
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359973000                       # Number of ticks simulated
final_tick                               2267536604500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              193919605                       # Simulator instruction rate (inst/s)
host_op_rate                                193913523                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              374944008                       # Simulator tick rate (ticks/s)
host_mem_usage                                 834972                       # Number of bytes of host memory used
host_seconds                                     0.96                       # Real time elapsed on the host
sim_insts                                   186165695                       # Number of instructions simulated
sim_ops                                     186165695                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus04.inst       109376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        86720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst        34176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        10432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       106752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data       393792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            741248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       109376                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst        34176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       106752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       250304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       170560                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         170560                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1709                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         1355                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst          534                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst         1668                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data         6153                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11582                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2665                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2665                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus04.inst    303845011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    240906957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst     94940454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data     28979951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst    296555575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data   1093948713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           2059176660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst    303845011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst     94940454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst    296555575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       695341039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      473813314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           473813314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      473813314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst    303845011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    240906957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst     94940454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data     28979951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst    296555575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data   1093948713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2532989974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus04.inst        14272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       119488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        69376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data       199808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            404672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       401792                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         401792                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         1867                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data         1084                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data         3122                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               6323                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6278                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6278                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus04.inst     39647418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    331936006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      1955702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    192725566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      2666867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data    555063852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       177791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1124173202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst     39647418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      1955702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      2666867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        44269987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1116172602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1116172602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1116172602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst     39647418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    331936006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      1955702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    192725566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      2666867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data    555063852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       177791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2240345804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855885                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280774                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575111                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852111                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428161                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853404                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574757                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609089                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         233.533137                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   232.958734                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574403                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.454998                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.456119                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362812000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362976500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.731685                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.157637                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574049                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881167                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882288                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141357000     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154515500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         63016500     75.82%     75.82% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.18%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4894                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.734963                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67538                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4894                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.800163                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.059749                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.675214                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.046992                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864600                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.911592                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131566                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131566                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31335                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31335                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25791                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25791                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          585                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57126                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57126                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57126                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57126                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2858                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2858                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2127                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2127                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           21                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4985                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4985                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4985                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4985                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34193                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34193                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27918                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27918                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62111                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62111                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62111                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62111                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083584                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083584                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076187                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076187                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080260                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080260                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080260                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080260                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2984                       # number of writebacks
system.cpu04.dcache.writebacks::total            2984                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999374                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270153                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.673085                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.404723                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.594650                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051572                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948427                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          344122                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         344122                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168398                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168398                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168398                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168398                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168398                       # number of overall hits
system.cpu04.icache.overall_hits::total        168398                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170840                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170840                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170840                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170840                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170840                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170840                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014294                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014294                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014294                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014294                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014294                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014294                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356072000     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363127000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1920661500     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1870                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.448156                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39793                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1870                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.279679                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    65.018364                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.429792                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126989                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702011                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829000                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81941                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81941                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23768                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23768                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36728                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36728                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36728                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36728                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1549                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1549                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2193                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2193                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2193                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2193                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          814                       # number of writebacks
system.cpu05.dcache.writebacks::total             814                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.209861                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.790139                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383222                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616778                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558770000     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568546000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1708442000     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12293                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.811533                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155493                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12293                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.648906                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.618561                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.192972                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210193                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621471                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831663                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357105                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357105                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77163                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77163                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157237                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157237                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157237                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157237                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5613                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5613                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12471                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12471                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12471                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12471                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067810                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067810                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073485                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073485                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073485                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073485                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8097                       # number of writebacks
system.cpu06.dcache.writebacks::total            8097                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875839                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.400813                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.475026                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403127                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596631                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.189718                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.045049                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144669                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685635                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687871                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.460523                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.316122                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144401                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707649                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002235                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709884                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.267501                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.123454                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144047                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791257                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002234                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793491                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.092268                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.948575                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143693                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775290                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777524                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855450                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143339                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765343                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002233                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855674                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.142984                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777062                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002232                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998528                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855898                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142630                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796594                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362866000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.856121                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142276                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002231                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362821000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          363030500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.131929                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.707346                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.424583                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892007                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006689                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898695                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         55437                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        24440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         8735                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            8793                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6849                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1944                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp              18483                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                 26                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                26                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        11897                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         5063                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5311                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              236                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             81                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             317                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              9395                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             9395                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           8182                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         10301                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         6508                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        14526                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         3121                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         5897                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        11798                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        36782                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  78713                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       260224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       505744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       117632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       192728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       469824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      1322240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 2869840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            37568                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             93007                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.484996                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.282123                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   73349     78.86%     78.86% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   10706     11.51%     90.37% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    3141      3.38%     93.75% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    1825      1.96%     95.71% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    1081      1.16%     96.88% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     754      0.81%     97.69% # Request fanout histogram
system.l2bus0.snoop_fanout::6                     557      0.60%     98.29% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    1543      1.66%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::8                      51      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               93007                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests            72                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1370                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          512                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                 33                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 8                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty            1                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict                3                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq                9                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              29                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                 1                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp                1                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                    146                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            34839                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             34806                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.123370                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.840305                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   33403     95.97%     95.97% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     876      2.52%     98.49% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      49      0.14%     98.63% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      21      0.06%     98.69% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      34      0.10%     98.78% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       3      0.01%     98.79% # Request fanout histogram
system.l2bus1.snoop_fanout::6                      78      0.22%     99.02% # Request fanout histogram
system.l2bus1.snoop_fanout::7                      98      0.28%     99.30% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     244      0.70%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               34806                       # Request fanout histogram
system.l2cache0.tags.replacements               18817                       # number of replacements
system.l2cache0.tags.tagsinuse            4007.832567                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 21369                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               18817                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.135622                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1730.082395                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.inst     1.318738                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.data     1.604877                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu03.inst     0.887119                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.inst    17.767494                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data    38.026164                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     1.064324                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.data     2.497354                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.inst     0.010369                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.data     1.003189                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst   399.046869                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   336.419818                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst   130.898517                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   147.674581                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   437.205142                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   762.325616                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.422383                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.inst     0.000322                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.data     0.000392                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu03.inst     0.000217                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.inst     0.004338                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.009284                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000260                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.data     0.000610                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.data     0.000245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.097424                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.082134                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.031958                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.036053                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.106740                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.186115                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.978475                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4040                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              424960                       # Number of tag accesses
system.l2cache0.tags.data_accesses             424960                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        11897                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        11897                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         5063                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         5063                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            110                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          222                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data          499                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             791                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst          510                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst          736                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         2774                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         4020                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         1063                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data          724                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         2434                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         4223                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst          510                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         1285                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst          736                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data          794                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         2774                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         2933                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9034                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst          510                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         1285                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst          736                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data          794                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         2774                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         2933                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2cache0.overall_hits::total              9034                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total           15                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           10                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         1712                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data         6169                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          8423                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1932                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst          547                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst         1683                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4162                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         1604                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          753                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data         3204                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         5561                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus04.inst         1932                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         3316                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst          547                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data         1295                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst         1683                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data         9373                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            18146                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus04.inst         1932                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         3316                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst          547                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data         1295                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst         1683                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data         9373                       # number of overall misses
system.l2cache0.overall_misses::total           18146                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        11897                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        11897                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         5063                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         5063                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          125                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         1934                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         9214                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         2667                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         1477                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         5638                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         9784                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         4601                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         2089                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data        12306                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          27180                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         4601                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         2089                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data        12306                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         27180                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.045872                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.120000                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.885212                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.925165                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.914152                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.426345                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.377608                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.508678                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.601425                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.509817                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.568287                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.568377                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.720713                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.426345                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.619914                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.377608                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.761661                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.667623                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.720713                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.426345                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.619914                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.377608                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.761661                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.667623                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           8954                       # number of writebacks
system.l2cache0.writebacks::total                8954                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                   2                       # number of replacements
system.l2cache1.tags.tagsinuse            3720.634720                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                     4                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                   2                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                       2                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   652.258024                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst           29                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data           28                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst  1967.428538                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data  1037.804803                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu10.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu14.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.data            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data     0.572578                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.570761                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.159243                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.007080                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.006836                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.480329                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.253370                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu10.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu14.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.data     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.000140                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000139                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.908358                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3718                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         3094                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          620                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.907715                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                 439                       # Number of tag accesses
system.l2cache1.tags.data_accesses                439                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                 13                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data            1                       # number of overall hits
system.l2cache1.overall_hits::total                13                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             1                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           13                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               14                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            4                       # number of overall misses
system.l2cache1.overall_misses::total              14                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.data            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total             27                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total            27                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.800000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.518519                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.800000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.518519                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              9733                       # Transaction distribution
system.membus0.trans_dist::WriteReq                34                       # Transaction distribution
system.membus0.trans_dist::WriteResp               34                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         8954                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            6317                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             132                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            89                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             44                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             8599                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            8418                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         9733                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        30187                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        21790                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           52                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        52029                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port           42                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total           58                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 52087                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       918208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       815872                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1734288                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1734992                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           18699                       # Total snoops (count)
system.membus0.snoop_fanout::samples            53473                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.349616                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.476853                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  34778     65.04%     65.04% # Request fanout histogram
system.membus0.snoop_fanout::3                  18695     34.96%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              53473                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              3075                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 8                       # Transaction distribution
system.membus1.trans_dist::WriteResp                8                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         6278                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            2060                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             109                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            52                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp             35                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             3430                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            3386                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         3075                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port           40                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        21416                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        21416                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 21516                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 815360                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           19541                       # Total snoops (count)
system.membus1.snoop_fanout::samples            34780                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.558654                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.496555                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  15350     44.13%     44.13% # Request fanout histogram
system.membus1.snoop_fanout::2                  19430     55.87%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              34780                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         9340                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.824748                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            5                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         9340                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000535                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.287483                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu04.data     0.000425                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.163741                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.642697                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.063021                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.777096                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.074571                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     2.815714                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.705468                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu04.data     0.000027                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.010234                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.040169                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.003939                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.048568                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.004661                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.175982                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.989047                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       133984                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       133984                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6289                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6289                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         1178                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data         1672                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         3389                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          586                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data         1476                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3066                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         1931                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data         1125                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data         3148                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6455                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         1931                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data         1125                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data         3148                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6455                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6289                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6289                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data          540                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data         1673                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         3391                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          586                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data         1478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3068                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data         1126                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data         3151                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6459                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data         1126                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data         3151                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6459                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.998148                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.999402                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999410                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.998647                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999348                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999112                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999048                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999381                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999112                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999048                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999381                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6286                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6286                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            1                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.429379                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::cpu08.inst     1.428410                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::cpu08.inst     0.089276                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.839336                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           10                       # number of overall misses
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements            1                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.429379                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::cpu08.inst     1.428410                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::cpu08.inst     0.089276                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.839336                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           10                       # number of overall misses
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         9331                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.820220                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            8                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         9331                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000857                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.173907                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu04.data     0.001124                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.159837                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.667063                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.049838                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.794025                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.069116                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     2.905310                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.698369                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu04.data     0.000070                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.009990                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.041691                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.003115                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.049627                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.004320                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.181582                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.988764                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       133909                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       133909                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6286                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6286                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            8                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            8                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         1177                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data         1669                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         3385                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          586                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data         1472                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         3062                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         1930                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data         1125                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data         3141                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6447                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         1930                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data         1125                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data         3141                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6447                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6286                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6286                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data          539                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data         1672                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         3389                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          586                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data         1476                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         3066                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data         1125                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data         3148                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6455                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data         1125                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data         3148                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6455                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999151                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.998206                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.998820                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.997290                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998695                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999482                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.997776                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998761                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999482                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.997776                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998761                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6278                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6278                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534661260                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532337071.796591                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324188.203409                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534661345                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532337156.753025                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324188.246975                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534661430                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532337241.709459                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324188.290541                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534661515                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532337326.665894                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324188.334106                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34686                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8142                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28506                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4597                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63192                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12739                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308337                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170728                       # Number of instructions committed
system.switch_cpus04.committedOps              170728                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164910                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17817                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164910                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227499                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116869                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63456                       # number of memory refs
system.switch_cpus04.num_load_insts             34890                       # Number of load instructions
system.switch_cpus04.num_store_insts            28566                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235130.164662                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73206.835338                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237425                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762575                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23497                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99908     58.48%     60.14% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35843     20.98%     81.23% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28846     16.88%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170840                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534661794                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636202332.948175                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898459461.051825                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198132                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801868                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535073210                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1659325069.639029                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2875748140.360971                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634113                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365887                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534661770                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532337581.535196                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324188.464804                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534661855                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532337666.491631                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324188.508370                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534661940                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532337751.448065                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324188.551935                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534662025                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532337836.404499                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324188.595501                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534662110                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532337921.360933                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324188.639067                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534662195                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532338006.317368                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324188.682633                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534662280                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532338091.273802                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324188.726198                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534662365                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532338176.230236                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324188.769764                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534662540                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531771475.808967                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891064.191034                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           3076                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              8                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             8                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6286                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2397                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          101                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           41                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           23                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3433                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3389                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         3076                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        21778                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        21778                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              21838                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       815424                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       815424                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              816128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        28899                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         44126                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.652314                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.476241                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               15342     34.77%     34.77% # Request fanout histogram
system.system_bus.snoop_fanout::2               28784     65.23%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           44126                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.177443                       # Number of seconds simulated
sim_ticks                                177442991000                       # Number of ticks simulated
final_tick                               2445341177000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 852373                       # Simulator instruction rate (inst/s)
host_op_rate                                   852373                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              277848562                       # Simulator tick rate (ticks/s)
host_mem_usage                                 868764                       # Number of bytes of host memory used
host_seconds                                   638.63                       # Real time elapsed on the host
sim_insts                                   544352445                       # Number of instructions simulated
sim_ops                                     544352445                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst        43328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data        24640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data        31616                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst     16479680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data      6459648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        41792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data         9088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        11648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        10624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst         4480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data         2368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst        15680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data        14912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst       117248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data        43264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst        53056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data        21376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data         5504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          23401664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst        43328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst     16479680                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        41792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst        15680                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst       117248                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst        53056                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     16766592                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      2123904                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        2123904                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst          677                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data          385                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data          494                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst       257495                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data       100932                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          653                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          142                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst           66                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data          182                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          166                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst           70                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data           37                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst          245                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data          233                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst         1832                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data          676                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst          829                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data          334                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data           86                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             365651                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        33186                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             33186                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       244180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data       138862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst        36789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data       178176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst     92873096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data     36404075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst       235524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data        51216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst        23805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data        65644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst         2164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data        59873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst        25248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data        13345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst        88366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data        84038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst       660764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data       243819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst       299003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data       120467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst          721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data          721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data          361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data          361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst          361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data          721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data        31018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            131882718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       244180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst        36789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst     92873096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst       235524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst        23805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst         2164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst        25248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst        88366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst       660764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst       299003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst          721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst          361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        94490021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       11969501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            11969501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       11969501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       244180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data       138862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst        36789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data       178176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst     92873096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data     36404075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst       235524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data        51216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst        23805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data        65644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst         2164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data        59873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst        25248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data        13345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst        88366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data        84038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst       660764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data       243819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst       299003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data       120467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst          721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data          721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data          361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data          361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst          361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data          721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data        31018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           143852219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data         3008                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst       389760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data    144828928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        15744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data        11072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data         8064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data         7488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data       158080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data        83392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data          640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data          320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data          320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     49692672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         195220672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst       389760                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       405696                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    124706112                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      124706112                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data           47                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst         6090                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data      2262952                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data          246                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data          173                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data          126                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data          117                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data           60                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst          236                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data         2470                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data         1303                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       776448                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3050323                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      1948533                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1948533                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data          721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        16952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst      2196536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    816199768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data        88727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data        62398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        45446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data        42199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data        21641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst        85120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data       890878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst         4689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data       469965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data         3607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data         1803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data         2885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data         1443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data         1803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data         2885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      280048661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1100188127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst      2196536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst        85120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst         4689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         2286346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      702795367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           702795367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      702795367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data          721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        16952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst      2196536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    816199768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data        88727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data        62398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        45446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data        42199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data        21641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst        85120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data       890878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst         4689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data       469965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data         3607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data         1803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data         2885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data         1443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data         1803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data         2885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     280048661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1802983495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    185                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                     4082                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    949     25.54%     25.54% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    72      1.94%     27.48% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   182      4.90%     32.37% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.03%     32.40% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  2512     67.60%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               3716                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     949     44.08%     44.08% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     72      3.34%     47.42% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    182      8.45%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.05%     55.92% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    949     44.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                2153                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           177466689500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               5400000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               8918000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             169874000      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       177651046000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.377787                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.579386                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                3208     83.83%     83.83% # number of callpals executed
system.cpu00.kern.callpal::rdps                   366      9.56%     93.39% # number of callpals executed
system.cpu00.kern.callpal::rti                    253      6.61%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 3827                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             255                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements            2397                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         441.931458                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             27458                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            2397                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           11.455152                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   392.225931                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    49.705527                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.766066                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.097081                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.863147                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          374506                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         374506                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data       119124                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        119124                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        60132                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        60132                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         1571                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         1571                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         1302                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1302                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data       179256                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         179256                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data       179256                       # number of overall hits
system.cpu00.dcache.overall_hits::total        179256                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data         2569                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         2569                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data          853                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          853                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           49                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          247                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          247                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data         3422                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         3422                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data         3422                       # number of overall misses
system.cpu00.dcache.overall_misses::total         3422                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data       121693                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       121693                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        60985                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        60985                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data         1549                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1549                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data       182678                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       182678                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data       182678                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       182678                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.021110                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.021110                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.013987                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.013987                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.030247                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.030247                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.159458                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.159458                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.018732                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.018732                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.018732                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.018732                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          333                       # number of writebacks
system.cpu00.dcache.writebacks::total             333                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            1760                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            138399                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            1760                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           78.635795                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   455.414360                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    56.585640                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.889481                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.110519                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1146692                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1146692                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       570706                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        570706                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       570706                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         570706                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       570706                       # number of overall hits
system.cpu00.icache.overall_hits::total        570706                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst         1760                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         1760                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst         1760                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         1760                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst         1760                       # number of overall misses
system.cpu00.icache.overall_misses::total         1760                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       572466                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       572466                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       572466                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       572466                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       572466                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       572466                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.003074                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.003074                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.003074                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.003074                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.003074                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.003074                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         1760                       # number of writebacks
system.cpu00.icache.writebacks::total            1760                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    183                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                     3192                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    729     25.78%     25.78% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   182      6.44%     32.21% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.04%     32.25% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  1916     67.75%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               2828                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     729     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    182     11.10%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.06%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    728     44.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                1640                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           177519480500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               8918000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              94592000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       177623155000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.379958                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.579915                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                2462     81.82%     81.82% # number of callpals executed
system.cpu01.kern.callpal::rdps                   364     12.10%     93.92% # number of callpals executed
system.cpu01.kern.callpal::rti                    183      6.08%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 3009                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               183                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements            2464                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         327.231249                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             12863                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            2464                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            5.220373                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   288.969433                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    38.261816                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.564393                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.074730                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.639124                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          343                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          328                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.669922                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          246957                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         246957                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data        78990                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         78990                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data        38506                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        38506                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data          525                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          525                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data          498                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          498                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data       117496                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         117496                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data       117496                       # number of overall hits
system.cpu01.dcache.overall_hits::total        117496                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data         3032                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         3032                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data          224                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          224                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data           43                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           64                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data         3256                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3256                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data         3256                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3256                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data        82022                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        82022                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data        38730                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        38730                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data          568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data       120752                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       120752                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data       120752                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       120752                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.036966                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.036966                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.005784                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.005784                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.075704                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.075704                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.113879                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.113879                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.026964                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.026964                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.026964                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.026964                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          176                       # number of writebacks
system.cpu01.dcache.writebacks::total             176                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            1233                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             49372                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1233                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           40.042174                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   477.222355                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst    19.777645                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.932075                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.038628                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          779011                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         779011                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst       387656                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        387656                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst       387656                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         387656                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst       387656                       # number of overall hits
system.cpu01.icache.overall_hits::total        387656                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         1233                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1233                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         1233                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1233                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         1233                       # number of overall misses
system.cpu01.icache.overall_misses::total         1233                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst       388889                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       388889                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst       388889                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       388889                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst       388889                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       388889                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003171                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003171                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003171                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003171                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003171                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003171                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         1233                       # number of writebacks
system.cpu01.icache.writebacks::total            1233                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   1576                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   869822                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  40048     43.79%     43.79% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   514      0.56%     44.35% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   182      0.20%     44.55% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 50711     55.45%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              91455                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   36221     49.52%     49.52% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    514      0.70%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    182      0.25%     50.48% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  36221     49.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               73138                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           170978494000     96.24%     96.24% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              36751000      0.02%     96.26% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               8918000      0.01%     96.27% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            6626855500      3.73%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       177651018500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.904440                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.714263                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.799716                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                     3498     95.31%     95.31% # number of syscalls executed
system.cpu02.kern.syscall::4                        3      0.08%     95.40% # number of syscalls executed
system.cpu02.kern.syscall::6                        5      0.14%     95.53% # number of syscalls executed
system.cpu02.kern.syscall::17                     128      3.49%     99.02% # number of syscalls executed
system.cpu02.kern.syscall::45                       6      0.16%     99.18% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.03%     99.21% # number of syscalls executed
system.cpu02.kern.syscall::71                      16      0.44%     99.65% # number of syscalls executed
system.cpu02.kern.syscall::73                       9      0.25%     99.89% # number of syscalls executed
system.cpu02.kern.syscall::144                      2      0.05%     99.95% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      0.03%     99.97% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      0.03%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                 3670                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 321      0.08%      0.09% # number of callpals executed
system.cpu02.kern.callpal::tbi                      5      0.00%      0.09% # number of callpals executed
system.cpu02.kern.callpal::swpipl               79418     20.33%     20.42% # number of callpals executed
system.cpu02.kern.callpal::rdps                  3198      0.82%     21.24% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%     21.24% # number of callpals executed
system.cpu02.kern.callpal::rti                  11341      2.90%     24.14% # number of callpals executed
system.cpu02.kern.callpal::callsys               3688      0.94%     25.09% # number of callpals executed
system.cpu02.kern.callpal::imb                      2      0.00%     25.09% # number of callpals executed
system.cpu02.kern.callpal::rdunique            292570     74.91%    100.00% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               390561                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel           11661                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              7042                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              7041                      
system.cpu02.kern.mode_good::user                7042                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.603808                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.752981                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      45170004000     25.31%     25.31% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       133272326500     74.69%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    321                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         3226914                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         511.465503                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          88284561                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         3226914                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           27.358821                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     0.170461                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   511.295042                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.000333                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.998623                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.998956                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       186376525                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      186376525                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data     47704957                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total      47704957                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     39005676                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     39005676                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       803172                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       803172                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       831801                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       831801                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     86710633                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       86710633                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     86710633                       # number of overall hits
system.cpu02.dcache.overall_hits::total      86710633                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data      1953016                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total      1953016                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data      1246526                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total      1246526                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        28877                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        28877                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          185                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          185                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      3199542                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      3199542                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      3199542                       # number of overall misses
system.cpu02.dcache.overall_misses::total      3199542                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data     49657973                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total     49657973                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     40252202                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     40252202                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       832049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       832049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       831986                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       831986                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     89910175                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     89910175                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     89910175                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     89910175                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.039329                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.039329                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.030968                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.030968                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.034706                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.034706                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.035586                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.035586                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.035586                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.035586                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      1703842                       # number of writebacks
system.cpu02.dcache.writebacks::total         1703842                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          868327                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         350907470                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          868327                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          404.119036                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     0.488820                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.511180                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.000955                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999045                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          316                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       704433317                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      704433317                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    350914168                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     350914168                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    350914168                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      350914168                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    350914168                       # number of overall hits
system.cpu02.icache.overall_hits::total     350914168                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       868327                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       868327                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       868327                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       868327                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       868327                       # number of overall misses
system.cpu02.icache.overall_misses::total       868327                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    351782495                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    351782495                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    351782495                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    351782495                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    351782495                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    351782495                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.002468                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.002468                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.002468                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.002468                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.002468                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.002468                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       868327                       # number of writebacks
system.cpu02.icache.writebacks::total          868327                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    187                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     3184                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    753     26.78%     26.78% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   182      6.47%     33.25% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.07%     33.32% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  1875     66.68%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               2812                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     753     44.61%     44.61% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    182     10.78%     55.39% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.12%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    751     44.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                1688                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           177514795000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               8918000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              99026500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       177623070000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.400533                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.600284                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      0.10%      0.10% # number of callpals executed
system.cpu03.kern.callpal::swpipl                2444     81.52%     81.62% # number of callpals executed
system.cpu03.kern.callpal::rdps                   367     12.24%     93.86% # number of callpals executed
system.cpu03.kern.callpal::rti                    184      6.14%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 2998                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             187                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             990                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         412.909912                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10807                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             990                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           10.916162                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    90.150854                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   322.759059                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.176076                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.630389                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.806465                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          184104                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         184104                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        56404                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         56404                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        32249                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        32249                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          624                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          624                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          565                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          565                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        88653                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          88653                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        88653                       # number of overall hits
system.cpu03.dcache.overall_hits::total         88653                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         1043                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1043                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          403                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          403                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           28                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           72                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         1446                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         1446                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         1446                       # number of overall misses
system.cpu03.dcache.overall_misses::total         1446                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        57447                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        57447                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        32652                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        32652                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          637                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          637                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        90099                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        90099                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        90099                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        90099                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.018156                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.018156                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.012342                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.012342                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.042945                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.042945                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.113030                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.113030                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.016049                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.016049                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.016049                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.016049                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          273                       # number of writebacks
system.cpu03.dcache.writebacks::total             273                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1530                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             66406                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1530                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           43.402614                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    42.489828                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   469.510172                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.082988                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.917012                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          525960                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         525960                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       260685                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        260685                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       260685                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         260685                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       260685                       # number of overall hits
system.cpu03.icache.overall_hits::total        260685                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1530                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1530                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1530                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1530                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1530                       # number of overall misses
system.cpu03.icache.overall_misses::total         1530                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       262215                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       262215                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       262215                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       262215                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       262215                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       262215                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.005835                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.005835                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.005835                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.005835                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.005835                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.005835                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1530                       # number of writebacks
system.cpu03.icache.writebacks::total            1530                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    183                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     3350                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    808     27.06%     27.06% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   182      6.10%     33.15% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.03%     33.19% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  1995     66.81%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               2986                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     808     44.94%     44.94% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    182     10.12%     55.06% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.06%     55.12% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    807     44.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                1798                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           177518010000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               8918000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              95935000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       177623027500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.404511                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.602143                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                2620     82.73%     82.73% # number of callpals executed
system.cpu04.kern.callpal::rdps                   364     11.49%     94.22% # number of callpals executed
system.cpu04.kern.callpal::rti                    183      5.78%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 3167                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             183                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            2691                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         409.209273                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             11860                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            2691                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            4.407284                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   409.209273                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.799237                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.799237                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          252619                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         252619                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        80679                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         80679                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        39352                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        39352                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          538                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          538                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          501                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          501                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       120031                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         120031                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       120031                       # number of overall hits
system.cpu04.dcache.overall_hits::total        120031                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         3160                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         3160                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data          265                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          265                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data           57                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           57                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           74                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         3425                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3425                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         3425                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3425                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        83839                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        83839                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        39617                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        39617                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          575                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          575                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       123456                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       123456                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       123456                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       123456                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.037691                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.037691                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.006689                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.006689                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.095798                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.095798                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.128696                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.128696                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.027743                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.027743                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.027743                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.027743                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          254                       # number of writebacks
system.cpu04.dcache.writebacks::total             254                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            1326                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             67121                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            1326                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           50.619155                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     1.009224                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   510.990776                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.001971                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.998029                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          795754                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         795754                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       395888                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        395888                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       395888                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         395888                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       395888                       # number of overall hits
system.cpu04.icache.overall_hits::total        395888                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         1326                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1326                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         1326                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1326                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         1326                       # number of overall misses
system.cpu04.icache.overall_misses::total         1326                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       397214                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       397214                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       397214                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       397214                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       397214                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       397214                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.003338                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.003338                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.003338                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.003338                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.003338                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.003338                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         1326                       # number of writebacks
system.cpu04.icache.writebacks::total            1326                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    183                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                     3192                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    729     25.78%     25.78% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   182      6.44%     32.21% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.04%     32.25% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  1916     67.75%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               2828                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     729     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    182     11.10%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.06%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    728     44.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                1640                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           177519310500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               8918000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              94592000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       177622985000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.379958                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.579915                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                2462     81.82%     81.82% # number of callpals executed
system.cpu05.kern.callpal::rdps                   364     12.10%     93.92% # number of callpals executed
system.cpu05.kern.callpal::rti                    183      6.08%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 3009                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             183                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            2662                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         442.164373                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             11823                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            2662                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            4.441397                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   442.164373                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.863602                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.863602                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          247567                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         247567                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        79071                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         79071                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        38499                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        38499                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          543                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          543                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          498                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          498                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data       117570                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         117570                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data       117570                       # number of overall hits
system.cpu05.dcache.overall_hits::total        117570                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         3167                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         3167                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          231                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          231                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           43                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           64                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         3398                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         3398                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         3398                       # number of overall misses
system.cpu05.dcache.overall_misses::total         3398                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        82238                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        82238                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        38730                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        38730                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data       120968                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       120968                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data       120968                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       120968                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.038510                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.038510                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.005964                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.005964                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.073379                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.073379                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.113879                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.113879                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.028090                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.028090                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.028090                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.028090                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          177                       # number of writebacks
system.cpu05.dcache.writebacks::total             177                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1255                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             51194                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1255                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           40.792032                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          780113                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         780113                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       388174                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        388174                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       388174                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         388174                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       388174                       # number of overall hits
system.cpu05.icache.overall_hits::total        388174                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1255                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1255                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1255                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1255                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1255                       # number of overall misses
system.cpu05.icache.overall_misses::total         1255                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       389429                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       389429                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       389429                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       389429                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       389429                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       389429                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003223                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003223                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003223                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003223                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003223                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003223                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1255                       # number of writebacks
system.cpu05.icache.writebacks::total            1255                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    183                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     3212                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    775     27.21%     27.21% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   182      6.39%     33.60% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.04%     33.64% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  1890     66.36%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               2848                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     775     44.75%     44.75% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    182     10.51%     55.25% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.06%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    774     44.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                1732                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           177519381500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               8918000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              94478500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       177622942500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.409524                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.608146                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                2482     81.94%     81.94% # number of callpals executed
system.cpu06.kern.callpal::rdps                   364     12.02%     93.96% # number of callpals executed
system.cpu06.kern.callpal::rti                    183      6.04%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 3029                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             183                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements             532                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         445.256189                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              1352                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             532                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            2.541353                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   445.256189                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.869641                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.869641                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          171918                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         171918                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        53746                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         53746                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        29628                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        29628                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data          589                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          589                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data          505                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          505                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data        83374                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          83374                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data        83374                       # number of overall hits
system.cpu06.dcache.overall_hits::total         83374                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data          795                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          795                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data          172                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           17                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           70                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data          967                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          967                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data          967                       # number of overall misses
system.cpu06.dcache.overall_misses::total          967                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        54541                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        54541                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        29800                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        29800                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data          606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data          575                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          575                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data        84341                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        84341                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data        84341                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        84341                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.014576                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.014576                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.005772                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.005772                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.028053                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.028053                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.121739                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.121739                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.011465                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.011465                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.011465                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.011465                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           78                       # number of writebacks
system.cpu06.dcache.writebacks::total              78                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             674                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             30328                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             674                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           44.997033                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          489562                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         489562                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       243770                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        243770                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       243770                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         243770                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       243770                       # number of overall hits
system.cpu06.icache.overall_hits::total        243770                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          674                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          674                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          674                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          674                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          674                       # number of overall misses
system.cpu06.icache.overall_misses::total          674                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       244444                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       244444                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       244444                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       244444                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       244444                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       244444                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.002757                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.002757                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.002757                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.002757                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.002757                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.002757                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          674                       # number of writebacks
system.cpu06.icache.writebacks::total             674                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    183                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                     3192                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    729     25.78%     25.78% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   182      6.44%     32.21% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.04%     32.25% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  1916     67.75%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               2828                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     729     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    182     11.10%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.06%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    728     44.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                1640                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           177519171500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               8918000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              94592000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       177622846000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.379958                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.579915                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                2462     81.82%     81.82% # number of callpals executed
system.cpu07.kern.callpal::rdps                   364     12.10%     93.92% # number of callpals executed
system.cpu07.kern.callpal::rti                    183      6.08%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 3009                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             183                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements            2625                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         449.064000                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             12135                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            2625                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            4.622857                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   449.064000                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.877078                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.877078                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          247886                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         247886                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data        79210                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         79210                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data        38497                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        38497                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data          555                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          555                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data          498                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          498                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data       117707                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         117707                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data       117707                       # number of overall hits
system.cpu07.dcache.overall_hits::total        117707                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data         3172                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         3172                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data          233                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          233                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data           43                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data           64                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data         3405                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         3405                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data         3405                       # number of overall misses
system.cpu07.dcache.overall_misses::total         3405                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data        82382                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        82382                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data        38730                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        38730                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data          598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data       121112                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       121112                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data       121112                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       121112                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038504                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038504                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.006016                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.006016                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.071906                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.071906                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.113879                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.113879                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.028114                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.028114                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.028114                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.028114                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          195                       # number of writebacks
system.cpu07.dcache.writebacks::total             195                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            1344                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             68759                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1344                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           51.159970                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    99.020212                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   406.979788                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.193399                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.794882                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          780922                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         780922                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst       388445                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        388445                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst       388445                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         388445                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst       388445                       # number of overall hits
system.cpu07.icache.overall_hits::total        388445                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         1344                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1344                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         1344                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1344                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         1344                       # number of overall misses
system.cpu07.icache.overall_misses::total         1344                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst       389789                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       389789                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst       389789                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       389789                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst       389789                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       389789                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.003448                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003448                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.003448                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003448                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.003448                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003448                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         1344                       # number of writebacks
system.cpu07.icache.writebacks::total            1344                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    184                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     3904                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    924     28.57%     28.57% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   182      5.63%     34.20% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.03%     34.23% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  2127     65.77%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               3234                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     924     45.52%     45.52% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    182      8.97%     54.48% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.05%     54.53% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    923     45.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                2030                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           177297336000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               8918000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             108877000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       177415295500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.433945                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.627706                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.03%      0.03% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  14      0.41%      0.44% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.06%      0.49% # number of callpals executed
system.cpu08.kern.callpal::swpipl                2848     82.72%     83.21% # number of callpals executed
system.cpu08.kern.callpal::rdps                   364     10.57%     93.78% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.03%     93.81% # number of callpals executed
system.cpu08.kern.callpal::rti                    203      5.90%     99.71% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      0.26%     99.97% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.03%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 3443                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             218                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.096330                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.172269                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         65962500     43.67%     43.67% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           85068500     56.33%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            8450                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         486.083140                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            127058                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            8450                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           15.036450                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   486.083140                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.949381                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.949381                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          479805                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         479805                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       141223                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        141223                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        82353                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        82353                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         1085                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         1085                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         1095                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         1095                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       223576                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         223576                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       223576                       # number of overall hits
system.cpu08.dcache.overall_hits::total        223576                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         6762                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         6762                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2514                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2514                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          159                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          104                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          104                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         9276                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         9276                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         9276                       # number of overall misses
system.cpu08.dcache.overall_misses::total         9276                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       147985                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       147985                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        84867                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        84867                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         1244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         1244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         1199                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         1199                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       232852                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       232852                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       232852                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       232852                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.045694                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.045694                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.029623                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.029623                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.127814                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.127814                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.086739                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.086739                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.039836                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.039836                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.039836                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.039836                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3868                       # number of writebacks
system.cpu08.dcache.writebacks::total            3868                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            4115                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.999870                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            473781                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            4115                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          115.135115                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.000148                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.999722                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999999                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1403424                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1403424                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       695538                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        695538                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       695538                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         695538                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       695538                       # number of overall hits
system.cpu08.icache.overall_hits::total        695538                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         4116                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         4116                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         4116                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         4116                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         4116                       # number of overall misses
system.cpu08.icache.overall_misses::total         4116                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       699654                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       699654                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       699654                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       699654                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       699654                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       699654                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.005883                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.005883                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.005883                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.005883                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.005883                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.005883                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         4115                       # number of writebacks
system.cpu08.icache.writebacks::total            4115                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    187                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     3967                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    855     28.33%     28.33% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   182      6.03%     34.36% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.07%     34.43% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  1979     65.57%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               3018                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     855     45.19%     45.19% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    182      9.62%     54.81% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.11%     54.92% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    853     45.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                1892                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           177510976500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               8918000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             102632500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       177622857500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.431026                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.626905                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  57      1.74%      1.74% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.12%      1.86% # number of callpals executed
system.cpu09.kern.callpal::swpipl                2583     78.94%     80.81% # number of callpals executed
system.cpu09.kern.callpal::rdps                   367     11.22%     92.02% # number of callpals executed
system.cpu09.kern.callpal::rti                    251      7.67%     99.69% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      0.28%     99.97% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.03%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 3272                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             308                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.217532                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.357333                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1312501500     99.36%     99.36% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8405000      0.64%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2926                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         432.655111                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             49161                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2926                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           16.801435                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     0.312578                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   432.342533                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.000611                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.844419                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.845030                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          257652                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         257652                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        77929                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         77929                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        43595                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        43595                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         1024                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         1024                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          951                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          951                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data       121524                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         121524                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data       121524                       # number of overall hits
system.cpu09.dcache.overall_hits::total        121524                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         2562                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2562                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          931                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          931                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           54                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           77                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           77                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         3493                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3493                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         3493                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3493                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        80491                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        80491                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        44526                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        44526                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         1078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         1078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         1028                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         1028                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data       125017                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       125017                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data       125017                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       125017                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.031830                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.031830                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.020909                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.020909                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.050093                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.050093                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.074903                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.074903                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.027940                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.027940                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.027940                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.027940                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1305                       # number of writebacks
system.cpu09.dcache.writebacks::total            1305                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            2289                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            152338                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            2289                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           66.552206                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    35.375836                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   476.624164                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.069093                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.930907                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          784211                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         784211                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       388672                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        388672                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       388672                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         388672                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       388672                       # number of overall hits
system.cpu09.icache.overall_hits::total        388672                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         2289                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         2289                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         2289                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         2289                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         2289                       # number of overall misses
system.cpu09.icache.overall_misses::total         2289                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       390961                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       390961                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       390961                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       390961                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       390961                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       390961                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.005855                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.005855                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.005855                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.005855                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.005855                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.005855                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         2289                       # number of writebacks
system.cpu09.icache.writebacks::total            2289                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    183                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                     3192                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    729     25.78%     25.78% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   182      6.44%     32.21% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.04%     32.25% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  1916     67.75%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               2828                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     729     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    182     11.10%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.06%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    728     44.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                1640                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           177519140500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               8918000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              94592000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       177622815000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.379958                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.579915                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                2462     81.82%     81.82% # number of callpals executed
system.cpu10.kern.callpal::rdps                   364     12.10%     93.92% # number of callpals executed
system.cpu10.kern.callpal::rti                    183      6.08%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 3009                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             183                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements            2840                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.699137                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             10551                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            2840                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            3.715141                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   378.377141                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    20.321996                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.739018                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.039691                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.778709                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          248618                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         248618                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data        79116                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         79116                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data        38541                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        38541                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data          573                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          573                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data          497                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          497                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data       117657                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         117657                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data       117657                       # number of overall hits
system.cpu10.dcache.overall_hits::total        117657                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data         3482                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         3482                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data          189                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          189                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data           43                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data           65                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data         3671                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3671                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data         3671                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3671                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data        82598                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        82598                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data        38730                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        38730                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data          616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data       121328                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       121328                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data       121328                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       121328                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.042156                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.042156                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.004880                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.004880                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.069805                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.069805                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.115658                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.115658                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.030257                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.030257                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.030257                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.030257                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          183                       # number of writebacks
system.cpu10.dcache.writebacks::total             183                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            1234                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             49262                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1234                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           39.920583                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   404.242578                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst    20.757422                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.789536                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.040542                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          781892                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         781892                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst       389095                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        389095                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst       389095                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         389095                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst       389095                       # number of overall hits
system.cpu10.icache.overall_hits::total        389095                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         1234                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1234                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         1234                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1234                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         1234                       # number of overall misses
system.cpu10.icache.overall_misses::total         1234                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst       390329                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       390329                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst       390329                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       390329                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst       390329                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       390329                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003161                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003161                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003161                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003161                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003161                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003161                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         1234                       # number of writebacks
system.cpu10.icache.writebacks::total            1234                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    183                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                     3192                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    729     25.78%     25.78% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   182      6.44%     32.21% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.04%     32.25% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  1916     67.75%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               2828                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     729     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    182     11.10%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.06%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    728     44.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                1640                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           177519098000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               8918000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              94592000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       177622772500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.379958                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.579915                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                2462     81.82%     81.82% # number of callpals executed
system.cpu11.kern.callpal::rdps                   364     12.10%     93.92% # number of callpals executed
system.cpu11.kern.callpal::rti                    183      6.08%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 3009                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             183                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements            2538                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         393.137565                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             10905                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            2538                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            4.296690                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   373.703813                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    19.433752                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.729890                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.037957                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767847                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          379                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          248487                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         248487                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data        79471                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         79471                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data        38547                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        38547                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data          579                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          579                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data          498                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          498                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data       118018                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         118018                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data       118018                       # number of overall hits
system.cpu11.dcache.overall_hits::total        118018                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data         3199                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         3199                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data          183                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          183                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data           43                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           64                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data         3382                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3382                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data         3382                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3382                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data        82670                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        82670                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data        38730                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        38730                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data          622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data       121400                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       121400                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data       121400                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       121400                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038696                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038696                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.004725                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.004725                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.069132                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.069132                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.113879                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.113879                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.027858                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.027858                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.027858                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.027858                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          152                       # number of writebacks
system.cpu11.dcache.writebacks::total             152                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            1233                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             49164                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1233                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           39.873479                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   405.222363                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst    19.777637                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.791450                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.038628                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          782251                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         782251                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst       389276                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        389276                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst       389276                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         389276                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst       389276                       # number of overall hits
system.cpu11.icache.overall_hits::total        389276                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         1233                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1233                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         1233                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1233                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         1233                       # number of overall misses
system.cpu11.icache.overall_misses::total         1233                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst       390509                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       390509                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst       390509                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       390509                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst       390509                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       390509                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.003157                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003157                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.003157                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003157                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.003157                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003157                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         1233                       # number of writebacks
system.cpu11.icache.writebacks::total            1233                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    183                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                     3192                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    729     25.78%     25.78% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   182      6.44%     32.21% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.04%     32.25% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  1916     67.75%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               2828                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     729     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    182     11.10%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.06%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    728     44.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                1640                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           177519055500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               8918000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              94592000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       177622730000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.379958                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.579915                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                2462     81.82%     81.82% # number of callpals executed
system.cpu12.kern.callpal::rdps                   364     12.10%     93.92% # number of callpals executed
system.cpu12.kern.callpal::rti                    183      6.08%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 3009                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             183                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements            2478                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         396.355781                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             10401                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            2478                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            4.197337                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   377.138689                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    19.217092                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.736599                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.037533                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.774132                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          248601                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         248601                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data        79588                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         79588                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data        38544                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        38544                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data          585                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          585                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data          498                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          498                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data       118132                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         118132                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data       118132                       # number of overall hits
system.cpu12.dcache.overall_hits::total        118132                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data         3154                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         3154                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data          186                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          186                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data           43                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           64                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data         3340                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3340                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data         3340                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3340                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data        82742                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        82742                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data        38730                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        38730                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data       121472                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       121472                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data       121472                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       121472                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038118                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038118                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.004802                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.004802                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.068471                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.068471                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.113879                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.113879                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.027496                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.027496                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.027496                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.027496                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu12.dcache.writebacks::total             186                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            1233                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             49164                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1233                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           39.873479                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   405.222362                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst    19.777638                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.791450                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.038628                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          782611                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         782611                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst       389456                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        389456                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst       389456                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         389456                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst       389456                       # number of overall hits
system.cpu12.icache.overall_hits::total        389456                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         1233                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1233                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         1233                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1233                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         1233                       # number of overall misses
system.cpu12.icache.overall_misses::total         1233                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst       390689                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       390689                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst       390689                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       390689                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst       390689                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       390689                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003156                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003156                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003156                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003156                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003156                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003156                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         1233                       # number of writebacks
system.cpu12.icache.writebacks::total            1233                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    183                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                     3192                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    729     25.78%     25.78% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   182      6.44%     32.21% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.04%     32.25% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  1916     67.75%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               2828                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     729     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    182     11.10%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.06%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    728     44.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                1640                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           177519013000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               8918000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              94592000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       177622687500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.379958                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.579915                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                2462     81.82%     81.82% # number of callpals executed
system.cpu13.kern.callpal::rdps                   364     12.10%     93.92% # number of callpals executed
system.cpu13.kern.callpal::rti                    183      6.08%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 3009                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             183                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements            2503                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         405.159511                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             11062                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            2503                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            4.419497                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   386.749234                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    18.410277                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.755370                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.035958                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.791327                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          392                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          248834                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         248834                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data        79579                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         79579                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data        38546                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        38546                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data          591                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          591                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data          497                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          497                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data       118125                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         118125                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data       118125                       # number of overall hits
system.cpu13.dcache.overall_hits::total        118125                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data         3235                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         3235                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data          184                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          184                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data           43                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data           65                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data         3419                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3419                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data         3419                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3419                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data        82814                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        82814                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data        38730                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        38730                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data          634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data       121544                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       121544                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data       121544                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       121544                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.039063                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.039063                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.004751                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.004751                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.067823                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.067823                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.115658                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.115658                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.028130                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.028130                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.028130                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.028130                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          151                       # number of writebacks
system.cpu13.dcache.writebacks::total             151                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            1233                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             49164                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1233                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           39.873479                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   405.222360                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst    19.777640                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.791450                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.038628                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          782971                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         782971                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst       389636                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        389636                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst       389636                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         389636                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst       389636                       # number of overall hits
system.cpu13.icache.overall_hits::total        389636                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         1233                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1233                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         1233                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1233                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         1233                       # number of overall misses
system.cpu13.icache.overall_misses::total         1233                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst       390869                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       390869                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst       390869                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       390869                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst       390869                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       390869                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003155                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003155                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003155                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003155                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003155                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003155                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         1233                       # number of writebacks
system.cpu13.icache.writebacks::total            1233                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    183                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                     3192                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    729     25.78%     25.78% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   182      6.44%     32.21% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.04%     32.25% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  1916     67.75%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               2828                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     729     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    182     11.10%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.06%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    728     44.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                1640                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           177518970500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               8918000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              94592000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       177622645000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.379958                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.579915                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                2462     81.82%     81.82% # number of callpals executed
system.cpu14.kern.callpal::rdps                   364     12.10%     93.92% # number of callpals executed
system.cpu14.kern.callpal::rti                    183      6.08%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 3009                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             183                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements            2443                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         397.357489                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             10530                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            2443                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            4.310274                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   380.930846                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    16.426643                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.744006                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.032083                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.776089                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          248948                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         248948                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data        79694                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         79694                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data        38546                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        38546                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data          597                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          597                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data          497                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          497                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data       118240                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         118240                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data       118240                       # number of overall hits
system.cpu14.dcache.overall_hits::total        118240                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data         3192                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         3192                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data          184                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          184                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data           43                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data           65                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data         3376                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         3376                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data         3376                       # number of overall misses
system.cpu14.dcache.overall_misses::total         3376                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data        82886                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        82886                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data        38730                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        38730                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data          640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data       121616                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       121616                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data       121616                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       121616                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038511                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038511                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.004751                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.004751                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.067187                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.067187                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.115658                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.115658                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.027760                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.027760                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.027760                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.027760                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          184                       # number of writebacks
system.cpu14.dcache.writebacks::total             184                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            1233                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             49164                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1233                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           39.873479                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   405.222359                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst    19.777641                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.791450                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.038628                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          783331                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         783331                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst       389816                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        389816                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst       389816                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         389816                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst       389816                       # number of overall hits
system.cpu14.icache.overall_hits::total        389816                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         1233                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1233                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         1233                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1233                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         1233                       # number of overall misses
system.cpu14.icache.overall_misses::total         1233                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst       391049                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       391049                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst       391049                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       391049                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst       391049                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       391049                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003153                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003153                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003153                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003153                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003153                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003153                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         1233                       # number of writebacks
system.cpu14.icache.writebacks::total            1233                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    183                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                     3216                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    740     25.95%     25.95% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   182      6.38%     32.33% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.07%     32.40% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  1928     67.60%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               2852                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     740     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    182     10.94%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      0.12%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    740     44.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                1664                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           177518647500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               8918000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              94797000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       177622557500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.383817                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.583450                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                2486     81.97%     81.97% # number of callpals executed
system.cpu15.kern.callpal::rdps                   364     12.00%     93.97% # number of callpals executed
system.cpu15.kern.callpal::rti                    183      6.03%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 3033                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             183                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements            2515                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.379395                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             11963                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            2515                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            4.756660                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   430.018659                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    30.360737                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.839880                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.059298                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.899179                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          249984                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         249984                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data        79922                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         79922                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data        38673                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        38673                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data          606                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          606                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data          503                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          503                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data       118595                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         118595                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data       118595                       # number of overall hits
system.cpu15.dcache.overall_hits::total        118595                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data         3288                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         3288                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data          188                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data           45                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           45                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data           61                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data         3476                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3476                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data         3476                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3476                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data        83210                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        83210                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data        38861                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        38861                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data          651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data          564                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          564                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data       122071                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       122071                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data       122071                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       122071                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.039514                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.039514                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.004838                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.004838                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.069124                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.069124                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.108156                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.108156                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.028475                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.028475                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.028475                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.028475                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          160                       # number of writebacks
system.cpu15.dcache.writebacks::total             160                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            1233                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             49052                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1233                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           39.782644                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   411.222358                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst    19.777642                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.803169                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.038628                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          785963                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         785963                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst       391132                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        391132                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst       391132                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         391132                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst       391132                       # number of overall hits
system.cpu15.icache.overall_hits::total        391132                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         1233                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1233                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         1233                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1233                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         1233                       # number of overall misses
system.cpu15.icache.overall_misses::total         1233                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst       392365                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       392365                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst       392365                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       392365                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst       392365                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       392365                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003142                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003142                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003142                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003142                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003142                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003142                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         1233                       # number of writebacks
system.cpu15.icache.writebacks::total            1233                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                6058                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 49750016                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       6088                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7313                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7313                       # Transaction distribution
system.iobus.trans_dist::WriteReq              789437                       # Transaction distribution
system.iobus.trans_dist::WriteResp             789437                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         9120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          726                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        24672                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        35564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      1557936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      1557936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1593500                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        36480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          363                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        13878                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        53400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     49763008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     49763008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 49816408                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               778968                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               778968                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              7010712                       # Number of tag accesses
system.iocache.tags.data_accesses             7010712                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide         1624                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1624                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       777344                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       777344                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         1624                       # number of demand (read+write) misses
system.iocache.demand_misses::total              1624                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         1624                       # number of overall misses
system.iocache.overall_misses::total             1624                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide         1624                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1624                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       777344                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       777344                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         1624                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            1624                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         1624                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           1624                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          777344                       # number of writebacks
system.iocache.writebacks::total               777344                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests       8245031                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests      3760401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests       849924                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         2898386                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      2727789                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       170597                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                5685                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            2882245                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              10614                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             10614                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      1705328                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       612159                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          1316468                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             1662                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            840                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            2502                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           1247245                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          1247245                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq         877449                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       1999111                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side         3906                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side        10707                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side         2466                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side         7670                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      2347575                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      9504127                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         3480                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side         3867                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         2665                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side         7794                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         2511                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         7671                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side         1442                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side         2579                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side         3012                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side         7695                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               11919167                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side       137344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side       204471                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side        78912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side       217080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side     94671872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side    315674257                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       124800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side       103956                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side        85696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       233208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side        80384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       226232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        49152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        62392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side       106752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side       227832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               412284340                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         10847395                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          19107420                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.333482                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.955583                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                15232659     79.72%     79.72% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 2979530     15.59%     95.31% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  388280      2.03%     97.35% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  148298      0.78%     98.12% # Request fanout histogram
system.l2bus0.snoop_fanout::4                   70104      0.37%     98.49% # Request fanout histogram
system.l2bus0.snoop_fanout::5                   53410      0.28%     98.77% # Request fanout histogram
system.l2bus0.snoop_fanout::6                   31599      0.17%     98.93% # Request fanout histogram
system.l2bus0.snoop_fanout::7                  194380      1.02%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::8                    9160      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            19107420                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         88771                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        22223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        50948                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          170631                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       122392                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        48239                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              43155                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               1479                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              1479                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         6189                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         4461                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5236                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             1005                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            565                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            1570                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              3554                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             3554                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          13804                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         29347                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side        11115                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        26679                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         5740                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side         9955                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side         2470                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side         8510                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side         2466                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side         7532                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side         2466                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side         7446                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side         2466                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side         7608                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side         2467                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side         7521                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side         2879                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side         8082                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 115402                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       447936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side       838784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       220864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       302996                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side        79104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side       243960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side        78912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side       223608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side        78912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side       223096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side        78912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side       225784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side        78976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side       225208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side       105344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side       230072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 3682468                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          6681962                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           6769281                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.094019                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.695808                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 6541162     96.63%     96.63% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  133889      1.98%     98.61% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   16439      0.24%     98.85% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   14751      0.22%     99.07% # Request fanout histogram
system.l2bus1.snoop_fanout::4                    8806      0.13%     99.20% # Request fanout histogram
system.l2bus1.snoop_fanout::5                    5564      0.08%     99.28% # Request fanout histogram
system.l2bus1.snoop_fanout::6                    7299      0.11%     99.39% # Request fanout histogram
system.l2bus1.snoop_fanout::7                   12382      0.18%     99.57% # Request fanout histogram
system.l2bus1.snoop_fanout::8                   28989      0.43%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             6769281                       # Request fanout histogram
system.l2cache0.tags.replacements             2715556                       # number of replacements
system.l2cache0.tags.tagsinuse            4009.274775                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               3606266                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             2715556                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.328003                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   904.357625                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data     0.006775                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     0.291078                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst     1.899175                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     0.369398                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     0.363147                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     1.242940                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   264.997689                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data  2823.594424                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst     2.050190                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data     0.348139                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     0.030723                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data     0.082542                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.003412                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data     0.461781                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst     2.266811                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data     1.482607                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     1.606603                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data     3.819716                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.220790                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000002                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000071                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.000464                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.000090                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.000089                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000303                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.064697                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.689354                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.000501                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.000085                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.000008                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.000020                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000001                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.000113                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.000553                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.000362                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.000392                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.000933                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.978827                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4054                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          547                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          464                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1467                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         1538                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.989746                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses            65946399                       # Number of tag accesses
system.l2cache0.tags.data_accesses           65946399                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      1705328                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      1705328                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       612159                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       612159                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data       295941                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           11                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data            5                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data            1                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          295958                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst         1083                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst         1131                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst       604730                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst          877                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst         1260                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst         1249                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst          604                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst         1099                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total       612033                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data         1837                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data         1947                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data       556350                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data          583                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         2075                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data         2253                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data          430                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data         1229                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total       566704                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst         1083                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data         1837                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst         1131                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data         1947                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst       604730                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data       852291                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst          877                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data          594                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst         1260                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         2080                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst         1249                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data         2253                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst          604                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data          431                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst         1099                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data         1229                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            1474695                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst         1083                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data         1837                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst         1131                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data         1947                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst       604730                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data       852291                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst          877                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data          594                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst         1260                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         2080                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst         1249                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data         2253                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst          604                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data          431                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst         1099                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data         1229                       # number of overall hits
system.l2cache0.overall_hits::total           1474695                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data          653                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data          106                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          212                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data          116                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data          115                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data          106                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data          107                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data          106                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         1521                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data          242                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data           56                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data          146                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data           57                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data           66                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data           56                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           56                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data           56                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          735                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data          158                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data           83                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data       950230                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          237                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data          109                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data           89                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data           58                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data          127                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        951091                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst          677                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst          102                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst       263597                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          653                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst           66                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst            6                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst           70                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst          245                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       265416                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data          267                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data          494                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data      1417333                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          188                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data          298                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          239                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data           98                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data         1377                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      1420294                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst          677                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data          425                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst          102                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data          577                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst       263597                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data      2367563                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          653                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data          425                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst           66                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data          407                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst            6                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data          328                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst           70                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data          156                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst          245                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data         1504                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          2636801                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst          677                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data          425                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst          102                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data          577                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst       263597                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data      2367563                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          653                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data          425                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst           66                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data          407                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst            6                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data          328                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst           70                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data          156                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst          245                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data         1504                       # number of overall misses
system.l2cache0.overall_misses::total         2636801                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      1705328                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      1705328                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       612159                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       612159                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data          653                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data          106                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          215                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data          117                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          115                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data          106                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data          107                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data          106                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         1525                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data          242                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data          147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          737                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data           83                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data      1246171                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          248                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data           89                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data           59                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data          127                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      1247049                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst         1760                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst         1233                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst       868327                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         1530                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         1326                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         1255                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst          674                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst         1344                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total       877449                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data         2104                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data         2441                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data      1973683                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data          771                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         2373                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         2492                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data          528                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data         2606                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      1986998                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst         1760                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data         2262                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst         1233                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data         2524                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst       868327                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data      3219854                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         1530                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data         1019                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         1326                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         2487                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         1255                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         2581                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst          674                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data          587                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst         1344                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data         2733                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total        4111496                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst         1760                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data         2262                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst         1233                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data         2524                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst       868327                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data      3219854                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         1530                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data         1019                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         1326                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         2487                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         1255                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         2581                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst          674                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data          587                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst         1344                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data         2733                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total       4111496                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.986047                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.991453                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.997377                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.993197                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.982456                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.997286                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.762520                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.955645                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.956140                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.983051                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.762673                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.384659                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.082725                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.303569                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.426797                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.049774                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.004781                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.103858                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.182292                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.302486                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.126901                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.202376                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.718116                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.243839                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.125579                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.095907                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.185606                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.528396                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.714794                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.384659                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.187887                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.082725                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.228605                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.303569                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.735301                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.426797                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.417076                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.049774                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.163651                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.004781                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.127083                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.103858                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.265758                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.182292                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.550311                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.641324                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.384659                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.187887                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.082725                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.228605                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.303569                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.735301                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.426797                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.417076                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.049774                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.163651                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.004781                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.127083                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.103858                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.265758                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.182292                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.550311                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.641324                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        1199296                       # number of writebacks
system.l2cache0.writebacks::total             1199296                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                9619                       # number of replacements
system.l2cache1.tags.tagsinuse            3864.473832                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  8308                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                9619                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                0.863707                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1401.865011                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     1.000751                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     3.000128                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     2.004422                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data     0.001411                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   412.364591                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   524.353261                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst   778.605698                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   722.666515                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst     1.959572                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     2.988893                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.979786                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.979786                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst     0.979786                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.005499                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data    10.718722                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.342252                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000732                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000489                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.100675                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.128016                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.190089                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.176432                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.000478                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000730                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000239                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000239                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.000239                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000001                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.002617                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.943475                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3849                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3843                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.939697                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              494180                       # Number of tag accesses
system.l2cache1.tags.data_accesses             494180                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         6189                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         6189                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         4461                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         4461                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              2                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data          225                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data           69                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             295                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst         2048                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst         1447                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst         1232                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst         1233                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst         1233                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst         1233                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst         1232                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst         1233                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        10891                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data         4020                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data         1541                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data         2815                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data         2480                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data         2552                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data         2758                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data         2829                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data         2007                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        21002                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst         2048                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data         4245                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst         1447                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data         1610                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst         1232                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data         2815                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst         1233                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data         2480                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst         1233                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data         2552                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst         1233                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data         2758                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst         1232                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data         2829                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst         1233                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data         2008                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              32188                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst         2048                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data         4245                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst         1447                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data         1610                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst         1232                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data         2815                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst         1233                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data         2480                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst         1233                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data         2552                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst         1233                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data         2758                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst         1232                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data         2829                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst         1233                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data         2008                       # number of overall hits
system.l2cache1.overall_hits::total             32188                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data          216                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data          126                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data          108                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data          106                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data          106                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data          108                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data          107                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data          108                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          985                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data           97                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data           61                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data           58                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data           57                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data           57                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data           58                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data           58                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data           53                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          499                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data         2033                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          721                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data           45                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data           41                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data           44                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data           40                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data           41                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data           78                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          3043                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst         2068                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst          842                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst            2                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2913                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data         2288                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data          976                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data         1052                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         4329                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst         2068                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data         4321                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst          842                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data         1697                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data           49                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data           43                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data           45                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data           42                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data           45                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data         1130                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            10285                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst         2068                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data         4321                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst          842                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data         1697                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data           49                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data           43                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data           45                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data           42                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data           45                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data         1130                       # number of overall misses
system.l2cache1.overall_misses::total           10285                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         6189                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         6189                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         4461                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         4461                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data          216                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data          128                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data          106                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data          106                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data          107                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          987                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data           97                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data           61                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          499                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data         2258                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          790                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data           45                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data           44                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data           79                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         3338                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         4116                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         2289                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst         1234                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst         1233                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst         1233                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst         1233                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst         1233                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst         1233                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        13804                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data         6308                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         2517                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data         2819                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data         2482                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data         2553                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data         2760                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data         2833                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data         3059                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        25331                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         4116                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data         8566                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         2289                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         3307                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst         1234                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data         2864                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst         1233                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data         2523                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst         1233                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data         2597                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst         1233                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data         2800                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst         1233                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data         2874                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst         1233                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data         3138                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          42473                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         4116                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data         8566                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         2289                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         3307                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst         1234                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data         2864                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst         1233                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data         2523                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst         1233                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data         2597                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst         1233                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data         2800                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst         1233                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data         2874                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst         1233                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data         3138                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         42473                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.984375                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.997974                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.900354                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.912658                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.987342                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.911624                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.502430                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.367846                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.001621                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.000811                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.211026                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.362714                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.387763                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.001419                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.000806                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.000392                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.000725                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.001412                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.343903                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.170897                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.502430                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.504436                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.367846                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.513154                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.001621                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.017109                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.017043                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.017328                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.015000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.000811                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.015658                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.360102                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.242154                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.502430                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.504436                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.367846                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.513154                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.001621                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.017109                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.017043                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.017328                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.015000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.000811                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.015658                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.360102                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.242154                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5804                       # number of writebacks
system.l2cache1.writebacks::total                5804                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               5689                       # Transaction distribution
system.membus0.trans_dist::ReadResp           1698741                       # Transaction distribution
system.membus0.trans_dist::WriteReq             12093                       # Transaction distribution
system.membus0.trans_dist::WriteResp            12093                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      1976890                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         1162825                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            3153                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          1374                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           4226                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           951344                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          950932                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      1693052                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       777344                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       777344                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       835190                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      6803915                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        32598                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total      7671703                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        17150                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         2966                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        20116                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         2704                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      2332577                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      2335281                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              10027100                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     25345920                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    220144192                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        41652                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    245531764                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       391872                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        11748                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       403620                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        58368                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     49795584                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     49853952                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              295789336                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         6560806                       # Total snoops (count)
system.membus0.snoop_fanout::samples         13236589                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.495646                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499981                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                6675931     50.44%     50.44% # Request fanout histogram
system.membus0.snoop_fanout::3                6560658     49.56%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           13236589                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus1.trans_dist::ReadResp           1339097                       # Transaction distribution
system.membus1.trans_dist::WriteReq              1479                       # Transaction distribution
system.membus1.trans_dist::WriteResp             1479                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      1948786                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         1090860                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            1628                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           609                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           2056                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          1719366                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         1719106                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      1339093                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        14652                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        20957                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        35609                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      9127954                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      9127954                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               9163563                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       620800                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       403876                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1024676                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    319434112                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    319434112                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              320458788                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          589029                       # Total snoops (count)
system.membus1.snoop_fanout::samples          6691905                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.087691                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.282845                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                6105085     91.23%     91.23% # Request fanout histogram
system.membus1.snoop_fanout::2                 586820      8.77%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            6691905                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      3275256                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.891589                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          560                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      3275256                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000171                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     6.223042                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.000035                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.054082                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     9.612673                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.000182                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.000109                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.000224                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.000051                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.001182                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000007                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.388940                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.003380                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.600792                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.000011                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.000007                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.000014                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.000074                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.993224                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     52886675                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     52886675                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      1943704                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      1943704                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data          291                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total          291                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data          137                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          138                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data          428                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total          429                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data          428                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total          429                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          242                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          258                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           21                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           23                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data           46                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data       939536                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          224                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data           69                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data           53                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data           57                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data           54                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       940039                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst         6090                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data      1325607                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data           46                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          104                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data           73                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data           60                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data            7                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      1331991                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       776448                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       776448                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data           47                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst         6090                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data      2265143                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data          270                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data          173                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data          126                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data          117                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data           61                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      2272030                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data           47                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst         6090                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data      2265143                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data          270                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data          173                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data          126                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data          117                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data           61                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      2272030                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      1943704                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      1943704                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          242                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          258                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data           46                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data       939827                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          224                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data           69                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data           53                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data           57                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data           54                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       940330                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst         6090                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data      1325744                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          104                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data           73                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data           60                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      1332129                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       776448                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       776448                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data           47                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst         6090                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data      2265571                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data          271                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data          173                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data          126                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data          117                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data           61                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      2272459                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data           47                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst         6090                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data      2265571                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data          271                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data          173                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data          126                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data          117                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data           61                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      2272459                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999690                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999691                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999897                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.978723                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999896                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999811                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.996310                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999811                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999811                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.996310                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999811                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      1943253                       # number of writebacks
system.numa_caches_downward0.writebacks::total      1943253                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         5051                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     3.235538                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           83                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         5051                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.016432                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.188490                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.290414                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.134133                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.029139                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.007801                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.000006                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000002                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.000005                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     2.585540                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.011781                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.018151                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.008383                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.001821                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000488                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.161596                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.202221                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        87598                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        87598                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          253                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          253                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data          208                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data          116                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data          142                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data          142                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data          142                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data          142                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data          142                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data          139                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         1173                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data           88                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data           58                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data           57                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data           57                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data           57                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data           57                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data           57                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data           52                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          483                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data          111                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data            8                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data           36                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          155                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst         1832                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data         1622                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst          829                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data          370                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            4                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data         1050                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         5718                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst         1832                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data         1733                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst          829                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data          378                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data         1086                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         5873                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst         1832                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data         1733                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst          829                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data          378                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data         1086                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         5873                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          253                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          253                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data          208                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data          116                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data          139                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         1173                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          483                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data          112                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data            8                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data           36                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          156                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst         1832                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data         1622                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst          829                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data          370                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data         1050                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         5718                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst         1832                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data         1734                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst          829                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data          378                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            4                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data         1086                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         5874                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst         1832                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data         1734                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst          829                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data          378                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            4                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data         1086                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         5874                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.991071                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.993590                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.999423                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999830                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.999423                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999830                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          250                       # number of writebacks
system.numa_caches_downward1.writebacks::total          250                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         5061                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     3.290590                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           81                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         5061                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.016005                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.265682                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.317207                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.139677                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.029131                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.008311                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.000006                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000002                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.000005                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     2.530560                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.016605                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.019825                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.008730                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.001821                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000519                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.158160                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.205662                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        87563                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        87563                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          250                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          250                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data          208                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data          116                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data          142                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data          142                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data          142                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data          142                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data          142                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data          139                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         1173                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data           88                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data           58                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data           57                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data           57                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data           57                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data           57                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data           57                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data           52                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          483                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data          111                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data            8                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data           36                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          155                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst         1832                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data         1622                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst          829                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data          370                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            4                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data         1050                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         5718                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst         1832                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data         1733                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst          829                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data          378                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data         1086                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5873                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst         1832                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data         1733                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst          829                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data          378                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data         1086                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5873                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          250                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          250                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data          208                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data          116                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data          139                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         1173                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          483                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data          111                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data            8                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data           36                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          155                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst         1832                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data         1622                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst          829                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data          370                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data         1050                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         5718                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst         1832                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data         1733                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst          829                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data          378                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            4                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data         1086                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5873                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst         1832                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data         1733                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst          829                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data          378                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            4                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data         1086                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5873                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          250                       # number of writebacks
system.numa_caches_upward0.writebacks::total          250                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      3274849                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.886701                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          382                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      3274849                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000117                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.175197                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.000051                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.053007                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     9.655637                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.000191                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.000115                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.000115                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.000052                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.002326                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000007                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.385950                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.003313                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.603477                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.000012                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.000007                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.000007                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.000145                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.992919                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     53655357                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     53655357                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      1943253                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      1943253                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data          133                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          133                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data          140                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          140                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data          273                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          273                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data          273                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          273                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          269                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          285                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           21                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           23                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data           46                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data       939376                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          224                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data           69                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data           53                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data           57                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data           54                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       776448                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      1716327                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst         6090                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data      1325467                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data           46                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          104                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data           73                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data           60                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data            7                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      1331851                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data           47                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst         6090                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data      2264843                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data          270                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data          173                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data          126                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data          117                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data           61                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       776449                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      3048178                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data           47                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst         6090                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data      2264843                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data          270                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data          173                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data          126                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data          117                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data           61                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       776449                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      3048178                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      1943253                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      1943253                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          269                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          285                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data           46                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data       939509                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          224                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data           69                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data           53                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data           57                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data           54                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       776448                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      1716460                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst         6090                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data      1325607                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          104                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data           73                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data           60                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      1331991                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data           47                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst         6090                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data      2265116                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data          270                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data          173                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data          126                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data          117                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data           61                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       776449                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      3048451                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data           47                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst         6090                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data      2265116                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data          270                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data          173                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data          126                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data          117                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data           61                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       776449                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      3048451                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999858                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999923                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999894                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999895                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999879                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999910                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999879                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999910                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      1942982                       # number of writebacks
system.numa_caches_upward1.writebacks::total      1942982                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits             123600                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             63075                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits             186675                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             51875                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         51875                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              355302419                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            572466                       # Number of instructions committed
system.switch_cpus00.committedOps              572466                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       552017                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             29470                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        43248                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             552017                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       749295                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       436409                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs              187002                       # number of memory refs
system.switch_cpus00.num_load_insts            123744                       # Number of load instructions
system.switch_cpus00.num_store_insts            63258                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     354729467.462414                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     572951.537586                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.001613                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.998387                       # Percentage of idle cycles
system.switch_cpus00.Branches                   82497                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass         2186      0.38%      0.38% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu          359910     62.87%     63.25% # Class of executed instruction
system.switch_cpus00.op_class::IntMult           1994      0.35%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.60% # Class of executed instruction
system.switch_cpus00.op_class::MemRead         127597     22.29%     85.89% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         63622     11.11%     97.00% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess        17157      3.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           572466                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits              82590                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits             39481                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits             122071                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits             38071                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses         38071                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              355246493                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts            388889                       # Number of instructions committed
system.switch_cpus01.committedOps              388889                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses       375342                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls             15448                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts        31277                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts             375342                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads       518694                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes       300435                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs              122254                       # number of memory refs
system.switch_cpus01.num_load_insts             82590                       # Number of load instructions
system.switch_cpus01.num_store_insts            39664                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     354857392.132930                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     389100.867070                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001095                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998905                       # Percentage of idle cycles
system.switch_cpus01.Branches                   53976                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass         1748      0.45%      0.45% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu          249197     64.08%     64.53% # Class of executed instruction
system.switch_cpus01.op_class::IntMult           1558      0.40%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::MemRead          83763     21.54%     86.47% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite         39664     10.20%     96.67% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess        12959      3.33%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total           388889                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits           50144660                       # DTB read hits
system.switch_cpus02.dtb.read_misses           460524                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       37852874                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          41103402                       # DTB write hits
system.switch_cpus02.dtb.write_misses           16144                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  3                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      30066267                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           91248062                       # DTB hits
system.switch_cpus02.dtb.data_misses           476668                       # DTB misses
system.switch_cpus02.dtb.data_acv                   3                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       67919141                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         267910292                       # ITB hits
system.switch_cpus02.itb.fetch_misses            1894                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     267912186                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              355303640                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         351305824                       # Number of instructions committed
system.switch_cpus02.committedOps           351305824                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    297049473                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses     56701332                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          11429887                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     28033598                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          297049473                       # number of integer instructions
system.switch_cpus02.num_fp_insts            56701332                       # number of float instructions
system.switch_cpus02.num_int_register_reads    445849740                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    207636539                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads     37791925                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes     37786409                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            92076507                       # number of memory refs
system.switch_cpus02.num_load_insts          50955796                       # Number of load instructions
system.switch_cpus02.num_store_insts         41120711                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     3106795.817973                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     352196844.182027                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.991256                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.008744                       # Percentage of idle cycles
system.switch_cpus02.Branches                40692349                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     29005019      8.25%      8.25% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       182561580     51.90%     60.14% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        7626948      2.17%     62.31% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     62.31% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd      18904064      5.37%     67.68% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp            72      0.00%     67.68% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt      11333951      3.22%     70.91% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult           70      0.00%     70.91% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv       3777973      1.07%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     71.98% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       51899100     14.75%     86.73% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      41140916     11.69%     98.43% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess      5532802      1.57%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        351782495                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              58086                       # DTB read hits
system.switch_cpus03.dtb.read_misses                2                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             22                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             33489                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              91575                       # DTB hits
system.switch_cpus03.dtb.data_misses                2                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             22                       # DTB accesses
system.switch_cpus03.itb.fetch_hits             38164                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses         38164                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              355246327                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            262213                       # Number of instructions committed
system.switch_cpus03.committedOps              262213                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       250137                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls             11310                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        17698                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             250137                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads       339655                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       196818                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               91787                       # number of memory refs
system.switch_cpus03.num_load_insts             58105                       # Number of load instructions
system.switch_cpus03.num_store_insts            33682                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     354984032.941367                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     262294.058633                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000738                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999262                       # Percentage of idle cycles
system.switch_cpus03.Branches                   34604                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         1847      0.70%      0.70% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu          153398     58.50%     59.21% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            961      0.37%     59.57% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     59.57% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          59358     22.64%     82.21% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         33686     12.85%     95.06% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess        12954      4.94%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           262215                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              84434                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             40391                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             124825                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             39493                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         39493                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              355246238                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            397214                       # Number of instructions committed
system.switch_cpus04.committedOps              397214                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       383295                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls             15738                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        31980                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             383295                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads       529471                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       306755                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              125008                       # number of memory refs
system.switch_cpus04.num_load_insts             84434                       # Number of load instructions
system.switch_cpus04.num_store_insts            40574                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     354848803.961260                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     397434.038740                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001119                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998881                       # Percentage of idle cycles
system.switch_cpus04.Branches                   55166                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         1740      0.44%      0.44% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          254115     63.97%     64.41% # Class of executed instruction
system.switch_cpus04.op_class::IntMult           1562      0.39%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     64.81% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          85632     21.56%     86.36% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         40574     10.21%     96.58% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess        13591      3.42%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           397214                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              82824                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             39499                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits             122323                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             38071                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         38071                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              355246153                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            389429                       # Number of instructions committed
system.switch_cpus05.committedOps              389429                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       375864                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls             15448                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        31529                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             375864                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads       519234                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       300705                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs              122506                       # number of memory refs
system.switch_cpus05.num_load_insts             82824                       # Number of load instructions
system.switch_cpus05.num_store_insts            39682                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     354856511.957289                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     389641.042711                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001097                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998903                       # Percentage of idle cycles
system.switch_cpus05.Branches                   54246                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         1748      0.45%      0.45% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu          249485     64.06%     64.51% # Class of executed instruction
system.switch_cpus05.op_class::IntMult           1558      0.40%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     64.91% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          83997     21.57%     86.48% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         39682     10.19%     96.67% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess        12959      3.33%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           389429                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              55147                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             30586                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits              85733                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits             38251                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses         38251                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              355246068                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            244444                       # Number of instructions committed
system.switch_cpus06.committedOps              244444                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       232780                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls             10506                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        15956                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             232780                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads       315345                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       184586                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs               85916                       # number of memory refs
system.switch_cpus06.num_load_insts             55147                       # Number of load instructions
system.switch_cpus06.num_store_insts            30769                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     355001559.159932                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     244508.840068                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000688                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999312                       # Percentage of idle cycles
system.switch_cpus06.Branches                   31941                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         1630      0.67%      0.67% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          141785     58.00%     58.67% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            914      0.37%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.04% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          56307     23.03%     82.08% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         30769     12.59%     94.67% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess        13039      5.33%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           244444                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits              82980                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits             39511                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits             122491                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits             38071                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses         38071                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              355245875                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts            389789                       # Number of instructions committed
system.switch_cpus07.committedOps              389789                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses       376212                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls             15448                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts        31697                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts             376212                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads       519594                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes       300885                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs              122674                       # number of memory refs
system.switch_cpus07.num_load_insts             82980                       # Number of load instructions
system.switch_cpus07.num_store_insts            39694                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     354855873.897126                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     390001.102874                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001098                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998902                       # Percentage of idle cycles
system.switch_cpus07.Branches                   54426                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass         1748      0.45%      0.45% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu          249677     64.05%     64.50% # Class of executed instruction
system.switch_cpus07.op_class::IntMult           1558      0.40%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus07.op_class::MemRead          84153     21.59%     86.49% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite         39694     10.18%     96.68% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess        12959      3.32%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total           389789                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             149099                       # DTB read hits
system.switch_cpus08.dtb.read_misses              129                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          37911                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             86268                       # DTB write hits
system.switch_cpus08.dtb.write_misses              18                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         22091                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             235367                       # DTB hits
system.switch_cpus08.dtb.data_misses              147                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          60002                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            212503                       # ITB hits
system.switch_cpus08.itb.fetch_misses             121                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        212624                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              354830327                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            699497                       # Number of instructions committed
system.switch_cpus08.committedOps              699497                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       676222                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          373                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             23643                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        65488                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             676222                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 373                       # number of float instructions
system.switch_cpus08.num_int_register_reads       929969                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       516604                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          208                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              235880                       # number of memory refs
system.switch_cpus08.num_load_insts            149358                       # Number of load instructions
system.switch_cpus08.num_store_insts            86522                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     354130844.713531                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     699482.286469                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001971                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998029                       # Percentage of idle cycles
system.switch_cpus08.Branches                   98838                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         7261      1.04%      1.04% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          435206     62.20%     63.24% # Class of executed instruction
system.switch_cpus08.op_class::IntMult           1744      0.25%     63.49% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     63.49% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.01%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     63.50% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         151544     21.66%     85.16% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         86803     12.41%     97.56% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess        17047      2.44%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           699654                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              81032                       # DTB read hits
system.switch_cpus09.dtb.read_misses              326                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1906                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             45694                       # DTB write hits
system.switch_cpus09.dtb.write_misses              39                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           940                       # DTB write accesses
system.switch_cpus09.dtb.data_hits             126726                       # DTB hits
system.switch_cpus09.dtb.data_misses              365                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2846                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             61424                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         61549                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              355245902                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            390575                       # Number of instructions committed
system.switch_cpus09.committedOps              390575                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       373611                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls             13472                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        34952                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             373611                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       501156                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       289936                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs              128008                       # number of memory refs
system.switch_cpus09.num_load_insts             81911                       # Number of load instructions
system.switch_cpus09.num_store_insts            46097                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     354854606.556144                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     391295.443856                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001101                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998899                       # Percentage of idle cycles
system.switch_cpus09.Branches                   54967                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         4427      1.13%      1.13% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          235919     60.34%     61.48% # Class of executed instruction
system.switch_cpus09.op_class::IntMult           1059      0.27%     61.75% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     61.75% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.01%     61.75% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     61.75% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     61.75% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     61.75% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          84118     21.52%     83.27% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         46119     11.80%     95.07% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess        19284      4.93%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           390961                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits              83214                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits             39529                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits             122743                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits             38071                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses         38071                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              355245813                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts            390329                       # Number of instructions committed
system.switch_cpus10.committedOps              390329                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses       376734                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls             15448                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts        31949                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts             376734                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads       520134                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes       301155                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs              122926                       # number of memory refs
system.switch_cpus10.num_load_insts             83214                       # Number of load instructions
system.switch_cpus10.num_store_insts            39712                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     354855271.417667                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     390541.582333                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001099                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998901                       # Percentage of idle cycles
system.switch_cpus10.Branches                   54696                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass         1748      0.45%      0.45% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu          249965     64.04%     64.49% # Class of executed instruction
system.switch_cpus10.op_class::IntMult           1558      0.40%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus10.op_class::MemRead          84387     21.62%     86.51% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite         39712     10.17%     96.68% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess        12959      3.32%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total           390329                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits              83292                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits             39535                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits             122827                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits             38071                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses         38071                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              355245728                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts            390509                       # Number of instructions committed
system.switch_cpus11.committedOps              390509                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses       376908                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls             15448                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts        32033                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts             376908                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads       520314                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes       301245                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs              123010                       # number of memory refs
system.switch_cpus11.num_load_insts             83292                       # Number of load instructions
system.switch_cpus11.num_store_insts            39718                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     354855006.328648                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     390721.671352                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001100                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998900                       # Percentage of idle cycles
system.switch_cpus11.Branches                   54786                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass         1748      0.45%      0.45% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu          250061     64.03%     64.48% # Class of executed instruction
system.switch_cpus11.op_class::IntMult           1558      0.40%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus11.op_class::MemRead          84465     21.63%     86.51% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite         39718     10.17%     96.68% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess        12959      3.32%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total           390509                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits              83370                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits             39541                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits             122911                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits             38071                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses         38071                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              355245643                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts            390689                       # Number of instructions committed
system.switch_cpus12.committedOps              390689                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses       377082                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls             15448                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts        32117                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts             377082                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads       520494                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes       301335                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs              123094                       # number of memory refs
system.switch_cpus12.num_load_insts             83370                       # Number of load instructions
system.switch_cpus12.num_store_insts            39724                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     354854741.239714                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     390901.760286                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001100                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998900                       # Percentage of idle cycles
system.switch_cpus12.Branches                   54876                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass         1748      0.45%      0.45% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu          250157     64.03%     64.48% # Class of executed instruction
system.switch_cpus12.op_class::IntMult           1558      0.40%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     64.88% # Class of executed instruction
system.switch_cpus12.op_class::MemRead          84543     21.64%     86.52% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite         39724     10.17%     96.68% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess        12959      3.32%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total           390689                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits              83448                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits             39547                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits             122995                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits             38071                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses         38071                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              355245558                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts            390869                       # Number of instructions committed
system.switch_cpus13.committedOps              390869                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses       377256                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls             15448                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts        32201                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts             377256                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads       520674                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes       301425                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs              123178                       # number of memory refs
system.switch_cpus13.num_load_insts             83448                       # Number of load instructions
system.switch_cpus13.num_store_insts            39730                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     354854476.150867                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     391081.849133                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001101                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998899                       # Percentage of idle cycles
system.switch_cpus13.Branches                   54966                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass         1748      0.45%      0.45% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu          250253     64.02%     64.47% # Class of executed instruction
system.switch_cpus13.op_class::IntMult           1558      0.40%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus13.op_class::MemRead          84621     21.65%     86.52% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite         39730     10.16%     96.68% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess        12959      3.32%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total           390869                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits              83526                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits             39553                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits             123079                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits             38071                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses         38071                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              355245473                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts            391049                       # Number of instructions committed
system.switch_cpus14.committedOps              391049                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses       377430                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls             15448                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts        32285                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts             377430                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads       520854                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes       301515                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs              123262                       # number of memory refs
system.switch_cpus14.num_load_insts             83526                       # Number of load instructions
system.switch_cpus14.num_store_insts            39736                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     354854211.062106                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     391261.937894                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001101                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998899                       # Percentage of idle cycles
system.switch_cpus14.Branches                   55056                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass         1748      0.45%      0.45% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu          250349     64.02%     64.47% # Class of executed instruction
system.switch_cpus14.op_class::IntMult           1558      0.40%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus14.op_class::MemRead          84699     21.66%     86.52% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite         39736     10.16%     96.69% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess        12959      3.31%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total           391049                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits              83861                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits             39692                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits             123553                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits             38287                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses         38287                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              355245298                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts            392365                       # Number of instructions committed
system.switch_cpus15.committedOps              392365                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses       378699                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls             15486                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts        32456                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts             378699                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads       522513                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes       302479                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs              123736                       # number of memory refs
system.switch_cpus15.num_load_insts             83861                       # Number of load instructions
system.switch_cpus15.num_store_insts            39875                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     354852718.922421                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     392579.077579                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001105                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998895                       # Percentage of idle cycles
system.switch_cpus15.Branches                   55302                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass         1728      0.44%      0.44% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu          251109     64.00%     64.44% # Class of executed instruction
system.switch_cpus15.op_class::IntMult           1558      0.40%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus15.op_class::MemRead          85039     21.67%     86.51% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite         39876     10.16%     96.67% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess        13055      3.33%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total           392365                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq               4                       # Transaction distribution
system.system_bus.trans_dist::ReadResp        1337713                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           1479                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          1479                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      1943503                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      1093380                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         1542                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          580                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         1964                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       1716875                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      1716615                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      1337709                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      9131891                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      9131891                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        20952                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        20952                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total            9152843                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    319469056                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    319469056                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       403620                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       403620                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           319872676                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      3869532                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       9962243                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.388183                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.487337                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             6095072     61.18%     61.18% # Request fanout histogram
system.system_bus.snoop_fanout::2             3867171     38.82%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         9962243                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  3.595308                       # Number of seconds simulated
sim_ticks                                3595308033500                       # Number of ticks simulated
final_tick                               6040649210500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 611991                       # Simulator instruction rate (inst/s)
host_op_rate                                   611991                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               70543574                       # Simulator tick rate (ticks/s)
host_mem_usage                                 875932                       # Number of bytes of host memory used
host_seconds                                 50965.78                       # Real time elapsed on the host
sim_insts                                 31190577960                       # Number of instructions simulated
sim_ops                                   31190577960                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst      4753920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data      4499584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst      2119168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data      1627968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst     51350976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data     16796416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst      6616768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data      5623872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst      1415744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data      2195264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst      3116672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data      2427008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst      1665024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data     40995456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst      2435712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data      1736192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst      2331520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data      1516544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst      1689408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data      1580096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst      1886464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data      1828032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst      2463872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data      1845312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst      2544832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data      1764224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst      1586112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data      1300800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst      4239680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data      2162368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst      2983168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data      2277312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         183375488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst      4753920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst      2119168                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst     51350976                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst      6616768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst      1415744                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst      3116672                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst      1665024                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst      2435712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst      2331520                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst      1689408                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst      1886464                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst      2463872                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst      2544832                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst      1586112                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst      4239680                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst      2983168                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     93199040                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     54124736                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       54124736                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst        74280                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data        70306                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst        33112                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data        25437                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst       802359                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data       262444                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst       103387                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data        87873                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst        22121                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data        34301                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst        48698                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data        37922                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst        26016                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data       640554                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst        38058                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data        27128                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst        36430                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data        23696                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst        26397                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data        24689                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst        29476                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data        28563                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst        38498                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data        28833                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst        39763                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data        27566                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst        24783                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data        20325                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst        66245                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data        33787                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst        46612                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data        35583                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2865242                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       845699                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            845699                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      1322257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data      1251516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst       589426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data       452803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst     14282775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data      4671760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst      1840390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data      1564225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst       393775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data       610591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst       866872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data       675049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst       463110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data     11402488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst       677470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data       482905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst       648490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data       421812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst       469892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data       439488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst       524702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data       508449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst       685302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data       513256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst       707820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data       490702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst       441162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data       361805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst      1179226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data       601442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst       829739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data       633412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             51004110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      1322257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst       589426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst     14282775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst      1840390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst       393775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst       866872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst       463110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst       677470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst       648490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst       469892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst       524702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst       685302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst       707820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst       441162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst      1179226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst       829739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        25922408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       15054269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            15054269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       15054269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      1322257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data      1251516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst       589426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data       452803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst     14282775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data      4671760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst      1840390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data      1564225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst       393775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data       610591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst       866872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data       675049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst       463110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data     11402488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst       677470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data       482905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst       648490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data       421812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst       469892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data       439488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst       524702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data       508449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst       685302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data       513256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst       707820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data       490702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst       441162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data       361805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst      1179226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data       601442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst       829739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data       633412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            66058380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst      4408832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data    382946112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.inst      3118336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data    184634816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst     80692736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data    874552640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst      5726592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data    739404928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst      1715968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data    194499008                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst      4047680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data    298327424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst      1991936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data    133222912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.inst      2234560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data    274420608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst      1957440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data    218574016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst      2100992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data    215256000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.inst      2004224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data    208869824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.inst      1996864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data    237102656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.inst      2224768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data    173036416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.inst      1766336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data    119182912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.inst      4114752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data    181228864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst      3081664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data    222345792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide      2160064                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        4782948672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst      4408832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus01.inst      3118336                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst     80692736                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst      5726592                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst      1715968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst      4047680                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst      1991936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus07.inst      2234560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst      1957440                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst      2100992                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus10.inst      2004224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus11.inst      1996864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus12.inst      2224768                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus13.inst      1766336                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus14.inst      4114752                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst      3081664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total    123183680                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks   3114522112                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     3114522112                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst        68888                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data      5983533                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.inst        48724                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data      2884919                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst      1260824                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data     13664885                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst        89478                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data     11553202                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst        26812                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data      3039047                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst        63245                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data      4661366                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst        31124                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data      2081608                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.inst        34915                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data      4287822                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst        30585                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data      3415219                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst        32828                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data      3363375                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.inst        31316                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data      3263591                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.inst        31201                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data      3704729                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.inst        34762                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data      2703694                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.inst        27599                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data      1862233                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.inst        64293                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data      2831701                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst        48151                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data      3474153                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide        33751                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           74733573                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     48664408                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          48664408                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst      1226274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data    106512741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.inst       867335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data     51354380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst     22443901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    243248320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst      1592796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data    205658297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst       477280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data     54098009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      1125823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data     82976875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst       554038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data     37054659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.inst       621521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data     76327426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst       544443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data     60794239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst       584371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data     59871365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.inst       557455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data     58095112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.inst       555408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data     65947800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.inst       618798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data     48128398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.inst       491289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data     33149569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.inst      1144478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data     50407048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst       857135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data     61843322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide         600801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1330330705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst      1226274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus01.inst       867335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst     22443901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst      1592796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst       477280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      1125823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst       554038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus07.inst       621521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst       544443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst       584371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus10.inst       557455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus11.inst       555408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus12.inst       618798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus13.inst       491289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus14.inst      1144478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst       857135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        34262344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      866274067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           866274067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      866274067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst      1226274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data    106512741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.inst       867335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data     51354380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst     22443901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    243248320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst      1592796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data    205658297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst       477280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data     54098009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      1125823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data     82976875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst       554038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data     37054659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.inst       621521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data     76327426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst       544443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data     60794239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst       584371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data     59871365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.inst       557455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data     58095112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.inst       555408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data     65947800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.inst       618798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data     48128398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.inst       491289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data     33149569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.inst      1144478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data     50407048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst       857135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data     61843322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide        600801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2196604772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                   3096                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                   573410                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                  24727     27.32%     27.32% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                  2624      2.90%     30.22% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  3681      4.07%     34.28% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   350      0.39%     34.67% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 59136     65.33%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              90518                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                   24720     44.32%     44.32% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                   2624      4.70%     49.02% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   3681      6.60%     55.62% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    350      0.63%     56.25% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                  24404     43.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               55779                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           3590413989000     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21             196800000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22             180369000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              55714000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            4457349000      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       3595304221000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                0.999717                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.412676                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.616220                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::75                       2    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    2                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                 129      0.13%      0.13% # number of callpals executed
system.cpu00.kern.callpal::swpctx                 299      0.31%      0.44% # number of callpals executed
system.cpu00.kern.callpal::swpipl               76827     78.44%     78.88% # number of callpals executed
system.cpu00.kern.callpal::rdps                  7687      7.85%     86.72% # number of callpals executed
system.cpu00.kern.callpal::wrusp                    7      0.01%     86.73% # number of callpals executed
system.cpu00.kern.callpal::rdusp                    7      0.01%     86.74% # number of callpals executed
system.cpu00.kern.callpal::rti                   7037      7.18%     93.92% # number of callpals executed
system.cpu00.kern.callpal::callsys                378      0.39%     94.31% # number of callpals executed
system.cpu00.kern.callpal::rdunique              5575      5.69%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                97946                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            7334                       # number of protection mode switches
system.cpu00.kern.mode_switch::user              1561                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel              1561                      
system.cpu00.kern.mode_good::user                1561                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.212844                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.350984                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     2732708868000     72.26%     72.26% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user       1048819886500     27.74%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                    299                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements        13185914                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         382.696267                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs         543043640                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs        13185914                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           41.183618                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    10.527044                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   372.169223                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.020561                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.726893                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.747454                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses      1125403668                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses     1125403668                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data    425204531                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total     425204531                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data    117536866                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total    117536866                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        50114                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        50114                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        44149                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        44149                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data    542741397                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total      542741397                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data    542741397                       # number of overall hits
system.cpu00.dcache.overall_hits::total     542741397                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data      6749969                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      6749969                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data      6489298                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total      6489298                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         7617                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         7617                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         8753                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         8753                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data     13239267                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total     13239267                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data     13239267                       # number of overall misses
system.cpu00.dcache.overall_misses::total     13239267                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data    431954500                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total    431954500                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data    124026164                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total    124026164                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        57731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        57731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        52902                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        52902                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data    555980664                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total    555980664                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data    555980664                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total    555980664                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.015627                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.015627                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.052322                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.052322                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.131940                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.131940                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.165457                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.165457                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.023812                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.023812                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.023812                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.023812                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks     10234394                       # number of writebacks
system.cpu00.dcache.writebacks::total        10234394                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements          288449                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs        2106612298                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs          288449                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         7303.240081                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst    22.426100                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   489.573900                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.043801                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.956199                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses      4220897081                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses     4220897081                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst   2110015867                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total    2110015867                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst   2110015867                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total     2110015867                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst   2110015867                       # number of overall hits
system.cpu00.icache.overall_hits::total    2110015867                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst       288449                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       288449                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst       288449                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       288449                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst       288449                       # number of overall misses
system.cpu00.icache.overall_misses::total       288449                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst   2110304316                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total   2110304316                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst   2110304316                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total   2110304316                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst   2110304316                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total   2110304316                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000137                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000137                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks       288449                       # number of writebacks
system.cpu00.icache.writebacks::total          288449                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                   3187                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                   715211                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                  15451     25.58%     25.58% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  3681      6.09%     31.67% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                   296      0.49%     32.16% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 40978     67.84%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              60406                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                   15450     44.65%     44.65% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   3681     10.64%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                    296      0.86%     56.14% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                  15175     43.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               34602                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           3592937394000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22             180369000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              50264000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31            2167582500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       3595335609500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                0.999935                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.370321                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.572824                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::wripir                  42      0.06%      0.06% # number of callpals executed
system.cpu01.kern.callpal::swpctx                 188      0.27%      0.33% # number of callpals executed
system.cpu01.kern.callpal::swpipl               52301     74.63%     74.95% # number of callpals executed
system.cpu01.kern.callpal::rdps                  7409     10.57%     85.52% # number of callpals executed
system.cpu01.kern.callpal::wrusp                    1      0.00%     85.53% # number of callpals executed
system.cpu01.kern.callpal::rdusp                    1      0.00%     85.53% # number of callpals executed
system.cpu01.kern.callpal::rti                   4128      5.89%     91.42% # number of callpals executed
system.cpu01.kern.callpal::callsys                150      0.21%     91.63% # number of callpals executed
system.cpu01.kern.callpal::rdunique              5865      8.37%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                70085                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel            1009                       # number of protection mode switches
system.cpu01.kern.mode_switch::user               942                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              3306                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel               987                      
system.cpu01.kern.mode_good::user                 942                      
system.cpu01.kern.mode_good::idle                  45                      
system.cpu01.kern.mode_switch_good::kernel     0.978196                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.013612                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.375499                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        814013500      0.02%      0.02% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user       749633213500     19.81%     19.83% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       3034375750500     80.17%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                    188                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements        10876756                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         451.166889                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs         366876510                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs        10876756                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           33.730325                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    2523479711500                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     5.315805                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   445.851084                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.010382                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.870803                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.881185                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses       766442424                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses      766442424                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data    283851264                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total     283851264                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data     82982754                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total     82982754                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data        16754                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        16754                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data        13091                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        13091                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data    366834018                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total      366834018                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data    366834018                       # number of overall hits
system.cpu01.dcache.overall_hits::total     366834018                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data      2762121                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total      2762121                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data      8139410                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total      8139410                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data         2696                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         2696                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data         4479                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         4479                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data     10901531                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total     10901531                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data     10901531                       # number of overall misses
system.cpu01.dcache.overall_misses::total     10901531                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data    286613385                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total    286613385                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data     91122164                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total     91122164                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data        19450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        19450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data        17570                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        17570                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data    377735549                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total    377735549                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data    377735549                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total    377735549                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.009637                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.009637                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.089324                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.089324                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.138612                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.138612                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.254923                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.254923                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.028860                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.028860                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.028860                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.028860                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks     10005556                       # number of writebacks
system.cpu01.dcache.writebacks::total        10005556                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements          237533                       # number of replacements
system.cpu01.icache.tags.tagsinuse         511.706674                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs        1487005042                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs          237533                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         6260.204022                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    2527923257000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    29.328178                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   482.378496                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.057282                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.942146                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.999427                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses      3012007078                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses     3012007078                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst   1505647217                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total    1505647217                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst   1505647217                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total     1505647217                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst   1505647217                       # number of overall hits
system.cpu01.icache.overall_hits::total    1505647217                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst       237548                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total       237548                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst       237548                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total       237548                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst       237548                       # number of overall misses
system.cpu01.icache.overall_misses::total       237548                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst   1505884765                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total   1505884765                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst   1505884765                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total   1505884765                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst   1505884765                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total   1505884765                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000158                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000158                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks       237533                       # number of writebacks
system.cpu01.icache.writebacks::total          237533                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   1157                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                  2552580                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  42306     33.73%     33.73% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   277      0.22%     33.95% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  3681      2.93%     36.88% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                   138      0.11%     36.99% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 79031     63.01%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             125433                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   42303     47.71%     47.71% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    277      0.31%     48.02% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   3681      4.15%     52.17% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                    138      0.16%     52.33% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  42268     47.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               88667                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           3588892695000     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              19805500      0.00%     99.82% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22             180369000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              23032000      0.00%     99.83% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            6192123500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       3595308025000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.999929                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.534828                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.706887                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        1      0.02%      0.02% # number of syscalls executed
system.cpu02.kern.syscall::3                     1876     40.82%     40.84% # number of syscalls executed
system.cpu02.kern.syscall::6                      513     11.16%     52.00% # number of syscalls executed
system.cpu02.kern.syscall::17                      12      0.26%     52.26% # number of syscalls executed
system.cpu02.kern.syscall::19                     512     11.14%     63.40% # number of syscalls executed
system.cpu02.kern.syscall::45                     513     11.16%     74.56% # number of syscalls executed
system.cpu02.kern.syscall::71                     579     12.60%     87.16% # number of syscalls executed
system.cpu02.kern.syscall::73                     514     11.18%     98.35% # number of syscalls executed
system.cpu02.kern.syscall::74                      70      1.52%     99.87% # number of syscalls executed
system.cpu02.kern.syscall::75                       5      0.11%     99.98% # number of syscalls executed
system.cpu02.kern.syscall::92                       1      0.02%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                 4596                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                2758      0.12%      0.12% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 997      0.04%      0.17% # number of callpals executed
system.cpu02.kern.callpal::tbi                      3      0.00%      0.17% # number of callpals executed
system.cpu02.kern.callpal::swpipl              107286      4.76%      4.93% # number of callpals executed
system.cpu02.kern.callpal::rdps                  8905      0.40%      5.32% # number of callpals executed
system.cpu02.kern.callpal::rti                  14053      0.62%      5.95% # number of callpals executed
system.cpu02.kern.callpal::callsys               9244      0.41%      6.36% # number of callpals executed
system.cpu02.kern.callpal::imb                      2      0.00%      6.36% # number of callpals executed
system.cpu02.kern.callpal::rdunique           2109610     93.64%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total              2252858                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel           15050                       # number of protection mode switches
system.cpu02.kern.mode_switch::user             13426                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel             13426                      
system.cpu02.kern.mode_good::user               13426                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.892093                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.942970                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     308325031500      8.58%      8.58% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       3286982993500     91.42%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    997                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements        25798782                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         509.631127                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs        1750805297                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs        25798782                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           67.863874                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   509.631127                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.995373                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.995373                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses      3579071842                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses     3579071842                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data   1185618030                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total    1185618030                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data    562182205                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total    562182205                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data      1449947                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total      1449947                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data      1475955                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total      1475955                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data   1747800235                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total     1747800235                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data   1747800235                       # number of overall hits
system.cpu02.dcache.overall_hits::total    1747800235                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data     15491539                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total     15491539                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data     10353790                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total     10353790                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        38879                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        38879                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         9690                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         9690                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data     25845329                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total     25845329                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data     25845329                       # number of overall misses
system.cpu02.dcache.overall_misses::total     25845329                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data   1201109569                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total   1201109569                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data    572535995                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total    572535995                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data      1488826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total      1488826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data      1485645                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total      1485645                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data   1773645564                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total   1773645564                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data   1773645564                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total   1773645564                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.012898                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.012898                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.018084                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.018084                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.026114                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.026114                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.006522                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.006522                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.014572                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.014572                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.014572                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.014572                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks     15164863                       # number of writebacks
system.cpu02.dcache.writebacks::total        15164863                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements         5013148                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        6602258425                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs         5013148                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1316.988532                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses     13220079622                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses    13220079622                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   6602520089                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    6602520089                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   6602520089                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     6602520089                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   6602520089                       # number of overall hits
system.cpu02.icache.overall_hits::total    6602520089                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst      5013148                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total      5013148                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst      5013148                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total      5013148                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst      5013148                       # number of overall misses
system.cpu02.icache.overall_misses::total      5013148                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   6607533237                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   6607533237                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   6607533237                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   6607533237                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   6607533237                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   6607533237                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000759                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000759                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000759                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000759                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000759                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000759                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks      5013148                       # number of writebacks
system.cpu02.icache.writebacks::total         5013148                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                   2926                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                  1514974                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                  27370     32.09%     32.09% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  3681      4.32%     36.40% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   536      0.63%     37.03% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 53717     62.97%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              85304                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                   27360     46.79%     46.79% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   3681      6.30%     53.09% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    536      0.92%     54.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                  26894     46.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               58471                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           3591034516500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22             180369000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              80020000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            4031637000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       3595326542500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.999635                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.500661                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.685443                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::17                      13     35.14%     35.14% # number of syscalls executed
system.cpu03.kern.syscall::74                       9     24.32%     59.46% # number of syscalls executed
system.cpu03.kern.syscall::75                      15     40.54%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                   37                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                 690      0.68%      0.68% # number of callpals executed
system.cpu03.kern.callpal::swpctx                1117      1.10%      1.78% # number of callpals executed
system.cpu03.kern.callpal::tbi                      2      0.00%      1.78% # number of callpals executed
system.cpu03.kern.callpal::swpipl               71693     70.71%     72.49% # number of callpals executed
system.cpu03.kern.callpal::rdps                  7435      7.33%     79.82% # number of callpals executed
system.cpu03.kern.callpal::wrusp                   10      0.01%     79.83% # number of callpals executed
system.cpu03.kern.callpal::rdusp                   10      0.01%     79.84% # number of callpals executed
system.cpu03.kern.callpal::rti                   9394      9.26%     89.11% # number of callpals executed
system.cpu03.kern.callpal::callsys               1226      1.21%     90.32% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.00%     90.32% # number of callpals executed
system.cpu03.kern.callpal::rdunique              9815      9.68%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total               101394                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel           10511                       # number of protection mode switches
system.cpu03.kern.mode_switch::user              6460                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel              6460                      
system.cpu03.kern.mode_good::user                6460                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.614594                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.761299                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     2599026733000     68.87%     68.87% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       1174668757500     31.13%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                   1117                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements        20151110                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         430.287818                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs         637744074                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs        20151110                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           31.648087                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     0.113091                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   430.174728                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.000221                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.840185                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.840406                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses      1335925178                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses     1335925178                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data    454657451                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total     454657451                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data    182827264                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total    182827264                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data        72586                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        72586                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data        72985                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        72985                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data    637484715                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total      637484715                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data    637484715                       # number of overall hits
system.cpu03.dcache.overall_hits::total     637484715                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data     11584103                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total     11584103                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data      8627302                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total      8627302                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data        11059                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total        11059                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         7887                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         7887                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data     20211405                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total     20211405                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data     20211405                       # number of overall misses
system.cpu03.dcache.overall_misses::total     20211405                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data    466241554                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total    466241554                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data    191454566                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total    191454566                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data        83645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        83645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data        80872                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        80872                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data    657696120                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total    657696120                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data    657696120                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total    657696120                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.024846                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.024846                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.045062                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.045062                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.132214                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.132214                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.097524                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.097524                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.030731                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.030731                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.030731                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.030731                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks     13276006                       # number of writebacks
system.cpu03.dcache.writebacks::total        13276006                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements          433466                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs        2366555968                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs          433466                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         5459.611522                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     0.164042                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   511.835958                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.000320                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.999680                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          266                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses      4739759488                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses     4739759488                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst   2369229545                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total    2369229545                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst   2369229545                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total     2369229545                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst   2369229545                       # number of overall hits
system.cpu03.icache.overall_hits::total    2369229545                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst       433466                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       433466                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst       433466                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       433466                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst       433466                       # number of overall misses
system.cpu03.icache.overall_misses::total       433466                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst   2369663011                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total   2369663011                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst   2369663011                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total   2369663011                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst   2369663011                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total   2369663011                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000183                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000183                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks       433466                       # number of writebacks
system.cpu03.icache.writebacks::total          433466                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                   3526                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                   385067                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                  16091     26.19%     26.19% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  3681      5.99%     32.19% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                   300      0.49%     32.67% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 41358     67.33%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              61430                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                   16089     44.86%     44.86% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   3681     10.26%     55.12% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                    300      0.84%     55.96% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                  15797     44.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               35867                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           3592858703000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22             180369000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              59307000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31            2232319000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       3595330698000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999876                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.381958                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.583868                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::4                       17     77.27%     77.27% # number of syscalls executed
system.cpu04.kern.syscall::17                       5     22.73%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   22                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  79      0.11%      0.11% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 361      0.52%      0.63% # number of callpals executed
system.cpu04.kern.callpal::tbi                      2      0.00%      0.63% # number of callpals executed
system.cpu04.kern.callpal::swpipl               53128     76.02%     76.65% # number of callpals executed
system.cpu04.kern.callpal::rdps                  7434     10.64%     87.29% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    2      0.00%     87.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    2      0.00%     87.30% # number of callpals executed
system.cpu04.kern.callpal::rti                   4322      6.18%     93.48% # number of callpals executed
system.cpu04.kern.callpal::callsys                169      0.24%     93.72% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.00%     93.72% # number of callpals executed
system.cpu04.kern.callpal::rdunique              4386      6.28%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                69887                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            4683                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               793                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               793                      
system.cpu04.kern.mode_good::user                 793                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.169336                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.289627                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     3337196400500     88.44%     88.44% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       436185277000     11.56%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    361                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements         7272481                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         355.972227                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs         220691018                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs         7272481                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           30.346043                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   355.972227                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.695258                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.695258                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          265                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses       463232944                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses      463232944                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data    163838933                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total     163838933                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data     56789518                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total     56789518                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data        18278                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        18278                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data        14494                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        14494                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data    220628451                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total      220628451                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data    220628451                       # number of overall hits
system.cpu04.dcache.overall_hits::total     220628451                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data      3011038                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total      3011038                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data      4288737                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total      4288737                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data         2905                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         2905                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data         4588                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         4588                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data      7299775                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total      7299775                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data      7299775                       # number of overall misses
system.cpu04.dcache.overall_misses::total      7299775                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data    166849971                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total    166849971                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data     61078255                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total     61078255                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data        21183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        21183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data        19082                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        19082                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data    227928226                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total    227928226                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data    227928226                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total    227928226                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.018046                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.018046                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.070217                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.070217                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.137138                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.137138                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.240436                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.240436                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.032027                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.032027                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.032027                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.032027                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks      5873618                       # number of writebacks
system.cpu04.dcache.writebacks::total         5873618                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements          129544                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         864685913                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs          129544                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         6674.843397                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.008999                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.991001                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000018                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999982                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses      1759684436                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses     1759684436                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst    879647902                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total     879647902                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst    879647902                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total      879647902                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst    879647902                       # number of overall hits
system.cpu04.icache.overall_hits::total     879647902                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst       129544                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total       129544                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst       129544                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total       129544                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst       129544                       # number of overall misses
system.cpu04.icache.overall_misses::total       129544                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst    879777446                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total    879777446                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst    879777446                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total    879777446                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst    879777446                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total    879777446                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000147                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000147                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks       129544                       # number of writebacks
system.cpu04.icache.writebacks::total          129544                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                   2841                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                   861824                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                  15916     25.75%     25.75% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  3681      5.96%     31.70% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                   336      0.54%     32.25% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 41879     67.75%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              61812                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                   15911     44.76%     44.76% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   3681     10.35%     55.11% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                    336      0.95%     56.06% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                  15621     43.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               35549                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           3592740829500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22             180369000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              54087500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31            2353309000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       3595328595000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.999686                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.373003                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.575115                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::75                       3    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                 129      0.18%      0.18% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 284      0.39%      0.56% # number of callpals executed
system.cpu05.kern.callpal::tbi                      1      0.00%      0.56% # number of callpals executed
system.cpu05.kern.callpal::swpipl               53438     72.51%     73.07% # number of callpals executed
system.cpu05.kern.callpal::rdps                  7428     10.08%     83.15% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    5      0.01%     83.16% # number of callpals executed
system.cpu05.kern.callpal::rdusp                    5      0.01%     83.16% # number of callpals executed
system.cpu05.kern.callpal::rti                   4357      5.91%     89.08% # number of callpals executed
system.cpu05.kern.callpal::callsys                337      0.46%     89.53% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.00%     89.53% # number of callpals executed
system.cpu05.kern.callpal::rdunique              7713     10.47%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                73698                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            4641                       # number of protection mode switches
system.cpu05.kern.mode_switch::user              1513                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel              1513                      
system.cpu05.kern.mode_good::user                1513                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.326007                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.491713                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     2671175099000     70.79%     70.79% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user       1102160191000     29.21%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    284                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements        14547145                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.800209                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs         555198397                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs        14547145                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           38.165454                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   424.800209                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.829688                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829688                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          427                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses      1154071898                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses     1154071898                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data    434552867                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total     434552867                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data    120541382                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total    120541382                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data        22983                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        22983                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data        18376                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total        18376                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data    555094249                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total      555094249                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data    555094249                       # number of overall hits
system.cpu05.dcache.overall_hits::total     555094249                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data      5078374                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total      5078374                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data      9519153                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total      9519153                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data         3941                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         3941                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data         5264                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         5264                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data     14597527                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total     14597527                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data     14597527                       # number of overall misses
system.cpu05.dcache.overall_misses::total     14597527                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data    439631241                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total    439631241                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data    130060535                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total    130060535                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data        26924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        26924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data        23640                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        23640                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data    569691776                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total    569691776                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data    569691776                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total    569691776                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.011551                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.011551                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.073190                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.073190                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.146375                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.146375                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.222673                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.222673                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.025624                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.025624                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.025624                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.025624                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks     12665130                       # number of writebacks
system.cpu05.dcache.writebacks::total        12665130                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements          299240                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs        2205161106                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs          299240                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         7369.205674                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     5.504342                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   506.495658                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.010751                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.989249                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses      4423188402                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses     4423188402                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst   2211145341                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total    2211145341                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst   2211145341                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total     2211145341                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst   2211145341                       # number of overall hits
system.cpu05.icache.overall_hits::total    2211145341                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst       299240                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total       299240                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst       299240                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total       299240                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst       299240                       # number of overall misses
system.cpu05.icache.overall_misses::total       299240                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst   2211444581                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total   2211444581                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst   2211444581                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total   2211444581                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst   2211444581                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total   2211444581                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000135                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000135                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000135                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000135                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000135                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks       299240                       # number of writebacks
system.cpu05.icache.writebacks::total          299240                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                   3445                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                   441355                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                  15651     25.84%     25.84% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  3681      6.08%     31.92% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                   305      0.50%     32.42% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 40933     67.58%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              60570                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                   15648     44.72%     44.72% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   3681     10.52%     55.24% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                    305      0.87%     56.11% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                  15355     43.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               34989                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           3592897579000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22             180369000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              51172000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31            2206777500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       3595335897500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.999808                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.375125                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.577662                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::4                        4     66.67%     66.67% # number of syscalls executed
system.cpu06.kern.syscall::75                       2     33.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    6                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  77      0.11%      0.11% # number of callpals executed
system.cpu06.kern.callpal::swpctx                 214      0.31%      0.42% # number of callpals executed
system.cpu06.kern.callpal::swpipl               52393     76.05%     76.47% # number of callpals executed
system.cpu06.kern.callpal::rdps                  7411     10.76%     87.23% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    3      0.00%     87.24% # number of callpals executed
system.cpu06.kern.callpal::rdusp                    3      0.00%     87.24% # number of callpals executed
system.cpu06.kern.callpal::rti                   4191      6.08%     93.32% # number of callpals executed
system.cpu06.kern.callpal::callsys                204      0.30%     93.62% # number of callpals executed
system.cpu06.kern.callpal::rdunique              4396      6.38%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                68892                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            4405                       # number of protection mode switches
system.cpu06.kern.mode_switch::user               742                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel               742                      
system.cpu06.kern.mode_good::user                 742                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.168445                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.288323                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     3256279241000     86.30%     86.30% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user       516734343500     13.70%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                    214                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements         8069860                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         355.790721                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs         265374918                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs         8069860                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           32.884699                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   355.790721                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.694904                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.694904                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses       555086331                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses      555086331                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data    198478352                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total     198478352                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data     66872063                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total     66872063                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data        19100                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        19100                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data        14401                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total        14401                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data    265350415                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total      265350415                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data    265350415                       # number of overall hits
system.cpu06.dcache.overall_hits::total     265350415                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data      2925248                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total      2925248                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data      5177962                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total      5177962                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data         2705                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         2705                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data         4655                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         4655                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data      8103210                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      8103210                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data      8103210                       # number of overall misses
system.cpu06.dcache.overall_misses::total      8103210                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data    201403600                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total    201403600                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data     72050025                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total     72050025                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data        21805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        21805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data        19056                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        19056                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data    273453625                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total    273453625                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data    273453625                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total    273453625                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.014524                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.014524                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.071866                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.071866                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.124054                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.124054                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.244280                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.244280                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.029633                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.029633                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.029633                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.029633                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks      6763859                       # number of writebacks
system.cpu06.dcache.writebacks::total         6763859                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements          151636                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs        1039120860                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs          151636                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         6852.731937                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses      2080640438                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses     2080640438                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst   1040092765                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total    1040092765                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst   1040092765                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total     1040092765                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst   1040092765                       # number of overall hits
system.cpu06.icache.overall_hits::total    1040092765                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst       151636                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total       151636                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst       151636                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total       151636                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst       151636                       # number of overall misses
system.cpu06.icache.overall_misses::total       151636                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst   1040244401                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total   1040244401                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst   1040244401                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total   1040244401                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst   1040244401                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total   1040244401                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000146                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000146                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks       151636                       # number of writebacks
system.cpu06.icache.writebacks::total          151636                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                   3432                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                   591097                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                  16976     26.77%     26.77% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  3681      5.80%     32.57% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   317      0.50%     33.07% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 42445     66.93%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              63419                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                   16972     45.10%     45.10% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   3681      9.78%     54.88% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    317      0.84%     55.72% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                  16665     44.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               37635                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           3592569289500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22             180369000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              51706500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            2533432500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       3595334797500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.999764                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.392626                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.593434                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::75                      12    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   12                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                 249      0.35%      0.35% # number of callpals executed
system.cpu07.kern.callpal::swpctx                 265      0.37%      0.72% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.00%      0.72% # number of callpals executed
system.cpu07.kern.callpal::swpipl               55117     76.73%     77.45% # number of callpals executed
system.cpu07.kern.callpal::rdps                  7460     10.39%     87.83% # number of callpals executed
system.cpu07.kern.callpal::wrusp                    4      0.01%     87.84% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    4      0.01%     87.84% # number of callpals executed
system.cpu07.kern.callpal::rti                   4305      5.99%     93.84% # number of callpals executed
system.cpu07.kern.callpal::callsys                305      0.42%     94.26% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.00%     94.26% # number of callpals executed
system.cpu07.kern.callpal::rdunique              4121      5.74%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                71832                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            4570                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               868                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel               868                      
system.cpu07.kern.mode_good::user                 868                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.189934                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.319235                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     3233222207500     85.69%     85.69% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       539757662500     14.31%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                    265                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements         9037246                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         342.807307                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs         283526840                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs         9037246                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           31.373146                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   342.807307                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.669546                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.669546                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses       594213748                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses      594213748                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data    206994689                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total     206994689                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data     76442818                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total     76442818                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data        25011                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        25011                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data        20288                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total        20288                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data    283437507                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total      283437507                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data    283437507                       # number of overall hits
system.cpu07.dcache.overall_hits::total     283437507                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data      4416222                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total      4416222                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data      4662465                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total      4662465                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data         3559                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         3559                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data         5125                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         5125                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data      9078687                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      9078687                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data      9078687                       # number of overall misses
system.cpu07.dcache.overall_misses::total      9078687                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data    211410911                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total    211410911                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data     81105283                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total     81105283                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data        28570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        28570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data        25413                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        25413                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data    292516194                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total    292516194                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data    292516194                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total    292516194                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.020889                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.020889                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.057487                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.057487                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.124571                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.124571                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.201668                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.201668                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.031037                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.031037                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.031037                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.031037                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks      6650245                       # number of writebacks
system.cpu07.dcache.writebacks::total         6650245                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements          168181                       # number of replacements
system.cpu07.icache.tags.tagsinuse         511.806551                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs        1086635888                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs          168181                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         6461.109685                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    2741998041000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     9.460946                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   502.345605                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.018478                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.981144                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.999622                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses      2175252915                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses     2175252915                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst   1087374177                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total    1087374177                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst   1087374177                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total     1087374177                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst   1087374177                       # number of overall hits
system.cpu07.icache.overall_hits::total    1087374177                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst       168187                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total       168187                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst       168187                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total       168187                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst       168187                       # number of overall misses
system.cpu07.icache.overall_misses::total       168187                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst   1087542364                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total   1087542364                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst   1087542364                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total   1087542364                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst   1087542364                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total   1087542364                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000155                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000155                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000155                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000155                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000155                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000155                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks       168181                       # number of writebacks
system.cpu07.icache.writebacks::total          168181                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                   3511                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                   492212                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                  16276     26.19%     26.19% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  3681      5.92%     32.12% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                   330      0.53%     32.65% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 41850     67.35%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              62137                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                   16270     44.88%     44.88% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   3681     10.15%     55.04% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                    330      0.91%     55.95% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                  15970     44.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               36251                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           3592685610500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22             180369000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              53482500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31            2407072000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       3595326534000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                0.999631                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.381601                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.583404                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::75                       4    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    4                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                 137      0.19%      0.19% # number of callpals executed
system.cpu08.kern.callpal::swpctx                 367      0.52%      0.71% # number of callpals executed
system.cpu08.kern.callpal::swpipl               53632     75.66%     76.37% # number of callpals executed
system.cpu08.kern.callpal::rdps                  7448     10.51%     86.88% # number of callpals executed
system.cpu08.kern.callpal::wrusp                    6      0.01%     86.89% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    6      0.01%     86.90% # number of callpals executed
system.cpu08.kern.callpal::rti                   4495      6.34%     93.24% # number of callpals executed
system.cpu08.kern.callpal::callsys                451      0.64%     93.88% # number of callpals executed
system.cpu08.kern.callpal::rdunique              4341      6.12%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                70883                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            4862                       # number of protection mode switches
system.cpu08.kern.mode_switch::user               981                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel               981                      
system.cpu08.kern.mode_good::user                 981                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.201769                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.335786                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     3316974626500     87.92%     87.92% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user       455612854000     12.08%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                    367                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements         7142022                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         362.800721                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs         255029197                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs         7142022                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           35.708263                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   362.800721                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.708595                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.708595                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          456                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses       531507760                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses      531507760                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data    184915996                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total     184915996                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data     70004938                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total     70004938                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data        27200                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        27200                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data        22010                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total        22010                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data    254920934                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total      254920934                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data    254920934                       # number of overall hits
system.cpu08.dcache.overall_hits::total     254920934                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data      3808157                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total      3808157                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data      3377136                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total      3377136                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data         3444                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         3444                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data         5159                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         5159                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data      7185293                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      7185293                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data      7185293                       # number of overall misses
system.cpu08.dcache.overall_misses::total      7185293                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data    188724153                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total    188724153                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data     73382074                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total     73382074                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data        30644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        30644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data        27169                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        27169                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data    262106227                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total    262106227                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data    262106227                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total    262106227                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.020178                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.020178                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.046021                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.046021                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.112387                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.112387                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.189886                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.189886                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.027414                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.027414                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.027414                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.027414                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks      5088447                       # number of writebacks
system.cpu08.dcache.writebacks::total         5088447                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements          151541                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs         916986039                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs          151541                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         6051.075544                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses      1838053293                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses     1838053293                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst    918799335                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total     918799335                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst    918799335                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total      918799335                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst    918799335                       # number of overall hits
system.cpu08.icache.overall_hits::total     918799335                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst       151541                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total       151541                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst       151541                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total       151541                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst       151541                       # number of overall misses
system.cpu08.icache.overall_misses::total       151541                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst    918950876                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total    918950876                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst    918950876                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total    918950876                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst    918950876                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total    918950876                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000165                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000165                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000165                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000165                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000165                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks       151541                       # number of writebacks
system.cpu08.icache.writebacks::total          151541                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   3118                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                   659215                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                  15489     25.57%     25.57% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  3681      6.08%     31.65% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                   298      0.49%     32.14% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 41096     67.86%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              60564                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                   15485     44.65%     44.65% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   3681     10.61%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                    298      0.86%     56.13% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                  15215     43.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               34679                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           3592869170500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22             180369000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              50346500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31            2232874000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       3595332760000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                0.999742                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.370231                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.572601                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::wripir                  42      0.06%      0.06% # number of callpals executed
system.cpu09.kern.callpal::swpctx                 194      0.28%      0.34% # number of callpals executed
system.cpu09.kern.callpal::tbi                      1      0.00%      0.34% # number of callpals executed
system.cpu09.kern.callpal::swpipl               52439     75.05%     75.39% # number of callpals executed
system.cpu09.kern.callpal::rdps                  7410     10.60%     85.99% # number of callpals executed
system.cpu09.kern.callpal::wrusp                    4      0.01%     86.00% # number of callpals executed
system.cpu09.kern.callpal::rdusp                    4      0.01%     86.00% # number of callpals executed
system.cpu09.kern.callpal::rti                   4146      5.93%     91.94% # number of callpals executed
system.cpu09.kern.callpal::callsys                166      0.24%     92.18% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.00%     92.18% # number of callpals executed
system.cpu09.kern.callpal::rdunique              5466      7.82%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                69873                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            4340                       # number of protection mode switches
system.cpu09.kern.mode_switch::user              1026                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel              1026                      
system.cpu09.kern.mode_good::user                1026                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.236406                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.382408                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     2955304829000     78.34%     78.34% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user       817246081000     21.66%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                    194                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements        12154565                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         400.988717                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs         403304099                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs        12154565                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           33.181286                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   400.988717                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.783181                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.783181                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses       843232529                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses      843232529                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data    310746538                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total     310746538                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data     92547101                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total     92547101                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data        19147                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        19147                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data        13840                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total        13840                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data    403293639                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total      403293639                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data    403293639                       # number of overall hits
system.cpu09.dcache.overall_hits::total     403293639                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data      4183974                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total      4183974                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data      8005676                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total      8005676                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data         2834                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         2834                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data         4492                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         4492                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data     12189650                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total     12189650                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data     12189650                       # number of overall misses
system.cpu09.dcache.overall_misses::total     12189650                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data    314930512                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total    314930512                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data    100552777                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total    100552777                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data        21981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        21981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data        18332                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        18332                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data    415483289                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total    415483289                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data    415483289                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total    415483289                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.013285                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.013285                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.079617                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.079617                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.128930                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.128930                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.245036                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.245036                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.029338                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.029338                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.029338                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.029338                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks     10548832                       # number of writebacks
system.cpu09.dcache.writebacks::total        10548832                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements          228750                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs        1634060446                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs          228750                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         7143.433644                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     1.852673                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   510.147327                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.003619                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.996381                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses      3282935368                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses     3282935368                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst   1641124559                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total    1641124559                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst   1641124559                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total     1641124559                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst   1641124559                       # number of overall hits
system.cpu09.icache.overall_hits::total    1641124559                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst       228750                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total       228750                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst       228750                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total       228750                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst       228750                       # number of overall misses
system.cpu09.icache.overall_misses::total       228750                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst   1641353309                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total   1641353309                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst   1641353309                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total   1641353309                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst   1641353309                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total   1641353309                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000139                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000139                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks       228750                       # number of writebacks
system.cpu09.icache.writebacks::total          228750                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                   2982                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                   601768                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                  16321     26.13%     26.13% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  3681      5.89%     32.02% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                   297      0.48%     32.50% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 42162     67.50%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              62461                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                   16318     44.90%     44.90% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   3681     10.13%     55.03% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                    297      0.82%     55.85% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                  16046     44.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               36342                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           3592760732500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22             180369000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              50128500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            2332640000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       3595323870000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                0.999816                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.380580                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.581835                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::17                       1     33.33%     33.33% # number of syscalls executed
system.cpu10.kern.syscall::75                       2     66.67%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    3                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                  75      0.11%      0.11% # number of callpals executed
system.cpu10.kern.callpal::swpctx                 200      0.28%      0.39% # number of callpals executed
system.cpu10.kern.callpal::swpipl               54093     76.09%     76.47% # number of callpals executed
system.cpu10.kern.callpal::rdps                  7433     10.46%     86.93% # number of callpals executed
system.cpu10.kern.callpal::wrusp                    3      0.00%     86.93% # number of callpals executed
system.cpu10.kern.callpal::rdusp                    3      0.00%     86.94% # number of callpals executed
system.cpu10.kern.callpal::rti                   4390      6.17%     93.11% # number of callpals executed
system.cpu10.kern.callpal::callsys                162      0.23%     93.34% # number of callpals executed
system.cpu10.kern.callpal::rdunique              4735      6.66%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                71094                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            4590                       # number of protection mode switches
system.cpu10.kern.mode_switch::user              1407                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel              1407                      
system.cpu10.kern.mode_good::user                1407                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.306536                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.469235                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     5089725174000     84.26%     84.26% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user       950905587500     15.74%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                    200                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements        11243881                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         445.937701                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         467532947                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        11243881                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           41.581101                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2520521982500                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     6.590480                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   439.347222                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.012872                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.858100                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.870972                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       966988927                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      966988927                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data    379141978                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     379141978                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data     87386447                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     87386447                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data        22449                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        22449                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data        17231                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total        17231                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data    466528425                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      466528425                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data    466528425                       # number of overall hits
system.cpu10.dcache.overall_hits::total     466528425                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data      4482355                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total      4482355                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data      6798052                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      6798052                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data         3245                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         3245                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data         4384                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         4384                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data     11280407                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     11280407                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data     11280407                       # number of overall misses
system.cpu10.dcache.overall_misses::total     11280407                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data    383624333                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    383624333                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data     94184499                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     94184499                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data        25694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        25694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data        21615                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        21615                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data    477808832                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    477808832                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data    477808832                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    477808832                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.011684                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.011684                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.072178                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.072178                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.126294                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.126294                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.202822                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.202822                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.023609                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.023609                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.023609                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.023609                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks      9702120                       # number of writebacks
system.cpu10.dcache.writebacks::total         9702120                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements          236168                       # number of replacements
system.cpu10.icache.tags.tagsinuse         509.694351                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs        1907594408                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs          236168                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         8077.277226                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    3768699137500                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    21.565338                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   488.129013                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.042120                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.953377                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.995497                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses      3819524023                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses     3819524023                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst   1909407629                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total    1909407629                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst   1909407629                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total     1909407629                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst   1909407629                       # number of overall hits
system.cpu10.icache.overall_hits::total    1909407629                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst       236255                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total       236255                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst       236255                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total       236255                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst       236255                       # number of overall misses
system.cpu10.icache.overall_misses::total       236255                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst   1909643884                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total   1909643884                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst   1909643884                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total   1909643884                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst   1909643884                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total   1909643884                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000124                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000124                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000124                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000124                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000124                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000124                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks       236168                       # number of writebacks
system.cpu10.icache.writebacks::total          236168                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                   3382                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                   681259                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                  19843     28.58%     28.58% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  3681      5.30%     33.88% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                   315      0.45%     34.33% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 45600     65.67%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              69439                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                   19842     45.73%     45.73% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   3681      8.48%     54.22% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                    315      0.73%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                  19550     45.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               43388                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           3592388346500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22             180369000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              51397000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            2706497000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       3595326609500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                0.999950                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.428728                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.624836                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::17                       3     42.86%     42.86% # number of syscalls executed
system.cpu11.kern.syscall::75                       4     57.14%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    7                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                 199      0.25%      0.25% # number of callpals executed
system.cpu11.kern.callpal::swpctx                 334      0.43%      0.68% # number of callpals executed
system.cpu11.kern.callpal::swpipl               59534     75.87%     76.55% # number of callpals executed
system.cpu11.kern.callpal::rdps                  7457      9.50%     86.06% # number of callpals executed
system.cpu11.kern.callpal::wrusp                    1      0.00%     86.06% # number of callpals executed
system.cpu11.kern.callpal::rdusp                    1      0.00%     86.06% # number of callpals executed
system.cpu11.kern.callpal::rti                   5909      7.53%     93.59% # number of callpals executed
system.cpu11.kern.callpal::callsys                390      0.50%     94.09% # number of callpals executed
system.cpu11.kern.callpal::rdunique              4640      5.91%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                78465                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            6242                       # number of protection mode switches
system.cpu11.kern.mode_switch::user              2521                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel              2520                      
system.cpu11.kern.mode_good::user                2521                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.403717                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.575260                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     5459838613500     90.39%     90.39% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user       580801247000      9.61%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                    334                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements         9705529                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         405.784628                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         306107138                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs         9705529                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           31.539459                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2606684427500                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    13.799170                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   391.985457                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.026952                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.765597                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.792548                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       639474940                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      639474940                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data    224043693                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     224043693                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data     81003073                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     81003073                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data        37093                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        37093                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data        32809                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total        32809                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data    305046766                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      305046766                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data    305046766                       # number of overall hits
system.cpu11.dcache.overall_hits::total     305046766                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data      4567441                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total      4567441                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data      5174113                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      5174113                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data         5195                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         5195                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data         5126                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         5126                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data      9741554                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      9741554                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data      9741554                       # number of overall misses
system.cpu11.dcache.overall_misses::total      9741554                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data    228611134                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    228611134                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data     86177186                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     86177186                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data        42288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        42288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data        37935                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        37935                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data    314788320                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    314788320                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data    314788320                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    314788320                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.019979                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.019979                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.060040                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.060040                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.122848                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.122848                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.135126                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.135126                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.030946                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.030946                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.030946                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.030946                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks      7353977                       # number of writebacks
system.cpu11.dcache.writebacks::total         7353977                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements          212791                       # number of replacements
system.cpu11.icache.tags.tagsinuse         508.283289                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs        1175074838                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs          212791                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         5522.201775                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    3059070085500                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    24.350602                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   483.932687                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.047560                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.945181                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.992741                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses      2347826844                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses     2347826844                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst   1173594105                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total    1173594105                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst   1173594105                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total     1173594105                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst   1173594105                       # number of overall hits
system.cpu11.icache.overall_hits::total    1173594105                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst       212878                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total       212878                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst       212878                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total       212878                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst       212878                       # number of overall misses
system.cpu11.icache.overall_misses::total       212878                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst   1173806983                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total   1173806983                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst   1173806983                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total   1173806983                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst   1173806983                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total   1173806983                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000181                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000181                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000181                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000181                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000181                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000181                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks       212791                       # number of writebacks
system.cpu11.icache.writebacks::total          212791                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                   3410                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                   541581                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                  20527     28.97%     28.97% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  3681      5.20%     34.17% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                   348      0.49%     34.66% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 46293     65.34%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              70849                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                   20525     45.87%     45.87% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   3681      8.23%     54.09% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                    348      0.78%     54.87% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                  20195     45.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               44749                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           3592333688000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22             180369000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              55765000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31            2763962000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       3595333784000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                0.999903                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.436243                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.631611                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::4                       57     95.00%     95.00% # number of syscalls executed
system.cpu12.kern.syscall::75                       3      5.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                   60                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                  92      0.11%      0.11% # number of callpals executed
system.cpu12.kern.callpal::swpctx                 308      0.37%      0.48% # number of callpals executed
system.cpu12.kern.callpal::swpipl               60821     72.53%     73.00% # number of callpals executed
system.cpu12.kern.callpal::rdps                  7486      8.93%     81.93% # number of callpals executed
system.cpu12.kern.callpal::wrusp                    2      0.00%     81.93% # number of callpals executed
system.cpu12.kern.callpal::rdusp                    2      0.00%     81.93% # number of callpals executed
system.cpu12.kern.callpal::rti                   5999      7.15%     89.09% # number of callpals executed
system.cpu12.kern.callpal::callsys                324      0.39%     89.47% # number of callpals executed
system.cpu12.kern.callpal::rdunique              8827     10.53%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                83861                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            6307                       # number of protection mode switches
system.cpu12.kern.mode_switch::user              2584                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel              2584                      
system.cpu12.kern.mode_good::user                2584                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.409704                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.581262                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     5460109552500     90.39%     90.39% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user       580534693000      9.61%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                    308                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements         8502793                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         433.879340                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         292479421                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs         8502793                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           34.398041                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2644570091500                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    16.684854                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   417.194485                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.032588                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.814833                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.847421                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       608794466                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      608794466                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data    225373820                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     225373820                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data     66138257                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     66138257                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data        36538                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        36538                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data        31844                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total        31844                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data    291512077                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      291512077                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data    291512077                       # number of overall hits
system.cpu12.dcache.overall_hits::total     291512077                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data      3446900                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total      3446900                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data      5091571                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      5091571                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data         5382                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         5382                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data         5407                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         5407                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data      8538471                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      8538471                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data      8538471                       # number of overall misses
system.cpu12.dcache.overall_misses::total      8538471                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data    228820720                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    228820720                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data     71229828                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     71229828                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data        41920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        41920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data        37251                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        37251                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data    300050548                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    300050548                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data    300050548                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    300050548                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.015064                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.015064                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.071481                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.071481                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.128387                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.128387                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.145150                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.145150                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.028457                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.028457                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.028457                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.028457                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks      7057135                       # number of writebacks
system.cpu12.dcache.writebacks::total         7057135                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements          225948                       # number of replacements
system.cpu12.icache.tags.tagsinuse         507.945590                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs        1174171276                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs          225948                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         5196.643812                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    2805355181000                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    24.880314                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   483.065276                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.048594                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.943487                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.992081                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses      2347985245                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses     2347985245                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst   1173653570                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total    1173653570                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst   1173653570                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total     1173653570                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst   1173653570                       # number of overall hits
system.cpu12.icache.overall_hits::total    1173653570                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst       226035                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total       226035                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst       226035                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total       226035                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst       226035                       # number of overall misses
system.cpu12.icache.overall_misses::total       226035                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst   1173879605                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total   1173879605                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst   1173879605                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total   1173879605                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst   1173879605                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total   1173879605                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000193                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000193                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000193                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000193                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000193                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000193                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks       225948                       # number of writebacks
system.cpu12.icache.writebacks::total          225948                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                   2808                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                   676666                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                  15454     25.44%     25.44% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  3681      6.06%     31.49% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                   284      0.47%     31.96% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 41339     68.04%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              60758                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                   15452     44.63%     44.63% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   3681     10.63%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                    284      0.82%     56.09% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                  15202     43.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               34619                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           3592925881500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22             180369000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              48673000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31            2170463000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       3595325386500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                0.999871                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.367740                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.569785                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::4                        6    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    6                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                  29      0.04%      0.04% # number of callpals executed
system.cpu13.kern.callpal::swpctx                 171      0.24%      0.28% # number of callpals executed
system.cpu13.kern.callpal::swpipl               52717     74.38%     74.67% # number of callpals executed
system.cpu13.kern.callpal::rdps                  7423     10.47%     85.14% # number of callpals executed
system.cpu13.kern.callpal::wrusp                    2      0.00%     85.14% # number of callpals executed
system.cpu13.kern.callpal::rdusp                    2      0.00%     85.15% # number of callpals executed
system.cpu13.kern.callpal::rti                   4076      5.75%     90.90% # number of callpals executed
system.cpu13.kern.callpal::callsys                110      0.16%     91.05% # number of callpals executed
system.cpu13.kern.callpal::rdunique              6342      8.95%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                70872                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            4247                       # number of protection mode switches
system.cpu13.kern.mode_switch::user              1269                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel              1269                      
system.cpu13.kern.mode_good::user                1269                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.298799                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.460116                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     4944512591000     81.85%     81.85% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user       1096122745500     18.15%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                    171                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements        12284147                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         464.617795                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         530434221                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        12284147                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           43.180387                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2496180114500                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     4.712575                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   459.905220                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.009204                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.898252                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.907457                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses      1095852372                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses     1095852372                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data    434989361                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     434989361                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data     94426913                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     94426913                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data        18632                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        18632                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data        11858                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total        11858                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data    529416274                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      529416274                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data    529416274                       # number of overall hits
system.cpu13.dcache.overall_hits::total     529416274                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data      3653442                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total      3653442                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data      8662700                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      8662700                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data         2839                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         2839                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data         4515                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         4515                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data     12316142                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     12316142                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data     12316142                       # number of overall misses
system.cpu13.dcache.overall_misses::total     12316142                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data    438642803                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    438642803                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data    103089613                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total    103089613                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data        21471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        21471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data        16373                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        16373                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data    541732416                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    541732416                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data    541732416                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    541732416                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.008329                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.008329                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.084031                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.084031                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.132225                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.132225                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.275759                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.275759                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.022735                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.022735                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.022735                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.022735                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks     11516307                       # number of writebacks
system.cpu13.dcache.writebacks::total        11516307                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements          274028                       # number of replacements
system.cpu13.icache.tags.tagsinuse         510.077229                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs        2066336118                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs          274028                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         7540.602121                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    2761754267500                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    13.203000                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   496.874229                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.025787                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.970457                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.996245                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses      4398260297                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses     4398260297                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst   2198718976                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total    2198718976                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst   2198718976                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total     2198718976                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst   2198718976                       # number of overall hits
system.cpu13.icache.overall_hits::total    2198718976                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst       274115                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total       274115                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst       274115                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total       274115                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst       274115                       # number of overall misses
system.cpu13.icache.overall_misses::total       274115                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst   2198993091                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total   2198993091                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst   2198993091                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total   2198993091                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst   2198993091                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total   2198993091                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000125                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000125                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks       274028                       # number of writebacks
system.cpu13.icache.writebacks::total          274028                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                   3222                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                   725910                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                  19467     28.14%     28.14% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  3681      5.32%     33.47% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                   489      0.71%     34.17% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 45533     65.83%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              69170                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                   19463     45.56%     45.56% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   3681      8.62%     54.17% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                    489      1.14%     55.32% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                  19088     44.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               42721                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           3592293388000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22             180369000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              69025500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31            2792853500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       3595335636000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                0.999795                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.419212                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.617623                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::4                      191     99.48%     99.48% # number of syscalls executed
system.cpu14.kern.syscall::71                       1      0.52%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                  192                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                  41      0.04%      0.04% # number of callpals executed
system.cpu14.kern.callpal::swpctx                 626      0.64%      0.68% # number of callpals executed
system.cpu14.kern.callpal::swpipl               60049     61.54%     62.23% # number of callpals executed
system.cpu14.kern.callpal::rdps                  7475      7.66%     69.89% # number of callpals executed
system.cpu14.kern.callpal::wrusp                    4      0.00%     69.89% # number of callpals executed
system.cpu14.kern.callpal::rdusp                    4      0.00%     69.90% # number of callpals executed
system.cpu14.kern.callpal::rti                   4976      5.10%     75.00% # number of callpals executed
system.cpu14.kern.callpal::callsys                826      0.85%     75.84% # number of callpals executed
system.cpu14.kern.callpal::rdunique             23571     24.16%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                97572                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            5601                       # number of protection mode switches
system.cpu14.kern.mode_switch::user              1749                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel              1748                      
system.cpu14.kern.mode_good::user                1749                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.312087                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.475782                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     5208307193500     86.22%     86.22% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user       832341748500     13.78%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                    626                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements        12230318                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         456.507252                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         417307510                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        12230318                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           34.120741                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2492216066500                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     4.273267                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   452.233985                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.008346                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.883270                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.891616                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          167                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       869447782                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      869447782                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data    316914646                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     316914646                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data     99323214                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     99323214                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data        34593                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        34593                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data        28282                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total        28282                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data    416237860                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      416237860                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data    416237860                       # number of overall hits
system.cpu14.dcache.overall_hits::total     416237860                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data      3584000                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total      3584000                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data      8692384                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      8692384                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data         5599                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         5599                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data         6628                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         6628                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data     12276384                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     12276384                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data     12276384                       # number of overall misses
system.cpu14.dcache.overall_misses::total     12276384                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data    320498646                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    320498646                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data    108015598                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total    108015598                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data        40192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        40192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data        34910                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        34910                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data    428514244                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    428514244                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data    428514244                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    428514244                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.011183                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.011183                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.080473                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.080473                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.139306                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.139306                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.189860                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.189860                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.028649                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.028649                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.028649                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.028649                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks     10771235                       # number of writebacks
system.cpu14.dcache.writebacks::total        10771235                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements          363208                       # number of replacements
system.cpu14.icache.tags.tagsinuse         510.878052                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs        1644527398                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs          363208                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         4527.784074                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    2495751179500                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     7.753485                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   503.124568                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.015144                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.982665                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.997809                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          261                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses      3347299755                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses     3347299755                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst   1673104935                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total    1673104935                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst   1673104935                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total     1673104935                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst   1673104935                       # number of overall hits
system.cpu14.icache.overall_hits::total    1673104935                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst       363295                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total       363295                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst       363295                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total       363295                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst       363295                       # number of overall misses
system.cpu14.icache.overall_misses::total       363295                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst   1673468230                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total   1673468230                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst   1673468230                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total   1673468230                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst   1673468230                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total   1673468230                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000217                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000217                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000217                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000217                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000217                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000217                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks       363208                       # number of writebacks
system.cpu14.icache.writebacks::total          363208                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                   2849                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                   868574                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                  18807     27.62%     27.62% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  3681      5.41%     33.02% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   543      0.80%     33.82% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 45071     66.18%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              68102                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                   18802     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   3681      8.81%     53.81% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    543      1.30%     55.11% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                  18754     44.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               41780                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           3592239932500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22             180369000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              56795500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31            2858766500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       3595335863500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                0.999734                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.416099                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.613492                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::17                       1      3.85%      3.85% # number of syscalls executed
system.cpu15.kern.syscall::75                      25     96.15%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                   26                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                 460      0.57%      0.57% # number of callpals executed
system.cpu15.kern.callpal::swpctx                 294      0.37%      0.94% # number of callpals executed
system.cpu15.kern.callpal::swpipl               59620     74.23%     75.16% # number of callpals executed
system.cpu15.kern.callpal::rdps                  7442      9.27%     84.43% # number of callpals executed
system.cpu15.kern.callpal::wrusp                    5      0.01%     84.44% # number of callpals executed
system.cpu15.kern.callpal::rdusp                    6      0.01%     84.44% # number of callpals executed
system.cpu15.kern.callpal::rti                   4481      5.58%     90.02% # number of callpals executed
system.cpu15.kern.callpal::callsys                378      0.47%     90.49% # number of callpals executed
system.cpu15.kern.callpal::rdunique              7636      9.51%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                80322                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            4775                       # number of protection mode switches
system.cpu15.kern.mode_switch::user              1627                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel              1627                      
system.cpu15.kern.mode_good::user                1627                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.340733                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.508279                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     4968677897000     82.25%     82.25% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user       1071959883500     17.75%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                    294                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements        13590413                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         432.162160                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         544000872                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        13590413                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           40.028281                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2521134824000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     4.294751                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   427.867409                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.008388                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.835679                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.844067                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          421                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses      1127153854                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses     1127153854                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data    427106607                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     427106607                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data    115948343                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total    115948343                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data        32701                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        32701                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data        27068                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total        27068                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data    543054950                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      543054950                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data    543054950                       # number of overall hits
system.cpu15.dcache.overall_hits::total     543054950                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data      4955926                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total      4955926                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data      8680919                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      8680919                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data         5000                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         5000                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data         5573                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         5573                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data     13636845                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     13636845                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data     13636845                       # number of overall misses
system.cpu15.dcache.overall_misses::total     13636845                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data    432062533                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    432062533                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data    124629262                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total    124629262                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data        37701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        37701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data        32641                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        32641                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data    556691795                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    556691795                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data    556691795                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    556691795                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.011470                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.011470                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.069654                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.069654                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.132622                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.132622                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.170736                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.170736                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.024496                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.024496                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.024496                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.024496                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks     11795692                       # number of writebacks
system.cpu15.dcache.writebacks::total        11795692                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements          313158                       # number of replacements
system.cpu15.icache.tags.tagsinuse         510.272613                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs        2154330973                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs          313158                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         6879.373904                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    2699557742500                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    13.920070                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   496.352543                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.027188                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.969439                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.996626                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses      4306345647                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses     4306345647                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst   2152702965                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total    2152702965                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst   2152702965                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total     2152702965                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst   2152702965                       # number of overall hits
system.cpu15.icache.overall_hits::total    2152702965                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst       313239                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total       313239                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst       313239                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total       313239                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst       313239                       # number of overall misses
system.cpu15.icache.overall_misses::total       313239                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst   2153016204                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total   2153016204                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst   2153016204                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total   2153016204                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst   2153016204                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total   2153016204                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000145                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000145                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000145                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks       313158                       # number of writebacks
system.cpu15.icache.writebacks::total          313158                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 175                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2183168                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        358                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                19149                       # Transaction distribution
system.iobus.trans_dist::ReadResp               19149                       # Transaction distribution
system.iobus.trans_dist::WriteReq              119455                       # Transaction distribution
system.iobus.trans_dist::WriteResp             119455                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       145614                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio         1072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio        20994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        27294                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        13296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       208270                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        68938                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        68938                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  277208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       582456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         4288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio        28865                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        13647                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         7479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       636735                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2189608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2189608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2826343                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                34469                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                34469                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               310221                       # Number of tag accesses
system.iocache.tags.data_accesses              310221                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          357                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              357                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        34112                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        34112                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          357                       # number of demand (read+write) misses
system.iocache.demand_misses::total               357                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          357                       # number of overall misses
system.iocache.overall_misses::total              357                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          357                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            357                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        34112                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        34112                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          357                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             357                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          357                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            357                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           34112                       # number of writebacks
system.iocache.writebacks::total                34112                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     231782242                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests    113712733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      5520639                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        58985968                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     56346058                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops      2639910                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq               18788                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           58831981                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              51916                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             51916                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     80633671                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      5016780                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         26842188                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq           142123                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          50441                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp          192564                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          57115994                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         57115994                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        6721218                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      52091975                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side       673673                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side     39561526                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side       558195                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side     32564232                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side     14398891                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side     77285719                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side      1081631                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side     60367708                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       298826                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side     21780287                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       691882                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side     43600055                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       353164                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side     24188577                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side       402954                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side     27070229                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              344877549                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side     24654336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side   1501246472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side     20521408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side   1337814060                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side    600687552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side   2623855595                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side     41482560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side   2142753516                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side     10834048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side    842885608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side     25129088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side   1744183440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side     12897792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side    951150460                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side     15025088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side   1006346864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total             12901467887                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        222033863                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         453754478                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.200693                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.689774                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               388126130     85.54%     85.54% # Request fanout histogram
system.l2bus0.snoop_fanout::1                58519900     12.90%     98.43% # Request fanout histogram
system.l2bus0.snoop_fanout::2                 1650915      0.36%     98.80% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  931930      0.21%     99.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                  779347      0.17%     99.17% # Request fanout histogram
system.l2bus0.snoop_fanout::5                  922676      0.20%     99.38% # Request fanout histogram
system.l2bus0.snoop_fanout::6                 1241948      0.27%     99.65% # Request fanout histogram
system.l2bus0.snoop_fanout::7                 1387663      0.31%     99.96% # Request fanout histogram
system.l2bus0.snoop_fanout::8                  193969      0.04%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           453754478                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     178104936                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     87271695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests      4421057                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops         4713327                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops      2429639                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops      2283688                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp           34721845                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              33427                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             33427                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     73833745                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean       680388                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         11819108                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq            73230                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          41284                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp          114514                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          54409321                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         54409321                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq        2006108                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      32715733                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       352846                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side     21435678                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       522493                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side     36390832                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side       534987                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side     33657679                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side       512529                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side     29082692                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side       541400                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side     25465900                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side       629730                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side     36798440                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side       868918                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side     36643059                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side       729701                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side     40724571                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              264891455                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side     12883520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side    785193304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side     18799552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side   1455018216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side     19118848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side   1342673384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side     19177664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side   1093910744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side     20183360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side    997931453                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side     22759360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side   1525034153                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side     32359872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side   1474614466                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side     26653568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side   1627253096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total             10473564560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                        131109621                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         309110844                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.108697                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.748973                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               299103348     96.76%     96.76% # Request fanout histogram
system.l2bus1.snoop_fanout::1                 4127621      1.34%     98.10% # Request fanout histogram
system.l2bus1.snoop_fanout::2                 1087335      0.35%     98.45% # Request fanout histogram
system.l2bus1.snoop_fanout::3                  708101      0.23%     98.68% # Request fanout histogram
system.l2bus1.snoop_fanout::4                  611728      0.20%     98.88% # Request fanout histogram
system.l2bus1.snoop_fanout::5                  701857      0.23%     99.10% # Request fanout histogram
system.l2bus1.snoop_fanout::6                  892971      0.29%     99.39% # Request fanout histogram
system.l2bus1.snoop_fanout::7                 1164278      0.38%     99.77% # Request fanout histogram
system.l2bus1.snoop_fanout::8                  713605      0.23%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           309110844                       # Request fanout histogram
system.l2cache0.tags.replacements            55482344                       # number of replacements
system.l2cache0.tags.tagsinuse            3949.987477                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             113987471                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            55482344                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                2.054482                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1847.816077                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    15.425002                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data   202.576776                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     7.363126                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data    35.052230                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   101.362413                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   672.223526                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    22.332298                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data   449.009409                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst    26.376096                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   179.901284                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst    11.320524                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   110.450181                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst    32.405500                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data    94.130068                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     6.408023                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data   135.834944                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.451127                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.003766                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.049457                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.001798                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.008558                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.024747                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.164117                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.005452                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.109621                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.006439                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.043921                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.002764                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.026965                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.007911                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.022981                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.001564                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.033163                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.964352                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3897                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          577                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2852                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.951416                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          1939220695                       # Number of tag accesses
system.l2cache0.tags.data_accesses         1939220695                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     80633671                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     80633671                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      5016780                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      5016780                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data          490                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data           99                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data          557                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data          594                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          110                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data          210                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data           96                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus07.data          160                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total           2316                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data          152                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus01.data           16                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data          146                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data           38                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data           24                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus05.data           27                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            6                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus07.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          411                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data      3282504                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data      5669412                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data      4565105                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data      4150341                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data      2624306                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data      6248325                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data      3533181                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data      2762524                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total        32835698                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst       145281                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst       155712                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst      2949841                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst       240589                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst        80611                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst       187297                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst        94496                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst        95214                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      3949041                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data      3818453                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data      2250402                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data      6954899                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data      4306735                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data      1549060                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data      3557841                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data      1781543                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data      1933170                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     26152103                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst       145281                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data      7100957                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst       155712                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data      7919814                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst      2949841                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data     11520004                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst       240589                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data      8457076                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst        80611                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data      4173366                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst       187297                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data      9806166                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst        94496                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data      5314724                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst        95214                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data      4695694                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           62936842                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst       145281                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data      7100957                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst       155712                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data      7919814                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst      2949841                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data     11520004                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst       240589                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data      8457076                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst        80611                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data      4173366                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst       187297                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data      9806166                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst        94496                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data      5314724                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst        95214                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data      4695694                       # number of overall hits
system.l2cache0.overall_hits::total          62936842                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data        22933                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data         6313                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data        44821                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data        12574                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data         5690                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data        12340                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data         7695                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data         7439                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total       119805                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data         7061                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data         3410                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data         6066                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data         4516                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data         3073                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data         3520                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data         3189                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data         3441                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        34276                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data      3177097                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data      2462106                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data      5729922                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data      4454107                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data      1656111                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data      3254137                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data      1634976                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data      1888829                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total      24257285                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst       143168                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst        81836                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst      2063307                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst       192877                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst        48933                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst       111943                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst        57140                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst        72973                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total      2772177                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data      2909502                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data       483315                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data      8540609                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data      7254262                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data      1442801                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data      1492939                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data      1110101                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data      2461438                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     25694967                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst       143168                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data      6086599                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst        81836                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data      2945421                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst      2063307                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data     14270531                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst       192877                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data     11708369                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst        48933                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data      3098912                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst       111943                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data      4747076                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst        57140                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data      2745077                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst        72973                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data      4350267                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         52724429                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst       143168                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data      6086599                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst        81836                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data      2945421                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst      2063307                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data     14270531                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst       192877                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data     11708369                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst        48933                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data      3098912                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst       111943                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data      4747076                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst        57140                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data      2745077                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst        72973                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data      4350267                       # number of overall misses
system.l2cache0.overall_misses::total        52724429                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     80633671                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     80633671                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      5016780                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      5016780                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data        23423                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data         6412                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data        45378                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data        13168                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data         5800                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data        12550                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data         7791                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data         7599                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total       122121                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data         7213                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data         3426                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data         6212                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data         4554                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data         3097                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data         3547                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data         3195                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data         3443                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        34687                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data      6459601                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data      8131518                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data     10295027                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data      8604448                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data      4280417                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data      9502462                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data      5168157                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data      4651353                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     57092983                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst       288449                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst       237548                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst      5013148                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst       433466                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst       129544                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst       299240                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst       151636                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst       168187                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      6721218                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data      6727955                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data      2733717                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data     15495508                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data     11560997                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data      2991861                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data      5050780                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data      2891644                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data      4394608                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     51847070                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst       288449                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data     13187556                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst       237548                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data     10865235                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst      5013148                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data     25790535                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst       433466                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data     20165445                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst       129544                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data      7272278                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst       299240                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data     14553242                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst       151636                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data      8059801                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst       168187                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data      9045961                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total      115661271                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst       288449                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data     13187556                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst       237548                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data     10865235                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst      5013148                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data     25790535                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst       433466                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data     20165445                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst       129544                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data      7272278                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst       299240                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data     14553242                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst       151636                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data      8059801                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst       168187                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data      9045961                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total     115661271                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.979080                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.984560                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.987725                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.954891                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.981034                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.983267                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.987678                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data     0.978945                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.981035                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.978927                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.995330                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.976497                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.991656                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.992251                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.992388                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.998122                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.999419                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.988151                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.491841                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.302786                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.556572                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.517652                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.386904                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.342452                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.316356                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.406082                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.424873                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.496337                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.344503                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.411579                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.444965                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.377733                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.374091                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.376823                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.433880                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.412452                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.432450                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.176798                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.551167                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.627477                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.482242                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.295586                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.383900                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.560104                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.495591                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.496337                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.461541                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.344503                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.271087                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.411579                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.553324                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.444965                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.580615                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.377733                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.426127                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.374091                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.326187                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.376823                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.340589                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.433880                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.480907                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.455852                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.496337                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.461541                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.344503                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.271087                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.411579                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.553324                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.444965                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.580615                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.377733                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.426127                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.374091                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.326187                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.376823                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.340589                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.433880                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.480907                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.455852                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks       32317804                       # number of writebacks
system.l2cache0.writebacks::total            32317804                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            26106976                       # number of replacements
system.l2cache1.tags.tagsinuse            3774.229114                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              93845983                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            26106976                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                3.594671                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  2090.608367                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     0.017819                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     0.040114                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     0.026080                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst    31.748660                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   196.120244                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst    28.249133                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   158.173771                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst    19.815364                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data   137.680309                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst    31.380392                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   218.325669                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst    38.423588                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   140.144204                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst    23.745186                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   176.808642                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst   100.256943                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   184.356161                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    39.279808                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   159.028660                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.510402                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000004                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000010                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000006                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.007751                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.047881                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.006897                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.038617                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.004838                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.033613                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.007661                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.053302                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.009381                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.034215                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.005797                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.043166                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.024477                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.045009                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.009590                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.038825                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.921443                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3919                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          620                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2773                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.956787                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          1483535731                       # Number of tag accesses
system.l2cache1.tags.data_accesses         1483535731                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     73833745                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     73833745                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks       680388                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total       680388                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data          175                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data          121                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data          128                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data          116                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus12.data          108                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data          136                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data          200                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data          276                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total           1260                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus08.data           35                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus09.data           41                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data           38                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data           29                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus12.data           27                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus13.data           40                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus14.data           28                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data           30                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          268                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data      1954053                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data      5839264                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data      4698959                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data      3592763                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data      3547294                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data      6993884                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data      6874135                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data      6410980                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total        39911332                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst        83967                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst       169394                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst       175264                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst       142420                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst       151108                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst       221654                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst       232661                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst       217706                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total      1394174                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data      1748606                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data      2914195                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data      3234101                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data      2371487                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data      2211573                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data      3403719                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data      2469861                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data      3656591                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     22010133                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst        83967                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data      3702659                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst       169394                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data      8753459                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst       175264                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data      7933060                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst       142420                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data      5964250                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst       151108                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data      5758867                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst       221654                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data     10397603                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst       232661                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data      9343996                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst       217706                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data     10067571                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           63315639                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst        83967                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data      3702659                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst       169394                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data      8753459                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst       175264                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data      7933060                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst       142420                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data      5964250                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst       151108                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data      5758867                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst       221654                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data     10397603                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst       232661                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data      9343996                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst       217706                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data     10067571                       # number of overall hits
system.l2cache1.overall_hits::total          63315639                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data         8190                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data         6305                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data         5864                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data         8168                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data         7613                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data         6306                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data        11250                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data        10478                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total        64174                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data         4394                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data         3306                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data         3098                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data         3861                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data         3885                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data         3291                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data         4857                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data         3981                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        30673                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data      1411843                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data      2158206                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data      2090121                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data      1570628                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data      1533773                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data      1660962                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data      1804190                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data      2256700                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total      14486423                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst        67574                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst        59356                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst        60991                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst        70458                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst        74927                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst        52461                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst       130634                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst        95533                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       611934                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data      2048764                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data      1249040                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data      1218382                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data      2180254                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data      1214820                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data       236052                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data      1085478                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data      1280563                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total     10513353                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst        67574                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data      3460607                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst        59356                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data      3407246                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst        60991                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data      3308503                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst        70458                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data      3750882                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst        74927                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data      2748593                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst        52461                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data      1897014                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst       130634                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data      2889668                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst        95533                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data      3537263                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         25611710                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst        67574                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data      3460607                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst        59356                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data      3407246                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst        60991                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data      3308503                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst        70458                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data      3750882                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst        74927                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data      2748593                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst        52461                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data      1897014                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst       130634                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data      2889668                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst        95533                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data      3537263                       # number of overall misses
system.l2cache1.overall_misses::total        25611710                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     73833745                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     73833745                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks       680388                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total       680388                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data         8365                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data         6426                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data         5992                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data         8284                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data         7721                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data         6442                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data        11450                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data        10754                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total        65434                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data         4429                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data         3347                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data         3136                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data         3890                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data         3912                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data         3331                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data         4885                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data         4011                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        30941                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data      3365896                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data      7997470                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data      6789080                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data      5163391                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data      5081067                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data      8654846                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data      8678325                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data      8667680                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     54397755                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst       151541                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst       228750                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst       236255                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst       212878                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst       226035                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst       274115                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst       363295                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst       313239                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total      2006108                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data      3797370                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data      4163235                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data      4452483                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data      4551741                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data      3426393                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data      3639771                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data      3555339                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data      4937154                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     32523486                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst       151541                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data      7163266                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst       228750                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data     12160705                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst       236255                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data     11241563                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst       212878                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data      9715132                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst       226035                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data      8507460                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst       274115                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data     12294617                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst       363295                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data     12233664                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst       313239                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data     13604834                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       88927349                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst       151541                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data      7163266                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst       228750                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data     12160705                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst       236255                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data     11241563                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst       212878                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data      9715132                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst       226035                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data      8507460                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst       274115                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data     12294617                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst       363295                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data     12233664                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst       313239                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data     13604834                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      88927349                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.979079                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.981170                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.978638                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.985997                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data     0.986012                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.978889                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.982533                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.974335                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.980744                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.992098                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data     0.987750                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.987883                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.992545                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.993098                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.987992                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.994268                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.992521                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.991338                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.419455                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.269861                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.307865                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.304185                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.301860                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.191911                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.207896                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.260358                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.266306                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.445912                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.259480                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.258157                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.330978                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.331484                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.191383                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.359581                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.304984                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.305035                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.539522                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.300017                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.273641                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.478993                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.354548                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.064854                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.305309                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.259373                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.323254                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.445912                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.483105                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.259480                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.280185                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.258157                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.294310                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.330978                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.386087                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.331484                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.323080                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.191383                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.154296                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.359581                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.236206                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.304984                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.260000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.288007                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.445912                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.483105                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.259480                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.280185                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.258157                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.294310                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.330978                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.386087                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.331484                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.323080                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.191383                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.154296                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.359581                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.236206                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.304984                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.260000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.288007                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks       17600181                       # number of writebacks
system.l2cache1.writebacks::total            17600181                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq              18792                       # Transaction distribution
system.membus0.trans_dist::ReadResp          29077527                       # Transaction distribution
system.membus0.trans_dist::WriteReq             85343                       # Transaction distribution
system.membus0.trans_dist::WriteResp            85343                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty     32416587                       # Transaction distribution
system.membus0.trans_dist::CleanEvict        19071890                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq          186454                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         81482                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp         222927                       # Transaction distribution
system.membus0.trans_dist::ReadExReq         24298554                       # Transaction distribution
system.membus0.trans_dist::ReadExResp        24271931                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     29058735                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        34112                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        34112                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      6556228                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    150534532                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave       141408                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total    157232168                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      1541645                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        66862                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total      1608507                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         1152                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       101962                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       103114                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total             158943789                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port    203917056                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   5238645056                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       371055                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   5442933167                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     43056064                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       265680                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     43321744                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        24576                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      2181440                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      2206016                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             5488460927                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                       165492189                       # Total snoops (count)
system.membus0.snoop_fanout::samples        270821516                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.610764                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.487577                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2              105413460     38.92%     38.92% # Request fanout histogram
system.membus0.snoop_fanout::3              165408056     61.08%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          270821516                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus1.trans_dist::ReadResp          37794695                       # Transaction distribution
system.membus1.trans_dist::WriteReq             33427                       # Transaction distribution
system.membus1.trans_dist::WriteResp            33427                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     48738683                       # Transaction distribution
system.membus1.trans_dist::CleanEvict        24859768                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq          160116                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         53816                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp         174236                       # Transaction distribution
system.membus1.trans_dist::ReadExReq         37762760                       # Transaction distribution
system.membus1.trans_dist::ReadExResp        37731106                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     37794691                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     74503750                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1687160                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     76190910                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    148945819                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total    148945819                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             225136729                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   2720934720                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     44760848                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   2765695568                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   5187496832                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   5187496832                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             7953192400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         5605351                       # Total snoops (count)
system.membus1.snoop_fanout::samples        155458548                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.035538                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.185134                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1              149933939     96.45%     96.45% # Request fanout histogram
system.membus1.snoop_fanout::2                5524609      3.55%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total          155458548                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     58010868                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.509202                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs       264932                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     58010868                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.004567                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     7.793918                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.022444                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.717490                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.inst     0.016767                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.086743                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.167208                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     3.520901                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.022541                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     1.584227                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.007093                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.348464                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.021886                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.379263                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.039932                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.282310                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.inst     0.011385                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.486631                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.487120                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.001403                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.044843                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.inst     0.001048                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.005421                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.010451                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.220056                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.001409                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.099014                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.000443                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.021779                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.001368                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.023704                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.002496                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.017644                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.inst     0.000712                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.030414                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.969325                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    882989005                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    882989005                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks     31570888                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total     31570888                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus00.data            1                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus00.data         5320                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus01.data         9727                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data       144790                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data         9852                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data         3661                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data        10601                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data         3010                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus07.data         4649                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total       191610                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus00.data         3018                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus01.data          434                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.inst           94                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data         8334                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data         6144                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data         1414                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data         1218                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data         1934                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus07.data         2438                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total        25028                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus00.data         8338                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus01.data        10161                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.inst           94                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data       153124                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data        15996                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data         5075                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data        11819                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data         4944                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data         7087                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total       216638                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus00.data         8338                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus01.data        10161                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.inst           94                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data       153124                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data        15996                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data         5075                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data        11819                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data         4944                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data         7087                       # number of overall hits
system.numa_caches_downward0.overall_hits::total       216638                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data         8941                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data         1304                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data        40705                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data         7226                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data          876                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data         7326                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data         2724                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data         2210                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total        71312                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data          696                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data          386                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data         2333                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data         1144                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data          161                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data          633                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data          264                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data          407                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total         6024                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data      3167592                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data      2451479                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data      5578878                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data      4428993                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data      1649186                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data      3242357                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data      1012659                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data      1882146                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total     23413290                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst        68888                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data      2831965                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.inst        48724                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data       451680                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst      1260854                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data      8260257                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst        89478                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data      7165067                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst        26812                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data      1403798                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst        63245                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data      1446919                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst        31124                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data      1078626                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.inst        34915                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data      2422869                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide           64                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     26685285                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        33728                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        33728                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst        68888                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data      5999557                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.inst        48724                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data      2903159                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst      1260854                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data     13839135                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst        89478                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data     11594060                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst        26812                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data      3052984                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst        63245                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data      4689276                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst        31124                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data      2091285                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.inst        34915                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data      4305015                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide           64                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     50098575                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst        68888                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data      5999557                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.inst        48724                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data      2903159                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst      1260854                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data     13839135                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst        89478                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data     11594060                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst        26812                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data      3052984                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst        63245                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data      4689276                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst        31124                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data      2091285                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.inst        34915                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data      4305015                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide           64                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     50098575                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks     31570888                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total     31570888                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data         8942                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data         1304                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data        40705                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data         7226                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data          876                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data         7326                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data         2724                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data         2210                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total        71313                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data          696                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data          386                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data         2333                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data         1144                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data          161                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data          633                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data          264                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data          407                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total         6024                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data      3172912                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data      2461206                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data      5723668                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data      4438845                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data      1652847                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data      3252958                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data      1015669                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data      1886795                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total     23604900                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst        68888                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data      2834983                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.inst        48724                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data       452114                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst      1260948                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data      8268591                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst        89478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data      7171211                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst        26812                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data      1405212                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst        63245                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data      1448137                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst        31124                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data      1080560                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.inst        34915                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data      2425307                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide           64                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     26710313                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        33728                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        33728                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst        68888                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data      6007895                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.inst        48724                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data      2913320                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst      1260948                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data     13992259                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst        89478                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data     11610056                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst        26812                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data      3058059                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst        63245                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data      4701095                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst        31124                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data      2096229                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.inst        34915                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data      4312102                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide           64                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     50315213                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst        68888                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data      6007895                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.inst        48724                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data      2913320                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst      1260948                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data     13992259                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst        89478                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data     11610056                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst        26812                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data      3058059                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst        63245                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data      4701095                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst        31124                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data      2096229                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.inst        34915                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data      4312102                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide           64                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     50315213                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data     0.999888                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total     0.999986                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data     0.998323                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data     0.996048                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.974703                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.997781                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.997785                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.996741                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.997036                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data     0.997536                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.991883                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data     0.998935                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data     0.999040                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst     0.999925                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.998992                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.999143                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.998994                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.999159                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.998210                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data     0.998995                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999063                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data     0.998612                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data     0.996512                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst     0.999925                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.989057                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.998622                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.998340                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.997486                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.997641                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.998356                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.995694                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data     0.998612                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data     0.996512                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst     0.999925                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.989057                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.998622                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.998340                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.997486                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.997641                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.998356                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.995694                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks     31354580                       # number of writebacks
system.numa_caches_downward0.writebacks::total     31354580                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       635044                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.286546                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        24371                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       635044                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.038377                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     5.084362                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.561986                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.373012                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.463688                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.390548                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.513501                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.595176                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     0.585293                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.482361                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.597357                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.629599                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.535474                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.478980                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.968774                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.607697                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.743669                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.675068                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.317773                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.035124                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.023313                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.028981                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.024409                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.032094                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.037198                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.036581                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.030148                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.037335                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.039350                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.033467                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.029936                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.060548                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.037981                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.046479                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.042192                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.892909                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      8044436                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      8044436                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        74275                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        74275                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus09.data            2                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus10.data            2                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus11.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus12.data            2                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus13.data            2                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus14.data            4                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total           13                       # number of UpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus08.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data            5                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus09.data            6                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus10.data           25                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus11.data          124                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus12.data          663                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus13.data          916                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus14.data          932                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus15.data           14                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total         2685                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.inst          493                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.data          102                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.inst          122                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.data          376                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.inst          176                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.data          295                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.inst          690                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.data          384                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.inst          342                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.data          537                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.inst           74                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data          489                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.inst           93                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.data          452                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.inst          688                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.data          535                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         5848                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.inst          493                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data          107                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.inst          122                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.data          382                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.inst          176                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.data          320                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.inst          690                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.data          508                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.inst          342                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.data         1200                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.inst           74                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data         1405                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.inst           93                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.data         1384                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.inst          688                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.data          549                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total         8533                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.inst          493                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data          107                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.inst          122                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.data          382                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.inst          176                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.data          320                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.inst          690                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.data          508                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.inst          342                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.data         1200                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.inst           74                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data         1405                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.inst           93                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.data         1384                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.inst          688                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.data          549                       # number of overall hits
system.numa_caches_downward1.overall_hits::total         8533                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data         4963                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data         4929                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data         4617                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data         5438                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data         5303                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data         5026                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data         5639                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data         5297                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total        41212                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data         3565                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data         3004                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data         2893                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data         3202                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data         3230                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data         2857                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data         3491                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data         3205                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total        25447                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data          858                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data          759                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data         1185                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data         2528                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data         2988                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data         1176                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data         5907                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data         2057                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        17458                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst        36496                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data        35315                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst        26406                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data        33249                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst        29499                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data        37335                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst        38567                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data        34061                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst        39823                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data        34845                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst        24788                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data        26531                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst        66248                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data        40384                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst        46694                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data        44730                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total       594971                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst        36496                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data        36173                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst        26406                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data        34008                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst        29499                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data        38520                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst        38567                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data        36589                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst        39823                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data        37833                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst        24788                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data        27707                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst        66248                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data        46291                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst        46694                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data        46787                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       612429                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst        36496                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data        36173                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst        26406                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data        34008                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst        29499                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data        38520                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst        38567                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data        36589                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst        39823                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data        37833                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst        24788                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data        27707                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst        66248                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data        46291                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst        46694                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data        46787                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       612429                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        74275                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        74275                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data         4963                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data         4931                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data         4619                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data         5439                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data         5305                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data         5028                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data         5643                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data         5297                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total        41225                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data         3566                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data         3004                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data         2893                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data         3202                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data         3230                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data         2857                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data         3491                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data         3205                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total        25448                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data          863                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data          765                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data         1210                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data         2652                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data         3651                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data         2092                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data         6839                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data         2071                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        20143                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst        36989                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data        35417                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst        26528                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data        33625                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst        29675                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data        37630                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst        39257                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data        34445                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst        40165                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data        35382                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst        24862                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data        27020                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst        66341                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data        40836                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst        47382                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data        45265                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total       600819                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst        36989                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data        36280                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst        26528                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data        34390                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst        29675                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data        38840                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst        39257                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data        37097                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst        40165                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data        39033                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst        24862                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data        29112                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst        66341                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data        47675                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst        47382                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data        47336                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       620962                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst        36989                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data        36280                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst        26528                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data        34390                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst        29675                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data        38840                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst        39257                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data        37097                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst        40165                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data        39033                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst        24862                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data        29112                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst        66341                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data        47675                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst        47382                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data        47336                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       620962                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data     0.999594                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data     0.999567                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data     0.999816                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data     0.999623                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data     0.999602                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data     0.999291                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999685                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.999720                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total     0.999961                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.994206                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data     0.992157                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data     0.979339                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data     0.953243                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data     0.818406                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data     0.562141                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data     0.863723                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data     0.993240                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.866703                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst     0.986672                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data     0.997120                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst     0.995401                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data     0.988818                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst     0.994069                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data     0.992161                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst     0.982424                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data     0.988852                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst     0.991485                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data     0.984823                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst     0.997024                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.981902                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst     0.998598                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data     0.988931                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst     0.985480                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data     0.988181                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.990267                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst     0.986672                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.997051                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst     0.995401                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data     0.988892                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst     0.994069                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data     0.991761                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst     0.982424                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data     0.986306                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst     0.991485                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data     0.969257                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst     0.997024                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.951738                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst     0.998598                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data     0.970970                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst     0.985480                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data     0.988402                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.986258                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst     0.986672                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.997051                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst     0.995401                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data     0.988892                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst     0.994069                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data     0.991761                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst     0.982424                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data     0.986306                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst     0.991485                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data     0.969257                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst     0.997024                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.951738                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst     0.998598                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data     0.970970                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst     0.985480                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data     0.988402                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.986258                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        68781                       # number of writebacks
system.numa_caches_downward1.writebacks::total        68781                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       628517                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.253572                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        19114                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       628517                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.030411                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     2.463113                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.692968                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.495621                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.635105                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.525866                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.681021                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.771908                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.749268                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.611150                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.781762                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.774349                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.684688                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.622745                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     1.222303                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.769796                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.964752                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.807156                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.153945                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.043311                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.030976                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.039694                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.032867                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.042564                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.048244                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.046829                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.038197                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.048860                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.048397                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.042793                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.038922                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.076394                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.048112                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.060297                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.050447                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.890848                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      7912901                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      7912901                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        68781                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        68781                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus08.data            2                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus09.data            4                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus11.data            2                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus12.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus13.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus14.data            2                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total           12                       # number of UpgradeReq hits
system.numa_caches_upward0.SCUpgradeReq_hits::switch_cpus14.data            1                       # number of SCUpgradeReq hits
system.numa_caches_upward0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus09.data            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus10.data           19                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus11.data           72                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus12.data          181                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus13.data           95                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus14.data          237                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus15.data            6                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total          612                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.inst           66                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.data          205                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.inst            9                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.data          459                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.inst           23                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.data          402                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.inst           69                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.data          444                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.inst           60                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.data          420                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.inst            5                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.data          468                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.inst            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.data          423                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.inst           82                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.data          599                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total         3737                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus08.inst           66                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus08.data          205                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.inst            9                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.data          461                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.inst           23                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.data          421                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.inst           69                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.data          516                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.inst           60                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.data          601                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.inst            5                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.data          563                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.inst            3                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.data          660                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.inst           82                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.data          605                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total         4349                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus08.inst           66                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus08.data          205                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.inst            9                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.data          461                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.inst           23                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.data          421                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.inst           69                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.data          516                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.inst           60                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.data          601                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.inst            5                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.data          563                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.inst            3                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.data          660                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.inst           82                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.data          605                       # number of overall hits
system.numa_caches_upward0.overall_hits::total         4349                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data         4961                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data         4925                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data         4617                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data         5436                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data         5302                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data         5025                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data         5637                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data         5297                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        41200                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data         3565                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data         3004                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data         2893                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data         3202                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data         3230                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data         2857                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data         3490                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data         3205                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total        25446                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data          858                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data          757                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data         1166                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data         2456                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data         2807                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data         1081                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data         5670                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data         2051                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        16846                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst        36430                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data        35110                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst        26397                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data        32790                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst        29476                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data        36933                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst        38498                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data        33617                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst        39763                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data        34425                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst        24783                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data        26063                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst        66245                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data        39961                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst        46612                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data        44131                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total       591234                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst        36430                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data        35968                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst        26397                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data        33547                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst        29476                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data        38099                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst        38498                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data        36073                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst        39763                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data        37232                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst        24783                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data        27144                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst        66245                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data        45631                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst        46612                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data        46182                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       608080                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst        36430                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data        35968                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst        26397                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data        33547                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst        29476                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data        38099                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst        38498                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data        36073                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst        39763                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data        37232                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst        24783                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data        27144                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst        66245                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data        45631                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst        46612                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data        46182                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       608080                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        68781                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        68781                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data         4963                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data         4929                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data         4617                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data         5438                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data         5303                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data         5026                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data         5639                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data         5297                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        41212                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data         3565                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data         3004                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data         2893                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data         3202                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data         3230                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data         2857                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data         3491                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data         3205                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total        25447                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data          858                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data          759                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data         1185                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data         2528                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data         2988                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data         1176                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data         5907                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data         2057                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        17458                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst        36496                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data        35315                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst        26406                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data        33249                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst        29499                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data        37335                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst        38567                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data        34061                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst        39823                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data        34845                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst        24788                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data        26531                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst        66248                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data        40384                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst        46694                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data        44730                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total       594971                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst        36496                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data        36173                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst        26406                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data        34008                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst        29499                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data        38520                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst        38567                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data        36589                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst        39823                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data        37833                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst        24788                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data        27707                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst        66248                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data        46291                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst        46694                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data        46787                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       612429                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst        36496                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data        36173                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst        26406                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data        34008                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst        29499                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data        38520                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst        38567                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data        36589                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst        39823                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data        37833                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst        24788                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data        27707                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst        66248                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data        46291                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst        46694                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data        46787                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       612429                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data     0.999597                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data     0.999188                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data     0.999632                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data     0.999811                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data     0.999801                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data     0.999645                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999709                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data     0.999714                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total     0.999961                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data     0.997365                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data     0.983966                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data     0.971519                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data     0.939424                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data     0.919218                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data     0.959878                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data     0.997083                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.964944                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst     0.998192                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data     0.994195                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst     0.999659                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data     0.986195                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst     0.999220                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data     0.989233                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst     0.998211                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data     0.986965                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst     0.998493                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data     0.987947                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst     0.999798                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data     0.982360                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst     0.999955                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data     0.989526                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst     0.998244                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data     0.986609                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.993719                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst     0.998192                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data     0.994333                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst     0.999659                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data     0.986444                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst     0.999220                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data     0.989071                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst     0.998211                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data     0.985897                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst     0.998493                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data     0.984114                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst     0.999798                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data     0.979680                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst     0.999955                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data     0.985742                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst     0.998244                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data     0.987069                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.992899                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst     0.998192                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data     0.994333                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst     0.999659                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data     0.986444                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst     0.999220                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data     0.989071                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst     0.998211                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data     0.985897                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst     0.998493                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data     0.984114                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst     0.999798                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data     0.979680                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst     0.999955                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data     0.985742                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst     0.998244                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data     0.987069                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.992899                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        64671                       # number of writebacks
system.numa_caches_upward0.writebacks::total        64671                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     57770235                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.504786                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs       263982                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     57770235                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.004570                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     7.810715                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.021979                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.713340                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.inst     0.015896                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.094108                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.172495                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     3.483972                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.022013                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     1.570389                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.006662                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.352199                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.021021                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.384959                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.046873                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.290629                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.inst     0.010965                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.486569                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.488170                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.001374                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.044584                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.inst     0.000994                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.005882                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.010781                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.217748                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.001376                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.098149                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.000416                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.022012                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.001314                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.024060                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.002930                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.018164                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.inst     0.000685                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.030411                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.969049                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    879123516                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    879123516                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks     31354580                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total     31354580                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus00.data         6933                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus01.data        11924                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data       139542                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus03.data        13701                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data         4352                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus05.data        13840                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data         3828                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus07.data         6162                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total       200282                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data         1709                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus01.data          414                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.inst           30                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data         6498                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data         3518                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data          776                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data          985                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data          801                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus07.data         1150                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total        15881                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data         8642                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus01.data        12338                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.inst           30                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data       146040                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data        17219                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data         5128                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data        14825                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data         4629                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus07.data         7312                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total       216163                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data         8642                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus01.data        12338                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.inst           30                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data       146040                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data        17219                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data         5128                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data        14825                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data         4629                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus07.data         7312                       # number of overall hits
system.numa_caches_upward1.overall_hits::total       216163                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data         8941                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data         1304                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data        40705                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data         7229                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data          876                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data         7326                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data         2724                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data         2210                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total        71315                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data          696                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data          386                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data         2333                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data         1144                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data          161                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data          633                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data          264                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data          407                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total         6024                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data      3160659                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data      2439555                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data      5439336                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data      4415289                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data      1644834                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data      3228517                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data      1008831                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data      1875984                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide        33728                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total     23246733                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst        68888                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data      2830256                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.inst        48724                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data       451266                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst      1260824                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data      8253759                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst        89478                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data      7161549                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst        26812                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data      1403022                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst        63245                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data      1445934                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst        31124                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data      1077825                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.inst        34915                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data      2421719                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide           64                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     26669404                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst        68888                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data      5990915                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.inst        48724                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data      2890821                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst      1260824                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data     13693095                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst        89478                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data     11576838                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst        26812                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data      3047856                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst        63245                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data      4674451                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst        31124                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data      2086656                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.inst        34915                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data      4297703                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide        33792                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     49916137                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst        68888                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data      5990915                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.inst        48724                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data      2890821                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst      1260824                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data     13693095                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst        89478                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data     11576838                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst        26812                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data      3047856                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst        63245                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data      4674451                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst        31124                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data      2086656                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.inst        34915                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data      4297703                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide        33792                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     49916137                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks     31354580                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total     31354580                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data         8941                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data         1304                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data        40705                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data         7229                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data          876                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data         7326                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data         2724                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data         2210                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total        71315                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data          696                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data          386                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data         2333                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data         1144                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data          161                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data          633                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data          264                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data          407                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total         6024                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data      3167592                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data      2451479                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data      5578878                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data      4428990                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data      1649186                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data      3242357                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data      1012659                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data      1882146                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide        33728                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total     23447015                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst        68888                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data      2831965                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.inst        48724                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data       451680                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst      1260854                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data      8260257                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst        89478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data      7165067                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst        26812                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data      1403798                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst        63245                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data      1446919                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst        31124                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data      1078626                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.inst        34915                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data      2422869                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide           64                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     26685285                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst        68888                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data      5999557                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.inst        48724                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data      2903159                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst      1260854                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data     13839135                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst        89478                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data     11594057                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst        26812                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data      3052984                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst        63245                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data      4689276                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst        31124                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data      2091285                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.inst        34915                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data      4305015                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide        33792                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     50132300                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst        68888                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data      5999557                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.inst        48724                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data      2903159                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst      1260854                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data     13839135                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst        89478                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data     11594057                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst        26812                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data      3052984                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst        63245                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data      4689276                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst        31124                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data      2091285                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.inst        34915                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data      4305015                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide        33792                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     50132300                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data     0.997811                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data     0.995136                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.974987                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data     0.996907                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.997361                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data     0.995732                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.996220                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data     0.996726                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.991458                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.999397                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data     0.999083                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst     0.999976                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999213                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.999509                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.999447                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.999319                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.999257                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data     0.999525                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999405                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.998560                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data     0.995750                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst     0.999976                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.989447                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.998515                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.998320                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.996839                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.997787                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data     0.998302                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.995688                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.998560                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data     0.995750                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst     0.999976                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.989447                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.998515                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.998320                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.996839                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.997787                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data     0.998302                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.995688                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks     31138502                       # number of writebacks
system.numa_caches_upward1.writebacks::total     31138502                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits          431960883                       # DTB read hits
system.switch_cpus00.dtb.read_misses           203796                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses      429420589                       # DTB read accesses
system.switch_cpus00.dtb.write_hits         124097888                       # DTB write hits
system.switch_cpus00.dtb.write_misses          264054                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses     122862713                       # DTB write accesses
system.switch_cpus00.dtb.data_hits          556058771                       # DTB hits
system.switch_cpus00.dtb.data_misses           467850                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses      552283302                       # DTB accesses
system.switch_cpus00.itb.fetch_hits        2098954293                       # ITB hits
system.switch_cpus00.itb.fetch_misses             960                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses    2098955253                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             7190611438                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts        2109836466                       # Number of instructions committed
system.switch_cpus00.committedOps          2109836466                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses   1672181982                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses    504969140                       # Number of float alu accesses
system.switch_cpus00.num_func_calls          13765699                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts    205118386                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts         1672181982                       # number of integer instructions
system.switch_cpus00.num_fp_insts           504969140                       # number of float instructions
system.switch_cpus00.num_int_register_reads   2836076510                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes   1208754253                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads    579365377                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes    427454035                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs           556598779                       # number of memory refs
system.switch_cpus00.num_load_insts         432231781                       # Number of load instructions
system.switch_cpus00.num_store_insts        124366998                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     5080310615.519621                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2110300822.480379                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.293480                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.706520                       # Percentage of idle cycles
system.switch_cpus00.Branches               228291777                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass    118992079      5.64%      5.64% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu      1108372061     52.52%     58.16% # Class of executed instruction
system.switch_cpus00.op_class::IntMult         772674      0.04%     58.20% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     58.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd     210970112     10.00%     68.19% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp      57158532      2.71%     70.90% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt      10449500      0.50%     71.40% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult     36586363      1.73%     73.13% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv       3617198      0.17%     73.30% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt      1533070      0.07%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     73.38% # Class of executed instruction
system.switch_cpus00.op_class::MemRead      432355282     20.49%     93.86% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite     124374701      5.89%     99.76% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess      5122744      0.24%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total       2110304316                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits          286541750                       # DTB read hits
system.switch_cpus01.dtb.read_misses           250007                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses      285342894                       # DTB read accesses
system.switch_cpus01.dtb.write_hits          91145006                       # DTB write hits
system.switch_cpus01.dtb.write_misses          390369                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses      90774739                       # DTB write accesses
system.switch_cpus01.dtb.data_hits          377686756                       # DTB hits
system.switch_cpus01.dtb.data_misses           640376                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses      376117633                       # DTB accesses
system.switch_cpus01.itb.fetch_hits        1500086777                       # ITB hits
system.switch_cpus01.itb.fetch_misses             773                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses    1500087550                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             7190675093                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts        1505244389                       # Number of instructions committed
system.switch_cpus01.committedOps          1505244389                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses   1222856675                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses    301701474                       # Number of float alu accesses
system.switch_cpus01.num_func_calls           7342668                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts    166437127                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts         1222856675                       # number of integer instructions
system.switch_cpus01.num_fp_insts           301701474                       # number of float instructions
system.switch_cpus01.num_int_register_reads   1976823523                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    875838423                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads    323066317                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes    254019720                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs           378422804                       # number of memory refs
system.switch_cpus01.num_load_insts         286882846                       # Number of load instructions
system.switch_cpus01.num_store_insts         91539958                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     5684780381.580320                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     1505894711.419680                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.209423                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.790577                       # Percentage of idle cycles
system.switch_cpus01.Branches               179251516                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass     99466749      6.61%      6.61% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu       843661897     56.02%     62.63% # Class of executed instruction
system.switch_cpus01.op_class::IntMult         211580      0.01%     62.64% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     62.64% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd     120981225      8.03%     70.68% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp      38514880      2.56%     73.24% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt          3236      0.00%     73.24% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult     16727712      1.11%     74.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv         24890      0.00%     74.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt      1138730      0.08%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus01.op_class::MemRead      286916150     19.05%     93.48% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite      91540110      6.08%     99.56% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess      6697606      0.44%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total       1505884765                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits         1200459303                       # DTB read hits
system.switch_cpus02.dtb.read_misses           160600                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses     1193778181                       # DTB read accesses
system.switch_cpus02.dtb.write_hits         574038754                       # DTB write hits
system.switch_cpus02.dtb.write_misses           45356                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  1                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses     570031442                       # DTB write accesses
system.switch_cpus02.dtb.data_hits         1774498057                       # DTB hits
system.switch_cpus02.dtb.data_misses           205956                       # DTB misses
system.switch_cpus02.dtb.data_acv                   1                       # DTB access violations
system.switch_cpus02.dtb.data_accesses     1763809623                       # DTB accesses
system.switch_cpus02.itb.fetch_hits        6575545678                       # ITB hits
system.switch_cpus02.itb.fetch_misses           89671                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses    6575635349                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             7190617224                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        6607327280                       # Number of instructions committed
system.switch_cpus02.committedOps          6607327280                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses   5130372500                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses   1321508132                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          82441599                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts    541925936                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts         5130372500                       # number of integer instructions
system.switch_cpus02.num_fp_insts          1321508132                       # number of float instructions
system.switch_cpus02.num_int_register_reads   8402027413                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes   3717596364                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads   1586789302                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes   1131186816                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs          1776855698                       # number of memory refs
system.switch_cpus02.num_load_insts        1202762021                       # Number of load instructions
system.switch_cpus02.num_store_insts        574093677                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     582994405.572045                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     6607622818.427955                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.918923                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.081077                       # Percentage of idle cycles
system.switch_cpus02.Branches               643097545                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass    548675167      8.30%      8.30% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu      3299879870     49.94%     58.24% # Class of executed instruction
system.switch_cpus02.op_class::IntMult       51914633      0.79%     59.03% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd     624316107      9.45%     68.48% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp     119993198      1.82%     70.30% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt       4877635      0.07%     70.37% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult    159901942      2.42%     72.79% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv      13818389      0.21%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt       278219      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     73.00% # Class of executed instruction
system.switch_cpus02.op_class::MemRead     1204488877     18.23%     91.23% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite     574101127      8.69%     99.92% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess      5288073      0.08%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       6607533237                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits          466083595                       # DTB read hits
system.switch_cpus03.dtb.read_misses          1198409                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses      464203384                       # DTB read accesses
system.switch_cpus03.dtb.write_hits         191543902                       # DTB write hits
system.switch_cpus03.dtb.write_misses          208680                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses     185908565                       # DTB write accesses
system.switch_cpus03.dtb.data_hits          657627497                       # DTB hits
system.switch_cpus03.dtb.data_misses          1407089                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses      650111949                       # DTB accesses
system.switch_cpus03.itb.fetch_hits        2350592623                       # ITB hits
system.switch_cpus03.itb.fetch_misses            2274                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses    2350594897                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             7190656053                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts        2368255922                       # Number of instructions committed
system.switch_cpus03.committedOps          2368255922                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses   1832660819                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses    599309469                       # Number of float alu accesses
system.switch_cpus03.num_func_calls          23662927                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts    190370301                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts         1832660819                       # number of integer instructions
system.switch_cpus03.num_fp_insts           599309469                       # number of float instructions
system.switch_cpus03.num_int_register_reads   3182186130                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes   1289021318                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads    723411845                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes    515779320                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs           659284452                       # number of memory refs
system.switch_cpus03.num_load_insts         467523612                       # Number of load instructions
system.switch_cpus03.num_store_insts        191760840                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4820980516.643085                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2369675536.356914                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.329549                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.670451                       # Percentage of idle cycles
system.switch_cpus03.Branches               225177477                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass    144967839      6.12%      6.12% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu      1150236538     48.54%     54.66% # Class of executed instruction
system.switch_cpus03.op_class::IntMult        1878907      0.08%     54.74% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.74% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd     254064601     10.72%     65.46% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp      58864830      2.48%     67.94% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt      17911510      0.76%     68.70% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult     59402297      2.51%     71.21% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv       5988676      0.25%     71.46% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt      2413068      0.10%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     71.56% # Class of executed instruction
system.switch_cpus03.op_class::MemRead      467631965     19.73%     91.29% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite     191766161      8.09%     99.39% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess     14536619      0.61%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total       2369663011                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits          166832707                       # DTB read hits
system.switch_cpus04.dtb.read_misses           123693                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses      165406084                       # DTB read accesses
system.switch_cpus04.dtb.write_hits          61102494                       # DTB write hits
system.switch_cpus04.dtb.write_misses          186868                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses      60303566                       # DTB write accesses
system.switch_cpus04.dtb.data_hits          227935201                       # DTB hits
system.switch_cpus04.dtb.data_misses           310561                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses      225709650                       # DTB accesses
system.switch_cpus04.itb.fetch_hits         873216506                       # ITB hits
system.switch_cpus04.itb.fetch_misses             639                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses     873217145                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             7190664964                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts         879466885                       # Number of instructions committed
system.switch_cpus04.committedOps           879466885                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    694218238                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses    203259120                       # Number of float alu accesses
system.switch_cpus04.num_func_calls           6631699                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts     83246631                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          694218238                       # number of integer instructions
system.switch_cpus04.num_fp_insts           203259120                       # number of float instructions
system.switch_cpus04.num_int_register_reads   1176725501                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    495972862                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads    239147580                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes    172645842                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs           228289351                       # number of memory refs
system.switch_cpus04.num_load_insts         166994847                       # Number of load instructions
system.switch_cpus04.num_store_insts         61294504                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     6310884422.434049                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     879780541.565951                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.122350                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.877650                       # Percentage of idle cycles
system.switch_cpus04.Branches                94320109                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass     53534852      6.09%      6.09% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       461939021     52.51%     58.59% # Class of executed instruction
system.switch_cpus04.op_class::IntMult          73530      0.01%     58.60% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     58.60% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd      85951427      9.77%     68.37% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp      23689712      2.69%     71.06% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt       4927825      0.56%     71.62% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult     15794756      1.80%     73.42% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv       1382546      0.16%     73.57% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt       754638      0.09%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     73.66% # Class of executed instruction
system.switch_cpus04.op_class::MemRead      167030731     18.99%     92.65% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      61294835      6.97%     99.61% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess      3403573      0.39%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        879777446                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits          439544918                       # DTB read hits
system.switch_cpus05.dtb.read_misses           346275                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses      438330688                       # DTB read accesses
system.switch_cpus05.dtb.write_hits         130090709                       # DTB write hits
system.switch_cpus05.dtb.write_misses          436573                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses     129710439                       # DTB write accesses
system.switch_cpus05.dtb.data_hits          569635627                       # DTB hits
system.switch_cpus05.dtb.data_misses           782848                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses      568041127                       # DTB accesses
system.switch_cpus05.itb.fetch_hits        2205160739                       # ITB hits
system.switch_cpus05.itb.fetch_misses            1261                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses    2205162000                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             7190660073                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts        2210661733                       # Number of instructions committed
system.switch_cpus05.committedOps          2210661733                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses   1781849510                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses    477703872                       # Number of float alu accesses
system.switch_cpus05.num_func_calls          11438550                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts    233975465                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts         1781849510                       # number of integer instructions
system.switch_cpus05.num_fp_insts           477703872                       # number of float instructions
system.switch_cpus05.num_int_register_reads   2930110483                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes   1281106420                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads    522091942                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes    402837373                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs           570536720                       # number of memory refs
system.switch_cpus05.num_load_insts         440004440                       # Number of load instructions
system.switch_cpus05.num_store_insts        130532280                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     4979203538.144851                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     2211456534.855148                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.307546                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.692454                       # Percentage of idle cycles
system.switch_cpus05.Branches               253634940                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass    137038597      6.20%      6.20% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu      1207922299     54.62%     60.82% # Class of executed instruction
system.switch_cpus05.op_class::IntMult         732049      0.03%     60.85% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     60.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd     193802768      8.76%     69.61% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp      57422045      2.60%     72.21% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt       3298865      0.15%     72.36% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult     29478736      1.33%     73.69% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv       1434416      0.06%     73.76% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt      1600344      0.07%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     73.83% # Class of executed instruction
system.switch_cpus05.op_class::MemRead      440044681     19.90%     93.73% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite     130532602      5.90%     99.63% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess      8137179      0.37%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total       2211444581                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits          201376123                       # DTB read hits
system.switch_cpus06.dtb.read_misses           132182                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses      200025697                       # DTB read accesses
system.switch_cpus06.dtb.write_hits          72075235                       # DTB write hits
system.switch_cpus06.dtb.write_misses          235541                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses      71536903                       # DTB write accesses
system.switch_cpus06.dtb.data_hits          273451358                       # DTB hits
system.switch_cpus06.dtb.data_misses           367723                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses      271562600                       # DTB accesses
system.switch_cpus06.itb.fetch_hits        1034295268                       # ITB hits
system.switch_cpus06.itb.fetch_misses             754                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses    1034296022                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             7190675351                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts        1039876678                       # Number of instructions committed
system.switch_cpus06.committedOps          1039876678                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses    828684831                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses    233649233                       # Number of float alu accesses
system.switch_cpus06.num_func_calls           6555376                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts    102142145                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts          828684831                       # number of integer instructions
system.switch_cpus06.num_fp_insts           233649233                       # number of float instructions
system.switch_cpus06.num_int_register_reads   1388041302                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    589493724                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads    266007121                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes    197569290                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs           273873068                       # number of memory refs
system.switch_cpus06.num_load_insts         201557587                       # Number of load instructions
system.switch_cpus06.num_store_insts         72315481                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     6150425065.585795                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     1040250285.414205                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.144667                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.855333                       # Percentage of idle cycles
system.switch_cpus06.Branches               113386102                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass     64342151      6.19%      6.19% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu       551419796     53.01%     59.19% # Class of executed instruction
system.switch_cpus06.op_class::IntMult         331061      0.03%     59.23% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.23% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd      96668268      9.29%     68.52% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp      26555729      2.55%     71.07% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt       3900250      0.37%     71.45% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult     16996453      1.63%     73.08% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv       1347020      0.13%     73.21% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt       805151      0.08%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     73.29% # Class of executed instruction
system.switch_cpus06.op_class::MemRead      201592753     19.38%     92.67% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      72315672      6.95%     99.62% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess      3970097      0.38%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total       1040244401                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits          211359503                       # DTB read hits
system.switch_cpus07.dtb.read_misses           348067                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses      210001437                       # DTB read accesses
system.switch_cpus07.dtb.write_hits          81137212                       # DTB write hits
system.switch_cpus07.dtb.write_misses          166335                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses      80428995                       # DTB write accesses
system.switch_cpus07.dtb.data_hits          292496715                       # DTB hits
system.switch_cpus07.dtb.data_misses           514402                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses      290430432                       # DTB accesses
system.switch_cpus07.itb.fetch_hits        1080374574                       # ITB hits
system.switch_cpus07.itb.fetch_misses             866                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses    1080375440                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             7190673069                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts        1087027962                       # Number of instructions committed
system.switch_cpus07.committedOps          1087027962                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses    851682952                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses    261573389                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           9090400                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     96585273                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts          851682952                       # number of integer instructions
system.switch_cpus07.num_fp_insts           261573389                       # number of float instructions
system.switch_cpus07.num_int_register_reads   1456791841                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    603294999                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads    308973569                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes    223184950                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs           293096136                       # number of memory refs
system.switch_cpus07.num_load_insts         211787548                       # Number of load instructions
system.switch_cpus07.num_store_insts         81308588                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     6103124649.771886                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     1087548419.228113                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.151244                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.848756                       # Percentage of idle cycles
system.switch_cpus07.Branches               110813058                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass     66685932      6.13%      6.13% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu       551204576     50.68%     56.82% # Class of executed instruction
system.switch_cpus07.op_class::IntMult         509741      0.05%     56.86% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     56.86% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd     109955081     10.11%     66.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp      28110634      2.58%     69.56% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt       6598852      0.61%     70.16% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult     22771298      2.09%     72.26% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv       2128531      0.20%     72.45% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt       985901      0.09%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     72.54% # Class of executed instruction
system.switch_cpus07.op_class::MemRead      211832401     19.48%     92.02% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      81309013      7.48%     99.50% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess      5450404      0.50%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total       1087542364                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits          188686785                       # DTB read hits
system.switch_cpus08.dtb.read_misses           298472                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses      187317488                       # DTB read accesses
system.switch_cpus08.dtb.write_hits          73415925                       # DTB write hits
system.switch_cpus08.dtb.write_misses          117820                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses      72639627                       # DTB write accesses
system.switch_cpus08.dtb.data_hits          262102710                       # DTB hits
system.switch_cpus08.dtb.data_misses           416292                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses      259957115                       # DTB accesses
system.switch_cpus08.itb.fetch_hits         912080915                       # ITB hits
system.switch_cpus08.itb.fetch_misses            1027                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses     912081942                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             7190656620                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts         918534584                       # Number of instructions committed
system.switch_cpus08.committedOps           918534584                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses    719081989                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses    231005412                       # Number of float alu accesses
system.switch_cpus08.num_func_calls           7194876                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts     77232961                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts          719081989                       # number of integer instructions
system.switch_cpus08.num_fp_insts           231005412                       # number of float instructions
system.switch_cpus08.num_int_register_reads   1238742278                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    503285915                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads    267439946                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes    196625433                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs           262592262                       # number of memory refs
system.switch_cpus08.num_load_insts         189053269                       # Number of load instructions
system.switch_cpus08.num_store_insts         73538993                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     6271703045.396457                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     918953574.603543                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.127798                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.872202                       # Percentage of idle cycles
system.switch_cpus08.Branches                88305446                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass     55103977      6.00%      6.00% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu       449959656     48.96%     54.96% # Class of executed instruction
system.switch_cpus08.op_class::IntMult        1018611      0.11%     55.07% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     55.07% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd      95169602     10.36%     65.43% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp      21521704      2.34%     67.77% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt       5031849      0.55%     68.32% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult     21077007      2.29%     70.61% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv       2197563      0.24%     70.85% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt       765939      0.08%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     70.93% # Class of executed instruction
system.switch_cpus08.op_class::MemRead      189097565     20.58%     91.51% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite      73539436      8.00%     99.51% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess      4467967      0.49%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total        918950876                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits          314875235                       # DTB read hits
system.switch_cpus09.dtb.read_misses           212213                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses      313579020                       # DTB read accesses
system.switch_cpus09.dtb.write_hits         100578049                       # DTB write hits
system.switch_cpus09.dtb.write_misses          372449                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses     100173999                       # DTB write accesses
system.switch_cpus09.dtb.data_hits          415453284                       # DTB hits
system.switch_cpus09.dtb.data_misses           584662                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses      413753019                       # DTB accesses
system.switch_cpus09.itb.fetch_hits        1635313797                       # ITB hits
system.switch_cpus09.itb.fetch_misses             701                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses    1635314498                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             7190668680                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts        1640768647                       # Number of instructions committed
system.switch_cpus09.committedOps          1640768647                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses   1316796369                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses    353598845                       # Number of float alu accesses
system.switch_cpus09.num_func_calls           9489578                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts    171554655                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts         1316796369                       # number of integer instructions
system.switch_cpus09.num_fp_insts           353598845                       # number of float instructions
system.switch_cpus09.num_int_register_reads   2175058178                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    946147037                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads    395909345                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes    298702924                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs           416119807                       # number of memory refs
system.switch_cpus09.num_load_insts         315164706                       # Number of load instructions
system.switch_cpus09.num_store_insts        100955101                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     5549305778.404384                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     1641362901.595617                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.228263                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.771737                       # Percentage of idle cycles
system.switch_cpus09.Branches               188028949                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass    102738681      6.26%      6.26% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu       897479667     54.68%     60.94% # Class of executed instruction
system.switch_cpus09.op_class::IntMult         134555      0.01%     60.95% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     60.95% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd     145756221      8.88%     69.83% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp      43731662      2.66%     72.49% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt       4202364      0.26%     72.75% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult     22554258      1.37%     74.12% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv       1188339      0.07%     74.19% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt      1268020      0.08%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     74.27% # Class of executed instruction
system.switch_cpus09.op_class::MemRead      315203416     19.20%     93.48% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite     100955245      6.15%     99.63% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess      6140881      0.37%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total       1641353309                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits          383576216                       # DTB read hits
system.switch_cpus10.dtb.read_misses           225344                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses      382173723                       # DTB read accesses
system.switch_cpus10.dtb.write_hits          94213669                       # DTB write hits
system.switch_cpus10.dtb.write_misses          300555                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses      93417264                       # DTB write accesses
system.switch_cpus10.dtb.data_hits          477789885                       # DTB hits
system.switch_cpus10.dtb.data_misses           525899                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses      475590987                       # DTB accesses
system.switch_cpus10.itb.fetch_hits        1902657694                       # ITB hits
system.switch_cpus10.itb.fetch_misses             797                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses    1902658491                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             7190650722                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts        1909117985                       # Number of instructions committed
system.switch_cpus10.committedOps          1909117985                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses   1541162226                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses    412629568                       # Number of float alu accesses
system.switch_cpus10.num_func_calls           9833233                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts    209506067                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts         1541162226                       # number of integer instructions
system.switch_cpus10.num_fp_insts           412629568                       # number of float instructions
system.switch_cpus10.num_int_register_reads   2530628120                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes   1123943370                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads    452491102                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes    347911017                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs           478394248                       # number of memory refs
system.switch_cpus10.num_load_insts         383875371                       # Number of load instructions
system.switch_cpus10.num_store_insts         94518877                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     5280999819.528609                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     1909650902.471391                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.265574                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.734426                       # Percentage of idle cycles
system.switch_cpus10.Branches               226600950                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass    113208728      5.93%      5.93% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu      1061160359     55.57%     61.50% # Class of executed instruction
system.switch_cpus10.op_class::IntMult         178118      0.01%     61.51% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd     169017190      8.85%     70.36% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp      53213192      2.79%     73.14% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt       3410457      0.18%     73.32% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult     23115055      1.21%     74.53% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv        989234      0.05%     74.58% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt      1350684      0.07%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     74.65% # Class of executed instruction
system.switch_cpus10.op_class::MemRead      383918187     20.10%     94.76% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite      94519306      4.95%     99.71% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess      5563374      0.29%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total       1909643884                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits          228555922                       # DTB read hits
system.switch_cpus11.dtb.read_misses           405100                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses      226828242                       # DTB read accesses
system.switch_cpus11.dtb.write_hits          86224189                       # DTB write hits
system.switch_cpus11.dtb.write_misses          192653                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses      83714170                       # DTB write accesses
system.switch_cpus11.dtb.data_hits          314780111                       # DTB hits
system.switch_cpus11.dtb.data_misses           597753                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses      310542412                       # DTB accesses
system.switch_cpus11.itb.fetch_hits        1162589346                       # ITB hits
system.switch_cpus11.itb.fetch_misses            1045                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses    1162590391                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             7190675288                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts        1173209230                       # Number of instructions committed
system.switch_cpus11.committedOps          1173209230                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses    923955784                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses    276398557                       # Number of float alu accesses
system.switch_cpus11.num_func_calls           9549911                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts    106928232                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts          923955784                       # number of integer instructions
system.switch_cpus11.num_fp_insts           276398557                       # number of float instructions
system.switch_cpus11.num_int_register_reads   1566187236                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    654292666                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads    321826727                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes    235830381                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs           315480561                       # number of memory refs
system.switch_cpus11.num_load_insts         229058522                       # Number of load instructions
system.switch_cpus11.num_store_insts         86422039                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     6016860975.692461                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     1173814312.307539                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.163241                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.836759                       # Percentage of idle cycles
system.switch_cpus11.Branches               121705943                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass     72964473      6.22%      6.22% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu       601229348     51.22%     57.44% # Class of executed instruction
system.switch_cpus11.op_class::IntMult         627529      0.05%     57.49% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     57.49% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd     115116388      9.81%     67.30% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp      29767409      2.54%     69.83% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt       5715407      0.49%     70.32% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult     23509777      2.00%     72.32% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv       1927824      0.16%     72.49% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt      1078800      0.09%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     72.58% # Class of executed instruction
system.switch_cpus11.op_class::MemRead      229121147     19.52%     92.10% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      86424001      7.36%     99.46% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess      6324880      0.54%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total       1173806983                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits          228790061                       # DTB read hits
system.switch_cpus12.dtb.read_misses           239271                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses      226810612                       # DTB read accesses
system.switch_cpus12.dtb.write_hits          71276710                       # DTB write hits
system.switch_cpus12.dtb.write_misses          213390                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses      68618739                       # DTB write accesses
system.switch_cpus12.dtb.data_hits          300066771                       # DTB hits
system.switch_cpus12.dtb.data_misses           452661                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses      295429351                       # DTB accesses
system.switch_cpus12.itb.fetch_hits        1162052707                       # ITB hits
system.switch_cpus12.itb.fetch_misses            1030                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses    1162053737                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             7190671020                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts        1173426944                       # Number of instructions committed
system.switch_cpus12.committedOps          1173426944                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses    940057340                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses    256394338                       # Number of float alu accesses
system.switch_cpus12.num_func_calls           7563260                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts    121197808                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts          940057340                       # number of integer instructions
system.switch_cpus12.num_fp_insts           256394338                       # number of float instructions
system.switch_cpus12.num_int_register_reads   1555878671                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    676607663                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads    288457343                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes    217323245                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs           300597056                       # number of memory refs
system.switch_cpus12.num_load_insts         229101911                       # Number of load instructions
system.switch_cpus12.num_store_insts         71495145                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     6016784823.853133                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     1173886196.146867                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.163251                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.836749                       # Percentage of idle cycles
system.switch_cpus12.Branches               133680987                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass     72283867      6.16%      6.16% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu       636211249     54.20%     60.36% # Class of executed instruction
system.switch_cpus12.op_class::IntMult         221919      0.02%     60.37% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     60.37% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd     105833031      9.02%     69.39% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp      31358716      2.67%     72.06% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt       3305079      0.28%     72.34% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult     17216889      1.47%     73.81% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv        966659      0.08%     73.89% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt       941206      0.08%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     73.97% # Class of executed instruction
system.switch_cpus12.op_class::MemRead      229159832     19.52%     93.49% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      71496996      6.09%     99.58% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess      4884162      0.42%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total       1173879605                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits          438591605                       # DTB read hits
system.switch_cpus13.dtb.read_misses           177391                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses      437276547                       # DTB read accesses
system.switch_cpus13.dtb.write_hits         103114475                       # DTB write hits
system.switch_cpus13.dtb.write_misses          423754                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses     102769661                       # DTB write accesses
system.switch_cpus13.dtb.data_hits          541706080                       # DTB hits
system.switch_cpus13.dtb.data_misses           601145                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses      540046208                       # DTB accesses
system.switch_cpus13.itb.fetch_hits        2193063341                       # ITB hits
system.switch_cpus13.itb.fetch_misses             684                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses    2193064025                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             7190653622                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts        2198391946                       # Number of instructions committed
system.switch_cpus13.committedOps          2198391946                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses   1793574338                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses    448653539                       # Number of float alu accesses
system.switch_cpus13.num_func_calls           8988896                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts    252930572                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts         1793574338                       # number of integer instructions
system.switch_cpus13.num_fp_insts           448653539                       # number of float instructions
system.switch_cpus13.num_int_register_reads   2896960448                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes   1309128814                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads    475205382                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes    376788567                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs           542384405                       # number of memory refs
system.switch_cpus13.num_load_insts         438841669                       # Number of load instructions
system.switch_cpus13.num_store_insts        103542736                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4991651170.156337                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2199002451.843663                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.305814                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.694186                       # Percentage of idle cycles
system.switch_cpus13.Branches               269700381                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass    134373792      6.11%      6.11% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu      1253144235     56.99%     63.10% # Class of executed instruction
system.switch_cpus13.op_class::IntMult         136591      0.01%     63.10% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     63.10% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd     180812225      8.22%     71.33% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp      59547728      2.71%     74.03% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt           268      0.00%     74.03% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult     20804823      0.95%     74.98% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv          6634      0.00%     74.98% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt      1442686      0.07%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus13.op_class::MemRead      438873764     19.96%     95.00% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite     103542851      4.71%     99.71% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess      6307494      0.29%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total       2198993091                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits          320436521                       # DTB read hits
system.switch_cpus14.dtb.read_misses           208481                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses      318747094                       # DTB read accesses
system.switch_cpus14.dtb.write_hits         108058824                       # DTB write hits
system.switch_cpus14.dtb.write_misses          414112                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses     107472649                       # DTB write accesses
system.switch_cpus14.dtb.data_hits          428495345                       # DTB hits
system.switch_cpus14.dtb.data_misses           622593                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses      426219743                       # DTB accesses
system.switch_cpus14.itb.fetch_hits        1665621924                       # ITB hits
system.switch_cpus14.itb.fetch_misses            1600                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses    1665623524                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             7190675128                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts        1672845637                       # Number of instructions committed
system.switch_cpus14.committedOps          1672845637                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses   1346480494                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses    354642632                       # Number of float alu accesses
system.switch_cpus14.num_func_calls           9361622                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts    174959785                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts         1346480494                       # number of integer instructions
system.switch_cpus14.num_fp_insts           354642632                       # number of float instructions
system.switch_cpus14.num_int_register_reads   2215257867                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    962085661                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads    392843197                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes    299064596                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs           429226319                       # number of memory refs
system.switch_cpus14.num_load_insts         320747319                       # Number of load instructions
system.switch_cpus14.num_store_insts        108479000                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     5517194775.776866                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     1673480352.223134                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.232729                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.767271                       # Percentage of idle cycles
system.switch_cpus14.Branches               191252666                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass    106962456      6.39%      6.39% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu       914451201     54.64%     61.04% # Class of executed instruction
system.switch_cpus14.op_class::IntMult         341342      0.02%     61.06% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     61.06% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd     144725099      8.65%     69.70% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp      42733272      2.55%     72.26% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt       3227506      0.19%     72.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult     22793100      1.36%     73.81% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv       1083112      0.06%     73.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt      1276310      0.08%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     73.95% # Class of executed instruction
system.switch_cpus14.op_class::MemRead      320804990     19.17%     93.12% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite     108479291      6.48%     99.61% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess      6590551      0.39%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total       1673468230                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits          431982078                       # DTB read hits
system.switch_cpus15.dtb.read_misses           394942                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses      430486137                       # DTB read accesses
system.switch_cpus15.dtb.write_hits         124670286                       # DTB write hits
system.switch_cpus15.dtb.write_misses          388035                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses     123985244                       # DTB write accesses
system.switch_cpus15.dtb.data_hits          556652364                       # DTB hits
system.switch_cpus15.dtb.data_misses           782977                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses      554471381                       # DTB accesses
system.switch_cpus15.itb.fetch_hits        2144825206                       # ITB hits
system.switch_cpus15.itb.fetch_misses            1274                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses    2144826480                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             7190674755                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts        2152233227                       # Number of instructions committed
system.switch_cpus15.committedOps          2152233227                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses   1740438970                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses    460214209                       # Number of float alu accesses
system.switch_cpus15.num_func_calls          10684168                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts    229606615                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts         1740438970                       # number of integer instructions
system.switch_cpus15.num_fp_insts           460214209                       # number of float instructions
system.switch_cpus15.num_int_register_reads   2848484334                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes   1251914599                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads    496234508                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes    388138312                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs           557558840                       # number of memory refs
system.switch_cpus15.num_load_insts         432495176                       # Number of load instructions
system.switch_cpus15.num_store_insts        125063664                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     5037642554.634658                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2153032200.365342                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.299420                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.700580                       # Percentage of idle cycles
system.switch_cpus15.Branches               247751115                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass    134136581      6.23%      6.23% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu      1180110197     54.81%     61.04% # Class of executed instruction
system.switch_cpus15.op_class::IntMult         976173      0.05%     61.09% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     61.09% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd     184984133      8.59%     69.68% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp      54420154      2.53%     72.21% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt       1755991      0.08%     72.29% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult     28140235      1.31%     73.60% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv       1177590      0.05%     73.65% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt      1529816      0.07%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     73.72% # Class of executed instruction
system.switch_cpus15.op_class::MemRead      432555802     20.09%     93.81% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite     125064724      5.81%     99.62% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess      8164808      0.38%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total       2153016204                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq               4                       # Transaction distribution
system.system_bus.trans_dist::ReadResp       27280260                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          33427                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         33427                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     31423361                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict     18324059                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq       130555                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        44253                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp       143998                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq      23488173                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp     23464473                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     27280256                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    149982884                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total    149982884                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1663362                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total      1663362                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total          151646246                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   5215160320                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   5215160320                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     43863120                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     43863120                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          5259023440                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                    112452868                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     213010841                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.527141                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499263                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1           100724088     47.29%     47.29% # Request fanout histogram
system.system_bus.snoop_fanout::2           112286753     52.71%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       213010841                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015991                       # Number of seconds simulated
sim_ticks                                 15990635500                       # Number of ticks simulated
final_tick                               6056639846000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              405318141                       # Simulator instruction rate (inst/s)
host_op_rate                                405317990                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              207530487                       # Simulator tick rate (ticks/s)
host_mem_usage                                 876956                       # Number of bytes of host memory used
host_seconds                                    77.05                       # Real time elapsed on the host
sim_insts                                 31230543998                       # Number of instructions simulated
sim_ops                                   31230543998                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst       196608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data       466688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst        46400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data        17152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       309440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data       494976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst         8064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data         7168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst        29056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data         9664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst         3648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data         5120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst        16192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data        11648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst        20800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data        11264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst        23680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data         8000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst          832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data         2240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst         6080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst        73920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data        58048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data         1600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data         1792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst         4544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data         4352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1850240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst       196608                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst        46400                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       309440                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst         8064                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst        29056                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst        16192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst        20800                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst        23680                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst         6080                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst        73920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst         4544                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       744640                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       748288                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         748288                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst         3072                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data         7292                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst          725                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data          268                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         4835                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data         7734                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          126                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          112                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst          454                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data          151                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data           80                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst          253                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data          182                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst          325                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data          176                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst          370                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data          125                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data           35                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst           95                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data           46                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst         1155                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data          907                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst           71                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data           46                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data           68                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              28910                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        11692                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             11692                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst     12295196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data     29185081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst      2901698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data      1072628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst     19351326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data     30954117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst       504295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data       448262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst      1817063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data       604354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst       228134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data       320187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst      1012593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data       728426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst      1300761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data       704412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst      1480867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data       500293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst        52030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data       140082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst       380223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data       184108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst      4622706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data      3630125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst        48028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data       100059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst        96056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data       112066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst       284166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data       184108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst       192112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data       272159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            115707722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst     12295196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst      2901698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst     19351326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst       504295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst      1817063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst       228134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst      1012593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst      1300761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst      1480867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst        52030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst       380223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst      4622706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst        48028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst        96056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst       284166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst       192112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        46567255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       46795388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            46795388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       46795388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst     12295196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data     29185081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst      2901698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data      1072628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst     19351326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data     30954117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst       504295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data       448262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst      1817063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data       604354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst       228134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data       320187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst      1012593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data       728426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst      1300761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data       704412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst      1480867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data       500293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst        52030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data       140082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst       380223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data       184108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst      4622706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data      3630125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst        48028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data       100059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst        96056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data       112066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst       284166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data       184108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst       192112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data       272159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           162503110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst        32768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data       977728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.inst         1856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data        75392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst        67776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data      7468608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data       135104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst         1600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data        26624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        92928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data        89344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.inst          576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data       101824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data        92160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data        67264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data        35712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data       276608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.inst          320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data        27008                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.inst          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data        19072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.inst          320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data        73024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data        92224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       155648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           9931840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus01.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst        67776                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus07.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus10.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus11.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus12.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus13.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus14.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       125568                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      8214976                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        8214976                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst          512                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data        15277                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data         1178                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst         1059                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data       116697                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data         2111                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data          416                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data         1452                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data         1396                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data         1591                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data         1440                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data         1051                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data          558                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.inst          212                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data         4322                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data          422                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data          298                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data         1141                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data         1441                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         2432                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             155185                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       128359                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            128359                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst      2049199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data     61143786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.inst       116068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data      4714759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst      4238481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    467061362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst        68040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data      8448945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst       100059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data      1664974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst        24014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data      5811401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst        68040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data      5587270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.inst        36021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data      6367727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst       104061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data      5763373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst         4002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data      4206462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.inst       120070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data      2233307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.inst       848497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data     17298124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.inst        20012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data      1688989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.inst        24014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data      1192698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.inst        20012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data      4566673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst        12007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data      5767376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide        9733697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            621103520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst      2049199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus01.inst       116068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst      4238481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst        68040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst       100059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst        24014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst        68040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus07.inst        36021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst       104061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst         4002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus10.inst       120070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus11.inst       848497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus12.inst        20012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus13.inst        24014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus14.inst        20012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst        12007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         7852596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      513736680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           513736680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      513736680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst      2049199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data     61143786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.inst       116068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data      4714759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst      4238481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    467061362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst        68040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data      8448945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst       100059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data      1664974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst        24014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data      5811401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst        68040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data      5587270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.inst        36021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data      6367727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst       104061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data      5763373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst         4002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data      4206462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.inst       120070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data      2233307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.inst       848497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data     17298124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.inst        20012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data      1688989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.inst        24014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data      1192698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.inst        20012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data      4566673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst        12007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data      5767376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide       9733697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1134840201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     54                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    14206                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   6416     48.20%     48.20% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   117      0.88%     49.08% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    16      0.12%     49.20% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    44      0.33%     49.53% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  6719     50.47%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              13312                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    6416     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    117      0.90%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     16      0.12%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     44      0.34%     50.85% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   6373     49.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               12966                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            14428215000     91.41%     91.41% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               8775000      0.06%     91.46% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                784000      0.00%     91.47% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               7955500      0.05%     91.52% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            1338550500      8.48%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        15784280000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.948504                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.974008                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1     14.29%     14.29% # number of syscalls executed
system.cpu00.kern.syscall::2                        1     14.29%     28.57% # number of syscalls executed
system.cpu00.kern.syscall::3                        1     14.29%     42.86% # number of syscalls executed
system.cpu00.kern.syscall::4                        1     14.29%     57.14% # number of syscalls executed
system.cpu00.kern.syscall::19                       1     14.29%     71.43% # number of syscalls executed
system.cpu00.kern.syscall::54                       1     14.29%     85.71% # number of syscalls executed
system.cpu00.kern.syscall::71                       1     14.29%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    7                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                  20      0.15%      0.15% # number of callpals executed
system.cpu00.kern.callpal::swpctx                 116      0.86%      1.00% # number of callpals executed
system.cpu00.kern.callpal::tbi                      3      0.02%      1.03% # number of callpals executed
system.cpu00.kern.callpal::swpipl               12801     94.47%     95.50% # number of callpals executed
system.cpu00.kern.callpal::rdps                    39      0.29%     95.79% # number of callpals executed
system.cpu00.kern.callpal::rdusp                    1      0.01%     95.79% # number of callpals executed
system.cpu00.kern.callpal::rti                    334      2.46%     98.26% # number of callpals executed
system.cpu00.kern.callpal::callsys                143      1.06%     99.31% # number of callpals executed
system.cpu00.kern.callpal::imb                      6      0.04%     99.36% # number of callpals executed
system.cpu00.kern.callpal::rdunique                87      0.64%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                13550                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             450                       # number of protection mode switches
system.cpu00.kern.mode_switch::user               158                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel               158                      
system.cpu00.kern.mode_good::user                 158                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.351111                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.519737                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      15568839000     99.07%     99.07% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user          145443500      0.93%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                    116                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements           35247                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         474.916848                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1351107                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           35647                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           37.902404                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   474.916848                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.927572                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.927572                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2754842                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2754842                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data       906291                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        906291                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data       383484                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       383484                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        14292                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        14292                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        14608                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        14608                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data      1289775                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1289775                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data      1289775                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1289775                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data        29565                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        29565                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data         7502                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         7502                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         1853                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         1853                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          896                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          896                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data        37067                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        37067                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data        37067                       # number of overall misses
system.cpu00.dcache.overall_misses::total        37067                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data       935856                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       935856                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data       390986                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       390986                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        16145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        16145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        15504                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        15504                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data      1326842                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1326842                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data      1326842                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1326842                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.031591                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.031591                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.019187                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.019187                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.114772                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.114772                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.057792                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.057792                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.027936                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.027936                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.027936                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.027936                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        19937                       # number of writebacks
system.cpu00.dcache.writebacks::total           19937                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           10901                       # number of replacements
system.cpu00.icache.tags.tagsinuse         511.996758                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           9143496                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           11413                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          801.147463                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst     1.109664                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   510.887094                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.002167                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.997826                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses        10486942                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses       10486942                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst      5227112                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       5227112                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst      5227112                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        5227112                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst      5227112                       # number of overall hits
system.cpu00.icache.overall_hits::total       5227112                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst        10906                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        10906                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst        10906                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        10906                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst        10906                       # number of overall misses
system.cpu00.icache.overall_misses::total        10906                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst      5238018                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      5238018                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst      5238018                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      5238018                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst      5238018                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      5238018                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.002082                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002082                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.002082                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002082                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.002082                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002082                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        10901                       # number of writebacks
system.cpu00.icache.writebacks::total           10901                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     53                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                     1466                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    267     37.24%     37.24% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    16      2.23%     39.47% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    38      5.30%     44.77% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   396     55.23%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                717                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     267     48.55%     48.55% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     16      2.91%     51.45% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     38      6.91%     58.36% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    229     41.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 550                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            15708675500     99.54%     99.54% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                784000      0.00%     99.55% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               7356500      0.05%     99.59% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              64020500      0.41%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        15780836500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.578283                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.767085                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu01.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu01.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    3                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                   5      0.58%      0.58% # number of callpals executed
system.cpu01.kern.callpal::swpctx                 105     12.14%     12.72% # number of callpals executed
system.cpu01.kern.callpal::tbi                      5      0.58%     13.29% # number of callpals executed
system.cpu01.kern.callpal::swpipl                 514     59.42%     72.72% # number of callpals executed
system.cpu01.kern.callpal::rdps                    33      3.82%     76.53% # number of callpals executed
system.cpu01.kern.callpal::rti                    149     17.23%     93.76% # number of callpals executed
system.cpu01.kern.callpal::callsys                 38      4.39%     98.15% # number of callpals executed
system.cpu01.kern.callpal::imb                      2      0.23%     98.38% # number of callpals executed
system.cpu01.kern.callpal::rdunique                14      1.62%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  865                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel             162                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                95                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                93                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel               103                      
system.cpu01.kern.mode_good::user                  95                      
system.cpu01.kern.mode_good::idle                   8                      
system.cpu01.kern.mode_switch_good::kernel     0.635802                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.086022                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.588571                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        142375500      0.90%      0.90% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user           23803500      0.15%      1.05% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        15594895500     98.95%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                    105                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements            3490                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         452.496387                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            334502                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            3943                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           84.834390                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   452.496387                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.883782                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.883782                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          440                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          262626                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         262626                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data        92350                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         92350                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data        29843                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        29843                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data          873                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          873                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data          680                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          680                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data       122193                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         122193                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data       122193                       # number of overall hits
system.cpu01.dcache.overall_hits::total        122193                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data         3490                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         3490                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data         1159                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1159                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          297                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          297                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data          284                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          284                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data         4649                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         4649                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data         4649                       # number of overall misses
system.cpu01.dcache.overall_misses::total         4649                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data        95840                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        95840                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data        31002                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        31002                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         1170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         1170                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data          964                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          964                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data       126842                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       126842                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data       126842                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       126842                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.036415                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.036415                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.037385                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.037385                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.253846                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.253846                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.294606                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.294606                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.036652                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.036652                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.036652                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.036652                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         1603                       # number of writebacks
system.cpu01.dcache.writebacks::total            1603                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            3344                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          25299571                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            3856                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         6561.092064                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst     1.982301                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   510.017699                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.003872                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.996128                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          466                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          780220                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         780220                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst       385094                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        385094                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst       385094                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         385094                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst       385094                       # number of overall hits
system.cpu01.icache.overall_hits::total        385094                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         3344                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         3344                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         3344                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         3344                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         3344                       # number of overall misses
system.cpu01.icache.overall_misses::total         3344                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst       388438                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       388438                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst       388438                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       388438                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst       388438                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       388438                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.008609                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.008609                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.008609                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.008609                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.008609                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.008609                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         3344                       # number of writebacks
system.cpu01.icache.writebacks::total            3344                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   100777                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   4969     48.09%     48.09% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     2      0.02%     48.11% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    16      0.15%     48.26% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    12      0.12%     48.38% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  5334     51.62%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              10333                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    4967     49.87%     49.87% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      2      0.02%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     16      0.16%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     12      0.12%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   4963     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                9960                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            14959202500     93.55%     93.55% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                143000      0.00%     93.55% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                784000      0.00%     93.56% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               2153000      0.01%     93.57% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            1028178500      6.43%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        15990461000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.999598                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.930446                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.963902                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                        1      4.00%      4.00% # number of syscalls executed
system.cpu02.kern.syscall::4                        5     20.00%     24.00% # number of syscalls executed
system.cpu02.kern.syscall::6                        2      8.00%     32.00% # number of syscalls executed
system.cpu02.kern.syscall::17                       1      4.00%     36.00% # number of syscalls executed
system.cpu02.kern.syscall::33                       1      4.00%     40.00% # number of syscalls executed
system.cpu02.kern.syscall::45                       3     12.00%     52.00% # number of syscalls executed
system.cpu02.kern.syscall::71                       4     16.00%     68.00% # number of syscalls executed
system.cpu02.kern.syscall::73                       6     24.00%     92.00% # number of syscalls executed
system.cpu02.kern.syscall::74                       1      4.00%     96.00% # number of syscalls executed
system.cpu02.kern.syscall::75                       1      4.00%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   25                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 352      0.39%      0.39% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  92      0.10%      0.49% # number of callpals executed
system.cpu02.kern.callpal::swpipl               10155     11.15%     11.64% # number of callpals executed
system.cpu02.kern.callpal::rdps                    66      0.07%     11.71% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%     11.71% # number of callpals executed
system.cpu02.kern.callpal::rti                    148      0.16%     11.88% # number of callpals executed
system.cpu02.kern.callpal::callsys                 31      0.03%     11.91% # number of callpals executed
system.cpu02.kern.callpal::imb                      2      0.00%     11.91% # number of callpals executed
system.cpu02.kern.callpal::rdunique             80199     88.09%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                91046                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             240                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               135                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               135                      
system.cpu02.kern.mode_good::user                 135                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.720000                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       5041099000     31.53%     31.53% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        10949362000     68.47%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     92                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements          181194                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         480.502315                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           8213936                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          181706                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           45.204539                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   480.502315                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.938481                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.938481                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          267                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        16874142                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       16874142                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data      4813195                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       4813195                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data      2954065                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2954065                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       196978                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       196978                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       197473                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       197473                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data      7767260                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        7767260                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data      7767260                       # number of overall hits
system.cpu02.dcache.overall_hits::total       7767260                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data       165952                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       165952                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data        16316                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        16316                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         1109                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         1109                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          561                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          561                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data       182268                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       182268                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data       182268                       # number of overall misses
system.cpu02.dcache.overall_misses::total       182268                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data      4979147                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      4979147                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data      2970381                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2970381                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       198087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       198087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       198034                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       198034                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data      7949528                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      7949528                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data      7949528                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      7949528                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.033329                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.033329                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.005493                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.005493                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.005599                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.005599                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.002833                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.002833                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022928                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022928                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022928                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022928                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       156851                       # number of writebacks
system.cpu02.dcache.writebacks::total          156851                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           11079                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.997039                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs          25636583                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           11590                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         2211.957118                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.997039                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999994                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses        50705238                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses       50705238                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst     25335999                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      25335999                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst     25335999                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       25335999                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst     25335999                       # number of overall hits
system.cpu02.icache.overall_hits::total      25335999                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        11080                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        11080                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        11080                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        11080                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        11080                       # number of overall misses
system.cpu02.icache.overall_misses::total        11080                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst     25347079                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     25347079                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst     25347079                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     25347079                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst     25347079                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     25347079                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000437                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000437                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000437                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000437                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000437                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000437                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        11079                       # number of writebacks
system.cpu02.icache.writebacks::total           11079                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     63                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     1578                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    431     37.41%     37.41% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    16      1.39%     38.80% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    49      4.25%     43.06% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   656     56.94%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               1152                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     431     49.09%     49.09% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     16      1.82%     50.91% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     49      5.58%     56.49% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    382     43.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 878                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            15617447500     98.91%     98.91% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                784000      0.00%     98.91% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               8534500      0.05%     98.97% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             163126000      1.03%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        15789892000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.582317                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.762153                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                  27      1.86%      1.86% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  92      6.33%      8.18% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 898     61.76%     69.94% # number of callpals executed
system.cpu03.kern.callpal::rdps                    32      2.20%     72.15% # number of callpals executed
system.cpu03.kern.callpal::rti                    189     13.00%     85.14% # number of callpals executed
system.cpu03.kern.callpal::callsys                124      8.53%     93.67% # number of callpals executed
system.cpu03.kern.callpal::rdunique                92      6.33%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 1454                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             281                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               124                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel               124                      
system.cpu03.kern.mode_good::user                 124                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.441281                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.612346                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       2397256000     95.39%     95.39% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user          115898000      4.61%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     92                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            5598                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         456.561072                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            264213                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            6036                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           43.772863                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   456.561072                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.891721                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.891721                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          247                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          187                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          593905                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         593905                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data       222512                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        222512                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        57888                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        57888                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         1138                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         1138                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          526                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          526                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data       280400                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         280400                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data       280400                       # number of overall hits
system.cpu03.dcache.overall_hits::total        280400                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         6389                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         6389                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data         2500                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         2500                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data          824                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          824                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data          904                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          904                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         8889                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         8889                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         8889                       # number of overall misses
system.cpu03.dcache.overall_misses::total         8889                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data       228901                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       228901                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        60388                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        60388                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         1962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         1962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         1430                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         1430                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data       289289                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       289289                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data       289289                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       289289                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.027912                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.027912                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.041399                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.041399                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.419980                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.419980                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.632168                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.632168                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.030727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.030727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.030727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.030727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         2934                       # number of writebacks
system.cpu03.dcache.writebacks::total            2934                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            6919                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           3744618                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            7431                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          503.918450                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          297                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1661769                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1661769                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       820506                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        820506                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       820506                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         820506                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       820506                       # number of overall hits
system.cpu03.icache.overall_hits::total        820506                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         6919                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         6919                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         6919                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         6919                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         6919                       # number of overall misses
system.cpu03.icache.overall_misses::total         6919                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       827425                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       827425                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       827425                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       827425                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       827425                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       827425                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.008362                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.008362                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.008362                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.008362                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.008362                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.008362                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         6919                       # number of writebacks
system.cpu03.icache.writebacks::total            6919                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     55                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      769                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    202     34.53%     34.53% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    16      2.74%     37.26% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    40      6.84%     44.10% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   327     55.90%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                585                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     202     48.10%     48.10% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     16      3.81%     51.90% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     40      9.52%     61.43% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    162     38.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 420                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            15696587000     99.43%     99.43% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                784000      0.00%     99.44% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               7526500      0.05%     99.49% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              80881500      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        15785779000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.495413                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.717949                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    1                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   7      1.03%      1.03% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  51      7.53%      8.57% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 441     65.14%     73.71% # number of callpals executed
system.cpu04.kern.callpal::rdps                    32      4.73%     78.43% # number of callpals executed
system.cpu04.kern.callpal::rti                     88     13.00%     91.43% # number of callpals executed
system.cpu04.kern.callpal::callsys                 32      4.73%     96.16% # number of callpals executed
system.cpu04.kern.callpal::rdunique                26      3.84%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  677                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             139                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                33                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                33                      
system.cpu04.kern.mode_good::user                  33                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.237410                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.383721                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel       2386330000     98.78%     98.78% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           29433500      1.22%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     51                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            1810                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         450.912084                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            174584                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            2244                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           77.800357                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   450.912084                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.880688                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.880688                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          314                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          230918                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         230918                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        88980                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         88980                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        20832                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        20832                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          416                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          416                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          248                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          248                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       109812                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         109812                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       109812                       # number of overall hits
system.cpu04.dcache.overall_hits::total        109812                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2276                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2276                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data          672                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          672                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          279                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          279                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          306                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          306                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         2948                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         2948                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         2948                       # number of overall misses
system.cpu04.dcache.overall_misses::total         2948                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        91256                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        91256                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        21504                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        21504                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          554                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          554                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       112760                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       112760                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       112760                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       112760                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.024941                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.024941                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.031250                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.031250                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.401439                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.401439                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.552347                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.552347                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.026144                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.026144                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.026144                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.026144                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          732                       # number of writebacks
system.cpu04.dcache.writebacks::total             732                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2814                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          15650564                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            3326                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         4705.521347                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          512                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          299                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          640856                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         640856                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       316207                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        316207                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       316207                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         316207                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       316207                       # number of overall hits
system.cpu04.icache.overall_hits::total        316207                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2814                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2814                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2814                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2814                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2814                       # number of overall misses
system.cpu04.icache.overall_misses::total         2814                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       319021                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       319021                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       319021                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       319021                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       319021                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       319021                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.008821                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.008821                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.008821                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.008821                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.008821                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.008821                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2814                       # number of writebacks
system.cpu04.icache.writebacks::total            2814                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     60                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                     1289                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    360     37.85%     37.85% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    16      1.68%     39.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    48      5.05%     44.58% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   527     55.42%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                951                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     360     48.85%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     16      2.17%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     48      6.51%     57.53% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    313     42.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 737                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            15640819500     99.07%     99.07% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                784000      0.00%     99.07% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               8403500      0.05%     99.13% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             137917500      0.87%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        15787924500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.593928                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.774974                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::wripir                  17      1.44%      1.44% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  82      6.93%      8.37% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 715     60.44%     68.81% # number of callpals executed
system.cpu05.kern.callpal::rdps                    34      2.87%     71.68% # number of callpals executed
system.cpu05.kern.callpal::rti                    172     14.54%     86.22% # number of callpals executed
system.cpu05.kern.callpal::callsys                108      9.13%     95.35% # number of callpals executed
system.cpu05.kern.callpal::rdunique                55      4.65%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 1183                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             254                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               109                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               109                      
system.cpu05.kern.mode_good::user                 109                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.429134                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.600551                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       2414724500     97.23%     97.23% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user           68862500      2.77%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     82                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            4147                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         446.618412                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            273371                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            4583                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           59.648920                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   446.618412                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.872302                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.872302                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          491537                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         491537                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data       189540                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        189540                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        43212                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        43212                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          996                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          996                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          431                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          431                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data       232752                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         232752                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data       232752                       # number of overall hits
system.cpu05.dcache.overall_hits::total        232752                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         4921                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         4921                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data         1898                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         1898                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          698                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          698                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          754                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          754                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         6819                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         6819                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         6819                       # number of overall misses
system.cpu05.dcache.overall_misses::total         6819                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data       194461                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       194461                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        45110                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        45110                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         1694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         1694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         1185                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         1185                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data       239571                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       239571                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data       239571                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       239571                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.025306                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.025306                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.042075                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.042075                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.412043                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.412043                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.636287                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.636287                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.028463                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.028463                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.028463                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.028463                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         2287                       # number of writebacks
system.cpu05.dcache.writebacks::total            2287                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            4944                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           7021190                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            5456                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1286.875000                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     2.135583                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   509.864417                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.004171                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.995829                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1330992                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1330992                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       658080                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        658080                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       658080                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         658080                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       658080                       # number of overall hits
system.cpu05.icache.overall_hits::total        658080                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         4944                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         4944                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         4944                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         4944                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         4944                       # number of overall misses
system.cpu05.icache.overall_misses::total         4944                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       663024                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       663024                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       663024                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       663024                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       663024                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       663024                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.007457                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.007457                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.007457                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.007457                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.007457                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.007457                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         4944                       # number of writebacks
system.cpu05.icache.writebacks::total            4944                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     62                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1254                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    343     36.72%     36.72% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    16      1.71%     38.44% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    48      5.14%     43.58% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   527     56.42%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                934                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     342     48.72%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     16      2.28%     51.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     48      6.84%     57.83% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    296     42.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 702                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            15634641000     99.07%     99.07% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                784000      0.00%     99.08% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               8341000      0.05%     99.13% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             136898500      0.87%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        15780664500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.997085                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.561670                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.751606                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  11      0.97%      0.97% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  73      6.44%      7.41% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 720     63.49%     70.90% # number of callpals executed
system.cpu06.kern.callpal::rdps                    35      3.09%     73.99% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.09%     74.07% # number of callpals executed
system.cpu06.kern.callpal::rdusp                    1      0.09%     74.16% # number of callpals executed
system.cpu06.kern.callpal::rti                    151     13.32%     87.48% # number of callpals executed
system.cpu06.kern.callpal::callsys                 88      7.76%     95.24% # number of callpals executed
system.cpu06.kern.callpal::rdunique                54      4.76%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 1134                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             224                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                88                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                88                      
system.cpu06.kern.mode_good::user                  88                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.392857                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.564103                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       2395472000     97.60%     97.60% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           58905000      2.40%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     73                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements            3929                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         451.596337                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            330523                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            4366                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           75.703848                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   451.596337                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.882024                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.882024                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          464517                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         464517                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data       181152                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        181152                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        38940                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        38940                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data          902                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          902                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data          399                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          399                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       220092                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         220092                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       220092                       # number of overall hits
system.cpu06.dcache.overall_hits::total        220092                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         4687                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         4687                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         1784                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1784                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          598                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          598                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          651                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          651                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data         6471                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         6471                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data         6471                       # number of overall misses
system.cpu06.dcache.overall_misses::total         6471                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data       185839                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       185839                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        40724                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        40724                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1050                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1050                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       226563                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       226563                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       226563                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       226563                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.025221                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.025221                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.043807                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.043807                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.398667                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.398667                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.620000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.620000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.028562                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.028562                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.028562                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.028562                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         2008                       # number of writebacks
system.cpu06.dcache.writebacks::total            2008                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4964                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           1854199                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            5476                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          338.604638                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          251                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1252898                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1252898                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       619003                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        619003                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       619003                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         619003                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       619003                       # number of overall hits
system.cpu06.icache.overall_hits::total        619003                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4964                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4964                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4964                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4964                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4964                       # number of overall misses
system.cpu06.icache.overall_misses::total         4964                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       623967                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       623967                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       623967                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       623967                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       623967                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       623967                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.007956                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.007956                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.007956                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.007956                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.007956                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.007956                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4964                       # number of writebacks
system.cpu06.icache.writebacks::total            4964                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     62                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                     1349                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    381     38.25%     38.25% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    16      1.61%     39.86% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    49      4.92%     44.78% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   550     55.22%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                996                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     381     48.78%     48.78% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     16      2.05%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     49      6.27%     57.11% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    335     42.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 781                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            15626642000     99.02%     99.02% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                784000      0.00%     99.02% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               8477500      0.05%     99.08% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             145903500      0.92%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        15781807000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.609091                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.784137                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::wripir                  11      0.89%      0.89% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  88      7.10%      7.99% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 755     60.94%     68.93% # number of callpals executed
system.cpu07.kern.callpal::rdps                    33      2.66%     71.59% # number of callpals executed
system.cpu07.kern.callpal::rti                    176     14.21%     85.79% # number of callpals executed
system.cpu07.kern.callpal::callsys                111      8.96%     94.75% # number of callpals executed
system.cpu07.kern.callpal::rdunique                65      5.25%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 1239                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             264                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               114                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel               114                      
system.cpu07.kern.mode_good::user                 114                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.431818                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.603175                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel       2423966000     96.83%     96.83% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user           79416500      3.17%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     88                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements            4486                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         455.604321                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            320173                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            4927                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           64.983357                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   455.604321                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.889852                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.889852                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          553631                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         553631                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data       216358                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        216358                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data        46780                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        46780                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         1023                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         1023                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data          469                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          469                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data       263138                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         263138                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data       263138                       # number of overall hits
system.cpu07.dcache.overall_hits::total        263138                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data         5159                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         5159                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data         2022                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         2022                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data          724                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          724                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          774                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          774                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data         7181                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         7181                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data         7181                       # number of overall misses
system.cpu07.dcache.overall_misses::total         7181                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data       221517                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       221517                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data        48802                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        48802                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         1747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         1243                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1243                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data       270319                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       270319                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data       270319                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       270319                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.023289                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.023289                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.041433                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.041433                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.414425                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.414425                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.622687                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.622687                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.026565                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.026565                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.026565                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.026565                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         2479                       # number of writebacks
system.cpu07.dcache.writebacks::total            2479                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            5315                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           1918082                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            5827                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          329.171443                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     2.144437                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   509.855563                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.004188                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.995812                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1484761                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1484761                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst       734408                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        734408                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst       734408                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         734408                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst       734408                       # number of overall hits
system.cpu07.icache.overall_hits::total        734408                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         5315                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         5315                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         5315                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         5315                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         5315                       # number of overall misses
system.cpu07.icache.overall_misses::total         5315                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst       739723                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       739723                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst       739723                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       739723                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst       739723                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       739723                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.007185                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.007185                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.007185                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.007185                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.007185                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.007185                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         5315                       # number of writebacks
system.cpu07.icache.writebacks::total            5315                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     57                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     1343                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    374     37.82%     37.82% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    16      1.62%     39.43% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    49      4.95%     44.39% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   550     55.61%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                989                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     374     48.83%     48.83% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     16      2.09%     50.91% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     49      6.40%     57.31% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    327     42.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 766                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            15646615000     99.09%     99.09% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                784000      0.00%     99.10% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               8531500      0.05%     99.15% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             134182500      0.85%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        15790113000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.594545                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.774520                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                  15      1.22%      1.22% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  84      6.83%      8.05% # number of callpals executed
system.cpu08.kern.callpal::tbi                      1      0.08%      8.13% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 752     61.14%     69.27% # number of callpals executed
system.cpu08.kern.callpal::rdps                    32      2.60%     71.87% # number of callpals executed
system.cpu08.kern.callpal::rti                    172     13.98%     85.85% # number of callpals executed
system.cpu08.kern.callpal::callsys                107      8.70%     94.55% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.08%     94.63% # number of callpals executed
system.cpu08.kern.callpal::rdunique                66      5.37%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 1230                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             256                       # number of protection mode switches
system.cpu08.kern.mode_switch::user               110                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel               110                      
system.cpu08.kern.mode_good::user                 110                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.429688                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.601093                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel       2399755000     96.70%     96.70% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           81918500      3.30%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     84                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            4346                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         449.256308                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            294983                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            4792                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           61.557387                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   449.256308                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.877454                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.877454                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          263                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          525735                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         525735                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       203875                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        203875                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        45412                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        45412                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         1012                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         1012                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          431                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          431                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       249287                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         249287                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       249287                       # number of overall hits
system.cpu08.dcache.overall_hits::total        249287                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         5242                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         5242                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         1956                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1956                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          699                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          699                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          734                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          734                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         7198                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         7198                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         7198                       # number of overall misses
system.cpu08.dcache.overall_misses::total         7198                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       209117                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       209117                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        47368                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        47368                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         1711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         1711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         1165                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         1165                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       256485                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       256485                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       256485                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       256485                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.025067                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.025067                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.041294                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.041294                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.408533                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.408533                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.630043                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.630043                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.028064                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.028064                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.028064                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.028064                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         2472                       # number of writebacks
system.cpu08.dcache.writebacks::total            2472                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            5376                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           2880698                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            5888                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          489.248981                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          144                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1405328                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1405328                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       694600                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        694600                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       694600                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         694600                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       694600                       # number of overall hits
system.cpu08.icache.overall_hits::total        694600                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         5376                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         5376                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         5376                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         5376                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         5376                       # number of overall misses
system.cpu08.icache.overall_misses::total         5376                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       699976                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       699976                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       699976                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       699976                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       699976                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       699976                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.007680                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.007680                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.007680                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.007680                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.007680                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.007680                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         5376                       # number of writebacks
system.cpu08.icache.writebacks::total            5376                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     63                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     1160                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    323     37.47%     37.47% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    16      1.86%     39.33% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    51      5.92%     45.24% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   472     54.76%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                862                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     323     48.72%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     16      2.41%     51.13% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     51      7.69%     58.82% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    273     41.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 663                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            15641280500     99.10%     99.10% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                784000      0.00%     99.10% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               8744000      0.06%     99.16% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             133121000      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        15783929500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.578390                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.769142                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::wripir                   8      0.76%      0.76% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  82      7.80%      8.56% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 644     61.27%     69.84% # number of callpals executed
system.cpu09.kern.callpal::rdps                    32      3.04%     72.88% # number of callpals executed
system.cpu09.kern.callpal::rti                    151     14.37%     87.25% # number of callpals executed
system.cpu09.kern.callpal::callsys                 84      7.99%     95.24% # number of callpals executed
system.cpu09.kern.callpal::rdunique                50      4.76%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 1051                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             233                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                85                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                85                      
system.cpu09.kern.mode_good::user                  85                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.364807                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.534591                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       2433846500     97.53%     97.53% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user           61754000      2.47%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     82                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            3747                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         431.177972                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            331383                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            4166                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           79.544647                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   431.177972                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.842144                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.842144                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          445638                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         445638                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data       171692                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        171692                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        39322                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        39322                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          901                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          901                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          379                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          379                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data       211014                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         211014                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data       211014                       # number of overall hits
system.cpu09.dcache.overall_hits::total        211014                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         4560                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         4560                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data         1685                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1685                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data          596                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          596                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          648                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          648                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         6245                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         6245                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         6245                       # number of overall misses
system.cpu09.dcache.overall_misses::total         6245                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data       176252                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       176252                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        41007                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        41007                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         1497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         1497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         1027                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         1027                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data       217259                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       217259                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data       217259                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       217259                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.025872                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.025872                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.041091                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.041091                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.398130                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.398130                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.630964                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.630964                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.028744                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.028744                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.028744                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.028744                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1953                       # number of writebacks
system.cpu09.dcache.writebacks::total            1953                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            4430                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           7924748                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            4942                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1603.550789                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          228                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1216764                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1216764                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       601737                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        601737                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       601737                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         601737                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       601737                       # number of overall hits
system.cpu09.icache.overall_hits::total        601737                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         4430                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         4430                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         4430                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         4430                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         4430                       # number of overall misses
system.cpu09.icache.overall_misses::total         4430                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       606167                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       606167                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       606167                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       606167                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       606167                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       606167                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.007308                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.007308                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.007308                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.007308                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.007308                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.007308                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         4430                       # number of writebacks
system.cpu09.icache.writebacks::total            4430                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     55                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                      715                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    179     33.58%     33.58% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    16      3.00%     36.59% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    39      7.32%     43.90% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   299     56.10%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                533                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     179     47.86%     47.86% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     16      4.28%     52.14% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     39     10.43%     62.57% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    140     37.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 374                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            15696777500     99.39%     99.39% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                784000      0.00%     99.40% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               7414500      0.05%     99.44% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              87886000      0.56%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        15792862000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.468227                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.701689                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::wripir                   7      1.12%      1.12% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  48      7.68%      8.80% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 396     63.36%     72.16% # number of callpals executed
system.cpu10.kern.callpal::rdps                    32      5.12%     77.28% # number of callpals executed
system.cpu10.kern.callpal::rti                     82     13.12%     90.40% # number of callpals executed
system.cpu10.kern.callpal::callsys                 27      4.32%     94.72% # number of callpals executed
system.cpu10.kern.callpal::rdunique                33      5.28%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  625                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             130                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                27                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                27                      
system.cpu10.kern.mode_good::user                  27                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.207692                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.343949                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel       2333005000     98.28%     98.28% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user           40897000      1.72%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     48                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements            1913                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         425.140522                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            181146                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            2322                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           78.012920                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   425.140522                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.830353                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.830353                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          140                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          264                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          252244                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         252244                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data        98884                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         98884                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data        21348                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        21348                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data          461                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          461                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data          221                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          221                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data       120232                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         120232                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data       120232                       # number of overall hits
system.cpu10.dcache.overall_hits::total        120232                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data         2325                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2325                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data          779                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          779                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          265                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          265                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          310                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          310                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data         3104                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3104                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data         3104                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3104                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data       101209                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       101209                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data        22127                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        22127                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data          726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data          531                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          531                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data       123336                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       123336                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data       123336                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       123336                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.022972                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.022972                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.035206                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.035206                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.365014                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.365014                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.583804                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.583804                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.025167                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.025167                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.025167                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.025167                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          905                       # number of writebacks
system.cpu10.dcache.writebacks::total             905                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            2292                       # number of replacements
system.cpu10.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           4546715                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            2804                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1621.510342                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst            5                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst          507                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.009766                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.990234                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          688296                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         688296                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst       340710                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        340710                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst       340710                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         340710                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst       340710                       # number of overall hits
system.cpu10.icache.overall_hits::total        340710                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         2292                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         2292                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         2292                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         2292                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         2292                       # number of overall misses
system.cpu10.icache.overall_misses::total         2292                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst       343002                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       343002                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst       343002                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       343002                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst       343002                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       343002                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.006682                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.006682                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.006682                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.006682                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.006682                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.006682                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         2292                       # number of writebacks
system.cpu10.icache.writebacks::total            2292                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     48                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                     1875                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    506     40.71%     40.71% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    16      1.29%     42.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    37      2.98%     44.97% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   684     55.03%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               1243                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     502     49.22%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     16      1.57%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     37      3.63%     54.41% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    465     45.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                1020                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            15632806500     99.00%     99.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                784000      0.00%     99.01% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               6229500      0.04%     99.05% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             150345000      0.95%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        15790165000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                0.992095                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.679825                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.820595                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::75                       1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                 163     10.12%     10.12% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  79      4.91%     15.03% # number of callpals executed
system.cpu11.kern.callpal::swpipl                1065     66.15%     81.18% # number of callpals executed
system.cpu11.kern.callpal::rdps                    49      3.04%     84.22% # number of callpals executed
system.cpu11.kern.callpal::wrusp                    4      0.25%     84.47% # number of callpals executed
system.cpu11.kern.callpal::rdusp                    4      0.25%     84.72% # number of callpals executed
system.cpu11.kern.callpal::rti                    125      7.76%     92.48% # number of callpals executed
system.cpu11.kern.callpal::callsys                 61      3.79%     96.27% # number of callpals executed
system.cpu11.kern.callpal::rdunique                60      3.73%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 1610                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             205                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                72                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                73                      
system.cpu11.kern.mode_good::user                  72                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.356098                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.523466                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel       1637805500     67.52%     67.52% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user          787749000     32.48%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     79                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements           14319                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         445.928687                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            577599                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           14720                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           39.239063                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   445.928687                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.870954                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.870954                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3          156                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         1145250                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        1145250                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data       392449                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        392449                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data       151984                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       151984                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         1202                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1202                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data          884                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          884                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data       544433                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         544433                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data       544433                       # number of overall hits
system.cpu11.dcache.overall_hits::total        544433                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data        13285                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        13285                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data         3306                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         3306                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data          639                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          639                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          641                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          641                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data        16591                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        16591                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data        16591                       # number of overall misses
system.cpu11.dcache.overall_misses::total        16591                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data       405734                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       405734                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data       155290                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       155290                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         1841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         1525                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1525                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data       561024                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       561024                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data       561024                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       561024                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.032743                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.032743                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.021289                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.021289                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.347094                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.347094                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.420328                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.420328                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.029573                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.029573                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.029573                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.029573                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         5488                       # number of writebacks
system.cpu11.dcache.writebacks::total            5488                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            5963                       # number of replacements
system.cpu11.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           3069622                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            6475                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          474.072896                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     0.333430                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   511.666570                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.000651                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.999349                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          243                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         4237695                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        4237695                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst      2109903                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       2109903                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst      2109903                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        2109903                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst      2109903                       # number of overall hits
system.cpu11.icache.overall_hits::total       2109903                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         5963                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         5963                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         5963                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         5963                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         5963                       # number of overall misses
system.cpu11.icache.overall_misses::total         5963                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst      2115866                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      2115866                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst      2115866                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      2115866                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst      2115866                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      2115866                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.002818                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002818                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.002818                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002818                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.002818                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002818                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         5963                       # number of writebacks
system.cpu11.icache.writebacks::total            5963                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     61                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      839                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    225     35.60%     35.60% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    16      2.53%     38.13% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    45      7.12%     45.25% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   346     54.75%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                632                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     225     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     16      3.43%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     45      9.66%     61.37% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    180     38.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 466                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            15678268500     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                784000      0.00%     99.34% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               8086500      0.05%     99.39% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              95894000      0.61%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        15783033000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.520231                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.737342                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::wripir                   7      0.94%      0.94% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  63      8.49%      9.43% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 468     63.07%     72.51% # number of callpals executed
system.cpu12.kern.callpal::rdps                    35      4.72%     77.22% # number of callpals executed
system.cpu12.kern.callpal::rti                    103     13.88%     91.11% # number of callpals executed
system.cpu12.kern.callpal::callsys                 42      5.66%     96.77% # number of callpals executed
system.cpu12.kern.callpal::rdunique                24      3.23%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  742                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             166                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                42                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                42                      
system.cpu12.kern.mode_good::user                  42                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.253012                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.403846                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel       2448559500     98.84%     98.84% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user           28840000      1.16%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     63                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements            2371                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         419.391526                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            246455                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            2769                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           89.005056                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   419.391526                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.819124                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.819124                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          144                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          278192                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         278192                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data       106808                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        106808                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data        24570                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        24570                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data          580                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          580                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data          229                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          229                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data       131378                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         131378                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data       131378                       # number of overall hits
system.cpu12.dcache.overall_hits::total        131378                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data         3056                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         3056                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data         1086                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         1086                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          359                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          359                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          437                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          437                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data         4142                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         4142                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data         4142                       # number of overall misses
system.cpu12.dcache.overall_misses::total         4142                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data       109864                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       109864                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data        25656                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        25656                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data          666                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          666                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data       135520                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       135520                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data       135520                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       135520                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.027816                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.027816                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.042329                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.042329                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.382322                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.382322                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.656156                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.656156                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.030564                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.030564                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.030564                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.030564                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         1001                       # number of writebacks
system.cpu12.dcache.writebacks::total            1001                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            3047                       # number of replacements
system.cpu12.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           2308105                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            3559                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          648.526271                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst            1                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst          511                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.001953                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.998047                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          233                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          770657                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         770657                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst       380758                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        380758                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst       380758                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         380758                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst       380758                       # number of overall hits
system.cpu12.icache.overall_hits::total        380758                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         3047                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         3047                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         3047                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         3047                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         3047                       # number of overall misses
system.cpu12.icache.overall_misses::total         3047                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst       383805                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       383805                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst       383805                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       383805                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst       383805                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       383805                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.007939                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.007939                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.007939                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.007939                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.007939                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.007939                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         3047                       # number of writebacks
system.cpu12.icache.writebacks::total            3047                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     59                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                      784                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    211     35.88%     35.88% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    16      2.72%     38.61% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    43      7.31%     45.92% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   318     54.08%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                588                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     211     48.17%     48.17% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     16      3.65%     51.83% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     43      9.82%     61.64% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    168     38.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 438                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            15700372500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                784000      0.00%     99.43% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               7862500      0.05%     99.48% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              82454000      0.52%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        15791473000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.528302                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.744898                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::wripir                   6      0.87%      0.87% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  56      8.09%      8.96% # number of callpals executed
system.cpu13.kern.callpal::swpipl                 424     61.27%     70.23% # number of callpals executed
system.cpu13.kern.callpal::rdps                    33      4.77%     75.00% # number of callpals executed
system.cpu13.kern.callpal::rti                    105     15.17%     90.17% # number of callpals executed
system.cpu13.kern.callpal::callsys                 46      6.65%     96.82% # number of callpals executed
system.cpu13.kern.callpal::rdunique                22      3.18%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  692                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             161                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                46                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                46                      
system.cpu13.kern.mode_good::user                  46                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.285714                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.444444                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel       2444324000     98.88%     98.88% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user           27663000      1.12%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     56                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements            1625                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         448.677325                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            195364                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            2034                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           96.049164                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   448.677325                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.876323                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.876323                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          266860                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         266860                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data       104887                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        104887                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data        22091                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        22091                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data          580                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          580                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data          202                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data       126978                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         126978                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data       126978                       # number of overall hits
system.cpu13.dcache.overall_hits::total        126978                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data         2452                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2452                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data          844                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          844                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          360                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          360                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          421                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          421                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data         3296                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3296                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data         3296                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3296                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data       107339                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       107339                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data        22935                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        22935                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data          940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data          623                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          623                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data       130274                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       130274                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data       130274                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       130274                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.022844                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.022844                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.036800                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.036800                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.382979                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.382979                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.675762                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.675762                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.025301                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.025301                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.025301                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.025301                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          763                       # number of writebacks
system.cpu13.dcache.writebacks::total             763                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            2516                       # number of replacements
system.cpu13.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         135178388                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            3028                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        44642.796565                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst          512                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          280                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          720094                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         720094                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst       356273                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        356273                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst       356273                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         356273                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst       356273                       # number of overall hits
system.cpu13.icache.overall_hits::total        356273                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         2516                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         2516                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         2516                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         2516                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         2516                       # number of overall misses
system.cpu13.icache.overall_misses::total         2516                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst       358789                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       358789                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst       358789                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       358789                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst       358789                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       358789                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.007012                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.007012                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.007012                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.007012                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.007012                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.007012                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         2516                       # number of writebacks
system.cpu13.icache.writebacks::total            2516                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     58                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                     1185                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    330     37.63%     37.63% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    16      1.82%     39.45% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    47      5.36%     44.81% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   484     55.19%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                877                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     330     48.67%     48.67% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     16      2.36%     51.03% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     47      6.93%     57.96% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    285     42.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 678                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            15639273500     99.10%     99.10% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                784000      0.00%     99.11% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               8272500      0.05%     99.16% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             132936000      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        15781266000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.588843                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.773090                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::wripir                  12      1.11%      1.11% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  79      7.31%      8.43% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 659     61.02%     69.44% # number of callpals executed
system.cpu14.kern.callpal::rdps                    33      3.06%     72.50% # number of callpals executed
system.cpu14.kern.callpal::rti                    155     14.35%     86.85% # number of callpals executed
system.cpu14.kern.callpal::callsys                 93      8.61%     95.46% # number of callpals executed
system.cpu14.kern.callpal::rdunique                49      4.54%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 1080                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             235                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                94                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                95                      
system.cpu14.kern.mode_good::user                  94                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.404255                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.574468                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel       2427613500     97.63%     97.63% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user           58834000      2.37%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     79                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements            3992                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         461.706298                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            246822                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            4429                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           55.728607                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   461.706298                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.901770                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.901770                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          452108                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         452108                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data       175117                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        175117                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data        38618                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        38618                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data          939                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          939                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data          351                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          351                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data       213735                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         213735                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data       213735                       # number of overall hits
system.cpu14.dcache.overall_hits::total        213735                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data         4746                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         4746                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data         1759                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         1759                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          636                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          636                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          709                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          709                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data         6505                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         6505                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data         6505                       # number of overall misses
system.cpu14.dcache.overall_misses::total         6505                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data       179863                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       179863                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data        40377                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        40377                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         1575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         1575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         1060                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         1060                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data       220240                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       220240                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data       220240                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       220240                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.026387                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.026387                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.043564                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.043564                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.403810                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.403810                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.668868                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.668868                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.029536                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.029536                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.029536                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.029536                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         2162                       # number of writebacks
system.cpu14.dcache.writebacks::total            2162                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            4546                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          31579554                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            5058                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         6243.486358                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst          512                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          237                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          266                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1207076                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1207076                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst       596719                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        596719                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst       596719                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         596719                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst       596719                       # number of overall hits
system.cpu14.icache.overall_hits::total        596719                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         4546                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         4546                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         4546                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         4546                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         4546                       # number of overall misses
system.cpu14.icache.overall_misses::total         4546                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst       601265                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       601265                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst       601265                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       601265                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst       601265                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       601265                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.007561                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.007561                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.007561                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.007561                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.007561                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.007561                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         4546                       # number of writebacks
system.cpu14.icache.writebacks::total            4546                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     60                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                     1482                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    409     36.65%     36.65% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    16      1.43%     38.08% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    79      7.08%     45.16% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   612     54.84%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               1116                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     408     45.59%     45.59% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     16      1.79%     47.37% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     79      8.83%     56.20% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    392     43.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 895                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            15631402500     99.05%     99.05% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                784000      0.00%     99.06% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30               9349000      0.06%     99.12% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             139590500      0.88%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        15781126000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                0.997555                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.640523                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.801971                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::wripir                  18      1.31%      1.31% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  83      6.05%      7.37% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 871     63.53%     70.90% # number of callpals executed
system.cpu15.kern.callpal::rdps                    32      2.33%     73.23% # number of callpals executed
system.cpu15.kern.callpal::wrusp                    1      0.07%     73.30% # number of callpals executed
system.cpu15.kern.callpal::rti                    181     13.20%     86.51% # number of callpals executed
system.cpu15.kern.callpal::callsys                117      8.53%     95.04% # number of callpals executed
system.cpu15.kern.callpal::rdunique                68      4.96%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 1371                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             264                       # number of protection mode switches
system.cpu15.kern.mode_switch::user               119                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel               119                      
system.cpu15.kern.mode_good::user                 119                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.450758                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.621410                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel       2419979000     96.73%     96.73% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user           81757500      3.27%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     83                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements            4764                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         462.707193                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            295297                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            5203                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           56.755141                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   462.707193                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.903725                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.903725                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          534693                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         534693                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data       204982                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        204982                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data        47639                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        47639                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         1065                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         1065                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data          393                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          393                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data       252621                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         252621                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data       252621                       # number of overall hits
system.cpu15.dcache.overall_hits::total        252621                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data         5540                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         5540                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data         2351                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         2351                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data          775                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          775                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          872                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          872                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data         7891                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         7891                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data         7891                       # number of overall misses
system.cpu15.dcache.overall_misses::total         7891                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data       210522                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       210522                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data        49990                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        49990                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         1840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         1840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         1265                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         1265                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data       260512                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       260512                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data       260512                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       260512                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.026316                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.026316                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.047029                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.047029                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.421196                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.421196                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.689328                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.689328                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.030290                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.030290                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.030290                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.030290                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         2630                       # number of writebacks
system.cpu15.dcache.writebacks::total            2630                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            5287                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           1551977                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            5799                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          267.628384                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst            4                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst          508                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.007812                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.992188                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1447371                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1447371                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst       715755                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        715755                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst       715755                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         715755                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst       715755                       # number of overall hits
system.cpu15.icache.overall_hits::total        715755                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         5287                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         5287                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         5287                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         5287                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         5287                       # number of overall misses
system.cpu15.icache.overall_misses::total         5287                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst       721042                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       721042                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst       721042                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       721042                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst       721042                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       721042                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.007332                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.007332                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.007332                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.007332                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.007332                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.007332                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         5287                       # number of writebacks
system.cpu15.icache.writebacks::total            5287                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  19                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   155648                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         19                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  732                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 732                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4572                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4572                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         4872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         4872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   10608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        14008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1287                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          601                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        15950                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       155680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       155680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   171630                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 2436                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 2452                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                21924                       # Number of tag accesses
system.iocache.tags.data_accesses               21924                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         2432                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         2432                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         2432                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         2432                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            2432                       # number of writebacks
system.iocache.writebacks::total                 2432                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        608271                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests       266875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        90910                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops          277265                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops       268106                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         9159                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 724                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp             279831                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1404                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1404                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty       188831                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        15685                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict            39878                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             5912                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           5130                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           11042                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             27941                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            27941                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          50286                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq        228821                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side        26228                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side       115209                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side         7545                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side        13220                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side        29921                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side       547242                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side        14575                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side        25471                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         5960                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side         8337                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side        10248                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side        19825                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        10517                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        18456                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side        11263                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side        20813                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 884830                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side       980608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side      3702470                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side       268864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side       402200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      1205824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side     21743604                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       489984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side       735264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       201344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       232952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       339456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       571784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       355392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side       531728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side       380672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side       608096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                32750242                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           727192                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples           1327564                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.509855                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.193235                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  941883     70.95%     70.95% # Request fanout histogram
system.l2bus0.snoop_fanout::1                  299888     22.59%     93.54% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   18674      1.41%     94.94% # Request fanout histogram
system.l2bus0.snoop_fanout::3                   13477      1.02%     95.96% # Request fanout histogram
system.l2bus0.snoop_fanout::4                   12491      0.94%     96.90% # Request fanout histogram
system.l2bus0.snoop_fanout::5                   12858      0.97%     97.87% # Request fanout histogram
system.l2bus0.snoop_fanout::6                   14182      1.07%     98.94% # Request fanout histogram
system.l2bus0.snoop_fanout::7                   13036      0.98%     99.92% # Request fanout histogram
system.l2bus0.snoop_fanout::8                    1075      0.08%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total             1327564                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        168064                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        53452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        75007                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           27973                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        19824                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         8149                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              78996                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                736                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               736                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        17374                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         5343                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict            12044                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             5743                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq           4772                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           10515                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              8023                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             8023                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          33457                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         45535                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side        11586                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        20758                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         9219                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side        17786                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side         4858                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side         8800                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side        13922                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side        49375                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side         6346                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side        11452                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side         5396                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side         9416                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side         9616                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side        18763                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side        11314                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side        22694                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 231301                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       397440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side       607680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       306496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       514200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side       164224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side       254128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side       509376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side      1407060                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side       211136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side       316896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side       184320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side       253256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side       324480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side       545880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side       385728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side       646352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 7028652                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           391759                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            550243                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.698524                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.733615                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  433695     78.82%     78.82% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   43965      7.99%     86.81% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   15201      2.76%     89.57% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   10212      1.86%     91.43% # Request fanout histogram
system.l2bus1.snoop_fanout::4                    8323      1.51%     92.94% # Request fanout histogram
system.l2bus1.snoop_fanout::5                    9235      1.68%     94.62% # Request fanout histogram
system.l2bus1.snoop_fanout::6                   10712      1.95%     96.57% # Request fanout histogram
system.l2bus1.snoop_fanout::7                   15584      2.83%     99.40% # Request fanout histogram
system.l2bus1.snoop_fanout::8                    3316      0.60%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              550243                       # Request fanout histogram
system.l2cache0.tags.replacements              175481                       # number of replacements
system.l2cache0.tags.tagsinuse            4047.178320                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                380723                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs              179521                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                2.120771                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   541.560873                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    49.526875                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data   374.090090                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst    24.688366                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data    12.857825                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   422.315286                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data  2526.789023                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst     2.514211                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data    13.886032                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst    19.677469                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data    10.275453                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.855457                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data    10.275377                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst     6.764064                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data     8.444854                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     8.980119                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data    13.676947                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.132217                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.012092                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.091331                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.006027                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.003139                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.103104                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.616892                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.000614                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.003390                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.004804                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.002509                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000209                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.002509                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.001651                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.002062                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.002192                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.003339                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.988081                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4040                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          882                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         1648                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1507                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses             4604009                       # Number of tag accesses
system.l2cache0.tags.data_accesses            4604009                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks       188831                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total       188831                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        15685                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        15685                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data           15                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data            6                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            6                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data           21                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data            8                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data           26                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data           21                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus07.data           31                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            134                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus01.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus05.data            4                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus07.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total           14                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data         2683                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data          243                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data         3390                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data          409                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          112                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data          332                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data          261                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data          334                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            7764                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst         7322                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst         2590                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst         5184                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst         6776                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst         2335                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst         4881                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         4694                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst         4981                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        38763                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data         9830                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data         1738                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data        52886                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data         2845                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         1186                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data         2213                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         2047                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data         2144                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        74889                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst         7322                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data        12513                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst         2590                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data         1981                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst         5184                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data        56276                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst         6776                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data         3254                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst         2335                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         1298                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst         4881                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data         2545                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         4694                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         2308                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst         4981                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data         2478                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total             121416                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst         7322                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data        12513                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst         2590                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data         1981                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst         5184                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data        56276                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst         6776                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data         3254                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst         2335                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         1298                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst         4881                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data         2545                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         4694                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         2308                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst         4981                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data         2478                       # number of overall hits
system.l2cache0.overall_hits::total            121416                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data          851                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data          188                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          389                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data          852                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data          239                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data          647                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data          577                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data          671                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         4414                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data          469                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data          123                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data          336                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data          430                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data          160                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data          399                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data          335                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data          387                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         2639                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data         3659                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data          584                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data        12331                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          824                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data          171                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          586                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data          635                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data          726                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total         19516                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst         3584                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst          754                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst         5894                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          143                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst          479                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst           63                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst          270                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst          334                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        11521                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data        20159                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data         1285                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data       113529                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data         2708                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data          777                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data         2082                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data         1979                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data         2374                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total       144893                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst         3584                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data        23818                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst          754                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data         1869                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst         5894                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data       125860                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          143                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data         3532                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst          479                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data          948                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst           63                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data         2668                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst          270                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data         2614                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst          334                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data         3100                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total           175930                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst         3584                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data        23818                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst          754                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data         1869                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst         5894                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data       125860                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          143                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data         3532                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst          479                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data          948                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst           63                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data         2668                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst          270                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data         2614                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst          334                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data         3100                       # number of overall misses
system.l2cache0.overall_misses::total          175930                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks       188831                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total       188831                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        15685                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        15685                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data          866                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data          194                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          395                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data          873                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          247                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data          673                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data          598                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data          702                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         4548                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data          470                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data          125                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data          339                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data          431                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data          162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data          403                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data          335                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data          388                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         2653                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data         6342                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data          827                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data        15721                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data         1233                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data          283                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          918                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data          896                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data         1060                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        27280                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst        10906                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst         3344                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst        11078                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         6919                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         2814                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         4944                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         4964                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst         5315                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        50284                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data        29989                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data         3023                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data       166415                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data         5553                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         1963                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         4295                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         4026                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data         4518                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total       219782                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst        10906                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data        36331                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst         3344                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data         3850                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst        11078                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data       182136                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         6919                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data         6786                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         2814                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         2246                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         4944                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         5213                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         4964                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data         4922                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst         5315                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data         5578                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total         297346                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst        10906                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data        36331                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst         3344                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data         3850                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst        11078                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data       182136                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         6919                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data         6786                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         2814                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         2246                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         4944                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         5213                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         4964                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data         4922                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst         5315                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data         5578                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total        297346                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.982679                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.969072                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.984810                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.975945                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.967611                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.961367                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.964883                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data     0.955840                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.970536                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.997872                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.984000                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.991150                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.997680                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.987654                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.990074                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.997423                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.994723                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.576947                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.706167                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.784365                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.668289                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.604240                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.638344                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.708705                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.684906                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.715396                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.328626                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.225478                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.532045                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.020668                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.170220                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.012743                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.054392                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.062841                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.229119                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.672213                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.425074                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.682204                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.487664                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.395823                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.484750                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.491555                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.525454                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.659258                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.328626                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.655583                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.225478                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.485455                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.532045                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.691022                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.020668                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.520483                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.170220                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.422084                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.012743                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.511797                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.054392                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.531085                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.062841                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.555755                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.591668                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.328626                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.655583                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.225478                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.485455                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.532045                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.691022                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.020668                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.520483                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.170220                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.422084                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.012743                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.511797                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.054392                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.531085                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.062841                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.555755                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.591668                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         128529                       # number of writebacks
system.l2cache0.writebacks::total              128529                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               17373                       # number of replacements
system.l2cache1.tags.tagsinuse            3875.217594                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                368253                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               21198                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               17.372063                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1643.397168                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   186.099800                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   191.338974                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst     7.151176                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data    77.006588                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst    54.142374                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data    47.733944                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst   377.780908                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   787.874200                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst     6.908358                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data    36.905567                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst    43.577998                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data    48.795870                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst    48.437957                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   131.779160                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    23.669508                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   162.618044                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.401220                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.045435                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.046714                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.001746                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.018800                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.013218                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.011654                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.092232                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.192352                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.001687                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.009010                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.010639                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.011913                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.011826                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.032173                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.005779                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.039702                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.946098                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3825                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         1313                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         2355                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.933838                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              991326                       # Number of tag accesses
system.l2cache1.tags.data_accesses             991326                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        17374                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        17374                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         5343                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         5343                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data           11                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data           20                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data            5                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus12.data            7                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data            9                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data           13                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data            8                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             75                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus08.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data            3                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus12.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus13.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus14.data            3                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           14                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data          411                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data          345                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data          143                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data          469                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data          198                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data          123                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data          400                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data          441                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            2530                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst         4980                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst         4416                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst         2167                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst         4596                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst         3030                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst         2486                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst         4470                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst         5236                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        31381                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data         2362                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data         2259                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data         1232                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data         8388                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data         1665                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data         1224                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data         2357                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data         2708                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        22195                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst         4980                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data         2773                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst         4416                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data         2604                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst         2167                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data         1375                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst         4596                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data         8857                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst         3030                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data         1863                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst         2486                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data         1347                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst         4470                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data         2757                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst         5236                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data         3149                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              56106                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst         4980                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data         2773                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst         4416                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data         2604                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst         2167                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data         1375                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst         4596                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data         8857                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst         3030                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data         1863                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst         2486                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data         1347                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst         4470                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data         2757                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst         5236                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data         3149                       # number of overall hits
system.l2cache1.overall_hits::total             56106                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data          673                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data          576                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data          266                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data          601                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data          440                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data          339                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data          609                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data         1016                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         4520                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data          443                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data          353                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data          184                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data          372                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data          222                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data          222                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data          416                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data          494                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         2706                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data          603                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          453                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data          268                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data         2000                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data          226                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data          172                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data          492                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data          649                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          4863                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst          396                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst           14                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst          125                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst         1367                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst           17                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst           30                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst           76                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst           51                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2076                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data         2327                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data         1623                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data          771                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data         4373                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data          780                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data          720                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data         1749                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data         2219                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total        14562                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst          396                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data         2930                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst           14                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data         2076                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst          125                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data         1039                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst         1367                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data         6373                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst           17                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data         1006                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst           30                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data          892                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst           76                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data         2241                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst           51                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data         2868                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            21501                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst          396                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data         2930                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst           14                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data         2076                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst          125                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data         1039                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst         1367                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data         6373                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst           17                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data         1006                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst           30                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data          892                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst           76                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data         2241                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst           51                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data         2868                       # number of overall misses
system.l2cache1.overall_misses::total           21501                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        17374                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        17374                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         5343                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         5343                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data          684                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data          596                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data          268                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data          606                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data          447                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data          348                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data          622                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data         1024                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         4595                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data          445                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data          353                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data          185                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data          375                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data          224                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data          224                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data          419                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data          495                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         2720                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data         1014                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          798                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data          411                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data         2469                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data          424                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data          295                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data          892                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data         1090                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         7393                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         5376                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         4430                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst         2292                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst         5963                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst         3047                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst         2516                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst         4546                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst         5287                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        33457                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data         4689                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         3882                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data         2003                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data        12761                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data         2445                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data         1944                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data         4106                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data         4927                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        36757                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         5376                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data         5703                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         4430                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         4680                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst         2292                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data         2414                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst         5963                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data        15230                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst         3047                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data         2869                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst         2516                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data         2239                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst         4546                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data         4998                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst         5287                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data         6017                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          77607                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         5376                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data         5703                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         4430                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         4680                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst         2292                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data         2414                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst         5963                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data        15230                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst         3047                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data         2869                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst         2516                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data         2239                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst         4546                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data         4998                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst         5287                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data         6017                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         77607                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.983918                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.966443                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.992537                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.991749                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data     0.984340                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.974138                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.979100                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.992188                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.983678                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.995506                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.994595                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.992000                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.991071                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.991071                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.992840                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.997980                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.994853                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.594675                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.567669                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.652068                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.810045                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.533019                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.583051                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.551570                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.595413                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.657784                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.073661                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.003160                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.054538                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.229247                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.005579                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.011924                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.016718                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.009646                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.062050                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.496268                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.418083                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.384923                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.342685                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.319018                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.370370                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.425962                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.450375                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.396169                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.073661                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.513765                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.003160                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.443590                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.054538                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.430406                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.229247                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.418450                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.005579                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.350645                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.011924                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.398392                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.016718                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.448379                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.009646                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.476649                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.277050                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.073661                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.513765                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.003160                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.443590                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.054538                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.430406                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.229247                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.418450                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.005579                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.350645                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.011924                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.398392                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.016718                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.448379                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.009646                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.476649                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.277050                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           9361                       # number of writebacks
system.l2cache1.writebacks::total                9361                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                728                       # Transaction distribution
system.membus0.trans_dist::ReadResp            163748                       # Transaction distribution
system.membus0.trans_dist::WriteReq              2140                       # Transaction distribution
system.membus0.trans_dist::WriteResp             2140                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       131260                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           33636                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            8760                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          7149                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          10810                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            20888                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           19960                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq       163020                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq         2432                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp         2432                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        88682                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       442613                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         4256                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total       535551                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        24767                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         1480                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        26247                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         7305                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         7305                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                569103                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      2652672                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     16826752                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        10146                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total     19489570                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       476032                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         5804                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       481836                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       155904                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total       155904                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total               20127310                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                          527552                       # Total snoops (count)
system.membus0.snoop_fanout::samples           893957                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.583720                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.492941                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 372136     41.63%     41.63% # Request fanout histogram
system.membus0.snoop_fanout::3                 521821     58.37%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             893957                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus1.trans_dist::ReadResp            144598                       # Transaction distribution
system.membus1.trans_dist::WriteReq               736                       # Transaction distribution
system.membus1.trans_dist::WriteResp              736                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       128675                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           28201                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            8634                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          7502                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          10716                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            25799                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           24768                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq       144594                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        49962                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        26635                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        76597                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       448366                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total       448366                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                524963                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1488576                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       484972                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1973548                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     17106624                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total     17106624                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total               19080172                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           72205                       # Total snoops (count)
system.membus1.snoop_fanout::samples           411410                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.160995                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.367527                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                 345175     83.90%     83.90% # Request fanout histogram
system.membus1.snoop_fanout::2                  66235     16.10%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             411410                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       244884                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.954721                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs         2351                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       244900                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.009600                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.126088                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.013452                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     1.045615                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.inst     0.001318                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.087175                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.937794                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     5.641896                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.000224                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.026249                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.000262                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.023769                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.000039                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.018277                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.000099                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.009536                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.inst     0.000109                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.022761                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000060                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.507880                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.000841                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.065351                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.inst     0.000082                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.005448                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.058612                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.352618                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.000014                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.001641                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.000016                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.001486                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.001142                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.000006                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000596                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.inst     0.000007                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.001423                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000004                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.997170                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses      2630878                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses      2630878                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       119568                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       119568                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus00.data            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data            4                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus07.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            8                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus00.data            4                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data           74                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           81                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus00.data            6                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data           78                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           89                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus00.data            6                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data           78                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           89                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data          418                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data           77                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          249                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data          380                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data           90                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data          267                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data          250                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data          294                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total         2025                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data          256                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data           63                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           53                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data          259                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data           83                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data          225                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data          193                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data          217                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total         1349                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data         2779                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data          527                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data        11816                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          730                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data          126                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data          510                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data          513                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data          597                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total        17598                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst          512                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data        13163                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.inst           29                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data          806                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst         1059                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data       105677                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst           17                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data         2007                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst           25                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          436                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst            6                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data         1458                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst           17                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data         1332                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.inst            9                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data         1542                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total       128096                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         2432                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         2432                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst          512                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data        15942                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.inst           29                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data         1333                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst         1059                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data       117493                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst           17                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data         2737                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst           25                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data          562                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst            6                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data         1968                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst           17                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data         1845                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.inst            9                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data         2139                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total       145694                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst          512                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data        15942                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.inst           29                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data         1333                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst         1059                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data       117493                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst           17                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data         2737                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst           25                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data          562                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst            6                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data         1968                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst           17                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data         1845                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.inst            9                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data         2139                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total       145694                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       119568                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       119568                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data          418                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data           77                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          249                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data          380                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data           90                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data          267                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data          250                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data          294                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total         2025                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data          256                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data          259                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data          225                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data          193                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data          217                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total         1349                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data         2781                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data          527                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data        11820                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          730                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data          127                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data          510                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data          513                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data          598                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total        17606                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst          512                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data        13167                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.inst           29                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data          806                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst         1059                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data       105751                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data         2008                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst           25                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          436                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data         1459                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data         1333                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.inst            9                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data         1542                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total       128177                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         2432                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         2432                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst          512                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data        15948                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.inst           29                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data         1333                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst         1059                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data       117571                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst           17                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data         2738                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst           25                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data          563                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst            6                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data         1969                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst           17                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data         1846                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.inst            9                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data         2140                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total       145783                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst          512                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data        15948                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.inst           29                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data         1333                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst         1059                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data       117571                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst           17                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data         2738                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst           25                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data          563                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst            6                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data         1969                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst           17                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data         1846                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.inst            9                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data         2140                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total       145783                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data     0.999281                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999662                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.992126                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data     0.998328                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999546                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data     0.999696                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999300                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.999502                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.999315                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.999250                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999368                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data     0.999624                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999337                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.999635                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.998224                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999492                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999458                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.999533                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999390                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data     0.999624                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999337                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.999635                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.998224                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999492                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999458                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.999533                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999390                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       119470                       # number of writebacks
system.numa_caches_downward0.writebacks::total       119470                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         3707                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.175226                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs         1698                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         3720                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.456452                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.161429                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     1.254607                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     1.479383                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.034724                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.261971                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.016377                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.082087                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     1.037382                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     1.164644                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.002551                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.028085                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.005232                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.072550                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     1.769100                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     1.173510                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.265299                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     3.366296                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.072589                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.078413                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.092461                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.002170                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.016373                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.001024                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.005130                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.064836                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.072790                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.000159                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.001755                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.000327                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.004534                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.110569                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.073344                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.016581                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.210394                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.823452                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       109792                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       109792                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          316                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          316                       # number of WritebackDirty hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus10.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus11.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::total            2                       # number of SCUpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus14.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data            4                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.data            5                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.data            4                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total           22                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.data            3                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.data            3                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data            4                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.data            6                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.data            4                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total           23                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.data            3                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.data            3                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data            4                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.data            6                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.data            4                       # number of overall hits
system.numa_caches_downward1.overall_hits::total           23                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data          391                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data          354                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data          155                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data          307                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data          233                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data          181                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data          331                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data          471                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         2423                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data          191                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data          148                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data           98                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data          224                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data          100                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data           98                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data          174                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data          210                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         1243                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data           54                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data           81                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data           34                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data          127                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data           56                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data           56                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data           56                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data           73                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          537                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst          370                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data          786                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data          484                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst           95                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data          248                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst         1155                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data         1450                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst           12                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data          288                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst           24                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data          322                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst           71                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data          538                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst           48                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data          707                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         6611                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst          370                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data          840                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data          565                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst           95                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data          282                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst         1155                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data         1577                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst           12                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data          344                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst           24                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data          378                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst           71                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data          594                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst           48                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data          780                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         7148                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst          370                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data          840                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst           13                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data          565                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst           95                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data          282                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst         1155                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data         1577                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst           12                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data          344                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst           24                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data          378                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst           71                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data          594                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst           48                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data          780                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         7148                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          316                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          316                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data          391                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data          354                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data          155                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data          307                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data          233                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data          181                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data          331                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data          471                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         2423                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data          191                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data          148                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data           99                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data          225                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data          100                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data           98                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data          174                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data          210                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         1245                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data           54                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data           81                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data           34                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data          127                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data           56                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data           56                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data           57                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data           73                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          538                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst          370                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data          787                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data          486                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst           95                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data          248                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst         1155                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data         1453                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data          291                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst           24                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data          326                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst           71                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data          543                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data          711                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         6633                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data          841                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data          567                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst           95                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data          282                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst         1155                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data         1580                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst           12                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data          347                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst           24                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data          382                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst           71                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data          600                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst           48                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data          784                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         7171                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data          841                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data          567                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst           95                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data          282                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst         1155                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data         1580                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst           12                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data          347                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst           24                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data          382                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst           71                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data          600                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst           48                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data          784                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         7171                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.989899                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.995556                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total     0.998394                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data     0.982456                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.998141                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data     0.998729                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data     0.995885                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data     0.997935                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data     0.989691                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.987730                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data     0.990792                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data     0.994374                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.996683                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.998811                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data     0.996473                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data     0.998101                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data     0.991354                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.989529                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data     0.990000                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data     0.994898                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.996793                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.998811                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data     0.996473                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data     0.998101                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data     0.991354                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.989529                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data     0.990000                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data     0.994898                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.996793                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          307                       # number of writebacks
system.numa_caches_downward1.writebacks::total          307                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         3712                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.165670                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs         1672                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         3725                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.448859                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.837166                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     1.270759                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     1.659062                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.034844                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.261867                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.016714                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.081285                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.982733                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     1.299761                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.002712                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.027571                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.004893                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.019960                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     1.825461                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     1.149057                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.266252                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     3.425572                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.052323                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.079422                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.103691                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.002178                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.016367                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.001045                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.005080                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.061421                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.081235                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.000170                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.001723                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.000306                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.001248                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.114091                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.071816                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.016641                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.214098                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.822854                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       109406                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       109406                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          307                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          307                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus10.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus11.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            9                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus10.data            3                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.data            3                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.data            3                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            9                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus10.data            3                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.data            3                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.data            3                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            9                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data          391                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data          354                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data          154                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data          306                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data          233                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data          181                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data          331                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data          471                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         2421                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data          191                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data          148                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data           98                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data          224                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data          100                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data           98                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data          174                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data          210                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         1243                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data           54                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data           81                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data           34                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data          127                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data           56                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data           56                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data           56                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data           73                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          537                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst          370                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data          786                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data          484                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst           95                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data          245                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst         1155                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data         1447                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst           12                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data          288                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst           24                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data          322                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst           71                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data          535                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst           48                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data          707                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         6602                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst          370                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data          840                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data          565                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst           95                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data          279                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst         1155                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data         1574                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst           12                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data          344                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst           24                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data          378                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst           71                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data          591                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst           48                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data          780                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         7139                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst          370                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data          840                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst           13                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data          565                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst           95                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data          279                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst         1155                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data         1574                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst           12                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data          344                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst           24                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data          378                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst           71                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data          591                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst           48                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data          780                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         7139                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          307                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          307                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data          391                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data          354                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data          155                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data          307                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data          233                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data          181                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data          331                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data          471                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         2423                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data          191                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data          148                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data           98                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data          224                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data          100                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data           98                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data          174                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data          210                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         1243                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data           54                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data           81                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data           34                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data          127                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data           56                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data           56                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data           56                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data           73                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          537                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst          370                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data          786                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data          484                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst           95                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data          248                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst         1155                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data         1450                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data          288                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst           24                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data          322                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst           71                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data          538                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data          707                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         6611                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data          840                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data          565                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst           95                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data          282                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst         1155                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data         1577                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst           12                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data          344                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst           24                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data          378                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst           71                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data          594                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst           48                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data          780                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         7148                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data          840                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data          565                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst           95                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data          282                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst         1155                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data         1577                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst           12                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data          344                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst           24                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data          378                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst           71                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data          594                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst           48                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data          780                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         7148                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data     0.993548                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data     0.996743                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999175                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data     0.987903                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data     0.997931                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data     0.994424                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.998639                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data     0.989362                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data     0.998098                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data     0.994949                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.998741                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data     0.989362                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data     0.998098                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data     0.994949                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.998741                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          299                       # number of writebacks
system.numa_caches_upward0.writebacks::total          299                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements       244649                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.923605                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs         2411                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs       244665                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.009854                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     7.979713                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.015519                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     1.164873                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.inst     0.001239                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.147114                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.913506                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     5.609244                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.000210                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.021880                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.000254                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.020941                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.000048                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.015103                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.000088                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.009693                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.inst     0.000119                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.024022                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000039                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.498732                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.000970                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.072805                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.inst     0.000077                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.009195                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.057094                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.350578                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.000013                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.001367                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.000016                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.001309                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.000944                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.000006                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000606                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.inst     0.000007                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.001501                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.995225                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses      2631567                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses      2631567                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       119470                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       119470                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus03.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus07.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            9                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus01.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data          134                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          140                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data            3                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus01.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data          136                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data            4                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus07.data            3                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          149                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data            3                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus01.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data          136                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data            4                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus07.data            3                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          149                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data          418                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data           77                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          249                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data          380                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data           90                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data          267                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data          250                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data          294                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total         2025                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data          256                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data           63                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           53                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data          259                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data           83                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data          225                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data          193                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data          217                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total         1349                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data         2779                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data          527                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data        11814                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          727                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data          126                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data          510                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data          512                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data          594                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         2432                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        20021                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst          512                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data        13160                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.inst           29                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data          805                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst         1059                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data       105543                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst           17                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data         2006                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst           25                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          436                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst            6                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data         1457                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst           17                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data         1332                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.inst            9                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data         1542                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total       127956                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst          512                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data        15939                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.inst           29                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data         1332                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst         1059                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data       117357                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst           17                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data         2733                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst           25                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data          562                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst            6                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data         1967                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst           17                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data         1844                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.inst            9                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data         2136                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         2433                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total       147977                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst          512                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data        15939                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.inst           29                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data         1332                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst         1059                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data       117357                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst           17                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data         2733                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst           25                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data          562                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst            6                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data         1967                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst           17                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data         1844                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.inst            9                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data         2136                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         2433                       # number of overall misses
system.numa_caches_upward1.overall_misses::total       147977                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       119470                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       119470                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data          418                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data           77                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          249                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data          380                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data           90                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data          267                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data          250                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data          294                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total         2025                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data          256                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data           63                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data          259                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data          225                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data          193                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data          217                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total         1349                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data         2779                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data          527                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data        11816                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          730                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data          126                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data          510                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data          513                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data          597                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         2432                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        20030                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst          512                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data        13163                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.inst           29                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data          806                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst         1059                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data       105677                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data         2007                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst           25                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          436                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data         1458                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data         1332                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.inst            9                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data         1542                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total       128096                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst          512                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data        15942                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.inst           29                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data         1333                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst         1059                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data       117493                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst           17                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data         2737                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst           25                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data          562                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst            6                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data         1968                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst           17                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data         1845                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.inst            9                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data         2139                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         2433                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total       148126                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst          512                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data        15942                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.inst           29                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data         1333                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst         1059                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data       117493                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst           17                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data         2737                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst           25                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data          562                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst            6                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data         1968                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst           17                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data         1845                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.inst            9                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data         2139                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         2433                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total       148126                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999831                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data     0.995890                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.998051                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data     0.994975                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999551                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.999772                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data     0.998759                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.998732                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.999502                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.999314                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998907                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.999812                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data     0.999250                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.998842                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.998539                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.999492                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.999458                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data     0.998597                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998994                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.999812                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data     0.999250                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.998842                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.998539                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.999492                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.999458                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data     0.998597                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998994                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       119314                       # number of writebacks
system.numa_caches_upward1.writebacks::total       119314                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits             951718                       # DTB read hits
system.switch_cpus00.dtb.read_misses              237                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses          48766                       # DTB read accesses
system.switch_cpus00.dtb.write_hits            407202                       # DTB write hits
system.switch_cpus00.dtb.write_misses              28                       # DTB write misses
system.switch_cpus00.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses         29033                       # DTB write accesses
system.switch_cpus00.dtb.data_hits            1358920                       # DTB hits
system.switch_cpus00.dtb.data_misses              265                       # DTB misses
system.switch_cpus00.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus00.dtb.data_accesses          77799                       # DTB accesses
system.switch_cpus00.itb.fetch_hits            432047                       # ITB hits
system.switch_cpus00.itb.fetch_misses             202                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses        432249                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles               31568572                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts           5237741                       # Number of instructions committed
system.switch_cpus00.committedOps             5237741                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses      5136392                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses         4660                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            123095                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts       698298                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts            5136392                       # number of integer instructions
system.switch_cpus00.num_fp_insts                4660                       # number of float instructions
system.switch_cpus00.num_int_register_reads      6989811                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes      3992316                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads         2452                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes         2259                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs             1360616                       # number of memory refs
system.switch_cpus00.num_load_insts            952946                       # Number of load instructions
system.switch_cpus00.num_store_insts           407670                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     26398001.371065                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     5170570.628935                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.163789                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.836211                       # Percentage of idle cycles
system.switch_cpus00.Branches                  862793                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass        18937      0.36%      0.36% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu         3750680     71.60%     71.97% # Class of executed instruction
system.switch_cpus00.op_class::IntMult          16700      0.32%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd           222      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv            15      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     72.29% # Class of executed instruction
system.switch_cpus00.op_class::MemRead         981853     18.74%     91.03% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite        408095      7.79%     98.83% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess        61516      1.17%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total          5238018                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits              96207                       # DTB read hits
system.switch_cpus01.dtb.read_misses              352                       # DTB read misses
system.switch_cpus01.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses           6438                       # DTB read accesses
system.switch_cpus01.dtb.write_hits             31931                       # DTB write hits
system.switch_cpus01.dtb.write_misses              40                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses          3748                       # DTB write accesses
system.switch_cpus01.dtb.data_hits             128138                       # DTB hits
system.switch_cpus01.dtb.data_misses              392                       # DTB misses
system.switch_cpus01.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus01.dtb.data_accesses          10186                       # DTB accesses
system.switch_cpus01.itb.fetch_hits             64247                       # ITB hits
system.switch_cpus01.itb.fetch_misses             134                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses         64381                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles               31561039                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts            388025                       # Number of instructions committed
system.switch_cpus01.committedOps              388025                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses       376153                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses         1436                       # Number of float alu accesses
system.switch_cpus01.num_func_calls              8563                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts        74032                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts             376153                       # number of integer instructions
system.switch_cpus01.num_fp_insts                1436                       # number of float instructions
system.switch_cpus01.num_int_register_reads       483757                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes       266091                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads          745                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes          703                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs              129728                       # number of memory refs
system.switch_cpus01.num_load_insts             97374                       # Number of load instructions
system.switch_cpus01.num_store_insts            32354                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     31177624.129731                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     383414.870269                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.012148                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.987852                       # Percentage of idle cycles
system.switch_cpus01.Branches                   86945                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass         4786      1.23%      1.23% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu          241282     62.12%     63.35% # Class of executed instruction
system.switch_cpus01.op_class::IntMult            600      0.15%     63.50% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     63.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd            58      0.01%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             3      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     63.52% # Class of executed instruction
system.switch_cpus01.op_class::MemRead          99285     25.56%     89.08% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite         32385      8.34%     97.42% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess        10039      2.58%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total           388438                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits            5095526                       # DTB read hits
system.switch_cpus02.dtb.read_misses             9129                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses        4524165                       # DTB read accesses
system.switch_cpus02.dtb.write_hits           3168344                       # DTB write hits
system.switch_cpus02.dtb.write_misses             148                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses       2834962                       # DTB write accesses
system.switch_cpus02.dtb.data_hits            8263870                       # DTB hits
system.switch_cpus02.dtb.data_misses             9277                       # DTB misses
system.switch_cpus02.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus02.dtb.data_accesses        7359127                       # DTB accesses
system.switch_cpus02.itb.fetch_hits          22006482                       # ITB hits
system.switch_cpus02.itb.fetch_misses             419                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses      22006901                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles               31981281                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts          25337797                       # Number of instructions committed
system.switch_cpus02.committedOps            25337797                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses     23447171                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses         4294                       # Number of float alu accesses
system.switch_cpus02.num_func_calls            972003                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts      3307189                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts           23447171                       # number of integer instructions
system.switch_cpus02.num_fp_insts                4294                       # number of float instructions
system.switch_cpus02.num_int_register_reads     31316582                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     16737168                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         2699                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         2666                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs             8355532                       # number of memory refs
system.switch_cpus02.num_load_insts           5186379                       # Number of load instructions
system.switch_cpus02.num_store_insts          3169153                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     6633784.555856                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     25347496.444144                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.792573                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.207427                       # Percentage of idle cycles
system.switch_cpus02.Branches                 4732741                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass      1159876      4.58%      4.58% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        15387647     60.71%     65.28% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          13551      0.05%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd          1270      0.01%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             2      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             7      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            2      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv           228      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     65.34% # Class of executed instruction
system.switch_cpus02.op_class::MemRead        5395987     21.29%     86.63% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite       3169706     12.51%     99.14% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       218803      0.86%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total         25347079                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits             230287                       # DTB read hits
system.switch_cpus03.dtb.read_misses               39                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses          35191                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             61993                       # DTB write hits
system.switch_cpus03.dtb.write_misses              10                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses         22015                       # DTB write accesses
system.switch_cpus03.dtb.data_hits             292280                       # DTB hits
system.switch_cpus03.dtb.data_misses               49                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses          57206                       # DTB accesses
system.switch_cpus03.itb.fetch_hits            252661                       # ITB hits
system.switch_cpus03.itb.fetch_misses              10                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses        252671                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles               31579805                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            827376                       # Number of instructions committed
system.switch_cpus03.committedOps              827376                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       799647                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses         4299                       # Number of float alu accesses
system.switch_cpus03.num_func_calls             17827                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts       187055                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             799647                       # number of integer instructions
system.switch_cpus03.num_fp_insts                4299                       # number of float instructions
system.switch_cpus03.num_int_register_reads      1004320                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       538853                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads         2205                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes         2094                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs              293273                       # number of memory refs
system.switch_cpus03.num_load_insts            230902                       # Number of load instructions
system.switch_cpus03.num_store_insts            62371                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     30762819.132840                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     816985.867160                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.025871                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.974129                       # Percentage of idle cycles
system.switch_cpus03.Branches                  218721                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass        12368      1.49%      1.49% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu          509322     61.56%     63.05% # Class of executed instruction
system.switch_cpus03.op_class::IntMult           1828      0.22%     63.27% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     63.27% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd           128      0.02%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     63.29% # Class of executed instruction
system.switch_cpus03.op_class::MemRead         233176     28.18%     91.47% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         62494      7.55%     99.02% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         8109      0.98%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           827425                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              91662                       # DTB read hits
system.switch_cpus04.dtb.read_misses               24                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8929                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             22071                       # DTB write hits
system.switch_cpus04.dtb.write_misses               2                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          5564                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             113733                       # DTB hits
system.switch_cpus04.dtb.data_misses               26                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          14493                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             70404                       # ITB hits
system.switch_cpus04.itb.fetch_misses              10                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         70414                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles               31571571                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            318995                       # Number of instructions committed
system.switch_cpus04.committedOps              318995                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       309859                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         1382                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              6911                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        74363                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             309859                       # number of integer instructions
system.switch_cpus04.num_fp_insts                1382                       # number of float instructions
system.switch_cpus04.num_int_register_reads       389440                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       209475                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          692                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          690                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              114264                       # number of memory refs
system.switch_cpus04.num_load_insts             91975                       # Number of load instructions
system.switch_cpus04.num_store_insts            22289                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     31256681.281243                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     314889.718757                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.009974                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.990026                       # Percentage of idle cycles
system.switch_cpus04.Branches                   85789                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         3429      1.07%      1.07% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          195596     61.31%     62.39% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            639      0.20%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            41      0.01%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     62.60% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          92948     29.14%     91.73% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         22322      7.00%     98.73% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         4046      1.27%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           319021                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits             195676                       # DTB read hits
system.switch_cpus05.dtb.read_misses               30                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses          20912                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             46475                       # DTB write hits
system.switch_cpus05.dtb.write_misses               5                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses         12893                       # DTB write accesses
system.switch_cpus05.dtb.data_hits             242151                       # DTB hits
system.switch_cpus05.dtb.data_misses               35                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses          33805                       # DTB accesses
system.switch_cpus05.itb.fetch_hits            155877                       # ITB hits
system.switch_cpus05.itb.fetch_misses               7                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses        155884                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles               31575867                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            662989                       # Number of instructions committed
system.switch_cpus05.committedOps              662989                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       644283                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses         3587                       # Number of float alu accesses
system.switch_cpus05.num_func_calls             13780                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts       162775                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             644283                       # number of integer instructions
system.switch_cpus05.num_fp_insts                3587                       # number of float instructions
system.switch_cpus05.num_int_register_reads       802490                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       426711                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads         1843                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes         1744                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs              242992                       # number of memory refs
system.switch_cpus05.num_load_insts            196185                       # Number of load instructions
system.switch_cpus05.num_store_insts            46807                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     30921300.015481                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     654566.984519                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.020730                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.979270                       # Percentage of idle cycles
system.switch_cpus05.Branches                  186043                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         7395      1.12%      1.12% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu          402479     60.70%     61.82% # Class of executed instruction
system.switch_cpus05.op_class::IntMult           1269      0.19%     62.01% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     62.01% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd           107      0.02%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus05.op_class::MemRead         198054     29.87%     91.90% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         46888      7.07%     98.97% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6832      1.03%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           663024                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits             186902                       # DTB read hits
system.switch_cpus06.dtb.read_misses               35                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          17815                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             41950                       # DTB write hits
system.switch_cpus06.dtb.write_misses               7                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         11289                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             228852                       # DTB hits
system.switch_cpus06.dtb.data_misses               42                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          29104                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            134982                       # ITB hits
system.switch_cpus06.itb.fetch_misses              15                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        134997                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles               31561280                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            623925                       # Number of instructions committed
system.switch_cpus06.committedOps              623925                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       607190                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3033                       # Number of float alu accesses
system.switch_cpus06.num_func_calls             12657                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts       156746                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             607190                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3033                       # number of float instructions
system.switch_cpus06.num_int_register_reads       754628                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       401079                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         1555                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         1478                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              229624                       # number of memory refs
system.switch_cpus06.num_load_insts            187374                       # Number of load instructions
system.switch_cpus06.num_store_insts            42250                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     30945552.583236                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     615727.416764                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.019509                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.980491                       # Percentage of idle cycles
system.switch_cpus06.Branches                  177849                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         6473      1.04%      1.04% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          378293     60.63%     61.66% # Class of executed instruction
system.switch_cpus06.op_class::IntMult           1165      0.19%     61.85% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     61.85% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd            90      0.01%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     61.87% # Class of executed instruction
system.switch_cpus06.op_class::MemRead         189077     30.30%     92.17% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         42317      6.78%     98.95% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         6552      1.05%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           623967                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits             222743                       # DTB read hits
system.switch_cpus07.dtb.read_misses               32                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses          24128                       # DTB read accesses
system.switch_cpus07.dtb.write_hits             50205                       # DTB write hits
system.switch_cpus07.dtb.write_misses               6                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses         14888                       # DTB write accesses
system.switch_cpus07.dtb.data_hits             272948                       # DTB hits
system.switch_cpus07.dtb.data_misses               38                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses          39016                       # DTB accesses
system.switch_cpus07.itb.fetch_hits            177645                       # ITB hits
system.switch_cpus07.itb.fetch_misses               7                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses        177652                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles               31563634                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts            739685                       # Number of instructions committed
system.switch_cpus07.committedOps              739685                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses       719124                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses         4023                       # Number of float alu accesses
system.switch_cpus07.num_func_calls             14734                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts       187345                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts             719124                       # number of integer instructions
system.switch_cpus07.num_fp_insts                4023                       # number of float instructions
system.switch_cpus07.num_int_register_reads       889245                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes       472330                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads         2073                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes         1950                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs              273847                       # number of memory refs
system.switch_cpus07.num_load_insts            223296                       # Number of load instructions
system.switch_cpus07.num_store_insts            50551                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     30833625.176021                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     730008.823979                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.023128                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.976872                       # Percentage of idle cycles
system.switch_cpus07.Branches                  212580                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass         8347      1.13%      1.13% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu          446823     60.40%     61.53% # Class of executed instruction
system.switch_cpus07.op_class::IntMult           1414      0.19%     61.72% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     61.72% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd           120      0.02%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     61.74% # Class of executed instruction
system.switch_cpus07.op_class::MemRead         225235     30.45%     92.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite         50622      6.84%     99.03% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess         7162      0.97%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total           739723                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             210326                       # DTB read hits
system.switch_cpus08.dtb.read_misses               32                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          24775                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             48756                       # DTB write hits
system.switch_cpus08.dtb.write_misses               6                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         15571                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             259082                       # DTB hits
system.switch_cpus08.dtb.data_misses               38                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          40346                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            182465                       # ITB hits
system.switch_cpus08.itb.fetch_misses              10                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        182475                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles               31580242                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            699938                       # Number of instructions committed
system.switch_cpus08.committedOps              699938                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       679048                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses         3661                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             13837                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts       175907                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             679048                       # number of integer instructions
system.switch_cpus08.num_fp_insts                3661                       # number of float instructions
system.switch_cpus08.num_int_register_reads       836949                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       445589                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads         1845                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes         1816                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              259954                       # number of memory refs
system.switch_cpus08.num_load_insts            210860                       # Number of load instructions
system.switch_cpus08.num_store_insts            49094                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     30889089.756506                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     691152.243494                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.021886                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.978114                       # Percentage of idle cycles
system.switch_cpus08.Branches                  200116                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         8935      1.28%      1.28% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          420630     60.09%     61.37% # Class of executed instruction
system.switch_cpus08.op_class::IntMult           1346      0.19%     61.56% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     61.56% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd           109      0.02%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     61.58% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         212707     30.39%     91.96% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         49179      7.03%     98.99% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         7070      1.01%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           699976                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits             177275                       # DTB read hits
system.switch_cpus09.dtb.read_misses               30                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses          18842                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             42210                       # DTB write hits
system.switch_cpus09.dtb.write_misses               5                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses         11519                       # DTB write accesses
system.switch_cpus09.dtb.data_hits             219485                       # DTB hits
system.switch_cpus09.dtb.data_misses               35                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses          30361                       # DTB accesses
system.switch_cpus09.itb.fetch_hits            140454                       # ITB hits
system.switch_cpus09.itb.fetch_misses               7                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses        140461                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles               31567880                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            606132                       # Number of instructions committed
system.switch_cpus09.committedOps              606132                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       589212                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses         3587                       # Number of float alu accesses
system.switch_cpus09.num_func_calls             12566                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts       147019                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             589212                       # number of integer instructions
system.switch_cpus09.num_fp_insts                3587                       # number of float instructions
system.switch_cpus09.num_int_register_reads       737848                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       392188                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads         1843                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes         1744                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs              220315                       # number of memory refs
system.switch_cpus09.num_load_insts            177779                       # Number of load instructions
system.switch_cpus09.num_store_insts            42536                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     30969603.611501                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     598276.388499                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.018952                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.981048                       # Percentage of idle cycles
system.switch_cpus09.Branches                  168362                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         6547      1.08%      1.08% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          370018     61.04%     62.12% # Class of executed instruction
system.switch_cpus09.op_class::IntMult           1240      0.20%     62.33% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     62.33% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd           107      0.02%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus09.op_class::MemRead         179429     29.60%     91.95% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         42592      7.03%     98.97% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         6234      1.03%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           606167                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits             101652                       # DTB read hits
system.switch_cpus10.dtb.read_misses               25                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses          12457                       # DTB read accesses
system.switch_cpus10.dtb.write_hits             22730                       # DTB write hits
system.switch_cpus10.dtb.write_misses               3                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses          7714                       # DTB write accesses
system.switch_cpus10.dtb.data_hits             124382                       # DTB hits
system.switch_cpus10.dtb.data_misses               28                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses          20171                       # DTB accesses
system.switch_cpus10.itb.fetch_hits             92598                       # ITB hits
system.switch_cpus10.itb.fetch_misses               7                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses         92605                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles               31585779                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts            342974                       # Number of instructions committed
system.switch_cpus10.committedOps              342974                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses       332444                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses         1241                       # Number of float alu accesses
system.switch_cpus10.num_func_calls              6754                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts        84813                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts             332444                       # number of integer instructions
system.switch_cpus10.num_fp_insts                1241                       # number of float instructions
system.switch_cpus10.num_int_register_reads       409832                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes       220725                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads          657                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes          584                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs              124899                       # number of memory refs
system.switch_cpus10.num_load_insts            101960                       # Number of load instructions
system.switch_cpus10.num_store_insts            22939                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     31247066.093609                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     338712.906391                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.010724                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.989276                       # Percentage of idle cycles
system.switch_cpus10.Branches                   96872                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass         4408      1.29%      1.29% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu          208237     60.71%     62.00% # Class of executed instruction
system.switch_cpus10.op_class::IntMult            702      0.20%     62.20% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     62.20% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd            37      0.01%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     62.21% # Class of executed instruction
system.switch_cpus10.op_class::MemRead         102899     30.00%     92.21% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite         22967      6.70%     98.91% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess         3752      1.09%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total           343002                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits             407056                       # DTB read hits
system.switch_cpus11.dtb.read_misses              143                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses         248295                       # DTB read accesses
system.switch_cpus11.dtb.write_hits            156895                       # DTB write hits
system.switch_cpus11.dtb.write_misses              34                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses        115334                       # DTB write accesses
system.switch_cpus11.dtb.data_hits             563951                       # DTB hits
system.switch_cpus11.dtb.data_misses              177                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses         363629                       # DTB accesses
system.switch_cpus11.itb.fetch_hits           1578765                       # ITB hits
system.switch_cpus11.itb.fetch_misses              35                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses       1578800                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles               31561691                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts           2115689                       # Number of instructions committed
system.switch_cpus11.committedOps             2115689                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses      2066754                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses         3664                       # Number of float alu accesses
system.switch_cpus11.num_func_calls             88709                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts       303475                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts            2066754                       # number of integer instructions
system.switch_cpus11.num_fp_insts                3664                       # number of float instructions
system.switch_cpus11.num_int_register_reads      2679722                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes      1543233                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads         1854                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes         1784                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs              565104                       # number of memory refs
system.switch_cpus11.num_load_insts            407722                       # Number of load instructions
system.switch_cpus11.num_store_insts           157382                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     29473596.060154                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2088094.939846                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.066159                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.933841                       # Percentage of idle cycles
system.switch_cpus11.Branches                  445951                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass         7891      0.37%      0.37% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu         1527465     72.19%     72.56% # Class of executed instruction
system.switch_cpus11.op_class::IntMult           1536      0.07%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd           143      0.01%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             3      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             1      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     72.64% # Class of executed instruction
system.switch_cpus11.op_class::MemRead         412174     19.48%     92.12% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite        157625      7.45%     99.57% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess         9028      0.43%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total          2115866                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits             110454                       # DTB read hits
system.switch_cpus12.dtb.read_misses               26                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses           8797                       # DTB read accesses
system.switch_cpus12.dtb.write_hits             26407                       # DTB write hits
system.switch_cpus12.dtb.write_misses               3                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses          5311                       # DTB write accesses
system.switch_cpus12.dtb.data_hits             136861                       # DTB hits
system.switch_cpus12.dtb.data_misses               29                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses          14108                       # DTB accesses
system.switch_cpus12.itb.fetch_hits             70635                       # ITB hits
system.switch_cpus12.itb.fetch_misses               7                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses         70642                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles               31566085                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts            383776                       # Number of instructions committed
system.switch_cpus12.committedOps              383776                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses       373906                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses         2246                       # Number of float alu accesses
system.switch_cpus12.num_func_calls              8438                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts        90244                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts             373906                       # number of integer instructions
system.switch_cpus12.num_fp_insts                2246                       # number of float instructions
system.switch_cpus12.num_int_register_reads       473927                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes       252435                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads         1152                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes         1094                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs              137496                       # number of memory refs
system.switch_cpus12.num_load_insts            110829                       # Number of load instructions
system.switch_cpus12.num_store_insts            26667                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     31187315.917180                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     378769.082820                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.011999                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.988001                       # Percentage of idle cycles
system.switch_cpus12.Branches                  103785                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass         3317      0.86%      0.86% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu          236456     61.61%     62.47% # Class of executed instruction
system.switch_cpus12.op_class::IntMult            784      0.20%     62.68% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     62.68% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd            67      0.02%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     62.69% # Class of executed instruction
system.switch_cpus12.op_class::MemRead         111963     29.17%     91.87% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite         26700      6.96%     98.82% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess         4518      1.18%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total           383805                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits             107969                       # DTB read hits
system.switch_cpus13.dtb.read_misses               24                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses           8379                       # DTB read accesses
system.switch_cpus13.dtb.write_hits             23694                       # DTB write hits
system.switch_cpus13.dtb.write_misses               2                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses          5155                       # DTB write accesses
system.switch_cpus13.dtb.data_hits             131663                       # DTB hits
system.switch_cpus13.dtb.data_misses               26                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses          13534                       # DTB accesses
system.switch_cpus13.itb.fetch_hits             67539                       # ITB hits
system.switch_cpus13.itb.fetch_misses               7                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses         67546                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles               31582964                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts            358763                       # Number of instructions committed
system.switch_cpus13.committedOps              358763                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses       349574                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses         1743                       # Number of float alu accesses
system.switch_cpus13.num_func_calls              7228                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts        90917                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts             349574                       # number of integer instructions
system.switch_cpus13.num_fp_insts                1743                       # number of float instructions
system.switch_cpus13.num_int_register_reads       435449                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes       230985                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads          889                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes          854                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs              132232                       # number of memory refs
system.switch_cpus13.num_load_insts            108303                       # Number of load instructions
system.switch_cpus13.num_store_insts            23929                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     31228694.848040                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     354269.151960                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.011217                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.988783                       # Percentage of idle cycles
system.switch_cpus13.Branches                  102781                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass         3218      0.90%      0.90% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu          217299     60.56%     61.46% # Class of executed instruction
system.switch_cpus13.op_class::IntMult            642      0.18%     61.64% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd            52      0.01%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     61.65% # Class of executed instruction
system.switch_cpus13.op_class::MemRead         109355     30.48%     92.13% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite         23957      6.68%     98.81% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess         4266      1.19%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total           358789                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits             180980                       # DTB read hits
system.switch_cpus14.dtb.read_misses               30                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses          17740                       # DTB read accesses
system.switch_cpus14.dtb.write_hits             41646                       # DTB write hits
system.switch_cpus14.dtb.write_misses               5                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses         11030                       # DTB write accesses
system.switch_cpus14.dtb.data_hits             222626                       # DTB hits
system.switch_cpus14.dtb.data_misses               35                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses          28770                       # DTB accesses
system.switch_cpus14.itb.fetch_hits            134062                       # ITB hits
system.switch_cpus14.itb.fetch_misses               7                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses        134069                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles               31561956                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts            601230                       # Number of instructions committed
system.switch_cpus14.committedOps              601230                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses       584789                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses         3386                       # Number of float alu accesses
system.switch_cpus14.num_func_calls             12354                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts       150710                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts             584789                       # number of integer instructions
system.switch_cpus14.num_fp_insts                3386                       # number of float instructions
system.switch_cpus14.num_int_register_reads       724762                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes       385047                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads         1744                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes         1642                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs              223431                       # number of memory refs
system.switch_cpus14.num_load_insts            181468                       # Number of load instructions
system.switch_cpus14.num_store_insts            41963                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     30968623.690745                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     593332.309255                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.018799                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.981201                       # Percentage of idle cycles
system.switch_cpus14.Branches                  171419                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass         6334      1.05%      1.05% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu          362190     60.24%     61.29% # Class of executed instruction
system.switch_cpus14.op_class::IntMult           1127      0.19%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd           101      0.02%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     61.50% # Class of executed instruction
system.switch_cpus14.op_class::MemRead         183161     30.46%     91.96% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite         42025      6.99%     98.95% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess         6327      1.05%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total           601265                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits             211863                       # DTB read hits
system.switch_cpus15.dtb.read_misses               32                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses          24648                       # DTB read accesses
system.switch_cpus15.dtb.write_hits             51493                       # DTB write hits
system.switch_cpus15.dtb.write_misses               7                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses         15701                       # DTB write accesses
system.switch_cpus15.dtb.data_hits             263356                       # DTB hits
system.switch_cpus15.dtb.data_misses               39                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses          40349                       # DTB accesses
system.switch_cpus15.itb.fetch_hits            183367                       # ITB hits
system.switch_cpus15.itb.fetch_misses               8                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses        183375                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles               31562133                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts            721003                       # Number of instructions committed
system.switch_cpus15.committedOps              721003                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses       699484                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses         3695                       # Number of float alu accesses
system.switch_cpus15.num_func_calls             14812                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts       175774                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts             699484                       # number of integer instructions
system.switch_cpus15.num_fp_insts                3695                       # number of float instructions
system.switch_cpus15.num_int_register_reads       869601                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes       463184                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads         1885                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes         1810                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs              264225                       # number of memory refs
system.switch_cpus15.num_load_insts            212394                       # Number of load instructions
system.switch_cpus15.num_store_insts            51831                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     30850591.115615                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     711541.884385                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.022544                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.977456                       # Percentage of idle cycles
system.switch_cpus15.Branches                  201384                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass         8795      1.22%      1.22% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu          436712     60.57%     61.79% # Class of executed instruction
system.switch_cpus15.op_class::IntMult           1404      0.19%     61.98% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     61.98% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd           110      0.02%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     62.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead         214406     29.74%     91.73% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite         51951      7.20%     98.94% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         7664      1.06%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total           721042                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq               4                       # Transaction distribution
system.system_bus.trans_dist::ReadResp         134711                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            736                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           736                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       119777                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict        26169                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         5741                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         4777                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         7040                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         21235                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        20567                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq       134707                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       449636                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total       449636                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        26564                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        26564                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             476200                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     17126144                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     17126144                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       482924                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       482924                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total            17609068                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                       351172                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        652611                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.520164                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499594                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1              313146     47.98%     47.98% # Request fanout histogram
system.system_bus.snoop_fanout::2              339465     52.02%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          652611                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
