Warning (10268): Verilog HDL information at setClock.v(274): always construct contains both blocking and non-blocking assignments File: F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v Line: 274
