// Seed: 1153969324
module module_0;
  wire id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  specify
    (id_2 => id_3) = 1;
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_5 = id_4;
  module_0();
  assign id_5 = 1;
  genvar id_6;
endmodule
module module_2 (
    output supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output tri id_3,
    output wand id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri1 id_9
    , id_25,
    input wire id_10
    , id_26,
    output wire id_11,
    input tri0 id_12,
    input wire id_13,
    input wire id_14,
    input wand id_15,
    output tri0 id_16,
    input tri id_17,
    output tri0 id_18,
    input wire id_19,
    input tri1 id_20,
    input uwire id_21,
    output uwire id_22,
    input wire id_23
);
  module_0();
endmodule
