Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 21:51:12 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.889        0.000                      0                 1571        0.099        0.000                      0                 1571       48.750        0.000                       0                   582  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.889        0.000                      0                 1567        0.099        0.000                      0                 1567       48.750        0.000                       0                   582  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   92.578        0.000                      0                    4        0.854        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.889ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.899ns  (logic 4.123ns (15.920%)  route 21.776ns (84.080%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=3 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.741 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=102, routed)         4.546    10.287    sm/D_states_q_reg[4]_rep__1_2
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.150    10.437 f  sm/D_states_q[0]_i_23/O
                         net (fo=7, routed)           1.035    11.473    sm/D_states_q[0]_i_23_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.326    11.799 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.134    12.932    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.056 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.556    15.612    sm/M_sm_bsel[0]
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.736 r  sm/D_registers_q[7][29]_i_16/O
                         net (fo=1, routed)           0.000    15.736    sm/D_registers_q[7][29]_i_16_n_0
    SLICE_X49Y47         MUXF7 (Prop_muxf7_I1_O)      0.245    15.981 r  sm/D_registers_q_reg[7][29]_i_8/O
                         net (fo=2, routed)           1.283    17.264    sm/M_alum_b[4]
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.298    17.562 f  sm/D_registers_q[7][12]_i_19/O
                         net (fo=1, routed)           0.669    18.231    sm/D_registers_q[7][12]_i_19_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    18.355 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.512    18.867    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    18.991 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.819    19.810    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.124    19.934 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.665    20.599    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.152    20.751 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.558    21.309    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I0_O)        0.326    21.635 r  L_reg/D_registers_q[7][16]_i_19/O
                         net (fo=4, routed)           0.680    22.315    sm/D_registers_q[7][14]_i_5_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124    22.439 r  sm/D_registers_q[7][0]_i_107/O
                         net (fo=1, routed)           0.454    22.893    sm/D_registers_q[7][0]_i_107_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.124    23.017 r  sm/D_registers_q[7][0]_i_105/O
                         net (fo=1, routed)           0.788    23.805    sm/D_registers_q[7][0]_i_105_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  sm/D_registers_q[7][0]_i_88/O
                         net (fo=1, routed)           0.296    24.226    sm/D_registers_q[7][0]_i_88_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    24.350 r  sm/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.716    25.066    sm/D_registers_q[7][0]_i_67_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.190 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=2, routed)           0.394    25.583    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.707 r  sm/D_registers_q[7][0]_i_20/O
                         net (fo=1, routed)           0.300    26.008    sm/D_registers_q[7][0]_i_20_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.132 f  sm/D_registers_q[7][0]_i_11/O
                         net (fo=1, routed)           0.431    26.563    sm/D_registers_q[7][0]_i_11_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.687 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.304    26.991    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I1_O)        0.124    27.115 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=15, routed)          2.022    29.137    sm/M_alum_out[0]
    SLICE_X62Y51         LUT6 (Prop_lut6_I4_O)        0.124    29.261 f  sm/D_states_q[1]_i_9/O
                         net (fo=1, routed)           0.674    29.935    sm/D_states_q[1]_i_9_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I4_O)        0.124    30.059 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.601    30.661    sm/D_states_q[1]_i_2_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124    30.785 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.338    31.122    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X62Y50         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.510   104.914    sm/clk_IBUF_BUFG
    SLICE_X62Y50         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.179   105.094    
                         clock uncertainty           -0.035   105.058    
    SLICE_X62Y50         FDSE (Setup_fdse_C_D)       -0.047   105.011    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        105.011    
                         arrival time                         -31.122    
  -------------------------------------------------------------------
                         slack                                 73.889    

Slack (MET) :             74.177ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.514ns  (logic 4.593ns (18.002%)  route 20.921ns (81.998%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=3 LUT6=16 MUXF7=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.741 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=102, routed)         4.546    10.287    sm/D_states_q_reg[4]_rep__1_2
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.150    10.437 f  sm/D_states_q[0]_i_23/O
                         net (fo=7, routed)           1.035    11.473    sm/D_states_q[0]_i_23_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.326    11.799 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.134    12.932    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.056 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.556    15.612    sm/M_sm_bsel[0]
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.736 r  sm/D_registers_q[7][29]_i_16/O
                         net (fo=1, routed)           0.000    15.736    sm/D_registers_q[7][29]_i_16_n_0
    SLICE_X49Y47         MUXF7 (Prop_muxf7_I1_O)      0.245    15.981 r  sm/D_registers_q_reg[7][29]_i_8/O
                         net (fo=2, routed)           1.283    17.264    sm/M_alum_b[4]
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.298    17.562 f  sm/D_registers_q[7][12]_i_19/O
                         net (fo=1, routed)           0.669    18.231    sm/D_registers_q[7][12]_i_19_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    18.355 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.512    18.867    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    18.991 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.819    19.810    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.124    19.934 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.665    20.599    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.152    20.751 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.558    21.309    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I0_O)        0.326    21.635 r  L_reg/D_registers_q[7][16]_i_19/O
                         net (fo=4, routed)           0.680    22.315    sm/D_registers_q[7][14]_i_5_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124    22.439 r  sm/D_registers_q[7][0]_i_107/O
                         net (fo=1, routed)           0.454    22.893    sm/D_registers_q[7][0]_i_107_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.124    23.017 r  sm/D_registers_q[7][0]_i_105/O
                         net (fo=1, routed)           0.788    23.805    sm/D_registers_q[7][0]_i_105_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  sm/D_registers_q[7][0]_i_88/O
                         net (fo=1, routed)           0.296    24.226    sm/D_registers_q[7][0]_i_88_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    24.350 r  sm/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.716    25.066    sm/D_registers_q[7][0]_i_67_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.190 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=2, routed)           0.394    25.583    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.707 r  sm/D_registers_q[7][0]_i_20/O
                         net (fo=1, routed)           0.300    26.008    sm/D_registers_q[7][0]_i_20_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.132 f  sm/D_registers_q[7][0]_i_11/O
                         net (fo=1, routed)           0.431    26.563    sm/D_registers_q[7][0]_i_11_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.687 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.304    26.991    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I1_O)        0.124    27.115 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=15, routed)          1.362    28.477    sm/M_alum_out[0]
    SLICE_X64Y46         LUT6 (Prop_lut6_I2_O)        0.124    28.601 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.000    28.601    sm/D_states_q[2]_i_19_n_0
    SLICE_X64Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    28.810 r  sm/D_states_q_reg[2]_i_7/O
                         net (fo=1, routed)           0.641    29.451    sm/D_states_q_reg[2]_i_7_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.297    29.748 r  sm/D_states_q[2]_i_2/O
                         net (fo=1, routed)           0.000    29.748    sm/D_states_q[2]_i_2_n_0
    SLICE_X59Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    29.960 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.777    30.737    sm/D_states_d__0[2]
    SLICE_X59Y46         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X59Y46         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y46         FDSE (Setup_fdse_C_D)       -0.233   104.914    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        104.914    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                 74.177    

Slack (MET) :             74.292ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.572ns  (logic 4.123ns (16.123%)  route 21.449ns (83.877%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=3 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.741 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=102, routed)         4.546    10.287    sm/D_states_q_reg[4]_rep__1_2
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.150    10.437 f  sm/D_states_q[0]_i_23/O
                         net (fo=7, routed)           1.035    11.473    sm/D_states_q[0]_i_23_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.326    11.799 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.134    12.932    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.056 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.556    15.612    sm/M_sm_bsel[0]
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.736 r  sm/D_registers_q[7][29]_i_16/O
                         net (fo=1, routed)           0.000    15.736    sm/D_registers_q[7][29]_i_16_n_0
    SLICE_X49Y47         MUXF7 (Prop_muxf7_I1_O)      0.245    15.981 r  sm/D_registers_q_reg[7][29]_i_8/O
                         net (fo=2, routed)           1.283    17.264    sm/M_alum_b[4]
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.298    17.562 f  sm/D_registers_q[7][12]_i_19/O
                         net (fo=1, routed)           0.669    18.231    sm/D_registers_q[7][12]_i_19_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    18.355 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.512    18.867    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    18.991 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.819    19.810    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.124    19.934 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.665    20.599    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.152    20.751 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.558    21.309    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I0_O)        0.326    21.635 r  L_reg/D_registers_q[7][16]_i_19/O
                         net (fo=4, routed)           0.680    22.315    sm/D_registers_q[7][14]_i_5_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124    22.439 r  sm/D_registers_q[7][0]_i_107/O
                         net (fo=1, routed)           0.454    22.893    sm/D_registers_q[7][0]_i_107_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.124    23.017 r  sm/D_registers_q[7][0]_i_105/O
                         net (fo=1, routed)           0.788    23.805    sm/D_registers_q[7][0]_i_105_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  sm/D_registers_q[7][0]_i_88/O
                         net (fo=1, routed)           0.296    24.226    sm/D_registers_q[7][0]_i_88_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    24.350 r  sm/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.716    25.066    sm/D_registers_q[7][0]_i_67_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.190 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=2, routed)           0.394    25.583    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.707 r  sm/D_registers_q[7][0]_i_20/O
                         net (fo=1, routed)           0.300    26.008    sm/D_registers_q[7][0]_i_20_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.132 f  sm/D_registers_q[7][0]_i_11/O
                         net (fo=1, routed)           0.431    26.563    sm/D_registers_q[7][0]_i_11_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.687 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.304    26.991    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I1_O)        0.124    27.115 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=15, routed)          2.022    29.137    sm/M_alum_out[0]
    SLICE_X62Y51         LUT6 (Prop_lut6_I4_O)        0.124    29.261 f  sm/D_states_q[1]_i_9/O
                         net (fo=1, routed)           0.674    29.935    sm/D_states_q[1]_i_9_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I4_O)        0.124    30.059 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.612    30.672    sm/D_states_q[1]_i_2_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124    30.796 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    30.796    sm/D_states_d__0[1]
    SLICE_X62Y50         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.510   104.914    sm/clk_IBUF_BUFG
    SLICE_X62Y50         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.179   105.094    
                         clock uncertainty           -0.035   105.058    
    SLICE_X62Y50         FDSE (Setup_fdse_C_D)        0.029   105.087    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.087    
                         arrival time                         -30.796    
  -------------------------------------------------------------------
                         slack                                 74.292    

Slack (MET) :             74.300ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.566ns  (logic 4.123ns (16.127%)  route 21.443ns (83.873%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=3 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.741 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=102, routed)         4.546    10.287    sm/D_states_q_reg[4]_rep__1_2
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.150    10.437 f  sm/D_states_q[0]_i_23/O
                         net (fo=7, routed)           1.035    11.473    sm/D_states_q[0]_i_23_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.326    11.799 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.134    12.932    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.056 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.556    15.612    sm/M_sm_bsel[0]
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.736 r  sm/D_registers_q[7][29]_i_16/O
                         net (fo=1, routed)           0.000    15.736    sm/D_registers_q[7][29]_i_16_n_0
    SLICE_X49Y47         MUXF7 (Prop_muxf7_I1_O)      0.245    15.981 r  sm/D_registers_q_reg[7][29]_i_8/O
                         net (fo=2, routed)           1.283    17.264    sm/M_alum_b[4]
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.298    17.562 f  sm/D_registers_q[7][12]_i_19/O
                         net (fo=1, routed)           0.669    18.231    sm/D_registers_q[7][12]_i_19_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    18.355 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.512    18.867    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    18.991 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.819    19.810    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.124    19.934 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.665    20.599    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.152    20.751 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.558    21.309    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I0_O)        0.326    21.635 r  L_reg/D_registers_q[7][16]_i_19/O
                         net (fo=4, routed)           0.680    22.315    sm/D_registers_q[7][14]_i_5_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124    22.439 r  sm/D_registers_q[7][0]_i_107/O
                         net (fo=1, routed)           0.454    22.893    sm/D_registers_q[7][0]_i_107_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.124    23.017 r  sm/D_registers_q[7][0]_i_105/O
                         net (fo=1, routed)           0.788    23.805    sm/D_registers_q[7][0]_i_105_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  sm/D_registers_q[7][0]_i_88/O
                         net (fo=1, routed)           0.296    24.226    sm/D_registers_q[7][0]_i_88_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    24.350 r  sm/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.716    25.066    sm/D_registers_q[7][0]_i_67_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.190 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=2, routed)           0.394    25.583    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.707 r  sm/D_registers_q[7][0]_i_20/O
                         net (fo=1, routed)           0.300    26.008    sm/D_registers_q[7][0]_i_20_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.132 f  sm/D_registers_q[7][0]_i_11/O
                         net (fo=1, routed)           0.431    26.563    sm/D_registers_q[7][0]_i_11_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.687 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.304    26.991    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I1_O)        0.124    27.115 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=15, routed)          2.022    29.137    sm/M_alum_out[0]
    SLICE_X62Y51         LUT6 (Prop_lut6_I4_O)        0.124    29.261 f  sm/D_states_q[1]_i_9/O
                         net (fo=1, routed)           0.674    29.935    sm/D_states_q[1]_i_9_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I4_O)        0.124    30.059 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.606    30.665    sm/D_states_q[1]_i_2_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124    30.789 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    30.789    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X62Y50         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.510   104.914    sm/clk_IBUF_BUFG
    SLICE_X62Y50         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.179   105.094    
                         clock uncertainty           -0.035   105.058    
    SLICE_X62Y50         FDSE (Setup_fdse_C_D)        0.031   105.089    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        105.089    
                         arrival time                         -30.789    
  -------------------------------------------------------------------
                         slack                                 74.300    

Slack (MET) :             74.305ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.561ns  (logic 4.123ns (16.130%)  route 21.438ns (83.870%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=3 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.741 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=102, routed)         4.546    10.287    sm/D_states_q_reg[4]_rep__1_2
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.150    10.437 f  sm/D_states_q[0]_i_23/O
                         net (fo=7, routed)           1.035    11.473    sm/D_states_q[0]_i_23_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.326    11.799 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.134    12.932    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.056 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.556    15.612    sm/M_sm_bsel[0]
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.736 r  sm/D_registers_q[7][29]_i_16/O
                         net (fo=1, routed)           0.000    15.736    sm/D_registers_q[7][29]_i_16_n_0
    SLICE_X49Y47         MUXF7 (Prop_muxf7_I1_O)      0.245    15.981 r  sm/D_registers_q_reg[7][29]_i_8/O
                         net (fo=2, routed)           1.283    17.264    sm/M_alum_b[4]
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.298    17.562 f  sm/D_registers_q[7][12]_i_19/O
                         net (fo=1, routed)           0.669    18.231    sm/D_registers_q[7][12]_i_19_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    18.355 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.512    18.867    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    18.991 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.819    19.810    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.124    19.934 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.665    20.599    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.152    20.751 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.558    21.309    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I0_O)        0.326    21.635 r  L_reg/D_registers_q[7][16]_i_19/O
                         net (fo=4, routed)           0.680    22.315    sm/D_registers_q[7][14]_i_5_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124    22.439 r  sm/D_registers_q[7][0]_i_107/O
                         net (fo=1, routed)           0.454    22.893    sm/D_registers_q[7][0]_i_107_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.124    23.017 r  sm/D_registers_q[7][0]_i_105/O
                         net (fo=1, routed)           0.788    23.805    sm/D_registers_q[7][0]_i_105_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  sm/D_registers_q[7][0]_i_88/O
                         net (fo=1, routed)           0.296    24.226    sm/D_registers_q[7][0]_i_88_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    24.350 r  sm/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.716    25.066    sm/D_registers_q[7][0]_i_67_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.190 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=2, routed)           0.394    25.583    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.707 r  sm/D_registers_q[7][0]_i_20/O
                         net (fo=1, routed)           0.300    26.008    sm/D_registers_q[7][0]_i_20_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.132 f  sm/D_registers_q[7][0]_i_11/O
                         net (fo=1, routed)           0.431    26.563    sm/D_registers_q[7][0]_i_11_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.687 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.304    26.991    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I1_O)        0.124    27.115 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=15, routed)          2.022    29.137    sm/M_alum_out[0]
    SLICE_X62Y51         LUT6 (Prop_lut6_I4_O)        0.124    29.261 f  sm/D_states_q[1]_i_9/O
                         net (fo=1, routed)           0.674    29.935    sm/D_states_q[1]_i_9_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I4_O)        0.124    30.059 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.601    30.661    sm/D_states_q[1]_i_2_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.124    30.785 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    30.785    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X62Y50         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.510   104.914    sm/clk_IBUF_BUFG
    SLICE_X62Y50         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.179   105.094    
                         clock uncertainty           -0.035   105.058    
    SLICE_X62Y50         FDSE (Setup_fdse_C_D)        0.031   105.089    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        105.089    
                         arrival time                         -30.785    
  -------------------------------------------------------------------
                         slack                                 74.305    

Slack (MET) :             74.317ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.575ns  (logic 4.123ns (16.121%)  route 21.452ns (83.878%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=3 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.741 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=102, routed)         4.546    10.287    sm/D_states_q_reg[4]_rep__1_2
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.150    10.437 f  sm/D_states_q[0]_i_23/O
                         net (fo=7, routed)           1.035    11.473    sm/D_states_q[0]_i_23_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.326    11.799 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.134    12.932    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.056 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.556    15.612    sm/M_sm_bsel[0]
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.736 r  sm/D_registers_q[7][29]_i_16/O
                         net (fo=1, routed)           0.000    15.736    sm/D_registers_q[7][29]_i_16_n_0
    SLICE_X49Y47         MUXF7 (Prop_muxf7_I1_O)      0.245    15.981 r  sm/D_registers_q_reg[7][29]_i_8/O
                         net (fo=2, routed)           1.283    17.264    sm/M_alum_b[4]
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.298    17.562 f  sm/D_registers_q[7][12]_i_19/O
                         net (fo=1, routed)           0.669    18.231    sm/D_registers_q[7][12]_i_19_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    18.355 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.512    18.867    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    18.991 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.819    19.810    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.124    19.934 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.665    20.599    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.152    20.751 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.558    21.309    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I0_O)        0.326    21.635 r  L_reg/D_registers_q[7][16]_i_19/O
                         net (fo=4, routed)           0.680    22.315    sm/D_registers_q[7][14]_i_5_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124    22.439 f  sm/D_registers_q[7][0]_i_107/O
                         net (fo=1, routed)           0.454    22.893    sm/D_registers_q[7][0]_i_107_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.124    23.017 f  sm/D_registers_q[7][0]_i_105/O
                         net (fo=1, routed)           0.788    23.805    sm/D_registers_q[7][0]_i_105_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.929 f  sm/D_registers_q[7][0]_i_88/O
                         net (fo=1, routed)           0.296    24.226    sm/D_registers_q[7][0]_i_88_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    24.350 f  sm/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.716    25.066    sm/D_registers_q[7][0]_i_67_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.190 f  sm/D_registers_q[7][0]_i_43/O
                         net (fo=2, routed)           0.394    25.583    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.707 f  sm/D_registers_q[7][0]_i_20/O
                         net (fo=1, routed)           0.300    26.008    sm/D_registers_q[7][0]_i_20_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.132 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=1, routed)           0.431    26.563    sm/D_registers_q[7][0]_i_11_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.687 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.304    26.991    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I1_O)        0.124    27.115 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=15, routed)          1.324    28.439    sm/M_alum_out[0]
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.124    28.563 f  sm/D_states_q[3]_i_12/O
                         net (fo=1, routed)           0.689    29.252    sm/D_states_q[3]_i_12_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.124    29.376 f  sm/D_states_q[3]_i_4/O
                         net (fo=4, routed)           0.960    30.336    sm/D_states_q[3]_i_4_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I2_O)        0.124    30.460 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.338    30.798    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X62Y45         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X62Y45         FDRE (Setup_fdre_C_D)       -0.047   105.115    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        105.115    
                         arrival time                         -30.798    
  -------------------------------------------------------------------
                         slack                                 74.317    

Slack (MET) :             74.363ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.324ns  (logic 4.593ns (18.137%)  route 20.731ns (81.863%))
  Logic Levels:           24  (LUT2=1 LUT3=1 LUT5=3 LUT6=16 MUXF7=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.741 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=102, routed)         4.546    10.287    sm/D_states_q_reg[4]_rep__1_2
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.150    10.437 f  sm/D_states_q[0]_i_23/O
                         net (fo=7, routed)           1.035    11.473    sm/D_states_q[0]_i_23_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.326    11.799 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.134    12.932    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.056 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.556    15.612    sm/M_sm_bsel[0]
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.736 r  sm/D_registers_q[7][29]_i_16/O
                         net (fo=1, routed)           0.000    15.736    sm/D_registers_q[7][29]_i_16_n_0
    SLICE_X49Y47         MUXF7 (Prop_muxf7_I1_O)      0.245    15.981 r  sm/D_registers_q_reg[7][29]_i_8/O
                         net (fo=2, routed)           1.283    17.264    sm/M_alum_b[4]
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.298    17.562 f  sm/D_registers_q[7][12]_i_19/O
                         net (fo=1, routed)           0.669    18.231    sm/D_registers_q[7][12]_i_19_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    18.355 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.512    18.867    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    18.991 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.819    19.810    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.124    19.934 r  L_reg/D_registers_q[7][12]_i_15/O
                         net (fo=1, routed)           0.665    20.599    L_reg/D_registers_q[7][12]_i_15_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.152    20.751 r  L_reg/D_registers_q[7][12]_i_12/O
                         net (fo=2, routed)           0.558    21.309    L_reg/D_registers_q[7][12]_i_12_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I0_O)        0.326    21.635 r  L_reg/D_registers_q[7][16]_i_19/O
                         net (fo=4, routed)           0.680    22.315    sm/D_registers_q[7][14]_i_5_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I3_O)        0.124    22.439 r  sm/D_registers_q[7][0]_i_107/O
                         net (fo=1, routed)           0.454    22.893    sm/D_registers_q[7][0]_i_107_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.124    23.017 r  sm/D_registers_q[7][0]_i_105/O
                         net (fo=1, routed)           0.788    23.805    sm/D_registers_q[7][0]_i_105_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  sm/D_registers_q[7][0]_i_88/O
                         net (fo=1, routed)           0.296    24.226    sm/D_registers_q[7][0]_i_88_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    24.350 r  sm/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.716    25.066    sm/D_registers_q[7][0]_i_67_n_0
    SLICE_X46Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.190 r  sm/D_registers_q[7][0]_i_43/O
                         net (fo=2, routed)           0.394    25.583    sm/D_registers_q[7][0]_i_43_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    25.707 r  sm/D_registers_q[7][0]_i_20/O
                         net (fo=1, routed)           0.300    26.008    sm/D_registers_q[7][0]_i_20_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.132 f  sm/D_registers_q[7][0]_i_11/O
                         net (fo=1, routed)           0.431    26.563    sm/D_registers_q[7][0]_i_11_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.687 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=4, routed)           0.304    26.991    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I1_O)        0.124    27.115 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=15, routed)          1.362    28.477    sm/M_alum_out[0]
    SLICE_X64Y46         LUT6 (Prop_lut6_I2_O)        0.124    28.601 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.000    28.601    sm/D_states_q[2]_i_19_n_0
    SLICE_X64Y46         MUXF7 (Prop_muxf7_I0_O)      0.209    28.810 r  sm/D_states_q_reg[2]_i_7/O
                         net (fo=1, routed)           0.641    29.451    sm/D_states_q_reg[2]_i_7_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.297    29.748 r  sm/D_states_q[2]_i_2/O
                         net (fo=1, routed)           0.000    29.748    sm/D_states_q[2]_i_2_n_0
    SLICE_X59Y46         MUXF7 (Prop_muxf7_I0_O)      0.212    29.960 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.587    30.548    sm/D_states_d__0[2]
    SLICE_X59Y46         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.518   104.923    sm/clk_IBUF_BUFG
    SLICE_X59Y46         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.147    
    SLICE_X59Y46         FDSE (Setup_fdse_C_D)       -0.236   104.911    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.911    
                         arrival time                         -30.548    
  -------------------------------------------------------------------
                         slack                                 74.363    

Slack (MET) :             74.389ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.241ns  (logic 4.089ns (16.200%)  route 21.152ns (83.800%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=2 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.741 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=102, routed)         4.546    10.287    sm/D_states_q_reg[4]_rep__1_2
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.150    10.437 f  sm/D_states_q[0]_i_23/O
                         net (fo=7, routed)           1.035    11.473    sm/D_states_q[0]_i_23_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.326    11.799 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.134    12.932    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.056 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.556    15.612    sm/M_sm_bsel[0]
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.736 r  sm/D_registers_q[7][29]_i_16/O
                         net (fo=1, routed)           0.000    15.736    sm/D_registers_q[7][29]_i_16_n_0
    SLICE_X49Y47         MUXF7 (Prop_muxf7_I1_O)      0.245    15.981 r  sm/D_registers_q_reg[7][29]_i_8/O
                         net (fo=2, routed)           1.283    17.264    sm/M_alum_b[4]
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.298    17.562 f  sm/D_registers_q[7][12]_i_19/O
                         net (fo=1, routed)           0.669    18.231    sm/D_registers_q[7][12]_i_19_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    18.355 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.512    18.867    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    18.991 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.312    19.303    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    19.427 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.422    19.849    sm/D_registers_q[7][22]_i_27_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.973 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.314    20.287    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.411 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.454    20.866    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.124    20.990 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.477    21.466    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    21.590 f  sm/D_registers_q[7][27]_i_31/O
                         net (fo=1, routed)           0.280    21.870    sm/D_registers_q[7][27]_i_31_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I1_O)        0.124    21.994 r  sm/D_registers_q[7][27]_i_29/O
                         net (fo=2, routed)           0.447    22.441    sm/D_registers_q[7][22]_i_11_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    22.565 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.403    22.968    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.118    23.086 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=4, routed)           0.660    23.745    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I4_O)        0.326    24.071 f  sm/D_registers_q[7][28]_i_15/O
                         net (fo=2, routed)           0.538    24.610    sm/D_registers_q[7][28]_i_15_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    24.734 f  sm/D_registers_q[7][28]_i_5/O
                         net (fo=2, routed)           0.955    25.689    sm/D_registers_q[7][28]_i_5_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.813 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.951    26.764    sm/D_states_q[7]_i_57_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.888 f  sm/D_states_q[7]_i_43/O
                         net (fo=2, routed)           0.529    27.417    sm/D_states_q[7]_i_43_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    27.541 f  sm/D_states_q[7]_i_19/O
                         net (fo=3, routed)           1.015    28.556    sm/D_states_q[7]_i_19_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I3_O)        0.124    28.680 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.953    29.633    sm/accel_edge/D_states_q_reg[0]_rep__1_1
    SLICE_X59Y45         LUT6 (Prop_lut6_I3_O)        0.124    29.757 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          0.708    30.465    sm/accel_edge_n_0
    SLICE_X62Y50         FDSE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.510   104.914    sm/clk_IBUF_BUFG
    SLICE_X62Y50         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.179   105.094    
                         clock uncertainty           -0.035   105.058    
    SLICE_X62Y50         FDSE (Setup_fdse_C_CE)      -0.205   104.853    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.853    
                         arrival time                         -30.465    
  -------------------------------------------------------------------
                         slack                                 74.389    

Slack (MET) :             74.389ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.241ns  (logic 4.089ns (16.200%)  route 21.152ns (83.800%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=2 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.741 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=102, routed)         4.546    10.287    sm/D_states_q_reg[4]_rep__1_2
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.150    10.437 f  sm/D_states_q[0]_i_23/O
                         net (fo=7, routed)           1.035    11.473    sm/D_states_q[0]_i_23_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.326    11.799 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.134    12.932    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.056 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.556    15.612    sm/M_sm_bsel[0]
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.736 r  sm/D_registers_q[7][29]_i_16/O
                         net (fo=1, routed)           0.000    15.736    sm/D_registers_q[7][29]_i_16_n_0
    SLICE_X49Y47         MUXF7 (Prop_muxf7_I1_O)      0.245    15.981 r  sm/D_registers_q_reg[7][29]_i_8/O
                         net (fo=2, routed)           1.283    17.264    sm/M_alum_b[4]
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.298    17.562 f  sm/D_registers_q[7][12]_i_19/O
                         net (fo=1, routed)           0.669    18.231    sm/D_registers_q[7][12]_i_19_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    18.355 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.512    18.867    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    18.991 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.312    19.303    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    19.427 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.422    19.849    sm/D_registers_q[7][22]_i_27_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.973 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.314    20.287    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.411 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.454    20.866    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.124    20.990 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.477    21.466    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    21.590 f  sm/D_registers_q[7][27]_i_31/O
                         net (fo=1, routed)           0.280    21.870    sm/D_registers_q[7][27]_i_31_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I1_O)        0.124    21.994 r  sm/D_registers_q[7][27]_i_29/O
                         net (fo=2, routed)           0.447    22.441    sm/D_registers_q[7][22]_i_11_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    22.565 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.403    22.968    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.118    23.086 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=4, routed)           0.660    23.745    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I4_O)        0.326    24.071 f  sm/D_registers_q[7][28]_i_15/O
                         net (fo=2, routed)           0.538    24.610    sm/D_registers_q[7][28]_i_15_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    24.734 f  sm/D_registers_q[7][28]_i_5/O
                         net (fo=2, routed)           0.955    25.689    sm/D_registers_q[7][28]_i_5_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.813 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.951    26.764    sm/D_states_q[7]_i_57_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.888 f  sm/D_states_q[7]_i_43/O
                         net (fo=2, routed)           0.529    27.417    sm/D_states_q[7]_i_43_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    27.541 f  sm/D_states_q[7]_i_19/O
                         net (fo=3, routed)           1.015    28.556    sm/D_states_q[7]_i_19_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I3_O)        0.124    28.680 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.953    29.633    sm/accel_edge/D_states_q_reg[0]_rep__1_1
    SLICE_X59Y45         LUT6 (Prop_lut6_I3_O)        0.124    29.757 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          0.708    30.465    sm/accel_edge_n_0
    SLICE_X62Y50         FDSE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.510   104.914    sm/clk_IBUF_BUFG
    SLICE_X62Y50         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.179   105.094    
                         clock uncertainty           -0.035   105.058    
    SLICE_X62Y50         FDSE (Setup_fdse_C_CE)      -0.205   104.853    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.853    
                         arrival time                         -30.465    
  -------------------------------------------------------------------
                         slack                                 74.389    

Slack (MET) :             74.389ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.241ns  (logic 4.089ns (16.200%)  route 21.152ns (83.800%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT5=2 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 104.914 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.741 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=102, routed)         4.546    10.287    sm/D_states_q_reg[4]_rep__1_2
    SLICE_X58Y36         LUT2 (Prop_lut2_I1_O)        0.150    10.437 f  sm/D_states_q[0]_i_23/O
                         net (fo=7, routed)           1.035    11.473    sm/D_states_q[0]_i_23_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.326    11.799 r  sm/D_registers_q[7][28]_i_19/O
                         net (fo=1, routed)           1.134    12.932    sm/D_registers_q[7][28]_i_19_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.056 r  sm/D_registers_q[7][28]_i_9/O
                         net (fo=50, routed)          2.556    15.612    sm/M_sm_bsel[0]
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.736 r  sm/D_registers_q[7][29]_i_16/O
                         net (fo=1, routed)           0.000    15.736    sm/D_registers_q[7][29]_i_16_n_0
    SLICE_X49Y47         MUXF7 (Prop_muxf7_I1_O)      0.245    15.981 r  sm/D_registers_q_reg[7][29]_i_8/O
                         net (fo=2, routed)           1.283    17.264    sm/M_alum_b[4]
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.298    17.562 f  sm/D_registers_q[7][12]_i_19/O
                         net (fo=1, routed)           0.669    18.231    sm/D_registers_q[7][12]_i_19_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    18.355 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.512    18.867    L_reg/D_registers_q[7][19]_i_27_1
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    18.991 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.312    19.303    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.124    19.427 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.422    19.849    sm/D_registers_q[7][22]_i_27_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.973 r  sm/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.314    20.287    sm/D_registers_q[7][19]_i_25_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.124    20.411 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.454    20.866    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.124    20.990 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.477    21.466    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124    21.590 f  sm/D_registers_q[7][27]_i_31/O
                         net (fo=1, routed)           0.280    21.870    sm/D_registers_q[7][27]_i_31_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I1_O)        0.124    21.994 r  sm/D_registers_q[7][27]_i_29/O
                         net (fo=2, routed)           0.447    22.441    sm/D_registers_q[7][22]_i_11_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.124    22.565 r  sm/D_registers_q[7][27]_i_26/O
                         net (fo=1, routed)           0.403    22.968    sm/D_registers_q[7][27]_i_26_n_0
    SLICE_X47Y43         LUT5 (Prop_lut5_I0_O)        0.118    23.086 r  sm/D_registers_q[7][27]_i_14/O
                         net (fo=4, routed)           0.660    23.745    sm/D_registers_q[7][27]_i_14_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I4_O)        0.326    24.071 f  sm/D_registers_q[7][28]_i_15/O
                         net (fo=2, routed)           0.538    24.610    sm/D_registers_q[7][28]_i_15_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124    24.734 f  sm/D_registers_q[7][28]_i_5/O
                         net (fo=2, routed)           0.955    25.689    sm/D_registers_q[7][28]_i_5_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I1_O)        0.124    25.813 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.951    26.764    sm/D_states_q[7]_i_57_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124    26.888 f  sm/D_states_q[7]_i_43/O
                         net (fo=2, routed)           0.529    27.417    sm/D_states_q[7]_i_43_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.124    27.541 f  sm/D_states_q[7]_i_19/O
                         net (fo=3, routed)           1.015    28.556    sm/D_states_q[7]_i_19_n_0
    SLICE_X54Y45         LUT6 (Prop_lut6_I3_O)        0.124    28.680 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.953    29.633    sm/accel_edge/D_states_q_reg[0]_rep__1_1
    SLICE_X59Y45         LUT6 (Prop_lut6_I3_O)        0.124    29.757 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=30, routed)          0.708    30.465    sm/accel_edge_n_0
    SLICE_X62Y50         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.510   104.914    sm/clk_IBUF_BUFG
    SLICE_X62Y50         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.179   105.094    
                         clock uncertainty           -0.035   105.058    
    SLICE_X62Y50         FDSE (Setup_fdse_C_CE)      -0.205   104.853    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        104.853    
                         arrival time                         -30.465    
  -------------------------------------------------------------------
                         slack                                 74.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  aseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.798    aseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.955    aseg_driver/ctr/D_ctr_q_reg[12]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.008 r  aseg_driver/ctr/D_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.008    aseg_driver/ctr/D_ctr_q_reg[16]_i_1_n_7
    SLICE_X30Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    aseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.929%)  route 0.315ns (69.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.967    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.527    
    SLICE_X56Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.929%)  route 0.315ns (69.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.967    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.527    
    SLICE_X56Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.929%)  route 0.315ns (69.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.967    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.527    
    SLICE_X56Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.929%)  route 0.315ns (69.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.967    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.527    
    SLICE_X56Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.636%)  route 0.296ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.296     1.970    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.527    
    SLICE_X56Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.836    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.636%)  route 0.296ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.296     1.970    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.527    
    SLICE_X56Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.836    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.636%)  route 0.296ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.296     1.970    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.527    
    SLICE_X56Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.836    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.636%)  route 0.296ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.296     1.970    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.527    
    SLICE_X56Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.836    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  aseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.798    aseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.955    aseg_driver/ctr/D_ctr_q_reg[12]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.044 r  aseg_driver/ctr/D_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.044    aseg_driver/ctr/D_ctr_q_reg[16]_i_1_n_6
    SLICE_X30Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    aseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y14   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y15   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X51Y47   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y49   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y47   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y51   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       92.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.578ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 0.996ns (14.440%)  route 5.901ns (85.560%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.741 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=102, routed)         3.176     8.917    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X59Y36         LUT2 (Prop_lut2_I1_O)        0.152     9.069 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.835    10.904    sm/D_stage_q[3]_i_2_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.326    11.230 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.891    12.121    fifo_reset_cond/AS[0]
    SLICE_X58Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.509   104.913    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.179   105.093    
                         clock uncertainty           -0.035   105.057    
    SLICE_X58Y50         FDPE (Recov_fdpe_C_PRE)     -0.359   104.698    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.698    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                 92.578    

Slack (MET) :             92.578ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 0.996ns (14.440%)  route 5.901ns (85.560%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.741 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=102, routed)         3.176     8.917    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X59Y36         LUT2 (Prop_lut2_I1_O)        0.152     9.069 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.835    10.904    sm/D_stage_q[3]_i_2_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.326    11.230 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.891    12.121    fifo_reset_cond/AS[0]
    SLICE_X58Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.509   104.913    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.179   105.093    
                         clock uncertainty           -0.035   105.057    
    SLICE_X58Y50         FDPE (Recov_fdpe_C_PRE)     -0.359   104.698    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.698    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                 92.578    

Slack (MET) :             92.578ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 0.996ns (14.440%)  route 5.901ns (85.560%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.741 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=102, routed)         3.176     8.917    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X59Y36         LUT2 (Prop_lut2_I1_O)        0.152     9.069 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.835    10.904    sm/D_stage_q[3]_i_2_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.326    11.230 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.891    12.121    fifo_reset_cond/AS[0]
    SLICE_X58Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.509   104.913    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.179   105.093    
                         clock uncertainty           -0.035   105.057    
    SLICE_X58Y50         FDPE (Recov_fdpe_C_PRE)     -0.359   104.698    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.698    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                 92.578    

Slack (MET) :             92.578ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 0.996ns (14.440%)  route 5.901ns (85.560%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.639     5.223    sm/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.518     5.741 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=102, routed)         3.176     8.917    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X59Y36         LUT2 (Prop_lut2_I1_O)        0.152     9.069 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.835    10.904    sm/D_stage_q[3]_i_2_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I0_O)        0.326    11.230 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.891    12.121    fifo_reset_cond/AS[0]
    SLICE_X58Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.509   104.913    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.179   105.093    
                         clock uncertainty           -0.035   105.057    
    SLICE_X58Y50         FDPE (Recov_fdpe_C_PRE)     -0.359   104.698    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.698    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                 92.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.112%)  route 0.841ns (81.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X59Y47         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDSE (Prop_fdse_C_Q)         0.141     1.680 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=110, routed)         0.395     2.075    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.120 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.446     2.566    fifo_reset_cond/AS[0]
    SLICE_X58Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.863     2.052    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.712    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.112%)  route 0.841ns (81.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X59Y47         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDSE (Prop_fdse_C_Q)         0.141     1.680 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=110, routed)         0.395     2.075    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.120 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.446     2.566    fifo_reset_cond/AS[0]
    SLICE_X58Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.863     2.052    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.712    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.112%)  route 0.841ns (81.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X59Y47         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDSE (Prop_fdse_C_Q)         0.141     1.680 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=110, routed)         0.395     2.075    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.120 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.446     2.566    fifo_reset_cond/AS[0]
    SLICE_X58Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.863     2.052    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.712    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.112%)  route 0.841ns (81.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.595     1.539    sm/clk_IBUF_BUFG
    SLICE_X59Y47         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDSE (Prop_fdse_C_Q)         0.141     1.680 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=110, routed)         0.395     2.075    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.120 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.446     2.566    fifo_reset_cond/AS[0]
    SLICE_X58Y50         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.863     2.052    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y50         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.712    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.854    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.484ns  (logic 11.214ns (31.603%)  route 24.270ns (68.397%))
  Logic Levels:           34  (CARRY4=10 LUT2=5 LUT3=3 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          2.248     7.854    L_reg/M_sm_pbc[12]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.978 f  L_reg/L_3f6cf03b_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.815     8.793    L_reg/L_3f6cf03b_remainder0_carry__0_i_12__0_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.917 r  L_reg/L_3f6cf03b_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.430    10.348    L_reg/L_3f6cf03b_remainder0_carry__0_i_9__0_n_0
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.472 f  L_reg/L_3f6cf03b_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.670    11.142    L_reg/L_3f6cf03b_remainder0_carry_i_15__0_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.266 r  L_reg/L_3f6cf03b_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.651    11.918    L_reg/L_3f6cf03b_remainder0_carry_i_8__0_n_0
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.120    12.038 r  L_reg/L_3f6cf03b_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.567    12.605    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X49Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    13.193 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.193    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.307    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.546 f  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.970    14.516    L_reg/L_3f6cf03b_remainder0_1[10]
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.302    14.818 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.777    15.596    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.720 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.053    16.773    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I0_O)        0.124    16.897 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.018    17.915    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X53Y53         LUT3 (Prop_lut3_I2_O)        0.152    18.067 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.684    18.751    L_reg/i__carry_i_20__2_n_0
    SLICE_X53Y53         LUT3 (Prop_lut3_I1_O)        0.360    19.111 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.833    19.944    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.326    20.270 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.481    20.751    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X50Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.271 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.271    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.388 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.388    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.711 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    22.553    L_reg/L_3f6cf03b_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.306    22.859 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    23.008    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.132 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.951    24.083    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I0_O)        0.124    24.207 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.845    25.052    L_reg/i__carry_i_13__1_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    25.204 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.801    26.005    L_reg/i__carry_i_23__1_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.331 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.774    27.105    L_reg/i__carry_i_13__1_n_0
    SLICE_X47Y52         LUT3 (Prop_lut3_I1_O)        0.150    27.255 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.040    28.295    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.332    28.627 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.627    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.177 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.177    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.291 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.291    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.405 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.405    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.627 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    30.626    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.299    30.925 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.429    31.355    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.479 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.182    32.660    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I1_O)        0.124    32.784 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.555    33.339    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    33.463 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.798    34.261    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X54Y51         LUT4 (Prop_lut4_I3_O)        0.124    34.385 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.705    37.090    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    40.634 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.634    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.386ns  (logic 11.458ns (32.381%)  route 23.927ns (67.619%))
  Logic Levels:           34  (CARRY4=10 LUT2=5 LUT3=3 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          2.248     7.854    L_reg/M_sm_pbc[12]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.978 f  L_reg/L_3f6cf03b_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.815     8.793    L_reg/L_3f6cf03b_remainder0_carry__0_i_12__0_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.917 r  L_reg/L_3f6cf03b_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.430    10.348    L_reg/L_3f6cf03b_remainder0_carry__0_i_9__0_n_0
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.472 f  L_reg/L_3f6cf03b_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.670    11.142    L_reg/L_3f6cf03b_remainder0_carry_i_15__0_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.266 r  L_reg/L_3f6cf03b_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.651    11.918    L_reg/L_3f6cf03b_remainder0_carry_i_8__0_n_0
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.120    12.038 r  L_reg/L_3f6cf03b_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.567    12.605    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X49Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    13.193 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.193    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.307    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.546 f  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.970    14.516    L_reg/L_3f6cf03b_remainder0_1[10]
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.302    14.818 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.777    15.596    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.720 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.053    16.773    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I0_O)        0.124    16.897 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.018    17.915    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X53Y53         LUT3 (Prop_lut3_I2_O)        0.152    18.067 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.684    18.751    L_reg/i__carry_i_20__2_n_0
    SLICE_X53Y53         LUT3 (Prop_lut3_I1_O)        0.360    19.111 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.833    19.944    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.326    20.270 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.481    20.751    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X50Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.271 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.271    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.388 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.388    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.711 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    22.553    L_reg/L_3f6cf03b_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.306    22.859 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    23.008    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.132 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.951    24.083    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I0_O)        0.124    24.207 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.845    25.052    L_reg/i__carry_i_13__1_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    25.204 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.801    26.005    L_reg/i__carry_i_23__1_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.331 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.774    27.105    L_reg/i__carry_i_13__1_n_0
    SLICE_X47Y52         LUT3 (Prop_lut3_I1_O)        0.150    27.255 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.040    28.295    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.332    28.627 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.627    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.177 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.177    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.291 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.291    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.405 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.405    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.627 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    30.626    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.299    30.925 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.429    31.355    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.479 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.527    32.005    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    32.129 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.798    32.928    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    33.052 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.255    34.306    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y51         LUT4 (Prop_lut4_I0_O)        0.152    34.458 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.317    36.776    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    40.536 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.536    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.378ns  (logic 11.214ns (31.696%)  route 24.165ns (68.304%))
  Logic Levels:           34  (CARRY4=10 LUT2=5 LUT3=4 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          2.248     7.854    L_reg/M_sm_pbc[12]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.978 f  L_reg/L_3f6cf03b_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.815     8.793    L_reg/L_3f6cf03b_remainder0_carry__0_i_12__0_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.917 r  L_reg/L_3f6cf03b_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.430    10.348    L_reg/L_3f6cf03b_remainder0_carry__0_i_9__0_n_0
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.472 f  L_reg/L_3f6cf03b_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.670    11.142    L_reg/L_3f6cf03b_remainder0_carry_i_15__0_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.266 r  L_reg/L_3f6cf03b_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.651    11.918    L_reg/L_3f6cf03b_remainder0_carry_i_8__0_n_0
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.120    12.038 r  L_reg/L_3f6cf03b_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.567    12.605    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X49Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    13.193 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.193    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.307    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.546 f  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.970    14.516    L_reg/L_3f6cf03b_remainder0_1[10]
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.302    14.818 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.777    15.596    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.720 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.053    16.773    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I0_O)        0.124    16.897 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.018    17.915    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X53Y53         LUT3 (Prop_lut3_I2_O)        0.152    18.067 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.684    18.751    L_reg/i__carry_i_20__2_n_0
    SLICE_X53Y53         LUT3 (Prop_lut3_I1_O)        0.360    19.111 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.833    19.944    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.326    20.270 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.481    20.751    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X50Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.271 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.271    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.388 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.388    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.711 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    22.553    L_reg/L_3f6cf03b_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.306    22.859 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    23.008    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.132 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.951    24.083    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I0_O)        0.124    24.207 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.845    25.052    L_reg/i__carry_i_13__1_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    25.204 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.801    26.005    L_reg/i__carry_i_23__1_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.331 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.774    27.105    L_reg/i__carry_i_13__1_n_0
    SLICE_X47Y52         LUT3 (Prop_lut3_I1_O)        0.150    27.255 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.040    28.295    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.332    28.627 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.627    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.177 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.177    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.291 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.291    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.405 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.405    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.627 f  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    30.626    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.299    30.925 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.429    31.355    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.479 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.527    32.005    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    32.129 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.798    32.928    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    33.052 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.111    34.162    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y51         LUT3 (Prop_lut3_I1_O)        0.124    34.286 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.699    36.985    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.529 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.529    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.294ns  (logic 11.404ns (32.312%)  route 23.890ns (67.688%))
  Logic Levels:           34  (CARRY4=10 LUT2=5 LUT3=3 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          2.248     7.854    L_reg/M_sm_pbc[12]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.978 f  L_reg/L_3f6cf03b_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.815     8.793    L_reg/L_3f6cf03b_remainder0_carry__0_i_12__0_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.917 r  L_reg/L_3f6cf03b_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.430    10.348    L_reg/L_3f6cf03b_remainder0_carry__0_i_9__0_n_0
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.472 f  L_reg/L_3f6cf03b_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.670    11.142    L_reg/L_3f6cf03b_remainder0_carry_i_15__0_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.266 r  L_reg/L_3f6cf03b_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.651    11.918    L_reg/L_3f6cf03b_remainder0_carry_i_8__0_n_0
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.120    12.038 r  L_reg/L_3f6cf03b_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.567    12.605    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X49Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    13.193 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.193    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.307    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.546 f  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.970    14.516    L_reg/L_3f6cf03b_remainder0_1[10]
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.302    14.818 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.777    15.596    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.720 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.053    16.773    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I0_O)        0.124    16.897 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.018    17.915    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X53Y53         LUT3 (Prop_lut3_I2_O)        0.152    18.067 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.684    18.751    L_reg/i__carry_i_20__2_n_0
    SLICE_X53Y53         LUT3 (Prop_lut3_I1_O)        0.360    19.111 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.833    19.944    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.326    20.270 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.481    20.751    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X50Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.271 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.271    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.388 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.388    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.711 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    22.553    L_reg/L_3f6cf03b_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.306    22.859 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    23.008    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.132 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.951    24.083    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I0_O)        0.124    24.207 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.845    25.052    L_reg/i__carry_i_13__1_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    25.204 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.801    26.005    L_reg/i__carry_i_23__1_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.331 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.774    27.105    L_reg/i__carry_i_13__1_n_0
    SLICE_X47Y52         LUT3 (Prop_lut3_I1_O)        0.150    27.255 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.040    28.295    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.332    28.627 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.627    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.177 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.177    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.291 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.291    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.405 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.405    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.627 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    30.626    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.299    30.925 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.429    31.355    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.479 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.182    32.660    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I1_O)        0.124    32.784 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.555    33.339    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    33.463 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.798    34.261    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X54Y51         LUT4 (Prop_lut4_I3_O)        0.117    34.378 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.325    36.703    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    40.444 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.444    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.219ns  (logic 11.215ns (31.844%)  route 24.004ns (68.156%))
  Logic Levels:           34  (CARRY4=10 LUT2=5 LUT3=3 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          2.248     7.854    L_reg/M_sm_pbc[12]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.978 f  L_reg/L_3f6cf03b_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.815     8.793    L_reg/L_3f6cf03b_remainder0_carry__0_i_12__0_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.917 r  L_reg/L_3f6cf03b_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.430    10.348    L_reg/L_3f6cf03b_remainder0_carry__0_i_9__0_n_0
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.472 f  L_reg/L_3f6cf03b_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.670    11.142    L_reg/L_3f6cf03b_remainder0_carry_i_15__0_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.266 r  L_reg/L_3f6cf03b_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.651    11.918    L_reg/L_3f6cf03b_remainder0_carry_i_8__0_n_0
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.120    12.038 r  L_reg/L_3f6cf03b_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.567    12.605    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X49Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    13.193 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.193    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.307    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.546 f  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.970    14.516    L_reg/L_3f6cf03b_remainder0_1[10]
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.302    14.818 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.777    15.596    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.720 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.053    16.773    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I0_O)        0.124    16.897 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.018    17.915    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X53Y53         LUT3 (Prop_lut3_I2_O)        0.152    18.067 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.684    18.751    L_reg/i__carry_i_20__2_n_0
    SLICE_X53Y53         LUT3 (Prop_lut3_I1_O)        0.360    19.111 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.833    19.944    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.326    20.270 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.481    20.751    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X50Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.271 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.271    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.388 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.388    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.711 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    22.553    L_reg/L_3f6cf03b_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.306    22.859 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    23.008    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.132 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.951    24.083    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I0_O)        0.124    24.207 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.845    25.052    L_reg/i__carry_i_13__1_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    25.204 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.801    26.005    L_reg/i__carry_i_23__1_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.331 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.774    27.105    L_reg/i__carry_i_13__1_n_0
    SLICE_X47Y52         LUT3 (Prop_lut3_I1_O)        0.150    27.255 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.040    28.295    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.332    28.627 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.627    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.177 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.177    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.291 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.291    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.405 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.405    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.627 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    30.626    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.299    30.925 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.429    31.355    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.479 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.527    32.005    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    32.129 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.798    32.928    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    33.052 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.255    34.306    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.124    34.430 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.394    36.824    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.369 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.369    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.191ns  (logic 11.438ns (32.503%)  route 23.753ns (67.497%))
  Logic Levels:           34  (CARRY4=10 LUT2=5 LUT3=3 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          2.248     7.854    L_reg/M_sm_pbc[12]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.978 f  L_reg/L_3f6cf03b_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.815     8.793    L_reg/L_3f6cf03b_remainder0_carry__0_i_12__0_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.917 r  L_reg/L_3f6cf03b_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.430    10.348    L_reg/L_3f6cf03b_remainder0_carry__0_i_9__0_n_0
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.472 f  L_reg/L_3f6cf03b_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.670    11.142    L_reg/L_3f6cf03b_remainder0_carry_i_15__0_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.266 r  L_reg/L_3f6cf03b_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.651    11.918    L_reg/L_3f6cf03b_remainder0_carry_i_8__0_n_0
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.120    12.038 r  L_reg/L_3f6cf03b_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.567    12.605    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X49Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    13.193 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.193    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.307    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.546 f  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.970    14.516    L_reg/L_3f6cf03b_remainder0_1[10]
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.302    14.818 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.777    15.596    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.720 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.053    16.773    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I0_O)        0.124    16.897 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.018    17.915    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X53Y53         LUT3 (Prop_lut3_I2_O)        0.152    18.067 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.684    18.751    L_reg/i__carry_i_20__2_n_0
    SLICE_X53Y53         LUT3 (Prop_lut3_I1_O)        0.360    19.111 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.833    19.944    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.326    20.270 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.481    20.751    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X50Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.271 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.271    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.388 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.388    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.711 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    22.553    L_reg/L_3f6cf03b_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.306    22.859 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    23.008    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.132 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.951    24.083    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I0_O)        0.124    24.207 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.845    25.052    L_reg/i__carry_i_13__1_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    25.204 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.801    26.005    L_reg/i__carry_i_23__1_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.331 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.774    27.105    L_reg/i__carry_i_13__1_n_0
    SLICE_X47Y52         LUT3 (Prop_lut3_I1_O)        0.150    27.255 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.040    28.295    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.332    28.627 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.627    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.177 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.177    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.291 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.291    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.405 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.405    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.627 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    30.626    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.299    30.925 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.429    31.355    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.479 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.527    32.005    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    32.129 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.798    32.928    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    33.052 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.265    34.316    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.150    34.466 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.133    36.599    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.742    40.342 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.342    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.969ns  (logic 11.202ns (32.035%)  route 23.767ns (67.965%))
  Logic Levels:           34  (CARRY4=10 LUT2=5 LUT3=3 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          2.248     7.854    L_reg/M_sm_pbc[12]
    SLICE_X44Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.978 f  L_reg/L_3f6cf03b_remainder0_carry__0_i_12__0/O
                         net (fo=1, routed)           0.815     8.793    L_reg/L_3f6cf03b_remainder0_carry__0_i_12__0_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.917 r  L_reg/L_3f6cf03b_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.430    10.348    L_reg/L_3f6cf03b_remainder0_carry__0_i_9__0_n_0
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.124    10.472 f  L_reg/L_3f6cf03b_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.670    11.142    L_reg/L_3f6cf03b_remainder0_carry_i_15__0_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.266 r  L_reg/L_3f6cf03b_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.651    11.918    L_reg/L_3f6cf03b_remainder0_carry_i_8__0_n_0
    SLICE_X45Y50         LUT2 (Prop_lut2_I0_O)        0.120    12.038 r  L_reg/L_3f6cf03b_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.567    12.605    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X49Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    13.193 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.193    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.307 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.307    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.546 f  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.970    14.516    L_reg/L_3f6cf03b_remainder0_1[10]
    SLICE_X51Y53         LUT5 (Prop_lut5_I0_O)        0.302    14.818 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.777    15.596    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.720 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           1.053    16.773    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I0_O)        0.124    16.897 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.018    17.915    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X53Y53         LUT3 (Prop_lut3_I2_O)        0.152    18.067 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.684    18.751    L_reg/i__carry_i_20__2_n_0
    SLICE_X53Y53         LUT3 (Prop_lut3_I1_O)        0.360    19.111 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.833    19.944    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.326    20.270 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.481    20.751    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X50Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.271 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.271    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.388 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.388    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.711 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.842    22.553    L_reg/L_3f6cf03b_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.306    22.859 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.149    23.008    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.132 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.951    24.083    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_0
    SLICE_X46Y53         LUT2 (Prop_lut2_I0_O)        0.124    24.207 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.845    25.052    L_reg/i__carry_i_13__1_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.152    25.204 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.801    26.005    L_reg/i__carry_i_23__1_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.326    26.331 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.774    27.105    L_reg/i__carry_i_13__1_n_0
    SLICE_X47Y52         LUT3 (Prop_lut3_I1_O)        0.150    27.255 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.040    28.295    L_reg/D_registers_q_reg[3][3]_1[0]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.332    28.627 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.627    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.177 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.177    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.291 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.291    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.405 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.405    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.627 r  bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    30.626    bseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.299    30.925 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.429    31.355    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.479 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.527    32.005    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    32.129 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.798    32.928    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    33.052 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.265    34.316    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y51         LUT4 (Prop_lut4_I0_O)        0.124    34.440 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.147    36.587    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    40.119 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.119    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.606ns  (logic 11.273ns (32.574%)  route 23.334ns (67.426%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=4 LUT4=1 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.799     7.370    L_reg/M_sm_timer[9]
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.327     7.697 r  L_reg/L_3f6cf03b_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.433     8.130    L_reg/L_3f6cf03b_remainder0_carry_i_26__1_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I4_O)        0.326     8.456 f  L_reg/L_3f6cf03b_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.020     9.476    L_reg/L_3f6cf03b_remainder0_carry_i_13__1_n_0
    SLICE_X52Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.600 f  L_reg/L_3f6cf03b_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.395     9.995    L_reg/L_3f6cf03b_remainder0_carry_i_15__1_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.119 r  L_reg/L_3f6cf03b_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.251    11.370    L_reg/L_3f6cf03b_remainder0_carry_i_8__1_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I0_O)        0.152    11.522 r  L_reg/L_3f6cf03b_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.948    12.471    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.064 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.064    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.398 f  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.839    14.236    L_reg/L_3f6cf03b_remainder0_3[5]
    SLICE_X52Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.539 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.643    16.182    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    16.306 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.282    16.588    L_reg/i__carry_i_26__4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    16.712 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           0.932    17.644    L_reg/i__carry_i_24__4_n_0
    SLICE_X53Y60         LUT5 (Prop_lut5_I2_O)        0.150    17.794 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.802    18.596    L_reg/i__carry_i_19__3_n_0
    SLICE_X51Y60         LUT3 (Prop_lut3_I0_O)        0.354    18.950 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.895    19.845    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y57         LUT2 (Prop_lut2_I1_O)        0.326    20.171 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.338    20.509    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.029 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.029    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.146 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.146    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.385 f  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.962    22.347    L_reg/L_3f6cf03b_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X49Y60         LUT5 (Prop_lut5_I1_O)        0.301    22.648 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.574    23.222    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.346 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.185    24.531    L_reg/i__carry_i_14__1_0
    SLICE_X47Y57         LUT3 (Prop_lut3_I0_O)        0.124    24.655 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.603    25.258    L_reg/i__carry_i_25__3_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I0_O)        0.124    25.382 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.037    26.419    L_reg/i__carry_i_14__1_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.124    26.543 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.680    27.223    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.149    27.372 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.676    28.048    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.332    28.380 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.380    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.930 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.930    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.044 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.044    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.158 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.158    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.380 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.682    30.061    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.299    30.360 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.512    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.636 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.445    31.081    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.205 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    32.011    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.135 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.814    32.949    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I3_O)        0.124    33.073 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.141    36.214    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    39.758 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.758    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.594ns  (logic 11.276ns (32.595%)  route 23.318ns (67.405%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=5 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.799     7.370    L_reg/M_sm_timer[9]
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.327     7.697 r  L_reg/L_3f6cf03b_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.433     8.130    L_reg/L_3f6cf03b_remainder0_carry_i_26__1_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I4_O)        0.326     8.456 f  L_reg/L_3f6cf03b_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.020     9.476    L_reg/L_3f6cf03b_remainder0_carry_i_13__1_n_0
    SLICE_X52Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.600 f  L_reg/L_3f6cf03b_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.395     9.995    L_reg/L_3f6cf03b_remainder0_carry_i_15__1_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.119 r  L_reg/L_3f6cf03b_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.251    11.370    L_reg/L_3f6cf03b_remainder0_carry_i_8__1_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I0_O)        0.152    11.522 r  L_reg/L_3f6cf03b_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.948    12.471    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.064 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.064    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.398 f  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.839    14.236    L_reg/L_3f6cf03b_remainder0_3[5]
    SLICE_X52Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.539 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.643    16.182    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    16.306 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.282    16.588    L_reg/i__carry_i_26__4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    16.712 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           0.932    17.644    L_reg/i__carry_i_24__4_n_0
    SLICE_X53Y60         LUT5 (Prop_lut5_I2_O)        0.150    17.794 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.802    18.596    L_reg/i__carry_i_19__3_n_0
    SLICE_X51Y60         LUT3 (Prop_lut3_I0_O)        0.354    18.950 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.895    19.845    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y57         LUT2 (Prop_lut2_I1_O)        0.326    20.171 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.338    20.509    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.029 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.029    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.146 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.146    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.385 f  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.962    22.347    L_reg/L_3f6cf03b_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X49Y60         LUT5 (Prop_lut5_I1_O)        0.301    22.648 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.574    23.222    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.346 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.185    24.531    L_reg/i__carry_i_14__1_0
    SLICE_X47Y57         LUT3 (Prop_lut3_I0_O)        0.124    24.655 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.603    25.258    L_reg/i__carry_i_25__3_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I0_O)        0.124    25.382 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.037    26.419    L_reg/i__carry_i_14__1_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.124    26.543 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.680    27.223    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.149    27.372 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.676    28.048    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.332    28.380 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.380    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.930 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.930    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.044 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.044    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.158 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.158    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.380 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.682    30.061    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.299    30.360 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.512    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.636 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.445    31.081    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.205 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    32.011    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.135 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.831    32.966    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y61         LUT3 (Prop_lut3_I0_O)        0.124    33.090 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.108    36.198    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.745 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.745    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.491ns  (logic 11.534ns (33.442%)  route 22.956ns (66.558%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=4 LUT4=1 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     5.570 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.799     7.370    L_reg/M_sm_timer[9]
    SLICE_X49Y55         LUT2 (Prop_lut2_I1_O)        0.327     7.697 r  L_reg/L_3f6cf03b_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.433     8.130    L_reg/L_3f6cf03b_remainder0_carry_i_26__1_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I4_O)        0.326     8.456 f  L_reg/L_3f6cf03b_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.020     9.476    L_reg/L_3f6cf03b_remainder0_carry_i_13__1_n_0
    SLICE_X52Y56         LUT2 (Prop_lut2_I0_O)        0.124     9.600 f  L_reg/L_3f6cf03b_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.395     9.995    L_reg/L_3f6cf03b_remainder0_carry_i_15__1_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I3_O)        0.124    10.119 r  L_reg/L_3f6cf03b_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.251    11.370    L_reg/L_3f6cf03b_remainder0_carry_i_8__1_n_0
    SLICE_X44Y51         LUT2 (Prop_lut2_I0_O)        0.152    11.522 r  L_reg/L_3f6cf03b_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.948    12.471    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    13.064 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.064    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.398 f  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.839    14.236    L_reg/L_3f6cf03b_remainder0_3[5]
    SLICE_X52Y58         LUT3 (Prop_lut3_I2_O)        0.303    14.539 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.643    16.182    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.124    16.306 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.282    16.588    L_reg/i__carry_i_26__4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I0_O)        0.124    16.712 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           0.932    17.644    L_reg/i__carry_i_24__4_n_0
    SLICE_X53Y60         LUT5 (Prop_lut5_I2_O)        0.150    17.794 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.802    18.596    L_reg/i__carry_i_19__3_n_0
    SLICE_X51Y60         LUT3 (Prop_lut3_I0_O)        0.354    18.950 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.895    19.845    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y57         LUT2 (Prop_lut2_I1_O)        0.326    20.171 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.338    20.509    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.029 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.029    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.146 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.146    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.385 f  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.962    22.347    L_reg/L_3f6cf03b_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X49Y60         LUT5 (Prop_lut5_I1_O)        0.301    22.648 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.574    23.222    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124    23.346 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.185    24.531    L_reg/i__carry_i_14__1_0
    SLICE_X47Y57         LUT3 (Prop_lut3_I0_O)        0.124    24.655 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.603    25.258    L_reg/i__carry_i_25__3_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I0_O)        0.124    25.382 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.037    26.419    L_reg/i__carry_i_14__1_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.124    26.543 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.680    27.223    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y57         LUT3 (Prop_lut3_I1_O)        0.149    27.372 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.676    28.048    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y57         LUT5 (Prop_lut5_I0_O)        0.332    28.380 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.380    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.930 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.930    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.044 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.044    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.158 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.158    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.380 r  timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.682    30.061    timerseg_driver/decimal_renderer/L_3f6cf03b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.299    30.360 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.512    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.636 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.445    31.081    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.205 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    32.011    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.135 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.026    33.161    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I3_O)        0.146    33.307 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.552    35.859    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.783    39.642 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.642    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.404ns (80.248%)  route 0.346ns (19.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.346     2.009    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.286 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.286    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.367ns (75.839%)  route 0.435ns (24.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.435     2.112    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.396ns (77.254%)  route 0.411ns (22.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.111    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.343 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.343    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.409ns (76.362%)  route 0.436ns (23.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.436     2.100    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.380 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.380    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1335383146[1].cond_butt_sel_desel/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.415ns (71.845%)  route 0.555ns (28.155%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.591     1.535    forLoop_idx_0_1335383146[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  forLoop_idx_0_1335383146[1].cond_butt_sel_desel/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1335383146[1].cond_butt_sel_desel/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.123     1.799    forLoop_idx_0_1335383146[1].cond_butt_sel_desel/D_ctr_q_reg[3]
    SLICE_X61Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.844 r  forLoop_idx_0_1335383146[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.432     2.275    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.505 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.505    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1335383146[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.421ns (71.235%)  route 0.574ns (28.765%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.589     1.533    forLoop_idx_0_1335383146[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  forLoop_idx_0_1335383146[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_1335383146[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.076     1.750    forLoop_idx_0_1335383146[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.795 r  forLoop_idx_0_1335383146[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=9, routed)           0.497     2.292    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.527 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.527    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.383ns (65.370%)  route 0.733ns (34.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.733     2.383    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.625 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.625    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.386ns (65.111%)  route 0.742ns (34.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.742     2.393    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.638 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.638    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.369ns (63.289%)  route 0.794ns (36.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.794     2.445    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.672 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.672    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1056467340[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.374ns  (logic 1.617ns (36.974%)  route 2.757ns (63.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.229     3.722    forLoop_idx_0_1056467340[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.846 r  forLoop_idx_0_1056467340[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.528     4.374    forLoop_idx_0_1056467340[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y66         SRLC32E                                      r  forLoop_idx_0_1056467340[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.501     4.905    forLoop_idx_0_1056467340[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y66         SRLC32E                                      r  forLoop_idx_0_1056467340[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1056467340[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 1.619ns (38.438%)  route 2.592ns (61.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.261     3.756    forLoop_idx_0_1056467340[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.880 r  forLoop_idx_0_1056467340[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.331     4.211    forLoop_idx_0_1056467340[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1056467340[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.507     4.911    forLoop_idx_0_1056467340[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1056467340[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1056467340[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 1.625ns (38.801%)  route 2.563ns (61.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.091     3.592    forLoop_idx_0_1056467340[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.716 r  forLoop_idx_0_1056467340[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.472     4.187    forLoop_idx_0_1056467340[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1056467340[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.507     4.911    forLoop_idx_0_1056467340[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1056467340[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.628ns (38.913%)  route 2.555ns (61.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.215    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.339 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.844     4.183    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.628ns (38.913%)  route 2.555ns (61.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.215    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.339 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.844     4.183    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.628ns (38.913%)  route 2.555ns (61.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.215    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.339 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.844     4.183    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.628ns (38.913%)  route 2.555ns (61.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.215    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.339 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.844     4.183    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.183ns  (logic 1.628ns (38.913%)  route 2.555ns (61.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.215    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.339 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.844     4.183    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1056467340[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.615ns (41.408%)  route 2.285ns (58.592%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.954     3.445    forLoop_idx_0_1056467340[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.569 r  forLoop_idx_0_1056467340[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.331     3.900    forLoop_idx_0_1056467340[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1056467340[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.507     4.911    forLoop_idx_0_1056467340[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1056467340[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.622ns (43.603%)  route 2.099ns (56.397%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.628     3.126    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.250 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.471     3.721    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y59         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.507     4.911    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1335383146[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.300ns (29.472%)  route 0.717ns (70.528%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.505     0.759    forLoop_idx_0_1335383146[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.804 r  forLoop_idx_0_1335383146[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.212     1.017    forLoop_idx_0_1335383146[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y66         SRLC32E                                      r  forLoop_idx_0_1335383146[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.855     2.044    forLoop_idx_0_1335383146[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y66         SRLC32E                                      r  forLoop_idx_0_1335383146[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1335383146[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.307ns (29.016%)  route 0.751ns (70.984%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.375     0.637    forLoop_idx_0_1335383146[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.682 r  forLoop_idx_0_1335383146[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.376     1.058    forLoop_idx_0_1335383146[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_1335383146[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.858     2.048    forLoop_idx_0_1335383146[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_1335383146[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.311ns (27.494%)  route 0.821ns (72.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.658     0.924    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.163     1.132    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y59         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1056467340[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.304ns (25.481%)  route 0.888ns (74.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.773     1.031    forLoop_idx_0_1056467340[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.076 r  forLoop_idx_0_1056467340[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.115     1.192    forLoop_idx_0_1056467340[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1056467340[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     2.052    forLoop_idx_0_1056467340[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1056467340[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.316ns (24.064%)  route 0.998ns (75.936%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.679     0.950    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.995 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.320     1.315    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.316ns (24.064%)  route 0.998ns (75.936%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.679     0.950    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.995 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.320     1.315    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.316ns (24.064%)  route 0.998ns (75.936%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.679     0.950    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.995 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.320     1.315    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.316ns (24.064%)  route 0.998ns (75.936%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.679     0.950    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.995 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.320     1.315    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.316ns (24.064%)  route 0.998ns (75.936%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.679     0.950    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.995 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.320     1.315    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1056467340[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.307ns (23.272%)  route 1.013ns (76.728%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.898     1.161    forLoop_idx_0_1056467340[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.206 r  forLoop_idx_0_1056467340[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.115     1.321    forLoop_idx_0_1056467340[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1056467340[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.862     2.052    forLoop_idx_0_1056467340[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_1056467340[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





