{
  "Top": "snn_mnist_hls",
  "RtlTop": "snn_mnist_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "snn_mnist_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "kintexu",
    "Device": "xcku035",
    "Package": "-fbva676",
    "Speed": "-3-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_uint<10>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<1>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r_address0",
          "name": "output_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ce0",
          "name": "output_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_we0",
          "name": "output_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_d0",
          "name": "output_r_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_address1",
          "name": "output_r_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ce1",
          "name": "output_r_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_we1",
          "name": "output_r_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_d1",
          "name": "output_r_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "snn_mnist_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2.5",
    "Uncertainty": "0.675",
    "IsCombinational": "0",
    "II": "146 ~ 1999",
    "Latency": "145"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.500 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "snn_mnist_hls",
    "Version": "1.0",
    "DisplayName": "Snn_mnist_hls",
    "Revision": "2114289144",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_snn_mnist_hls_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/layer.h",
      "..\/..\/snn.cpp"
    ],
    "TestBench": [
      "..\/..\/snn_tb.cpp",
      "..\/..\/..\/dataset\/n-mnist_testset_data.txt",
      "..\/..\/..\/dataset\/n-mnist_testset_targets.txt"
    ],
    "Vhdl": [
      "impl\/vhdl\/snn_mnist_hls_fifo_w10_d10_S.vhd",
      "impl\/vhdl\/snn_mnist_hls_fifo_w10_d128_A.vhd",
      "impl\/vhdl\/snn_mnist_hls_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_10_128_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_0_cfu.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_1_cgu.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_2_chv.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_3_civ.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_4_cjv.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_5_ckv.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_6_clv.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_7_cmv.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_8_cnw.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_9_cow.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_0bkb.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b0s.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b1s.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b2s.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b3s.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b4t.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b5t.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b6t.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b7t.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b8t.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b9t.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bNq.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bOq.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bPq.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bQq.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bRq.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bSr.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bTr.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bUr.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bVr.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bWr.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bXr.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bYs.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bZs.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cau.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cbu.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ccu.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cdu.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ceu.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cud.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1lbW.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1mb6.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ncg.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ocq.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1pcA.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1qcK.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1rcU.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1sc4.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1tde.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1udo.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2Aem.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2Bew.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2CeG.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2dEe.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2DeQ.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2Ee0.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2vdy.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2wdI.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2xdS.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2yd2.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2zec.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3eOg.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Ffa.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Gfk.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Hfu.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3IfE.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3JfO.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3KfY.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Lf8.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Mgi.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Ngs.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3OgC.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4fYi.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4PgM.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4QgW.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Rg6.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Shg.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Thq.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4UhA.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4VhK.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4WhU.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Xh4.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Yie.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_5g8j.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_5Zio.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bak.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bbk.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bck.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bdk.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bek.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bfk.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bgk.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bhl.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bil.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6hbi.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bjl.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bkl.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bll.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bml.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bnm.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bom.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bpm.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bqm.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7brm.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bsm.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7ibs.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bAo.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bBo.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bCo.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8btn.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bun.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bvn.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bwn.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bxn.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8byn.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bzo.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8jbC.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bDo.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bEo.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bFp.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bGp.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bHp.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bIp.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bJp.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bKp.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bLp.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bMq.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9kbM.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_50iy.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_51iI.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_52iS.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_53i2.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_54jc.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_55jm.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_56jw.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_57jG.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_58jQ.vhd",
      "impl\/vhdl\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_69j0.vhd",
      "impl\/vhdl\/snn_mnist_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/snn_mnist_hls_fifo_w10_d10_S.v",
      "impl\/verilog\/snn_mnist_hls_fifo_w10_d128_A.v",
      "impl\/verilog\/snn_mnist_hls_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_0_cfu.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_0_cfu.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_1_cgu.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_1_cgu.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_2_chv.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_2_chv.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_3_civ.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_3_civ.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_4_cjv.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_4_cjv.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_5_ckv.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_5_ckv.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_6_clv.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_6_clv.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_7_cmv.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_7_cmv.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_8_cnw.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_8_cnw.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_9_cow.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_9_cow.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_0bkb.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_0bkb.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b0s.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b0s.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b1s.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b1s.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b2s.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b2s.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b3s.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b3s.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b4t.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b4t.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b5t.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b5t.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b6t.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b6t.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b7t.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b7t.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b8t.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b8t.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b9t.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1b9t.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bNq.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bNq.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bOq.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bOq.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bPq.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bPq.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bQq.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bQq.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bRq.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bRq.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bSr.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bSr.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bTr.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bTr.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bUr.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bUr.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bVr.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bVr.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bWr.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bWr.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bXr.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bXr.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bYs.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bYs.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bZs.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1bZs.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cau.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cau.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cbu.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cbu.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ccu.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ccu.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cdu.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cdu.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ceu.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ceu.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cud.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1cud.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1lbW.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1lbW.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1mb6.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1mb6.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ncg.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ncg.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ocq.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1ocq.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1pcA.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1pcA.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1qcK.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1qcK.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1rcU.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1rcU.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1sc4.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1sc4.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1tde.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1tde.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1udo.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_1udo.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2Aem.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2Aem.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2Bew.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2Bew.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2CeG.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2CeG.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2dEe.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2dEe.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2DeQ.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2DeQ.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2Ee0.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2Ee0.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2vdy.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2vdy.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2wdI.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2wdI.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2xdS.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2xdS.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2yd2.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2yd2.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2zec.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_2zec.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3eOg.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3eOg.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Ffa.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Ffa.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Gfk.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Gfk.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Hfu.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Hfu.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3IfE.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3IfE.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3JfO.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3JfO.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3KfY.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3KfY.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Lf8.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Lf8.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Mgi.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Mgi.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Ngs.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3Ngs.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3OgC.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_3OgC.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4fYi.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4fYi.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4PgM.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4PgM.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4QgW.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4QgW.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Rg6.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Rg6.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Shg.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Shg.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Thq.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Thq.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4UhA.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4UhA.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4VhK.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4VhK.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4WhU.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4WhU.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Xh4.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Xh4.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Yie.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_4Yie.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_5g8j.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_5g8j.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_5Zio.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_5Zio.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bak.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bak.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bbk.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bbk.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bck.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bck.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bdk.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bdk.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bek.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bek.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bfk.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bfk.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bgk.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bgk.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bhl.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bhl.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bil.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6bil.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6hbi.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_6hbi.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bjl.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bjl.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bkl.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bkl.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bll.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bll.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bml.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bml.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bnm.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bnm.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bom.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bom.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bpm.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bpm.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bqm.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bqm.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7brm.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7brm.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bsm.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7bsm.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7ibs.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_7ibs.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bAo.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bAo.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bBo.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bBo.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bCo.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bCo.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8btn.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8btn.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bun.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bun.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bvn.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bvn.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bwn.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bwn.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bxn.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bxn.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8byn.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8byn.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bzo.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8bzo.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8jbC.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_8jbC.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bDo.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bDo.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bEo.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bEo.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bFp.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bFp.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bGp.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bGp.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bHp.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bHp.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bIp.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bIp.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bJp.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bJp.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bKp.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bKp.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bLp.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bLp.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bMq.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9bMq.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9kbM.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_9kbM.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_50iy.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_50iy.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_51iI.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_51iI.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_52iS.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_52iS.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_53i2.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_53i2.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_54jc.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_54jc.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_55jm.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_55jm.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_56jw.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_56jw.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_57jG.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_57jG.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_58jQ.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_58jQ.v",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_69j0.dat",
      "impl\/verilog\/snn_mnist_hls_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_0_69j0.v",
      "impl\/verilog\/snn_mnist_hls.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/snn_mnist_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_r": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "10",
      "portPrefix": "input_r_",
      "portMap": {
        "input_r_dout": "RD_DATA",
        "input_r_empty_n": "EMPTY_N",
        "input_r_read": "RD_EN"
      },
      "ports": [
        "input_r_dout",
        "input_r_empty_n",
        "input_r_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"output_r_address0": "DATA"},
      "ports": ["output_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"output_r_d0": "DATA"},
      "ports": ["output_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"output_r_address1": "DATA"},
      "ports": ["output_r_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"output_r_d1": "DATA"},
      "ports": ["output_r_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r_dout": {
      "dir": "in",
      "width": "10"
    },
    "input_r_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_read": {
      "dir": "out",
      "width": "1"
    },
    "output_r_address0": {
      "dir": "out",
      "width": "4"
    },
    "output_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_d0": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_address1": {
      "dir": "out",
      "width": "4"
    },
    "output_r_ce1": {
      "dir": "out",
      "width": "1"
    },
    "output_r_we1": {
      "dir": "out",
      "width": "1"
    },
    "output_r_d1": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "snn_mnist_hls",
      "BindInstances": "out1_fifo_U out2_fifo_U",
      "Instances": [
        {
          "ModuleName": "lif_layer_128_784_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s",
          "InstanceName": "grp_lif_layer_128_784_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s_fu_760",
          "BindInstances": "icmp_ln51_fu_3151_p2 add_ln56_128_fu_3173_p2 add_ln56_fu_10823_p2 p_promoted_fu_10829_p3 icmp_ln51_1_fu_3211_p2 add_ln56_129_fu_3233_p2 add_ln56_1_fu_10846_p2 p_promoted6_fu_10852_p3 icmp_ln51_2_fu_3271_p2 add_ln56_130_fu_3293_p2 add_ln56_2_fu_10869_p2 p_promoted29_fu_10875_p3 icmp_ln51_3_fu_3331_p2 add_ln56_131_fu_3353_p2 add_ln56_3_fu_10892_p2 p_promoted31_fu_10898_p3 icmp_ln51_4_fu_3391_p2 add_ln56_132_fu_3413_p2 add_ln56_4_fu_10915_p2 p_promoted33_fu_10921_p3 icmp_ln51_5_fu_3451_p2 add_ln56_133_fu_3473_p2 add_ln56_5_fu_10938_p2 p_promoted35_fu_10944_p3 icmp_ln51_6_fu_3511_p2 add_ln56_134_fu_3533_p2 add_ln56_6_fu_10961_p2 p_promoted37_fu_10967_p3 icmp_ln51_7_fu_3571_p2 add_ln56_135_fu_3593_p2 add_ln56_7_fu_10984_p2 p_promoted39_fu_10990_p3 icmp_ln51_8_fu_3631_p2 add_ln56_136_fu_3653_p2 add_ln56_8_fu_11007_p2 p_promoted41_fu_11013_p3 icmp_ln51_9_fu_3691_p2 add_ln56_137_fu_3713_p2 add_ln56_9_fu_11030_p2 p_promoted43_fu_11036_p3 icmp_ln51_10_fu_3751_p2 add_ln56_138_fu_3773_p2 add_ln56_10_fu_11053_p2 p_promoted45_fu_11059_p3 icmp_ln51_11_fu_3811_p2 add_ln56_139_fu_3833_p2 add_ln56_11_fu_11076_p2 p_promoted47_fu_11082_p3 icmp_ln51_12_fu_3871_p2 add_ln56_140_fu_3893_p2 add_ln56_12_fu_11099_p2 p_promoted49_fu_11105_p3 icmp_ln51_13_fu_3931_p2 add_ln56_141_fu_3953_p2 add_ln56_13_fu_11122_p2 p_promoted51_fu_11128_p3 icmp_ln51_14_fu_3991_p2 add_ln56_142_fu_4013_p2 add_ln56_14_fu_11145_p2 p_promoted53_fu_11151_p3 icmp_ln51_15_fu_4051_p2 add_ln56_143_fu_4073_p2 add_ln56_15_fu_11168_p2 p_promoted55_fu_11174_p3 icmp_ln51_16_fu_4111_p2 add_ln56_144_fu_4133_p2 add_ln56_16_fu_11191_p2 p_promoted57_fu_11197_p3 icmp_ln51_17_fu_4171_p2 add_ln56_145_fu_4193_p2 add_ln56_17_fu_11214_p2 p_promoted59_fu_11220_p3 icmp_ln51_18_fu_4231_p2 add_ln56_146_fu_4253_p2 add_ln56_18_fu_11237_p2 p_promoted61_fu_11243_p3 icmp_ln51_19_fu_4291_p2 add_ln56_147_fu_4313_p2 add_ln56_19_fu_11260_p2 p_promoted63_fu_11266_p3 icmp_ln51_20_fu_4351_p2 add_ln56_148_fu_4373_p2 add_ln56_20_fu_11283_p2 p_promoted65_fu_11289_p3 icmp_ln51_21_fu_4411_p2 add_ln56_149_fu_4433_p2 add_ln56_21_fu_11306_p2 p_promoted67_fu_11312_p3 icmp_ln51_22_fu_4471_p2 add_ln56_150_fu_4493_p2 add_ln56_22_fu_11329_p2 p_promoted69_fu_11335_p3 icmp_ln51_23_fu_4531_p2 add_ln56_151_fu_4553_p2 add_ln56_23_fu_11352_p2 p_promoted71_fu_11358_p3 icmp_ln51_24_fu_4591_p2 add_ln56_152_fu_4613_p2 add_ln56_24_fu_11375_p2 p_promoted73_fu_11381_p3 icmp_ln51_25_fu_4651_p2 add_ln56_153_fu_4673_p2 add_ln56_25_fu_11398_p2 p_promoted75_fu_11404_p3 icmp_ln51_26_fu_4711_p2 add_ln56_154_fu_4733_p2 add_ln56_26_fu_11421_p2 p_promoted77_fu_11427_p3 icmp_ln51_27_fu_4771_p2 add_ln56_155_fu_4793_p2 add_ln56_27_fu_11444_p2 p_promoted79_fu_11450_p3 icmp_ln51_28_fu_4831_p2 add_ln56_156_fu_4853_p2 add_ln56_28_fu_11467_p2 p_promoted81_fu_11473_p3 icmp_ln51_29_fu_4891_p2 add_ln56_157_fu_4913_p2 add_ln56_29_fu_11490_p2 p_promoted83_fu_11496_p3 icmp_ln51_30_fu_4951_p2 add_ln56_158_fu_4973_p2 add_ln56_30_fu_11513_p2 p_promoted85_fu_11519_p3 icmp_ln51_31_fu_5011_p2 add_ln56_159_fu_5033_p2 add_ln56_31_fu_11536_p2 p_promoted87_fu_11542_p3 icmp_ln51_32_fu_5071_p2 add_ln56_160_fu_5093_p2 add_ln56_32_fu_11559_p2 p_promoted89_fu_11565_p3 icmp_ln51_33_fu_5131_p2 add_ln56_161_fu_5153_p2 add_ln56_33_fu_11582_p2 p_promoted91_fu_11588_p3 icmp_ln51_34_fu_5191_p2 add_ln56_162_fu_5213_p2 add_ln56_34_fu_11605_p2 p_promoted93_fu_11611_p3 icmp_ln51_35_fu_5251_p2 add_ln56_163_fu_5273_p2 add_ln56_35_fu_11628_p2 p_promoted95_fu_11634_p3 icmp_ln51_36_fu_5311_p2 add_ln56_164_fu_5333_p2 add_ln56_36_fu_11651_p2 p_promoted97_fu_11657_p3 icmp_ln51_37_fu_5371_p2 add_ln56_165_fu_5393_p2 add_ln56_37_fu_11674_p2 p_promoted99_fu_11680_p3 icmp_ln51_38_fu_5431_p2 add_ln56_166_fu_5453_p2 add_ln56_38_fu_11697_p2 p_promoted101_fu_11703_p3 icmp_ln51_39_fu_5491_p2 add_ln56_167_fu_5513_p2 add_ln56_39_fu_11720_p2 p_promoted103_fu_11726_p3 icmp_ln51_40_fu_5551_p2 add_ln56_168_fu_5573_p2 add_ln56_40_fu_11743_p2 p_promoted105_fu_11749_p3 icmp_ln51_41_fu_5611_p2 add_ln56_169_fu_5633_p2 add_ln56_41_fu_11766_p2 p_promoted107_fu_11772_p3 icmp_ln51_42_fu_5671_p2 add_ln56_170_fu_5693_p2 add_ln56_42_fu_11789_p2 p_promoted109_fu_11795_p3 icmp_ln51_43_fu_5731_p2 add_ln56_171_fu_5753_p2 add_ln56_43_fu_11812_p2 p_promoted111_fu_11818_p3 icmp_ln51_44_fu_5791_p2 add_ln56_172_fu_5813_p2 add_ln56_44_fu_11835_p2 p_promoted113_fu_11841_p3 icmp_ln51_45_fu_5851_p2 add_ln56_173_fu_5873_p2 add_ln56_45_fu_11858_p2 p_promoted115_fu_11864_p3 icmp_ln51_46_fu_5911_p2 add_ln56_174_fu_5933_p2 add_ln56_46_fu_11881_p2 p_promoted117_fu_11887_p3 icmp_ln51_47_fu_5971_p2 add_ln56_175_fu_5993_p2 add_ln56_47_fu_11904_p2 p_promoted119_fu_11910_p3 icmp_ln51_48_fu_6031_p2 add_ln56_176_fu_6053_p2 add_ln56_48_fu_11927_p2 p_promoted121_fu_11933_p3 icmp_ln51_49_fu_6091_p2 add_ln56_177_fu_6113_p2 add_ln56_49_fu_11950_p2 p_promoted123_fu_11956_p3 icmp_ln51_50_fu_6151_p2 add_ln56_178_fu_6173_p2 add_ln56_50_fu_11973_p2 p_promoted125_fu_11979_p3 icmp_ln51_51_fu_6211_p2 add_ln56_179_fu_6233_p2 add_ln56_51_fu_11996_p2 p_promoted127_fu_12002_p3 icmp_ln51_52_fu_6271_p2 add_ln56_180_fu_6293_p2 add_ln56_52_fu_12019_p2 p_promoted129_fu_12025_p3 icmp_ln51_53_fu_6331_p2 add_ln56_181_fu_6353_p2 add_ln56_53_fu_12042_p2 p_promoted131_fu_12048_p3 icmp_ln51_54_fu_6391_p2 add_ln56_182_fu_6413_p2 add_ln56_54_fu_12065_p2 p_promoted133_fu_12071_p3 icmp_ln51_55_fu_6451_p2 add_ln56_183_fu_6473_p2 add_ln56_55_fu_12088_p2 p_promoted135_fu_12094_p3 icmp_ln51_56_fu_6511_p2 add_ln56_184_fu_6533_p2 add_ln56_56_fu_12111_p2 p_promoted137_fu_12117_p3 icmp_ln51_57_fu_6571_p2 add_ln56_185_fu_6593_p2 add_ln56_57_fu_12134_p2 p_promoted139_fu_12140_p3 icmp_ln51_58_fu_6631_p2 add_ln56_186_fu_6653_p2 add_ln56_58_fu_12157_p2 p_promoted141_fu_12163_p3 icmp_ln51_59_fu_6691_p2 add_ln56_187_fu_6713_p2 add_ln56_59_fu_12180_p2 p_promoted143_fu_12186_p3 icmp_ln51_60_fu_6751_p2 add_ln56_188_fu_6773_p2 add_ln56_60_fu_12203_p2 p_promoted145_fu_12209_p3 icmp_ln51_61_fu_6811_p2 add_ln56_189_fu_6833_p2 add_ln56_61_fu_12226_p2 p_promoted147_fu_12232_p3 icmp_ln51_62_fu_6871_p2 add_ln56_190_fu_6893_p2 add_ln56_62_fu_12249_p2 p_promoted149_fu_12255_p3 icmp_ln51_63_fu_6931_p2 add_ln56_191_fu_6953_p2 add_ln56_63_fu_12272_p2 p_promoted151_fu_12278_p3 icmp_ln51_64_fu_6991_p2 add_ln56_192_fu_7013_p2 add_ln56_64_fu_12295_p2 p_promoted153_fu_12301_p3 icmp_ln51_65_fu_7051_p2 add_ln56_193_fu_7073_p2 add_ln56_65_fu_12318_p2 p_promoted155_fu_12324_p3 icmp_ln51_66_fu_7111_p2 add_ln56_194_fu_7133_p2 add_ln56_66_fu_12341_p2 p_promoted157_fu_12347_p3 icmp_ln51_67_fu_7171_p2 add_ln56_195_fu_7193_p2 add_ln56_67_fu_12364_p2 p_promoted159_fu_12370_p3 icmp_ln51_68_fu_7231_p2 add_ln56_196_fu_7253_p2 add_ln56_68_fu_12387_p2 p_promoted161_fu_12393_p3 icmp_ln51_69_fu_7291_p2 add_ln56_197_fu_7313_p2 add_ln56_69_fu_12410_p2 p_promoted163_fu_12416_p3 icmp_ln51_70_fu_7351_p2 add_ln56_198_fu_7373_p2 add_ln56_70_fu_12433_p2 p_promoted165_fu_12439_p3 icmp_ln51_71_fu_7411_p2 add_ln56_199_fu_7433_p2 add_ln56_71_fu_12456_p2 p_promoted167_fu_12462_p3 icmp_ln51_72_fu_7471_p2 add_ln56_200_fu_7493_p2 add_ln56_72_fu_12479_p2 p_promoted169_fu_12485_p3 icmp_ln51_73_fu_7531_p2 add_ln56_201_fu_7553_p2 add_ln56_73_fu_12502_p2 p_promoted171_fu_12508_p3 icmp_ln51_74_fu_7591_p2 add_ln56_202_fu_7613_p2 add_ln56_74_fu_12525_p2 p_promoted173_fu_12531_p3 icmp_ln51_75_fu_7651_p2 add_ln56_203_fu_7673_p2 add_ln56_75_fu_12548_p2 p_promoted175_fu_12554_p3 icmp_ln51_76_fu_7711_p2 add_ln56_204_fu_7733_p2 add_ln56_76_fu_12571_p2 p_promoted177_fu_12577_p3 icmp_ln51_77_fu_7771_p2 add_ln56_205_fu_7793_p2 add_ln56_77_fu_12594_p2 p_promoted179_fu_12600_p3 icmp_ln51_78_fu_7831_p2 add_ln56_206_fu_7853_p2 add_ln56_78_fu_12617_p2 p_promoted181_fu_12623_p3 icmp_ln51_79_fu_7891_p2 add_ln56_207_fu_7913_p2 add_ln56_79_fu_12640_p2 p_promoted183_fu_12646_p3 icmp_ln51_80_fu_7951_p2 add_ln56_208_fu_7973_p2 add_ln56_80_fu_12663_p2 p_promoted185_fu_12669_p3 icmp_ln51_81_fu_8011_p2 add_ln56_209_fu_8033_p2 add_ln56_81_fu_12686_p2 p_promoted187_fu_12692_p3 icmp_ln51_82_fu_8071_p2 add_ln56_210_fu_8093_p2 add_ln56_82_fu_12709_p2 p_promoted189_fu_12715_p3 icmp_ln51_83_fu_8131_p2 add_ln56_211_fu_8153_p2 add_ln56_83_fu_12732_p2 p_promoted191_fu_12738_p3 icmp_ln51_84_fu_8191_p2 add_ln56_212_fu_8213_p2 add_ln56_84_fu_12755_p2 p_promoted193_fu_12761_p3 icmp_ln51_85_fu_8251_p2 add_ln56_213_fu_8273_p2 add_ln56_85_fu_12778_p2 p_promoted195_fu_12784_p3 icmp_ln51_86_fu_8311_p2 add_ln56_214_fu_8333_p2 add_ln56_86_fu_12801_p2 p_promoted197_fu_12807_p3 icmp_ln51_87_fu_8371_p2 add_ln56_215_fu_8393_p2 add_ln56_87_fu_12824_p2 p_promoted199_fu_12830_p3 icmp_ln51_88_fu_8431_p2 add_ln56_216_fu_8453_p2 add_ln56_88_fu_12847_p2 p_promoted201_fu_12853_p3 icmp_ln51_89_fu_8491_p2 add_ln56_217_fu_8513_p2 add_ln56_89_fu_12870_p2 p_promoted203_fu_12876_p3 icmp_ln51_90_fu_8551_p2 add_ln56_218_fu_8573_p2 add_ln56_90_fu_12893_p2 p_promoted205_fu_12899_p3 icmp_ln51_91_fu_8611_p2 add_ln56_219_fu_8633_p2 add_ln56_91_fu_12916_p2 p_promoted207_fu_12922_p3 icmp_ln51_92_fu_8671_p2 add_ln56_220_fu_8693_p2 add_ln56_92_fu_12939_p2 p_promoted209_fu_12945_p3 icmp_ln51_93_fu_8731_p2 add_ln56_221_fu_8753_p2 add_ln56_93_fu_12962_p2 p_promoted211_fu_12968_p3 icmp_ln51_94_fu_8791_p2 add_ln56_222_fu_8813_p2 add_ln56_94_fu_12985_p2 p_promoted213_fu_12991_p3 icmp_ln51_95_fu_8851_p2 add_ln56_223_fu_8873_p2 add_ln56_95_fu_13008_p2 p_promoted215_fu_13014_p3 icmp_ln51_96_fu_8911_p2 add_ln56_224_fu_8933_p2 add_ln56_96_fu_13031_p2 p_promoted217_fu_13037_p3 icmp_ln51_97_fu_8971_p2 add_ln56_225_fu_8993_p2 add_ln56_97_fu_13054_p2 p_promoted219_fu_13060_p3 icmp_ln51_98_fu_9031_p2 add_ln56_226_fu_9053_p2 add_ln56_98_fu_13077_p2 p_promoted221_fu_13083_p3 icmp_ln51_99_fu_9091_p2 add_ln56_227_fu_9113_p2 add_ln56_99_fu_13100_p2 p_promoted223_fu_13106_p3 icmp_ln51_100_fu_9151_p2 add_ln56_228_fu_9173_p2 add_ln56_100_fu_13123_p2 p_promoted225_fu_13129_p3 icmp_ln51_101_fu_9211_p2 add_ln56_229_fu_9233_p2 add_ln56_101_fu_13146_p2 p_promoted227_fu_13152_p3 icmp_ln51_102_fu_9271_p2 add_ln56_230_fu_9293_p2 add_ln56_102_fu_13169_p2 p_promoted229_fu_13175_p3 icmp_ln51_103_fu_9331_p2 add_ln56_231_fu_9353_p2 add_ln56_103_fu_13192_p2 p_promoted231_fu_13198_p3 icmp_ln51_104_fu_9391_p2 add_ln56_232_fu_9413_p2 add_ln56_104_fu_13215_p2 p_promoted233_fu_13221_p3 icmp_ln51_105_fu_9451_p2 add_ln56_233_fu_9473_p2 add_ln56_105_fu_13238_p2 p_promoted235_fu_13244_p3 icmp_ln51_106_fu_9511_p2 add_ln56_234_fu_9533_p2 add_ln56_106_fu_13261_p2 p_promoted237_fu_13267_p3 icmp_ln51_107_fu_9571_p2 add_ln56_235_fu_9593_p2 add_ln56_107_fu_13284_p2 p_promoted239_fu_13290_p3 icmp_ln51_108_fu_9631_p2 add_ln56_236_fu_9653_p2 add_ln56_108_fu_13307_p2 p_promoted241_fu_13313_p3 icmp_ln51_109_fu_9691_p2 add_ln56_237_fu_9713_p2 add_ln56_109_fu_13330_p2 p_promoted243_fu_13336_p3 icmp_ln51_110_fu_9751_p2 add_ln56_238_fu_9773_p2 add_ln56_110_fu_13353_p2 p_promoted245_fu_13359_p3 icmp_ln51_111_fu_9811_p2 add_ln56_239_fu_9833_p2 add_ln56_111_fu_13376_p2 p_promoted247_fu_13382_p3 icmp_ln51_112_fu_9871_p2 add_ln56_240_fu_9893_p2 add_ln56_112_fu_13399_p2 p_promoted249_fu_13405_p3 icmp_ln51_113_fu_9931_p2 add_ln56_241_fu_9953_p2 add_ln56_113_fu_13422_p2 p_promoted251_fu_13428_p3 icmp_ln51_114_fu_9991_p2 add_ln56_242_fu_10013_p2 add_ln56_114_fu_13445_p2 p_promoted253_fu_13451_p3 icmp_ln51_115_fu_10051_p2 add_ln56_243_fu_10073_p2 add_ln56_115_fu_13468_p2 p_promoted255_fu_13474_p3 icmp_ln51_116_fu_10111_p2 add_ln56_244_fu_10133_p2 add_ln56_116_fu_13491_p2 p_promoted257_fu_13497_p3 icmp_ln51_117_fu_10171_p2 add_ln56_245_fu_10193_p2 add_ln56_117_fu_13514_p2 p_promoted259_fu_13520_p3 icmp_ln51_118_fu_10231_p2 add_ln56_246_fu_10253_p2 add_ln56_118_fu_13537_p2 p_promoted261_fu_13543_p3 icmp_ln51_119_fu_10291_p2 add_ln56_247_fu_10313_p2 add_ln56_119_fu_13560_p2 p_promoted263_fu_13566_p3 icmp_ln51_120_fu_10351_p2 add_ln56_248_fu_10373_p2 add_ln56_120_fu_13583_p2 p_promoted265_fu_13589_p3 icmp_ln51_121_fu_10411_p2 add_ln56_249_fu_10433_p2 add_ln56_121_fu_13606_p2 p_promoted267_fu_13612_p3 icmp_ln51_122_fu_10471_p2 add_ln56_250_fu_10493_p2 add_ln56_122_fu_13629_p2 p_promoted269_fu_13635_p3 icmp_ln51_123_fu_10531_p2 add_ln56_251_fu_10553_p2 add_ln56_123_fu_13652_p2 p_promoted271_fu_13658_p3 icmp_ln51_124_fu_10591_p2 add_ln56_252_fu_10613_p2 add_ln56_124_fu_13675_p2 p_promoted273_fu_13681_p3 icmp_ln51_125_fu_10651_p2 add_ln56_253_fu_10673_p2 add_ln56_125_fu_13698_p2 p_promoted275_fu_13704_p3 icmp_ln51_126_fu_10711_p2 add_ln56_254_fu_10733_p2 add_ln56_126_fu_13721_p2 p_promoted277_fu_13727_p3 icmp_ln51_127_fu_10771_p2 add_ln56_255_fu_10793_p2 add_ln56_127_fu_13744_p2 p_promoted279_fu_13750_p3",
          "Instances": [{
              "ModuleName": "lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate",
              "InstanceName": "grp_lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate_fu_2619",
              "BindInstances": "add_ln74_out add_ln74_1_out add_ln74_2_out add_ln74_3_out add_ln74_4_out add_ln74_5_out add_ln74_6_out add_ln74_7_out add_ln74_8_out add_ln74_9_out add_ln74_10_out add_ln74_11_out add_ln74_12_out add_ln74_13_out add_ln74_14_out add_ln74_15_out add_ln74_16_out add_ln74_17_out add_ln74_18_out add_ln74_19_out add_ln74_20_out add_ln74_21_out add_ln74_22_out add_ln74_23_out add_ln74_24_out add_ln74_25_out add_ln74_26_out add_ln74_27_out add_ln74_28_out add_ln74_29_out add_ln74_30_out add_ln74_31_out add_ln74_32_out add_ln74_33_out add_ln74_34_out add_ln74_35_out add_ln74_36_out add_ln74_37_out add_ln74_38_out add_ln74_39_out add_ln74_40_out add_ln74_41_out add_ln74_42_out add_ln74_43_out add_ln74_44_out add_ln74_45_out add_ln74_46_out add_ln74_47_out add_ln74_48_out add_ln74_49_out add_ln74_50_out add_ln74_51_out add_ln74_52_out add_ln74_53_out add_ln74_54_out add_ln74_55_out add_ln74_56_out add_ln74_57_out add_ln74_58_out add_ln74_59_out add_ln74_60_out add_ln74_61_out add_ln74_62_out add_ln74_63_out add_ln74_64_out add_ln74_65_out add_ln74_66_out add_ln74_67_out add_ln74_68_out add_ln74_69_out add_ln74_70_out add_ln74_71_out add_ln74_72_out add_ln74_73_out add_ln74_74_out add_ln74_75_out add_ln74_76_out add_ln74_77_out add_ln74_78_out add_ln74_79_out add_ln74_80_out add_ln74_81_out add_ln74_82_out add_ln74_83_out add_ln74_84_out add_ln74_85_out add_ln74_86_out add_ln74_87_out add_ln74_88_out add_ln74_89_out add_ln74_90_out add_ln74_91_out add_ln74_92_out add_ln74_93_out add_ln74_94_out add_ln74_95_out add_ln74_96_out add_ln74_97_out add_ln74_98_out add_ln74_99_out add_ln74_100_out add_ln74_101_out add_ln74_102_out add_ln74_103_out add_ln74_104_out add_ln74_105_out add_ln74_106_out add_ln74_107_out add_ln74_108_out add_ln74_109_out add_ln74_110_out add_ln74_111_out add_ln74_112_out add_ln74_113_out add_ln74_114_out add_ln74_115_out add_ln74_116_out add_ln74_117_out add_ln74_118_out add_ln74_119_out add_ln74_120_out add_ln74_121_out add_ln74_122_out add_ln74_123_out add_ln74_124_out add_ln74_125_out add_ln74_126_out add_ln74_127_out weights_0_0_U weights_0_1_U weights_0_2_U weights_0_3_U weights_0_4_U weights_0_5_U weights_0_6_U weights_0_7_U weights_0_8_U weights_0_9_U weights_0_10_U weights_0_11_U weights_0_12_U weights_0_13_U weights_0_14_U weights_0_15_U weights_0_16_U weights_0_17_U weights_0_18_U weights_0_19_U weights_0_20_U weights_0_21_U weights_0_22_U weights_0_23_U weights_0_24_U weights_0_25_U weights_0_26_U weights_0_27_U weights_0_28_U weights_0_29_U weights_0_30_U weights_0_31_U weights_0_32_U weights_0_33_U weights_0_34_U weights_0_35_U weights_0_36_U weights_0_37_U weights_0_38_U weights_0_39_U weights_0_40_U weights_0_41_U weights_0_42_U weights_0_43_U weights_0_44_U weights_0_45_U weights_0_46_U weights_0_47_U weights_0_48_U weights_0_49_U weights_0_50_U weights_0_51_U weights_0_52_U weights_0_53_U weights_0_54_U weights_0_55_U weights_0_56_U weights_0_57_U weights_0_58_U weights_0_59_U weights_0_60_U weights_0_61_U weights_0_62_U weights_0_63_U weights_0_64_U weights_0_65_U weights_0_66_U weights_0_67_U weights_0_68_U weights_0_69_U weights_0_70_U weights_0_71_U weights_0_72_U weights_0_73_U weights_0_74_U weights_0_75_U weights_0_76_U weights_0_77_U weights_0_78_U weights_0_79_U weights_0_80_U weights_0_81_U weights_0_82_U weights_0_83_U weights_0_84_U weights_0_85_U weights_0_86_U weights_0_87_U weights_0_88_U weights_0_89_U weights_0_90_U weights_0_91_U weights_0_92_U weights_0_93_U weights_0_94_U weights_0_95_U weights_0_96_U weights_0_97_U weights_0_98_U weights_0_99_U weights_0_100_U weights_0_101_U weights_0_102_U weights_0_103_U weights_0_104_U weights_0_105_U weights_0_106_U weights_0_107_U weights_0_108_U weights_0_109_U weights_0_110_U weights_0_111_U weights_0_112_U weights_0_113_U weights_0_114_U weights_0_115_U weights_0_116_U weights_0_117_U weights_0_118_U weights_0_119_U weights_0_120_U weights_0_121_U weights_0_122_U weights_0_123_U weights_0_124_U weights_0_125_U weights_0_126_U weights_0_127_U"
            }]
        },
        {
          "ModuleName": "lif_layer_10_128_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s",
          "InstanceName": "grp_lif_layer_10_128_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s_fu_1279",
          "BindInstances": "icmp_ln51_fu_319_p2 add_ln56_256_fu_341_p2 add_ln56_fu_911_p2 p_promoted_fu_917_p3 icmp_ln51_128_fu_379_p2 add_ln56_257_fu_401_p2 add_ln56_128_fu_934_p2 p_promoted6_fu_940_p3 icmp_ln51_129_fu_439_p2 add_ln56_258_fu_461_p2 add_ln56_129_fu_957_p2 p_promoted8_fu_963_p3 icmp_ln51_130_fu_499_p2 add_ln56_259_fu_521_p2 add_ln56_130_fu_980_p2 p_promoted10_fu_986_p3 icmp_ln51_131_fu_559_p2 add_ln56_260_fu_581_p2 add_ln56_131_fu_1003_p2 p_promoted12_fu_1009_p3 icmp_ln51_132_fu_619_p2 add_ln56_261_fu_641_p2 add_ln56_132_fu_1026_p2 p_promoted14_fu_1032_p3 icmp_ln51_133_fu_679_p2 add_ln56_262_fu_701_p2 add_ln56_133_fu_1049_p2 p_promoted16_fu_1055_p3 icmp_ln51_134_fu_739_p2 add_ln56_263_fu_761_p2 add_ln56_134_fu_1072_p2 p_promoted18_fu_1078_p3 icmp_ln51_135_fu_799_p2 add_ln56_264_fu_821_p2 add_ln56_135_fu_1095_p2 p_promoted20_fu_1101_p3 icmp_ln51_136_fu_859_p2 add_ln56_265_fu_881_p2 add_ln56_136_fu_1118_p2 p_promoted22_fu_1124_p3",
          "Instances": [{
              "ModuleName": "lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate",
              "InstanceName": "grp_lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_fu_259",
              "BindInstances": "add_ln74_out add_ln74_128_out add_ln74_129_out add_ln74_130_out add_ln74_131_out add_ln74_132_out add_ln74_133_out add_ln74_134_out add_ln74_135_out add_ln74_136_out weights_1_0_U weights_1_1_U weights_1_2_U weights_1_3_U weights_1_4_U weights_1_5_U weights_1_6_U weights_1_7_U weights_1_8_U weights_1_9_U"
            }]
        }
      ]
    },
    "Info": {
      "lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lif_layer_128_784_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lif_layer_10_128_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "snn_mnist_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "lif_layer_128_784_stream_stream_ap_uint_10_0_1_Pipeline_integrate": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "33",
          "LatencyWorst": "1571",
          "PipelineIIMin": "2",
          "PipelineIIMax": "1568",
          "PipelineII": "2 ~ 1568",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.68",
          "Estimate": "1.738"
        },
        "Loops": [{
            "Name": "integrate",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "1569",
            "Latency": "3 ~ 1569",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "128",
          "AVAIL_BRAM": "1080",
          "UTIL_BRAM": "11",
          "FF": "3465",
          "AVAIL_FF": "406256",
          "UTIL_FF": "~0",
          "LUT": "4152",
          "AVAIL_LUT": "203128",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "1700",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lif_layer_128_784_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s": {
        "Latency": {
          "LatencyBest": "129",
          "LatencyAvg": "147",
          "LatencyWorst": "1702",
          "PipelineIIMin": "129",
          "PipelineIIMax": "1702",
          "PipelineII": "129 ~ 1702",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.68",
          "Estimate": "1.738"
        },
        "Area": {
          "BRAM_18K": "128",
          "AVAIL_BRAM": "1080",
          "UTIL_BRAM": "11",
          "FF": "14223",
          "AVAIL_FF": "406256",
          "UTIL_FF": "3",
          "LUT": "16941",
          "AVAIL_LUT": "203128",
          "UTIL_LUT": "8",
          "DSP": "0",
          "AVAIL_DSP": "1700",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "33",
          "LatencyWorst": "259",
          "PipelineIIMin": "2",
          "PipelineIIMax": "256",
          "PipelineII": "2 ~ 256",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.68",
          "Estimate": "1.738"
        },
        "Loops": [{
            "Name": "integrate",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "257",
            "Latency": "3 ~ 257",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "1080",
          "UTIL_BRAM": "~0",
          "FF": "298",
          "AVAIL_FF": "406256",
          "UTIL_FF": "~0",
          "LUT": "376",
          "AVAIL_LUT": "203128",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1700",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lif_layer_10_128_stream_ap_uint_10_0_stream_ap_uint_10_0_1_s": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "29",
          "LatencyWorst": "272",
          "PipelineIIMin": "11",
          "PipelineIIMax": "272",
          "PipelineII": "11 ~ 272",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.68",
          "Estimate": "1.738"
        },
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "1080",
          "UTIL_BRAM": "~0",
          "FF": "1144",
          "AVAIL_FF": "406256",
          "UTIL_FF": "~0",
          "LUT": "1401",
          "AVAIL_LUT": "203128",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1700",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "snn_mnist_hls": {
        "Latency": {
          "LatencyBest": "145",
          "LatencyAvg": "182",
          "LatencyWorst": "1998",
          "PipelineIIMin": "146",
          "PipelineIIMax": "1999",
          "PipelineII": "146 ~ 1999",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.68",
          "Estimate": "1.738"
        },
        "Loops": [{
            "Name": "write_output",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "19",
            "Latency": "1 ~ 19",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "139",
          "AVAIL_BRAM": "1080",
          "UTIL_BRAM": "12",
          "FF": "15633",
          "AVAIL_FF": "406256",
          "UTIL_FF": "3",
          "LUT": "18614",
          "AVAIL_LUT": "203128",
          "UTIL_LUT": "9",
          "DSP": "0",
          "AVAIL_DSP": "1700",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-04 18:25:02 -0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2.2"
  }
}
