<profile>

<section name = "Vitis HLS Report for 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s'" level="0">
<item name = "Date">Tue Jun 24 19:15:21 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">stereolbm_axis_cambm.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.143 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1545, 599281, 15.450 us, 5.993 ms, 1545, 599281, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1_fu_92">xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1, 130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
<column name="grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2_fu_98">xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2, 130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
<column name="grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104">xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width, 19, 820, 0.190 us, 8.200 us, 19, 820, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">1408, 599144, 22 ~ 823, -, -, 64 ~ 728, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 184, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">64, 10, 2426, 3969, 0</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 243, -</column>
<column name="Register">-, -, 345, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">23, 4, 2, 8, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_6ns_10ns_15_1_1_U331">mul_6ns_10ns_15_1_1, 0, 0, 0, 63, 0</column>
<column name="sitofp_32s_32_6_no_dsp_1_U329">sitofp_32s_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="sitofp_32s_32_6_no_dsp_1_U330">sitofp_32s_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1_fu_92">xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1, 0, 0, 10, 56, 0</column>
<column name="grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2_fu_98">xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2, 0, 0, 10, 56, 0</column>
<column name="grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104">xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width, 64, 10, 2406, 3794, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="r1_U">xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 17, 1, 2176</column>
<column name="r2_U">xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W, 1, 0, 0, 0, 128, 17, 1, 2176</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add106_i_fu_176_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_i_fu_171_p2">+, 0, 0, 24, 17, 7</column>
<column name="i_6_fu_221_p2">+, 0, 0, 24, 17, 1</column>
<column name="sub284_i_fu_146_p2">+, 0, 0, 24, 17, 2</column>
<column name="sub300_i_fu_152_p2">+, 0, 0, 24, 17, 2</column>
<column name="cmp111_i_fu_227_p2">icmp, 0, 0, 24, 17, 17</column>
<column name="icmp_fu_266_p2">icmp, 0, 0, 12, 11, 1</column>
<column name="icmp_ln249_fu_216_p2">icmp, 0, 0, 24, 17, 17</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="i_fu_68">9, 2, 17, 34</column>
<column name="imgR_in_data_read">9, 2, 1, 2</column>
<column name="mapxRMat_data_read">9, 2, 1, 2</column>
<column name="mapyRMat_data_read">9, 2, 1, 2</column>
<column name="r1_address0">14, 3, 7, 21</column>
<column name="r1_ce0">14, 3, 1, 3</column>
<column name="r1_ce1">9, 2, 1, 2</column>
<column name="r1_d0">14, 3, 17, 51</column>
<column name="r1_we0">14, 3, 1, 3</column>
<column name="r2_address0">14, 3, 7, 21</column>
<column name="r2_ce0">14, 3, 1, 3</column>
<column name="r2_ce1">9, 2, 1, 2</column>
<column name="r2_d0">14, 3, 17, 51</column>
<column name="r2_we0">14, 3, 1, 3</column>
<column name="rightRemappedMat_data_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add106_i_reg_321">17, 0, 17, 0</column>
<column name="add_i_reg_316">17, 0, 17, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp111_i_reg_375">1, 0, 1, 0</column>
<column name="cols_cast_i_reg_291">16, 0, 17, 1</column>
<column name="conv3_i_reg_326">32, 0, 32, 0</column>
<column name="conv4_i_reg_331">32, 0, 32, 0</column>
<column name="grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1_fu_92_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2_fu_98_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104_ap_start_reg">1, 0, 1, 0</column>
<column name="i_5_reg_356">17, 0, 17, 0</column>
<column name="i_fu_68">17, 0, 17, 0</column>
<column name="icmp_reg_385">1, 0, 1, 0</column>
<column name="mul_ln314_reg_380">15, 0, 15, 0</column>
<column name="rows_cast_i_reg_285">16, 0, 17, 1</column>
<column name="sub284_i_reg_296">17, 0, 17, 0</column>
<column name="sub300_i_reg_301">17, 0, 17, 0</column>
<column name="trunc_ln249_2_reg_367">7, 0, 7, 0</column>
<column name="trunc_ln249_reg_362">1, 0, 1, 0</column>
<column name="trunc_ln347_2_reg_341">23, 0, 23, 0</column>
<column name="trunc_ln347_reg_336">31, 0, 31, 0</column>
<column name="trunc_ln348_2_reg_351">23, 0, 23, 0</column>
<column name="trunc_ln348_reg_346">31, 0, 31, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xFRemapLI&lt;0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xFRemapLI&lt;0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xFRemapLI&lt;0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xFRemapLI&lt;0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, xFRemapLI&lt;0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xFRemapLI&lt;0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xFRemapLI&lt;0, 0, 1, 7, 128, 600, 800, 1, 2, 2, 2, 2, false&gt;, return value</column>
<column name="imgR_in_data_dout">in, 8, ap_fifo, imgR_in_data, pointer</column>
<column name="imgR_in_data_num_data_valid">in, 2, ap_fifo, imgR_in_data, pointer</column>
<column name="imgR_in_data_fifo_cap">in, 2, ap_fifo, imgR_in_data, pointer</column>
<column name="imgR_in_data_empty_n">in, 1, ap_fifo, imgR_in_data, pointer</column>
<column name="imgR_in_data_read">out, 1, ap_fifo, imgR_in_data, pointer</column>
<column name="rightRemappedMat_data_din">out, 8, ap_fifo, rightRemappedMat_data, pointer</column>
<column name="rightRemappedMat_data_num_data_valid">in, 2, ap_fifo, rightRemappedMat_data, pointer</column>
<column name="rightRemappedMat_data_fifo_cap">in, 2, ap_fifo, rightRemappedMat_data, pointer</column>
<column name="rightRemappedMat_data_full_n">in, 1, ap_fifo, rightRemappedMat_data, pointer</column>
<column name="rightRemappedMat_data_write">out, 1, ap_fifo, rightRemappedMat_data, pointer</column>
<column name="mapxRMat_data_dout">in, 32, ap_fifo, mapxRMat_data, pointer</column>
<column name="mapxRMat_data_num_data_valid">in, 2, ap_fifo, mapxRMat_data, pointer</column>
<column name="mapxRMat_data_fifo_cap">in, 2, ap_fifo, mapxRMat_data, pointer</column>
<column name="mapxRMat_data_empty_n">in, 1, ap_fifo, mapxRMat_data, pointer</column>
<column name="mapxRMat_data_read">out, 1, ap_fifo, mapxRMat_data, pointer</column>
<column name="mapyRMat_data_dout">in, 32, ap_fifo, mapyRMat_data, pointer</column>
<column name="mapyRMat_data_num_data_valid">in, 2, ap_fifo, mapyRMat_data, pointer</column>
<column name="mapyRMat_data_fifo_cap">in, 2, ap_fifo, mapyRMat_data, pointer</column>
<column name="mapyRMat_data_empty_n">in, 1, ap_fifo, mapyRMat_data, pointer</column>
<column name="mapyRMat_data_read">out, 1, ap_fifo, mapyRMat_data, pointer</column>
<column name="p_read">in, 16, ap_none, p_read, scalar</column>
<column name="p_read1">in, 16, ap_none, p_read1, scalar</column>
</table>
</item>
</section>
</profile>
