module door(input [9:0] BallX, BallY, BallS, a, b, c, d, //p0 (a,b) left top, p1 (c,d) right bottom
            input Reset, frame_clk,
            output logic exist,
            output [3:0] ready, // w, a, s, d
            output [9:0] a_out, b_out, c_out, d_out
            );
            
            always_ff @ (posedge Reset or posedge frame_clk)
            begin: init_door
            if (Reset)
                begin
                exist <= 1'b0;
                end
            else if (BallY < 210)
                begin
                exist <= 1'b1;
                end
            else
                begin
                exist <= 1'bz;
                end
            end
            
            
            always_comb
            begin
            if (exist == 1'b0)
                begin
                ready = 4'b0000;
                end
            else 
            begin
            if((BallX > a-BallS) && (BallX < c+BallS)) //x is in area of interest
                begin
                if ((BallY == b-BallS))//Y on top of block, ban S, 0010
                    begin
                    ready = 4'b0010;
                    end
                else if ((BallY == d+BallS))//Y on bottom of block, ban W, 1000
                    begin
                    ready = 4'b1000;
                    end
                end
            if((BallY > b-BallS) && (BallY < d+BallS)) // y is in area of interest
                begin
                if ((BallX == c+BallS)) // in wall right boarder, ban A
                    begin
                    ready = 4'b0100;
                    end
                else if ((BallX == a-BallS)) // in wall left boarder, ban D
                    begin
                    ready = 4'b0001;
                    end
                end/*
                if((BallX < a-BallS) && (BallX > c+BallS) && (BallY < b-BallS) && (BallY > d+BallS)) //x is in correct condition
                begin
                    ready = 4'b0000;
                end
                */
            end
            end
            
            assign a_out = a;
            assign b_out = b;
            assign c_out = c;
            assign d_out = d;
            
            endmodule

				

				