[
 {
  "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/camera_hdmi.v",
  "InstLine" : 1,
  "InstName" : "camera_hdmi",
  "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/camera_hdmi.v",
  "ModuleLine" : 1,
  "ModuleName" : "camera_hdmi",
  "SubInsts" : [
   {
    "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/camera_hdmi.v",
    "InstLine" : 68,
    "InstName" : "bufg_pclk",
    "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/bufg.v",
    "ModuleLine" : 10,
    "ModuleName" : "bufg"
   },
   {
    "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/camera_hdmi.v",
    "InstLine" : 74,
    "InstName" : "u_ov5640_ddr_lcd",
    "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ov5640_ddr_lcd.v",
    "ModuleLine" : 4,
    "ModuleName" : "ov5640_ddr_lcd",
    "SubInsts" : [
     {
      "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ov5640_ddr_lcd.v",
      "InstLine" : 58,
      "InstName" : "cmos_pll_inst0",
      "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/cmos_pll.v",
      "ModuleLine" : 10,
      "ModuleName" : "cmos_pll"
     },
     {
      "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ov5640_ddr_lcd.v",
      "InstLine" : 65,
      "InstName" : "power_on_delay_inst",
      "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/power_on_delay.v",
      "ModuleLine" : 2,
      "ModuleName" : "power_on_delay"
     },
     {
      "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ov5640_ddr_lcd.v",
      "InstLine" : 73,
      "InstName" : "reg_config_inst1",
      "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/reg_config.v",
      "ModuleLine" : 18,
      "ModuleName" : "reg_config",
      "SubInsts" : [
       {
        "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/reg_config.v",
        "InstLine" : 38,
        "InstName" : "u1",
        "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/i2c_com.v",
        "ModuleLine" : 2,
        "ModuleName" : "i2c_com"
       }
      ]
     },
     {
      "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ov5640_ddr_lcd.v",
      "InstLine" : 82,
      "InstName" : "camera_capture_inst",
      "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/camera_capture.v",
      "ModuleLine" : 5,
      "ModuleName" : "camera_capture"
     },
     {
      "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ov5640_ddr_lcd.v",
      "InstLine" : 93,
      "InstName" : "lcd_disp_inst",
      "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/lcd_disp.v",
      "ModuleLine" : 20,
      "ModuleName" : "lcd_disp"
     },
     {
      "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ov5640_ddr_lcd.v",
      "InstLine" : 111,
      "InstName" : "ddr_2fifo_top_inst",
      "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_2fifo_top.v",
      "ModuleLine" : 6,
      "ModuleName" : "ddr_2fifo_top",
      "SubInsts" : [
       {
        "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_2fifo_top.v",
        "InstLine" : 75,
        "InstName" : "ddr_ctrl_inst",
        "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_ctrl.v",
        "ModuleLine" : 1,
        "ModuleName" : "ddr_ctrl",
        "SubInsts" : [
         {
          "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_ctrl.v",
          "InstLine" : 70,
          "InstName" : "mem_burst_m0",
          "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mem_burst.v",
          "ModuleLine" : 2,
          "ModuleName" : "mem_burst"
         },
         {
          "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_ctrl.v",
          "InstLine" : 110,
          "InstName" : "ddr_pll_inst0",
          "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_pll.v",
          "ModuleLine" : 10,
          "ModuleName" : "ddr_pll"
         },
         {
          "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_ctrl.v",
          "InstLine" : 122,
          "InstName" : "ddr_m0",
          "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr3_memory_interface.v",
          "ModuleLine" : 31356,
          "ModuleName" : "DDR3_Memory_Interface_Top",
          "SubInsts" : [
           {
            "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr3_memory_interface.v",
            "InstLine" : 31441,
            "InstName" : "gw3_top",
            "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr3_memory_interface.v",
            "ModuleLine" : 10,
            "ModuleName" : "~GW_DDR3_PHY_MC.DDR3_Memory_Interface_Top"
           }
          ]
         }
        ]
       },
       {
        "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_2fifo_top.v",
        "InstLine" : 127,
        "InstName" : "u_dcfifo_ctrl",
        "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dcfifo_ctrl.v",
        "ModuleLine" : 2,
        "ModuleName" : "dcfifo_ctrl",
        "SubInsts" : [
         {
          "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dcfifo_ctrl.v",
          "InstLine" : 214,
          "InstName" : "u_wrfifo",
          "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/rwfifo.v",
          "ModuleLine" : 797,
          "ModuleName" : "rwfifo",
          "SubInsts" : [
           {
            "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/rwfifo.v",
            "InstLine" : 824,
            "InstName" : "fifo_inst",
            "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/rwfifo.v",
            "ModuleLine" : 13,
            "ModuleName" : "~fifo.rwfifo"
           }
          ]
         },
         {
          "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dcfifo_ctrl.v",
          "InstLine" : 236,
          "InstName" : "u_rdfifo",
          "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/rwfifo.v",
          "ModuleLine" : 797,
          "ModuleName" : "rwfifo",
          "SubInsts" : [
           {
            "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/rwfifo.v",
            "InstLine" : 824,
            "InstName" : "fifo_inst",
            "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/rwfifo.v",
            "ModuleLine" : 13,
            "ModuleName" : "~fifo.rwfifo"
           }
          ]
         }
        ]
       },
       {
        "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_2fifo_top.v",
        "InstLine" : 173,
        "InstName" : "bank_switch_inst",
        "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/bank_switch.v",
        "ModuleLine" : 9,
        "ModuleName" : "bank_switch"
       }
      ]
     }
    ]
   },
   {
    "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/camera_hdmi.v",
    "InstLine" : 118,
    "InstName" : "tmds_pll_inst0",
    "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/tmds_pll.v",
    "ModuleLine" : 10,
    "ModuleName" : "tmds_pll"
   },
   {
    "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/camera_hdmi.v",
    "InstLine" : 126,
    "InstName" : "dvi_tx_top_inst0",
    "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_top.v",
    "ModuleLine" : 1,
    "ModuleName" : "dvi_tx_top",
    "SubInsts" : [
     {
      "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_top.v",
      "InstLine" : 37,
      "InstName" : "gen_enc[0].dvi_tx_tmds_enc_inst",
      "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_tmds_enc.v",
      "ModuleLine" : 1,
      "ModuleName" : "dvi_tx_tmds_enc"
     },
     {
      "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_top.v",
      "InstLine" : 48,
      "InstName" : "gen_enc[0].dvi_tx_tmds_phy_inst",
      "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_tmds_phy.v",
      "ModuleLine" : 1,
      "ModuleName" : "dvi_tx_tmds_phy"
     },
     {
      "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_top.v",
      "InstLine" : 37,
      "InstName" : "gen_enc[1].dvi_tx_tmds_enc_inst",
      "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_tmds_enc.v",
      "ModuleLine" : 1,
      "ModuleName" : "dvi_tx_tmds_enc"
     },
     {
      "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_top.v",
      "InstLine" : 48,
      "InstName" : "gen_enc[1].dvi_tx_tmds_phy_inst",
      "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_tmds_phy.v",
      "ModuleLine" : 1,
      "ModuleName" : "dvi_tx_tmds_phy"
     },
     {
      "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_top.v",
      "InstLine" : 37,
      "InstName" : "gen_enc[2].dvi_tx_tmds_enc_inst",
      "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_tmds_enc.v",
      "ModuleLine" : 1,
      "ModuleName" : "dvi_tx_tmds_enc"
     },
     {
      "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_top.v",
      "InstLine" : 48,
      "InstName" : "gen_enc[2].dvi_tx_tmds_phy_inst",
      "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_tmds_phy.v",
      "ModuleLine" : 1,
      "ModuleName" : "dvi_tx_tmds_phy"
     },
     {
      "InstFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_top.v",
      "InstLine" : 60,
      "InstName" : "clock_phy",
      "ModuleFile" : "/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_clk_drv.v",
      "ModuleLine" : 1,
      "ModuleName" : "dvi_tx_clk_drv"
     }
    ]
   }
  ]
 }
]