package LIFT_PROJECT;

#$VERSION = q$Revision: 1.1 $;
#$HEADER = q$Header: config/Mappings/AB12_ProjectConst_ManiToo_SMA660.pm 1.1 2020/02/07 08:13:31IST Anurag G N (RBEI/ESA-PP3) (UAG6KOR) develop Anurag G N (RBEI/ESA-PP3) (UAG6KOR)(2020/02/07 08:14:29IST) $;

# use constant SPI_SENSOR_HG_X_CHANNEL => 0b010;
our @ISA = qw(Exporter);

our @EXPORT = qw(
   $Defaults 
);
$Defaults->{'MANITOO_TEMP'}{'SERVICES'} = {
    #
    #  SERVICES
    #
    'power_ON'  => {
       'CMD_sequence' => {
            1.1 => { cmd => '80 - 00 01 00 01',  descr => 'Power-ON' },
        },
    },
    'power_OFF'  => {
       'CMD_sequence' => {
            1.1 => { cmd => '80 - 00 01 00 00',  descr => 'Power-OFF' },
        },
    },
    'init'  => { # Init #ok
       'CMD_sequence' => {
            # get version
            1.1 => { cmd => '10', descr => 'Get Version' },
            # complete Reset of PS & PL
            2.1 => { cmd => '22', descr => 'Reset PS & PL' },
            # config_rti_trigger
            3.1 => { cmd => '51 - 00 00 00 01',  descr => 'Set CS for Cobra_M' },
            3.2 => { cmd => '52 - FF C0 00 00',  descr => 'Set SPI Mask for WD command' },
            3.3 => { cmd => '53 - 01 00 00 00',  descr => 'Set SPI Pattern for WD command' },
            # config_spi_smi7
            4.1 => { cmd => '71 - 00 10 00 08',  descr => 'Set CS for SMI7' },
            },
    },
    'start_manipulation'  => {  # Start manipulation  ok
        'CMD_sequence' => {
            1.0 => { cmd => 'FA 00 00 00 01', descr => 'debug via Extension port' }, #########################
			1.1 => { cmd => '20', descr => 'Copy data to PL' },
            1.2 => { cmd => '21 - 00 00 00 01', descr => 'Start manipulation' },

        },
    },
	'stop_manipulation'  => { # Stop manipulation ok
       'CMD_sequence' => {
            1.1 => { cmd => '21 - 00 00 00 00',  descr => 'Stop manipulation' },
            1.2 => { cmd => '23', descr => 'Partial Reset PS & PL' },
    },
	},
	'copy_data_to_PL'  => {
        'CMD_sequence' => {
            1.0 => { cmd => '20', descr => 'Copy data to PL' },
     },
    },
};

$Defaults->{'MANITOO_TEMP'}{'TESTCASES'} = {
#**************************************************************************************************** SMA660 Testing  *****************************************************************************
#**************************************************************************************************** SMA660 Testing  *****************************************************************************
#**************************************************************************************************** SMA660 Testing  *****************************************************************************
#**************************************************************************************************** SMA660 Testing  *****************************************************************************
#***************************************************************************************
    'Invalid_ReadDeviceID_CRC_SMA660M_M0155'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID #chetan
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 21 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadDeviceID_CRC_SMA660P_M0155'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 21 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },
#**************************************************************************************
# ***************** Voltage Mode CRC,Data load,S bit START ****************************
#**************************************************************************************
    'Invalid_ReadVgMode_CRC_SMA660M_M0155'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadVgMode_CRC_SMA660P_M0155'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_SMA660M_M0155'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_SMA660P_M0155'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadVgMode_Sbit_SMA660M_M0155'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 02 - 40 FF FF FF - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 02 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 02 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadVgMode_Sbit_SMA660P_M0155'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 02 - 40 FF FF FF - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 02 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 02 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#**************************************************************************************
# ***************** Voltage Mode CRC,Data load,S bit END  ****************************
#**************************************************************************************
#***************************************************************************************
# ***************** Extended Mode CRC,Data load,S bit START  ****************************
#***************************************************************************************
    'Invalid_RD_EXTMode_DataLoad_SMA660_M0155'  =>  { # check for the Invalid EXTMode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 39 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 CF FF F8', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 CF FF F8', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_EXTMode_DataLoad_SMA660_P0155'  =>  { # check for the Invalid EXTMode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 39 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 CF FF F8', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 CF FF F8', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_EXTMode_CRC_SMA660_M0155'  =>  { # check for the Invalid EXTMode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 39 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_EXTMode_CRC_SMA660_P0155'  =>  { # check for the Invalid EXTMode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 39 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_EXTMode_SBit_SMA660_M0155'  =>  { # check for the Invalid EXTMode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 30 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF ', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00 ', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00 ', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_EXTMode_SBit_SMA660_P0155'  =>  { # check for the Invalid EXTMode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 30 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
# ***************** Extended Mode CRC,Data load,S bit END  ****************************
#***************************************************************************************
# ***************** RD OTP Address CRC,Data load,S bit Start  ****************************
#***************************************************************************************
    'Invalid_RD_OTPAddress_Dataload_SMA660M_M0155'  =>  { # check for the Invalid RD_MON1_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 42 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON1_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 3F FF F8', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 3F FF F8', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OTPAddress_Dataload_SMA660P_M0155'  =>  { # check for the Invalid RD_MON1_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 42 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON1_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 3F FF F8', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 3F FF F8', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OTPAddress_CRC_SMA660M_M0155'  =>  { # check for the Invalid RD_MON1_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 42 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON1_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OTPAddress_CRC_SMA660P_M0155'  =>  { # check for the Invalid RD_MON1_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 42 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON1_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OTPAddress_Sbit_SMA660M_M0155'  =>  { # check for the Invalid RD_MON1_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 40 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON1_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OTPAddress_Sbit_SMA660P_M0155'  =>  { # check for the Invalid RD_MON1_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 40 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON1_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
# ***************** RD OTP Address CRC,Data load,S bit END  ****************************
#***************************************************************************************
# ***************** RD OTP Data CRC,S bit START  ****************************
#***************************************************************************************
#***************************************************************************************
    'Invalid_RD_OTPData_CRC_SMA660M_M0155'  =>  { # check for the Invalid RD_OTP_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 41 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 06', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OTPData_CRC_SMA660P_M0155'  =>  { # check for the Invalid RD_OTP_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 41 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 06', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OTPData_Sbit_SMA660M_M0155'  =>  { # check for the Invalid RD_OTP_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 40 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OTPData_Sbit_SMA660P_M0155'  =>  { # check for the Invalid RD_OTP_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 40 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#********************************************************************************************************
#********************Revision ID CRC idle mode *********************************************
#********************************************************************************************************
'Invalid_ReadRevisionId_CRC_SMA660M_Idlemode' => {
#************************************************************************************
 'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Revision ID
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#******************************************************************************************************************
'Invalid_ReadRevisionId_CRC_SMA660P_Idlemode'=>{
#**************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Revision ID
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#**********************************************************************************************************************
'Invalid_ReadDeviceID_CRC_SMA660M_Idlemode'=>{
#**************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 21 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Revision ID
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#*********************************************************************************************************************
'Invalid_ReadDeviceID_CRC_SMA660P_Idlemode'=>{
#*************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 21 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Revision ID
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
# ***************** Revision ID CRC,S bit START  ****************************
#***************************************************************************************
#***************************************************************************************
    'Invalid_ReadRevisionId_CRC_SMA660M_M0155'  =>  { # check for the Invalid Read Revision ID RD
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Revision ID
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadRevisionId_CRC_SMA660P_M0155'  =>  { # check for the Invalid Read Revision ID RD
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Revision ID
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadRevisionId_Sbit_SMA660M_M0155'  =>  { # check for the Invalid Read Revision ID RD
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Revision ID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadRevisionId_Sbit_SMA660P_M0155'  =>  { # check for the Invalid Read Revision ID RD
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Revision ID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
# ***************** Revision ID CRC,S bit END   ****************************
#***************************************************************************************
#***************************************************************************************
# ***************** Serial No CRC,S bit START   ****************************
#***************************************************************************************
    'Invalid_RD_SERIAL1_NO_CRC_SMA660M_M0155'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL1_NO_CRC_SMA660P_M0155'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL2_NO_CRC_SMA660M_M0155'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 01 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL2_NO_CRC_SMA660P_M0155'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 01 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL3_NO_CRC_SMA660M_M0155'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 02 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL3_NO_CRC_SMA660P_M0155'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 02 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL1_NO_Sbit_SMA660M_M0155'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault #Chetan
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction  #CHANGED F0 00 00 00 to FF FF FF F0
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# 1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 03 - 40 FF FF FF - 40 FF FF FF - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 03 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 03 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    # 'Invalid_RD_SERIAL1_NO_Sbit_SMA660M_M0155'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        # 'CMD_sequence' => {
            # Configure SPI trigger for SA1
            # 1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            # 1.2 => { cmd => '32 - 00 - FF FF FF F0', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction  #CHANGED F0 00 00 00 to FF FF FF F0
            # 1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# 1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            # 2.1 => { cmd => '41 - 00 - 05 - 40 00 FF 00 - 40 00 FF 00 - 40 00 FF 00 - 40 00 FF 00 - 40 00 FF FF', descr => 'module_0: Write FIFO mode and time' },
            # 2.2 => { cmd => '42 - 00 - 05 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            # 2.3 => { cmd => '43 - 00 - 05 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        # },
    # },

#***************************************************************************************
    'Invalid_RD_SERIAL1_NO_Sbit_SMA660P_M0155'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 03 - 40 FF FF FF - 40 FF FF FF- 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 03 - 02 00 00 00 - 02 00 00 00- 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 03 - 02 00 00 00 - 02 00 00 00- 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL2_NO_Sbit_SMA660M_M0155'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 01 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 05 - 40 FF FF FF - 40 FF FF FF- 40 FF FF FF - 40 FF FF FF - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 05 - 02 00 00 00 - 02 00 00 00- 02 00 00 00 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 05 - 02 00 00 00 - 02 00 00 00- 02 00 00 00 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL2_NO_Sbit_SMA660P_M0155'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 01 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 05 - 40 FF FF FF - 40 FF FF FF- 40 FF FF FF - 40 FF FF FF- 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 05 - 02 00 00 00 - 02 00 00 00- 02 00 00 00 - 02 00 00 00- 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 05 - 02 00 00 00 - 02 00 00 00- 02 00 00 00 - 02 00 00 00- 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL3_NO_Sbit_SMA660M_M0155'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 02 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 05 - 40 FF FF FF - 40 FF FF FF- 40 FF FF FF - 40 FF FF FF - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 05 - 02 00 00 00 - 02 00 00 00- 02 00 00 00 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 05 - 02 00 00 00 - 02 00 00 00- 02 00 00 00 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL3_NO_Sbit_SMA660P_M0155'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 02 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 07 - 40 FF FF FF - 40 FF FF FF - 40 FF FF FF- 40 FF FF FF - 40 FF FF FF - 40 FF FF FF - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00- 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 07 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00- 02 00 00 00 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
# ***************** Serial No CRC,S bit END   ******************************************
#***************************************************************************************
# ***************** Clock Counter CRC,S bit END   **************************************
#***************************************************************************************
#***************************************************************************************
   'Invalid_RDClkCntr_CRC_INIT_SMA660M_M0155'  =>  { # check for the Invalid RD_SensorDataCh2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS 
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 38 80', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RDClkCntr_CRC_INIT_SMA660P_M0155'  =>  { # check for the Invalid RD_SensorDataCh2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 38 80', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_RDClkCntr_Dataload_INIT_SMA660M_M0155'  =>  { # check for the Invalid RD_SensorDataCh2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************Abhishek########################
    'Invalid_RDClkCntr_Dataload_INIT_SMA660P_M0155'  =>  { # check for the Invalid RD_SensorDataCh2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF E0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RDClkCntr_Sbit_INIT_SMA660M_M0155'  =>  { # check for the Invalid RD_SensorDataCh2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_RDClkCntr_Sbit_INIT_SMA660P_M0155'  =>  { # check for the Invalid RD_SensorDataCh2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
# ***************** RD Config 1 CRC,S bit END   ****************************
#***************************************************************************************
    'Invalid_RD_CONFIG1_CRC_SMA660M_M0155'  =>  { # check for the Invalid RD_CONFIG1
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_CONFIG1
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG1_CRC_SMA660P_M0155'  =>  { # check for the Invalid RD_CONFIG1
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_CONFIG1
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG1_DataLoad_SMA660M_M0155'  =>  { # check for the Invalid RD_CONFIG1
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_CONFIG1
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG1_DataLoad_SMA660P_M0155'  =>  { # check for the Invalid RD_CONFIG1
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_CONFIG1
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_RD_CONFIG1_Sbit_SMA660M_M0155'  =>  { # check for the Invalid RD_CONFIG1
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 30 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_CONFIG1
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 02 - 40 FF FF FF - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 02 - 00 00 00 00 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 02 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG1_Sbit_SMA660P_M0155'  =>  { # check for the Invalid RD_CONFIG1
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 30 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_CONFIG1
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
# ***************** RD Config2 CRC,S bit, Dataload END   ****************************
#***************************************************************************************
#***************************************************************************************
    'Invalid_RD_CONFIG2_CRC_SMA660M_M0155'  =>  { # check for the Invalid RD_CONFIG2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 35 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_CONFIG2
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG2_CRC_SMA660P_M0155'  =>  { # check for the Invalid RD_CONFIG2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 35 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_CONFIG2
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG2_DataLoad_SMA660M_M0155'  =>  { # check for the Invalid RD_CONFIG2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 35 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_CONFIG2
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG2_DataLoad_SMA660P_M0155'  =>  { # check for the Invalid RD_CONFIG2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 35 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_CONFIG2
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG2_Sbit_SMA660M_M0155'  =>  { # check for the Invalid RD_CONFIG2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 30 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_CONFIG2
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG2_Sbit_SMA660P_M0155'  =>  { # check for the Invalid RD_CONFIG2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 30 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_CONFIG2
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
# ***************** RD Config2 data CRC,S bit, Dataload END   ****************************
#***************************************************************************************
# ***************** RD Monitor2 data CRC,S bit, Dataload START   ****************************
#***************************************************************************************
#***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_DataLoad_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_DataLoad_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
         'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_Sbit_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
         'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 30 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_Sbit_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
         'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 30 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
# ***************** RD Monitor2 data CRC,S bit, Dataload END   ****************************
#***************************************************************************************
# ***************** RD Offset cancellation CRC,S bit, Dataload START   ****************************
#***************************************************************************************
#***************************************************************************************
    'Invalid_RD_OffCan_CRC_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs Ffor SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OffCan_CRC_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OffCan_DataLoad_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure Pre-Trigger 
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS 
		    2.2 => { cmd => '62 - 00 - FF FF FF 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1 
		    2.3 => { cmd => '63 - 00 - 2C 81 BD 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits 
		    2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time 
		    2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		  #
		   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 05', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OffCan_DataLoad_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure Pre-Trigger 
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS 
		    2.2 => { cmd => '62 - 00 - FF FF FF 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1 
		    2.3 => { cmd => '63 - 00 - 2C 81 BD 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits 
		    2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time 
		    2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		  #
		   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 05', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OffCan_Sbit_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OffCan_Sbit_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
# ***************** RD Offset cancellation CRC,S bit, Dataload END   ****************************
#***************************************************************************************
#**************************************************************************************
# ***************** RD BITE CH1 CRC,S bit, Dataload START   ****************************
#***************************************************************************************
#***************************************************************************************
    'Invalid_RD_BITE_CH1_CRC_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH1_CRC_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH1_DataLoad_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 02 - 40 FF FF FF - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 02 - 00 FF FF F0 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 02 - 00 FF FF F0 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH1_DataLoad_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 04 - 10 00 00 00 - 40 FF FF FF - 40 FF FF FF - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 04 - 00 00 FF F0 - 00 0F FF F0 - 00 FF FF F0 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 04 - 00 00 FF F0 - 00 0F FF F0 - 00 FF FF F0 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH1_Sbit_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
			# Configure Pre-Trigger 
		    #2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS 
		   # 2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1 
		   # 2.3 => { cmd => '63 - 00 - 2C 00 00 04', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits 
		    #2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time 
		    #2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition 		  
		  # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH1_Sbit_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure Pre-Trigger 
		    2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS 
		    2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1 
		    2.3 => { cmd => '63 - 00 - 2C 00 00 04', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits 
		    2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time 
		    2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition 
			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#**************************************************************************************
# ***************** RD BITE CH1 CRC,S bit, Dataload END   ****************************
#***************************************************************************************
# ***************** RD BITE CH2 CRC,S bit, Dataload START   ****************************
#***************************************************************************************
    'Invalid_RD_BITE_CH2_CRC_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH2_CRC_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF E0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH2_DataLoad_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH2_DataLoad_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH2_Sbit_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure Pre-Trigger 
		    #2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS 
		    #2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1 
		   # 2.3 => { cmd => '63 - 00 - 2C 00 00 04', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
		    #2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time 
		    #2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition 
		   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH2_Sbit_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure Pre-Trigger 
		    2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS 
		    2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1 
		    2.3 => { cmd => '63 - 00 - 2C 00 00 04', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits 
		    2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time 
		    2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition 
		   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#**************************************************************************************
# ***************** RD BITE CH2 CRC,S bit, Dataload END   ****************************
#***************************************************************************************
# ***************** RD TEST MODE CRC,S bit, Dataload START   ****************************
#***************************************************************************************
    'Invalid_RD_TestMode_CRC_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_TestMode_CRC_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_TestMode_DataLoad_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_TestMode_DataLoad_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_TestMode_Sbit_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 30 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_TestMode_Sbit_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 30 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
# ***************** RD TEST MODE CRC,S bit, DataLoad END    ****************************
#***************************************************************************************
#***************************************************************************************
# ***************** RD Sensor Data CH1 CRC,S bit, DataLoad START    ****************************
#***************************************************************************************
#***************************************************************************************
    'Invalid_RD_SensorDataCh1_CRC_SMA660M_Chk'  =>  { # check for the Invalid RD_OTP_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 8C 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SensorDataCh1_CRC_SMA660P_Chk'  =>  { # check for the Invalid RD_OTP_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SensorDataCh1_Sbit_SMA660M_Chk'  =>  { # check for the Invalid RD_OTP_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FC 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            # 2.1 => { cmd => '41 - 00 - 05 - 40 FF FF FF - 40 FF FF FF - 40 FF FF FF - 40 FF FF FF - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            # 2.2 => { cmd => '42 - 00 - 05 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            # 2.3 => { cmd => '43 - 00 - 05 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO data' },

            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SensorDataCh1_Sbit_SMA660P_Chk'  =>  { # check for the Invalid RD_OTP_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 05 - 40 FF FF FF - 40 FF FF FF - 40 FF FF FF - 40 FF FF FF - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 05 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 05 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
# ***************** RD Sensor Data CH1 CRC,S bit, DataLoad END    ****************************
#***************************************************************************************
#***************************************************************************************
# ***************** RD Sensor Data CH2 CRC,S bit, DataLoad START    ****************************
#***************************************************************************************
#***************************************************************************************
    'Invalid_RD_SensorDataCh2_CRC_SMA660M_Chk'  =>  { # check for the Invalid RD_OTP_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 04 - 10 00 00 00 - 40 FF FF FF - 40 FF FF FF - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 04 - 00 00 00 07 - 00 00 00 07 - 00 00 00 07 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 04 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SensorDataCh2_CRC_SMA660P_Chk'  =>  { # check for the Invalid RD_OTP_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SensorDataCh2_Sbit_SMA660M_Chk'  =>  { # check for the Invalid RD_OTP_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SensorDataCh2_Sbit_SMA660P_Chk'  =>  { # check for the Invalid RD_OTP_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - F0 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 02 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#********************************************************************************************
'Invalid_RD_BITE_CH1_POS_SMA660M_0LSB_Avgchk' => { #Check the bite limits
#**********************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#********************************************************************************************
'Invalid_RD_BITE_CH1_POS_SMA660M_100LSB_Avgchk' => { #Check the bite limits
#**********************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 06 40 00', descr => 'module_0: Write FIFO data' },
        },
    },
#*********************************************************************************************
'Invalid_RD_BITE_CH1_NEG_SMA660M_0LSB_Avgchk' => {
#********************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#*****************************************************************************************************
'Invalid_RD_BITE_CH2_POS_SMA660M_0LSB_Avgchk' =>{
#*****************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#*****************************************************************************************************
'Invalid_RD_BITE_CH2_POS_SMA660M_100LSB_Avgchk' =>{
#*****************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 06 40 00', descr => 'module_0: Write FIFO data' },
        },
    },
#*************************************************************************************************************
'Invalid_RD_BITE_CH2_NEG_SMA660M_0LSB_Avgchk' =>{
#************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#****************************************************************************************************************
'Invalid_RD_BITE_CH1_NEG_SMA660M_NEG100LSB_Avgchk' =>{
#***************************************************************************************************	
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 09 C0', descr => 'module_0: Write FIFO data' },
        },
    },
#*******************************************************************************************************************
'Invalid_RD_BITE_CH2_NEG_SMA660M_NEG100LSB_Avgchk' =>{
#**************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 09 C0', descr => 'module_0: Write FIFO data' },
        },
    },
#************************************************************************************************************************
'Invalid_RD_BITE_CH2_POS_SMA660P_0LSB_Avgchk'=>{
#**************************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#****************************************************************************************************************************
'Invalid_RD_BITE_CH2_POS_SMA660P_100LSB_Avgchk'=>{
#*****************************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 06 40 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************************************************
'Invalid_RD_BITE_CH2_NEG_SMA660P_0LSB_Avgchk'=>{
#******************************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#**********************************************************************************************************************
'Invalid_RD_BITE_CH2_NEG_SMA660P_NEG100LSB_Avgchk'=>{
#********************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 09 C0', descr => 'module_0: Write FIFO data' },
        },
    },
#********************************************************************************************************************
'Invalid_RD_BITE_CH1_POS_SMA660M_0LSB_Peakchk'=>{
#******************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#*********************************************************************************************************************
'Invalid_RD_BITE_CH1_POS_SMA660M_100LSB_Peakchk'=>{
#******************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 06 40 00', descr => 'module_0: Write FIFO data' },
        },
    },
#******************************************************************************************************************************
'Invalid_RD_BITE_CH1_NEG_SMA660M_0LSB_Peakchk'=>{
#*****************************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************************************************
'Invalid_RD_BITE_CH1_NEG_SMA660M_NEG100LSB_Peakchk'=>{
#*****************************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 09 C0', descr => 'module_0: Write FIFO data' },
        },
    },
#*******************************************************************************************************************************
'Invalid_RD_BITE_CH2_POS_SMA660M_0LSB_Peakchk'=>{
#****************************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************************************
'Invalid_RD_BITE_CH2_POS_SMA660M_100LSB_Peakchk'=>{
#************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 06 40 00', descr => 'module_0: Write FIFO data' },
        },
    },
#**************************************************************************************************************
'Invalid_RD_BITE_CH2_POS_SMA660P_0LSB_Peakchk'=>{
#******************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#*************************************************************************************************************
'Invalid_RD_BITE_CH2_POS_SMA660P_100LSB_Peakchk'=>{
#***************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F F0 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 06 40 00', descr => 'module_0: Write FIFO data' },
        },
    },
#*******************************************************************************************************************
'Invalid_RD_BITE_CH2_NEG_SMA660P_NEG100LSB_Peakchk'=>{
#**************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 09 C0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************************************************
'Invalid_RD_BITE_CH2_NEG_SMA660P_0LSB_Peakchk'=>{
#************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
# ADDing command set for  2x manipulation START#
# ADDing command set for  2x manipulation START#
# ADDing command set for  2x manipulation START#
# ADDing command set for  2x manipulation START#	
# ADDing command set for  2x manipulation START#
  'Invalid_ReadDeviceID_CRC_SMA660M_M0155_2x'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID #chetan
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 21 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadDeviceID_CRC_SMA660P_M0155_2x'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 21 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },
#**************************************************************************************
# ***************** Voltage Mode CRC,Data load,S bit START ****************************
#**************************************************************************************
    'Invalid_ReadVgMode_CRC_SMA660M_M0155_2x'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadVgMode_CRC_SMA660P_M0155_2x'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_SMA660M_M0155_2x'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_SMA660P_M0155_2x'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

#**************************************************************************************
# ***************** Voltage Mode CRC,Data load,S bit END  ****************************
#**************************************************************************************
#***************************************************************************************
# ***************** Extended Mode CRC,Data load,S bit START  ****************************
#***************************************************************************************
    'Invalid_RD_EXTMode_DataLoad_SMA660_M0155_2x'  =>  { # check for the Invalid EXTMode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 39 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 CF FF F8', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 CF FF F8', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_EXTMode_DataLoad_SMA660_P0155_2x'  =>  { # check for the Invalid EXTMode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 39 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 CF FF F8', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 CF FF F8', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_EXTMode_CRC_SMA660_M0155_2x'  =>  { # check for the Invalid EXTMode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 39 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_EXTMode_CRC_SMA660_P0155_2x'  =>  { # check for the Invalid EXTMode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 39 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
# ***************** Extended Mode CRC,Data load,S bit END  ****************************
#***************************************************************************************
# ***************** RD OTP Address CRC,Data load,S bit Start  ****************************
#***************************************************************************************
    'Invalid_RD_OTPAddress_Dataload_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_MON1_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 42 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON1_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 3F FF F8', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 3F FF F8', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OTPAddress_Dataload_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_MON1_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 42 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON1_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 3F FF F8', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 3F FF F8', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OTPAddress_CRC_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_MON1_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 42 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON1_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OTPAddress_CRC_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_MON1_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 42 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON1_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
# ***************** RD OTP Address CRC,Data load,S bit END  ****************************
#***************************************************************************************
# ***************** RD OTP Data CRC,S bit START  ****************************
#***************************************************************************************
#***************************************************************************************
    'Invalid_RD_OTPData_CRC_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_OTP_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 41 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 04', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OTPData_CRC_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_OTP_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 41 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 04', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#********************************************************************************************************
#********************Revision ID CRC idle mode *********************************************
#********************************************************************************************************
'Invalid_ReadRevisionId_CRC_SMA660M_Idlemode_2x' => {
#************************************************************************************
 'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Revision ID
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#******************************************************************************************************************
'Invalid_ReadRevisionId_CRC_SMA660P_Idlemode_2x'=>{
#**************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Revision ID
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#**********************************************************************************************************************
'Invalid_ReadDeviceID_CRC_SMA660M_Idlemode_2x'=>{
#**************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 21 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Revision ID
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#*********************************************************************************************************************
'Invalid_ReadDeviceID_CRC_SMA660P_Idlemode_2x'=>{
#*************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 21 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Revision ID
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
# ***************** Revision ID CRC,S bit START  ****************************
#***************************************************************************************
#***************************************************************************************
    'Invalid_ReadRevisionId_CRC_SMA660M_M0155_2x'  =>  { # check for the Invalid Read Revision ID RD
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Revision ID
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadRevisionId_CRC_SMA660P_M0155_2x'  =>  { # check for the Invalid Read Revision ID RD
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 22 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Revision ID
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
# ***************** Revision ID CRC,S bit END   ****************************
#***************************************************************************************
#***************************************************************************************
# ***************** Serial No CRC,S bit START   ****************************
#***************************************************************************************
    'Invalid_RD_SERIAL1_NO_CRC_SMA660M_M0155_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL1_NO_CRC_SMA660P_M0155_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 00 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL2_NO_CRC_SMA660M_M0155_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 01 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL2_NO_CRC_SMA660P_M0155_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 01 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL3_NO_CRC_SMA660M_M0155_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 02 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_SERIAL3_NO_CRC_SMA660P_M0155_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 02 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_RD_CONFIG1_CRC_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_CONFIG1
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_CONFIG1
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG1_CRC_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_CONFIG1
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_CONFIG1
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG1_DataLoad_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_CONFIG1
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_CONFIG1
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG1_DataLoad_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_CONFIG1
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_CONFIG1
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

	#***************************************************************************************
# ***************** RD Config2 CRC,S bit, Dataload END   ****************************
#***************************************************************************************
#***************************************************************************************
    'Invalid_RD_CONFIG2_CRC_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_CONFIG2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 35 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_CONFIG2
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG2_CRC_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_CONFIG2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 35 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_CONFIG2
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG2_DataLoad_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_CONFIG2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 35 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_CONFIG2
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_CONFIG2_DataLoad_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_CONFIG2
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 35 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_CONFIG2
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
# ***************** RD Config2 data CRC,S bit, Dataload END   ****************************
#***************************************************************************************

# ***************** RD Monitor2 data CRC,S bit, Dataload START   ****************************
#***************************************************************************************
#***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_OTP_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_DataLoad_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_DataLoad_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
         'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
# ***************** RD Monitor2 data CRC,S bit, Dataload END   ****************************
#***************************************************************************************
# ***************** RD Offset cancellation CRC,S bit, Dataload START   ****************************
#***************************************************************************************
#***************************************************************************************
    'Invalid_RD_OffCan_CRC_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs Ffor SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OffCan_CRC_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OffCan_DataLoad_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure Pre-Trigger 
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS 
		    2.2 => { cmd => '62 - 00 - FF FF FF 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1 
		    2.3 => { cmd => '63 - 00 - 2C 81 BD 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits 
		    2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time 
		    2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		  #
		   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_OffCan_DataLoad_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },

		   # Configure Pre-Trigger 
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS 
		    2.2 => { cmd => '62 - 00 - FF FF FF 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1 
		    2.3 => { cmd => '63 - 00 - 2C 81 BD 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits 
		    2.4 => { cmd => '64 - 00 - 00 0F 42 40', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time 
		    2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

		   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

# ***************** RD Offset cancellation CRC,S bit, Dataload END   ****************************
#***************************************************************************************
#**************************************************************************************
# ***************** RD BITE CH1 CRC,S bit, Dataload START   ****************************
#***************************************************************************************
#***************************************************************************************
    'Invalid_RD_BITE_CH1_CRC_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH1_CRC_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH1_DataLoad_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 02 - 40 FF FF FF - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 02 - 00 FF FF F0 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 02 - 00 FF FF F0 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH1_DataLoad_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 04 - 10 00 00 00 - 40 FF FF FF - 40 FF FF FF - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 04 - 00 00 FF F0 - 00 0F FF F0 - 00 FF FF F0 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 04 - 00 00 FF F0 - 00 0F FF F0 - 00 FF FF F0 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

#**************************************************************************************
# ***************** RD BITE CH1 CRC,S bit, Dataload END   ****************************

#***************************************************************************************
# ***************** RD BITE CH2 CRC,S bit, Dataload START   ****************************
#***************************************************************************************
    'Invalid_RD_BITE_CH2_CRC_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH2_CRC_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF E0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH2_DataLoad_SMA660M_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_BITE_CH2_DataLoad_SMA660P_M0155'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF 00 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 FF FF FF', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

#**************************************************************************************
# ***************** RD BITE CH2 CRC,S bit, Dataload END   ****************************
#***************************************************************************************
# ***************** RD TEST MODE CRC,S bit, Dataload START   ****************************
#***************************************************************************************
    'Invalid_RD_TestMode_CRC_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_TestMode_CRC_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_TestMode_DataLoad_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_TestMode_DataLoad_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data
            1.4 => { cmd => '08 - 00 - 00 00 00 00', descr => 'module_0: Disable SMI7 Page Mask' },
		   # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 FF FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

#***********************************************************************************************************************************
'Invalid_BITE1_SEN_CRC_CH1_SMA660M_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

	#***********************************************************************************************************************************
'Invalid_BITE1_SEN_CRC_CH2_SMA660M_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

	#***********************************************************************************************************************************
'Invalid_BITE2_SEN_CRC_CH1_SMA660M_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

#***********************************************************************************************************************************
'Invalid_BITE2_SEN_CRC_CH2_SMA660M_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

	#***********************************************************************************************************************************
'Invalid_BITE_OFF_CH1_SMA660M_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

#***********************************************************************************************************************************
'Invalid_BITE_OFF_CH2_SMA660M_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***********************************************************************************************************************************
'Invalid_BITE1_SEN_CRC_CH2_SMA660P_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

	#***********************************************************************************************************************************
'Invalid_BITE2_SEN_CRC_CH2_SMA660P_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

#***********************************************************************************************************************************
'Invalid_BITE_OFF_CH2_SMA660P_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },
#***********************************************************************************************************************************
'Invalid_BITE1_SEN_CRC_CH1_SMA660M_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

	#***********************************************************************************************************************************
'Invalid_BITE1_SEN_CRC_CH2_SMA660M_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

	#***********************************************************************************************************************************
'Invalid_BITE2_SEN_CRC_CH1_SMA660M_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

#***********************************************************************************************************************************
'Invalid_BITE2_SEN_CRC_CH2_SMA660M_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

	#***********************************************************************************************************************************
'Invalid_BITE_OFF_CH1_SMA660M_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***********************************************************************************************************************************
'Invalid_BITE_OFF_CH2_SMA660M_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

#***********************************************************************************************************************************
'Invalid_BITE1_SEN_CRC_CH2_SMA660P_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

	#***********************************************************************************************************************************
'Invalid_BITE2_SEN_CRC_CH2_SMA660P_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

#***********************************************************************************************************************************
'Invalid_BITE_OFF_CH2_SMA660P_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

	#***********************************************************************************************************************************
'Invalid_BITE1_RdTestMode_CRC_SMA660M_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 00', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

#***********************************************************************************************************************************
'Invalid_BITE1_RdTestMode_CRC_SMA660P_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 00', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

#CRC BITE2 M
#***********************************************************************************************************************************
'Invalid_BITE2_RdTestMode_CRC_SMA660M_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

#***********************************************************************************************************************************
'Invalid_BITE2_RdTestMode_CRC_SMA660P_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

				# BITE off  RdTEST CRC M
	#***********************************************************************************************************************************
'Invalid_BITE_OFF_RdTestMode_CRC_SMA660M_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

#***********************************************************************************************************************************
'Invalid_BITE_OFF_RdTestMode_CRC_SMA660P_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

					#BITE1 DATALOAD
#***********************************************************************************************************************************
'Invalid_BITE1_RdTestMode_DataLoad_SMA660M_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO data' },

        },
    },

#***********************************************************************************************************************************
'Invalid_BITE1_RdTestMode_DataLoad_SMA660P_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO data' },

        },
    },
						#BITE2 DATALOAD
#***********************************************************************************************************************************
'Invalid_BITE2_RdTestMode_DataLoad_SMA660M_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO data' },

        },
    },

#***********************************************************************************************************************************
'Invalid_BITE2_RdTestMode_DataLoad_SMA660P_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO data' },
        },
    },

	#BITE OFF DATALOAD
#***********************************************************************************************************************************
'Invalid_BITE_OFF_RdTEstMode_DataLoad_SMA660M_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO data' },


        },
    },

	#***********************************************************************************************************************************
'Invalid_BITE_OFF_RdTEstMode_DataLoad_SMA660P_3x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO data' },

        },
    },
	#***********************************************************************************************************************************
'Invalid_BITE1_RdTestMode_CRC_SMA660M_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

#***********************************************************************************************************************************
'Invalid_BITE1_RdTestMode_CRC_SMA660P_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },
#CRC BITE2 M
#***********************************************************************************************************************************
'Invalid_BITE2_RdTestMode_CRC_SMA660M_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },
#***********************************************************************************************************************************
'Invalid_BITE2_RdTestMode_CRC_SMA660P_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

				# BITE off  RdTEST CRC M
	#***********************************************************************************************************************************
'Invalid_BITE_OFF_RdTestMode_CRC_SMA660M_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

#***********************************************************************************************************************************
'Invalid_BITE_OFF_RdTestMode_CRC_SMA660P_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },


        },
    },

					#BITE1 DATALOAD
#***********************************************************************************************************************************
'Invalid_BITE1_RdTestMode_DataLoad_SMA660M_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO data' },

        },
    },

#***********************************************************************************************************************************
'Invalid_BITE1_RdTestMode_DataLoad_SMA660P_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO data' },

        },
    },
						#BITE2 DATALOAD
#***********************************************************************************************************************************
'Invalid_BITE2_RdTestMode_DataLoad_SMA660M_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO data' },
        },
    },

#***********************************************************************************************************************************
'Invalid_BITE2_RdTestMode_DataLoad_SMA660P_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO data' },

        },
    },

	#BITE OFF DATALOAD
#***********************************************************************************************************************************
'Invalid_BITE_OFF_RdTEstMode_DataLoad_SMA660M_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO data' },

        },
    },

	#***********************************************************************************************************************************
'Invalid_BITE_OFF_RdTEstMode_DataLoad_SMA660P_2x' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO data' },

        },
    },
#***************************************************************************************
			'Invalid_RD_SEN_FlushTime_SMA660M'  =>  {
#***************************************************************************************
		'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 F4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF C0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
			'Invalid_RD_SEN_FlushTime_SMA660P'  =>  {
#***************************************************************************************
		'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 F4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF C0', descr => 'module_0: Write FIFO data' },
        },
    },
	#***************************************************************************************
    'Invalid_RD_MON2_EOP_DATA_SMA660M_M0155_3x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data

		   # Configure Pre-Trigger 
		    2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS 
		    2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1 
		    2.3 => { cmd => '63 - 00 - 38 80 00 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits 
		    2.4 => { cmd => '64 - 00 - 00 01 86 a0', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time 
		    2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition 
		   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 10', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_RD_MON2_EOP_DATA_SMA660P_M0155_3x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data

		   # Configure Pre-Trigger 
		    2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS 
		    2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1 
		    2.3 => { cmd => '63 - 00 - 38 80 00 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits 
		    2.4 => { cmd => '64 - 00 - 00 01 86 a0', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time 
		    2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition 
		   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 10', descr => 'module_0: Write FIFO data' },
        },
    },

	#***************************************************************************************
    'Invalid_RD_MON2_EOP_DATA_SMA660M_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data

		   # Configure Pre-Trigger 
		    2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS 
		    2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1 
		    2.3 => { cmd => '63 - 00 - 38 80 00 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits 
		    2.4 => { cmd => '64 - 00 - 00 01 86 a0', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time 
		    2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition 
		   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 10', descr => 'module_0: Write FIFO data' },
        },
    },

	#***************************************************************************************
    'Invalid_RD_MON2_EOP_DATA_SMA660P_M0155_2x'  =>  { # check for the Invalid RD_MON2_Data
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #  RD_MON2_Data

		   # Configure Pre-Trigger 
		    2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS 
		    2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1 
		    2.3 => { cmd => '63 - 00 - 38 80 00 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits 
		    2.4 => { cmd => '64 - 00 - 00 01 86 a0', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time 
		    2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition 
		   # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0f ff f0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 10', descr => 'module_0: Write FIFO data' },
        },
    },

	#***************************************************************************************
    'Invalid_ReadClkCntr_GS_60ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 EA 60', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadClkCntr_GS_60ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 EA 60', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_Data_60ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 EA 60', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_Data_60ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 EA 60', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_60ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 EA 60', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_60ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 EA 60', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_GS_61ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 EE 48', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_GS_61ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 EE 48', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_GS_61ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 EE 48', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_Data_61ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 EE 48', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_Data_61ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 EE 48', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_61ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 EE 48', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_61ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 EE 48', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_GS_90ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_GS_90ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_Data_90ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_Data_90ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_90ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_90ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_GS_91ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 63 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_GS_91ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 63 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_Data_91ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 63 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_Data_91ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 63 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_91ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 63 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_91ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 63 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_GS_59ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 E6 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_GS_59ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 E6 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_Data_59ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 E6 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_Data_59ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 E6 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_59ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 E6 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_59ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 E6 78', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_GS_89ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 5B A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_GS_89ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 5B A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_Data_89ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 5B A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_Data_89ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 5B A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 FF F0', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_89ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 5B A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_89ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 5B A8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************	
			'Invalid_ReadClkCntr_CRC_500us_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
		#***************************************************************************************	
			'Invalid_ReadClkCntr_CRC_500us_P'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
		#***************************************************************************************	
			'Invalid_ReadClkCntr_GS_500us_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
		#***************************************************************************************	
			'Invalid_ReadClkCntr_GS_500us_P'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
	#***************************************************************************************	
			'Invalid_ReadClkCntr_GS_1ms_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 03 e8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************	
			'Invalid_ReadClkCntr_GS_1ms_P'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 03 e8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
		#***************************************************************************************	
			'Invalid_ReadClkCntr_GS_30ms_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
		#***************************************************************************************	
			'Invalid_ReadClkCntr_GS_30ms_P'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
		#***************************************************************************************	
			'Invalid_ReadClkCntr_CRC_1ms_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 03 e8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
		#***************************************************************************************	
			'Invalid_ReadClkCntr_CRC_1ms_P'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 03 e8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
		#***************************************************************************************	
			'Invalid_ReadClkCntr_CRC_30ms_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
		#***************************************************************************************	
			'Invalid_ReadClkCntr_CRC_30ms_P'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

 'Bite1_CRC_SensorData_ch1_3x_M'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},

 'Bite1_CRC_SensorData_ch2_3x_M'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},

	 'Bite1_CRC_SensorData_ch1_2x_M'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},

	 'Bite1_CRC_SensorData_ch2_2x_M'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},

	 'Bite2_CRC_SensorData_ch1_3x_M'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},

	 'Bite2_CRC_SensorData_ch2_3x_M'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},

	 'Bite2_CRC_SensorData_ch1_2x_M'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},


	 'Bite2_CRC_SensorData_ch2_2x_M'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},



	 'BiteOff_CRC_SensorData_ch1_3x_M'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},


	 'BiteOff_CRC_SensorData_ch2_3x_M'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s
		 },
	},



	 'BiteOff_CRC_SensorData_ch1_2x_M'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},

	 'BiteOff_CRC_SensorData_ch2_2x_M'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},

	 'Bite1_CRC_SensorData_ch2_3x_P'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},
	 'Bite1_CRC_SensorData_ch2_2x_P'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},
	 'Bite2_CRC_SensorData_ch2_3x_P'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},

	 'Bite2_CRC_SensorData_ch2_2x_P'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},

	 'BiteOff_CRC_SensorData_ch2_3x_P'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},
	 'BiteOff_CRC_SensorData_ch2_2x_P'  =>  {
#***************************************************************************************
       'CMD_sequence' => {
          # #Configure SPI trigger to CG904 Master Asic
		  0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1' } ,
          0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set SPI Mask' } ,
          0.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set SPI Pattern for command  '} , # FLM_READ_SVR
		  0.4 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' },
		  							  #--------------#cycle1------------------ 				
          0.5 => { cmd => '41 - 00 - 0F - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},

          0.6 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
          0.7 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 02 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

		  0.8 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for CG904'}, #CS
          0.9 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
          1.0 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # FLM_READ_SVR
          1.1 => { cmd => '64 - 00 - 00 06 1a 80', descr => 'pretrigger_0: Pre-Trigger active for 2s' }, # Pre-Trigger time 2s

		 },
	},
		#***************************************************************************************	
			'RdSenDataCH1_CRC_Fltcheck_Timing90ms_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F 74 07', descr => 'module_0: Write FIFO data' },
        },
    },
		#***************************************************************************************	
			'RdSenDataCH2_CRC_Fltcheck_Timing90ms_P'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F 74 07', descr => 'module_0: Write FIFO data' },
        },
    },
			#***************************************************************************************	
			'RdSenDataCH1_GS_Fltcheck_Timing90ms_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F 74 08', descr => 'module_0: Write FIFO data' },
        },
    },
			#***************************************************************************************	
			'RdSenDataCH2_GS_Fltcheck_Timing90ms_P'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 0F 74 08', descr => 'module_0: Write FIFO data' },
        },
    },
			#***************************************************************************************	
			'RdSenDataCH1_SID_Fltcheck_Timing90ms_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 FF 74 00', descr => 'module_0: Write FIFO data' },
        },
    },

			#***************************************************************************************	
			'RdSenDataCH2_SID_Fltcheck_Timing90ms_P'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 FF 74 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************	
	'RdSenDataCH2_CRC_Fltcheck_Timing90ms_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 8C 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************	
	'RdSenDataCH2_GS_Fltcheck_Timing90ms_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 8C 08', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************	
	'RdSenDataCH2_SID_Fltcheck_Timing90ms_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 f0 8C 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************	
	'RdSenDataCH1_CRC_Distcheck_Timing500us_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************	
	'RdSenDataCH2_CRC_Distcheck_Timing500us_P'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************	
	'RdSenDataCH1_GS_Distcheck_Timing500us_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
			#***************************************************************************************	
			'RdSenDataCH2_GS_Distcheck_Timing500us_P'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },
			#***************************************************************************************	
			'RdSenDataCH1_SID_Distcheck_Timing500us_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************	
'RdSenDataCH2_SID_Distcheck_Timing500us_P'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************	
'RdSenDataCH2_CRC_Distcheck_Timing500us_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************	
'RdSenDataCH2_GS_Distcheck_Timing500us_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************	
'RdSenDataCH2_SID_Distcheck_Timing500us_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 01 f4', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************	
'MainSensor_RdSenDataCH1_fourZeros_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 86 A0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 f0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 f0', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************	
'MainSensor_RdSenDataCH2_fourzeros_M'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 86 A0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 f0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 f0', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************	
'PlausiSensor_RdSenDataCH2_fourzeros_P'  =>  {
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS-------------
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 01 86 A0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 f0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 f0', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadVgMode_CRC_afterRst_3x_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 3a 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

		#***************************************************************************************
    'Invalid_ReadVgMode_CRC_afterRst_3x_SMA660P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 3a 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

		#***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_afterRst_3x_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 3a 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 0f 00', descr => 'module_0: Write FIFO data' },
        },
    },

		#***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_afterRst_3x_SMA660P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 3a 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 0f 07', descr => 'module_0: Write FIFO data' },
        },
    },

	#***************************************************************************************
    'Invalid_ReadVgMode_CRC_afterRst1_3x_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 37 80 15 bc', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 13 88', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

		#***************************************************************************************
    'Invalid_ReadVgMode_CRC_afterRst1_3x_SMA660P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 37 80 15 bc', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 13 88', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

		#***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_afterRst1_3x_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 37 80 15 bc', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 13 88', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 0f 00', descr => 'module_0: Write FIFO data' },
        },
    },

		#***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_afterRst1_3x_SMA660P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 37 80 15 bc', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 13 88', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 0f 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadVgMode_CRC_afterRst1_2x_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 37 80 15 bc', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 13 88', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

		#***************************************************************************************
    'Invalid_ReadVgMode_CRC_afterRst1_2x_SMA660P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 37 80 15 bc', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 13 88', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

		#***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_afterRst1_2x_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 37 80 15 bc', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 13 88', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 0f 00', descr => 'module_0: Write FIFO data' },
        },
    },

		#***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_afterRst1_2x_SMA660P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 37 80 15 bc', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 13 88', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 0f 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadVgMode_CRC_afterRst_2x_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 3a 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

		#***************************************************************************************
    'Invalid_ReadVgMode_CRC_afterRst_2x_SMA660P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 3a 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

		#***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_afterRst_2x_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 3a 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 0f 00', descr => 'module_0: Write FIFO data' },
        },
    },

		#***************************************************************************************
    'Invalid_ReadVgMode_DataLoad_afterRst_2x_SMA660P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 3a 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 0f 07', descr => 'module_0: Write FIFO data' },
        },
    },

	#***************************************************************************************
    'RdSenDataCH1_CRC_Distcheck_Timing1ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 03 e8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
	#***************************************************************************************
    'RdSenDataCH2_CRC_Distcheck_Timing1ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 03 e8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

	#***************************************************************************************
     'RdSenDataCH2_CRC_Distcheck_Timing1ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 03 e8', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

	#***************************************************************************************
     'RdSenDataCH1_CRC_Distcheck_Timing30ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

	#***************************************************************************************
    'RdSenDataCH2_CRC_Distcheck_Timing30ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

	#***************************************************************************************
    'RdSenDataCH2_CRC_Distcheck_Timing30ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 75 30', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_Group1_fault_SMA660M_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_Group1_fault_SMA660P_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_Group1_fault_SMA660M_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_Group1_fault_SMA660P_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 34 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_Group2_fault_SMA660M_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_Group2_fault_SMA660P_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_Group2_fault_SMA660M_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_Group2_fault_SMA660P_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_Group3_fault_SMA660M_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_Group3_fault_SMA660P_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_Group3_fault_SMA660M_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_Group3_fault_SMA660P_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_Group4_fault_SMA660M_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2A 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_Group4_fault_SMA660P_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 29 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_Group4_fault_SMA660M_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
          'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 23 80 04 04', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 01 30', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_Group4_fault_SMA660P_2x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
         'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 23 80 70 04', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 01 30', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

 		#***************************************************************************************
    'Invalid_CRC_RdSenDataCh1_afterSID_SMA660M_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 23 80 04 04', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 01 30', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
		#***************************************************************************************
    'Invalid_CRC_RdSenDataCh2_afterSID_SMA660M_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 23 80 04 04', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 01 30', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
              },
	},
		#***************************************************************************************
    'Invalid_CRC_RdSenDataCh2_afterSID_SMA660P_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 23 80 70 04', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 01 30', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },






#***************************************************************************************
    'Invalid_SID_RdSenDataCh1_afterSID_SMA660M_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 23 80 04 04', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 01 30', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_SID_RdSenDataCh1_afterSID_SMA660P_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 23 80 70 04', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 01 30', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

		#***************************************************************************************
    'Invalid_SID_RdSenDataCh2_afterSID_SMA660M_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 23 80 04 04', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 01 30', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },
		#***************************************************************************************
    'Invalid_SID_RdSenDataCh2_afterSID_SMA660P_3x'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 23 80 70 04', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 01 30', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
			# Configure FIFOs for SA1
            2.6 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.7 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.8 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
                },
	},
	#***************************************************************************************
    'Invalid_RD_SensorDataCh1_CRC_SMA660M_Flt_CommFlag'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
	#***************************************************************************************
    'Invalid_RD_SensorDataCh2_CRC_SMA660M_Flt_CommFlag'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
	#***************************************************************************************
    'Invalid_RD_SensorDataCh2_CRC_SMA660P_Flt_CommFlag'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
         'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
# END adding command set for 2x manipulation End#
# END adding command set for 2x manipulation End#
# END adding command set for 2x manipulation End#
# END adding command set for 2x manipulation End#
# END adding command set for 2x manipulation End#
#***************************************************************************************************************************
'Invalid_RD_BITE_CH2_NEG_SMA660M_0LSB_Peakchk'=>{
#***********************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO data' },
        },
	},
#************************************************************************************************************************
'Invalid_RD_BITE_CH2_NEG_SMA660M_NEG100LSB_Peakchk'=>{
#*********************************************************************************************************************	
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 0F F0', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 09 C0', descr => 'module_0: Write FIFO data' },
        },
	},
#******************************************BITE-OFF*********************************************************************************	
#****************************************************************************************************************
'Invalid_BITE_OFF_CH1_SMA660M_Avg'=>{
#***********************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7D 00', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************************************
'Invalid_BITE_OFF_CH2_SMA660M_Avg'=>{
#*****************************************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			#2.4 => { cmd => '64 - 00 - 00 00 7D 00', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

		   	# Configure FIFOs for SA1
            #3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 AF 00', descr => 'module_0: Write FIFO data' },
        },
    },
#*********************************************************************************************************************************************************
'Invalid_BITE_OFF_CH1_SMA660P_Avg'=>{
#****************************************************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7D 00', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },
#**************************************************************************************************************************************************************
'Invalid_BITE_OFF_CH2_SMA660P_Avg'=>{
#************************************************************************************************************************************************************
'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7D 00', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
'Invalid_BITE_OFF_CH1_SMA660M_Peak'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			#2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            #3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 07 FF 00', descr => 'module_0: Write FIFO data' },

        },
	},
#***********************************************************************************************************
'Invalid_BITE_OFF_CH2_SMA660P_Peak' => {
#*******************************************************************************************************
	 'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 07 FF 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***********************************************************************************************************************************
'Invalid_BITE_OFF_CH2_SMA660M_Peak' => {
#*******************************************************************************************************************************
	'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

			# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 05 20', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 07 FF 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*****FOC AVG Check

#*******************************************************************************************************************************	
	'Valid_FOC_AVG_CH1_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0A 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_FOC_AVG_CH1_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_FOC_AVG_CH1_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0C 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_FOC_AVG_CH1_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F5 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_FOC_AVG_CH1_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_FOC_AVG_CH1_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F6 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	 
	'Valid_FOC_AVG_CH2_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0A 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_FOC_AVG_CH2_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_FOC_AVG_CH2_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0C 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_FOC_AVG_CH2_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F5 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_FOC_AVG_CH2_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_FOC_AVG_CH2_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F6 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_FOC_AVG_CH2_SMA_MaxMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 1F 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_FOC_AVG_CH2_SMA_Max_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 20 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_FOC_AVG_CH2_SMA_Maxplus1_P' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 21 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_FOC_AVG_CH2_SMA_Min_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F E0 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_FOC_AVG_CH2_SMA_MinMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F DF 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_FOC_AVG_CH2_SMA_MinPlus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F E1 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*****FOC Peak Check

#*******************************************************************************************************************************	
	'Valid_FOC_Peak_CH1_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 5F 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_FOC_Peak_CH1_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_FOC_Peak_CH1_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 61 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_FOC_Peak_CH1_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_FOC_Peak_CH1_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B 9F 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_FOC_Peak_CH1_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A1 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	 
	'Valid_FOC_Peak_CH2_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 5F 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_FOC_Peak_CH2_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_FOC_Peak_CH2_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 61 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_FOC_Peak_CH2_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Invalid_FOC_Peak_CH2_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B 9F 00', descr => 'module_0: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************
	'Valid_FOC_Peak_CH2_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A1 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_FOC_Peak_CH2_SMA_MaxMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 5F 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_FOC_Peak_CH2_SMA_Max_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_FOC_Peak_CH2_SMA_Maxplus1_P' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 61 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_FOC_Peak_CH2_SMA_Min_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_FOC_Peak_CH2_SMA_MinMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B 9F 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_FOC_Peak_CH2_SMA_MinPlus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A1 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*****BITE OFF AVG Check

#*******************************************************************************************************************************	
	'Valid_BITE_OFF_AVG_CH1_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0A 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE_OFF_AVG_CH1_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE_OFF_AVG_CH1_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0C 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE_OFF_AVG_CH1_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F5 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE_OFF_AVG_CH1_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE_OFF_AVG_CH1_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F6 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	 
	'Valid_BITE_OFF_AVG_CH2_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0A 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_BITE_OFF_AVG_CH2_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0B 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE_OFF_AVG_CH2_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0C 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE_OFF_AVG_CH2_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F5 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE_OFF_AVG_CH2_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F4 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE_OFF_AVG_CH2_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F F6 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE_OFF_AVG_CH2_SMA_MaxMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 1F 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_BITE_OFF_AVG_CH2_SMA_Max_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 20 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE_OFF_AVG_CH2_SMA_Maxplus1_P' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 21 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE_OFF_AVG_CH2_SMA_Min_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F E0 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE_OFF_AVG_CH2_SMA_MinMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F DF 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE_OFF_AVG_CH2_SMA_MinPlus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F E1 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*****BITE OFF Peak Check

#*******************************************************************************************************************************	
	'Valid_BITE_OFF_Peak_CH1_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 5F 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE_OFF_Peak_CH1_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE_OFF_Peak_CH1_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 61 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE_OFF_Peak_CH1_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE_OFF_Peak_CH1_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B 9F 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE_OFF_Peak_CH1_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A1 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	 
	'Valid_BITE_OFF_Peak_CH2_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 5F 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_BITE_OFF_Peak_CH2_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE_OFF_Peak_CH2_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 61 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE_OFF_Peak_CH2_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE_OFF_Peak_CH2_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B 9F 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE_OFF_Peak_CH2_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A1 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE_OFF_Peak_CH2_SMA_MaxMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 5F 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_BITE_OFF_Peak_CH2_SMA_Max_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 60 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE_OFF_Peak_CH2_SMA_Maxplus1_P' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 61 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE_OFF_Peak_CH2_SMA_Min_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A0 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE_OFF_Peak_CH2_SMA_MinMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B 9F 00', descr => 'module_0: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE_OFF_Peak_CH2_SMA_MinPlus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B A1 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*****BITE1 AVG Check

#*******************************************************************************************************************************	
	'Valid_BITE1_AVG_CH1_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
			'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B 90', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 0A 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE1_AVG_CH1_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B 90', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 0B 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE1_AVG_CH1_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B 90', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 0C 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE1_AVG_CH1_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B 90', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F F5 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE1_AVG_CH1_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B 90', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F F4 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE1_AVG_CH1_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B 90', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F F6 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	 
	'Valid_BITE1_AVG_CH2_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 0A 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_BITE1_AVG_CH2_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 0B 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE1_AVG_CH2_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 0C 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE1_AVG_CH2_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F F5 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE1_AVG_CH2_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F F4 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE1_AVG_CH2_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F F6 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE1_AVG_CH2_SMA_MaxMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 1F 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_BITE1_AVG_CH2_SMA_Max_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 20 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE1_AVG_CH2_SMA_Maxplus1_P' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 21 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE1_AVG_CH2_SMA_Min_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F E0 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE1_AVG_CH2_SMA_MinMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F DF 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE1_AVG_CH2_SMA_MinPlus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F E1 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*****BITE1 Peak Check

#*******************************************************************************************************************************	
	'Valid_BITE1_Peak_CH1_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B 90', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 5F 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE1_Peak_CH1_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B 90', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 60 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE1_Peak_CH1_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B 90', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 61 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE1_Peak_CH1_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B 90', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B A0 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE1_Peak_CH1_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B 90', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B 9F 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE1_Peak_CH1_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B 90', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B A1 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	 
	'Valid_BITE1_Peak_CH2_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 5F 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_BITE1_Peak_CH2_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 60 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE1_Peak_CH2_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 61 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE1_Peak_CH2_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B A0 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE1_Peak_CH2_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B 9F 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE1_Peak_CH2_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B A1 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE1_Peak_CH2_SMA_MaxMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 5F 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_BITE1_Peak_CH2_SMA_Max_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 60 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE1_Peak_CH2_SMA_Maxplus1_P' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 61 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE1_Peak_CH2_SMA_Min_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B A0 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE1_Peak_CH2_SMA_MinMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B 9F 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE1_Peak_CH2_SMA_MinPlus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B A1 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*****BITE2 AVG Check

#*******************************************************************************************************************************	
	'Valid_BITE2_AVG_CH1_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 40 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 0A 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE2_AVG_CH1_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 40 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 0B 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE2_AVG_CH1_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 40 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 0C 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE2_AVG_CH1_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 40 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F F5 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE2_AVG_CH1_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 40 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F F4 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE2_AVG_CH1_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 40 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F F6 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	 
	'Valid_BITE2_AVG_CH2_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 0A 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_BITE2_AVG_CH2_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 0B 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE2_AVG_CH2_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 0C 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE2_AVG_CH2_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F F5 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE2_AVG_CH2_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F F4 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE2_AVG_CH2_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F F6 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE2_AVG_CH2_SMA_MaxMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 1F 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_BITE2_AVG_CH2_SMA_Max_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 20 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE2_AVG_CH2_SMA_Maxplus1_P' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 00 21 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE2_AVG_CH2_SMA_Min_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F E0 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE2_AVG_CH2_SMA_MinMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F DF 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE2_AVG_CH2_SMA_MinPlus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F E1 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*****BITE2 Peak Check

#*******************************************************************************************************************************	
	'Valid_BITE2_Peak_CH1_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 40 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 5F 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE2_Peak_CH1_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 40 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 60 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE2_Peak_CH1_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 40 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 61 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE2_Peak_CH1_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
			'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 40 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B A0 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE2_Peak_CH1_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 40 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B 9F 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE2_Peak_CH1_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 40 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B A1 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	 
	'Valid_BITE2_Peak_CH2_SMA_MaxMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 5F 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_BITE2_Peak_CH2_SMA_Max_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 60 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE2_Peak_CH2_SMA_Maxplus1_M' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 61 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE2_Peak_CH2_SMA_Min_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B A0 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE2_Peak_CH2_SMA_MinMinus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B 9F 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE2_Peak_CH2_SMA_MinPlus1_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B A1 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE2_Peak_CH2_SMA_MaxMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 5F 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Valid_BITE2_Peak_CH2_SMA_Max_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 60 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE2_Peak_CH2_SMA_Maxplus1_P' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 61 00', descr => 'module_1: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************	
	'Valid_BITE2_Peak_CH2_SMA_Min_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B A0 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************	
	'Invalid_BITE2_Peak_CH2_SMA_MinMinus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B 9F 00', descr => 'module_1: Write FIFO data' },
        },
	},


#*******************************************************************************************************************************
	'Valid_BITE2_Peak_CH2_SMA_MinPlus1_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0B A1 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*****FOC WITH IN AVG Check

#*******************************************************************************************************************************		
	'Valid_FOC_AVG_CH1_SMA_within_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 50ms' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 04 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_FOC_AVG_CH2_SMA_within_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH2_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 2 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 50ms' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 04 00', descr => 'module_0: Write FIFO data' },
        },
	},



#*******************************************************************************************************************************
	'Valid_FOC_AVG_CH2_SMA_within_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH2_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 2 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 50ms' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0C 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*****BITE1 WITH IN AVG Check

#*******************************************************************************************************************************
	'Valid_BITE1_AVG_CH1_SMA_within_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 50ms' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 50 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE1_AVG_CH2_SMA_within_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH2_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 2 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 50ms' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B 80 00', descr => 'module_0: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************
	'Valid_BITE1_AVG_CH2_SMA_within_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH2_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 2 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 65ms' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B D0 00', descr => 'module_0: Write FIFO data' },
        },
	},



#*****BITE2 WITH IN AVG Check

#*******************************************************************************************************************************	
	'Valid_BITE2_AVG_CH1_SMA_within_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 50ms' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0B 80 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Valid_BITE2_AVG_CH2_SMA_within_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH2_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 2 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 50ms' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************
	'Valid_BITE2_AVG_CH2_SMA_within_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH2_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 2 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 65ms' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 E0 00', descr => 'module_0: Write FIFO data' },
        },
	},
#*****BITE OFF WITH IN AVG Check

#*******************************************************************************************************************************	
	'Valid_BITE_OFF_AVG_CH1_SMA_within_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 50ms' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 04 00', descr => 'module_0: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************	
	'Valid_BITE_OFF_AVG_CH2_SMA_within_M' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH2_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 2 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 50ms' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 04 00', descr => 'module_0: Write FIFO data' },
        },
	},



#*******************************************************************************************************************************
	'Valid_BITE_OFF_AVG_CH2_SMA_within_P' =>   {
#*******************************************************************************************************************************		
		'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA720'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH2_SID

			 # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 2 bits
			2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 50ms' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
		   	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 0C 00', descr => 'module_0: Write FIFO data' },
        },
	},

# RD_MONITOR_II_DATA

#***************************************************************************************
    'Invalid_RD_MON2_FOCCh1Busy_SMA660M_3x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 10 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_FOCCh1Busy_SMA660M_2x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 10 00', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_RD_MON2_FOCCh2Busy_SMA660M_3x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 20 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_FOCCh2Busy_SMA660M_2x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 20 00', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_RD_MON2_FOCASSDBusy_SMA660M_3x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 40 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_FOCASSDBusy_SMA660M_2x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 40 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_FOCCh1Busy_SMA660P_3x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 10 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_FOCCh1Busy_SMA660P_2x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 10 00', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_RD_MON2_FOCCh2Busy_SMA660P_3x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 20 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_FOCCh2Busy_SMA660P_2x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 20 00', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_RD_MON2_FOCASSDBusy_SMA660P_3x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 40 00', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_FOCASSDBusy_SMA660P_2x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 40 00', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA660M_AfterFOCEnable_3x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA660M_AfterFOCEnable_2x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA660P_AfterFOCEnable_3x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_RD_MON2_CRC_SMA660P_AfterFOCEnable_2x'  =>  { # check the Invalid RD_MONITOR_II_DATA INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_MONITOR_II_DATA

            #Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            #Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 02', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Auxillary_DebugDataCheck_CyclicFault_M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
			# Configure SPI trigger for SA1
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            0.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            0.4 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            0.5 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            0.6 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },

			1.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 01 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Auxillary_DebugDataCheck_CyclicFault_P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
			# Configure SPI trigger for SA1
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            0.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            0.4 => { cmd => '41 - 00 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            0.5 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            0.6 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },

			1.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 01 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Auxillary_DebugDataCheck_InitFault_M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Auxillary_DebugDataCheck_InitFault_P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Auxillary_DebugData_FltFlag_CyclicFault_P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
			# Configure SPI trigger for SA1
            0.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            0.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            1.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            1.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            1.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Auxillary_DebugData_FltFlag_CyclicFault_M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
			# Configure SPI trigger for SA1
            0.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            0.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            0.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            0.4 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            0.5 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            0.6 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },


#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_30x_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 10 00 00 1E', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_30x_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 10 00 00 1E', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_40x_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 10 00 00 28', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_40x_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 10 00 00 28', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_55x_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 10 00 00 37', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_ReadClkCntr_CRC_55x_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 10 00 00 37', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#*******************************************************************************************************************************	
	'Invalid_BITE1_CH1_SMA660M_Avg' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 0F FF 00', descr => 'module_1: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************	
	'Invalid_BITE1_CH2_SMA660M_Avg' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
			# Sensor data Manipulation
			2.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 00 - 01 - 00 0F FF 00', descr => 'module_1: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************	
	'Invalid_BITE1_CH2_SMA660P_Avg' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
			# Sensor data Manipulation
			2.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 00 - 01 - 00 0F FF 00', descr => 'module_1: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************	
	'Invalid_BITE1_CH1_SMA660M_Peak' =>  {
#*******************************************************************************************************************************		 
'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B 90', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 61 00', descr => 'module_1: Write FIFO data' },
        },
	},
#*******************************************************************************************************************************	
	'Invalid_BITE1_CH2_SMA660M_Peak' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 61 00', descr => 'module_1: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************	
	'Invalid_BITE1_CH2_SMA660P_Peak' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 70 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 03 3C', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 61 00', descr => 'module_1: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************	
	'Invalid_BITE2_CH1_SMA660M_Avg' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
			# Sensor data Manipulation
			2.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger         
			3.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data       
            4.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 00 - 01 - 00 0F FF 00', descr => 'module_1: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************	
	'Invalid_BITE2_CH2_SMA660M_Avg' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
			# Sensor data Manipulation
			2.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 00 - 01 - 00 0F FF 00', descr => 'module_1: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************	
	'Invalid_BITE2_CH2_SMA660P_Avg' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
			# Sensor data Manipulation
			2.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 00 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 00 - 01 - 00 0F FF 00', descr => 'module_1: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************	
	'Invalid_BITE2_CH1_SMA660M_Peak' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH1 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0D 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH1

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 04 40 00', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH1

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 61 00', descr => 'module_1: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************	
	'Invalid_BITE2_CH2_SMA660M_Peak' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C4 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 04', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 61 00', descr => 'module_1: Write FIFO data' },
        },
	},

#*******************************************************************************************************************************	
	'Invalid_BITE2_CH2_SMA660P_Peak' =>  {
#*******************************************************************************************************************************		 
		'CMD_sequence' => {
            # RD_BITE_CH2 Manipulation
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 0E 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_BITE_CH2

		   	# Control & Data
            1.4 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            1.5 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            1.6 => { cmd => '43 - 00 - 01 - 00 00 0B C0', descr => 'module_0: Write FIFO data' },

			# Sensor data Manipulation
			2.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_1: Set SPI1 CS for SMA660'}, #CS
            2.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_1: Set Frame Mask'} ,    #10 bits for instruction
            2.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_1: Set Frame Pattern'} , #RD_SEN_DataCH2

			 # Pre-Trigger
			3.1 => { cmd => '61 - 01 - 00 10 00 10', descr => 'pretrigger_1: Set SPI1 CS for SMA600'}, #CS
            3.2 => { cmd => '62 - 01 - FF FF FF FF', descr => 'pretrigger_1: Set Frame Mask'} ,    # make Instruction bits as 1
            3.3 => { cmd => '63 - 01 - 31 80 04 CC', descr => 'pretrigger_1: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			3.4 => { cmd => '64 - 01 - 00 00 C3 50', descr => 'pretrigger_1: Pre-Trigger active for 1s' }, # Pre-Trigger time
			3.5 => { cmd => '65 - 01 - 00 00 00 02', descr => 'module_1: Trigger only by pre trigger 1' }, # Trigger condition

			# Control & data 
            4.1 => { cmd => '41 - 01 - 01 - 10 00 07 D0', descr => 'module_1: Write FIFO mode and time' },
            4.2 => { cmd => '42 - 01 - 01 - 00 0F FF F0', descr => 'module_1: Write FIFO ctrl' },
            4.3 => { cmd => '43 - 01 - 01 - 00 04 61 00', descr => 'module_1: Write FIFO data' },
        },
	},

#***************************************************************************************
    'Invalid_MonData1_CRCFaultSteadyState_check_SMA660M'  =>  { # RD_MONITOR_I_DATA check for the Invalid RD_MONITOR_I_DATA
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_MonData1_CRCFaultSteadyState_check_SMA660P_M0155'  =>  { # RD_MONITOR_I_DATA check for the Invalid RD_MONITOR_I_DATA
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_MonData2_CRCFaultSteadyState_check_SMA660M'  =>  { # RD_MONITOR_I_DATA check for the Invalid RD_MONITOR_I_DATA
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_MonData2_CRCFaultSteadyState_check_SMA660P_M0155'  =>  { # RD_MONITOR_I_DATA check for the Invalid RD_MONITOR_I_DATA
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#**************************************************************************************
    'Invalid_OffsetCancellation_OFF_SMA660M'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#**************************************************************************************
    'Invalid_OffsetCancellation_OFF_SMA660M'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#**************************************************************************************
    'Invalid_OffsetCancellation_OFF_SMA660P'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE

            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#**************************************************************************************
    'Invalid_OffsetCancellation_Disable_SMA660M'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#**************************************************************************************
    'Invalid_OffsetCancellation_Disable_SMA660P'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 33 00 00 14', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 03 E8', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_SOC_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

            # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 b9 C0', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 3A 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
           	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_SOC_SMA660P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 2C 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID

			# Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 B9 C0', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 3A 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
           	# Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },
#**************************************************************************************
    'Invalid_ReadPosNegBITE_SMA660M'  =>  { # RD_MODE check for the Invalid Read voltage Mode
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA600'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 31 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE

            # Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 03 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # Read Sensor Data channel 1 bits
			2.4 => { cmd => '64 - 00 - 00 00 7E F4', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
            # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_InitialOffsetCRCch1_SMA660M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

			#Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 35 00 00 08', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 03 1A 80', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
			3.1 => { cmd => '41 - 00 - 03 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 03 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 03 - 00 00 00 02 - 00 00 00 02 - 00 00 00 02', descr => 'module_0: Write FIFO data' },
        },
    },
#***************************************************************************************
    'Invalid_InitialOffsetCRCch2_SMA660M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

			#Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 35 00 00 08', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 03 1A 80', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
			3.1 => { cmd => '41 - 00 - 03 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 03 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 03 - 00 00 00 02 - 00 00 00 02 - 00 00 00 02', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_InitialOffsetCRCch2_SMA660P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

			#Configure Pre-Trigger
			2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 35 00 00 08', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
			2.4 => { cmd => '64 - 00 - 00 03 1A 80', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
			2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
			3.1 => { cmd => '41 - 00 - 03 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 03 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 03 - 00 00 00 02 - 00 00 00 02 - 00 00 00 02', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_FOCCRCch1_SMA660M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 06 1A 80', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
                                            #--------------#cycle1------------------
            3.1 => { cmd => '41 - 00 - 0F - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},
            3.2 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
            3.3 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },
        },
    },

#***************************************************************************************
    'Invalid_FOCCRCch2_SMA660M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 06 1A 80', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
                                            #--------------#cycle1------------------
            3.1 => { cmd => '41 - 00 - 0F - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},
            3.2 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
            3.3 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

        },
    },
#***************************************************************************************
    'Invalid_FOCCRCch2_SMA660P'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF C0 00 00', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 06 1A 80', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition
                                            #--------------#cycle1------------------
            3.1 => { cmd => '41 - 00 - 0F - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 28 - 10 00 00 20 - 10 00 00 46 - 10 00 00 0f - 10 00 00 0f - 10 00 00 46',descr => 'Mode: Mode_InitTest_2x'},
            3.2 => { cmd => '42 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Ctrl: Set_CI_Bit_2x' },
            3.3 => { cmd => '43 - 00 - 0F - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 07 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00 - 00 00 00 00',descr => 'Data: Set_CI_Bit_2x' },

        },
    },
	#***************************************************************************************
    'Invalid_InitialOffset_ReadSenCH1_check_M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

             #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 35 80 00 0C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 23 00', descr => 'module_0: Write FIFO data' },

        },
    },
	#***************************************************************************************
    'Invalid_InitialOffset_ReadSenCH1_check_P'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 35 80 00 0C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Conf  igure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 23 00', descr => 'module_0: Write FIFO data' },

        },
    },
	#***************************************************************************************
    'Invalid_InitialOffset_ReadSenCH2_check_M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 35 80 00 0C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 06 00', descr => 'module_0: Write FIFO data' },

        },
    },
	#***************************************************************************************
    'Invalid_InitialOffset_ReadSenCH2_check_P'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 35 80 00 0C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 01 86 A0', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 06 00', descr => 'module_0: Write FIFO data' },

        },
    },

	#***************************************************************************************
    'Invalid_Initialoffset_ASSD_M'  =>  { # 
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 28 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 35 80 00 0C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 64', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E 0C 00', descr => 'module_0: Write FIFO data' },

        },
    },

	#***************************************************************************************
    'Invalid_Initialoffset_ASSD_P'  =>  { # 
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 28 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 35 80 00 0C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 c3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 64', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 0E 0C 00', descr => 'module_0: Write FIFO data' },

        },
    },
	#***************************************************************************************
    'Invalid_InitialFOC_ReadSenCH1_check_M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 14 00', descr => 'module_0: Write FIFO data' },

        },
    },

	#***************************************************************************************
    'Invalid_InitialFOC_ReadSenCH1_check_P'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 14 00', descr => 'module_0: Write FIFO data' },

        },
    },
	#***************************************************************************************
    'Invalid_InitialFOC_ReadSenCH2_check_M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 C3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 10 00', descr => 'module_0: Write FIFO data' },

        },
    },

	#***************************************************************************************
    'Invalid_InitialFOC_ReadSenCH2_check_P'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2C 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 c3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 04 B0 00', descr => 'module_0: Write FIFO data' },

        },
    },

	#***************************************************************************************
    'Invalid_FOC_ASSD_M'  =>  { # 
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 28 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2c 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 c3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },

        },
    },

	#***************************************************************************************
    'Invalid_FOC_ASSD_P'  =>  { # 
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 28 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 2c 80 31 9C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 c3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },

        },
    },

	#***************************************************************************************
    'Invalid_SWOFFBITE_ReadSenCH1_check_M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 c3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 c8', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 05 00', descr => 'module_0: Write FIFO data' },

        },
    },

#***************************************************************************************
    'Invalid_SWOFFBITE_ReadSenCH1_check_P'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 c3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 c8', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 05 00', descr => 'module_0: Write FIFO data' },

        },
    },




#***************************************************************************************
    'Invalid_SWOFFBITE_ReadSenCH2_check_M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

             #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 c3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 c8', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 05 00', descr => 'module_0: Write FIFO data' },

        },
    },

#***************************************************************************************
    'Invalid_SWOFFBITE_ReadSenCH2_check_P'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

             #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 c3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 c8', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 05 00', descr => 'module_0: Write FIFO data' },

        },
    },

	#***************************************************************************************
    'Invalid_SWOFFBITE_ASSD_check_M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 28 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

             #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 c3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 c8', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 05 00', descr => 'module_0: Write FIFO data' },

        },
    },
#***************************************************************************************
    'Invalid_SWOFFBITE_ASSD_check_P'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 28 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

             #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 c3 50', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 c8', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 05 00', descr => 'module_0: Write FIFO data' },

        },
    },



#***************************************************************************************
    'Invalid_GSbit_check_M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 3A 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },

        },
    },

	#***************************************************************************************
    'Invalid_GSbit_check_P'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 20 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 20 00 00 10', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 3A 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },

        },
    },
	#***************************************************************************************
    'Invalid_ClearError_check_M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 3A 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 10', descr => 'module_0: Write FIFO data' },

        },
    },
	#***************************************************************************************
    'Invalid_ClearError_check_P'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 3A 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 00 10', descr => 'module_0: Write FIFO data' },

        },
    },

	#***************************************************************************************
    'Invalid_PositiveBITE_PeakValueTest_CH1_Max_P'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 3A 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },

        },
    },

		#***************************************************************************************
    'Invalid_PositiveBITE_PeakValueTest_CH1_Max_M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 38 80 00 3C', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 00 3A 98', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 01', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 07 D0', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },

        },
    },

#***************************************************************************************
    'Invalid_AuxilliaryDebugData_InitFlt_Check_CDClear _P'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },

        },
    },
#***************************************************************************************
    'Invalid_AuxilliaryDebugData_InitFlt_Check_CDClear _M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },

        },
    },
	#***************************************************************************************
    'Invalid_AuxilliaryDebugData_CycFlt_Check_CDClear_M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
             # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },

		},
	},
			#***************************************************************************************
    'Invalid_AuxilliaryDebugData_CycFlt_Check_CDClear_M2'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
		   'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 01 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

		#***************************************************************************************
    'Invalid_AuxilliaryDebugData_CycFlt_Check_CDClear_P'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },
		},
	},
			#***************************************************************************************
    'Invalid_AuxilliaryDebugData_CycFlt_Check_CDClear_P2'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
		   'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 01 - c0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 01 - 01 - 40 01 5F 90', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },
		#***************************************************************************************
    'Invalid_RD_MONITOR_II_DATA_M'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_MON_11

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 03 00 00', descr => 'module_0: Write FIFO data' },

		},
	},
		#***************************************************************************************
    'Invalid_RD_MONITOR_II_DATA_M2'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 01 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_MON_11

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 01 - 01 - 10 00 00 b4', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },

#***************************************************************************************
    'Invalid_RD_MONITOR_II_DATA_P'  =>  { # check for the Invalid CRC for FOC
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 33 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_MON_11

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 00 30 00', descr => 'module_0: Write FIFO data' },
		},
	},
#***************************************************************************************
    'Invalid_RD_MONITOR_II_DATA_P2'  =>  { # check for the Invalid CRC for FOC
#****************************************************************************************	
		 'CMD_sequence' => {
			# Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 01 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 01 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 01 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_MON_11

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 01 - 01 - 10 00 00 B4', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 01 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 01 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },

        },
    },
#***************************************************************************************
    'Invalid_ASSD_clear_P'  =>  { # 
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 10', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 02 0F 58', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 00', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 00 00', descr => 'module_0: Write FIFO data' },

        },
    },
	#***************************************************************************************
    'Invalid_ASSD_clear_M'  =>  { # 
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern'} , # RD_SEN_DataCH1

            #Configure Pre-Trigger
            2.1 => { cmd => '61 - 00 - 00 10 00 04', descr => 'pretrigger_0: Set SPI1 CS for SMA600'}, #CS
            2.2 => { cmd => '62 - 00 - FF FF FF FF', descr => 'pretrigger_0: Set Frame Mask'} ,    # make Instruction bits as 1
            2.3 => { cmd => '63 - 00 - 31 80 00 00', descr => 'pretrigger_0: Set Frame Pattern'} , # RD_MONITOR_II_DATA
            2.4 => { cmd => '64 - 00 - 00 02 0F 58', descr => 'pretrigger_0: Pre-Trigger active for 1s' }, # Pre-Trigger time
            2.5 => { cmd => '65 - 00 - 00 00 00 00', descr => 'module_0: Trigger only by pre trigger 1' }, # Trigger condition

             # Configure FIFOs for SA1
            3.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            3.2 => { cmd => '42 - 00 - 01 - 00 0F FF F0', descr => 'module_0: Write FIFO ctrl' },
            3.3 => { cmd => '43 - 00 - 01 - 00 02 00 00', descr => 'module_0: Write FIFO data' },

        },
    },
#***************************************************************************************
    'Invalid_ReadSenData_CH1_CRC_40ms_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadSenData_CH2_CRC_40ms_SMA660P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9c 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadSenData_CH1_GS_40ms_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadSenData_CH2_GS_40ms_SMA660P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadSenData_CH1_SID_40ms_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadSenData_CH2_SID_40ms_SMA660P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadSenData_CH2_CRC_40ms_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadSenData_CH2_GS_40ms_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadSenData_CH2_SID_40ms_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - C4 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 9C 40', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 01 f0 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_MonData1_SMA660P'  =>  { # RD_MONITOR_I_DATA check for the Invalid RD_MONITOR_I_DATA
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 02 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_MonData1_SMA660M'  =>  { # RD_MONITOR_I_DATA check for the Invalid RD_MONITOR_I_DATA
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #0 bits As there is no Instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read voltage Mode RD_MODE
            # Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 10 00 00 03', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 02 00 00', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadClkCntr_GS_100ms_M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 86 a0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_ReadClkCntr_GS_100ms_P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 2D 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 86 a0', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_MonData1_GS_SMA660M'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_MonData1_GS_SMA660P'  =>  { # check the Invalid RD_SERIAL_NO INIT Fault
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA760'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    #10 bits for instruction
            1.3 => { cmd => '33 - 00 - 32 00 00 00', descr => 'module_0: Set Frame Pattern'} , #RD_SEN_DataCH1_SID
			# Configure FIFOs for SA1
            2.1 => { cmd => '41 - 00 - 01 - 40 00 00 00', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 08', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_RD_SensorDataCh1_CRC_Flt_CommFlag_SMA660M'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
        'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 04', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - 80 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
            # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************
    'Invalid_RD_SensorDataCh1_CRC_Flt_CommFlag_SMA660P'  =>  { # check for the Invalid CRC Read Device ID RD_DEVICE_ID
#***************************************************************************************
         'CMD_sequence' => {
            # Configure SPI trigger for SA1
            1.1 => { cmd => '31 - 00 - 00 10 00 10', descr => 'module_0: Set SPI1 CS for SMA660'}, #CS
            1.2 => { cmd => '32 - 00 - FF C0 00 00', descr => 'module_0: Set Frame Mask'} ,    # make Instruction bits as 1
            1.3 => { cmd => '33 - 00 - C0 00 00 00', descr => 'module_0: Set Frame Pattern'} , # Read Device ID RD_DEVICE_ID Instruction bits# Configure FIFOs for SA1
             # Configure FIFOs for SA1
			2.1 => { cmd => '41 - 00 - 01 - 40 01 5f 90', descr => 'module_0: Write FIFO mode and time' },
            2.2 => { cmd => '42 - 00 - 01 - 00 00 00 00', descr => 'module_0: Write FIFO ctrl' },
            2.3 => { cmd => '43 - 00 - 01 - 00 00 00 07', descr => 'module_0: Write FIFO data' },
        },
    },

#***************************************************************************************************************************
# ***************** RD Sensor Data CH2 CRC,S bit, DataLoad END    ****************************
#***************************************************************************************
};

#***************************************************************************************
$Defaults->{'TC_MANITOO_MAP'} = {
#***************************************************************************************
######################### SMA660 Variables #####################################################
    'AsicIdMismatch_fltStatus_U8'  => 'Dem_AllEventsStatusByte(543)_U8', ## 703,rb_syc_AsicIdMismatch_flt,F00049  AsicIdMismatch
	'GP1_SMA600M_U8'               => 'Dem_AllEventsStatusByte(44)_U8',  ## 44,rb_csem_InitGroup1Sma660Main_flt,F00049  InitGroup1Sma660Main
	'GP1_SMA600P_U8'               => 'Dem_AllEventsStatusByte(45)_U8',  ## 45,rb_csem_InitGroup1Sma660Plausi_flt,F00049  InitGroup1Sma660Plausi
	'GP2_SMA600M_U8'               => 'Dem_AllEventsStatusByte(46)_U8',  ## 46,rb_csem_InitGroup2Sma660Main_flt,F00049  InitGroup2Sma660Main
	'GP2_SMA600P_U8'               => 'Dem_AllEventsStatusByte(47)_U8',  ## 47,rb_csem_InitGroup2Sma660Plausi_flt,F00049  InitGroup2Sma660Plausi
	'GP3_SMA600M_U8'               => 'Dem_AllEventsStatusByte(48)_U8',  ## 48,rb_csem_InitGroup3Sma660Main_flt,F00049  InitGroup3Sma660Main
	'GP3_SMA600P_U8'               => 'Dem_AllEventsStatusByte(49)_U8',  ## 49,rb_csem_InitGroup3Sma660Plausi_flt,F00049  InitGroup3Sma660Plausi
	'GP4_SMA600M_U8'               => 'Dem_AllEventsStatusByte(50)_U8',  ## 50,rb_csem_InitGroup4Sma660Main_flt,F00049  InitGroup4Sma660Main
	'GP4_SMA600M'                  => 'Dem_AllEventsStatusByte(50)',  ## 50,rb_csem_InitGroup4Sma660Main_flt,F00049  InitGroup4Sma660Main
	'GP4_SMA600P_U8'               => 'Dem_AllEventsStatusByte(51)_U8',  ## 51,rb_csem_InitGroup4Sma660Plausi_flt,F00049  InitGroup4Sma660Plausi
	'CyclRTMon_SMA600M_U8'         => 'Dem_AllEventsStatusByte(41)_U8',  ## 41,rb_csem_CyclRTMonSma660Main_flt,F00049  CyclRTMonSma660Main
	'CyclRTMon_SMA600M'            => 'Dem_AllEventsStatusByte(41)',  ## 41,rb_csem_CyclRTMonSma660Main_flt,F00049  CyclRTMonSma660Main
	'CyclRTMon_SMA600P_U8'         => 'Dem_AllEventsStatusByte(42)_U8',  ## 42,rb_csem_CyclRTMonSma660Plausi_flt,F00049  CyclRTMonSma660Plausi
######################### SMB470 Variables #####################################################			
	'Group1_fltStatus_U8'          => 'Dem_AllEventsStatusByte(139)_U8', ## 139,rb_csem_InitGroup1Smb470_flt,A00000  InitGroup1Smb470
	'Group2_fltStatus_U8'          => 'Dem_AllEventsStatusByte(143)_U8', ## 143,rb_csem_InitGroup2Smb470_flt,A00000  InitGroup2Smb470 ##
	'Group3_fltStatus_U8'          => 'Dem_AllEventsStatusByte(147)_U8', ## 147,rb_csem_InitGroup3Smb470_flt,A00000  InitGroup3Smb470 ##

#---------------------------------- Fault Mapping ------------------------------------

	'AsicIdMismatch_flt'          => 'rb_syc_AsicIdMismatch_flt',
	'InitGroup1_SMA_Main_flt'     => 'rb_csem_InitGroup1SmaMain_flt',
	'InitGroup1_SMA_Plausi_flt'   => 'rb_csem_InitGroup1SmaPlausi_flt',
	'InitGroup2_SMA_Main_flt'     => 'rb_csem_InitGroup2SmaMain_flt',
	'InitGroup2_SMA_Plausi_flt'   => 'rb_csem_InitGroup2SmaPlausi_flt',
	'InitGroup3_SMA_Main_flt'     => 'rb_csem_InitGroup3SmaMain_flt',
	'InitGroup3_SMA_Plausi_flt'   => 'rb_csem_InitGroup3SmaPlausi_flt',
	'InitGroup4_SMA_Main_flt'     => 'rb_csem_InitGroup4SmaMain_flt',
	'InitGroup4_SMA_Plausi_flt'   => 'rb_csem_InitGroup4SmaPlausi_flt',
	'CyclicRT_SMA_Main_flt'       => 'rb_csem_CyclRTMonSmaMain_flt',
	'CyclicRT_SMA_Plausi_flt'     => 'rb_csem_CyclRTMonSmaPlausi_flt',
	'Spi_CrcWrong_flt'            => 'rb_spi_SpiRcvMsgCrcWrong_flt',

#******************************************************************************
#                               SMA Sensor Faults 
#******************************************************************************

# the indexes for Dem_AllEventsStatusByte() array are the fault numbers,
# which can be found in *.flt file

#----------------------------- INITGroup Faults--------------------------------------

	'rb_csem_InitGroup1SmaMain_fltStatus_U8'      => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup1SmaMain_flt__)_U8',
	'rb_csem_InitGroup1SmaPlausi_fltStatus_U8'    => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup1SmaPlausi_flt__)_U8',
	'rb_csem_InitGroup2SmaMain_fltStatus_U8'      => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup2SmaMain_flt__)_U8',
	'rb_csem_InitGroup2SmaPlausi_fltStatus_U8'    => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup2SmaPlausi_flt__)_U8',
	'rb_csem_InitGroup3SmaMain_fltStatus_U8'      => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup3SmaMain_flt__)_U8',
	'rb_csem_InitGroup3SmaPlausi_fltStatus_U8'    => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup3SmaPlausi_flt__)_U8',
	'rb_csem_InitGroup4SmaMain_fltStatus_U8'      => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup4SmaMain_flt__)_U8',
	'rb_csem_InitGroup4SmaPlausi_fltStatus_U8'    => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_InitGroup4SmaPlausi_flt__)_U8',

	'rb_csem_CyclRTMonSmaMain_fltStatus_U8'             => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_CyclRTMonSmaMain_flt__)_U8',
	'rb_csem_CyclRTMonSmaPlausi_fltStatus_U8'           => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_csem_CyclRTMonSmaPlausi_flt__)_U8',
	'rb_syc_AsicIdMismatch_fltStatus_U8'                => 'Dem_AllEventsStatusByte(__FAULTINDEX:rb_syc_AsicIdMismatch_flt__)_U8',
	'rb_syc_AsicIdMismatch_flt'             => '0xF00049',   # 703,rb_syc_AsicIdMismatch_flt,F00049  AsicIdMismatch
	'rb_csem_InitGroup1SmaMain_flt'         => '0xF00049',   # 44,rb_csem_InitGroup1Sma660Main_flt,F00049  InitGroup1Sma660Main
	'rb_csem_InitGroup1SmaPlausi_flt'       => '0xF00049',   # 45,rb_csem_InitGroup1Sma660Plausi_flt,F00049  InitGroup1Sma660Plausi
	'rb_csem_InitGroup2SmaMain_flt'         => '0xF00049',   # 46,rb_csem_InitGroup2Sma660Main_flt,F00049  InitGroup2Sma660Main
	'rb_csem_InitGroup2SmaPlausi_flt'       => '0xF00049',   # 47,rb_csem_InitGroup2Sma660Plausi_flt,F00049  InitGroup2Sma660Plausi
	'rb_csem_InitGroup3SmaMain_flt'         => '0xF00049',   # 48,rb_csem_InitGroup3Sma660Main_flt,F00049  InitGroup3Sma660Main
	'rb_csem_InitGroup3SmaPlausi_flt'       => '0xF00049',   # 49,rb_csem_InitGroup3Sma660Plausi_flt,F00049  InitGroup3Sma660Plausi
	'rb_csem_InitGroup4SmaMain_flt'         => '0xF00049',   # 50,rb_csem_InitGroup4Sma660Main_flt,F00049  InitGroup4Sma660Main
	'rb_csem_InitGroup4SmaPlausi_flt'       => '0xF00049',   # 51,rb_csem_InitGroup4Sma660Plausi_flt,F00049  InitGroup4Sma660Plausi
	'rb_csem_CyclRTMonSmaMain_flt'          => '0xF00049',
	'rb_csem_CyclRTMonSmaPlausi_flt'        => '0xF00049',
	'rb_spi_SpiRcvMsgCrcWrong_flt'          => '0xF00049',
	'AccXLgCh1_data_u8'                     => 'rb_csem_SensorDataRT_st.ChannelValue_as16(0)_S16',


    'Trigger_Value_C'             => 140,
	'Trigger_YawRateLfChl_S16'    => 'rb_cs7c_RtComRxPayload_au16(7)_S16',
	'Trigger_AccXLgChl_S16'       => 'rb_cs7c_RtComRxPayload_au16(0)_S16',

	'TempFaultQualiTimeMin_C' => 0,
	'TempFaultQualiTimeMax_C' => 20,

#    InitialRelOffsetCheckFailure
    'cs7m_ManagerStateRT_U8'                => 'rb_cs7m_ManagerStateRT_en_U8',
	'csem_InitialRelOffsetCheckFailure_U8'  => 'rb_csem_SensorDataRT_st.InitialRelOffsetCheckFailure_bo_U8',



 #rb_cs6i_InitStates_ten
#-----------------------------------
#enum;rb_cs6i_InitStates_ten;rb_cs6i_CheckConfig_e,;0;CheckConfig state
#enum;rb_cs6i_InitStates_ten;rb_cs6i_SoftReset_e;1;soft Reset state
#enum;rb_cs6i_InitStates_ten;rb_cs6i_ReadSerialNumbers_e;2;Read ASIC serial numbers
#enum;rb_cs6i_InitStates_ten;rb_cs6i_CLossDetection_e,;3;
#enum;rb_cs6i_InitStates_ten;rb_cs6i_SetupRTJobs_e;4;Wait for sensor initialization
#enum;rb_cs6i_InitStates_ten;rb_cs6i_StoreInitOffset_e;5;Store initial offset status flags
#enum;rb_cs6i_InitStates_ten;rb_cs6i_FastOffsetCancellation_e;6; FOC Status Flags
#enum;rb_cs6i_InitStates_ten;rb_cs6i_StoreFOCCorrectedOffset_e;7;Store FOC Corrected Offset Flats
#enum;rb_cs6i_InitStates_ten;rb_cs6i_BuiltInSelfTest_e;8;Built intest state
#enum;rb_cs6i_InitStates_ten;rb_cs6i_SensorIdProgramming_e;9;Check senesor Programmed 
#enum;rb_cs6i_InitStates_ten;rb_cs6i_SlowOffsetCancellation_e;10;Slow OffsetCancellation
#enum;rb_cs6i_InitStates_ten;rb_cs6i_EndOfProgramming_e;11;EOP 
#enum;rb_cs6i_InitStates_ten;rb_cs6i_InitCompleted_e;12; INIT Completed and Preparation of steady state (real-time actions)
#enum;rb_cs6i_InitStates_ten;rb_cs6i_Disabled_e;13;Disabled state or INIT aborted 
#-------------------------------------
    'CheckConfig_C'                   =>  0,
    'SoftReset_C'                     =>  1,
	'ReadSerialNumbers_C'             =>  2,
	'CLossDetection_C'                =>  3,
	'DeactivateArmingPin_C'           =>  4,
	'SetupRTJobs_C'                   =>  5,
	'StoreInitOffset_C'               =>  6,
	'FastOffsetCancellation_C'        =>  7,
	'BuiltInSelfTest_C'               =>  8,
	'SensorIdProgramming_C'           =>  9,
	'SlowOffsetCancellation_C'        =>  10,
	'EndOfProgramming_C'              =>  11,
	'InitCompleted_C'                 =>  12,
	'Disabled_or_INIT_aborted_C'      =>  13,


    #Overall Initialization state 
	'rb_cs6i_InitState_Main_U8'       => 'rb_cs6i_InitState_aen(0)_U8',
	'rb_cs6i_InitState_Plausi_U8'     => 'rb_cs6i_InitState_aen(1)_U8',


#-------------------------------------
#    InitialRelOffsetCheckFailure
    'rb_csem_InitGroup1SmaMain_Distflt_U16'           => 'rb_cs6i_IniFltFlags_ast(0).Grp1DistFlags_u16_U16',
	'rb_csem_InitGroup1SmaPlausi_Distflt_U16'         => 'rb_cs6i_IniFltFlags_ast(1).Grp1DistFlags_u16_U16',
    'rb_csem_InitGroup2SmaMain_Distflt_U16'           => 'rb_cs6i_IniFltFlags_ast(0).Grp2DistFlags_u16_U16',
    'rb_csem_InitGroup2SmaPlausi_Distflt_U16'         => 'rb_cs6i_IniFltFlags_ast(1).Grp2DistFlags_u16_U16',
    'rb_csem_InitGroup3SmaMain_Distflt_U16'           => 'rb_cs6i_IniFltFlags_ast(0).Grp3DistFlags_u16_U16',
    'rb_csem_InitGroup3SmaPlausi_Distflt_U16'         => 'rb_cs6i_IniFltFlags_ast(1).Grp3DistFlags_u16_U16',
    'rb_csem_InitGroup4SmaMain_Distflt_U16'           => 'rb_cs6i_IniFltFlags_ast(0).Grp4DistFlags_u16_U16',
    'rb_csem_InitGroup4SmaPlausi_Distflt_U16'         => 'rb_cs6i_IniFltFlags_ast(1).Grp4DistFlags_u16_U16',
    'csem_InitialRelOffsetCheckFailure_U8'            => 'rb_csem_SensorDataRT_st.InitialRelOffsetCheckFailure_bo_U8',

#-----------------------------------	

# AlgoDataValid_b32
#-----------------
    'AlgoDataValid_V_U32'                   => 'rb_csem_SensorDataRT_st.DataValid_b32_U32',
    'MainSensor_AlgoData_NotValid_C'        => '0bxxxxxxxxxxxxxxxxxxx111X11111xx00',
    'MainSensor_AlgoData_Valid_C'           => '0bxxxxxxxxxxxxxxxxxxx111X11111xx11',
    'PlausiSensor_AlgoData_NotValid_C'      => '0bxxxxxxxxxxxxxxxxxxx111X11110x011',
    'PlausiSensor_AlgoData_Valid_C'         => '0bxxxxxxxxxxxxxxxxxxx111X11111xx11',

	#System Warning Indicator check
	'System_Warning_Indicator_State'   => 'rb_wimi_SysWIStatus_aen(0)',

	#System mode checkbox
    'ActualSystemMode_U16'   => 'rb_bswm_ActualSystemMode_au16(0)',


# SMI7xx_YawSensor    
##              RawData
    'AccXLgChl_RawData_U16'          => 'rb_cs7c_RtComRxPayload_au16(0)_U16',      # ACC2_LF
    'YawRateLfChl_RawData_U16'       => 'rb_cs7c_RtComRxPayload_au16(7)_U16',
    'AccYLgChl_RawData_U16'          => 'rb_cs7c_RtComRxPayload_au16(2)_U16',      # ACC1_LF                        
    'AccXHgMonChl_RawData_U16'       => 'rb_cs7c_RtComRxPayload_au16(1)_U16',
    'YawRateLfChl_RawData_U8'        => 'rb_cs7c_RtComRxPayload_au16(7)_U8',
    'AccXLgChl_RawData_U8'           => 'rb_cs7c_RtComRxPayload_au16(0)_U8',
    'AccYLgChl_RawData_U8'           => 'rb_cs7c_RtComRxPayload_au16(2)_U8',
    'AccXHgMonChl_RawData_U8'        => 'rb_cs7c_RtComRxPayload_au16(1)_U8',

##              check API to Customer
    'YawRateLfChl_ChlState_U8'          => 'rb_cs7m_ChlState_aen(7)_U8',
    'AccXLgChl_State_U8'                => 'rb_cs7m_ChlState_aen(0)_U8',
    'AccYLgChl_State_U8'                => 'rb_cs7m_ChlState_aen(2)_U8',
    'AccXHgMonChl_State_U8'             => 'rb_cs7m_ChlState_aen(1)_U8',
##   MonPermInit_YawSensor
    'MonPermInitYawSensor_fltStatus_U8' => 'Dem_AllEventsStatusByte(67)_U8',
##   MonPermBG_YawSensor
    'MonPermBGYawSensor_fltStatus_U8'   => 'Dem_AllEventsStatusByte(63)_U8',
##   MonTemp_YawRate_Channel
    'MonTempYawRateLfChl_fltStatus_U8'  => 'Dem_AllEventsStatusByte(80)_U8',
    'MonTempAccXLgChl_fltStatus_U8'     => 'Dem_AllEventsStatusByte(73)_U8',
    'MonTempAccYLgChl_fltStatus_U8'     => 'Dem_AllEventsStatusByte(75)_U8',
    'MonTempAccXHgMonChl_fltStatus_U8'  => 'Dem_AllEventsStatusByte(72)_U8',
##   MonPerm_YawRate_Channel
    'MonPermYawRateLfChl_fltStatus_U8'  => 'Dem_AllEventsStatusByte(70)_U8',
    'MonPermAccXLgChl_fltStatus_U8'     => 'Dem_AllEventsStatusByte(55)_U8',
    'MonPermAccYLgChl_fltStatus_U8'     => 'Dem_AllEventsStatusByte(57)_U8',
    'MonPermAccXHgMonChl_fltStatus_U8'  => 'Dem_AllEventsStatusByte(54)_U8',
#   check Temp1
    'YawSensor_Temp1_S16'               => 'rb_cs7c_StatusData_ast(0).Temperature1_s16_S16',

#             
# SMI7xx_RollSensor
##              RawData

	'RollRateLfChl_RawData_U16'          => 'rb_cs7c_RtComRxPayload_au16(6)_U16',
	'AccZLgChl_RawData_U16'              => 'rb_cs7c_RtComRxPayload_au16(5)_U16',
	'RollRateLfChl_RawData_U8'           => 'rb_cs7c_RtComRxPayload_au16(6)_U8',
	'AccZLgChl_RawData_U8'               => 'rb_cs7c_RtComRxPayload_au16(5)_U8',
##           NhtsaData
	'RollRateLfChl_NhtsaData_S16'        => 'rb_csem_SensorDataRT_st.ChannelValue_as16(10)_S16',
	'AccZLgChl_NhtsaData_S16'            => 'rb_csem_SensorDataRT_st.ChannelValue_as16(9)_S16',
##   check API to Customer
    'RollRateLfChl_State_U8'             => 'rb_cs7m_ChlState_aen(6)_U8',
    'AccZLgChl_State_U8'                 => 'rb_cs7m_ChlState_aen(5)_U8',
##   MonPermInit_RollSensor 
    'MonPermInitRollSensor_fltStatus_U8' => 'Dem_AllEventsStatusByte(65)_U8',
##   MonPermBG_RollSensor
    'MonPermBGRollSensor_fltStatus_U8'   => 'Dem_AllEventsStatusByte(61)_U8',
##   MonTemp_RollRate_Channel  
    'MonTempRollRateLfChl_fltStatus_U8'  => 'Dem_AllEventsStatusByte(79)_U8',
    'MonTempAccZLgChl_fltStatus_U8'      => 'Dem_AllEventsStatusByte(77)_U8',
##   MonPerm_RollRate_Channel  
    'MonPermRollRateLfChl_fltStatus_U8'  => 'Dem_AllEventsStatusByte(69)_U8',
    'MonPermAccZLgChl_fltStatus_U8'      => 'Dem_AllEventsStatusByte(59)_U8',
#    check Temp1
    'RollSensor_Temp1_S16'               => 'rb_cs7c_StatusData_ast(2).Temperature1_s16_S16',
#                

# SWM				

	'adcData_BLRC_U16'               => 'rb_swma_AsicChannelData_ast(2).Value10Bit_u16_U16',
	'shortLineFltStatus_BLRC_U8'     => 'Dem_AllEventsStatusByte(666)_U8',
	'undefinedFltStatus_BLRC_U8'     => 'Dem_AllEventsStatusByte(682)_U8',
	'openlineFltStatus_BLRC_U8'      => 'Dem_AllEventsStatusByte(633)_U8',
	'switchPosition_BLRC'            => 'rb_swm_SwitchInfo_ast(6).PositionFiltered_en_U8',
	'switchStatus_BLRC'              => 'rb_swm_SwitchInfo_ast(6).StatusFiltered_en_U8',
	'adcData_SPSFP_U16'              => 'rb_swma_AsicChannelData_ast(6).Value10Bit_u16_U16',
	'shortLineFltStatus_SPSFP_U8'    => 'Dem_AllEventsStatusByte(626)_U8',
	'undefinedFltStatus_SPSFP_U8'    => 'Dem_AllEventsStatusByte(641)_U8',
	'openlineFltStatus_SPSFP_U8'     => 'Dem_AllEventsStatusByte(595)_U8',
	'switchPosition_SPSFP'           => 'rb_swm_SwitchInfo_ast(8).PositionFiltered_en_U8',
	'switchStatus_SPSFP'             => 'rb_swm_SwitchInfo_ast(8).StatusFiltered_en_U8',

	'adcData_AB1FD_U16'              => 'rb_sqmm_ResistanceValue_au16(4)_U16',
	'shortLineFltStatus_AB1FD_U8'    => 'Dem_AllEventsStatusByte(465)_U8',


    # SMI7 and SMA660
#    check API to Algo
	'AlgoDataValid_U32'               => 'rb_csem_SensorDataRT_st.DataValid_b32',
# SMI7                                              #---LB---***HB***
#	'All_AlgoData_Valid'	          => '330--?----xxxx?--xxxxxxxxxxxxxxxxx',
    'All_AlgoData_Valid'              => '3301101111000001100000000000000000',
#   'AccYLg_AlgoData_NotValid'        => '330-101111000001100000000000000000', AccYLg    - ACC1_LF    flt_int=2ms  
    'AccYLgChl_AlgoData_NotValid'     => '3300101111000001100000000000000000',
#   'AccXHgMon_AlgoData_NotValid'     => '3301-01111000001100000000000000000', AccXHgMon - ACC2_HF    flt_int=0ms
    'AccXHgMonChl_AlgoData_NotValid'  => '3301001111000001100000000000000000',
#   'AccXLg_AlgoData_NotValid'        => '33011?1111000001100000000000000000', **AccXLg    - ACC2_LF    flt_int=18ms ACC2
#
	'AccXLgChl_AlgoData_NotValid'     => '3301101111000001100000000000000000',
#	'YawRateLf_AlgoData_NotValid'     => '33011011110000?1100000000000000000', **YawRateLf  - RATE_LF   flt_int=18ms
    'YawRateLfChl_AlgoData_NotValid'  => '3301101111000001100000000000000000',
#	'RollRateLf_AlgoData_NotValid'    => '3301101111.00000-10.0000000000000000', RollRateLf - RATE_LF   flt_int=2ms
	'RollRateLfChl_AlgoData_NotValid' => '3301101111000000100000000000000000',
#   'AccZLg_AlgoData_NotValid'        => '3301101111000001-00000000000000000', AccZLg     - ACC2_LF   flt_int=2ms
    'AccZLgChl_AlgoData_NotValid'     => '3301101111000001000000000000000000',
#                                                                                      ** - disabled for Algo
#   check API to Customer
    'YawRateLfChl_State_U8'      => 'rb_cs7m_ChlState_aen(7)',
    'AccXLgChl_State_U8'         => 'rb_cs7m_ChlState_aen(0)',
    'AccYLgChl_State_U8'         => 'rb_cs7m_ChlState_aen(2)',
    'AccXHgMonChl_State_U8'      => 'rb_cs7m_ChlState_aen(1)',
    'RollRateLfChl_State_U8'     => 'rb_cs7m_ChlState_aen(6)',
    'AccZLgChl_State_U8'         => 'rb_cs7m_ChlState_aen(5)',
#    AsicDeviceId
    'YawSensor_AsicDeviceId_U16'    => 'rb_syca_AsicDeviceId_au16(4)',
    'RollSensor_AsicDeviceId_U16'   => 'rb_syca_AsicDeviceId_au16(6)',
#   AsicRevisionId
    'YawSensor_AsicRevisionId_U16'  => 'rb_syca_AsicRevisionId_au16(4)',
    'RollSensor_AsicRevisionId_U16' => 'rb_syca_AsicRevisionId_au16(6)',
#   AsicSerialNr
    'YawSensor_AsicSerialNr0_U16'   => 'rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(0)',
    'YawSensor_AsicSerialNr1_U16'   => 'rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(1)',
    'YawSensor_AsicSerialNr2_U16'   => 'rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(2)',
    'RollSensor_AsicSerialNr0_U16'  => 'rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(0)',
    'RollSensor_AsicSerialNr1_U16'  => 'rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(1)',
    'RollSensor_AsicSerialNr2_U16'  => 'rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(2)',
#   SmiSerialNr
    'YawSensor_SmiSerialNr0_U16'    => 'rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(0)',
    'YawSensor_SmiSerialNr1_U16'    => 'rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(1)',
    'YawSensor_SmiSerialNr2_U16'    => 'rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(2)',
    'RollSensor_SmiSerialNr0_U16'   => 'rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(0)',
    'RollSensor_SmiSerialNr1_U16'   => 'rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(1)',
    'RollSensor_SmiSerialNr2_U16'   => 'rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(2)',
#   check Temp1
    'YawSensor_Temp1_U16'   => 'rb_cs7c_TemperatureData_au16(0)',
    'RollSensor_Temp1_U16'  => 'rb_cs7c_TemperatureData_au16(2)',

    };

#***************************************************************************************
$Defaults->{'MNT_CONST_MAP'} = {
#***************************************************************************************

# SMI7 and SMA660
#   check API to Algo
   'AlgoDataValid_U32'               => 'rb_csem_SensorDataRT_st.DataValid_b32',
# SMI7                                              #---LB---***HB***
#	'All_AlgoData_Valid'	          => '330--?----xxxx?--xxxxxxxxxxxxxxxxx',
    'All_AlgoData_Valid'              => '3301101111000001100000000000000000',
#   'AccYLg_AlgoData_NotValid'        => '330-101111000001100000000000000000', AccYLg    - ACC1_LF    flt_int=2ms
    'AccYLgChl_AlgoData_NotValid'     => '3300101111000001100000000000000000',
#   'AccXHgMon_AlgoData_NotValid'     => '3301-01111000001100000000000000000', AccXHgMon - ACC2_HF    flt_int=0ms
    'AccXHgMonChl_AlgoData_NotValid'  => '3301001111000001100000000000000000',
#   'AccXLg_AlgoData_NotValid'        => '33011?1111000001100000000000000000', **AccXLg    - ACC2_LF    flt_int=18ms ACC2
#
	'AccXLgChl_AlgoData_NotValid'     => '3301101111000001100000000000000000',
#	'YawRateLf_AlgoData_NotValid'     => '33011011110000?1100000000000000000', **YawRateLf  - RATE_LF   flt_int=18ms
    'YawRateLfChl_AlgoData_NotValid'  => '3301101111000001100000000000000000',
#	'RollRateLf_AlgoData_NotValid'    => '3301101111.00000-10.0000000000000000', RollRateLf - RATE_LF   flt_int=2ms
	'RollRateLfChl_AlgoData_NotValid' => '3301101111000000100000000000000000',
#   'AccZLg_AlgoData_NotValid'        => '3301101111000001-00000000000000000', AccZLg     - ACC2_LF   flt_int=2ms
    'AccZLgChl_AlgoData_NotValid'     => '3301101111000001000000000000000000',
#                                                                                      ** - disabled for Algo
#   Check API to Customer
    'YawRateLfChl_State_U8'      => 'rb_cs7m_ChlState_aen(7)',
    'AccXLgChl_State_U8'         => 'rb_cs7m_ChlState_aen(0)',
    'AccYLgChl_State_U8'         => 'rb_cs7m_ChlState_aen(2)',
    'AccXHgMonChl_State_U8'      => 'rb_cs7m_ChlState_aen(1)',
    'RollRateLfChl_State_U8'     => 'rb_cs7m_ChlState_aen(6)',
    'AccZLgChl_State_U8'         => 'rb_cs7m_ChlState_aen(5)',
#   AsicDeviceId
    'YawSensor_AsicDeviceId_U16'    => 'rb_syca_AsicDeviceId_au16(4)',
    'RollSensor_AsicDeviceId_U16'   => 'rb_syca_AsicDeviceId_au16(6)',
#   AsicRevisionId
    'YawSensor_AsicRevisionId_U16'  => 'rb_syca_AsicRevisionId_au16(4)',
    'RollSensor_AsicRevisionId_U16' => 'rb_syca_AsicRevisionId_au16(6)',
#   AsicSerialNr
    'YawSensor_AsicSerialNr0_U16'   => 'rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(0)',
    'YawSensor_AsicSerialNr1_U16'   => 'rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(1)',
    'YawSensor_AsicSerialNr2_U16'   => 'rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(2)',
    'RollSensor_AsicSerialNr0_U16'  => 'rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(0)',
    'RollSensor_AsicSerialNr1_U16'  => 'rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(1)',
    'RollSensor_AsicSerialNr2_U16'  => 'rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(2)',
#    SmiSerialNr
    'YawSensor_SmiSerialNr0_U16'    => 'rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(0)',
    'YawSensor_SmiSerialNr1_U16'    => 'rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(1)',
    'YawSensor_SmiSerialNr2_U16'    => 'rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(2)',
    'RollSensor_SmiSerialNr0_U16'   => 'rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(0)',
    'RollSensor_SmiSerialNr1_U16'   => 'rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(1)',
    'RollSensor_SmiSerialNr2_U16'   => 'rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(2)',
#   check Temp1
    'YawSensor_Temp1_U16'           => 'rb_cs7c_TemperatureData_au16(0)',
    'RollSensor_Temp1_U16'          => 'rb_cs7c_TemperatureData_au16(2)',

	'switchPosition_BLRC'           => 'rb_swm_SwitchInfo_ast(6).PositionFiltered_en',
	'switchStatus_BLRC'             => 'rb_swm_SwitchInfo_ast(6).StatusFiltered_en',

	'switchPosition_SPSFP'          => 'rb_swm_SwitchInfo_ast(8).PositionFiltered_en',
	'switchStatus_SPSFP'            => 'rb_swm_SwitchInfo_ast(8).StatusFiltered_en',
    };

$Defaults->{'FAST_DIAG_VAR'} = {
#***************************************************************************************

######################### SMB470 Variables #####################################################
    'AsicIdMismatch470_fltStatus_U8'  => 'Dem_AllEventsStatusByte(724)_U8', ## 724,rb_syc_AsicIdMismatch_flt,0xA00000  AsicIdMismatch
	'Group1_fltStatus_U8'             => 'Dem_AllEventsStatusByte(139)_U8', ## 139,rb_csem_InitGroup1Smb470_flt,0xA00000  InitGroup1Smb470
	'Group2_fltStatus_U8'             => 'Dem_AllEveDem_AllEventsStatusByte(147)_U8ntsStatusByte(143)_U8', ## 143,rb_csem_InitGroup2Smb470_flt,0xA00000  InitGroup2Smb470 ##
	'Group3_fltStatus_U8'             => '', ## 147,rb_csem_InitGroup3Smb470_flt,0xA00000  InitGroup3Smb470 ##
	'Group4_fltStatus_U16'            => 'rb_cs6i_IniFltFlags_ast(0).Grp1DistFlags_U16',
	'CyclicMonBgSmb470_fltStatus_U8'  => 'Dem_AllEventsStatusByte(122)_U8', ## 122,rb_csem_CyclicMonBgSmb470_flt,0xA00000  CyclicMonBgSmb470 ##
	'CyclicMonRtSmb470_fltStatus_U8'  => 'Dem_AllEventsStatusByte(123)_U8', ## 123,rb_csem_CyclicMonRtSmb470_flt,0xA00000  CyclicMonRtSmb470 ##
	'Temp470_fltStatus_U8'            => 'Dem_AllEventsStatusByte(146)_U8', ## 146,rb_csem_SensorTemperatureSmb470_flt,0xA00000  SensorTemperatureSmb470 ##
	'TFF470_fltStatus_U8'             => 'Dem_AllEventsStatusByte(147)_U8', ## 147,rb_csem_TFFErrorSmb470_flt,0xA00000  TFFErrorSmb470 ##
	# 'rb_CLKCnt1' => 'rb_cs6m_ClkCntSPICRCOkRT_b8_U8',
	# 'rb_CLKCnt2' => 'rb_cs6m_CyclicOscFltFlagsRT_au8(1)_U8',
	# 'rb_CLKCnt3' => 'rb_cs6m_CyclicOscFltFlagsRT_au8(0)_U8',
	# 'rb_CLKCnt4' => 'rb_cs6m_SPICRCOkRT_b8_U8',
	# 'rb_CLKCnt5' => 'rb_cs6i_ChlFltFlags_au16_U8',
	# 'rb_CLKCnt6' => 'rb_cs6m_SPICRCOkRT_b8_U8',

# SMI7xx_YawSensor    
##  RawData

    'YawRateLfChl_RawData_U16'      => 'rb_cs7c_RtComRxPayload_au16(7)_U16',
    'AccXLgChl_RawData_U16'         => 'rb_cs7c_RtComRxPayload_au16(0)_U16',     # ACC2_LF
    'AccYLgChl_RawData_U16'         => 'rb_cs7c_RtComRxPayload_au16(2)_U16',   # ACC1_LF
    'AccXHgMonChl_RawData_U16'      => 'rb_cs7c_RtComRxPayload_au16(1)_U16',
    'YawRateLfChl_RawData_U8'       => 'rb_cs7c_RtComRxPayload_au16(7)_U8',
    'AccXLgChl_RawData_U8'          => 'rb_cs7c_RtComRxPayload_au16(0)_U8',
    'AccYLgChl_RawData_U8'          => 'rb_cs7c_RtComRxPayload_au16(2)_U8',
    'AccXHgMonChl_RawData_U8'       => 'rb_cs7c_RtComRxPayload_au16(1)_U8',
##  NhtsaData
    'YawRateLfChl_NhtsaData_S16'       => 'rb_csem_SensorDataRT_st.ChannelValue_as16(11)_S16',
    'AccXLgChl_NhtsaData_S16'          => 'rb_csem_SensorDataRT_st.ChannelValue_as16(4)_S16',
    'AccYLgChl_NhtsaData_S16'          => 'rb_csem_SensorDataRT_st.ChannelValue_as16(6)_S16',
    'AccXHgMonChl_NhtsaData_S16'       => 'rb_csem_SensorDataRT_st.ChannelValue_as16(5)_S16',
##  check API to Customer
    'YawRateLfChl_ChlState_U8'          => 'rb_cs7m_ChlState_aen(7)_U8',
    'AccXLgChl_State_U8'                => 'rb_cs7m_ChlState_aen(0)_U8',
    'AccYLgChl_State_U8'                => 'rb_cs7m_ChlState_aen(2)_U8',
    'AccXHgMonChl_State_U8'             => 'rb_cs7m_ChlState_aen(1)_U8',
##   MonPermInit_YawSensor
    'MonPermInitYawSensor_fltStatus_U8' => 'Dem_AllEventsStatusByte(67)_U8',
##   MonPermBG_YawSensor
    'MonPermBGYawSensor_fltStatus_U8'   => 'Dem_AllEventsStatusByte(63)_U8',
##   MonTemp_YawRate_Channel
    'MonTempYawRateLfChl_fltStatus_U8'  => 'Dem_AllEventsStatusByte(80)_U8',
    'MonTempAccXLgChl_fltStatus_U8'     => 'Dem_AllEventsStatusByte(73)_U8',
    'MonTempAccYLgChl_fltStatus_U8'     => 'Dem_AllEventsStatusByte(75)_U8',
    'MonTempAccXHgMonChl_fltStatus_U8'  => 'Dem_AllEventsStatusByte(72)_U8',
##   MonPerm_YawRate_Channel
    'MonPermYawRateLfChl_fltStatus_U8'  => 'Dem_AllEventsStatusByte(70)_U8',
    'MonPermAccXLgChl_fltStatus_U8'     => 'Dem_AllEventsStatusByte(55)_U8',
    'MonPermAccYLgChl_fltStatus_U8'     => 'Dem_AllEventsStatusByte(57)_U8',
    'MonPermAccXHgMonChl_fltStatus_U8'  => 'Dem_AllEventsStatusByte(54)_U8',
#    check Temp1
    'YawSensor_Temp1_S16'               => 'rb_cs7c_StatusData_ast(0).Temperature1_s16_S16',

#                
# SMI7 and SMA660
#    check API to Algo
	'AlgoDataValid_b32.0'          => 'rb_csem_SensorDataRT_st.DataValid_b32_U8',
	'AlgoDataValid_b32.1'          => 'rb_csem_SensorDataRT_st.DataValid_b32.1_U8',
#    check Data Overload
    'InertDataOverload_b32.0'   => 'rb_csem_SensorDataRT_st.InertDataOverload_b32_U8',
    'InertDataOverload_b32.1'   => 'rb_csem_SensorDataRT_st.InertDataOverload_b32.1_U8',


};


#***************************************************************************************

# Definitions for module TC_CSEM_SMI7
# ------------------------------------
#-1*****************************************************************************
#!!!!Achtung: little endian ====> Ausgabe in LIFT auch little endian!!!!!!
#'AlgoDataValid_b32' => 'rb_csem_SensorDataRT_st.DataValid_b32',
#-1 Byte_1
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_MainAccM45_e;0;   Bit_0
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_MainAccP45_e;1;
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_PlausiAccM45_e;2;
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_PlausiAccP45_e;3;

#?enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccXLg_e;4;  => nicht gltig fr Algo?
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccXHgMon_e;5;
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccYLg_e;6;
#enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccYHgMon_e;7;    Bit_7
#'AlgoDataValid_b32'.1 => 'rb_csem_SensorDataRT_st.DataValid_b32',
#    Byte_2
#enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccYLgPlausi_e;8; Bit_0
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_AccZLg_e;9;
#-enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_RollRateLf_e;10;
#?enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_YawRateLf_e;11; => nicht gltig fr Algo?
#enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_YawRateLfPlausi_e;12;
#enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_PitchRateLf_e;13; Bit_5

#enum;rb_sycc_CentralSensorChannels_ten;rb_sycc_CentralSensorChannelsMax_e;14;

#-1 API to Algo invalid
#rb_csem_SensorDataRT_st.DataValid_b32,FEDFABD4,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is valid,,,,,,,,,
#rb_csem_SensorDataRT_st.DataValid_b32.1,FEDFABD5,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is valid,,,,,,,,,
#rb_csem_SensorDataRT_st.DataValid_b32.2,FEDFABD6,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is valid,,,,,,,,,
#rb_csem_SensorDataRT_st.DataValid_b32.3,FEDFABD7,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is valid,,,,,,,,,

#-1
#rb_csem_SensorDataRT_st.InertDataOverload_b32,FEDFABD8,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is in mechanical overload for the inertial sensors only (e.g.,,,,,,,,,
#rb_csem_SensorDataRT_st.InertDataOverload_b32.1,FEDFABD9,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is in mechanical overload for the inertial sensors only (e.g.,,,,,,,,,
#rb_csem_SensorDataRT_st.InertDataOverload_b32.2,FEDFABDA,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is in mechanical overload for the inertial sensors only (e.g.,,,,,,,,,
#rb_csem_SensorDataRT_st.InertDataOverload_b32.3,FEDFABDB,PDI for sensor channel data which contains the data for each sensor channel itself and some.Flags if sensor channel data is in mechanical overload for the inertial sensors only (e.g.,,,,,,,,,

#define RB_siam_CsXchannelMask_cu16				((uint16)(((uint16)1u) << RB_siam_CsXchannelLoc_cu8))
#define RB_siam_CsYchannelMask_cu16				((uint16)(((uint16)1u) << RB_siam_CsYchannelLoc_cu8))
#define RB_siam_CsXrdchannelMask_cu16			((uint16)(((uint16)1u) << RB_siam_CsXrdchannelLoc_cu8))
#define RB_siam_CsYrdchannelMask_cu16			((uint16)(((uint16)1u) << RB_siam_CsYrdchannelLoc_cu8))
#define RB_siam_CsHighgXMonchannelMask_cu16		((uint16)(((uint16)1u) << RB_siam_CsHighgXMonchannelLoc_cu8))
#define RB_siam_CsLowgXchannelMask_cu16   		((uint16)(((uint16)1u) << RB_siam_CsLowgXchannelLoc_cu8))
#define RB_siam_CsLowgYchannelMask_cu16   		((uint16)(((uint16)1u) << RB_siam_CsLowgYchannelLoc_cu8))
#define RB_siam_CsLowgZchannelMask_cu16   		((uint16)(((uint16)1u) << RB_siam_CsLowgZchannelLoc_cu8))
#define RB_siam_CsRollchannelMask_cu16    		((uint16)(((uint16)1u) << RB_siam_CsRollchannelLoc_cu8))
#define RB_siam_CsYawchannelMask_cu16     		((uint16)(((uint16)1u) << RB_siam_CsYawchannelLoc_cu8))
#define RB_siam_CsPitchchannelMask_cu16   		((uint16)(((uint16)1u) << RB_siam_CsPitchchannelLoc_cu8))

#rb_csem_SensorDataRT_st.ChannelValue_as16(0),FEDFABB8,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(0).1,FEDFABB9,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(1),FEDFABBA,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(1).1,FEDFABBB,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(10),FEDFABCC,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(10).1,FEDFABCD,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(11),FEDFABCE,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(11).1,FEDFABCF,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(12),FEDFABD0,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(12).1,FEDFABD1,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(13),FEDFABD2,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(13).1,FEDFABD3,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(2),FEDFABBC,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(2).1,FEDFABBD,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(3),FEDFABBE,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(3).1,FEDFABBF,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(4),FEDFABC0,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(4).1,FEDFABC1,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(5),FEDFABC2,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(5).1,FEDFABC3,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(6),FEDFABC4,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(6).1,FEDFABC5,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(7),FEDFABC6,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(7).1,FEDFABC7,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(8),FEDFABC8,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(8).1,FEDFABC9,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(9),FEDFABCA,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#rb_csem_SensorDataRT_st.ChannelValue_as16(9).1,FEDFABCB,PDI for sensor channel data which contains the data for each sensor channel itself and some.Pre-processed sensor channel data,,,,,,,,,
#-1*****************************************************************************

#-2*****************************************************************************
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccXLg_e;          0;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccXHgMon_e;       1;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYLg_e;          2;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYHgMon_e;       3;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYLgPlausi_e;    4;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccZLg_e;          5;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollRateLf_e;      6;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawRateLf_e;       7;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawRateLfPlausi_e; 8;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchRateLf_e;     9;

#-2 API to Customer invalid
#rb_cs7m_ChlState_aen(0),FEDFAB24,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(1),FEDFAB25,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(2),FEDFAB26,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(3),FEDFAB27,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(4),FEDFAB28,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(5),FEDFAB29,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(6),FEDFAB2A,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(7),FEDFAB2B,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(8),FEDFAB2C,Current state of each SMI7 channel
#rb_cs7m_ChlState_aen(9),FEDFAB2D,Current state of each SMI7 channel

#enum;rb_csem_ChannelState_ten;rb_csem_ChlInitInProgress_e;          0;Channel initialization in progress
#enum;rb_csem_ChannelState_ten;rb_csem_ChlNotConfigured_e;           1;Channel not configured
#enum;rb_csem_ChannelState_ten;rb_csem_ChlOk_e;                      2;Channel OK
#enum;rb_csem_ChannelState_ten;rb_csem_ChlTemporaryError_e;          3;Channel temporary error (out of spec)
#enum;rb_csem_ChannelState_ten;rb_csem_ChlPermErrorDueSensorErr_e;   4;Channel permanent error (sensor perm flt)
#enum;rb_csem_ChannelState_ten;rb_csem_ChlPermErrorCyclThisPOC_e;    5;Channel permanent error (cyclic this POC)
#enum;rb_csem_ChannelState_ten;rb_csem_ChlPermErrorCyclPrevPOC_e;    6;Channel permanent error (cyclic prev POC)
#enum;rb_csem_ChannelState_ten;rb_csem_ChlPermErrorDueExtReq_e;      7;Channel permanent error (external request  e.g. ASI)
#enum;rb_csem_ChannelState_ten;rb_csem_ChlNotSupported_e;            8;Channel is not supported
#-2*****************************************************************************

#-3*****************************************************************************
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccXLg_e;0;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccXHgMon_e;1;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYLg_e;2;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYHgMon_e;3;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccYLgPlausi_e;4;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_AccZLg_e;5;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollRateLf_e;6;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawRateLf_e;7;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawRateLfPlausi_e;8;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchRateLf_e;9;

#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawSensorStatusClusFlags_e;10;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawPlausiSensorStatusClusFlags_e;11;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollSensorStatusClusFlags_e;12;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchSensorStatusClusFlags_e;13;

#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawSensorStatusHwScon_e;14;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawPlausiSensorStatusHwScon_e;15;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollSensorStatusHwScon_e;16;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchSensorStatusHwScon_e;17;

#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawSensorIntErrCnt01_e;18;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawSensorIntErrCnt23_e;19;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawSensorIntErrCnt45_e;20;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawSensorIntErrCnt67_e;21;

#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawPlausiSensorIntErrCnt01_e;22;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawPlausiSensorIntErrCnt23_e;23;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawPlausiSensorIntErrCnt45_e;24;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_YawPlausiSensorIntErrCnt67_e;25;

#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollSensorIntErrCnt01_e;26;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollSensorIntErrCnt23_e;27;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollSensorIntErrCnt45_e;28;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_RollSensorIntErrCnt67_e;29;

#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchSensorIntErrCnt01_e;30;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchSensorIntErrCnt23_e;31;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchSensorIntErrCnt45_e;32;
#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_PitchSensorIntErrCnt67_e;33;

#enum;rb_cs7c_AllPossibleRtCmdsTxReasons_ten;rb_cs7c_MaxPossibleRtCmdsTxReasons_e;34;

#/*! rb_cs7c_RtComRxPayload_au16:    Payload of the real-time communications */
#volatile uint16 rb_cs7c_RtComRxPayload_au16[rb_cs7c_MaxPossibleRtCmdsTxReasons_e];

#/*! rb_cs7c_RtComRxFaults_ab8:    Rx faults of the real-time communications */
#volatile uint8 rb_cs7c_RtComRxFaults_ab8[rb_cs7c_MaxPossibleRtCmdsTxReasons_e]; /*
#-3*****************************************************************************

#-4*****************************************************************************
#enum;rb_scm_SafetyChannelSettings_tst;rb_sycc_Smi7SensorYaw_e;0;
#enum;rb_scm_SafetyChannelSettings_tst;rb_sycc_Smi7SensorYawPlausi_e;1;
#enum;rb_scm_SafetyChannelSettings_tst;rb_sycc_Smi7SensorRoll_e;2;
#enum;rb_scm_SafetyChannelSettings_tst;rb_sycc_Smi7SensorPitch_e;3;
#enum;rb_scm_SafetyChannelSettings_tst;rb_sycc_Smi7SensorMax_e;4;

#rb_cs7c_TemperatureData_au16(0)
#rb_cs7c_TemperatureData_au16(0).1
#rb_cs7c_TemperatureData_au16(1)
#rb_cs7c_TemperatureData_au16(1).1
#rb_cs7c_TemperatureData_au16(2)
#rb_cs7c_TemperatureData_au16(2).1
#rb_cs7c_TemperatureData_au16(3),
#rb_cs7c_TemperatureData_au16(3).1
#-4*****************************************************************************

#-5*****************************************************************************
#rb_syca_AsicDeviceId_au16(4),FEDFD24C,4.0 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#rb_syca_AsicDeviceId_au16(4).1,FEDFD24D,4.1 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicDeviceId_au16(5),FEDFD24E,5.0 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicDeviceId_au16(5).1,FEDFD24F,5.1 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#rb_syca_AsicDeviceId_au16(6),FEDFD250,6.0 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#rb_syca_AsicDeviceId_au16(6).1,FEDFD251,6.1 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicDeviceId_au16(7),FEDFD252,7.0 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicDeviceId_au16(7).1,FEDFD253,7.1 ASIC Device ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,

#rb_syca_AsicRevisionId_au16(4),FEDFD25C,4.0 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#rb_syca_AsicRevisionId_au16(4).1,FEDFD25D,4.1 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicRevisionId_au16(5),FEDFD25E,5.0 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicRevisionId_au16(5).1,FEDFD25F,5.1 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#rb_syca_AsicRevisionId_au16(6),FEDFD260,6.0 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#rb_syca_AsicRevisionId_au16(6).1,FEDFD261,6.1 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicRevisionId_au16(7),FEDFD262,7.0 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,
#-rb_syca_AsicRevisionId_au16(7).1,FEDFD263,7.1 ASIC Revision ID read from ASIC via SPI (some AB12 devices use only the lower 8 bit).,,,,,,,,,

#-5*****************************************************************************
#Yaw
#rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(0),FEDFA962,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(0).1,FEDFA963,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(1),FEDFA964,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(1).1,FEDFA965,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(2),FEDFA966,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).AsicSerialNr_au16(2).1,FEDFA967,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(0),FEDFA95C,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(0).1,FEDFA95D,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(1),FEDFA95E,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(1).1,FEDFA95F,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(2),FEDFA960,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(0).SmiSerialNr_au16(2).1,FEDFA961,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#Roll
#rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(0),FEDFA97A,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(0).1,FEDFA97B,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(1),FEDFA97C,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(1).1,FEDFA97D,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(2),FEDFA97E,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).AsicSerialNr_au16(2).1,FEDFA97F,Smi7 Identification data for each sensor.ASIC serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(0),FEDFA974,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(0).1,FEDFA975,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(1),FEDFA976,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(1).1,FEDFA977,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(2),FEDFA978,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,
#rb_cs7m_AsicIdData_ast(2).SmiSerialNr_au16(2).1,FEDFA979,Smi7 Identification data for each sensor.SMI serial numbers 3x16 bits,,,,,,,,,

1;
