Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov 18 20:49:00 2021
| Host         : EVT-LAB-456-26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file brandonBlockDesign_wrapper_timing_summary_routed.rpt -pb brandonBlockDesign_wrapper_timing_summary_routed.pb -rpx brandonBlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : brandonBlockDesign_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-7   Critical Warning  No common node between related clocks                             2           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs         2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-16  Warning           Large setup violation                                             24          
TIMING-18  Warning           Missing input or output delay                                     16          
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (212)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (212)
--------------------------------
 There are 212 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.220     -285.425                     24                 6160        0.050        0.000                      0                 6160        0.538        0.000                       0                  2453  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
clk                                          {0.000 5.000}        10.000          100.000         
  clk_out1_brandonBlockDesign_clk_wiz_0_1    {0.000 6.734}        13.468          74.250          
  clk_out2_brandonBlockDesign_clk_wiz_0_1    {0.000 1.347}        2.694           371.250         
  clkfbout_brandonBlockDesign_clk_wiz_0_1    {0.000 25.000}       50.000          20.000          
clk_fpga_0                                   {0.000 10.000}       20.000          50.000          
sys_clk_pin                                  {0.000 4.000}        10.000          100.000         
  clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {0.000 6.734}        13.468          74.250          
  clk_out2_brandonBlockDesign_clk_wiz_0_1_1  {0.000 1.347}        2.694           371.250         
  clkfbout_brandonBlockDesign_clk_wiz_0_1_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_brandonBlockDesign_clk_wiz_0_1          6.436        0.000                      0                  258        0.225        0.000                      0                  258        5.754        0.000                       0                   206  
  clk_out2_brandonBlockDesign_clk_wiz_0_1                                                                                                                                                      0.538        0.000                       0                    10  
  clkfbout_brandonBlockDesign_clk_wiz_0_1                                                                                                                                                     47.845        0.000                       0                     3  
clk_fpga_0                                         9.962        0.000                      0                 5902        0.050        0.000                      0                 5902        9.020        0.000                       0                  2233  
sys_clk_pin                                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_brandonBlockDesign_clk_wiz_0_1_1        6.440        0.000                      0                  258        0.225        0.000                      0                  258        5.754        0.000                       0                   206  
  clk_out2_brandonBlockDesign_clk_wiz_0_1_1                                                                                                                                                    0.538        0.000                       0                    10  
  clkfbout_brandonBlockDesign_clk_wiz_0_1_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                                 clk_out1_brandonBlockDesign_clk_wiz_0_1        -12.220     -285.425                     24                   24        1.806        0.000                      0                   24  
clk_out1_brandonBlockDesign_clk_wiz_0_1_1  clk_out1_brandonBlockDesign_clk_wiz_0_1          6.436        0.000                      0                  258        0.052        0.000                      0                  258  
clk_out1_brandonBlockDesign_clk_wiz_0_1    clk_out1_brandonBlockDesign_clk_wiz_0_1_1        6.436        0.000                      0                  258        0.052        0.000                      0                  258  
clk_fpga_0                                 clk_out1_brandonBlockDesign_clk_wiz_0_1_1      -12.218     -285.375                     24                   24        1.808        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_brandonBlockDesign_clk_wiz_0_1
  To Clock:  clk_out1_brandonBlockDesign_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 2.094ns (30.642%)  route 4.740ns (69.358%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.678    -0.715    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y48         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.296 f  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/Q
                         net (fo=24, routed)          0.909     0.613    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[1]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.325     0.938 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7/O
                         net (fo=1, routed)           0.830     1.768    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7_n_0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.096 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_2/O
                         net (fo=1, routed)           0.562     2.657    brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/vde_0
    SLICE_X20Y49         LDCE (SetClr_ldce_CLR_Q)     0.898     3.555 f  brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/VDE_reg/Q
                         net (fo=25, routed)          2.110     5.665    brandonBlockDesign_i/pixGenSource_0/inst/vde
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.789 f  brandonBlockDesign_i/pixGenSource_0/inst/G[4]_INST_0/O
                         net (fo=1, routed)           0.330     6.119    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[15]
    SLICE_X10Y57         SRL16E                                       f  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.473    12.568    
                         clock uncertainty           -0.172    12.395    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    12.554    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.830ns (27.774%)  route 4.759ns (72.226%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 12.086 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.432     2.151    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X16Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.275 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.275    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.788 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.788    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.945 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.817     3.762    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on14_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.094 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.871     4.965    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X17Y61         LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.639     5.728    brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0_i_1_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.852 r  brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.852    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[9]
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.484    12.086    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.487    12.573    
                         clock uncertainty           -0.172    12.400    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)        0.032    12.432    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 1.830ns (28.074%)  route 4.689ns (71.926%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 12.096 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.432     2.151    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X16Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.275 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.275    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.788 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.788    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.945 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.817     3.762    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on14_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.094 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.535     4.630    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X14Y55         LUT5 (Prop_lut5_I3_O)        0.124     4.754 r  brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.573     5.327    brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0_i_1_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.124     5.451 r  brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0/O
                         net (fo=1, routed)           0.331     5.782    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[16]
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494    12.096    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.487    12.583    
                         clock uncertainty           -0.172    12.410    
    SLICE_X12Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.363    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 2.094ns (32.519%)  route 4.345ns (67.480%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.678    -0.715    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y48         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.296 f  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/Q
                         net (fo=24, routed)          0.909     0.613    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[1]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.325     0.938 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7/O
                         net (fo=1, routed)           0.830     1.768    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7_n_0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.096 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_2/O
                         net (fo=1, routed)           0.562     2.657    brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/vde_0
    SLICE_X20Y49         LDCE (SetClr_ldce_CLR_Q)     0.898     3.555 f  brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/VDE_reg/Q
                         net (fo=25, routed)          1.709     5.264    brandonBlockDesign_i/pixGenSource_0/inst/vde
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124     5.388 f  brandonBlockDesign_i/pixGenSource_0/inst/G[1]_INST_0/O
                         net (fo=1, routed)           0.336     5.724    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[12]
    SLICE_X10Y57         SRL16E                                       f  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.473    12.568    
                         clock uncertainty           -0.172    12.395    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    12.351    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 2.094ns (32.714%)  route 4.307ns (67.286%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.678    -0.715    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y48         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.296 f  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/Q
                         net (fo=24, routed)          0.909     0.613    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[1]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.325     0.938 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7/O
                         net (fo=1, routed)           0.830     1.768    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7_n_0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.096 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_2/O
                         net (fo=1, routed)           0.562     2.657    brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/vde_0
    SLICE_X20Y49         LDCE (SetClr_ldce_CLR_Q)     0.898     3.555 f  brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/VDE_reg/Q
                         net (fo=25, routed)          1.818     5.373    brandonBlockDesign_i/pixGenSource_0/inst/vde
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.497 f  brandonBlockDesign_i/pixGenSource_0/inst/R[5]_INST_0/O
                         net (fo=1, routed)           0.189     5.686    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[8]
    SLICE_X10Y57         SRL16E                                       f  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.473    12.568    
                         clock uncertainty           -0.172    12.395    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.348    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 1.722ns (26.860%)  route 4.689ns (73.140%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 12.090 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.838     5.202    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X13Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.326 r  brandonBlockDesign_i/pixGenSource_0/inst/G[2]_INST_0/O
                         net (fo=1, routed)           0.348     5.674    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[13]
    SLICE_X15Y54         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.488    12.090    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X15Y54         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/C
                         clock pessimism              0.487    12.577    
                         clock uncertainty           -0.172    12.404    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)       -0.062    12.342    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 1.722ns (26.821%)  route 4.698ns (73.179%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 12.096 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.863     5.228    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.352 r  brandonBlockDesign_i/pixGenSource_0/inst/B[5]_INST_0/O
                         net (fo=1, routed)           0.332     5.684    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[24]
    SLICE_X12Y55         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494    12.096    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y55         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.487    12.583    
                         clock uncertainty           -0.172    12.410    
    SLICE_X12Y55         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.363    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 1.722ns (26.885%)  route 4.683ns (73.115%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 12.088 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.857     5.222    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X17Y58         LUT6 (Prop_lut6_I3_O)        0.124     5.346 r  brandonBlockDesign_i/pixGenSource_0/inst/R[1]_INST_0/O
                         net (fo=1, routed)           0.323     5.668    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[4]
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.486    12.088    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/C
                         clock pessimism              0.487    12.575    
                         clock uncertainty           -0.172    12.402    
    SLICE_X19Y58         FDRE (Setup_fdre_C_D)       -0.043    12.359    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.722ns (26.913%)  route 4.676ns (73.087%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 12.096 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.843     5.208    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.332 r  brandonBlockDesign_i/pixGenSource_0/inst/B[1]_INST_0/O
                         net (fo=1, routed)           0.330     5.662    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[20]
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494    12.096    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.487    12.583    
                         clock uncertainty           -0.172    12.410    
    SLICE_X12Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    12.366    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 1.830ns (28.613%)  route 4.566ns (71.387%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.432     2.151    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X16Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.275 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.275    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.788 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.788    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.945 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.817     3.762    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on14_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.094 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.839     4.934    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X13Y57         LUT5 (Prop_lut5_I3_O)        0.124     5.058 r  brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.287     5.345    brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.469 r  brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0/O
                         net (fo=1, routed)           0.190     5.659    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[11]
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.487    12.582    
                         clock uncertainty           -0.172    12.409    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    12.370    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -5.659    
  -------------------------------------------------------------------
                         slack                                  6.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.458%)  route 0.162ns (46.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.552    -0.543    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X27Y24         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.162    -0.240    brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg[0]
    SLICE_X29Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[0]
    SLICE_X29Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.817    -0.780    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X29Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]/C
                         clock pessimism              0.269    -0.511    
    SLICE_X29Y24         FDCE (Hold_fdce_C_D)         0.091    -0.420    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.098%)  route 0.146ns (43.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.557    -0.538    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X23Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[8]/Q
                         net (fo=24, routed)          0.146    -0.251    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/Q[8]
    SLICE_X22Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.826    -0.771    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                         clock pessimism              0.247    -0.525    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.092    -0.433    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.582    -0.513    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y28         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.173    -0.176    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[7]
    SLICE_X42Y26         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.131    brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X42Y26         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.848    -0.749    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y26         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.269    -0.480    
    SLICE_X42Y26         FDCE (Hold_fdce_C_D)         0.121    -0.359    brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.588    -0.507    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y36         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d_reg[1]/Q
                         net (fo=4, routed)           0.154    -0.211    brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d[1]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.166 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.166    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_1
    SLICE_X37Y35         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.856    -0.741    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y35         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.492    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.091    -0.401    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.400%)  route 0.155ns (42.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.552    -0.543    brandonBlockDesign_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X34Y25         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.155    -0.224    brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d[2]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.179    brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_1
    SLICE_X35Y24         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.818    -0.779    brandonBlockDesign_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X35Y24         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.269    -0.510    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.091    -0.419    brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.480%)  route 0.190ns (50.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.588    -0.507    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y36         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/Q
                         net (fo=9, routed)           0.190    -0.176    brandonBlockDesign_i/hdmi_tx_0/inst/encr/p_0_in3_in
    SLICE_X38Y34         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.131    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_6
    SLICE_X38Y34         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.855    -0.742    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y34         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]/C
                         clock pessimism              0.249    -0.493    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.121    -0.372    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.050%)  route 0.209ns (52.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.555    -0.540    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X26Y28         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.209    -0.189    brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg[5]
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.144 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[5]
    SLICE_X28Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.817    -0.780    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X28Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]/C
                         clock pessimism              0.269    -0.511    
    SLICE_X28Y24         FDCE (Hold_fdce_C_D)         0.121    -0.390    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.923%)  route 0.172ns (48.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.566    -0.529    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X18Y49         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[8]/Q
                         net (fo=22, routed)          0.172    -0.215    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[8]
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/p_0_in[9]
    SLICE_X19Y49         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.834    -0.763    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y49         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.092    -0.424    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.226%)  route 0.225ns (54.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.556    -0.539    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X26Y29         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.225    -0.172    brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg[7]
    SLICE_X28Y22         LUT6 (Prop_lut6_I0_O)        0.045    -0.127 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[7]
    SLICE_X28Y22         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.820    -0.777    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X28Y22         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]/C
                         clock pessimism              0.269    -0.508    
    SLICE_X28Y22         FDCE (Hold_fdce_C_D)         0.121    -0.387    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.854%)  route 0.252ns (64.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.557    -0.538    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.252    -0.144    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srlopt_n_8
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.830    -0.767    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.269    -0.499    
    SLICE_X10Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.405    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_brandonBlockDesign_clk_wiz_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y17   brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8      brandonBlockDesign_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7      brandonBlockDesign_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y26     brandonBlockDesign_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y25     brandonBlockDesign_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y4      brandonBlockDesign_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y3      brandonBlockDesign_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y24     brandonBlockDesign_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y23     brandonBlockDesign_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_brandonBlockDesign_clk_wiz_0_1
  To Clock:  clk_out2_brandonBlockDesign_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_brandonBlockDesign_clk_wiz_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y18   brandonBlockDesign_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      brandonBlockDesign_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      brandonBlockDesign_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y26     brandonBlockDesign_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y25     brandonBlockDesign_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y4      brandonBlockDesign_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y3      brandonBlockDesign_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y24     brandonBlockDesign_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y23     brandonBlockDesign_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_brandonBlockDesign_clk_wiz_0_1
  To Clock:  clkfbout_brandonBlockDesign_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_brandonBlockDesign_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   brandonBlockDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.962ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 0.993ns (10.233%)  route 8.711ns (89.767%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.732     3.771    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y49          FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.419     4.190 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=91, routed)          4.001     8.191    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[1]
    SLICE_X6Y71          LUT3 (Prop_lut3_I1_O)        0.296     8.487 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_3/O
                         net (fo=32, routed)          3.434    11.921    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/f_mux_return2
    SLICE_X18Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.045 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_1/O
                         net (fo=2, routed)           1.276    13.321    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[6]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.154    13.475 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=1, routed)           0.000    13.475    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X11Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.510    23.268    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.075    23.437    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         23.437    
                         arrival time                         -13.476    
  -------------------------------------------------------------------
                         slack                                  9.962    

Slack (MET) :             10.265ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 0.704ns (7.596%)  route 8.564ns (92.404%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.732     3.771    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y49          FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     4.227 f  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=91, routed)          3.454     7.682    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.124     7.806 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=33, routed)          4.036    11.842    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/f_mux_return76_in
    SLICE_X17Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.966 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1/O
                         net (fo=2, routed)           1.074    13.040    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[8]
    SLICE_X13Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.510    23.268    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)       -0.058    23.304    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                 10.265    

Slack (MET) :             10.299ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 0.822ns (9.917%)  route 7.467ns (90.083%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 23.350 - 20.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.732     3.771    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y49          FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     4.227 f  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=91, routed)          3.454     7.682    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.124     7.806 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=33, routed)          2.590    10.396    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/f_mux_return76_in
    SLICE_X4Y56          LUT6 (Prop_lut6_I3_O)        0.124    10.520 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.701    11.220    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X3Y53          LUT5 (Prop_lut5_I4_O)        0.118    11.338 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.722    12.060    brandonBlockDesign_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.592    23.350    brandonBlockDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.397    23.746    
                         clock uncertainty           -0.302    23.444    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.085    22.359    brandonBlockDesign_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         22.359    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                 10.299    

Slack (MET) :             10.419ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 0.828ns (9.005%)  route 8.367ns (90.995%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 23.262 - 20.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.732     3.771    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y49          FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     4.227 f  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=91, routed)          3.454     7.682    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.124     7.806 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=33, routed)          3.350    11.156    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/f_mux_return76_in
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.280 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]_i_1/O
                         net (fo=2, routed)           1.563    12.843    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[7]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.124    12.967 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=1, routed)           0.000    12.967    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X14Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.504    23.262    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X14Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                         clock pessimism              0.397    23.658    
                         clock uncertainty           -0.302    23.356    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.029    23.385    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         23.385    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                 10.419    

Slack (MET) :             10.450ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 0.828ns (9.027%)  route 8.344ns (90.973%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.732     3.771    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y49          FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     4.227 f  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=91, routed)          3.454     7.682    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.124     7.806 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=33, routed)          3.309    11.115    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/f_mux_return76_in
    SLICE_X10Y51         LUT6 (Prop_lut6_I2_O)        0.124    11.239 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_1/O
                         net (fo=2, routed)           1.580    12.820    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[3]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.124    12.944 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=1, routed)           0.000    12.944    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X11Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.510    23.268    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.031    23.393    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         23.393    
                         arrival time                         -12.944    
  -------------------------------------------------------------------
                         slack                                 10.450    

Slack (MET) :             10.461ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 0.828ns (9.040%)  route 8.331ns (90.960%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.732     3.771    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y49          FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     4.227 f  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=91, routed)          3.454     7.682    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.124     7.806 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=33, routed)          4.064    11.870    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/f_mux_return76_in
    SLICE_X10Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.994 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1/O
                         net (fo=2, routed)           0.812    12.806    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[10]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.124    12.930 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    12.930    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X11Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.510    23.268    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.029    23.391    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         23.391    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                 10.461    

Slack (MET) :             10.488ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 0.856ns (9.327%)  route 8.321ns (90.673%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.732     3.771    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y49          FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     4.227 f  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=91, routed)          3.454     7.682    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.124     7.806 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=33, routed)          4.073    11.879    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/f_mux_return76_in
    SLICE_X10Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.003 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1/O
                         net (fo=2, routed)           0.794    12.797    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[4]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.152    12.949 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=1, routed)           0.000    12.949    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X11Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.510    23.268    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.075    23.437    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         23.437    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                 10.488    

Slack (MET) :             10.562ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 0.854ns (9.386%)  route 8.244ns (90.614%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 23.262 - 20.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.732     3.771    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y49          FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     4.227 f  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=91, routed)          3.454     7.682    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.124     7.806 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=33, routed)          4.036    11.842    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/f_mux_return76_in
    SLICE_X17Y48         LUT6 (Prop_lut6_I2_O)        0.124    11.966 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1/O
                         net (fo=2, routed)           0.754    12.720    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[8]
    SLICE_X14Y46         LUT3 (Prop_lut3_I0_O)        0.150    12.870 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_1/O
                         net (fo=1, routed)           0.000    12.870    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]
    SLICE_X14Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.504    23.262    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X14Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                         clock pessimism              0.397    23.658    
                         clock uncertainty           -0.302    23.356    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)        0.075    23.431    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         23.431    
                         arrival time                         -12.870    
  -------------------------------------------------------------------
                         slack                                 10.562    

Slack (MET) :             10.605ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 0.856ns (9.447%)  route 8.205ns (90.553%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.732     3.771    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y49          FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     4.227 f  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=91, routed)          3.454     7.682    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X3Y72          LUT3 (Prop_lut3_I0_O)        0.124     7.806 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=33, routed)          3.601    11.407    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/f_mux_return76_in
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.124    11.531 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1/O
                         net (fo=2, routed)           1.149    12.680    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[9]
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.152    12.832 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=1, routed)           0.000    12.832    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X11Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.510    23.268    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.075    23.437    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         23.437    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                 10.605    

Slack (MET) :             10.611ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.952ns  (logic 0.839ns (9.372%)  route 8.113ns (90.628%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 23.268 - 20.000 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.732     3.771    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X3Y49          FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.419     4.190 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=91, routed)          4.001     8.191    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[1]
    SLICE_X6Y71          LUT3 (Prop_lut3_I1_O)        0.296     8.487 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[1]_INST_0_i_3/O
                         net (fo=32, routed)          3.434    11.921    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/f_mux_return2
    SLICE_X18Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.045 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]_i_1/O
                         net (fo=2, routed)           0.678    12.723    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rmesg[6]
    SLICE_X12Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.510    23.268    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y46         FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]/C
                         clock pessimism              0.397    23.664    
                         clock uncertainty           -0.302    23.362    
    SLICE_X12Y46         FDRE (Setup_fdre_C_D)       -0.028    23.334    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                         -12.723    
  -------------------------------------------------------------------
                         slack                                 10.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonInputIP_0/inst/brandonInputIP_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/brandonInputIP_0/inst/brandonInputIP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.995%)  route 0.236ns (53.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.563     1.393    brandonBlockDesign_i/brandonInputIP_0/inst/brandonInputIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y50         FDRE                                         r  brandonBlockDesign_i/brandonInputIP_0/inst/brandonInputIP_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.557 r  brandonBlockDesign_i/brandonInputIP_0/inst/brandonInputIP_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=1, routed)           0.236     1.793    brandonBlockDesign_i/brandonInputIP_0/inst/brandonInputIP_v1_0_S00_AXI_inst/slv_reg2[5]
    SLICE_X12Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.838 r  brandonBlockDesign_i/brandonInputIP_0/inst/brandonInputIP_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.838    brandonBlockDesign_i/brandonInputIP_0/inst/brandonInputIP_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X12Y49         FDRE                                         r  brandonBlockDesign_i/brandonInputIP_0/inst/brandonInputIP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.837     1.785    brandonBlockDesign_i/brandonInputIP_0/inst/brandonInputIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y49         FDRE                                         r  brandonBlockDesign_i/brandonInputIP_0/inst/brandonInputIP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.118     1.667    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.120     1.787    brandonBlockDesign_i/brandonInputIP_0/inst/brandonInputIP_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.943%)  route 0.219ns (54.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.566     1.396    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y48         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=4, routed)           0.219     1.756    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/width[4]
    SLICE_X15Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X15Y50         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.829     1.777    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y50         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.118     1.659    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.091     1.750    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg8_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.267ns (63.130%)  route 0.156ns (36.870%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.552     1.382    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y65         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg8_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg8_reg[22]/Q
                         net (fo=1, routed)           0.156     1.679    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg8[22]
    SLICE_X22Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.724 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata[22]_i_6/O
                         net (fo=1, routed)           0.000     1.724    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata[22]_i_6_n_0
    SLICE_X22Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     1.786 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     1.786    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_3_n_0
    SLICE_X22Y66         MUXF8 (Prop_muxf8_I1_O)      0.019     1.805 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.805    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X22Y66         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.818     1.766    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y66         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.123     1.643    
    SLICE_X22Y66         FDRE (Hold_fdre_C_D)         0.105     1.748    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg8_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.267ns (57.384%)  route 0.198ns (42.616%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.552     1.382    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y63         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg8_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y63         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg8_reg[18]/Q
                         net (fo=1, routed)           0.198     1.721    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg8[18]
    SLICE_X24Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.766 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata[18]_i_6/O
                         net (fo=1, routed)           0.000     1.766    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata[18]_i_6_n_0
    SLICE_X24Y63         MUXF7 (Prop_muxf7_I0_O)      0.062     1.828 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_3/O
                         net (fo=1, routed)           0.000     1.828    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_3_n_0
    SLICE_X24Y63         MUXF8 (Prop_muxf8_I1_O)      0.019     1.847 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.847    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X24Y63         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.820     1.768    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y63         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.123     1.645    
    SLICE_X24Y63         FDRE (Hold_fdre_C_D)         0.134     1.779    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/brandon_led_ip_0/inst/brandon_led_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.651%)  route 0.272ns (59.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.568     1.398    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X9Y43          FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.539 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=14, routed)          0.272     1.810    brandonBlockDesign_i/brandon_led_ip_0/inst/brandon_led_ip_v1_0_S00_AXI_inst/s00_axi_araddr[0]
    SLICE_X6Y50          LUT4 (Prop_lut4_I0_O)        0.045     1.855 r  brandonBlockDesign_i/brandon_led_ip_0/inst/brandon_led_ip_v1_0_S00_AXI_inst/axi_araddr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.855    brandonBlockDesign_i/brandon_led_ip_0/inst/brandon_led_ip_v1_0_S00_AXI_inst/axi_araddr[2]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  brandonBlockDesign_i/brandon_led_ip_0/inst/brandon_led_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.832     1.780    brandonBlockDesign_i/brandon_led_ip_0/inst/brandon_led_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  brandonBlockDesign_i/brandon_led_ip_0/inst/brandon_led_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121     1.783    brandonBlockDesign_i/brandon_led_ip_0/inst/brandon_led_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.356%)  route 0.394ns (73.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.577     1.407    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X2Y63          FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.141     1.548 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.394     1.942    brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X4Y47          SRLC32E                                      r  brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.856     1.804    brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y47          SRLC32E                                      r  brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.118     1.686    
    SLICE_X4Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.869    brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg11_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.267ns (56.205%)  route 0.208ns (43.795%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.552     1.382    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y64         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg11_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.141     1.523 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg11_reg[17]/Q
                         net (fo=1, routed)           0.208     1.731    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg11[17]
    SLICE_X20Y63         LUT6 (Prop_lut6_I0_O)        0.045     1.776 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata[17]_i_6/O
                         net (fo=1, routed)           0.000     1.776    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata[17]_i_6_n_0
    SLICE_X20Y63         MUXF7 (Prop_muxf7_I0_O)      0.062     1.838 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_3/O
                         net (fo=1, routed)           0.000     1.838    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_3_n_0
    SLICE_X20Y63         MUXF8 (Prop_muxf8_I1_O)      0.019     1.857 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.857    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X20Y63         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.822     1.770    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y63         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.123     1.647    
    SLICE_X20Y63         FDRE (Hold_fdre_C_D)         0.134     1.781    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.777%)  route 0.266ns (64.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.563     1.393    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y52          FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.148     1.541 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.266     1.807    brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X8Y46          SRLC32E                                      r  brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.836     1.784    brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y46          SRLC32E                                      r  brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.118     1.666    
    SLICE_X8Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.728    brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.425%)  route 0.263ns (58.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.560     1.390    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y52         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=3, routed)           0.263     1.794    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/height[1]
    SLICE_X17Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X17Y49         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.834     1.782    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y49         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.118     1.664    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.091     1.755    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_araddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.939%)  route 0.274ns (66.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.568     1.398    brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X9Y43          FDRE                                         r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.539 r  brandonBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=2, routed)           0.274     1.813    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_araddr[3]
    SLICE_X6Y52          FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_araddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.832     1.780    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y52          FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
                         clock pessimism             -0.118     1.662    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.063     1.725    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_araddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X4Y53     brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y52     brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y52     brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y52     brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y52     brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y52     brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y54     brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y54     brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y54     brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41     brandonBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  To Clock:  clk_out1_brandonBlockDesign_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 2.094ns (30.642%)  route 4.740ns (69.358%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.678    -0.715    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y48         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.296 f  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/Q
                         net (fo=24, routed)          0.909     0.613    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[1]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.325     0.938 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7/O
                         net (fo=1, routed)           0.830     1.768    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7_n_0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.096 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_2/O
                         net (fo=1, routed)           0.562     2.657    brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/vde_0
    SLICE_X20Y49         LDCE (SetClr_ldce_CLR_Q)     0.898     3.555 f  brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/VDE_reg/Q
                         net (fo=25, routed)          2.110     5.665    brandonBlockDesign_i/pixGenSource_0/inst/vde
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.789 f  brandonBlockDesign_i/pixGenSource_0/inst/G[4]_INST_0/O
                         net (fo=1, routed)           0.330     6.119    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[15]
    SLICE_X10Y57         SRL16E                                       f  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.473    12.568    
                         clock uncertainty           -0.168    12.400    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    12.559    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.830ns (27.774%)  route 4.759ns (72.226%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 12.086 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.432     2.151    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X16Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.275 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.275    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.788 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.788    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.945 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.817     3.762    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on14_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.094 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.871     4.965    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X17Y61         LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.639     5.728    brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0_i_1_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.852 r  brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.852    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[9]
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.484    12.086    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.487    12.573    
                         clock uncertainty           -0.168    12.405    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)        0.032    12.437    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  6.585    

Slack (MET) :             6.586ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 1.830ns (28.074%)  route 4.689ns (71.926%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 12.096 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.432     2.151    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X16Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.275 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.275    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.788 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.788    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.945 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.817     3.762    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on14_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.094 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.535     4.630    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X14Y55         LUT5 (Prop_lut5_I3_O)        0.124     4.754 r  brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.573     5.327    brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0_i_1_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.124     5.451 r  brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0/O
                         net (fo=1, routed)           0.331     5.782    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[16]
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494    12.096    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.487    12.583    
                         clock uncertainty           -0.168    12.415    
    SLICE_X12Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.368    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  6.586    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 2.094ns (32.519%)  route 4.345ns (67.480%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.678    -0.715    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y48         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.296 f  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/Q
                         net (fo=24, routed)          0.909     0.613    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[1]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.325     0.938 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7/O
                         net (fo=1, routed)           0.830     1.768    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7_n_0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.096 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_2/O
                         net (fo=1, routed)           0.562     2.657    brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/vde_0
    SLICE_X20Y49         LDCE (SetClr_ldce_CLR_Q)     0.898     3.555 f  brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/VDE_reg/Q
                         net (fo=25, routed)          1.709     5.264    brandonBlockDesign_i/pixGenSource_0/inst/vde
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124     5.388 f  brandonBlockDesign_i/pixGenSource_0/inst/G[1]_INST_0/O
                         net (fo=1, routed)           0.336     5.724    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[12]
    SLICE_X10Y57         SRL16E                                       f  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.473    12.568    
                         clock uncertainty           -0.168    12.400    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    12.356    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 2.094ns (32.714%)  route 4.307ns (67.286%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.678    -0.715    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y48         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.296 f  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/Q
                         net (fo=24, routed)          0.909     0.613    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[1]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.325     0.938 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7/O
                         net (fo=1, routed)           0.830     1.768    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7_n_0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.096 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_2/O
                         net (fo=1, routed)           0.562     2.657    brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/vde_0
    SLICE_X20Y49         LDCE (SetClr_ldce_CLR_Q)     0.898     3.555 f  brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/VDE_reg/Q
                         net (fo=25, routed)          1.818     5.373    brandonBlockDesign_i/pixGenSource_0/inst/vde
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.497 f  brandonBlockDesign_i/pixGenSource_0/inst/R[5]_INST_0/O
                         net (fo=1, routed)           0.189     5.686    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[8]
    SLICE_X10Y57         SRL16E                                       f  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.473    12.568    
                         clock uncertainty           -0.168    12.400    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.353    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 1.722ns (26.860%)  route 4.689ns (73.140%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 12.090 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.838     5.202    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X13Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.326 r  brandonBlockDesign_i/pixGenSource_0/inst/G[2]_INST_0/O
                         net (fo=1, routed)           0.348     5.674    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[13]
    SLICE_X15Y54         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.488    12.090    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X15Y54         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/C
                         clock pessimism              0.487    12.577    
                         clock uncertainty           -0.168    12.409    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)       -0.062    12.347    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 1.722ns (26.821%)  route 4.698ns (73.179%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 12.096 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.863     5.228    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.352 r  brandonBlockDesign_i/pixGenSource_0/inst/B[5]_INST_0/O
                         net (fo=1, routed)           0.332     5.684    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[24]
    SLICE_X12Y55         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494    12.096    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y55         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.487    12.583    
                         clock uncertainty           -0.168    12.415    
    SLICE_X12Y55         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.368    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 1.722ns (26.885%)  route 4.683ns (73.115%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 12.088 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.857     5.222    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X17Y58         LUT6 (Prop_lut6_I3_O)        0.124     5.346 r  brandonBlockDesign_i/pixGenSource_0/inst/R[1]_INST_0/O
                         net (fo=1, routed)           0.323     5.668    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[4]
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.486    12.088    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/C
                         clock pessimism              0.487    12.575    
                         clock uncertainty           -0.168    12.407    
    SLICE_X19Y58         FDRE (Setup_fdre_C_D)       -0.043    12.364    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.722ns (26.913%)  route 4.676ns (73.087%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 12.096 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.843     5.208    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.332 r  brandonBlockDesign_i/pixGenSource_0/inst/B[1]_INST_0/O
                         net (fo=1, routed)           0.330     5.662    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[20]
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494    12.096    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.487    12.583    
                         clock uncertainty           -0.168    12.415    
    SLICE_X12Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    12.371    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 1.830ns (28.613%)  route 4.566ns (71.387%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.432     2.151    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X16Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.275 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.275    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.788 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.788    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.945 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.817     3.762    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on14_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.094 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.839     4.934    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X13Y57         LUT5 (Prop_lut5_I3_O)        0.124     5.058 r  brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.287     5.345    brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.469 r  brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0/O
                         net (fo=1, routed)           0.190     5.659    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[11]
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.487    12.582    
                         clock uncertainty           -0.168    12.414    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    12.375    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -5.659    
  -------------------------------------------------------------------
                         slack                                  6.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.458%)  route 0.162ns (46.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.552    -0.543    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X27Y24         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.162    -0.240    brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg[0]
    SLICE_X29Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[0]
    SLICE_X29Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.817    -0.780    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X29Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]/C
                         clock pessimism              0.269    -0.511    
    SLICE_X29Y24         FDCE (Hold_fdce_C_D)         0.091    -0.420    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.098%)  route 0.146ns (43.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.557    -0.538    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X23Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[8]/Q
                         net (fo=24, routed)          0.146    -0.251    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/Q[8]
    SLICE_X22Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.826    -0.771    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                         clock pessimism              0.247    -0.525    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.092    -0.433    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.582    -0.513    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y28         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.173    -0.176    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[7]
    SLICE_X42Y26         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.131    brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X42Y26         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.848    -0.749    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y26         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.269    -0.480    
    SLICE_X42Y26         FDCE (Hold_fdce_C_D)         0.121    -0.359    brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.588    -0.507    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y36         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d_reg[1]/Q
                         net (fo=4, routed)           0.154    -0.211    brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d[1]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.166 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.166    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_1
    SLICE_X37Y35         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.856    -0.741    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y35         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.492    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.091    -0.401    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.400%)  route 0.155ns (42.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.552    -0.543    brandonBlockDesign_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X34Y25         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.155    -0.224    brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d[2]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.179    brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_1
    SLICE_X35Y24         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.818    -0.779    brandonBlockDesign_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X35Y24         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.269    -0.510    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.091    -0.419    brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.480%)  route 0.190ns (50.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.588    -0.507    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y36         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/Q
                         net (fo=9, routed)           0.190    -0.176    brandonBlockDesign_i/hdmi_tx_0/inst/encr/p_0_in3_in
    SLICE_X38Y34         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.131    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_6
    SLICE_X38Y34         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.855    -0.742    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y34         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]/C
                         clock pessimism              0.249    -0.493    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.121    -0.372    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.050%)  route 0.209ns (52.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.555    -0.540    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X26Y28         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.209    -0.189    brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg[5]
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.144 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[5]
    SLICE_X28Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.817    -0.780    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X28Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]/C
                         clock pessimism              0.269    -0.511    
    SLICE_X28Y24         FDCE (Hold_fdce_C_D)         0.121    -0.390    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.923%)  route 0.172ns (48.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.566    -0.529    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X18Y49         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[8]/Q
                         net (fo=22, routed)          0.172    -0.215    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[8]
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/p_0_in[9]
    SLICE_X19Y49         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.834    -0.763    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y49         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]/C
                         clock pessimism              0.247    -0.516    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.092    -0.424    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.226%)  route 0.225ns (54.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.556    -0.539    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X26Y29         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.225    -0.172    brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg[7]
    SLICE_X28Y22         LUT6 (Prop_lut6_I0_O)        0.045    -0.127 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[7]
    SLICE_X28Y22         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.820    -0.777    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X28Y22         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]/C
                         clock pessimism              0.269    -0.508    
    SLICE_X28Y22         FDCE (Hold_fdce_C_D)         0.121    -0.387    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.854%)  route 0.252ns (64.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.557    -0.538    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.252    -0.144    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srlopt_n_8
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.830    -0.767    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.269    -0.499    
    SLICE_X10Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.405    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_brandonBlockDesign_clk_wiz_0_1_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y17   brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8      brandonBlockDesign_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7      brandonBlockDesign_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y26     brandonBlockDesign_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y25     brandonBlockDesign_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y4      brandonBlockDesign_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y3      brandonBlockDesign_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y24     brandonBlockDesign_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y23     brandonBlockDesign_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y57     brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_brandonBlockDesign_clk_wiz_0_1_1
  To Clock:  clk_out2_brandonBlockDesign_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_brandonBlockDesign_clk_wiz_0_1_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y18   brandonBlockDesign_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      brandonBlockDesign_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      brandonBlockDesign_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y26     brandonBlockDesign_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y25     brandonBlockDesign_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y4      brandonBlockDesign_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y3      brandonBlockDesign_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y24     brandonBlockDesign_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y23     brandonBlockDesign_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_brandonBlockDesign_clk_wiz_0_1_1
  To Clock:  clkfbout_brandonBlockDesign_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_brandonBlockDesign_clk_wiz_0_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   brandonBlockDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_brandonBlockDesign_clk_wiz_0_1

Setup :           24  Failing Endpoints,  Worst Slack      -12.220ns,  Total Violation     -285.425ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.806ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.220ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.495ns  (logic 2.801ns (43.126%)  route 3.694ns (56.874%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 3338.687 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 3343.700 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.661  3343.700    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y52         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.456  3344.156 r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=6, routed)           1.076  3345.232    brandonBlockDesign_i/pixGenSource_0/inst/Btopedge4[4]
    SLICE_X19Y53         LUT4 (Prop_lut4_I1_O)        0.124  3345.356 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000  3345.356    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  3345.906 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3345.906    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  3346.240 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__1/O[1]
                         net (fo=2, routed)           0.652  3346.892    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2[9]
    SLICE_X18Y54         LUT4 (Prop_lut4_I2_O)        0.303  3347.195 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4/O
                         net (fo=1, routed)           0.000  3347.195    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457  3347.652 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0/CO[1]
                         net (fo=4, routed)           0.746  3348.397    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.329  3348.727 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4_replica/O
                         net (fo=4, routed)           0.610  3349.337    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2_repN
    SLICE_X19Y58         LUT5 (Prop_lut5_I0_O)        0.124  3349.461 r  brandonBlockDesign_i/pixGenSource_0/inst/R[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.287  3349.749    brandonBlockDesign_i/pixGenSource_0/inst/R[1]_INST_0_i_1_n_0
    SLICE_X17Y58         LUT6 (Prop_lut6_I5_O)        0.124  3349.873 r  brandonBlockDesign_i/pixGenSource_0/inst/R[1]_INST_0/O
                         net (fo=1, routed)           0.323  3350.195    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[4]
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.486  3338.687    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/C
                         clock pessimism              0.000  3338.687    
                         clock uncertainty           -0.669  3338.018    
    SLICE_X19Y58         FDRE (Setup_fdre_C_D)       -0.043  3337.975    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                       3337.975    
                         arrival time                       -3350.195    
  -------------------------------------------------------------------
                         slack                                -12.220    

Slack (VIOLATED) :        -12.189ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.537ns  (logic 2.801ns (42.851%)  route 3.736ns (57.149%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 3338.685 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 3343.700 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.661  3343.700    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y52         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.456  3344.156 r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=6, routed)           1.076  3345.232    brandonBlockDesign_i/pixGenSource_0/inst/Btopedge4[4]
    SLICE_X19Y53         LUT4 (Prop_lut4_I1_O)        0.124  3345.356 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000  3345.356    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  3345.906 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3345.906    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  3346.240 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__1/O[1]
                         net (fo=2, routed)           0.652  3346.892    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2[9]
    SLICE_X18Y54         LUT4 (Prop_lut4_I2_O)        0.303  3347.195 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4/O
                         net (fo=1, routed)           0.000  3347.195    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457  3347.652 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0/CO[1]
                         net (fo=4, routed)           0.746  3348.397    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.329  3348.727 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4_replica/O
                         net (fo=4, routed)           0.624  3349.350    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2_repN
    SLICE_X17Y61         LUT5 (Prop_lut5_I0_O)        0.124  3349.474 r  brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.639  3350.113    brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0_i_1_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124  3350.237 r  brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0/O
                         net (fo=1, routed)           0.000  3350.237    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[9]
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.484  3338.685    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.000  3338.685    
                         clock uncertainty           -0.669  3338.016    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)        0.032  3338.048    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                       3338.048    
                         arrival time                       -3350.237    
  -------------------------------------------------------------------
                         slack                                -12.189    

Slack (VIOLATED) :        -12.185ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.465ns  (logic 2.932ns (45.354%)  route 3.533ns (54.646%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 3338.695 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.699ns = ( 3343.699 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.660  3343.699    brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518  3344.217 r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.866  3345.083    brandonBlockDesign_i/pixGenSource_0/inst/Bwidth3[1]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124  3345.207 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7/O
                         net (fo=1, routed)           0.000  3345.207    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  3345.740 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry/CO[3]
                         net (fo=1, routed)           0.000  3345.740    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  3346.055 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0/O[3]
                         net (fo=2, routed)           0.639  3346.694    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0_n_4
    SLICE_X21Y52         LUT4 (Prop_lut4_I2_O)        0.307  3347.001 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5/O
                         net (fo=1, routed)           0.000  3347.001    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  3347.402 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry/CO[3]
                         net (fo=1, routed)           0.000  3347.402    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  3347.559 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry__0/CO[1]
                         net (fo=1, routed)           0.589  3348.147    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on13_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I3_O)        0.329  3348.476 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.535  3349.012    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X14Y55         LUT5 (Prop_lut5_I3_O)        0.124  3349.136 r  brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.573  3349.708    brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0_i_1_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.124  3349.833 r  brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0/O
                         net (fo=1, routed)           0.331  3350.164    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[16]
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494  3338.695    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.000  3338.695    
                         clock uncertainty           -0.669  3338.026    
    SLICE_X12Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047  3337.979    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                       3337.979    
                         arrival time                       -3350.164    
  -------------------------------------------------------------------
                         slack                                -12.185    

Slack (VIOLATED) :        -12.092ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.399ns  (logic 2.801ns (43.770%)  route 3.598ns (56.230%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 3338.695 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 3343.700 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.661  3343.700    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y52         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.456  3344.156 r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=6, routed)           1.076  3345.232    brandonBlockDesign_i/pixGenSource_0/inst/Btopedge4[4]
    SLICE_X19Y53         LUT4 (Prop_lut4_I1_O)        0.124  3345.356 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000  3345.356    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  3345.906 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3345.906    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  3346.240 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__1/O[1]
                         net (fo=2, routed)           0.652  3346.892    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2[9]
    SLICE_X18Y54         LUT4 (Prop_lut4_I2_O)        0.303  3347.195 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4/O
                         net (fo=1, routed)           0.000  3347.195    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457  3347.652 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0/CO[1]
                         net (fo=4, routed)           0.607  3348.259    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1
    SLICE_X14Y54         LUT4 (Prop_lut4_I2_O)        0.329  3348.588 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.640  3349.228    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2
    SLICE_X14Y54         LUT5 (Prop_lut5_I0_O)        0.124  3349.352 r  brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.434  3349.785    brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.124  3349.909 r  brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0/O
                         net (fo=1, routed)           0.190  3350.100    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[26]
    SLICE_X12Y55         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494  3338.695    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y55         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.000  3338.695    
                         clock uncertainty           -0.669  3338.026    
    SLICE_X12Y55         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018  3338.008    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                       3338.008    
                         arrival time                       -3350.100    
  -------------------------------------------------------------------
                         slack                                -12.092    

Slack (VIOLATED) :        -12.062ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.412ns  (logic 2.801ns (43.682%)  route 3.611ns (56.318%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 3338.687 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 3343.700 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.661  3343.700    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y52         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.456  3344.156 r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=6, routed)           1.076  3345.232    brandonBlockDesign_i/pixGenSource_0/inst/Btopedge4[4]
    SLICE_X19Y53         LUT4 (Prop_lut4_I1_O)        0.124  3345.356 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000  3345.356    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  3345.906 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3345.906    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  3346.240 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__1/O[1]
                         net (fo=2, routed)           0.652  3346.892    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2[9]
    SLICE_X18Y54         LUT4 (Prop_lut4_I2_O)        0.303  3347.195 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4/O
                         net (fo=1, routed)           0.000  3347.195    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457  3347.652 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0/CO[1]
                         net (fo=4, routed)           0.607  3348.259    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1
    SLICE_X14Y54         LUT4 (Prop_lut4_I2_O)        0.329  3348.588 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.693  3349.281    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2
    SLICE_X20Y58         LUT5 (Prop_lut5_I0_O)        0.124  3349.405 r  brandonBlockDesign_i/pixGenSource_0/inst/R[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.584  3349.989    brandonBlockDesign_i/pixGenSource_0/inst/R[3]_INST_0_i_1_n_0
    SLICE_X19Y58         LUT6 (Prop_lut6_I5_O)        0.124  3350.113 r  brandonBlockDesign_i/pixGenSource_0/inst/R[3]_INST_0/O
                         net (fo=1, routed)           0.000  3350.113    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[6]
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.486  3338.687    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt/C
                         clock pessimism              0.000  3338.687    
                         clock uncertainty           -0.669  3338.018    
    SLICE_X19Y58         FDRE (Setup_fdre_C_D)        0.032  3338.050    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                       3338.050    
                         arrival time                       -3350.112    
  -------------------------------------------------------------------
                         slack                                -12.062    

Slack (VIOLATED) :        -12.060ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.342ns  (logic 2.932ns (46.228%)  route 3.410ns (53.772%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 3338.695 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.699ns = ( 3343.699 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.660  3343.699    brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518  3344.217 r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.866  3345.083    brandonBlockDesign_i/pixGenSource_0/inst/Bwidth3[1]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124  3345.207 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7/O
                         net (fo=1, routed)           0.000  3345.207    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  3345.740 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry/CO[3]
                         net (fo=1, routed)           0.000  3345.740    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  3346.055 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0/O[3]
                         net (fo=2, routed)           0.639  3346.694    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0_n_4
    SLICE_X21Y52         LUT4 (Prop_lut4_I2_O)        0.307  3347.001 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5/O
                         net (fo=1, routed)           0.000  3347.001    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  3347.402 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry/CO[3]
                         net (fo=1, routed)           0.000  3347.402    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  3347.559 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry__0/CO[1]
                         net (fo=1, routed)           0.589  3348.147    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on13_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I3_O)        0.329  3348.476 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.674  3349.151    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X14Y55         LUT5 (Prop_lut5_I3_O)        0.124  3349.275 r  brandonBlockDesign_i/pixGenSource_0/inst/B[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.313  3349.588    brandonBlockDesign_i/pixGenSource_0/inst/B[1]_INST_0_i_1_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.124  3349.712 r  brandonBlockDesign_i/pixGenSource_0/inst/B[1]_INST_0/O
                         net (fo=1, routed)           0.330  3350.042    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[20]
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494  3338.695    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.000  3338.695    
                         clock uncertainty           -0.669  3338.026    
    SLICE_X12Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044  3337.982    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                       3337.982    
                         arrival time                       -3350.042    
  -------------------------------------------------------------------
                         slack                                -12.060    

Slack (VIOLATED) :        -12.055ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.342ns  (logic 2.932ns (46.233%)  route 3.410ns (53.767%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3338.694 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.699ns = ( 3343.699 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.660  3343.699    brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518  3344.217 r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.866  3345.083    brandonBlockDesign_i/pixGenSource_0/inst/Bwidth3[1]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124  3345.207 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7/O
                         net (fo=1, routed)           0.000  3345.207    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  3345.740 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry/CO[3]
                         net (fo=1, routed)           0.000  3345.740    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  3346.055 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0/O[3]
                         net (fo=2, routed)           0.639  3346.694    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0_n_4
    SLICE_X21Y52         LUT4 (Prop_lut4_I2_O)        0.307  3347.001 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5/O
                         net (fo=1, routed)           0.000  3347.001    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  3347.402 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry/CO[3]
                         net (fo=1, routed)           0.000  3347.402    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  3347.559 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry__0/CO[1]
                         net (fo=1, routed)           0.589  3348.147    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on13_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I3_O)        0.329  3348.476 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.839  3349.316    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X13Y57         LUT5 (Prop_lut5_I3_O)        0.124  3349.440 r  brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.287  3349.727    brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.124  3349.851 r  brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0/O
                         net (fo=1, routed)           0.190  3350.041    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[11]
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493  3338.694    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.000  3338.694    
                         clock uncertainty           -0.669  3338.025    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039  3337.986    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                       3337.986    
                         arrival time                       -3350.041    
  -------------------------------------------------------------------
                         slack                                -12.055    

Slack (VIOLATED) :        -12.050ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.329ns  (logic 2.932ns (46.325%)  route 3.397ns (53.675%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 3338.687 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.699ns = ( 3343.699 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.660  3343.699    brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518  3344.217 r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.866  3345.083    brandonBlockDesign_i/pixGenSource_0/inst/Bwidth3[1]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124  3345.207 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7/O
                         net (fo=1, routed)           0.000  3345.207    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  3345.740 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry/CO[3]
                         net (fo=1, routed)           0.000  3345.740    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  3346.055 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0/O[3]
                         net (fo=2, routed)           0.639  3346.694    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0_n_4
    SLICE_X21Y52         LUT4 (Prop_lut4_I2_O)        0.307  3347.001 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5/O
                         net (fo=1, routed)           0.000  3347.001    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  3347.402 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry/CO[3]
                         net (fo=1, routed)           0.000  3347.402    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  3347.559 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry__0/CO[1]
                         net (fo=1, routed)           0.589  3348.147    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on13_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I3_O)        0.329  3348.476 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.802  3349.279    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X16Y58         LUT5 (Prop_lut5_I3_O)        0.124  3349.403 r  brandonBlockDesign_i/pixGenSource_0/inst/R[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.162  3349.564    brandonBlockDesign_i/pixGenSource_0/inst/R[0]_INST_0_i_1_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.124  3349.688 r  brandonBlockDesign_i/pixGenSource_0/inst/R[0]_INST_0/O
                         net (fo=1, routed)           0.340  3350.028    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[3]
    SLICE_X16Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.486  3338.687    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X16Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.000  3338.687    
                         clock uncertainty           -0.669  3338.018    
    SLICE_X16Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039  3337.979    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                       3337.979    
                         arrival time                       -3350.029    
  -------------------------------------------------------------------
                         slack                                -12.050    

Slack (VIOLATED) :        -11.985ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.461ns  (logic 2.801ns (43.349%)  route 3.660ns (56.651%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 3338.687 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 3343.700 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.661  3343.700    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y52         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.456  3344.156 r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=6, routed)           1.076  3345.232    brandonBlockDesign_i/pixGenSource_0/inst/Btopedge4[4]
    SLICE_X19Y53         LUT4 (Prop_lut4_I1_O)        0.124  3345.356 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000  3345.356    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  3345.906 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3345.906    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  3346.240 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__1/O[1]
                         net (fo=2, routed)           0.652  3346.892    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2[9]
    SLICE_X18Y54         LUT4 (Prop_lut4_I2_O)        0.303  3347.195 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4/O
                         net (fo=1, routed)           0.000  3347.195    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457  3347.652 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0/CO[1]
                         net (fo=4, routed)           0.607  3348.259    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1
    SLICE_X14Y54         LUT4 (Prop_lut4_I2_O)        0.329  3348.588 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.697  3349.285    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2
    SLICE_X20Y58         LUT5 (Prop_lut5_I0_O)        0.124  3349.409 r  brandonBlockDesign_i/pixGenSource_0/inst/R[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.306  3349.715    brandonBlockDesign_i/pixGenSource_0/inst/R[4]_INST_0_i_1_n_0
    SLICE_X19Y58         LUT6 (Prop_lut6_I5_O)        0.124  3349.839 r  brandonBlockDesign_i/pixGenSource_0/inst/R[4]_INST_0/O
                         net (fo=1, routed)           0.323  3350.162    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[7]
    SLICE_X16Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.486  3338.687    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X16Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.000  3338.687    
                         clock uncertainty           -0.669  3338.018    
    SLICE_X16Y57         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159  3338.177    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                       3338.177    
                         arrival time                       -3350.162    
  -------------------------------------------------------------------
                         slack                                -11.985    

Slack (VIOLATED) :        -11.963ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.222ns  (logic 2.932ns (47.124%)  route 3.290ns (52.876%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 3338.689 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.699ns = ( 3343.699 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.660  3343.699    brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518  3344.217 r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.866  3345.083    brandonBlockDesign_i/pixGenSource_0/inst/Bwidth3[1]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124  3345.207 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7/O
                         net (fo=1, routed)           0.000  3345.207    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  3345.740 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry/CO[3]
                         net (fo=1, routed)           0.000  3345.740    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  3346.055 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0/O[3]
                         net (fo=2, routed)           0.639  3346.694    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0_n_4
    SLICE_X21Y52         LUT4 (Prop_lut4_I2_O)        0.307  3347.001 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5/O
                         net (fo=1, routed)           0.000  3347.001    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  3347.402 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry/CO[3]
                         net (fo=1, routed)           0.000  3347.402    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  3347.559 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry__0/CO[1]
                         net (fo=1, routed)           0.589  3348.147    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on13_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I3_O)        0.329  3348.476 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.697  3349.173    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X13Y54         LUT5 (Prop_lut5_I3_O)        0.124  3349.297 r  brandonBlockDesign_i/pixGenSource_0/inst/G[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.151  3349.449    brandonBlockDesign_i/pixGenSource_0/inst/G[2]_INST_0_i_1_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I5_O)        0.124  3349.573 r  brandonBlockDesign_i/pixGenSource_0/inst/G[2]_INST_0/O
                         net (fo=1, routed)           0.348  3349.921    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[13]
    SLICE_X15Y54         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.488  3338.689    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X15Y54         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/C
                         clock pessimism              0.000  3338.689    
                         clock uncertainty           -0.669  3338.020    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)       -0.062  3337.958    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                       3337.958    
                         arrival time                       -3349.921    
  -------------------------------------------------------------------
                         slack                                -11.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.806ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.355%)  route 0.224ns (54.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.556     1.386    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y56         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=2, routed)           0.224     1.751    brandonBlockDesign_i/pixGenSource_0/inst/foreground1[3]
    SLICE_X21Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  brandonBlockDesign_i/pixGenSource_0/inst/B[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.796    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[22]
    SLICE_X21Y57         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.826    -0.771    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X21Y57         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.669    -0.102    
    SLICE_X21Y57         FDRE (Hold_fdre_C_D)         0.092    -0.010    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.832ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.615%)  route 0.284ns (60.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.556     1.386    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y56         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=2, routed)           0.284     1.811    brandonBlockDesign_i/pixGenSource_0/inst/foreground1[4]
    SLICE_X12Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  brandonBlockDesign_i/pixGenSource_0/inst/B[4]_INST_0/O
                         net (fo=1, routed)           0.000     1.856    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[23]
    SLICE_X12Y55         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.831    -0.766    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y55         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.669    -0.097    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.121     0.024    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.850ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.052%)  route 0.267ns (58.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.556     1.386    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y56         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.267     1.794    brandonBlockDesign_i/pixGenSource_0/inst/foreground2[2]
    SLICE_X21Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.839 r  brandonBlockDesign_i/pixGenSource_0/inst/B[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.839    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[21]
    SLICE_X21Y57         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.826    -0.771    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X21Y57         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.669    -0.102    
    SLICE_X21Y57         FDRE (Hold_fdre_C_D)         0.091    -0.011    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.880ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.122%)  route 0.302ns (61.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.553     1.383    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y62         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.141     1.524 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q
                         net (fo=2, routed)           0.302     1.826    brandonBlockDesign_i/pixGenSource_0/inst/foreground1[19]
    SLICE_X19Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.871 r  brandonBlockDesign_i/pixGenSource_0/inst/R[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.871    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[6]
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.827    -0.770    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.770    
                         clock uncertainty            0.669    -0.101    
    SLICE_X19Y58         FDRE (Hold_fdre_C_D)         0.092    -0.009    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.898ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.246ns (47.610%)  route 0.271ns (52.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.561     1.391    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y57         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.148     1.539 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=2, routed)           0.215     1.754    brandonBlockDesign_i/pixGenSource_0/inst/foreground2[8]
    SLICE_X11Y57         LUT6 (Prop_lut6_I2_O)        0.098     1.852 r  brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0/O
                         net (fo=1, routed)           0.056     1.908    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[11]
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.830    -0.767    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.000    -0.767    
                         clock uncertainty            0.669    -0.098    
    SLICE_X10Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.010    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.900ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.209ns (35.175%)  route 0.385ns (64.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.561     1.391    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y57         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.164     1.555 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=2, routed)           0.275     1.830    brandonBlockDesign_i/pixGenSource_0/inst/foreground2[12]
    SLICE_X11Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.875 r  brandonBlockDesign_i/pixGenSource_0/inst/G[4]_INST_0/O
                         net (fo=1, routed)           0.110     1.985    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[15]
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.830    -0.767    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.000    -0.767    
                         clock uncertainty            0.669    -0.098    
    SLICE_X10Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.085    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.938ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[31].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.247ns (45.623%)  route 0.294ns (54.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.561     1.391    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y57         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.148     1.539 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=2, routed)           0.294     1.833    brandonBlockDesign_i/pixGenSource_0/inst/foreground2[15]
    SLICE_X13Y58         LUT6 (Prop_lut6_I2_O)        0.099     1.932 r  brandonBlockDesign_i/pixGenSource_0/inst/G[7]_INST_0/O
                         net (fo=1, routed)           0.000     1.932    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[18]
    SLICE_X13Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[31].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.830    -0.767    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X13Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[31].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.767    
                         clock uncertainty            0.669    -0.098    
    SLICE_X13Y58         FDRE (Hold_fdre_C_D)         0.092    -0.006    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[31].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.939ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.024%)  route 0.361ns (65.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.553     1.383    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y62         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.141     1.524 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q
                         net (fo=2, routed)           0.361     1.885    brandonBlockDesign_i/pixGenSource_0/inst/foreground1[18]
    SLICE_X19Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.930 r  brandonBlockDesign_i/pixGenSource_0/inst/R[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.930    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[5]
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.827    -0.770    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.770    
                         clock uncertainty            0.669    -0.101    
    SLICE_X19Y58         FDRE (Hold_fdre_C_D)         0.092    -0.009    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.939ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.265%)  route 0.357ns (65.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.556     1.386    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y62         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y62         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q
                         net (fo=2, routed)           0.357     1.884    brandonBlockDesign_i/pixGenSource_0/inst/foreground1[23]
    SLICE_X19Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.929 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0/O
                         net (fo=1, routed)           0.000     1.929    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[10]
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.826    -0.771    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.669    -0.102    
    SLICE_X19Y61         FDRE (Hold_fdre_C_D)         0.092    -0.010    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.945ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.246ns (44.536%)  route 0.306ns (55.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.669ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.553     1.383    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y62         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_fdre_C_Q)         0.148     1.531 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[22]/Q
                         net (fo=2, routed)           0.306     1.837    brandonBlockDesign_i/pixGenSource_0/inst/foreground2[22]
    SLICE_X19Y61         LUT6 (Prop_lut6_I2_O)        0.098     1.935 r  brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0/O
                         net (fo=1, routed)           0.000     1.935    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[9]
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.826    -0.771    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.669    -0.102    
    SLICE_X19Y61         FDRE (Hold_fdre_C_D)         0.092    -0.010    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  1.945    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  To Clock:  clk_out1_brandonBlockDesign_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 2.094ns (30.642%)  route 4.740ns (69.358%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.678    -0.715    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y48         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.296 f  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/Q
                         net (fo=24, routed)          0.909     0.613    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[1]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.325     0.938 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7/O
                         net (fo=1, routed)           0.830     1.768    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7_n_0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.096 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_2/O
                         net (fo=1, routed)           0.562     2.657    brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/vde_0
    SLICE_X20Y49         LDCE (SetClr_ldce_CLR_Q)     0.898     3.555 f  brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/VDE_reg/Q
                         net (fo=25, routed)          2.110     5.665    brandonBlockDesign_i/pixGenSource_0/inst/vde
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.789 f  brandonBlockDesign_i/pixGenSource_0/inst/G[4]_INST_0/O
                         net (fo=1, routed)           0.330     6.119    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[15]
    SLICE_X10Y57         SRL16E                                       f  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.473    12.568    
                         clock uncertainty           -0.172    12.395    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    12.554    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.830ns (27.774%)  route 4.759ns (72.226%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 12.086 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.432     2.151    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X16Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.275 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.275    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.788 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.788    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.945 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.817     3.762    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on14_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.094 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.871     4.965    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X17Y61         LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.639     5.728    brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0_i_1_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.852 r  brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.852    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[9]
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.484    12.086    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.487    12.573    
                         clock uncertainty           -0.172    12.400    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)        0.032    12.432    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 1.830ns (28.074%)  route 4.689ns (71.926%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 12.096 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.432     2.151    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X16Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.275 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.275    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.788 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.788    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.945 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.817     3.762    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on14_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.094 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.535     4.630    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X14Y55         LUT5 (Prop_lut5_I3_O)        0.124     4.754 r  brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.573     5.327    brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0_i_1_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.124     5.451 r  brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0/O
                         net (fo=1, routed)           0.331     5.782    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[16]
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494    12.096    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.487    12.583    
                         clock uncertainty           -0.172    12.410    
    SLICE_X12Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.363    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 2.094ns (32.519%)  route 4.345ns (67.480%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.678    -0.715    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y48         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.296 f  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/Q
                         net (fo=24, routed)          0.909     0.613    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[1]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.325     0.938 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7/O
                         net (fo=1, routed)           0.830     1.768    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7_n_0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.096 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_2/O
                         net (fo=1, routed)           0.562     2.657    brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/vde_0
    SLICE_X20Y49         LDCE (SetClr_ldce_CLR_Q)     0.898     3.555 f  brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/VDE_reg/Q
                         net (fo=25, routed)          1.709     5.264    brandonBlockDesign_i/pixGenSource_0/inst/vde
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124     5.388 f  brandonBlockDesign_i/pixGenSource_0/inst/G[1]_INST_0/O
                         net (fo=1, routed)           0.336     5.724    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[12]
    SLICE_X10Y57         SRL16E                                       f  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.473    12.568    
                         clock uncertainty           -0.172    12.395    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    12.351    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 2.094ns (32.714%)  route 4.307ns (67.286%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.678    -0.715    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y48         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.296 f  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/Q
                         net (fo=24, routed)          0.909     0.613    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[1]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.325     0.938 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7/O
                         net (fo=1, routed)           0.830     1.768    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7_n_0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.096 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_2/O
                         net (fo=1, routed)           0.562     2.657    brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/vde_0
    SLICE_X20Y49         LDCE (SetClr_ldce_CLR_Q)     0.898     3.555 f  brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/VDE_reg/Q
                         net (fo=25, routed)          1.818     5.373    brandonBlockDesign_i/pixGenSource_0/inst/vde
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.497 f  brandonBlockDesign_i/pixGenSource_0/inst/R[5]_INST_0/O
                         net (fo=1, routed)           0.189     5.686    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[8]
    SLICE_X10Y57         SRL16E                                       f  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.473    12.568    
                         clock uncertainty           -0.172    12.395    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.348    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 1.722ns (26.860%)  route 4.689ns (73.140%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 12.090 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.838     5.202    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X13Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.326 r  brandonBlockDesign_i/pixGenSource_0/inst/G[2]_INST_0/O
                         net (fo=1, routed)           0.348     5.674    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[13]
    SLICE_X15Y54         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.488    12.090    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X15Y54         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/C
                         clock pessimism              0.487    12.577    
                         clock uncertainty           -0.172    12.404    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)       -0.062    12.342    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 1.722ns (26.821%)  route 4.698ns (73.179%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 12.096 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.863     5.228    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.352 r  brandonBlockDesign_i/pixGenSource_0/inst/B[5]_INST_0/O
                         net (fo=1, routed)           0.332     5.684    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[24]
    SLICE_X12Y55         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494    12.096    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y55         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.487    12.583    
                         clock uncertainty           -0.172    12.410    
    SLICE_X12Y55         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.363    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 1.722ns (26.885%)  route 4.683ns (73.115%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 12.088 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.857     5.222    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X17Y58         LUT6 (Prop_lut6_I3_O)        0.124     5.346 r  brandonBlockDesign_i/pixGenSource_0/inst/R[1]_INST_0/O
                         net (fo=1, routed)           0.323     5.668    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[4]
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.486    12.088    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/C
                         clock pessimism              0.487    12.575    
                         clock uncertainty           -0.172    12.402    
    SLICE_X19Y58         FDRE (Setup_fdre_C_D)       -0.043    12.359    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.722ns (26.913%)  route 4.676ns (73.087%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 12.096 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.843     5.208    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.332 r  brandonBlockDesign_i/pixGenSource_0/inst/B[1]_INST_0/O
                         net (fo=1, routed)           0.330     5.662    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[20]
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494    12.096    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.487    12.583    
                         clock uncertainty           -0.172    12.410    
    SLICE_X12Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    12.366    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 1.830ns (28.613%)  route 4.566ns (71.387%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.432     2.151    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X16Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.275 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.275    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.788 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.788    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.945 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.817     3.762    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on14_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.094 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.839     4.934    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X13Y57         LUT5 (Prop_lut5_I3_O)        0.124     5.058 r  brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.287     5.345    brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.469 r  brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0/O
                         net (fo=1, routed)           0.190     5.659    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[11]
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.487    12.582    
                         clock uncertainty           -0.172    12.409    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    12.370    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -5.659    
  -------------------------------------------------------------------
                         slack                                  6.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.458%)  route 0.162ns (46.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.552    -0.543    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X27Y24         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.162    -0.240    brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg[0]
    SLICE_X29Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[0]
    SLICE_X29Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.817    -0.780    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X29Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]/C
                         clock pessimism              0.269    -0.511    
                         clock uncertainty            0.172    -0.338    
    SLICE_X29Y24         FDCE (Hold_fdce_C_D)         0.091    -0.247    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.098%)  route 0.146ns (43.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.557    -0.538    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X23Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[8]/Q
                         net (fo=24, routed)          0.146    -0.251    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/Q[8]
    SLICE_X22Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.826    -0.771    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                         clock pessimism              0.247    -0.525    
                         clock uncertainty            0.172    -0.352    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.092    -0.260    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.582    -0.513    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y28         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.173    -0.176    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[7]
    SLICE_X42Y26         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.131    brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X42Y26         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.848    -0.749    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y26         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.172    -0.307    
    SLICE_X42Y26         FDCE (Hold_fdce_C_D)         0.121    -0.186    brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.588    -0.507    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y36         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d_reg[1]/Q
                         net (fo=4, routed)           0.154    -0.211    brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d[1]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.166 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.166    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_1
    SLICE_X37Y35         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.856    -0.741    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y35         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.492    
                         clock uncertainty            0.172    -0.319    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.091    -0.228    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.400%)  route 0.155ns (42.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.552    -0.543    brandonBlockDesign_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X34Y25         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.155    -0.224    brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d[2]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.179    brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_1
    SLICE_X35Y24         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.818    -0.779    brandonBlockDesign_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X35Y24         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.269    -0.510    
                         clock uncertainty            0.172    -0.337    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.091    -0.246    brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.480%)  route 0.190ns (50.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.588    -0.507    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y36         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/Q
                         net (fo=9, routed)           0.190    -0.176    brandonBlockDesign_i/hdmi_tx_0/inst/encr/p_0_in3_in
    SLICE_X38Y34         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.131    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_6
    SLICE_X38Y34         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.855    -0.742    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y34         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]/C
                         clock pessimism              0.249    -0.493    
                         clock uncertainty            0.172    -0.320    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.121    -0.199    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.050%)  route 0.209ns (52.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.555    -0.540    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X26Y28         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.209    -0.189    brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg[5]
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.144 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[5]
    SLICE_X28Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.817    -0.780    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X28Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]/C
                         clock pessimism              0.269    -0.511    
                         clock uncertainty            0.172    -0.338    
    SLICE_X28Y24         FDCE (Hold_fdce_C_D)         0.121    -0.217    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.923%)  route 0.172ns (48.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.566    -0.529    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X18Y49         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[8]/Q
                         net (fo=22, routed)          0.172    -0.215    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[8]
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/p_0_in[9]
    SLICE_X19Y49         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.834    -0.763    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y49         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]/C
                         clock pessimism              0.247    -0.516    
                         clock uncertainty            0.172    -0.343    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.092    -0.251    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.226%)  route 0.225ns (54.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.556    -0.539    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X26Y29         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.225    -0.172    brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg[7]
    SLICE_X28Y22         LUT6 (Prop_lut6_I0_O)        0.045    -0.127 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[7]
    SLICE_X28Y22         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.820    -0.777    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X28Y22         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]/C
                         clock pessimism              0.269    -0.508    
                         clock uncertainty            0.172    -0.335    
    SLICE_X28Y22         FDCE (Hold_fdce_C_D)         0.121    -0.214    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.854%)  route 0.252ns (64.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.557    -0.538    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.252    -0.144    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srlopt_n_8
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.830    -0.767    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.269    -0.499    
                         clock uncertainty            0.172    -0.326    
    SLICE_X10Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.232    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_brandonBlockDesign_clk_wiz_0_1
  To Clock:  clk_out1_brandonBlockDesign_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 2.094ns (30.642%)  route 4.740ns (69.358%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.678    -0.715    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y48         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.296 f  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/Q
                         net (fo=24, routed)          0.909     0.613    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[1]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.325     0.938 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7/O
                         net (fo=1, routed)           0.830     1.768    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7_n_0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.096 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_2/O
                         net (fo=1, routed)           0.562     2.657    brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/vde_0
    SLICE_X20Y49         LDCE (SetClr_ldce_CLR_Q)     0.898     3.555 f  brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/VDE_reg/Q
                         net (fo=25, routed)          2.110     5.665    brandonBlockDesign_i/pixGenSource_0/inst/vde
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.789 f  brandonBlockDesign_i/pixGenSource_0/inst/G[4]_INST_0/O
                         net (fo=1, routed)           0.330     6.119    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[15]
    SLICE_X10Y57         SRL16E                                       f  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.473    12.568    
                         clock uncertainty           -0.172    12.395    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    12.554    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.830ns (27.774%)  route 4.759ns (72.226%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 12.086 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.432     2.151    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X16Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.275 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.275    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.788 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.788    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.945 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.817     3.762    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on14_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.094 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.871     4.965    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X17Y61         LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.639     5.728    brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0_i_1_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124     5.852 r  brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.852    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[9]
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.484    12.086    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.487    12.573    
                         clock uncertainty           -0.172    12.400    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)        0.032    12.432    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 1.830ns (28.074%)  route 4.689ns (71.926%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 12.096 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.432     2.151    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X16Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.275 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.275    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.788 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.788    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.945 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.817     3.762    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on14_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.094 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.535     4.630    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X14Y55         LUT5 (Prop_lut5_I3_O)        0.124     4.754 r  brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.573     5.327    brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0_i_1_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.124     5.451 r  brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0/O
                         net (fo=1, routed)           0.331     5.782    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[16]
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494    12.096    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.487    12.583    
                         clock uncertainty           -0.172    12.410    
    SLICE_X12Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.363    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 2.094ns (32.519%)  route 4.345ns (67.480%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.678    -0.715    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y48         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.296 f  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/Q
                         net (fo=24, routed)          0.909     0.613    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[1]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.325     0.938 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7/O
                         net (fo=1, routed)           0.830     1.768    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7_n_0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.096 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_2/O
                         net (fo=1, routed)           0.562     2.657    brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/vde_0
    SLICE_X20Y49         LDCE (SetClr_ldce_CLR_Q)     0.898     3.555 f  brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/VDE_reg/Q
                         net (fo=25, routed)          1.709     5.264    brandonBlockDesign_i/pixGenSource_0/inst/vde
    SLICE_X13Y56         LUT6 (Prop_lut6_I0_O)        0.124     5.388 f  brandonBlockDesign_i/pixGenSource_0/inst/G[1]_INST_0/O
                         net (fo=1, routed)           0.336     5.724    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[12]
    SLICE_X10Y57         SRL16E                                       f  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.473    12.568    
                         clock uncertainty           -0.172    12.395    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    12.351    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 2.094ns (32.714%)  route 4.307ns (67.286%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.678    -0.715    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y48         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.296 f  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[1]/Q
                         net (fo=24, routed)          0.909     0.613    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[1]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.325     0.938 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7/O
                         net (fo=1, routed)           0.830     1.768    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_7_n_0
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.328     2.096 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/VDE_reg_i_2/O
                         net (fo=1, routed)           0.562     2.657    brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/vde_0
    SLICE_X20Y49         LDCE (SetClr_ldce_CLR_Q)     0.898     3.555 f  brandonBlockDesign_i/gameTopMod_0/inst/nolabel_line28/VDE_reg/Q
                         net (fo=25, routed)          1.818     5.373    brandonBlockDesign_i/pixGenSource_0/inst/vde
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.497 f  brandonBlockDesign_i/pixGenSource_0/inst/R[5]_INST_0/O
                         net (fo=1, routed)           0.189     5.686    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[8]
    SLICE_X10Y57         SRL16E                                       f  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.473    12.568    
                         clock uncertainty           -0.172    12.395    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.348    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 1.722ns (26.860%)  route 4.689ns (73.140%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 12.090 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.838     5.202    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X13Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.326 r  brandonBlockDesign_i/pixGenSource_0/inst/G[2]_INST_0/O
                         net (fo=1, routed)           0.348     5.674    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[13]
    SLICE_X15Y54         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.488    12.090    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X15Y54         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/C
                         clock pessimism              0.487    12.577    
                         clock uncertainty           -0.172    12.404    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)       -0.062    12.342    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 1.722ns (26.821%)  route 4.698ns (73.179%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 12.096 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.863     5.228    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.352 r  brandonBlockDesign_i/pixGenSource_0/inst/B[5]_INST_0/O
                         net (fo=1, routed)           0.332     5.684    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[24]
    SLICE_X12Y55         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494    12.096    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y55         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.487    12.583    
                         clock uncertainty           -0.172    12.410    
    SLICE_X12Y55         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.363    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 1.722ns (26.885%)  route 4.683ns (73.115%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 12.088 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.857     5.222    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X17Y58         LUT6 (Prop_lut6_I3_O)        0.124     5.346 r  brandonBlockDesign_i/pixGenSource_0/inst/R[1]_INST_0/O
                         net (fo=1, routed)           0.323     5.668    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[4]
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.486    12.088    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/C
                         clock pessimism              0.487    12.575    
                         clock uncertainty           -0.172    12.402    
    SLICE_X19Y58         FDRE (Setup_fdre_C_D)       -0.043    12.359    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.722ns (26.913%)  route 4.676ns (73.087%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 12.096 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.573     2.292    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.416 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.416    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_i_8_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.948 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.948    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.105 r  brandonBlockDesign_i/pixGenSource_0/inst/obj1_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.930     4.035    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on110_in
    SLICE_X13Y58         LUT4 (Prop_lut4_I0_O)        0.329     4.364 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_1/O
                         net (fo=24, routed)          0.843     5.208    brandonBlockDesign_i/pixGenSource_0/inst/obj1_on__2
    SLICE_X13Y55         LUT6 (Prop_lut6_I3_O)        0.124     5.332 r  brandonBlockDesign_i/pixGenSource_0/inst/B[1]_INST_0/O
                         net (fo=1, routed)           0.330     5.662    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[20]
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494    12.096    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.487    12.583    
                         clock uncertainty           -0.172    12.410    
    SLICE_X12Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    12.366    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@13.468ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 1.830ns (28.613%)  route 4.566ns (71.387%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 12.095 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.656    -0.737    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.281 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/Q
                         net (fo=24, routed)          2.432     2.151    brandonBlockDesign_i/pixGenSource_0/inst/y[0]
    SLICE_X16Y52         LUT4 (Prop_lut4_I0_O)        0.124     2.275 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8/O
                         net (fo=1, routed)           0.000     2.275    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_i_8_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.788 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     2.788    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.945 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__13_carry__0/CO[1]
                         net (fo=1, routed)           0.817     3.762    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on14_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.094 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.839     4.934    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X13Y57         LUT5 (Prop_lut5_I3_O)        0.124     5.058 r  brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.287     5.345    brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.124     5.469 r  brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0/O
                         net (fo=1, routed)           0.190     5.659    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[11]
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.602 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493    12.095    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.487    12.582    
                         clock uncertainty           -0.172    12.409    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    12.370    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -5.659    
  -------------------------------------------------------------------
                         slack                                  6.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.458%)  route 0.162ns (46.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.552    -0.543    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X27Y24         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.162    -0.240    brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg[0]
    SLICE_X29Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[0]
    SLICE_X29Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.817    -0.780    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X29Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]/C
                         clock pessimism              0.269    -0.511    
                         clock uncertainty            0.172    -0.338    
    SLICE_X29Y24         FDCE (Hold_fdce_C_D)         0.091    -0.247    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.098%)  route 0.146ns (43.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.557    -0.538    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X23Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[8]/Q
                         net (fo=24, routed)          0.146    -0.251    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/Q[8]
    SLICE_X22Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.206 r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.826    -0.771    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/clk
    SLICE_X22Y50         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]/C
                         clock pessimism              0.247    -0.525    
                         clock uncertainty            0.172    -0.352    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.092    -0.260    brandonBlockDesign_i/gameTopMod_0/inst/v_counter/V_val_reg[0]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.582    -0.513    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y28         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.173    -0.176    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[7]
    SLICE_X42Y26         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.131    brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X42Y26         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.848    -0.749    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y26         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.172    -0.307    
    SLICE_X42Y26         FDCE (Hold_fdce_C_D)         0.121    -0.186    brandonBlockDesign_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.588    -0.507    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y36         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d_reg[1]/Q
                         net (fo=4, routed)           0.154    -0.211    brandonBlockDesign_i/hdmi_tx_0/inst/encr/n1d[1]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.166 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.166    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_1
    SLICE_X37Y35         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.856    -0.741    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y35         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.492    
                         clock uncertainty            0.172    -0.319    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.091    -0.228    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.400%)  route 0.155ns (42.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.552    -0.543    brandonBlockDesign_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X34Y25         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.155    -0.224    brandonBlockDesign_i/hdmi_tx_0/inst/encg/n1d[2]
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.179    brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_1
    SLICE_X35Y24         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.818    -0.779    brandonBlockDesign_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X35Y24         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.269    -0.510    
                         clock uncertainty            0.172    -0.337    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.091    -0.246    brandonBlockDesign_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.480%)  route 0.190ns (50.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.588    -0.507    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y36         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/Q
                         net (fo=9, routed)           0.190    -0.176    brandonBlockDesign_i/hdmi_tx_0/inst/encr/p_0_in3_in
    SLICE_X38Y34         LUT5 (Prop_lut5_I1_O)        0.045    -0.131 r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.131    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_6
    SLICE_X38Y34         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.855    -0.742    brandonBlockDesign_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y34         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]/C
                         clock pessimism              0.249    -0.493    
                         clock uncertainty            0.172    -0.320    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.121    -0.199    brandonBlockDesign_i/hdmi_tx_0/inst/encr/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.050%)  route 0.209ns (52.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.555    -0.540    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X26Y28         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.209    -0.189    brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg[5]
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.144 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[5]
    SLICE_X28Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.817    -0.780    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X28Y24         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]/C
                         clock pessimism              0.269    -0.511    
                         clock uncertainty            0.172    -0.338    
    SLICE_X28Y24         FDCE (Hold_fdce_C_D)         0.121    -0.217    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.923%)  route 0.172ns (48.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.566    -0.529    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X18Y49         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[8]/Q
                         net (fo=22, routed)          0.172    -0.215    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/Q[8]
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.170 r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/p_0_in[9]
    SLICE_X19Y49         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.834    -0.763    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/clk
    SLICE_X19Y49         FDRE                                         r  brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]/C
                         clock pessimism              0.247    -0.516    
                         clock uncertainty            0.172    -0.343    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.092    -0.251    brandonBlockDesign_i/gameTopMod_0/inst/h_counter/H_val_reg[9]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.226%)  route 0.225ns (54.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.556    -0.539    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X26Y29         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.225    -0.172    brandonBlockDesign_i/hdmi_tx_0/inst/encb/q_m_reg[7]
    SLICE_X28Y22         LUT6 (Prop_lut6_I0_O)        0.045    -0.127 r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout[7]
    SLICE_X28Y22         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.820    -0.777    brandonBlockDesign_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X28Y22         FDCE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]/C
                         clock pessimism              0.269    -0.508    
                         clock uncertainty            0.172    -0.335    
    SLICE_X28Y22         FDCE (Hold_fdce_C_D)         0.121    -0.214    brandonBlockDesign_i/hdmi_tx_0/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_out1_brandonBlockDesign_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.854%)  route 0.252ns (64.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.557    -0.538    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.252    -0.144    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srlopt_n_8
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.830    -0.767    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.269    -0.499    
                         clock uncertainty            0.172    -0.326    
    SLICE_X10Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.232    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_brandonBlockDesign_clk_wiz_0_1_1

Setup :           24  Failing Endpoints,  Worst Slack      -12.218ns,  Total Violation     -285.375ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.218ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.495ns  (logic 2.801ns (43.126%)  route 3.694ns (56.874%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 3338.687 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 3343.700 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.661  3343.700    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y52         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.456  3344.156 r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=6, routed)           1.076  3345.232    brandonBlockDesign_i/pixGenSource_0/inst/Btopedge4[4]
    SLICE_X19Y53         LUT4 (Prop_lut4_I1_O)        0.124  3345.356 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000  3345.356    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  3345.906 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3345.906    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  3346.240 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__1/O[1]
                         net (fo=2, routed)           0.652  3346.892    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2[9]
    SLICE_X18Y54         LUT4 (Prop_lut4_I2_O)        0.303  3347.195 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4/O
                         net (fo=1, routed)           0.000  3347.195    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457  3347.652 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0/CO[1]
                         net (fo=4, routed)           0.746  3348.397    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.329  3348.727 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4_replica/O
                         net (fo=4, routed)           0.610  3349.337    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2_repN
    SLICE_X19Y58         LUT5 (Prop_lut5_I0_O)        0.124  3349.461 r  brandonBlockDesign_i/pixGenSource_0/inst/R[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.287  3349.749    brandonBlockDesign_i/pixGenSource_0/inst/R[1]_INST_0_i_1_n_0
    SLICE_X17Y58         LUT6 (Prop_lut6_I5_O)        0.124  3349.873 r  brandonBlockDesign_i/pixGenSource_0/inst/R[1]_INST_0/O
                         net (fo=1, routed)           0.323  3350.195    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[4]
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.486  3338.687    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt/C
                         clock pessimism              0.000  3338.687    
                         clock uncertainty           -0.667  3338.020    
    SLICE_X19Y58         FDRE (Setup_fdre_C_D)       -0.043  3337.977    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                       3337.977    
                         arrival time                       -3350.195    
  -------------------------------------------------------------------
                         slack                                -12.218    

Slack (VIOLATED) :        -12.187ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.537ns  (logic 2.801ns (42.851%)  route 3.736ns (57.149%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 3338.685 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 3343.700 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.661  3343.700    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y52         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.456  3344.156 r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=6, routed)           1.076  3345.232    brandonBlockDesign_i/pixGenSource_0/inst/Btopedge4[4]
    SLICE_X19Y53         LUT4 (Prop_lut4_I1_O)        0.124  3345.356 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000  3345.356    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  3345.906 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3345.906    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  3346.240 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__1/O[1]
                         net (fo=2, routed)           0.652  3346.892    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2[9]
    SLICE_X18Y54         LUT4 (Prop_lut4_I2_O)        0.303  3347.195 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4/O
                         net (fo=1, routed)           0.000  3347.195    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457  3347.652 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0/CO[1]
                         net (fo=4, routed)           0.746  3348.397    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1
    SLICE_X14Y58         LUT4 (Prop_lut4_I2_O)        0.329  3348.727 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4_replica/O
                         net (fo=4, routed)           0.624  3349.350    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2_repN
    SLICE_X17Y61         LUT5 (Prop_lut5_I0_O)        0.124  3349.474 r  brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.639  3350.113    brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0_i_1_n_0
    SLICE_X19Y61         LUT6 (Prop_lut6_I5_O)        0.124  3350.237 r  brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0/O
                         net (fo=1, routed)           0.000  3350.237    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[9]
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.484  3338.685    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.000  3338.685    
                         clock uncertainty           -0.667  3338.018    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)        0.032  3338.050    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                       3338.050    
                         arrival time                       -3350.237    
  -------------------------------------------------------------------
                         slack                                -12.187    

Slack (VIOLATED) :        -12.183ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.465ns  (logic 2.932ns (45.354%)  route 3.533ns (54.646%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 3338.695 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.699ns = ( 3343.699 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.660  3343.699    brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518  3344.217 r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.866  3345.083    brandonBlockDesign_i/pixGenSource_0/inst/Bwidth3[1]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124  3345.207 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7/O
                         net (fo=1, routed)           0.000  3345.207    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  3345.740 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry/CO[3]
                         net (fo=1, routed)           0.000  3345.740    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  3346.055 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0/O[3]
                         net (fo=2, routed)           0.639  3346.694    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0_n_4
    SLICE_X21Y52         LUT4 (Prop_lut4_I2_O)        0.307  3347.001 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5/O
                         net (fo=1, routed)           0.000  3347.001    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  3347.402 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry/CO[3]
                         net (fo=1, routed)           0.000  3347.402    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  3347.559 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry__0/CO[1]
                         net (fo=1, routed)           0.589  3348.147    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on13_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I3_O)        0.329  3348.476 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.535  3349.012    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X14Y55         LUT5 (Prop_lut5_I3_O)        0.124  3349.136 r  brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.573  3349.708    brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0_i_1_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.124  3349.833 r  brandonBlockDesign_i/pixGenSource_0/inst/G[5]_INST_0/O
                         net (fo=1, routed)           0.331  3350.164    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[16]
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494  3338.695    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.000  3338.695    
                         clock uncertainty           -0.667  3338.028    
    SLICE_X12Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047  3337.981    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                       3337.981    
                         arrival time                       -3350.164    
  -------------------------------------------------------------------
                         slack                                -12.183    

Slack (VIOLATED) :        -12.090ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.399ns  (logic 2.801ns (43.770%)  route 3.598ns (56.230%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 3338.695 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 3343.700 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.661  3343.700    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y52         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.456  3344.156 r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=6, routed)           1.076  3345.232    brandonBlockDesign_i/pixGenSource_0/inst/Btopedge4[4]
    SLICE_X19Y53         LUT4 (Prop_lut4_I1_O)        0.124  3345.356 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000  3345.356    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  3345.906 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3345.906    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  3346.240 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__1/O[1]
                         net (fo=2, routed)           0.652  3346.892    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2[9]
    SLICE_X18Y54         LUT4 (Prop_lut4_I2_O)        0.303  3347.195 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4/O
                         net (fo=1, routed)           0.000  3347.195    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457  3347.652 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0/CO[1]
                         net (fo=4, routed)           0.607  3348.259    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1
    SLICE_X14Y54         LUT4 (Prop_lut4_I2_O)        0.329  3348.588 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.640  3349.228    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2
    SLICE_X14Y54         LUT5 (Prop_lut5_I0_O)        0.124  3349.352 r  brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.434  3349.785    brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0_i_1_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.124  3349.909 r  brandonBlockDesign_i/pixGenSource_0/inst/B[7]_INST_0/O
                         net (fo=1, routed)           0.190  3350.100    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[26]
    SLICE_X12Y55         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494  3338.695    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y55         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.000  3338.695    
                         clock uncertainty           -0.667  3338.028    
    SLICE_X12Y55         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018  3338.010    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                       3338.010    
                         arrival time                       -3350.100    
  -------------------------------------------------------------------
                         slack                                -12.090    

Slack (VIOLATED) :        -12.060ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.412ns  (logic 2.801ns (43.682%)  route 3.611ns (56.318%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 3338.687 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 3343.700 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.661  3343.700    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y52         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.456  3344.156 r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=6, routed)           1.076  3345.232    brandonBlockDesign_i/pixGenSource_0/inst/Btopedge4[4]
    SLICE_X19Y53         LUT4 (Prop_lut4_I1_O)        0.124  3345.356 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000  3345.356    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  3345.906 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3345.906    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  3346.240 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__1/O[1]
                         net (fo=2, routed)           0.652  3346.892    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2[9]
    SLICE_X18Y54         LUT4 (Prop_lut4_I2_O)        0.303  3347.195 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4/O
                         net (fo=1, routed)           0.000  3347.195    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457  3347.652 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0/CO[1]
                         net (fo=4, routed)           0.607  3348.259    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1
    SLICE_X14Y54         LUT4 (Prop_lut4_I2_O)        0.329  3348.588 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.693  3349.281    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2
    SLICE_X20Y58         LUT5 (Prop_lut5_I0_O)        0.124  3349.405 r  brandonBlockDesign_i/pixGenSource_0/inst/R[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.584  3349.989    brandonBlockDesign_i/pixGenSource_0/inst/R[3]_INST_0_i_1_n_0
    SLICE_X19Y58         LUT6 (Prop_lut6_I5_O)        0.124  3350.113 r  brandonBlockDesign_i/pixGenSource_0/inst/R[3]_INST_0/O
                         net (fo=1, routed)           0.000  3350.113    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[6]
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.486  3338.687    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt/C
                         clock pessimism              0.000  3338.687    
                         clock uncertainty           -0.667  3338.020    
    SLICE_X19Y58         FDRE (Setup_fdre_C_D)        0.032  3338.052    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                       3338.052    
                         arrival time                       -3350.112    
  -------------------------------------------------------------------
                         slack                                -12.060    

Slack (VIOLATED) :        -12.058ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.342ns  (logic 2.932ns (46.228%)  route 3.410ns (53.772%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 3338.695 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.699ns = ( 3343.699 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.660  3343.699    brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518  3344.217 r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.866  3345.083    brandonBlockDesign_i/pixGenSource_0/inst/Bwidth3[1]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124  3345.207 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7/O
                         net (fo=1, routed)           0.000  3345.207    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  3345.740 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry/CO[3]
                         net (fo=1, routed)           0.000  3345.740    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  3346.055 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0/O[3]
                         net (fo=2, routed)           0.639  3346.694    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0_n_4
    SLICE_X21Y52         LUT4 (Prop_lut4_I2_O)        0.307  3347.001 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5/O
                         net (fo=1, routed)           0.000  3347.001    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  3347.402 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry/CO[3]
                         net (fo=1, routed)           0.000  3347.402    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  3347.559 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry__0/CO[1]
                         net (fo=1, routed)           0.589  3348.147    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on13_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I3_O)        0.329  3348.476 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.674  3349.151    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X14Y55         LUT5 (Prop_lut5_I3_O)        0.124  3349.275 r  brandonBlockDesign_i/pixGenSource_0/inst/B[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.313  3349.588    brandonBlockDesign_i/pixGenSource_0/inst/B[1]_INST_0_i_1_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.124  3349.712 r  brandonBlockDesign_i/pixGenSource_0/inst/B[1]_INST_0/O
                         net (fo=1, routed)           0.330  3350.042    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[20]
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.494  3338.695    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y56         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.000  3338.695    
                         clock uncertainty           -0.667  3338.028    
    SLICE_X12Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044  3337.984    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                       3337.984    
                         arrival time                       -3350.042    
  -------------------------------------------------------------------
                         slack                                -12.058    

Slack (VIOLATED) :        -12.053ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.342ns  (logic 2.932ns (46.233%)  route 3.410ns (53.767%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 3338.694 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.699ns = ( 3343.699 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.660  3343.699    brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518  3344.217 r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.866  3345.083    brandonBlockDesign_i/pixGenSource_0/inst/Bwidth3[1]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124  3345.207 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7/O
                         net (fo=1, routed)           0.000  3345.207    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  3345.740 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry/CO[3]
                         net (fo=1, routed)           0.000  3345.740    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  3346.055 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0/O[3]
                         net (fo=2, routed)           0.639  3346.694    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0_n_4
    SLICE_X21Y52         LUT4 (Prop_lut4_I2_O)        0.307  3347.001 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5/O
                         net (fo=1, routed)           0.000  3347.001    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  3347.402 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry/CO[3]
                         net (fo=1, routed)           0.000  3347.402    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  3347.559 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry__0/CO[1]
                         net (fo=1, routed)           0.589  3348.147    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on13_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I3_O)        0.329  3348.476 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.839  3349.316    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X13Y57         LUT5 (Prop_lut5_I3_O)        0.124  3349.440 r  brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.287  3349.727    brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0_i_1_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.124  3349.851 r  brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0/O
                         net (fo=1, routed)           0.190  3350.041    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[11]
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.493  3338.694    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.000  3338.694    
                         clock uncertainty           -0.667  3338.027    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039  3337.988    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                       3337.988    
                         arrival time                       -3350.041    
  -------------------------------------------------------------------
                         slack                                -12.053    

Slack (VIOLATED) :        -12.047ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.329ns  (logic 2.932ns (46.325%)  route 3.397ns (53.675%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 3338.687 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.699ns = ( 3343.699 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.660  3343.699    brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518  3344.217 r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.866  3345.083    brandonBlockDesign_i/pixGenSource_0/inst/Bwidth3[1]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124  3345.207 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7/O
                         net (fo=1, routed)           0.000  3345.207    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  3345.740 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry/CO[3]
                         net (fo=1, routed)           0.000  3345.740    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  3346.055 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0/O[3]
                         net (fo=2, routed)           0.639  3346.694    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0_n_4
    SLICE_X21Y52         LUT4 (Prop_lut4_I2_O)        0.307  3347.001 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5/O
                         net (fo=1, routed)           0.000  3347.001    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  3347.402 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry/CO[3]
                         net (fo=1, routed)           0.000  3347.402    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  3347.559 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry__0/CO[1]
                         net (fo=1, routed)           0.589  3348.147    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on13_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I3_O)        0.329  3348.476 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.802  3349.279    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X16Y58         LUT5 (Prop_lut5_I3_O)        0.124  3349.403 r  brandonBlockDesign_i/pixGenSource_0/inst/R[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.162  3349.564    brandonBlockDesign_i/pixGenSource_0/inst/R[0]_INST_0_i_1_n_0
    SLICE_X16Y58         LUT6 (Prop_lut6_I5_O)        0.124  3349.688 r  brandonBlockDesign_i/pixGenSource_0/inst/R[0]_INST_0/O
                         net (fo=1, routed)           0.340  3350.028    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[3]
    SLICE_X16Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.486  3338.687    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X16Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.000  3338.687    
                         clock uncertainty           -0.667  3338.020    
    SLICE_X16Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039  3337.981    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                       3337.981    
                         arrival time                       -3350.029    
  -------------------------------------------------------------------
                         slack                                -12.047    

Slack (VIOLATED) :        -11.983ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.461ns  (logic 2.801ns (43.349%)  route 3.660ns (56.651%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 3338.687 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 3343.700 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.661  3343.700    brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y52         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y52         FDRE (Prop_fdre_C_Q)         0.456  3344.156 r  brandonBlockDesign_i/brandon_height_and_w_3/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q
                         net (fo=6, routed)           1.076  3345.232    brandonBlockDesign_i/pixGenSource_0/inst/Btopedge4[4]
    SLICE_X19Y53         LUT4 (Prop_lut4_I1_O)        0.124  3345.356 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000  3345.356    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_i_7_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  3345.906 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000  3345.906    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__0_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  3346.240 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2__0_carry__1/O[1]
                         net (fo=2, routed)           0.652  3346.892    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on2[9]
    SLICE_X18Y54         LUT4 (Prop_lut4_I2_O)        0.303  3347.195 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4/O
                         net (fo=1, routed)           0.000  3347.195    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0_i_4_n_0
    SLICE_X18Y54         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457  3347.652 r  brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1_carry__0/CO[1]
                         net (fo=4, routed)           0.607  3348.259    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on1
    SLICE_X14Y54         LUT4 (Prop_lut4_I2_O)        0.329  3348.588 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_4/O
                         net (fo=8, routed)           0.697  3349.285    brandonBlockDesign_i/pixGenSource_0/inst/obj4_on__2
    SLICE_X20Y58         LUT5 (Prop_lut5_I0_O)        0.124  3349.409 r  brandonBlockDesign_i/pixGenSource_0/inst/R[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.306  3349.715    brandonBlockDesign_i/pixGenSource_0/inst/R[4]_INST_0_i_1_n_0
    SLICE_X19Y58         LUT6 (Prop_lut6_I5_O)        0.124  3349.839 r  brandonBlockDesign_i/pixGenSource_0/inst/R[4]_INST_0/O
                         net (fo=1, routed)           0.323  3350.162    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[7]
    SLICE_X16Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.486  3338.687    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X16Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.000  3338.687    
                         clock uncertainty           -0.667  3338.020    
    SLICE_X16Y57         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159  3338.179    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                       3338.179    
                         arrival time                       -3350.162    
  -------------------------------------------------------------------
                         slack                                -11.983    

Slack (VIOLATED) :        -11.961ns  (required time - arrival time)
  Source:                 brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@3340.067ns - clk_fpga_0 rise@3340.000ns)
  Data Path Delay:        6.222ns  (logic 2.932ns (47.124%)  route 3.290ns (52.876%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -5.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 3338.689 - 3340.067 ) 
    Source Clock Delay      (SCD):    3.699ns = ( 3343.699 - 3340.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   3340.000  3340.000 r  
    PS7_X0Y0             PS7                          0.000  3340.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938  3341.938    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3342.039 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        1.660  3343.699    brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.518  3344.217 r  brandonBlockDesign_i/brandon_height_and_w_2/inst/brandon_height_and_width_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=3, routed)           0.866  3345.083    brandonBlockDesign_i/pixGenSource_0/inst/Bwidth3[1]
    SLICE_X20Y51         LUT4 (Prop_lut4_I2_O)        0.124  3345.207 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7/O
                         net (fo=1, routed)           0.000  3345.207    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_i_7_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  3345.740 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry/CO[3]
                         net (fo=1, routed)           0.000  3345.740    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  3346.055 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0/O[3]
                         net (fo=2, routed)           0.639  3346.694    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on2__31_carry__0_n_4
    SLICE_X21Y52         LUT4 (Prop_lut4_I2_O)        0.307  3347.001 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5/O
                         net (fo=1, routed)           0.000  3347.001    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_i_5_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  3347.402 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry/CO[3]
                         net (fo=1, routed)           0.000  3347.402    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry_n_0
    SLICE_X21Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157  3347.559 r  brandonBlockDesign_i/pixGenSource_0/inst/obj3_on1__6_carry__0/CO[1]
                         net (fo=1, routed)           0.589  3348.147    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on13_in
    SLICE_X16Y55         LUT4 (Prop_lut4_I3_O)        0.329  3348.476 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0_i_5/O
                         net (fo=24, routed)          0.697  3349.173    brandonBlockDesign_i/pixGenSource_0/inst/obj3_on__2
    SLICE_X13Y54         LUT5 (Prop_lut5_I3_O)        0.124  3349.297 r  brandonBlockDesign_i/pixGenSource_0/inst/G[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.151  3349.449    brandonBlockDesign_i/pixGenSource_0/inst/G[2]_INST_0_i_1_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I5_O)        0.124  3349.573 r  brandonBlockDesign_i/pixGenSource_0/inst/G[2]_INST_0/O
                         net (fo=1, routed)           0.348  3349.921    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[13]
    SLICE_X15Y54         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                   3340.067  3340.067 r  
    H16                                               0.000  3340.067 r  clk (IN)
                         net (fo=0)                   0.000  3340.067    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387  3341.454 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  3342.616    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  3335.511 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  3337.110    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  3337.201 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         1.488  3338.689    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X15Y54         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt/C
                         clock pessimism              0.000  3338.689    
                         clock uncertainty           -0.667  3338.022    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)       -0.062  3337.960    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                       3337.960    
                         arrival time                       -3349.921    
  -------------------------------------------------------------------
                         slack                                -11.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.355%)  route 0.224ns (54.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.556     1.386    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y56         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=2, routed)           0.224     1.751    brandonBlockDesign_i/pixGenSource_0/inst/foreground1[3]
    SLICE_X21Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  brandonBlockDesign_i/pixGenSource_0/inst/B[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.796    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[22]
    SLICE_X21Y57         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.826    -0.771    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X21Y57         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.667    -0.104    
    SLICE_X21Y57         FDRE (Hold_fdre_C_D)         0.092    -0.012    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.834ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.615%)  route 0.284ns (60.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.556     1.386    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y56         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=2, routed)           0.284     1.811    brandonBlockDesign_i/pixGenSource_0/inst/foreground1[4]
    SLICE_X12Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  brandonBlockDesign_i/pixGenSource_0/inst/B[4]_INST_0/O
                         net (fo=1, routed)           0.000     1.856    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[23]
    SLICE_X12Y55         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.831    -0.766    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X12Y55         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.667    -0.099    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.121     0.022    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[36].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.052%)  route 0.267ns (58.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.556     1.386    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y56         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=2, routed)           0.267     1.794    brandonBlockDesign_i/pixGenSource_0/inst/foreground2[2]
    SLICE_X21Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.839 r  brandonBlockDesign_i/pixGenSource_0/inst/B[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.839    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[21]
    SLICE_X21Y57         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.826    -0.771    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X21Y57         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.667    -0.104    
    SLICE_X21Y57         FDRE (Hold_fdre_C_D)         0.091    -0.013    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[34].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.882ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.122%)  route 0.302ns (61.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.553     1.383    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y62         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.141     1.524 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q
                         net (fo=2, routed)           0.302     1.826    brandonBlockDesign_i/pixGenSource_0/inst/foreground1[19]
    SLICE_X19Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.871 r  brandonBlockDesign_i/pixGenSource_0/inst/R[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.871    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[6]
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.827    -0.770    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.770    
                         clock uncertainty            0.667    -0.103    
    SLICE_X19Y58         FDRE (Hold_fdre_C_D)         0.092    -0.011    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.900ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.246ns (47.610%)  route 0.271ns (52.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.561     1.391    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y57         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.148     1.539 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=2, routed)           0.215     1.754    brandonBlockDesign_i/pixGenSource_0/inst/foreground2[8]
    SLICE_X11Y57         LUT6 (Prop_lut6_I2_O)        0.098     1.852 r  brandonBlockDesign_i/pixGenSource_0/inst/G[0]_INST_0/O
                         net (fo=1, routed)           0.056     1.908    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[11]
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.830    -0.767    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.000    -0.767    
                         clock uncertainty            0.667    -0.100    
    SLICE_X10Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.008    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.902ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.209ns (35.175%)  route 0.385ns (64.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.561     1.391    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y57         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.164     1.555 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=2, routed)           0.275     1.830    brandonBlockDesign_i/pixGenSource_0/inst/foreground2[12]
    SLICE_X11Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.875 r  brandonBlockDesign_i/pixGenSource_0/inst/G[4]_INST_0/O
                         net (fo=1, routed)           0.110     1.985    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[15]
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.830    -0.767    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X10Y57         SRL16E                                       r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.000    -0.767    
                         clock uncertainty            0.667    -0.100    
    SLICE_X10Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.083    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.941ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[31].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.247ns (45.623%)  route 0.294ns (54.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.561     1.391    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y57         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.148     1.539 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=2, routed)           0.294     1.833    brandonBlockDesign_i/pixGenSource_0/inst/foreground2[15]
    SLICE_X13Y58         LUT6 (Prop_lut6_I2_O)        0.099     1.932 r  brandonBlockDesign_i/pixGenSource_0/inst/G[7]_INST_0/O
                         net (fo=1, routed)           0.000     1.932    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[18]
    SLICE_X13Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[31].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.830    -0.767    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X13Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[31].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.767    
                         clock uncertainty            0.667    -0.100    
    SLICE_X13Y58         FDRE (Hold_fdre_C_D)         0.092    -0.008    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[31].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.941ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.024%)  route 0.361ns (65.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.553     1.383    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y62         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.141     1.524 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q
                         net (fo=2, routed)           0.361     1.885    brandonBlockDesign_i/pixGenSource_0/inst/foreground1[18]
    SLICE_X19Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.930 r  brandonBlockDesign_i/pixGenSource_0/inst/R[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.930    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[5]
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.827    -0.770    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y58         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.770    
                         clock uncertainty            0.667    -0.103    
    SLICE_X19Y58         FDRE (Hold_fdre_C_D)         0.092    -0.011    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.941ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.265%)  route 0.357ns (65.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.556     1.386    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y62         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y62         FDRE (Prop_fdre_C_Q)         0.141     1.527 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q
                         net (fo=2, routed)           0.357     1.884    brandonBlockDesign_i/pixGenSource_0/inst/foreground1[23]
    SLICE_X19Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.929 r  brandonBlockDesign_i/pixGenSource_0/inst/R[7]_INST_0/O
                         net (fo=1, routed)           0.000     1.929    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[10]
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.826    -0.771    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.667    -0.104    
    SLICE_X19Y61         FDRE (Hold_fdre_C_D)         0.092    -0.012    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.948ns  (arrival time - required time)
  Source:                 brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_brandonBlockDesign_clk_wiz_0_1_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_brandonBlockDesign_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.246ns (44.536%)  route 0.306ns (55.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.667ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  brandonBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    brandonBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  brandonBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2233, routed)        0.553     1.383    brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y62         FDRE                                         r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_fdre_C_Q)         0.148     1.531 r  brandonBlockDesign_i/brandonColors_0/inst/brandonColors_v1_0_S00_AXI_inst/slv_reg2_reg[22]/Q
                         net (fo=2, routed)           0.306     1.837    brandonBlockDesign_i/pixGenSource_0/inst/foreground2[22]
    SLICE_X19Y61         LUT6 (Prop_lut6_I2_O)        0.098     1.935 r  brandonBlockDesign_i/pixGenSource_0/inst/R[6]_INST_0/O
                         net (fo=1, routed)           0.000     1.935    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/data_i[9]
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_brandonBlockDesign_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  brandonBlockDesign_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    brandonBlockDesign_i/clk_wiz_0/inst/clk_in1_brandonBlockDesign_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  brandonBlockDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    brandonBlockDesign_i/clk_wiz_0/inst/clk_out1_brandonBlockDesign_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  brandonBlockDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=204, routed)         0.826    -0.771    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X19Y61         FDRE                                         r  brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.000    -0.771    
                         clock uncertainty            0.667    -0.104    
    SLICE_X19Y61         FDRE (Hold_fdre_C_D)         0.092    -0.012    brandonBlockDesign_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  1.948    





