{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653232141394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653232141405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 17:09:01 2022 " "Processing started: Sun May 22 17:09:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653232141405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653232141405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConstrainedWallace -c ConstrainedWallace " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConstrainedWallace -c ConstrainedWallace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653232141405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653232142006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653232142007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_29-Behavioral " "Found design unit 1: LFSR_29-Behavioral" {  } { { "LFSR_29.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/LFSR_29.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653232153243 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_29 " "Found entity 1: LFSR_29" {  } { { "LFSR_29.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/LFSR_29.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653232153243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653232153243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_3-Behavioral " "Found design unit 1: LFSR_3-Behavioral" {  } { { "LFSR_3.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/LFSR_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653232153253 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_3 " "Found entity 1: LFSR_3" {  } { { "LFSR_3.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/LFSR_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653232153253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653232153253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constrainedwallace.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constrainedwallace.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConstrainedWallace-rtl " "Found design unit 1: ConstrainedWallace-rtl" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653232153264 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConstrainedWallace " "Found entity 1: ConstrainedWallace" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653232153264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653232153264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cwcontrolpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cwcontrolpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cwControlPath-rtl " "Found design unit 1: cwControlPath-rtl" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653232153272 ""} { "Info" "ISGN_ENTITY_NAME" "1 cwControlPath " "Found entity 1: cwControlPath" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653232153272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653232153272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wcram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wcram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wcram-SYN " "Found design unit 1: wcram-SYN" {  } { { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653232153281 ""} { "Info" "ISGN_ENTITY_NAME" "1 wcRAM " "Found entity 1: wcRAM" {  } { { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653232153281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653232153281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cwcontrolpath_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cwcontrolpath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cwControlPath_tb-rtl " "Found design unit 1: cwControlPath_tb-rtl" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653232153293 ""} { "Info" "ISGN_ENTITY_NAME" "1 cwControlPath_tb " "Found entity 1: cwControlPath_tb" {  } { { "cwControlPath_tb.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653232153293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653232153293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ConstrainedWallace " "Elaborating entity \"ConstrainedWallace\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653232153357 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramEN ConstrainedWallace.vhd(57) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(57): object \"ramEN\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653232153359 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lfsrEN ConstrainedWallace.vhd(59) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(59): object \"lfsrEN\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653232153359 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aEN ConstrainedWallace.vhd(60) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(60): used implicit default value for signal \"aEN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653232153359 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bEN ConstrainedWallace.vhd(61) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(61): used implicit default value for signal \"bEN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653232153359 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addrA ConstrainedWallace.vhd(64) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(64): used implicit default value for signal \"addrA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653232153359 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addrB ConstrainedWallace.vhd(65) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(65): used implicit default value for signal \"addrB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653232153359 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "M ConstrainedWallace.vhd(70) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(70): used implicit default value for signal \"M\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653232153359 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S ConstrainedWallace.vhd(71) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(71): used implicit default value for signal \"S\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653232153359 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chi ConstrainedWallace.vhd(85) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(85): object \"chi\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653232153360 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G ConstrainedWallace.vhd(86) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(86): object \"G\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653232153360 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Leaky1 ConstrainedWallace.vhd(87) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(87): used implicit default value for signal \"Leaky1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653232153360 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Leaky3 ConstrainedWallace.vhd(89) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(89): used implicit default value for signal \"Leaky3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653232153360 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "C1 ConstrainedWallace.vhd(90) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(90): used explicit default value for signal \"C1\" because signal was never assigned a value" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1653232153360 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "grnNum ConstrainedWallace.vhd(103) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(103): used implicit default value for signal \"grnNum\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653232153360 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mult1Out ConstrainedWallace.vhd(106) " "VHDL Signal Declaration warning at ConstrainedWallace.vhd(106): used implicit default value for signal \"mult1Out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653232153360 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mult2A ConstrainedWallace.vhd(107) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(107): object \"mult2A\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653232153360 "|ConstrainedWallace"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xor2 ConstrainedWallace.vhd(114) " "Verilog HDL or VHDL warning at ConstrainedWallace.vhd(114): object \"xor2\" assigned a value but never read" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653232153360 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "grnNum ConstrainedWallace.vhd(125) " "VHDL Process Statement warning at ConstrainedWallace.vhd(125): signal \"grnNum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153361 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addOut ConstrainedWallace.vhd(128) " "VHDL Process Statement warning at ConstrainedWallace.vhd(128): signal \"addOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153361 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M ConstrainedWallace.vhd(128) " "VHDL Process Statement warning at ConstrainedWallace.vhd(128): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153362 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addOut ConstrainedWallace.vhd(129) " "VHDL Process Statement warning at ConstrainedWallace.vhd(129): signal \"addOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153362 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M ConstrainedWallace.vhd(129) " "VHDL Process Statement warning at ConstrainedWallace.vhd(129): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153362 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addA ConstrainedWallace.vhd(132) " "VHDL Process Statement warning at ConstrainedWallace.vhd(132): signal \"addA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153362 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addB ConstrainedWallace.vhd(132) " "VHDL Process Statement warning at ConstrainedWallace.vhd(132): signal \"addB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153362 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluState ConstrainedWallace.vhd(134) " "VHDL Process Statement warning at ConstrainedWallace.vhd(134): signal \"aluState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153362 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU1A ConstrainedWallace.vhd(135) " "VHDL Process Statement warning at ConstrainedWallace.vhd(135): signal \"ALU1A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153362 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU1B ConstrainedWallace.vhd(135) " "VHDL Process Statement warning at ConstrainedWallace.vhd(135): signal \"ALU1B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153362 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2A ConstrainedWallace.vhd(136) " "VHDL Process Statement warning at ConstrainedWallace.vhd(136): signal \"ALU2A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153362 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2B ConstrainedWallace.vhd(136) " "VHDL Process Statement warning at ConstrainedWallace.vhd(136): signal \"ALU2B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153362 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU1A ConstrainedWallace.vhd(138) " "VHDL Process Statement warning at ConstrainedWallace.vhd(138): signal \"ALU1A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153362 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU1B ConstrainedWallace.vhd(138) " "VHDL Process Statement warning at ConstrainedWallace.vhd(138): signal \"ALU1B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153362 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2A ConstrainedWallace.vhd(139) " "VHDL Process Statement warning at ConstrainedWallace.vhd(139): signal \"ALU2A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153362 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU2B ConstrainedWallace.vhd(139) " "VHDL Process Statement warning at ConstrainedWallace.vhd(139): signal \"ALU2B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653232153362 "|ConstrainedWallace"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "addA\[15..1\] ConstrainedWallace.vhd(94) " "Using initial value X (don't care) for net \"addA\[15..1\]\" at ConstrainedWallace.vhd(94)" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 94 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653232153367 "|ConstrainedWallace"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cwControlPath cwControlPath:CP1 " "Elaborating entity \"cwControlPath\" for hierarchy \"cwControlPath:CP1\"" {  } { { "ConstrainedWallace.vhd" "CP1" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653232153394 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aTrans cwControlPath.vhd(58) " "VHDL Signal Declaration warning at cwControlPath.vhd(58): used explicit default value for signal \"aTrans\" because signal was never assigned a value" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1653232153394 "|ConstrainedWallace|cwControlPath:CP1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iDebug cwControlPath.vhd(60) " "Verilog HDL or VHDL warning at cwControlPath.vhd(60): object \"iDebug\" assigned a value but never read" {  } { { "cwControlPath.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653232153394 "|ConstrainedWallace|cwControlPath:CP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wcRAM wcRAM:RAM1 " "Elaborating entity \"wcRAM\" for hierarchy \"wcRAM:RAM1\"" {  } { { "ConstrainedWallace.vhd" "RAM1" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653232153417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wcRAM:RAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wcRAM:RAM1\|altsyncram:altsyncram_component\"" {  } { { "wcRAM.vhd" "altsyncram_component" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653232153562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wcRAM:RAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wcRAM:RAM1\|altsyncram:altsyncram_component\"" {  } { { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653232153576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wcRAM:RAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"wcRAM:RAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file wcRAMfile.mif " "Parameter \"init_file\" = \"wcRAMfile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b OLD_DATA " "Parameter \"read_during_write_mode_port_b\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653232153577 ""}  } { { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653232153577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsq3 " "Found entity 1: altsyncram_qsq3" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653232153651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653232153651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qsq3 wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated " "Elaborating entity \"altsyncram_qsq3\" for hierarchy \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653232153655 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[0\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[1\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 75 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[2\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[3\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[4\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[5\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[6\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[7\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[8\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[9\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 355 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[10\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[11\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 425 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[12\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[13\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[14\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[15\] " "Synthesized away node \"wcRAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_qsq3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qsq3.tdf" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/db/altsyncram_qsq3.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "wcRAM.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd" 67 0 0 } } { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1653232154033 "|ConstrainedWallace|wcRAM:RAM1|altsyncram:altsyncram_component|altsyncram_qsq3:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1653232154033 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1653232154033 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output\[0\] GND " "Pin \"output\[0\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[1\] GND " "Pin \"output\[1\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[2\] GND " "Pin \"output\[2\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[3\] GND " "Pin \"output\[3\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[4\] GND " "Pin \"output\[4\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[5\] GND " "Pin \"output\[5\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[6\] GND " "Pin \"output\[6\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[7\] GND " "Pin \"output\[7\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[8\] GND " "Pin \"output\[8\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[9\] GND " "Pin \"output\[9\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[10\] GND " "Pin \"output\[10\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[11\] GND " "Pin \"output\[11\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[12\] GND " "Pin \"output\[12\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[13\] GND " "Pin \"output\[13\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[14\] GND " "Pin \"output\[14\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[15\] GND " "Pin \"output\[15\]\" is stuck at GND" {  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653232154514 "|ConstrainedWallace|output[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653232154514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653232154591 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "312 " "312 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653232155054 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653232155491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653232155491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653232155950 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653232155950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653232155950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653232155950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653232155969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 17:09:15 2022 " "Processing ended: Sun May 22 17:09:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653232155969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653232155969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653232155969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653232155969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653232158209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653232158220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 17:09:16 2022 " "Processing started: Sun May 22 17:09:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653232158220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653232158220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ConstrainedWallace -c ConstrainedWallace " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ConstrainedWallace -c ConstrainedWallace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653232158221 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653232158849 ""}
{ "Info" "0" "" "Project  = ConstrainedWallace" {  } {  } 0 0 "Project  = ConstrainedWallace" 0 0 "Fitter" 0 0 1653232158850 ""}
{ "Info" "0" "" "Revision = ConstrainedWallace" {  } {  } 0 0 "Revision = ConstrainedWallace" 0 0 "Fitter" 0 0 1653232158851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653232158963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653232158963 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ConstrainedWallace EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ConstrainedWallace\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653232158972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653232159096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653232159096 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653232159694 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653232159727 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653232160537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653232160537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653232160537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653232160537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653232160537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653232160537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653232160537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653232160537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1653232160537 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653232160537 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/programs/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653232160570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/programs/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653232160570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/programs/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653232160570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/programs/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653232160570 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/programs/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1653232160570 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653232160570 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653232160591 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1653232161443 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ConstrainedWallace.sdc " "Synopsys Design Constraints File file not found: 'ConstrainedWallace.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653232161788 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653232161789 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653232161790 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1653232161790 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653232161790 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1653232161815 ""}  } { { "ConstrainedWallace.vhd" "" { Text "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/ConstrainedWallace.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653232161815 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653232162262 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653232162262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653232162262 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653232162263 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653232162263 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653232162263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653232162263 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653232162264 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653232162274 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653232162274 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653232162274 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 1 17 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 1 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1653232162277 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1653232162277 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1653232162277 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653232162278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653232162278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653232162278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653232162278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653232162278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653232162278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653232162278 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1653232162278 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1653232162278 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1653232162278 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653232162378 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1653232162432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653232165459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653232165602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653232165641 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653232170080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653232170080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653232170335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653232173628 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653232173628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653232174210 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653232174210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653232174215 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653232174347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653232174358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653232174596 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653232174597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653232174784 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653232175117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/output_files/ConstrainedWallace.fit.smsg " "Generated suppressed messages file C:/Users/morte/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/output_files/ConstrainedWallace.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653232175471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5681 " "Peak virtual memory: 5681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653232175751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 17:09:35 2022 " "Processing ended: Sun May 22 17:09:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653232175751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653232175751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653232175751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653232175751 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653232177568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653232177579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 17:09:37 2022 " "Processing started: Sun May 22 17:09:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653232177579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653232177579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ConstrainedWallace -c ConstrainedWallace " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ConstrainedWallace -c ConstrainedWallace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653232177579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653232177954 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1653232180940 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653232181057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653232181566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 17:09:41 2022 " "Processing ended: Sun May 22 17:09:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653232181566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653232181566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653232181566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653232181566 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653232182253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653232183098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653232183110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 17:09:42 2022 " "Processing started: Sun May 22 17:09:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653232183110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653232183110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ConstrainedWallace -c ConstrainedWallace " "Command: quartus_sta ConstrainedWallace -c ConstrainedWallace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653232183110 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653232183260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653232183554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653232183554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653232183613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653232183613 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ConstrainedWallace.sdc " "Synopsys Design Constraints File file not found: 'ConstrainedWallace.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653232184043 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653232184043 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653232184043 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653232184043 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653232184044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653232184044 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653232184045 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653232184054 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653232184089 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653232184089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.436 " "Worst-case setup slack is -2.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.436             -14.445 clk  " "   -2.436             -14.445 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653232184091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk  " "    0.403               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653232184095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653232184098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653232184100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.420 clk  " "   -3.000             -18.420 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653232184102 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653232184151 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653232184183 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653232184523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653232184548 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653232184553 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653232184553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.073 " "Worst-case setup slack is -2.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.073             -11.896 clk  " "   -2.073             -11.896 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653232184556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk  " "    0.354               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653232184559 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653232184563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653232184566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.420 clk  " "   -3.000             -18.420 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653232184568 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653232184590 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653232184656 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653232184657 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653232184657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.688 " "Worst-case setup slack is -0.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688              -1.434 clk  " "   -0.688              -1.434 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653232184661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653232184665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653232184668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653232184671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.248 clk  " "   -3.000             -16.248 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653232184675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653232184675 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653232185035 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653232185036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653232185081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 17:09:45 2022 " "Processing ended: Sun May 22 17:09:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653232185081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653232185081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653232185081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653232185081 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus Prime Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653232185751 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653232191397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653232191408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 17:09:51 2022 " "Processing started: Sun May 22 17:09:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653232191408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1653232191408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ConstrainedWallace -c ConstrainedWallace --netlist_type=sgate " "Command: quartus_npp ConstrainedWallace -c ConstrainedWallace --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1653232191408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1653232191649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653232191697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 17:09:51 2022 " "Processing ended: Sun May 22 17:09:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653232191697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653232191697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653232191697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1653232191697 ""}
