Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\PCB_Project_1\PCB1.PcbDoc
Date     : 2017/7/30
Time     : 22:33:36

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (4.588mil < 10mil) Between Text "REMOTE_H" (2145mil,2660mil) on Top Overlay And Track (2145mil,2540mil)(2145mil,2640mil) on Top Overlay Silk Text to Silk Clearance [4.588mil]
   Violation between Silk To Silk Clearance Constraint: (4.588mil < 10mil) Between Text "REMOTE_H" (2145mil,2660mil) on Top Overlay And Track (1445mil,2640mil)(2145mil,2640mil) on Top Overlay Silk Text to Silk Clearance [4.588mil]
   Violation between Silk To Silk Clearance Constraint: (4.997mil < 10mil) Between Text "S4" (3508.5mil,2313.5mil) on Top Overlay And Track (3428.11mil,2316.89mil)(3428.11mil,2553.11mil) on Top Overlay Silk Text to Silk Clearance [4.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.384mil < 10mil) Between Text "S4" (3508.5mil,2313.5mil) on Top Overlay And Track (3191.89mil,2316.89mil)(3428.11mil,2316.89mil) on Top Overlay Silk Text to Silk Clearance [6.384mil]
   Violation between Silk To Silk Clearance Constraint: (4.997mil < 10mil) Between Text "S3" (3108.5mil,2313.5mil) on Top Overlay And Track (3028.11mil,2316.89mil)(3028.11mil,2553.11mil) on Top Overlay Silk Text to Silk Clearance [4.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.384mil < 10mil) Between Text "S3" (3108.5mil,2313.5mil) on Top Overlay And Track (2791.89mil,2316.89mil)(3028.11mil,2316.89mil) on Top Overlay Silk Text to Silk Clearance [6.384mil]
   Violation between Silk To Silk Clearance Constraint: (4.997mil < 10mil) Between Text "S2" (2708.5mil,2313.5mil) on Top Overlay And Track (2628.11mil,2316.89mil)(2628.11mil,2553.11mil) on Top Overlay Silk Text to Silk Clearance [4.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.384mil < 10mil) Between Text "S2" (2708.5mil,2313.5mil) on Top Overlay And Track (2391.89mil,2316.89mil)(2628.11mil,2316.89mil) on Top Overlay Silk Text to Silk Clearance [6.384mil]
   Violation between Silk To Silk Clearance Constraint: (4.997mil < 10mil) Between Text "S8" (3508.5mil,1988.5mil) on Top Overlay And Track (3428.11mil,1991.89mil)(3428.11mil,2228.11mil) on Top Overlay Silk Text to Silk Clearance [4.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.384mil < 10mil) Between Text "S8" (3508.5mil,1988.5mil) on Top Overlay And Track (3191.89mil,1991.89mil)(3428.11mil,1991.89mil) on Top Overlay Silk Text to Silk Clearance [6.384mil]
   Violation between Silk To Silk Clearance Constraint: (4.997mil < 10mil) Between Text "S7" (3108.5mil,1988.5mil) on Top Overlay And Track (3028.11mil,1991.89mil)(3028.11mil,2228.11mil) on Top Overlay Silk Text to Silk Clearance [4.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.384mil < 10mil) Between Text "S7" (3108.5mil,1988.5mil) on Top Overlay And Track (2791.89mil,1991.89mil)(3028.11mil,1991.89mil) on Top Overlay Silk Text to Silk Clearance [6.384mil]
   Violation between Silk To Silk Clearance Constraint: (4.997mil < 10mil) Between Text "S6" (2708.5mil,1988.5mil) on Top Overlay And Track (2628.11mil,1991.89mil)(2628.11mil,2228.11mil) on Top Overlay Silk Text to Silk Clearance [4.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.384mil < 10mil) Between Text "S6" (2708.5mil,1988.5mil) on Top Overlay And Track (2391.89mil,1991.89mil)(2628.11mil,1991.89mil) on Top Overlay Silk Text to Silk Clearance [6.384mil]
   Violation between Silk To Silk Clearance Constraint: (4.997mil < 10mil) Between Text "S12" (3508.5mil,1663.5mil) on Top Overlay And Track (3428.11mil,1666.89mil)(3428.11mil,1903.11mil) on Top Overlay Silk Text to Silk Clearance [4.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.384mil < 10mil) Between Text "S12" (3508.5mil,1663.5mil) on Top Overlay And Track (3191.89mil,1666.89mil)(3428.11mil,1666.89mil) on Top Overlay Silk Text to Silk Clearance [6.384mil]
   Violation between Silk To Silk Clearance Constraint: (4.997mil < 10mil) Between Text "S11" (3108.5mil,1663.5mil) on Top Overlay And Track (3028.11mil,1666.89mil)(3028.11mil,1903.11mil) on Top Overlay Silk Text to Silk Clearance [4.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.384mil < 10mil) Between Text "S11" (3108.5mil,1663.5mil) on Top Overlay And Track (2791.89mil,1666.89mil)(3028.11mil,1666.89mil) on Top Overlay Silk Text to Silk Clearance [6.384mil]
   Violation between Silk To Silk Clearance Constraint: (4.997mil < 10mil) Between Text "S10" (2708.5mil,1663.5mil) on Top Overlay And Track (2628.11mil,1666.89mil)(2628.11mil,1903.11mil) on Top Overlay Silk Text to Silk Clearance [4.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.384mil < 10mil) Between Text "S10" (2708.5mil,1663.5mil) on Top Overlay And Track (2391.89mil,1666.89mil)(2628.11mil,1666.89mil) on Top Overlay Silk Text to Silk Clearance [6.384mil]
   Violation between Silk To Silk Clearance Constraint: (4.997mil < 10mil) Between Text "S16" (3508.5mil,1338.5mil) on Top Overlay And Track (3428.11mil,1341.89mil)(3428.11mil,1578.11mil) on Top Overlay Silk Text to Silk Clearance [4.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.384mil < 10mil) Between Text "S16" (3508.5mil,1338.5mil) on Top Overlay And Track (3191.89mil,1341.89mil)(3428.11mil,1341.89mil) on Top Overlay Silk Text to Silk Clearance [6.384mil]
   Violation between Silk To Silk Clearance Constraint: (4.997mil < 10mil) Between Text "S15" (3108.5mil,1338.5mil) on Top Overlay And Track (3028.11mil,1341.89mil)(3028.11mil,1578.11mil) on Top Overlay Silk Text to Silk Clearance [4.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.384mil < 10mil) Between Text "S15" (3108.5mil,1338.5mil) on Top Overlay And Track (2791.89mil,1341.89mil)(3028.11mil,1341.89mil) on Top Overlay Silk Text to Silk Clearance [6.384mil]
   Violation between Silk To Silk Clearance Constraint: (4.997mil < 10mil) Between Text "S14" (2708.5mil,1338.5mil) on Top Overlay And Track (2628.11mil,1341.89mil)(2628.11mil,1578.11mil) on Top Overlay Silk Text to Silk Clearance [4.997mil]
   Violation between Silk To Silk Clearance Constraint: (6.384mil < 10mil) Between Text "S14" (2708.5mil,1338.5mil) on Top Overlay And Track (2391.89mil,1341.89mil)(2628.11mil,1341.89mil) on Top Overlay Silk Text to Silk Clearance [6.384mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SCI5" (891.5mil,1148.5mil) on Top Overlay And Track (400mil,1155mil)(2135mil,1155mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.305mil < 10mil) Between Text "16" (435mil,1275mil) on Top Overlay And Track (310mil,1325mil)(510mil,1325mil) on Top Overlay Silk Text to Silk Clearance [2.305mil]
   Violation between Silk To Silk Clearance Constraint: (2.305mil < 10mil) Between Text "15" (335mil,1275mil) on Top Overlay And Track (310mil,1325mil)(510mil,1325mil) on Top Overlay Silk Text to Silk Clearance [2.305mil]
   Violation between Silk To Silk Clearance Constraint: (7.294mil < 10mil) Between Text "2" (450mil,2145mil) on Top Overlay And Track (310mil,2125mil)(510mil,2125mil) on Top Overlay Silk Text to Silk Clearance [7.294mil]
   Violation between Silk To Silk Clearance Constraint: (7.294mil < 10mil) Between Text "1" (350mil,2145mil) on Top Overlay And Track (310mil,2125mil)(510mil,2125mil) on Top Overlay Silk Text to Silk Clearance [7.294mil]
   Violation between Silk To Silk Clearance Constraint: (2.294mil < 10mil) Between Text "32" (1825mil,1355mil) on Top Overlay And Track (1810mil,1225mil)(1810mil,1425mil) on Top Overlay Silk Text to Silk Clearance [2.294mil]
   Violation between Silk To Silk Clearance Constraint: (7.294mil < 10mil) Between Text "31" (1830mil,1255mil) on Top Overlay And Track (1810mil,1225mil)(1810mil,1425mil) on Top Overlay Silk Text to Silk Clearance [7.294mil]
   Violation between Silk To Silk Clearance Constraint: (4.811mil < 10mil) Between Text "17" (940mil,1255mil) on Top Overlay And Track (1010mil,1225mil)(1010mil,1425mil) on Top Overlay Silk Text to Silk Clearance [4.811mil]
   Violation between Silk To Silk Clearance Constraint: (9.811mil < 10mil) Between Text "18" (935mil,1360mil) on Top Overlay And Track (1010mil,1225mil)(1010mil,1425mil) on Top Overlay Silk Text to Silk Clearance [9.811mil]
   Violation between Silk To Silk Clearance Constraint: (1.203mil < 10mil) Between Text "SCI5" (891.5mil,1148.5mil) on Top Overlay And Track (1010mil,1225mil)(1010mil,1425mil) on Top Overlay Silk Text to Silk Clearance [1.203mil]
   Violation between Silk To Silk Clearance Constraint: (1.107mil < 10mil) Between Text "SCI5" (891.5mil,1148.5mil) on Top Overlay And Track (1010mil,1225mil)(1810mil,1225mil) on Top Overlay Silk Text to Silk Clearance [1.107mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "63" (940mil,2260mil) on Top Overlay And Track (1010mil,2125mil)(1010mil,2325mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.979mil < 10mil) Between Text "64" (935mil,2155mil) on Top Overlay And Track (1010mil,2125mil)(1010mil,2325mil) on Top Overlay Silk Text to Silk Clearance [3.979mil]
   Violation between Silk To Silk Clearance Constraint: (7.294mil < 10mil) Between Text "49" (1830mil,2260mil) on Top Overlay And Track (1810mil,2125mil)(1810mil,2325mil) on Top Overlay Silk Text to Silk Clearance [7.294mil]
   Violation between Silk To Silk Clearance Constraint: (7.521mil < 10mil) Between Text "RX23T" (2170.5mil,2370.5mil) on Top Overlay And Text "S5" (2308.5mil,1988.5mil) on Top Overlay Silk Text to Silk Clearance [7.521mil]
   Violation between Silk To Silk Clearance Constraint: (7.215mil < 10mil) Between Text "RX23T" (2170.5mil,2370.5mil) on Top Overlay And Text "S1" (2308.5mil,2313.5mil) on Top Overlay Silk Text to Silk Clearance [7.215mil]
   Violation between Silk To Silk Clearance Constraint: (9.266mil < 10mil) Between Text "RLEDB" (3047.5mil,884.5mil) on Top Overlay And Text "RLEDR" (3047.5mil,584.5mil) on Top Overlay Silk Text to Silk Clearance [9.266mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "5V_H" (3308.5mil,2968.5mil) on Top Overlay And Text "GND_H" (3308.5mil,3148.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :44

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.184mil < 10mil) Between Arc (1820mil,3015mil) on Top Overlay And Pad C1-2(1770.788mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.184mil < 10mil) Between Arc (1821.968mil,3015mil) on Top Overlay And Pad C1-2(1770.788mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1821.968mil,3015mil) on Top Overlay And Pad C1-1(1869.213mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.032mil < 10mil) Between Arc (2440mil,3150mil) on Top Overlay And Pad U1-1(2415mil,3105.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3635.197mil,2509.803mil) on Top Overlay And Pad S4-2(3582.047mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3635.197mil,2360.197mil) on Top Overlay And Pad S4-1(3582.047mil,2346.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3784.803mil,2509.803mil) on Top Overlay And Pad S4-2(3837.953mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3784.803mil,2360.197mil) on Top Overlay And Pad S4-1(3837.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3235.197mil,2509.803mil) on Top Overlay And Pad S3-2(3182.047mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3235.197mil,2360.197mil) on Top Overlay And Pad S3-1(3182.047mil,2346.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3384.803mil,2509.803mil) on Top Overlay And Pad S3-2(3437.953mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3384.803mil,2360.197mil) on Top Overlay And Pad S3-1(3437.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2835.197mil,2509.803mil) on Top Overlay And Pad S2-2(2782.047mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2835.197mil,2360.197mil) on Top Overlay And Pad S2-1(2782.047mil,2346.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2984.803mil,2509.803mil) on Top Overlay And Pad S2-2(3037.953mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2984.803mil,2360.197mil) on Top Overlay And Pad S2-1(3037.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2435.197mil,2509.803mil) on Top Overlay And Pad S1-2(2382.047mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2435.197mil,2360.197mil) on Top Overlay And Pad S1-1(2382.047mil,2346.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2584.803mil,2509.803mil) on Top Overlay And Pad S1-2(2637.953mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2584.803mil,2360.197mil) on Top Overlay And Pad S1-1(2637.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3635.197mil,2184.803mil) on Top Overlay And Pad S8-2(3582.047mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3635.197mil,2035.197mil) on Top Overlay And Pad S8-1(3582.047mil,2021.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3784.803mil,2184.803mil) on Top Overlay And Pad S8-2(3837.953mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3784.803mil,2035.197mil) on Top Overlay And Pad S8-1(3837.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3235.197mil,2184.803mil) on Top Overlay And Pad S7-2(3182.047mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3235.197mil,2035.197mil) on Top Overlay And Pad S7-1(3182.047mil,2021.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3384.803mil,2184.803mil) on Top Overlay And Pad S7-2(3437.953mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3384.803mil,2035.197mil) on Top Overlay And Pad S7-1(3437.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2835.197mil,2184.803mil) on Top Overlay And Pad S6-2(2782.047mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2835.197mil,2035.197mil) on Top Overlay And Pad S6-1(2782.047mil,2021.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2984.803mil,2184.803mil) on Top Overlay And Pad S6-2(3037.953mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2984.803mil,2035.197mil) on Top Overlay And Pad S6-1(3037.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2435.197mil,2184.803mil) on Top Overlay And Pad S5-2(2382.047mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2435.197mil,2035.197mil) on Top Overlay And Pad S5-1(2382.047mil,2021.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2584.803mil,2184.803mil) on Top Overlay And Pad S5-2(2637.953mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2584.803mil,2035.197mil) on Top Overlay And Pad S5-1(2637.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3635.197mil,1859.803mil) on Top Overlay And Pad S12-2(3582.047mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3635.197mil,1710.197mil) on Top Overlay And Pad S12-1(3582.047mil,1696.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3784.803mil,1859.803mil) on Top Overlay And Pad S12-2(3837.953mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3784.803mil,1710.197mil) on Top Overlay And Pad S12-1(3837.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3235.197mil,1859.803mil) on Top Overlay And Pad S11-2(3182.047mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3235.197mil,1710.197mil) on Top Overlay And Pad S11-1(3182.047mil,1696.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3384.803mil,1859.803mil) on Top Overlay And Pad S11-2(3437.953mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3384.803mil,1710.197mil) on Top Overlay And Pad S11-1(3437.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2835.197mil,1859.803mil) on Top Overlay And Pad S10-2(2782.047mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2835.197mil,1710.197mil) on Top Overlay And Pad S10-1(2782.047mil,1696.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2984.803mil,1859.803mil) on Top Overlay And Pad S10-2(3037.953mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2984.803mil,1710.197mil) on Top Overlay And Pad S10-1(3037.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2435.197mil,1859.803mil) on Top Overlay And Pad S9-2(2382.047mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2435.197mil,1710.197mil) on Top Overlay And Pad S9-1(2382.047mil,1696.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2584.803mil,1859.803mil) on Top Overlay And Pad S9-2(2637.953mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2584.803mil,1710.197mil) on Top Overlay And Pad S9-1(2637.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2380.628mil,545.47mil) on Top Overlay And Pad LEDR-1(2430mil,545mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2380.628mil,545.47mil) on Top Overlay And Pad LEDR-2(2330mil,545mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2380.628mil,845.47mil) on Top Overlay And Pad LEDB-1(2430mil,845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2380.628mil,845.47mil) on Top Overlay And Pad LEDB-2(2330mil,845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3635.197mil,1534.803mil) on Top Overlay And Pad S16-2(3582.047mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3635.197mil,1385.197mil) on Top Overlay And Pad S16-1(3582.047mil,1371.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3784.803mil,1534.803mil) on Top Overlay And Pad S16-2(3837.953mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3784.803mil,1385.197mil) on Top Overlay And Pad S16-1(3837.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3235.197mil,1534.803mil) on Top Overlay And Pad S15-2(3182.047mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3235.197mil,1385.197mil) on Top Overlay And Pad S15-1(3182.047mil,1371.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3384.803mil,1534.803mil) on Top Overlay And Pad S15-2(3437.953mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3384.803mil,1385.197mil) on Top Overlay And Pad S15-1(3437.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2835.197mil,1534.803mil) on Top Overlay And Pad S14-2(2782.047mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2835.197mil,1385.197mil) on Top Overlay And Pad S14-1(2782.047mil,1371.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2984.803mil,1534.803mil) on Top Overlay And Pad S14-2(3037.953mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2984.803mil,1385.197mil) on Top Overlay And Pad S14-1(3037.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2435.197mil,1534.803mil) on Top Overlay And Pad S13-2(2382.047mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2435.197mil,1385.197mil) on Top Overlay And Pad S13-1(2382.047mil,1371.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2584.803mil,1534.803mil) on Top Overlay And Pad S13-2(2637.953mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2584.803mil,1385.197mil) on Top Overlay And Pad S13-1(2637.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,3055mil)(2665mil,3155mil) on Top Overlay And Pad GND_H-1(2715mil,3105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,3155mil)(3265mil,3155mil) on Top Overlay And Pad GND_H-1(2715mil,3105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,3055mil)(3265mil,3055mil) on Top Overlay And Pad GND_H-1(2715mil,3105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,3155mil)(3265mil,3155mil) on Top Overlay And Pad GND_H-2(2815mil,3105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,3055mil)(3265mil,3055mil) on Top Overlay And Pad GND_H-2(2815mil,3105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,3155mil)(3265mil,3155mil) on Top Overlay And Pad GND_H-3(2915mil,3105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,3055mil)(3265mil,3055mil) on Top Overlay And Pad GND_H-3(2915mil,3105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,3155mil)(3265mil,3155mil) on Top Overlay And Pad GND_H-4(3015mil,3105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,3055mil)(3265mil,3055mil) on Top Overlay And Pad GND_H-4(3015mil,3105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,3155mil)(3265mil,3155mil) on Top Overlay And Pad GND_H-5(3115mil,3105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,3055mil)(3265mil,3055mil) on Top Overlay And Pad GND_H-5(3115mil,3105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3265mil,3055mil)(3265mil,3155mil) on Top Overlay And Pad GND_H-6(3215mil,3105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,3155mil)(3265mil,3155mil) on Top Overlay And Pad GND_H-6(3215mil,3105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,3055mil)(3265mil,3055mil) on Top Overlay And Pad GND_H-6(3215mil,3105mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1405mil,2965mil)(1405mil,3065mil) on Top Overlay And Pad 3.3V_H-1(1355mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (805mil,3065mil)(1405mil,3065mil) on Top Overlay And Pad 3.3V_H-1(1355mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (805mil,2965mil)(1405mil,2965mil) on Top Overlay And Pad 3.3V_H-1(1355mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (805mil,3065mil)(1405mil,3065mil) on Top Overlay And Pad 3.3V_H-2(1255mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (805mil,2965mil)(1405mil,2965mil) on Top Overlay And Pad 3.3V_H-2(1255mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (805mil,3065mil)(1405mil,3065mil) on Top Overlay And Pad 3.3V_H-3(1155mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (805mil,2965mil)(1405mil,2965mil) on Top Overlay And Pad 3.3V_H-3(1155mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (805mil,3065mil)(1405mil,3065mil) on Top Overlay And Pad 3.3V_H-4(1055mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (805mil,2965mil)(1405mil,2965mil) on Top Overlay And Pad 3.3V_H-4(1055mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (805mil,3065mil)(1405mil,3065mil) on Top Overlay And Pad 3.3V_H-5(955mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (805mil,2965mil)(1405mil,2965mil) on Top Overlay And Pad 3.3V_H-5(955mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (805mil,2965mil)(805mil,3065mil) on Top Overlay And Pad 3.3V_H-6(855mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (805mil,3065mil)(1405mil,3065mil) on Top Overlay And Pad 3.3V_H-6(855mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (805mil,2965mil)(1405mil,2965mil) on Top Overlay And Pad 3.3V_H-6(855mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,2875mil)(2665mil,2975mil) on Top Overlay And Pad 5V_H-1(2715mil,2925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,2875mil)(3265mil,2875mil) on Top Overlay And Pad 5V_H-1(2715mil,2925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,2975mil)(3265mil,2975mil) on Top Overlay And Pad 5V_H-1(2715mil,2925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,2875mil)(3265mil,2875mil) on Top Overlay And Pad 5V_H-2(2815mil,2925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,2975mil)(3265mil,2975mil) on Top Overlay And Pad 5V_H-2(2815mil,2925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,2875mil)(3265mil,2875mil) on Top Overlay And Pad 5V_H-3(2915mil,2925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,2975mil)(3265mil,2975mil) on Top Overlay And Pad 5V_H-3(2915mil,2925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,2875mil)(3265mil,2875mil) on Top Overlay And Pad 5V_H-4(3015mil,2925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,2975mil)(3265mil,2975mil) on Top Overlay And Pad 5V_H-4(3015mil,2925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,2875mil)(3265mil,2875mil) on Top Overlay And Pad 5V_H-5(3115mil,2925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,2975mil)(3265mil,2975mil) on Top Overlay And Pad 5V_H-5(3115mil,2925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3265mil,2875mil)(3265mil,2975mil) on Top Overlay And Pad 5V_H-6(3215mil,2925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,2875mil)(3265mil,2875mil) on Top Overlay And Pad 5V_H-6(3215mil,2925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2665mil,2975mil)(3265mil,2975mil) on Top Overlay And Pad 5V_H-6(3215mil,2925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2540mil)(1445mil,2640mil) on Top Overlay And Pad REMOTE_H-7(1495mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2540mil)(2145mil,2540mil) on Top Overlay And Pad REMOTE_H-7(1495mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2640mil)(2145mil,2640mil) on Top Overlay And Pad REMOTE_H-7(1495mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2540mil)(2145mil,2540mil) on Top Overlay And Pad REMOTE_H-6(1595mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2640mil)(2145mil,2640mil) on Top Overlay And Pad REMOTE_H-6(1595mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2540mil)(2145mil,2540mil) on Top Overlay And Pad REMOTE_H-5(1695mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2640mil)(2145mil,2640mil) on Top Overlay And Pad REMOTE_H-5(1695mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2540mil)(2145mil,2540mil) on Top Overlay And Pad REMOTE_H-4(1795mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2640mil)(2145mil,2640mil) on Top Overlay And Pad REMOTE_H-4(1795mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2540mil)(2145mil,2540mil) on Top Overlay And Pad REMOTE_H-2(1995mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2640mil)(2145mil,2640mil) on Top Overlay And Pad REMOTE_H-2(1995mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2145mil,2540mil)(2145mil,2640mil) on Top Overlay And Pad REMOTE_H-1(2095mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2540mil)(2145mil,2540mil) on Top Overlay And Pad REMOTE_H-1(2095mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2640mil)(2145mil,2640mil) on Top Overlay And Pad REMOTE_H-1(2095mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2540mil)(2145mil,2540mil) on Top Overlay And Pad REMOTE_H-3(1895mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1445mil,2640mil)(2145mil,2640mil) on Top Overlay And Pad REMOTE_H-3(1895mil,2590mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1820mil,2920mil)(1820mil,3113mil) on Top Overlay And Pad C1-1(1869.213mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.585mil < 10mil) Between Track (1732.5mil,2977.5mil)(1820mil,3065mil) on Top Overlay And Pad C1-1(1869.213mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.585mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1747.5mil,2952.5mil)(1820mil,3025mil) on Top Overlay And Pad C1-1(1869.213mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1770mil,2935mil)(1820mil,2985mil) on Top Overlay And Pad C1-1(1869.213mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1820mil,2920mil)(1820mil,3113mil) on Top Overlay And Pad C1-2(1770.788mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.574mil < 10mil) Between Track (1736mil,3061mil)(1777.5mil,3102.5mil) on Top Overlay And Pad C1-2(1770.788mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.574mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1724mil,3009mil)(1820mil,3105mil) on Top Overlay And Pad C1-2(1770.788mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1732.5mil,2977.5mil)(1820mil,3065mil) on Top Overlay And Pad C1-2(1770.788mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1747.5mil,2952.5mil)(1820mil,3025mil) on Top Overlay And Pad C1-2(1770.788mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.888mil < 10mil) Between Track (1770mil,2935mil)(1820mil,2985mil) on Top Overlay And Pad C1-2(1770.788mil,3015mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3828.11mil,2316.89mil)(3828.11mil,2553.11mil) on Top Overlay And Pad S4-2(3837.953mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,2553.11mil)(3828.11mil,2553.11mil) on Top Overlay And Pad S4-2(3837.953mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,2316.89mil)(3591.89mil,2553.11mil) on Top Overlay And Pad S4-2(3582.047mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,2553.11mil)(3828.11mil,2553.11mil) on Top Overlay And Pad S4-2(3582.047mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3828.11mil,2316.89mil)(3828.11mil,2553.11mil) on Top Overlay And Pad S4-1(3837.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,2316.89mil)(3828.11mil,2316.89mil) on Top Overlay And Pad S4-1(3837.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,2316.89mil)(3591.89mil,2553.11mil) on Top Overlay And Pad S4-1(3582.047mil,2346.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,2316.89mil)(3828.11mil,2316.89mil) on Top Overlay And Pad S4-1(3582.047mil,2346.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3428.11mil,2316.89mil)(3428.11mil,2553.11mil) on Top Overlay And Pad S3-2(3437.953mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,2553.11mil)(3428.11mil,2553.11mil) on Top Overlay And Pad S3-2(3437.953mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,2316.89mil)(3191.89mil,2553.11mil) on Top Overlay And Pad S3-2(3182.047mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,2553.11mil)(3428.11mil,2553.11mil) on Top Overlay And Pad S3-2(3182.047mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3428.11mil,2316.89mil)(3428.11mil,2553.11mil) on Top Overlay And Pad S3-1(3437.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "S4" (3508.5mil,2313.5mil) on Top Overlay And Pad S3-1(3437.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,2316.89mil)(3428.11mil,2316.89mil) on Top Overlay And Pad S3-1(3437.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,2316.89mil)(3191.89mil,2553.11mil) on Top Overlay And Pad S3-1(3182.047mil,2346.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,2316.89mil)(3428.11mil,2316.89mil) on Top Overlay And Pad S3-1(3182.047mil,2346.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3028.11mil,2316.89mil)(3028.11mil,2553.11mil) on Top Overlay And Pad S2-2(3037.953mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,2553.11mil)(3028.11mil,2553.11mil) on Top Overlay And Pad S2-2(3037.953mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,2316.89mil)(2791.89mil,2553.11mil) on Top Overlay And Pad S2-2(2782.047mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,2553.11mil)(3028.11mil,2553.11mil) on Top Overlay And Pad S2-2(2782.047mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3028.11mil,2316.89mil)(3028.11mil,2553.11mil) on Top Overlay And Pad S2-1(3037.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "S3" (3108.5mil,2313.5mil) on Top Overlay And Pad S2-1(3037.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,2316.89mil)(3028.11mil,2316.89mil) on Top Overlay And Pad S2-1(3037.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,2316.89mil)(2791.89mil,2553.11mil) on Top Overlay And Pad S2-1(2782.047mil,2346.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,2316.89mil)(3028.11mil,2316.89mil) on Top Overlay And Pad S2-1(2782.047mil,2346.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2628.11mil,2316.89mil)(2628.11mil,2553.11mil) on Top Overlay And Pad S1-2(2637.953mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,2553.11mil)(2628.11mil,2553.11mil) on Top Overlay And Pad S1-2(2637.953mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,2316.89mil)(2391.89mil,2553.11mil) on Top Overlay And Pad S1-2(2382.047mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,2553.11mil)(2628.11mil,2553.11mil) on Top Overlay And Pad S1-2(2382.047mil,2523.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2628.11mil,2316.89mil)(2628.11mil,2553.11mil) on Top Overlay And Pad S1-1(2637.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "S2" (2708.5mil,2313.5mil) on Top Overlay And Pad S1-1(2637.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,2316.89mil)(2628.11mil,2316.89mil) on Top Overlay And Pad S1-1(2637.953mil,2346.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,2316.89mil)(2391.89mil,2553.11mil) on Top Overlay And Pad S1-1(2382.047mil,2346.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,2316.89mil)(2628.11mil,2316.89mil) on Top Overlay And Pad S1-1(2382.047mil,2346.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (365mil,910mil)(365mil,1110mil) on Top Overlay And Pad SCI1&PPM-1(315mil,1060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (265mil,1110mil)(365mil,1110mil) on Top Overlay And Pad SCI1&PPM-1(315mil,1060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (265mil,910mil)(265mil,1110mil) on Top Overlay And Pad SCI1&PPM-1(315mil,1060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (365mil,910mil)(365mil,1110mil) on Top Overlay And Pad SCI1&PPM-2(315mil,960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (265mil,910mil)(365mil,910mil) on Top Overlay And Pad SCI1&PPM-2(315mil,960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (265mil,910mil)(265mil,1110mil) on Top Overlay And Pad SCI1&PPM-2(315mil,960mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3828.11mil,1991.89mil)(3828.11mil,2228.11mil) on Top Overlay And Pad S8-2(3837.953mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,2228.11mil)(3828.11mil,2228.11mil) on Top Overlay And Pad S8-2(3837.953mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1991.89mil)(3591.89mil,2228.11mil) on Top Overlay And Pad S8-2(3582.047mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,2228.11mil)(3828.11mil,2228.11mil) on Top Overlay And Pad S8-2(3582.047mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3828.11mil,1991.89mil)(3828.11mil,2228.11mil) on Top Overlay And Pad S8-1(3837.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1991.89mil)(3828.11mil,1991.89mil) on Top Overlay And Pad S8-1(3837.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1991.89mil)(3591.89mil,2228.11mil) on Top Overlay And Pad S8-1(3582.047mil,2021.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1991.89mil)(3828.11mil,1991.89mil) on Top Overlay And Pad S8-1(3582.047mil,2021.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3428.11mil,1991.89mil)(3428.11mil,2228.11mil) on Top Overlay And Pad S7-2(3437.953mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,2228.11mil)(3428.11mil,2228.11mil) on Top Overlay And Pad S7-2(3437.953mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1991.89mil)(3191.89mil,2228.11mil) on Top Overlay And Pad S7-2(3182.047mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,2228.11mil)(3428.11mil,2228.11mil) on Top Overlay And Pad S7-2(3182.047mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3428.11mil,1991.89mil)(3428.11mil,2228.11mil) on Top Overlay And Pad S7-1(3437.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "S8" (3508.5mil,1988.5mil) on Top Overlay And Pad S7-1(3437.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1991.89mil)(3428.11mil,1991.89mil) on Top Overlay And Pad S7-1(3437.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1991.89mil)(3191.89mil,2228.11mil) on Top Overlay And Pad S7-1(3182.047mil,2021.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1991.89mil)(3428.11mil,1991.89mil) on Top Overlay And Pad S7-1(3182.047mil,2021.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3028.11mil,1991.89mil)(3028.11mil,2228.11mil) on Top Overlay And Pad S6-2(3037.953mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,2228.11mil)(3028.11mil,2228.11mil) on Top Overlay And Pad S6-2(3037.953mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1991.89mil)(2791.89mil,2228.11mil) on Top Overlay And Pad S6-2(2782.047mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,2228.11mil)(3028.11mil,2228.11mil) on Top Overlay And Pad S6-2(2782.047mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3028.11mil,1991.89mil)(3028.11mil,2228.11mil) on Top Overlay And Pad S6-1(3037.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "S7" (3108.5mil,1988.5mil) on Top Overlay And Pad S6-1(3037.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1991.89mil)(3028.11mil,1991.89mil) on Top Overlay And Pad S6-1(3037.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1991.89mil)(2791.89mil,2228.11mil) on Top Overlay And Pad S6-1(2782.047mil,2021.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1991.89mil)(3028.11mil,1991.89mil) on Top Overlay And Pad S6-1(2782.047mil,2021.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2628.11mil,1991.89mil)(2628.11mil,2228.11mil) on Top Overlay And Pad S5-2(2637.953mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,2228.11mil)(2628.11mil,2228.11mil) on Top Overlay And Pad S5-2(2637.953mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1991.89mil)(2391.89mil,2228.11mil) on Top Overlay And Pad S5-2(2382.047mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,2228.11mil)(2628.11mil,2228.11mil) on Top Overlay And Pad S5-2(2382.047mil,2198.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2628.11mil,1991.89mil)(2628.11mil,2228.11mil) on Top Overlay And Pad S5-1(2637.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "S6" (2708.5mil,1988.5mil) on Top Overlay And Pad S5-1(2637.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1991.89mil)(2628.11mil,1991.89mil) on Top Overlay And Pad S5-1(2637.953mil,2021.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1991.89mil)(2391.89mil,2228.11mil) on Top Overlay And Pad S5-1(2382.047mil,2021.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1991.89mil)(2628.11mil,1991.89mil) on Top Overlay And Pad S5-1(2382.047mil,2021.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3828.11mil,1666.89mil)(3828.11mil,1903.11mil) on Top Overlay And Pad S12-2(3837.953mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1903.11mil)(3828.11mil,1903.11mil) on Top Overlay And Pad S12-2(3837.953mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1666.89mil)(3591.89mil,1903.11mil) on Top Overlay And Pad S12-2(3582.047mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1903.11mil)(3828.11mil,1903.11mil) on Top Overlay And Pad S12-2(3582.047mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3828.11mil,1666.89mil)(3828.11mil,1903.11mil) on Top Overlay And Pad S12-1(3837.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1666.89mil)(3828.11mil,1666.89mil) on Top Overlay And Pad S12-1(3837.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1666.89mil)(3591.89mil,1903.11mil) on Top Overlay And Pad S12-1(3582.047mil,1696.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1666.89mil)(3828.11mil,1666.89mil) on Top Overlay And Pad S12-1(3582.047mil,1696.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3428.11mil,1666.89mil)(3428.11mil,1903.11mil) on Top Overlay And Pad S11-2(3437.953mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1903.11mil)(3428.11mil,1903.11mil) on Top Overlay And Pad S11-2(3437.953mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1666.89mil)(3191.89mil,1903.11mil) on Top Overlay And Pad S11-2(3182.047mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1903.11mil)(3428.11mil,1903.11mil) on Top Overlay And Pad S11-2(3182.047mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3428.11mil,1666.89mil)(3428.11mil,1903.11mil) on Top Overlay And Pad S11-1(3437.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "S12" (3508.5mil,1663.5mil) on Top Overlay And Pad S11-1(3437.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1666.89mil)(3428.11mil,1666.89mil) on Top Overlay And Pad S11-1(3437.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1666.89mil)(3191.89mil,1903.11mil) on Top Overlay And Pad S11-1(3182.047mil,1696.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1666.89mil)(3428.11mil,1666.89mil) on Top Overlay And Pad S11-1(3182.047mil,1696.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3028.11mil,1666.89mil)(3028.11mil,1903.11mil) on Top Overlay And Pad S10-2(3037.953mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1903.11mil)(3028.11mil,1903.11mil) on Top Overlay And Pad S10-2(3037.953mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1666.89mil)(2791.89mil,1903.11mil) on Top Overlay And Pad S10-2(2782.047mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1903.11mil)(3028.11mil,1903.11mil) on Top Overlay And Pad S10-2(2782.047mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3028.11mil,1666.89mil)(3028.11mil,1903.11mil) on Top Overlay And Pad S10-1(3037.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "S11" (3108.5mil,1663.5mil) on Top Overlay And Pad S10-1(3037.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1666.89mil)(3028.11mil,1666.89mil) on Top Overlay And Pad S10-1(3037.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1666.89mil)(2791.89mil,1903.11mil) on Top Overlay And Pad S10-1(2782.047mil,1696.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1666.89mil)(3028.11mil,1666.89mil) on Top Overlay And Pad S10-1(2782.047mil,1696.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2628.11mil,1666.89mil)(2628.11mil,1903.11mil) on Top Overlay And Pad S9-2(2637.953mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1903.11mil)(2628.11mil,1903.11mil) on Top Overlay And Pad S9-2(2637.953mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1666.89mil)(2391.89mil,1903.11mil) on Top Overlay And Pad S9-2(2382.047mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1903.11mil)(2628.11mil,1903.11mil) on Top Overlay And Pad S9-2(2382.047mil,1873.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2628.11mil,1666.89mil)(2628.11mil,1903.11mil) on Top Overlay And Pad S9-1(2637.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "S10" (2708.5mil,1663.5mil) on Top Overlay And Pad S9-1(2637.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1666.89mil)(2628.11mil,1666.89mil) on Top Overlay And Pad S9-1(2637.953mil,1696.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1666.89mil)(2391.89mil,1903.11mil) on Top Overlay And Pad S9-1(2382.047mil,1696.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1666.89mil)(2628.11mil,1666.89mil) on Top Overlay And Pad S9-1(2382.047mil,1696.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (885mil,915mil)(885mil,1115mil) on Top Overlay And Pad SCI5-1(935mil,965mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (885mil,915mil)(985mil,915mil) on Top Overlay And Pad SCI5-1(935mil,965mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (985mil,915mil)(985mil,1115mil) on Top Overlay And Pad SCI5-1(935mil,965mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (885mil,915mil)(885mil,1115mil) on Top Overlay And Pad SCI5-2(935mil,1065mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (885mil,1115mil)(985mil,1115mil) on Top Overlay And Pad SCI5-2(935mil,1065mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (985mil,915mil)(985mil,1115mil) on Top Overlay And Pad SCI5-2(935mil,1065mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,580mil)(740mil,680mil) on Top Overlay And Pad OLED_H-7(790mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,580mil)(1440mil,580mil) on Top Overlay And Pad OLED_H-7(790mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,680mil)(1440mil,680mil) on Top Overlay And Pad OLED_H-7(790mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,580mil)(1440mil,580mil) on Top Overlay And Pad OLED_H-6(890mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,680mil)(1440mil,680mil) on Top Overlay And Pad OLED_H-6(890mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,580mil)(1440mil,580mil) on Top Overlay And Pad OLED_H-5(990mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,680mil)(1440mil,680mil) on Top Overlay And Pad OLED_H-5(990mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,580mil)(1440mil,580mil) on Top Overlay And Pad OLED_H-4(1090mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,680mil)(1440mil,680mil) on Top Overlay And Pad OLED_H-4(1090mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,580mil)(1440mil,580mil) on Top Overlay And Pad OLED_H-2(1290mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,680mil)(1440mil,680mil) on Top Overlay And Pad OLED_H-2(1290mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1440mil,580mil)(1440mil,680mil) on Top Overlay And Pad OLED_H-1(1390mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,580mil)(1440mil,580mil) on Top Overlay And Pad OLED_H-1(1390mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,680mil)(1440mil,680mil) on Top Overlay And Pad OLED_H-1(1390mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,580mil)(1440mil,580mil) on Top Overlay And Pad OLED_H-3(1190mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (740mil,680mil)(1440mil,680mil) on Top Overlay And Pad OLED_H-3(1190mil,630mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2660mil,545mil)(2685mil,545mil) on Top Overlay And Pad RLEDR-1(2627.835mil,545mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2925mil,545mil)(2950mil,545mil) on Top Overlay And Pad RLEDR-2(2982.165mil,545mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.953mil < 10mil) Between Track (2320mil,595mil)(2330mil,605mil) on Top Overlay And Pad LEDR-2(2330mil,545mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2313mil,505mil)(2313mil,583mil) on Top Overlay And Pad LEDR-2(2330mil,545mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2320mil,495mil)(2320mil,595mil) on Top Overlay And Pad LEDR-2(2330mil,545mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.876mil < 10mil) Between Track (2330mil,490mil)(2335mil,485mil) on Top Overlay And Pad LEDR-2(2330mil,545mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2330mil,490mil)(2330mil,605mil) on Top Overlay And Pad LEDR-2(2330mil,545mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2365mil,470mil)(2365mil,620mil) on Top Overlay And Pad LEDR-2(2330mil,545mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,480mil)(2345mil,615mil) on Top Overlay And Pad LEDR-2(2330mil,545mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2340mil,485mil)(2340mil,610mil) on Top Overlay And Pad LEDR-2(2330mil,545mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2355mil,475mil)(2355mil,615mil) on Top Overlay And Pad LEDR-2(2330mil,545mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,480mil)(2345mil,615mil) on Top Overlay And Pad LEDR-2(2330mil,545mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2660mil,845mil)(2685mil,845mil) on Top Overlay And Pad RLEDB-1(2627.835mil,845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2925mil,845mil)(2950mil,845mil) on Top Overlay And Pad RLEDB-2(2982.165mil,845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.876mil < 10mil) Between Track (2330mil,790mil)(2335mil,785mil) on Top Overlay And Pad LEDB-2(2330mil,845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2313mil,805mil)(2313mil,883mil) on Top Overlay And Pad LEDB-2(2330mil,845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2330mil,790mil)(2330mil,905mil) on Top Overlay And Pad LEDB-2(2330mil,845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2320mil,795mil)(2320mil,895mil) on Top Overlay And Pad LEDB-2(2330mil,845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.953mil < 10mil) Between Track (2320mil,895mil)(2330mil,905mil) on Top Overlay And Pad LEDB-2(2330mil,845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2365mil,770mil)(2365mil,920mil) on Top Overlay And Pad LEDB-2(2330mil,845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,780mil)(2345mil,915mil) on Top Overlay And Pad LEDB-2(2330mil,845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2340mil,785mil)(2340mil,910mil) on Top Overlay And Pad LEDB-2(2330mil,845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2355mil,775mil)(2355mil,915mil) on Top Overlay And Pad LEDB-2(2330mil,845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2345mil,780mil)(2345mil,915mil) on Top Overlay And Pad LEDB-2(2330mil,845mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3828.11mil,1341.89mil)(3828.11mil,1578.11mil) on Top Overlay And Pad S16-2(3837.953mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1578.11mil)(3828.11mil,1578.11mil) on Top Overlay And Pad S16-2(3837.953mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1341.89mil)(3591.89mil,1578.11mil) on Top Overlay And Pad S16-2(3582.047mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1578.11mil)(3828.11mil,1578.11mil) on Top Overlay And Pad S16-2(3582.047mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3828.11mil,1341.89mil)(3828.11mil,1578.11mil) on Top Overlay And Pad S16-1(3837.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1341.89mil)(3828.11mil,1341.89mil) on Top Overlay And Pad S16-1(3837.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1341.89mil)(3591.89mil,1578.11mil) on Top Overlay And Pad S16-1(3582.047mil,1371.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3591.89mil,1341.89mil)(3828.11mil,1341.89mil) on Top Overlay And Pad S16-1(3582.047mil,1371.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3428.11mil,1341.89mil)(3428.11mil,1578.11mil) on Top Overlay And Pad S15-2(3437.953mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1578.11mil)(3428.11mil,1578.11mil) on Top Overlay And Pad S15-2(3437.953mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1341.89mil)(3191.89mil,1578.11mil) on Top Overlay And Pad S15-2(3182.047mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1578.11mil)(3428.11mil,1578.11mil) on Top Overlay And Pad S15-2(3182.047mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3428.11mil,1341.89mil)(3428.11mil,1578.11mil) on Top Overlay And Pad S15-1(3437.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "S16" (3508.5mil,1338.5mil) on Top Overlay And Pad S15-1(3437.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1341.89mil)(3428.11mil,1341.89mil) on Top Overlay And Pad S15-1(3437.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1341.89mil)(3191.89mil,1578.11mil) on Top Overlay And Pad S15-1(3182.047mil,1371.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3191.89mil,1341.89mil)(3428.11mil,1341.89mil) on Top Overlay And Pad S15-1(3182.047mil,1371.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3028.11mil,1341.89mil)(3028.11mil,1578.11mil) on Top Overlay And Pad S14-2(3037.953mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1578.11mil)(3028.11mil,1578.11mil) on Top Overlay And Pad S14-2(3037.953mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1341.89mil)(2791.89mil,1578.11mil) on Top Overlay And Pad S14-2(2782.047mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1578.11mil)(3028.11mil,1578.11mil) on Top Overlay And Pad S14-2(2782.047mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3028.11mil,1341.89mil)(3028.11mil,1578.11mil) on Top Overlay And Pad S14-1(3037.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "S15" (3108.5mil,1338.5mil) on Top Overlay And Pad S14-1(3037.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1341.89mil)(3028.11mil,1341.89mil) on Top Overlay And Pad S14-1(3037.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1341.89mil)(2791.89mil,1578.11mil) on Top Overlay And Pad S14-1(2782.047mil,1371.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2791.89mil,1341.89mil)(3028.11mil,1341.89mil) on Top Overlay And Pad S14-1(2782.047mil,1371.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2628.11mil,1341.89mil)(2628.11mil,1578.11mil) on Top Overlay And Pad S13-2(2637.953mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1578.11mil)(2628.11mil,1578.11mil) on Top Overlay And Pad S13-2(2637.953mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1341.89mil)(2391.89mil,1578.11mil) on Top Overlay And Pad S13-2(2382.047mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1578.11mil)(2628.11mil,1578.11mil) on Top Overlay And Pad S13-2(2382.047mil,1548.583mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2628.11mil,1341.89mil)(2628.11mil,1578.11mil) on Top Overlay And Pad S13-1(2637.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "S14" (2708.5mil,1338.5mil) on Top Overlay And Pad S13-1(2637.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1341.89mil)(2628.11mil,1341.89mil) on Top Overlay And Pad S13-1(2637.953mil,1371.417mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1341.89mil)(2391.89mil,1578.11mil) on Top Overlay And Pad S13-1(2382.047mil,1371.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2391.89mil,1341.89mil)(2628.11mil,1341.89mil) on Top Overlay And Pad S13-1(2382.047mil,1371.418mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,1325mil)(310mil,2125mil) on Top Overlay And Pad RX23T-1(360mil,2075mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,2125mil)(510mil,2125mil) on Top Overlay And Pad RX23T-1(360mil,2075mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (510mil,1325mil)(510mil,2125mil) on Top Overlay And Pad RX23T-2(460mil,2075mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,2125mil)(510mil,2125mil) on Top Overlay And Pad RX23T-2(460mil,2075mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,1325mil)(310mil,2125mil) on Top Overlay And Pad RX23T-3(360mil,1975mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (510mil,1325mil)(510mil,2125mil) on Top Overlay And Pad RX23T-4(460mil,1975mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,1325mil)(310mil,2125mil) on Top Overlay And Pad RX23T-5(360mil,1875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (510mil,1325mil)(510mil,2125mil) on Top Overlay And Pad RX23T-6(460mil,1875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,1325mil)(310mil,2125mil) on Top Overlay And Pad RX23T-7(360mil,1775mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (510mil,1325mil)(510mil,2125mil) on Top Overlay And Pad RX23T-8(460mil,1775mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,1325mil)(310mil,2125mil) on Top Overlay And Pad RX23T-9(360mil,1675mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (510mil,1325mil)(510mil,2125mil) on Top Overlay And Pad RX23T-10(460mil,1675mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,1325mil)(310mil,2125mil) on Top Overlay And Pad RX23T-11(360mil,1575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (510mil,1325mil)(510mil,2125mil) on Top Overlay And Pad RX23T-12(460mil,1575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,1325mil)(310mil,2125mil) on Top Overlay And Pad RX23T-13(360mil,1475mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (510mil,1325mil)(510mil,2125mil) on Top Overlay And Pad RX23T-14(460mil,1475mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,1325mil)(310mil,2125mil) on Top Overlay And Pad RX23T-15(360mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,1325mil)(510mil,1325mil) on Top Overlay And Pad RX23T-15(360mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (510mil,1325mil)(510mil,2125mil) on Top Overlay And Pad RX23T-16(460mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (310mil,1325mil)(510mil,1325mil) on Top Overlay And Pad RX23T-16(460mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1225mil)(1010mil,1425mil) on Top Overlay And Pad RX23T-17(1060mil,1275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1225mil)(1810mil,1225mil) on Top Overlay And Pad RX23T-17(1060mil,1275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1225mil)(1010mil,1425mil) on Top Overlay And Pad RX23T-18(1060mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1425mil)(1810mil,1425mil) on Top Overlay And Pad RX23T-18(1060mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1225mil)(1810mil,1225mil) on Top Overlay And Pad RX23T-19(1160mil,1275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1425mil)(1810mil,1425mil) on Top Overlay And Pad RX23T-20(1160mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1225mil)(1810mil,1225mil) on Top Overlay And Pad RX23T-21(1260mil,1275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1425mil)(1810mil,1425mil) on Top Overlay And Pad RX23T-22(1260mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1225mil)(1810mil,1225mil) on Top Overlay And Pad RX23T-23(1360mil,1275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1425mil)(1810mil,1425mil) on Top Overlay And Pad RX23T-24(1360mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1225mil)(1810mil,1225mil) on Top Overlay And Pad RX23T-25(1460mil,1275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1425mil)(1810mil,1425mil) on Top Overlay And Pad RX23T-26(1460mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1225mil)(1810mil,1225mil) on Top Overlay And Pad RX23T-27(1560mil,1275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1425mil)(1810mil,1425mil) on Top Overlay And Pad RX23T-28(1560mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1225mil)(1810mil,1225mil) on Top Overlay And Pad RX23T-29(1660mil,1275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1425mil)(1810mil,1425mil) on Top Overlay And Pad RX23T-30(1660mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1810mil,1225mil)(1810mil,1425mil) on Top Overlay And Pad RX23T-31(1760mil,1275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1225mil)(1810mil,1225mil) on Top Overlay And Pad RX23T-31(1760mil,1275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1810mil,1225mil)(1810mil,1425mil) on Top Overlay And Pad RX23T-32(1760mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,1425mil)(1810mil,1425mil) on Top Overlay And Pad RX23T-32(1760mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2110mil,1325mil)(2110mil,2125mil) on Top Overlay And Pad RX23T-33(2060mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1910mil,1325mil)(2110mil,1325mil) on Top Overlay And Pad RX23T-33(2060mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1910mil,1325mil)(1910mil,2125mil) on Top Overlay And Pad RX23T-34(1960mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1910mil,1325mil)(2110mil,1325mil) on Top Overlay And Pad RX23T-34(1960mil,1375mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2110mil,1325mil)(2110mil,2125mil) on Top Overlay And Pad RX23T-35(2060mil,1475mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1910mil,1325mil)(1910mil,2125mil) on Top Overlay And Pad RX23T-36(1960mil,1475mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2110mil,1325mil)(2110mil,2125mil) on Top Overlay And Pad RX23T-37(2060mil,1575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1910mil,1325mil)(1910mil,2125mil) on Top Overlay And Pad RX23T-38(1960mil,1575mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2110mil,1325mil)(2110mil,2125mil) on Top Overlay And Pad RX23T-39(2060mil,1675mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1910mil,1325mil)(1910mil,2125mil) on Top Overlay And Pad RX23T-40(1960mil,1675mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2110mil,1325mil)(2110mil,2125mil) on Top Overlay And Pad RX23T-41(2060mil,1775mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1910mil,1325mil)(1910mil,2125mil) on Top Overlay And Pad RX23T-42(1960mil,1775mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2110mil,1325mil)(2110mil,2125mil) on Top Overlay And Pad RX23T-43(2060mil,1875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1910mil,1325mil)(1910mil,2125mil) on Top Overlay And Pad RX23T-44(1960mil,1875mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2110mil,1325mil)(2110mil,2125mil) on Top Overlay And Pad RX23T-45(2060mil,1975mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1910mil,1325mil)(1910mil,2125mil) on Top Overlay And Pad RX23T-46(1960mil,1975mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2110mil,1325mil)(2110mil,2125mil) on Top Overlay And Pad RX23T-47(2060mil,2075mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1910mil,2125mil)(2110mil,2125mil) on Top Overlay And Pad RX23T-47(2060mil,2075mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1910mil,1325mil)(1910mil,2125mil) on Top Overlay And Pad RX23T-48(1960mil,2075mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1910mil,2125mil)(2110mil,2125mil) on Top Overlay And Pad RX23T-48(1960mil,2075mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1810mil,2125mil)(1810mil,2325mil) on Top Overlay And Pad RX23T-49(1760mil,2275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2325mil)(1810mil,2325mil) on Top Overlay And Pad RX23T-49(1760mil,2275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1810mil,2125mil)(1810mil,2325mil) on Top Overlay And Pad RX23T-50(1760mil,2175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2125mil)(1810mil,2125mil) on Top Overlay And Pad RX23T-50(1760mil,2175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2325mil)(1810mil,2325mil) on Top Overlay And Pad RX23T-51(1660mil,2275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2125mil)(1810mil,2125mil) on Top Overlay And Pad RX23T-52(1660mil,2175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2325mil)(1810mil,2325mil) on Top Overlay And Pad RX23T-53(1560mil,2275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2125mil)(1810mil,2125mil) on Top Overlay And Pad RX23T-54(1560mil,2175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2325mil)(1810mil,2325mil) on Top Overlay And Pad RX23T-55(1460mil,2275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2125mil)(1810mil,2125mil) on Top Overlay And Pad RX23T-56(1460mil,2175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2325mil)(1810mil,2325mil) on Top Overlay And Pad RX23T-57(1360mil,2275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2125mil)(1810mil,2125mil) on Top Overlay And Pad RX23T-58(1360mil,2175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2325mil)(1810mil,2325mil) on Top Overlay And Pad RX23T-59(1260mil,2275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2125mil)(1810mil,2125mil) on Top Overlay And Pad RX23T-60(1260mil,2175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2325mil)(1810mil,2325mil) on Top Overlay And Pad RX23T-61(1160mil,2275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2125mil)(1810mil,2125mil) on Top Overlay And Pad RX23T-62(1160mil,2175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2125mil)(1010mil,2325mil) on Top Overlay And Pad RX23T-63(1060mil,2275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2325mil)(1810mil,2325mil) on Top Overlay And Pad RX23T-63(1060mil,2275mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2125mil)(1010mil,2325mil) on Top Overlay And Pad RX23T-64(1060mil,2175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1010mil,2125mil)(1810mil,2125mil) on Top Overlay And Pad RX23T-64(1060mil,2175mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "REMOTE_H" (2145mil,2660mil) on Top Overlay And Pad U1-2(2145mil,3015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :413

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-3(3543.307mil,393.701mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-2(393.701mil,3149.606mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-1(3543.307mil,3149.606mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-0(393.701mil,393.701mil) on Multi-Layer Actual Hole Size = 118.11mil
Rule Violations :4

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=20mil) (Max=20mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=20mil) (All),(All)
   Violation between Clearance Constraint: (18.425mil < 20mil) Between Pad C1-2(1770.788mil,3015mil) on Multi-Layer And Pad C1-1(1869.213mil,3015mil) on Multi-Layer 
Rule Violations :1

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net R4 Between Pad S15-2(3182.047mil,1548.583mil) on Multi-Layer And Pad S15-2(3437.953mil,1548.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R4 Between Pad S16-2(3582.047mil,1548.583mil) on Multi-Layer And Pad S16-2(3837.953mil,1548.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R4 Between Pad S13-2(2382.047mil,1548.583mil) on Multi-Layer And Pad S13-2(2637.953mil,1548.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R4 Between Pad S14-2(2782.047mil,1548.583mil) on Multi-Layer And Pad S14-2(3037.953mil,1548.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R3 Between Pad S11-2(3182.047mil,1873.583mil) on Multi-Layer And Pad S11-2(3437.953mil,1873.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R3 Between Pad S12-2(3582.047mil,1873.583mil) on Multi-Layer And Pad S12-2(3837.953mil,1873.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R3 Between Pad S9-2(2382.047mil,1873.583mil) on Multi-Layer And Pad S9-2(2637.953mil,1873.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R3 Between Pad S10-2(2782.047mil,1873.583mil) on Multi-Layer And Pad S10-2(3037.953mil,1873.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R2 Between Pad S7-2(3182.047mil,2198.583mil) on Multi-Layer And Pad S7-2(3437.953mil,2198.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R2 Between Pad S8-2(3582.047mil,2198.583mil) on Multi-Layer And Pad S8-2(3837.953mil,2198.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R2 Between Pad S5-2(2382.047mil,2198.583mil) on Multi-Layer And Pad S5-2(2637.953mil,2198.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R2 Between Pad S6-2(2782.047mil,2198.583mil) on Multi-Layer And Pad S6-2(3037.953mil,2198.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R1 Between Pad S3-2(3182.047mil,2523.583mil) on Multi-Layer And Pad S3-2(3437.953mil,2523.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R1 Between Pad S4-2(3582.047mil,2523.583mil) on Multi-Layer And Pad S4-2(3837.953mil,2523.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R1 Between Pad S1-2(2382.047mil,2523.583mil) on Multi-Layer And Pad S1-2(2637.953mil,2523.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net R1 Between Pad S2-2(2782.047mil,2523.583mil) on Multi-Layer And Pad S2-2(3037.953mil,2523.583mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad REMOTE_H-7(1495mil,2590mil) on Multi-Layer And Pad U1-1(2415mil,3105.551mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net C4 Between Pad S16-1(3582.047mil,1371.418mil) on Multi-Layer And Pad S16-1(3837.953mil,1371.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C4 Between Pad S8-1(3582.047mil,2021.418mil) on Multi-Layer And Pad S8-1(3837.953mil,2021.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C4 Between Pad S4-1(3582.047mil,2346.418mil) on Multi-Layer And Pad S4-1(3837.953mil,2346.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C4 Between Pad S12-1(3582.047mil,1696.418mil) on Multi-Layer And Pad S12-1(3837.953mil,1696.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C3 Between Pad S15-1(3182.047mil,1371.418mil) on Multi-Layer And Pad S15-1(3437.953mil,1371.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C3 Between Pad S7-1(3182.047mil,2021.418mil) on Multi-Layer And Pad S7-1(3437.953mil,2021.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C3 Between Pad S3-1(3182.047mil,2346.418mil) on Multi-Layer And Pad S3-1(3437.953mil,2346.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C3 Between Pad S11-1(3182.047mil,1696.418mil) on Multi-Layer And Pad S11-1(3437.953mil,1696.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C2 Between Pad S14-1(2782.047mil,1371.418mil) on Multi-Layer And Pad S14-1(3037.953mil,1371.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C2 Between Pad S6-1(2782.047mil,2021.418mil) on Multi-Layer And Pad S6-1(3037.953mil,2021.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C2 Between Pad S2-1(2782.047mil,2346.418mil) on Multi-Layer And Pad S2-1(3037.953mil,2346.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C2 Between Pad S10-1(2782.047mil,1696.418mil) on Multi-Layer And Pad S10-1(3037.953mil,1696.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C1 Between Pad S13-1(2382.047mil,1371.418mil) on Multi-Layer And Pad S13-1(2637.953mil,1371.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C1 Between Pad S9-1(2382.047mil,1696.418mil) on Multi-Layer And Pad S9-1(2637.953mil,1696.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C1 Between Pad S5-1(2382.047mil,2021.418mil) on Multi-Layer And Pad S5-1(2637.953mil,2021.417mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net C1 Between Pad S1-1(2382.047mil,2346.418mil) on Multi-Layer And Pad S1-1(2637.953mil,2346.417mil) on Multi-Layer 
Rule Violations :33

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 495
Time Elapsed        : 00:00:01