{
  "module_name": "pfc-r8a7779.c",
  "hash_id": "e512e6c5814d70ebd3c1d6d8ec48f3672d7388aba2aef3a2147bbb7f289203df",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a7779.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n\n#include \"sh_pfc.h\"\n\n#define CPU_ALL_GP(fn, sfx)\t\t\t\t\t\t\\\n\tPORT_GP_CFG_32(0, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(1, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(2, 0, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_1(2, 1, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 2, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 3, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 4, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 5, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 6, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 7, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 8, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 9, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 10, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 11, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 12, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 13, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 14, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 15, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 16, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 17, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 18, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 19, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 20, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 21, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 22, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 23, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 24, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 25, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 26, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 27, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 28, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(2, 29, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(2, 30, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(2, 31, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_25(3, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_1(3, 25, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(3, 26, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(3, 27, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 28, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(3, 29, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(3, 30, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(3, 31, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(4, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(5, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_9(6, fn, sfx, SH_PFC_PIN_CFG_PULL_UP)\n\n#define CPU_ALL_NOGP(fn)\t\t\t\t\t\t\\\n\tPIN_NOGP_CFG(ASEBRK_N_ACK, \"ASEBRK#/ACK\", fn, SH_PFC_PIN_CFG_PULL_UP), \\\n\tPIN_NOGP_CFG(D0, \"D0\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D1, \"D1\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D2, \"D2\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D3, \"D3\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D4, \"D4\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D5, \"D5\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D6, \"D6\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D7, \"D7\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D8, \"D8\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D9, \"D9\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D10, \"D10\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D11, \"D11\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D12, \"D12\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D13, \"D13\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D14, \"D14\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(D15, \"D15\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(PRESETOUT_N, \"PRESETOUT#\", fn, SH_PFC_PIN_CFG_PULL_UP), \\\n\tPIN_NOGP_CFG(TCK, \"TCK\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TDI, \"TDI\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TDO, \"TDO\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TMS, \"TMS\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TRST_N, \"TRST#\", fn, SH_PFC_PIN_CFG_PULL_UP)\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tGP_ALL(DATA),  \n\tPINMUX_DATA_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tGP_ALL(FN),  \n\n\t \n\tFN_AVS1, FN_AVS2, FN_IP0_7_6, FN_A17,\n\tFN_A18, FN_A19, FN_IP0_9_8, FN_IP0_11_10,\n\tFN_IP0_13_12, FN_IP0_15_14, FN_IP0_18_16, FN_IP0_22_19,\n\tFN_IP0_24_23, FN_IP0_25, FN_IP0_27_26, FN_IP1_1_0,\n\tFN_IP1_3_2, FN_IP1_6_4, FN_IP1_10_7, FN_IP1_14_11,\n\tFN_IP1_18_15, FN_IP0_5_3, FN_IP0_30_28, FN_IP2_18_16,\n\tFN_IP2_21_19, FN_IP2_30_28, FN_IP3_2_0, FN_IP3_11_9,\n\tFN_IP3_14_12, FN_IP3_22_21, FN_IP3_26_24, FN_IP3_31_29,\n\n\t \n\tFN_IP4_1_0, FN_IP4_4_2, FN_IP4_7_5, FN_IP4_10_8,\n\tFN_IP4_11, FN_IP4_12, FN_IP4_13, FN_IP4_14,\n\tFN_IP4_15, FN_IP4_16, FN_IP4_19_17, FN_IP4_22_20,\n\tFN_IP4_23, FN_IP4_24, FN_IP4_25, FN_IP4_26,\n\tFN_IP4_27, FN_IP4_28, FN_IP4_31_29, FN_IP5_2_0,\n\tFN_IP5_3, FN_IP5_4, FN_IP5_5, FN_IP5_6,\n\tFN_IP5_7, FN_IP5_8, FN_IP5_10_9, FN_IP5_12_11,\n\tFN_IP5_14_13, FN_IP5_16_15, FN_IP5_20_17, FN_IP5_23_21,\n\n\t \n\tFN_IP5_27_24, FN_IP8_20, FN_IP8_22_21, FN_IP8_24_23,\n\tFN_IP8_27_25, FN_IP8_30_28, FN_IP9_1_0, FN_IP9_3_2,\n\tFN_IP9_4, FN_IP9_5, FN_IP9_6, FN_IP9_7,\n\tFN_IP9_9_8, FN_IP9_11_10, FN_IP9_13_12, FN_IP9_15_14,\n\tFN_IP9_18_16, FN_IP9_21_19, FN_IP9_23_22, FN_IP9_25_24,\n\tFN_IP9_27_26, FN_IP9_29_28, FN_IP10_2_0, FN_IP10_5_3,\n\tFN_IP10_8_6, FN_IP10_11_9, FN_IP10_14_12, FN_IP10_17_15,\n\tFN_IP10_20_18, FN_IP10_23_21, FN_IP10_25_24, FN_IP10_28_26,\n\n\t \n\tFN_IP10_31_29, FN_IP11_2_0, FN_IP11_5_3, FN_IP11_8_6,\n\tFN_IP11_11_9, FN_IP11_14_12, FN_IP11_17_15, FN_IP11_20_18,\n\tFN_IP11_23_21, FN_IP11_26_24, FN_IP11_29_27, FN_IP12_2_0,\n\tFN_IP12_5_3, FN_IP12_8_6, FN_IP12_11_9, FN_IP12_14_12,\n\tFN_IP12_17_15, FN_IP7_16_15, FN_IP7_18_17, FN_IP7_28_27,\n\tFN_IP7_30_29, FN_IP7_20_19, FN_IP7_22_21, FN_IP7_24_23,\n\tFN_IP7_26_25, FN_IP1_20_19, FN_IP1_22_21, FN_IP1_24_23,\n\tFN_IP5_28, FN_IP5_30_29, FN_IP6_1_0, FN_IP6_3_2,\n\n\t \n\tFN_IP6_5_4, FN_IP6_7_6, FN_IP6_8, FN_IP6_11_9,\n\tFN_IP6_14_12, FN_IP6_17_15, FN_IP6_19_18, FN_IP6_22_20,\n\tFN_IP6_24_23, FN_IP6_26_25, FN_IP6_30_29, FN_IP7_1_0,\n\tFN_IP7_3_2, FN_IP7_6_4, FN_IP7_9_7, FN_IP7_12_10,\n\tFN_IP7_14_13, FN_IP2_7_4, FN_IP2_11_8, FN_IP2_15_12,\n\tFN_IP1_28_25, FN_IP2_3_0, FN_IP8_3_0, FN_IP8_7_4,\n\tFN_IP8_11_8, FN_IP8_15_12, FN_USB_PENC0, FN_USB_PENC1,\n\tFN_IP0_2_0, FN_IP8_17_16, FN_IP8_18, FN_IP8_19,\n\n\t \n\tFN_A1, FN_A2, FN_A3, FN_A4,\n\tFN_A5, FN_A6, FN_A7, FN_A8,\n\tFN_A9, FN_A10, FN_A11, FN_A12,\n\tFN_A13, FN_A14, FN_A15, FN_A16,\n\tFN_RD, FN_WE0, FN_WE1, FN_EX_WAIT0,\n\tFN_IP3_23, FN_IP3_27, FN_IP3_28, FN_IP2_22,\n\tFN_IP2_23, FN_IP2_24, FN_IP2_25, FN_IP2_26,\n\tFN_IP2_27, FN_IP3_3, FN_IP3_4, FN_IP3_5,\n\n\t \n\tFN_IP3_6, FN_IP3_7, FN_IP3_8, FN_IP3_15,\n\tFN_IP3_16, FN_IP3_17, FN_IP3_18, FN_IP3_19,\n\tFN_IP3_20,\n\n\t \n\tFN_RD_WR, FN_FWE, FN_ATAG0, FN_VI1_R7,\n\tFN_HRTS1, FN_RX4_C,\n\tFN_CS1_A26, FN_HSPI_TX2, FN_SDSELF_B,\n\tFN_CS0, FN_HSPI_CS2_B,\n\tFN_CLKOUT, FN_TX3C_IRDA_TX_C, FN_PWM0_B,\n\tFN_A25, FN_SD1_WP, FN_MMC0_D5, FN_FD5,\n\tFN_HSPI_RX2, FN_VI1_R3, FN_TX5_B, FN_SSI_SDATA7_B,\n\tFN_CTS0_B,\n\tFN_A24, FN_SD1_CD, FN_MMC0_D4, FN_FD4,\n\tFN_HSPI_CS2, FN_VI1_R2, FN_SSI_WS78_B,\n\tFN_A23, FN_FCLE, FN_HSPI_CLK2, FN_VI1_R1,\n\tFN_A22, FN_RX5_D, FN_HSPI_RX2_B, FN_VI1_R0,\n\tFN_A21, FN_SCK5_D, FN_HSPI_CLK2_B,\n\tFN_A20, FN_TX5_D, FN_HSPI_TX2_B,\n\tFN_A0, FN_SD1_DAT3, FN_MMC0_D3, FN_FD3,\n\tFN_BS, FN_SD1_DAT2, FN_MMC0_D2, FN_FD2,\n\tFN_ATADIR0, FN_SDSELF, FN_HCTS1, FN_TX4_C,\n\tFN_USB_PENC2, FN_SCK0, FN_PWM1, FN_PWMFSW0,\n\tFN_SCIF_CLK, FN_TCLK0_C,\n\n\t \n\tFN_EX_CS0, FN_RX3_C_IRDA_RX_C, FN_MMC0_D6,\n\tFN_FD6, FN_EX_CS1, FN_MMC0_D7, FN_FD7,\n\tFN_EX_CS2, FN_SD1_CLK, FN_MMC0_CLK, FN_FALE,\n\tFN_ATACS00, FN_EX_CS3, FN_SD1_CMD, FN_MMC0_CMD,\n\tFN_FRE, FN_ATACS10, FN_VI1_R4, FN_RX5_B,\n\tFN_HSCK1, FN_SSI_SDATA8_B, FN_RTS0_B_TANS_B, FN_SSI_SDATA9,\n\tFN_EX_CS4, FN_SD1_DAT0, FN_MMC0_D0, FN_FD0,\n\tFN_ATARD0, FN_VI1_R5, FN_SCK5_B, FN_HTX1,\n\tFN_TX2_E, FN_TX0_B, FN_SSI_SCK9, FN_EX_CS5,\n\tFN_SD1_DAT1, FN_MMC0_D1, FN_FD1, FN_ATAWR0,\n\tFN_VI1_R6, FN_HRX1, FN_RX2_E, FN_RX0_B,\n\tFN_SSI_WS9, FN_MLB_CLK, FN_PWM2, FN_SCK4,\n\tFN_MLB_SIG, FN_PWM3, FN_TX4, FN_MLB_DAT,\n\tFN_PWM4, FN_RX4, FN_HTX0, FN_TX1,\n\tFN_SDATA, FN_CTS0_C, FN_SUB_TCK, FN_CC5_STATE2,\n\tFN_CC5_STATE10, FN_CC5_STATE18, FN_CC5_STATE26, FN_CC5_STATE34,\n\n\t \n\tFN_HRX0, FN_RX1, FN_SCKZ, FN_RTS0_C_TANS_C,\n\tFN_SUB_TDI, FN_CC5_STATE3, FN_CC5_STATE11, FN_CC5_STATE19,\n\tFN_CC5_STATE27, FN_CC5_STATE35, FN_HSCK0, FN_SCK1,\n\tFN_MTS, FN_PWM5, FN_SCK0_C, FN_SSI_SDATA9_B,\n\tFN_SUB_TDO, FN_CC5_STATE0, FN_CC5_STATE8, FN_CC5_STATE16,\n\tFN_CC5_STATE24, FN_CC5_STATE32, FN_HCTS0, FN_CTS1,\n\tFN_STM, FN_PWM0_D, FN_RX0_C, FN_SCIF_CLK_C,\n\tFN_SUB_TRST, FN_TCLK1_B, FN_CC5_OSCOUT, FN_HRTS0,\n\tFN_RTS1_TANS, FN_MDATA, FN_TX0_C, FN_SUB_TMS,\n\tFN_CC5_STATE1, FN_CC5_STATE9, FN_CC5_STATE17, FN_CC5_STATE25,\n\tFN_CC5_STATE33, FN_DU0_DR0, FN_LCDOUT0, FN_DREQ0,\n\tFN_GPS_CLK_B, FN_AUDATA0, FN_TX5_C, FN_DU0_DR1,\n\tFN_LCDOUT1, FN_DACK0, FN_DRACK0, FN_GPS_SIGN_B,\n\tFN_AUDATA1, FN_RX5_C, FN_DU0_DR2, FN_LCDOUT2,\n\tFN_DU0_DR3, FN_LCDOUT3, FN_DU0_DR4, FN_LCDOUT4,\n\tFN_DU0_DR5, FN_LCDOUT5, FN_DU0_DR6, FN_LCDOUT6,\n\tFN_DU0_DR7, FN_LCDOUT7, FN_DU0_DG0, FN_LCDOUT8,\n\tFN_DREQ1, FN_SCL2, FN_AUDATA2,\n\n\t \n\tFN_DU0_DG1, FN_LCDOUT9, FN_DACK1, FN_SDA2,\n\tFN_AUDATA3, FN_DU0_DG2, FN_LCDOUT10, FN_DU0_DG3,\n\tFN_LCDOUT11, FN_DU0_DG4, FN_LCDOUT12, FN_DU0_DG5,\n\tFN_LCDOUT13, FN_DU0_DG6, FN_LCDOUT14, FN_DU0_DG7,\n\tFN_LCDOUT15, FN_DU0_DB0, FN_LCDOUT16, FN_EX_WAIT1,\n\tFN_SCL1, FN_TCLK1, FN_AUDATA4, FN_DU0_DB1,\n\tFN_LCDOUT17, FN_EX_WAIT2, FN_SDA1, FN_GPS_MAG_B,\n\tFN_AUDATA5, FN_SCK5_C, FN_DU0_DB2, FN_LCDOUT18,\n\tFN_DU0_DB3, FN_LCDOUT19, FN_DU0_DB4, FN_LCDOUT20,\n\tFN_DU0_DB5, FN_LCDOUT21, FN_DU0_DB6, FN_LCDOUT22,\n\tFN_DU0_DB7, FN_LCDOUT23, FN_DU0_DOTCLKIN, FN_QSTVA_QVS,\n\tFN_TX3_D_IRDA_TX_D, FN_SCL3_B, FN_DU0_DOTCLKOUT0, FN_QCLK,\n\tFN_DU0_DOTCLKOUT1, FN_QSTVB_QVE, FN_RX3_D_IRDA_RX_D, FN_SDA3_B,\n\tFN_SDA2_C, FN_DACK0_B, FN_DRACK0_B, FN_DU0_EXHSYNC_DU0_HSYNC,\n\tFN_QSTH_QHS, FN_DU0_EXVSYNC_DU0_VSYNC, FN_QSTB_QHE,\n\tFN_DU0_EXODDF_DU0_ODDF_DISP_CDE, FN_QCPV_QDE, FN_CAN1_TX,\n\tFN_TX2_C, FN_SCL2_C, FN_REMOCON,\n\n\t \n\tFN_DU0_DISP, FN_QPOLA, FN_CAN_CLK_C, FN_SCK2_C,\n\tFN_DU0_CDE, FN_QPOLB, FN_CAN1_RX, FN_RX2_C,\n\tFN_DREQ0_B, FN_SSI_SCK78_B, FN_SCK0_B, FN_DU1_DR0,\n\tFN_VI2_DATA0_VI2_B0, FN_PWM6, FN_SD3_CLK, FN_TX3_E_IRDA_TX_E,\n\tFN_AUDCK, FN_PWMFSW0_B, FN_DU1_DR1, FN_VI2_DATA1_VI2_B1,\n\tFN_PWM0, FN_SD3_CMD, FN_RX3_E_IRDA_RX_E, FN_AUDSYNC,\n\tFN_CTS0_D, FN_DU1_DR2, FN_VI2_G0, FN_DU1_DR3,\n\tFN_VI2_G1, FN_DU1_DR4, FN_VI2_G2, FN_DU1_DR5,\n\tFN_VI2_G3, FN_DU1_DR6, FN_VI2_G4, FN_DU1_DR7,\n\tFN_VI2_G5, FN_DU1_DG0, FN_VI2_DATA2_VI2_B2, FN_SCL1_B,\n\tFN_SD3_DAT2, FN_SCK3_E, FN_AUDATA6, FN_TX0_D,\n\tFN_DU1_DG1, FN_VI2_DATA3_VI2_B3, FN_SDA1_B, FN_SD3_DAT3,\n\tFN_SCK5, FN_AUDATA7, FN_RX0_D, FN_DU1_DG2,\n\tFN_VI2_G6, FN_DU1_DG3, FN_VI2_G7, FN_DU1_DG4,\n\tFN_VI2_R0, FN_DU1_DG5, FN_VI2_R1, FN_DU1_DG6,\n\tFN_VI2_R2, FN_DU1_DG7, FN_VI2_R3, FN_DU1_DB0,\n\tFN_VI2_DATA4_VI2_B4, FN_SCL2_B, FN_SD3_DAT0, FN_TX5,\n\tFN_SCK0_D,\n\n\t \n\tFN_DU1_DB1, FN_VI2_DATA5_VI2_B5, FN_SDA2_B, FN_SD3_DAT1,\n\tFN_RX5, FN_RTS0_D_TANS_D, FN_DU1_DB2, FN_VI2_R4,\n\tFN_DU1_DB3, FN_VI2_R5, FN_DU1_DB4, FN_VI2_R6,\n\tFN_DU1_DB5, FN_VI2_R7, FN_DU1_DB6, FN_SCL2_D,\n\tFN_DU1_DB7, FN_SDA2_D, FN_DU1_DOTCLKIN, FN_VI2_CLKENB,\n\tFN_HSPI_CS1, FN_SCL1_D, FN_DU1_DOTCLKOUT, FN_VI2_FIELD,\n\tFN_SDA1_D, FN_DU1_EXHSYNC_DU1_HSYNC, FN_VI2_HSYNC,\n\tFN_VI3_HSYNC, FN_DU1_EXVSYNC_DU1_VSYNC, FN_VI2_VSYNC, FN_VI3_VSYNC,\n\tFN_DU1_EXODDF_DU1_ODDF_DISP_CDE, FN_VI2_CLK, FN_TX3_B_IRDA_TX_B,\n\tFN_SD3_CD, FN_HSPI_TX1, FN_VI1_CLKENB, FN_VI3_CLKENB,\n\tFN_AUDIO_CLKC, FN_TX2_D, FN_SPEEDIN, FN_GPS_SIGN_D,\n\tFN_DU1_DISP, FN_VI2_DATA6_VI2_B6, FN_TCLK0, FN_QSTVA_B_QVS_B,\n\tFN_HSPI_CLK1, FN_SCK2_D, FN_AUDIO_CLKOUT_B, FN_GPS_MAG_D,\n\tFN_DU1_CDE, FN_VI2_DATA7_VI2_B7, FN_RX3_B_IRDA_RX_B,\n\tFN_SD3_WP, FN_HSPI_RX1, FN_VI1_FIELD, FN_VI3_FIELD,\n\tFN_AUDIO_CLKOUT, FN_RX2_D, FN_GPS_CLK_C, FN_GPS_CLK_D,\n\tFN_AUDIO_CLKA, FN_CAN_TXCLK, FN_AUDIO_CLKB, FN_USB_OVC2,\n\tFN_CAN_DEBUGOUT0, FN_MOUT0,\n\n\t \n\tFN_SSI_SCK0129, FN_CAN_DEBUGOUT1, FN_MOUT1, FN_SSI_WS0129,\n\tFN_CAN_DEBUGOUT2, FN_MOUT2, FN_SSI_SDATA0, FN_CAN_DEBUGOUT3,\n\tFN_MOUT5, FN_SSI_SDATA1, FN_CAN_DEBUGOUT4, FN_MOUT6,\n\tFN_SSI_SDATA2, FN_CAN_DEBUGOUT5, FN_SSI_SCK34, FN_CAN_DEBUGOUT6,\n\tFN_CAN0_TX_B, FN_IERX, FN_SSI_SCK9_C, FN_SSI_WS34,\n\tFN_CAN_DEBUGOUT7, FN_CAN0_RX_B, FN_IETX, FN_SSI_WS9_C,\n\tFN_SSI_SDATA3, FN_PWM0_C, FN_CAN_DEBUGOUT8, FN_CAN_CLK_B,\n\tFN_IECLK, FN_SCIF_CLK_B, FN_TCLK0_B, FN_SSI_SDATA4,\n\tFN_CAN_DEBUGOUT9, FN_SSI_SDATA9_C, FN_SSI_SCK5, FN_ADICLK,\n\tFN_CAN_DEBUGOUT10, FN_SCK3, FN_TCLK0_D, FN_SSI_WS5,\n\tFN_ADICS_SAMP, FN_CAN_DEBUGOUT11, FN_TX3_IRDA_TX, FN_SSI_SDATA5,\n\tFN_ADIDATA, FN_CAN_DEBUGOUT12, FN_RX3_IRDA_RX, FN_SSI_SCK6,\n\tFN_ADICHS0, FN_CAN0_TX, FN_IERX_B,\n\n\t \n\tFN_SSI_WS6, FN_ADICHS1, FN_CAN0_RX, FN_IETX_B,\n\tFN_SSI_SDATA6, FN_ADICHS2, FN_CAN_CLK, FN_IECLK_B,\n\tFN_SSI_SCK78, FN_CAN_DEBUGOUT13, FN_IRQ0_B, FN_SSI_SCK9_B,\n\tFN_HSPI_CLK1_C, FN_SSI_WS78, FN_CAN_DEBUGOUT14, FN_IRQ1_B,\n\tFN_SSI_WS9_B, FN_HSPI_CS1_C, FN_SSI_SDATA7, FN_CAN_DEBUGOUT15,\n\tFN_IRQ2_B, FN_TCLK1_C, FN_HSPI_TX1_C, FN_SSI_SDATA8,\n\tFN_VSP, FN_IRQ3_B, FN_HSPI_RX1_C, FN_SD0_CLK,\n\tFN_ATACS01, FN_SCK1_B, FN_SD0_CMD, FN_ATACS11,\n\tFN_TX1_B, FN_CC5_TDO, FN_SD0_DAT0, FN_ATADIR1,\n\tFN_RX1_B, FN_CC5_TRST, FN_SD0_DAT1, FN_ATAG1,\n\tFN_SCK2_B, FN_CC5_TMS, FN_SD0_DAT2, FN_ATARD1,\n\tFN_TX2_B, FN_CC5_TCK, FN_SD0_DAT3, FN_ATAWR1,\n\tFN_RX2_B, FN_CC5_TDI, FN_SD0_CD, FN_DREQ2,\n\tFN_RTS1_B_TANS_B, FN_SD0_WP, FN_DACK2, FN_CTS1_B,\n\n\t \n\tFN_HSPI_CLK0, FN_CTS0, FN_USB_OVC0, FN_AD_CLK,\n\tFN_CC5_STATE4, FN_CC5_STATE12, FN_CC5_STATE20, FN_CC5_STATE28,\n\tFN_CC5_STATE36, FN_HSPI_CS0, FN_RTS0_TANS, FN_USB_OVC1,\n\tFN_AD_DI, FN_CC5_STATE5, FN_CC5_STATE13, FN_CC5_STATE21,\n\tFN_CC5_STATE29, FN_CC5_STATE37, FN_HSPI_TX0, FN_TX0,\n\tFN_CAN_DEBUG_HW_TRIGGER, FN_AD_DO, FN_CC5_STATE6, FN_CC5_STATE14,\n\tFN_CC5_STATE22, FN_CC5_STATE30, FN_CC5_STATE38, FN_HSPI_RX0,\n\tFN_RX0, FN_CAN_STEP0, FN_AD_NCS, FN_CC5_STATE7,\n\tFN_CC5_STATE15, FN_CC5_STATE23, FN_CC5_STATE31, FN_CC5_STATE39,\n\tFN_FMCLK, FN_RDS_CLK, FN_PCMOE, FN_BPFCLK,\n\tFN_PCMWE, FN_FMIN, FN_RDS_DATA, FN_VI0_CLK,\n\tFN_MMC1_CLK, FN_VI0_CLKENB, FN_TX1_C, FN_HTX1_B,\n\tFN_MT1_SYNC, FN_VI0_FIELD, FN_RX1_C, FN_HRX1_B,\n\tFN_VI0_HSYNC, FN_VI0_DATA0_B_VI0_B0_B, FN_CTS1_C, FN_TX4_D,\n\tFN_MMC1_CMD, FN_HSCK1_B, FN_VI0_VSYNC, FN_VI0_DATA1_B_VI0_B1_B,\n\tFN_RTS1_C_TANS_C, FN_RX4_D, FN_PWMFSW0_C,\n\n\t \n\tFN_VI0_DATA0_VI0_B0, FN_HRTS1_B, FN_MT1_VCXO, FN_VI0_DATA1_VI0_B1,\n\tFN_HCTS1_B, FN_MT1_PWM, FN_VI0_DATA2_VI0_B2, FN_MMC1_D0,\n\tFN_VI0_DATA3_VI0_B3, FN_MMC1_D1, FN_VI0_DATA4_VI0_B4, FN_MMC1_D2,\n\tFN_VI0_DATA5_VI0_B5, FN_MMC1_D3, FN_VI0_DATA6_VI0_B6, FN_MMC1_D4,\n\tFN_ARM_TRACEDATA_0, FN_VI0_DATA7_VI0_B7, FN_MMC1_D5,\n\tFN_ARM_TRACEDATA_1, FN_VI0_G0, FN_SSI_SCK78_C, FN_IRQ0,\n\tFN_ARM_TRACEDATA_2, FN_VI0_G1, FN_SSI_WS78_C, FN_IRQ1,\n\tFN_ARM_TRACEDATA_3, FN_VI0_G2, FN_ETH_TXD1, FN_MMC1_D6,\n\tFN_ARM_TRACEDATA_4, FN_TS_SPSYNC0, FN_VI0_G3, FN_ETH_CRS_DV,\n\tFN_MMC1_D7, FN_ARM_TRACEDATA_5, FN_TS_SDAT0, FN_VI0_G4,\n\tFN_ETH_TX_EN, FN_SD2_DAT0_B, FN_ARM_TRACEDATA_6, FN_VI0_G5,\n\tFN_ETH_RX_ER, FN_SD2_DAT1_B, FN_ARM_TRACEDATA_7, FN_VI0_G6,\n\tFN_ETH_RXD0, FN_SD2_DAT2_B, FN_ARM_TRACEDATA_8, FN_VI0_G7,\n\tFN_ETH_RXD1, FN_SD2_DAT3_B, FN_ARM_TRACEDATA_9,\n\n\t \n\tFN_VI0_R0, FN_SSI_SDATA7_C, FN_SCK1_C, FN_DREQ1_B,\n\tFN_ARM_TRACEDATA_10, FN_DREQ0_C, FN_VI0_R1, FN_SSI_SDATA8_C,\n\tFN_DACK1_B, FN_ARM_TRACEDATA_11, FN_DACK0_C, FN_DRACK0_C,\n\tFN_VI0_R2, FN_ETH_LINK, FN_SD2_CLK_B, FN_IRQ2,\n\tFN_ARM_TRACEDATA_12, FN_VI0_R3, FN_ETH_MAGIC, FN_SD2_CMD_B,\n\tFN_IRQ3, FN_ARM_TRACEDATA_13, FN_VI0_R4, FN_ETH_REFCLK,\n\tFN_SD2_CD_B, FN_HSPI_CLK1_B, FN_ARM_TRACEDATA_14, FN_MT1_CLK,\n\tFN_TS_SCK0, FN_VI0_R5, FN_ETH_TXD0, FN_SD2_WP_B, FN_HSPI_CS1_B,\n\tFN_ARM_TRACEDATA_15, FN_MT1_D, FN_TS_SDEN0, FN_VI0_R6,\n\tFN_ETH_MDC, FN_DREQ2_C, FN_HSPI_TX1_B, FN_TRACECLK,\n\tFN_MT1_BEN, FN_PWMFSW0_D, FN_VI0_R7, FN_ETH_MDIO,\n\tFN_DACK2_C, FN_HSPI_RX1_B, FN_SCIF_CLK_D, FN_TRACECTL,\n\tFN_MT1_PEN, FN_VI1_CLK, FN_SIM_D, FN_SDA3,\n\tFN_VI1_HSYNC, FN_VI3_CLK, FN_SSI_SCK4, FN_GPS_SIGN_C,\n\tFN_PWMFSW0_E, FN_VI1_VSYNC, FN_AUDIO_CLKOUT_C, FN_SSI_WS4,\n\tFN_SIM_CLK, FN_GPS_MAG_C, FN_SPV_TRST, FN_SCL3,\n\n\t \n\tFN_VI1_DATA0_VI1_B0, FN_SD2_DAT0, FN_SIM_RST, FN_SPV_TCK,\n\tFN_ADICLK_B, FN_VI1_DATA1_VI1_B1, FN_SD2_DAT1, FN_MT0_CLK,\n\tFN_SPV_TMS, FN_ADICS_B_SAMP_B, FN_VI1_DATA2_VI1_B2, FN_SD2_DAT2,\n\tFN_MT0_D, FN_SPVTDI, FN_ADIDATA_B, FN_VI1_DATA3_VI1_B3,\n\tFN_SD2_DAT3, FN_MT0_BEN, FN_SPV_TDO, FN_ADICHS0_B,\n\tFN_VI1_DATA4_VI1_B4, FN_SD2_CLK, FN_MT0_PEN, FN_SPA_TRST,\n\tFN_HSPI_CLK1_D, FN_ADICHS1_B, FN_VI1_DATA5_VI1_B5, FN_SD2_CMD,\n\tFN_MT0_SYNC, FN_SPA_TCK, FN_HSPI_CS1_D, FN_ADICHS2_B,\n\tFN_VI1_DATA6_VI1_B6, FN_SD2_CD, FN_MT0_VCXO, FN_SPA_TMS,\n\tFN_HSPI_TX1_D, FN_VI1_DATA7_VI1_B7, FN_SD2_WP, FN_MT0_PWM,\n\tFN_SPA_TDI, FN_HSPI_RX1_D, FN_VI1_G0, FN_VI3_DATA0,\n\tFN_TS_SCK1, FN_DREQ2_B, FN_TX2,\n\tFN_SPA_TDO, FN_HCTS0_B, FN_VI1_G1, FN_VI3_DATA1,\n\tFN_SSI_SCK1, FN_TS_SDEN1, FN_DACK2_B, FN_RX2, FN_HRTS0_B,\n\n\t \n\tFN_VI1_G2, FN_VI3_DATA2, FN_SSI_WS1, FN_TS_SPSYNC1,\n\tFN_SCK2, FN_HSCK0_B, FN_VI1_G3, FN_VI3_DATA3,\n\tFN_SSI_SCK2, FN_TS_SDAT1, FN_SCL1_C, FN_HTX0_B,\n\tFN_VI1_G4, FN_VI3_DATA4, FN_SSI_WS2, FN_SDA1_C,\n\tFN_SIM_RST_B, FN_HRX0_B, FN_VI1_G5, FN_VI3_DATA5,\n\tFN_GPS_CLK, FN_FSE, FN_TX4_B, FN_SIM_D_B,\n\tFN_VI1_G6, FN_VI3_DATA6, FN_GPS_SIGN, FN_FRB,\n\tFN_RX4_B, FN_SIM_CLK_B, FN_VI1_G7, FN_VI3_DATA7,\n\tFN_GPS_MAG, FN_FCE, FN_SCK4_B,\n\n\tFN_SEL_SCIF5_0, FN_SEL_SCIF5_1, FN_SEL_SCIF5_2, FN_SEL_SCIF5_3,\n\tFN_SEL_SCIF4_0, FN_SEL_SCIF4_1, FN_SEL_SCIF4_2, FN_SEL_SCIF4_3,\n\tFN_SEL_SCIF3_0, FN_SEL_SCIF3_1, FN_SEL_SCIF3_2,\n\tFN_SEL_SCIF3_3, FN_SEL_SCIF3_4,\n\tFN_SEL_SCIF2_0, FN_SEL_SCIF2_1, FN_SEL_SCIF2_2,\n\tFN_SEL_SCIF2_3, FN_SEL_SCIF2_4,\n\tFN_SEL_SCIF1_0, FN_SEL_SCIF1_1, FN_SEL_SCIF1_2,\n\tFN_SEL_SCIF0_0, FN_SEL_SCIF0_1, FN_SEL_SCIF0_2, FN_SEL_SCIF0_3,\n\tFN_SEL_SSI9_0, FN_SEL_SSI9_1, FN_SEL_SSI9_2,\n\tFN_SEL_SSI8_0, FN_SEL_SSI8_1, FN_SEL_SSI8_2,\n\tFN_SEL_SSI7_0, FN_SEL_SSI7_1, FN_SEL_SSI7_2,\n\tFN_SEL_VI0_0, FN_SEL_VI0_1,\n\tFN_SEL_SD2_0, FN_SEL_SD2_1,\n\tFN_SEL_INT3_0, FN_SEL_INT3_1,\n\tFN_SEL_INT2_0, FN_SEL_INT2_1,\n\tFN_SEL_INT1_0, FN_SEL_INT1_1,\n\tFN_SEL_INT0_0, FN_SEL_INT0_1,\n\tFN_SEL_IE_0, FN_SEL_IE_1,\n\tFN_SEL_EXBUS2_0, FN_SEL_EXBUS2_1, FN_SEL_EXBUS2_2,\n\tFN_SEL_EXBUS1_0, FN_SEL_EXBUS1_1,\n\tFN_SEL_EXBUS0_0, FN_SEL_EXBUS0_1, FN_SEL_EXBUS0_2,\n\n\tFN_SEL_TMU1_0, FN_SEL_TMU1_1, FN_SEL_TMU1_2,\n\tFN_SEL_TMU0_0, FN_SEL_TMU0_1, FN_SEL_TMU0_2, FN_SEL_TMU0_3,\n\tFN_SEL_SCIF_0, FN_SEL_SCIF_1, FN_SEL_SCIF_2, FN_SEL_SCIF_3,\n\tFN_SEL_CANCLK_0, FN_SEL_CANCLK_1, FN_SEL_CANCLK_2,\n\tFN_SEL_CAN0_0, FN_SEL_CAN0_1,\n\tFN_SEL_HSCIF1_0, FN_SEL_HSCIF1_1,\n\tFN_SEL_HSCIF0_0, FN_SEL_HSCIF0_1,\n\tFN_SEL_PWMFSW_0, FN_SEL_PWMFSW_1, FN_SEL_PWMFSW_2,\n\tFN_SEL_PWMFSW_3, FN_SEL_PWMFSW_4,\n\tFN_SEL_ADI_0, FN_SEL_ADI_1,\n\tFN_SEL_GPS_0, FN_SEL_GPS_1, FN_SEL_GPS_2, FN_SEL_GPS_3,\n\tFN_SEL_SIM_0, FN_SEL_SIM_1,\n\tFN_SEL_HSPI2_0, FN_SEL_HSPI2_1,\n\tFN_SEL_HSPI1_0, FN_SEL_HSPI1_1, FN_SEL_HSPI1_2, FN_SEL_HSPI1_3,\n\tFN_SEL_I2C3_0, FN_SEL_I2C3_1,\n\tFN_SEL_I2C2_0, FN_SEL_I2C2_1, FN_SEL_I2C2_2, FN_SEL_I2C2_3,\n\tFN_SEL_I2C1_0, FN_SEL_I2C1_1, FN_SEL_I2C1_2, FN_SEL_I2C1_3,\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\tAVS1_MARK, AVS2_MARK, A17_MARK, A18_MARK,\n\tA19_MARK,\n\n\tRD_WR_MARK, FWE_MARK, ATAG0_MARK, VI1_R7_MARK,\n\tHRTS1_MARK, RX4_C_MARK,\n\tCS1_A26_MARK, HSPI_TX2_MARK, SDSELF_B_MARK,\n\tCS0_MARK, HSPI_CS2_B_MARK,\n\tCLKOUT_MARK, TX3C_IRDA_TX_C_MARK, PWM0_B_MARK,\n\tA25_MARK, SD1_WP_MARK, MMC0_D5_MARK, FD5_MARK,\n\tHSPI_RX2_MARK, VI1_R3_MARK, TX5_B_MARK, SSI_SDATA7_B_MARK, CTS0_B_MARK,\n\tA24_MARK, SD1_CD_MARK, MMC0_D4_MARK, FD4_MARK,\n\tHSPI_CS2_MARK, VI1_R2_MARK, SSI_WS78_B_MARK,\n\tA23_MARK, FCLE_MARK, HSPI_CLK2_MARK, VI1_R1_MARK,\n\tA22_MARK, RX5_D_MARK, HSPI_RX2_B_MARK, VI1_R0_MARK,\n\tA21_MARK, SCK5_D_MARK, HSPI_CLK2_B_MARK,\n\tA20_MARK, TX5_D_MARK, HSPI_TX2_B_MARK,\n\tA0_MARK, SD1_DAT3_MARK, MMC0_D3_MARK, FD3_MARK,\n\tBS_MARK, SD1_DAT2_MARK, MMC0_D2_MARK, FD2_MARK,\n\tATADIR0_MARK, SDSELF_MARK, HCTS1_MARK, TX4_C_MARK,\n\tUSB_PENC0_MARK, USB_PENC1_MARK, USB_PENC2_MARK,\n\tSCK0_MARK, PWM1_MARK, PWMFSW0_MARK,\n\tSCIF_CLK_MARK, TCLK0_C_MARK,\n\n\tEX_CS0_MARK, RX3_C_IRDA_RX_C_MARK, MMC0_D6_MARK,\n\tFD6_MARK, EX_CS1_MARK, MMC0_D7_MARK, FD7_MARK,\n\tEX_CS2_MARK, SD1_CLK_MARK, MMC0_CLK_MARK, FALE_MARK,\n\tATACS00_MARK, EX_CS3_MARK, SD1_CMD_MARK, MMC0_CMD_MARK,\n\tFRE_MARK, ATACS10_MARK, VI1_R4_MARK, RX5_B_MARK,\n\tHSCK1_MARK, SSI_SDATA8_B_MARK, RTS0_B_TANS_B_MARK, SSI_SDATA9_MARK,\n\tEX_CS4_MARK, SD1_DAT0_MARK, MMC0_D0_MARK, FD0_MARK,\n\tATARD0_MARK, VI1_R5_MARK, SCK5_B_MARK, HTX1_MARK,\n\tTX2_E_MARK, TX0_B_MARK, SSI_SCK9_MARK, EX_CS5_MARK,\n\tSD1_DAT1_MARK, MMC0_D1_MARK, FD1_MARK, ATAWR0_MARK,\n\tVI1_R6_MARK, HRX1_MARK, RX2_E_MARK, RX0_B_MARK,\n\tSSI_WS9_MARK, MLB_CLK_MARK, PWM2_MARK, SCK4_MARK,\n\tMLB_SIG_MARK, PWM3_MARK, TX4_MARK, MLB_DAT_MARK,\n\tPWM4_MARK, RX4_MARK, HTX0_MARK, TX1_MARK,\n\tSDATA_MARK, CTS0_C_MARK, SUB_TCK_MARK, CC5_STATE2_MARK,\n\tCC5_STATE10_MARK, CC5_STATE18_MARK, CC5_STATE26_MARK, CC5_STATE34_MARK,\n\n\tHRX0_MARK, RX1_MARK, SCKZ_MARK, RTS0_C_TANS_C_MARK,\n\tSUB_TDI_MARK, CC5_STATE3_MARK, CC5_STATE11_MARK, CC5_STATE19_MARK,\n\tCC5_STATE27_MARK, CC5_STATE35_MARK, HSCK0_MARK, SCK1_MARK,\n\tMTS_MARK, PWM5_MARK, SCK0_C_MARK, SSI_SDATA9_B_MARK,\n\tSUB_TDO_MARK, CC5_STATE0_MARK, CC5_STATE8_MARK, CC5_STATE16_MARK,\n\tCC5_STATE24_MARK, CC5_STATE32_MARK, HCTS0_MARK, CTS1_MARK,\n\tSTM_MARK, PWM0_D_MARK, RX0_C_MARK, SCIF_CLK_C_MARK,\n\tSUB_TRST_MARK, TCLK1_B_MARK, CC5_OSCOUT_MARK, HRTS0_MARK,\n\tRTS1_TANS_MARK, MDATA_MARK, TX0_C_MARK, SUB_TMS_MARK,\n\tCC5_STATE1_MARK, CC5_STATE9_MARK, CC5_STATE17_MARK, CC5_STATE25_MARK,\n\tCC5_STATE33_MARK, DU0_DR0_MARK, LCDOUT0_MARK, DREQ0_MARK,\n\tGPS_CLK_B_MARK, AUDATA0_MARK, TX5_C_MARK, DU0_DR1_MARK,\n\tLCDOUT1_MARK, DACK0_MARK, DRACK0_MARK, GPS_SIGN_B_MARK,\n\tAUDATA1_MARK, RX5_C_MARK, DU0_DR2_MARK, LCDOUT2_MARK,\n\tDU0_DR3_MARK, LCDOUT3_MARK, DU0_DR4_MARK, LCDOUT4_MARK,\n\tDU0_DR5_MARK, LCDOUT5_MARK, DU0_DR6_MARK, LCDOUT6_MARK,\n\tDU0_DR7_MARK, LCDOUT7_MARK, DU0_DG0_MARK, LCDOUT8_MARK,\n\tDREQ1_MARK, SCL2_MARK, AUDATA2_MARK,\n\n\tDU0_DG1_MARK, LCDOUT9_MARK, DACK1_MARK, SDA2_MARK,\n\tAUDATA3_MARK, DU0_DG2_MARK, LCDOUT10_MARK, DU0_DG3_MARK,\n\tLCDOUT11_MARK, DU0_DG4_MARK, LCDOUT12_MARK, DU0_DG5_MARK,\n\tLCDOUT13_MARK, DU0_DG6_MARK, LCDOUT14_MARK, DU0_DG7_MARK,\n\tLCDOUT15_MARK, DU0_DB0_MARK, LCDOUT16_MARK, EX_WAIT1_MARK,\n\tSCL1_MARK, TCLK1_MARK, AUDATA4_MARK, DU0_DB1_MARK,\n\tLCDOUT17_MARK, EX_WAIT2_MARK, SDA1_MARK, GPS_MAG_B_MARK,\n\tAUDATA5_MARK, SCK5_C_MARK, DU0_DB2_MARK, LCDOUT18_MARK,\n\tDU0_DB3_MARK, LCDOUT19_MARK, DU0_DB4_MARK, LCDOUT20_MARK,\n\tDU0_DB5_MARK, LCDOUT21_MARK, DU0_DB6_MARK, LCDOUT22_MARK,\n\tDU0_DB7_MARK, LCDOUT23_MARK, DU0_DOTCLKIN_MARK, QSTVA_QVS_MARK,\n\tTX3_D_IRDA_TX_D_MARK, SCL3_B_MARK, DU0_DOTCLKOUT0_MARK, QCLK_MARK,\n\tDU0_DOTCLKOUT1_MARK, QSTVB_QVE_MARK, RX3_D_IRDA_RX_D_MARK, SDA3_B_MARK,\n\tSDA2_C_MARK, DACK0_B_MARK, DRACK0_B_MARK, DU0_EXHSYNC_DU0_HSYNC_MARK,\n\tQSTH_QHS_MARK, DU0_EXVSYNC_DU0_VSYNC_MARK, QSTB_QHE_MARK,\n\tDU0_EXODDF_DU0_ODDF_DISP_CDE_MARK, QCPV_QDE_MARK, CAN1_TX_MARK,\n\tTX2_C_MARK, SCL2_C_MARK, REMOCON_MARK,\n\n\tDU0_DISP_MARK, QPOLA_MARK, CAN_CLK_C_MARK, SCK2_C_MARK,\n\tDU0_CDE_MARK, QPOLB_MARK, CAN1_RX_MARK, RX2_C_MARK,\n\tDREQ0_B_MARK, SSI_SCK78_B_MARK, SCK0_B_MARK, DU1_DR0_MARK,\n\tVI2_DATA0_VI2_B0_MARK, PWM6_MARK, SD3_CLK_MARK, TX3_E_IRDA_TX_E_MARK,\n\tAUDCK_MARK, PWMFSW0_B_MARK, DU1_DR1_MARK, VI2_DATA1_VI2_B1_MARK,\n\tPWM0_MARK, SD3_CMD_MARK, RX3_E_IRDA_RX_E_MARK, AUDSYNC_MARK,\n\tCTS0_D_MARK, DU1_DR2_MARK, VI2_G0_MARK, DU1_DR3_MARK,\n\tVI2_G1_MARK, DU1_DR4_MARK, VI2_G2_MARK, DU1_DR5_MARK,\n\tVI2_G3_MARK, DU1_DR6_MARK, VI2_G4_MARK, DU1_DR7_MARK,\n\tVI2_G5_MARK, DU1_DG0_MARK, VI2_DATA2_VI2_B2_MARK, SCL1_B_MARK,\n\tSD3_DAT2_MARK, SCK3_E_MARK, AUDATA6_MARK, TX0_D_MARK,\n\tDU1_DG1_MARK, VI2_DATA3_VI2_B3_MARK, SDA1_B_MARK, SD3_DAT3_MARK,\n\tSCK5_MARK, AUDATA7_MARK, RX0_D_MARK, DU1_DG2_MARK,\n\tVI2_G6_MARK, DU1_DG3_MARK, VI2_G7_MARK, DU1_DG4_MARK,\n\tVI2_R0_MARK, DU1_DG5_MARK, VI2_R1_MARK, DU1_DG6_MARK,\n\tVI2_R2_MARK, DU1_DG7_MARK, VI2_R3_MARK, DU1_DB0_MARK,\n\tVI2_DATA4_VI2_B4_MARK, SCL2_B_MARK, SD3_DAT0_MARK, TX5_MARK,\n\tSCK0_D_MARK,\n\n\tDU1_DB1_MARK, VI2_DATA5_VI2_B5_MARK, SDA2_B_MARK, SD3_DAT1_MARK,\n\tRX5_MARK, RTS0_D_TANS_D_MARK, DU1_DB2_MARK, VI2_R4_MARK,\n\tDU1_DB3_MARK, VI2_R5_MARK, DU1_DB4_MARK, VI2_R6_MARK,\n\tDU1_DB5_MARK, VI2_R7_MARK, DU1_DB6_MARK, SCL2_D_MARK,\n\tDU1_DB7_MARK, SDA2_D_MARK, DU1_DOTCLKIN_MARK, VI2_CLKENB_MARK,\n\tHSPI_CS1_MARK, SCL1_D_MARK, DU1_DOTCLKOUT_MARK, VI2_FIELD_MARK,\n\tSDA1_D_MARK, DU1_EXHSYNC_DU1_HSYNC_MARK, VI2_HSYNC_MARK,\n\tVI3_HSYNC_MARK, DU1_EXVSYNC_DU1_VSYNC_MARK, VI2_VSYNC_MARK,\n\tVI3_VSYNC_MARK, DU1_EXODDF_DU1_ODDF_DISP_CDE_MARK, VI2_CLK_MARK,\n\tTX3_B_IRDA_TX_B_MARK, SD3_CD_MARK, HSPI_TX1_MARK, VI1_CLKENB_MARK,\n\tVI3_CLKENB_MARK, AUDIO_CLKC_MARK, TX2_D_MARK, SPEEDIN_MARK,\n\tGPS_SIGN_D_MARK, DU1_DISP_MARK, VI2_DATA6_VI2_B6_MARK, TCLK0_MARK,\n\tQSTVA_B_QVS_B_MARK, HSPI_CLK1_MARK, SCK2_D_MARK, AUDIO_CLKOUT_B_MARK,\n\tGPS_MAG_D_MARK, DU1_CDE_MARK, VI2_DATA7_VI2_B7_MARK,\n\tRX3_B_IRDA_RX_B_MARK, SD3_WP_MARK, HSPI_RX1_MARK, VI1_FIELD_MARK,\n\tVI3_FIELD_MARK, AUDIO_CLKOUT_MARK, RX2_D_MARK, GPS_CLK_C_MARK,\n\tGPS_CLK_D_MARK, AUDIO_CLKA_MARK, CAN_TXCLK_MARK, AUDIO_CLKB_MARK,\n\tUSB_OVC2_MARK, CAN_DEBUGOUT0_MARK, MOUT0_MARK,\n\n\tSSI_SCK0129_MARK, CAN_DEBUGOUT1_MARK, MOUT1_MARK, SSI_WS0129_MARK,\n\tCAN_DEBUGOUT2_MARK, MOUT2_MARK, SSI_SDATA0_MARK, CAN_DEBUGOUT3_MARK,\n\tMOUT5_MARK, SSI_SDATA1_MARK, CAN_DEBUGOUT4_MARK, MOUT6_MARK,\n\tSSI_SDATA2_MARK, CAN_DEBUGOUT5_MARK, SSI_SCK34_MARK,\n\tCAN_DEBUGOUT6_MARK, CAN0_TX_B_MARK, IERX_MARK, SSI_SCK9_C_MARK,\n\tSSI_WS34_MARK, CAN_DEBUGOUT7_MARK, CAN0_RX_B_MARK, IETX_MARK,\n\tSSI_WS9_C_MARK,\tSSI_SDATA3_MARK, PWM0_C_MARK, CAN_DEBUGOUT8_MARK,\n\tCAN_CLK_B_MARK,\tIECLK_MARK, SCIF_CLK_B_MARK, TCLK0_B_MARK,\n\tSSI_SDATA4_MARK, CAN_DEBUGOUT9_MARK, SSI_SDATA9_C_MARK, SSI_SCK5_MARK,\n\tADICLK_MARK, CAN_DEBUGOUT10_MARK, SCK3_MARK, TCLK0_D_MARK,\n\tSSI_WS5_MARK, ADICS_SAMP_MARK, CAN_DEBUGOUT11_MARK, TX3_IRDA_TX_MARK,\n\tSSI_SDATA5_MARK, ADIDATA_MARK, CAN_DEBUGOUT12_MARK, RX3_IRDA_RX_MARK,\n\tSSI_SCK6_MARK, ADICHS0_MARK, CAN0_TX_MARK, IERX_B_MARK,\n\n\tSSI_WS6_MARK, ADICHS1_MARK, CAN0_RX_MARK, IETX_B_MARK,\n\tSSI_SDATA6_MARK, ADICHS2_MARK, CAN_CLK_MARK, IECLK_B_MARK,\n\tSSI_SCK78_MARK, CAN_DEBUGOUT13_MARK, IRQ0_B_MARK, SSI_SCK9_B_MARK,\n\tHSPI_CLK1_C_MARK, SSI_WS78_MARK, CAN_DEBUGOUT14_MARK, IRQ1_B_MARK,\n\tSSI_WS9_B_MARK, HSPI_CS1_C_MARK, SSI_SDATA7_MARK, CAN_DEBUGOUT15_MARK,\n\tIRQ2_B_MARK, TCLK1_C_MARK, HSPI_TX1_C_MARK, SSI_SDATA8_MARK,\n\tVSP_MARK, IRQ3_B_MARK, HSPI_RX1_C_MARK, SD0_CLK_MARK,\n\tATACS01_MARK, SCK1_B_MARK, SD0_CMD_MARK, ATACS11_MARK,\n\tTX1_B_MARK, CC5_TDO_MARK, SD0_DAT0_MARK, ATADIR1_MARK,\n\tRX1_B_MARK, CC5_TRST_MARK, SD0_DAT1_MARK, ATAG1_MARK,\n\tSCK2_B_MARK, CC5_TMS_MARK, SD0_DAT2_MARK, ATARD1_MARK,\n\tTX2_B_MARK, CC5_TCK_MARK, SD0_DAT3_MARK, ATAWR1_MARK,\n\tRX2_B_MARK, CC5_TDI_MARK, SD0_CD_MARK, DREQ2_MARK,\n\tRTS1_B_TANS_B_MARK, SD0_WP_MARK, DACK2_MARK, CTS1_B_MARK,\n\n\tHSPI_CLK0_MARK, CTS0_MARK, USB_OVC0_MARK, AD_CLK_MARK,\n\tCC5_STATE4_MARK, CC5_STATE12_MARK, CC5_STATE20_MARK, CC5_STATE28_MARK,\n\tCC5_STATE36_MARK, HSPI_CS0_MARK, RTS0_TANS_MARK, USB_OVC1_MARK,\n\tAD_DI_MARK, CC5_STATE5_MARK, CC5_STATE13_MARK, CC5_STATE21_MARK,\n\tCC5_STATE29_MARK, CC5_STATE37_MARK, HSPI_TX0_MARK, TX0_MARK,\n\tCAN_DEBUG_HW_TRIGGER_MARK, AD_DO_MARK, CC5_STATE6_MARK,\n\tCC5_STATE14_MARK, CC5_STATE22_MARK, CC5_STATE30_MARK,\n\tCC5_STATE38_MARK, HSPI_RX0_MARK, RX0_MARK, CAN_STEP0_MARK,\n\tAD_NCS_MARK, CC5_STATE7_MARK, CC5_STATE15_MARK, CC5_STATE23_MARK,\n\tCC5_STATE31_MARK, CC5_STATE39_MARK, FMCLK_MARK, RDS_CLK_MARK,\n\tPCMOE_MARK, BPFCLK_MARK, PCMWE_MARK, FMIN_MARK, RDS_DATA_MARK,\n\tVI0_CLK_MARK, MMC1_CLK_MARK, VI0_CLKENB_MARK, TX1_C_MARK, HTX1_B_MARK,\n\tMT1_SYNC_MARK, VI0_FIELD_MARK, RX1_C_MARK, HRX1_B_MARK,\n\tVI0_HSYNC_MARK, VI0_DATA0_B_VI0_B0_B_MARK, CTS1_C_MARK, TX4_D_MARK,\n\tMMC1_CMD_MARK, HSCK1_B_MARK, VI0_VSYNC_MARK, VI0_DATA1_B_VI0_B1_B_MARK,\n\tRTS1_C_TANS_C_MARK, RX4_D_MARK, PWMFSW0_C_MARK,\n\n\tVI0_DATA0_VI0_B0_MARK, HRTS1_B_MARK, MT1_VCXO_MARK,\n\tVI0_DATA1_VI0_B1_MARK, HCTS1_B_MARK, MT1_PWM_MARK,\n\tVI0_DATA2_VI0_B2_MARK, MMC1_D0_MARK, VI0_DATA3_VI0_B3_MARK,\n\tMMC1_D1_MARK, VI0_DATA4_VI0_B4_MARK, MMC1_D2_MARK,\n\tVI0_DATA5_VI0_B5_MARK, MMC1_D3_MARK, VI0_DATA6_VI0_B6_MARK,\n\tMMC1_D4_MARK, ARM_TRACEDATA_0_MARK, VI0_DATA7_VI0_B7_MARK,\n\tMMC1_D5_MARK, ARM_TRACEDATA_1_MARK, VI0_G0_MARK, SSI_SCK78_C_MARK,\n\tIRQ0_MARK, ARM_TRACEDATA_2_MARK, VI0_G1_MARK, SSI_WS78_C_MARK,\n\tIRQ1_MARK, ARM_TRACEDATA_3_MARK, VI0_G2_MARK, ETH_TXD1_MARK,\n\tMMC1_D6_MARK, ARM_TRACEDATA_4_MARK, TS_SPSYNC0_MARK, VI0_G3_MARK,\n\tETH_CRS_DV_MARK, MMC1_D7_MARK, ARM_TRACEDATA_5_MARK, TS_SDAT0_MARK,\n\tVI0_G4_MARK, ETH_TX_EN_MARK, SD2_DAT0_B_MARK, ARM_TRACEDATA_6_MARK,\n\tVI0_G5_MARK, ETH_RX_ER_MARK, SD2_DAT1_B_MARK, ARM_TRACEDATA_7_MARK,\n\tVI0_G6_MARK, ETH_RXD0_MARK, SD2_DAT2_B_MARK, ARM_TRACEDATA_8_MARK,\n\tVI0_G7_MARK, ETH_RXD1_MARK, SD2_DAT3_B_MARK, ARM_TRACEDATA_9_MARK,\n\n\tVI0_R0_MARK, SSI_SDATA7_C_MARK, SCK1_C_MARK, DREQ1_B_MARK,\n\tARM_TRACEDATA_10_MARK, DREQ0_C_MARK, VI0_R1_MARK, SSI_SDATA8_C_MARK,\n\tDACK1_B_MARK, ARM_TRACEDATA_11_MARK, DACK0_C_MARK, DRACK0_C_MARK,\n\tVI0_R2_MARK, ETH_LINK_MARK, SD2_CLK_B_MARK, IRQ2_MARK,\n\tARM_TRACEDATA_12_MARK, VI0_R3_MARK, ETH_MAGIC_MARK, SD2_CMD_B_MARK,\n\tIRQ3_MARK, ARM_TRACEDATA_13_MARK, VI0_R4_MARK, ETH_REFCLK_MARK,\n\tSD2_CD_B_MARK, HSPI_CLK1_B_MARK, ARM_TRACEDATA_14_MARK, MT1_CLK_MARK,\n\tTS_SCK0_MARK, VI0_R5_MARK, ETH_TXD0_MARK, SD2_WP_B_MARK,\n\tHSPI_CS1_B_MARK, ARM_TRACEDATA_15_MARK, MT1_D_MARK, TS_SDEN0_MARK,\n\tVI0_R6_MARK, ETH_MDC_MARK, DREQ2_C_MARK, HSPI_TX1_B_MARK,\n\tTRACECLK_MARK, MT1_BEN_MARK, PWMFSW0_D_MARK, VI0_R7_MARK,\n\tETH_MDIO_MARK, DACK2_C_MARK, HSPI_RX1_B_MARK, SCIF_CLK_D_MARK,\n\tTRACECTL_MARK, MT1_PEN_MARK, VI1_CLK_MARK, SIM_D_MARK, SDA3_MARK,\n\tVI1_HSYNC_MARK, VI3_CLK_MARK, SSI_SCK4_MARK, GPS_SIGN_C_MARK,\n\tPWMFSW0_E_MARK, VI1_VSYNC_MARK, AUDIO_CLKOUT_C_MARK, SSI_WS4_MARK,\n\tSIM_CLK_MARK, GPS_MAG_C_MARK, SPV_TRST_MARK, SCL3_MARK,\n\n\tVI1_DATA0_VI1_B0_MARK, SD2_DAT0_MARK, SIM_RST_MARK, SPV_TCK_MARK,\n\tADICLK_B_MARK, VI1_DATA1_VI1_B1_MARK, SD2_DAT1_MARK, MT0_CLK_MARK,\n\tSPV_TMS_MARK, ADICS_B_SAMP_B_MARK, VI1_DATA2_VI1_B2_MARK,\n\tSD2_DAT2_MARK, MT0_D_MARK, SPVTDI_MARK, ADIDATA_B_MARK,\n\tVI1_DATA3_VI1_B3_MARK, SD2_DAT3_MARK, MT0_BEN_MARK, SPV_TDO_MARK,\n\tADICHS0_B_MARK,\tVI1_DATA4_VI1_B4_MARK, SD2_CLK_MARK, MT0_PEN_MARK,\n\tSPA_TRST_MARK, HSPI_CLK1_D_MARK, ADICHS1_B_MARK,\n\tVI1_DATA5_VI1_B5_MARK, SD2_CMD_MARK, MT0_SYNC_MARK, SPA_TCK_MARK,\n\tHSPI_CS1_D_MARK, ADICHS2_B_MARK, VI1_DATA6_VI1_B6_MARK, SD2_CD_MARK,\n\tMT0_VCXO_MARK, SPA_TMS_MARK, HSPI_TX1_D_MARK, VI1_DATA7_VI1_B7_MARK,\n\tSD2_WP_MARK, MT0_PWM_MARK, SPA_TDI_MARK, HSPI_RX1_D_MARK,\n\tVI1_G0_MARK, VI3_DATA0_MARK, TS_SCK1_MARK,\n\tDREQ2_B_MARK, TX2_MARK,\tSPA_TDO_MARK, HCTS0_B_MARK,\n\tVI1_G1_MARK, VI3_DATA1_MARK, SSI_SCK1_MARK, TS_SDEN1_MARK,\n\tDACK2_B_MARK, RX2_MARK, HRTS0_B_MARK,\n\n\tVI1_G2_MARK, VI3_DATA2_MARK, SSI_WS1_MARK, TS_SPSYNC1_MARK,\n\tSCK2_MARK, HSCK0_B_MARK, VI1_G3_MARK, VI3_DATA3_MARK,\n\tSSI_SCK2_MARK, TS_SDAT1_MARK, SCL1_C_MARK, HTX0_B_MARK,\n\tVI1_G4_MARK, VI3_DATA4_MARK, SSI_WS2_MARK, SDA1_C_MARK,\n\tSIM_RST_B_MARK, HRX0_B_MARK, VI1_G5_MARK, VI3_DATA5_MARK,\n\tGPS_CLK_MARK, FSE_MARK, TX4_B_MARK, SIM_D_B_MARK,\n\tVI1_G6_MARK, VI3_DATA6_MARK, GPS_SIGN_MARK, FRB_MARK,\n\tRX4_B_MARK, SIM_CLK_B_MARK, VI1_G7_MARK, VI3_DATA7_MARK,\n\tGPS_MAG_MARK, FCE_MARK, SCK4_B_MARK,\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\tPINMUX_DATA_GP_ALL(),  \n\n\tPINMUX_SINGLE(AVS1),\n\tPINMUX_SINGLE(AVS1),\n\tPINMUX_SINGLE(A17),\n\tPINMUX_SINGLE(A18),\n\tPINMUX_SINGLE(A19),\n\n\tPINMUX_SINGLE(USB_PENC0),\n\tPINMUX_SINGLE(USB_PENC1),\n\n\tPINMUX_IPSR_GPSR(IP0_2_0, USB_PENC2),\n\tPINMUX_IPSR_MSEL(IP0_2_0, SCK0, SEL_SCIF0_0),\n\tPINMUX_IPSR_GPSR(IP0_2_0, PWM1),\n\tPINMUX_IPSR_MSEL(IP0_2_0, PWMFSW0, SEL_PWMFSW_0),\n\tPINMUX_IPSR_MSEL(IP0_2_0, SCIF_CLK, SEL_SCIF_0),\n\tPINMUX_IPSR_MSEL(IP0_2_0, TCLK0_C, SEL_TMU0_2),\n\tPINMUX_IPSR_GPSR(IP0_5_3, BS),\n\tPINMUX_IPSR_GPSR(IP0_5_3, SD1_DAT2),\n\tPINMUX_IPSR_GPSR(IP0_5_3, MMC0_D2),\n\tPINMUX_IPSR_GPSR(IP0_5_3, FD2),\n\tPINMUX_IPSR_GPSR(IP0_5_3, ATADIR0),\n\tPINMUX_IPSR_GPSR(IP0_5_3, SDSELF),\n\tPINMUX_IPSR_MSEL(IP0_5_3, HCTS1, SEL_HSCIF1_0),\n\tPINMUX_IPSR_GPSR(IP0_5_3, TX4_C),\n\tPINMUX_IPSR_GPSR(IP0_7_6, A0),\n\tPINMUX_IPSR_GPSR(IP0_7_6, SD1_DAT3),\n\tPINMUX_IPSR_GPSR(IP0_7_6, MMC0_D3),\n\tPINMUX_IPSR_GPSR(IP0_7_6, FD3),\n\tPINMUX_IPSR_GPSR(IP0_9_8, A20),\n\tPINMUX_IPSR_GPSR(IP0_9_8, TX5_D),\n\tPINMUX_IPSR_GPSR(IP0_9_8, HSPI_TX2_B),\n\tPINMUX_IPSR_GPSR(IP0_11_10, A21),\n\tPINMUX_IPSR_MSEL(IP0_11_10, SCK5_D, SEL_SCIF5_3),\n\tPINMUX_IPSR_MSEL(IP0_11_10, HSPI_CLK2_B, SEL_HSPI2_1),\n\tPINMUX_IPSR_GPSR(IP0_13_12, A22),\n\tPINMUX_IPSR_MSEL(IP0_13_12, RX5_D, SEL_SCIF5_3),\n\tPINMUX_IPSR_MSEL(IP0_13_12, HSPI_RX2_B, SEL_HSPI2_1),\n\tPINMUX_IPSR_GPSR(IP0_13_12, VI1_R0),\n\tPINMUX_IPSR_GPSR(IP0_15_14, A23),\n\tPINMUX_IPSR_GPSR(IP0_15_14, FCLE),\n\tPINMUX_IPSR_MSEL(IP0_15_14, HSPI_CLK2, SEL_HSPI2_0),\n\tPINMUX_IPSR_GPSR(IP0_15_14, VI1_R1),\n\tPINMUX_IPSR_GPSR(IP0_18_16, A24),\n\tPINMUX_IPSR_GPSR(IP0_18_16, SD1_CD),\n\tPINMUX_IPSR_GPSR(IP0_18_16, MMC0_D4),\n\tPINMUX_IPSR_GPSR(IP0_18_16, FD4),\n\tPINMUX_IPSR_MSEL(IP0_18_16, HSPI_CS2, SEL_HSPI2_0),\n\tPINMUX_IPSR_GPSR(IP0_18_16, VI1_R2),\n\tPINMUX_IPSR_MSEL(IP0_18_16, SSI_WS78_B, SEL_SSI7_1),\n\tPINMUX_IPSR_GPSR(IP0_22_19, A25),\n\tPINMUX_IPSR_GPSR(IP0_22_19, SD1_WP),\n\tPINMUX_IPSR_GPSR(IP0_22_19, MMC0_D5),\n\tPINMUX_IPSR_GPSR(IP0_22_19, FD5),\n\tPINMUX_IPSR_MSEL(IP0_22_19, HSPI_RX2, SEL_HSPI2_0),\n\tPINMUX_IPSR_GPSR(IP0_22_19, VI1_R3),\n\tPINMUX_IPSR_GPSR(IP0_22_19, TX5_B),\n\tPINMUX_IPSR_MSEL(IP0_22_19, SSI_SDATA7_B, SEL_SSI7_1),\n\tPINMUX_IPSR_MSEL(IP0_22_19, CTS0_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_GPSR(IP0_24_23, CLKOUT),\n\tPINMUX_IPSR_GPSR(IP0_24_23, TX3C_IRDA_TX_C),\n\tPINMUX_IPSR_GPSR(IP0_24_23, PWM0_B),\n\tPINMUX_IPSR_GPSR(IP0_25, CS0),\n\tPINMUX_IPSR_MSEL(IP0_25, HSPI_CS2_B, SEL_HSPI2_1),\n\tPINMUX_IPSR_GPSR(IP0_27_26, CS1_A26),\n\tPINMUX_IPSR_GPSR(IP0_27_26, HSPI_TX2),\n\tPINMUX_IPSR_GPSR(IP0_27_26, SDSELF_B),\n\tPINMUX_IPSR_GPSR(IP0_30_28, RD_WR),\n\tPINMUX_IPSR_GPSR(IP0_30_28, FWE),\n\tPINMUX_IPSR_GPSR(IP0_30_28, ATAG0),\n\tPINMUX_IPSR_GPSR(IP0_30_28, VI1_R7),\n\tPINMUX_IPSR_MSEL(IP0_30_28, HRTS1, SEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP0_30_28, RX4_C, SEL_SCIF4_2),\n\n\tPINMUX_IPSR_GPSR(IP1_1_0, EX_CS0),\n\tPINMUX_IPSR_MSEL(IP1_1_0, RX3_C_IRDA_RX_C, SEL_SCIF3_2),\n\tPINMUX_IPSR_GPSR(IP1_1_0, MMC0_D6),\n\tPINMUX_IPSR_GPSR(IP1_1_0, FD6),\n\tPINMUX_IPSR_GPSR(IP1_3_2, EX_CS1),\n\tPINMUX_IPSR_GPSR(IP1_3_2, MMC0_D7),\n\tPINMUX_IPSR_GPSR(IP1_3_2, FD7),\n\tPINMUX_IPSR_GPSR(IP1_6_4, EX_CS2),\n\tPINMUX_IPSR_GPSR(IP1_6_4, SD1_CLK),\n\tPINMUX_IPSR_GPSR(IP1_6_4, MMC0_CLK),\n\tPINMUX_IPSR_GPSR(IP1_6_4, FALE),\n\tPINMUX_IPSR_GPSR(IP1_6_4, ATACS00),\n\tPINMUX_IPSR_GPSR(IP1_10_7, EX_CS3),\n\tPINMUX_IPSR_GPSR(IP1_10_7, SD1_CMD),\n\tPINMUX_IPSR_GPSR(IP1_10_7, MMC0_CMD),\n\tPINMUX_IPSR_GPSR(IP1_10_7, FRE),\n\tPINMUX_IPSR_GPSR(IP1_10_7, ATACS10),\n\tPINMUX_IPSR_GPSR(IP1_10_7, VI1_R4),\n\tPINMUX_IPSR_MSEL(IP1_10_7, RX5_B, SEL_SCIF5_1),\n\tPINMUX_IPSR_MSEL(IP1_10_7, HSCK1, SEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP1_10_7, SSI_SDATA8_B, SEL_SSI8_1),\n\tPINMUX_IPSR_MSEL(IP1_10_7, RTS0_B_TANS_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_MSEL(IP1_10_7, SSI_SDATA9, SEL_SSI9_0),\n\tPINMUX_IPSR_GPSR(IP1_14_11, EX_CS4),\n\tPINMUX_IPSR_GPSR(IP1_14_11, SD1_DAT0),\n\tPINMUX_IPSR_GPSR(IP1_14_11, MMC0_D0),\n\tPINMUX_IPSR_GPSR(IP1_14_11, FD0),\n\tPINMUX_IPSR_GPSR(IP1_14_11, ATARD0),\n\tPINMUX_IPSR_GPSR(IP1_14_11, VI1_R5),\n\tPINMUX_IPSR_MSEL(IP1_14_11, SCK5_B, SEL_SCIF5_1),\n\tPINMUX_IPSR_GPSR(IP1_14_11, HTX1),\n\tPINMUX_IPSR_GPSR(IP1_14_11, TX2_E),\n\tPINMUX_IPSR_GPSR(IP1_14_11, TX0_B),\n\tPINMUX_IPSR_MSEL(IP1_14_11, SSI_SCK9, SEL_SSI9_0),\n\tPINMUX_IPSR_GPSR(IP1_18_15, EX_CS5),\n\tPINMUX_IPSR_GPSR(IP1_18_15, SD1_DAT1),\n\tPINMUX_IPSR_GPSR(IP1_18_15, MMC0_D1),\n\tPINMUX_IPSR_GPSR(IP1_18_15, FD1),\n\tPINMUX_IPSR_GPSR(IP1_18_15, ATAWR0),\n\tPINMUX_IPSR_GPSR(IP1_18_15, VI1_R6),\n\tPINMUX_IPSR_MSEL(IP1_18_15, HRX1, SEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP1_18_15, RX2_E, SEL_SCIF2_4),\n\tPINMUX_IPSR_MSEL(IP1_18_15, RX0_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_MSEL(IP1_18_15, SSI_WS9, SEL_SSI9_0),\n\tPINMUX_IPSR_GPSR(IP1_20_19, MLB_CLK),\n\tPINMUX_IPSR_GPSR(IP1_20_19, PWM2),\n\tPINMUX_IPSR_MSEL(IP1_20_19, SCK4, SEL_SCIF4_0),\n\tPINMUX_IPSR_GPSR(IP1_22_21, MLB_SIG),\n\tPINMUX_IPSR_GPSR(IP1_22_21, PWM3),\n\tPINMUX_IPSR_GPSR(IP1_22_21, TX4),\n\tPINMUX_IPSR_GPSR(IP1_24_23, MLB_DAT),\n\tPINMUX_IPSR_GPSR(IP1_24_23, PWM4),\n\tPINMUX_IPSR_MSEL(IP1_24_23, RX4, SEL_SCIF4_0),\n\tPINMUX_IPSR_GPSR(IP1_28_25, HTX0),\n\tPINMUX_IPSR_GPSR(IP1_28_25, TX1),\n\tPINMUX_IPSR_GPSR(IP1_28_25, SDATA),\n\tPINMUX_IPSR_MSEL(IP1_28_25, CTS0_C, SEL_SCIF0_2),\n\tPINMUX_IPSR_GPSR(IP1_28_25, SUB_TCK),\n\tPINMUX_IPSR_GPSR(IP1_28_25, CC5_STATE2),\n\tPINMUX_IPSR_GPSR(IP1_28_25, CC5_STATE10),\n\tPINMUX_IPSR_GPSR(IP1_28_25, CC5_STATE18),\n\tPINMUX_IPSR_GPSR(IP1_28_25, CC5_STATE26),\n\tPINMUX_IPSR_GPSR(IP1_28_25, CC5_STATE34),\n\n\tPINMUX_IPSR_MSEL(IP2_3_0, HRX0, SEL_HSCIF0_0),\n\tPINMUX_IPSR_MSEL(IP2_3_0, RX1, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP2_3_0, SCKZ),\n\tPINMUX_IPSR_MSEL(IP2_3_0, RTS0_C_TANS_C, SEL_SCIF0_2),\n\tPINMUX_IPSR_GPSR(IP2_3_0, SUB_TDI),\n\tPINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE3),\n\tPINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE11),\n\tPINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE19),\n\tPINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE27),\n\tPINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE35),\n\tPINMUX_IPSR_MSEL(IP2_7_4, HSCK0, SEL_HSCIF0_0),\n\tPINMUX_IPSR_MSEL(IP2_7_4, SCK1, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP2_7_4, MTS),\n\tPINMUX_IPSR_GPSR(IP2_7_4, PWM5),\n\tPINMUX_IPSR_MSEL(IP2_7_4, SCK0_C, SEL_SCIF0_2),\n\tPINMUX_IPSR_MSEL(IP2_7_4, SSI_SDATA9_B, SEL_SSI9_1),\n\tPINMUX_IPSR_GPSR(IP2_7_4, SUB_TDO),\n\tPINMUX_IPSR_GPSR(IP2_7_4, CC5_STATE0),\n\tPINMUX_IPSR_GPSR(IP2_7_4, CC5_STATE8),\n\tPINMUX_IPSR_GPSR(IP2_7_4, CC5_STATE16),\n\tPINMUX_IPSR_GPSR(IP2_7_4, CC5_STATE24),\n\tPINMUX_IPSR_GPSR(IP2_7_4, CC5_STATE32),\n\tPINMUX_IPSR_MSEL(IP2_11_8, HCTS0, SEL_HSCIF0_0),\n\tPINMUX_IPSR_MSEL(IP2_11_8, CTS1, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP2_11_8, STM),\n\tPINMUX_IPSR_GPSR(IP2_11_8, PWM0_D),\n\tPINMUX_IPSR_MSEL(IP2_11_8, RX0_C, SEL_SCIF0_2),\n\tPINMUX_IPSR_MSEL(IP2_11_8, SCIF_CLK_C, SEL_SCIF_2),\n\tPINMUX_IPSR_GPSR(IP2_11_8, SUB_TRST),\n\tPINMUX_IPSR_MSEL(IP2_11_8, TCLK1_B, SEL_TMU1_1),\n\tPINMUX_IPSR_GPSR(IP2_11_8, CC5_OSCOUT),\n\tPINMUX_IPSR_MSEL(IP2_15_12, HRTS0, SEL_HSCIF0_0),\n\tPINMUX_IPSR_MSEL(IP2_15_12, RTS1_TANS, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP2_15_12, MDATA),\n\tPINMUX_IPSR_GPSR(IP2_15_12, TX0_C),\n\tPINMUX_IPSR_GPSR(IP2_15_12, SUB_TMS),\n\tPINMUX_IPSR_GPSR(IP2_15_12, CC5_STATE1),\n\tPINMUX_IPSR_GPSR(IP2_15_12, CC5_STATE9),\n\tPINMUX_IPSR_GPSR(IP2_15_12, CC5_STATE17),\n\tPINMUX_IPSR_GPSR(IP2_15_12, CC5_STATE25),\n\tPINMUX_IPSR_GPSR(IP2_15_12, CC5_STATE33),\n\tPINMUX_IPSR_GPSR(IP2_18_16, DU0_DR0),\n\tPINMUX_IPSR_GPSR(IP2_18_16, LCDOUT0),\n\tPINMUX_IPSR_MSEL(IP2_18_16, DREQ0, SEL_EXBUS0_0),\n\tPINMUX_IPSR_MSEL(IP2_18_16, GPS_CLK_B, SEL_GPS_1),\n\tPINMUX_IPSR_GPSR(IP2_18_16, AUDATA0),\n\tPINMUX_IPSR_GPSR(IP2_18_16, TX5_C),\n\tPINMUX_IPSR_GPSR(IP2_21_19, DU0_DR1),\n\tPINMUX_IPSR_GPSR(IP2_21_19, LCDOUT1),\n\tPINMUX_IPSR_GPSR(IP2_21_19, DACK0),\n\tPINMUX_IPSR_GPSR(IP2_21_19, DRACK0),\n\tPINMUX_IPSR_MSEL(IP2_21_19, GPS_SIGN_B, SEL_GPS_1),\n\tPINMUX_IPSR_GPSR(IP2_21_19, AUDATA1),\n\tPINMUX_IPSR_MSEL(IP2_21_19, RX5_C, SEL_SCIF5_2),\n\tPINMUX_IPSR_GPSR(IP2_22, DU0_DR2),\n\tPINMUX_IPSR_GPSR(IP2_22, LCDOUT2),\n\tPINMUX_IPSR_GPSR(IP2_23, DU0_DR3),\n\tPINMUX_IPSR_GPSR(IP2_23, LCDOUT3),\n\tPINMUX_IPSR_GPSR(IP2_24, DU0_DR4),\n\tPINMUX_IPSR_GPSR(IP2_24, LCDOUT4),\n\tPINMUX_IPSR_GPSR(IP2_25, DU0_DR5),\n\tPINMUX_IPSR_GPSR(IP2_25, LCDOUT5),\n\tPINMUX_IPSR_GPSR(IP2_26, DU0_DR6),\n\tPINMUX_IPSR_GPSR(IP2_26, LCDOUT6),\n\tPINMUX_IPSR_GPSR(IP2_27, DU0_DR7),\n\tPINMUX_IPSR_GPSR(IP2_27, LCDOUT7),\n\tPINMUX_IPSR_GPSR(IP2_30_28, DU0_DG0),\n\tPINMUX_IPSR_GPSR(IP2_30_28, LCDOUT8),\n\tPINMUX_IPSR_MSEL(IP2_30_28, DREQ1, SEL_EXBUS1_0),\n\tPINMUX_IPSR_MSEL(IP2_30_28, SCL2, SEL_I2C2_0),\n\tPINMUX_IPSR_GPSR(IP2_30_28, AUDATA2),\n\n\tPINMUX_IPSR_GPSR(IP3_2_0, DU0_DG1),\n\tPINMUX_IPSR_GPSR(IP3_2_0, LCDOUT9),\n\tPINMUX_IPSR_GPSR(IP3_2_0, DACK1),\n\tPINMUX_IPSR_MSEL(IP3_2_0, SDA2, SEL_I2C2_0),\n\tPINMUX_IPSR_GPSR(IP3_2_0, AUDATA3),\n\tPINMUX_IPSR_GPSR(IP3_3, DU0_DG2),\n\tPINMUX_IPSR_GPSR(IP3_3, LCDOUT10),\n\tPINMUX_IPSR_GPSR(IP3_4, DU0_DG3),\n\tPINMUX_IPSR_GPSR(IP3_4, LCDOUT11),\n\tPINMUX_IPSR_GPSR(IP3_5, DU0_DG4),\n\tPINMUX_IPSR_GPSR(IP3_5, LCDOUT12),\n\tPINMUX_IPSR_GPSR(IP3_6, DU0_DG5),\n\tPINMUX_IPSR_GPSR(IP3_6, LCDOUT13),\n\tPINMUX_IPSR_GPSR(IP3_7, DU0_DG6),\n\tPINMUX_IPSR_GPSR(IP3_7, LCDOUT14),\n\tPINMUX_IPSR_GPSR(IP3_8, DU0_DG7),\n\tPINMUX_IPSR_GPSR(IP3_8, LCDOUT15),\n\tPINMUX_IPSR_GPSR(IP3_11_9, DU0_DB0),\n\tPINMUX_IPSR_GPSR(IP3_11_9, LCDOUT16),\n\tPINMUX_IPSR_GPSR(IP3_11_9, EX_WAIT1),\n\tPINMUX_IPSR_MSEL(IP3_11_9, SCL1, SEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP3_11_9, TCLK1, SEL_TMU1_0),\n\tPINMUX_IPSR_GPSR(IP3_11_9, AUDATA4),\n\tPINMUX_IPSR_GPSR(IP3_14_12, DU0_DB1),\n\tPINMUX_IPSR_GPSR(IP3_14_12, LCDOUT17),\n\tPINMUX_IPSR_GPSR(IP3_14_12, EX_WAIT2),\n\tPINMUX_IPSR_MSEL(IP3_14_12, SDA1, SEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP3_14_12, GPS_MAG_B, SEL_GPS_1),\n\tPINMUX_IPSR_GPSR(IP3_14_12, AUDATA5),\n\tPINMUX_IPSR_MSEL(IP3_14_12, SCK5_C, SEL_SCIF5_2),\n\tPINMUX_IPSR_GPSR(IP3_15, DU0_DB2),\n\tPINMUX_IPSR_GPSR(IP3_15, LCDOUT18),\n\tPINMUX_IPSR_GPSR(IP3_16, DU0_DB3),\n\tPINMUX_IPSR_GPSR(IP3_16, LCDOUT19),\n\tPINMUX_IPSR_GPSR(IP3_17, DU0_DB4),\n\tPINMUX_IPSR_GPSR(IP3_17, LCDOUT20),\n\tPINMUX_IPSR_GPSR(IP3_18, DU0_DB5),\n\tPINMUX_IPSR_GPSR(IP3_18, LCDOUT21),\n\tPINMUX_IPSR_GPSR(IP3_19, DU0_DB6),\n\tPINMUX_IPSR_GPSR(IP3_19, LCDOUT22),\n\tPINMUX_IPSR_GPSR(IP3_20, DU0_DB7),\n\tPINMUX_IPSR_GPSR(IP3_20, LCDOUT23),\n\tPINMUX_IPSR_GPSR(IP3_22_21, DU0_DOTCLKIN),\n\tPINMUX_IPSR_GPSR(IP3_22_21, QSTVA_QVS),\n\tPINMUX_IPSR_GPSR(IP3_22_21, TX3_D_IRDA_TX_D),\n\tPINMUX_IPSR_MSEL(IP3_22_21, SCL3_B, SEL_I2C3_1),\n\tPINMUX_IPSR_GPSR(IP3_23, DU0_DOTCLKOUT0),\n\tPINMUX_IPSR_GPSR(IP3_23, QCLK),\n\tPINMUX_IPSR_GPSR(IP3_26_24, DU0_DOTCLKOUT1),\n\tPINMUX_IPSR_GPSR(IP3_26_24, QSTVB_QVE),\n\tPINMUX_IPSR_MSEL(IP3_26_24, RX3_D_IRDA_RX_D, SEL_SCIF3_3),\n\tPINMUX_IPSR_MSEL(IP3_26_24, SDA3_B, SEL_I2C3_1),\n\tPINMUX_IPSR_MSEL(IP3_26_24, SDA2_C, SEL_I2C2_2),\n\tPINMUX_IPSR_GPSR(IP3_26_24, DACK0_B),\n\tPINMUX_IPSR_GPSR(IP3_26_24, DRACK0_B),\n\tPINMUX_IPSR_GPSR(IP3_27, DU0_EXHSYNC_DU0_HSYNC),\n\tPINMUX_IPSR_GPSR(IP3_27, QSTH_QHS),\n\tPINMUX_IPSR_GPSR(IP3_28, DU0_EXVSYNC_DU0_VSYNC),\n\tPINMUX_IPSR_GPSR(IP3_28, QSTB_QHE),\n\tPINMUX_IPSR_GPSR(IP3_31_29, DU0_EXODDF_DU0_ODDF_DISP_CDE),\n\tPINMUX_IPSR_GPSR(IP3_31_29, QCPV_QDE),\n\tPINMUX_IPSR_GPSR(IP3_31_29, CAN1_TX),\n\tPINMUX_IPSR_GPSR(IP3_31_29, TX2_C),\n\tPINMUX_IPSR_MSEL(IP3_31_29, SCL2_C, SEL_I2C2_2),\n\tPINMUX_IPSR_GPSR(IP3_31_29, REMOCON),\n\n\tPINMUX_IPSR_GPSR(IP4_1_0, DU0_DISP),\n\tPINMUX_IPSR_GPSR(IP4_1_0, QPOLA),\n\tPINMUX_IPSR_MSEL(IP4_1_0, CAN_CLK_C, SEL_CANCLK_2),\n\tPINMUX_IPSR_MSEL(IP4_1_0, SCK2_C, SEL_SCIF2_2),\n\tPINMUX_IPSR_GPSR(IP4_4_2, DU0_CDE),\n\tPINMUX_IPSR_GPSR(IP4_4_2, QPOLB),\n\tPINMUX_IPSR_GPSR(IP4_4_2, CAN1_RX),\n\tPINMUX_IPSR_MSEL(IP4_4_2, RX2_C, SEL_SCIF2_2),\n\tPINMUX_IPSR_MSEL(IP4_4_2, DREQ0_B, SEL_EXBUS0_1),\n\tPINMUX_IPSR_MSEL(IP4_4_2, SSI_SCK78_B, SEL_SSI7_1),\n\tPINMUX_IPSR_MSEL(IP4_4_2, SCK0_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_GPSR(IP4_7_5, DU1_DR0),\n\tPINMUX_IPSR_GPSR(IP4_7_5, VI2_DATA0_VI2_B0),\n\tPINMUX_IPSR_GPSR(IP4_7_5, PWM6),\n\tPINMUX_IPSR_GPSR(IP4_7_5, SD3_CLK),\n\tPINMUX_IPSR_GPSR(IP4_7_5, TX3_E_IRDA_TX_E),\n\tPINMUX_IPSR_GPSR(IP4_7_5, AUDCK),\n\tPINMUX_IPSR_MSEL(IP4_7_5, PWMFSW0_B, SEL_PWMFSW_1),\n\tPINMUX_IPSR_GPSR(IP4_10_8, DU1_DR1),\n\tPINMUX_IPSR_GPSR(IP4_10_8, VI2_DATA1_VI2_B1),\n\tPINMUX_IPSR_GPSR(IP4_10_8, PWM0),\n\tPINMUX_IPSR_GPSR(IP4_10_8, SD3_CMD),\n\tPINMUX_IPSR_MSEL(IP4_10_8, RX3_E_IRDA_RX_E, SEL_SCIF3_4),\n\tPINMUX_IPSR_GPSR(IP4_10_8, AUDSYNC),\n\tPINMUX_IPSR_MSEL(IP4_10_8, CTS0_D, SEL_SCIF0_3),\n\tPINMUX_IPSR_GPSR(IP4_11, DU1_DR2),\n\tPINMUX_IPSR_GPSR(IP4_11, VI2_G0),\n\tPINMUX_IPSR_GPSR(IP4_12, DU1_DR3),\n\tPINMUX_IPSR_GPSR(IP4_12, VI2_G1),\n\tPINMUX_IPSR_GPSR(IP4_13, DU1_DR4),\n\tPINMUX_IPSR_GPSR(IP4_13, VI2_G2),\n\tPINMUX_IPSR_GPSR(IP4_14, DU1_DR5),\n\tPINMUX_IPSR_GPSR(IP4_14, VI2_G3),\n\tPINMUX_IPSR_GPSR(IP4_15, DU1_DR6),\n\tPINMUX_IPSR_GPSR(IP4_15, VI2_G4),\n\tPINMUX_IPSR_GPSR(IP4_16, DU1_DR7),\n\tPINMUX_IPSR_GPSR(IP4_16, VI2_G5),\n\tPINMUX_IPSR_GPSR(IP4_19_17, DU1_DG0),\n\tPINMUX_IPSR_GPSR(IP4_19_17, VI2_DATA2_VI2_B2),\n\tPINMUX_IPSR_MSEL(IP4_19_17, SCL1_B, SEL_I2C1_1),\n\tPINMUX_IPSR_GPSR(IP4_19_17, SD3_DAT2),\n\tPINMUX_IPSR_MSEL(IP4_19_17, SCK3_E, SEL_SCIF3_4),\n\tPINMUX_IPSR_GPSR(IP4_19_17, AUDATA6),\n\tPINMUX_IPSR_GPSR(IP4_19_17, TX0_D),\n\tPINMUX_IPSR_GPSR(IP4_22_20, DU1_DG1),\n\tPINMUX_IPSR_GPSR(IP4_22_20, VI2_DATA3_VI2_B3),\n\tPINMUX_IPSR_MSEL(IP4_22_20, SDA1_B, SEL_I2C1_1),\n\tPINMUX_IPSR_GPSR(IP4_22_20, SD3_DAT3),\n\tPINMUX_IPSR_MSEL(IP4_22_20, SCK5, SEL_SCIF5_0),\n\tPINMUX_IPSR_GPSR(IP4_22_20, AUDATA7),\n\tPINMUX_IPSR_MSEL(IP4_22_20, RX0_D, SEL_SCIF0_3),\n\tPINMUX_IPSR_GPSR(IP4_23, DU1_DG2),\n\tPINMUX_IPSR_GPSR(IP4_23, VI2_G6),\n\tPINMUX_IPSR_GPSR(IP4_24, DU1_DG3),\n\tPINMUX_IPSR_GPSR(IP4_24, VI2_G7),\n\tPINMUX_IPSR_GPSR(IP4_25, DU1_DG4),\n\tPINMUX_IPSR_GPSR(IP4_25, VI2_R0),\n\tPINMUX_IPSR_GPSR(IP4_26, DU1_DG5),\n\tPINMUX_IPSR_GPSR(IP4_26, VI2_R1),\n\tPINMUX_IPSR_GPSR(IP4_27, DU1_DG6),\n\tPINMUX_IPSR_GPSR(IP4_27, VI2_R2),\n\tPINMUX_IPSR_GPSR(IP4_28, DU1_DG7),\n\tPINMUX_IPSR_GPSR(IP4_28, VI2_R3),\n\tPINMUX_IPSR_GPSR(IP4_31_29, DU1_DB0),\n\tPINMUX_IPSR_GPSR(IP4_31_29, VI2_DATA4_VI2_B4),\n\tPINMUX_IPSR_MSEL(IP4_31_29, SCL2_B, SEL_I2C2_1),\n\tPINMUX_IPSR_GPSR(IP4_31_29, SD3_DAT0),\n\tPINMUX_IPSR_GPSR(IP4_31_29, TX5),\n\tPINMUX_IPSR_MSEL(IP4_31_29, SCK0_D, SEL_SCIF0_3),\n\n\tPINMUX_IPSR_GPSR(IP5_2_0, DU1_DB1),\n\tPINMUX_IPSR_GPSR(IP5_2_0, VI2_DATA5_VI2_B5),\n\tPINMUX_IPSR_MSEL(IP5_2_0, SDA2_B, SEL_I2C2_1),\n\tPINMUX_IPSR_GPSR(IP5_2_0, SD3_DAT1),\n\tPINMUX_IPSR_MSEL(IP5_2_0, RX5, SEL_SCIF5_0),\n\tPINMUX_IPSR_MSEL(IP5_2_0, RTS0_D_TANS_D, SEL_SCIF0_3),\n\tPINMUX_IPSR_GPSR(IP5_3, DU1_DB2),\n\tPINMUX_IPSR_GPSR(IP5_3, VI2_R4),\n\tPINMUX_IPSR_GPSR(IP5_4, DU1_DB3),\n\tPINMUX_IPSR_GPSR(IP5_4, VI2_R5),\n\tPINMUX_IPSR_GPSR(IP5_5, DU1_DB4),\n\tPINMUX_IPSR_GPSR(IP5_5, VI2_R6),\n\tPINMUX_IPSR_GPSR(IP5_6, DU1_DB5),\n\tPINMUX_IPSR_GPSR(IP5_6, VI2_R7),\n\tPINMUX_IPSR_GPSR(IP5_7, DU1_DB6),\n\tPINMUX_IPSR_MSEL(IP5_7, SCL2_D, SEL_I2C2_3),\n\tPINMUX_IPSR_GPSR(IP5_8, DU1_DB7),\n\tPINMUX_IPSR_MSEL(IP5_8, SDA2_D, SEL_I2C2_3),\n\tPINMUX_IPSR_GPSR(IP5_10_9, DU1_DOTCLKIN),\n\tPINMUX_IPSR_GPSR(IP5_10_9, VI2_CLKENB),\n\tPINMUX_IPSR_MSEL(IP5_10_9, HSPI_CS1, SEL_HSPI1_0),\n\tPINMUX_IPSR_MSEL(IP5_10_9, SCL1_D, SEL_I2C1_3),\n\tPINMUX_IPSR_GPSR(IP5_12_11, DU1_DOTCLKOUT),\n\tPINMUX_IPSR_GPSR(IP5_12_11, VI2_FIELD),\n\tPINMUX_IPSR_MSEL(IP5_12_11, SDA1_D, SEL_I2C1_3),\n\tPINMUX_IPSR_GPSR(IP5_14_13, DU1_EXHSYNC_DU1_HSYNC),\n\tPINMUX_IPSR_GPSR(IP5_14_13, VI2_HSYNC),\n\tPINMUX_IPSR_GPSR(IP5_14_13, VI3_HSYNC),\n\tPINMUX_IPSR_GPSR(IP5_16_15, DU1_EXVSYNC_DU1_VSYNC),\n\tPINMUX_IPSR_GPSR(IP5_16_15, VI2_VSYNC),\n\tPINMUX_IPSR_GPSR(IP5_16_15, VI3_VSYNC),\n\tPINMUX_IPSR_GPSR(IP5_20_17, DU1_EXODDF_DU1_ODDF_DISP_CDE),\n\tPINMUX_IPSR_GPSR(IP5_20_17, VI2_CLK),\n\tPINMUX_IPSR_GPSR(IP5_20_17, TX3_B_IRDA_TX_B),\n\tPINMUX_IPSR_GPSR(IP5_20_17, SD3_CD),\n\tPINMUX_IPSR_GPSR(IP5_20_17, HSPI_TX1),\n\tPINMUX_IPSR_GPSR(IP5_20_17, VI1_CLKENB),\n\tPINMUX_IPSR_GPSR(IP5_20_17, VI3_CLKENB),\n\tPINMUX_IPSR_GPSR(IP5_20_17, AUDIO_CLKC),\n\tPINMUX_IPSR_GPSR(IP5_20_17, TX2_D),\n\tPINMUX_IPSR_GPSR(IP5_20_17, SPEEDIN),\n\tPINMUX_IPSR_MSEL(IP5_20_17, GPS_SIGN_D, SEL_GPS_3),\n\tPINMUX_IPSR_GPSR(IP5_23_21, DU1_DISP),\n\tPINMUX_IPSR_GPSR(IP5_23_21, VI2_DATA6_VI2_B6),\n\tPINMUX_IPSR_MSEL(IP5_23_21, TCLK0, SEL_TMU0_0),\n\tPINMUX_IPSR_GPSR(IP5_23_21, QSTVA_B_QVS_B),\n\tPINMUX_IPSR_MSEL(IP5_23_21, HSPI_CLK1, SEL_HSPI1_0),\n\tPINMUX_IPSR_MSEL(IP5_23_21, SCK2_D, SEL_SCIF2_3),\n\tPINMUX_IPSR_GPSR(IP5_23_21, AUDIO_CLKOUT_B),\n\tPINMUX_IPSR_MSEL(IP5_23_21, GPS_MAG_D, SEL_GPS_3),\n\tPINMUX_IPSR_GPSR(IP5_27_24, DU1_CDE),\n\tPINMUX_IPSR_GPSR(IP5_27_24, VI2_DATA7_VI2_B7),\n\tPINMUX_IPSR_MSEL(IP5_27_24, RX3_B_IRDA_RX_B, SEL_SCIF3_1),\n\tPINMUX_IPSR_GPSR(IP5_27_24, SD3_WP),\n\tPINMUX_IPSR_MSEL(IP5_27_24, HSPI_RX1, SEL_HSPI1_0),\n\tPINMUX_IPSR_GPSR(IP5_27_24, VI1_FIELD),\n\tPINMUX_IPSR_GPSR(IP5_27_24, VI3_FIELD),\n\tPINMUX_IPSR_GPSR(IP5_27_24, AUDIO_CLKOUT),\n\tPINMUX_IPSR_MSEL(IP5_27_24, RX2_D, SEL_SCIF2_3),\n\tPINMUX_IPSR_MSEL(IP5_27_24, GPS_CLK_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP5_27_24, GPS_CLK_D, SEL_GPS_3),\n\tPINMUX_IPSR_GPSR(IP5_28, AUDIO_CLKA),\n\tPINMUX_IPSR_GPSR(IP5_28, CAN_TXCLK),\n\tPINMUX_IPSR_GPSR(IP5_30_29, AUDIO_CLKB),\n\tPINMUX_IPSR_GPSR(IP5_30_29, USB_OVC2),\n\tPINMUX_IPSR_GPSR(IP5_30_29, CAN_DEBUGOUT0),\n\tPINMUX_IPSR_GPSR(IP5_30_29, MOUT0),\n\n\tPINMUX_IPSR_GPSR(IP6_1_0, SSI_SCK0129),\n\tPINMUX_IPSR_GPSR(IP6_1_0, CAN_DEBUGOUT1),\n\tPINMUX_IPSR_GPSR(IP6_1_0, MOUT1),\n\tPINMUX_IPSR_GPSR(IP6_3_2, SSI_WS0129),\n\tPINMUX_IPSR_GPSR(IP6_3_2, CAN_DEBUGOUT2),\n\tPINMUX_IPSR_GPSR(IP6_3_2, MOUT2),\n\tPINMUX_IPSR_GPSR(IP6_5_4, SSI_SDATA0),\n\tPINMUX_IPSR_GPSR(IP6_5_4, CAN_DEBUGOUT3),\n\tPINMUX_IPSR_GPSR(IP6_5_4, MOUT5),\n\tPINMUX_IPSR_GPSR(IP6_7_6, SSI_SDATA1),\n\tPINMUX_IPSR_GPSR(IP6_7_6, CAN_DEBUGOUT4),\n\tPINMUX_IPSR_GPSR(IP6_7_6, MOUT6),\n\tPINMUX_IPSR_GPSR(IP6_8, SSI_SDATA2),\n\tPINMUX_IPSR_GPSR(IP6_8, CAN_DEBUGOUT5),\n\tPINMUX_IPSR_GPSR(IP6_11_9, SSI_SCK34),\n\tPINMUX_IPSR_GPSR(IP6_11_9, CAN_DEBUGOUT6),\n\tPINMUX_IPSR_GPSR(IP6_11_9, CAN0_TX_B),\n\tPINMUX_IPSR_MSEL(IP6_11_9, IERX, SEL_IE_0),\n\tPINMUX_IPSR_MSEL(IP6_11_9, SSI_SCK9_C, SEL_SSI9_2),\n\tPINMUX_IPSR_GPSR(IP6_14_12, SSI_WS34),\n\tPINMUX_IPSR_GPSR(IP6_14_12, CAN_DEBUGOUT7),\n\tPINMUX_IPSR_MSEL(IP6_14_12, CAN0_RX_B, SEL_CAN0_1),\n\tPINMUX_IPSR_GPSR(IP6_14_12, IETX),\n\tPINMUX_IPSR_MSEL(IP6_14_12, SSI_WS9_C, SEL_SSI9_2),\n\tPINMUX_IPSR_GPSR(IP6_17_15, SSI_SDATA3),\n\tPINMUX_IPSR_GPSR(IP6_17_15, PWM0_C),\n\tPINMUX_IPSR_GPSR(IP6_17_15, CAN_DEBUGOUT8),\n\tPINMUX_IPSR_MSEL(IP6_17_15, CAN_CLK_B, SEL_CANCLK_1),\n\tPINMUX_IPSR_MSEL(IP6_17_15, IECLK, SEL_IE_0),\n\tPINMUX_IPSR_MSEL(IP6_17_15, SCIF_CLK_B, SEL_SCIF_1),\n\tPINMUX_IPSR_MSEL(IP6_17_15, TCLK0_B, SEL_TMU0_1),\n\tPINMUX_IPSR_GPSR(IP6_19_18, SSI_SDATA4),\n\tPINMUX_IPSR_GPSR(IP6_19_18, CAN_DEBUGOUT9),\n\tPINMUX_IPSR_MSEL(IP6_19_18, SSI_SDATA9_C, SEL_SSI9_2),\n\tPINMUX_IPSR_GPSR(IP6_22_20, SSI_SCK5),\n\tPINMUX_IPSR_GPSR(IP6_22_20, ADICLK),\n\tPINMUX_IPSR_GPSR(IP6_22_20, CAN_DEBUGOUT10),\n\tPINMUX_IPSR_MSEL(IP6_22_20, SCK3, SEL_SCIF3_0),\n\tPINMUX_IPSR_MSEL(IP6_22_20, TCLK0_D, SEL_TMU0_3),\n\tPINMUX_IPSR_GPSR(IP6_24_23, SSI_WS5),\n\tPINMUX_IPSR_MSEL(IP6_24_23, ADICS_SAMP, SEL_ADI_0),\n\tPINMUX_IPSR_GPSR(IP6_24_23, CAN_DEBUGOUT11),\n\tPINMUX_IPSR_GPSR(IP6_24_23, TX3_IRDA_TX),\n\tPINMUX_IPSR_GPSR(IP6_26_25, SSI_SDATA5),\n\tPINMUX_IPSR_MSEL(IP6_26_25, ADIDATA, SEL_ADI_0),\n\tPINMUX_IPSR_GPSR(IP6_26_25, CAN_DEBUGOUT12),\n\tPINMUX_IPSR_MSEL(IP6_26_25, RX3_IRDA_RX, SEL_SCIF3_0),\n\tPINMUX_IPSR_GPSR(IP6_30_29, SSI_SCK6),\n\tPINMUX_IPSR_GPSR(IP6_30_29, ADICHS0),\n\tPINMUX_IPSR_GPSR(IP6_30_29, CAN0_TX),\n\tPINMUX_IPSR_MSEL(IP6_30_29, IERX_B, SEL_IE_1),\n\n\tPINMUX_IPSR_GPSR(IP7_1_0, SSI_WS6),\n\tPINMUX_IPSR_GPSR(IP7_1_0, ADICHS1),\n\tPINMUX_IPSR_MSEL(IP7_1_0, CAN0_RX, SEL_CAN0_0),\n\tPINMUX_IPSR_GPSR(IP7_1_0, IETX_B),\n\tPINMUX_IPSR_GPSR(IP7_3_2, SSI_SDATA6),\n\tPINMUX_IPSR_GPSR(IP7_3_2, ADICHS2),\n\tPINMUX_IPSR_MSEL(IP7_3_2, CAN_CLK, SEL_CANCLK_0),\n\tPINMUX_IPSR_MSEL(IP7_3_2, IECLK_B, SEL_IE_1),\n\tPINMUX_IPSR_MSEL(IP7_6_4, SSI_SCK78, SEL_SSI7_0),\n\tPINMUX_IPSR_GPSR(IP7_6_4, CAN_DEBUGOUT13),\n\tPINMUX_IPSR_MSEL(IP7_6_4, IRQ0_B, SEL_INT0_1),\n\tPINMUX_IPSR_MSEL(IP7_6_4, SSI_SCK9_B, SEL_SSI9_1),\n\tPINMUX_IPSR_MSEL(IP7_6_4, HSPI_CLK1_C, SEL_HSPI1_2),\n\tPINMUX_IPSR_MSEL(IP7_9_7, SSI_WS78, SEL_SSI7_0),\n\tPINMUX_IPSR_GPSR(IP7_9_7, CAN_DEBUGOUT14),\n\tPINMUX_IPSR_MSEL(IP7_9_7, IRQ1_B, SEL_INT1_1),\n\tPINMUX_IPSR_MSEL(IP7_9_7, SSI_WS9_B, SEL_SSI9_1),\n\tPINMUX_IPSR_MSEL(IP7_9_7, HSPI_CS1_C, SEL_HSPI1_2),\n\tPINMUX_IPSR_MSEL(IP7_12_10, SSI_SDATA7, SEL_SSI7_0),\n\tPINMUX_IPSR_GPSR(IP7_12_10, CAN_DEBUGOUT15),\n\tPINMUX_IPSR_MSEL(IP7_12_10, IRQ2_B, SEL_INT2_1),\n\tPINMUX_IPSR_MSEL(IP7_12_10, TCLK1_C, SEL_TMU1_2),\n\tPINMUX_IPSR_GPSR(IP7_12_10, HSPI_TX1_C),\n\tPINMUX_IPSR_MSEL(IP7_14_13, SSI_SDATA8, SEL_SSI8_0),\n\tPINMUX_IPSR_GPSR(IP7_14_13, VSP),\n\tPINMUX_IPSR_MSEL(IP7_14_13, IRQ3_B, SEL_INT3_1),\n\tPINMUX_IPSR_MSEL(IP7_14_13, HSPI_RX1_C, SEL_HSPI1_2),\n\tPINMUX_IPSR_GPSR(IP7_16_15, SD0_CLK),\n\tPINMUX_IPSR_GPSR(IP7_16_15, ATACS01),\n\tPINMUX_IPSR_MSEL(IP7_16_15, SCK1_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_GPSR(IP7_18_17, SD0_CMD),\n\tPINMUX_IPSR_GPSR(IP7_18_17, ATACS11),\n\tPINMUX_IPSR_GPSR(IP7_18_17, TX1_B),\n\tPINMUX_IPSR_GPSR(IP7_18_17, CC5_TDO),\n\tPINMUX_IPSR_GPSR(IP7_20_19, SD0_DAT0),\n\tPINMUX_IPSR_GPSR(IP7_20_19, ATADIR1),\n\tPINMUX_IPSR_MSEL(IP7_20_19, RX1_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_GPSR(IP7_20_19, CC5_TRST),\n\tPINMUX_IPSR_GPSR(IP7_22_21, SD0_DAT1),\n\tPINMUX_IPSR_GPSR(IP7_22_21, ATAG1),\n\tPINMUX_IPSR_MSEL(IP7_22_21, SCK2_B, SEL_SCIF2_1),\n\tPINMUX_IPSR_GPSR(IP7_22_21, CC5_TMS),\n\tPINMUX_IPSR_GPSR(IP7_24_23, SD0_DAT2),\n\tPINMUX_IPSR_GPSR(IP7_24_23, ATARD1),\n\tPINMUX_IPSR_GPSR(IP7_24_23, TX2_B),\n\tPINMUX_IPSR_GPSR(IP7_24_23, CC5_TCK),\n\tPINMUX_IPSR_GPSR(IP7_26_25, SD0_DAT3),\n\tPINMUX_IPSR_GPSR(IP7_26_25, ATAWR1),\n\tPINMUX_IPSR_MSEL(IP7_26_25, RX2_B, SEL_SCIF2_1),\n\tPINMUX_IPSR_GPSR(IP7_26_25, CC5_TDI),\n\tPINMUX_IPSR_GPSR(IP7_28_27, SD0_CD),\n\tPINMUX_IPSR_MSEL(IP7_28_27, DREQ2, SEL_EXBUS2_0),\n\tPINMUX_IPSR_MSEL(IP7_28_27, RTS1_B_TANS_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_GPSR(IP7_30_29, SD0_WP),\n\tPINMUX_IPSR_GPSR(IP7_30_29, DACK2),\n\tPINMUX_IPSR_MSEL(IP7_30_29, CTS1_B, SEL_SCIF1_1),\n\n\tPINMUX_IPSR_GPSR(IP8_3_0, HSPI_CLK0),\n\tPINMUX_IPSR_MSEL(IP8_3_0, CTS0, SEL_SCIF0_0),\n\tPINMUX_IPSR_GPSR(IP8_3_0, USB_OVC0),\n\tPINMUX_IPSR_GPSR(IP8_3_0, AD_CLK),\n\tPINMUX_IPSR_GPSR(IP8_3_0, CC5_STATE4),\n\tPINMUX_IPSR_GPSR(IP8_3_0, CC5_STATE12),\n\tPINMUX_IPSR_GPSR(IP8_3_0, CC5_STATE20),\n\tPINMUX_IPSR_GPSR(IP8_3_0, CC5_STATE28),\n\tPINMUX_IPSR_GPSR(IP8_3_0, CC5_STATE36),\n\tPINMUX_IPSR_GPSR(IP8_7_4, HSPI_CS0),\n\tPINMUX_IPSR_MSEL(IP8_7_4, RTS0_TANS, SEL_SCIF0_0),\n\tPINMUX_IPSR_GPSR(IP8_7_4, USB_OVC1),\n\tPINMUX_IPSR_GPSR(IP8_7_4, AD_DI),\n\tPINMUX_IPSR_GPSR(IP8_7_4, CC5_STATE5),\n\tPINMUX_IPSR_GPSR(IP8_7_4, CC5_STATE13),\n\tPINMUX_IPSR_GPSR(IP8_7_4, CC5_STATE21),\n\tPINMUX_IPSR_GPSR(IP8_7_4, CC5_STATE29),\n\tPINMUX_IPSR_GPSR(IP8_7_4, CC5_STATE37),\n\tPINMUX_IPSR_GPSR(IP8_11_8, HSPI_TX0),\n\tPINMUX_IPSR_GPSR(IP8_11_8, TX0),\n\tPINMUX_IPSR_GPSR(IP8_11_8, CAN_DEBUG_HW_TRIGGER),\n\tPINMUX_IPSR_GPSR(IP8_11_8, AD_DO),\n\tPINMUX_IPSR_GPSR(IP8_11_8, CC5_STATE6),\n\tPINMUX_IPSR_GPSR(IP8_11_8, CC5_STATE14),\n\tPINMUX_IPSR_GPSR(IP8_11_8, CC5_STATE22),\n\tPINMUX_IPSR_GPSR(IP8_11_8, CC5_STATE30),\n\tPINMUX_IPSR_GPSR(IP8_11_8, CC5_STATE38),\n\tPINMUX_IPSR_GPSR(IP8_15_12, HSPI_RX0),\n\tPINMUX_IPSR_MSEL(IP8_15_12, RX0, SEL_SCIF0_0),\n\tPINMUX_IPSR_GPSR(IP8_15_12, CAN_STEP0),\n\tPINMUX_IPSR_GPSR(IP8_15_12, AD_NCS),\n\tPINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE7),\n\tPINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE15),\n\tPINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE23),\n\tPINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE31),\n\tPINMUX_IPSR_GPSR(IP8_15_12, CC5_STATE39),\n\tPINMUX_IPSR_GPSR(IP8_17_16, FMCLK),\n\tPINMUX_IPSR_GPSR(IP8_17_16, RDS_CLK),\n\tPINMUX_IPSR_GPSR(IP8_17_16, PCMOE),\n\tPINMUX_IPSR_GPSR(IP8_18, BPFCLK),\n\tPINMUX_IPSR_GPSR(IP8_18, PCMWE),\n\tPINMUX_IPSR_GPSR(IP8_19, FMIN),\n\tPINMUX_IPSR_GPSR(IP8_19, RDS_DATA),\n\tPINMUX_IPSR_GPSR(IP8_20, VI0_CLK),\n\tPINMUX_IPSR_GPSR(IP8_20, MMC1_CLK),\n\tPINMUX_IPSR_GPSR(IP8_22_21, VI0_CLKENB),\n\tPINMUX_IPSR_GPSR(IP8_22_21, TX1_C),\n\tPINMUX_IPSR_GPSR(IP8_22_21, HTX1_B),\n\tPINMUX_IPSR_GPSR(IP8_22_21, MT1_SYNC),\n\tPINMUX_IPSR_GPSR(IP8_24_23, VI0_FIELD),\n\tPINMUX_IPSR_MSEL(IP8_24_23, RX1_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_MSEL(IP8_24_23, HRX1_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_GPSR(IP8_27_25, VI0_HSYNC),\n\tPINMUX_IPSR_MSEL(IP8_27_25, VI0_DATA0_B_VI0_B0_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP8_27_25, CTS1_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_GPSR(IP8_27_25, TX4_D),\n\tPINMUX_IPSR_GPSR(IP8_27_25, MMC1_CMD),\n\tPINMUX_IPSR_MSEL(IP8_27_25, HSCK1_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_GPSR(IP8_30_28, VI0_VSYNC),\n\tPINMUX_IPSR_MSEL(IP8_30_28, VI0_DATA1_B_VI0_B1_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP8_30_28, RTS1_C_TANS_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_MSEL(IP8_30_28, RX4_D, SEL_SCIF4_3),\n\tPINMUX_IPSR_MSEL(IP8_30_28, PWMFSW0_C, SEL_PWMFSW_2),\n\n\tPINMUX_IPSR_MSEL(IP9_1_0, VI0_DATA0_VI0_B0, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP9_1_0, HRTS1_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_GPSR(IP9_1_0, MT1_VCXO),\n\tPINMUX_IPSR_MSEL(IP9_3_2, VI0_DATA1_VI0_B1, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP9_3_2, HCTS1_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_GPSR(IP9_3_2, MT1_PWM),\n\tPINMUX_IPSR_GPSR(IP9_4, VI0_DATA2_VI0_B2),\n\tPINMUX_IPSR_GPSR(IP9_4, MMC1_D0),\n\tPINMUX_IPSR_GPSR(IP9_5, VI0_DATA3_VI0_B3),\n\tPINMUX_IPSR_GPSR(IP9_5, MMC1_D1),\n\tPINMUX_IPSR_GPSR(IP9_6, VI0_DATA4_VI0_B4),\n\tPINMUX_IPSR_GPSR(IP9_6, MMC1_D2),\n\tPINMUX_IPSR_GPSR(IP9_7, VI0_DATA5_VI0_B5),\n\tPINMUX_IPSR_GPSR(IP9_7, MMC1_D3),\n\tPINMUX_IPSR_GPSR(IP9_9_8, VI0_DATA6_VI0_B6),\n\tPINMUX_IPSR_GPSR(IP9_9_8, MMC1_D4),\n\tPINMUX_IPSR_GPSR(IP9_9_8, ARM_TRACEDATA_0),\n\tPINMUX_IPSR_GPSR(IP9_11_10, VI0_DATA7_VI0_B7),\n\tPINMUX_IPSR_GPSR(IP9_11_10, MMC1_D5),\n\tPINMUX_IPSR_GPSR(IP9_11_10, ARM_TRACEDATA_1),\n\tPINMUX_IPSR_GPSR(IP9_13_12, VI0_G0),\n\tPINMUX_IPSR_MSEL(IP9_13_12, SSI_SCK78_C, SEL_SSI7_2),\n\tPINMUX_IPSR_MSEL(IP9_13_12, IRQ0, SEL_INT0_0),\n\tPINMUX_IPSR_GPSR(IP9_13_12, ARM_TRACEDATA_2),\n\tPINMUX_IPSR_GPSR(IP9_15_14, VI0_G1),\n\tPINMUX_IPSR_MSEL(IP9_15_14, SSI_WS78_C, SEL_SSI7_2),\n\tPINMUX_IPSR_MSEL(IP9_15_14, IRQ1, SEL_INT1_0),\n\tPINMUX_IPSR_GPSR(IP9_15_14, ARM_TRACEDATA_3),\n\tPINMUX_IPSR_GPSR(IP9_18_16, VI0_G2),\n\tPINMUX_IPSR_GPSR(IP9_18_16, ETH_TXD1),\n\tPINMUX_IPSR_GPSR(IP9_18_16, MMC1_D6),\n\tPINMUX_IPSR_GPSR(IP9_18_16, ARM_TRACEDATA_4),\n\tPINMUX_IPSR_GPSR(IP9_18_16, TS_SPSYNC0),\n\tPINMUX_IPSR_GPSR(IP9_21_19, VI0_G3),\n\tPINMUX_IPSR_GPSR(IP9_21_19, ETH_CRS_DV),\n\tPINMUX_IPSR_GPSR(IP9_21_19, MMC1_D7),\n\tPINMUX_IPSR_GPSR(IP9_21_19, ARM_TRACEDATA_5),\n\tPINMUX_IPSR_GPSR(IP9_21_19, TS_SDAT0),\n\tPINMUX_IPSR_GPSR(IP9_23_22, VI0_G4),\n\tPINMUX_IPSR_GPSR(IP9_23_22, ETH_TX_EN),\n\tPINMUX_IPSR_MSEL(IP9_23_22, SD2_DAT0_B, SEL_SD2_1),\n\tPINMUX_IPSR_GPSR(IP9_23_22, ARM_TRACEDATA_6),\n\tPINMUX_IPSR_GPSR(IP9_25_24, VI0_G5),\n\tPINMUX_IPSR_GPSR(IP9_25_24, ETH_RX_ER),\n\tPINMUX_IPSR_MSEL(IP9_25_24, SD2_DAT1_B, SEL_SD2_1),\n\tPINMUX_IPSR_GPSR(IP9_25_24, ARM_TRACEDATA_7),\n\tPINMUX_IPSR_GPSR(IP9_27_26, VI0_G6),\n\tPINMUX_IPSR_GPSR(IP9_27_26, ETH_RXD0),\n\tPINMUX_IPSR_MSEL(IP9_27_26, SD2_DAT2_B, SEL_SD2_1),\n\tPINMUX_IPSR_GPSR(IP9_27_26, ARM_TRACEDATA_8),\n\tPINMUX_IPSR_GPSR(IP9_29_28, VI0_G7),\n\tPINMUX_IPSR_GPSR(IP9_29_28, ETH_RXD1),\n\tPINMUX_IPSR_MSEL(IP9_29_28, SD2_DAT3_B, SEL_SD2_1),\n\tPINMUX_IPSR_GPSR(IP9_29_28, ARM_TRACEDATA_9),\n\n\tPINMUX_IPSR_GPSR(IP10_2_0, VI0_R0),\n\tPINMUX_IPSR_MSEL(IP10_2_0, SSI_SDATA7_C, SEL_SSI7_2),\n\tPINMUX_IPSR_MSEL(IP10_2_0, SCK1_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_MSEL(IP10_2_0, DREQ1_B, SEL_EXBUS1_0),\n\tPINMUX_IPSR_GPSR(IP10_2_0, ARM_TRACEDATA_10),\n\tPINMUX_IPSR_MSEL(IP10_2_0, DREQ0_C, SEL_EXBUS0_2),\n\tPINMUX_IPSR_GPSR(IP10_5_3, VI0_R1),\n\tPINMUX_IPSR_MSEL(IP10_5_3, SSI_SDATA8_C, SEL_SSI8_2),\n\tPINMUX_IPSR_GPSR(IP10_5_3, DACK1_B),\n\tPINMUX_IPSR_GPSR(IP10_5_3, ARM_TRACEDATA_11),\n\tPINMUX_IPSR_GPSR(IP10_5_3, DACK0_C),\n\tPINMUX_IPSR_GPSR(IP10_5_3, DRACK0_C),\n\tPINMUX_IPSR_GPSR(IP10_8_6, VI0_R2),\n\tPINMUX_IPSR_GPSR(IP10_8_6, ETH_LINK),\n\tPINMUX_IPSR_GPSR(IP10_8_6, SD2_CLK_B),\n\tPINMUX_IPSR_MSEL(IP10_8_6, IRQ2, SEL_INT2_0),\n\tPINMUX_IPSR_GPSR(IP10_8_6, ARM_TRACEDATA_12),\n\tPINMUX_IPSR_GPSR(IP10_11_9, VI0_R3),\n\tPINMUX_IPSR_GPSR(IP10_11_9, ETH_MAGIC),\n\tPINMUX_IPSR_MSEL(IP10_11_9, SD2_CMD_B, SEL_SD2_1),\n\tPINMUX_IPSR_MSEL(IP10_11_9, IRQ3, SEL_INT3_0),\n\tPINMUX_IPSR_GPSR(IP10_11_9, ARM_TRACEDATA_13),\n\tPINMUX_IPSR_GPSR(IP10_14_12, VI0_R4),\n\tPINMUX_IPSR_GPSR(IP10_14_12, ETH_REFCLK),\n\tPINMUX_IPSR_MSEL(IP10_14_12, SD2_CD_B, SEL_SD2_1),\n\tPINMUX_IPSR_MSEL(IP10_14_12, HSPI_CLK1_B, SEL_HSPI1_1),\n\tPINMUX_IPSR_GPSR(IP10_14_12, ARM_TRACEDATA_14),\n\tPINMUX_IPSR_GPSR(IP10_14_12, MT1_CLK),\n\tPINMUX_IPSR_GPSR(IP10_14_12, TS_SCK0),\n\tPINMUX_IPSR_GPSR(IP10_17_15, VI0_R5),\n\tPINMUX_IPSR_GPSR(IP10_17_15, ETH_TXD0),\n\tPINMUX_IPSR_MSEL(IP10_17_15, SD2_WP_B, SEL_SD2_1),\n\tPINMUX_IPSR_MSEL(IP10_17_15, HSPI_CS1_B, SEL_HSPI1_1),\n\tPINMUX_IPSR_GPSR(IP10_17_15, ARM_TRACEDATA_15),\n\tPINMUX_IPSR_GPSR(IP10_17_15, MT1_D),\n\tPINMUX_IPSR_GPSR(IP10_17_15, TS_SDEN0),\n\tPINMUX_IPSR_GPSR(IP10_20_18, VI0_R6),\n\tPINMUX_IPSR_GPSR(IP10_20_18, ETH_MDC),\n\tPINMUX_IPSR_MSEL(IP10_20_18, DREQ2_C, SEL_EXBUS2_2),\n\tPINMUX_IPSR_GPSR(IP10_20_18, HSPI_TX1_B),\n\tPINMUX_IPSR_GPSR(IP10_20_18, TRACECLK),\n\tPINMUX_IPSR_GPSR(IP10_20_18, MT1_BEN),\n\tPINMUX_IPSR_MSEL(IP10_20_18, PWMFSW0_D, SEL_PWMFSW_3),\n\tPINMUX_IPSR_GPSR(IP10_23_21, VI0_R7),\n\tPINMUX_IPSR_GPSR(IP10_23_21, ETH_MDIO),\n\tPINMUX_IPSR_GPSR(IP10_23_21, DACK2_C),\n\tPINMUX_IPSR_MSEL(IP10_23_21, HSPI_RX1_B, SEL_HSPI1_1),\n\tPINMUX_IPSR_MSEL(IP10_23_21, SCIF_CLK_D, SEL_SCIF_3),\n\tPINMUX_IPSR_GPSR(IP10_23_21, TRACECTL),\n\tPINMUX_IPSR_GPSR(IP10_23_21, MT1_PEN),\n\tPINMUX_IPSR_GPSR(IP10_25_24, VI1_CLK),\n\tPINMUX_IPSR_MSEL(IP10_25_24, SIM_D, SEL_SIM_0),\n\tPINMUX_IPSR_MSEL(IP10_25_24, SDA3, SEL_I2C3_0),\n\tPINMUX_IPSR_GPSR(IP10_28_26, VI1_HSYNC),\n\tPINMUX_IPSR_GPSR(IP10_28_26, VI3_CLK),\n\tPINMUX_IPSR_GPSR(IP10_28_26, SSI_SCK4),\n\tPINMUX_IPSR_MSEL(IP10_28_26, GPS_SIGN_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP10_28_26, PWMFSW0_E, SEL_PWMFSW_4),\n\tPINMUX_IPSR_GPSR(IP10_31_29, VI1_VSYNC),\n\tPINMUX_IPSR_GPSR(IP10_31_29, AUDIO_CLKOUT_C),\n\tPINMUX_IPSR_GPSR(IP10_31_29, SSI_WS4),\n\tPINMUX_IPSR_GPSR(IP10_31_29, SIM_CLK),\n\tPINMUX_IPSR_MSEL(IP10_31_29, GPS_MAG_C, SEL_GPS_2),\n\tPINMUX_IPSR_GPSR(IP10_31_29, SPV_TRST),\n\tPINMUX_IPSR_MSEL(IP10_31_29, SCL3, SEL_I2C3_0),\n\n\tPINMUX_IPSR_GPSR(IP11_2_0, VI1_DATA0_VI1_B0),\n\tPINMUX_IPSR_MSEL(IP11_2_0, SD2_DAT0, SEL_SD2_0),\n\tPINMUX_IPSR_GPSR(IP11_2_0, SIM_RST),\n\tPINMUX_IPSR_GPSR(IP11_2_0, SPV_TCK),\n\tPINMUX_IPSR_GPSR(IP11_2_0, ADICLK_B),\n\tPINMUX_IPSR_GPSR(IP11_5_3, VI1_DATA1_VI1_B1),\n\tPINMUX_IPSR_MSEL(IP11_5_3, SD2_DAT1, SEL_SD2_0),\n\tPINMUX_IPSR_GPSR(IP11_5_3, MT0_CLK),\n\tPINMUX_IPSR_GPSR(IP11_5_3, SPV_TMS),\n\tPINMUX_IPSR_MSEL(IP11_5_3, ADICS_B_SAMP_B, SEL_ADI_1),\n\tPINMUX_IPSR_GPSR(IP11_8_6, VI1_DATA2_VI1_B2),\n\tPINMUX_IPSR_MSEL(IP11_8_6, SD2_DAT2, SEL_SD2_0),\n\tPINMUX_IPSR_GPSR(IP11_8_6, MT0_D),\n\tPINMUX_IPSR_GPSR(IP11_8_6, SPVTDI),\n\tPINMUX_IPSR_MSEL(IP11_8_6, ADIDATA_B, SEL_ADI_1),\n\tPINMUX_IPSR_GPSR(IP11_11_9, VI1_DATA3_VI1_B3),\n\tPINMUX_IPSR_MSEL(IP11_11_9, SD2_DAT3, SEL_SD2_0),\n\tPINMUX_IPSR_GPSR(IP11_11_9, MT0_BEN),\n\tPINMUX_IPSR_GPSR(IP11_11_9, SPV_TDO),\n\tPINMUX_IPSR_GPSR(IP11_11_9, ADICHS0_B),\n\tPINMUX_IPSR_GPSR(IP11_14_12, VI1_DATA4_VI1_B4),\n\tPINMUX_IPSR_GPSR(IP11_14_12, SD2_CLK),\n\tPINMUX_IPSR_GPSR(IP11_14_12, MT0_PEN),\n\tPINMUX_IPSR_GPSR(IP11_14_12, SPA_TRST),\n\tPINMUX_IPSR_MSEL(IP11_14_12, HSPI_CLK1_D, SEL_HSPI1_3),\n\tPINMUX_IPSR_GPSR(IP11_14_12, ADICHS1_B),\n\tPINMUX_IPSR_GPSR(IP11_17_15, VI1_DATA5_VI1_B5),\n\tPINMUX_IPSR_MSEL(IP11_17_15, SD2_CMD, SEL_SD2_0),\n\tPINMUX_IPSR_GPSR(IP11_17_15, MT0_SYNC),\n\tPINMUX_IPSR_GPSR(IP11_17_15, SPA_TCK),\n\tPINMUX_IPSR_MSEL(IP11_17_15, HSPI_CS1_D, SEL_HSPI1_3),\n\tPINMUX_IPSR_GPSR(IP11_17_15, ADICHS2_B),\n\tPINMUX_IPSR_GPSR(IP11_20_18, VI1_DATA6_VI1_B6),\n\tPINMUX_IPSR_MSEL(IP11_20_18, SD2_CD, SEL_SD2_0),\n\tPINMUX_IPSR_GPSR(IP11_20_18, MT0_VCXO),\n\tPINMUX_IPSR_GPSR(IP11_20_18, SPA_TMS),\n\tPINMUX_IPSR_GPSR(IP11_20_18, HSPI_TX1_D),\n\tPINMUX_IPSR_GPSR(IP11_23_21, VI1_DATA7_VI1_B7),\n\tPINMUX_IPSR_MSEL(IP11_23_21, SD2_WP, SEL_SD2_0),\n\tPINMUX_IPSR_GPSR(IP11_23_21, MT0_PWM),\n\tPINMUX_IPSR_GPSR(IP11_23_21, SPA_TDI),\n\tPINMUX_IPSR_MSEL(IP11_23_21, HSPI_RX1_D, SEL_HSPI1_3),\n\tPINMUX_IPSR_GPSR(IP11_26_24, VI1_G0),\n\tPINMUX_IPSR_GPSR(IP11_26_24, VI3_DATA0),\n\tPINMUX_IPSR_GPSR(IP11_26_24, TS_SCK1),\n\tPINMUX_IPSR_MSEL(IP11_26_24, DREQ2_B, SEL_EXBUS2_1),\n\tPINMUX_IPSR_GPSR(IP11_26_24, TX2),\n\tPINMUX_IPSR_GPSR(IP11_26_24, SPA_TDO),\n\tPINMUX_IPSR_MSEL(IP11_26_24, HCTS0_B, SEL_HSCIF0_1),\n\tPINMUX_IPSR_GPSR(IP11_29_27, VI1_G1),\n\tPINMUX_IPSR_GPSR(IP11_29_27, VI3_DATA1),\n\tPINMUX_IPSR_GPSR(IP11_29_27, SSI_SCK1),\n\tPINMUX_IPSR_GPSR(IP11_29_27, TS_SDEN1),\n\tPINMUX_IPSR_GPSR(IP11_29_27, DACK2_B),\n\tPINMUX_IPSR_MSEL(IP11_29_27, RX2, SEL_SCIF2_0),\n\tPINMUX_IPSR_MSEL(IP11_29_27, HRTS0_B, SEL_HSCIF0_1),\n\n\tPINMUX_IPSR_GPSR(IP12_2_0, VI1_G2),\n\tPINMUX_IPSR_GPSR(IP12_2_0, VI3_DATA2),\n\tPINMUX_IPSR_GPSR(IP12_2_0, SSI_WS1),\n\tPINMUX_IPSR_GPSR(IP12_2_0, TS_SPSYNC1),\n\tPINMUX_IPSR_MSEL(IP12_2_0, SCK2, SEL_SCIF2_0),\n\tPINMUX_IPSR_MSEL(IP12_2_0, HSCK0_B, SEL_HSCIF0_1),\n\tPINMUX_IPSR_GPSR(IP12_5_3, VI1_G3),\n\tPINMUX_IPSR_GPSR(IP12_5_3, VI3_DATA3),\n\tPINMUX_IPSR_GPSR(IP12_5_3, SSI_SCK2),\n\tPINMUX_IPSR_GPSR(IP12_5_3, TS_SDAT1),\n\tPINMUX_IPSR_MSEL(IP12_5_3, SCL1_C, SEL_I2C1_2),\n\tPINMUX_IPSR_GPSR(IP12_5_3, HTX0_B),\n\tPINMUX_IPSR_GPSR(IP12_8_6, VI1_G4),\n\tPINMUX_IPSR_GPSR(IP12_8_6, VI3_DATA4),\n\tPINMUX_IPSR_GPSR(IP12_8_6, SSI_WS2),\n\tPINMUX_IPSR_MSEL(IP12_8_6, SDA1_C, SEL_I2C1_2),\n\tPINMUX_IPSR_GPSR(IP12_8_6, SIM_RST_B),\n\tPINMUX_IPSR_MSEL(IP12_8_6, HRX0_B, SEL_HSCIF0_1),\n\tPINMUX_IPSR_GPSR(IP12_11_9, VI1_G5),\n\tPINMUX_IPSR_GPSR(IP12_11_9, VI3_DATA5),\n\tPINMUX_IPSR_MSEL(IP12_11_9, GPS_CLK, SEL_GPS_0),\n\tPINMUX_IPSR_GPSR(IP12_11_9, FSE),\n\tPINMUX_IPSR_GPSR(IP12_11_9, TX4_B),\n\tPINMUX_IPSR_MSEL(IP12_11_9, SIM_D_B, SEL_SIM_1),\n\tPINMUX_IPSR_GPSR(IP12_14_12, VI1_G6),\n\tPINMUX_IPSR_GPSR(IP12_14_12, VI3_DATA6),\n\tPINMUX_IPSR_MSEL(IP12_14_12, GPS_SIGN, SEL_GPS_0),\n\tPINMUX_IPSR_GPSR(IP12_14_12, FRB),\n\tPINMUX_IPSR_MSEL(IP12_14_12, RX4_B, SEL_SCIF4_1),\n\tPINMUX_IPSR_GPSR(IP12_14_12, SIM_CLK_B),\n\tPINMUX_IPSR_GPSR(IP12_17_15, VI1_G7),\n\tPINMUX_IPSR_GPSR(IP12_17_15, VI3_DATA7),\n\tPINMUX_IPSR_MSEL(IP12_17_15, GPS_MAG, SEL_GPS_0),\n\tPINMUX_IPSR_GPSR(IP12_17_15, FCE),\n\tPINMUX_IPSR_MSEL(IP12_17_15, SCK4_B, SEL_SCIF4_1),\n};\n\n \nenum {\n\tGP_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_GPIO_GP_ALL(),\n\tPINMUX_NOGP_ALL(),\n};\n\n \nstatic const unsigned int du0_rgb666_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 28), RCAR_GP_PIN(5, 27), RCAR_GP_PIN(5, 26),\n\tRCAR_GP_PIN(5, 25), RCAR_GP_PIN(5, 24), RCAR_GP_PIN(5, 23),\n\tRCAR_GP_PIN(6, 2),  RCAR_GP_PIN(6, 1),  RCAR_GP_PIN(6, 0),\n\tRCAR_GP_PIN(5, 31), RCAR_GP_PIN(5, 30), RCAR_GP_PIN(5, 29),\n\tRCAR_GP_PIN(6, 8),  RCAR_GP_PIN(6, 7),  RCAR_GP_PIN(6, 6),\n\tRCAR_GP_PIN(6, 5),  RCAR_GP_PIN(6, 4),  RCAR_GP_PIN(6, 3),\n};\nstatic const unsigned int du0_rgb666_mux[] = {\n\tDU0_DR7_MARK, DU0_DR6_MARK, DU0_DR5_MARK, DU0_DR4_MARK,\n\tDU0_DR3_MARK, DU0_DR2_MARK,\n\tDU0_DG7_MARK, DU0_DG6_MARK, DU0_DG5_MARK, DU0_DG4_MARK,\n\tDU0_DG3_MARK, DU0_DG2_MARK,\n\tDU0_DB7_MARK, DU0_DB6_MARK, DU0_DB5_MARK, DU0_DB4_MARK,\n\tDU0_DB3_MARK, DU0_DB2_MARK,\n};\nstatic const unsigned int du0_rgb888_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 28), RCAR_GP_PIN(5, 27), RCAR_GP_PIN(5, 26),\n\tRCAR_GP_PIN(5, 25), RCAR_GP_PIN(5, 24), RCAR_GP_PIN(5, 23),\n\tRCAR_GP_PIN(0, 24), RCAR_GP_PIN(0, 23), RCAR_GP_PIN(6, 2),\n\tRCAR_GP_PIN(6, 1),  RCAR_GP_PIN(6, 0),  RCAR_GP_PIN(5, 31),\n\tRCAR_GP_PIN(5, 30), RCAR_GP_PIN(5, 29), RCAR_GP_PIN(0, 26),\n\tRCAR_GP_PIN(0, 25), RCAR_GP_PIN(6, 8),  RCAR_GP_PIN(6, 7),\n\tRCAR_GP_PIN(6, 6),  RCAR_GP_PIN(6, 5),  RCAR_GP_PIN(6, 4),\n\tRCAR_GP_PIN(6, 3),  RCAR_GP_PIN(0, 28), RCAR_GP_PIN(0, 27),\n};\nstatic const unsigned int du0_rgb888_mux[] = {\n\tDU0_DR7_MARK, DU0_DR6_MARK, DU0_DR5_MARK, DU0_DR4_MARK,\n\tDU0_DR3_MARK, DU0_DR2_MARK, DU0_DR1_MARK, DU0_DR0_MARK,\n\tDU0_DG7_MARK, DU0_DG6_MARK, DU0_DG5_MARK, DU0_DG4_MARK,\n\tDU0_DG3_MARK, DU0_DG2_MARK, DU0_DG1_MARK, DU0_DG0_MARK,\n\tDU0_DB7_MARK, DU0_DB6_MARK, DU0_DB5_MARK, DU0_DB4_MARK,\n\tDU0_DB3_MARK, DU0_DB2_MARK, DU0_DB1_MARK, DU0_DB0_MARK,\n};\nstatic const unsigned int du0_clk_in_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 29),\n};\nstatic const unsigned int du0_clk_in_mux[] = {\n\tDU0_DOTCLKIN_MARK,\n};\nstatic const unsigned int du0_clk_out_0_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 20),\n};\nstatic const unsigned int du0_clk_out_0_mux[] = {\n\tDU0_DOTCLKOUT0_MARK,\n};\nstatic const unsigned int du0_clk_out_1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 30),\n};\nstatic const unsigned int du0_clk_out_1_mux[] = {\n\tDU0_DOTCLKOUT1_MARK,\n};\nstatic const unsigned int du0_sync_0_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 22), RCAR_GP_PIN(5, 21), RCAR_GP_PIN(0, 31),\n};\nstatic const unsigned int du0_sync_0_mux[] = {\n\tDU0_EXHSYNC_DU0_HSYNC_MARK, DU0_EXVSYNC_DU0_VSYNC_MARK,\n\tDU0_EXODDF_DU0_ODDF_DISP_CDE_MARK\n};\nstatic const unsigned int du0_sync_1_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 22), RCAR_GP_PIN(5, 21), RCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int du0_sync_1_mux[] = {\n\tDU0_EXHSYNC_DU0_HSYNC_MARK, DU0_EXVSYNC_DU0_VSYNC_MARK,\n\tDU0_DISP_MARK\n};\nstatic const unsigned int du0_oddf_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 31),\n};\nstatic const unsigned int du0_oddf_mux[] = {\n\tDU0_EXODDF_DU0_ODDF_DISP_CDE_MARK\n};\nstatic const unsigned int du0_cde_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1),\n};\nstatic const unsigned int du0_cde_mux[] = {\n\tDU0_CDE_MARK\n};\n \nstatic const unsigned int du1_rgb666_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 9),  RCAR_GP_PIN(1, 8),  RCAR_GP_PIN(1, 7),\n\tRCAR_GP_PIN(1, 6),  RCAR_GP_PIN(1, 5),  RCAR_GP_PIN(1, 4),\n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 16), RCAR_GP_PIN(1, 15),\n\tRCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 12),\n\tRCAR_GP_PIN(1, 25), RCAR_GP_PIN(1, 24), RCAR_GP_PIN(1, 23),\n\tRCAR_GP_PIN(1, 22), RCAR_GP_PIN(1, 21), RCAR_GP_PIN(1, 20),\n};\nstatic const unsigned int du1_rgb666_mux[] = {\n\tDU1_DR7_MARK, DU1_DR6_MARK, DU1_DR5_MARK, DU1_DR4_MARK,\n\tDU1_DR3_MARK, DU1_DR2_MARK,\n\tDU1_DG7_MARK, DU1_DG6_MARK, DU1_DG5_MARK, DU1_DG4_MARK,\n\tDU1_DG3_MARK, DU1_DG2_MARK,\n\tDU1_DB7_MARK, DU1_DB6_MARK, DU1_DB5_MARK, DU1_DB4_MARK,\n\tDU1_DB3_MARK, DU1_DB2_MARK,\n};\nstatic const unsigned int du1_rgb888_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 9),  RCAR_GP_PIN(1, 8),  RCAR_GP_PIN(1, 7),\n\tRCAR_GP_PIN(1, 6),  RCAR_GP_PIN(1, 5),  RCAR_GP_PIN(1, 4),\n\tRCAR_GP_PIN(1, 3),  RCAR_GP_PIN(1, 2),  RCAR_GP_PIN(1, 17),\n\tRCAR_GP_PIN(1, 16), RCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 14),\n\tRCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 11),\n\tRCAR_GP_PIN(1, 0),  RCAR_GP_PIN(1, 25), RCAR_GP_PIN(1, 24),\n\tRCAR_GP_PIN(1, 23), RCAR_GP_PIN(1, 22), RCAR_GP_PIN(1, 21),\n\tRCAR_GP_PIN(1, 20), RCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int du1_rgb888_mux[] = {\n\tDU1_DR7_MARK, DU1_DR6_MARK, DU1_DR5_MARK, DU1_DR4_MARK,\n\tDU1_DR3_MARK, DU1_DR2_MARK, DU1_DR1_MARK, DU1_DR0_MARK,\n\tDU1_DG7_MARK, DU1_DG6_MARK, DU1_DG5_MARK, DU1_DG4_MARK,\n\tDU1_DG3_MARK, DU1_DG2_MARK, DU1_DG1_MARK, DU1_DG0_MARK,\n\tDU1_DB7_MARK, DU1_DB6_MARK, DU1_DB5_MARK, DU1_DB4_MARK,\n\tDU1_DB3_MARK, DU1_DB2_MARK, DU1_DB1_MARK, DU1_DB0_MARK,\n};\nstatic const unsigned int du1_clk_in_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 26),\n};\nstatic const unsigned int du1_clk_in_mux[] = {\n\tDU1_DOTCLKIN_MARK,\n};\nstatic const unsigned int du1_clk_out_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 27),\n};\nstatic const unsigned int du1_clk_out_mux[] = {\n\tDU1_DOTCLKOUT_MARK,\n};\nstatic const unsigned int du1_sync_0_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 29), RCAR_GP_PIN(1, 28), RCAR_GP_PIN(1, 30),\n};\nstatic const unsigned int du1_sync_0_mux[] = {\n\tDU1_EXVSYNC_DU1_VSYNC_MARK, DU1_EXHSYNC_DU1_HSYNC_MARK,\n\tDU1_EXODDF_DU1_ODDF_DISP_CDE_MARK\n};\nstatic const unsigned int du1_sync_1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 29), RCAR_GP_PIN(1, 28), RCAR_GP_PIN(1, 31),\n};\nstatic const unsigned int du1_sync_1_mux[] = {\n\tDU1_EXVSYNC_DU1_VSYNC_MARK, DU1_EXHSYNC_DU1_HSYNC_MARK,\n\tDU1_DISP_MARK\n};\nstatic const unsigned int du1_oddf_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 30),\n};\nstatic const unsigned int du1_oddf_mux[] = {\n\tDU1_EXODDF_DU1_ODDF_DISP_CDE_MARK\n};\nstatic const unsigned int du1_cde_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0),\n};\nstatic const unsigned int du1_cde_mux[] = {\n\tDU1_CDE_MARK\n};\n \nstatic const unsigned int ether_rmii_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 27), RCAR_GP_PIN(2, 16), RCAR_GP_PIN(2, 18),\n\tRCAR_GP_PIN(2, 26),\n\tRCAR_GP_PIN(2, 20), RCAR_GP_PIN(2, 21), RCAR_GP_PIN(2, 17),\n\tRCAR_GP_PIN(2, 19),\n\tRCAR_GP_PIN(2, 29), RCAR_GP_PIN(2, 28),\n};\nstatic const unsigned int ether_rmii_mux[] = {\n\tETH_TXD0_MARK, ETH_TXD1_MARK, ETH_TX_EN_MARK,  ETH_REFCLK_MARK,\n\tETH_RXD0_MARK, ETH_RXD1_MARK, ETH_CRS_DV_MARK, ETH_RX_ER_MARK,\n\tETH_MDIO_MARK, ETH_MDC_MARK,\n};\nstatic const unsigned int ether_link_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 24),\n};\nstatic const unsigned int ether_link_mux[] = {\n\tETH_LINK_MARK,\n};\nstatic const unsigned int ether_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 25),\n};\nstatic const unsigned int ether_magic_mux[] = {\n\tETH_MAGIC_MARK,\n};\n \nstatic const unsigned int hscif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 20), RCAR_GP_PIN(4, 21)\n};\nstatic const unsigned int hscif0_data_mux[] = {\n\tHTX0_MARK, HRX0_MARK\n};\nstatic const unsigned int hscif0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 13)\n};\nstatic const unsigned int hscif0_data_b_mux[] = {\n\tHTX0_B_MARK, HRX0_B_MARK\n};\nstatic const unsigned int hscif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 18), RCAR_GP_PIN(4, 19)\n};\nstatic const unsigned int hscif0_ctrl_mux[] = {\n\tHCTS0_MARK, HRTS0_MARK\n};\nstatic const unsigned int hscif0_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 9), RCAR_GP_PIN(3, 10)\n};\nstatic const unsigned int hscif0_ctrl_b_mux[] = {\n\tHCTS0_B_MARK, HRTS0_B_MARK\n};\nstatic const unsigned int hscif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 17)\n};\nstatic const unsigned int hscif0_clk_mux[] = {\n\tHSCK0_MARK\n};\nstatic const unsigned int hscif0_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 11)\n};\nstatic const unsigned int hscif0_clk_b_mux[] = {\n\tHSCK0_B_MARK\n};\n \nstatic const unsigned int hscif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 19), RCAR_GP_PIN(0, 20)\n};\nstatic const unsigned int hscif1_data_mux[] = {\n\tHTX1_MARK, HRX1_MARK\n};\nstatic const unsigned int hscif1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 2), RCAR_GP_PIN(2, 3)\n};\nstatic const unsigned int hscif1_data_b_mux[] = {\n\tHTX1_B_MARK, HRX1_B_MARK\n};\nstatic const unsigned int hscif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 21), RCAR_GP_PIN(0, 22)\n};\nstatic const unsigned int hscif1_ctrl_mux[] = {\n\tHCTS1_MARK, HRTS1_MARK\n};\nstatic const unsigned int hscif1_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 6)\n};\nstatic const unsigned int hscif1_ctrl_b_mux[] = {\n\tHCTS1_B_MARK, HRTS1_B_MARK\n};\nstatic const unsigned int hscif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18)\n};\nstatic const unsigned int hscif1_clk_mux[] = {\n\tHSCK1_MARK\n};\nstatic const unsigned int hscif1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4)\n};\nstatic const unsigned int hscif1_clk_b_mux[] = {\n\tHSCK1_B_MARK\n};\n \nstatic const unsigned int hspi0_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22), RCAR_GP_PIN(4, 23), RCAR_GP_PIN(4, 25),\n\tRCAR_GP_PIN(4, 24),\n};\nstatic const unsigned int hspi0_mux[] = {\n\tHSPI_CLK0_MARK, HSPI_CS0_MARK, HSPI_RX0_MARK, HSPI_TX0_MARK,\n};\n \nstatic const unsigned int hspi1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 31), RCAR_GP_PIN(1, 26), RCAR_GP_PIN(2, 0),\n\tRCAR_GP_PIN(1, 30),\n};\nstatic const unsigned int hspi1_mux[] = {\n\tHSPI_CLK1_MARK, HSPI_CS1_MARK, HSPI_RX1_MARK, HSPI_TX1_MARK,\n};\nstatic const unsigned int hspi1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 26), RCAR_GP_PIN(2, 27), RCAR_GP_PIN(2, 29),\n\tRCAR_GP_PIN(2, 28),\n};\nstatic const unsigned int hspi1_b_mux[] = {\n\tHSPI_CLK1_B_MARK, HSPI_CS1_B_MARK, HSPI_RX1_B_MARK, HSPI_TX1_B_MARK,\n};\nstatic const unsigned int hspi1_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 13), RCAR_GP_PIN(4, 14), RCAR_GP_PIN(4, 16),\n\tRCAR_GP_PIN(4, 15),\n};\nstatic const unsigned int hspi1_c_mux[] = {\n\tHSPI_CLK1_C_MARK, HSPI_CS1_C_MARK, HSPI_RX1_C_MARK, HSPI_TX1_C_MARK,\n};\nstatic const unsigned int hspi1_d_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 5), RCAR_GP_PIN(3, 6), RCAR_GP_PIN(3, 8),\n\tRCAR_GP_PIN(3, 7),\n};\nstatic const unsigned int hspi1_d_mux[] = {\n\tHSPI_CLK1_D_MARK, HSPI_CS1_D_MARK, HSPI_RX1_D_MARK, HSPI_TX1_D_MARK,\n};\n \nstatic const unsigned int hspi2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 9), RCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 11),\n\tRCAR_GP_PIN(0, 14),\n};\nstatic const unsigned int hspi2_mux[] = {\n\tHSPI_CLK2_MARK, HSPI_CS2_MARK, HSPI_RX2_MARK, HSPI_TX2_MARK,\n};\nstatic const unsigned int hspi2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 7), RCAR_GP_PIN(0, 13), RCAR_GP_PIN(0, 8),\n\tRCAR_GP_PIN(0, 6),\n};\nstatic const unsigned int hspi2_b_mux[] = {\n\tHSPI_CLK2_B_MARK, HSPI_CS2_B_MARK, HSPI_RX2_B_MARK, HSPI_TX2_B_MARK,\n};\n \nstatic const unsigned int i2c1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 27), RCAR_GP_PIN(0, 28),\n};\nstatic const unsigned int i2c1_mux[] = {\n\tSCL1_MARK, SDA1_MARK,\n};\nstatic const unsigned int i2c1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 10), RCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int i2c1_b_mux[] = {\n\tSCL1_B_MARK, SDA1_B_MARK,\n};\nstatic const unsigned int i2c1_c_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 13),\n};\nstatic const unsigned int i2c1_c_mux[] = {\n\tSCL1_C_MARK, SDA1_C_MARK,\n};\nstatic const unsigned int i2c1_d_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 26), RCAR_GP_PIN(1, 27),\n};\nstatic const unsigned int i2c1_d_mux[] = {\n\tSCL1_D_MARK, SDA1_D_MARK,\n};\n \nstatic const unsigned int i2c2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 25), RCAR_GP_PIN(0, 26),\n};\nstatic const unsigned int i2c2_mux[] = {\n\tSCL2_MARK, SDA2_MARK,\n};\nstatic const unsigned int i2c2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 18), RCAR_GP_PIN(1, 19),\n};\nstatic const unsigned int i2c2_b_mux[] = {\n\tSCL2_B_MARK, SDA2_B_MARK,\n};\nstatic const unsigned int i2c2_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 31), RCAR_GP_PIN(0, 30),\n};\nstatic const unsigned int i2c2_c_mux[] = {\n\tSCL2_C_MARK, SDA2_C_MARK,\n};\nstatic const unsigned int i2c2_d_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 24), RCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int i2c2_d_mux[] = {\n\tSCL2_D_MARK, SDA2_D_MARK,\n};\n \nstatic const unsigned int i2c3_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 0), RCAR_GP_PIN(2, 30),\n};\nstatic const unsigned int i2c3_mux[] = {\n\tSCL3_MARK, SDA3_MARK,\n};\nstatic const unsigned int i2c3_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 29), RCAR_GP_PIN(0, 30),\n};\nstatic const unsigned int i2c3_b_mux[] = {\n\tSCL3_B_MARK, SDA3_B_MARK,\n};\n \nstatic const unsigned int intc_irq0_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14),\n};\nstatic const unsigned int intc_irq0_mux[] = {\n\tIRQ0_MARK,\n};\nstatic const unsigned int intc_irq0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 13),\n};\nstatic const unsigned int intc_irq0_b_mux[] = {\n\tIRQ0_B_MARK,\n};\nstatic const unsigned int intc_irq1_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 15),\n};\nstatic const unsigned int intc_irq1_mux[] = {\n\tIRQ1_MARK,\n};\nstatic const unsigned int intc_irq1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 14),\n};\nstatic const unsigned int intc_irq1_b_mux[] = {\n\tIRQ1_B_MARK,\n};\nstatic const unsigned int intc_irq2_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 24),\n};\nstatic const unsigned int intc_irq2_mux[] = {\n\tIRQ2_MARK,\n};\nstatic const unsigned int intc_irq2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 15),\n};\nstatic const unsigned int intc_irq2_b_mux[] = {\n\tIRQ2_B_MARK,\n};\nstatic const unsigned int intc_irq3_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 25),\n};\nstatic const unsigned int intc_irq3_mux[] = {\n\tIRQ3_MARK,\n};\nstatic const unsigned int intc_irq3_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 16),\n};\nstatic const unsigned int intc_irq3_b_mux[] = {\n\tIRQ3_B_MARK,\n};\n \nstatic const unsigned int lbsc_cs0_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 13),\n};\nstatic const unsigned int lbsc_cs0_mux[] = {\n\tCS0_MARK,\n};\nstatic const unsigned int lbsc_cs1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14),\n};\nstatic const unsigned int lbsc_cs1_mux[] = {\n\tCS1_A26_MARK,\n};\nstatic const unsigned int lbsc_ex_cs0_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int lbsc_ex_cs0_mux[] = {\n\tEX_CS0_MARK,\n};\nstatic const unsigned int lbsc_ex_cs1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int lbsc_ex_cs1_mux[] = {\n\tEX_CS1_MARK,\n};\nstatic const unsigned int lbsc_ex_cs2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 17),\n};\nstatic const unsigned int lbsc_ex_cs2_mux[] = {\n\tEX_CS2_MARK,\n};\nstatic const unsigned int lbsc_ex_cs3_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int lbsc_ex_cs3_mux[] = {\n\tEX_CS3_MARK,\n};\nstatic const unsigned int lbsc_ex_cs4_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 19),\n};\nstatic const unsigned int lbsc_ex_cs4_mux[] = {\n\tEX_CS4_MARK,\n};\nstatic const unsigned int lbsc_ex_cs5_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 20),\n};\nstatic const unsigned int lbsc_ex_cs5_mux[] = {\n\tEX_CS5_MARK,\n};\n \nstatic const unsigned int mmc0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 19), RCAR_GP_PIN(0, 20), RCAR_GP_PIN(0, 21),\n\tRCAR_GP_PIN(0, 2),  RCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 11),\n\tRCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int mmc0_data_mux[] = {\n\tMMC0_D0_MARK, MMC0_D1_MARK, MMC0_D2_MARK, MMC0_D3_MARK,\n\tMMC0_D4_MARK, MMC0_D5_MARK, MMC0_D6_MARK, MMC0_D7_MARK,\n};\nstatic const unsigned int mmc0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18), RCAR_GP_PIN(0, 17),\n};\nstatic const unsigned int mmc0_ctrl_mux[] = {\n\tMMC0_CMD_MARK, MMC0_CLK_MARK,\n};\nstatic const unsigned int mmc1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8),  RCAR_GP_PIN(2, 9),  RCAR_GP_PIN(2, 10),\n\tRCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 12), RCAR_GP_PIN(2, 13),\n\tRCAR_GP_PIN(2, 16), RCAR_GP_PIN(2, 17),\n};\nstatic const unsigned int mmc1_data_mux[] = {\n\tMMC1_D0_MARK, MMC1_D1_MARK, MMC1_D2_MARK, MMC1_D3_MARK,\n\tMMC1_D4_MARK, MMC1_D5_MARK, MMC1_D6_MARK, MMC1_D7_MARK,\n};\nstatic const unsigned int mmc1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4), RCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int mmc1_ctrl_mux[] = {\n\tMMC1_CMD_MARK, MMC1_CLK_MARK,\n};\n \nstatic const unsigned int pwm0_pins[] = {\n\tRCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int pwm0_mux[] = {\n\tPWM0_MARK,\n};\nstatic const unsigned int pwm0_b_pins[] = {\n\tRCAR_GP_PIN(0, 12),\n};\nstatic const unsigned int pwm0_b_mux[] = {\n\tPWM0_B_MARK,\n};\nstatic const unsigned int pwm0_c_pins[] = {\n\tRCAR_GP_PIN(4, 5),\n};\nstatic const unsigned int pwm0_c_mux[] = {\n\tPWM0_C_MARK,\n};\nstatic const unsigned int pwm0_d_pins[] = {\n\tRCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int pwm0_d_mux[] = {\n\tPWM0_D_MARK,\n};\nstatic const unsigned int pwm1_pins[] = {\n\tRCAR_GP_PIN(4, 28),\n};\nstatic const unsigned int pwm1_mux[] = {\n\tPWM1_MARK,\n};\nstatic const unsigned int pwm2_pins[] = {\n\tRCAR_GP_PIN(3, 25),\n};\nstatic const unsigned int pwm2_mux[] = {\n\tPWM2_MARK,\n};\nstatic const unsigned int pwm3_pins[] = {\n\tRCAR_GP_PIN(3, 26),\n};\nstatic const unsigned int pwm3_mux[] = {\n\tPWM3_MARK,\n};\nstatic const unsigned int pwm4_pins[] = {\n\tRCAR_GP_PIN(3, 27),\n};\nstatic const unsigned int pwm4_mux[] = {\n\tPWM4_MARK,\n};\nstatic const unsigned int pwm5_pins[] = {\n\tRCAR_GP_PIN(4, 17),\n};\nstatic const unsigned int pwm5_mux[] = {\n\tPWM5_MARK,\n};\nstatic const unsigned int pwm6_pins[] = {\n\tRCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int pwm6_mux[] = {\n\tPWM6_MARK,\n};\n \nstatic const unsigned int scif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 25), RCAR_GP_PIN(4, 24),\n};\nstatic const unsigned int scif0_data_mux[] = {\n\tRX0_MARK, TX0_MARK,\n};\nstatic const unsigned int scif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 28),\n};\nstatic const unsigned int scif0_clk_mux[] = {\n\tSCK0_MARK,\n};\nstatic const unsigned int scif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 23), RCAR_GP_PIN(4, 22),\n};\nstatic const unsigned int scif0_ctrl_mux[] = {\n\tRTS0_TANS_MARK, CTS0_MARK,\n};\nstatic const unsigned int scif0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 20), RCAR_GP_PIN(0, 19),\n};\nstatic const unsigned int scif0_data_b_mux[] = {\n\tRX0_B_MARK, TX0_B_MARK,\n};\nstatic const unsigned int scif0_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1),\n};\nstatic const unsigned int scif0_clk_b_mux[] = {\n\tSCK0_B_MARK,\n};\nstatic const unsigned int scif0_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18), RCAR_GP_PIN(0, 11),\n};\nstatic const unsigned int scif0_ctrl_b_mux[] = {\n\tRTS0_B_TANS_B_MARK, CTS0_B_MARK,\n};\nstatic const unsigned int scif0_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 18), RCAR_GP_PIN(4, 19),\n};\nstatic const unsigned int scif0_data_c_mux[] = {\n\tRX0_C_MARK, TX0_C_MARK,\n};\nstatic const unsigned int scif0_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 17),\n};\nstatic const unsigned int scif0_clk_c_mux[] = {\n\tSCK0_C_MARK,\n};\nstatic const unsigned int scif0_ctrl_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 21), RCAR_GP_PIN(4, 20),\n};\nstatic const unsigned int scif0_ctrl_c_mux[] = {\n\tRTS0_C_TANS_C_MARK, CTS0_C_MARK,\n};\nstatic const unsigned int scif0_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 11), RCAR_GP_PIN(1, 10),\n};\nstatic const unsigned int scif0_data_d_mux[] = {\n\tRX0_D_MARK, TX0_D_MARK,\n};\nstatic const unsigned int scif0_clk_d_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int scif0_clk_d_mux[] = {\n\tSCK0_D_MARK,\n};\nstatic const unsigned int scif0_ctrl_d_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int scif0_ctrl_d_mux[] = {\n\tRTS0_D_TANS_D_MARK, CTS0_D_MARK,\n};\n \nstatic const unsigned int scif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 21), RCAR_GP_PIN(4, 20),\n};\nstatic const unsigned int scif1_data_mux[] = {\n\tRX1_MARK, TX1_MARK,\n};\nstatic const unsigned int scif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 17),\n};\nstatic const unsigned int scif1_clk_mux[] = {\n\tSCK1_MARK,\n};\nstatic const unsigned int scif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 19), RCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int scif1_ctrl_mux[] = {\n\tRTS1_TANS_MARK, CTS1_MARK,\n};\nstatic const unsigned int scif1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 21), RCAR_GP_PIN(3, 18),\n};\nstatic const unsigned int scif1_data_b_mux[] = {\n\tRX1_B_MARK, TX1_B_MARK,\n};\nstatic const unsigned int scif1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 17),\n};\nstatic const unsigned int scif1_clk_b_mux[] = {\n\tSCK1_B_MARK,\n};\nstatic const unsigned int scif1_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 19), RCAR_GP_PIN(3, 20),\n};\nstatic const unsigned int scif1_ctrl_b_mux[] = {\n\tRTS1_B_TANS_B_MARK, CTS1_B_MARK,\n};\nstatic const unsigned int scif1_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 3), RCAR_GP_PIN(2, 2),\n};\nstatic const unsigned int scif1_data_c_mux[] = {\n\tRX1_C_MARK, TX1_C_MARK,\n};\nstatic const unsigned int scif1_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 22),\n};\nstatic const unsigned int scif1_clk_c_mux[] = {\n\tSCK1_C_MARK,\n};\nstatic const unsigned int scif1_ctrl_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 5), RCAR_GP_PIN(2, 4),\n};\nstatic const unsigned int scif1_ctrl_c_mux[] = {\n\tRTS1_C_TANS_C_MARK, CTS1_C_MARK,\n};\n \nstatic const unsigned int scif2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 9),\n};\nstatic const unsigned int scif2_data_mux[] = {\n\tRX2_MARK, TX2_MARK,\n};\nstatic const unsigned int scif2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 11),\n};\nstatic const unsigned int scif2_clk_mux[] = {\n\tSCK2_MARK,\n};\nstatic const unsigned int scif2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 24), RCAR_GP_PIN(3, 23),\n};\nstatic const unsigned int scif2_data_b_mux[] = {\n\tRX2_B_MARK, TX2_B_MARK,\n};\nstatic const unsigned int scif2_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 22),\n};\nstatic const unsigned int scif2_clk_b_mux[] = {\n\tSCK2_B_MARK,\n};\nstatic const unsigned int scif2_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1), RCAR_GP_PIN(0, 31),\n};\nstatic const unsigned int scif2_data_c_mux[] = {\n\tRX2_C_MARK, TX2_C_MARK,\n};\nstatic const unsigned int scif2_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int scif2_clk_c_mux[] = {\n\tSCK2_C_MARK,\n};\nstatic const unsigned int scif2_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0), RCAR_GP_PIN(1, 30),\n};\nstatic const unsigned int scif2_data_d_mux[] = {\n\tRX2_D_MARK, TX2_D_MARK,\n};\nstatic const unsigned int scif2_clk_d_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 31),\n};\nstatic const unsigned int scif2_clk_d_mux[] = {\n\tSCK2_D_MARK,\n};\nstatic const unsigned int scif2_data_e_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 20), RCAR_GP_PIN(0, 19),\n};\nstatic const unsigned int scif2_data_e_mux[] = {\n\tRX2_E_MARK, TX2_E_MARK,\n};\n \nstatic const unsigned int scif3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 9), RCAR_GP_PIN(4, 8),\n};\nstatic const unsigned int scif3_data_mux[] = {\n\tRX3_IRDA_RX_MARK, TX3_IRDA_TX_MARK,\n};\nstatic const unsigned int scif3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 7),\n};\nstatic const unsigned int scif3_clk_mux[] = {\n\tSCK3_MARK,\n};\n\nstatic const unsigned int scif3_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0), RCAR_GP_PIN(1, 30),\n};\nstatic const unsigned int scif3_data_b_mux[] = {\n\tRX3_B_IRDA_RX_B_MARK, TX3_B_IRDA_TX_B_MARK,\n};\nstatic const unsigned int scif3_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 12),\n};\nstatic const unsigned int scif3_data_c_mux[] = {\n\tRX3_C_IRDA_RX_C_MARK, TX3C_IRDA_TX_C_MARK,\n};\nstatic const unsigned int scif3_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 30), RCAR_GP_PIN(0, 29),\n};\nstatic const unsigned int scif3_data_d_mux[] = {\n\tRX3_D_IRDA_RX_D_MARK, TX3_D_IRDA_TX_D_MARK,\n};\nstatic const unsigned int scif3_data_e_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3), RCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int scif3_data_e_mux[] = {\n\tRX3_E_IRDA_RX_E_MARK, TX3_E_IRDA_TX_E_MARK,\n};\nstatic const unsigned int scif3_clk_e_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 10),\n};\nstatic const unsigned int scif3_clk_e_mux[] = {\n\tSCK3_E_MARK,\n};\n \nstatic const unsigned int scif4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 27), RCAR_GP_PIN(3, 26),\n};\nstatic const unsigned int scif4_data_mux[] = {\n\tRX4_MARK, TX4_MARK,\n};\nstatic const unsigned int scif4_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 25),\n};\nstatic const unsigned int scif4_clk_mux[] = {\n\tSCK4_MARK,\n};\nstatic const unsigned int scif4_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 15), RCAR_GP_PIN(3, 14),\n};\nstatic const unsigned int scif4_data_b_mux[] = {\n\tRX4_B_MARK, TX4_B_MARK,\n};\nstatic const unsigned int scif4_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 16),\n};\nstatic const unsigned int scif4_clk_b_mux[] = {\n\tSCK4_B_MARK,\n};\nstatic const unsigned int scif4_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 22), RCAR_GP_PIN(0, 21),\n};\nstatic const unsigned int scif4_data_c_mux[] = {\n\tRX4_C_MARK, TX4_C_MARK,\n};\nstatic const unsigned int scif4_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 5), RCAR_GP_PIN(2, 4),\n};\nstatic const unsigned int scif4_data_d_mux[] = {\n\tRX4_D_MARK, TX4_D_MARK,\n};\n \nstatic const unsigned int scif5_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int scif5_data_mux[] = {\n\tRX5_MARK, TX5_MARK,\n};\nstatic const unsigned int scif5_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int scif5_clk_mux[] = {\n\tSCK5_MARK,\n};\nstatic const unsigned int scif5_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18), RCAR_GP_PIN(0, 11),\n};\nstatic const unsigned int scif5_data_b_mux[] = {\n\tRX5_B_MARK, TX5_B_MARK,\n};\nstatic const unsigned int scif5_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 19),\n};\nstatic const unsigned int scif5_clk_b_mux[] = {\n\tSCK5_B_MARK,\n};\nstatic const unsigned int scif5_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 24), RCAR_GP_PIN(0, 23),\n};\nstatic const unsigned int scif5_data_c_mux[] = {\n\tRX5_C_MARK, TX5_C_MARK,\n};\nstatic const unsigned int scif5_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 28),\n};\nstatic const unsigned int scif5_clk_c_mux[] = {\n\tSCK5_C_MARK,\n};\nstatic const unsigned int scif5_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 6),\n};\nstatic const unsigned int scif5_data_d_mux[] = {\n\tRX5_D_MARK, TX5_D_MARK,\n};\nstatic const unsigned int scif5_clk_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int scif5_clk_d_mux[] = {\n\tSCK5_D_MARK,\n};\n \nstatic const unsigned int scif_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 28),\n};\nstatic const unsigned int scif_clk_mux[] = {\n\tSCIF_CLK_MARK,\n};\nstatic const unsigned int scif_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 5),\n};\nstatic const unsigned int scif_clk_b_mux[] = {\n\tSCIF_CLK_B_MARK,\n};\nstatic const unsigned int scif_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int scif_clk_c_mux[] = {\n\tSCIF_CLK_C_MARK,\n};\nstatic const unsigned int scif_clk_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 29),\n};\nstatic const unsigned int scif_clk_d_mux[] = {\n\tSCIF_CLK_D_MARK,\n};\n \nstatic const unsigned int sdhi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 21), RCAR_GP_PIN(3, 22), RCAR_GP_PIN(3, 23),\n\tRCAR_GP_PIN(3, 24),\n};\nstatic const unsigned int sdhi0_data_mux[] = {\n\tSD0_DAT0_MARK, SD0_DAT1_MARK, SD0_DAT2_MARK, SD0_DAT3_MARK,\n};\nstatic const unsigned int sdhi0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 18), RCAR_GP_PIN(3, 17),\n};\nstatic const unsigned int sdhi0_ctrl_mux[] = {\n\tSD0_CMD_MARK, SD0_CLK_MARK,\n};\nstatic const unsigned int sdhi0_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 19),\n};\nstatic const unsigned int sdhi0_cd_mux[] = {\n\tSD0_CD_MARK,\n};\nstatic const unsigned int sdhi0_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 20),\n};\nstatic const unsigned int sdhi0_wp_mux[] = {\n\tSD0_WP_MARK,\n};\n \nstatic const unsigned int sdhi1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 19), RCAR_GP_PIN(0, 20), RCAR_GP_PIN(0, 21),\n\tRCAR_GP_PIN(0, 2),\n};\nstatic const unsigned int sdhi1_data_mux[] = {\n\tSD1_DAT0_MARK, SD1_DAT1_MARK, SD1_DAT2_MARK, SD1_DAT3_MARK,\n};\nstatic const unsigned int sdhi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18), RCAR_GP_PIN(0, 17),\n};\nstatic const unsigned int sdhi1_ctrl_mux[] = {\n\tSD1_CMD_MARK, SD1_CLK_MARK,\n};\nstatic const unsigned int sdhi1_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int sdhi1_cd_mux[] = {\n\tSD1_CD_MARK,\n};\nstatic const unsigned int sdhi1_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 11),\n};\nstatic const unsigned int sdhi1_wp_mux[] = {\n\tSD1_WP_MARK,\n};\n \nstatic const unsigned int sdhi2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 1), RCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 3),\n\tRCAR_GP_PIN(3, 4),\n};\nstatic const unsigned int sdhi2_data_mux[] = {\n\tSD2_DAT0_MARK, SD2_DAT1_MARK, SD2_DAT2_MARK, SD2_DAT3_MARK,\n};\nstatic const unsigned int sdhi2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 6), RCAR_GP_PIN(3, 5),\n};\nstatic const unsigned int sdhi2_ctrl_mux[] = {\n\tSD2_CMD_MARK, SD2_CLK_MARK,\n};\nstatic const unsigned int sdhi2_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 7),\n};\nstatic const unsigned int sdhi2_cd_mux[] = {\n\tSD2_CD_MARK,\n};\nstatic const unsigned int sdhi2_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 8),\n};\nstatic const unsigned int sdhi2_wp_mux[] = {\n\tSD2_WP_MARK,\n};\n \nstatic const unsigned int sdhi3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 18), RCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 20),\n\tRCAR_GP_PIN(1, 21),\n};\nstatic const unsigned int sdhi3_data_mux[] = {\n\tSD3_DAT0_MARK, SD3_DAT1_MARK, SD3_DAT2_MARK, SD3_DAT3_MARK,\n};\nstatic const unsigned int sdhi3_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3), RCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int sdhi3_ctrl_mux[] = {\n\tSD3_CMD_MARK, SD3_CLK_MARK,\n};\nstatic const unsigned int sdhi3_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 30),\n};\nstatic const unsigned int sdhi3_cd_mux[] = {\n\tSD3_CD_MARK,\n};\nstatic const unsigned int sdhi3_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0),\n};\nstatic const unsigned int sdhi3_wp_mux[] = {\n\tSD3_WP_MARK,\n};\n \nstatic const unsigned int usb0_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 26),\n};\nstatic const unsigned int usb0_mux[] = {\n\tUSB_PENC0_MARK,\n};\nstatic const unsigned int usb0_ovc_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22),\n};\nstatic const unsigned int usb0_ovc_mux[] = {\n\tUSB_OVC0_MARK,\n};\n \nstatic const unsigned int usb1_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 27),\n};\nstatic const unsigned int usb1_mux[] = {\n\tUSB_PENC1_MARK,\n};\nstatic const unsigned int usb1_ovc_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 24),\n};\nstatic const unsigned int usb1_ovc_mux[] = {\n\tUSB_OVC1_MARK,\n};\n \nstatic const unsigned int usb2_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 28),\n};\nstatic const unsigned int usb2_mux[] = {\n\tUSB_PENC2_MARK,\n};\nstatic const unsigned int usb2_ovc_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 29),\n};\nstatic const unsigned int usb2_ovc_mux[] = {\n\tUSB_OVC2_MARK,\n};\n \nstatic const unsigned int vin0_data8_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 6),  RCAR_GP_PIN(2, 7),  RCAR_GP_PIN(2, 8),\n\tRCAR_GP_PIN(2, 9),  RCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 11),\n\tRCAR_GP_PIN(2, 12), RCAR_GP_PIN(2, 13),\n};\nstatic const unsigned int vin0_data8_mux[] = {\n\tVI0_DATA0_VI0_B0_MARK, VI0_DATA1_VI0_B1_MARK, VI0_DATA2_VI0_B2_MARK,\n\tVI0_DATA3_VI0_B3_MARK, VI0_DATA4_VI0_B4_MARK, VI0_DATA5_VI0_B5_MARK,\n\tVI0_DATA6_VI0_B6_MARK, VI0_DATA7_VI0_B7_MARK,\n};\nstatic const unsigned int vin0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int vin0_clk_mux[] = {\n\tVI0_CLK_MARK,\n};\nstatic const unsigned int vin0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4), RCAR_GP_PIN(2, 5),\n};\nstatic const unsigned int vin0_sync_mux[] = {\n\tVI0_HSYNC_MARK, VI0_VSYNC_MARK,\n};\n \nstatic const unsigned int vin1_data8_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 1), RCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 3),\n\tRCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 5), RCAR_GP_PIN(3, 6),\n\tRCAR_GP_PIN(3, 7), RCAR_GP_PIN(3, 8),\n};\nstatic const unsigned int vin1_data8_mux[] = {\n\tVI1_DATA0_VI1_B0_MARK, VI1_DATA1_VI1_B1_MARK, VI1_DATA2_VI1_B2_MARK,\n\tVI1_DATA3_VI1_B3_MARK, VI1_DATA4_VI1_B4_MARK, VI1_DATA5_VI1_B5_MARK,\n\tVI1_DATA6_VI1_B6_MARK, VI1_DATA7_VI1_B7_MARK,\n};\nstatic const unsigned int vin1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 30),\n};\nstatic const unsigned int vin1_clk_mux[] = {\n\tVI1_CLK_MARK,\n};\nstatic const unsigned int vin1_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 31), RCAR_GP_PIN(3, 0),\n};\nstatic const unsigned int vin1_sync_mux[] = {\n\tVI1_HSYNC_MARK, VI1_VSYNC_MARK,\n};\n \nstatic const unsigned int vin2_data8_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2),  RCAR_GP_PIN(1, 3),  RCAR_GP_PIN(1, 10),\n\tRCAR_GP_PIN(1, 11), RCAR_GP_PIN(1, 18), RCAR_GP_PIN(1, 19),\n\tRCAR_GP_PIN(1, 31), RCAR_GP_PIN(2, 0),\n};\nstatic const unsigned int vin2_data8_mux[] = {\n\tVI2_DATA0_VI2_B0_MARK, VI2_DATA1_VI2_B1_MARK, VI2_DATA2_VI2_B2_MARK,\n\tVI2_DATA3_VI2_B3_MARK, VI2_DATA4_VI2_B4_MARK, VI2_DATA5_VI2_B5_MARK,\n\tVI2_DATA6_VI2_B6_MARK, VI2_DATA7_VI2_B7_MARK,\n};\nstatic const unsigned int vin2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 30),\n};\nstatic const unsigned int vin2_clk_mux[] = {\n\tVI2_CLK_MARK,\n};\nstatic const unsigned int vin2_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 28), RCAR_GP_PIN(1, 29),\n};\nstatic const unsigned int vin2_sync_mux[] = {\n\tVI2_HSYNC_MARK, VI2_VSYNC_MARK,\n};\n \nstatic const unsigned int vin3_data8_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 9),  RCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 11),\n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 13), RCAR_GP_PIN(3, 14),\n\tRCAR_GP_PIN(3, 15), RCAR_GP_PIN(3, 16),\n};\nstatic const unsigned int vin3_data8_mux[] = {\n\tVI3_DATA0_MARK, VI3_DATA1_MARK, VI3_DATA2_MARK,\n\tVI3_DATA3_MARK, VI3_DATA4_MARK, VI3_DATA5_MARK,\n\tVI3_DATA6_MARK, VI3_DATA7_MARK,\n};\nstatic const unsigned int vin3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 31),\n};\nstatic const unsigned int vin3_clk_mux[] = {\n\tVI3_CLK_MARK,\n};\nstatic const unsigned int vin3_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 28), RCAR_GP_PIN(1, 29),\n};\nstatic const unsigned int vin3_sync_mux[] = {\n\tVI3_HSYNC_MARK, VI3_VSYNC_MARK,\n};\n\nstatic const struct sh_pfc_pin_group pinmux_groups[] = {\n\tSH_PFC_PIN_GROUP(du0_rgb666),\n\tSH_PFC_PIN_GROUP(du0_rgb888),\n\tSH_PFC_PIN_GROUP(du0_clk_in),\n\tSH_PFC_PIN_GROUP(du0_clk_out_0),\n\tSH_PFC_PIN_GROUP(du0_clk_out_1),\n\tSH_PFC_PIN_GROUP(du0_sync_0),\n\tSH_PFC_PIN_GROUP(du0_sync_1),\n\tSH_PFC_PIN_GROUP(du0_oddf),\n\tSH_PFC_PIN_GROUP(du0_cde),\n\tSH_PFC_PIN_GROUP(du1_rgb666),\n\tSH_PFC_PIN_GROUP(du1_rgb888),\n\tSH_PFC_PIN_GROUP(du1_clk_in),\n\tSH_PFC_PIN_GROUP(du1_clk_out),\n\tSH_PFC_PIN_GROUP(du1_sync_0),\n\tSH_PFC_PIN_GROUP(du1_sync_1),\n\tSH_PFC_PIN_GROUP(du1_oddf),\n\tSH_PFC_PIN_GROUP(du1_cde),\n\tSH_PFC_PIN_GROUP(ether_rmii),\n\tSH_PFC_PIN_GROUP(ether_link),\n\tSH_PFC_PIN_GROUP(ether_magic),\n\tSH_PFC_PIN_GROUP(hscif0_data),\n\tSH_PFC_PIN_GROUP(hscif0_data_b),\n\tSH_PFC_PIN_GROUP(hscif0_ctrl),\n\tSH_PFC_PIN_GROUP(hscif0_ctrl_b),\n\tSH_PFC_PIN_GROUP(hscif0_clk),\n\tSH_PFC_PIN_GROUP(hscif0_clk_b),\n\tSH_PFC_PIN_GROUP(hscif1_data),\n\tSH_PFC_PIN_GROUP(hscif1_data_b),\n\tSH_PFC_PIN_GROUP(hscif1_ctrl),\n\tSH_PFC_PIN_GROUP(hscif1_ctrl_b),\n\tSH_PFC_PIN_GROUP(hscif1_clk),\n\tSH_PFC_PIN_GROUP(hscif1_clk_b),\n\tSH_PFC_PIN_GROUP(hspi0),\n\tSH_PFC_PIN_GROUP(hspi1),\n\tSH_PFC_PIN_GROUP(hspi1_b),\n\tSH_PFC_PIN_GROUP(hspi1_c),\n\tSH_PFC_PIN_GROUP(hspi1_d),\n\tSH_PFC_PIN_GROUP(hspi2),\n\tSH_PFC_PIN_GROUP(hspi2_b),\n\tSH_PFC_PIN_GROUP(i2c1),\n\tSH_PFC_PIN_GROUP(i2c1_b),\n\tSH_PFC_PIN_GROUP(i2c1_c),\n\tSH_PFC_PIN_GROUP(i2c1_d),\n\tSH_PFC_PIN_GROUP(i2c2),\n\tSH_PFC_PIN_GROUP(i2c2_b),\n\tSH_PFC_PIN_GROUP(i2c2_c),\n\tSH_PFC_PIN_GROUP(i2c2_d),\n\tSH_PFC_PIN_GROUP(i2c3),\n\tSH_PFC_PIN_GROUP(i2c3_b),\n\tSH_PFC_PIN_GROUP(intc_irq0),\n\tSH_PFC_PIN_GROUP(intc_irq0_b),\n\tSH_PFC_PIN_GROUP(intc_irq1),\n\tSH_PFC_PIN_GROUP(intc_irq1_b),\n\tSH_PFC_PIN_GROUP(intc_irq2),\n\tSH_PFC_PIN_GROUP(intc_irq2_b),\n\tSH_PFC_PIN_GROUP(intc_irq3),\n\tSH_PFC_PIN_GROUP(intc_irq3_b),\n\tSH_PFC_PIN_GROUP(lbsc_cs0),\n\tSH_PFC_PIN_GROUP(lbsc_cs1),\n\tSH_PFC_PIN_GROUP(lbsc_ex_cs0),\n\tSH_PFC_PIN_GROUP(lbsc_ex_cs1),\n\tSH_PFC_PIN_GROUP(lbsc_ex_cs2),\n\tSH_PFC_PIN_GROUP(lbsc_ex_cs3),\n\tSH_PFC_PIN_GROUP(lbsc_ex_cs4),\n\tSH_PFC_PIN_GROUP(lbsc_ex_cs5),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 1),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 4),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 8),\n\tSH_PFC_PIN_GROUP(mmc0_ctrl),\n\tBUS_DATA_PIN_GROUP(mmc1_data, 1),\n\tBUS_DATA_PIN_GROUP(mmc1_data, 4),\n\tBUS_DATA_PIN_GROUP(mmc1_data, 8),\n\tSH_PFC_PIN_GROUP(mmc1_ctrl),\n\tSH_PFC_PIN_GROUP(pwm0),\n\tSH_PFC_PIN_GROUP(pwm0_b),\n\tSH_PFC_PIN_GROUP(pwm0_c),\n\tSH_PFC_PIN_GROUP(pwm0_d),\n\tSH_PFC_PIN_GROUP(pwm1),\n\tSH_PFC_PIN_GROUP(pwm2),\n\tSH_PFC_PIN_GROUP(pwm3),\n\tSH_PFC_PIN_GROUP(pwm4),\n\tSH_PFC_PIN_GROUP(pwm5),\n\tSH_PFC_PIN_GROUP(pwm6),\n\tSH_PFC_PIN_GROUP(scif0_data),\n\tSH_PFC_PIN_GROUP(scif0_clk),\n\tSH_PFC_PIN_GROUP(scif0_ctrl),\n\tSH_PFC_PIN_GROUP(scif0_data_b),\n\tSH_PFC_PIN_GROUP(scif0_clk_b),\n\tSH_PFC_PIN_GROUP(scif0_ctrl_b),\n\tSH_PFC_PIN_GROUP(scif0_data_c),\n\tSH_PFC_PIN_GROUP(scif0_clk_c),\n\tSH_PFC_PIN_GROUP(scif0_ctrl_c),\n\tSH_PFC_PIN_GROUP(scif0_data_d),\n\tSH_PFC_PIN_GROUP(scif0_clk_d),\n\tSH_PFC_PIN_GROUP(scif0_ctrl_d),\n\tSH_PFC_PIN_GROUP(scif1_data),\n\tSH_PFC_PIN_GROUP(scif1_clk),\n\tSH_PFC_PIN_GROUP(scif1_ctrl),\n\tSH_PFC_PIN_GROUP(scif1_data_b),\n\tSH_PFC_PIN_GROUP(scif1_clk_b),\n\tSH_PFC_PIN_GROUP(scif1_ctrl_b),\n\tSH_PFC_PIN_GROUP(scif1_data_c),\n\tSH_PFC_PIN_GROUP(scif1_clk_c),\n\tSH_PFC_PIN_GROUP(scif1_ctrl_c),\n\tSH_PFC_PIN_GROUP(scif2_data),\n\tSH_PFC_PIN_GROUP(scif2_clk),\n\tSH_PFC_PIN_GROUP(scif2_data_b),\n\tSH_PFC_PIN_GROUP(scif2_clk_b),\n\tSH_PFC_PIN_GROUP(scif2_data_c),\n\tSH_PFC_PIN_GROUP(scif2_clk_c),\n\tSH_PFC_PIN_GROUP(scif2_data_d),\n\tSH_PFC_PIN_GROUP(scif2_clk_d),\n\tSH_PFC_PIN_GROUP(scif2_data_e),\n\tSH_PFC_PIN_GROUP(scif3_data),\n\tSH_PFC_PIN_GROUP(scif3_clk),\n\tSH_PFC_PIN_GROUP(scif3_data_b),\n\tSH_PFC_PIN_GROUP(scif3_data_c),\n\tSH_PFC_PIN_GROUP(scif3_data_d),\n\tSH_PFC_PIN_GROUP(scif3_data_e),\n\tSH_PFC_PIN_GROUP(scif3_clk_e),\n\tSH_PFC_PIN_GROUP(scif4_data),\n\tSH_PFC_PIN_GROUP(scif4_clk),\n\tSH_PFC_PIN_GROUP(scif4_data_b),\n\tSH_PFC_PIN_GROUP(scif4_clk_b),\n\tSH_PFC_PIN_GROUP(scif4_data_c),\n\tSH_PFC_PIN_GROUP(scif4_data_d),\n\tSH_PFC_PIN_GROUP(scif5_data),\n\tSH_PFC_PIN_GROUP(scif5_clk),\n\tSH_PFC_PIN_GROUP(scif5_data_b),\n\tSH_PFC_PIN_GROUP(scif5_clk_b),\n\tSH_PFC_PIN_GROUP(scif5_data_c),\n\tSH_PFC_PIN_GROUP(scif5_clk_c),\n\tSH_PFC_PIN_GROUP(scif5_data_d),\n\tSH_PFC_PIN_GROUP(scif5_clk_d),\n\tSH_PFC_PIN_GROUP(scif_clk),\n\tSH_PFC_PIN_GROUP(scif_clk_b),\n\tSH_PFC_PIN_GROUP(scif_clk_c),\n\tSH_PFC_PIN_GROUP(scif_clk_d),\n\tBUS_DATA_PIN_GROUP(sdhi0_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi0_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi0_ctrl),\n\tSH_PFC_PIN_GROUP(sdhi0_cd),\n\tSH_PFC_PIN_GROUP(sdhi0_wp),\n\tBUS_DATA_PIN_GROUP(sdhi1_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi1_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi1_ctrl),\n\tSH_PFC_PIN_GROUP(sdhi1_cd),\n\tSH_PFC_PIN_GROUP(sdhi1_wp),\n\tBUS_DATA_PIN_GROUP(sdhi2_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi2_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi2_ctrl),\n\tSH_PFC_PIN_GROUP(sdhi2_cd),\n\tSH_PFC_PIN_GROUP(sdhi2_wp),\n\tBUS_DATA_PIN_GROUP(sdhi3_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi3_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi3_ctrl),\n\tSH_PFC_PIN_GROUP(sdhi3_cd),\n\tSH_PFC_PIN_GROUP(sdhi3_wp),\n\tSH_PFC_PIN_GROUP(usb0),\n\tSH_PFC_PIN_GROUP(usb0_ovc),\n\tSH_PFC_PIN_GROUP(usb1),\n\tSH_PFC_PIN_GROUP(usb1_ovc),\n\tSH_PFC_PIN_GROUP(usb2),\n\tSH_PFC_PIN_GROUP(usb2_ovc),\n\tSH_PFC_PIN_GROUP(vin0_data8),\n\tSH_PFC_PIN_GROUP(vin0_clk),\n\tSH_PFC_PIN_GROUP(vin0_sync),\n\tSH_PFC_PIN_GROUP(vin1_data8),\n\tSH_PFC_PIN_GROUP(vin1_clk),\n\tSH_PFC_PIN_GROUP(vin1_sync),\n\tSH_PFC_PIN_GROUP(vin2_data8),\n\tSH_PFC_PIN_GROUP(vin2_clk),\n\tSH_PFC_PIN_GROUP(vin2_sync),\n\tSH_PFC_PIN_GROUP(vin3_data8),\n\tSH_PFC_PIN_GROUP(vin3_clk),\n\tSH_PFC_PIN_GROUP(vin3_sync),\n};\n\nstatic const char * const du0_groups[] = {\n\t\"du0_rgb666\",\n\t\"du0_rgb888\",\n\t\"du0_clk_in\",\n\t\"du0_clk_out_0\",\n\t\"du0_clk_out_1\",\n\t\"du0_sync_0\",\n\t\"du0_sync_1\",\n\t\"du0_oddf\",\n\t\"du0_cde\",\n};\n\nstatic const char * const du1_groups[] = {\n\t\"du1_rgb666\",\n\t\"du1_rgb888\",\n\t\"du1_clk_in\",\n\t\"du1_clk_out\",\n\t\"du1_sync_0\",\n\t\"du1_sync_1\",\n\t\"du1_oddf\",\n\t\"du1_cde\",\n};\n\nstatic const char * const ether_groups[] = {\n\t\"ether_rmii\",\n\t\"ether_link\",\n\t\"ether_magic\",\n};\n\nstatic const char * const hscif0_groups[] = {\n\t\"hscif0_data\",\n\t\"hscif0_data_b\",\n\t\"hscif0_ctrl\",\n\t\"hscif0_ctrl_b\",\n\t\"hscif0_clk\",\n\t\"hscif0_clk_b\",\n};\n\nstatic const char * const hscif1_groups[] = {\n\t\"hscif1_data\",\n\t\"hscif1_data_b\",\n\t\"hscif1_ctrl\",\n\t\"hscif1_ctrl_b\",\n\t\"hscif1_clk\",\n\t\"hscif1_clk_b\",\n};\n\nstatic const char * const hspi0_groups[] = {\n\t\"hspi0\",\n};\n\nstatic const char * const hspi1_groups[] = {\n\t\"hspi1\",\n\t\"hspi1_b\",\n\t\"hspi1_c\",\n\t\"hspi1_d\",\n};\n\nstatic const char * const hspi2_groups[] = {\n\t\"hspi2\",\n\t\"hspi2_b\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1\",\n\t\"i2c1_b\",\n\t\"i2c1_c\",\n\t\"i2c1_d\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2\",\n\t\"i2c2_b\",\n\t\"i2c2_c\",\n\t\"i2c2_d\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3\",\n\t\"i2c3_b\",\n};\n\nstatic const char * const intc_groups[] = {\n\t\"intc_irq0\",\n\t\"intc_irq0_b\",\n\t\"intc_irq1\",\n\t\"intc_irq1_b\",\n\t\"intc_irq2\",\n\t\"intc_irq2_b\",\n\t\"intc_irq3\",\n\t\"intc_irq3_b\",\n};\n\nstatic const char * const lbsc_groups[] = {\n\t\"lbsc_cs0\",\n\t\"lbsc_cs1\",\n\t\"lbsc_ex_cs0\",\n\t\"lbsc_ex_cs1\",\n\t\"lbsc_ex_cs2\",\n\t\"lbsc_ex_cs3\",\n\t\"lbsc_ex_cs4\",\n\t\"lbsc_ex_cs5\",\n};\n\nstatic const char * const mmc0_groups[] = {\n\t\"mmc0_data1\",\n\t\"mmc0_data4\",\n\t\"mmc0_data8\",\n\t\"mmc0_ctrl\",\n};\n\nstatic const char * const mmc1_groups[] = {\n\t\"mmc1_data1\",\n\t\"mmc1_data4\",\n\t\"mmc1_data8\",\n\t\"mmc1_ctrl\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"pwm0\",\n\t\"pwm0_b\",\n\t\"pwm0_c\",\n\t\"pwm0_d\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"pwm1\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t\"pwm2\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"pwm3\",\n};\n\nstatic const char * const pwm4_groups[] = {\n\t\"pwm4\",\n};\n\nstatic const char * const pwm5_groups[] = {\n\t\"pwm5\",\n};\n\nstatic const char * const pwm6_groups[] = {\n\t\"pwm6\",\n};\n\nstatic const char * const scif0_groups[] = {\n\t\"scif0_data\",\n\t\"scif0_clk\",\n\t\"scif0_ctrl\",\n\t\"scif0_data_b\",\n\t\"scif0_clk_b\",\n\t\"scif0_ctrl_b\",\n\t\"scif0_data_c\",\n\t\"scif0_clk_c\",\n\t\"scif0_ctrl_c\",\n\t\"scif0_data_d\",\n\t\"scif0_clk_d\",\n\t\"scif0_ctrl_d\",\n};\n\nstatic const char * const scif1_groups[] = {\n\t\"scif1_data\",\n\t\"scif1_clk\",\n\t\"scif1_ctrl\",\n\t\"scif1_data_b\",\n\t\"scif1_clk_b\",\n\t\"scif1_ctrl_b\",\n\t\"scif1_data_c\",\n\t\"scif1_clk_c\",\n\t\"scif1_ctrl_c\",\n};\n\nstatic const char * const scif2_groups[] = {\n\t\"scif2_data\",\n\t\"scif2_clk\",\n\t\"scif2_data_b\",\n\t\"scif2_clk_b\",\n\t\"scif2_data_c\",\n\t\"scif2_clk_c\",\n\t\"scif2_data_d\",\n\t\"scif2_clk_d\",\n\t\"scif2_data_e\",\n};\n\nstatic const char * const scif3_groups[] = {\n\t\"scif3_data\",\n\t\"scif3_clk\",\n\t\"scif3_data_b\",\n\t\"scif3_data_c\",\n\t\"scif3_data_d\",\n\t\"scif3_data_e\",\n\t\"scif3_clk_e\",\n};\n\nstatic const char * const scif4_groups[] = {\n\t\"scif4_data\",\n\t\"scif4_clk\",\n\t\"scif4_data_b\",\n\t\"scif4_clk_b\",\n\t\"scif4_data_c\",\n\t\"scif4_data_d\",\n};\n\nstatic const char * const scif5_groups[] = {\n\t\"scif5_data\",\n\t\"scif5_clk\",\n\t\"scif5_data_b\",\n\t\"scif5_clk_b\",\n\t\"scif5_data_c\",\n\t\"scif5_clk_c\",\n\t\"scif5_data_d\",\n\t\"scif5_clk_d\",\n};\n\nstatic const char * const scif_clk_groups[] = {\n\t\"scif_clk\",\n\t\"scif_clk_b\",\n\t\"scif_clk_c\",\n\t\"scif_clk_d\",\n};\n\nstatic const char * const sdhi0_groups[] = {\n\t\"sdhi0_data1\",\n\t\"sdhi0_data4\",\n\t\"sdhi0_ctrl\",\n\t\"sdhi0_cd\",\n\t\"sdhi0_wp\",\n};\n\nstatic const char * const sdhi1_groups[] = {\n\t\"sdhi1_data1\",\n\t\"sdhi1_data4\",\n\t\"sdhi1_ctrl\",\n\t\"sdhi1_cd\",\n\t\"sdhi1_wp\",\n};\n\nstatic const char * const sdhi2_groups[] = {\n\t\"sdhi2_data1\",\n\t\"sdhi2_data4\",\n\t\"sdhi2_ctrl\",\n\t\"sdhi2_cd\",\n\t\"sdhi2_wp\",\n};\n\nstatic const char * const sdhi3_groups[] = {\n\t\"sdhi3_data1\",\n\t\"sdhi3_data4\",\n\t\"sdhi3_ctrl\",\n\t\"sdhi3_cd\",\n\t\"sdhi3_wp\",\n};\n\nstatic const char * const usb0_groups[] = {\n\t\"usb0\",\n\t\"usb0_ovc\",\n};\n\nstatic const char * const usb1_groups[] = {\n\t\"usb1\",\n\t\"usb1_ovc\",\n};\n\nstatic const char * const usb2_groups[] = {\n\t\"usb2\",\n\t\"usb2_ovc\",\n};\n\nstatic const char * const vin0_groups[] = {\n\t\"vin0_data8\",\n\t\"vin0_clk\",\n\t\"vin0_sync\",\n};\n\nstatic const char * const vin1_groups[] = {\n\t\"vin1_data8\",\n\t\"vin1_clk\",\n\t\"vin1_sync\",\n};\n\nstatic const char * const vin2_groups[] = {\n\t\"vin2_data8\",\n\t\"vin2_clk\",\n\t\"vin2_sync\",\n};\n\nstatic const char * const vin3_groups[] = {\n\t\"vin3_data8\",\n\t\"vin3_clk\",\n\t\"vin3_sync\",\n};\n\nstatic const struct sh_pfc_function pinmux_functions[] = {\n\tSH_PFC_FUNCTION(du0),\n\tSH_PFC_FUNCTION(du1),\n\tSH_PFC_FUNCTION(ether),\n\tSH_PFC_FUNCTION(hscif0),\n\tSH_PFC_FUNCTION(hscif1),\n\tSH_PFC_FUNCTION(hspi0),\n\tSH_PFC_FUNCTION(hspi1),\n\tSH_PFC_FUNCTION(hspi2),\n\tSH_PFC_FUNCTION(i2c1),\n\tSH_PFC_FUNCTION(i2c2),\n\tSH_PFC_FUNCTION(i2c3),\n\tSH_PFC_FUNCTION(intc),\n\tSH_PFC_FUNCTION(lbsc),\n\tSH_PFC_FUNCTION(mmc0),\n\tSH_PFC_FUNCTION(mmc1),\n\tSH_PFC_FUNCTION(pwm0),\n\tSH_PFC_FUNCTION(pwm1),\n\tSH_PFC_FUNCTION(pwm2),\n\tSH_PFC_FUNCTION(pwm3),\n\tSH_PFC_FUNCTION(pwm4),\n\tSH_PFC_FUNCTION(pwm5),\n\tSH_PFC_FUNCTION(pwm6),\n\tSH_PFC_FUNCTION(scif0),\n\tSH_PFC_FUNCTION(scif1),\n\tSH_PFC_FUNCTION(scif2),\n\tSH_PFC_FUNCTION(scif3),\n\tSH_PFC_FUNCTION(scif4),\n\tSH_PFC_FUNCTION(scif5),\n\tSH_PFC_FUNCTION(scif_clk),\n\tSH_PFC_FUNCTION(sdhi0),\n\tSH_PFC_FUNCTION(sdhi1),\n\tSH_PFC_FUNCTION(sdhi2),\n\tSH_PFC_FUNCTION(sdhi3),\n\tSH_PFC_FUNCTION(usb0),\n\tSH_PFC_FUNCTION(usb1),\n\tSH_PFC_FUNCTION(usb2),\n\tSH_PFC_FUNCTION(vin0),\n\tSH_PFC_FUNCTION(vin1),\n\tSH_PFC_FUNCTION(vin2),\n\tSH_PFC_FUNCTION(vin3),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\t{ PINMUX_CFG_REG(\"GPSR0\", 0xfffc0004, 32, 1, GROUP(\n\t\tGP_0_31_FN, FN_IP3_31_29,\n\t\tGP_0_30_FN, FN_IP3_26_24,\n\t\tGP_0_29_FN, FN_IP3_22_21,\n\t\tGP_0_28_FN, FN_IP3_14_12,\n\t\tGP_0_27_FN, FN_IP3_11_9,\n\t\tGP_0_26_FN, FN_IP3_2_0,\n\t\tGP_0_25_FN, FN_IP2_30_28,\n\t\tGP_0_24_FN, FN_IP2_21_19,\n\t\tGP_0_23_FN, FN_IP2_18_16,\n\t\tGP_0_22_FN, FN_IP0_30_28,\n\t\tGP_0_21_FN, FN_IP0_5_3,\n\t\tGP_0_20_FN, FN_IP1_18_15,\n\t\tGP_0_19_FN, FN_IP1_14_11,\n\t\tGP_0_18_FN, FN_IP1_10_7,\n\t\tGP_0_17_FN, FN_IP1_6_4,\n\t\tGP_0_16_FN, FN_IP1_3_2,\n\t\tGP_0_15_FN, FN_IP1_1_0,\n\t\tGP_0_14_FN, FN_IP0_27_26,\n\t\tGP_0_13_FN, FN_IP0_25,\n\t\tGP_0_12_FN, FN_IP0_24_23,\n\t\tGP_0_11_FN, FN_IP0_22_19,\n\t\tGP_0_10_FN, FN_IP0_18_16,\n\t\tGP_0_9_FN, FN_IP0_15_14,\n\t\tGP_0_8_FN, FN_IP0_13_12,\n\t\tGP_0_7_FN, FN_IP0_11_10,\n\t\tGP_0_6_FN, FN_IP0_9_8,\n\t\tGP_0_5_FN, FN_A19,\n\t\tGP_0_4_FN, FN_A18,\n\t\tGP_0_3_FN, FN_A17,\n\t\tGP_0_2_FN, FN_IP0_7_6,\n\t\tGP_0_1_FN, FN_AVS2,\n\t\tGP_0_0_FN, FN_AVS1 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR1\", 0xfffc0008, 32, 1, GROUP(\n\t\tGP_1_31_FN, FN_IP5_23_21,\n\t\tGP_1_30_FN, FN_IP5_20_17,\n\t\tGP_1_29_FN, FN_IP5_16_15,\n\t\tGP_1_28_FN, FN_IP5_14_13,\n\t\tGP_1_27_FN, FN_IP5_12_11,\n\t\tGP_1_26_FN, FN_IP5_10_9,\n\t\tGP_1_25_FN, FN_IP5_8,\n\t\tGP_1_24_FN, FN_IP5_7,\n\t\tGP_1_23_FN, FN_IP5_6,\n\t\tGP_1_22_FN, FN_IP5_5,\n\t\tGP_1_21_FN, FN_IP5_4,\n\t\tGP_1_20_FN, FN_IP5_3,\n\t\tGP_1_19_FN, FN_IP5_2_0,\n\t\tGP_1_18_FN, FN_IP4_31_29,\n\t\tGP_1_17_FN, FN_IP4_28,\n\t\tGP_1_16_FN, FN_IP4_27,\n\t\tGP_1_15_FN, FN_IP4_26,\n\t\tGP_1_14_FN, FN_IP4_25,\n\t\tGP_1_13_FN, FN_IP4_24,\n\t\tGP_1_12_FN, FN_IP4_23,\n\t\tGP_1_11_FN, FN_IP4_22_20,\n\t\tGP_1_10_FN, FN_IP4_19_17,\n\t\tGP_1_9_FN, FN_IP4_16,\n\t\tGP_1_8_FN, FN_IP4_15,\n\t\tGP_1_7_FN, FN_IP4_14,\n\t\tGP_1_6_FN, FN_IP4_13,\n\t\tGP_1_5_FN, FN_IP4_12,\n\t\tGP_1_4_FN, FN_IP4_11,\n\t\tGP_1_3_FN, FN_IP4_10_8,\n\t\tGP_1_2_FN, FN_IP4_7_5,\n\t\tGP_1_1_FN, FN_IP4_4_2,\n\t\tGP_1_0_FN, FN_IP4_1_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR2\", 0xfffc000c, 32, 1, GROUP(\n\t\tGP_2_31_FN, FN_IP10_28_26,\n\t\tGP_2_30_FN, FN_IP10_25_24,\n\t\tGP_2_29_FN, FN_IP10_23_21,\n\t\tGP_2_28_FN, FN_IP10_20_18,\n\t\tGP_2_27_FN, FN_IP10_17_15,\n\t\tGP_2_26_FN, FN_IP10_14_12,\n\t\tGP_2_25_FN, FN_IP10_11_9,\n\t\tGP_2_24_FN, FN_IP10_8_6,\n\t\tGP_2_23_FN, FN_IP10_5_3,\n\t\tGP_2_22_FN, FN_IP10_2_0,\n\t\tGP_2_21_FN, FN_IP9_29_28,\n\t\tGP_2_20_FN, FN_IP9_27_26,\n\t\tGP_2_19_FN, FN_IP9_25_24,\n\t\tGP_2_18_FN, FN_IP9_23_22,\n\t\tGP_2_17_FN, FN_IP9_21_19,\n\t\tGP_2_16_FN, FN_IP9_18_16,\n\t\tGP_2_15_FN, FN_IP9_15_14,\n\t\tGP_2_14_FN, FN_IP9_13_12,\n\t\tGP_2_13_FN, FN_IP9_11_10,\n\t\tGP_2_12_FN, FN_IP9_9_8,\n\t\tGP_2_11_FN, FN_IP9_7,\n\t\tGP_2_10_FN, FN_IP9_6,\n\t\tGP_2_9_FN, FN_IP9_5,\n\t\tGP_2_8_FN, FN_IP9_4,\n\t\tGP_2_7_FN, FN_IP9_3_2,\n\t\tGP_2_6_FN, FN_IP9_1_0,\n\t\tGP_2_5_FN, FN_IP8_30_28,\n\t\tGP_2_4_FN, FN_IP8_27_25,\n\t\tGP_2_3_FN, FN_IP8_24_23,\n\t\tGP_2_2_FN, FN_IP8_22_21,\n\t\tGP_2_1_FN, FN_IP8_20,\n\t\tGP_2_0_FN, FN_IP5_27_24 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR3\", 0xfffc0010, 32, 1, GROUP(\n\t\tGP_3_31_FN, FN_IP6_3_2,\n\t\tGP_3_30_FN, FN_IP6_1_0,\n\t\tGP_3_29_FN, FN_IP5_30_29,\n\t\tGP_3_28_FN, FN_IP5_28,\n\t\tGP_3_27_FN, FN_IP1_24_23,\n\t\tGP_3_26_FN, FN_IP1_22_21,\n\t\tGP_3_25_FN, FN_IP1_20_19,\n\t\tGP_3_24_FN, FN_IP7_26_25,\n\t\tGP_3_23_FN, FN_IP7_24_23,\n\t\tGP_3_22_FN, FN_IP7_22_21,\n\t\tGP_3_21_FN, FN_IP7_20_19,\n\t\tGP_3_20_FN, FN_IP7_30_29,\n\t\tGP_3_19_FN, FN_IP7_28_27,\n\t\tGP_3_18_FN, FN_IP7_18_17,\n\t\tGP_3_17_FN, FN_IP7_16_15,\n\t\tGP_3_16_FN, FN_IP12_17_15,\n\t\tGP_3_15_FN, FN_IP12_14_12,\n\t\tGP_3_14_FN, FN_IP12_11_9,\n\t\tGP_3_13_FN, FN_IP12_8_6,\n\t\tGP_3_12_FN, FN_IP12_5_3,\n\t\tGP_3_11_FN, FN_IP12_2_0,\n\t\tGP_3_10_FN, FN_IP11_29_27,\n\t\tGP_3_9_FN, FN_IP11_26_24,\n\t\tGP_3_8_FN, FN_IP11_23_21,\n\t\tGP_3_7_FN, FN_IP11_20_18,\n\t\tGP_3_6_FN, FN_IP11_17_15,\n\t\tGP_3_5_FN, FN_IP11_14_12,\n\t\tGP_3_4_FN, FN_IP11_11_9,\n\t\tGP_3_3_FN, FN_IP11_8_6,\n\t\tGP_3_2_FN, FN_IP11_5_3,\n\t\tGP_3_1_FN, FN_IP11_2_0,\n\t\tGP_3_0_FN, FN_IP10_31_29 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR4\", 0xfffc0014, 32, 1, GROUP(\n\t\tGP_4_31_FN, FN_IP8_19,\n\t\tGP_4_30_FN, FN_IP8_18,\n\t\tGP_4_29_FN, FN_IP8_17_16,\n\t\tGP_4_28_FN, FN_IP0_2_0,\n\t\tGP_4_27_FN, FN_USB_PENC1,\n\t\tGP_4_26_FN, FN_USB_PENC0,\n\t\tGP_4_25_FN, FN_IP8_15_12,\n\t\tGP_4_24_FN, FN_IP8_11_8,\n\t\tGP_4_23_FN, FN_IP8_7_4,\n\t\tGP_4_22_FN, FN_IP8_3_0,\n\t\tGP_4_21_FN, FN_IP2_3_0,\n\t\tGP_4_20_FN, FN_IP1_28_25,\n\t\tGP_4_19_FN, FN_IP2_15_12,\n\t\tGP_4_18_FN, FN_IP2_11_8,\n\t\tGP_4_17_FN, FN_IP2_7_4,\n\t\tGP_4_16_FN, FN_IP7_14_13,\n\t\tGP_4_15_FN, FN_IP7_12_10,\n\t\tGP_4_14_FN, FN_IP7_9_7,\n\t\tGP_4_13_FN, FN_IP7_6_4,\n\t\tGP_4_12_FN, FN_IP7_3_2,\n\t\tGP_4_11_FN, FN_IP7_1_0,\n\t\tGP_4_10_FN, FN_IP6_30_29,\n\t\tGP_4_9_FN, FN_IP6_26_25,\n\t\tGP_4_8_FN, FN_IP6_24_23,\n\t\tGP_4_7_FN, FN_IP6_22_20,\n\t\tGP_4_6_FN, FN_IP6_19_18,\n\t\tGP_4_5_FN, FN_IP6_17_15,\n\t\tGP_4_4_FN, FN_IP6_14_12,\n\t\tGP_4_3_FN, FN_IP6_11_9,\n\t\tGP_4_2_FN, FN_IP6_8,\n\t\tGP_4_1_FN, FN_IP6_7_6,\n\t\tGP_4_0_FN, FN_IP6_5_4 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR5\", 0xfffc0018, 32, 1, GROUP(\n\t\tGP_5_31_FN, FN_IP3_5,\n\t\tGP_5_30_FN, FN_IP3_4,\n\t\tGP_5_29_FN, FN_IP3_3,\n\t\tGP_5_28_FN, FN_IP2_27,\n\t\tGP_5_27_FN, FN_IP2_26,\n\t\tGP_5_26_FN, FN_IP2_25,\n\t\tGP_5_25_FN, FN_IP2_24,\n\t\tGP_5_24_FN, FN_IP2_23,\n\t\tGP_5_23_FN, FN_IP2_22,\n\t\tGP_5_22_FN, FN_IP3_28,\n\t\tGP_5_21_FN, FN_IP3_27,\n\t\tGP_5_20_FN, FN_IP3_23,\n\t\tGP_5_19_FN, FN_EX_WAIT0,\n\t\tGP_5_18_FN, FN_WE1,\n\t\tGP_5_17_FN, FN_WE0,\n\t\tGP_5_16_FN, FN_RD,\n\t\tGP_5_15_FN, FN_A16,\n\t\tGP_5_14_FN, FN_A15,\n\t\tGP_5_13_FN, FN_A14,\n\t\tGP_5_12_FN, FN_A13,\n\t\tGP_5_11_FN, FN_A12,\n\t\tGP_5_10_FN, FN_A11,\n\t\tGP_5_9_FN, FN_A10,\n\t\tGP_5_8_FN, FN_A9,\n\t\tGP_5_7_FN, FN_A8,\n\t\tGP_5_6_FN, FN_A7,\n\t\tGP_5_5_FN, FN_A6,\n\t\tGP_5_4_FN, FN_A5,\n\t\tGP_5_3_FN, FN_A4,\n\t\tGP_5_2_FN, FN_A3,\n\t\tGP_5_1_FN, FN_A2,\n\t\tGP_5_0_FN, FN_A1 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR6\", 0xfffc001c, 32,\n\t\t\t     GROUP(-23, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_6_8_FN, FN_IP3_20,\n\t\tGP_6_7_FN, FN_IP3_19,\n\t\tGP_6_6_FN, FN_IP3_18,\n\t\tGP_6_5_FN, FN_IP3_17,\n\t\tGP_6_4_FN, FN_IP3_16,\n\t\tGP_6_3_FN, FN_IP3_15,\n\t\tGP_6_2_FN, FN_IP3_8,\n\t\tGP_6_1_FN, FN_IP3_7,\n\t\tGP_6_0_FN, FN_IP3_6 ))\n\t},\n\n\t{ PINMUX_CFG_REG_VAR(\"IPSR0\", 0xfffc0020, 32,\n\t\t\t     GROUP(-1, 3, 2, 1, 2, 4, 3, 2, 2, 2, 2, 2, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_RD_WR, FN_FWE, FN_ATAG0, FN_VI1_R7,\n\t\tFN_HRTS1, FN_RX4_C, 0, 0,\n\t\t \n\t\tFN_CS1_A26, FN_HSPI_TX2, FN_SDSELF_B, 0,\n\t\t \n\t\tFN_CS0, FN_HSPI_CS2_B,\n\t\t \n\t\tFN_CLKOUT, FN_TX3C_IRDA_TX_C, FN_PWM0_B, 0,\n\t\t \n\t\tFN_A25, FN_SD1_WP, FN_MMC0_D5, FN_FD5,\n\t\tFN_HSPI_RX2, FN_VI1_R3, FN_TX5_B, FN_SSI_SDATA7_B,\n\t\tFN_CTS0_B, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_A24, FN_SD1_CD, FN_MMC0_D4, FN_FD4,\n\t\tFN_HSPI_CS2, FN_VI1_R2, FN_SSI_WS78_B, 0,\n\t\t \n\t\tFN_A23, FN_FCLE, FN_HSPI_CLK2, FN_VI1_R1,\n\t\t \n\t\tFN_A22, FN_RX5_D, FN_HSPI_RX2_B, FN_VI1_R0,\n\t\t \n\t\tFN_A21, FN_SCK5_D, FN_HSPI_CLK2_B, 0,\n\t\t \n\t\tFN_A20, FN_TX5_D, FN_HSPI_TX2_B, 0,\n\t\t \n\t\tFN_A0, FN_SD1_DAT3, FN_MMC0_D3, FN_FD3,\n\t\t \n\t\tFN_BS, FN_SD1_DAT2, FN_MMC0_D2, FN_FD2,\n\t\tFN_ATADIR0, FN_SDSELF, FN_HCTS1, FN_TX4_C,\n\t\t \n\t\tFN_USB_PENC2, FN_SCK0, FN_PWM1, FN_PWMFSW0,\n\t\tFN_SCIF_CLK, FN_TCLK0_C, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR1\", 0xfffc0024, 32,\n\t\t\t     GROUP(-3, 4, 2, 2, 2, 4, 4, 4, 3, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_HTX0, FN_TX1, FN_SDATA, FN_CTS0_C,\n\t\tFN_SUB_TCK, FN_CC5_STATE2, FN_CC5_STATE10, FN_CC5_STATE18,\n\t\tFN_CC5_STATE26, FN_CC5_STATE34, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_MLB_DAT, FN_PWM4, FN_RX4, 0,\n\t\t \n\t\tFN_MLB_SIG, FN_PWM3, FN_TX4, 0,\n\t\t \n\t\tFN_MLB_CLK, FN_PWM2, FN_SCK4, 0,\n\t\t \n\t\tFN_EX_CS5, FN_SD1_DAT1, FN_MMC0_D1, FN_FD1,\n\t\tFN_ATAWR0, FN_VI1_R6, FN_HRX1, FN_RX2_E,\n\t\tFN_RX0_B, FN_SSI_WS9, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_EX_CS4, FN_SD1_DAT0, FN_MMC0_D0, FN_FD0,\n\t\tFN_ATARD0, FN_VI1_R5, FN_SCK5_B, FN_HTX1,\n\t\tFN_TX2_E, FN_TX0_B, FN_SSI_SCK9, 0,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_EX_CS3, FN_SD1_CMD, FN_MMC0_CMD, FN_FRE,\n\t\tFN_ATACS10, FN_VI1_R4, FN_RX5_B, FN_HSCK1,\n\t\tFN_SSI_SDATA8_B, FN_RTS0_B_TANS_B, FN_SSI_SDATA9, 0,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_EX_CS2, FN_SD1_CLK, FN_MMC0_CLK, FN_FALE,\n\t\tFN_ATACS00, 0, 0, 0,\n\t\t \n\t\tFN_EX_CS1, FN_MMC0_D7, FN_FD7, 0,\n\t\t \n\t\tFN_EX_CS0, FN_RX3_C_IRDA_RX_C, FN_MMC0_D6, FN_FD6 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR2\", 0xfffc0028, 32,\n\t\t\t     GROUP(-1, 3, 1, 1, 1, 1, 1, 1, 3, 3, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_DU0_DG0, FN_LCDOUT8, FN_DREQ1, FN_SCL2,\n\t\tFN_AUDATA2, 0, 0, 0,\n\t\t \n\t\tFN_DU0_DR7, FN_LCDOUT7,\n\t\t \n\t\tFN_DU0_DR6, FN_LCDOUT6,\n\t\t \n\t\tFN_DU0_DR5, FN_LCDOUT5,\n\t\t \n\t\tFN_DU0_DR4, FN_LCDOUT4,\n\t\t \n\t\tFN_DU0_DR3, FN_LCDOUT3,\n\t\t \n\t\tFN_DU0_DR2, FN_LCDOUT2,\n\t\t \n\t\tFN_DU0_DR1, FN_LCDOUT1, FN_DACK0, FN_DRACK0,\n\t\tFN_GPS_SIGN_B, FN_AUDATA1, FN_RX5_C, 0,\n\t\t \n\t\tFN_DU0_DR0, FN_LCDOUT0, FN_DREQ0, FN_GPS_CLK_B,\n\t\tFN_AUDATA0, FN_TX5_C, 0, 0,\n\t\t \n\t\tFN_HRTS0, FN_RTS1_TANS, FN_MDATA, FN_TX0_C,\n\t\tFN_SUB_TMS, FN_CC5_STATE1, FN_CC5_STATE9, FN_CC5_STATE17,\n\t\tFN_CC5_STATE25, FN_CC5_STATE33, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_HCTS0, FN_CTS1, FN_STM, FN_PWM0_D,\n\t\tFN_RX0_C, FN_SCIF_CLK_C, FN_SUB_TRST, FN_TCLK1_B,\n\t\tFN_CC5_OSCOUT, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_HSCK0, FN_SCK1, FN_MTS, FN_PWM5,\n\t\tFN_SCK0_C, FN_SSI_SDATA9_B, FN_SUB_TDO, FN_CC5_STATE0,\n\t\tFN_CC5_STATE8, FN_CC5_STATE16, FN_CC5_STATE24, FN_CC5_STATE32,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_HRX0, FN_RX1, FN_SCKZ, FN_RTS0_C_TANS_C,\n\t\tFN_SUB_TDI, FN_CC5_STATE3, FN_CC5_STATE11, FN_CC5_STATE19,\n\t\tFN_CC5_STATE27, FN_CC5_STATE35, 0, 0,\n\t\t0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR3\", 0xfffc002c, 32,\n\t\t\t     GROUP(3, 1, 1, 3, 1, 2, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   3, 3, 1, 1, 1, 1, 1, 1, 3),\n\t\t\t     GROUP(\n\t     \n\t    FN_DU0_EXODDF_DU0_ODDF_DISP_CDE, FN_QCPV_QDE, FN_CAN1_TX, FN_TX2_C,\n\t    FN_SCL2_C, FN_REMOCON, 0, 0,\n\t     \n\t    FN_DU0_EXVSYNC_DU0_VSYNC, FN_QSTB_QHE,\n\t     \n\t    FN_DU0_EXHSYNC_DU0_HSYNC, FN_QSTH_QHS,\n\t     \n\t    FN_DU0_DOTCLKOUT1, FN_QSTVB_QVE, FN_RX3_D_IRDA_RX_D, FN_SDA3_B,\n\t    FN_SDA2_C, FN_DACK0_B, FN_DRACK0_B, 0,\n\t     \n\t    FN_DU0_DOTCLKOUT0, FN_QCLK,\n\t     \n\t    FN_DU0_DOTCLKIN, FN_QSTVA_QVS, FN_TX3_D_IRDA_TX_D, FN_SCL3_B,\n\t     \n\t    FN_DU0_DB7, FN_LCDOUT23,\n\t     \n\t    FN_DU0_DB6, FN_LCDOUT22,\n\t     \n\t    FN_DU0_DB5, FN_LCDOUT21,\n\t     \n\t    FN_DU0_DB4, FN_LCDOUT20,\n\t     \n\t    FN_DU0_DB3, FN_LCDOUT19,\n\t     \n\t    FN_DU0_DB2, FN_LCDOUT18,\n\t     \n\t    FN_DU0_DB1, FN_LCDOUT17, FN_EX_WAIT2, FN_SDA1,\n\t    FN_GPS_MAG_B, FN_AUDATA5, FN_SCK5_C, 0,\n\t     \n\t    FN_DU0_DB0, FN_LCDOUT16, FN_EX_WAIT1, FN_SCL1,\n\t    FN_TCLK1, FN_AUDATA4, 0, 0,\n\t     \n\t    FN_DU0_DG7, FN_LCDOUT15,\n\t     \n\t    FN_DU0_DG6, FN_LCDOUT14,\n\t     \n\t    FN_DU0_DG5, FN_LCDOUT13,\n\t     \n\t    FN_DU0_DG4, FN_LCDOUT12,\n\t     \n\t    FN_DU0_DG3, FN_LCDOUT11,\n\t     \n\t    FN_DU0_DG2, FN_LCDOUT10,\n\t     \n\t    FN_DU0_DG1, FN_LCDOUT9, FN_DACK1, FN_SDA2,\n\t    FN_AUDATA3, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR4\", 0xfffc0030, 32,\n\t\t\t     GROUP(3, 1, 1, 1, 1, 1, 1, 3, 3, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 3, 3, 3, 2),\n\t\t\t     GROUP(\n\t     \n\t    FN_DU1_DB0, FN_VI2_DATA4_VI2_B4, FN_SCL2_B, FN_SD3_DAT0,\n\t    FN_TX5, FN_SCK0_D, 0, 0,\n\t     \n\t    FN_DU1_DG7, FN_VI2_R3,\n\t     \n\t    FN_DU1_DG6, FN_VI2_R2,\n\t     \n\t    FN_DU1_DG5, FN_VI2_R1,\n\t     \n\t    FN_DU1_DG4, FN_VI2_R0,\n\t     \n\t    FN_DU1_DG3, FN_VI2_G7,\n\t     \n\t    FN_DU1_DG2, FN_VI2_G6,\n\t     \n\t    FN_DU1_DG1, FN_VI2_DATA3_VI2_B3, FN_SDA1_B, FN_SD3_DAT3,\n\t    FN_SCK5, FN_AUDATA7, FN_RX0_D, 0,\n\t     \n\t    FN_DU1_DG0, FN_VI2_DATA2_VI2_B2, FN_SCL1_B, FN_SD3_DAT2,\n\t    FN_SCK3_E, FN_AUDATA6, FN_TX0_D, 0,\n\t     \n\t    FN_DU1_DR7, FN_VI2_G5,\n\t     \n\t    FN_DU1_DR6, FN_VI2_G4,\n\t     \n\t    FN_DU1_DR5, FN_VI2_G3,\n\t     \n\t    FN_DU1_DR4, FN_VI2_G2,\n\t     \n\t    FN_DU1_DR3, FN_VI2_G1,\n\t     \n\t    FN_DU1_DR2, FN_VI2_G0,\n\t     \n\t    FN_DU1_DR1, FN_VI2_DATA1_VI2_B1, FN_PWM0, FN_SD3_CMD,\n\t    FN_RX3_E_IRDA_RX_E, FN_AUDSYNC, FN_CTS0_D, 0,\n\t     \n\t    FN_DU1_DR0, FN_VI2_DATA0_VI2_B0, FN_PWM6, FN_SD3_CLK,\n\t    FN_TX3_E_IRDA_TX_E, FN_AUDCK, FN_PWMFSW0_B, 0,\n\t     \n\t    FN_DU0_CDE, FN_QPOLB, FN_CAN1_RX, FN_RX2_C,\n\t    FN_DREQ0_B, FN_SSI_SCK78_B, FN_SCK0_B, 0,\n\t     \n\t    FN_DU0_DISP, FN_QPOLA, FN_CAN_CLK_C, FN_SCK2_C ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR5\", 0xfffc0034, 32,\n\t\t\t     GROUP(-1, 2, 1, 4, 3, 4, 2, 2, 2, 2, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 3),\n\t\t\t     GROUP(\n\t     \n\t     \n\t    FN_AUDIO_CLKB, FN_USB_OVC2, FN_CAN_DEBUGOUT0, FN_MOUT0,\n\t     \n\t    FN_AUDIO_CLKA, FN_CAN_TXCLK,\n\t     \n\t    FN_DU1_CDE, FN_VI2_DATA7_VI2_B7, FN_RX3_B_IRDA_RX_B, FN_SD3_WP,\n\t    FN_HSPI_RX1, FN_VI1_FIELD, FN_VI3_FIELD, FN_AUDIO_CLKOUT,\n\t    FN_RX2_D, FN_GPS_CLK_C, FN_GPS_CLK_D, 0,\n\t    0, 0, 0, 0,\n\t     \n\t    FN_DU1_DISP, FN_VI2_DATA6_VI2_B6, FN_TCLK0, FN_QSTVA_B_QVS_B,\n\t    FN_HSPI_CLK1, FN_SCK2_D, FN_AUDIO_CLKOUT_B, FN_GPS_MAG_D,\n\t     \n\t    FN_DU1_EXODDF_DU1_ODDF_DISP_CDE, FN_VI2_CLK, FN_TX3_B_IRDA_TX_B,\n\t    FN_SD3_CD, FN_HSPI_TX1, FN_VI1_CLKENB, FN_VI3_CLKENB,\n\t    FN_AUDIO_CLKC, FN_TX2_D, FN_SPEEDIN, FN_GPS_SIGN_D, 0,\n\t    0, 0, 0, 0,\n\t     \n\t    FN_DU1_EXVSYNC_DU1_VSYNC, FN_VI2_VSYNC, FN_VI3_VSYNC, 0,\n\t     \n\t    FN_DU1_EXHSYNC_DU1_HSYNC, FN_VI2_HSYNC, FN_VI3_HSYNC, 0,\n\t     \n\t    FN_DU1_DOTCLKOUT, FN_VI2_FIELD, FN_SDA1_D, 0,\n\t     \n\t    FN_DU1_DOTCLKIN, FN_VI2_CLKENB, FN_HSPI_CS1, FN_SCL1_D,\n\t     \n\t    FN_DU1_DB7, FN_SDA2_D,\n\t     \n\t    FN_DU1_DB6, FN_SCL2_D,\n\t     \n\t    FN_DU1_DB5, FN_VI2_R7,\n\t     \n\t    FN_DU1_DB4, FN_VI2_R6,\n\t     \n\t    FN_DU1_DB3, FN_VI2_R5,\n\t     \n\t    FN_DU1_DB2, FN_VI2_R4,\n\t     \n\t    FN_DU1_DB1, FN_VI2_DATA5_VI2_B5, FN_SDA2_B, FN_SD3_DAT1,\n\t    FN_RX5, FN_RTS0_D_TANS_D, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR6\", 0xfffc0038, 32,\n\t\t\t     GROUP(-1, 2, -2, 2, 2, 3, 2, 3, 3, 3, 1, 2,\n\t\t\t\t   2, 2, 2),\n\t\t\t     GROUP(\n\t     \n\t     \n\t    FN_SSI_SCK6, FN_ADICHS0, FN_CAN0_TX, FN_IERX_B,\n\t     \n\t     \n\t    FN_SSI_SDATA5, FN_ADIDATA, FN_CAN_DEBUGOUT12, FN_RX3_IRDA_RX,\n\t     \n\t    FN_SSI_WS5, FN_ADICS_SAMP, FN_CAN_DEBUGOUT11, FN_TX3_IRDA_TX,\n\t     \n\t    FN_SSI_SCK5, FN_ADICLK, FN_CAN_DEBUGOUT10, FN_SCK3,\n\t    FN_TCLK0_D, 0, 0, 0,\n\t     \n\t    FN_SSI_SDATA4, FN_CAN_DEBUGOUT9, FN_SSI_SDATA9_C, 0,\n\t     \n\t    FN_SSI_SDATA3, FN_PWM0_C, FN_CAN_DEBUGOUT8, FN_CAN_CLK_B,\n\t    FN_IECLK, FN_SCIF_CLK_B, FN_TCLK0_B, 0,\n\t     \n\t    FN_SSI_WS34, FN_CAN_DEBUGOUT7, FN_CAN0_RX_B, FN_IETX,\n\t    FN_SSI_WS9_C, 0, 0, 0,\n\t     \n\t    FN_SSI_SCK34, FN_CAN_DEBUGOUT6, FN_CAN0_TX_B, FN_IERX,\n\t    FN_SSI_SCK9_C, 0, 0, 0,\n\t     \n\t    FN_SSI_SDATA2, FN_CAN_DEBUGOUT5,\n\t     \n\t    FN_SSI_SDATA1, FN_CAN_DEBUGOUT4, FN_MOUT6, 0,\n\t     \n\t    FN_SSI_SDATA0, FN_CAN_DEBUGOUT3, FN_MOUT5, 0,\n\t     \n\t    FN_SSI_WS0129, FN_CAN_DEBUGOUT2, FN_MOUT2, 0,\n\t     \n\t    FN_SSI_SCK0129, FN_CAN_DEBUGOUT1, FN_MOUT1, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR7\", 0xfffc003c, 32,\n\t\t\t     GROUP(-1, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3, 3,\n\t\t\t\t   3, 2, 2),\n\t\t\t     GROUP(\n\t     \n\t     \n\t    FN_SD0_WP, FN_DACK2, FN_CTS1_B, 0,\n\t     \n\t    FN_SD0_CD, FN_DREQ2, FN_RTS1_B_TANS_B, 0,\n\t     \n\t    FN_SD0_DAT3, FN_ATAWR1, FN_RX2_B, FN_CC5_TDI,\n\t     \n\t    FN_SD0_DAT2, FN_ATARD1, FN_TX2_B, FN_CC5_TCK,\n\t     \n\t    FN_SD0_DAT1, FN_ATAG1, FN_SCK2_B, FN_CC5_TMS,\n\t     \n\t    FN_SD0_DAT0, FN_ATADIR1, FN_RX1_B, FN_CC5_TRST,\n\t     \n\t    FN_SD0_CMD, FN_ATACS11, FN_TX1_B, FN_CC5_TDO,\n\t     \n\t    FN_SD0_CLK, FN_ATACS01, FN_SCK1_B, 0,\n\t     \n\t    FN_SSI_SDATA8, FN_VSP, FN_IRQ3_B, FN_HSPI_RX1_C,\n\t     \n\t    FN_SSI_SDATA7, FN_CAN_DEBUGOUT15, FN_IRQ2_B, FN_TCLK1_C,\n\t    FN_HSPI_TX1_C, 0, 0, 0,\n\t     \n\t    FN_SSI_WS78, FN_CAN_DEBUGOUT14, FN_IRQ1_B, FN_SSI_WS9_B,\n\t    FN_HSPI_CS1_C, 0, 0, 0,\n\t     \n\t    FN_SSI_SCK78, FN_CAN_DEBUGOUT13, FN_IRQ0_B, FN_SSI_SCK9_B,\n\t    FN_HSPI_CLK1_C, 0, 0, 0,\n\t     \n\t    FN_SSI_SDATA6, FN_ADICHS2, FN_CAN_CLK, FN_IECLK_B,\n\t     \n\t    FN_SSI_WS6, FN_ADICHS1, FN_CAN0_RX, FN_IETX_B ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR8\", 0xfffc0040, 32,\n\t\t\t     GROUP(-1, 3, 3, 2, 2, 1, 1, 1, 2, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t     \n\t     \n\t    FN_VI0_VSYNC, FN_VI0_DATA1_B_VI0_B1_B, FN_RTS1_C_TANS_C, FN_RX4_D,\n\t    FN_PWMFSW0_C, 0, 0, 0,\n\t     \n\t    FN_VI0_HSYNC, FN_VI0_DATA0_B_VI0_B0_B, FN_CTS1_C, FN_TX4_D,\n\t    FN_MMC1_CMD, FN_HSCK1_B, 0, 0,\n\t     \n\t    FN_VI0_FIELD, FN_RX1_C, FN_HRX1_B, 0,\n\t     \n\t    FN_VI0_CLKENB, FN_TX1_C, FN_HTX1_B, FN_MT1_SYNC,\n\t     \n\t    FN_VI0_CLK, FN_MMC1_CLK,\n\t     \n\t    FN_FMIN, FN_RDS_DATA,\n\t     \n\t    FN_BPFCLK, FN_PCMWE,\n\t     \n\t    FN_FMCLK, FN_RDS_CLK, FN_PCMOE, 0,\n\t     \n\t    FN_HSPI_RX0, FN_RX0, FN_CAN_STEP0, FN_AD_NCS,\n\t    FN_CC5_STATE7, FN_CC5_STATE15, FN_CC5_STATE23, FN_CC5_STATE31,\n\t    FN_CC5_STATE39, 0, 0, 0,\n\t    0, 0, 0, 0,\n\t     \n\t    FN_HSPI_TX0, FN_TX0, FN_CAN_DEBUG_HW_TRIGGER, FN_AD_DO,\n\t    FN_CC5_STATE6, FN_CC5_STATE14, FN_CC5_STATE22, FN_CC5_STATE30,\n\t    FN_CC5_STATE38, 0, 0, 0,\n\t    0, 0, 0, 0,\n\t     \n\t    FN_HSPI_CS0, FN_RTS0_TANS, FN_USB_OVC1, FN_AD_DI,\n\t    FN_CC5_STATE5, FN_CC5_STATE13, FN_CC5_STATE21, FN_CC5_STATE29,\n\t    FN_CC5_STATE37, 0, 0, 0,\n\t    0, 0, 0, 0,\n\t     \n\t    FN_HSPI_CLK0, FN_CTS0, FN_USB_OVC0, FN_AD_CLK,\n\t    FN_CC5_STATE4, FN_CC5_STATE12, FN_CC5_STATE20, FN_CC5_STATE28,\n\t    FN_CC5_STATE36, 0, 0, 0,\n\t    0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR9\", 0xfffc0044, 32,\n\t\t\t     GROUP(-2, 2, 2, 2, 2, 3, 3, 2, 2, 2, 2, 1,\n\t\t\t\t   1, 1, 1, 2, 2),\n\t\t\t     GROUP(\n\t     \n\t     \n\t    FN_VI0_G7, FN_ETH_RXD1, FN_SD2_DAT3_B, FN_ARM_TRACEDATA_9,\n\t     \n\t    FN_VI0_G6, FN_ETH_RXD0, FN_SD2_DAT2_B, FN_ARM_TRACEDATA_8,\n\t     \n\t    FN_VI0_G5, FN_ETH_RX_ER, FN_SD2_DAT1_B, FN_ARM_TRACEDATA_7,\n\t     \n\t    FN_VI0_G4, FN_ETH_TX_EN, FN_SD2_DAT0_B, FN_ARM_TRACEDATA_6,\n\t     \n\t    FN_VI0_G3, FN_ETH_CRS_DV, FN_MMC1_D7, FN_ARM_TRACEDATA_5,\n\t    FN_TS_SDAT0, 0, 0, 0,\n\t     \n\t    FN_VI0_G2, FN_ETH_TXD1, FN_MMC1_D6, FN_ARM_TRACEDATA_4,\n\t    FN_TS_SPSYNC0, 0, 0, 0,\n\t     \n\t    FN_VI0_G1, FN_SSI_WS78_C, FN_IRQ1, FN_ARM_TRACEDATA_3,\n\t     \n\t    FN_VI0_G0, FN_SSI_SCK78_C, FN_IRQ0, FN_ARM_TRACEDATA_2,\n\t     \n\t    FN_VI0_DATA7_VI0_B7, FN_MMC1_D5, FN_ARM_TRACEDATA_1, 0,\n\t     \n\t    FN_VI0_DATA6_VI0_B6, FN_MMC1_D4, FN_ARM_TRACEDATA_0, 0,\n\t     \n\t    FN_VI0_DATA5_VI0_B5, FN_MMC1_D3,\n\t     \n\t    FN_VI0_DATA4_VI0_B4, FN_MMC1_D2,\n\t     \n\t    FN_VI0_DATA3_VI0_B3, FN_MMC1_D1,\n\t     \n\t    FN_VI0_DATA2_VI0_B2, FN_MMC1_D0,\n\t     \n\t    FN_VI0_DATA1_VI0_B1, FN_HCTS1_B, FN_MT1_PWM, 0,\n\t     \n\t    FN_VI0_DATA0_VI0_B0, FN_HRTS1_B, FN_MT1_VCXO, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR10\", 0xfffc0048, 32,\n\t\t\t     GROUP(3, 3, 2, 3, 3, 3, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t     \n\t    FN_VI1_VSYNC, FN_AUDIO_CLKOUT_C, FN_SSI_WS4, FN_SIM_CLK,\n\t    FN_GPS_MAG_C, FN_SPV_TRST, FN_SCL3, 0,\n\t     \n\t    FN_VI1_HSYNC, FN_VI3_CLK, FN_SSI_SCK4, FN_GPS_SIGN_C,\n\t    FN_PWMFSW0_E, 0, 0, 0,\n\t     \n\t    FN_VI1_CLK, FN_SIM_D, FN_SDA3, 0,\n\t     \n\t    FN_VI0_R7, FN_ETH_MDIO, FN_DACK2_C, FN_HSPI_RX1_B,\n\t    FN_SCIF_CLK_D, FN_TRACECTL, FN_MT1_PEN, 0,\n\t     \n\t    FN_VI0_R6, FN_ETH_MDC, FN_DREQ2_C, FN_HSPI_TX1_B,\n\t    FN_TRACECLK, FN_MT1_BEN, FN_PWMFSW0_D, 0,\n\t     \n\t    FN_VI0_R5, FN_ETH_TXD0, FN_SD2_WP_B, FN_HSPI_CS1_B,\n\t    FN_ARM_TRACEDATA_15, FN_MT1_D, FN_TS_SDEN0, 0,\n\t     \n\t    FN_VI0_R4, FN_ETH_REFCLK, FN_SD2_CD_B, FN_HSPI_CLK1_B,\n\t    FN_ARM_TRACEDATA_14, FN_MT1_CLK, FN_TS_SCK0, 0,\n\t     \n\t    FN_VI0_R3, FN_ETH_MAGIC, FN_SD2_CMD_B, FN_IRQ3,\n\t    FN_ARM_TRACEDATA_13, 0, 0, 0,\n\t     \n\t    FN_VI0_R2, FN_ETH_LINK, FN_SD2_CLK_B, FN_IRQ2,\n\t    FN_ARM_TRACEDATA_12, 0, 0, 0,\n\t     \n\t    FN_VI0_R1, FN_SSI_SDATA8_C, FN_DACK1_B, FN_ARM_TRACEDATA_11,\n\t    FN_DACK0_C, FN_DRACK0_C, 0, 0,\n\t     \n\t    FN_VI0_R0, FN_SSI_SDATA7_C, FN_SCK1_C, FN_DREQ1_B,\n\t    FN_ARM_TRACEDATA_10, FN_DREQ0_C, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR11\", 0xfffc004c, 32,\n\t\t\t     GROUP(-2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t     \n\t     \n\t    FN_VI1_G1, FN_VI3_DATA1, FN_SSI_SCK1, FN_TS_SDEN1,\n\t    FN_DACK2_B, FN_RX2, FN_HRTS0_B, 0,\n\t     \n\t    FN_VI1_G0, FN_VI3_DATA0, 0, FN_TS_SCK1,\n\t    FN_DREQ2_B, FN_TX2, FN_SPA_TDO, FN_HCTS0_B,\n\t     \n\t    FN_VI1_DATA7_VI1_B7, FN_SD2_WP, FN_MT0_PWM, FN_SPA_TDI,\n\t    FN_HSPI_RX1_D, 0, 0, 0,\n\t     \n\t    FN_VI1_DATA6_VI1_B6, FN_SD2_CD, FN_MT0_VCXO, FN_SPA_TMS,\n\t    FN_HSPI_TX1_D, 0, 0, 0,\n\t     \n\t    FN_VI1_DATA5_VI1_B5, FN_SD2_CMD, FN_MT0_SYNC, FN_SPA_TCK,\n\t    FN_HSPI_CS1_D, FN_ADICHS2_B, 0, 0,\n\t     \n\t    FN_VI1_DATA4_VI1_B4, FN_SD2_CLK, FN_MT0_PEN, FN_SPA_TRST,\n\t    FN_HSPI_CLK1_D, FN_ADICHS1_B, 0, 0,\n\t     \n\t    FN_VI1_DATA3_VI1_B3, FN_SD2_DAT3, FN_MT0_BEN, FN_SPV_TDO,\n\t    FN_ADICHS0_B, 0, 0, 0,\n\t     \n\t    FN_VI1_DATA2_VI1_B2, FN_SD2_DAT2, FN_MT0_D, FN_SPVTDI,\n\t    FN_ADIDATA_B, 0, 0, 0,\n\t     \n\t    FN_VI1_DATA1_VI1_B1, FN_SD2_DAT1, FN_MT0_CLK, FN_SPV_TMS,\n\t    FN_ADICS_B_SAMP_B, 0, 0, 0,\n\t     \n\t    FN_VI1_DATA0_VI1_B0, FN_SD2_DAT0, FN_SIM_RST, FN_SPV_TCK,\n\t    FN_ADICLK_B, 0, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR12\", 0xfffc0050, 32,\n\t\t\t     GROUP(-14, 3, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t     \n\t     \n\t    FN_VI1_G7, FN_VI3_DATA7, FN_GPS_MAG, FN_FCE,\n\t    FN_SCK4_B, 0, 0, 0,\n\t     \n\t    FN_VI1_G6, FN_VI3_DATA6, FN_GPS_SIGN, FN_FRB,\n\t    FN_RX4_B, FN_SIM_CLK_B, 0, 0,\n\t     \n\t    FN_VI1_G5, FN_VI3_DATA5, FN_GPS_CLK, FN_FSE,\n\t    FN_TX4_B, FN_SIM_D_B, 0, 0,\n\t     \n\t    FN_VI1_G4, FN_VI3_DATA4, FN_SSI_WS2, FN_SDA1_C,\n\t    FN_SIM_RST_B, FN_HRX0_B, 0, 0,\n\t     \n\t    FN_VI1_G3, FN_VI3_DATA3, FN_SSI_SCK2, FN_TS_SDAT1,\n\t    FN_SCL1_C, FN_HTX0_B, 0, 0,\n\t     \n\t    FN_VI1_G2, FN_VI3_DATA2, FN_SSI_WS1, FN_TS_SPSYNC1,\n\t    FN_SCK2, FN_HSCK0_B, 0, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL\", 0xfffc0090, 32,\n\t\t\t     GROUP(2, 2, 3, 3, 2, 2, 2, 2, 2, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 2, 1, 2),\n\t\t\t     GROUP(\n\t     \n\t    FN_SEL_SCIF5_0, FN_SEL_SCIF5_1, FN_SEL_SCIF5_2, FN_SEL_SCIF5_3,\n\t     \n\t    FN_SEL_SCIF4_0, FN_SEL_SCIF4_1, FN_SEL_SCIF4_2, FN_SEL_SCIF4_3,\n\t     \n\t    FN_SEL_SCIF3_0, FN_SEL_SCIF3_1, FN_SEL_SCIF3_2, FN_SEL_SCIF3_3,\n\t    FN_SEL_SCIF3_4, 0, 0, 0,\n\t     \n\t    FN_SEL_SCIF2_0, FN_SEL_SCIF2_1, FN_SEL_SCIF2_2, FN_SEL_SCIF2_3,\n\t    FN_SEL_SCIF2_4, 0, 0, 0,\n\t     \n\t    FN_SEL_SCIF1_0, FN_SEL_SCIF1_1, FN_SEL_SCIF1_2, 0,\n\t     \n\t    FN_SEL_SCIF0_0, FN_SEL_SCIF0_1, FN_SEL_SCIF0_2, FN_SEL_SCIF0_3,\n\t     \n\t    FN_SEL_SSI9_0, FN_SEL_SSI9_1, FN_SEL_SSI9_2, 0,\n\t     \n\t    FN_SEL_SSI8_0, FN_SEL_SSI8_1, FN_SEL_SSI8_2, 0,\n\t     \n\t    FN_SEL_SSI7_0, FN_SEL_SSI7_1, FN_SEL_SSI7_2, 0,\n\t     \n\t    FN_SEL_VI0_0, FN_SEL_VI0_1,\n\t     \n\t    FN_SEL_SD2_0, FN_SEL_SD2_1,\n\t     \n\t    FN_SEL_INT3_0, FN_SEL_INT3_1,\n\t     \n\t    FN_SEL_INT2_0, FN_SEL_INT2_1,\n\t     \n\t    FN_SEL_INT1_0, FN_SEL_INT1_1,\n\t     \n\t    FN_SEL_INT0_0, FN_SEL_INT0_1,\n\t     \n\t    FN_SEL_IE_0, FN_SEL_IE_1,\n\t     \n\t    FN_SEL_EXBUS2_0, FN_SEL_EXBUS2_1, FN_SEL_EXBUS2_2, 0,\n\t     \n\t    FN_SEL_EXBUS1_0, FN_SEL_EXBUS1_1,\n\t     \n\t    FN_SEL_EXBUS0_0, FN_SEL_EXBUS0_1, FN_SEL_EXBUS0_2, 0 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL2\", 0xfffc0094, 32,\n\t\t\t     GROUP(2, 2, 2, 2, 1, 1, 1, 3, 1, -6,\n\t\t\t\t   2, 1, 1, 2, 1, 2, 2),\n\t\t\t     GROUP(\n\t     \n\t    FN_SEL_TMU1_0, FN_SEL_TMU1_1, FN_SEL_TMU1_2, 0,\n\t     \n\t    FN_SEL_TMU0_0, FN_SEL_TMU0_1, FN_SEL_TMU0_2, FN_SEL_TMU0_3,\n\t     \n\t    FN_SEL_SCIF_0, FN_SEL_SCIF_1, FN_SEL_SCIF_2, FN_SEL_SCIF_3,\n\t     \n\t    FN_SEL_CANCLK_0, FN_SEL_CANCLK_1, FN_SEL_CANCLK_2, 0,\n\t     \n\t    FN_SEL_CAN0_0, FN_SEL_CAN0_1,\n\t     \n\t    FN_SEL_HSCIF1_0, FN_SEL_HSCIF1_1,\n\t     \n\t    FN_SEL_HSCIF0_0, FN_SEL_HSCIF0_1,\n\t     \n\t    FN_SEL_PWMFSW_0, FN_SEL_PWMFSW_1, FN_SEL_PWMFSW_2,\n\t    FN_SEL_PWMFSW_3, FN_SEL_PWMFSW_4, 0, 0, 0,\n\t     \n\t    FN_SEL_ADI_0, FN_SEL_ADI_1,\n\t     \n\t     \n\t    FN_SEL_GPS_0, FN_SEL_GPS_1, FN_SEL_GPS_2, FN_SEL_GPS_3,\n\t     \n\t    FN_SEL_SIM_0, FN_SEL_SIM_1,\n\t     \n\t    FN_SEL_HSPI2_0, FN_SEL_HSPI2_1,\n\t     \n\t    FN_SEL_HSPI1_0, FN_SEL_HSPI1_1, FN_SEL_HSPI1_2, FN_SEL_HSPI1_3,\n\t     \n\t    FN_SEL_I2C3_0, FN_SEL_I2C3_1,\n\t     \n\t    FN_SEL_I2C2_0, FN_SEL_I2C2_1, FN_SEL_I2C2_2, FN_SEL_I2C2_3,\n\t     \n\t    FN_SEL_I2C1_0, FN_SEL_I2C1_1, FN_SEL_I2C1_2, FN_SEL_I2C1_3 ))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_bias_reg pinmux_bias_regs[] = {\n\t{ PINMUX_BIAS_REG(\"PUPR0\", 0xfffc0100, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(0,  2),\t \n\t\t[ 1] = RCAR_GP_PIN(5,  0),\t \n\t\t[ 2] = RCAR_GP_PIN(5,  1),\t \n\t\t[ 3] = RCAR_GP_PIN(5,  2),\t \n\t\t[ 4] = RCAR_GP_PIN(5,  3),\t \n\t\t[ 5] = RCAR_GP_PIN(5,  4),\t \n\t\t[ 6] = RCAR_GP_PIN(5,  5),\t \n\t\t[ 7] = RCAR_GP_PIN(5,  6),\t \n\t\t[ 8] = RCAR_GP_PIN(5,  7),\t \n\t\t[ 9] = RCAR_GP_PIN(5,  8),\t \n\t\t[10] = RCAR_GP_PIN(5,  9),\t \n\t\t[11] = RCAR_GP_PIN(5, 10),\t \n\t\t[12] = RCAR_GP_PIN(5, 11),\t \n\t\t[13] = RCAR_GP_PIN(5, 12),\t \n\t\t[14] = RCAR_GP_PIN(5, 13),\t \n\t\t[15] = RCAR_GP_PIN(5, 14),\t \n\t\t[16] = RCAR_GP_PIN(5, 15),\t \n\t\t[17] = RCAR_GP_PIN(0,  3),\t \n\t\t[18] = RCAR_GP_PIN(0,  4),\t \n\t\t[19] = RCAR_GP_PIN(0,  5),\t \n\t\t[20] = RCAR_GP_PIN(0,  6),\t \n\t\t[21] = RCAR_GP_PIN(0,  7),\t \n\t\t[22] = RCAR_GP_PIN(0,  8),\t \n\t\t[23] = RCAR_GP_PIN(0,  9),\t \n\t\t[24] = RCAR_GP_PIN(0, 10),\t \n\t\t[25] = RCAR_GP_PIN(0, 11),\t \n\t\t[26] = RCAR_GP_PIN(0, 15),\t \n\t\t[27] = RCAR_GP_PIN(0, 16),\t \n\t\t[28] = RCAR_GP_PIN(0, 17),\t \n\t\t[29] = RCAR_GP_PIN(0, 18),\t \n\t\t[30] = RCAR_GP_PIN(0, 19),\t \n\t\t[31] = RCAR_GP_PIN(0, 20),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR1\", 0xfffc0104, \"N/A\", 0) {\n\t\t[ 0] = PIN_PRESETOUT_N,\t\t \n\t\t[ 1] = RCAR_GP_PIN(0, 21),\t \n\t\t[ 2] = RCAR_GP_PIN(0, 22),\t \n\t\t[ 3] = RCAR_GP_PIN(5, 17),\t \n\t\t[ 4] = RCAR_GP_PIN(5, 18),\t \n\t\t[ 5] = RCAR_GP_PIN(5, 19),\t \n\t\t[ 6] = RCAR_GP_PIN(0,  0),\t \n\t\t[ 7] = RCAR_GP_PIN(0,  1),\t \n\t\t[ 8] = SH_PFC_PIN_NONE,\n\t\t[ 9] = SH_PFC_PIN_NONE,\n\t\t[10] = PIN_TRST_N,\t\t \n\t\t[11] = PIN_TCK,\t\t\t \n\t\t[12] = PIN_TMS,\t\t\t \n\t\t[13] = PIN_TDI,\t\t\t \n\t\t[14] = PIN_TDO,\t\t\t \n\t\t[15] = PIN_ASEBRK_N_ACK,\t \n\t\t[16] = PIN_D0,\t\t\t \n\t\t[17] = PIN_D1,\t\t\t \n\t\t[18] = PIN_D2,\t\t\t \n\t\t[19] = PIN_D3,\t\t\t \n\t\t[20] = PIN_D4,\t\t\t \n\t\t[21] = PIN_D5,\t\t\t \n\t\t[22] = PIN_D6,\t\t\t \n\t\t[23] = PIN_D7,\t\t\t \n\t\t[24] = PIN_D8,\t\t\t \n\t\t[25] = PIN_D9,\t\t\t \n\t\t[26] = PIN_D10,\t\t\t \n\t\t[27] = PIN_D11,\t\t\t \n\t\t[28] = PIN_D12,\t\t\t \n\t\t[29] = PIN_D13,\t\t\t \n\t\t[30] = PIN_D14,\t\t\t \n\t\t[31] = PIN_D15,\t\t\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR2\", 0xfffc0108, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(0, 23),\t \n\t\t[ 1] = RCAR_GP_PIN(0, 24),\t \n\t\t[ 2] = RCAR_GP_PIN(5, 23),\t \n\t\t[ 3] = RCAR_GP_PIN(5, 24),\t \n\t\t[ 4] = RCAR_GP_PIN(5, 25),\t \n\t\t[ 5] = RCAR_GP_PIN(5, 26),\t \n\t\t[ 6] = RCAR_GP_PIN(5, 27),\t \n\t\t[ 7] = RCAR_GP_PIN(5, 28),\t \n\t\t[ 8] = RCAR_GP_PIN(0, 25),\t \n\t\t[ 9] = RCAR_GP_PIN(0, 26),\t \n\t\t[10] = RCAR_GP_PIN(5, 29),\t \n\t\t[11] = RCAR_GP_PIN(5, 30),\t \n\t\t[12] = RCAR_GP_PIN(5, 31),\t \n\t\t[13] = RCAR_GP_PIN(6,  0),\t \n\t\t[14] = RCAR_GP_PIN(6,  1),\t \n\t\t[15] = RCAR_GP_PIN(6,  2),\t \n\t\t[16] = RCAR_GP_PIN(0, 27),\t \n\t\t[17] = RCAR_GP_PIN(0, 28),\t \n\t\t[18] = RCAR_GP_PIN(6,  3),\t \n\t\t[19] = RCAR_GP_PIN(6,  4),\t \n\t\t[20] = RCAR_GP_PIN(6,  5),\t \n\t\t[21] = RCAR_GP_PIN(6,  6),\t \n\t\t[22] = RCAR_GP_PIN(6,  7),\t \n\t\t[23] = RCAR_GP_PIN(6,  8),\t \n\t\t[24] = RCAR_GP_PIN(0, 29),\t \n\t\t[25] = RCAR_GP_PIN(5, 20),\t \n\t\t[26] = RCAR_GP_PIN(5, 21),\t \n\t\t[27] = RCAR_GP_PIN(5, 22),\t \n\t\t[28] = RCAR_GP_PIN(0, 31),\t \n\t\t[29] = RCAR_GP_PIN(1,  0),\t \n\t\t[30] = RCAR_GP_PIN(1,  1),\t \n\t\t[31] = RCAR_GP_PIN(0, 30),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR3\", 0xfffc010c, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(1,  2),\t \n\t\t[ 1] = RCAR_GP_PIN(1,  3),\t \n\t\t[ 2] = RCAR_GP_PIN(1,  4),\t \n\t\t[ 3] = RCAR_GP_PIN(1,  5),\t \n\t\t[ 4] = RCAR_GP_PIN(1,  6),\t \n\t\t[ 5] = RCAR_GP_PIN(1,  7),\t \n\t\t[ 6] = RCAR_GP_PIN(1,  8),\t \n\t\t[ 7] = RCAR_GP_PIN(1,  9),\t \n\t\t[ 8] = RCAR_GP_PIN(1, 10),\t \n\t\t[ 9] = RCAR_GP_PIN(1, 11),\t \n\t\t[10] = RCAR_GP_PIN(1, 12),\t \n\t\t[11] = RCAR_GP_PIN(1, 13),\t \n\t\t[12] = RCAR_GP_PIN(1, 14),\t \n\t\t[13] = RCAR_GP_PIN(1, 15),\t \n\t\t[14] = RCAR_GP_PIN(1, 16),\t \n\t\t[15] = RCAR_GP_PIN(1, 17),\t \n\t\t[16] = RCAR_GP_PIN(1, 18),\t \n\t\t[17] = RCAR_GP_PIN(1, 19),\t \n\t\t[18] = RCAR_GP_PIN(1, 20),\t \n\t\t[19] = RCAR_GP_PIN(1, 21),\t \n\t\t[20] = RCAR_GP_PIN(1, 22),\t \n\t\t[21] = RCAR_GP_PIN(1, 23),\t \n\t\t[22] = RCAR_GP_PIN(1, 24),\t \n\t\t[23] = RCAR_GP_PIN(1, 25),\t \n\t\t[24] = RCAR_GP_PIN(1, 26),\t \n\t\t[25] = RCAR_GP_PIN(1, 27),\t \n\t\t[26] = RCAR_GP_PIN(1, 28),\t \n\t\t[27] = RCAR_GP_PIN(1, 29),\t \n\t\t[28] = RCAR_GP_PIN(1, 30),\t \n\t\t[29] = RCAR_GP_PIN(1, 31),\t \n\t\t[30] = RCAR_GP_PIN(2,  0),\t \n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR4\", 0xfffc0110, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(2, 30),\t \n\t\t[ 1] = SH_PFC_PIN_NONE,\n\t\t[ 2] = SH_PFC_PIN_NONE,\n\t\t[ 3] = RCAR_GP_PIN(2, 31),\t \n\t\t[ 4] = RCAR_GP_PIN(3,  0),\t \n\t\t[ 5] = RCAR_GP_PIN(3,  1),\t \n\t\t[ 6] = RCAR_GP_PIN(3,  2),\t \n\t\t[ 7] = RCAR_GP_PIN(3,  3),\t \n\t\t[ 8] = RCAR_GP_PIN(3,  4),\t \n\t\t[ 9] = RCAR_GP_PIN(3,  5),\t \n\t\t[10] = RCAR_GP_PIN(3,  6),\t \n\t\t[11] = RCAR_GP_PIN(3,  7),\t \n\t\t[12] = RCAR_GP_PIN(3,  8),\t \n\t\t[13] = RCAR_GP_PIN(3,  9),\t \n\t\t[14] = RCAR_GP_PIN(3, 10),\t \n\t\t[15] = RCAR_GP_PIN(3, 11),\t \n\t\t[16] = RCAR_GP_PIN(3, 12),\t \n\t\t[17] = RCAR_GP_PIN(3, 13),\t \n\t\t[18] = RCAR_GP_PIN(3, 14),\t \n\t\t[19] = RCAR_GP_PIN(3, 15),\t \n\t\t[20] = RCAR_GP_PIN(3, 16),\t \n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR5\", 0xfffc0114, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(3, 30),\t \n\t\t[ 1] = RCAR_GP_PIN(3, 31),\t \n\t\t[ 2] = RCAR_GP_PIN(4,  0),\t \n\t\t[ 3] = RCAR_GP_PIN(4,  1),\t \n\t\t[ 4] = RCAR_GP_PIN(4,  2),\t \n\t\t[ 5] = RCAR_GP_PIN(4,  3),\t \n\t\t[ 6] = RCAR_GP_PIN(4,  4),\t \n\t\t[ 7] = RCAR_GP_PIN(4,  5),\t \n\t\t[ 8] = RCAR_GP_PIN(4,  6),\t \n\t\t[ 9] = RCAR_GP_PIN(4,  7),\t \n\t\t[10] = RCAR_GP_PIN(4,  8),\t \n\t\t[11] = RCAR_GP_PIN(4,  9),\t \n\t\t[12] = RCAR_GP_PIN(4, 10),\t \n\t\t[13] = RCAR_GP_PIN(4, 11),\t \n\t\t[14] = RCAR_GP_PIN(4, 12),\t \n\t\t[15] = RCAR_GP_PIN(4, 13),\t \n\t\t[16] = RCAR_GP_PIN(4, 14),\t \n\t\t[17] = RCAR_GP_PIN(4, 15),\t \n\t\t[18] = RCAR_GP_PIN(4, 16),\t \n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = RCAR_GP_PIN(3, 17),\t \n\t\t[21] = RCAR_GP_PIN(3, 18),\t \n\t\t[22] = RCAR_GP_PIN(3, 21),\t \n\t\t[23] = RCAR_GP_PIN(3, 22),\t \n\t\t[24] = RCAR_GP_PIN(3, 23),\t \n\t\t[25] = RCAR_GP_PIN(3, 24),\t \n\t\t[26] = RCAR_GP_PIN(3, 19),\t \n\t\t[27] = RCAR_GP_PIN(3, 20),\t \n\t\t[28] = RCAR_GP_PIN(3, 28),\t \n\t\t[29] = RCAR_GP_PIN(3, 29),\t \n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR6\", 0xfffc0118, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(4, 26),\t \n\t\t[ 1] = RCAR_GP_PIN(4, 27),\t \n\t\t[ 2] = RCAR_GP_PIN(4, 28),\t \n\t\t[ 3] = SH_PFC_PIN_NONE,\n\t\t[ 4] = SH_PFC_PIN_NONE,\n\t\t[ 5] = RCAR_GP_PIN(4, 20),\t \n\t\t[ 6] = RCAR_GP_PIN(4, 21),\t \n\t\t[ 7] = RCAR_GP_PIN(4, 17),\t \n\t\t[ 8] = RCAR_GP_PIN(4, 18),\t \n\t\t[ 9] = RCAR_GP_PIN(4, 19),\t \n\t\t[10] = RCAR_GP_PIN(4, 22),\t \n\t\t[11] = RCAR_GP_PIN(4, 23),\t \n\t\t[12] = RCAR_GP_PIN(4, 24),\t \n\t\t[13] = RCAR_GP_PIN(4, 25),\t \n\t\t[14] = RCAR_GP_PIN(4, 29),\t \n\t\t[15] = RCAR_GP_PIN(4, 30),\t \n\t\t[16] = RCAR_GP_PIN(4, 31),\t \n\t\t[17] = RCAR_GP_PIN(0, 12),\t \n\t\t[18] = RCAR_GP_PIN(0, 13),\t \n\t\t[19] = RCAR_GP_PIN(0, 14),\t \n\t\t[20] = RCAR_GP_PIN(5, 16),\t \n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{   }\n};\n\nstatic const struct sh_pfc_soc_operations r8a7779_pfc_ops = {\n\t.get_bias = rcar_pinmux_get_bias,\n\t.set_bias = rcar_pinmux_set_bias,\n};\n\nconst struct sh_pfc_soc_info r8a7779_pinmux_info = {\n\t.name = \"r8a7779_pfc\",\n\t.ops  = &r8a7779_pfc_ops,\n\n\t.unlock_reg = 0xfffc0000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups),\n\t.functions = pinmux_functions,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.bias_regs = pinmux_bias_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}