<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: arch/x86/faults.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>arch/x86/faults.cc</h1>  </div>
</div>
<div class="contents">
<a href="arch_2x86_2faults_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2003-2007 The Regents of The University of Michigan</span>
<a name="l00015"></a>00015 <span class="comment"> * All rights reserved.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00018"></a>00018 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00019"></a>00019 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00020"></a>00020 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00021"></a>00021 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00022"></a>00022 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00023"></a>00023 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00024"></a>00024 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00025"></a>00025 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00026"></a>00026 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00029"></a>00029 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00031"></a>00031 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00032"></a>00032 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00034"></a>00034 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00035"></a>00035 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00036"></a>00036 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00038"></a>00038 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> * Authors: Gabe Black</span>
<a name="l00041"></a>00041 <span class="comment"> */</span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#include &quot;arch/x86/generated/decoder.hh&quot;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2faults_8hh.html">arch/x86/faults.hh</a>&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;<a class="code" href="x86_2isa__traits_8hh.html">arch/x86/isa_traits.hh</a>&quot;</span>
<a name="l00046"></a><a class="code" href="classX86ISA_1_1X86FaultBase.html#a0b47f4b8939a55605724fd3debc6e637">00046</a> <span class="preprocessor">#include &quot;<a class="code" href="trace_8hh.html">base/trace.hh</a>&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;debug/Faults.hh&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span>
<a name="l00050"></a>00050 
<a name="l00051"></a>00051 <span class="keyword">namespace </span>X86ISA
<a name="l00052"></a>00052 {
<a name="l00053"></a>00053     <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1X86FaultBase.html#a0b47f4b8939a55605724fd3debc6e637">X86FaultBase::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> * tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00054"></a>00054     {
<a name="l00055"></a>00055         <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00056"></a>00056             <a class="code" href="classX86ISA_1_1X86FaultBase.html#a0b47f4b8939a55605724fd3debc6e637">FaultBase::invoke</a>(tc, inst);
<a name="l00057"></a>00057             <span class="keywordflow">return</span>;
<a name="l00058"></a>00058         }
<a name="l00059"></a>00059 
<a name="l00060"></a>00060         <a class="code" href="classX86ISA_1_1PCState.html">PCState</a> pcState = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>();
<a name="l00061"></a>00061         <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a> = pcState.<a class="code" href="classGenericISA_1_1SimplePCState.html#a95654d75bc82beb81b4df1b2d16db865">pc</a>();
<a name="l00062"></a>00062         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;RIP %#x: vector %d: %s\n&quot;</span>,
<a name="l00063"></a>00063                 pc, <a class="code" href="classX86ISA_1_1X86FaultBase.html#ac4aad232f6bf6a841434b6b4fa07317a">vector</a>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#a89a0251558e874b9225326d7b6399075">describe</a>());
<a name="l00064"></a>00064         <span class="keyword">using namespace </span>X86ISAInst::RomLabels;
<a name="l00065"></a>00065         HandyM5Reg m5reg = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>);
<a name="l00066"></a>00066         <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> entry;
<a name="l00067"></a>00067         <span class="keywordflow">if</span> (m5reg.mode == LongMode) {
<a name="l00068"></a>00068             <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1X86FaultBase.html#ae4ead39fc4f23049c0cf3bce49eb0206">isSoft</a>()) {
<a name="l00069"></a>00069                 entry = extern_label_longModeSoftInterrupt;
<a name="l00070"></a>00070             } <span class="keywordflow">else</span> {
<a name="l00071"></a>00071                 entry = extern_label_longModeInterrupt;
<a name="l00072"></a>00072             }
<a name="l00073"></a>00073         } <span class="keywordflow">else</span> {
<a name="l00074"></a>00074             entry = extern_label_legacyModeInterrupt;
<a name="l00075"></a>00075         }
<a name="l00076"></a>00076         tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#a8bb7e419ce07ff5a21dd4fc4a9f62dad">INTREG_MICRO</a>(1), <a class="code" href="classX86ISA_1_1X86FaultBase.html#ac4aad232f6bf6a841434b6b4fa07317a">vector</a>);
<a name="l00077"></a>00077         tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#a8bb7e419ce07ff5a21dd4fc4a9f62dad">INTREG_MICRO</a>(7), pc);
<a name="l00078"></a>00078         <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1X86FaultBase.html#a6f781119f864971212e83a4a09b15d5a">errorCode</a> != (uint64_t)(-1)) {
<a name="l00079"></a>00079             <span class="keywordflow">if</span> (m5reg.mode == LongMode) {
<a name="l00080"></a>00080                 entry = extern_label_longModeInterruptWithError;
<a name="l00081"></a>00081             } <span class="keywordflow">else</span> {
<a name="l00082"></a>00082                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Legacy mode interrupts with error codes &quot;</span>
<a name="l00083"></a>00083                         <span class="stringliteral">&quot;aren&#39;t implementde.\n&quot;</span>);
<a name="l00084"></a>00084             }
<a name="l00085"></a>00085             <span class="comment">// Software interrupts shouldn&#39;t have error codes. If one</span>
<a name="l00086"></a>00086             <span class="comment">// does, there would need to be microcode to set it up.</span>
<a name="l00087"></a>00087             assert(!<a class="code" href="classX86ISA_1_1X86FaultBase.html#ae4ead39fc4f23049c0cf3bce49eb0206">isSoft</a>());
<a name="l00088"></a>00088             tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#a8bb7e419ce07ff5a21dd4fc4a9f62dad">INTREG_MICRO</a>(15), <a class="code" href="classX86ISA_1_1X86FaultBase.html#a6f781119f864971212e83a4a09b15d5a">errorCode</a>);
<a name="l00089"></a><a class="code" href="classX86ISA_1_1X86FaultBase.html#a89a0251558e874b9225326d7b6399075">00089</a>         }
<a name="l00090"></a>00090         pcState.<a class="code" href="classGenericISA_1_1UPCState.html#a06f3ade47c32ea72933f008f57e3bff7">upc</a>(<a class="code" href="base_2types_8hh.html#a5a785ae473dda4e3a3de2cb688f208d9">romMicroPC</a>(entry));
<a name="l00091"></a>00091         pcState.<a class="code" href="classGenericISA_1_1UPCState.html#a0d0f2db08efd55a94819743c95f4d060">nupc</a>(<a class="code" href="base_2types_8hh.html#a5a785ae473dda4e3a3de2cb688f208d9">romMicroPC</a>(entry) + 1);
<a name="l00092"></a>00092         tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(pcState);
<a name="l00093"></a>00093     }
<a name="l00094"></a>00094 
<a name="l00095"></a>00095     std::string
<a name="l00096"></a>00096     <a class="code" href="classX86ISA_1_1X86FaultBase.html#a89a0251558e874b9225326d7b6399075">X86FaultBase::describe</a>()<span class="keyword"> const</span>
<a name="l00097"></a>00097 <span class="keyword">    </span>{
<a name="l00098"></a>00098         std::stringstream <a class="code" href="namespaceMipsISA.html#ab4024b298df11bb5781788cb31bc8c32">ss</a>;
<a name="l00099"></a>00099         <a class="code" href="cprintf_8hh.html#ab172c0b086575bda3d04daee7df17da1">ccprintf</a>(ss, <span class="stringliteral">&quot;%s&quot;</span>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#a853c7603edc4518712b78cf8b445069c">mnemonic</a>());
<a name="l00100"></a><a class="code" href="classX86ISA_1_1X86Trap.html#a58b831f2199dfe623ba6a5e254f27474">00100</a>         <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1X86FaultBase.html#a6f781119f864971212e83a4a09b15d5a">errorCode</a> != (uint64_t)(-1)) {
<a name="l00101"></a>00101             <a class="code" href="cprintf_8hh.html#ab172c0b086575bda3d04daee7df17da1">ccprintf</a>(ss, <span class="stringliteral">&quot;(%#x)&quot;</span>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#a6f781119f864971212e83a4a09b15d5a">errorCode</a>);
<a name="l00102"></a>00102         }
<a name="l00103"></a>00103 
<a name="l00104"></a>00104         <span class="keywordflow">return</span> ss.str();
<a name="l00105"></a>00105     }
<a name="l00106"></a>00106     
<a name="l00107"></a>00107     <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1X86Trap.html#a58b831f2199dfe623ba6a5e254f27474">X86Trap::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> * tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00108"></a>00108     {
<a name="l00109"></a>00109         <a class="code" href="classX86ISA_1_1X86Trap.html#a58b831f2199dfe623ba6a5e254f27474">X86FaultBase::invoke</a>(tc);
<a name="l00110"></a>00110         <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>)
<a name="l00111"></a>00111             <span class="keywordflow">return</span>;
<a name="l00112"></a><a class="code" href="classX86ISA_1_1X86Abort.html#a6c1f0c5fdcf07a440dc23464921ca803">00112</a> 
<a name="l00113"></a>00113         <span class="comment">// This is the same as a fault, but it happens -after- the</span>
<a name="l00114"></a>00114         <span class="comment">// instruction.</span>
<a name="l00115"></a>00115         <a class="code" href="classX86ISA_1_1PCState.html">PCState</a> pc = tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>();
<a name="l00116"></a>00116         pc.<a class="code" href="classX86ISA_1_1PCState.html#a862bcc8e74d74d02e7c1dd56563ad8b1">uEnd</a>();
<a name="l00117"></a>00117     }
<a name="l00118"></a><a class="code" href="classX86ISA_1_1InvalidOpcode.html#ad16971724cb1e5bbd821ddb248b5d41c">00118</a> 
<a name="l00119"></a>00119     <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1X86Abort.html#a6c1f0c5fdcf07a440dc23464921ca803">X86Abort::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> * tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00120"></a>00120     {
<a name="l00121"></a>00121         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Abort exception!&quot;</span>);
<a name="l00122"></a>00122     }
<a name="l00123"></a>00123 
<a name="l00124"></a>00124     <span class="keywordtype">void</span>
<a name="l00125"></a>00125     <a class="code" href="classX86ISA_1_1InvalidOpcode.html#ad16971724cb1e5bbd821ddb248b5d41c">InvalidOpcode::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> * tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00126"></a>00126     {
<a name="l00127"></a>00127         <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00128"></a><a class="code" href="classX86ISA_1_1PageFault.html#a08ff5f3df3051902f3d5f316f1359ec0">00128</a>             <a class="code" href="classX86ISA_1_1InvalidOpcode.html#ad16971724cb1e5bbd821ddb248b5d41c">X86Fault::invoke</a>(tc, inst);
<a name="l00129"></a>00129         } <span class="keywordflow">else</span> {
<a name="l00130"></a>00130             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unrecognized/invalid instruction executed:\n %s&quot;</span>,
<a name="l00131"></a>00131                     inst-&gt;machInst);
<a name="l00132"></a>00132         }
<a name="l00133"></a>00133     }
<a name="l00134"></a>00134 
<a name="l00135"></a>00135     <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1PageFault.html#a08ff5f3df3051902f3d5f316f1359ec0">PageFault::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> * tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00136"></a>00136     {
<a name="l00137"></a>00137         <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370" title="The FullSystem variable can be used to determine the current mode of simulation.">FullSystem</a>) {
<a name="l00138"></a>00138             HandyM5Reg m5reg = tc-&gt;<a class="code" href="classThreadContext.html#a1cdc204f9019a41bd6b82e542690e7cd">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>);
<a name="l00139"></a>00139             <a class="code" href="classX86ISA_1_1PageFault.html#a08ff5f3df3051902f3d5f316f1359ec0">X86FaultBase::invoke</a>(tc);
<a name="l00140"></a>00140             <span class="comment">/*</span>
<a name="l00141"></a>00141 <span class="comment">             * If something bad happens while trying to enter the page fault</span>
<a name="l00142"></a>00142 <span class="comment">             * handler, I&#39;m pretty sure that&#39;s a double fault and then all</span>
<a name="l00143"></a>00143 <span class="comment">             * bets are off. That means it should be safe to update this</span>
<a name="l00144"></a>00144 <span class="comment">             * state now.</span>
<a name="l00145"></a>00145 <span class="comment">             */</span>
<a name="l00146"></a>00146             <span class="keywordflow">if</span> (m5reg.mode == LongMode) {
<a name="l00147"></a>00147                 tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">MISCREG_CR2</a>, <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>);
<a name="l00148"></a>00148             } <span class="keywordflow">else</span> {
<a name="l00149"></a>00149                 tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">MISCREG_CR2</a>, (<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)<a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>);
<a name="l00150"></a>00150             }
<a name="l00151"></a>00151         } <span class="keywordflow">else</span> {
<a name="l00152"></a>00152             PageFaultErrorCode code = <a class="code" href="classX86ISA_1_1X86FaultBase.html#a6f781119f864971212e83a4a09b15d5a">errorCode</a>;
<a name="l00153"></a>00153             <span class="keyword">const</span> <span class="keywordtype">char</span> *modeStr = <span class="stringliteral">&quot;&quot;</span>;
<a name="l00154"></a>00154             <span class="keywordflow">if</span> (code.fetch)
<a name="l00155"></a>00155                 modeStr = <span class="stringliteral">&quot;execute&quot;</span>;
<a name="l00156"></a>00156             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (code.write)
<a name="l00157"></a>00157                 modeStr = <span class="stringliteral">&quot;write&quot;</span>;
<a name="l00158"></a><a class="code" href="classX86ISA_1_1PageFault.html#a8844add466d2296070c4c725746b0b02">00158</a>             <span class="keywordflow">else</span>
<a name="l00159"></a>00159                 modeStr = <span class="stringliteral">&quot;read&quot;</span>;
<a name="l00160"></a>00160             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to %s unmapped address %#x.\n&quot;</span>, modeStr, <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>);
<a name="l00161"></a>00161         }
<a name="l00162"></a>00162     }
<a name="l00163"></a>00163 
<a name="l00164"></a>00164     std::string
<a name="l00165"></a>00165     <a class="code" href="classX86ISA_1_1PageFault.html#a8844add466d2296070c4c725746b0b02">PageFault::describe</a>()<span class="keyword"> const</span>
<a name="l00166"></a><a class="code" href="classX86ISA_1_1InitInterrupt.html#a503530cf01528468626c5275a9292adc">00166</a> <span class="keyword">    </span>{
<a name="l00167"></a>00167         std::stringstream ss;
<a name="l00168"></a>00168         <a class="code" href="cprintf_8hh.html#ab172c0b086575bda3d04daee7df17da1">ccprintf</a>(ss, <span class="stringliteral">&quot;%s at %#x&quot;</span>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#a89a0251558e874b9225326d7b6399075">X86FaultBase::describe</a>(), <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>);
<a name="l00169"></a>00169         <span class="keywordflow">return</span> ss.str();
<a name="l00170"></a>00170     }
<a name="l00171"></a>00171 
<a name="l00172"></a>00172     <span class="keywordtype">void</span>
<a name="l00173"></a>00173     <a class="code" href="classX86ISA_1_1InitInterrupt.html#a503530cf01528468626c5275a9292adc">InitInterrupt::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00174"></a>00174     {
<a name="l00175"></a>00175         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Init interrupt.\n&quot;</span>);
<a name="l00176"></a>00176         <span class="comment">// The otherwise unmodified integer registers should be set to 0.</span>
<a name="l00177"></a>00177         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a> = 0; <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a> &lt; NUM_INTREGS; <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>++) {
<a name="l00178"></a>00178             tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>, 0);
<a name="l00179"></a>00179         }
<a name="l00180"></a>00180 
<a name="l00181"></a>00181         CR0 cr0 = tc-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>);
<a name="l00182"></a>00182         CR0 newCR0 = 1 &lt;&lt; 4;
<a name="l00183"></a>00183         newCR0.cd = cr0.cd;
<a name="l00184"></a>00184         newCR0.nw = cr0.nw;
<a name="l00185"></a>00185         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>, newCR0);
<a name="l00186"></a>00186         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">MISCREG_CR2</a>, 0);
<a name="l00187"></a>00187         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">MISCREG_CR3</a>, 0);
<a name="l00188"></a>00188         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">MISCREG_CR4</a>, 0);
<a name="l00189"></a>00189 
<a name="l00190"></a>00190         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>, 0x0000000000000002ULL);
<a name="l00191"></a>00191 
<a name="l00192"></a>00192         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>, 0);
<a name="l00193"></a>00193 
<a name="l00194"></a>00194         SegAttr dataAttr = 0;
<a name="l00195"></a>00195         dataAttr.dpl = 0;
<a name="l00196"></a>00196         dataAttr.unusable = 0;
<a name="l00197"></a>00197         dataAttr.defaultSize = 0;
<a name="l00198"></a>00198         dataAttr.longMode = 0;
<a name="l00199"></a>00199         dataAttr.avl = 0;
<a name="l00200"></a>00200         dataAttr.granularity = 0;
<a name="l00201"></a>00201         dataAttr.present = 1;
<a name="l00202"></a>00202         dataAttr.type = 3;
<a name="l00203"></a>00203         dataAttr.writable = 1;
<a name="l00204"></a>00204         dataAttr.readable = 1;
<a name="l00205"></a>00205         dataAttr.expandDown = 0;
<a name="l00206"></a>00206         dataAttr.system = 1;
<a name="l00207"></a>00207 
<a name="l00208"></a>00208         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> = 0; <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> != NUM_SEGMENTREGS; <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>++) {
<a name="l00209"></a>00209             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">MISCREG_SEG_SEL</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0);
<a name="l00210"></a>00210             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0);
<a name="l00211"></a>00211             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0);
<a name="l00212"></a>00212             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0xffff);
<a name="l00213"></a>00213             tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), dataAttr);
<a name="l00214"></a>00214         }
<a name="l00215"></a>00215 
<a name="l00216"></a>00216         SegAttr codeAttr = 0;
<a name="l00217"></a>00217         codeAttr.dpl = 0;
<a name="l00218"></a>00218         codeAttr.unusable = 0;
<a name="l00219"></a>00219         codeAttr.defaultSize = 0;
<a name="l00220"></a>00220         codeAttr.longMode = 0;
<a name="l00221"></a>00221         codeAttr.avl = 0;
<a name="l00222"></a>00222         codeAttr.granularity = 0;
<a name="l00223"></a>00223         codeAttr.present = 1;
<a name="l00224"></a>00224         codeAttr.type = 10;
<a name="l00225"></a>00225         codeAttr.writable = 0;
<a name="l00226"></a>00226         codeAttr.readable = 1;
<a name="l00227"></a>00227         codeAttr.expandDown = 0;
<a name="l00228"></a>00228         codeAttr.system = 1;
<a name="l00229"></a>00229 
<a name="l00230"></a>00230         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>, 0xf000);
<a name="l00231"></a>00231         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">MISCREG_CS_BASE</a>,
<a name="l00232"></a>00232                 0x00000000ffff0000ULL);
<a name="l00233"></a>00233         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3125e2776dbf879265b19dd82b23d5dc">MISCREG_CS_EFF_BASE</a>,
<a name="l00234"></a>00234                 0x00000000ffff0000ULL);
<a name="l00235"></a>00235         <span class="comment">// This has the base value pre-added.</span>
<a name="l00236"></a>00236         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa29b47518980963b35b6993d31e2efc95">MISCREG_CS_LIMIT</a>, 0xffffffff);
<a name="l00237"></a>00237         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>, codeAttr);
<a name="l00238"></a>00238 
<a name="l00239"></a>00239         <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>(0x000000000000fff0ULL + tc-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">MISCREG_CS_BASE</a>));
<a name="l00240"></a>00240         tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(pc);
<a name="l00241"></a>00241 
<a name="l00242"></a>00242         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">MISCREG_TSG_BASE</a>, 0);
<a name="l00243"></a>00243         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f">MISCREG_TSG_LIMIT</a>, 0xffff);
<a name="l00244"></a>00244 
<a name="l00245"></a>00245         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa65e7b5d37fd76d1acf43cf2bf2a59371">MISCREG_IDTR_BASE</a>, 0);
<a name="l00246"></a>00246         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faeb8ed4d3862ca9814be1e92fec959fe5">MISCREG_IDTR_LIMIT</a>, 0xffff);
<a name="l00247"></a>00247 
<a name="l00248"></a>00248         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>, 0);
<a name="l00249"></a>00249         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faff76ec035ea4080b6bd98ba7ebdc00cf">MISCREG_TSL_BASE</a>, 0);
<a name="l00250"></a>00250         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa595a9457d9f3a96e9bf7a24e84232613">MISCREG_TSL_LIMIT</a>, 0xffff);
<a name="l00251"></a>00251         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faaa3c9d75ec989918b6e2fb40dbaef70c">MISCREG_TSL_ATTR</a>, 0);
<a name="l00252"></a>00252 
<a name="l00253"></a>00253         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a>, 0);
<a name="l00254"></a>00254         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae8621bfada9f0ba5909c8575e2a7f4c7">MISCREG_TR_BASE</a>, 0);
<a name="l00255"></a>00255         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faac6b39843de83aec17e32451496d4827">MISCREG_TR_LIMIT</a>, 0xffff);
<a name="l00256"></a>00256         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3e3d427294f2c9a745be9f0dc3d9f382">MISCREG_TR_ATTR</a>, 0);
<a name="l00257"></a>00257 
<a name="l00258"></a>00258         <span class="comment">// This value should be the family/model/stepping of the processor.</span>
<a name="l00259"></a>00259         <span class="comment">// (page 418). It should be consistent with the value from CPUID, but</span>
<a name="l00260"></a>00260         <span class="comment">// the actual value probably doesn&#39;t matter much.</span>
<a name="l00261"></a>00261         tc-&gt;<a class="code" href="classThreadContext.html#ad008e016fd7ac09d11a85a80aa917b41">setIntReg</a>(INTREG_RDX, 0);
<a name="l00262"></a>00262 
<a name="l00263"></a>00263         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa70e09f01ad21d714ebb0a2d6396b1795">MISCREG_DR0</a>, 0);
<a name="l00264"></a>00264         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa733b71a160829c0d742d5b5cc475e65e">MISCREG_DR1</a>, 0);
<a name="l00265"></a>00265         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2d529d85ffba7e1afa37fea3562b7a1d">MISCREG_DR2</a>, 0);
<a name="l00266"></a>00266         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0875a3534344a441b64b75d232d2ba3">MISCREG_DR3</a>, 0);
<a name="l00267"></a>00267 
<a name="l00268"></a>00268         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa21be6272be9ae581719e7bbbfc3d72c0">MISCREG_DR6</a>, 0x00000000ffff0ff0ULL);
<a name="l00269"></a>00269         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa979c6aa7ee18855a3175da0ab34b8726">MISCREG_DR7</a>, 0x0000000000000400ULL);
<a name="l00270"></a>00270 
<a name="l00271"></a>00271         <span class="comment">// Update the handy M5 Reg.</span>
<a name="l00272"></a>00272         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>, 0);
<a name="l00273"></a><a class="code" href="classX86ISA_1_1StartupInterrupt.html#a93c66be4914bdefcf687422b545dca21">00273</a>         <a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> entry = X86ISAInst::RomLabels::extern_label_initIntHalt;
<a name="l00274"></a>00274         pc.<a class="code" href="classGenericISA_1_1UPCState.html#a06f3ade47c32ea72933f008f57e3bff7">upc</a>(<a class="code" href="base_2types_8hh.html#a5a785ae473dda4e3a3de2cb688f208d9">romMicroPC</a>(entry));
<a name="l00275"></a>00275         pc.<a class="code" href="classGenericISA_1_1UPCState.html#a0d0f2db08efd55a94819743c95f4d060">nupc</a>(<a class="code" href="base_2types_8hh.html#a5a785ae473dda4e3a3de2cb688f208d9">romMicroPC</a>(entry) + 1);
<a name="l00276"></a>00276         tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(pc);
<a name="l00277"></a>00277     }
<a name="l00278"></a>00278 
<a name="l00279"></a>00279     <span class="keywordtype">void</span>
<a name="l00280"></a>00280     <a class="code" href="classX86ISA_1_1StartupInterrupt.html#a93c66be4914bdefcf687422b545dca21">StartupInterrupt::invoke</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a> *tc, <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00281"></a>00281     {
<a name="l00282"></a>00282         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Startup interrupt with vector %#x.\n&quot;</span>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#ac4aad232f6bf6a841434b6b4fa07317a">vector</a>);
<a name="l00283"></a>00283         HandyM5Reg m5Reg = tc-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>);
<a name="l00284"></a>00284         <span class="keywordflow">if</span> (m5Reg.mode != LegacyMode || m5Reg.submode != <a class="code" href="namespaceX86ISA.html#a592632f4675b2979c74073b6c188e373a5279d43f9343536f03a8a9b4795098fb">RealMode</a>) {
<a name="l00285"></a>00285             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Startup IPI recived outside of real mode. &quot;</span>
<a name="l00286"></a>00286                     <span class="stringliteral">&quot;Don&#39;t know what to do. %d, %d&quot;</span>, m5Reg.mode, m5Reg.submode);
<a name="l00287"></a>00287         }
<a name="l00288"></a>00288 
<a name="l00289"></a>00289         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#ac4aad232f6bf6a841434b6b4fa07317a">vector</a> &lt;&lt; 8);
<a name="l00290"></a>00290         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">MISCREG_CS_BASE</a>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#ac4aad232f6bf6a841434b6b4fa07317a">vector</a> &lt;&lt; 12);
<a name="l00291"></a>00291         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3125e2776dbf879265b19dd82b23d5dc">MISCREG_CS_EFF_BASE</a>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#ac4aad232f6bf6a841434b6b4fa07317a">vector</a> &lt;&lt; 12);
<a name="l00292"></a>00292         <span class="comment">// This has the base value pre-added.</span>
<a name="l00293"></a>00293         tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa29b47518980963b35b6993d31e2efc95">MISCREG_CS_LIMIT</a>, 0xffff);
<a name="l00294"></a>00294 
<a name="l00295"></a>00295         tc-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(tc-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">MISCREG_CS_BASE</a>));
<a name="l00296"></a>00296     }
<a name="l00297"></a>00297 } <span class="comment">// namespace X86ISA</span>
<a name="l00298"></a>00298 
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:15:45 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
