[{"DBLP title": "Building Heterogeneous Unified Virtual Memories (UVMs) without the Overhead.", "DBLP authors": ["Konstantinos Koukos", "Alberto Ros", "Erik Hagersten", "Stefanos Kaxiras"], "year": 2016, "doi": "https://doi.org/10.1145/2889488", "OA papers": [{"PaperId": "https://openalex.org/W2319071579", "PaperTitle": "Building Heterogeneous Unified Virtual Memories (UVMs) without the Overhead", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Uppsala University": 3.0, "University of Murcia": 1.0}, "Authors": ["Konstantinos Koukos", "Alberto Ros", "Erik Hagersten", "Stefanos Kaxiras"]}]}, {"DBLP title": "Dynamic Memory Balancing for Virtualization.", "DBLP authors": ["Zhigang Wang", "Xiaolin Wang", "Fang Hou", "Yingwei Luo", "Zhenlin Wang"], "year": 2016, "doi": "https://doi.org/10.1145/2851501", "OA papers": [{"PaperId": "https://openalex.org/W2316300312", "PaperTitle": "Dynamic Memory Balancing for Virtualization", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Peking University": 2.5, "King University": 1.5, "Michigan Technological University": 1.0}, "Authors": ["Zhigang Wang", "Xiaolin Wang", "Fang Hou", "Yingwei Luo", "Zhenlin Wang"]}]}, {"DBLP title": "Hardware Performance Counter-Based Malware Identification and Detection with Adaptive Compressive Sensing.", "DBLP authors": ["Xueyang Wang", "Sek Meng Chai", "Michael A. Isnardi", "Sehoon Lim", "Ramesh Karri"], "year": 2016, "doi": "https://doi.org/10.1145/2857055", "OA papers": [{"PaperId": "https://openalex.org/W2319159802", "PaperTitle": "Hardware Performance Counter-Based Malware Identification and Detection with Adaptive Compressive Sensing", "Year": 2016, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"New York University": 2.0, "SRI International": 3.0}, "Authors": ["Xue-yang Wang", "Sek M. Chai", "Michael Anthony Isnardi", "Sehoon Lim", "Ramesh Karri"]}]}, {"DBLP title": "Boosting the Priority of Garbage: Scheduling Collection on Heterogeneous Multicore Processors.", "DBLP authors": ["Shoaib Akram", "Jennifer B. Sartor", "Kenzo Van Craeynest", "Wim Heirman", "Lieven Eeckhout"], "year": 2016, "doi": "https://doi.org/10.1145/2875424", "OA papers": [{"PaperId": "https://openalex.org/W2301758480", "PaperTitle": "Boosting the Priority of Garbage", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Ghent University": 3.5, "Vrije Universiteit Brussel": 0.5, "Intel Corporation, Kontich, Belgium#TAB#": 1.0}, "Authors": ["Shoaib Akram", "Jennifer B. Sartor", "Kenzo Van Craeynest", "Wim Heirman", "Lieven Eeckhout"]}]}, {"DBLP title": "Autotuning Runtime Specialization for Sparse Matrix-Vector Multiplication.", "DBLP authors": ["Buse Yilmaz", "Baris Aktemur", "Mar\u00eda Jes\u00fas Garzar\u00e1n", "Samuel N. Kamin", "Furkan Kira\u00e7"], "year": 2016, "doi": "https://doi.org/10.1145/2851500", "OA papers": [{"PaperId": "https://openalex.org/W2321358174", "PaperTitle": "Autotuning Runtime Specialization for Sparse Matrix-Vector Multiplication", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"\u00d6zye\u011fin University": 3.0, "University of Illinois Urbana-Champaign": 1.0, "Intel (United States)": 0.5, "Google (United States)": 0.5}, "Authors": ["Buse Yilmaz", "Bar\u0131\u015f Aktemur", "Mar\u00eda Jes\u00fas Garzar\u00e1n", "Sam Kamin", "Furkan K\u0131ra\u00e7"]}]}, {"DBLP title": "Examining and Reducing the Influence of Sampling Errors on Feedback-Driven Optimizations.", "DBLP authors": ["Mingzhou Zhou", "Bo Wu", "Xipeng Shen", "Yaoqing Gao", "Graham Yiu"], "year": 2016, "doi": "https://doi.org/10.1145/2851502", "OA papers": [{"PaperId": "https://openalex.org/W2330657922", "PaperTitle": "Examining and Reducing the Influence of Sampling Errors on Feedback-Driven Optimizations", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM": 1.0, "Colorado School of Mines": 1.0, "North Carolina State University": 1.0, "IBM (Canada)": 2.0}, "Authors": ["Mingzhou Zhou", "Bo Wu", "Xipeng Shen", "Yaoqing Gao", "Graham Yiu"]}]}, {"DBLP title": "Optimizing Indirect Branches in Dynamic Binary Translators.", "DBLP authors": ["Amanieu D'Antras", "Cosmin Gorgovan", "Jim D. Garside", "Mikel Luj\u00e1n"], "year": 2016, "doi": "https://doi.org/10.1145/2866573", "OA papers": [{"PaperId": "https://openalex.org/W2325071780", "PaperTitle": "Optimizing Indirect Branches in Dynamic Binary Translators", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Manchester": 4.0}, "Authors": ["Amanieu d'Antras", "Cosmin Gorgovan", "Jim Garside", "Mikel Luj\u00e1n"]}]}, {"DBLP title": "Clustering-Based Selection for the Exploration of Compiler Optimization Sequences.", "DBLP authors": ["Luiz G. A. Martins", "Ricardo Nobre", "Jo\u00e3o M. P. Cardoso", "Alexandre C. B. Delbem", "Eduardo Marques"], "year": 2016, "doi": "https://doi.org/10.1145/2883614", "OA papers": [{"PaperId": "https://openalex.org/W2330621167", "PaperTitle": "Clustering-Based Selection for the Exploration of Compiler Optimization Sequences", "Year": 2016, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Federal University of Uberl\u00e2ndia": 1.0, "University of Porto": 2.0, "Universidade de S\u00e3o Paulo": 2.0}, "Authors": ["Luiz Cl\u00e1udio Martins", "Ricardo Nobre", "Jo\u00e3o Lu\u00eds Cardoso", "Alexandre C. B. Delbem", "Eduardo Marques"]}]}, {"DBLP title": "Power Efficient Hardware Transactional Memory: Dynamic Issue of Transactions.", "DBLP authors": ["Sang Wook Stephen Do", "Michel Dubois"], "year": 2016, "doi": "https://doi.org/10.1145/2875425", "OA papers": [{"PaperId": "https://openalex.org/W2318357715", "PaperTitle": "Power Efficient Hardware Transactional Memory", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Sang Wook Stephen Do", "Michel Dubois"]}]}, {"DBLP title": "Understanding and Mitigating Covert Channels Through Branch Predictors.", "DBLP authors": ["Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "year": 2016, "doi": "https://doi.org/10.1145/2870636", "OA papers": [{"PaperId": "https://openalex.org/W2299561166", "PaperTitle": "Understanding and Mitigating Covert Channels Through Branch Predictors", "Year": 2016, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Binghamton University": 2.0, "University of California, Riverside": 1.0}, "Authors": ["Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael Abu-Ghazaleh"]}]}, {"DBLP title": "A Compiler Approach for Exploiting Partial SIMD Parallelism.", "DBLP authors": ["Hao Zhou", "Jingling Xue"], "year": 2016, "doi": "https://doi.org/10.1145/2886101", "OA papers": [{"PaperId": "https://openalex.org/W2333659671", "PaperTitle": "A Compiler Approach for Exploiting Partial SIMD Parallelism", "Year": 2016, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["Hao Zhou", "Jingling Xue"]}]}, {"DBLP title": "R-GPU: A Reconfigurable GPU Architecture.", "DBLP authors": ["Gert-Jan van den Braak", "Henk Corporaal"], "year": 2016, "doi": "https://doi.org/10.1145/2890506", "OA papers": [{"PaperId": "https://openalex.org/W2300715507", "PaperTitle": "R-GPU", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Eindhoven University of Technology": 2.0}, "Authors": ["Gert-Jan van den Braak", "Henk Corporaal"]}]}, {"DBLP title": "Thread-Aware Adaptive Prefetcher on Multicore Systems: Improving the Performance for Multithreaded Workloads.", "DBLP authors": ["Peng Liu", "Jiyang Yu", "Michael C. Huang"], "year": 2016, "doi": "https://doi.org/10.1145/2890505", "OA papers": [{"PaperId": "https://openalex.org/W2333944373", "PaperTitle": "Thread-Aware Adaptive Prefetcher on Multicore Systems", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Zhejiang University, State Key Laboratory of Mathematical Engineering and Advanced Computing, Wuxi, China": 1.0, "Huawei Technologies Co.Ltd.,Hangzhou,China": 1.0, "University of Rochester": 1.0}, "Authors": ["Peng Liu", "Jiyang Yu", "Michael H. Huang"]}]}, {"DBLP title": "MAMBO: A Low-Overhead Dynamic Binary Modification Tool for ARM.", "DBLP authors": ["Cosmin Gorgovan", "Amanieu D'Antras", "Mikel Luj\u00e1n"], "year": 2016, "doi": "https://doi.org/10.1145/2896451", "OA papers": [{"PaperId": "https://openalex.org/W2323164027", "PaperTitle": "MAMBO", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Manchester": 3.0}, "Authors": ["Cosmin Gorgovan", "Amanieu d'Antras", "Mikel Luj\u00e1n"]}]}, {"DBLP title": "A Bimodal Scheduler for Coarse-Grained Reconfigurable Arrays.", "DBLP authors": ["Panagiotis Theocharis", "Bjorn De Sutter"], "year": 2016, "doi": "https://doi.org/10.1145/2893475", "OA papers": [{"PaperId": "https://openalex.org/W2411096328", "PaperTitle": "A Bimodal Scheduler for Coarse-Grained Reconfigurable Arrays", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Panagiotis Theocharis", "Bjorn De Sutter"]}]}, {"DBLP title": "Exploiting Hierarchical Locality in Deep Parallel Architectures.", "DBLP authors": ["Ahmad Anbar", "Olivier Serres", "Engin Kayraklioglu", "Abdel-Hameed A. Badawy", "Tarek A. El-Ghazawi"], "year": 2016, "doi": "https://doi.org/10.1145/2897783", "OA papers": [{"PaperId": "https://openalex.org/W2429918913", "PaperTitle": "Exploiting Hierarchical Locality in Deep Parallel Architectures", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"George Washington University": 4.5, "Arkansas Tech University": 0.5}, "Authors": ["Ahmad Anbar", "Olivier Serres", "Engin Kayraklioglu", "Abdel-Hameed A. Badawy", "Tarek El-Ghazawi"]}]}, {"DBLP title": "MInGLE: An Efficient Framework for Domain Acceleration Using Low-Power Specialized Functional Units.", "DBLP authors": ["Cecilia Gonz\u00e1lez-Alvarez", "Jennifer B. Sartor", "Carlos \u00c1lvarez", "Daniel Jim\u00e9nez-Gonz\u00e1lez", "Lieven Eeckhout"], "year": 2016, "doi": "https://doi.org/10.1145/2898356", "OA papers": [{"PaperId": "https://openalex.org/W2429120270", "PaperTitle": "MInGLE", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.5, "Ghent University": 2.0, "Vrije Universiteit Brussel": 0.5}, "Authors": ["Cecilia Gonzalez-Alvarez", "Jennifer B. Sartor", "Carlos Arturo \u00c1lvarez", "Daniel Jim\u00e9nez-Gonz\u00e1lez", "Lieven Eeckhout"]}]}, {"DBLP title": "FinPar: A Parallel Financial Benchmark.", "DBLP authors": ["Christian Andreetta", "Vivien B\u00e9got", "Jost Berthold", "Martin Elsman", "Fritz Henglein", "Troels Henriksen", "Maj-Britt Nordfang", "Cosmin E. Oancea"], "year": 2016, "doi": "https://doi.org/10.1145/2898354", "OA papers": [{"PaperId": "https://openalex.org/W2472217442", "PaperTitle": "FinPar", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Nordea Capital Markets, Copenhagen, Denmark": 1.0, "LexiFi": 1.0, "University of Copenhagen": 6.0}, "Authors": ["Christian Andreetta", "Vivien Begot", "Jost Berthold", "Martin Elsman", "Fritz Henglein", "Troels Henriksen", "Maj-Britt Nordfang", "Cosmin E. Oancea"]}]}, {"DBLP title": "A New Compilation Flow for Software-Defined Radio Applications on Heterogeneous MPSoCs.", "DBLP authors": ["Micka\u00ebl Dardaillon", "Kevin Marquet", "Tanguy Risset", "J\u00e9r\u00f4me Martin", "Henri-Pierre Charles"], "year": 2016, "doi": "https://doi.org/10.1145/2910583", "OA papers": [{"PaperId": "https://openalex.org/W2413645043", "PaperTitle": "A New Compilation Flow for Software-Defined Radio Applications on Heterogeneous MPSoCs", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institut National des Sciences Appliqu\u00e9es de Lyon": 1.0, "University of Lyon System": 1.0, "French Institute for Research in Computer Science and Automation": 1.0, "Grenoble Alpes University": 1.0, "CEA LETI": 1.0}, "Authors": ["Micka\u00ebl Dardaillon", "Kevin Marquet", "Tanguy Risset", "J\u00e9r\u00f4me Martin", "Henri-Pierre Charles"]}]}, {"DBLP title": "Dynamic Process Migration Based on Block Access Patterns Occurring in Storage Servers.", "DBLP authors": ["Jianwei Liao", "Fran\u00e7ois Trahay", "Guoqiang Xiao"], "year": 2016, "doi": "https://doi.org/10.1145/2899002", "OA papers": [{"PaperId": "https://openalex.org/W2433572455", "PaperTitle": "Dynamic Process Migration Based on Block Access Patterns Occurring in Storage Servers", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southwest University": 2.0, "University of Paris-Saclay": 1.0}, "Authors": ["Jianwei Liao", "Francois Trahay", "Guoqiang Xiao"]}]}, {"DBLP title": "COBAYN: Compiler Autotuning Framework Using Bayesian Networks.", "DBLP authors": ["Amir Hossein Ashouri", "Giovanni Mariani", "Gianluca Palermo", "Eunjung Park", "John Cavazos", "Cristina Silvano"], "year": 2016, "doi": "https://doi.org/10.1145/2928270", "OA papers": [{"PaperId": "https://openalex.org/W2441512324", "PaperTitle": "COBAYN", "Year": 2016, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Politecnico di Milano": 3.0, "IBM (Netherlands)": 1.0, "Los Alamos National Laboratory": 1.0, "University of Delaware": 1.0}, "Authors": ["Amir H. Ashouri", "Giovanni Mariani", "Gianluca Palermo", "Eun Jung Park", "John Cavazos", "Cristina Silvano"]}]}, {"DBLP title": "An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures.", "DBLP authors": ["Kypros Chrysanthou", "Panayiotis Englezakis", "Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides", "Giorgos Dimitrakopoulos"], "year": 2016, "doi": "https://doi.org/10.1145/2930670", "OA papers": [{"PaperId": "https://openalex.org/W2425628794", "PaperTitle": "An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Cyprus": 6.0, "Democritus University of Thrace": 1.0}, "Authors": ["Kypros Chrysanthou", "Panayiotis Englezakis", "Andreas Prodromou", "Andreas Panteli", "Chrysostomos Nicopoulos", "Yiannakis Sazeides", "Giorgos Dimitrakopoulos"]}]}, {"DBLP title": "Variable Liberalization.", "DBLP authors": ["Sanyam Mehta", "Pen-Chung Yew"], "year": 2016, "doi": "https://doi.org/10.1145/2963101", "OA papers": [{"PaperId": "https://openalex.org/W2511242544", "PaperTitle": "Variable Liberalization", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Twin Cities Orthopedics": 1.0, "University of Minnesota": 1.0}, "Authors": ["Sanyam Mehta", "Pen-Chung Yew"]}]}, {"DBLP title": "RATT-ECC: Rate Adaptive Two-Tiered Error Correction Codes for Reliable 3D Die-Stacked Memory.", "DBLP authors": ["Hsing Min Chen", "Carole-Jean Wu", "Trevor N. Mudge", "Chaitali Chakrabarti"], "year": 2016, "doi": "https://doi.org/10.1145/2957758", "OA papers": [{"PaperId": "https://openalex.org/W2522781526", "PaperTitle": "RATT-ECC", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Arizona State University": 3.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Hsing-Min Chen", "Carole-Jean Wu", "Trevor Mudge", "Chaitali Chakrabarti"]}]}, {"DBLP title": "Implementing Dense Optical Flow Computation on a Heterogeneous FPGA SoC in C.", "DBLP authors": ["Wenjie Chen", "Zhibin Wang", "Qin Wu", "Jiuzhen Liang", "Zhilei Chai"], "year": 2016, "doi": "https://doi.org/10.1145/2948976", "OA papers": [{"PaperId": "https://openalex.org/W2508765146", "PaperTitle": "Implementing Dense Optical Flow Computation on a Heterogeneous FPGA SoC in C", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"East China Normal University": 1.0, "Jiangnan University": 4.0}, "Authors": ["Wenjie Chen", "Zhibin Wang", "Qin Wu", "Jiuzhen Liang", "Zhilei Chai"]}]}, {"DBLP title": "Optimization Models for Three On-Chip Network Problems.", "DBLP authors": ["Nilay Vaish", "Michael C. Ferris", "David A. Wood"], "year": 2016, "doi": "https://doi.org/10.1145/2943781", "OA papers": [{"PaperId": "https://openalex.org/W2523279835", "PaperTitle": "Optimization Models for Three On-Chip Network Problems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Nilay Vaish", "Michael C. Ferris", "David A. Wood"]}]}, {"DBLP title": "Yet Another Compressed Cache: A Low-Cost Yet Effective Compressed Cache.", "DBLP authors": ["Somayeh Sardashti", "Andr\u00e9 Seznec", "David A. Wood"], "year": 2016, "doi": "https://doi.org/10.1145/2976740", "OA papers": [{"PaperId": "https://openalex.org/W2521480511", "PaperTitle": "Yet Another Compressed Cache", "Year": 2016, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5, "French Institute for Research in Computer Science and Automation": 0.5}, "Authors": ["Somayeh Sardashti", "Andr\u00e9 Seznec", "David A. Wood"]}]}, {"DBLP title": "Hardware-Assisted Thread and Data Mapping in Hierarchical Multicore Architectures.", "DBLP authors": ["Eduardo H. M. Cruz", "Matthias Diener", "La\u00e9rcio Lima Pilla", "Philippe O. A. Navaux"], "year": 2016, "doi": "https://doi.org/10.1145/2975587", "OA papers": [{"PaperId": "https://openalex.org/W2521259554", "PaperTitle": "Hardware-Assisted Thread and Data Mapping in Hierarchical Multicore Architectures", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0, "Universidade Federal de Santa Catarina": 1.0}, "Authors": ["Eduardo Pican\u00e7o Cruz", "Matthias Diener", "La\u00e9rcio Lima Pilla", "Philippe O. A. Navaux"]}]}, {"DBLP title": "Maximizing Heterogeneous Processor Performance Under Power Constraints.", "DBLP authors": ["Almutaz Adileh", "Stijn Eyerman", "Aamer Jaleel", "Lieven Eeckhout"], "year": 2016, "doi": "https://doi.org/10.1145/2976739", "OA papers": [{"PaperId": "https://openalex.org/W2521762357", "PaperTitle": "Maximizing Heterogeneous Processor Performance Under Power Constraints", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ghent University": 2.0, "Intel Belgium, Kontich, Belgium#TAB#": 1.0, "Nvidia (United Kingdom)": 1.0}, "Authors": ["Almutaz Adileh", "Stijn Eyerman", "Aamer Jaleel", "Lieven Eeckhout"]}]}, {"DBLP title": "An Accurate Cross-Layer Approach for Online Architectural Vulnerability Estimation.", "DBLP authors": ["Bagus Wibowo", "Abhinav Agrawal", "Thomas Stanton", "James Tuck"], "year": 2016, "doi": "https://doi.org/10.1145/2975588", "OA papers": [{"PaperId": "https://openalex.org/W2522581075", "PaperTitle": "An Accurate Cross-Layer Approach for Online Architectural Vulnerability Estimation", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"North Carolina State University": 4.0}, "Authors": ["Bagus Wibowo", "Abhinav Agrawal", "Thomas Stanton", "James Tuck"]}]}, {"DBLP title": "Synergistic Analysis of Evolving Graphs.", "DBLP authors": ["Keval Vora", "Rajiv Gupta", "Guoqing Xu"], "year": 2016, "doi": "https://doi.org/10.1145/2992784", "OA papers": [{"PaperId": "https://openalex.org/W2534918852", "PaperTitle": "Synergistic Analysis of Evolving Graphs", "Year": 2016, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of California, Riverside": 2.0, "University of California, Irvine": 1.0}, "Authors": ["Keval Vora", "Rajiv Gupta", "Guoqing Xu"]}]}, {"DBLP title": "A Cross-Platform SpMV Framework on Many-Core Architectures.", "DBLP authors": ["Yunquan Zhang", "Shigang Li", "Shengen Yan", "Huiyang Zhou"], "year": 2016, "doi": "https://doi.org/10.1145/2994148", "OA papers": [{"PaperId": "https://openalex.org/W2535926538", "PaperTitle": "A Cross-Platform SpMV Framework on Many-Core Architectures", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Institute of Computing Technology": 1.0, "Chinese Academy of Sciences": 1.0, "Chinese University of Hong Kong": 1.0, "North Carolina State University": 1.0}, "Authors": ["Yunquan Zhang", "Shigang Li", "Shengen Yan", "Huiyang Zhou"]}]}, {"DBLP title": "AIM: Energy-Efficient Aggregation Inside the Memory Hierarchy.", "DBLP authors": ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2016, "doi": "https://doi.org/10.1145/2994149", "OA papers": [{"PaperId": "https://openalex.org/W2532763869", "PaperTitle": "AIM", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"]}]}, {"DBLP title": "UMH: A Hardware-Based Unified Memory Hierarchy for Systems with Multiple Discrete GPUs.", "DBLP authors": ["Amir Kavyan Ziabari", "Yifan Sun", "Yenai Ma", "Dana Schaa", "Jos\u00e9 L. Abell\u00e1n", "Rafael Ubal", "John Kim", "Ajay Joshi", "David R. Kaeli"], "year": 2016, "doi": "https://doi.org/10.1145/2996190", "OA papers": [{"PaperId": "https://openalex.org/W2559253174", "PaperTitle": "UMH", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Northeastern University": 4.0, "Boston University": 2.0, "Universidad del Noreste": 1.0, "Universidad Cat\u00f3lica San Antonio de Murcia": 1.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Amir Kavyan Ziabari", "Yifan Sun", "Yenai Ma", "Dana Schaa", "Jos\u00e9 L. Abell\u00e1n", "Rafael Ubal", "John Kim", "Ajay Joshi", "David Kaeli"]}]}, {"DBLP title": "Hardware-Accelerated Cross-Architecture Full-System Virtualization.", "DBLP authors": ["Tom Spink", "Harry Wagstaff", "Bj\u00f6rn Franke"], "year": 2016, "doi": "https://doi.org/10.1145/2996798", "OA papers": [{"PaperId": "https://openalex.org/W2533787090", "PaperTitle": "Hardware-Accelerated Cross-Architecture Full-System Virtualization", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Edinburgh": 3.0}, "Authors": ["Tom Spink", "Harry Wagstaff", "Bj\u00f6rn Franke"]}]}, {"DBLP title": "LDAC: Locality-Aware Data Access Control for Large-Scale Multicore Cache Hierarchies.", "DBLP authors": ["Qingchuan Shi", "George Kurian", "Farrukh Hijaz", "Srinivas Devadas", "Omer Khan"], "year": 2016, "doi": "https://doi.org/10.1145/2983632", "OA papers": [{"PaperId": "https://openalex.org/W2554529045", "PaperTitle": "LDAC", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Connecticut": 3.0, "Massachusetts Institute of Technology": 2.0}, "Authors": ["Qingchuan Shi", "George Kurian", "Farrukh Hijaz", "Srinivas Devadas", "Omer Khan"]}]}, {"DBLP title": "Evaluation of Histogram of Oriented Gradients Soft Errors Criticality for Automotive Applications.", "DBLP authors": ["Fernando Fernandes", "Lucas Weigel", "Cl\u00e1udio R. Jung", "Philippe O. A. Navaux", "Luigi Carro", "Paolo Rech"], "year": 2016, "doi": "https://doi.org/10.1145/2998573", "OA papers": [{"PaperId": "https://openalex.org/W2555834960", "PaperTitle": "Evaluation of Histogram of Oriented Gradients Soft Errors Criticality for Automotive Applications", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Federal University of Rio Grande do Sul": 6.0}, "Authors": ["Fernando Lannes Fernandes", "Lucas Weigel", "Claudio Rosito Jung", "Philippe O. A. Navaux", "Luigi Carro", "Paolo Rech"]}]}, {"DBLP title": "Cooperative Caching for GPUs.", "DBLP authors": ["Saumay Dublish", "Vijay Nagarajan", "Nigel P. Topham"], "year": 2016, "doi": "https://doi.org/10.1145/3001589", "OA papers": [{"PaperId": "https://openalex.org/W2566040696", "PaperTitle": "Cooperative Caching for GPUs", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Edinburgh": 3.0}, "Authors": ["Saumay Dublish", "Vijay Nagarajan", "Nigel Topham"]}]}, {"DBLP title": "Accelerating Intercommunication in Highly Parallel Systems.", "DBLP authors": ["Nikolaos Tampouratzis", "Pavlos M. Mattheakis", "Ioannis Papaefstathiou"], "year": 2016, "doi": "https://doi.org/10.1145/3005717", "OA papers": [{"PaperId": "https://openalex.org/W2558865419", "PaperTitle": "Accelerating Intercommunication in Highly Parallel Systems", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Crete": 2.0, "Synelixis (Greece)": 1.0}, "Authors": ["Nikolaos Tampouratzis", "Pavlos M. Mattheakis", "Ioannis Papaefstathiou"]}]}, {"DBLP title": "Concurrent JavaScript Parsing for Faster Loading of Web Apps.", "DBLP authors": ["Hyukwoo Park", "Myungsu Cha", "Soo-Mook Moon"], "year": 2016, "doi": "https://doi.org/10.1145/3004281", "OA papers": [{"PaperId": "https://openalex.org/W2552265536", "PaperTitle": "Concurrent JavaScript Parsing for Faster Loading of Web Apps", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Hyukwoo Park", "Cha Myungsu", "Soo-Mook Moon"]}]}, {"DBLP title": "Memory Access Scheduling Based on Dynamic Multilevel Priority in Shared DRAM Systems.", "DBLP authors": ["Dongliang Xiong", "Kai Huang", "Xiaowen Jiang", "Xiaolang Yan"], "year": 2016, "doi": "https://doi.org/10.1145/3007647", "OA papers": [{"PaperId": "https://openalex.org/W2558455683", "PaperTitle": "Memory Access Scheduling Based on Dynamic Multilevel Priority in Shared DRAM Systems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Zhejiang University": 4.0}, "Authors": ["Dongliang Xiong", "Kai Huang", "Xiaowen Jiang", "Xiaolang Yan"]}]}, {"DBLP title": "A Reconfiguration Algorithm for Power-Aware Parallel Applications.", "DBLP authors": ["Daniele De Sensi", "Massimo Torquati", "Marco Danelutto"], "year": 2016, "doi": "https://doi.org/10.1145/3004054", "OA papers": [{"PaperId": "https://openalex.org/W2559048697", "PaperTitle": "A Reconfiguration Algorithm for Power-Aware Parallel Applications", "Year": 2016, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Computer Science Department": 1.5, "University of Pisa": 1.5}, "Authors": ["Daniele De Sensi", "Massimo Torquati", "Marco Danelutto"]}]}, {"DBLP title": "Impact of Intrinsic Profiling Limitations on Effectiveness of Adaptive Optimizations.", "DBLP authors": ["Michael R. Jantz", "Forrest J. Robinson", "Prasad A. Kulkarni"], "year": 2016, "doi": "https://doi.org/10.1145/3008661", "OA papers": [{"PaperId": "https://openalex.org/W2564747820", "PaperTitle": "Impact of Intrinsic Profiling Limitations on Effectiveness of Adaptive Optimizations", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tennessee at Knoxville": 1.0, "University of Kansas": 2.0}, "Authors": ["Michael R. Jantz", "Forrest G. Robinson", "Prasad S. Kulkarni"]}]}, {"DBLP title": "Extending the WCET Problem to Optimize for Runtime-Reconfigurable Processors.", "DBLP authors": ["Marvin Damschen", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://doi.org/10.1145/3014059", "OA papers": [{"PaperId": "https://openalex.org/W2565732133", "PaperTitle": "Extending the WCET Problem to Optimize for Runtime-Reconfigurable Processors", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Marvin Damschen", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "MaxPB: Accelerating PCM Write by Maximizing the Power Budget Utilization.", "DBLP authors": ["Zheng Li", "Fang Wang", "Dan Feng", "Yu Hua", "Jingning Liu", "Wei Tong"], "year": 2016, "doi": "https://doi.org/10.1145/3012007", "OA papers": [{"PaperId": "https://openalex.org/W2565626557", "PaperTitle": "MaxPB", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 3.0, "Huazhong University of Science and Technology": 3.0}, "Authors": ["Zheng Li", "Fang Wang", "Dan Feng", "Yu Hua", "Jingning Liu", "Wei Tong"]}]}, {"DBLP title": "Designing a Tunable Nested Data-Parallel Programming System.", "DBLP authors": ["Saurav Muralidharan", "Michael Garland", "Albert Sidelnik", "Mary W. Hall"], "year": 2016, "doi": "https://doi.org/10.1145/3012011", "OA papers": [{"PaperId": "https://openalex.org/W2564103638", "PaperTitle": "Designing a Tunable Nested Data-Parallel Programming System", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Utah": 2.0, "Nvidia (United States)": 2.0}, "Authors": ["Saurav Muralidharan", "Michael Garland", "Albert Sidelnik", "Mary Hall"]}]}, {"DBLP title": "Accuracy Bugs: A New Class of Concurrency Bugs to Exploit Algorithmic Noise Tolerance.", "DBLP authors": ["Ismail Akturk", "Riad Akram", "Mohammad Majharul Islam", "Abdullah Muzahid", "Ulya R. Karpuzcu"], "year": 2016, "doi": "https://doi.org/10.1145/3017991", "OA papers": [{"PaperId": "https://openalex.org/W2562573417", "PaperTitle": "Accuracy Bugs", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Twin Cities Orthopedics": 1.0, "University of Minnesota": 1.0, "The University of Texas at San Antonio": 3.0}, "Authors": ["Ismail Akturk", "Riad Akram", "Mohammad Tariqul Islam", "Abdullah Muzahid", "Ulya R. Karpuzcu"]}]}, {"DBLP title": "Selecting Heterogeneous Cores for Diversity.", "DBLP authors": ["Erik Tomusk", "Christophe Dubach", "Michael F. P. O'Boyle"], "year": 2016, "doi": "https://doi.org/10.1145/3014165", "OA papers": [{"PaperId": "https://openalex.org/W2561945387", "PaperTitle": "Selecting Heterogeneous Cores for Diversity", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Edinburgh": 3.0}, "Authors": ["Erik Tomusk", "Christophe Dubach", "Michael O'Boyle"]}]}, {"DBLP title": "Some Mathematical Facts About Optimal Cache Replacement.", "DBLP authors": ["Pierre Michaud"], "year": 2016, "doi": "https://doi.org/10.1145/3017992", "OA papers": [{"PaperId": "https://openalex.org/W2564076424", "PaperTitle": "Some Mathematical Facts About Optimal Cache Replacement", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Inria Rennes - Bretagne Atlantique Research Centre": 1.0}, "Authors": ["Pierre Michaud"]}]}, {"DBLP title": "Static and Dynamic Frequency Scaling on Multicore CPUs.", "DBLP authors": ["Wenlei Bao", "Changwan Hong", "Sudheer Chunduri", "Sriram Krishnamoorthy", "Louis-No\u00ebl Pouchet", "Fabrice Rastello", "P. Sadayappan"], "year": 2016, "doi": "https://doi.org/10.1145/3011017", "OA papers": [{"PaperId": "https://openalex.org/W2567319156", "PaperTitle": "Static and Dynamic Frequency Scaling on Multicore CPUs", "Year": 2016, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"The Ohio State University": 3.0, "IBM Research - India": 1.0, "Pacific Northwest National Laboratory": 1.0, "Colorado State University": 1.0, "Grenoble Alpes University": 1.0}, "Authors": ["Wenlei Bao", "Changwan Hong", "Sudheer Chunduri", "Sriram Krishnamoorthy", "Louis-No\u00ebl Pouchet", "Fabrice Rastello", "P. Sadayappan"]}]}, {"DBLP title": "Pot: Deterministic Transactional Execution.", "DBLP authors": ["Tiago M. Vale", "Jo\u00e3o A. Silva", "Ricardo J. Dias", "Jo\u00e3o M. Louren\u00e7o"], "year": 2016, "doi": "https://doi.org/10.1145/3017993", "OA papers": [{"PaperId": "https://openalex.org/W2561368256", "PaperTitle": "Pot", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Universidade Nova de Lisboa": 3.0, "SUSE Linux GmbH and NOVA LINCS": 1.0}, "Authors": ["Tiago Dias Do Vale", "Jo\u00e3o Santana da Silva", "Ricardo Augusto Dias", "Jo\u00e3o Louren\u00e7o"]}]}, {"DBLP title": "Aggregate Flow-Based Performance Fairness in CMPs.", "DBLP authors": ["Zhonghai Lu", "Yuan Yao"], "year": 2016, "doi": "https://doi.org/10.1145/3014429", "OA papers": [{"PaperId": "https://openalex.org/W2562587134", "PaperTitle": "Aggregate Flow-Based Performance Fairness in CMPs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Royal Institute of Technology": 2.0}, "Authors": ["Zhonghai Lu", "Yuan Yao"]}]}, {"DBLP title": "Energy-Proportional Photonic Interconnects.", "DBLP authors": ["Yigit Demir", "Nikos Hardavellas"], "year": 2016, "doi": "https://doi.org/10.1145/3018110", "OA papers": [{"PaperId": "https://openalex.org/W2561851412", "PaperTitle": "Energy-Proportional Photonic Interconnects", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 1.0, "Northwestern Univ., Evanston, IL#TAB#": 1.0}, "Authors": ["Yigit Demir", "Nikos Hardavellas"]}]}, {"DBLP title": "User-Assisted Store Recycling for Dynamic Task Graph Schedulers.", "DBLP authors": ["Mehmet Can Kurt", "Sriram Krishnamoorthy", "Gagan Agrawal", "Bin Ren"], "year": 2016, "doi": "https://doi.org/10.1145/3018111", "OA papers": [{"PaperId": "https://openalex.org/W2562005191", "PaperTitle": "User-Assisted Store Recycling for Dynamic Task Graph Schedulers", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Quantcast Corporation, San Francisco, CA": 1.0, "Pacific Northwest National Laboratory": 1.0, "The Ohio State University": 1.0, "William & Mary": 0.5, "Williams (United States)": 0.5}, "Authors": ["Mehmet Can Kurt", "Sriram Krishnamoorthy", "Gagan Agrawal", "Bin Ren"]}]}, {"DBLP title": "Fine-Grain Power Breakdown of Modern Out-of-Order Cores and Its Implications on Skylake-Based Systems.", "DBLP authors": ["Jawad Haj-Yihia", "Ahmad Yasin", "Yosi Ben-Asher", "Avi Mendelson"], "year": 2016, "doi": "https://doi.org/10.1145/3018112", "OA papers": [{"PaperId": "https://openalex.org/W2561036834", "PaperTitle": "Fine-Grain Power Breakdown of Modern Out-of-Order Cores and Its Implications on Skylake-Based Systems", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Haifa": 2.0, "INTEL Corporation#TAB#": 1.0, "Technion \u2013 Israel Institute of Technology": 1.0}, "Authors": ["Jawad Haj-Yihia", "Ahmad Yasin", "Yosi Ben Asher", "Avi Mendelson"]}]}, {"DBLP title": "A Software Cache Partitioning System for Hash-Based Caches.", "DBLP authors": ["Alberto Scolari", "Davide Basilio Bartolini", "Marco Domenico Santambrogio"], "year": 2016, "doi": "https://doi.org/10.1145/3018113", "OA papers": [{"PaperId": "https://openalex.org/W2566356404", "PaperTitle": "A Software Cache Partitioning System for Hash-Based Caches", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Politecnico di Milano": 2.0}, "Authors": ["Alberto Scolari", "Davide B. Bartolini", "Marco D. Santambrogio"]}]}, {"DBLP title": "Reuse Distance-Based Probabilistic Cache Replacement.", "DBLP authors": ["Subhasis Das", "Tor M. Aamodt", "William J. Dally"], "year": 2016, "doi": "https://doi.org/10.1145/2818374", "OA papers": [{"PaperId": "https://openalex.org/W2072873664", "PaperTitle": "Reuse Distance-Based Probabilistic Cache Replacement", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Stanford University": 1.5, "University of British Columbia": 1.0, "Nvidia (United Kingdom)": 0.5}, "Authors": ["Subhasis Das", "Tor M. Aamodt", "William J. Dally"]}]}, {"DBLP title": "MINIME-GPU: Multicore Benchmark Synthesizer for GPUs.", "DBLP authors": ["Etem Deniz", "Alper Sen"], "year": 2016, "doi": "https://doi.org/10.1145/2818693", "OA papers": [{"PaperId": "https://openalex.org/W2233606187", "PaperTitle": "MINIME-GPU", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Bo\u011fazi\u00e7i University": 2.0}, "Authors": ["Etem Deniz", "Alper Sen"]}]}, {"DBLP title": "Scalable Energy Efficiency with Resilience for High Performance Computing Systems: A Quantitative Methodology.", "DBLP authors": ["Li Tan", "Zizhong Chen", "Shuaiwen Leon Song"], "year": 2016, "doi": "https://doi.org/10.1145/2822893", "OA papers": [{"PaperId": "https://openalex.org/W2250845294", "PaperTitle": "Scalable Energy Efficiency with Resilience for High Performance Computing Systems", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Riverside": 2.0, "Pacific Northwest National Laboratory": 1.0}, "Authors": ["Li Hai Tan", "Zizhong Chen", "Shuaiwen Leon Song"]}]}, {"DBLP title": "Tumbler: An Effective Load-Balancing Technique for Multi-CPU Multicore Systems.", "DBLP authors": ["Kishore Kumar Pusukuri", "Rajiv Gupta", "Laxmi N. Bhuyan"], "year": 2016, "doi": "https://doi.org/10.1145/2827698", "OA papers": [{"PaperId": "https://openalex.org/W2181032569", "PaperTitle": "Tumbler", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Riverside": 3.0}, "Authors": ["Kishore Kumar Pusukuri", "Rajiv Gupta", "Laxmi N. Bhuyan"]}]}, {"DBLP title": "Four Metrics to Evaluate Heterogeneous Multicores.", "DBLP authors": ["Erik Tomusk", "Christophe Dubach", "Michael F. P. O'Boyle"], "year": 2016, "doi": "https://doi.org/10.1145/2829950", "OA papers": [{"PaperId": "https://openalex.org/W2174864330", "PaperTitle": "Four Metrics to Evaluate Heterogeneous Multicores", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Edinburgh": 3.0}, "Authors": ["Erik Tomusk", "Christophe Dubach", "Michael W. O'Boyle"]}]}, {"DBLP title": "SPCM: The Striped Phase Change Memory.", "DBLP authors": ["Morteza Hoseinzadeh", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2016, "doi": "https://doi.org/10.1145/2829951", "OA papers": [{"PaperId": "https://openalex.org/W2266341648", "PaperTitle": "SPCM", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Sharif University of Technology": 2.5, "Institute for Research in Fundamental Sciences": 0.5}, "Authors": ["Morteza Hoseinzadeh", "Mohammad Arjomand", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Two-Level Hybrid Sampled Simulation of Multithreaded Applications.", "DBLP authors": ["Chuntao Jiang", "Zhibin Yu", "Lieven Eeckhout", "Hai Jin", "Xiaofei Liao", "Cheng-Zhong Xu"], "year": 2016, "doi": "https://doi.org/10.1145/2818353", "OA papers": [{"PaperId": "https://openalex.org/W2250590078", "PaperTitle": "Two-Level Hybrid Sampled Simulation of Multithreaded Applications", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Huazhong University of Science and Technology": 3.0, "Shenzhen Institutes of Advanced Technology": 1.5, "Ghent University": 1.0, "Wayne State University": 0.5}, "Authors": ["Chuntao Jiang", "Zhibin Yu", "Lieven Eeckhout", "Hai Jin", "Xiaofei Liao", "Cheng-Zhong Xu"]}]}, {"DBLP title": "Integrated Mapping and Synthesis Techniques for Network-on-Chip Topologies with Express Channels.", "DBLP authors": ["Sandeep D'Souza", "Soumya J.", "Santanu Chattopadhyay"], "year": 2016, "doi": "https://doi.org/10.1145/2831233", "OA papers": [{"PaperId": "https://openalex.org/W2259941569", "PaperTitle": "Integrated Mapping and Synthesis Techniques for Network-on-Chip Topologies with Express Channels", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0, "Birla Institute of Technology and Science - Hyderabad Campus": 0.5, "Birla Institute of Technology and Science, Pilani": 0.5}, "Authors": ["Sandeep D'souza", "Soumya J", "Santanu Chattopadhyay"]}]}, {"DBLP title": "PARSECSs: Evaluating the Impact of Task Parallelism in the PARSEC Benchmark Suite.", "DBLP authors": ["Dimitrios Chasapis", "Marc Casas", "Miquel Moret\u00f3", "Raul Vidal", "Eduard Ayguad\u00e9", "Jes\u00fas Labarta", "Mateo Valero"], "year": 2016, "doi": "https://doi.org/10.1145/2829952", "OA papers": [{"PaperId": "https://openalex.org/W2259595552", "PaperTitle": "PARSECSs", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Barcelona Supercomputing Center": 3.5, "Universitat Polit\u00e8cnica de Catalunya": 3.5}, "Authors": ["Dimitrios Chasapis", "Marc Casas", "Miquel Moret\u00f3", "Raul Moreira Vidal", "Eduard Ayguad\u00e9", "Jes\u00fas Labarta", "Mateo Valero"]}]}, {"DBLP title": "A Framework for Application-Guided Task Management on Heterogeneous Embedded Systems.", "DBLP authors": ["Francisco Gaspar", "Lu\u00eds Tani\u00e7a", "Pedro Tom\u00e1s", "Aleksandar Ilic", "Leonel Sousa"], "year": 2016, "doi": "https://doi.org/10.1145/2835177", "OA papers": [{"PaperId": "https://openalex.org/W2249228740", "PaperTitle": "A Framework for Application-Guided Task Management on Heterogeneous Embedded Systems", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 5.0}, "Authors": ["Francisco J. Gaspar", "Lu\u00eds Tani\u00e7a", "Pedro Tom\u00e1s", "Aleksandar Ilic", "Leonel Sousa"]}]}, {"DBLP title": "Managing Mismatches in Voltage Stacking with CoreUnfolding.", "DBLP authors": ["Ehsan K. Ardestani", "Rafael Trapani Possignolo", "Jos\u00e9 Luis Briz", "Jose Renau"], "year": 2016, "doi": "https://doi.org/10.1145/2835178", "OA papers": [{"PaperId": "https://openalex.org/W2180675311", "PaperTitle": "Managing Mismatches in Voltage Stacking with CoreUnfolding", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Santa Cruz County Office of Education": 1.5, "University of California, Santa Cruz": 1.5, "Universidad de Zaragoza": 1.0}, "Authors": ["Ehsan K. Ardestani", "Rafael Trapani Possignolo", "Jos\u00e9 Joaqu\u00edn Alemany Briz", "Jose Renau"]}]}, {"DBLP title": "FaultSim: A Fast, Configurable Memory-Reliability Simulator for Conventional and 3D-Stacked Systems.", "DBLP authors": ["Prashant J. Nair", "David A. Roberts", "Moinuddin K. Qureshi"], "year": 2016, "doi": "https://doi.org/10.1145/2831234", "OA papers": [{"PaperId": "https://openalex.org/W2240238332", "PaperTitle": "F <scp>ault</scp> S <scp>im</scp>", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Georgia Institute of Technology": 2.0, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Prashant Nair", "David D. Roberts", "Moinuddin K. Qureshi"]}]}, {"DBLP title": "Adaptive Correction of Sampling Bias in Dynamic Call Graphs.", "DBLP authors": ["Byeongcheol Lee"], "year": 2016, "doi": "https://doi.org/10.1145/2840806", "OA papers": [{"PaperId": "https://openalex.org/W2248141908", "PaperTitle": "Adaptive Correction of Sampling Bias in Dynamic Call Graphs", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Gwangju Institute of Science and Technology": 1.0}, "Authors": ["Byeong-Cheol Lee"]}]}, {"DBLP title": "Fence Placement for Legacy Data-Race-Free Programs via Synchronization Read Detection.", "DBLP authors": ["Andrew J. McPherson", "Vijay Nagarajan", "Susmit Sarkar", "Marcelo Cintra"], "year": 2016, "doi": "https://doi.org/10.1145/2835179", "OA papers": [{"PaperId": "https://openalex.org/W1894589249", "PaperTitle": "Fence Placement for Legacy Data-Race-Free Programs via Synchronization Read Detection", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Edinburgh": 2.0, "University of St Andrews": 1.0, "Intel (Germany)": 1.0}, "Authors": ["Andrew P. McPherson", "Vijay Nagarajan", "Susmit Sarkar", "Marcelo Cintra"]}]}, {"DBLP title": "Optimizing Control Transfer and Memory Virtualization in Full System Emulators.", "DBLP authors": ["Ding-Yong Hong", "Chun-Chen Hsu", "Cheng-Yi Chou", "Wei-Chung Hsu", "Pangfeng Liu", "Jan-Jan Wu"], "year": 2016, "doi": "https://doi.org/10.1145/2837027", "OA papers": [{"PaperId": "https://openalex.org/W2264988905", "PaperTitle": "Optimizing Control Transfer and Memory Virtualization in Full System Emulators", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Academia Sinica": 3.0, "National Taiwan University": 3.0}, "Authors": ["Ding-Yong Hong", "Chun-Chen Hsu", "Cheng-Yi Chou", "Wei-Chung Hsu", "Pangfeng Liu", "Jan-Jan Wu"]}]}, {"DBLP title": "The Polyhedral Model of Nonlinear Loops.", "DBLP authors": ["Aravind Sukumaran-Rajam", "Philippe Clauss"], "year": 2016, "doi": "https://doi.org/10.1145/2838734", "OA papers": [{"PaperId": "https://openalex.org/W2250964545", "PaperTitle": "The Polyhedral Model of Nonlinear Loops", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Strasbourg": 1.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Aravind Sukumaran-Rajam", "Philippe Clauss"]}]}, {"DBLP title": "Citadel: Efficiently Protecting Stacked Memory from TSV and Large Granularity Failures.", "DBLP authors": ["Prashant J. Nair", "David A. Roberts", "Moinuddin K. Qureshi"], "year": 2016, "doi": "https://doi.org/10.1145/2840807", "OA papers": [{"PaperId": "https://openalex.org/W2233147800", "PaperTitle": "Citadel", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Georgia Institute of Technology": 2.0, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Prashant Nair", "David D. Roberts", "Moinuddin K. Qureshi"]}]}, {"DBLP title": "Automatic Vectorization of Interleaved Data Revisited.", "DBLP authors": ["Andrew Anderson", "Avinash Malik", "David Gregg"], "year": 2016, "doi": "https://doi.org/10.1145/2838735", "OA papers": [{"PaperId": "https://openalex.org/W2292182532", "PaperTitle": "Automatic Vectorization of Interleaved Data Revisited", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Trinity College Dublin": 2.0, "University of Auckland": 1.0}, "Authors": ["Andrew E. Anderson", "Avinash Malik", "David Gregg"]}]}, {"DBLP title": "A Filtering Mechanism to Reduce Network Bandwidth Utilization of Transaction Execution.", "DBLP authors": ["Lihang Zhao", "Lizhong Chen", "Woojin Choi", "Jeffrey T. Draper"], "year": 2016, "doi": "https://doi.org/10.1145/2837028", "OA papers": [{"PaperId": "https://openalex.org/W2270918761", "PaperTitle": "A Filtering Mechanism to Reduce Network Bandwidth Utilization of Transaction Execution", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southern California": 3.0, "Oregon State University": 1.0}, "Authors": ["Lihang Zhao", "Liwen Chen", "Woojin Choi", "Jeffrey Draper"]}]}, {"DBLP title": "Enabling PGAS Productivity with Hardware Support for Shared Address Mapping: A UPC Case Study.", "DBLP authors": ["Olivier Serres", "Abdullah Kayi", "Ahmad Anbar", "Tarek A. El-Ghazawi"], "year": 2016, "doi": "https://doi.org/10.1145/2842686", "OA papers": [{"PaperId": "https://openalex.org/W2263688137", "PaperTitle": "Enabling PGAS Productivity with Hardware Support for Shared Address Mapping", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"George Washington University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Olivier Serres", "Abdullah Kayi", "Ahmad Anbar", "Tarek El-Ghazawi"]}]}, {"DBLP title": "On How to Accelerate Iterative Stencil Loops: A Scalable Streaming-Based Approach.", "DBLP authors": ["Riccardo Cattaneo", "Giuseppe Natale", "Carlo Sicignano", "Donatella Sciuto", "Marco Domenico Santambrogio"], "year": 2016, "doi": "https://doi.org/10.1145/2842615", "OA papers": [{"PaperId": "https://openalex.org/W2221279259", "PaperTitle": "On How to Accelerate Iterative Stencil Loops", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Politecnico di Milano": 5.0}, "Authors": ["Riccardo Cattaneo", "Giuseppe Natale", "Carlo Sicignano", "Donatella Sciuto", "Marco D. Santambrogio"]}]}, {"DBLP title": "Falcon: A Graph Manipulation Language for Heterogeneous Systems.", "DBLP authors": ["Unnikrishnan C.", "Rupesh Nasre", "Y. N. Srikant"], "year": 2016, "doi": "https://doi.org/10.1145/2842618", "OA papers": [{"PaperId": "https://openalex.org/W2271498114", "PaperTitle": "Falcon", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Indian Institute of Science Bangalore": 2.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["Unnikrishnan Cheramangalath", "Rupesh Nasre", "Y. N. Srikant"]}]}, {"DBLP title": "FluidCheck: A Redundant Threading-Based Approach for Reliable Execution in Manycore Processors.", "DBLP authors": ["Rajshekar Kalayappan", "Smruti R. Sarangi"], "year": 2016, "doi": "https://doi.org/10.1145/2842620", "OA papers": [{"PaperId": "https://openalex.org/W2251869787", "PaperTitle": "FluidCheck", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Delhi": 2.0}, "Authors": ["Rajshekar Kalayappan", "Smruti R. Sarangi"]}]}, {"DBLP title": "Rethinking Memory Permissions for Protection Against Cross-Layer Attacks.", "DBLP authors": ["Jesse Elwell", "Ryan Riley", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Iliano Cervesato"], "year": 2016, "doi": "https://doi.org/10.1145/2842621", "OA papers": [{"PaperId": "https://openalex.org/W2203543290", "PaperTitle": "Rethinking Memory Permissions for Protection Against Cross-Layer Attacks", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Binghamton University": 2.0, "Qatar University": 1.0, "University of California, Riverside": 1.0, "Carnegie Mellon University Qatar": 1.0}, "Authors": ["Jesse Elwell", "Ryan Riley", "Nael Abu-Ghazaleh", "Dmitry Ponomarev", "Iliano Cervesato"]}]}, {"DBLP title": "Resistive GP-SIMD Processing-In-Memory.", "DBLP authors": ["Amir Morad", "Leonid Yavits", "Shahar Kvatinsky", "Ran Ginosar"], "year": 2016, "doi": "https://doi.org/10.1145/2845084", "OA papers": [{"PaperId": "https://openalex.org/W2250636351", "PaperTitle": "Resistive GP-SIMD Processing-In-Memory", "Year": 2016, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 4.0}, "Authors": ["Amir Morad", "Leonid Yavits", "Shahar Kvatinsky", "Ran Ginosar"]}]}, {"DBLP title": "Iteration Interleaving-Based SIMD Lane Partition.", "DBLP authors": ["Yaohua Wang", "Dong Wang", "Shuming Chen", "Zonglin Liu", "Shenggang Chen", "Xiaowen Chen", "Xu Zhou"], "year": 2016, "doi": "https://doi.org/10.1145/2847253", "OA papers": [{"PaperId": "https://openalex.org/W2291920536", "PaperTitle": "Iteration Interleaving--Based SIMD Lane Partition", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National University of Defense Technology": 7.0}, "Authors": ["Yaohua Wang", "Ben Zhong Tang", "Shuming Chen", "Zonglin Liu", "Shenggang Chen", "Xiaowen Chen", "Xu Zhou"]}]}, {"DBLP title": "Integer Linear Programming-Based Scheduling for Transport Triggered Architectures.", "DBLP authors": ["Tomi \u00c4ij\u00f6", "Pekka J\u00e4\u00e4skel\u00e4inen", "Tapio Elomaa", "Heikki Kultala", "Jarmo Takala"], "year": 2016, "doi": "https://doi.org/10.1145/2845082", "OA papers": [{"PaperId": "https://openalex.org/W2294034716", "PaperTitle": "Integer Linear Programming-Based Scheduling for Transport Triggered Architectures", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tampere University of Applied Sciences": 5.0}, "Authors": ["Tomi \u00c4ij\u00f6", "Pekka J\u00e4\u00e4skel\u00e4inen", "Tapio Elomaa", "Heikki Kultala", "Jarmo Takala"]}]}, {"DBLP title": "Sensible Energy Accounting with Abstract Metering for Multicore Systems.", "DBLP authors": ["Qixiao Liu", "Miquel Moret\u00f3", "Jaume Abella", "Francisco J. Cazorla", "Daniel A. Jim\u00e9nez", "Mateo Valero"], "year": 2016, "doi": "https://doi.org/10.1145/2842616", "OA papers": [{"PaperId": "https://openalex.org/W2271098896", "PaperTitle": "Sensible Energy Accounting with Abstract Metering for Multicore Systems", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Barcelona Supercomputing Center": 3.0, "Universitat Polit\u00e8cnica de Catalunya": 1.5, "Spanish National Research Council": 0.5, "Texas A&M University": 1.0}, "Authors": ["Q. Liu", "Miquel Moreto", "Jaume Abella", "Francisco J. Cazorla", "Daniel E. Jimenez", "Mateo Valero"]}]}, {"DBLP title": "Symmetry-Agnostic Coordinated Management of the Memory Hierarchy in Multicore Systems.", "DBLP authors": ["Miao Zhou", "Yu Du", "Bruce R. Childers", "Daniel Moss\u00e9", "Rami G. Melhem"], "year": 2016, "doi": "https://doi.org/10.1145/2847254", "OA papers": [{"PaperId": "https://openalex.org/W2293274043", "PaperTitle": "Symmetry-Agnostic Coordinated Management of the Memory Hierarchy in Multicore Systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Pittsburgh": 5.0}, "Authors": ["Miao Zhou", "Yu Du", "Bruce R. Childers", "Daniel Mosse", "Rami Melhem"]}]}, {"DBLP title": "RFVP: Rollback-Free Value Prediction with Safe-to-Approximate Loads.", "DBLP authors": ["Amir Yazdanbakhsh", "Gennady Pekhimenko", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Onur Mutlu", "Todd C. Mowry"], "year": 2016, "doi": "https://doi.org/10.1145/2836168", "OA papers": [{"PaperId": "https://openalex.org/W2100799353", "PaperTitle": "RFVP", "Year": 2016, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Georgia Institute of Technology": 3.0, "Carnegie Mellon University": 3.0}, "Authors": ["Amir Yazdanbakhsh", "Gennady Pekhimenko", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Onur Mutlu", "Todd C. Mowry"]}]}, {"DBLP title": "Simultaneous Multi-Layer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost.", "DBLP authors": ["Donghyuk Lee", "Saugata Ghose", "Gennady Pekhimenko", "Samira Manabi Khan", "Onur Mutlu"], "year": 2016, "doi": "https://doi.org/10.1145/2832911", "OA papers": [{"PaperId": "https://openalex.org/W2250217037", "PaperTitle": "Simultaneous Multi-Layer Access", "Year": 2016, "CitationCount": 121, "EstimatedCitation": 121, "Affiliations": {"Carnegie Mellon University": 5.0}, "Authors": ["Donghyuk Lee", "Saugata Ghose", "Gennady Pekhimenko", "Samira Khan", "Onur Mutlu"]}]}, {"DBLP title": "JavaScript Parallelizing Compiler for Exploiting Parallelism from Data-Parallel HTML5 Applications.", "DBLP authors": ["Yeoul Na", "Seon Wook Kim", "Youngsun Han"], "year": 2016, "doi": "https://doi.org/10.1145/2846098", "OA papers": [{"PaperId": "https://openalex.org/W2295664835", "PaperTitle": "JavaScript Parallelizing Compiler for Exploiting Parallelism from Data-Parallel HTML5 Applications", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Korea University": 2.0, "Kyungil University": 1.0}, "Authors": ["Yeoul Na", "Seon Jeong Kim", "Youngsun Han"]}]}, {"DBLP title": "DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators.", "DBLP authors": ["Hiroyuki Usui", "Lavanya Subramanian", "Kevin Kai-Wei Chang", "Onur Mutlu"], "year": 2016, "doi": "https://doi.org/10.1145/2847255", "OA papers": [{"PaperId": "https://openalex.org/W2238307037", "PaperTitle": "DASH", "Year": 2016, "CitationCount": 93, "EstimatedCitation": 93, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Hiroyuki Usui", "Lavanya Subramanian", "Ke-Vin Chang", "Onur Mutlu"]}]}, {"DBLP title": "A Compile-Time Optimization Method for WCET Reduction in Real-Time Embedded Systems through Block Formation.", "DBLP authors": ["Morteza Mohajjel Kafshdooz", "Mohammadkazem Taram", "Sepehr Assadi", "Alireza Ejlali"], "year": 2016, "doi": "https://doi.org/10.1145/2845083", "OA papers": [{"PaperId": "https://openalex.org/W2252020632", "PaperTitle": "A Compile-Time Optimization Method for WCET Reduction in Real-Time Embedded Systems through Block Formation", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sharif University of Technology": 4.0}, "Authors": ["Morteza Mohajjel Kafshdooz", "Mohammadkazem Taram", "Sepehr Assadi", "Alireza Ejlali"]}]}]