From 5e63e1573ebff98a99e481a141feca21701d4a18 Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Mon, 23 Nov 2015 17:12:45 -0800
Subject: [PATCH 0618/1566] drm: xilinx: dp_sub: Support the video clock from
 PL.

The DP is capable of getting the pixel clock from PL. Support this
through a new DT property.

Signed-off-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.c |    6 +++++-
 1 files changed, 5 insertions(+), 1 deletions(-)

diff --git a/drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.c b/drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.c
index e2f3699..2ef296c 100644
--- a/drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.c
+++ b/drivers/gpu/drm/xilinx/xilinx_drm_dp_sub.c
@@ -318,6 +318,7 @@ struct xilinx_drm_dp_sub {
 	void (*vblank_fn)(void *);
 	void *vblank_data;
 	spinlock_t lock;
+	bool vid_clk_pl;
 };
 
 /**
@@ -1298,7 +1299,8 @@ void xilinx_drm_dp_sub_enable(struct xilinx_drm_dp_sub *dp_sub)
 	gfx_fmt = dp_sub->layers[XILINX_DRM_DP_SUB_LAYER_GFX].fmt;
 	xilinx_drm_dp_sub_av_buf_init_fmts(&dp_sub->av_buf, vid_fmt, gfx_fmt);
 	xilinx_drm_dp_sub_av_buf_init_sf(&dp_sub->av_buf, vid_fmt, gfx_fmt);
-	xilinx_drm_dp_sub_av_buf_set_vid_clock_src(&dp_sub->av_buf, true);
+	xilinx_drm_dp_sub_av_buf_set_vid_clock_src(&dp_sub->av_buf,
+						   !dp_sub->vid_clk_pl);
 	xilinx_drm_dp_sub_av_buf_set_vid_timing_src(&dp_sub->av_buf, true);
 	xilinx_drm_dp_sub_av_buf_set_aud_clock_src(&dp_sub->av_buf, true);
 	xilinx_drm_dp_sub_av_buf_enable_buf(&dp_sub->av_buf);
@@ -1513,6 +1515,8 @@ static int xilinx_drm_dp_sub_parse_of(struct xilinx_drm_dp_sub *dp_sub)
 		return -EINVAL;
 	}
 
+	dp_sub->vid_clk_pl = of_property_read_bool(node, "xlnx,vid-clk-pl");
+
 	return 0;
 }
 
-- 
1.7.5.4

