$date
	Tue Jan 30 12:02:54 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module keyHolder_testbench $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " inputKey $end
$var reg 1 # outputKey $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
0!
$end
#1
0#
1!
#2
0!
1"
#3
1#
1!
#4
0!
#5
0#
1!
#6
0!
#7
1#
1!
#8
0!
0"
#9
0#
1!
#10
0!
#11
1!
#12
0!
