# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 9-10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/new/RegBank.vhd" \
"../../../../Lab 9-10.srcs/sim_1/new/RegBank_TB.vhd" \

# Do not sort compile order
nosort
