title:A low-tech solution to avoid the severe impact of transient errors
on the IP interconnect
author:Derek Graham and
Per Strid and
Scott Roy and
Fernando Rodriguez
978-1-4244-4421-2/09/$25.00 c(cid:13)2009 IEEE
478
Alow-techsolutiontoavoidthesevereimpactoftransienterrorsontheIPinterconnectDerekGrahamInstituteforSystemLevelIntegrationDerek.Graham@sli-institute.ac.ukPerStridARMLtdScottRoyandFernandoRodriguezUniversityofGlasgowAbstractTherearemanysourcesoffailurewithinaSystem-on-Chip(SoC),soitisimportanttolookbeyondtheprocessorcoreatothercomponentsthataffectthereliableoperationoftheSoC,suchasthefabricincludedineveryonethatconnectstheIPtogether.WeuseARM’sAMBA3AXIbusmatrixtodemonstratethattheimpactoferrorsontheIPinterconnectcanbesevere:possiblycausingdeadlockormemorycorruption.Weconsiderthedetectionof1-bittran-sientfaultswithoutchangingtheIPthatconnectstothebusmatrixortheAMBA3standardandwithoutaddingextralatencywhilekeepingtheperformanceandareaoverheadlow.Weexplorewhatcanbedoneundertheseconstraintsandproposeacombinationoftechniquesforalow-techso-lutiontodetecttheserareevents.1IntroductionExtensiveworkhasbeeninvestedinthedesign[8,2]andveriﬁcation[11,1]ofdependablecomputersforhighRAS(Reliability,AvailabilityandServiceability)applica-tions,however,thesetechniquesarenotlikelytobesuit-ableorrequiredforembeddedSoCs,wheredependabilityrequirementsvarywidelywithmarketsegments–frommo-biletoautomotive.Muchworkinembeddedsystemshasfocussedontheprotectionofmicroprocessors,withARMofferingprocessorswithsupportforECConvarioustypesofmemoryandsupportforaredundantprocessor[5].How-ever,theseonlyformpartofacompleteSoC,soitisim-portanttolookatothercomponentsthataffectitsreliableoperation.ThispaperexaminestheimpactthattransientfaultscanhaveonARM’sAMBA3AXIfabric–thestandardbusbasedIPinterconnectinembeddedSoCs.Whenqualify-ingthereliabilityofadevice,itisimportanttorealisethatwecannotjustconsidertheoverallfailurerate,weneedtoknowtheseveritybecausetheconsequenceofeachfailuremaynotbethesame.Althoughthechancesofsuchanerroroccurringaresmall,theriskofnotconsideringtheintercon-nectfabricisstillhighduetotheseverityoftheimpact.Therearemanysourcesthatcaninducetransientfaults,suchaselectromagneticinterference,electrostaticdischarge[9],powersupplynoiseandcrosstalk[14],radioactiveparti-clestrikes(softerrors)[10,15],andaging(e.g.NBTI[12]).However,beforeitprogressestoanerrorithastoavoidbe-ingmaskedbybuslogic–eitherlogically,electrically,orfromthelatch-windoweffect.Logicalmaskingtakeseffectinvariousways:thefaulthastooccurwhenthebusisbeingutilised,ithastooccuratcertainlocationsinthelogic,andatcertaintimesduringatransaction.Thesetypeofeventsarerandom,rare,anddependonmanyfactorsincludingthesurroundingenvironment,processtechnology,andcircuitlayout.Thisuncertaintymakesestimatingtheprobabilityoftheseerrorsdifﬁcult,butastheiroccuranceisthoughttobeincreasingwithfurtherintegration(e.g.[4,13]forsofterrors)andastheirimpactcanbehightheywarrentenoughconcernincertainapplicationstodesignsystemssothatthetimebetweenfailureisatleastmaintained.ItisnotuncommoninaSoCfortheAXIbusmatrixtoconstitutearound20-30%ofthediearea,whichwithin-creasingbusmatrixsizesmeanthatasigniﬁcantamountoflogicissusceptibletothetypesoffaultsmentionedabove.2ContextWithinthisworkwemakethefollowingassumptions:•weconsidertransientfaultsonly•1-biterror•can’tchangethemasterandslaveIPthatconnectstothebusmatrix•can’tchangetheAMBA3standard•noextralatency•lowfrequencyoverhead978-1-4244-4421-2/09/$25.00 c(cid:13)2009 IEEE
479