
wd_relay3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033a0  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08003458  08003458  00004458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003548  08003548  0000505c  2**0
                  CONTENTS
  4 .ARM          00000000  08003548  08003548  0000505c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003548  08003548  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003548  08003548  00004548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800354c  0800354c  0000454c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003550  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  2000005c  080035ac  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000035c  080035ac  0000535c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a61a  00000000  00000000  00005084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001abb  00000000  00000000  0000f69e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d0  00000000  00000000  00011160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000601  00000000  00000000  00011930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000152e8  00000000  00000000  00011f31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a7bb  00000000  00000000  00027219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008447a  00000000  00000000  000319d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b5e4e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f54  00000000  00000000  000b5e94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000b7de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000005c 	.word	0x2000005c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08003440 	.word	0x08003440

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000060 	.word	0x20000060
 80000fc:	08003440 	.word	0x08003440

08000100 <__gnu_thumb1_case_shi>:
 8000100:	b403      	push	{r0, r1}
 8000102:	4671      	mov	r1, lr
 8000104:	0849      	lsrs	r1, r1, #1
 8000106:	0040      	lsls	r0, r0, #1
 8000108:	0049      	lsls	r1, r1, #1
 800010a:	5e09      	ldrsh	r1, [r1, r0]
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	448e      	add	lr, r1
 8000110:	bc03      	pop	{r0, r1}
 8000112:	4770      	bx	lr

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	@ 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f8f0 	bl	80003fc <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__divsi3>:
 8000228:	4603      	mov	r3, r0
 800022a:	430b      	orrs	r3, r1
 800022c:	d47f      	bmi.n	800032e <__divsi3+0x106>
 800022e:	2200      	movs	r2, #0
 8000230:	0843      	lsrs	r3, r0, #1
 8000232:	428b      	cmp	r3, r1
 8000234:	d374      	bcc.n	8000320 <__divsi3+0xf8>
 8000236:	0903      	lsrs	r3, r0, #4
 8000238:	428b      	cmp	r3, r1
 800023a:	d35f      	bcc.n	80002fc <__divsi3+0xd4>
 800023c:	0a03      	lsrs	r3, r0, #8
 800023e:	428b      	cmp	r3, r1
 8000240:	d344      	bcc.n	80002cc <__divsi3+0xa4>
 8000242:	0b03      	lsrs	r3, r0, #12
 8000244:	428b      	cmp	r3, r1
 8000246:	d328      	bcc.n	800029a <__divsi3+0x72>
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d30d      	bcc.n	800026a <__divsi3+0x42>
 800024e:	22ff      	movs	r2, #255	@ 0xff
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	ba12      	rev	r2, r2
 8000254:	0c03      	lsrs	r3, r0, #16
 8000256:	428b      	cmp	r3, r1
 8000258:	d302      	bcc.n	8000260 <__divsi3+0x38>
 800025a:	1212      	asrs	r2, r2, #8
 800025c:	0209      	lsls	r1, r1, #8
 800025e:	d065      	beq.n	800032c <__divsi3+0x104>
 8000260:	0b03      	lsrs	r3, r0, #12
 8000262:	428b      	cmp	r3, r1
 8000264:	d319      	bcc.n	800029a <__divsi3+0x72>
 8000266:	e000      	b.n	800026a <__divsi3+0x42>
 8000268:	0a09      	lsrs	r1, r1, #8
 800026a:	0bc3      	lsrs	r3, r0, #15
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x4c>
 8000270:	03cb      	lsls	r3, r1, #15
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b83      	lsrs	r3, r0, #14
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x58>
 800027c:	038b      	lsls	r3, r1, #14
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b43      	lsrs	r3, r0, #13
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x64>
 8000288:	034b      	lsls	r3, r1, #13
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b03      	lsrs	r3, r0, #12
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x70>
 8000294:	030b      	lsls	r3, r1, #12
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0ac3      	lsrs	r3, r0, #11
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x7c>
 80002a0:	02cb      	lsls	r3, r1, #11
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a83      	lsrs	r3, r0, #10
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x88>
 80002ac:	028b      	lsls	r3, r1, #10
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a43      	lsrs	r3, r0, #9
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x94>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a03      	lsrs	r3, r0, #8
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0xa0>
 80002c4:	020b      	lsls	r3, r1, #8
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	d2cd      	bcs.n	8000268 <__divsi3+0x40>
 80002cc:	09c3      	lsrs	r3, r0, #7
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xae>
 80002d2:	01cb      	lsls	r3, r1, #7
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0983      	lsrs	r3, r0, #6
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xba>
 80002de:	018b      	lsls	r3, r1, #6
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0943      	lsrs	r3, r0, #5
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xc6>
 80002ea:	014b      	lsls	r3, r1, #5
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0903      	lsrs	r3, r0, #4
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xd2>
 80002f6:	010b      	lsls	r3, r1, #4
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	08c3      	lsrs	r3, r0, #3
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xde>
 8000302:	00cb      	lsls	r3, r1, #3
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0883      	lsrs	r3, r0, #2
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xea>
 800030e:	008b      	lsls	r3, r1, #2
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0843      	lsrs	r3, r0, #1
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xf6>
 800031a:	004b      	lsls	r3, r1, #1
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	1a41      	subs	r1, r0, r1
 8000322:	d200      	bcs.n	8000326 <__divsi3+0xfe>
 8000324:	4601      	mov	r1, r0
 8000326:	4152      	adcs	r2, r2
 8000328:	4610      	mov	r0, r2
 800032a:	4770      	bx	lr
 800032c:	e05d      	b.n	80003ea <__divsi3+0x1c2>
 800032e:	0fca      	lsrs	r2, r1, #31
 8000330:	d000      	beq.n	8000334 <__divsi3+0x10c>
 8000332:	4249      	negs	r1, r1
 8000334:	1003      	asrs	r3, r0, #32
 8000336:	d300      	bcc.n	800033a <__divsi3+0x112>
 8000338:	4240      	negs	r0, r0
 800033a:	4053      	eors	r3, r2
 800033c:	2200      	movs	r2, #0
 800033e:	469c      	mov	ip, r3
 8000340:	0903      	lsrs	r3, r0, #4
 8000342:	428b      	cmp	r3, r1
 8000344:	d32d      	bcc.n	80003a2 <__divsi3+0x17a>
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d312      	bcc.n	8000372 <__divsi3+0x14a>
 800034c:	22fc      	movs	r2, #252	@ 0xfc
 800034e:	0189      	lsls	r1, r1, #6
 8000350:	ba12      	rev	r2, r2
 8000352:	0a03      	lsrs	r3, r0, #8
 8000354:	428b      	cmp	r3, r1
 8000356:	d30c      	bcc.n	8000372 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	1192      	asrs	r2, r2, #6
 800035c:	428b      	cmp	r3, r1
 800035e:	d308      	bcc.n	8000372 <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d304      	bcc.n	8000372 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	d03a      	beq.n	80003e2 <__divsi3+0x1ba>
 800036c:	1192      	asrs	r2, r2, #6
 800036e:	e000      	b.n	8000372 <__divsi3+0x14a>
 8000370:	0989      	lsrs	r1, r1, #6
 8000372:	09c3      	lsrs	r3, r0, #7
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x154>
 8000378:	01cb      	lsls	r3, r1, #7
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0983      	lsrs	r3, r0, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x160>
 8000384:	018b      	lsls	r3, r1, #6
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0943      	lsrs	r3, r0, #5
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x16c>
 8000390:	014b      	lsls	r3, r1, #5
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0903      	lsrs	r3, r0, #4
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x178>
 800039c:	010b      	lsls	r3, r1, #4
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	08c3      	lsrs	r3, r0, #3
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x184>
 80003a8:	00cb      	lsls	r3, r1, #3
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0883      	lsrs	r3, r0, #2
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x190>
 80003b4:	008b      	lsls	r3, r1, #2
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	d2d9      	bcs.n	8000370 <__divsi3+0x148>
 80003bc:	0843      	lsrs	r3, r0, #1
 80003be:	428b      	cmp	r3, r1
 80003c0:	d301      	bcc.n	80003c6 <__divsi3+0x19e>
 80003c2:	004b      	lsls	r3, r1, #1
 80003c4:	1ac0      	subs	r0, r0, r3
 80003c6:	4152      	adcs	r2, r2
 80003c8:	1a41      	subs	r1, r0, r1
 80003ca:	d200      	bcs.n	80003ce <__divsi3+0x1a6>
 80003cc:	4601      	mov	r1, r0
 80003ce:	4663      	mov	r3, ip
 80003d0:	4152      	adcs	r2, r2
 80003d2:	105b      	asrs	r3, r3, #1
 80003d4:	4610      	mov	r0, r2
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x1b4>
 80003d8:	4240      	negs	r0, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d500      	bpl.n	80003e0 <__divsi3+0x1b8>
 80003de:	4249      	negs	r1, r1
 80003e0:	4770      	bx	lr
 80003e2:	4663      	mov	r3, ip
 80003e4:	105b      	asrs	r3, r3, #1
 80003e6:	d300      	bcc.n	80003ea <__divsi3+0x1c2>
 80003e8:	4240      	negs	r0, r0
 80003ea:	b501      	push	{r0, lr}
 80003ec:	2000      	movs	r0, #0
 80003ee:	f000 f805 	bl	80003fc <__aeabi_idiv0>
 80003f2:	bd02      	pop	{r1, pc}

080003f4 <__aeabi_idivmod>:
 80003f4:	2900      	cmp	r1, #0
 80003f6:	d0f8      	beq.n	80003ea <__divsi3+0x1c2>
 80003f8:	e716      	b.n	8000228 <__divsi3>
 80003fa:	4770      	bx	lr

080003fc <__aeabi_idiv0>:
 80003fc:	4770      	bx	lr
 80003fe:	46c0      	nop			@ (mov r8, r8)

08000400 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000404:	f000 fbf0 	bl	8000be8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000408:	f000 f8e8 	bl	80005dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800040c:	f000 f9de 	bl	80007cc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000410:	f000 f93e 	bl	8000690 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000414:	f000 f98c 	bl	8000730 <MX_USART2_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, GPIO_PIN_SET);
 8000418:	4b69      	ldr	r3, [pc, #420]	@ (80005c0 <main+0x1c0>)
 800041a:	2201      	movs	r2, #1
 800041c:	2180      	movs	r1, #128	@ 0x80
 800041e:	0018      	movs	r0, r3
 8000420:	f000 feba 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000424:	23fa      	movs	r3, #250	@ 0xfa
 8000426:	005b      	lsls	r3, r3, #1
 8000428:	0018      	movs	r0, r3
 800042a:	f000 fc63 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(PRBLED_GPIO_Port, PRBLED_Pin, GPIO_PIN_SET);
 800042e:	4b64      	ldr	r3, [pc, #400]	@ (80005c0 <main+0x1c0>)
 8000430:	2201      	movs	r2, #1
 8000432:	2140      	movs	r1, #64	@ 0x40
 8000434:	0018      	movs	r0, r3
 8000436:	f000 feaf 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 800043a:	23fa      	movs	r3, #250	@ 0xfa
 800043c:	005b      	lsls	r3, r3, #1
 800043e:	0018      	movs	r0, r3
 8000440:	f000 fc58 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(WHITE_GPIO_Port, WHITE_Pin, GPIO_PIN_SET);
 8000444:	2380      	movs	r3, #128	@ 0x80
 8000446:	0219      	lsls	r1, r3, #8
 8000448:	23a0      	movs	r3, #160	@ 0xa0
 800044a:	05db      	lsls	r3, r3, #23
 800044c:	2201      	movs	r2, #1
 800044e:	0018      	movs	r0, r3
 8000450:	f000 fea2 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000454:	23fa      	movs	r3, #250	@ 0xfa
 8000456:	005b      	lsls	r3, r3, #1
 8000458:	0018      	movs	r0, r3
 800045a:	f000 fc4b 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(YELLOW_GPIO_Port, YELLOW_Pin, GPIO_PIN_SET);
 800045e:	2380      	movs	r3, #128	@ 0x80
 8000460:	0059      	lsls	r1, r3, #1
 8000462:	23a0      	movs	r3, #160	@ 0xa0
 8000464:	05db      	lsls	r3, r3, #23
 8000466:	2201      	movs	r2, #1
 8000468:	0018      	movs	r0, r3
 800046a:	f000 fe95 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 800046e:	23fa      	movs	r3, #250	@ 0xfa
 8000470:	005b      	lsls	r3, r3, #1
 8000472:	0018      	movs	r0, r3
 8000474:	f000 fc3e 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(GREEN_GPIO_Port, GREEN_Pin, GPIO_PIN_SET);
 8000478:	2380      	movs	r3, #128	@ 0x80
 800047a:	0119      	lsls	r1, r3, #4
 800047c:	23a0      	movs	r3, #160	@ 0xa0
 800047e:	05db      	lsls	r3, r3, #23
 8000480:	2201      	movs	r2, #1
 8000482:	0018      	movs	r0, r3
 8000484:	f000 fe88 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000488:	23fa      	movs	r3, #250	@ 0xfa
 800048a:	005b      	lsls	r3, r3, #1
 800048c:	0018      	movs	r0, r3
 800048e:	f000 fc31 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(TRIG_K1_GPIO_Port, TRIG_K1_Pin, GPIO_PIN_SET);
 8000492:	4b4c      	ldr	r3, [pc, #304]	@ (80005c4 <main+0x1c4>)
 8000494:	2201      	movs	r2, #1
 8000496:	2104      	movs	r1, #4
 8000498:	0018      	movs	r0, r3
 800049a:	f000 fe7d 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 800049e:	23fa      	movs	r3, #250	@ 0xfa
 80004a0:	005b      	lsls	r3, r3, #1
 80004a2:	0018      	movs	r0, r3
 80004a4:	f000 fc26 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(TRIG_K2_GPIO_Port, TRIG_K2_Pin, GPIO_PIN_SET);
 80004a8:	4b46      	ldr	r3, [pc, #280]	@ (80005c4 <main+0x1c4>)
 80004aa:	2201      	movs	r2, #1
 80004ac:	2108      	movs	r1, #8
 80004ae:	0018      	movs	r0, r3
 80004b0:	f000 fe72 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 80004b4:	23fa      	movs	r3, #250	@ 0xfa
 80004b6:	005b      	lsls	r3, r3, #1
 80004b8:	0018      	movs	r0, r3
 80004ba:	f000 fc1b 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(ON_K3_GPIO_Port, ON_K3_Pin, GPIO_PIN_SET);
 80004be:	4b41      	ldr	r3, [pc, #260]	@ (80005c4 <main+0x1c4>)
 80004c0:	2201      	movs	r2, #1
 80004c2:	2110      	movs	r1, #16
 80004c4:	0018      	movs	r0, r3
 80004c6:	f000 fe67 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 80004ca:	23fa      	movs	r3, #250	@ 0xfa
 80004cc:	005b      	lsls	r3, r3, #1
 80004ce:	0018      	movs	r0, r3
 80004d0:	f000 fc10 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, GPIO_PIN_RESET);
 80004d4:	4b3a      	ldr	r3, [pc, #232]	@ (80005c0 <main+0x1c0>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	2180      	movs	r1, #128	@ 0x80
 80004da:	0018      	movs	r0, r3
 80004dc:	f000 fe5c 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 80004e0:	23fa      	movs	r3, #250	@ 0xfa
 80004e2:	005b      	lsls	r3, r3, #1
 80004e4:	0018      	movs	r0, r3
 80004e6:	f000 fc05 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(PRBLED_GPIO_Port, PRBLED_Pin, GPIO_PIN_RESET);
 80004ea:	4b35      	ldr	r3, [pc, #212]	@ (80005c0 <main+0x1c0>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	2140      	movs	r1, #64	@ 0x40
 80004f0:	0018      	movs	r0, r3
 80004f2:	f000 fe51 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 80004f6:	23fa      	movs	r3, #250	@ 0xfa
 80004f8:	005b      	lsls	r3, r3, #1
 80004fa:	0018      	movs	r0, r3
 80004fc:	f000 fbfa 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(GREEN_GPIO_Port, GREEN_Pin, GPIO_PIN_RESET);
 8000500:	2380      	movs	r3, #128	@ 0x80
 8000502:	0119      	lsls	r1, r3, #4
 8000504:	23a0      	movs	r3, #160	@ 0xa0
 8000506:	05db      	lsls	r3, r3, #23
 8000508:	2200      	movs	r2, #0
 800050a:	0018      	movs	r0, r3
 800050c:	f000 fe44 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000510:	23fa      	movs	r3, #250	@ 0xfa
 8000512:	005b      	lsls	r3, r3, #1
 8000514:	0018      	movs	r0, r3
 8000516:	f000 fbed 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(WHITE_GPIO_Port, WHITE_Pin, GPIO_PIN_RESET);
 800051a:	2380      	movs	r3, #128	@ 0x80
 800051c:	0219      	lsls	r1, r3, #8
 800051e:	23a0      	movs	r3, #160	@ 0xa0
 8000520:	05db      	lsls	r3, r3, #23
 8000522:	2200      	movs	r2, #0
 8000524:	0018      	movs	r0, r3
 8000526:	f000 fe37 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 800052a:	23fa      	movs	r3, #250	@ 0xfa
 800052c:	005b      	lsls	r3, r3, #1
 800052e:	0018      	movs	r0, r3
 8000530:	f000 fbe0 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(YELLOW_GPIO_Port, YELLOW_Pin, GPIO_PIN_RESET);
 8000534:	2380      	movs	r3, #128	@ 0x80
 8000536:	0059      	lsls	r1, r3, #1
 8000538:	23a0      	movs	r3, #160	@ 0xa0
 800053a:	05db      	lsls	r3, r3, #23
 800053c:	2200      	movs	r2, #0
 800053e:	0018      	movs	r0, r3
 8000540:	f000 fe2a 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000544:	23fa      	movs	r3, #250	@ 0xfa
 8000546:	005b      	lsls	r3, r3, #1
 8000548:	0018      	movs	r0, r3
 800054a:	f000 fbd3 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(TRIG_K1_GPIO_Port, TRIG_K1_Pin, GPIO_PIN_RESET);
 800054e:	4b1d      	ldr	r3, [pc, #116]	@ (80005c4 <main+0x1c4>)
 8000550:	2200      	movs	r2, #0
 8000552:	2104      	movs	r1, #4
 8000554:	0018      	movs	r0, r3
 8000556:	f000 fe1f 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 800055a:	23fa      	movs	r3, #250	@ 0xfa
 800055c:	005b      	lsls	r3, r3, #1
 800055e:	0018      	movs	r0, r3
 8000560:	f000 fbc8 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(TRIG_K2_GPIO_Port, TRIG_K2_Pin, GPIO_PIN_RESET);
 8000564:	4b17      	ldr	r3, [pc, #92]	@ (80005c4 <main+0x1c4>)
 8000566:	2200      	movs	r2, #0
 8000568:	2108      	movs	r1, #8
 800056a:	0018      	movs	r0, r3
 800056c:	f000 fe14 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000570:	23fa      	movs	r3, #250	@ 0xfa
 8000572:	005b      	lsls	r3, r3, #1
 8000574:	0018      	movs	r0, r3
 8000576:	f000 fbbd 	bl	8000cf4 <HAL_Delay>
	  HAL_GPIO_WritePin(ON_K3_GPIO_Port, ON_K3_Pin, GPIO_PIN_RESET);
 800057a:	4b12      	ldr	r3, [pc, #72]	@ (80005c4 <main+0x1c4>)
 800057c:	2200      	movs	r2, #0
 800057e:	2110      	movs	r1, #16
 8000580:	0018      	movs	r0, r3
 8000582:	f000 fe09 	bl	8001198 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000586:	23fa      	movs	r3, #250	@ 0xfa
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	0018      	movs	r0, r3
 800058c:	f000 fbb2 	bl	8000cf4 <HAL_Delay>
		length=sprintf(tx_buffer,"Motto power cycles since tester power up: %06d \n\r", pcycles++);
 8000590:	4b0d      	ldr	r3, [pc, #52]	@ (80005c8 <main+0x1c8>)
 8000592:	681a      	ldr	r2, [r3, #0]
 8000594:	1c51      	adds	r1, r2, #1
 8000596:	4b0c      	ldr	r3, [pc, #48]	@ (80005c8 <main+0x1c8>)
 8000598:	6019      	str	r1, [r3, #0]
 800059a:	490c      	ldr	r1, [pc, #48]	@ (80005cc <main+0x1cc>)
 800059c:	4b0c      	ldr	r3, [pc, #48]	@ (80005d0 <main+0x1d0>)
 800059e:	0018      	movs	r0, r3
 80005a0:	f002 fab0 	bl	8002b04 <siprintf>
 80005a4:	0002      	movs	r2, r0
 80005a6:	4b0b      	ldr	r3, [pc, #44]	@ (80005d4 <main+0x1d4>)
 80005a8:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, (uint8_t*)tx_buffer, length, 20);
 80005aa:	4b0a      	ldr	r3, [pc, #40]	@ (80005d4 <main+0x1d4>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	b29a      	uxth	r2, r3
 80005b0:	4907      	ldr	r1, [pc, #28]	@ (80005d0 <main+0x1d0>)
 80005b2:	4809      	ldr	r0, [pc, #36]	@ (80005d8 <main+0x1d8>)
 80005b4:	2314      	movs	r3, #20
 80005b6:	f001 fc9d 	bl	8001ef4 <HAL_UART_Transmit>
	  HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, GPIO_PIN_SET);
 80005ba:	46c0      	nop			@ (mov r8, r8)
 80005bc:	e72c      	b.n	8000418 <main+0x18>
 80005be:	46c0      	nop			@ (mov r8, r8)
 80005c0:	50000800 	.word	0x50000800
 80005c4:	50000400 	.word	0x50000400
 80005c8:	200001a4 	.word	0x200001a4
 80005cc:	08003458 	.word	0x08003458
 80005d0:	200001a8 	.word	0x200001a8
 80005d4:	200001a0 	.word	0x200001a0
 80005d8:	20000078 	.word	0x20000078

080005dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005dc:	b590      	push	{r4, r7, lr}
 80005de:	b093      	sub	sp, #76	@ 0x4c
 80005e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e2:	2414      	movs	r4, #20
 80005e4:	193b      	adds	r3, r7, r4
 80005e6:	0018      	movs	r0, r3
 80005e8:	2334      	movs	r3, #52	@ 0x34
 80005ea:	001a      	movs	r2, r3
 80005ec:	2100      	movs	r1, #0
 80005ee:	f002 faa9 	bl	8002b44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	0018      	movs	r0, r3
 80005f6:	2310      	movs	r3, #16
 80005f8:	001a      	movs	r2, r3
 80005fa:	2100      	movs	r1, #0
 80005fc:	f002 faa2 	bl	8002b44 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000600:	2380      	movs	r3, #128	@ 0x80
 8000602:	009b      	lsls	r3, r3, #2
 8000604:	0018      	movs	r0, r3
 8000606:	f000 fde5 	bl	80011d4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800060a:	193b      	adds	r3, r7, r4
 800060c:	2202      	movs	r2, #2
 800060e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000610:	193b      	adds	r3, r7, r4
 8000612:	2280      	movs	r2, #128	@ 0x80
 8000614:	0052      	lsls	r2, r2, #1
 8000616:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000618:	0021      	movs	r1, r4
 800061a:	187b      	adds	r3, r7, r1
 800061c:	2200      	movs	r2, #0
 800061e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000620:	187b      	adds	r3, r7, r1
 8000622:	2240      	movs	r2, #64	@ 0x40
 8000624:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000626:	187b      	adds	r3, r7, r1
 8000628:	2202      	movs	r2, #2
 800062a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800062c:	187b      	adds	r3, r7, r1
 800062e:	2202      	movs	r2, #2
 8000630:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000632:	187b      	adds	r3, r7, r1
 8000634:	2200      	movs	r2, #0
 8000636:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000638:	187b      	adds	r3, r7, r1
 800063a:	2208      	movs	r2, #8
 800063c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800063e:	187b      	adds	r3, r7, r1
 8000640:	2280      	movs	r2, #128	@ 0x80
 8000642:	0292      	lsls	r2, r2, #10
 8000644:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000646:	187b      	adds	r3, r7, r1
 8000648:	2280      	movs	r2, #128	@ 0x80
 800064a:	0592      	lsls	r2, r2, #22
 800064c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064e:	187b      	adds	r3, r7, r1
 8000650:	0018      	movs	r0, r3
 8000652:	f000 fe0b 	bl	800126c <HAL_RCC_OscConfig>
 8000656:	1e03      	subs	r3, r0, #0
 8000658:	d001      	beq.n	800065e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800065a:	f000 f96d 	bl	8000938 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800065e:	1d3b      	adds	r3, r7, #4
 8000660:	2207      	movs	r2, #7
 8000662:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	2202      	movs	r2, #2
 8000668:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066a:	1d3b      	adds	r3, r7, #4
 800066c:	2200      	movs	r2, #0
 800066e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000670:	1d3b      	adds	r3, r7, #4
 8000672:	2200      	movs	r2, #0
 8000674:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000676:	1d3b      	adds	r3, r7, #4
 8000678:	2102      	movs	r1, #2
 800067a:	0018      	movs	r0, r3
 800067c:	f001 f906 	bl	800188c <HAL_RCC_ClockConfig>
 8000680:	1e03      	subs	r3, r0, #0
 8000682:	d001      	beq.n	8000688 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000684:	f000 f958 	bl	8000938 <Error_Handler>
  }
}
 8000688:	46c0      	nop			@ (mov r8, r8)
 800068a:	46bd      	mov	sp, r7
 800068c:	b013      	add	sp, #76	@ 0x4c
 800068e:	bd90      	pop	{r4, r7, pc}

08000690 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000694:	4b24      	ldr	r3, [pc, #144]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 8000696:	4a25      	ldr	r2, [pc, #148]	@ (800072c <MX_USART1_UART_Init+0x9c>)
 8000698:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800069a:	4b23      	ldr	r3, [pc, #140]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 800069c:	22e1      	movs	r2, #225	@ 0xe1
 800069e:	0252      	lsls	r2, r2, #9
 80006a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006a2:	4b21      	ldr	r3, [pc, #132]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 80006b6:	220c      	movs	r2, #12
 80006b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 80006bc:	2200      	movs	r2, #0
 80006be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006c0:	4b19      	ldr	r3, [pc, #100]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006c6:	4b18      	ldr	r3, [pc, #96]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006cc:	4b16      	ldr	r3, [pc, #88]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006d2:	4b15      	ldr	r3, [pc, #84]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80006d8:	4813      	ldr	r0, [pc, #76]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 80006da:	2300      	movs	r3, #0
 80006dc:	2200      	movs	r2, #0
 80006de:	2100      	movs	r1, #0
 80006e0:	f002 f884 	bl	80027ec <HAL_RS485Ex_Init>
 80006e4:	1e03      	subs	r3, r0, #0
 80006e6:	d001      	beq.n	80006ec <MX_USART1_UART_Init+0x5c>
  {
    Error_Handler();
 80006e8:	f000 f926 	bl	8000938 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 80006ee:	2100      	movs	r1, #0
 80006f0:	0018      	movs	r0, r3
 80006f2:	f002 f927 	bl	8002944 <HAL_UARTEx_SetTxFifoThreshold>
 80006f6:	1e03      	subs	r3, r0, #0
 80006f8:	d001      	beq.n	80006fe <MX_USART1_UART_Init+0x6e>
  {
    Error_Handler();
 80006fa:	f000 f91d 	bl	8000938 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 8000700:	2100      	movs	r1, #0
 8000702:	0018      	movs	r0, r3
 8000704:	f002 f95e 	bl	80029c4 <HAL_UARTEx_SetRxFifoThreshold>
 8000708:	1e03      	subs	r3, r0, #0
 800070a:	d001      	beq.n	8000710 <MX_USART1_UART_Init+0x80>
  {
    Error_Handler();
 800070c:	f000 f914 	bl	8000938 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000710:	4b05      	ldr	r3, [pc, #20]	@ (8000728 <MX_USART1_UART_Init+0x98>)
 8000712:	0018      	movs	r0, r3
 8000714:	f002 f8dc 	bl	80028d0 <HAL_UARTEx_DisableFifoMode>
 8000718:	1e03      	subs	r3, r0, #0
 800071a:	d001      	beq.n	8000720 <MX_USART1_UART_Init+0x90>
  {
    Error_Handler();
 800071c:	f000 f90c 	bl	8000938 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000720:	46c0      	nop			@ (mov r8, r8)
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	46c0      	nop			@ (mov r8, r8)
 8000728:	20000078 	.word	0x20000078
 800072c:	40013800 	.word	0x40013800

08000730 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000734:	4b23      	ldr	r3, [pc, #140]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 8000736:	4a24      	ldr	r2, [pc, #144]	@ (80007c8 <MX_USART2_UART_Init+0x98>)
 8000738:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800073a:	4b22      	ldr	r3, [pc, #136]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 800073c:	22e1      	movs	r2, #225	@ 0xe1
 800073e:	0252      	lsls	r2, r2, #9
 8000740:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000742:	4b20      	ldr	r3, [pc, #128]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 8000744:	2200      	movs	r2, #0
 8000746:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000748:	4b1e      	ldr	r3, [pc, #120]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 800074a:	2200      	movs	r2, #0
 800074c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800074e:	4b1d      	ldr	r3, [pc, #116]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 8000750:	2200      	movs	r2, #0
 8000752:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000754:	4b1b      	ldr	r3, [pc, #108]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 8000756:	220c      	movs	r2, #12
 8000758:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800075a:	4b1a      	ldr	r3, [pc, #104]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 800075c:	2200      	movs	r2, #0
 800075e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000760:	4b18      	ldr	r3, [pc, #96]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 8000762:	2200      	movs	r2, #0
 8000764:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000766:	4b17      	ldr	r3, [pc, #92]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 8000768:	2200      	movs	r2, #0
 800076a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800076c:	4b15      	ldr	r3, [pc, #84]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 800076e:	2200      	movs	r2, #0
 8000770:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000772:	4b14      	ldr	r3, [pc, #80]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 8000774:	2200      	movs	r2, #0
 8000776:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000778:	4b12      	ldr	r3, [pc, #72]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 800077a:	0018      	movs	r0, r3
 800077c:	f001 fb64 	bl	8001e48 <HAL_UART_Init>
 8000780:	1e03      	subs	r3, r0, #0
 8000782:	d001      	beq.n	8000788 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000784:	f000 f8d8 	bl	8000938 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000788:	4b0e      	ldr	r3, [pc, #56]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 800078a:	2100      	movs	r1, #0
 800078c:	0018      	movs	r0, r3
 800078e:	f002 f8d9 	bl	8002944 <HAL_UARTEx_SetTxFifoThreshold>
 8000792:	1e03      	subs	r3, r0, #0
 8000794:	d001      	beq.n	800079a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000796:	f000 f8cf 	bl	8000938 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800079a:	4b0a      	ldr	r3, [pc, #40]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 800079c:	2100      	movs	r1, #0
 800079e:	0018      	movs	r0, r3
 80007a0:	f002 f910 	bl	80029c4 <HAL_UARTEx_SetRxFifoThreshold>
 80007a4:	1e03      	subs	r3, r0, #0
 80007a6:	d001      	beq.n	80007ac <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80007a8:	f000 f8c6 	bl	8000938 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80007ac:	4b05      	ldr	r3, [pc, #20]	@ (80007c4 <MX_USART2_UART_Init+0x94>)
 80007ae:	0018      	movs	r0, r3
 80007b0:	f002 f88e 	bl	80028d0 <HAL_UARTEx_DisableFifoMode>
 80007b4:	1e03      	subs	r3, r0, #0
 80007b6:	d001      	beq.n	80007bc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80007b8:	f000 f8be 	bl	8000938 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007bc:	46c0      	nop			@ (mov r8, r8)
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	46c0      	nop			@ (mov r8, r8)
 80007c4:	2000010c 	.word	0x2000010c
 80007c8:	40004400 	.word	0x40004400

080007cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007cc:	b590      	push	{r4, r7, lr}
 80007ce:	b08b      	sub	sp, #44	@ 0x2c
 80007d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d2:	2414      	movs	r4, #20
 80007d4:	193b      	adds	r3, r7, r4
 80007d6:	0018      	movs	r0, r3
 80007d8:	2314      	movs	r3, #20
 80007da:	001a      	movs	r2, r3
 80007dc:	2100      	movs	r1, #0
 80007de:	f002 f9b1 	bl	8002b44 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e2:	4b4f      	ldr	r3, [pc, #316]	@ (8000920 <MX_GPIO_Init+0x154>)
 80007e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007e6:	4b4e      	ldr	r3, [pc, #312]	@ (8000920 <MX_GPIO_Init+0x154>)
 80007e8:	2104      	movs	r1, #4
 80007ea:	430a      	orrs	r2, r1
 80007ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80007ee:	4b4c      	ldr	r3, [pc, #304]	@ (8000920 <MX_GPIO_Init+0x154>)
 80007f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007f2:	2204      	movs	r2, #4
 80007f4:	4013      	ands	r3, r2
 80007f6:	613b      	str	r3, [r7, #16]
 80007f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fa:	4b49      	ldr	r3, [pc, #292]	@ (8000920 <MX_GPIO_Init+0x154>)
 80007fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007fe:	4b48      	ldr	r3, [pc, #288]	@ (8000920 <MX_GPIO_Init+0x154>)
 8000800:	2101      	movs	r1, #1
 8000802:	430a      	orrs	r2, r1
 8000804:	635a      	str	r2, [r3, #52]	@ 0x34
 8000806:	4b46      	ldr	r3, [pc, #280]	@ (8000920 <MX_GPIO_Init+0x154>)
 8000808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800080a:	2201      	movs	r2, #1
 800080c:	4013      	ands	r3, r2
 800080e:	60fb      	str	r3, [r7, #12]
 8000810:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000812:	4b43      	ldr	r3, [pc, #268]	@ (8000920 <MX_GPIO_Init+0x154>)
 8000814:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000816:	4b42      	ldr	r3, [pc, #264]	@ (8000920 <MX_GPIO_Init+0x154>)
 8000818:	2102      	movs	r1, #2
 800081a:	430a      	orrs	r2, r1
 800081c:	635a      	str	r2, [r3, #52]	@ 0x34
 800081e:	4b40      	ldr	r3, [pc, #256]	@ (8000920 <MX_GPIO_Init+0x154>)
 8000820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000822:	2202      	movs	r2, #2
 8000824:	4013      	ands	r3, r2
 8000826:	60bb      	str	r3, [r7, #8]
 8000828:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800082a:	4b3d      	ldr	r3, [pc, #244]	@ (8000920 <MX_GPIO_Init+0x154>)
 800082c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800082e:	4b3c      	ldr	r3, [pc, #240]	@ (8000920 <MX_GPIO_Init+0x154>)
 8000830:	2108      	movs	r1, #8
 8000832:	430a      	orrs	r2, r1
 8000834:	635a      	str	r2, [r3, #52]	@ 0x34
 8000836:	4b3a      	ldr	r3, [pc, #232]	@ (8000920 <MX_GPIO_Init+0x154>)
 8000838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800083a:	2208      	movs	r2, #8
 800083c:	4013      	ands	r3, r2
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA0_Pin|PA1_Pin|PA4_Pin|PA5_Pin
 8000842:	4938      	ldr	r1, [pc, #224]	@ (8000924 <MX_GPIO_Init+0x158>)
 8000844:	23a0      	movs	r3, #160	@ 0xa0
 8000846:	05db      	lsls	r3, r3, #23
 8000848:	2200      	movs	r2, #0
 800084a:	0018      	movs	r0, r3
 800084c:	f000 fca4 	bl	8001198 <HAL_GPIO_WritePin>
                          |PA6_Pin|PA7_Pin|YELLOW_Pin|GREEN_Pin
                          |WHITE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PB0_Pin|PB1_Pin|TRIG_K1_Pin|PB10_Pin
 8000850:	4935      	ldr	r1, [pc, #212]	@ (8000928 <MX_GPIO_Init+0x15c>)
 8000852:	4b36      	ldr	r3, [pc, #216]	@ (800092c <MX_GPIO_Init+0x160>)
 8000854:	2200      	movs	r2, #0
 8000856:	0018      	movs	r0, r3
 8000858:	f000 fc9e 	bl	8001198 <HAL_GPIO_WritePin>
                          |PB11_Pin|PB12_Pin|PB13_Pin|PB14_Pin
                          |PB15_Pin|TRIG_K2_Pin|ON_K3_Pin|PB5_Pin
                          |PB6_Pin|PB7_Pin|PB8_Pin|PB9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PRBLED_Pin|RED_Pin, GPIO_PIN_RESET);
 800085c:	4b34      	ldr	r3, [pc, #208]	@ (8000930 <MX_GPIO_Init+0x164>)
 800085e:	2200      	movs	r2, #0
 8000860:	21c0      	movs	r1, #192	@ 0xc0
 8000862:	0018      	movs	r0, r3
 8000864:	f000 fc98 	bl	8001198 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : S_K1_Pin S_K2_Pin S_K3_Pin */
  GPIO_InitStruct.Pin = S_K1_Pin|S_K2_Pin|S_K3_Pin;
 8000868:	193b      	adds	r3, r7, r4
 800086a:	22e0      	movs	r2, #224	@ 0xe0
 800086c:	0212      	lsls	r2, r2, #8
 800086e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000870:	193b      	adds	r3, r7, r4
 8000872:	2200      	movs	r2, #0
 8000874:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	193b      	adds	r3, r7, r4
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800087c:	193b      	adds	r3, r7, r4
 800087e:	4a2c      	ldr	r2, [pc, #176]	@ (8000930 <MX_GPIO_Init+0x164>)
 8000880:	0019      	movs	r1, r3
 8000882:	0010      	movs	r0, r2
 8000884:	f000 fb24 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0_Pin PA1_Pin PA4_Pin PA5_Pin
                           PA6_Pin PA7_Pin YELLOW_Pin GREEN_Pin
                           WHITE_Pin */
  GPIO_InitStruct.Pin = PA0_Pin|PA1_Pin|PA4_Pin|PA5_Pin
 8000888:	193b      	adds	r3, r7, r4
 800088a:	4a26      	ldr	r2, [pc, #152]	@ (8000924 <MX_GPIO_Init+0x158>)
 800088c:	601a      	str	r2, [r3, #0]
                          |PA6_Pin|PA7_Pin|YELLOW_Pin|GREEN_Pin
                          |WHITE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800088e:	193b      	adds	r3, r7, r4
 8000890:	2201      	movs	r2, #1
 8000892:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	193b      	adds	r3, r7, r4
 8000896:	2200      	movs	r2, #0
 8000898:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089a:	193b      	adds	r3, r7, r4
 800089c:	2200      	movs	r2, #0
 800089e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a0:	193a      	adds	r2, r7, r4
 80008a2:	23a0      	movs	r3, #160	@ 0xa0
 80008a4:	05db      	lsls	r3, r3, #23
 80008a6:	0011      	movs	r1, r2
 80008a8:	0018      	movs	r0, r3
 80008aa:	f000 fb11 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0_Pin PB1_Pin TRIG_K1_Pin PB10_Pin
                           PB11_Pin PB12_Pin PB13_Pin PB14_Pin
                           PB15_Pin TRIG_K2_Pin ON_K3_Pin PB5_Pin
                           PB6_Pin PB7_Pin PB8_Pin PB9_Pin */
  GPIO_InitStruct.Pin = PB0_Pin|PB1_Pin|TRIG_K1_Pin|PB10_Pin
 80008ae:	193b      	adds	r3, r7, r4
 80008b0:	4a1d      	ldr	r2, [pc, #116]	@ (8000928 <MX_GPIO_Init+0x15c>)
 80008b2:	601a      	str	r2, [r3, #0]
                          |PB11_Pin|PB12_Pin|PB13_Pin|PB14_Pin
                          |PB15_Pin|TRIG_K2_Pin|ON_K3_Pin|PB5_Pin
                          |PB6_Pin|PB7_Pin|PB8_Pin|PB9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b4:	193b      	adds	r3, r7, r4
 80008b6:	2201      	movs	r2, #1
 80008b8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	193b      	adds	r3, r7, r4
 80008bc:	2200      	movs	r2, #0
 80008be:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c0:	193b      	adds	r3, r7, r4
 80008c2:	2200      	movs	r2, #0
 80008c4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c6:	193b      	adds	r3, r7, r4
 80008c8:	4a18      	ldr	r2, [pc, #96]	@ (800092c <MX_GPIO_Init+0x160>)
 80008ca:	0019      	movs	r1, r3
 80008cc:	0010      	movs	r0, r2
 80008ce:	f000 faff 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PRBLED_Pin RED_Pin */
  GPIO_InitStruct.Pin = PRBLED_Pin|RED_Pin;
 80008d2:	193b      	adds	r3, r7, r4
 80008d4:	22c0      	movs	r2, #192	@ 0xc0
 80008d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d8:	193b      	adds	r3, r7, r4
 80008da:	2201      	movs	r2, #1
 80008dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	193b      	adds	r3, r7, r4
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e4:	193b      	adds	r3, r7, r4
 80008e6:	2200      	movs	r2, #0
 80008e8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	4a10      	ldr	r2, [pc, #64]	@ (8000930 <MX_GPIO_Init+0x164>)
 80008ee:	0019      	movs	r1, r3
 80008f0:	0010      	movs	r0, r2
 80008f2:	f000 faed 	bl	8000ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0_Pin PD1_Pin PD2_Pin PD3_Pin */
  GPIO_InitStruct.Pin = PD0_Pin|PD1_Pin|PD2_Pin|PD3_Pin;
 80008f6:	0021      	movs	r1, r4
 80008f8:	187b      	adds	r3, r7, r1
 80008fa:	220f      	movs	r2, #15
 80008fc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008fe:	187b      	adds	r3, r7, r1
 8000900:	2200      	movs	r2, #0
 8000902:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	187b      	adds	r3, r7, r1
 8000906:	2200      	movs	r2, #0
 8000908:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800090a:	187b      	adds	r3, r7, r1
 800090c:	4a09      	ldr	r2, [pc, #36]	@ (8000934 <MX_GPIO_Init+0x168>)
 800090e:	0019      	movs	r1, r3
 8000910:	0010      	movs	r0, r2
 8000912:	f000 fadd 	bl	8000ed0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000916:	46c0      	nop			@ (mov r8, r8)
 8000918:	46bd      	mov	sp, r7
 800091a:	b00b      	add	sp, #44	@ 0x2c
 800091c:	bd90      	pop	{r4, r7, pc}
 800091e:	46c0      	nop			@ (mov r8, r8)
 8000920:	40021000 	.word	0x40021000
 8000924:	000089f3 	.word	0x000089f3
 8000928:	0000ffff 	.word	0x0000ffff
 800092c:	50000400 	.word	0x50000400
 8000930:	50000800 	.word	0x50000800
 8000934:	50000c00 	.word	0x50000c00

08000938 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800093c:	b672      	cpsid	i
}
 800093e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000940:	46c0      	nop			@ (mov r8, r8)
 8000942:	e7fd      	b.n	8000940 <Error_Handler+0x8>

08000944 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800094a:	4b11      	ldr	r3, [pc, #68]	@ (8000990 <HAL_MspInit+0x4c>)
 800094c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800094e:	4b10      	ldr	r3, [pc, #64]	@ (8000990 <HAL_MspInit+0x4c>)
 8000950:	2101      	movs	r1, #1
 8000952:	430a      	orrs	r2, r1
 8000954:	641a      	str	r2, [r3, #64]	@ 0x40
 8000956:	4b0e      	ldr	r3, [pc, #56]	@ (8000990 <HAL_MspInit+0x4c>)
 8000958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800095a:	2201      	movs	r2, #1
 800095c:	4013      	ands	r3, r2
 800095e:	607b      	str	r3, [r7, #4]
 8000960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000962:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <HAL_MspInit+0x4c>)
 8000964:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000966:	4b0a      	ldr	r3, [pc, #40]	@ (8000990 <HAL_MspInit+0x4c>)
 8000968:	2180      	movs	r1, #128	@ 0x80
 800096a:	0549      	lsls	r1, r1, #21
 800096c:	430a      	orrs	r2, r1
 800096e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000970:	4b07      	ldr	r3, [pc, #28]	@ (8000990 <HAL_MspInit+0x4c>)
 8000972:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000974:	2380      	movs	r3, #128	@ 0x80
 8000976:	055b      	lsls	r3, r3, #21
 8000978:	4013      	ands	r3, r2
 800097a:	603b      	str	r3, [r7, #0]
 800097c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800097e:	23c0      	movs	r3, #192	@ 0xc0
 8000980:	00db      	lsls	r3, r3, #3
 8000982:	0018      	movs	r0, r3
 8000984:	f000 f9da 	bl	8000d3c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000988:	46c0      	nop			@ (mov r8, r8)
 800098a:	46bd      	mov	sp, r7
 800098c:	b002      	add	sp, #8
 800098e:	bd80      	pop	{r7, pc}
 8000990:	40021000 	.word	0x40021000

08000994 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000994:	b590      	push	{r4, r7, lr}
 8000996:	b093      	sub	sp, #76	@ 0x4c
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099c:	2334      	movs	r3, #52	@ 0x34
 800099e:	18fb      	adds	r3, r7, r3
 80009a0:	0018      	movs	r0, r3
 80009a2:	2314      	movs	r3, #20
 80009a4:	001a      	movs	r2, r3
 80009a6:	2100      	movs	r1, #0
 80009a8:	f002 f8cc 	bl	8002b44 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009ac:	2418      	movs	r4, #24
 80009ae:	193b      	adds	r3, r7, r4
 80009b0:	0018      	movs	r0, r3
 80009b2:	231c      	movs	r3, #28
 80009b4:	001a      	movs	r2, r3
 80009b6:	2100      	movs	r1, #0
 80009b8:	f002 f8c4 	bl	8002b44 <memset>
  if(huart->Instance==USART1)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a46      	ldr	r2, [pc, #280]	@ (8000adc <HAL_UART_MspInit+0x148>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d140      	bne.n	8000a48 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80009c6:	193b      	adds	r3, r7, r4
 80009c8:	2201      	movs	r2, #1
 80009ca:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80009cc:	193b      	adds	r3, r7, r4
 80009ce:	2200      	movs	r2, #0
 80009d0:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009d2:	193b      	adds	r3, r7, r4
 80009d4:	0018      	movs	r0, r3
 80009d6:	f001 f903 	bl	8001be0 <HAL_RCCEx_PeriphCLKConfig>
 80009da:	1e03      	subs	r3, r0, #0
 80009dc:	d001      	beq.n	80009e2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80009de:	f7ff ffab 	bl	8000938 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009e2:	4b3f      	ldr	r3, [pc, #252]	@ (8000ae0 <HAL_UART_MspInit+0x14c>)
 80009e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009e6:	4b3e      	ldr	r3, [pc, #248]	@ (8000ae0 <HAL_UART_MspInit+0x14c>)
 80009e8:	2180      	movs	r1, #128	@ 0x80
 80009ea:	01c9      	lsls	r1, r1, #7
 80009ec:	430a      	orrs	r2, r1
 80009ee:	641a      	str	r2, [r3, #64]	@ 0x40
 80009f0:	4b3b      	ldr	r3, [pc, #236]	@ (8000ae0 <HAL_UART_MspInit+0x14c>)
 80009f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009f4:	2380      	movs	r3, #128	@ 0x80
 80009f6:	01db      	lsls	r3, r3, #7
 80009f8:	4013      	ands	r3, r2
 80009fa:	617b      	str	r3, [r7, #20]
 80009fc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fe:	4b38      	ldr	r3, [pc, #224]	@ (8000ae0 <HAL_UART_MspInit+0x14c>)
 8000a00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a02:	4b37      	ldr	r3, [pc, #220]	@ (8000ae0 <HAL_UART_MspInit+0x14c>)
 8000a04:	2101      	movs	r1, #1
 8000a06:	430a      	orrs	r2, r1
 8000a08:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a0a:	4b35      	ldr	r3, [pc, #212]	@ (8000ae0 <HAL_UART_MspInit+0x14c>)
 8000a0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a0e:	2201      	movs	r2, #1
 8000a10:	4013      	ands	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
 8000a14:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA12 [PA10]     ------> USART1_DE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 8000a16:	2134      	movs	r1, #52	@ 0x34
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	22b0      	movs	r2, #176	@ 0xb0
 8000a1c:	0152      	lsls	r2, r2, #5
 8000a1e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	2202      	movs	r2, #2
 8000a24:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2c:	187b      	adds	r3, r7, r1
 8000a2e:	2200      	movs	r2, #0
 8000a30:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000a32:	187b      	adds	r3, r7, r1
 8000a34:	2201      	movs	r2, #1
 8000a36:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a38:	187a      	adds	r2, r7, r1
 8000a3a:	23a0      	movs	r3, #160	@ 0xa0
 8000a3c:	05db      	lsls	r3, r3, #23
 8000a3e:	0011      	movs	r1, r2
 8000a40:	0018      	movs	r0, r3
 8000a42:	f000 fa45 	bl	8000ed0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a46:	e044      	b.n	8000ad2 <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART2)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a25      	ldr	r2, [pc, #148]	@ (8000ae4 <HAL_UART_MspInit+0x150>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d13f      	bne.n	8000ad2 <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a52:	2118      	movs	r1, #24
 8000a54:	187b      	adds	r3, r7, r1
 8000a56:	2202      	movs	r2, #2
 8000a58:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a5a:	187b      	adds	r3, r7, r1
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a60:	187b      	adds	r3, r7, r1
 8000a62:	0018      	movs	r0, r3
 8000a64:	f001 f8bc 	bl	8001be0 <HAL_RCCEx_PeriphCLKConfig>
 8000a68:	1e03      	subs	r3, r0, #0
 8000a6a:	d001      	beq.n	8000a70 <HAL_UART_MspInit+0xdc>
      Error_Handler();
 8000a6c:	f7ff ff64 	bl	8000938 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a70:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae0 <HAL_UART_MspInit+0x14c>)
 8000a72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a74:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae0 <HAL_UART_MspInit+0x14c>)
 8000a76:	2180      	movs	r1, #128	@ 0x80
 8000a78:	0289      	lsls	r1, r1, #10
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a7e:	4b18      	ldr	r3, [pc, #96]	@ (8000ae0 <HAL_UART_MspInit+0x14c>)
 8000a80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a82:	2380      	movs	r3, #128	@ 0x80
 8000a84:	029b      	lsls	r3, r3, #10
 8000a86:	4013      	ands	r3, r2
 8000a88:	60fb      	str	r3, [r7, #12]
 8000a8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8c:	4b14      	ldr	r3, [pc, #80]	@ (8000ae0 <HAL_UART_MspInit+0x14c>)
 8000a8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a90:	4b13      	ldr	r3, [pc, #76]	@ (8000ae0 <HAL_UART_MspInit+0x14c>)
 8000a92:	2101      	movs	r1, #1
 8000a94:	430a      	orrs	r2, r1
 8000a96:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a98:	4b11      	ldr	r3, [pc, #68]	@ (8000ae0 <HAL_UART_MspInit+0x14c>)
 8000a9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	60bb      	str	r3, [r7, #8]
 8000aa2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000aa4:	2134      	movs	r1, #52	@ 0x34
 8000aa6:	187b      	adds	r3, r7, r1
 8000aa8:	220c      	movs	r2, #12
 8000aaa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	2202      	movs	r2, #2
 8000ab0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	187b      	adds	r3, r7, r1
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab8:	187b      	adds	r3, r7, r1
 8000aba:	2200      	movs	r2, #0
 8000abc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000abe:	187b      	adds	r3, r7, r1
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac4:	187a      	adds	r2, r7, r1
 8000ac6:	23a0      	movs	r3, #160	@ 0xa0
 8000ac8:	05db      	lsls	r3, r3, #23
 8000aca:	0011      	movs	r1, r2
 8000acc:	0018      	movs	r0, r3
 8000ace:	f000 f9ff 	bl	8000ed0 <HAL_GPIO_Init>
}
 8000ad2:	46c0      	nop			@ (mov r8, r8)
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	b013      	add	sp, #76	@ 0x4c
 8000ad8:	bd90      	pop	{r4, r7, pc}
 8000ada:	46c0      	nop			@ (mov r8, r8)
 8000adc:	40013800 	.word	0x40013800
 8000ae0:	40021000 	.word	0x40021000
 8000ae4:	40004400 	.word	0x40004400

08000ae8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000aec:	46c0      	nop			@ (mov r8, r8)
 8000aee:	e7fd      	b.n	8000aec <NMI_Handler+0x4>

08000af0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000af4:	46c0      	nop			@ (mov r8, r8)
 8000af6:	e7fd      	b.n	8000af4 <HardFault_Handler+0x4>

08000af8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000afc:	46c0      	nop			@ (mov r8, r8)
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}

08000b02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b06:	46c0      	nop			@ (mov r8, r8)
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}

08000b0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b10:	f000 f8d4 	bl	8000cbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b14:	46c0      	nop			@ (mov r8, r8)
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
	...

08000b1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b086      	sub	sp, #24
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b24:	4a14      	ldr	r2, [pc, #80]	@ (8000b78 <_sbrk+0x5c>)
 8000b26:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <_sbrk+0x60>)
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b30:	4b13      	ldr	r3, [pc, #76]	@ (8000b80 <_sbrk+0x64>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d102      	bne.n	8000b3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b38:	4b11      	ldr	r3, [pc, #68]	@ (8000b80 <_sbrk+0x64>)
 8000b3a:	4a12      	ldr	r2, [pc, #72]	@ (8000b84 <_sbrk+0x68>)
 8000b3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b3e:	4b10      	ldr	r3, [pc, #64]	@ (8000b80 <_sbrk+0x64>)
 8000b40:	681a      	ldr	r2, [r3, #0]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	18d3      	adds	r3, r2, r3
 8000b46:	693a      	ldr	r2, [r7, #16]
 8000b48:	429a      	cmp	r2, r3
 8000b4a:	d207      	bcs.n	8000b5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b4c:	f002 f802 	bl	8002b54 <__errno>
 8000b50:	0003      	movs	r3, r0
 8000b52:	220c      	movs	r2, #12
 8000b54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b56:	2301      	movs	r3, #1
 8000b58:	425b      	negs	r3, r3
 8000b5a:	e009      	b.n	8000b70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b5c:	4b08      	ldr	r3, [pc, #32]	@ (8000b80 <_sbrk+0x64>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b62:	4b07      	ldr	r3, [pc, #28]	@ (8000b80 <_sbrk+0x64>)
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	18d2      	adds	r2, r2, r3
 8000b6a:	4b05      	ldr	r3, [pc, #20]	@ (8000b80 <_sbrk+0x64>)
 8000b6c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000b6e:	68fb      	ldr	r3, [r7, #12]
}
 8000b70:	0018      	movs	r0, r3
 8000b72:	46bd      	mov	sp, r7
 8000b74:	b006      	add	sp, #24
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	20009000 	.word	0x20009000
 8000b7c:	00000400 	.word	0x00000400
 8000b80:	2000020c 	.word	0x2000020c
 8000b84:	20000360 	.word	0x20000360

08000b88 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b8c:	46c0      	nop			@ (mov r8, r8)
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
	...

08000b94 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b94:	480d      	ldr	r0, [pc, #52]	@ (8000bcc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b96:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b98:	f7ff fff6 	bl	8000b88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b9c:	480c      	ldr	r0, [pc, #48]	@ (8000bd0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b9e:	490d      	ldr	r1, [pc, #52]	@ (8000bd4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ba0:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd8 <LoopForever+0xe>)
  movs r3, #0
 8000ba2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ba4:	e002      	b.n	8000bac <LoopCopyDataInit>

08000ba6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ba6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ba8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000baa:	3304      	adds	r3, #4

08000bac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bb0:	d3f9      	bcc.n	8000ba6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000bdc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bb4:	4c0a      	ldr	r4, [pc, #40]	@ (8000be0 <LoopForever+0x16>)
  movs r3, #0
 8000bb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bb8:	e001      	b.n	8000bbe <LoopFillZerobss>

08000bba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bbc:	3204      	adds	r2, #4

08000bbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bc0:	d3fb      	bcc.n	8000bba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000bc2:	f001 ffcd 	bl	8002b60 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000bc6:	f7ff fc1b 	bl	8000400 <main>

08000bca <LoopForever>:

LoopForever:
  b LoopForever
 8000bca:	e7fe      	b.n	8000bca <LoopForever>
  ldr   r0, =_estack
 8000bcc:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000bd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bd4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000bd8:	08003550 	.word	0x08003550
  ldr r2, =_sbss
 8000bdc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000be0:	2000035c 	.word	0x2000035c

08000be4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000be4:	e7fe      	b.n	8000be4 <ADC1_IRQHandler>
	...

08000be8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bee:	1dfb      	adds	r3, r7, #7
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8000c24 <HAL_Init+0x3c>)
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8000c24 <HAL_Init+0x3c>)
 8000bfa:	2180      	movs	r1, #128	@ 0x80
 8000bfc:	0049      	lsls	r1, r1, #1
 8000bfe:	430a      	orrs	r2, r1
 8000c00:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c02:	2003      	movs	r0, #3
 8000c04:	f000 f810 	bl	8000c28 <HAL_InitTick>
 8000c08:	1e03      	subs	r3, r0, #0
 8000c0a:	d003      	beq.n	8000c14 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000c0c:	1dfb      	adds	r3, r7, #7
 8000c0e:	2201      	movs	r2, #1
 8000c10:	701a      	strb	r2, [r3, #0]
 8000c12:	e001      	b.n	8000c18 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000c14:	f7ff fe96 	bl	8000944 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c18:	1dfb      	adds	r3, r7, #7
 8000c1a:	781b      	ldrb	r3, [r3, #0]
}
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	b002      	add	sp, #8
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	40022000 	.word	0x40022000

08000c28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c28:	b590      	push	{r4, r7, lr}
 8000c2a:	b085      	sub	sp, #20
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c30:	230f      	movs	r3, #15
 8000c32:	18fb      	adds	r3, r7, r3
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000c38:	4b1d      	ldr	r3, [pc, #116]	@ (8000cb0 <HAL_InitTick+0x88>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d02b      	beq.n	8000c98 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000c40:	4b1c      	ldr	r3, [pc, #112]	@ (8000cb4 <HAL_InitTick+0x8c>)
 8000c42:	681c      	ldr	r4, [r3, #0]
 8000c44:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb0 <HAL_InitTick+0x88>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	0019      	movs	r1, r3
 8000c4a:	23fa      	movs	r3, #250	@ 0xfa
 8000c4c:	0098      	lsls	r0, r3, #2
 8000c4e:	f7ff fa61 	bl	8000114 <__udivsi3>
 8000c52:	0003      	movs	r3, r0
 8000c54:	0019      	movs	r1, r3
 8000c56:	0020      	movs	r0, r4
 8000c58:	f7ff fa5c 	bl	8000114 <__udivsi3>
 8000c5c:	0003      	movs	r3, r0
 8000c5e:	0018      	movs	r0, r3
 8000c60:	f000 f929 	bl	8000eb6 <HAL_SYSTICK_Config>
 8000c64:	1e03      	subs	r3, r0, #0
 8000c66:	d112      	bne.n	8000c8e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2b03      	cmp	r3, #3
 8000c6c:	d80a      	bhi.n	8000c84 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c6e:	6879      	ldr	r1, [r7, #4]
 8000c70:	2301      	movs	r3, #1
 8000c72:	425b      	negs	r3, r3
 8000c74:	2200      	movs	r2, #0
 8000c76:	0018      	movs	r0, r3
 8000c78:	f000 f908 	bl	8000e8c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb8 <HAL_InitTick+0x90>)
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	601a      	str	r2, [r3, #0]
 8000c82:	e00d      	b.n	8000ca0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000c84:	230f      	movs	r3, #15
 8000c86:	18fb      	adds	r3, r7, r3
 8000c88:	2201      	movs	r2, #1
 8000c8a:	701a      	strb	r2, [r3, #0]
 8000c8c:	e008      	b.n	8000ca0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c8e:	230f      	movs	r3, #15
 8000c90:	18fb      	adds	r3, r7, r3
 8000c92:	2201      	movs	r2, #1
 8000c94:	701a      	strb	r2, [r3, #0]
 8000c96:	e003      	b.n	8000ca0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c98:	230f      	movs	r3, #15
 8000c9a:	18fb      	adds	r3, r7, r3
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000ca0:	230f      	movs	r3, #15
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	781b      	ldrb	r3, [r3, #0]
}
 8000ca6:	0018      	movs	r0, r3
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	b005      	add	sp, #20
 8000cac:	bd90      	pop	{r4, r7, pc}
 8000cae:	46c0      	nop			@ (mov r8, r8)
 8000cb0:	20000008 	.word	0x20000008
 8000cb4:	20000000 	.word	0x20000000
 8000cb8:	20000004 	.word	0x20000004

08000cbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cc0:	4b05      	ldr	r3, [pc, #20]	@ (8000cd8 <HAL_IncTick+0x1c>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	001a      	movs	r2, r3
 8000cc6:	4b05      	ldr	r3, [pc, #20]	@ (8000cdc <HAL_IncTick+0x20>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	18d2      	adds	r2, r2, r3
 8000ccc:	4b03      	ldr	r3, [pc, #12]	@ (8000cdc <HAL_IncTick+0x20>)
 8000cce:	601a      	str	r2, [r3, #0]
}
 8000cd0:	46c0      	nop			@ (mov r8, r8)
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	46c0      	nop			@ (mov r8, r8)
 8000cd8:	20000008 	.word	0x20000008
 8000cdc:	20000210 	.word	0x20000210

08000ce0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ce4:	4b02      	ldr	r3, [pc, #8]	@ (8000cf0 <HAL_GetTick+0x10>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
}
 8000ce8:	0018      	movs	r0, r3
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	46c0      	nop			@ (mov r8, r8)
 8000cf0:	20000210 	.word	0x20000210

08000cf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cfc:	f7ff fff0 	bl	8000ce0 <HAL_GetTick>
 8000d00:	0003      	movs	r3, r0
 8000d02:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	d005      	beq.n	8000d1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d38 <HAL_Delay+0x44>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	001a      	movs	r2, r3
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	189b      	adds	r3, r3, r2
 8000d18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d1a:	46c0      	nop			@ (mov r8, r8)
 8000d1c:	f7ff ffe0 	bl	8000ce0 <HAL_GetTick>
 8000d20:	0002      	movs	r2, r0
 8000d22:	68bb      	ldr	r3, [r7, #8]
 8000d24:	1ad3      	subs	r3, r2, r3
 8000d26:	68fa      	ldr	r2, [r7, #12]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d8f7      	bhi.n	8000d1c <HAL_Delay+0x28>
  {
  }
}
 8000d2c:	46c0      	nop			@ (mov r8, r8)
 8000d2e:	46c0      	nop			@ (mov r8, r8)
 8000d30:	46bd      	mov	sp, r7
 8000d32:	b004      	add	sp, #16
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	46c0      	nop			@ (mov r8, r8)
 8000d38:	20000008 	.word	0x20000008

08000d3c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000d44:	4b06      	ldr	r3, [pc, #24]	@ (8000d60 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a06      	ldr	r2, [pc, #24]	@ (8000d64 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	0019      	movs	r1, r3
 8000d4e:	4b04      	ldr	r3, [pc, #16]	@ (8000d60 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	430a      	orrs	r2, r1
 8000d54:	601a      	str	r2, [r3, #0]
}
 8000d56:	46c0      	nop			@ (mov r8, r8)
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	b002      	add	sp, #8
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	46c0      	nop			@ (mov r8, r8)
 8000d60:	40010000 	.word	0x40010000
 8000d64:	fffff9ff 	.word	0xfffff9ff

08000d68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d68:	b590      	push	{r4, r7, lr}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	0002      	movs	r2, r0
 8000d70:	6039      	str	r1, [r7, #0]
 8000d72:	1dfb      	adds	r3, r7, #7
 8000d74:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d76:	1dfb      	adds	r3, r7, #7
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d7c:	d828      	bhi.n	8000dd0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d7e:	4a2f      	ldr	r2, [pc, #188]	@ (8000e3c <__NVIC_SetPriority+0xd4>)
 8000d80:	1dfb      	adds	r3, r7, #7
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	b25b      	sxtb	r3, r3
 8000d86:	089b      	lsrs	r3, r3, #2
 8000d88:	33c0      	adds	r3, #192	@ 0xc0
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	589b      	ldr	r3, [r3, r2]
 8000d8e:	1dfa      	adds	r2, r7, #7
 8000d90:	7812      	ldrb	r2, [r2, #0]
 8000d92:	0011      	movs	r1, r2
 8000d94:	2203      	movs	r2, #3
 8000d96:	400a      	ands	r2, r1
 8000d98:	00d2      	lsls	r2, r2, #3
 8000d9a:	21ff      	movs	r1, #255	@ 0xff
 8000d9c:	4091      	lsls	r1, r2
 8000d9e:	000a      	movs	r2, r1
 8000da0:	43d2      	mvns	r2, r2
 8000da2:	401a      	ands	r2, r3
 8000da4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	019b      	lsls	r3, r3, #6
 8000daa:	22ff      	movs	r2, #255	@ 0xff
 8000dac:	401a      	ands	r2, r3
 8000dae:	1dfb      	adds	r3, r7, #7
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	0018      	movs	r0, r3
 8000db4:	2303      	movs	r3, #3
 8000db6:	4003      	ands	r3, r0
 8000db8:	00db      	lsls	r3, r3, #3
 8000dba:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dbc:	481f      	ldr	r0, [pc, #124]	@ (8000e3c <__NVIC_SetPriority+0xd4>)
 8000dbe:	1dfb      	adds	r3, r7, #7
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	b25b      	sxtb	r3, r3
 8000dc4:	089b      	lsrs	r3, r3, #2
 8000dc6:	430a      	orrs	r2, r1
 8000dc8:	33c0      	adds	r3, #192	@ 0xc0
 8000dca:	009b      	lsls	r3, r3, #2
 8000dcc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000dce:	e031      	b.n	8000e34 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dd0:	4a1b      	ldr	r2, [pc, #108]	@ (8000e40 <__NVIC_SetPriority+0xd8>)
 8000dd2:	1dfb      	adds	r3, r7, #7
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	0019      	movs	r1, r3
 8000dd8:	230f      	movs	r3, #15
 8000dda:	400b      	ands	r3, r1
 8000ddc:	3b08      	subs	r3, #8
 8000dde:	089b      	lsrs	r3, r3, #2
 8000de0:	3306      	adds	r3, #6
 8000de2:	009b      	lsls	r3, r3, #2
 8000de4:	18d3      	adds	r3, r2, r3
 8000de6:	3304      	adds	r3, #4
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	1dfa      	adds	r2, r7, #7
 8000dec:	7812      	ldrb	r2, [r2, #0]
 8000dee:	0011      	movs	r1, r2
 8000df0:	2203      	movs	r2, #3
 8000df2:	400a      	ands	r2, r1
 8000df4:	00d2      	lsls	r2, r2, #3
 8000df6:	21ff      	movs	r1, #255	@ 0xff
 8000df8:	4091      	lsls	r1, r2
 8000dfa:	000a      	movs	r2, r1
 8000dfc:	43d2      	mvns	r2, r2
 8000dfe:	401a      	ands	r2, r3
 8000e00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	019b      	lsls	r3, r3, #6
 8000e06:	22ff      	movs	r2, #255	@ 0xff
 8000e08:	401a      	ands	r2, r3
 8000e0a:	1dfb      	adds	r3, r7, #7
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	0018      	movs	r0, r3
 8000e10:	2303      	movs	r3, #3
 8000e12:	4003      	ands	r3, r0
 8000e14:	00db      	lsls	r3, r3, #3
 8000e16:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e18:	4809      	ldr	r0, [pc, #36]	@ (8000e40 <__NVIC_SetPriority+0xd8>)
 8000e1a:	1dfb      	adds	r3, r7, #7
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	001c      	movs	r4, r3
 8000e20:	230f      	movs	r3, #15
 8000e22:	4023      	ands	r3, r4
 8000e24:	3b08      	subs	r3, #8
 8000e26:	089b      	lsrs	r3, r3, #2
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	3306      	adds	r3, #6
 8000e2c:	009b      	lsls	r3, r3, #2
 8000e2e:	18c3      	adds	r3, r0, r3
 8000e30:	3304      	adds	r3, #4
 8000e32:	601a      	str	r2, [r3, #0]
}
 8000e34:	46c0      	nop			@ (mov r8, r8)
 8000e36:	46bd      	mov	sp, r7
 8000e38:	b003      	add	sp, #12
 8000e3a:	bd90      	pop	{r4, r7, pc}
 8000e3c:	e000e100 	.word	0xe000e100
 8000e40:	e000ed00 	.word	0xe000ed00

08000e44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	1e5a      	subs	r2, r3, #1
 8000e50:	2380      	movs	r3, #128	@ 0x80
 8000e52:	045b      	lsls	r3, r3, #17
 8000e54:	429a      	cmp	r2, r3
 8000e56:	d301      	bcc.n	8000e5c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e58:	2301      	movs	r3, #1
 8000e5a:	e010      	b.n	8000e7e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <SysTick_Config+0x44>)
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	3a01      	subs	r2, #1
 8000e62:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e64:	2301      	movs	r3, #1
 8000e66:	425b      	negs	r3, r3
 8000e68:	2103      	movs	r1, #3
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	f7ff ff7c 	bl	8000d68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e70:	4b05      	ldr	r3, [pc, #20]	@ (8000e88 <SysTick_Config+0x44>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e76:	4b04      	ldr	r3, [pc, #16]	@ (8000e88 <SysTick_Config+0x44>)
 8000e78:	2207      	movs	r2, #7
 8000e7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e7c:	2300      	movs	r3, #0
}
 8000e7e:	0018      	movs	r0, r3
 8000e80:	46bd      	mov	sp, r7
 8000e82:	b002      	add	sp, #8
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	46c0      	nop			@ (mov r8, r8)
 8000e88:	e000e010 	.word	0xe000e010

08000e8c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	60b9      	str	r1, [r7, #8]
 8000e94:	607a      	str	r2, [r7, #4]
 8000e96:	210f      	movs	r1, #15
 8000e98:	187b      	adds	r3, r7, r1
 8000e9a:	1c02      	adds	r2, r0, #0
 8000e9c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000e9e:	68ba      	ldr	r2, [r7, #8]
 8000ea0:	187b      	adds	r3, r7, r1
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	b25b      	sxtb	r3, r3
 8000ea6:	0011      	movs	r1, r2
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f7ff ff5d 	bl	8000d68 <__NVIC_SetPriority>
}
 8000eae:	46c0      	nop			@ (mov r8, r8)
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	b004      	add	sp, #16
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b082      	sub	sp, #8
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	f7ff ffbf 	bl	8000e44 <SysTick_Config>
 8000ec6:	0003      	movs	r3, r0
}
 8000ec8:	0018      	movs	r0, r3
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	b002      	add	sp, #8
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ede:	e147      	b.n	8001170 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	2101      	movs	r1, #1
 8000ee6:	697a      	ldr	r2, [r7, #20]
 8000ee8:	4091      	lsls	r1, r2
 8000eea:	000a      	movs	r2, r1
 8000eec:	4013      	ands	r3, r2
 8000eee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d100      	bne.n	8000ef8 <HAL_GPIO_Init+0x28>
 8000ef6:	e138      	b.n	800116a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	2203      	movs	r2, #3
 8000efe:	4013      	ands	r3, r2
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d005      	beq.n	8000f10 <HAL_GPIO_Init+0x40>
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	2203      	movs	r2, #3
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d130      	bne.n	8000f72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	689b      	ldr	r3, [r3, #8]
 8000f14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	2203      	movs	r2, #3
 8000f1c:	409a      	lsls	r2, r3
 8000f1e:	0013      	movs	r3, r2
 8000f20:	43da      	mvns	r2, r3
 8000f22:	693b      	ldr	r3, [r7, #16]
 8000f24:	4013      	ands	r3, r2
 8000f26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	68da      	ldr	r2, [r3, #12]
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	409a      	lsls	r2, r3
 8000f32:	0013      	movs	r3, r2
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f46:	2201      	movs	r2, #1
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	409a      	lsls	r2, r3
 8000f4c:	0013      	movs	r3, r2
 8000f4e:	43da      	mvns	r2, r3
 8000f50:	693b      	ldr	r3, [r7, #16]
 8000f52:	4013      	ands	r3, r2
 8000f54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	091b      	lsrs	r3, r3, #4
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	401a      	ands	r2, r3
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	409a      	lsls	r2, r3
 8000f64:	0013      	movs	r3, r2
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	2203      	movs	r2, #3
 8000f78:	4013      	ands	r3, r2
 8000f7a:	2b03      	cmp	r3, #3
 8000f7c:	d017      	beq.n	8000fae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	68db      	ldr	r3, [r3, #12]
 8000f82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	2203      	movs	r2, #3
 8000f8a:	409a      	lsls	r2, r3
 8000f8c:	0013      	movs	r3, r2
 8000f8e:	43da      	mvns	r2, r3
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	4013      	ands	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	689a      	ldr	r2, [r3, #8]
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	409a      	lsls	r2, r3
 8000fa0:	0013      	movs	r3, r2
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	693a      	ldr	r2, [r7, #16]
 8000fac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	2203      	movs	r2, #3
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d123      	bne.n	8001002 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	08da      	lsrs	r2, r3, #3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	3208      	adds	r2, #8
 8000fc2:	0092      	lsls	r2, r2, #2
 8000fc4:	58d3      	ldr	r3, [r2, r3]
 8000fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	2207      	movs	r2, #7
 8000fcc:	4013      	ands	r3, r2
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	220f      	movs	r2, #15
 8000fd2:	409a      	lsls	r2, r3
 8000fd4:	0013      	movs	r3, r2
 8000fd6:	43da      	mvns	r2, r3
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	4013      	ands	r3, r2
 8000fdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	691a      	ldr	r2, [r3, #16]
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	2107      	movs	r1, #7
 8000fe6:	400b      	ands	r3, r1
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	409a      	lsls	r2, r3
 8000fec:	0013      	movs	r3, r2
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	08da      	lsrs	r2, r3, #3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	3208      	adds	r2, #8
 8000ffc:	0092      	lsls	r2, r2, #2
 8000ffe:	6939      	ldr	r1, [r7, #16]
 8001000:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	2203      	movs	r2, #3
 800100e:	409a      	lsls	r2, r3
 8001010:	0013      	movs	r3, r2
 8001012:	43da      	mvns	r2, r3
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	4013      	ands	r3, r2
 8001018:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	2203      	movs	r2, #3
 8001020:	401a      	ands	r2, r3
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	409a      	lsls	r2, r3
 8001028:	0013      	movs	r3, r2
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	4313      	orrs	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685a      	ldr	r2, [r3, #4]
 800103a:	23c0      	movs	r3, #192	@ 0xc0
 800103c:	029b      	lsls	r3, r3, #10
 800103e:	4013      	ands	r3, r2
 8001040:	d100      	bne.n	8001044 <HAL_GPIO_Init+0x174>
 8001042:	e092      	b.n	800116a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001044:	4a50      	ldr	r2, [pc, #320]	@ (8001188 <HAL_GPIO_Init+0x2b8>)
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	089b      	lsrs	r3, r3, #2
 800104a:	3318      	adds	r3, #24
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	589b      	ldr	r3, [r3, r2]
 8001050:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	2203      	movs	r2, #3
 8001056:	4013      	ands	r3, r2
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	220f      	movs	r2, #15
 800105c:	409a      	lsls	r2, r3
 800105e:	0013      	movs	r3, r2
 8001060:	43da      	mvns	r2, r3
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	23a0      	movs	r3, #160	@ 0xa0
 800106c:	05db      	lsls	r3, r3, #23
 800106e:	429a      	cmp	r2, r3
 8001070:	d013      	beq.n	800109a <HAL_GPIO_Init+0x1ca>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a45      	ldr	r2, [pc, #276]	@ (800118c <HAL_GPIO_Init+0x2bc>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d00d      	beq.n	8001096 <HAL_GPIO_Init+0x1c6>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a44      	ldr	r2, [pc, #272]	@ (8001190 <HAL_GPIO_Init+0x2c0>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d007      	beq.n	8001092 <HAL_GPIO_Init+0x1c2>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a43      	ldr	r2, [pc, #268]	@ (8001194 <HAL_GPIO_Init+0x2c4>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d101      	bne.n	800108e <HAL_GPIO_Init+0x1be>
 800108a:	2303      	movs	r3, #3
 800108c:	e006      	b.n	800109c <HAL_GPIO_Init+0x1cc>
 800108e:	2305      	movs	r3, #5
 8001090:	e004      	b.n	800109c <HAL_GPIO_Init+0x1cc>
 8001092:	2302      	movs	r3, #2
 8001094:	e002      	b.n	800109c <HAL_GPIO_Init+0x1cc>
 8001096:	2301      	movs	r3, #1
 8001098:	e000      	b.n	800109c <HAL_GPIO_Init+0x1cc>
 800109a:	2300      	movs	r3, #0
 800109c:	697a      	ldr	r2, [r7, #20]
 800109e:	2103      	movs	r1, #3
 80010a0:	400a      	ands	r2, r1
 80010a2:	00d2      	lsls	r2, r2, #3
 80010a4:	4093      	lsls	r3, r2
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80010ac:	4936      	ldr	r1, [pc, #216]	@ (8001188 <HAL_GPIO_Init+0x2b8>)
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	089b      	lsrs	r3, r3, #2
 80010b2:	3318      	adds	r3, #24
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010ba:	4b33      	ldr	r3, [pc, #204]	@ (8001188 <HAL_GPIO_Init+0x2b8>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	43da      	mvns	r2, r3
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	4013      	ands	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685a      	ldr	r2, [r3, #4]
 80010ce:	2380      	movs	r3, #128	@ 0x80
 80010d0:	035b      	lsls	r3, r3, #13
 80010d2:	4013      	ands	r3, r2
 80010d4:	d003      	beq.n	80010de <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80010d6:	693a      	ldr	r2, [r7, #16]
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	4313      	orrs	r3, r2
 80010dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010de:	4b2a      	ldr	r3, [pc, #168]	@ (8001188 <HAL_GPIO_Init+0x2b8>)
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80010e4:	4b28      	ldr	r3, [pc, #160]	@ (8001188 <HAL_GPIO_Init+0x2b8>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	43da      	mvns	r2, r3
 80010ee:	693b      	ldr	r3, [r7, #16]
 80010f0:	4013      	ands	r3, r2
 80010f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685a      	ldr	r2, [r3, #4]
 80010f8:	2380      	movs	r3, #128	@ 0x80
 80010fa:	039b      	lsls	r3, r3, #14
 80010fc:	4013      	ands	r3, r2
 80010fe:	d003      	beq.n	8001108 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001100:	693a      	ldr	r2, [r7, #16]
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	4313      	orrs	r3, r2
 8001106:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001108:	4b1f      	ldr	r3, [pc, #124]	@ (8001188 <HAL_GPIO_Init+0x2b8>)
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800110e:	4a1e      	ldr	r2, [pc, #120]	@ (8001188 <HAL_GPIO_Init+0x2b8>)
 8001110:	2384      	movs	r3, #132	@ 0x84
 8001112:	58d3      	ldr	r3, [r2, r3]
 8001114:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	43da      	mvns	r2, r3
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	4013      	ands	r3, r2
 800111e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685a      	ldr	r2, [r3, #4]
 8001124:	2380      	movs	r3, #128	@ 0x80
 8001126:	029b      	lsls	r3, r3, #10
 8001128:	4013      	ands	r3, r2
 800112a:	d003      	beq.n	8001134 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	4313      	orrs	r3, r2
 8001132:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001134:	4914      	ldr	r1, [pc, #80]	@ (8001188 <HAL_GPIO_Init+0x2b8>)
 8001136:	2284      	movs	r2, #132	@ 0x84
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800113c:	4a12      	ldr	r2, [pc, #72]	@ (8001188 <HAL_GPIO_Init+0x2b8>)
 800113e:	2380      	movs	r3, #128	@ 0x80
 8001140:	58d3      	ldr	r3, [r2, r3]
 8001142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	43da      	mvns	r2, r3
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	4013      	ands	r3, r2
 800114c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685a      	ldr	r2, [r3, #4]
 8001152:	2380      	movs	r3, #128	@ 0x80
 8001154:	025b      	lsls	r3, r3, #9
 8001156:	4013      	ands	r3, r2
 8001158:	d003      	beq.n	8001162 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800115a:	693a      	ldr	r2, [r7, #16]
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	4313      	orrs	r3, r2
 8001160:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001162:	4909      	ldr	r1, [pc, #36]	@ (8001188 <HAL_GPIO_Init+0x2b8>)
 8001164:	2280      	movs	r2, #128	@ 0x80
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	3301      	adds	r3, #1
 800116e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	40da      	lsrs	r2, r3
 8001178:	1e13      	subs	r3, r2, #0
 800117a:	d000      	beq.n	800117e <HAL_GPIO_Init+0x2ae>
 800117c:	e6b0      	b.n	8000ee0 <HAL_GPIO_Init+0x10>
  }
}
 800117e:	46c0      	nop			@ (mov r8, r8)
 8001180:	46c0      	nop			@ (mov r8, r8)
 8001182:	46bd      	mov	sp, r7
 8001184:	b006      	add	sp, #24
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40021800 	.word	0x40021800
 800118c:	50000400 	.word	0x50000400
 8001190:	50000800 	.word	0x50000800
 8001194:	50000c00 	.word	0x50000c00

08001198 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	0008      	movs	r0, r1
 80011a2:	0011      	movs	r1, r2
 80011a4:	1cbb      	adds	r3, r7, #2
 80011a6:	1c02      	adds	r2, r0, #0
 80011a8:	801a      	strh	r2, [r3, #0]
 80011aa:	1c7b      	adds	r3, r7, #1
 80011ac:	1c0a      	adds	r2, r1, #0
 80011ae:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011b0:	1c7b      	adds	r3, r7, #1
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d004      	beq.n	80011c2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011b8:	1cbb      	adds	r3, r7, #2
 80011ba:	881a      	ldrh	r2, [r3, #0]
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80011c0:	e003      	b.n	80011ca <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80011c2:	1cbb      	adds	r3, r7, #2
 80011c4:	881a      	ldrh	r2, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80011ca:	46c0      	nop			@ (mov r8, r8)
 80011cc:	46bd      	mov	sp, r7
 80011ce:	b002      	add	sp, #8
 80011d0:	bd80      	pop	{r7, pc}
	...

080011d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80011dc:	4b19      	ldr	r3, [pc, #100]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a19      	ldr	r2, [pc, #100]	@ (8001248 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80011e2:	4013      	ands	r3, r2
 80011e4:	0019      	movs	r1, r3
 80011e6:	4b17      	ldr	r3, [pc, #92]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	430a      	orrs	r2, r1
 80011ec:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	2380      	movs	r3, #128	@ 0x80
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d11f      	bne.n	8001238 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80011f8:	4b14      	ldr	r3, [pc, #80]	@ (800124c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	0013      	movs	r3, r2
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	189b      	adds	r3, r3, r2
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	4912      	ldr	r1, [pc, #72]	@ (8001250 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001206:	0018      	movs	r0, r3
 8001208:	f7fe ff84 	bl	8000114 <__udivsi3>
 800120c:	0003      	movs	r3, r0
 800120e:	3301      	adds	r3, #1
 8001210:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001212:	e008      	b.n	8001226 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d003      	beq.n	8001222 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	3b01      	subs	r3, #1
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	e001      	b.n	8001226 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e009      	b.n	800123a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001226:	4b07      	ldr	r3, [pc, #28]	@ (8001244 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001228:	695a      	ldr	r2, [r3, #20]
 800122a:	2380      	movs	r3, #128	@ 0x80
 800122c:	00db      	lsls	r3, r3, #3
 800122e:	401a      	ands	r2, r3
 8001230:	2380      	movs	r3, #128	@ 0x80
 8001232:	00db      	lsls	r3, r3, #3
 8001234:	429a      	cmp	r2, r3
 8001236:	d0ed      	beq.n	8001214 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001238:	2300      	movs	r3, #0
}
 800123a:	0018      	movs	r0, r3
 800123c:	46bd      	mov	sp, r7
 800123e:	b004      	add	sp, #16
 8001240:	bd80      	pop	{r7, pc}
 8001242:	46c0      	nop			@ (mov r8, r8)
 8001244:	40007000 	.word	0x40007000
 8001248:	fffff9ff 	.word	0xfffff9ff
 800124c:	20000000 	.word	0x20000000
 8001250:	000f4240 	.word	0x000f4240

08001254 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001258:	4b03      	ldr	r3, [pc, #12]	@ (8001268 <LL_RCC_GetAPB1Prescaler+0x14>)
 800125a:	689a      	ldr	r2, [r3, #8]
 800125c:	23e0      	movs	r3, #224	@ 0xe0
 800125e:	01db      	lsls	r3, r3, #7
 8001260:	4013      	ands	r3, r2
}
 8001262:	0018      	movs	r0, r3
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40021000 	.word	0x40021000

0800126c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b088      	sub	sp, #32
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d101      	bne.n	800127e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e2f3      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2201      	movs	r2, #1
 8001284:	4013      	ands	r3, r2
 8001286:	d100      	bne.n	800128a <HAL_RCC_OscConfig+0x1e>
 8001288:	e07c      	b.n	8001384 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800128a:	4bc3      	ldr	r3, [pc, #780]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	2238      	movs	r2, #56	@ 0x38
 8001290:	4013      	ands	r3, r2
 8001292:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001294:	4bc0      	ldr	r3, [pc, #768]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	2203      	movs	r2, #3
 800129a:	4013      	ands	r3, r2
 800129c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	2b10      	cmp	r3, #16
 80012a2:	d102      	bne.n	80012aa <HAL_RCC_OscConfig+0x3e>
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	2b03      	cmp	r3, #3
 80012a8:	d002      	beq.n	80012b0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80012aa:	69bb      	ldr	r3, [r7, #24]
 80012ac:	2b08      	cmp	r3, #8
 80012ae:	d10b      	bne.n	80012c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012b0:	4bb9      	ldr	r3, [pc, #740]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	2380      	movs	r3, #128	@ 0x80
 80012b6:	029b      	lsls	r3, r3, #10
 80012b8:	4013      	ands	r3, r2
 80012ba:	d062      	beq.n	8001382 <HAL_RCC_OscConfig+0x116>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d15e      	bne.n	8001382 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e2ce      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	685a      	ldr	r2, [r3, #4]
 80012cc:	2380      	movs	r3, #128	@ 0x80
 80012ce:	025b      	lsls	r3, r3, #9
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d107      	bne.n	80012e4 <HAL_RCC_OscConfig+0x78>
 80012d4:	4bb0      	ldr	r3, [pc, #704]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	4baf      	ldr	r3, [pc, #700]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80012da:	2180      	movs	r1, #128	@ 0x80
 80012dc:	0249      	lsls	r1, r1, #9
 80012de:	430a      	orrs	r2, r1
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	e020      	b.n	8001326 <HAL_RCC_OscConfig+0xba>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	685a      	ldr	r2, [r3, #4]
 80012e8:	23a0      	movs	r3, #160	@ 0xa0
 80012ea:	02db      	lsls	r3, r3, #11
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d10e      	bne.n	800130e <HAL_RCC_OscConfig+0xa2>
 80012f0:	4ba9      	ldr	r3, [pc, #676]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	4ba8      	ldr	r3, [pc, #672]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80012f6:	2180      	movs	r1, #128	@ 0x80
 80012f8:	02c9      	lsls	r1, r1, #11
 80012fa:	430a      	orrs	r2, r1
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	4ba6      	ldr	r3, [pc, #664]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	4ba5      	ldr	r3, [pc, #660]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001304:	2180      	movs	r1, #128	@ 0x80
 8001306:	0249      	lsls	r1, r1, #9
 8001308:	430a      	orrs	r2, r1
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	e00b      	b.n	8001326 <HAL_RCC_OscConfig+0xba>
 800130e:	4ba2      	ldr	r3, [pc, #648]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	4ba1      	ldr	r3, [pc, #644]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001314:	49a1      	ldr	r1, [pc, #644]	@ (800159c <HAL_RCC_OscConfig+0x330>)
 8001316:	400a      	ands	r2, r1
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	4b9f      	ldr	r3, [pc, #636]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	4b9e      	ldr	r3, [pc, #632]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001320:	499f      	ldr	r1, [pc, #636]	@ (80015a0 <HAL_RCC_OscConfig+0x334>)
 8001322:	400a      	ands	r2, r1
 8001324:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d014      	beq.n	8001358 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800132e:	f7ff fcd7 	bl	8000ce0 <HAL_GetTick>
 8001332:	0003      	movs	r3, r0
 8001334:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001336:	e008      	b.n	800134a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001338:	f7ff fcd2 	bl	8000ce0 <HAL_GetTick>
 800133c:	0002      	movs	r2, r0
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	2b64      	cmp	r3, #100	@ 0x64
 8001344:	d901      	bls.n	800134a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001346:	2303      	movs	r3, #3
 8001348:	e28d      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800134a:	4b93      	ldr	r3, [pc, #588]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	2380      	movs	r3, #128	@ 0x80
 8001350:	029b      	lsls	r3, r3, #10
 8001352:	4013      	ands	r3, r2
 8001354:	d0f0      	beq.n	8001338 <HAL_RCC_OscConfig+0xcc>
 8001356:	e015      	b.n	8001384 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001358:	f7ff fcc2 	bl	8000ce0 <HAL_GetTick>
 800135c:	0003      	movs	r3, r0
 800135e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001360:	e008      	b.n	8001374 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001362:	f7ff fcbd 	bl	8000ce0 <HAL_GetTick>
 8001366:	0002      	movs	r2, r0
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	2b64      	cmp	r3, #100	@ 0x64
 800136e:	d901      	bls.n	8001374 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001370:	2303      	movs	r3, #3
 8001372:	e278      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001374:	4b88      	ldr	r3, [pc, #544]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	2380      	movs	r3, #128	@ 0x80
 800137a:	029b      	lsls	r3, r3, #10
 800137c:	4013      	ands	r3, r2
 800137e:	d1f0      	bne.n	8001362 <HAL_RCC_OscConfig+0xf6>
 8001380:	e000      	b.n	8001384 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001382:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2202      	movs	r2, #2
 800138a:	4013      	ands	r3, r2
 800138c:	d100      	bne.n	8001390 <HAL_RCC_OscConfig+0x124>
 800138e:	e099      	b.n	80014c4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001390:	4b81      	ldr	r3, [pc, #516]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	2238      	movs	r2, #56	@ 0x38
 8001396:	4013      	ands	r3, r2
 8001398:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800139a:	4b7f      	ldr	r3, [pc, #508]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 800139c:	68db      	ldr	r3, [r3, #12]
 800139e:	2203      	movs	r2, #3
 80013a0:	4013      	ands	r3, r2
 80013a2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	2b10      	cmp	r3, #16
 80013a8:	d102      	bne.n	80013b0 <HAL_RCC_OscConfig+0x144>
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d002      	beq.n	80013b6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80013b0:	69bb      	ldr	r3, [r7, #24]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d135      	bne.n	8001422 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013b6:	4b78      	ldr	r3, [pc, #480]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	2380      	movs	r3, #128	@ 0x80
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	4013      	ands	r3, r2
 80013c0:	d005      	beq.n	80013ce <HAL_RCC_OscConfig+0x162>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d101      	bne.n	80013ce <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e24b      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ce:	4b72      	ldr	r3, [pc, #456]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	4a74      	ldr	r2, [pc, #464]	@ (80015a4 <HAL_RCC_OscConfig+0x338>)
 80013d4:	4013      	ands	r3, r2
 80013d6:	0019      	movs	r1, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	695b      	ldr	r3, [r3, #20]
 80013dc:	021a      	lsls	r2, r3, #8
 80013de:	4b6e      	ldr	r3, [pc, #440]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80013e0:	430a      	orrs	r2, r1
 80013e2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d112      	bne.n	8001410 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80013ea:	4b6b      	ldr	r3, [pc, #428]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a6e      	ldr	r2, [pc, #440]	@ (80015a8 <HAL_RCC_OscConfig+0x33c>)
 80013f0:	4013      	ands	r3, r2
 80013f2:	0019      	movs	r1, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	691a      	ldr	r2, [r3, #16]
 80013f8:	4b67      	ldr	r3, [pc, #412]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80013fa:	430a      	orrs	r2, r1
 80013fc:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80013fe:	4b66      	ldr	r3, [pc, #408]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	0adb      	lsrs	r3, r3, #11
 8001404:	2207      	movs	r2, #7
 8001406:	4013      	ands	r3, r2
 8001408:	4a68      	ldr	r2, [pc, #416]	@ (80015ac <HAL_RCC_OscConfig+0x340>)
 800140a:	40da      	lsrs	r2, r3
 800140c:	4b68      	ldr	r3, [pc, #416]	@ (80015b0 <HAL_RCC_OscConfig+0x344>)
 800140e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001410:	4b68      	ldr	r3, [pc, #416]	@ (80015b4 <HAL_RCC_OscConfig+0x348>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	0018      	movs	r0, r3
 8001416:	f7ff fc07 	bl	8000c28 <HAL_InitTick>
 800141a:	1e03      	subs	r3, r0, #0
 800141c:	d051      	beq.n	80014c2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
 8001420:	e221      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	68db      	ldr	r3, [r3, #12]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d030      	beq.n	800148c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800142a:	4b5b      	ldr	r3, [pc, #364]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a5e      	ldr	r2, [pc, #376]	@ (80015a8 <HAL_RCC_OscConfig+0x33c>)
 8001430:	4013      	ands	r3, r2
 8001432:	0019      	movs	r1, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	691a      	ldr	r2, [r3, #16]
 8001438:	4b57      	ldr	r3, [pc, #348]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 800143a:	430a      	orrs	r2, r1
 800143c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800143e:	4b56      	ldr	r3, [pc, #344]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	4b55      	ldr	r3, [pc, #340]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001444:	2180      	movs	r1, #128	@ 0x80
 8001446:	0049      	lsls	r1, r1, #1
 8001448:	430a      	orrs	r2, r1
 800144a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800144c:	f7ff fc48 	bl	8000ce0 <HAL_GetTick>
 8001450:	0003      	movs	r3, r0
 8001452:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001454:	e008      	b.n	8001468 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001456:	f7ff fc43 	bl	8000ce0 <HAL_GetTick>
 800145a:	0002      	movs	r2, r0
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	2b02      	cmp	r3, #2
 8001462:	d901      	bls.n	8001468 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001464:	2303      	movs	r3, #3
 8001466:	e1fe      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001468:	4b4b      	ldr	r3, [pc, #300]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	2380      	movs	r3, #128	@ 0x80
 800146e:	00db      	lsls	r3, r3, #3
 8001470:	4013      	ands	r3, r2
 8001472:	d0f0      	beq.n	8001456 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001474:	4b48      	ldr	r3, [pc, #288]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	4a4a      	ldr	r2, [pc, #296]	@ (80015a4 <HAL_RCC_OscConfig+0x338>)
 800147a:	4013      	ands	r3, r2
 800147c:	0019      	movs	r1, r3
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	695b      	ldr	r3, [r3, #20]
 8001482:	021a      	lsls	r2, r3, #8
 8001484:	4b44      	ldr	r3, [pc, #272]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001486:	430a      	orrs	r2, r1
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	e01b      	b.n	80014c4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800148c:	4b42      	ldr	r3, [pc, #264]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	4b41      	ldr	r3, [pc, #260]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001492:	4949      	ldr	r1, [pc, #292]	@ (80015b8 <HAL_RCC_OscConfig+0x34c>)
 8001494:	400a      	ands	r2, r1
 8001496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001498:	f7ff fc22 	bl	8000ce0 <HAL_GetTick>
 800149c:	0003      	movs	r3, r0
 800149e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014a0:	e008      	b.n	80014b4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014a2:	f7ff fc1d 	bl	8000ce0 <HAL_GetTick>
 80014a6:	0002      	movs	r2, r0
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	2b02      	cmp	r3, #2
 80014ae:	d901      	bls.n	80014b4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80014b0:	2303      	movs	r3, #3
 80014b2:	e1d8      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014b4:	4b38      	ldr	r3, [pc, #224]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	2380      	movs	r3, #128	@ 0x80
 80014ba:	00db      	lsls	r3, r3, #3
 80014bc:	4013      	ands	r3, r2
 80014be:	d1f0      	bne.n	80014a2 <HAL_RCC_OscConfig+0x236>
 80014c0:	e000      	b.n	80014c4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014c2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2208      	movs	r2, #8
 80014ca:	4013      	ands	r3, r2
 80014cc:	d047      	beq.n	800155e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80014ce:	4b32      	ldr	r3, [pc, #200]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	2238      	movs	r2, #56	@ 0x38
 80014d4:	4013      	ands	r3, r2
 80014d6:	2b18      	cmp	r3, #24
 80014d8:	d10a      	bne.n	80014f0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80014da:	4b2f      	ldr	r3, [pc, #188]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80014dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014de:	2202      	movs	r2, #2
 80014e0:	4013      	ands	r3, r2
 80014e2:	d03c      	beq.n	800155e <HAL_RCC_OscConfig+0x2f2>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	699b      	ldr	r3, [r3, #24]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d138      	bne.n	800155e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	e1ba      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	699b      	ldr	r3, [r3, #24]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d019      	beq.n	800152c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80014f8:	4b27      	ldr	r3, [pc, #156]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80014fa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80014fc:	4b26      	ldr	r3, [pc, #152]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 80014fe:	2101      	movs	r1, #1
 8001500:	430a      	orrs	r2, r1
 8001502:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001504:	f7ff fbec 	bl	8000ce0 <HAL_GetTick>
 8001508:	0003      	movs	r3, r0
 800150a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800150c:	e008      	b.n	8001520 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800150e:	f7ff fbe7 	bl	8000ce0 <HAL_GetTick>
 8001512:	0002      	movs	r2, r0
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d901      	bls.n	8001520 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e1a2      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001520:	4b1d      	ldr	r3, [pc, #116]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001522:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001524:	2202      	movs	r2, #2
 8001526:	4013      	ands	r3, r2
 8001528:	d0f1      	beq.n	800150e <HAL_RCC_OscConfig+0x2a2>
 800152a:	e018      	b.n	800155e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800152c:	4b1a      	ldr	r3, [pc, #104]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 800152e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001530:	4b19      	ldr	r3, [pc, #100]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001532:	2101      	movs	r1, #1
 8001534:	438a      	bics	r2, r1
 8001536:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001538:	f7ff fbd2 	bl	8000ce0 <HAL_GetTick>
 800153c:	0003      	movs	r3, r0
 800153e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001540:	e008      	b.n	8001554 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001542:	f7ff fbcd 	bl	8000ce0 <HAL_GetTick>
 8001546:	0002      	movs	r2, r0
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	2b02      	cmp	r3, #2
 800154e:	d901      	bls.n	8001554 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001550:	2303      	movs	r3, #3
 8001552:	e188      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001554:	4b10      	ldr	r3, [pc, #64]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001556:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001558:	2202      	movs	r2, #2
 800155a:	4013      	ands	r3, r2
 800155c:	d1f1      	bne.n	8001542 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2204      	movs	r2, #4
 8001564:	4013      	ands	r3, r2
 8001566:	d100      	bne.n	800156a <HAL_RCC_OscConfig+0x2fe>
 8001568:	e0c6      	b.n	80016f8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800156a:	231f      	movs	r3, #31
 800156c:	18fb      	adds	r3, r7, r3
 800156e:	2200      	movs	r2, #0
 8001570:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001572:	4b09      	ldr	r3, [pc, #36]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	2238      	movs	r2, #56	@ 0x38
 8001578:	4013      	ands	r3, r2
 800157a:	2b20      	cmp	r3, #32
 800157c:	d11e      	bne.n	80015bc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800157e:	4b06      	ldr	r3, [pc, #24]	@ (8001598 <HAL_RCC_OscConfig+0x32c>)
 8001580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001582:	2202      	movs	r2, #2
 8001584:	4013      	ands	r3, r2
 8001586:	d100      	bne.n	800158a <HAL_RCC_OscConfig+0x31e>
 8001588:	e0b6      	b.n	80016f8 <HAL_RCC_OscConfig+0x48c>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d000      	beq.n	8001594 <HAL_RCC_OscConfig+0x328>
 8001592:	e0b1      	b.n	80016f8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e166      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
 8001598:	40021000 	.word	0x40021000
 800159c:	fffeffff 	.word	0xfffeffff
 80015a0:	fffbffff 	.word	0xfffbffff
 80015a4:	ffff80ff 	.word	0xffff80ff
 80015a8:	ffffc7ff 	.word	0xffffc7ff
 80015ac:	00f42400 	.word	0x00f42400
 80015b0:	20000000 	.word	0x20000000
 80015b4:	20000004 	.word	0x20000004
 80015b8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80015bc:	4bac      	ldr	r3, [pc, #688]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 80015be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015c0:	2380      	movs	r3, #128	@ 0x80
 80015c2:	055b      	lsls	r3, r3, #21
 80015c4:	4013      	ands	r3, r2
 80015c6:	d101      	bne.n	80015cc <HAL_RCC_OscConfig+0x360>
 80015c8:	2301      	movs	r3, #1
 80015ca:	e000      	b.n	80015ce <HAL_RCC_OscConfig+0x362>
 80015cc:	2300      	movs	r3, #0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d011      	beq.n	80015f6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80015d2:	4ba7      	ldr	r3, [pc, #668]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 80015d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015d6:	4ba6      	ldr	r3, [pc, #664]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 80015d8:	2180      	movs	r1, #128	@ 0x80
 80015da:	0549      	lsls	r1, r1, #21
 80015dc:	430a      	orrs	r2, r1
 80015de:	63da      	str	r2, [r3, #60]	@ 0x3c
 80015e0:	4ba3      	ldr	r3, [pc, #652]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 80015e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015e4:	2380      	movs	r3, #128	@ 0x80
 80015e6:	055b      	lsls	r3, r3, #21
 80015e8:	4013      	ands	r3, r2
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80015ee:	231f      	movs	r3, #31
 80015f0:	18fb      	adds	r3, r7, r3
 80015f2:	2201      	movs	r2, #1
 80015f4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015f6:	4b9f      	ldr	r3, [pc, #636]	@ (8001874 <HAL_RCC_OscConfig+0x608>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	2380      	movs	r3, #128	@ 0x80
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	4013      	ands	r3, r2
 8001600:	d11a      	bne.n	8001638 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001602:	4b9c      	ldr	r3, [pc, #624]	@ (8001874 <HAL_RCC_OscConfig+0x608>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	4b9b      	ldr	r3, [pc, #620]	@ (8001874 <HAL_RCC_OscConfig+0x608>)
 8001608:	2180      	movs	r1, #128	@ 0x80
 800160a:	0049      	lsls	r1, r1, #1
 800160c:	430a      	orrs	r2, r1
 800160e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001610:	f7ff fb66 	bl	8000ce0 <HAL_GetTick>
 8001614:	0003      	movs	r3, r0
 8001616:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001618:	e008      	b.n	800162c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800161a:	f7ff fb61 	bl	8000ce0 <HAL_GetTick>
 800161e:	0002      	movs	r2, r0
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	2b02      	cmp	r3, #2
 8001626:	d901      	bls.n	800162c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e11c      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800162c:	4b91      	ldr	r3, [pc, #580]	@ (8001874 <HAL_RCC_OscConfig+0x608>)
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	2380      	movs	r3, #128	@ 0x80
 8001632:	005b      	lsls	r3, r3, #1
 8001634:	4013      	ands	r3, r2
 8001636:	d0f0      	beq.n	800161a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	2b01      	cmp	r3, #1
 800163e:	d106      	bne.n	800164e <HAL_RCC_OscConfig+0x3e2>
 8001640:	4b8b      	ldr	r3, [pc, #556]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 8001642:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001644:	4b8a      	ldr	r3, [pc, #552]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 8001646:	2101      	movs	r1, #1
 8001648:	430a      	orrs	r2, r1
 800164a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800164c:	e01c      	b.n	8001688 <HAL_RCC_OscConfig+0x41c>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	2b05      	cmp	r3, #5
 8001654:	d10c      	bne.n	8001670 <HAL_RCC_OscConfig+0x404>
 8001656:	4b86      	ldr	r3, [pc, #536]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 8001658:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800165a:	4b85      	ldr	r3, [pc, #532]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 800165c:	2104      	movs	r1, #4
 800165e:	430a      	orrs	r2, r1
 8001660:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001662:	4b83      	ldr	r3, [pc, #524]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 8001664:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001666:	4b82      	ldr	r3, [pc, #520]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 8001668:	2101      	movs	r1, #1
 800166a:	430a      	orrs	r2, r1
 800166c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800166e:	e00b      	b.n	8001688 <HAL_RCC_OscConfig+0x41c>
 8001670:	4b7f      	ldr	r3, [pc, #508]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 8001672:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001674:	4b7e      	ldr	r3, [pc, #504]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 8001676:	2101      	movs	r1, #1
 8001678:	438a      	bics	r2, r1
 800167a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800167c:	4b7c      	ldr	r3, [pc, #496]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 800167e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001680:	4b7b      	ldr	r3, [pc, #492]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 8001682:	2104      	movs	r1, #4
 8001684:	438a      	bics	r2, r1
 8001686:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d014      	beq.n	80016ba <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001690:	f7ff fb26 	bl	8000ce0 <HAL_GetTick>
 8001694:	0003      	movs	r3, r0
 8001696:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001698:	e009      	b.n	80016ae <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800169a:	f7ff fb21 	bl	8000ce0 <HAL_GetTick>
 800169e:	0002      	movs	r2, r0
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	4a74      	ldr	r2, [pc, #464]	@ (8001878 <HAL_RCC_OscConfig+0x60c>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e0db      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016ae:	4b70      	ldr	r3, [pc, #448]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 80016b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016b2:	2202      	movs	r2, #2
 80016b4:	4013      	ands	r3, r2
 80016b6:	d0f0      	beq.n	800169a <HAL_RCC_OscConfig+0x42e>
 80016b8:	e013      	b.n	80016e2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ba:	f7ff fb11 	bl	8000ce0 <HAL_GetTick>
 80016be:	0003      	movs	r3, r0
 80016c0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016c2:	e009      	b.n	80016d8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016c4:	f7ff fb0c 	bl	8000ce0 <HAL_GetTick>
 80016c8:	0002      	movs	r2, r0
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	4a6a      	ldr	r2, [pc, #424]	@ (8001878 <HAL_RCC_OscConfig+0x60c>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e0c6      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016d8:	4b65      	ldr	r3, [pc, #404]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 80016da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016dc:	2202      	movs	r2, #2
 80016de:	4013      	ands	r3, r2
 80016e0:	d1f0      	bne.n	80016c4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80016e2:	231f      	movs	r3, #31
 80016e4:	18fb      	adds	r3, r7, r3
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d105      	bne.n	80016f8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80016ec:	4b60      	ldr	r3, [pc, #384]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 80016ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016f0:	4b5f      	ldr	r3, [pc, #380]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 80016f2:	4962      	ldr	r1, [pc, #392]	@ (800187c <HAL_RCC_OscConfig+0x610>)
 80016f4:	400a      	ands	r2, r1
 80016f6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	69db      	ldr	r3, [r3, #28]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d100      	bne.n	8001702 <HAL_RCC_OscConfig+0x496>
 8001700:	e0b0      	b.n	8001864 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001702:	4b5b      	ldr	r3, [pc, #364]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	2238      	movs	r2, #56	@ 0x38
 8001708:	4013      	ands	r3, r2
 800170a:	2b10      	cmp	r3, #16
 800170c:	d100      	bne.n	8001710 <HAL_RCC_OscConfig+0x4a4>
 800170e:	e078      	b.n	8001802 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	69db      	ldr	r3, [r3, #28]
 8001714:	2b02      	cmp	r3, #2
 8001716:	d153      	bne.n	80017c0 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001718:	4b55      	ldr	r3, [pc, #340]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4b54      	ldr	r3, [pc, #336]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 800171e:	4958      	ldr	r1, [pc, #352]	@ (8001880 <HAL_RCC_OscConfig+0x614>)
 8001720:	400a      	ands	r2, r1
 8001722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001724:	f7ff fadc 	bl	8000ce0 <HAL_GetTick>
 8001728:	0003      	movs	r3, r0
 800172a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800172c:	e008      	b.n	8001740 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800172e:	f7ff fad7 	bl	8000ce0 <HAL_GetTick>
 8001732:	0002      	movs	r2, r0
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	2b02      	cmp	r3, #2
 800173a:	d901      	bls.n	8001740 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800173c:	2303      	movs	r3, #3
 800173e:	e092      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001740:	4b4b      	ldr	r3, [pc, #300]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	2380      	movs	r3, #128	@ 0x80
 8001746:	049b      	lsls	r3, r3, #18
 8001748:	4013      	ands	r3, r2
 800174a:	d1f0      	bne.n	800172e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800174c:	4b48      	ldr	r3, [pc, #288]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	4a4c      	ldr	r2, [pc, #304]	@ (8001884 <HAL_RCC_OscConfig+0x618>)
 8001752:	4013      	ands	r3, r2
 8001754:	0019      	movs	r1, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6a1a      	ldr	r2, [r3, #32]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800175e:	431a      	orrs	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001764:	021b      	lsls	r3, r3, #8
 8001766:	431a      	orrs	r2, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800176c:	431a      	orrs	r2, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	431a      	orrs	r2, r3
 8001774:	4b3e      	ldr	r3, [pc, #248]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 8001776:	430a      	orrs	r2, r1
 8001778:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800177a:	4b3d      	ldr	r3, [pc, #244]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	4b3c      	ldr	r3, [pc, #240]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 8001780:	2180      	movs	r1, #128	@ 0x80
 8001782:	0449      	lsls	r1, r1, #17
 8001784:	430a      	orrs	r2, r1
 8001786:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001788:	4b39      	ldr	r3, [pc, #228]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 800178a:	68da      	ldr	r2, [r3, #12]
 800178c:	4b38      	ldr	r3, [pc, #224]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 800178e:	2180      	movs	r1, #128	@ 0x80
 8001790:	0549      	lsls	r1, r1, #21
 8001792:	430a      	orrs	r2, r1
 8001794:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001796:	f7ff faa3 	bl	8000ce0 <HAL_GetTick>
 800179a:	0003      	movs	r3, r0
 800179c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800179e:	e008      	b.n	80017b2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017a0:	f7ff fa9e 	bl	8000ce0 <HAL_GetTick>
 80017a4:	0002      	movs	r2, r0
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e059      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	2380      	movs	r3, #128	@ 0x80
 80017b8:	049b      	lsls	r3, r3, #18
 80017ba:	4013      	ands	r3, r2
 80017bc:	d0f0      	beq.n	80017a0 <HAL_RCC_OscConfig+0x534>
 80017be:	e051      	b.n	8001864 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 80017c6:	492e      	ldr	r1, [pc, #184]	@ (8001880 <HAL_RCC_OscConfig+0x614>)
 80017c8:	400a      	ands	r2, r1
 80017ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017cc:	f7ff fa88 	bl	8000ce0 <HAL_GetTick>
 80017d0:	0003      	movs	r3, r0
 80017d2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017d4:	e008      	b.n	80017e8 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017d6:	f7ff fa83 	bl	8000ce0 <HAL_GetTick>
 80017da:	0002      	movs	r2, r0
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e03e      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017e8:	4b21      	ldr	r3, [pc, #132]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	2380      	movs	r3, #128	@ 0x80
 80017ee:	049b      	lsls	r3, r3, #18
 80017f0:	4013      	ands	r3, r2
 80017f2:	d1f0      	bne.n	80017d6 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80017f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 80017f6:	68da      	ldr	r2, [r3, #12]
 80017f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 80017fa:	4923      	ldr	r1, [pc, #140]	@ (8001888 <HAL_RCC_OscConfig+0x61c>)
 80017fc:	400a      	ands	r2, r1
 80017fe:	60da      	str	r2, [r3, #12]
 8001800:	e030      	b.n	8001864 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	69db      	ldr	r3, [r3, #28]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d101      	bne.n	800180e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e02b      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800180e:	4b18      	ldr	r3, [pc, #96]	@ (8001870 <HAL_RCC_OscConfig+0x604>)
 8001810:	68db      	ldr	r3, [r3, #12]
 8001812:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	2203      	movs	r2, #3
 8001818:	401a      	ands	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6a1b      	ldr	r3, [r3, #32]
 800181e:	429a      	cmp	r2, r3
 8001820:	d11e      	bne.n	8001860 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	2270      	movs	r2, #112	@ 0x70
 8001826:	401a      	ands	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800182c:	429a      	cmp	r2, r3
 800182e:	d117      	bne.n	8001860 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001830:	697a      	ldr	r2, [r7, #20]
 8001832:	23fe      	movs	r3, #254	@ 0xfe
 8001834:	01db      	lsls	r3, r3, #7
 8001836:	401a      	ands	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800183c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800183e:	429a      	cmp	r2, r3
 8001840:	d10e      	bne.n	8001860 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001842:	697a      	ldr	r2, [r7, #20]
 8001844:	23f8      	movs	r3, #248	@ 0xf8
 8001846:	039b      	lsls	r3, r3, #14
 8001848:	401a      	ands	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800184e:	429a      	cmp	r2, r3
 8001850:	d106      	bne.n	8001860 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	0f5b      	lsrs	r3, r3, #29
 8001856:	075a      	lsls	r2, r3, #29
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800185c:	429a      	cmp	r2, r3
 800185e:	d001      	beq.n	8001864 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e000      	b.n	8001866 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	0018      	movs	r0, r3
 8001868:	46bd      	mov	sp, r7
 800186a:	b008      	add	sp, #32
 800186c:	bd80      	pop	{r7, pc}
 800186e:	46c0      	nop			@ (mov r8, r8)
 8001870:	40021000 	.word	0x40021000
 8001874:	40007000 	.word	0x40007000
 8001878:	00001388 	.word	0x00001388
 800187c:	efffffff 	.word	0xefffffff
 8001880:	feffffff 	.word	0xfeffffff
 8001884:	1fc1808c 	.word	0x1fc1808c
 8001888:	effefffc 	.word	0xeffefffc

0800188c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b084      	sub	sp, #16
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d101      	bne.n	80018a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e0e9      	b.n	8001a74 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018a0:	4b76      	ldr	r3, [pc, #472]	@ (8001a7c <HAL_RCC_ClockConfig+0x1f0>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2207      	movs	r2, #7
 80018a6:	4013      	ands	r3, r2
 80018a8:	683a      	ldr	r2, [r7, #0]
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d91e      	bls.n	80018ec <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ae:	4b73      	ldr	r3, [pc, #460]	@ (8001a7c <HAL_RCC_ClockConfig+0x1f0>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2207      	movs	r2, #7
 80018b4:	4393      	bics	r3, r2
 80018b6:	0019      	movs	r1, r3
 80018b8:	4b70      	ldr	r3, [pc, #448]	@ (8001a7c <HAL_RCC_ClockConfig+0x1f0>)
 80018ba:	683a      	ldr	r2, [r7, #0]
 80018bc:	430a      	orrs	r2, r1
 80018be:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80018c0:	f7ff fa0e 	bl	8000ce0 <HAL_GetTick>
 80018c4:	0003      	movs	r3, r0
 80018c6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018c8:	e009      	b.n	80018de <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018ca:	f7ff fa09 	bl	8000ce0 <HAL_GetTick>
 80018ce:	0002      	movs	r2, r0
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	4a6a      	ldr	r2, [pc, #424]	@ (8001a80 <HAL_RCC_ClockConfig+0x1f4>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e0ca      	b.n	8001a74 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018de:	4b67      	ldr	r3, [pc, #412]	@ (8001a7c <HAL_RCC_ClockConfig+0x1f0>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2207      	movs	r2, #7
 80018e4:	4013      	ands	r3, r2
 80018e6:	683a      	ldr	r2, [r7, #0]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d1ee      	bne.n	80018ca <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2202      	movs	r2, #2
 80018f2:	4013      	ands	r3, r2
 80018f4:	d015      	beq.n	8001922 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2204      	movs	r2, #4
 80018fc:	4013      	ands	r3, r2
 80018fe:	d006      	beq.n	800190e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001900:	4b60      	ldr	r3, [pc, #384]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 8001902:	689a      	ldr	r2, [r3, #8]
 8001904:	4b5f      	ldr	r3, [pc, #380]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 8001906:	21e0      	movs	r1, #224	@ 0xe0
 8001908:	01c9      	lsls	r1, r1, #7
 800190a:	430a      	orrs	r2, r1
 800190c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800190e:	4b5d      	ldr	r3, [pc, #372]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	4a5d      	ldr	r2, [pc, #372]	@ (8001a88 <HAL_RCC_ClockConfig+0x1fc>)
 8001914:	4013      	ands	r3, r2
 8001916:	0019      	movs	r1, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	689a      	ldr	r2, [r3, #8]
 800191c:	4b59      	ldr	r3, [pc, #356]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 800191e:	430a      	orrs	r2, r1
 8001920:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2201      	movs	r2, #1
 8001928:	4013      	ands	r3, r2
 800192a:	d057      	beq.n	80019dc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d107      	bne.n	8001944 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001934:	4b53      	ldr	r3, [pc, #332]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	2380      	movs	r3, #128	@ 0x80
 800193a:	029b      	lsls	r3, r3, #10
 800193c:	4013      	ands	r3, r2
 800193e:	d12b      	bne.n	8001998 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	e097      	b.n	8001a74 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	2b02      	cmp	r3, #2
 800194a:	d107      	bne.n	800195c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800194c:	4b4d      	ldr	r3, [pc, #308]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	2380      	movs	r3, #128	@ 0x80
 8001952:	049b      	lsls	r3, r3, #18
 8001954:	4013      	ands	r3, r2
 8001956:	d11f      	bne.n	8001998 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	e08b      	b.n	8001a74 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d107      	bne.n	8001974 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001964:	4b47      	ldr	r3, [pc, #284]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	2380      	movs	r3, #128	@ 0x80
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	4013      	ands	r3, r2
 800196e:	d113      	bne.n	8001998 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	e07f      	b.n	8001a74 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	2b03      	cmp	r3, #3
 800197a:	d106      	bne.n	800198a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800197c:	4b41      	ldr	r3, [pc, #260]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 800197e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001980:	2202      	movs	r2, #2
 8001982:	4013      	ands	r3, r2
 8001984:	d108      	bne.n	8001998 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e074      	b.n	8001a74 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800198a:	4b3e      	ldr	r3, [pc, #248]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 800198c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800198e:	2202      	movs	r2, #2
 8001990:	4013      	ands	r3, r2
 8001992:	d101      	bne.n	8001998 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e06d      	b.n	8001a74 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001998:	4b3a      	ldr	r3, [pc, #232]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	2207      	movs	r2, #7
 800199e:	4393      	bics	r3, r2
 80019a0:	0019      	movs	r1, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685a      	ldr	r2, [r3, #4]
 80019a6:	4b37      	ldr	r3, [pc, #220]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 80019a8:	430a      	orrs	r2, r1
 80019aa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80019ac:	f7ff f998 	bl	8000ce0 <HAL_GetTick>
 80019b0:	0003      	movs	r3, r0
 80019b2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019b4:	e009      	b.n	80019ca <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019b6:	f7ff f993 	bl	8000ce0 <HAL_GetTick>
 80019ba:	0002      	movs	r2, r0
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	4a2f      	ldr	r2, [pc, #188]	@ (8001a80 <HAL_RCC_ClockConfig+0x1f4>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e054      	b.n	8001a74 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	2238      	movs	r2, #56	@ 0x38
 80019d0:	401a      	ands	r2, r3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	00db      	lsls	r3, r3, #3
 80019d8:	429a      	cmp	r2, r3
 80019da:	d1ec      	bne.n	80019b6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019dc:	4b27      	ldr	r3, [pc, #156]	@ (8001a7c <HAL_RCC_ClockConfig+0x1f0>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2207      	movs	r2, #7
 80019e2:	4013      	ands	r3, r2
 80019e4:	683a      	ldr	r2, [r7, #0]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d21e      	bcs.n	8001a28 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ea:	4b24      	ldr	r3, [pc, #144]	@ (8001a7c <HAL_RCC_ClockConfig+0x1f0>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2207      	movs	r2, #7
 80019f0:	4393      	bics	r3, r2
 80019f2:	0019      	movs	r1, r3
 80019f4:	4b21      	ldr	r3, [pc, #132]	@ (8001a7c <HAL_RCC_ClockConfig+0x1f0>)
 80019f6:	683a      	ldr	r2, [r7, #0]
 80019f8:	430a      	orrs	r2, r1
 80019fa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019fc:	f7ff f970 	bl	8000ce0 <HAL_GetTick>
 8001a00:	0003      	movs	r3, r0
 8001a02:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a04:	e009      	b.n	8001a1a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a06:	f7ff f96b 	bl	8000ce0 <HAL_GetTick>
 8001a0a:	0002      	movs	r2, r0
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	4a1b      	ldr	r2, [pc, #108]	@ (8001a80 <HAL_RCC_ClockConfig+0x1f4>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e02c      	b.n	8001a74 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a1a:	4b18      	ldr	r3, [pc, #96]	@ (8001a7c <HAL_RCC_ClockConfig+0x1f0>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	2207      	movs	r2, #7
 8001a20:	4013      	ands	r3, r2
 8001a22:	683a      	ldr	r2, [r7, #0]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d1ee      	bne.n	8001a06 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2204      	movs	r2, #4
 8001a2e:	4013      	ands	r3, r2
 8001a30:	d009      	beq.n	8001a46 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001a32:	4b14      	ldr	r3, [pc, #80]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	4a15      	ldr	r2, [pc, #84]	@ (8001a8c <HAL_RCC_ClockConfig+0x200>)
 8001a38:	4013      	ands	r3, r2
 8001a3a:	0019      	movs	r1, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	68da      	ldr	r2, [r3, #12]
 8001a40:	4b10      	ldr	r3, [pc, #64]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 8001a42:	430a      	orrs	r2, r1
 8001a44:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001a46:	f000 f829 	bl	8001a9c <HAL_RCC_GetSysClockFreq>
 8001a4a:	0001      	movs	r1, r0
 8001a4c:	4b0d      	ldr	r3, [pc, #52]	@ (8001a84 <HAL_RCC_ClockConfig+0x1f8>)
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	0a1b      	lsrs	r3, r3, #8
 8001a52:	220f      	movs	r2, #15
 8001a54:	401a      	ands	r2, r3
 8001a56:	4b0e      	ldr	r3, [pc, #56]	@ (8001a90 <HAL_RCC_ClockConfig+0x204>)
 8001a58:	0092      	lsls	r2, r2, #2
 8001a5a:	58d3      	ldr	r3, [r2, r3]
 8001a5c:	221f      	movs	r2, #31
 8001a5e:	4013      	ands	r3, r2
 8001a60:	000a      	movs	r2, r1
 8001a62:	40da      	lsrs	r2, r3
 8001a64:	4b0b      	ldr	r3, [pc, #44]	@ (8001a94 <HAL_RCC_ClockConfig+0x208>)
 8001a66:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001a68:	4b0b      	ldr	r3, [pc, #44]	@ (8001a98 <HAL_RCC_ClockConfig+0x20c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	0018      	movs	r0, r3
 8001a6e:	f7ff f8db 	bl	8000c28 <HAL_InitTick>
 8001a72:	0003      	movs	r3, r0
}
 8001a74:	0018      	movs	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	b004      	add	sp, #16
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	40022000 	.word	0x40022000
 8001a80:	00001388 	.word	0x00001388
 8001a84:	40021000 	.word	0x40021000
 8001a88:	fffff0ff 	.word	0xfffff0ff
 8001a8c:	ffff8fff 	.word	0xffff8fff
 8001a90:	0800348c 	.word	0x0800348c
 8001a94:	20000000 	.word	0x20000000
 8001a98:	20000004 	.word	0x20000004

08001a9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001aa2:	4b3c      	ldr	r3, [pc, #240]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	2238      	movs	r2, #56	@ 0x38
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	d10f      	bne.n	8001acc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001aac:	4b39      	ldr	r3, [pc, #228]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	0adb      	lsrs	r3, r3, #11
 8001ab2:	2207      	movs	r2, #7
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	409a      	lsls	r2, r3
 8001aba:	0013      	movs	r3, r2
 8001abc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001abe:	6839      	ldr	r1, [r7, #0]
 8001ac0:	4835      	ldr	r0, [pc, #212]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ac2:	f7fe fb27 	bl	8000114 <__udivsi3>
 8001ac6:	0003      	movs	r3, r0
 8001ac8:	613b      	str	r3, [r7, #16]
 8001aca:	e05d      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001acc:	4b31      	ldr	r3, [pc, #196]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	2238      	movs	r2, #56	@ 0x38
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	2b08      	cmp	r3, #8
 8001ad6:	d102      	bne.n	8001ade <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ad8:	4b30      	ldr	r3, [pc, #192]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0x100>)
 8001ada:	613b      	str	r3, [r7, #16]
 8001adc:	e054      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ade:	4b2d      	ldr	r3, [pc, #180]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	2238      	movs	r2, #56	@ 0x38
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	2b10      	cmp	r3, #16
 8001ae8:	d138      	bne.n	8001b5c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001aea:	4b2a      	ldr	r3, [pc, #168]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	2203      	movs	r2, #3
 8001af0:	4013      	ands	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001af4:	4b27      	ldr	r3, [pc, #156]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	091b      	lsrs	r3, r3, #4
 8001afa:	2207      	movs	r2, #7
 8001afc:	4013      	ands	r3, r2
 8001afe:	3301      	adds	r3, #1
 8001b00:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2b03      	cmp	r3, #3
 8001b06:	d10d      	bne.n	8001b24 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b08:	68b9      	ldr	r1, [r7, #8]
 8001b0a:	4824      	ldr	r0, [pc, #144]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0x100>)
 8001b0c:	f7fe fb02 	bl	8000114 <__udivsi3>
 8001b10:	0003      	movs	r3, r0
 8001b12:	0019      	movs	r1, r3
 8001b14:	4b1f      	ldr	r3, [pc, #124]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	0a1b      	lsrs	r3, r3, #8
 8001b1a:	227f      	movs	r2, #127	@ 0x7f
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	434b      	muls	r3, r1
 8001b20:	617b      	str	r3, [r7, #20]
        break;
 8001b22:	e00d      	b.n	8001b40 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001b24:	68b9      	ldr	r1, [r7, #8]
 8001b26:	481c      	ldr	r0, [pc, #112]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001b28:	f7fe faf4 	bl	8000114 <__udivsi3>
 8001b2c:	0003      	movs	r3, r0
 8001b2e:	0019      	movs	r1, r3
 8001b30:	4b18      	ldr	r3, [pc, #96]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	0a1b      	lsrs	r3, r3, #8
 8001b36:	227f      	movs	r2, #127	@ 0x7f
 8001b38:	4013      	ands	r3, r2
 8001b3a:	434b      	muls	r3, r1
 8001b3c:	617b      	str	r3, [r7, #20]
        break;
 8001b3e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001b40:	4b14      	ldr	r3, [pc, #80]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	0f5b      	lsrs	r3, r3, #29
 8001b46:	2207      	movs	r2, #7
 8001b48:	4013      	ands	r3, r2
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001b4e:	6879      	ldr	r1, [r7, #4]
 8001b50:	6978      	ldr	r0, [r7, #20]
 8001b52:	f7fe fadf 	bl	8000114 <__udivsi3>
 8001b56:	0003      	movs	r3, r0
 8001b58:	613b      	str	r3, [r7, #16]
 8001b5a:	e015      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001b5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	2238      	movs	r2, #56	@ 0x38
 8001b62:	4013      	ands	r3, r2
 8001b64:	2b20      	cmp	r3, #32
 8001b66:	d103      	bne.n	8001b70 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001b68:	2380      	movs	r3, #128	@ 0x80
 8001b6a:	021b      	lsls	r3, r3, #8
 8001b6c:	613b      	str	r3, [r7, #16]
 8001b6e:	e00b      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001b70:	4b08      	ldr	r3, [pc, #32]	@ (8001b94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	2238      	movs	r2, #56	@ 0x38
 8001b76:	4013      	ands	r3, r2
 8001b78:	2b18      	cmp	r3, #24
 8001b7a:	d103      	bne.n	8001b84 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001b7c:	23fa      	movs	r3, #250	@ 0xfa
 8001b7e:	01db      	lsls	r3, r3, #7
 8001b80:	613b      	str	r3, [r7, #16]
 8001b82:	e001      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001b84:	2300      	movs	r3, #0
 8001b86:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001b88:	693b      	ldr	r3, [r7, #16]
}
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	b006      	add	sp, #24
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	46c0      	nop			@ (mov r8, r8)
 8001b94:	40021000 	.word	0x40021000
 8001b98:	00f42400 	.word	0x00f42400
 8001b9c:	007a1200 	.word	0x007a1200

08001ba0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ba4:	4b02      	ldr	r3, [pc, #8]	@ (8001bb0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
}
 8001ba8:	0018      	movs	r0, r3
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	46c0      	nop			@ (mov r8, r8)
 8001bb0:	20000000 	.word	0x20000000

08001bb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bb4:	b5b0      	push	{r4, r5, r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001bb8:	f7ff fff2 	bl	8001ba0 <HAL_RCC_GetHCLKFreq>
 8001bbc:	0004      	movs	r4, r0
 8001bbe:	f7ff fb49 	bl	8001254 <LL_RCC_GetAPB1Prescaler>
 8001bc2:	0003      	movs	r3, r0
 8001bc4:	0b1a      	lsrs	r2, r3, #12
 8001bc6:	4b05      	ldr	r3, [pc, #20]	@ (8001bdc <HAL_RCC_GetPCLK1Freq+0x28>)
 8001bc8:	0092      	lsls	r2, r2, #2
 8001bca:	58d3      	ldr	r3, [r2, r3]
 8001bcc:	221f      	movs	r2, #31
 8001bce:	4013      	ands	r3, r2
 8001bd0:	40dc      	lsrs	r4, r3
 8001bd2:	0023      	movs	r3, r4
}
 8001bd4:	0018      	movs	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bdb0      	pop	{r4, r5, r7, pc}
 8001bda:	46c0      	nop			@ (mov r8, r8)
 8001bdc:	080034cc 	.word	0x080034cc

08001be0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001be8:	2313      	movs	r3, #19
 8001bea:	18fb      	adds	r3, r7, r3
 8001bec:	2200      	movs	r2, #0
 8001bee:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001bf0:	2312      	movs	r3, #18
 8001bf2:	18fb      	adds	r3, r7, r3
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	2380      	movs	r3, #128	@ 0x80
 8001bfe:	029b      	lsls	r3, r3, #10
 8001c00:	4013      	ands	r3, r2
 8001c02:	d100      	bne.n	8001c06 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001c04:	e0a3      	b.n	8001d4e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c06:	2011      	movs	r0, #17
 8001c08:	183b      	adds	r3, r7, r0
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c0e:	4b86      	ldr	r3, [pc, #536]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c12:	2380      	movs	r3, #128	@ 0x80
 8001c14:	055b      	lsls	r3, r3, #21
 8001c16:	4013      	ands	r3, r2
 8001c18:	d110      	bne.n	8001c3c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c1a:	4b83      	ldr	r3, [pc, #524]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c1e:	4b82      	ldr	r3, [pc, #520]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c20:	2180      	movs	r1, #128	@ 0x80
 8001c22:	0549      	lsls	r1, r1, #21
 8001c24:	430a      	orrs	r2, r1
 8001c26:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001c28:	4b7f      	ldr	r3, [pc, #508]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c2c:	2380      	movs	r3, #128	@ 0x80
 8001c2e:	055b      	lsls	r3, r3, #21
 8001c30:	4013      	ands	r3, r2
 8001c32:	60bb      	str	r3, [r7, #8]
 8001c34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c36:	183b      	adds	r3, r7, r0
 8001c38:	2201      	movs	r2, #1
 8001c3a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c3c:	4b7b      	ldr	r3, [pc, #492]	@ (8001e2c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4b7a      	ldr	r3, [pc, #488]	@ (8001e2c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001c42:	2180      	movs	r1, #128	@ 0x80
 8001c44:	0049      	lsls	r1, r1, #1
 8001c46:	430a      	orrs	r2, r1
 8001c48:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c4a:	f7ff f849 	bl	8000ce0 <HAL_GetTick>
 8001c4e:	0003      	movs	r3, r0
 8001c50:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c52:	e00b      	b.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c54:	f7ff f844 	bl	8000ce0 <HAL_GetTick>
 8001c58:	0002      	movs	r2, r0
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d904      	bls.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001c62:	2313      	movs	r3, #19
 8001c64:	18fb      	adds	r3, r7, r3
 8001c66:	2203      	movs	r2, #3
 8001c68:	701a      	strb	r2, [r3, #0]
        break;
 8001c6a:	e005      	b.n	8001c78 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c6c:	4b6f      	ldr	r3, [pc, #444]	@ (8001e2c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	2380      	movs	r3, #128	@ 0x80
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	4013      	ands	r3, r2
 8001c76:	d0ed      	beq.n	8001c54 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001c78:	2313      	movs	r3, #19
 8001c7a:	18fb      	adds	r3, r7, r3
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d154      	bne.n	8001d2c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001c82:	4b69      	ldr	r3, [pc, #420]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c84:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001c86:	23c0      	movs	r3, #192	@ 0xc0
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d019      	beq.n	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	699b      	ldr	r3, [r3, #24]
 8001c98:	697a      	ldr	r2, [r7, #20]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d014      	beq.n	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001c9e:	4b62      	ldr	r3, [pc, #392]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca2:	4a63      	ldr	r2, [pc, #396]	@ (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001ca8:	4b5f      	ldr	r3, [pc, #380]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001caa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001cac:	4b5e      	ldr	r3, [pc, #376]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001cae:	2180      	movs	r1, #128	@ 0x80
 8001cb0:	0249      	lsls	r1, r1, #9
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001cb6:	4b5c      	ldr	r3, [pc, #368]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001cb8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001cba:	4b5b      	ldr	r3, [pc, #364]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001cbc:	495d      	ldr	r1, [pc, #372]	@ (8001e34 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8001cbe:	400a      	ands	r2, r1
 8001cc0:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001cc2:	4b59      	ldr	r3, [pc, #356]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001cc4:	697a      	ldr	r2, [r7, #20]
 8001cc6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	4013      	ands	r3, r2
 8001cce:	d016      	beq.n	8001cfe <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd0:	f7ff f806 	bl	8000ce0 <HAL_GetTick>
 8001cd4:	0003      	movs	r3, r0
 8001cd6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cd8:	e00c      	b.n	8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cda:	f7ff f801 	bl	8000ce0 <HAL_GetTick>
 8001cde:	0002      	movs	r2, r0
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	4a54      	ldr	r2, [pc, #336]	@ (8001e38 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d904      	bls.n	8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001cea:	2313      	movs	r3, #19
 8001cec:	18fb      	adds	r3, r7, r3
 8001cee:	2203      	movs	r2, #3
 8001cf0:	701a      	strb	r2, [r3, #0]
            break;
 8001cf2:	e004      	b.n	8001cfe <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cf4:	4b4c      	ldr	r3, [pc, #304]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cf8:	2202      	movs	r2, #2
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d0ed      	beq.n	8001cda <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001cfe:	2313      	movs	r3, #19
 8001d00:	18fb      	adds	r3, r7, r3
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d10a      	bne.n	8001d1e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d08:	4b47      	ldr	r3, [pc, #284]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d0c:	4a48      	ldr	r2, [pc, #288]	@ (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001d0e:	4013      	ands	r3, r2
 8001d10:	0019      	movs	r1, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	699a      	ldr	r2, [r3, #24]
 8001d16:	4b44      	ldr	r3, [pc, #272]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d1c:	e00c      	b.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001d1e:	2312      	movs	r3, #18
 8001d20:	18fb      	adds	r3, r7, r3
 8001d22:	2213      	movs	r2, #19
 8001d24:	18ba      	adds	r2, r7, r2
 8001d26:	7812      	ldrb	r2, [r2, #0]
 8001d28:	701a      	strb	r2, [r3, #0]
 8001d2a:	e005      	b.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d2c:	2312      	movs	r3, #18
 8001d2e:	18fb      	adds	r3, r7, r3
 8001d30:	2213      	movs	r2, #19
 8001d32:	18ba      	adds	r2, r7, r2
 8001d34:	7812      	ldrb	r2, [r2, #0]
 8001d36:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d38:	2311      	movs	r3, #17
 8001d3a:	18fb      	adds	r3, r7, r3
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d105      	bne.n	8001d4e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d42:	4b39      	ldr	r3, [pc, #228]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d46:	4b38      	ldr	r3, [pc, #224]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d48:	493c      	ldr	r1, [pc, #240]	@ (8001e3c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001d4a:	400a      	ands	r2, r1
 8001d4c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2201      	movs	r2, #1
 8001d54:	4013      	ands	r3, r2
 8001d56:	d009      	beq.n	8001d6c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d58:	4b33      	ldr	r3, [pc, #204]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d5c:	2203      	movs	r2, #3
 8001d5e:	4393      	bics	r3, r2
 8001d60:	0019      	movs	r1, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685a      	ldr	r2, [r3, #4]
 8001d66:	4b30      	ldr	r3, [pc, #192]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2202      	movs	r2, #2
 8001d72:	4013      	ands	r3, r2
 8001d74:	d009      	beq.n	8001d8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d76:	4b2c      	ldr	r3, [pc, #176]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d7a:	220c      	movs	r2, #12
 8001d7c:	4393      	bics	r3, r2
 8001d7e:	0019      	movs	r1, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	689a      	ldr	r2, [r3, #8]
 8001d84:	4b28      	ldr	r3, [pc, #160]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d86:	430a      	orrs	r2, r1
 8001d88:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2220      	movs	r2, #32
 8001d90:	4013      	ands	r3, r2
 8001d92:	d009      	beq.n	8001da8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001d94:	4b24      	ldr	r3, [pc, #144]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d98:	4a29      	ldr	r2, [pc, #164]	@ (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	0019      	movs	r1, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	68da      	ldr	r2, [r3, #12]
 8001da2:	4b21      	ldr	r3, [pc, #132]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001da4:	430a      	orrs	r2, r1
 8001da6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	2380      	movs	r3, #128	@ 0x80
 8001dae:	01db      	lsls	r3, r3, #7
 8001db0:	4013      	ands	r3, r2
 8001db2:	d015      	beq.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001db4:	4b1c      	ldr	r3, [pc, #112]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001db6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	0899      	lsrs	r1, r3, #2
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	695a      	ldr	r2, [r3, #20]
 8001dc0:	4b19      	ldr	r3, [pc, #100]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	695a      	ldr	r2, [r3, #20]
 8001dca:	2380      	movs	r3, #128	@ 0x80
 8001dcc:	05db      	lsls	r3, r3, #23
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d106      	bne.n	8001de0 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001dd2:	4b15      	ldr	r3, [pc, #84]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001dd4:	68da      	ldr	r2, [r3, #12]
 8001dd6:	4b14      	ldr	r3, [pc, #80]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001dd8:	2180      	movs	r1, #128	@ 0x80
 8001dda:	0249      	lsls	r1, r1, #9
 8001ddc:	430a      	orrs	r2, r1
 8001dde:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	2380      	movs	r3, #128	@ 0x80
 8001de6:	011b      	lsls	r3, r3, #4
 8001de8:	4013      	ands	r3, r2
 8001dea:	d016      	beq.n	8001e1a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001dec:	4b0e      	ldr	r3, [pc, #56]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001df0:	4a14      	ldr	r2, [pc, #80]	@ (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001df2:	4013      	ands	r3, r2
 8001df4:	0019      	movs	r1, r3
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	691a      	ldr	r2, [r3, #16]
 8001dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	691a      	ldr	r2, [r3, #16]
 8001e04:	2380      	movs	r3, #128	@ 0x80
 8001e06:	01db      	lsls	r3, r3, #7
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d106      	bne.n	8001e1a <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001e0c:	4b06      	ldr	r3, [pc, #24]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e0e:	68da      	ldr	r2, [r3, #12]
 8001e10:	4b05      	ldr	r3, [pc, #20]	@ (8001e28 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e12:	2180      	movs	r1, #128	@ 0x80
 8001e14:	0249      	lsls	r1, r1, #9
 8001e16:	430a      	orrs	r2, r1
 8001e18:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001e1a:	2312      	movs	r3, #18
 8001e1c:	18fb      	adds	r3, r7, r3
 8001e1e:	781b      	ldrb	r3, [r3, #0]
}
 8001e20:	0018      	movs	r0, r3
 8001e22:	46bd      	mov	sp, r7
 8001e24:	b006      	add	sp, #24
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	40007000 	.word	0x40007000
 8001e30:	fffffcff 	.word	0xfffffcff
 8001e34:	fffeffff 	.word	0xfffeffff
 8001e38:	00001388 	.word	0x00001388
 8001e3c:	efffffff 	.word	0xefffffff
 8001e40:	ffffcfff 	.word	0xffffcfff
 8001e44:	ffff3fff 	.word	0xffff3fff

08001e48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d101      	bne.n	8001e5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e046      	b.n	8001ee8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2288      	movs	r2, #136	@ 0x88
 8001e5e:	589b      	ldr	r3, [r3, r2]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d107      	bne.n	8001e74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2284      	movs	r2, #132	@ 0x84
 8001e68:	2100      	movs	r1, #0
 8001e6a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	0018      	movs	r0, r3
 8001e70:	f7fe fd90 	bl	8000994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2288      	movs	r2, #136	@ 0x88
 8001e78:	2124      	movs	r1, #36	@ 0x24
 8001e7a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	2101      	movs	r1, #1
 8001e88:	438a      	bics	r2, r1
 8001e8a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d003      	beq.n	8001e9c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	0018      	movs	r0, r3
 8001e98:	f000 fa74 	bl	8002384 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	f000 f8cc 	bl	800203c <UART_SetConfig>
 8001ea4:	0003      	movs	r3, r0
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d101      	bne.n	8001eae <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e01c      	b.n	8001ee8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	685a      	ldr	r2, [r3, #4]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	490d      	ldr	r1, [pc, #52]	@ (8001ef0 <HAL_UART_Init+0xa8>)
 8001eba:	400a      	ands	r2, r1
 8001ebc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	212a      	movs	r1, #42	@ 0x2a
 8001eca:	438a      	bics	r2, r1
 8001ecc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2101      	movs	r1, #1
 8001eda:	430a      	orrs	r2, r1
 8001edc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	f000 fb03 	bl	80024ec <UART_CheckIdleState>
 8001ee6:	0003      	movs	r3, r0
}
 8001ee8:	0018      	movs	r0, r3
 8001eea:	46bd      	mov	sp, r7
 8001eec:	b002      	add	sp, #8
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	ffffb7ff 	.word	0xffffb7ff

08001ef4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b08a      	sub	sp, #40	@ 0x28
 8001ef8:	af02      	add	r7, sp, #8
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	603b      	str	r3, [r7, #0]
 8001f00:	1dbb      	adds	r3, r7, #6
 8001f02:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2288      	movs	r2, #136	@ 0x88
 8001f08:	589b      	ldr	r3, [r3, r2]
 8001f0a:	2b20      	cmp	r3, #32
 8001f0c:	d000      	beq.n	8001f10 <HAL_UART_Transmit+0x1c>
 8001f0e:	e090      	b.n	8002032 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d003      	beq.n	8001f1e <HAL_UART_Transmit+0x2a>
 8001f16:	1dbb      	adds	r3, r7, #6
 8001f18:	881b      	ldrh	r3, [r3, #0]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d101      	bne.n	8001f22 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e088      	b.n	8002034 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	689a      	ldr	r2, [r3, #8]
 8001f26:	2380      	movs	r3, #128	@ 0x80
 8001f28:	015b      	lsls	r3, r3, #5
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d109      	bne.n	8001f42 <HAL_UART_Transmit+0x4e>
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	691b      	ldr	r3, [r3, #16]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d105      	bne.n	8001f42 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	2201      	movs	r2, #1
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	d001      	beq.n	8001f42 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e078      	b.n	8002034 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2290      	movs	r2, #144	@ 0x90
 8001f46:	2100      	movs	r1, #0
 8001f48:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2288      	movs	r2, #136	@ 0x88
 8001f4e:	2121      	movs	r1, #33	@ 0x21
 8001f50:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f52:	f7fe fec5 	bl	8000ce0 <HAL_GetTick>
 8001f56:	0003      	movs	r3, r0
 8001f58:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	1dba      	adds	r2, r7, #6
 8001f5e:	2154      	movs	r1, #84	@ 0x54
 8001f60:	8812      	ldrh	r2, [r2, #0]
 8001f62:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	1dba      	adds	r2, r7, #6
 8001f68:	2156      	movs	r1, #86	@ 0x56
 8001f6a:	8812      	ldrh	r2, [r2, #0]
 8001f6c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	689a      	ldr	r2, [r3, #8]
 8001f72:	2380      	movs	r3, #128	@ 0x80
 8001f74:	015b      	lsls	r3, r3, #5
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d108      	bne.n	8001f8c <HAL_UART_Transmit+0x98>
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	691b      	ldr	r3, [r3, #16]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d104      	bne.n	8001f8c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8001f82:	2300      	movs	r3, #0
 8001f84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	61bb      	str	r3, [r7, #24]
 8001f8a:	e003      	b.n	8001f94 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f90:	2300      	movs	r3, #0
 8001f92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001f94:	e030      	b.n	8001ff8 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f96:	697a      	ldr	r2, [r7, #20]
 8001f98:	68f8      	ldr	r0, [r7, #12]
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	9300      	str	r3, [sp, #0]
 8001f9e:	0013      	movs	r3, r2
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	2180      	movs	r1, #128	@ 0x80
 8001fa4:	f000 fb4c 	bl	8002640 <UART_WaitOnFlagUntilTimeout>
 8001fa8:	1e03      	subs	r3, r0, #0
 8001faa:	d005      	beq.n	8001fb8 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2288      	movs	r2, #136	@ 0x88
 8001fb0:	2120      	movs	r1, #32
 8001fb2:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	e03d      	b.n	8002034 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d10b      	bne.n	8001fd6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	881b      	ldrh	r3, [r3, #0]
 8001fc2:	001a      	movs	r2, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	05d2      	lsls	r2, r2, #23
 8001fca:	0dd2      	lsrs	r2, r2, #23
 8001fcc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	3302      	adds	r3, #2
 8001fd2:	61bb      	str	r3, [r7, #24]
 8001fd4:	e007      	b.n	8001fe6 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	781a      	ldrb	r2, [r3, #0]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2256      	movs	r2, #86	@ 0x56
 8001fea:	5a9b      	ldrh	r3, [r3, r2]
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	3b01      	subs	r3, #1
 8001ff0:	b299      	uxth	r1, r3
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2256      	movs	r2, #86	@ 0x56
 8001ff6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2256      	movs	r2, #86	@ 0x56
 8001ffc:	5a9b      	ldrh	r3, [r3, r2]
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	2b00      	cmp	r3, #0
 8002002:	d1c8      	bne.n	8001f96 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002004:	697a      	ldr	r2, [r7, #20]
 8002006:	68f8      	ldr	r0, [r7, #12]
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	9300      	str	r3, [sp, #0]
 800200c:	0013      	movs	r3, r2
 800200e:	2200      	movs	r2, #0
 8002010:	2140      	movs	r1, #64	@ 0x40
 8002012:	f000 fb15 	bl	8002640 <UART_WaitOnFlagUntilTimeout>
 8002016:	1e03      	subs	r3, r0, #0
 8002018:	d005      	beq.n	8002026 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2288      	movs	r2, #136	@ 0x88
 800201e:	2120      	movs	r1, #32
 8002020:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e006      	b.n	8002034 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2288      	movs	r2, #136	@ 0x88
 800202a:	2120      	movs	r1, #32
 800202c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800202e:	2300      	movs	r3, #0
 8002030:	e000      	b.n	8002034 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8002032:	2302      	movs	r3, #2
  }
}
 8002034:	0018      	movs	r0, r3
 8002036:	46bd      	mov	sp, r7
 8002038:	b008      	add	sp, #32
 800203a:	bd80      	pop	{r7, pc}

0800203c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b088      	sub	sp, #32
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002044:	231a      	movs	r3, #26
 8002046:	18fb      	adds	r3, r7, r3
 8002048:	2200      	movs	r2, #0
 800204a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689a      	ldr	r2, [r3, #8]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	691b      	ldr	r3, [r3, #16]
 8002054:	431a      	orrs	r2, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	695b      	ldr	r3, [r3, #20]
 800205a:	431a      	orrs	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	69db      	ldr	r3, [r3, #28]
 8002060:	4313      	orrs	r3, r2
 8002062:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4abc      	ldr	r2, [pc, #752]	@ (800235c <UART_SetConfig+0x320>)
 800206c:	4013      	ands	r3, r2
 800206e:	0019      	movs	r1, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	69fa      	ldr	r2, [r7, #28]
 8002076:	430a      	orrs	r2, r1
 8002078:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	4ab7      	ldr	r2, [pc, #732]	@ (8002360 <UART_SetConfig+0x324>)
 8002082:	4013      	ands	r3, r2
 8002084:	0019      	movs	r1, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	68da      	ldr	r2, [r3, #12]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	430a      	orrs	r2, r1
 8002090:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	69fa      	ldr	r2, [r7, #28]
 800209e:	4313      	orrs	r3, r2
 80020a0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	4aae      	ldr	r2, [pc, #696]	@ (8002364 <UART_SetConfig+0x328>)
 80020aa:	4013      	ands	r3, r2
 80020ac:	0019      	movs	r1, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	69fa      	ldr	r2, [r7, #28]
 80020b4:	430a      	orrs	r2, r1
 80020b6:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020be:	220f      	movs	r2, #15
 80020c0:	4393      	bics	r3, r2
 80020c2:	0019      	movs	r1, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	430a      	orrs	r2, r1
 80020ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4aa4      	ldr	r2, [pc, #656]	@ (8002368 <UART_SetConfig+0x32c>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d127      	bne.n	800212a <UART_SetConfig+0xee>
 80020da:	4ba4      	ldr	r3, [pc, #656]	@ (800236c <UART_SetConfig+0x330>)
 80020dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020de:	2203      	movs	r2, #3
 80020e0:	4013      	ands	r3, r2
 80020e2:	2b03      	cmp	r3, #3
 80020e4:	d017      	beq.n	8002116 <UART_SetConfig+0xda>
 80020e6:	d81b      	bhi.n	8002120 <UART_SetConfig+0xe4>
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d00a      	beq.n	8002102 <UART_SetConfig+0xc6>
 80020ec:	d818      	bhi.n	8002120 <UART_SetConfig+0xe4>
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d002      	beq.n	80020f8 <UART_SetConfig+0xbc>
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d00a      	beq.n	800210c <UART_SetConfig+0xd0>
 80020f6:	e013      	b.n	8002120 <UART_SetConfig+0xe4>
 80020f8:	231b      	movs	r3, #27
 80020fa:	18fb      	adds	r3, r7, r3
 80020fc:	2200      	movs	r2, #0
 80020fe:	701a      	strb	r2, [r3, #0]
 8002100:	e058      	b.n	80021b4 <UART_SetConfig+0x178>
 8002102:	231b      	movs	r3, #27
 8002104:	18fb      	adds	r3, r7, r3
 8002106:	2202      	movs	r2, #2
 8002108:	701a      	strb	r2, [r3, #0]
 800210a:	e053      	b.n	80021b4 <UART_SetConfig+0x178>
 800210c:	231b      	movs	r3, #27
 800210e:	18fb      	adds	r3, r7, r3
 8002110:	2204      	movs	r2, #4
 8002112:	701a      	strb	r2, [r3, #0]
 8002114:	e04e      	b.n	80021b4 <UART_SetConfig+0x178>
 8002116:	231b      	movs	r3, #27
 8002118:	18fb      	adds	r3, r7, r3
 800211a:	2208      	movs	r2, #8
 800211c:	701a      	strb	r2, [r3, #0]
 800211e:	e049      	b.n	80021b4 <UART_SetConfig+0x178>
 8002120:	231b      	movs	r3, #27
 8002122:	18fb      	adds	r3, r7, r3
 8002124:	2210      	movs	r2, #16
 8002126:	701a      	strb	r2, [r3, #0]
 8002128:	e044      	b.n	80021b4 <UART_SetConfig+0x178>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a90      	ldr	r2, [pc, #576]	@ (8002370 <UART_SetConfig+0x334>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d127      	bne.n	8002184 <UART_SetConfig+0x148>
 8002134:	4b8d      	ldr	r3, [pc, #564]	@ (800236c <UART_SetConfig+0x330>)
 8002136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002138:	220c      	movs	r2, #12
 800213a:	4013      	ands	r3, r2
 800213c:	2b0c      	cmp	r3, #12
 800213e:	d017      	beq.n	8002170 <UART_SetConfig+0x134>
 8002140:	d81b      	bhi.n	800217a <UART_SetConfig+0x13e>
 8002142:	2b08      	cmp	r3, #8
 8002144:	d00a      	beq.n	800215c <UART_SetConfig+0x120>
 8002146:	d818      	bhi.n	800217a <UART_SetConfig+0x13e>
 8002148:	2b00      	cmp	r3, #0
 800214a:	d002      	beq.n	8002152 <UART_SetConfig+0x116>
 800214c:	2b04      	cmp	r3, #4
 800214e:	d00a      	beq.n	8002166 <UART_SetConfig+0x12a>
 8002150:	e013      	b.n	800217a <UART_SetConfig+0x13e>
 8002152:	231b      	movs	r3, #27
 8002154:	18fb      	adds	r3, r7, r3
 8002156:	2200      	movs	r2, #0
 8002158:	701a      	strb	r2, [r3, #0]
 800215a:	e02b      	b.n	80021b4 <UART_SetConfig+0x178>
 800215c:	231b      	movs	r3, #27
 800215e:	18fb      	adds	r3, r7, r3
 8002160:	2202      	movs	r2, #2
 8002162:	701a      	strb	r2, [r3, #0]
 8002164:	e026      	b.n	80021b4 <UART_SetConfig+0x178>
 8002166:	231b      	movs	r3, #27
 8002168:	18fb      	adds	r3, r7, r3
 800216a:	2204      	movs	r2, #4
 800216c:	701a      	strb	r2, [r3, #0]
 800216e:	e021      	b.n	80021b4 <UART_SetConfig+0x178>
 8002170:	231b      	movs	r3, #27
 8002172:	18fb      	adds	r3, r7, r3
 8002174:	2208      	movs	r2, #8
 8002176:	701a      	strb	r2, [r3, #0]
 8002178:	e01c      	b.n	80021b4 <UART_SetConfig+0x178>
 800217a:	231b      	movs	r3, #27
 800217c:	18fb      	adds	r3, r7, r3
 800217e:	2210      	movs	r2, #16
 8002180:	701a      	strb	r2, [r3, #0]
 8002182:	e017      	b.n	80021b4 <UART_SetConfig+0x178>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a7a      	ldr	r2, [pc, #488]	@ (8002374 <UART_SetConfig+0x338>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d104      	bne.n	8002198 <UART_SetConfig+0x15c>
 800218e:	231b      	movs	r3, #27
 8002190:	18fb      	adds	r3, r7, r3
 8002192:	2200      	movs	r2, #0
 8002194:	701a      	strb	r2, [r3, #0]
 8002196:	e00d      	b.n	80021b4 <UART_SetConfig+0x178>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a76      	ldr	r2, [pc, #472]	@ (8002378 <UART_SetConfig+0x33c>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d104      	bne.n	80021ac <UART_SetConfig+0x170>
 80021a2:	231b      	movs	r3, #27
 80021a4:	18fb      	adds	r3, r7, r3
 80021a6:	2200      	movs	r2, #0
 80021a8:	701a      	strb	r2, [r3, #0]
 80021aa:	e003      	b.n	80021b4 <UART_SetConfig+0x178>
 80021ac:	231b      	movs	r3, #27
 80021ae:	18fb      	adds	r3, r7, r3
 80021b0:	2210      	movs	r2, #16
 80021b2:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	69da      	ldr	r2, [r3, #28]
 80021b8:	2380      	movs	r3, #128	@ 0x80
 80021ba:	021b      	lsls	r3, r3, #8
 80021bc:	429a      	cmp	r2, r3
 80021be:	d000      	beq.n	80021c2 <UART_SetConfig+0x186>
 80021c0:	e065      	b.n	800228e <UART_SetConfig+0x252>
  {
    switch (clocksource)
 80021c2:	231b      	movs	r3, #27
 80021c4:	18fb      	adds	r3, r7, r3
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b08      	cmp	r3, #8
 80021ca:	d015      	beq.n	80021f8 <UART_SetConfig+0x1bc>
 80021cc:	dc18      	bgt.n	8002200 <UART_SetConfig+0x1c4>
 80021ce:	2b04      	cmp	r3, #4
 80021d0:	d00d      	beq.n	80021ee <UART_SetConfig+0x1b2>
 80021d2:	dc15      	bgt.n	8002200 <UART_SetConfig+0x1c4>
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d002      	beq.n	80021de <UART_SetConfig+0x1a2>
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d005      	beq.n	80021e8 <UART_SetConfig+0x1ac>
 80021dc:	e010      	b.n	8002200 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80021de:	f7ff fce9 	bl	8001bb4 <HAL_RCC_GetPCLK1Freq>
 80021e2:	0003      	movs	r3, r0
 80021e4:	617b      	str	r3, [r7, #20]
        break;
 80021e6:	e012      	b.n	800220e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80021e8:	4b64      	ldr	r3, [pc, #400]	@ (800237c <UART_SetConfig+0x340>)
 80021ea:	617b      	str	r3, [r7, #20]
        break;
 80021ec:	e00f      	b.n	800220e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80021ee:	f7ff fc55 	bl	8001a9c <HAL_RCC_GetSysClockFreq>
 80021f2:	0003      	movs	r3, r0
 80021f4:	617b      	str	r3, [r7, #20]
        break;
 80021f6:	e00a      	b.n	800220e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80021f8:	2380      	movs	r3, #128	@ 0x80
 80021fa:	021b      	lsls	r3, r3, #8
 80021fc:	617b      	str	r3, [r7, #20]
        break;
 80021fe:	e006      	b.n	800220e <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8002200:	2300      	movs	r3, #0
 8002202:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002204:	231a      	movs	r3, #26
 8002206:	18fb      	adds	r3, r7, r3
 8002208:	2201      	movs	r2, #1
 800220a:	701a      	strb	r2, [r3, #0]
        break;
 800220c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d100      	bne.n	8002216 <UART_SetConfig+0x1da>
 8002214:	e08d      	b.n	8002332 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800221a:	4b59      	ldr	r3, [pc, #356]	@ (8002380 <UART_SetConfig+0x344>)
 800221c:	0052      	lsls	r2, r2, #1
 800221e:	5ad3      	ldrh	r3, [r2, r3]
 8002220:	0019      	movs	r1, r3
 8002222:	6978      	ldr	r0, [r7, #20]
 8002224:	f7fd ff76 	bl	8000114 <__udivsi3>
 8002228:	0003      	movs	r3, r0
 800222a:	005a      	lsls	r2, r3, #1
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	085b      	lsrs	r3, r3, #1
 8002232:	18d2      	adds	r2, r2, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	0019      	movs	r1, r3
 800223a:	0010      	movs	r0, r2
 800223c:	f7fd ff6a 	bl	8000114 <__udivsi3>
 8002240:	0003      	movs	r3, r0
 8002242:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	2b0f      	cmp	r3, #15
 8002248:	d91c      	bls.n	8002284 <UART_SetConfig+0x248>
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	2380      	movs	r3, #128	@ 0x80
 800224e:	025b      	lsls	r3, r3, #9
 8002250:	429a      	cmp	r2, r3
 8002252:	d217      	bcs.n	8002284 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	b29a      	uxth	r2, r3
 8002258:	200e      	movs	r0, #14
 800225a:	183b      	adds	r3, r7, r0
 800225c:	210f      	movs	r1, #15
 800225e:	438a      	bics	r2, r1
 8002260:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	085b      	lsrs	r3, r3, #1
 8002266:	b29b      	uxth	r3, r3
 8002268:	2207      	movs	r2, #7
 800226a:	4013      	ands	r3, r2
 800226c:	b299      	uxth	r1, r3
 800226e:	183b      	adds	r3, r7, r0
 8002270:	183a      	adds	r2, r7, r0
 8002272:	8812      	ldrh	r2, [r2, #0]
 8002274:	430a      	orrs	r2, r1
 8002276:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	183a      	adds	r2, r7, r0
 800227e:	8812      	ldrh	r2, [r2, #0]
 8002280:	60da      	str	r2, [r3, #12]
 8002282:	e056      	b.n	8002332 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8002284:	231a      	movs	r3, #26
 8002286:	18fb      	adds	r3, r7, r3
 8002288:	2201      	movs	r2, #1
 800228a:	701a      	strb	r2, [r3, #0]
 800228c:	e051      	b.n	8002332 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800228e:	231b      	movs	r3, #27
 8002290:	18fb      	adds	r3, r7, r3
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	2b08      	cmp	r3, #8
 8002296:	d015      	beq.n	80022c4 <UART_SetConfig+0x288>
 8002298:	dc18      	bgt.n	80022cc <UART_SetConfig+0x290>
 800229a:	2b04      	cmp	r3, #4
 800229c:	d00d      	beq.n	80022ba <UART_SetConfig+0x27e>
 800229e:	dc15      	bgt.n	80022cc <UART_SetConfig+0x290>
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d002      	beq.n	80022aa <UART_SetConfig+0x26e>
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	d005      	beq.n	80022b4 <UART_SetConfig+0x278>
 80022a8:	e010      	b.n	80022cc <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80022aa:	f7ff fc83 	bl	8001bb4 <HAL_RCC_GetPCLK1Freq>
 80022ae:	0003      	movs	r3, r0
 80022b0:	617b      	str	r3, [r7, #20]
        break;
 80022b2:	e012      	b.n	80022da <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80022b4:	4b31      	ldr	r3, [pc, #196]	@ (800237c <UART_SetConfig+0x340>)
 80022b6:	617b      	str	r3, [r7, #20]
        break;
 80022b8:	e00f      	b.n	80022da <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80022ba:	f7ff fbef 	bl	8001a9c <HAL_RCC_GetSysClockFreq>
 80022be:	0003      	movs	r3, r0
 80022c0:	617b      	str	r3, [r7, #20]
        break;
 80022c2:	e00a      	b.n	80022da <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80022c4:	2380      	movs	r3, #128	@ 0x80
 80022c6:	021b      	lsls	r3, r3, #8
 80022c8:	617b      	str	r3, [r7, #20]
        break;
 80022ca:	e006      	b.n	80022da <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80022d0:	231a      	movs	r3, #26
 80022d2:	18fb      	adds	r3, r7, r3
 80022d4:	2201      	movs	r2, #1
 80022d6:	701a      	strb	r2, [r3, #0]
        break;
 80022d8:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d028      	beq.n	8002332 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022e4:	4b26      	ldr	r3, [pc, #152]	@ (8002380 <UART_SetConfig+0x344>)
 80022e6:	0052      	lsls	r2, r2, #1
 80022e8:	5ad3      	ldrh	r3, [r2, r3]
 80022ea:	0019      	movs	r1, r3
 80022ec:	6978      	ldr	r0, [r7, #20]
 80022ee:	f7fd ff11 	bl	8000114 <__udivsi3>
 80022f2:	0003      	movs	r3, r0
 80022f4:	001a      	movs	r2, r3
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	085b      	lsrs	r3, r3, #1
 80022fc:	18d2      	adds	r2, r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	0019      	movs	r1, r3
 8002304:	0010      	movs	r0, r2
 8002306:	f7fd ff05 	bl	8000114 <__udivsi3>
 800230a:	0003      	movs	r3, r0
 800230c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	2b0f      	cmp	r3, #15
 8002312:	d90a      	bls.n	800232a <UART_SetConfig+0x2ee>
 8002314:	693a      	ldr	r2, [r7, #16]
 8002316:	2380      	movs	r3, #128	@ 0x80
 8002318:	025b      	lsls	r3, r3, #9
 800231a:	429a      	cmp	r2, r3
 800231c:	d205      	bcs.n	800232a <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	b29a      	uxth	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	60da      	str	r2, [r3, #12]
 8002328:	e003      	b.n	8002332 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800232a:	231a      	movs	r3, #26
 800232c:	18fb      	adds	r3, r7, r3
 800232e:	2201      	movs	r2, #1
 8002330:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	226a      	movs	r2, #106	@ 0x6a
 8002336:	2101      	movs	r1, #1
 8002338:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2268      	movs	r2, #104	@ 0x68
 800233e:	2101      	movs	r1, #1
 8002340:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800234e:	231a      	movs	r3, #26
 8002350:	18fb      	adds	r3, r7, r3
 8002352:	781b      	ldrb	r3, [r3, #0]
}
 8002354:	0018      	movs	r0, r3
 8002356:	46bd      	mov	sp, r7
 8002358:	b008      	add	sp, #32
 800235a:	bd80      	pop	{r7, pc}
 800235c:	cfff69f3 	.word	0xcfff69f3
 8002360:	ffffcfff 	.word	0xffffcfff
 8002364:	11fff4ff 	.word	0x11fff4ff
 8002368:	40013800 	.word	0x40013800
 800236c:	40021000 	.word	0x40021000
 8002370:	40004400 	.word	0x40004400
 8002374:	40004800 	.word	0x40004800
 8002378:	40004c00 	.word	0x40004c00
 800237c:	00f42400 	.word	0x00f42400
 8002380:	080034ec 	.word	0x080034ec

08002384 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002390:	2208      	movs	r2, #8
 8002392:	4013      	ands	r3, r2
 8002394:	d00b      	beq.n	80023ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	4a4a      	ldr	r2, [pc, #296]	@ (80024c8 <UART_AdvFeatureConfig+0x144>)
 800239e:	4013      	ands	r3, r2
 80023a0:	0019      	movs	r1, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	430a      	orrs	r2, r1
 80023ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b2:	2201      	movs	r2, #1
 80023b4:	4013      	ands	r3, r2
 80023b6:	d00b      	beq.n	80023d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	4a43      	ldr	r2, [pc, #268]	@ (80024cc <UART_AdvFeatureConfig+0x148>)
 80023c0:	4013      	ands	r3, r2
 80023c2:	0019      	movs	r1, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d4:	2202      	movs	r2, #2
 80023d6:	4013      	ands	r3, r2
 80023d8:	d00b      	beq.n	80023f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	4a3b      	ldr	r2, [pc, #236]	@ (80024d0 <UART_AdvFeatureConfig+0x14c>)
 80023e2:	4013      	ands	r3, r2
 80023e4:	0019      	movs	r1, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	430a      	orrs	r2, r1
 80023f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f6:	2204      	movs	r2, #4
 80023f8:	4013      	ands	r3, r2
 80023fa:	d00b      	beq.n	8002414 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	4a34      	ldr	r2, [pc, #208]	@ (80024d4 <UART_AdvFeatureConfig+0x150>)
 8002404:	4013      	ands	r3, r2
 8002406:	0019      	movs	r1, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	430a      	orrs	r2, r1
 8002412:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002418:	2210      	movs	r2, #16
 800241a:	4013      	ands	r3, r2
 800241c:	d00b      	beq.n	8002436 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	4a2c      	ldr	r2, [pc, #176]	@ (80024d8 <UART_AdvFeatureConfig+0x154>)
 8002426:	4013      	ands	r3, r2
 8002428:	0019      	movs	r1, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	430a      	orrs	r2, r1
 8002434:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800243a:	2220      	movs	r2, #32
 800243c:	4013      	ands	r3, r2
 800243e:	d00b      	beq.n	8002458 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	4a25      	ldr	r2, [pc, #148]	@ (80024dc <UART_AdvFeatureConfig+0x158>)
 8002448:	4013      	ands	r3, r2
 800244a:	0019      	movs	r1, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	430a      	orrs	r2, r1
 8002456:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800245c:	2240      	movs	r2, #64	@ 0x40
 800245e:	4013      	ands	r3, r2
 8002460:	d01d      	beq.n	800249e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	4a1d      	ldr	r2, [pc, #116]	@ (80024e0 <UART_AdvFeatureConfig+0x15c>)
 800246a:	4013      	ands	r3, r2
 800246c:	0019      	movs	r1, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	430a      	orrs	r2, r1
 8002478:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800247e:	2380      	movs	r3, #128	@ 0x80
 8002480:	035b      	lsls	r3, r3, #13
 8002482:	429a      	cmp	r2, r3
 8002484:	d10b      	bne.n	800249e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	4a15      	ldr	r2, [pc, #84]	@ (80024e4 <UART_AdvFeatureConfig+0x160>)
 800248e:	4013      	ands	r3, r2
 8002490:	0019      	movs	r1, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	430a      	orrs	r2, r1
 800249c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024a2:	2280      	movs	r2, #128	@ 0x80
 80024a4:	4013      	ands	r3, r2
 80024a6:	d00b      	beq.n	80024c0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	4a0e      	ldr	r2, [pc, #56]	@ (80024e8 <UART_AdvFeatureConfig+0x164>)
 80024b0:	4013      	ands	r3, r2
 80024b2:	0019      	movs	r1, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	430a      	orrs	r2, r1
 80024be:	605a      	str	r2, [r3, #4]
  }
}
 80024c0:	46c0      	nop			@ (mov r8, r8)
 80024c2:	46bd      	mov	sp, r7
 80024c4:	b002      	add	sp, #8
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	ffff7fff 	.word	0xffff7fff
 80024cc:	fffdffff 	.word	0xfffdffff
 80024d0:	fffeffff 	.word	0xfffeffff
 80024d4:	fffbffff 	.word	0xfffbffff
 80024d8:	ffffefff 	.word	0xffffefff
 80024dc:	ffffdfff 	.word	0xffffdfff
 80024e0:	ffefffff 	.word	0xffefffff
 80024e4:	ff9fffff 	.word	0xff9fffff
 80024e8:	fff7ffff 	.word	0xfff7ffff

080024ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b092      	sub	sp, #72	@ 0x48
 80024f0:	af02      	add	r7, sp, #8
 80024f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2290      	movs	r2, #144	@ 0x90
 80024f8:	2100      	movs	r1, #0
 80024fa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80024fc:	f7fe fbf0 	bl	8000ce0 <HAL_GetTick>
 8002500:	0003      	movs	r3, r0
 8002502:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	2208      	movs	r2, #8
 800250c:	4013      	ands	r3, r2
 800250e:	2b08      	cmp	r3, #8
 8002510:	d12d      	bne.n	800256e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002512:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002514:	2280      	movs	r2, #128	@ 0x80
 8002516:	0391      	lsls	r1, r2, #14
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	4a47      	ldr	r2, [pc, #284]	@ (8002638 <UART_CheckIdleState+0x14c>)
 800251c:	9200      	str	r2, [sp, #0]
 800251e:	2200      	movs	r2, #0
 8002520:	f000 f88e 	bl	8002640 <UART_WaitOnFlagUntilTimeout>
 8002524:	1e03      	subs	r3, r0, #0
 8002526:	d022      	beq.n	800256e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002528:	f3ef 8310 	mrs	r3, PRIMASK
 800252c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800252e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002530:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002532:	2301      	movs	r3, #1
 8002534:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002538:	f383 8810 	msr	PRIMASK, r3
}
 800253c:	46c0      	nop			@ (mov r8, r8)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2180      	movs	r1, #128	@ 0x80
 800254a:	438a      	bics	r2, r1
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002550:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002554:	f383 8810 	msr	PRIMASK, r3
}
 8002558:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2288      	movs	r2, #136	@ 0x88
 800255e:	2120      	movs	r1, #32
 8002560:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2284      	movs	r2, #132	@ 0x84
 8002566:	2100      	movs	r1, #0
 8002568:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e060      	b.n	8002630 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2204      	movs	r2, #4
 8002576:	4013      	ands	r3, r2
 8002578:	2b04      	cmp	r3, #4
 800257a:	d146      	bne.n	800260a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800257c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800257e:	2280      	movs	r2, #128	@ 0x80
 8002580:	03d1      	lsls	r1, r2, #15
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	4a2c      	ldr	r2, [pc, #176]	@ (8002638 <UART_CheckIdleState+0x14c>)
 8002586:	9200      	str	r2, [sp, #0]
 8002588:	2200      	movs	r2, #0
 800258a:	f000 f859 	bl	8002640 <UART_WaitOnFlagUntilTimeout>
 800258e:	1e03      	subs	r3, r0, #0
 8002590:	d03b      	beq.n	800260a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002592:	f3ef 8310 	mrs	r3, PRIMASK
 8002596:	60fb      	str	r3, [r7, #12]
  return(result);
 8002598:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800259a:	637b      	str	r3, [r7, #52]	@ 0x34
 800259c:	2301      	movs	r3, #1
 800259e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	f383 8810 	msr	PRIMASK, r3
}
 80025a6:	46c0      	nop			@ (mov r8, r8)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4922      	ldr	r1, [pc, #136]	@ (800263c <UART_CheckIdleState+0x150>)
 80025b4:	400a      	ands	r2, r1
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	f383 8810 	msr	PRIMASK, r3
}
 80025c2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025c4:	f3ef 8310 	mrs	r3, PRIMASK
 80025c8:	61bb      	str	r3, [r7, #24]
  return(result);
 80025ca:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80025ce:	2301      	movs	r3, #1
 80025d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	f383 8810 	msr	PRIMASK, r3
}
 80025d8:	46c0      	nop			@ (mov r8, r8)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	689a      	ldr	r2, [r3, #8]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2101      	movs	r1, #1
 80025e6:	438a      	bics	r2, r1
 80025e8:	609a      	str	r2, [r3, #8]
 80025ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025ec:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ee:	6a3b      	ldr	r3, [r7, #32]
 80025f0:	f383 8810 	msr	PRIMASK, r3
}
 80025f4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	228c      	movs	r2, #140	@ 0x8c
 80025fa:	2120      	movs	r1, #32
 80025fc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2284      	movs	r2, #132	@ 0x84
 8002602:	2100      	movs	r1, #0
 8002604:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e012      	b.n	8002630 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2288      	movs	r2, #136	@ 0x88
 800260e:	2120      	movs	r1, #32
 8002610:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	228c      	movs	r2, #140	@ 0x8c
 8002616:	2120      	movs	r1, #32
 8002618:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2284      	movs	r2, #132	@ 0x84
 800262a:	2100      	movs	r1, #0
 800262c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800262e:	2300      	movs	r3, #0
}
 8002630:	0018      	movs	r0, r3
 8002632:	46bd      	mov	sp, r7
 8002634:	b010      	add	sp, #64	@ 0x40
 8002636:	bd80      	pop	{r7, pc}
 8002638:	01ffffff 	.word	0x01ffffff
 800263c:	fffffedf 	.word	0xfffffedf

08002640 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	603b      	str	r3, [r7, #0]
 800264c:	1dfb      	adds	r3, r7, #7
 800264e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002650:	e051      	b.n	80026f6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	3301      	adds	r3, #1
 8002656:	d04e      	beq.n	80026f6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002658:	f7fe fb42 	bl	8000ce0 <HAL_GetTick>
 800265c:	0002      	movs	r2, r0
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	69ba      	ldr	r2, [r7, #24]
 8002664:	429a      	cmp	r2, r3
 8002666:	d302      	bcc.n	800266e <UART_WaitOnFlagUntilTimeout+0x2e>
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800266e:	2303      	movs	r3, #3
 8002670:	e051      	b.n	8002716 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2204      	movs	r2, #4
 800267a:	4013      	ands	r3, r2
 800267c:	d03b      	beq.n	80026f6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	2b80      	cmp	r3, #128	@ 0x80
 8002682:	d038      	beq.n	80026f6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	2b40      	cmp	r3, #64	@ 0x40
 8002688:	d035      	beq.n	80026f6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	69db      	ldr	r3, [r3, #28]
 8002690:	2208      	movs	r2, #8
 8002692:	4013      	ands	r3, r2
 8002694:	2b08      	cmp	r3, #8
 8002696:	d111      	bne.n	80026bc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2208      	movs	r2, #8
 800269e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	0018      	movs	r0, r3
 80026a4:	f000 f83c 	bl	8002720 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2290      	movs	r2, #144	@ 0x90
 80026ac:	2108      	movs	r1, #8
 80026ae:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2284      	movs	r2, #132	@ 0x84
 80026b4:	2100      	movs	r1, #0
 80026b6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e02c      	b.n	8002716 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	69da      	ldr	r2, [r3, #28]
 80026c2:	2380      	movs	r3, #128	@ 0x80
 80026c4:	011b      	lsls	r3, r3, #4
 80026c6:	401a      	ands	r2, r3
 80026c8:	2380      	movs	r3, #128	@ 0x80
 80026ca:	011b      	lsls	r3, r3, #4
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d112      	bne.n	80026f6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2280      	movs	r2, #128	@ 0x80
 80026d6:	0112      	lsls	r2, r2, #4
 80026d8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	0018      	movs	r0, r3
 80026de:	f000 f81f 	bl	8002720 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2290      	movs	r2, #144	@ 0x90
 80026e6:	2120      	movs	r1, #32
 80026e8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2284      	movs	r2, #132	@ 0x84
 80026ee:	2100      	movs	r1, #0
 80026f0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e00f      	b.n	8002716 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	69db      	ldr	r3, [r3, #28]
 80026fc:	68ba      	ldr	r2, [r7, #8]
 80026fe:	4013      	ands	r3, r2
 8002700:	68ba      	ldr	r2, [r7, #8]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	425a      	negs	r2, r3
 8002706:	4153      	adcs	r3, r2
 8002708:	b2db      	uxtb	r3, r3
 800270a:	001a      	movs	r2, r3
 800270c:	1dfb      	adds	r3, r7, #7
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	429a      	cmp	r2, r3
 8002712:	d09e      	beq.n	8002652 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	0018      	movs	r0, r3
 8002718:	46bd      	mov	sp, r7
 800271a:	b004      	add	sp, #16
 800271c:	bd80      	pop	{r7, pc}
	...

08002720 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b08e      	sub	sp, #56	@ 0x38
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002728:	f3ef 8310 	mrs	r3, PRIMASK
 800272c:	617b      	str	r3, [r7, #20]
  return(result);
 800272e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002730:	637b      	str	r3, [r7, #52]	@ 0x34
 8002732:	2301      	movs	r3, #1
 8002734:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	f383 8810 	msr	PRIMASK, r3
}
 800273c:	46c0      	nop			@ (mov r8, r8)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4926      	ldr	r1, [pc, #152]	@ (80027e4 <UART_EndRxTransfer+0xc4>)
 800274a:	400a      	ands	r2, r1
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002750:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	f383 8810 	msr	PRIMASK, r3
}
 8002758:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800275a:	f3ef 8310 	mrs	r3, PRIMASK
 800275e:	623b      	str	r3, [r7, #32]
  return(result);
 8002760:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002762:	633b      	str	r3, [r7, #48]	@ 0x30
 8002764:	2301      	movs	r3, #1
 8002766:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800276a:	f383 8810 	msr	PRIMASK, r3
}
 800276e:	46c0      	nop			@ (mov r8, r8)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689a      	ldr	r2, [r3, #8]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	491b      	ldr	r1, [pc, #108]	@ (80027e8 <UART_EndRxTransfer+0xc8>)
 800277c:	400a      	ands	r2, r1
 800277e:	609a      	str	r2, [r3, #8]
 8002780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002782:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002786:	f383 8810 	msr	PRIMASK, r3
}
 800278a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002790:	2b01      	cmp	r3, #1
 8002792:	d118      	bne.n	80027c6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002794:	f3ef 8310 	mrs	r3, PRIMASK
 8002798:	60bb      	str	r3, [r7, #8]
  return(result);
 800279a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800279c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800279e:	2301      	movs	r3, #1
 80027a0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	f383 8810 	msr	PRIMASK, r3
}
 80027a8:	46c0      	nop			@ (mov r8, r8)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2110      	movs	r1, #16
 80027b6:	438a      	bics	r2, r1
 80027b8:	601a      	str	r2, [r3, #0]
 80027ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027bc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	f383 8810 	msr	PRIMASK, r3
}
 80027c4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	228c      	movs	r2, #140	@ 0x8c
 80027ca:	2120      	movs	r1, #32
 80027cc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80027da:	46c0      	nop			@ (mov r8, r8)
 80027dc:	46bd      	mov	sp, r7
 80027de:	b00e      	add	sp, #56	@ 0x38
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	46c0      	nop			@ (mov r8, r8)
 80027e4:	fffffedf 	.word	0xfffffedf
 80027e8:	effffffe 	.word	0xeffffffe

080027ec <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
 80027f8:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d101      	bne.n	8002804 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	e05d      	b.n	80028c0 <HAL_RS485Ex_Init+0xd4>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2288      	movs	r2, #136	@ 0x88
 8002808:	589b      	ldr	r3, [r3, r2]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d107      	bne.n	800281e <HAL_RS485Ex_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2284      	movs	r2, #132	@ 0x84
 8002812:	2100      	movs	r1, #0
 8002814:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	0018      	movs	r0, r3
 800281a:	f7fe f8bb 	bl	8000994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2288      	movs	r2, #136	@ 0x88
 8002822:	2124      	movs	r1, #36	@ 0x24
 8002824:	5099      	str	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2101      	movs	r1, #1
 8002832:	438a      	bics	r2, r1
 8002834:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800283a:	2b00      	cmp	r3, #0
 800283c:	d003      	beq.n	8002846 <HAL_RS485Ex_Init+0x5a>
  {
    UART_AdvFeatureConfig(huart);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	0018      	movs	r0, r3
 8002842:	f7ff fd9f 	bl	8002384 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	0018      	movs	r0, r3
 800284a:	f7ff fbf7 	bl	800203c <UART_SetConfig>
 800284e:	0003      	movs	r3, r0
 8002850:	2b01      	cmp	r3, #1
 8002852:	d101      	bne.n	8002858 <HAL_RS485Ex_Init+0x6c>
  {
    return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e033      	b.n	80028c0 <HAL_RS485Ex_Init+0xd4>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	689a      	ldr	r2, [r3, #8]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2180      	movs	r1, #128	@ 0x80
 8002864:	01c9      	lsls	r1, r1, #7
 8002866:	430a      	orrs	r2, r1
 8002868:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	4a15      	ldr	r2, [pc, #84]	@ (80028c8 <HAL_RS485Ex_Init+0xdc>)
 8002872:	4013      	ands	r3, r2
 8002874:	0019      	movs	r1, r3
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	430a      	orrs	r2, r1
 800287e:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	055b      	lsls	r3, r3, #21
 8002884:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	041b      	lsls	r3, r3, #16
 800288a:	697a      	ldr	r2, [r7, #20]
 800288c:	4313      	orrs	r3, r2
 800288e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a0d      	ldr	r2, [pc, #52]	@ (80028cc <HAL_RS485Ex_Init+0xe0>)
 8002898:	4013      	ands	r3, r2
 800289a:	0019      	movs	r1, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	697a      	ldr	r2, [r7, #20]
 80028a2:	430a      	orrs	r2, r1
 80028a4:	601a      	str	r2, [r3, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2101      	movs	r1, #1
 80028b2:	430a      	orrs	r2, r1
 80028b4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	0018      	movs	r0, r3
 80028ba:	f7ff fe17 	bl	80024ec <UART_CheckIdleState>
 80028be:	0003      	movs	r3, r0
}
 80028c0:	0018      	movs	r0, r3
 80028c2:	46bd      	mov	sp, r7
 80028c4:	b006      	add	sp, #24
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	ffff7fff 	.word	0xffff7fff
 80028cc:	fc00ffff 	.word	0xfc00ffff

080028d0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2284      	movs	r2, #132	@ 0x84
 80028dc:	5c9b      	ldrb	r3, [r3, r2]
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d101      	bne.n	80028e6 <HAL_UARTEx_DisableFifoMode+0x16>
 80028e2:	2302      	movs	r3, #2
 80028e4:	e027      	b.n	8002936 <HAL_UARTEx_DisableFifoMode+0x66>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2284      	movs	r2, #132	@ 0x84
 80028ea:	2101      	movs	r1, #1
 80028ec:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2288      	movs	r2, #136	@ 0x88
 80028f2:	2124      	movs	r1, #36	@ 0x24
 80028f4:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2101      	movs	r1, #1
 800290a:	438a      	bics	r2, r1
 800290c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	4a0b      	ldr	r2, [pc, #44]	@ (8002940 <HAL_UARTEx_DisableFifoMode+0x70>)
 8002912:	4013      	ands	r3, r2
 8002914:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	68fa      	ldr	r2, [r7, #12]
 8002922:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2288      	movs	r2, #136	@ 0x88
 8002928:	2120      	movs	r1, #32
 800292a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2284      	movs	r2, #132	@ 0x84
 8002930:	2100      	movs	r1, #0
 8002932:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002934:	2300      	movs	r3, #0
}
 8002936:	0018      	movs	r0, r3
 8002938:	46bd      	mov	sp, r7
 800293a:	b004      	add	sp, #16
 800293c:	bd80      	pop	{r7, pc}
 800293e:	46c0      	nop			@ (mov r8, r8)
 8002940:	dfffffff 	.word	0xdfffffff

08002944 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2284      	movs	r2, #132	@ 0x84
 8002952:	5c9b      	ldrb	r3, [r3, r2]
 8002954:	2b01      	cmp	r3, #1
 8002956:	d101      	bne.n	800295c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002958:	2302      	movs	r3, #2
 800295a:	e02e      	b.n	80029ba <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2284      	movs	r2, #132	@ 0x84
 8002960:	2101      	movs	r1, #1
 8002962:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2288      	movs	r2, #136	@ 0x88
 8002968:	2124      	movs	r1, #36	@ 0x24
 800296a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2101      	movs	r1, #1
 8002980:	438a      	bics	r2, r1
 8002982:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	00db      	lsls	r3, r3, #3
 800298c:	08d9      	lsrs	r1, r3, #3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	683a      	ldr	r2, [r7, #0]
 8002994:	430a      	orrs	r2, r1
 8002996:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	0018      	movs	r0, r3
 800299c:	f000 f854 	bl	8002a48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2288      	movs	r2, #136	@ 0x88
 80029ac:	2120      	movs	r1, #32
 80029ae:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2284      	movs	r2, #132	@ 0x84
 80029b4:	2100      	movs	r1, #0
 80029b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	0018      	movs	r0, r3
 80029bc:	46bd      	mov	sp, r7
 80029be:	b004      	add	sp, #16
 80029c0:	bd80      	pop	{r7, pc}
	...

080029c4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2284      	movs	r2, #132	@ 0x84
 80029d2:	5c9b      	ldrb	r3, [r3, r2]
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d101      	bne.n	80029dc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80029d8:	2302      	movs	r3, #2
 80029da:	e02f      	b.n	8002a3c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2284      	movs	r2, #132	@ 0x84
 80029e0:	2101      	movs	r1, #1
 80029e2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2288      	movs	r2, #136	@ 0x88
 80029e8:	2124      	movs	r1, #36	@ 0x24
 80029ea:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2101      	movs	r1, #1
 8002a00:	438a      	bics	r2, r1
 8002a02:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	4a0e      	ldr	r2, [pc, #56]	@ (8002a44 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	0019      	movs	r1, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	683a      	ldr	r2, [r7, #0]
 8002a16:	430a      	orrs	r2, r1
 8002a18:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	f000 f813 	bl	8002a48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2288      	movs	r2, #136	@ 0x88
 8002a2e:	2120      	movs	r1, #32
 8002a30:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2284      	movs	r2, #132	@ 0x84
 8002a36:	2100      	movs	r1, #0
 8002a38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	b004      	add	sp, #16
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	f1ffffff 	.word	0xf1ffffff

08002a48 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d108      	bne.n	8002a6a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	226a      	movs	r2, #106	@ 0x6a
 8002a5c:	2101      	movs	r1, #1
 8002a5e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2268      	movs	r2, #104	@ 0x68
 8002a64:	2101      	movs	r1, #1
 8002a66:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002a68:	e043      	b.n	8002af2 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002a6a:	260f      	movs	r6, #15
 8002a6c:	19bb      	adds	r3, r7, r6
 8002a6e:	2208      	movs	r2, #8
 8002a70:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002a72:	200e      	movs	r0, #14
 8002a74:	183b      	adds	r3, r7, r0
 8002a76:	2208      	movs	r2, #8
 8002a78:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	0e5b      	lsrs	r3, r3, #25
 8002a82:	b2da      	uxtb	r2, r3
 8002a84:	240d      	movs	r4, #13
 8002a86:	193b      	adds	r3, r7, r4
 8002a88:	2107      	movs	r1, #7
 8002a8a:	400a      	ands	r2, r1
 8002a8c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	0f5b      	lsrs	r3, r3, #29
 8002a96:	b2da      	uxtb	r2, r3
 8002a98:	250c      	movs	r5, #12
 8002a9a:	197b      	adds	r3, r7, r5
 8002a9c:	2107      	movs	r1, #7
 8002a9e:	400a      	ands	r2, r1
 8002aa0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002aa2:	183b      	adds	r3, r7, r0
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	197a      	adds	r2, r7, r5
 8002aa8:	7812      	ldrb	r2, [r2, #0]
 8002aaa:	4914      	ldr	r1, [pc, #80]	@ (8002afc <UARTEx_SetNbDataToProcess+0xb4>)
 8002aac:	5c8a      	ldrb	r2, [r1, r2]
 8002aae:	435a      	muls	r2, r3
 8002ab0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8002ab2:	197b      	adds	r3, r7, r5
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	4a12      	ldr	r2, [pc, #72]	@ (8002b00 <UARTEx_SetNbDataToProcess+0xb8>)
 8002ab8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002aba:	0019      	movs	r1, r3
 8002abc:	f7fd fbb4 	bl	8000228 <__divsi3>
 8002ac0:	0003      	movs	r3, r0
 8002ac2:	b299      	uxth	r1, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	226a      	movs	r2, #106	@ 0x6a
 8002ac8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002aca:	19bb      	adds	r3, r7, r6
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	193a      	adds	r2, r7, r4
 8002ad0:	7812      	ldrb	r2, [r2, #0]
 8002ad2:	490a      	ldr	r1, [pc, #40]	@ (8002afc <UARTEx_SetNbDataToProcess+0xb4>)
 8002ad4:	5c8a      	ldrb	r2, [r1, r2]
 8002ad6:	435a      	muls	r2, r3
 8002ad8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8002ada:	193b      	adds	r3, r7, r4
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	4a08      	ldr	r2, [pc, #32]	@ (8002b00 <UARTEx_SetNbDataToProcess+0xb8>)
 8002ae0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002ae2:	0019      	movs	r1, r3
 8002ae4:	f7fd fba0 	bl	8000228 <__divsi3>
 8002ae8:	0003      	movs	r3, r0
 8002aea:	b299      	uxth	r1, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2268      	movs	r2, #104	@ 0x68
 8002af0:	5299      	strh	r1, [r3, r2]
}
 8002af2:	46c0      	nop			@ (mov r8, r8)
 8002af4:	46bd      	mov	sp, r7
 8002af6:	b005      	add	sp, #20
 8002af8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002afa:	46c0      	nop			@ (mov r8, r8)
 8002afc:	08003504 	.word	0x08003504
 8002b00:	0800350c 	.word	0x0800350c

08002b04 <siprintf>:
 8002b04:	b40e      	push	{r1, r2, r3}
 8002b06:	b500      	push	{lr}
 8002b08:	490b      	ldr	r1, [pc, #44]	@ (8002b38 <siprintf+0x34>)
 8002b0a:	b09c      	sub	sp, #112	@ 0x70
 8002b0c:	ab1d      	add	r3, sp, #116	@ 0x74
 8002b0e:	9002      	str	r0, [sp, #8]
 8002b10:	9006      	str	r0, [sp, #24]
 8002b12:	9107      	str	r1, [sp, #28]
 8002b14:	9104      	str	r1, [sp, #16]
 8002b16:	4809      	ldr	r0, [pc, #36]	@ (8002b3c <siprintf+0x38>)
 8002b18:	4909      	ldr	r1, [pc, #36]	@ (8002b40 <siprintf+0x3c>)
 8002b1a:	cb04      	ldmia	r3!, {r2}
 8002b1c:	9105      	str	r1, [sp, #20]
 8002b1e:	6800      	ldr	r0, [r0, #0]
 8002b20:	a902      	add	r1, sp, #8
 8002b22:	9301      	str	r3, [sp, #4]
 8002b24:	f000 f99e 	bl	8002e64 <_svfiprintf_r>
 8002b28:	2200      	movs	r2, #0
 8002b2a:	9b02      	ldr	r3, [sp, #8]
 8002b2c:	701a      	strb	r2, [r3, #0]
 8002b2e:	b01c      	add	sp, #112	@ 0x70
 8002b30:	bc08      	pop	{r3}
 8002b32:	b003      	add	sp, #12
 8002b34:	4718      	bx	r3
 8002b36:	46c0      	nop			@ (mov r8, r8)
 8002b38:	7fffffff 	.word	0x7fffffff
 8002b3c:	2000000c 	.word	0x2000000c
 8002b40:	ffff0208 	.word	0xffff0208

08002b44 <memset>:
 8002b44:	0003      	movs	r3, r0
 8002b46:	1882      	adds	r2, r0, r2
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d100      	bne.n	8002b4e <memset+0xa>
 8002b4c:	4770      	bx	lr
 8002b4e:	7019      	strb	r1, [r3, #0]
 8002b50:	3301      	adds	r3, #1
 8002b52:	e7f9      	b.n	8002b48 <memset+0x4>

08002b54 <__errno>:
 8002b54:	4b01      	ldr	r3, [pc, #4]	@ (8002b5c <__errno+0x8>)
 8002b56:	6818      	ldr	r0, [r3, #0]
 8002b58:	4770      	bx	lr
 8002b5a:	46c0      	nop			@ (mov r8, r8)
 8002b5c:	2000000c 	.word	0x2000000c

08002b60 <__libc_init_array>:
 8002b60:	b570      	push	{r4, r5, r6, lr}
 8002b62:	2600      	movs	r6, #0
 8002b64:	4c0c      	ldr	r4, [pc, #48]	@ (8002b98 <__libc_init_array+0x38>)
 8002b66:	4d0d      	ldr	r5, [pc, #52]	@ (8002b9c <__libc_init_array+0x3c>)
 8002b68:	1b64      	subs	r4, r4, r5
 8002b6a:	10a4      	asrs	r4, r4, #2
 8002b6c:	42a6      	cmp	r6, r4
 8002b6e:	d109      	bne.n	8002b84 <__libc_init_array+0x24>
 8002b70:	2600      	movs	r6, #0
 8002b72:	f000 fc65 	bl	8003440 <_init>
 8002b76:	4c0a      	ldr	r4, [pc, #40]	@ (8002ba0 <__libc_init_array+0x40>)
 8002b78:	4d0a      	ldr	r5, [pc, #40]	@ (8002ba4 <__libc_init_array+0x44>)
 8002b7a:	1b64      	subs	r4, r4, r5
 8002b7c:	10a4      	asrs	r4, r4, #2
 8002b7e:	42a6      	cmp	r6, r4
 8002b80:	d105      	bne.n	8002b8e <__libc_init_array+0x2e>
 8002b82:	bd70      	pop	{r4, r5, r6, pc}
 8002b84:	00b3      	lsls	r3, r6, #2
 8002b86:	58eb      	ldr	r3, [r5, r3]
 8002b88:	4798      	blx	r3
 8002b8a:	3601      	adds	r6, #1
 8002b8c:	e7ee      	b.n	8002b6c <__libc_init_array+0xc>
 8002b8e:	00b3      	lsls	r3, r6, #2
 8002b90:	58eb      	ldr	r3, [r5, r3]
 8002b92:	4798      	blx	r3
 8002b94:	3601      	adds	r6, #1
 8002b96:	e7f2      	b.n	8002b7e <__libc_init_array+0x1e>
 8002b98:	08003548 	.word	0x08003548
 8002b9c:	08003548 	.word	0x08003548
 8002ba0:	0800354c 	.word	0x0800354c
 8002ba4:	08003548 	.word	0x08003548

08002ba8 <__retarget_lock_acquire_recursive>:
 8002ba8:	4770      	bx	lr

08002baa <__retarget_lock_release_recursive>:
 8002baa:	4770      	bx	lr

08002bac <_free_r>:
 8002bac:	b570      	push	{r4, r5, r6, lr}
 8002bae:	0005      	movs	r5, r0
 8002bb0:	1e0c      	subs	r4, r1, #0
 8002bb2:	d010      	beq.n	8002bd6 <_free_r+0x2a>
 8002bb4:	3c04      	subs	r4, #4
 8002bb6:	6823      	ldr	r3, [r4, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	da00      	bge.n	8002bbe <_free_r+0x12>
 8002bbc:	18e4      	adds	r4, r4, r3
 8002bbe:	0028      	movs	r0, r5
 8002bc0:	f000 f8e0 	bl	8002d84 <__malloc_lock>
 8002bc4:	4a1d      	ldr	r2, [pc, #116]	@ (8002c3c <_free_r+0x90>)
 8002bc6:	6813      	ldr	r3, [r2, #0]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d105      	bne.n	8002bd8 <_free_r+0x2c>
 8002bcc:	6063      	str	r3, [r4, #4]
 8002bce:	6014      	str	r4, [r2, #0]
 8002bd0:	0028      	movs	r0, r5
 8002bd2:	f000 f8df 	bl	8002d94 <__malloc_unlock>
 8002bd6:	bd70      	pop	{r4, r5, r6, pc}
 8002bd8:	42a3      	cmp	r3, r4
 8002bda:	d908      	bls.n	8002bee <_free_r+0x42>
 8002bdc:	6820      	ldr	r0, [r4, #0]
 8002bde:	1821      	adds	r1, r4, r0
 8002be0:	428b      	cmp	r3, r1
 8002be2:	d1f3      	bne.n	8002bcc <_free_r+0x20>
 8002be4:	6819      	ldr	r1, [r3, #0]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	1809      	adds	r1, r1, r0
 8002bea:	6021      	str	r1, [r4, #0]
 8002bec:	e7ee      	b.n	8002bcc <_free_r+0x20>
 8002bee:	001a      	movs	r2, r3
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <_free_r+0x4e>
 8002bf6:	42a3      	cmp	r3, r4
 8002bf8:	d9f9      	bls.n	8002bee <_free_r+0x42>
 8002bfa:	6811      	ldr	r1, [r2, #0]
 8002bfc:	1850      	adds	r0, r2, r1
 8002bfe:	42a0      	cmp	r0, r4
 8002c00:	d10b      	bne.n	8002c1a <_free_r+0x6e>
 8002c02:	6820      	ldr	r0, [r4, #0]
 8002c04:	1809      	adds	r1, r1, r0
 8002c06:	1850      	adds	r0, r2, r1
 8002c08:	6011      	str	r1, [r2, #0]
 8002c0a:	4283      	cmp	r3, r0
 8002c0c:	d1e0      	bne.n	8002bd0 <_free_r+0x24>
 8002c0e:	6818      	ldr	r0, [r3, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	1841      	adds	r1, r0, r1
 8002c14:	6011      	str	r1, [r2, #0]
 8002c16:	6053      	str	r3, [r2, #4]
 8002c18:	e7da      	b.n	8002bd0 <_free_r+0x24>
 8002c1a:	42a0      	cmp	r0, r4
 8002c1c:	d902      	bls.n	8002c24 <_free_r+0x78>
 8002c1e:	230c      	movs	r3, #12
 8002c20:	602b      	str	r3, [r5, #0]
 8002c22:	e7d5      	b.n	8002bd0 <_free_r+0x24>
 8002c24:	6820      	ldr	r0, [r4, #0]
 8002c26:	1821      	adds	r1, r4, r0
 8002c28:	428b      	cmp	r3, r1
 8002c2a:	d103      	bne.n	8002c34 <_free_r+0x88>
 8002c2c:	6819      	ldr	r1, [r3, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	1809      	adds	r1, r1, r0
 8002c32:	6021      	str	r1, [r4, #0]
 8002c34:	6063      	str	r3, [r4, #4]
 8002c36:	6054      	str	r4, [r2, #4]
 8002c38:	e7ca      	b.n	8002bd0 <_free_r+0x24>
 8002c3a:	46c0      	nop			@ (mov r8, r8)
 8002c3c:	20000358 	.word	0x20000358

08002c40 <sbrk_aligned>:
 8002c40:	b570      	push	{r4, r5, r6, lr}
 8002c42:	4e0f      	ldr	r6, [pc, #60]	@ (8002c80 <sbrk_aligned+0x40>)
 8002c44:	000d      	movs	r5, r1
 8002c46:	6831      	ldr	r1, [r6, #0]
 8002c48:	0004      	movs	r4, r0
 8002c4a:	2900      	cmp	r1, #0
 8002c4c:	d102      	bne.n	8002c54 <sbrk_aligned+0x14>
 8002c4e:	f000 fb99 	bl	8003384 <_sbrk_r>
 8002c52:	6030      	str	r0, [r6, #0]
 8002c54:	0029      	movs	r1, r5
 8002c56:	0020      	movs	r0, r4
 8002c58:	f000 fb94 	bl	8003384 <_sbrk_r>
 8002c5c:	1c43      	adds	r3, r0, #1
 8002c5e:	d103      	bne.n	8002c68 <sbrk_aligned+0x28>
 8002c60:	2501      	movs	r5, #1
 8002c62:	426d      	negs	r5, r5
 8002c64:	0028      	movs	r0, r5
 8002c66:	bd70      	pop	{r4, r5, r6, pc}
 8002c68:	2303      	movs	r3, #3
 8002c6a:	1cc5      	adds	r5, r0, #3
 8002c6c:	439d      	bics	r5, r3
 8002c6e:	42a8      	cmp	r0, r5
 8002c70:	d0f8      	beq.n	8002c64 <sbrk_aligned+0x24>
 8002c72:	1a29      	subs	r1, r5, r0
 8002c74:	0020      	movs	r0, r4
 8002c76:	f000 fb85 	bl	8003384 <_sbrk_r>
 8002c7a:	3001      	adds	r0, #1
 8002c7c:	d1f2      	bne.n	8002c64 <sbrk_aligned+0x24>
 8002c7e:	e7ef      	b.n	8002c60 <sbrk_aligned+0x20>
 8002c80:	20000354 	.word	0x20000354

08002c84 <_malloc_r>:
 8002c84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c86:	2203      	movs	r2, #3
 8002c88:	1ccb      	adds	r3, r1, #3
 8002c8a:	4393      	bics	r3, r2
 8002c8c:	3308      	adds	r3, #8
 8002c8e:	0005      	movs	r5, r0
 8002c90:	001f      	movs	r7, r3
 8002c92:	2b0c      	cmp	r3, #12
 8002c94:	d234      	bcs.n	8002d00 <_malloc_r+0x7c>
 8002c96:	270c      	movs	r7, #12
 8002c98:	42b9      	cmp	r1, r7
 8002c9a:	d833      	bhi.n	8002d04 <_malloc_r+0x80>
 8002c9c:	0028      	movs	r0, r5
 8002c9e:	f000 f871 	bl	8002d84 <__malloc_lock>
 8002ca2:	4e37      	ldr	r6, [pc, #220]	@ (8002d80 <_malloc_r+0xfc>)
 8002ca4:	6833      	ldr	r3, [r6, #0]
 8002ca6:	001c      	movs	r4, r3
 8002ca8:	2c00      	cmp	r4, #0
 8002caa:	d12f      	bne.n	8002d0c <_malloc_r+0x88>
 8002cac:	0039      	movs	r1, r7
 8002cae:	0028      	movs	r0, r5
 8002cb0:	f7ff ffc6 	bl	8002c40 <sbrk_aligned>
 8002cb4:	0004      	movs	r4, r0
 8002cb6:	1c43      	adds	r3, r0, #1
 8002cb8:	d15f      	bne.n	8002d7a <_malloc_r+0xf6>
 8002cba:	6834      	ldr	r4, [r6, #0]
 8002cbc:	9400      	str	r4, [sp, #0]
 8002cbe:	9b00      	ldr	r3, [sp, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d14a      	bne.n	8002d5a <_malloc_r+0xd6>
 8002cc4:	2c00      	cmp	r4, #0
 8002cc6:	d052      	beq.n	8002d6e <_malloc_r+0xea>
 8002cc8:	6823      	ldr	r3, [r4, #0]
 8002cca:	0028      	movs	r0, r5
 8002ccc:	18e3      	adds	r3, r4, r3
 8002cce:	9900      	ldr	r1, [sp, #0]
 8002cd0:	9301      	str	r3, [sp, #4]
 8002cd2:	f000 fb57 	bl	8003384 <_sbrk_r>
 8002cd6:	9b01      	ldr	r3, [sp, #4]
 8002cd8:	4283      	cmp	r3, r0
 8002cda:	d148      	bne.n	8002d6e <_malloc_r+0xea>
 8002cdc:	6823      	ldr	r3, [r4, #0]
 8002cde:	0028      	movs	r0, r5
 8002ce0:	1aff      	subs	r7, r7, r3
 8002ce2:	0039      	movs	r1, r7
 8002ce4:	f7ff ffac 	bl	8002c40 <sbrk_aligned>
 8002ce8:	3001      	adds	r0, #1
 8002cea:	d040      	beq.n	8002d6e <_malloc_r+0xea>
 8002cec:	6823      	ldr	r3, [r4, #0]
 8002cee:	19db      	adds	r3, r3, r7
 8002cf0:	6023      	str	r3, [r4, #0]
 8002cf2:	6833      	ldr	r3, [r6, #0]
 8002cf4:	685a      	ldr	r2, [r3, #4]
 8002cf6:	2a00      	cmp	r2, #0
 8002cf8:	d133      	bne.n	8002d62 <_malloc_r+0xde>
 8002cfa:	9b00      	ldr	r3, [sp, #0]
 8002cfc:	6033      	str	r3, [r6, #0]
 8002cfe:	e019      	b.n	8002d34 <_malloc_r+0xb0>
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	dac9      	bge.n	8002c98 <_malloc_r+0x14>
 8002d04:	230c      	movs	r3, #12
 8002d06:	602b      	str	r3, [r5, #0]
 8002d08:	2000      	movs	r0, #0
 8002d0a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002d0c:	6821      	ldr	r1, [r4, #0]
 8002d0e:	1bc9      	subs	r1, r1, r7
 8002d10:	d420      	bmi.n	8002d54 <_malloc_r+0xd0>
 8002d12:	290b      	cmp	r1, #11
 8002d14:	d90a      	bls.n	8002d2c <_malloc_r+0xa8>
 8002d16:	19e2      	adds	r2, r4, r7
 8002d18:	6027      	str	r7, [r4, #0]
 8002d1a:	42a3      	cmp	r3, r4
 8002d1c:	d104      	bne.n	8002d28 <_malloc_r+0xa4>
 8002d1e:	6032      	str	r2, [r6, #0]
 8002d20:	6863      	ldr	r3, [r4, #4]
 8002d22:	6011      	str	r1, [r2, #0]
 8002d24:	6053      	str	r3, [r2, #4]
 8002d26:	e005      	b.n	8002d34 <_malloc_r+0xb0>
 8002d28:	605a      	str	r2, [r3, #4]
 8002d2a:	e7f9      	b.n	8002d20 <_malloc_r+0x9c>
 8002d2c:	6862      	ldr	r2, [r4, #4]
 8002d2e:	42a3      	cmp	r3, r4
 8002d30:	d10e      	bne.n	8002d50 <_malloc_r+0xcc>
 8002d32:	6032      	str	r2, [r6, #0]
 8002d34:	0028      	movs	r0, r5
 8002d36:	f000 f82d 	bl	8002d94 <__malloc_unlock>
 8002d3a:	0020      	movs	r0, r4
 8002d3c:	2207      	movs	r2, #7
 8002d3e:	300b      	adds	r0, #11
 8002d40:	1d23      	adds	r3, r4, #4
 8002d42:	4390      	bics	r0, r2
 8002d44:	1ac2      	subs	r2, r0, r3
 8002d46:	4298      	cmp	r0, r3
 8002d48:	d0df      	beq.n	8002d0a <_malloc_r+0x86>
 8002d4a:	1a1b      	subs	r3, r3, r0
 8002d4c:	50a3      	str	r3, [r4, r2]
 8002d4e:	e7dc      	b.n	8002d0a <_malloc_r+0x86>
 8002d50:	605a      	str	r2, [r3, #4]
 8002d52:	e7ef      	b.n	8002d34 <_malloc_r+0xb0>
 8002d54:	0023      	movs	r3, r4
 8002d56:	6864      	ldr	r4, [r4, #4]
 8002d58:	e7a6      	b.n	8002ca8 <_malloc_r+0x24>
 8002d5a:	9c00      	ldr	r4, [sp, #0]
 8002d5c:	6863      	ldr	r3, [r4, #4]
 8002d5e:	9300      	str	r3, [sp, #0]
 8002d60:	e7ad      	b.n	8002cbe <_malloc_r+0x3a>
 8002d62:	001a      	movs	r2, r3
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	42a3      	cmp	r3, r4
 8002d68:	d1fb      	bne.n	8002d62 <_malloc_r+0xde>
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	e7da      	b.n	8002d24 <_malloc_r+0xa0>
 8002d6e:	230c      	movs	r3, #12
 8002d70:	0028      	movs	r0, r5
 8002d72:	602b      	str	r3, [r5, #0]
 8002d74:	f000 f80e 	bl	8002d94 <__malloc_unlock>
 8002d78:	e7c6      	b.n	8002d08 <_malloc_r+0x84>
 8002d7a:	6007      	str	r7, [r0, #0]
 8002d7c:	e7da      	b.n	8002d34 <_malloc_r+0xb0>
 8002d7e:	46c0      	nop			@ (mov r8, r8)
 8002d80:	20000358 	.word	0x20000358

08002d84 <__malloc_lock>:
 8002d84:	b510      	push	{r4, lr}
 8002d86:	4802      	ldr	r0, [pc, #8]	@ (8002d90 <__malloc_lock+0xc>)
 8002d88:	f7ff ff0e 	bl	8002ba8 <__retarget_lock_acquire_recursive>
 8002d8c:	bd10      	pop	{r4, pc}
 8002d8e:	46c0      	nop			@ (mov r8, r8)
 8002d90:	20000350 	.word	0x20000350

08002d94 <__malloc_unlock>:
 8002d94:	b510      	push	{r4, lr}
 8002d96:	4802      	ldr	r0, [pc, #8]	@ (8002da0 <__malloc_unlock+0xc>)
 8002d98:	f7ff ff07 	bl	8002baa <__retarget_lock_release_recursive>
 8002d9c:	bd10      	pop	{r4, pc}
 8002d9e:	46c0      	nop			@ (mov r8, r8)
 8002da0:	20000350 	.word	0x20000350

08002da4 <__ssputs_r>:
 8002da4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002da6:	688e      	ldr	r6, [r1, #8]
 8002da8:	b085      	sub	sp, #20
 8002daa:	001f      	movs	r7, r3
 8002dac:	000c      	movs	r4, r1
 8002dae:	680b      	ldr	r3, [r1, #0]
 8002db0:	9002      	str	r0, [sp, #8]
 8002db2:	9203      	str	r2, [sp, #12]
 8002db4:	42be      	cmp	r6, r7
 8002db6:	d830      	bhi.n	8002e1a <__ssputs_r+0x76>
 8002db8:	210c      	movs	r1, #12
 8002dba:	5e62      	ldrsh	r2, [r4, r1]
 8002dbc:	2190      	movs	r1, #144	@ 0x90
 8002dbe:	00c9      	lsls	r1, r1, #3
 8002dc0:	420a      	tst	r2, r1
 8002dc2:	d028      	beq.n	8002e16 <__ssputs_r+0x72>
 8002dc4:	2003      	movs	r0, #3
 8002dc6:	6921      	ldr	r1, [r4, #16]
 8002dc8:	1a5b      	subs	r3, r3, r1
 8002dca:	9301      	str	r3, [sp, #4]
 8002dcc:	6963      	ldr	r3, [r4, #20]
 8002dce:	4343      	muls	r3, r0
 8002dd0:	9801      	ldr	r0, [sp, #4]
 8002dd2:	0fdd      	lsrs	r5, r3, #31
 8002dd4:	18ed      	adds	r5, r5, r3
 8002dd6:	1c7b      	adds	r3, r7, #1
 8002dd8:	181b      	adds	r3, r3, r0
 8002dda:	106d      	asrs	r5, r5, #1
 8002ddc:	42ab      	cmp	r3, r5
 8002dde:	d900      	bls.n	8002de2 <__ssputs_r+0x3e>
 8002de0:	001d      	movs	r5, r3
 8002de2:	0552      	lsls	r2, r2, #21
 8002de4:	d528      	bpl.n	8002e38 <__ssputs_r+0x94>
 8002de6:	0029      	movs	r1, r5
 8002de8:	9802      	ldr	r0, [sp, #8]
 8002dea:	f7ff ff4b 	bl	8002c84 <_malloc_r>
 8002dee:	1e06      	subs	r6, r0, #0
 8002df0:	d02c      	beq.n	8002e4c <__ssputs_r+0xa8>
 8002df2:	9a01      	ldr	r2, [sp, #4]
 8002df4:	6921      	ldr	r1, [r4, #16]
 8002df6:	f000 fae2 	bl	80033be <memcpy>
 8002dfa:	89a2      	ldrh	r2, [r4, #12]
 8002dfc:	4b18      	ldr	r3, [pc, #96]	@ (8002e60 <__ssputs_r+0xbc>)
 8002dfe:	401a      	ands	r2, r3
 8002e00:	2380      	movs	r3, #128	@ 0x80
 8002e02:	4313      	orrs	r3, r2
 8002e04:	81a3      	strh	r3, [r4, #12]
 8002e06:	9b01      	ldr	r3, [sp, #4]
 8002e08:	6126      	str	r6, [r4, #16]
 8002e0a:	18f6      	adds	r6, r6, r3
 8002e0c:	6026      	str	r6, [r4, #0]
 8002e0e:	003e      	movs	r6, r7
 8002e10:	6165      	str	r5, [r4, #20]
 8002e12:	1aed      	subs	r5, r5, r3
 8002e14:	60a5      	str	r5, [r4, #8]
 8002e16:	42be      	cmp	r6, r7
 8002e18:	d900      	bls.n	8002e1c <__ssputs_r+0x78>
 8002e1a:	003e      	movs	r6, r7
 8002e1c:	0032      	movs	r2, r6
 8002e1e:	9903      	ldr	r1, [sp, #12]
 8002e20:	6820      	ldr	r0, [r4, #0]
 8002e22:	f000 fa9b 	bl	800335c <memmove>
 8002e26:	2000      	movs	r0, #0
 8002e28:	68a3      	ldr	r3, [r4, #8]
 8002e2a:	1b9b      	subs	r3, r3, r6
 8002e2c:	60a3      	str	r3, [r4, #8]
 8002e2e:	6823      	ldr	r3, [r4, #0]
 8002e30:	199b      	adds	r3, r3, r6
 8002e32:	6023      	str	r3, [r4, #0]
 8002e34:	b005      	add	sp, #20
 8002e36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e38:	002a      	movs	r2, r5
 8002e3a:	9802      	ldr	r0, [sp, #8]
 8002e3c:	f000 fac8 	bl	80033d0 <_realloc_r>
 8002e40:	1e06      	subs	r6, r0, #0
 8002e42:	d1e0      	bne.n	8002e06 <__ssputs_r+0x62>
 8002e44:	6921      	ldr	r1, [r4, #16]
 8002e46:	9802      	ldr	r0, [sp, #8]
 8002e48:	f7ff feb0 	bl	8002bac <_free_r>
 8002e4c:	230c      	movs	r3, #12
 8002e4e:	2001      	movs	r0, #1
 8002e50:	9a02      	ldr	r2, [sp, #8]
 8002e52:	4240      	negs	r0, r0
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	89a2      	ldrh	r2, [r4, #12]
 8002e58:	3334      	adds	r3, #52	@ 0x34
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	81a3      	strh	r3, [r4, #12]
 8002e5e:	e7e9      	b.n	8002e34 <__ssputs_r+0x90>
 8002e60:	fffffb7f 	.word	0xfffffb7f

08002e64 <_svfiprintf_r>:
 8002e64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e66:	b0a1      	sub	sp, #132	@ 0x84
 8002e68:	9003      	str	r0, [sp, #12]
 8002e6a:	001d      	movs	r5, r3
 8002e6c:	898b      	ldrh	r3, [r1, #12]
 8002e6e:	000f      	movs	r7, r1
 8002e70:	0016      	movs	r6, r2
 8002e72:	061b      	lsls	r3, r3, #24
 8002e74:	d511      	bpl.n	8002e9a <_svfiprintf_r+0x36>
 8002e76:	690b      	ldr	r3, [r1, #16]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d10e      	bne.n	8002e9a <_svfiprintf_r+0x36>
 8002e7c:	2140      	movs	r1, #64	@ 0x40
 8002e7e:	f7ff ff01 	bl	8002c84 <_malloc_r>
 8002e82:	6038      	str	r0, [r7, #0]
 8002e84:	6138      	str	r0, [r7, #16]
 8002e86:	2800      	cmp	r0, #0
 8002e88:	d105      	bne.n	8002e96 <_svfiprintf_r+0x32>
 8002e8a:	230c      	movs	r3, #12
 8002e8c:	9a03      	ldr	r2, [sp, #12]
 8002e8e:	6013      	str	r3, [r2, #0]
 8002e90:	2001      	movs	r0, #1
 8002e92:	4240      	negs	r0, r0
 8002e94:	e0cf      	b.n	8003036 <_svfiprintf_r+0x1d2>
 8002e96:	2340      	movs	r3, #64	@ 0x40
 8002e98:	617b      	str	r3, [r7, #20]
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	ac08      	add	r4, sp, #32
 8002e9e:	6163      	str	r3, [r4, #20]
 8002ea0:	3320      	adds	r3, #32
 8002ea2:	7663      	strb	r3, [r4, #25]
 8002ea4:	3310      	adds	r3, #16
 8002ea6:	76a3      	strb	r3, [r4, #26]
 8002ea8:	9507      	str	r5, [sp, #28]
 8002eaa:	0035      	movs	r5, r6
 8002eac:	782b      	ldrb	r3, [r5, #0]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d001      	beq.n	8002eb6 <_svfiprintf_r+0x52>
 8002eb2:	2b25      	cmp	r3, #37	@ 0x25
 8002eb4:	d148      	bne.n	8002f48 <_svfiprintf_r+0xe4>
 8002eb6:	1bab      	subs	r3, r5, r6
 8002eb8:	9305      	str	r3, [sp, #20]
 8002eba:	42b5      	cmp	r5, r6
 8002ebc:	d00b      	beq.n	8002ed6 <_svfiprintf_r+0x72>
 8002ebe:	0032      	movs	r2, r6
 8002ec0:	0039      	movs	r1, r7
 8002ec2:	9803      	ldr	r0, [sp, #12]
 8002ec4:	f7ff ff6e 	bl	8002da4 <__ssputs_r>
 8002ec8:	3001      	adds	r0, #1
 8002eca:	d100      	bne.n	8002ece <_svfiprintf_r+0x6a>
 8002ecc:	e0ae      	b.n	800302c <_svfiprintf_r+0x1c8>
 8002ece:	6963      	ldr	r3, [r4, #20]
 8002ed0:	9a05      	ldr	r2, [sp, #20]
 8002ed2:	189b      	adds	r3, r3, r2
 8002ed4:	6163      	str	r3, [r4, #20]
 8002ed6:	782b      	ldrb	r3, [r5, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d100      	bne.n	8002ede <_svfiprintf_r+0x7a>
 8002edc:	e0a6      	b.n	800302c <_svfiprintf_r+0x1c8>
 8002ede:	2201      	movs	r2, #1
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	4252      	negs	r2, r2
 8002ee4:	6062      	str	r2, [r4, #4]
 8002ee6:	a904      	add	r1, sp, #16
 8002ee8:	3254      	adds	r2, #84	@ 0x54
 8002eea:	1852      	adds	r2, r2, r1
 8002eec:	1c6e      	adds	r6, r5, #1
 8002eee:	6023      	str	r3, [r4, #0]
 8002ef0:	60e3      	str	r3, [r4, #12]
 8002ef2:	60a3      	str	r3, [r4, #8]
 8002ef4:	7013      	strb	r3, [r2, #0]
 8002ef6:	65a3      	str	r3, [r4, #88]	@ 0x58
 8002ef8:	4b54      	ldr	r3, [pc, #336]	@ (800304c <_svfiprintf_r+0x1e8>)
 8002efa:	2205      	movs	r2, #5
 8002efc:	0018      	movs	r0, r3
 8002efe:	7831      	ldrb	r1, [r6, #0]
 8002f00:	9305      	str	r3, [sp, #20]
 8002f02:	f000 fa51 	bl	80033a8 <memchr>
 8002f06:	1c75      	adds	r5, r6, #1
 8002f08:	2800      	cmp	r0, #0
 8002f0a:	d11f      	bne.n	8002f4c <_svfiprintf_r+0xe8>
 8002f0c:	6822      	ldr	r2, [r4, #0]
 8002f0e:	06d3      	lsls	r3, r2, #27
 8002f10:	d504      	bpl.n	8002f1c <_svfiprintf_r+0xb8>
 8002f12:	2353      	movs	r3, #83	@ 0x53
 8002f14:	a904      	add	r1, sp, #16
 8002f16:	185b      	adds	r3, r3, r1
 8002f18:	2120      	movs	r1, #32
 8002f1a:	7019      	strb	r1, [r3, #0]
 8002f1c:	0713      	lsls	r3, r2, #28
 8002f1e:	d504      	bpl.n	8002f2a <_svfiprintf_r+0xc6>
 8002f20:	2353      	movs	r3, #83	@ 0x53
 8002f22:	a904      	add	r1, sp, #16
 8002f24:	185b      	adds	r3, r3, r1
 8002f26:	212b      	movs	r1, #43	@ 0x2b
 8002f28:	7019      	strb	r1, [r3, #0]
 8002f2a:	7833      	ldrb	r3, [r6, #0]
 8002f2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f2e:	d016      	beq.n	8002f5e <_svfiprintf_r+0xfa>
 8002f30:	0035      	movs	r5, r6
 8002f32:	2100      	movs	r1, #0
 8002f34:	200a      	movs	r0, #10
 8002f36:	68e3      	ldr	r3, [r4, #12]
 8002f38:	782a      	ldrb	r2, [r5, #0]
 8002f3a:	1c6e      	adds	r6, r5, #1
 8002f3c:	3a30      	subs	r2, #48	@ 0x30
 8002f3e:	2a09      	cmp	r2, #9
 8002f40:	d950      	bls.n	8002fe4 <_svfiprintf_r+0x180>
 8002f42:	2900      	cmp	r1, #0
 8002f44:	d111      	bne.n	8002f6a <_svfiprintf_r+0x106>
 8002f46:	e017      	b.n	8002f78 <_svfiprintf_r+0x114>
 8002f48:	3501      	adds	r5, #1
 8002f4a:	e7af      	b.n	8002eac <_svfiprintf_r+0x48>
 8002f4c:	9b05      	ldr	r3, [sp, #20]
 8002f4e:	6822      	ldr	r2, [r4, #0]
 8002f50:	1ac0      	subs	r0, r0, r3
 8002f52:	2301      	movs	r3, #1
 8002f54:	4083      	lsls	r3, r0
 8002f56:	4313      	orrs	r3, r2
 8002f58:	002e      	movs	r6, r5
 8002f5a:	6023      	str	r3, [r4, #0]
 8002f5c:	e7cc      	b.n	8002ef8 <_svfiprintf_r+0x94>
 8002f5e:	9b07      	ldr	r3, [sp, #28]
 8002f60:	1d19      	adds	r1, r3, #4
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	9107      	str	r1, [sp, #28]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	db01      	blt.n	8002f6e <_svfiprintf_r+0x10a>
 8002f6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002f6c:	e004      	b.n	8002f78 <_svfiprintf_r+0x114>
 8002f6e:	425b      	negs	r3, r3
 8002f70:	60e3      	str	r3, [r4, #12]
 8002f72:	2302      	movs	r3, #2
 8002f74:	4313      	orrs	r3, r2
 8002f76:	6023      	str	r3, [r4, #0]
 8002f78:	782b      	ldrb	r3, [r5, #0]
 8002f7a:	2b2e      	cmp	r3, #46	@ 0x2e
 8002f7c:	d10c      	bne.n	8002f98 <_svfiprintf_r+0x134>
 8002f7e:	786b      	ldrb	r3, [r5, #1]
 8002f80:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f82:	d134      	bne.n	8002fee <_svfiprintf_r+0x18a>
 8002f84:	9b07      	ldr	r3, [sp, #28]
 8002f86:	3502      	adds	r5, #2
 8002f88:	1d1a      	adds	r2, r3, #4
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	9207      	str	r2, [sp, #28]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	da01      	bge.n	8002f96 <_svfiprintf_r+0x132>
 8002f92:	2301      	movs	r3, #1
 8002f94:	425b      	negs	r3, r3
 8002f96:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f98:	4e2d      	ldr	r6, [pc, #180]	@ (8003050 <_svfiprintf_r+0x1ec>)
 8002f9a:	2203      	movs	r2, #3
 8002f9c:	0030      	movs	r0, r6
 8002f9e:	7829      	ldrb	r1, [r5, #0]
 8002fa0:	f000 fa02 	bl	80033a8 <memchr>
 8002fa4:	2800      	cmp	r0, #0
 8002fa6:	d006      	beq.n	8002fb6 <_svfiprintf_r+0x152>
 8002fa8:	2340      	movs	r3, #64	@ 0x40
 8002faa:	1b80      	subs	r0, r0, r6
 8002fac:	4083      	lsls	r3, r0
 8002fae:	6822      	ldr	r2, [r4, #0]
 8002fb0:	3501      	adds	r5, #1
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	6023      	str	r3, [r4, #0]
 8002fb6:	7829      	ldrb	r1, [r5, #0]
 8002fb8:	2206      	movs	r2, #6
 8002fba:	4826      	ldr	r0, [pc, #152]	@ (8003054 <_svfiprintf_r+0x1f0>)
 8002fbc:	1c6e      	adds	r6, r5, #1
 8002fbe:	7621      	strb	r1, [r4, #24]
 8002fc0:	f000 f9f2 	bl	80033a8 <memchr>
 8002fc4:	2800      	cmp	r0, #0
 8002fc6:	d038      	beq.n	800303a <_svfiprintf_r+0x1d6>
 8002fc8:	4b23      	ldr	r3, [pc, #140]	@ (8003058 <_svfiprintf_r+0x1f4>)
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d122      	bne.n	8003014 <_svfiprintf_r+0x1b0>
 8002fce:	2207      	movs	r2, #7
 8002fd0:	9b07      	ldr	r3, [sp, #28]
 8002fd2:	3307      	adds	r3, #7
 8002fd4:	4393      	bics	r3, r2
 8002fd6:	3308      	adds	r3, #8
 8002fd8:	9307      	str	r3, [sp, #28]
 8002fda:	6963      	ldr	r3, [r4, #20]
 8002fdc:	9a04      	ldr	r2, [sp, #16]
 8002fde:	189b      	adds	r3, r3, r2
 8002fe0:	6163      	str	r3, [r4, #20]
 8002fe2:	e762      	b.n	8002eaa <_svfiprintf_r+0x46>
 8002fe4:	4343      	muls	r3, r0
 8002fe6:	0035      	movs	r5, r6
 8002fe8:	2101      	movs	r1, #1
 8002fea:	189b      	adds	r3, r3, r2
 8002fec:	e7a4      	b.n	8002f38 <_svfiprintf_r+0xd4>
 8002fee:	2300      	movs	r3, #0
 8002ff0:	200a      	movs	r0, #10
 8002ff2:	0019      	movs	r1, r3
 8002ff4:	3501      	adds	r5, #1
 8002ff6:	6063      	str	r3, [r4, #4]
 8002ff8:	782a      	ldrb	r2, [r5, #0]
 8002ffa:	1c6e      	adds	r6, r5, #1
 8002ffc:	3a30      	subs	r2, #48	@ 0x30
 8002ffe:	2a09      	cmp	r2, #9
 8003000:	d903      	bls.n	800300a <_svfiprintf_r+0x1a6>
 8003002:	2b00      	cmp	r3, #0
 8003004:	d0c8      	beq.n	8002f98 <_svfiprintf_r+0x134>
 8003006:	9109      	str	r1, [sp, #36]	@ 0x24
 8003008:	e7c6      	b.n	8002f98 <_svfiprintf_r+0x134>
 800300a:	4341      	muls	r1, r0
 800300c:	0035      	movs	r5, r6
 800300e:	2301      	movs	r3, #1
 8003010:	1889      	adds	r1, r1, r2
 8003012:	e7f1      	b.n	8002ff8 <_svfiprintf_r+0x194>
 8003014:	aa07      	add	r2, sp, #28
 8003016:	9200      	str	r2, [sp, #0]
 8003018:	0021      	movs	r1, r4
 800301a:	003a      	movs	r2, r7
 800301c:	4b0f      	ldr	r3, [pc, #60]	@ (800305c <_svfiprintf_r+0x1f8>)
 800301e:	9803      	ldr	r0, [sp, #12]
 8003020:	e000      	b.n	8003024 <_svfiprintf_r+0x1c0>
 8003022:	bf00      	nop
 8003024:	9004      	str	r0, [sp, #16]
 8003026:	9b04      	ldr	r3, [sp, #16]
 8003028:	3301      	adds	r3, #1
 800302a:	d1d6      	bne.n	8002fda <_svfiprintf_r+0x176>
 800302c:	89bb      	ldrh	r3, [r7, #12]
 800302e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003030:	065b      	lsls	r3, r3, #25
 8003032:	d500      	bpl.n	8003036 <_svfiprintf_r+0x1d2>
 8003034:	e72c      	b.n	8002e90 <_svfiprintf_r+0x2c>
 8003036:	b021      	add	sp, #132	@ 0x84
 8003038:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800303a:	aa07      	add	r2, sp, #28
 800303c:	9200      	str	r2, [sp, #0]
 800303e:	0021      	movs	r1, r4
 8003040:	003a      	movs	r2, r7
 8003042:	4b06      	ldr	r3, [pc, #24]	@ (800305c <_svfiprintf_r+0x1f8>)
 8003044:	9803      	ldr	r0, [sp, #12]
 8003046:	f000 f87b 	bl	8003140 <_printf_i>
 800304a:	e7eb      	b.n	8003024 <_svfiprintf_r+0x1c0>
 800304c:	08003514 	.word	0x08003514
 8003050:	0800351a 	.word	0x0800351a
 8003054:	0800351e 	.word	0x0800351e
 8003058:	00000000 	.word	0x00000000
 800305c:	08002da5 	.word	0x08002da5

08003060 <_printf_common>:
 8003060:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003062:	0016      	movs	r6, r2
 8003064:	9301      	str	r3, [sp, #4]
 8003066:	688a      	ldr	r2, [r1, #8]
 8003068:	690b      	ldr	r3, [r1, #16]
 800306a:	000c      	movs	r4, r1
 800306c:	9000      	str	r0, [sp, #0]
 800306e:	4293      	cmp	r3, r2
 8003070:	da00      	bge.n	8003074 <_printf_common+0x14>
 8003072:	0013      	movs	r3, r2
 8003074:	0022      	movs	r2, r4
 8003076:	6033      	str	r3, [r6, #0]
 8003078:	3243      	adds	r2, #67	@ 0x43
 800307a:	7812      	ldrb	r2, [r2, #0]
 800307c:	2a00      	cmp	r2, #0
 800307e:	d001      	beq.n	8003084 <_printf_common+0x24>
 8003080:	3301      	adds	r3, #1
 8003082:	6033      	str	r3, [r6, #0]
 8003084:	6823      	ldr	r3, [r4, #0]
 8003086:	069b      	lsls	r3, r3, #26
 8003088:	d502      	bpl.n	8003090 <_printf_common+0x30>
 800308a:	6833      	ldr	r3, [r6, #0]
 800308c:	3302      	adds	r3, #2
 800308e:	6033      	str	r3, [r6, #0]
 8003090:	6822      	ldr	r2, [r4, #0]
 8003092:	2306      	movs	r3, #6
 8003094:	0015      	movs	r5, r2
 8003096:	401d      	ands	r5, r3
 8003098:	421a      	tst	r2, r3
 800309a:	d027      	beq.n	80030ec <_printf_common+0x8c>
 800309c:	0023      	movs	r3, r4
 800309e:	3343      	adds	r3, #67	@ 0x43
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	1e5a      	subs	r2, r3, #1
 80030a4:	4193      	sbcs	r3, r2
 80030a6:	6822      	ldr	r2, [r4, #0]
 80030a8:	0692      	lsls	r2, r2, #26
 80030aa:	d430      	bmi.n	800310e <_printf_common+0xae>
 80030ac:	0022      	movs	r2, r4
 80030ae:	9901      	ldr	r1, [sp, #4]
 80030b0:	9800      	ldr	r0, [sp, #0]
 80030b2:	9d08      	ldr	r5, [sp, #32]
 80030b4:	3243      	adds	r2, #67	@ 0x43
 80030b6:	47a8      	blx	r5
 80030b8:	3001      	adds	r0, #1
 80030ba:	d025      	beq.n	8003108 <_printf_common+0xa8>
 80030bc:	2206      	movs	r2, #6
 80030be:	6823      	ldr	r3, [r4, #0]
 80030c0:	2500      	movs	r5, #0
 80030c2:	4013      	ands	r3, r2
 80030c4:	2b04      	cmp	r3, #4
 80030c6:	d105      	bne.n	80030d4 <_printf_common+0x74>
 80030c8:	6833      	ldr	r3, [r6, #0]
 80030ca:	68e5      	ldr	r5, [r4, #12]
 80030cc:	1aed      	subs	r5, r5, r3
 80030ce:	43eb      	mvns	r3, r5
 80030d0:	17db      	asrs	r3, r3, #31
 80030d2:	401d      	ands	r5, r3
 80030d4:	68a3      	ldr	r3, [r4, #8]
 80030d6:	6922      	ldr	r2, [r4, #16]
 80030d8:	4293      	cmp	r3, r2
 80030da:	dd01      	ble.n	80030e0 <_printf_common+0x80>
 80030dc:	1a9b      	subs	r3, r3, r2
 80030de:	18ed      	adds	r5, r5, r3
 80030e0:	2600      	movs	r6, #0
 80030e2:	42b5      	cmp	r5, r6
 80030e4:	d120      	bne.n	8003128 <_printf_common+0xc8>
 80030e6:	2000      	movs	r0, #0
 80030e8:	e010      	b.n	800310c <_printf_common+0xac>
 80030ea:	3501      	adds	r5, #1
 80030ec:	68e3      	ldr	r3, [r4, #12]
 80030ee:	6832      	ldr	r2, [r6, #0]
 80030f0:	1a9b      	subs	r3, r3, r2
 80030f2:	42ab      	cmp	r3, r5
 80030f4:	ddd2      	ble.n	800309c <_printf_common+0x3c>
 80030f6:	0022      	movs	r2, r4
 80030f8:	2301      	movs	r3, #1
 80030fa:	9901      	ldr	r1, [sp, #4]
 80030fc:	9800      	ldr	r0, [sp, #0]
 80030fe:	9f08      	ldr	r7, [sp, #32]
 8003100:	3219      	adds	r2, #25
 8003102:	47b8      	blx	r7
 8003104:	3001      	adds	r0, #1
 8003106:	d1f0      	bne.n	80030ea <_printf_common+0x8a>
 8003108:	2001      	movs	r0, #1
 800310a:	4240      	negs	r0, r0
 800310c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800310e:	2030      	movs	r0, #48	@ 0x30
 8003110:	18e1      	adds	r1, r4, r3
 8003112:	3143      	adds	r1, #67	@ 0x43
 8003114:	7008      	strb	r0, [r1, #0]
 8003116:	0021      	movs	r1, r4
 8003118:	1c5a      	adds	r2, r3, #1
 800311a:	3145      	adds	r1, #69	@ 0x45
 800311c:	7809      	ldrb	r1, [r1, #0]
 800311e:	18a2      	adds	r2, r4, r2
 8003120:	3243      	adds	r2, #67	@ 0x43
 8003122:	3302      	adds	r3, #2
 8003124:	7011      	strb	r1, [r2, #0]
 8003126:	e7c1      	b.n	80030ac <_printf_common+0x4c>
 8003128:	0022      	movs	r2, r4
 800312a:	2301      	movs	r3, #1
 800312c:	9901      	ldr	r1, [sp, #4]
 800312e:	9800      	ldr	r0, [sp, #0]
 8003130:	9f08      	ldr	r7, [sp, #32]
 8003132:	321a      	adds	r2, #26
 8003134:	47b8      	blx	r7
 8003136:	3001      	adds	r0, #1
 8003138:	d0e6      	beq.n	8003108 <_printf_common+0xa8>
 800313a:	3601      	adds	r6, #1
 800313c:	e7d1      	b.n	80030e2 <_printf_common+0x82>
	...

08003140 <_printf_i>:
 8003140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003142:	b08b      	sub	sp, #44	@ 0x2c
 8003144:	9206      	str	r2, [sp, #24]
 8003146:	000a      	movs	r2, r1
 8003148:	3243      	adds	r2, #67	@ 0x43
 800314a:	9307      	str	r3, [sp, #28]
 800314c:	9005      	str	r0, [sp, #20]
 800314e:	9203      	str	r2, [sp, #12]
 8003150:	7e0a      	ldrb	r2, [r1, #24]
 8003152:	000c      	movs	r4, r1
 8003154:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003156:	2a78      	cmp	r2, #120	@ 0x78
 8003158:	d809      	bhi.n	800316e <_printf_i+0x2e>
 800315a:	2a62      	cmp	r2, #98	@ 0x62
 800315c:	d80b      	bhi.n	8003176 <_printf_i+0x36>
 800315e:	2a00      	cmp	r2, #0
 8003160:	d100      	bne.n	8003164 <_printf_i+0x24>
 8003162:	e0bc      	b.n	80032de <_printf_i+0x19e>
 8003164:	497b      	ldr	r1, [pc, #492]	@ (8003354 <_printf_i+0x214>)
 8003166:	9104      	str	r1, [sp, #16]
 8003168:	2a58      	cmp	r2, #88	@ 0x58
 800316a:	d100      	bne.n	800316e <_printf_i+0x2e>
 800316c:	e090      	b.n	8003290 <_printf_i+0x150>
 800316e:	0025      	movs	r5, r4
 8003170:	3542      	adds	r5, #66	@ 0x42
 8003172:	702a      	strb	r2, [r5, #0]
 8003174:	e022      	b.n	80031bc <_printf_i+0x7c>
 8003176:	0010      	movs	r0, r2
 8003178:	3863      	subs	r0, #99	@ 0x63
 800317a:	2815      	cmp	r0, #21
 800317c:	d8f7      	bhi.n	800316e <_printf_i+0x2e>
 800317e:	f7fc ffbf 	bl	8000100 <__gnu_thumb1_case_shi>
 8003182:	0016      	.short	0x0016
 8003184:	fff6001f 	.word	0xfff6001f
 8003188:	fff6fff6 	.word	0xfff6fff6
 800318c:	001ffff6 	.word	0x001ffff6
 8003190:	fff6fff6 	.word	0xfff6fff6
 8003194:	fff6fff6 	.word	0xfff6fff6
 8003198:	003600a1 	.word	0x003600a1
 800319c:	fff60080 	.word	0xfff60080
 80031a0:	00b2fff6 	.word	0x00b2fff6
 80031a4:	0036fff6 	.word	0x0036fff6
 80031a8:	fff6fff6 	.word	0xfff6fff6
 80031ac:	0084      	.short	0x0084
 80031ae:	0025      	movs	r5, r4
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	3542      	adds	r5, #66	@ 0x42
 80031b4:	1d11      	adds	r1, r2, #4
 80031b6:	6019      	str	r1, [r3, #0]
 80031b8:	6813      	ldr	r3, [r2, #0]
 80031ba:	702b      	strb	r3, [r5, #0]
 80031bc:	2301      	movs	r3, #1
 80031be:	e0a0      	b.n	8003302 <_printf_i+0x1c2>
 80031c0:	6818      	ldr	r0, [r3, #0]
 80031c2:	6809      	ldr	r1, [r1, #0]
 80031c4:	1d02      	adds	r2, r0, #4
 80031c6:	060d      	lsls	r5, r1, #24
 80031c8:	d50b      	bpl.n	80031e2 <_printf_i+0xa2>
 80031ca:	6806      	ldr	r6, [r0, #0]
 80031cc:	601a      	str	r2, [r3, #0]
 80031ce:	2e00      	cmp	r6, #0
 80031d0:	da03      	bge.n	80031da <_printf_i+0x9a>
 80031d2:	232d      	movs	r3, #45	@ 0x2d
 80031d4:	9a03      	ldr	r2, [sp, #12]
 80031d6:	4276      	negs	r6, r6
 80031d8:	7013      	strb	r3, [r2, #0]
 80031da:	4b5e      	ldr	r3, [pc, #376]	@ (8003354 <_printf_i+0x214>)
 80031dc:	270a      	movs	r7, #10
 80031de:	9304      	str	r3, [sp, #16]
 80031e0:	e018      	b.n	8003214 <_printf_i+0xd4>
 80031e2:	6806      	ldr	r6, [r0, #0]
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	0649      	lsls	r1, r1, #25
 80031e8:	d5f1      	bpl.n	80031ce <_printf_i+0x8e>
 80031ea:	b236      	sxth	r6, r6
 80031ec:	e7ef      	b.n	80031ce <_printf_i+0x8e>
 80031ee:	6808      	ldr	r0, [r1, #0]
 80031f0:	6819      	ldr	r1, [r3, #0]
 80031f2:	c940      	ldmia	r1!, {r6}
 80031f4:	0605      	lsls	r5, r0, #24
 80031f6:	d402      	bmi.n	80031fe <_printf_i+0xbe>
 80031f8:	0640      	lsls	r0, r0, #25
 80031fa:	d500      	bpl.n	80031fe <_printf_i+0xbe>
 80031fc:	b2b6      	uxth	r6, r6
 80031fe:	6019      	str	r1, [r3, #0]
 8003200:	4b54      	ldr	r3, [pc, #336]	@ (8003354 <_printf_i+0x214>)
 8003202:	270a      	movs	r7, #10
 8003204:	9304      	str	r3, [sp, #16]
 8003206:	2a6f      	cmp	r2, #111	@ 0x6f
 8003208:	d100      	bne.n	800320c <_printf_i+0xcc>
 800320a:	3f02      	subs	r7, #2
 800320c:	0023      	movs	r3, r4
 800320e:	2200      	movs	r2, #0
 8003210:	3343      	adds	r3, #67	@ 0x43
 8003212:	701a      	strb	r2, [r3, #0]
 8003214:	6863      	ldr	r3, [r4, #4]
 8003216:	60a3      	str	r3, [r4, #8]
 8003218:	2b00      	cmp	r3, #0
 800321a:	db03      	blt.n	8003224 <_printf_i+0xe4>
 800321c:	2104      	movs	r1, #4
 800321e:	6822      	ldr	r2, [r4, #0]
 8003220:	438a      	bics	r2, r1
 8003222:	6022      	str	r2, [r4, #0]
 8003224:	2e00      	cmp	r6, #0
 8003226:	d102      	bne.n	800322e <_printf_i+0xee>
 8003228:	9d03      	ldr	r5, [sp, #12]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00c      	beq.n	8003248 <_printf_i+0x108>
 800322e:	9d03      	ldr	r5, [sp, #12]
 8003230:	0030      	movs	r0, r6
 8003232:	0039      	movs	r1, r7
 8003234:	f7fc fff4 	bl	8000220 <__aeabi_uidivmod>
 8003238:	9b04      	ldr	r3, [sp, #16]
 800323a:	3d01      	subs	r5, #1
 800323c:	5c5b      	ldrb	r3, [r3, r1]
 800323e:	702b      	strb	r3, [r5, #0]
 8003240:	0033      	movs	r3, r6
 8003242:	0006      	movs	r6, r0
 8003244:	429f      	cmp	r7, r3
 8003246:	d9f3      	bls.n	8003230 <_printf_i+0xf0>
 8003248:	2f08      	cmp	r7, #8
 800324a:	d109      	bne.n	8003260 <_printf_i+0x120>
 800324c:	6823      	ldr	r3, [r4, #0]
 800324e:	07db      	lsls	r3, r3, #31
 8003250:	d506      	bpl.n	8003260 <_printf_i+0x120>
 8003252:	6862      	ldr	r2, [r4, #4]
 8003254:	6923      	ldr	r3, [r4, #16]
 8003256:	429a      	cmp	r2, r3
 8003258:	dc02      	bgt.n	8003260 <_printf_i+0x120>
 800325a:	2330      	movs	r3, #48	@ 0x30
 800325c:	3d01      	subs	r5, #1
 800325e:	702b      	strb	r3, [r5, #0]
 8003260:	9b03      	ldr	r3, [sp, #12]
 8003262:	1b5b      	subs	r3, r3, r5
 8003264:	6123      	str	r3, [r4, #16]
 8003266:	9b07      	ldr	r3, [sp, #28]
 8003268:	0021      	movs	r1, r4
 800326a:	9300      	str	r3, [sp, #0]
 800326c:	9805      	ldr	r0, [sp, #20]
 800326e:	9b06      	ldr	r3, [sp, #24]
 8003270:	aa09      	add	r2, sp, #36	@ 0x24
 8003272:	f7ff fef5 	bl	8003060 <_printf_common>
 8003276:	3001      	adds	r0, #1
 8003278:	d148      	bne.n	800330c <_printf_i+0x1cc>
 800327a:	2001      	movs	r0, #1
 800327c:	4240      	negs	r0, r0
 800327e:	b00b      	add	sp, #44	@ 0x2c
 8003280:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003282:	2220      	movs	r2, #32
 8003284:	6809      	ldr	r1, [r1, #0]
 8003286:	430a      	orrs	r2, r1
 8003288:	6022      	str	r2, [r4, #0]
 800328a:	2278      	movs	r2, #120	@ 0x78
 800328c:	4932      	ldr	r1, [pc, #200]	@ (8003358 <_printf_i+0x218>)
 800328e:	9104      	str	r1, [sp, #16]
 8003290:	0021      	movs	r1, r4
 8003292:	3145      	adds	r1, #69	@ 0x45
 8003294:	700a      	strb	r2, [r1, #0]
 8003296:	6819      	ldr	r1, [r3, #0]
 8003298:	6822      	ldr	r2, [r4, #0]
 800329a:	c940      	ldmia	r1!, {r6}
 800329c:	0610      	lsls	r0, r2, #24
 800329e:	d402      	bmi.n	80032a6 <_printf_i+0x166>
 80032a0:	0650      	lsls	r0, r2, #25
 80032a2:	d500      	bpl.n	80032a6 <_printf_i+0x166>
 80032a4:	b2b6      	uxth	r6, r6
 80032a6:	6019      	str	r1, [r3, #0]
 80032a8:	07d3      	lsls	r3, r2, #31
 80032aa:	d502      	bpl.n	80032b2 <_printf_i+0x172>
 80032ac:	2320      	movs	r3, #32
 80032ae:	4313      	orrs	r3, r2
 80032b0:	6023      	str	r3, [r4, #0]
 80032b2:	2e00      	cmp	r6, #0
 80032b4:	d001      	beq.n	80032ba <_printf_i+0x17a>
 80032b6:	2710      	movs	r7, #16
 80032b8:	e7a8      	b.n	800320c <_printf_i+0xcc>
 80032ba:	2220      	movs	r2, #32
 80032bc:	6823      	ldr	r3, [r4, #0]
 80032be:	4393      	bics	r3, r2
 80032c0:	6023      	str	r3, [r4, #0]
 80032c2:	e7f8      	b.n	80032b6 <_printf_i+0x176>
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	680d      	ldr	r5, [r1, #0]
 80032c8:	1d10      	adds	r0, r2, #4
 80032ca:	6949      	ldr	r1, [r1, #20]
 80032cc:	6018      	str	r0, [r3, #0]
 80032ce:	6813      	ldr	r3, [r2, #0]
 80032d0:	062e      	lsls	r6, r5, #24
 80032d2:	d501      	bpl.n	80032d8 <_printf_i+0x198>
 80032d4:	6019      	str	r1, [r3, #0]
 80032d6:	e002      	b.n	80032de <_printf_i+0x19e>
 80032d8:	066d      	lsls	r5, r5, #25
 80032da:	d5fb      	bpl.n	80032d4 <_printf_i+0x194>
 80032dc:	8019      	strh	r1, [r3, #0]
 80032de:	2300      	movs	r3, #0
 80032e0:	9d03      	ldr	r5, [sp, #12]
 80032e2:	6123      	str	r3, [r4, #16]
 80032e4:	e7bf      	b.n	8003266 <_printf_i+0x126>
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	1d11      	adds	r1, r2, #4
 80032ea:	6019      	str	r1, [r3, #0]
 80032ec:	6815      	ldr	r5, [r2, #0]
 80032ee:	2100      	movs	r1, #0
 80032f0:	0028      	movs	r0, r5
 80032f2:	6862      	ldr	r2, [r4, #4]
 80032f4:	f000 f858 	bl	80033a8 <memchr>
 80032f8:	2800      	cmp	r0, #0
 80032fa:	d001      	beq.n	8003300 <_printf_i+0x1c0>
 80032fc:	1b40      	subs	r0, r0, r5
 80032fe:	6060      	str	r0, [r4, #4]
 8003300:	6863      	ldr	r3, [r4, #4]
 8003302:	6123      	str	r3, [r4, #16]
 8003304:	2300      	movs	r3, #0
 8003306:	9a03      	ldr	r2, [sp, #12]
 8003308:	7013      	strb	r3, [r2, #0]
 800330a:	e7ac      	b.n	8003266 <_printf_i+0x126>
 800330c:	002a      	movs	r2, r5
 800330e:	6923      	ldr	r3, [r4, #16]
 8003310:	9906      	ldr	r1, [sp, #24]
 8003312:	9805      	ldr	r0, [sp, #20]
 8003314:	9d07      	ldr	r5, [sp, #28]
 8003316:	47a8      	blx	r5
 8003318:	3001      	adds	r0, #1
 800331a:	d0ae      	beq.n	800327a <_printf_i+0x13a>
 800331c:	6823      	ldr	r3, [r4, #0]
 800331e:	079b      	lsls	r3, r3, #30
 8003320:	d415      	bmi.n	800334e <_printf_i+0x20e>
 8003322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003324:	68e0      	ldr	r0, [r4, #12]
 8003326:	4298      	cmp	r0, r3
 8003328:	daa9      	bge.n	800327e <_printf_i+0x13e>
 800332a:	0018      	movs	r0, r3
 800332c:	e7a7      	b.n	800327e <_printf_i+0x13e>
 800332e:	0022      	movs	r2, r4
 8003330:	2301      	movs	r3, #1
 8003332:	9906      	ldr	r1, [sp, #24]
 8003334:	9805      	ldr	r0, [sp, #20]
 8003336:	9e07      	ldr	r6, [sp, #28]
 8003338:	3219      	adds	r2, #25
 800333a:	47b0      	blx	r6
 800333c:	3001      	adds	r0, #1
 800333e:	d09c      	beq.n	800327a <_printf_i+0x13a>
 8003340:	3501      	adds	r5, #1
 8003342:	68e3      	ldr	r3, [r4, #12]
 8003344:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003346:	1a9b      	subs	r3, r3, r2
 8003348:	42ab      	cmp	r3, r5
 800334a:	dcf0      	bgt.n	800332e <_printf_i+0x1ee>
 800334c:	e7e9      	b.n	8003322 <_printf_i+0x1e2>
 800334e:	2500      	movs	r5, #0
 8003350:	e7f7      	b.n	8003342 <_printf_i+0x202>
 8003352:	46c0      	nop			@ (mov r8, r8)
 8003354:	08003525 	.word	0x08003525
 8003358:	08003536 	.word	0x08003536

0800335c <memmove>:
 800335c:	b510      	push	{r4, lr}
 800335e:	4288      	cmp	r0, r1
 8003360:	d806      	bhi.n	8003370 <memmove+0x14>
 8003362:	2300      	movs	r3, #0
 8003364:	429a      	cmp	r2, r3
 8003366:	d008      	beq.n	800337a <memmove+0x1e>
 8003368:	5ccc      	ldrb	r4, [r1, r3]
 800336a:	54c4      	strb	r4, [r0, r3]
 800336c:	3301      	adds	r3, #1
 800336e:	e7f9      	b.n	8003364 <memmove+0x8>
 8003370:	188b      	adds	r3, r1, r2
 8003372:	4298      	cmp	r0, r3
 8003374:	d2f5      	bcs.n	8003362 <memmove+0x6>
 8003376:	3a01      	subs	r2, #1
 8003378:	d200      	bcs.n	800337c <memmove+0x20>
 800337a:	bd10      	pop	{r4, pc}
 800337c:	5c8b      	ldrb	r3, [r1, r2]
 800337e:	5483      	strb	r3, [r0, r2]
 8003380:	e7f9      	b.n	8003376 <memmove+0x1a>
	...

08003384 <_sbrk_r>:
 8003384:	2300      	movs	r3, #0
 8003386:	b570      	push	{r4, r5, r6, lr}
 8003388:	4d06      	ldr	r5, [pc, #24]	@ (80033a4 <_sbrk_r+0x20>)
 800338a:	0004      	movs	r4, r0
 800338c:	0008      	movs	r0, r1
 800338e:	602b      	str	r3, [r5, #0]
 8003390:	f7fd fbc4 	bl	8000b1c <_sbrk>
 8003394:	1c43      	adds	r3, r0, #1
 8003396:	d103      	bne.n	80033a0 <_sbrk_r+0x1c>
 8003398:	682b      	ldr	r3, [r5, #0]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d000      	beq.n	80033a0 <_sbrk_r+0x1c>
 800339e:	6023      	str	r3, [r4, #0]
 80033a0:	bd70      	pop	{r4, r5, r6, pc}
 80033a2:	46c0      	nop			@ (mov r8, r8)
 80033a4:	2000034c 	.word	0x2000034c

080033a8 <memchr>:
 80033a8:	b2c9      	uxtb	r1, r1
 80033aa:	1882      	adds	r2, r0, r2
 80033ac:	4290      	cmp	r0, r2
 80033ae:	d101      	bne.n	80033b4 <memchr+0xc>
 80033b0:	2000      	movs	r0, #0
 80033b2:	4770      	bx	lr
 80033b4:	7803      	ldrb	r3, [r0, #0]
 80033b6:	428b      	cmp	r3, r1
 80033b8:	d0fb      	beq.n	80033b2 <memchr+0xa>
 80033ba:	3001      	adds	r0, #1
 80033bc:	e7f6      	b.n	80033ac <memchr+0x4>

080033be <memcpy>:
 80033be:	2300      	movs	r3, #0
 80033c0:	b510      	push	{r4, lr}
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d100      	bne.n	80033c8 <memcpy+0xa>
 80033c6:	bd10      	pop	{r4, pc}
 80033c8:	5ccc      	ldrb	r4, [r1, r3]
 80033ca:	54c4      	strb	r4, [r0, r3]
 80033cc:	3301      	adds	r3, #1
 80033ce:	e7f8      	b.n	80033c2 <memcpy+0x4>

080033d0 <_realloc_r>:
 80033d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80033d2:	0006      	movs	r6, r0
 80033d4:	000c      	movs	r4, r1
 80033d6:	0015      	movs	r5, r2
 80033d8:	2900      	cmp	r1, #0
 80033da:	d105      	bne.n	80033e8 <_realloc_r+0x18>
 80033dc:	0011      	movs	r1, r2
 80033de:	f7ff fc51 	bl	8002c84 <_malloc_r>
 80033e2:	0004      	movs	r4, r0
 80033e4:	0020      	movs	r0, r4
 80033e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80033e8:	2a00      	cmp	r2, #0
 80033ea:	d103      	bne.n	80033f4 <_realloc_r+0x24>
 80033ec:	f7ff fbde 	bl	8002bac <_free_r>
 80033f0:	2400      	movs	r4, #0
 80033f2:	e7f7      	b.n	80033e4 <_realloc_r+0x14>
 80033f4:	f000 f81b 	bl	800342e <_malloc_usable_size_r>
 80033f8:	0007      	movs	r7, r0
 80033fa:	4285      	cmp	r5, r0
 80033fc:	d802      	bhi.n	8003404 <_realloc_r+0x34>
 80033fe:	0843      	lsrs	r3, r0, #1
 8003400:	42ab      	cmp	r3, r5
 8003402:	d3ef      	bcc.n	80033e4 <_realloc_r+0x14>
 8003404:	0029      	movs	r1, r5
 8003406:	0030      	movs	r0, r6
 8003408:	f7ff fc3c 	bl	8002c84 <_malloc_r>
 800340c:	9001      	str	r0, [sp, #4]
 800340e:	2800      	cmp	r0, #0
 8003410:	d0ee      	beq.n	80033f0 <_realloc_r+0x20>
 8003412:	002a      	movs	r2, r5
 8003414:	42bd      	cmp	r5, r7
 8003416:	d900      	bls.n	800341a <_realloc_r+0x4a>
 8003418:	003a      	movs	r2, r7
 800341a:	0021      	movs	r1, r4
 800341c:	9801      	ldr	r0, [sp, #4]
 800341e:	f7ff ffce 	bl	80033be <memcpy>
 8003422:	0021      	movs	r1, r4
 8003424:	0030      	movs	r0, r6
 8003426:	f7ff fbc1 	bl	8002bac <_free_r>
 800342a:	9c01      	ldr	r4, [sp, #4]
 800342c:	e7da      	b.n	80033e4 <_realloc_r+0x14>

0800342e <_malloc_usable_size_r>:
 800342e:	1f0b      	subs	r3, r1, #4
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	1f18      	subs	r0, r3, #4
 8003434:	2b00      	cmp	r3, #0
 8003436:	da01      	bge.n	800343c <_malloc_usable_size_r+0xe>
 8003438:	580b      	ldr	r3, [r1, r0]
 800343a:	18c0      	adds	r0, r0, r3
 800343c:	4770      	bx	lr
	...

08003440 <_init>:
 8003440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003442:	46c0      	nop			@ (mov r8, r8)
 8003444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003446:	bc08      	pop	{r3}
 8003448:	469e      	mov	lr, r3
 800344a:	4770      	bx	lr

0800344c <_fini>:
 800344c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800344e:	46c0      	nop			@ (mov r8, r8)
 8003450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003452:	bc08      	pop	{r3}
 8003454:	469e      	mov	lr, r3
 8003456:	4770      	bx	lr
