{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566660081636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566660081638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 24 23:21:21 2019 " "Processing started: Sat Aug 24 23:21:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566660081638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566660081638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eight_bit_adder -c eight_bit_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off eight_bit_adder -c eight_bit_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566660081639 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1566660082267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "eight_bit_adder.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/eight_bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566660110966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566660110966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eight_bit_adder " "Elaborating entity \"eight_bit_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566660111150 ""}
{ "Warning" "WSGN_SEARCH_FILE" "four_bir_adder.bdf 1 1 " "Using design file four_bir_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 four_bir_adder " "Found entity 1: four_bir_adder" {  } { { "four_bir_adder.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/four_bir_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566660111165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1566660111165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bir_adder four_bir_adder:inst " "Elaborating entity \"four_bir_adder\" for hierarchy \"four_bir_adder:inst\"" {  } { { "eight_bit_adder.bdf" "inst" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/eight_bit_adder.bdf" { { 96 336 432 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566660111166 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Full_adder_S.bdf 1 1 " "Using design file Full_adder_S.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Full_adder_S " "Found entity 1: Full_adder_S" {  } { { "Full_adder_S.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/Full_adder_S.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566660111177 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1566660111177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_adder_S four_bir_adder:inst\|Full_adder_S:inst2 " "Elaborating entity \"Full_adder_S\" for hierarchy \"four_bir_adder:inst\|Full_adder_S:inst2\"" {  } { { "four_bir_adder.bdf" "inst2" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/four_bir_adder.bdf" { { 368 512 608 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566660111178 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Half_adder.bdf 1 1 " "Using design file Half_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Half_adder " "Found entity 1: Half_adder" {  } { { "Half_adder.bdf" "" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/Half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566660111205 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1566660111205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Half_adder four_bir_adder:inst\|Full_adder_S:inst2\|Half_adder:inst1 " "Elaborating entity \"Half_adder\" for hierarchy \"four_bir_adder:inst\|Full_adder_S:inst2\|Half_adder:inst1\"" {  } { { "Full_adder_S.bdf" "inst1" { Schematic "/home/timmy/Git/Learn-VHDL/CH5/CH5-1/Full_adder_S.bdf" { { 248 456 552 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566660111209 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1566660112697 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566660113262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566660113262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566660113393 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566660113393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566660113393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566660113393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1054 " "Peak virtual memory: 1054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566660113409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 24 23:21:53 2019 " "Processing ended: Sat Aug 24 23:21:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566660113409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566660113409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566660113409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566660113409 ""}
