// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM512.hdl
/**
 * Memory of 512 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
    DMux8Way (in=load, sel=address[6..8],
              a=load1, b=load2, c=load3, d=load4,
              e=load5, f=load6, g=load7, h=load8);

    RAM64 (in=in, load=load1, address=address[0..5], out=ram1out);
    RAM64 (in=in, load=load2, address=address[0..5], out=ram2out);
    RAM64 (in=in, load=load3, address=address[0..5], out=ram3out);
    RAM64 (in=in, load=load4, address=address[0..5], out=ram4out);
    RAM64 (in=in, load=load5, address=address[0..5], out=ram5out);
    RAM64 (in=in, load=load6, address=address[0..5], out=ram6out);
    RAM64 (in=in, load=load7, address=address[0..5], out=ram7out);
    RAM64 (in=in, load=load8, address=address[0..5], out=ram8out);

    Mux8Way16 (a=ram1out, b=ram2out, c=ram3out, d=ram4out,
               e=ram5out, f=ram6out, g=ram7out, h=ram8out, sel=address[6..8], out=out);
}
