// Seed: 1072834586
module module_0;
  wire id_1 = id_1;
endmodule
program module_1 (
    input  wor   id_0,
    output tri   id_1,
    output uwire id_2,
    input  tri0  id_3,
    output wor   id_4
);
  assign id_2 = 1;
  assign id_1 = 1;
  tri1 id_6;
  id_7(
      .id_0({1{1}}),
      .id_1(1 - id_1),
      .id_2(1),
      .id_3(id_3),
      .id_4(1),
      .id_5(1),
      .id_6(id_1),
      .id_7(1),
      .id_8(id_0),
      .id_9(id_1),
      .id_10(id_1 ^ id_0 - id_2),
      .id_11(id_0),
      .id_12(id_8),
      .id_13(id_8),
      .id_14(id_1),
      .id_15(id_6 || 1),
      .id_16(id_1)
  );
  module_0 modCall_1 ();
endprogram
