\t (00:00:03) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:03)     Journal start - Mon Nov 27 08:51:58 2017
\t (00:00:03)         Host=WYU User=wyu08 Pid=18672 CPUs=4
\t (00:00:03) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:03) 
   (00:00:03) Loading axlcore.cxt 
\t (00:00:04) Opening existing design...
\d (00:00:04) Design opened: D:/MyProject/SDHCAL_DAQ/PCB&Schematic/SDHCalFEB/Allegro/SDHCalFEB.brd
\i (00:00:05) trapsize 590
\i (00:00:05) trapsize 579
\i (00:00:05) trapsize 592
\i (00:00:05) trapsize 597
\i (00:00:05) trapsize 608
\i (00:00:05) trapsize 608
\i (00:00:05) generaledit 
\i (04:26:10) trapsize 931
\i (05:17:44) trapsize 608
\i (05:18:32) exit 
\t (05:18:33)     Journal end - Mon Nov 27 14:10:28 2017
