[   10.360672] RTW: send eapol packet 4/4
[   10.361931] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.362227] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.369499] codec_codec_ctl: set repaly channel...
[   13.369537] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.369543] codec_codec_ctl: set sample rate...
[   13.369629] codec_codec_ctl: set device...
[   13.609199] codec_set_device: set device: speaker...
[   18.246138] ISP Register Monitor v1.3 initializing
[   18.246278] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   18.273840] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   18.275406] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   18.275543] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   21.999096] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   21.999512] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   21.999531] *** PROBE: ISP device allocated successfully: 80514000 ***
[   21.999548] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   21.999554] *** PROBE: ISP device mutex and spinlock initialized ***
[   21.999561] *** PROBE: Event callback structure initialized at 0x8555fe80 (offset 0xc from isp_dev) ***
[   21.999572] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   21.999578] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   21.999584] *** PROBE: Platform data: c06b5d10 ***
[   21.999590] *** PROBE: Platform data validation passed ***
[   21.999595] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   21.999601] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   21.999607] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   21.999612] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   21.999618] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   22.018348] All ISP subdev platform drivers registered successfully
[   22.021088] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   22.021101] *** Registering platform device 0 from platform data ***
[   22.029621] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   22.029636] *** tx_isp_subdev_init: pdev=c06b59f0, sd=8055c000, ops=c06b6010 ***
[   22.029643] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   22.029650] *** tx_isp_subdev_init: ops=c06b6010, ops->core=c06b6044 ***
[   22.029656] *** tx_isp_subdev_init: ops->core->init=c066c288 ***
[   22.029662] *** tx_isp_subdev_init: Set sd->dev=c06b5a00, sd->pdev=c06b59f0 ***
[   22.029669] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   22.029675] tx_isp_module_init: Module initialized for isp-w00
[   22.029681] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.029687] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   22.029694] tx_isp_subdev_init: platform_get_resource returned c06b5ae8 for device isp-w00
[   22.029702] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   22.029711] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   22.029718] isp_subdev_init_clks: Using platform data clock arrays: c06b5ad8
[   22.029724] isp_subdev_init_clks: Using platform data clock configs
[   22.029730] Platform data clock[0]: name=cgu_isp, rate=100000000
[   22.029742] Clock cgu_isp: set rate 100000000 Hz, result=0
[   22.029749] Clock cgu_isp enabled successfully
[   22.029755] Platform data clock[1]: name=isp, rate=65535
[   22.029763] Clock isp enabled successfully
[   22.059390] CPM clock gates configured
[   22.059403] isp_subdev_init_clks: Successfully initialized 2 clocks
[   22.059413] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b59f0, sd=8055c000, ourISPdev=80514000 ***
[   22.059421] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[   22.059427] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   22.059432] *** DEBUG: About to check device name matches ***
[   22.059438] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   22.059445] *** LINKED CSI device: 8055c000, regs: b0022000 ***
[   22.059452] *** CSI PROBE: Set dev_priv to csi_dev 8055c000 AFTER subdev_init ***
[   22.059458] *** CSI PROBE: Set host_priv to csi_dev 8055c000 AFTER subdev_init ***
[   22.059464] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   22.059470] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   22.059493] *** Platform device 0 (isp-w00) registered successfully ***
[   22.059500] *** Registering platform device 1 from platform data ***
[   22.069586] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   22.069601] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   22.069608] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   22.069614] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   22.069620] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   22.069626] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   22.069632] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   22.069638] *** VIC will operate in FULL mode with complete buffer operations ***
[   22.069643] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   22.069650] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   22.069656] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   22.069662] *** VIC PROBE: Stored vic_dev pointer 8055c400 in subdev dev_priv ***
[   22.069668] *** VIC PROBE: Set host_priv to vic_dev 8055c400 for Binary Ninja compatibility ***
[   22.069674] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   22.069681] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   22.069688] *** tx_isp_subdev_init: pdev=c06b5b08, sd=8055c400, ops=c06b5f90 ***
[   22.069694] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   22.069702] *** tx_isp_subdev_init: ops=c06b5f90, ops->core=c06b5fac ***
[   22.069708] *** tx_isp_subdev_init: ops->core->init=c0681dac ***
[   22.069714] *** tx_isp_subdev_init: Set sd->dev=c06b5b18, sd->pdev=c06b5b08 ***
[   22.069720] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   22.069727] tx_isp_module_init: Module initialized for isp-w02
[   22.069732] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.069741] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   22.069748] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   22.069757] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674928, thread=c0667584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[   22.069785] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674928, thread=c0667584 ***
[   22.072138] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   22.072149] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   22.072156] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   22.072164] tx_isp_subdev_init: platform_get_resource returned c06b5c00 for device isp-w02
[   22.072172] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   22.072182] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   22.072188] isp_subdev_init_clks: Using platform data clock arrays: c06b5bf0
[   22.072194] isp_subdev_init_clks: Using platform data clock configs
[   22.072202] Platform data clock[0]: name=cgu_isp, rate=100000000
[   22.072211] Clock cgu_isp: set rate 100000000 Hz, result=0
[   22.072218] Clock cgu_isp enabled successfully
[   22.072224] Platform data clock[1]: name=isp, rate=65535
[   22.072231] Clock isp enabled successfully
[   22.074998] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   22.075012] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   22.075022] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   22.075031] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   22.075044] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   22.075053] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   22.075062] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   22.075072] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   22.075084] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   22.075093] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   22.075102] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   22.075112] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   22.075121] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   22.075130] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   22.075140] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   22.075148] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   22.075158] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   22.075167] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   22.075176] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   22.075186] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   22.075195] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   22.075204] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   22.075213] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   22.075222] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   22.075232] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   22.075242] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   22.075251] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   22.075266] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   22.075276] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   22.075285] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   22.079397] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   22.079411] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   22.079420] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   22.079429] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   22.079439] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   22.079448] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   22.079462] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   22.079470] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   22.079480] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   22.079490] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   22.079499] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   22.079509] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   22.079518] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   22.079528] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   22.079537] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   22.079546] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   22.079555] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   22.079564] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   22.079574] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   22.079584] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   22.079594] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   22.081470] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   22.081486] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   22.081497] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   22.081506] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   22.081514] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   22.081524] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   22.081534] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   22.081544] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   22.081568] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   22.081578] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   22.081589] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   22.081598] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   22.081609] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   22.081618] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   22.081628] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   22.081637] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   22.081646] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   22.081655] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   22.081666] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   22.081675] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   22.081927] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   22.081937] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   22.081946] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   22.081956] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   22.081964] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   22.081974] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   22.081983] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   22.081992] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   22.082002] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   22.082011] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   22.082020] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   22.082030] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   22.082039] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   22.082048] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   22.082058] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   22.082067] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   22.082078] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   22.082088] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   22.082097] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   22.082106] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   22.082115] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   22.099394] CPM clock gates configured
[   22.099407] isp_subdev_init_clks: Successfully initialized 2 clocks
[   22.099417] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5b08, sd=8055c400, ourISPdev=80514000 ***
[   22.099425] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[   22.099431] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   22.099436] *** DEBUG: About to check device name matches ***
[   22.099442] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   22.099448] *** DEBUG: Retrieved vic_dev from subdev data: 8055c400 ***
[   22.099454] *** DEBUG: About to set ourISPdev->vic_dev = 8055c400 ***
[   22.099460] *** DEBUG: ourISPdev before linking: 80514000 ***
[   22.099465] *** DEBUG: ourISPdev->vic_dev set to: 8055c400 ***
[   22.099471] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   22.099476] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   22.099482] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   22.099490] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   22.099495] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   22.099500] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   22.099506] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   22.099528] *** Platform device 1 (isp-w02) registered successfully ***
p[   22.099534] *** Registering platform device 2 from platform data ***
[   22.109622] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   22.109637] *** tx_isp_subdev_init: pdev=c06b5918, sd=85fe7000, ops=c06b6e74 ***
[   22.109644] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   22.109650] *** tx_isp_subdev_init: ops=c06b6e74, ops->core=c06b6e94 ***
[   22.109656] *** tx_isp_subdev_init: ops->core->init=c068e0a0 ***
[   22.109663] *** tx_isp_subdev_init: Set sd->dev=c06b5928, sd->pdev=c06b5918 ***
[   22.109670] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6e74 ***
[   22.109676] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b6010 ***
[   22.109682] tx_isp_module_init: Module initialized for isp-w01
[   22.109688] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.109696] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5918, sd=85fe7000, ourISPdev=80514000 ***
[   22.109703] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[   22.109709] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   22.109714] *** DEBUG: About to check device name matches ***
[   22.109720] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   22.109726] *** LINKED VIN device: 85fe7000 ***
[   22.109733] *** VIN SUBDEV OPS CONFIGURED: core=c06b6e94, video=c06b6e88, s_stream=c068e298 ***
[   22.109740] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   22.109746] *** VIN PROBE: Set dev_priv to vin_dev 85fe7000 AFTER subdev_init ***
[   22.109752] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   22.109771] *** Platform device 2 (isp-w01) registered successfully ***
[   22.109778] *** Registering platform device 3 from platform data ***
[   22.112420] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   22.112436] *** tx_isp_subdev_init: pdev=c06b57d8, sd=85fe7400, ops=c06b60c4 ***
[   22.112442] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   22.112448] *** tx_isp_subdev_init: ops=c06b60c4, ops->core=c06bcf4c ***
[   22.112454] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   22.112461] *** tx_isp_subdev_init: Set sd->dev=c06b57e8, sd->pdev=c06b57d8 ***
[   22.112468] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b60c4 ***
[   22.112474] *** tx_isp_subdev_init: ops->sensor=c06bcf40, csi_subdev_ops=c06b6010 ***
[   22.112480] tx_isp_module_init: Module initialized for isp-fs
[   22.112486] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.112492] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   22.112499] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   22.112506] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   22.112512] *** FS PROBE: Set dev_priv to fs_dev 85fe7400 AFTER subdev_init ***
[   22.112518] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   22.112538] *** Platform device 3 (isp-fs) registered successfully ***
[   22.112545] *** Registering platform device 4 from platform data ***
[   22.115046] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   22.115060] *** tx_isp_create_core_device: Creating ISP core device ***
[   22.115070] *** tx_isp_create_core_device: Core device created successfully: 8055c800 ***
[   22.115076] *** CORE PROBE: Set dev_priv to core_dev 8055c800 ***
[   22.115082] *** CORE PROBE: Set host_priv to core_dev 8055c800 - PREVENTS BadVA CRASH ***
[   22.115089] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   22.115096] *** tx_isp_subdev_init: pdev=c06b56a0, sd=8055c800, ops=c06b5dc8 ***
[   22.115102] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   22.115109] *** tx_isp_subdev_init: ops=c06b5dc8, ops->core=c06b5df4 ***
[   22.115115] *** tx_isp_subdev_init: ops->core->init=c067e8fc ***
[   22.115122] *** tx_isp_subdev_init: Set sd->dev=c06b56b0, sd->pdev=c06b56a0 ***
[   22.115128] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   22.115134] tx_isp_module_init: Module initialized for isp-m0
[   22.115140] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   22.115148] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   22.115154] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   22.115164] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674928, thread=c0667584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[   22.115173] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674928, thread=c0667584 ***
[   22.117453] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   22.117464] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   22.117471] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   22.117480] tx_isp_subdev_init: platform_get_resource returned c06b57a0 for device isp-m0
[   22.117488] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   22.117498] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   22.117504] isp_subdev_init_clks: Using platform data clock arrays: c06b5788
[   22.117511] isp_subdev_init_clks: Using platform data clock configs
[   22.117518] Platform data clock[0]: name=cgu_isp, rate=100000000
[   22.117528] Clock cgu_isp: set rate 100000000 Hz, result=0
[   22.117534] Clock cgu_isp enabled successfully
[   22.117540] Platform data clock[1]: name=isp, rate=65535
[   22.117548] Clock isp enabled successfully
[   22.117554] Platform data clock[2]: name=csi, rate=65535
[   22.117562] Clock csi enabled successfully
[   22.139388] CPM clock gates configured
[   22.139402] isp_subdev_init_clks: Successfully initialized 3 clocks
[   22.139412] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b56a0, sd=8055c800, ourISPdev=80514000 ***
[   22.139421] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[   22.139426] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   22.139432] *** DEBUG: About to check device name matches ***
[   22.139438] *** DEBUG: CORE device name matched! Setting up Core device ***
[   22.139444] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   22.139452] *** tx_isp_link_core_device: Linking core device 8055c800 to ISP device 80514000 ***
[   22.139458] *** tx_isp_link_core_device: Core device linked successfully ***
[   22.139464] *** Core subdev already registered at slot 3: 8055c800 ***
[   22.139470] *** LINKED CORE device: 8055c800 ***
[   22.139475] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   22.139480] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   22.139487] *** tx_isp_core_device_init: Initializing core device: 8055c800 ***
[   22.139500] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   22.139505] *** tx_isp_core_device_init: Core device initialized successfully ***
[   22.139511] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   22.139518] *** tx_isp_link_core_device: Linking core device 8055c800 to ISP device 80514000 ***
[   22.139524] *** tx_isp_link_core_device: Core device linked successfully ***
[   22.139530] *** Core subdev already registered at slot 3: 8055c800 ***
[   22.139543] *** tx_isp_core_probe: Assigned frame_channels=8055cc00 to core_dev ***
[   22.139549] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   22.139554] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   22.139560] *** tx_isp_core_probe: Calling sensor_early_init ***
[   22.139566] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   22.139571] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   22.139577] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   22.139583] ispcore_slake_module: VIC device=8055c400, state=1ispcore_slake_module: Processing subdevices
[   22.139592] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[   22.139600] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   22.139606] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   22.139613] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   22.139618] ispcore_slake_module: CSI slake success
[   22.139622] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   22.139629] *** tx_isp_vic_slake_subdev: ENTRY - sd=8055c400 ***
[   22.139636] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8055c400, current state=1 ***
[   22.139642] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   22.139647] ispcore_slake_module: VIC slake success
[   22.139652] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   22.139658] ispcore_slake_module: Managing ISP clocks
[   22.139662] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   22.139669] ispcore_slake_module: Complete, result=0<6>[   22.139675] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   22.139680] *** tx_isp_core_probe: Core device setup complete ***
[   22.139686] ***   - Core device: 8055c800 ***
[   22.139691] ***   - Channel count: 6 ***
[   22.139696] ***   - Linked to ISP device: 80514000 ***
[   22.139702] *** tx_isp_core_probe: Initializing core tuning system ***
[   22.139707] isp_core_tuning_init: Initializing tuning data structure
[   22.139718] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   22.139724] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   22.139730] *** SAFE: mode_flag properly initialized using struct member access ***
[   22.139735] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   22.139740] *** tx_isp_core_probe: Set platform driver data ***
[   22.139745] *** tx_isp_core_probe: Set global core device reference ***
[   22.139750] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   22.139756] ***   - Core device: 8055c800 ***
[   22.139761] ***   - Tuning device: 84bf6000 ***
[   22.139766] *** tx_isp_core_probe: Creating frame channel devices ***
[   22.139772] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   22.147574] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   22.147588] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   22.147598] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   22.147923] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   22.150546] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   22.153170] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   22.155704] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   22.155715] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   22.155720] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   22.155726] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   22.155732] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   22.155740] tisp_code_create_tuning_node: Allocated dynamic major 251
[   22.169663] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   22.169674] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   22.169680] *** tx_isp_core_probe: Core probe completed successfully ***
[   22.169701] *** Platform device 4 (isp-m0) registered successfully ***
[   22.169707] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   22.169729] *** Created /proc/jz/isp directory ***
[   22.169737] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   22.169746] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   22.169752] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   22.169760] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683ae0 ***
[   22.169768] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 8055c400 for isp-w02 ***
[   22.169776] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   22.169782] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   22.169791] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   22.169800] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   22.169810] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   22.169815] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   22.169820] *** Misc device registration handled via main tx-isp device ***
[   22.169826] *** Misc device registration handled via main tx-isp device ***
[   22.169831] *** Misc device registration handled via main tx-isp device ***
[   22.169836] *** Misc device registration handled via main tx-isp device ***
[   22.169842] *** Misc device registration handled via main tx-isp device ***
[   22.169847] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   22.169855] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   22.169863] *** Frame channel 1 initialized: 640x360, state=2 ***
[   22.169868] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   22.169875] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8055c400 ***
[   22.169880] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   22.169886] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   22.169891] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   22.169897] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   22.169903] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   22.169908] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   22.169914] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   22.169919] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   22.169924] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   22.169930] *** PROBE: Binary Ninja reference implementation complete ***
[   22.172528] *** tx_isp_init: Platform device and driver registered successfully ***
[   22.221587] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   22.229380] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   22.231219] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   22.231260] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   22.231270] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   23.243412] === gc2053 SENSOR MODULE INIT ===
[   23.243752] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# d[INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   22.169826] *** Misc device registration handled via main tx-isp device ***
[   22.169831] *** Misc device registration handled via main tx-isp device ***
[   22.169836] *** Misc device registration handled via main tx-isp device ***
[   22.169842] *** Misc device registration handled via main tx-isp device ***
[   22.169847] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   22.169855] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   22.169863] *** Frame channel 1 initialized: 640x360, state=2 ***
[   22.169868] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   22.169875] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8055c400 ***
[   22.169880] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   22.169886] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   22.169891] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   22.169897] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   22.169903] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   22.169908] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   22.169914] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   22.169919] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   22.169924] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   22.169930] *** PROBE: Binary Ninja reference implementation complete ***
[   22.172528] *** tx_isp_init: Platform device and driver registered successfully ***
[   22.221587] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   22.229380] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   22.231219] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   22.231260] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   22.231270] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   23.243412] === gc2053 SENSOR MODULE INIT ===
[   23.243752] gc2053 I2C driver registered, waiting for device creation by ISP
[   26.497880] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   26.497894] === ISP Subdevice Array Status ===
[   26.497902]   [0]: isp-w00 (sd=8055c000)
[   26.497910]   [1]: isp-w02 (sd=8055c400)
[   26.497916]   [2]: isp-w01 (sd=85fe7000)
[   26.497922]   [3]: isp-m0 (sd=8055c800)
[   26.497928]   [4]: (empty)
[   26.497932]   [5]: (empty)
[   26.497938]   [6]: (empty)
[   26.497942]   [7]: (empty)
[   26.497947]   [8]: (empty)
[   26.497952]   [9]: (empty)
[   26.497957]   [10]: (empty)
[   26.497962]   [11]: (empty)
[   26.497967]   [12]: (empty)
[   26.497972]   [13]: (empty)
[   26.497977]   [14]: (empty)
[   26.497982]   [15]: (empty)
[   26.497987] === End Subdevice Array ===
[   26.497993] *** tx_isp_open: Found core subdev 8055c800, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   26.498000] *** DEBUG: core_sd->dev_priv=8055c800, core_sd->host_priv=8055c800 ***
[   26.498007] *** DEBUG: core_sd->pdev=c06b56a0, core_sd->ops=c06b5dc8 ***
[   26.498014] *** ispcore_core_ops_init: ENTRY - sd=8055c800, on=1 ***
[   26.498020] *** ispcore_core_ops_init: sd->dev_priv=8055c800, sd->host_priv=8055c800 ***
[   26.498028] *** ispcore_core_ops_init: sd->pdev=c06b56a0, sd->ops=c06b5dc8 ***
[   26.498034] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   26.498039] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   26.498047] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   26.498053] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   26.498058] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   26.498064] *** ispcore_core_ops_init: s0 (core_dev) = 8055c800 from sd->host_priv ***
[   26.498071] ispcore_core_ops_init: core_dev=8055c800, vic_dev=8055c400, vic_state=1
[   26.498076] ispcore_core_ops_init: Complete, result=0<6>[   26.498081] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   26.498087] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   26.498440] ISP IOCTL: cmd=0x805056c1 arg=0x77095d60
[   26.498454] subdev_sensor_ops_ioctl: cmd=0x2000000
[   26.498460] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   26.498466] *** Creating I2C sensor device on adapter 0 ***
[   26.498475] *** Creating I2C device: gc2053 at 0x37 ***
[   26.498480] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   26.498488] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   26.498494] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   26.510718] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   26.511026] === GC2053 SENSOR PROBE START ===
[   26.511042] sensor_probe: client=854b9d00, addr=0x37, adapter=84074c10 (i2c0)
[   26.511047] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   26.511053] Requesting reset GPIO 18
[   26.511062] GPIO reset sequence: HIGH -> LOW -> HIGH
[   26.739505] GPIO reset sequence completed successfully
[   26.739517] === GPIO INITIALIZATION COMPLETE ===
[   26.739529] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   26.739543] sensor_probe: data_interface=1, sensor_max_fps=30
[   26.739549] sensor_probe: MIPI 30fps
[   26.739556] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   26.739564] *** tx_isp_subdev_init: pdev=c06df168, sd=85633400, ops=c06df248 ***
[   26.739570] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   26.739577] *** tx_isp_subdev_init: ops=c06df248, ops->core=c06df274 ***
[   26.739583] *** tx_isp_subdev_init: ops->core->init=c06dc6bc ***
[   26.739589] *** tx_isp_subdev_init: Set sd->dev=c06df178, sd->pdev=c06df168 ***
[   26.739597] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06df248, ops->sensor=c06df25c ***
[   26.739602] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   26.739609] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85633400 ***
[   26.739616] *** tx_isp_subdev_init: SENSOR ops=c06df248, ops->sensor=c06df25c ***
[   26.739621] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   26.739628] tx_isp_module_init: Module initialized for (null)
[   26.739633] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   26.739642] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06df168, sd=85633400, ourISPdev=80514000 ***
[   26.739649] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80514000 ***
[   26.739655] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   26.739659] *** DEBUG: About to check device name matches ***
[   26.739667] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   26.739673] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   26.739679] *** SENSOR subdev: 85633400, ops: c06df248 ***
[   26.739685] *** SENSOR ops->sensor: c06df25c ***
[   26.739690] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   26.739696] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   26.739771] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   26.739779] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   26.739785] sensor_probe: I2C client association complete
[   26.739793]   sd=85633400, client=854b9d00, addr=0x37, adapter=i2c0
[   26.739799] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   26.739807] sensor_read: reg=0xf0, client=854b9d00, adapter=i2c0, addr=0x37
[   26.740303] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   26.740311] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   26.740316] *** SUCCESS: I2C communication working after GPIO reset! ***
[   26.740324] sensor_read: reg=0xf1, client=854b9d00, adapter=i2c0, addr=0x37
[   26.740814] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   26.740822] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   26.740827] === I2C COMMUNICATION TEST COMPLETE ===
[   26.740835] Registering gc2053 with ISP framework (sd=85633400, sensor=85633400)
[   26.740841] gc2053 registered with ISP framework successfully
[   26.740862] *** MIPS-SAFE: I2C device created successfully at 0x854b9d00 ***
[   26.740870] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   26.740876] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   26.740883] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   26.740889] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   26.740925] ISP IOCTL: cmd=0xc050561a arg=0x7f99e5c8
[   26.740932] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   26.740939] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   26.740947] ISP IOCTL: cmd=0xc050561a arg=0x7f99e5c8
[   26.740953] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   26.740958] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   26.740966] ISP IOCTL: cmd=0xc0045627 arg=0x7f99e620
[   26.740976] ISP IOCTL: cmd=0x800856d5 arg=0x7f99e618
[   26.740981] TX_ISP_GET_BUF: IOCTL handler called
[   26.740989] TX_ISP_GET_BUF: core_dev=8055c800, isp_dev=80514000
[   26.740995] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   26.741002] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   26.819787] ISP IOCTL: cmd=0x800856d4 arg=0x7f99e618
[   26.819801] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   26.820026] ISP IOCTL: cmd=0x40045626 arg=0x7f99e630
[   26.820039] subdev_sensor_ops_ioctl: cmd=0x2000003
[   26.820045] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   26.820051] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   26.820057] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   26.820066] ISP IOCTL: cmd=0x80045612 arg=0x0
[   26.820073] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   26.820079] === ISP Subdevice Array Status ===
[   26.820087]   [0]: isp-w00 (sd=8055c000)
[   26.820093]   [1]: isp-w02 (sd=8055c400)
[   26.820100]   [2]: isp-w01 (sd=85fe7000)
[   26.820107]   [3]: isp-m0 (sd=8055c800)
[   26.820113]   [4]: gc2053 (sd=85633400)
[   26.820119]   [5]: gc2053 (sd=85633400)
[   26.820125]   [6]: (empty)
[   26.820129]   [7]: (empty)
[   26.820135]   [8]: (empty)
[   26.820139]   [9]: (empty)
[   26.820145]   [10]: (empty)
[   26.820149]   [11]: (empty)
[   26.820154]   [12]: (empty)
[   26.820159]   [13]: (empty)
[   26.820164]   [14]: (empty)
[   26.820169]   [15]: (empty)
[   26.820174] === End Subdevice Array ===
[   26.820179] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   26.820185] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   26.820191] *** ispcore_activate_module: Fixed for our struct layouts ***
[   26.820196] *** VIC device in state 1, proceeding with activation ***
[   26.820203] *** CLOCK CONFIGURATION SECTION: clk_array=85fe2880, clk_count=2 ***
[   26.820210] Clock 0 set to 100000000 Hz
[   26.820216] Clock 0 enabled
[   26.820222] Clock 1 set to 100000000 Hz
[   26.820227] Clock 1 enabled
[   26.820232] *** SUBDEVICE VALIDATION SECTION ***
[   26.820237] VIC device state set to 2 (activated)
[   26.820242] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   26.820247] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   26.820253] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   26.820257] *** SUBDEVICE INITIALIZATION LOOP ***
[   26.820263] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   26.820269] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   26.820277] *** SENSOR_INIT: gc2053 enable=1 ***
[   26.820285] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   26.820291] *** CALLING SENSOR_WRITE_ARRAY WITH c06dfe20 (should be 137 registers) ***
[   26.820301] sensor_write: reg=0xfe val=0x80, client=854b9d00, adapter=i2c0, addr=0x37
[   26.820625] sensor_write: reg=0xfe val=0x80 SUCCESS
[   26.820633] sensor_write_array: reg[1] 0xfe=0x80 OK
[   26.820641] sensor_write: reg=0xfe val=0x80, client=854b9d00, adapter=i2c0, addr=0x37
[   26.820953] sensor_write: reg=0xfe val=0x80 SUCCESS
[   26.820960] sensor_write_array: reg[2] 0xfe=0x80 OK
[   26.820969] sensor_write: reg=0xfe val=0x80, client=854b9d00, adapter=i2c0, addr=0x37
[   26.821287] sensor_write: reg=0xfe val=0x80 SUCCESS
[   26.821295] sensor_write_array: reg[3] 0xfe=0x80 OK
[   26.821303] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.821677] sensor_write: reg=0xfe val=0x00 SUCCESS
[   26.821685] sensor_write_array: reg[4] 0xfe=0x00 OK
[   26.821695] sensor_write: reg=0xf2 val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.822010] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   26.822017] sensor_write_array: reg[5] 0xf2=0x00 OK
[   26.822025] sensor_write: reg=0xf3 val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.822337] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   26.822343] sensor_write_array: reg[6] 0xf3=0x00 OK
[   26.822351] sensor_write: reg=0xf4 val=0x36, client=854b9d00, adapter=i2c0, addr=0x37
[   26.822665] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   26.822672] sensor_write_array: reg[7] 0xf4=0x36 OK
[   26.822681] sensor_write: reg=0xf5 val=0xc0, client=854b9d00, adapter=i2c0, addr=0x37
[   26.822991] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   26.822999] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   26.823007] sensor_write: reg=0xf6 val=0x44, client=854b9d00, adapter=i2c0, addr=0x37
[   26.823320] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   26.823327] sensor_write_array: reg[9] 0xf6=0x44 OK
[   26.823335] sensor_write: reg=0xf7 val=0x01, client=854b9d00, adapter=i2c0, addr=0x37
[   26.829525] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   26.829538] sensor_write_array: reg[10] 0xf7=0x01 OK
[   26.829549] sensor_write: reg=0xf8 val=0x68, client=854b9d00, adapter=i2c0, addr=0x37
[   26.829867] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   26.829875] sensor_write: reg=0xf9 val=0x40, client=854b9d00, adapter=i2c0, addr=0x37
[   26.830193] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   26.830203] sensor_write: reg=0xfc val=0x8e, client=854b9d00, adapter=i2c0, addr=0x37
[   26.830517] sensor_write: reg=0xfc val=0x8e SUCCESS
[   26.830525] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.830838] sensor_write: reg=0xfe val=0x00 SUCCESS
[   26.830847] sensor_write: reg=0x87 val=0x18, client=854b9d00, adapter=i2c0, addr=0x37
[   26.831159] sensor_write: reg=0x87 val=0x18 SUCCESS
[   26.831168] sensor_write: reg=0xee val=0x30, client=854b9d00, adapter=i2c0, addr=0x37
[   26.831481] sensor_write: reg=0xee val=0x30 SUCCESS
[   26.831489] sensor_write: reg=0xd0 val=0xb7, client=854b9d00, adapter=i2c0, addr=0x37
[   26.831791] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   26.831801] sensor_write: reg=0x03 val=0x04, client=854b9d00, adapter=i2c0, addr=0x37
[   26.832115] sensor_write: reg=0x03 val=0x04 SUCCESS
[   26.832124] sensor_write: reg=0x04 val=0x60, client=854b9d00, adapter=i2c0, addr=0x37
[   26.832435] sensor_write: reg=0x04 val=0x60 SUCCESS
[   26.832444] sensor_write: reg=0x05 val=0x04, client=854b9d00, adapter=i2c0, addr=0x37
[   26.832757] sensor_write: reg=0x05 val=0x04 SUCCESS
[   26.832765] sensor_write: reg=0x06 val=0x4c, client=854b9d00, adapter=i2c0, addr=0x37
[   26.833078] sensor_write: reg=0x06 val=0x4c SUCCESS
[   26.833087] sensor_write: reg=0x07 val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.833407] sensor_write: reg=0x07 val=0x00 SUCCESS
[   26.833415] sensor_write: reg=0x08 val=0x11, client=854b9d00, adapter=i2c0, addr=0x37
[   26.833729] sensor_write: reg=0x08 val=0x11 SUCCESS
[   26.833737] sensor_write: reg=0x09 val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.834050] sensor_write: reg=0x09 val=0x00 SUCCESS
[   26.834059] sensor_write: reg=0x0a val=0x02, client=854b9d00, adapter=i2c0, addr=0x37
[   26.834371] sensor_write: reg=0x0a val=0x02 SUCCESS
[   26.834380] sensor_write: reg=0x0b val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.834693] sensor_write: reg=0x0b val=0x00 SUCCESS
[   26.834701] sensor_write: reg=0x0c val=0x02, client=854b9d00, adapter=i2c0, addr=0x37
[   26.839536] sensor_write: reg=0x0c val=0x02 SUCCESS
[   26.839551] sensor_write: reg=0x0d val=0x04, client=854b9d00, adapter=i2c0, addr=0x37
[   26.839869] sensor_write: reg=0x0d val=0x04 SUCCESS
[   26.839878] sensor_write: reg=0x0e val=0x40, client=854b9d00, adapter=i2c0, addr=0x37
[   26.840195] sensor_write: reg=0x0e val=0x40 SUCCESS
[   26.840203] sensor_write: reg=0x12 val=0xe2, client=854b9d00, adapter=i2c0, addr=0x37
[   26.840515] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   26.840524] sensor_write: reg=0x13 val=0x16, client=854b9d00, adapter=i2c0, addr=0x37
[   26.840837] sensor_write: reg=0x13 val=0x16 SUCCESS
[   26.840846] sensor_write: reg=0x19 val=0x0a, client=854b9d00, adapter=i2c0, addr=0x37
[   26.841159] sensor_write: reg=0x19 val=0x0a SUCCESS
[   26.841167] sensor_write: reg=0x21 val=0x1c, client=854b9d00, adapter=i2c0, addr=0x37
[   26.841480] sensor_write: reg=0x21 val=0x1c SUCCESS
[   26.841489] sensor_write: reg=0x28 val=0x0a, client=854b9d00, adapter=i2c0, addr=0x37
[   26.841861] sensor_write: reg=0x28 val=0x0a SUCCESS
[   26.841871] sensor_write: reg=0x29 val=0x24, client=854b9d00, adapter=i2c0, addr=0x37
[   26.842187] sensor_write: reg=0x29 val=0x24 SUCCESS
[   26.842195] sensor_write: reg=0x2b val=0x04, client=854b9d00, adapter=i2c0, addr=0x37
[   26.842509] sensor_write: reg=0x2b val=0x04 SUCCESS
[   26.842517] sensor_write: reg=0x32 val=0xf8, client=854b9d00, adapter=i2c0, addr=0x37
[   26.842831] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   26.842839] sensor_write: reg=0x37 val=0x03, client=854b9d00, adapter=i2c0, addr=0x37
[   26.843152] sensor_write: reg=0x37 val=0x03 SUCCESS
[   26.843161] sensor_write: reg=0x39 val=0x15, client=854b9d00, adapter=i2c0, addr=0x37
[   26.843473] sensor_write: reg=0x39 val=0x15 SUCCESS
[   26.843482] sensor_write: reg=0x43 val=0x07, client=854b9d00, adapter=i2c0, addr=0x37
[   26.843795] sensor_write: reg=0x43 val=0x07 SUCCESS
[   26.843803] sensor_write: reg=0x44 val=0x40, client=854b9d00, adapter=i2c0, addr=0x37
[   26.849533] sensor_write: reg=0x44 val=0x40 SUCCESS
[   26.849549] sensor_write: reg=0x46 val=0x0b, client=854b9d00, adapter=i2c0, addr=0x37
[   26.849872] sensor_write: reg=0x46 val=0x0b SUCCESS
[   26.849882] sensor_write: reg=0x4b val=0x20, client=854b9d00, adapter=i2c0, addr=0x37
[   26.850194] sensor_write: reg=0x4b val=0x20 SUCCESS
[   26.850202] sensor_write: reg=0x4e val=0x08, client=854b9d00, adapter=i2c0, addr=0x37
[   26.850513] sensor_write: reg=0x4e val=0x08 SUCCESS
[   26.850522] sensor_write: reg=0x55 val=0x20, client=854b9d00, adapter=i2c0, addr=0x37
[   26.850835] sensor_write: reg=0x55 val=0x20 SUCCESS
[   26.850844] sensor_write: reg=0x66 val=0x05, client=854b9d00, adapter=i2c0, addr=0x37
[   26.851157] sensor_write: reg=0x66 val=0x05 SUCCESS
[   26.851165] sensor_write: reg=0x67 val=0x05, client=854b9d00, adapter=i2c0, addr=0x37
[   26.851479] sensor_write: reg=0x67 val=0x05 SUCCESS
[   26.851487] sensor_write: reg=0x77 val=0x01, client=854b9d00, adapter=i2c0, addr=0x37
[   26.851856] sensor_write: reg=0x77 val=0x01 SUCCESS
[   26.851865] sensor_write: reg=0x78 val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.852179] sensor_write: reg=0x78 val=0x00 SUCCESS
[   26.852187] sensor_write: reg=0x7c val=0x93, client=854b9d00, adapter=i2c0, addr=0x37
[   26.852502] sensor_write: reg=0x7c val=0x93 SUCCESS
[   26.852510] sensor_write_array: reg[50] 0x7c=0x93 OK
[   26.852519] sensor_write: reg=0x8c val=0x12, client=854b9d00, adapter=i2c0, addr=0x37
[   26.852832] sensor_write: reg=0x8c val=0x12 SUCCESS
[   26.852840] sensor_write: reg=0x8d val=0x92, client=854b9d00, adapter=i2c0, addr=0x37
[   26.853163] sensor_write: reg=0x8d val=0x92 SUCCESS
[   26.853173] sensor_write: reg=0x90 val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.853485] sensor_write: reg=0x90 val=0x00 SUCCESS
[   26.853493] sensor_write: reg=0x41 val=0x04, client=854b9d00, adapter=i2c0, addr=0x37
[   26.853806] sensor_write: reg=0x41 val=0x04 SUCCESS
[   26.853815] sensor_write: reg=0x42 val=0x9d, client=854b9d00, adapter=i2c0, addr=0x37
[   26.854128] sensor_write: reg=0x42 val=0x9d SUCCESS
[   26.854136] sensor_write: reg=0x9d val=0x10, client=854b9d00, adapter=i2c0, addr=0x37
[   26.854449] sensor_write: reg=0x9d val=0x10 SUCCESS
[   26.854458] sensor_write: reg=0xce val=0x7c, client=854b9d00, adapter=i2c0, addr=0x37
[   26.859518] sensor_write: reg=0xce val=0x7c SUCCESS
[   26.859533] sensor_write: reg=0xd2 val=0x41, client=854b9d00, adapter=i2c0, addr=0x37
[   26.859851] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   26.859861] sensor_write: reg=0xd3 val=0xdc, client=854b9d00, adapter=i2c0, addr=0x37
[   26.860173] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   26.860181] sensor_write: reg=0xe6 val=0x50, client=854b9d00, adapter=i2c0, addr=0x37
[   26.860493] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   26.860501] sensor_write: reg=0xb6 val=0xc0, client=854b9d00, adapter=i2c0, addr=0x37
[   26.860819] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   26.860828] sensor_write: reg=0xb0 val=0x70, client=854b9d00, adapter=i2c0, addr=0x37
[   26.861142] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   26.861151] sensor_write: reg=0xb1 val=0x01, client=854b9d00, adapter=i2c0, addr=0x37
[   26.861463] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   26.861472] sensor_write: reg=0xb2 val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.861785] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   26.861793] sensor_write: reg=0xb3 val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.862097] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   26.862107] sensor_write: reg=0xb4 val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.862423] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   26.862431] sensor_write: reg=0xb8 val=0x01, client=854b9d00, adapter=i2c0, addr=0x37
[   26.862745] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   26.862753] sensor_write: reg=0xb9 val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.863067] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   26.863075] sensor_write: reg=0x26 val=0x30, client=854b9d00, adapter=i2c0, addr=0x37
[   26.863388] sensor_write: reg=0x26 val=0x30 SUCCESS
[   26.863397] sensor_write: reg=0xfe val=0x01, client=854b9d00, adapter=i2c0, addr=0x37
[   26.863709] sensor_write: reg=0xfe val=0x01 SUCCESS
[   26.863718] sensor_write: reg=0x40 val=0x23, client=854b9d00, adapter=i2c0, addr=0x37
[   26.864031] sensor_write: reg=0x40 val=0x23 SUCCESS
[   26.864039] sensor_write: reg=0x55 val=0x07, client=854b9d00, adapter=i2c0, addr=0x37
[   26.869514] sensor_write: reg=0x55 val=0x07 SUCCESS
[   26.869529] sensor_write: reg=0x60 val=0x40, client=854b9d00, adapter=i2c0, addr=0x37
[   26.869847] sensor_write: reg=0x60 val=0x40 SUCCESS
[   26.869857] sensor_write: reg=0xfe val=0x04, client=854b9d00, adapter=i2c0, addr=0x37
[   26.870168] sensor_write: reg=0xfe val=0x04 SUCCESS
[   26.870177] sensor_write: reg=0x14 val=0x78, client=854b9d00, adapter=i2c0, addr=0x37
[   26.870493] sensor_write: reg=0x14 val=0x78 SUCCESS
[   26.870503] sensor_write: reg=0x15 val=0x78, client=854b9d00, adapter=i2c0, addr=0x37
[   26.870817] sensor_write: reg=0x15 val=0x78 SUCCESS
[   26.870826] sensor_write: reg=0x16 val=0x78, client=854b9d00, adapter=i2c0, addr=0x37
[   26.871139] sensor_write: reg=0x16 val=0x78 SUCCESS
[   26.871147] sensor_write: reg=0x17 val=0x78, client=854b9d00, adapter=i2c0, addr=0x37
[   26.871461] sensor_write: reg=0x17 val=0x78 SUCCESS
[   26.871469] sensor_write: reg=0xfe val=0x01, client=854b9d00, adapter=i2c0, addr=0x37
[   26.871782] sensor_write: reg=0xfe val=0x01 SUCCESS
[   26.871790] sensor_write: reg=0x92 val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.872159] sensor_write: reg=0x92 val=0x00 SUCCESS
[   26.872169] sensor_write: reg=0x94 val=0x03, client=854b9d00, adapter=i2c0, addr=0x37
[   26.872481] sensor_write: reg=0x94 val=0x03 SUCCESS
[   26.872489] sensor_write: reg=0x95 val=0x04, client=854b9d00, adapter=i2c0, addr=0x37
[   26.872805] sensor_write: reg=0x95 val=0x04 SUCCESS
[   26.872813] sensor_write: reg=0x96 val=0x38, client=854b9d00, adapter=i2c0, addr=0x37
[   26.873135] sensor_write: reg=0x96 val=0x38 SUCCESS
[   26.873144] sensor_write: reg=0x97 val=0x07, client=854b9d00, adapter=i2c0, addr=0x37
[   26.873458] sensor_write: reg=0x97 val=0x07 SUCCESS
[   26.873466] sensor_write: reg=0x98 val=0x80, client=854b9d00, adapter=i2c0, addr=0x37
[   26.873779] sensor_write: reg=0x98 val=0x80 SUCCESS
[   26.873788] sensor_write: reg=0xfe val=0x01, client=854b9d00, adapter=i2c0, addr=0x37
[   26.874101] sensor_write: reg=0xfe val=0x01 SUCCESS
[   26.874109] sensor_write: reg=0x01 val=0x05, client=854b9d00, adapter=i2c0, addr=0x37
[   26.874422] sensor_write: reg=0x01 val=0x05 SUCCESS
[   26.874431] sensor_write: reg=0x02 val=0x89, client=854b9d00, adapter=i2c0, addr=0x37
[   26.879512] sensor_write: reg=0x02 val=0x89 SUCCESS
[   26.879527] sensor_write: reg=0x04 val=0x01, client=854b9d00, adapter=i2c0, addr=0x37
[   26.879844] sensor_write: reg=0x04 val=0x01 SUCCESS
[   26.879853] sensor_write: reg=0x07 val=0xa6, client=854b9d00, adapter=i2c0, addr=0x37
[   26.880171] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   26.880180] sensor_write: reg=0x08 val=0xa9, client=854b9d00, adapter=i2c0, addr=0x37
[   26.880493] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   26.880502] sensor_write: reg=0x09 val=0xa8, client=854b9d00, adapter=i2c0, addr=0x37
[   26.880813] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   26.880821] sensor_write: reg=0x0a val=0xa7, client=854b9d00, adapter=i2c0, addr=0x37
[   26.881133] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   26.881141] sensor_write: reg=0x0b val=0xff, client=854b9d00, adapter=i2c0, addr=0x37
[   26.881454] sensor_write: reg=0x0b val=0xff SUCCESS
[   26.881463] sensor_write: reg=0x0c val=0xff, client=854b9d00, adapter=i2c0, addr=0x37
[   26.881775] sensor_write: reg=0x0c val=0xff SUCCESS
[   26.881784] sensor_write: reg=0x0f val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.882151] sensor_write: reg=0x0f val=0x00 SUCCESS
[   26.882161] sensor_write: reg=0x50 val=0x1c, client=854b9d00, adapter=i2c0, addr=0x37
[   26.882477] sensor_write: reg=0x50 val=0x1c SUCCESS
[   26.882487] sensor_write: reg=0x89 val=0x03, client=854b9d00, adapter=i2c0, addr=0x37
[   26.882799] sensor_write: reg=0x89 val=0x03 SUCCESS
[   26.882808] sensor_write: reg=0xfe val=0x04, client=854b9d00, adapter=i2c0, addr=0x37
[   26.883119] sensor_write: reg=0xfe val=0x04 SUCCESS
[   26.883127] sensor_write: reg=0x28 val=0x86, client=854b9d00, adapter=i2c0, addr=0x37
[   26.883441] sensor_write: reg=0x28 val=0x86 SUCCESS
[   26.883448] sensor_write_array: reg[100] 0x28=0x86 OK
[   26.883457] sensor_write: reg=0x29 val=0x86, client=854b9d00, adapter=i2c0, addr=0x37
[   26.883769] sensor_write: reg=0x29 val=0x86 SUCCESS
[   26.883778] sensor_write: reg=0x2a val=0x86, client=854b9d00, adapter=i2c0, addr=0x37
[   26.884091] sensor_write: reg=0x2a val=0x86 SUCCESS
[   26.884099] sensor_write: reg=0x2b val=0x68, client=854b9d00, adapter=i2c0, addr=0x37
[   26.889515] sensor_write: reg=0x2b val=0x68 SUCCESS
[   26.889529] sensor_write: reg=0x2c val=0x68, client=854b9d00, adapter=i2c0, addr=0x37
[   26.889847] sensor_write: reg=0x2c val=0x68 SUCCESS
[   26.889856] sensor_write: reg=0x2d val=0x68, client=854b9d00, adapter=i2c0, addr=0x37
[   26.890173] sensor_write: reg=0x2d val=0x68 SUCCESS
[   26.890183] sensor_write: reg=0x2e val=0x68, client=854b9d00, adapter=i2c0, addr=0x37
[   26.890497] sensor_write: reg=0x2e val=0x68 SUCCESS
[   26.890505] sensor_write: reg=0x2f val=0x68, client=854b9d00, adapter=i2c0, addr=0x37
[   26.890819] sensor_write: reg=0x2f val=0x68 SUCCESS
[   26.890827] sensor_write: reg=0x30 val=0x4f, client=854b9d00, adapter=i2c0, addr=0x37
[   26.891140] sensor_write: reg=0x30 val=0x4f SUCCESS
[   26.891149] sensor_write: reg=0x31 val=0x68, client=854b9d00, adapter=i2c0, addr=0x37
[   26.891461] sensor_write: reg=0x31 val=0x68 SUCCESS
[   26.891470] sensor_write: reg=0x32 val=0x67, client=854b9d00, adapter=i2c0, addr=0x37
[   26.891783] sensor_write: reg=0x32 val=0x67 SUCCESS
[   26.891791] sensor_write: reg=0x33 val=0x66, client=854b9d00, adapter=i2c0, addr=0x37
[   26.892105] sensor_write: reg=0x33 val=0x66 SUCCESS
[   26.892113] sensor_write: reg=0x34 val=0x66, client=854b9d00, adapter=i2c0, addr=0x37
[   26.892416] sensor_write: reg=0x34 val=0x66 SUCCESS
[   26.892427] sensor_write: reg=0x35 val=0x66, client=854b9d00, adapter=i2c0, addr=0x37
[   26.892741] sensor_write: reg=0x35 val=0x66 SUCCESS
[   26.892750] sensor_write: reg=0x36 val=0x66, client=854b9d00, adapter=i2c0, addr=0x37
[   26.893064] sensor_write: reg=0x36 val=0x66 SUCCESS
[   26.893073] sensor_write: reg=0x37 val=0x66, client=854b9d00, adapter=i2c0, addr=0x37
[   26.893393] sensor_write: reg=0x37 val=0x66 SUCCESS
[   26.893402] sensor_write: reg=0x38 val=0x62, client=854b9d00, adapter=i2c0, addr=0x37
[   26.893715] sensor_write: reg=0x38 val=0x62 SUCCESS
[   26.893724] sensor_write: reg=0x39 val=0x62, client=854b9d00, adapter=i2c0, addr=0x37
[   26.894037] sensor_write: reg=0x39 val=0x62 SUCCESS
[   26.894045] sensor_write: reg=0x3a val=0x62, client=854b9d00, adapter=i2c0, addr=0x37
[   26.894359] sensor_write: reg=0x3a val=0x62 SUCCESS
[   26.894367] sensor_write: reg=0x3b val=0x62, client=854b9d00, adapter=i2c0, addr=0x37
[   26.899512] sensor_write: reg=0x3b val=0x62 SUCCESS
[   26.899525] sensor_write: reg=0x3c val=0x62, client=854b9d00, adapter=i2c0, addr=0x37
[   26.899849] sensor_write: reg=0x3c val=0x62 SUCCESS
[   26.899859] sensor_write: reg=0x3d val=0x62, client=854b9d00, adapter=i2c0, addr=0x37
[   26.900173] sensor_write: reg=0x3d val=0x62 SUCCESS
[   26.900183] sensor_write: reg=0x3e val=0x62, client=854b9d00, adapter=i2c0, addr=0x37
[   26.900496] sensor_write: reg=0x3e val=0x62 SUCCESS
[   26.900505] sensor_write: reg=0x3f val=0x62, client=854b9d00, adapter=i2c0, addr=0x37
[   26.900818] sensor_write: reg=0x3f val=0x62 SUCCESS
[   26.900826] sensor_write: reg=0xfe val=0x01, client=854b9d00, adapter=i2c0, addr=0x37
[   26.901139] sensor_write: reg=0xfe val=0x01 SUCCESS
[   26.901147] sensor_write: reg=0x9a val=0x06, client=854b9d00, adapter=i2c0, addr=0x37
[   26.901461] sensor_write: reg=0x9a val=0x06 SUCCESS
[   26.901469] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.901782] sensor_write: reg=0xfe val=0x00 SUCCESS
[   26.901791] sensor_write: reg=0x7b val=0x2a, client=854b9d00, adapter=i2c0, addr=0x37
[   26.902103] sensor_write: reg=0x7b val=0x2a SUCCESS
[   26.902112] sensor_write: reg=0x23 val=0x2d, client=854b9d00, adapter=i2c0, addr=0x37
[   26.902481] sensor_write: reg=0x23 val=0x2d SUCCESS
[   26.902491] sensor_write: reg=0xfe val=0x03, client=854b9d00, adapter=i2c0, addr=0x37
[   26.902805] sensor_write: reg=0xfe val=0x03 SUCCESS
[   26.902813] sensor_write: reg=0x01 val=0x27, client=854b9d00, adapter=i2c0, addr=0x37
[   26.903177] sensor_write: reg=0x01 val=0x27 SUCCESS
[   26.903190] sensor_write: reg=0x02 val=0x56, client=854b9d00, adapter=i2c0, addr=0x37
[   26.903505] sensor_write: reg=0x02 val=0x56 SUCCESS
[   26.903514] sensor_write: reg=0x03 val=0x8e, client=854b9d00, adapter=i2c0, addr=0x37
[   26.903830] sensor_write: reg=0x03 val=0x8e SUCCESS
[   26.903839] sensor_write: reg=0x12 val=0x80, client=854b9d00, adapter=i2c0, addr=0x37
[   26.904153] sensor_write: reg=0x12 val=0x80 SUCCESS
[   26.904161] sensor_write: reg=0x13 val=0x07, client=854b9d00, adapter=i2c0, addr=0x37
[   26.904474] sensor_write: reg=0x13 val=0x07 SUCCESS
[   26.904483] sensor_write: reg=0x15 val=0x12, client=854b9d00, adapter=i2c0, addr=0x37
[   26.909520] sensor_write: reg=0x15 val=0x12 SUCCESS
[   26.909535] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   26.909853] sensor_write: reg=0xfe val=0x00 SUCCESS
[   26.909863] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   26.910181] sensor_write: reg=0x3e val=0x91 SUCCESS
[   26.910188] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   26.910194] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   26.910200] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   26.910208] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   26.910215] *** SENSOR_INIT: gc2053 enable=1 ***
[   26.910221] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   26.910227] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   26.910233] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   26.910240] *** ispcore_core_ops_init: ENTRY - sd=8055c800, on=1 ***
[   26.910247] *** ispcore_core_ops_init: sd->dev_priv=8055c800, sd->host_priv=8055c800 ***
[   26.910254] *** ispcore_core_ops_init: sd->pdev=c06b56a0, sd->ops=c06b5dc8 ***
[   26.910260] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   26.910266] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   26.910274] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   26.910283] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   26.910289] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   26.910295] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   26.910300] *** ispcore_core_ops_init: s0 (core_dev) = 8055c800 from sd->host_priv ***
[   26.910308] ispcore_core_ops_init: core_dev=8055c800, vic_dev=8055c400, vic_state=2
[   26.910312] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   26.910321] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   26.910329] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   26.910337] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   26.910343] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   26.910348] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   26.910353] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   26.910358] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   26.910365] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   26.910371] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   26.910377] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   26.910382] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   26.910387] tisp_event_init: Initializing ISP event system
[   26.910395] tisp_event_init: SAFE event system initialized with 20 nodes
[   26.910401] tisp_event_set_cb: Setting callback for event 4
[   26.910407] tisp_event_set_cb: Event 4 callback set to c0684720
[   26.910413] tisp_event_set_cb: Setting callback for event 5
[   26.910419] tisp_event_set_cb: Event 5 callback set to c0684be8
[   26.910425] tisp_event_set_cb: Setting callback for event 7
[   26.910431] tisp_event_set_cb: Event 7 callback set to c06847b4
[   26.910437] tisp_event_set_cb: Setting callback for event 9
[   26.910443] tisp_event_set_cb: Event 9 callback set to c068483c
[   26.910448] tisp_event_set_cb: Setting callback for event 8
[   26.910455] tisp_event_set_cb: Event 8 callback set to c0684900
[   26.910461] *** system_irq_func_set: Registered handler c067d558 at index 13 ***
[   26.928269] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   26.928284] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   26.928291] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   26.928299] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   26.928305] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   26.928312] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   26.928319] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   26.928325] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   26.928333] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   26.928339] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   26.928346] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   26.928353] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   26.928359] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   26.928366] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   26.928373] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   26.928379] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   26.928386] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   26.928391] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   26.928398] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   26.928405] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   26.928411] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   26.928418] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   26.928424] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   26.928429] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   26.928436] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   26.928443] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   26.928449] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   26.928456] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   26.928463] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   26.928469] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   26.928476] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   26.928483] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   26.928488] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   26.928495] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   26.928502] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   26.928509] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   26.928515] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   26.928521] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   26.928528] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   26.928535] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   26.928541] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   26.928547] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   26.928554] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   26.928560] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   26.928568] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   26.928575] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   26.928581] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   26.928587] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   26.928593] *** tisp_init: ISP control register set to enable processing pipeline ***
[   26.928599] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   26.928605] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   26.928612] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   26.928617] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   26.928624] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   26.928630] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   26.928635] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   26.928642] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   26.928649] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   26.928655] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   26.928661] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   26.928668] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   26.928675] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   26.928681] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   26.928688] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   26.928695] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   26.928700] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   26.928707] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   26.928713] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   26.928719] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   26.928726] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   26.928733] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   26.928739] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   26.928746] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   26.928755] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   26.928761] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   26.928769] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   26.928775] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   26.928781] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   26.928788] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   26.928793] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   26.928799] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   26.928805] *** This should eliminate green frames by enabling proper color processing ***
[   26.928811] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   26.928817] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   26.928824] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   26.928831] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   26.928837] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   26.928843] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   26.928850] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   26.928857] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   26.928863] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   26.928869] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   26.928874] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   26.928879] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   26.928885] *** tisp_init: Standard tuning parameters loaded successfully ***
[   26.928890] *** tisp_init: Custom tuning parameters loaded successfully ***
[   26.928896] tisp_set_csc_version: Setting CSC version 0
[   26.928903] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   26.928909] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   26.928915] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   26.928921] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   26.928928] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   26.928933] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   26.928938] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   26.928945] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   26.928951] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   26.928957] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   26.928963] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   26.928969] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   26.928975] *** tisp_init: ISP processing pipeline fully enabled ***
[   26.928981] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   26.928987] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   26.928993] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   26.928999] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   26.929006] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   26.929011] tisp_init: ISP memory buffers configured
[   26.929017] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   26.929023] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   26.929032] tiziano_ae_params_refresh: Refreshing AE parameters
[   26.929043] tiziano_ae_params_refresh: AE parameters refreshed
[   26.929049] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   26.929054] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   26.929059] tiziano_ae_para_addr: Setting up AE parameter addresses
[   26.929065] tiziano_ae_para_addr: AE parameter addresses configured
[   26.929071] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   26.929078] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   26.929085] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   26.929091] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   26.929099] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   26.929105] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   26.929112] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   26.929119] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6dd814 (Binary Ninja EXACT) ***
[   26.929125] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   26.929132] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   26.929139] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   26.929145] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   26.929151] tiziano_ae_set_hardware_param: Parameters written to AE0
[   26.929157] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   26.929164] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   26.929170] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   26.929177] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   26.929183] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   26.929190] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   26.929196] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   26.929203] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   26.929209] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   26.929215] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   26.929222] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   26.929229] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   26.929234] tiziano_ae_set_hardware_param: Parameters written to AE1
[   26.929240] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   26.929247] *** system_irq_func_set: Registered handler c06858f8 at index 10 ***
[   26.947153] *** system_irq_func_set: Registered handler c0685a10 at index 27 ***
[   26.954881] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   26.954891] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   26.954901] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   26.954909] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   26.954930] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 4870.000 ms)
[   26.957027] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[   26.959497] *** system_irq_func_set: Registered handler c06858f8 at index 26 ***
[   26.977298] *** system_irq_func_set: Registered handler c0685af8 at index 29 ***
[   26.987380] *** system_irq_func_set: Registered handler c0685a84 at index 28 ***
[   27.005377] *** system_irq_func_set: Registered handler c0685b6c at index 30 ***
[   27.019520] *** system_irq_func_set: Registered handler c0685bc0 at index 20 ***
[   27.037337] *** system_irq_func_set: Registered handler c0685c14 at index 18 ***
[   27.057527] *** system_irq_func_set: Registered handler c0685c68 at index 31 ***
[   27.065194] *** system_irq_func_set: Registered handler c0685cbc at index 11 ***
[   27.079520] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   27.079543] tiziano_deflicker_expt: Generated 119 LUT entries
[   27.079549] tisp_event_set_cb: Setting callback for event 1
[   27.079557] tisp_event_set_cb: Event 1 callback set to c06854f8
[   27.079563] tisp_event_set_cb: Setting callback for event 6
[   27.079569] tisp_event_set_cb: Event 6 callback set to c0684a58
[   27.079575] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   27.079580] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   27.079587] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   27.079595] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   27.079601] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   27.079607] tiziano_awb_init: AWB hardware blocks enabled
[   27.079612] tiziano_gamma_init: Initializing Gamma processing
[   27.079617] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   27.079677] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   27.079683] tiziano_gib_init: Initializing GIB processing
[   27.079688] tiziano_lsc_init: Initializing LSC processing
[   27.079693] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   27.079699] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   27.079706] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   27.079713] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   27.079718] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   27.079776] tiziano_ccm_init: Initializing Color Correction Matrix
[   27.079781] tiziano_ccm_init: Using linear CCM parameters
[   27.079787] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   27.079793] jz_isp_ccm: EV=64, CT=9984
[   27.079799] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   27.079805] cm_control: saturation=128
[   27.079810] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   27.079817] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   27.079822] tiziano_ccm_init: CCM initialized successfully
[   27.079827] tiziano_dmsc_init: Initializing DMSC processing
[   27.079832] tiziano_sharpen_init: Initializing Sharpening
[   27.079837] tiziano_sharpen_init: Using linear sharpening parameters
[   27.079843] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   27.079849] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   27.079855] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   27.079881] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   27.079888] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   27.079893] tiziano_sharpen_init: Sharpening initialized successfully
[   27.079899] tiziano_sdns_init: Initializing SDNS processing
[   27.079907] tiziano_sdns_init: Using linear SDNS parameters
[   27.079912] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   27.079919] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   27.079925] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   27.079957] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   27.079963] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   27.079969] tiziano_sdns_init: SDNS processing initialized successfully
[   27.079975] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   27.079981] tiziano_mdns_init: Using linear MDNS parameters
[   27.079991] tiziano_mdns_init: MDNS processing initialized successfully
[   27.079996] tiziano_clm_init: Initializing CLM processing
[   27.080001] tiziano_dpc_init: Initializing DPC processing
[   27.080007] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   27.080012] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   27.080019] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   27.080025] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   27.080039] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   27.080045] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   27.080051] tiziano_hldc_init: Initializing HLDC processing
[   27.080057] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   27.080064] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   27.080071] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   27.080077] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   27.080085] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   27.080091] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   27.080098] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   27.080105] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   27.080111] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   27.080119] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   27.080125] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   27.080132] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   27.080139] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   27.080144] tiziano_adr_params_refresh: Refreshing ADR parameters
[   27.080150] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   27.080155] tiziano_adr_params_init: Initializing ADR parameter arrays
[   27.080162] tisp_adr_set_params: Writing ADR parameters to registers
[   27.080194] tisp_adr_set_params: ADR parameters written to hardware
[   27.080200] tisp_event_set_cb: Setting callback for event 18
[   27.080206] tisp_event_set_cb: Event 18 callback set to c0685c14
[   27.080212] tisp_event_set_cb: Setting callback for event 2
[   27.080218] tisp_event_set_cb: Event 2 callback set to c06846f4
[   27.080223] tiziano_adr_init: ADR processing initialized successfully
[   27.080229] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   27.080235] tiziano_bcsh_init: Initializing BCSH processing
[   27.080240] tiziano_ydns_init: Initializing YDNS processing
[   27.080245] tiziano_rdns_init: Initializing RDNS processing
[   27.080250] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   27.080263] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x490000 (Binary Ninja EXACT) ***
[   27.080270] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x491000 (Binary Ninja EXACT) ***
[   27.080277] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x492000 (Binary Ninja EXACT) ***
[   27.080284] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x493000 (Binary Ninja EXACT) ***
[   27.080291] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x494000 (Binary Ninja EXACT) ***
[   27.080297] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x494800 (Binary Ninja EXACT) ***
[   27.080305] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x495000 (Binary Ninja EXACT) ***
[   27.080311] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x495800 (Binary Ninja EXACT) ***
[   27.080318] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   27.080324] *** tisp_init: AE0 buffer allocated at 0x00490000 ***
[   27.080330] *** CRITICAL FIX: data_b2f3c initialized to 0x80490000 (prevents stack corruption) ***
[   27.080338] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x480000 (Binary Ninja EXACT) ***
[   27.080345] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x481000 (Binary Ninja EXACT) ***
[   27.080351] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x482000 (Binary Ninja EXACT) ***
[   27.080359] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x483000 (Binary Ninja EXACT) ***
[   27.080365] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x484000 (Binary Ninja EXACT) ***
[   27.080372] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x484800 (Binary Ninja EXACT) ***
[   27.080379] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x485000 (Binary Ninja EXACT) ***
[   27.080385] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x485800 (Binary Ninja EXACT) ***
[   27.080392] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   27.080398] *** tisp_init: AE1 buffer allocated at 0x00480000 ***
[   27.080403] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   27.080409] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   27.080416] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   27.080422] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   27.080429] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   27.080434] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   27.080441] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   27.080449] tiziano_ae_params_refresh: Refreshing AE parameters
[   27.080459] tiziano_ae_params_refresh: AE parameters refreshed
[   27.080465] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   27.080471] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   27.080477] tiziano_ae_para_addr: Setting up AE parameter addresses
[   27.080482] tiziano_ae_para_addr: AE parameter addresses configured
[   27.080489] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   27.080495] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   27.080502] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   27.080509] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   27.080516] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   27.080523] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   27.080529] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   27.080536] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b6dd814 (Binary Ninja EXACT) ***
[   27.080543] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   27.080549] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   27.080556] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   27.080563] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   27.080569] tiziano_ae_set_hardware_param: Parameters written to AE0
[   27.080575] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   27.080581] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   27.080588] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   27.080594] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   27.080601] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   27.080607] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   27.080614] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   27.080620] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   27.080627] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   27.080633] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   27.080640] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   27.080646] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   27.080652] tiziano_ae_set_hardware_param: Parameters written to AE1
[   27.080657] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   27.080665] *** system_irq_func_set: Registered handler c06858f8 at index 10 ***
[   27.098483] *** system_irq_func_set: Registered handler c0685a10 at index 27 ***
[   27.118699] *** system_irq_func_set: Registered handler c06858f8 at index 26 ***
[   27.128779] *** system_irq_func_set: Registered handler c0685af8 at index 29 ***
[   27.148987] *** system_irq_func_set: Registered handler c0685a84 at index 28 ***
[   27.159063] *** system_irq_func_set: Registered handler c0685b6c at index 30 ***
[   27.179269] *** system_irq_func_set: Registered handler c0685bc0 at index 20 ***
[   27.190707] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 5100.000 ms)
[   27.190722] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 5100.000 ms)
[   27.199529] *** system_irq_func_set: Registered handler c0685c14 at index 18 ***
[   27.207165] *** system_irq_func_set: Registered handler c0685c68 at index 31 ***
root@ing-wyze-cam3-a000 ~# dmesg ---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------

[   27.618582] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   27.618588] tiziano_ae_set_hardware_param: Parameters written to AE0
[   27.618595] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   27.618601] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   27.618608] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   27.618614] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   27.618620] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   27.618627] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   27.618634] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   27.618640] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   27.618646] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   27.618653] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   27.618660] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   27.618666] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   27.618672] tiziano_ae_set_hardware_param: Parameters written to AE1
[   27.618678] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   27.618684] *** system_irq_func_set: Registered handler c06858f8 at index 10 ***
[   27.626440] *** system_irq_func_set: Registered handler c0685a10 at index 27 ***
[   27.644266] *** system_irq_func_set: Registered handler c06858f8 at index 26 ***
[   27.659529] *** system_irq_func_set: Registered handler c0685af8 at index 29 ***
[   27.676394] *** system_irq_func_set: Registered handler c0685a84 at index 28 ***
[   27.687184] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[   27.687198] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[   27.691107] *** system_irq_func_set: Registered handler c0685b6c at index 30 ***
[   27.709036] *** system_irq_func_set: Registered handler c0685bc0 at index 20 ***
[   27.722220] *** system_irq_func_set: Registered handler c0685c14 at index 18 ***
[   27.739546] *** system_irq_func_set: Registered handler c0685c68 at index 31 ***
[   27.757352] *** system_irq_func_set: Registered handler c0685cbc at index 11 ***
[   27.777542] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   27.777565] tiziano_deflicker_expt: Generated 119 LUT entries
[   27.777572] tisp_event_set_cb: Setting callback for event 1
[   27.777580] tisp_event_set_cb: Event 1 callback set to c06854f8
[   27.777586] tisp_event_set_cb: Setting callback for event 6
[   27.777592] tisp_event_set_cb: Event 6 callback set to c0684a58
[   27.777598] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   27.777603] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   27.777610] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   27.777618] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   27.777624] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   27.777629] tiziano_awb_init: AWB hardware blocks enabled
[   27.777634] tiziano_gamma_init: Initializing Gamma processing
[   27.777640] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   27.777700] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   27.777705] tiziano_gib_init: Initializing GIB processing
[   27.777710] tiziano_lsc_init: Initializing LSC processing
[   27.777716] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   27.777722] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   27.777729] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   27.777736] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   27.777741] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   27.777798] tiziano_ccm_init: Initializing Color Correction Matrix
[   27.777804] tiziano_ccm_init: Using linear CCM parameters
[   27.777810] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   27.777816] jz_isp_ccm: EV=64, CT=9984
[   27.777822] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   27.777828] cm_control: saturation=128
[   27.777833] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   27.777840] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   27.777845] tiziano_ccm_init: CCM initialized successfully
[   27.777850] tiziano_dmsc_init: Initializing DMSC processing
[   27.777855] tiziano_sharpen_init: Initializing Sharpening
[   27.777860] tiziano_sharpen_init: Using linear sharpening parameters
[   27.777866] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   27.777872] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   27.777878] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   27.777904] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   27.777911] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   27.777916] tiziano_sharpen_init: Sharpening initialized successfully
[   27.777922] tiziano_sdns_init: Initializing SDNS processing
[   27.777930] tiziano_sdns_init: Using linear SDNS parameters
[   27.777935] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   27.777942] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   27.777948] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   27.777980] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   27.777986] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   27.777992] tiziano_sdns_init: SDNS processing initialized successfully
[   27.777998] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   27.778004] tiziano_mdns_init: Using linear MDNS parameters
[   27.778014] tiziano_mdns_init: MDNS processing initialized successfully
[   27.778019] tiziano_clm_init: Initializing CLM processing
[   27.778024] tiziano_dpc_init: Initializing DPC processing
[   27.778030] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   27.778035] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   27.778042] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   27.778048] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   27.778062] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   27.778068] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   27.778074] tiziano_hldc_init: Initializing HLDC processing
[   27.778080] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   27.778087] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   27.778093] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   27.778100] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   27.778107] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   27.778114] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   27.778120] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   27.778128] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   27.778134] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   27.778141] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   27.778148] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   27.778154] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   27.778162] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   27.778167] tiziano_adr_params_refresh: Refreshing ADR parameters
[   27.778172] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   27.778178] tiziano_adr_params_init: Initializing ADR parameter arrays
[   27.778184] tisp_adr_set_params: Writing ADR parameters to registers
[   27.778217] tisp_adr_set_params: ADR parameters written to hardware
[   27.778222] tisp_event_set_cb: Setting callback for event 18
[   27.778229] tisp_event_set_cb: Event 18 callback set to c0685c14
[   27.778234] tisp_event_set_cb: Setting callback for event 2
[   27.778241] tisp_event_set_cb: Event 2 callback set to c06846f4
[   27.778246] tiziano_adr_init: ADR processing initialized successfully
[   27.778252] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   27.778258] tiziano_bcsh_init: Initializing BCSH processing
[   27.778262] tiziano_ydns_init: Initializing YDNS processing
[   27.778268] tiziano_rdns_init: Initializing RDNS processing
[   27.778273] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   27.778278] tisp_event_init: Initializing ISP event system
[   27.778285] tisp_event_init: SAFE event system initialized with 20 nodes
[   27.778291] tisp_event_set_cb: Setting callback for event 4
[   27.778297] tisp_event_set_cb: Event 4 callback set to c0684720
[   27.778303] tisp_event_set_cb: Setting callback for event 5
[   27.778309] tisp_event_set_cb: Event 5 callback set to c0684be8
[   27.778315] tisp_event_set_cb: Setting callback for event 7
[   27.778321] tisp_event_set_cb: Event 7 callback set to c06847b4
[   27.778326] tisp_event_set_cb: Setting callback for event 9
[   27.778333] tisp_event_set_cb: Event 9 callback set to c068483c
[   27.778338] tisp_event_set_cb: Setting callback for event 8
[   27.778344] tisp_event_set_cb: Event 8 callback set to c0684900
[   27.778350] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   27.778356] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   27.778362] tisp_param_operate_init: Initializing parameter operations
[   27.778369] tisp_netlink_init: Initializing netlink communication
[   27.778374] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   27.778404] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   27.778417] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   27.778429] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   27.778435] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   27.778441] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   27.778446] tisp_code_create_tuning_node: Device already created, skipping
[   27.778452] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   27.778458] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   27.778464] *** ispcore_core_ops_init: Second tisp_init completed ***
[   27.778470] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   27.778478] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   27.778486] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   27.778492] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   27.778498] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   27.778503] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   27.778508] ispcore_core_ops_init: Complete, result=0<6>[   27.778514] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   27.778519] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   27.778527] *** SENSOR_INIT: gc2053 enable=1 ***
[   27.778534] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   27.778540] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   27.778546] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   27.778551] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   27.778558] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   27.778564] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   27.778571] csi_video_s_stream: sd=8055c000, enable=1
[   27.778576] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.778584] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   27.778591] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   27.778596] csi_video_s_stream: Stream ON - CSI state set to 4
[   27.778602] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   27.778609] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   27.778616] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055c400, enable=1 ***
[   27.778622] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   27.778628] *** vic_core_s_stream: STREAM ON ***
[   27.778633] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   27.778638] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   27.778644] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.778652] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   27.778658] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   27.778664] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   27.778670] *** STREAMING: Configuring CPM registers for VIC access ***
[   27.799534] STREAMING: CPM clocks configured for VIC access
[   27.799548] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   27.799554] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   27.799561] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   27.799567] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   27.799574] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   27.799580] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   27.799585] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   27.799591] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   27.799600] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   27.799606] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   27.799614] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   27.799619] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   27.799625] *** VIC unlock: Commands written, checking VIC status register ***
[   27.799632] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   27.799637] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   27.799643] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   27.799648] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   27.799654] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   27.799660] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   27.799736] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   27.799744] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   27.799750] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   27.799758] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   27.799766] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   27.799772] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   27.799779] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   27.799785] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   27.799791] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   27.799797] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   27.799803] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   27.799809] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   27.799814] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   27.799820] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   27.799826] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   27.799832] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   27.799838] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   27.799844] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   27.799850] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   27.799858] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   27.799863] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   27.799871] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   27.799880] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   27.799887] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   27.799892] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   27.799900] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   27.799906] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   27.799912] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   27.799918] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   27.799923] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   27.799928] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   27.799934] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   27.799940] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   27.818211] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   27.838423] *** VIC IRQ: Got vic_dev=8055c400 ***
[   27.843305] *** VIC IRQ: Checking vic_dev validity: vic_dev=8055c400 ***
[   27.859530] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   27.866036] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   27.876136] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   27.891070] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.891085] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5820.000 ms)
[   27.891095] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   27.891104] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 5820.000 ms)
[   27.891118] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.891134] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5820.000 ms)
[   27.891144] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5820.000 ms)
[   27.891159] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.893963] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.893973] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   27.893982] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   27.893990] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   27.894000] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   27.894009] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   27.894018] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   27.894027] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   27.894036] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   27.894046] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   27.894054] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   27.894064] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   27.894072] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   27.894082] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   27.894090] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894100] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   27.894109] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   27.894118] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894128] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   27.894136] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   27.894146] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.894154] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   27.894164] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   27.894173] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   27.894182] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   27.894191] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   27.894200] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   27.894210] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   27.894222] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   27.894231] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   27.894240] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   27.894250] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   27.894258] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   27.894268] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894277] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   27.894286] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894295] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   27.894304] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894313] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894322] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   27.894331] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   27.894340] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   27.894350] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   27.894358] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.894368] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   27.894377] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   27.894386] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.894395] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   27.894404] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   27.894414] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   27.894422] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   27.894432] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   27.894441] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894450] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   27.894459] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   27.894468] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   27.894478] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   27.894487] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   27.894496] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894505] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   27.894514] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894523] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   27.894532] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894541] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894550] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
d[   27.894560] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   27.894568] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   27.894578] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   27.894586] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.894596] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   27.894605] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   27.894614] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.894623] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   27.894632] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   27.894642] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   27.894651] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   27.894660] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   27.894669] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894678] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   27.894688] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   27.894697] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   27.894706] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   27.894715] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   27.894724] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894733] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   27.894742] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894752] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   27.894760] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894770] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894779] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   27.894788] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   27.894797] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   27.894806] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   27.894816] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.894824] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   27.894834] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   27.894843] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.894852] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   27.894862] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   27.894870] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   27.894880] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   27.894889] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   27.894898] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894908] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   27.894916] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   27.894926] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   27.894935] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
m[   27.894944] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   27.894954] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894962] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   27.894972] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894980] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   27.894990] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894999] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   27.895008] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   27.895017] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   27.895026] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   27.895036] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   27.895044] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.895054] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   27.895063] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   27.895072] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.895082] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   27.895090] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   27.895100] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   27.895109] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   27.895118] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   27.895127] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.895284] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5750.000 ms)
[   27.895294] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.895303] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5750.000 ms)
[   27.895474] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   27.909542] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   27.926280] *** VIC IRQ: About to read reg 0x1e8 ***
[   27.931518] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   27.945932] *** VIC IRQ: About to read reg 0x1e0 ***
[   27.959528] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   27.964499] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   27.969442] *** VIC IRQ: Read v1_10 = 0x0 ***
[   27.984628] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   27.994727] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   28.009536] *** VIC IRQ: Register writes completed ***
[   28.014838] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   28.039547] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   28.045809] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   28.059530] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   28.078344] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   28.078355] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   28.078363] *** VIC FRAME DONE: Frame completion signaled ***
[   28.078369] *** VIC TEST 2: Manual frame done function returned -1066704916 ***
[   28.078375] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   28.078382] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   28.078388] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.078397] ispvic_frame_channel_qbuf: arg1=8055c400, arg2=  (null)
[   28.078403] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   28.078409] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   28.078415] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   28.078421] ispvic_frame_channel_s_stream: arg1=8055c400, arg2=1
[   28.078427] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8055c400
[   28.078434] ispvic_frame_channel_s_stream[2479]: streamon
[   28.078440] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   28.078446] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   28.078451] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   28.078457] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   28.078465] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   28.078470] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   28.078477] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   28.078483] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   28.078489] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   28.078494] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   28.078500] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   28.078507] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   28.078514] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   28.078521] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   28.078529] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   28.078537] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   28.078544] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   28.078550] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   28.078556] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   28.078561] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   28.078569] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   28.078574] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   28.078580] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.078586] ispvic_frame_channel_qbuf: arg1=8055c400, arg2=  (null)
[   28.078591] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   28.078601] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   28.078609] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   28.078620] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   28.078627] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   28.078635] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   28.078642] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   28.078647] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   28.078658] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   28.078663] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   28.078669] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   28.078675] tx_vic_enable_irq: VIC interrupts already enabled
[   28.078679] *** tx_vic_enable_irq: completed successfully ***
[   28.078685] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   28.078691] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   28.078697] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   28.078704] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   28.078711] *** vin_s_stream: SAFE implementation - sd=85fe7000, enable=1 ***
[   28.078718] vin_s_stream: VIN state = 3, enable = 1
[   28.078724] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.078732] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.078739] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.078745] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.078751] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   28.078756] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   28.078763] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   28.078770] gc2053: s_stream called with enable=1
[   28.078777] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.078783] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.078789] gc2053: About to write streaming registers for interface 1
[   28.078795] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.078805] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.079124] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.079131] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.079140] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.079464] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.079471] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.079477] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.079484] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.079490] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.079519] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.079526] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   28.079533] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   28.079539] gc2053: s_stream called with enable=1
[   28.079545] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.079551] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.079557] gc2053: About to write streaming registers for interface 1
[   28.079563] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.079572] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.079885] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.079891] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.079900] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.080215] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.080221] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.080228] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.080234] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.080240] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.080246] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.080251] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   28.080290] ISP IOCTL: cmd=0x800456d0 arg=0x7f99e630
[   28.080297] TX_ISP_VIDEO_LINK_SETUP: config=0
[   28.080303] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   28.080310] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   28.080317] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   28.080322] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   28.080329] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   28.080335] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   28.080341] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   28.080347] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.080354] csi_video_s_stream: sd=8055c000, enable=1
[   28.080359] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.080367] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.080373] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.080379] csi_video_s_stream: Stream ON - CSI state set to 4
[   28.080386] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055c400, enable=1 ***
[   28.080392] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   28.080397] *** vic_core_s_stream: STREAM ON ***	
[   28.080402] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   28.080409] *** vin_s_stream: SAFE implementation - sd=85fe7000, enable=1 ***
[   28.080415] vin_s_stream: VIN state = 4, enable = 1
[   28.080420] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.080427] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.080433] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.080439] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.080445] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   28.080451] gc2053: s_stream called with enable=1
[   28.080457] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.080463] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.080469] gc2053: About to write streaming registers for interface 1
[   28.080475] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.080484] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.080799] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.080805] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.080814] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.088452] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.088464] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.088471] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.088478] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.088484] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.088490] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.088498] gc2053: s_stream called with enable=1
[   28.088505] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.088511] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.088517] gc2053: About to write streaming registers for interface 1
[   28.088523] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.088533] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.088850] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.088857] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.088865] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.089183] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.089191] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.089197] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.089203] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.089209] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.089215] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.249599] ISP M0 device open called from pid 2382
[   28.249627] *** REFERENCE DRIVER IMPLEMENTATION ***
[   28.249635] ISP M0 tuning buffer allocated: 811a0000 (size=0x500c, aligned)
[   28.249641] tisp_par_ioctl global variable set: 811a0000
[   28.249693] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   28.249700] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   28.249706] isp_core_tuning_init: Initializing tuning data structure
[   28.249723] isp_core_tuning_init: Tuning data structure initialized at 811a8000
[   28.249730] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   28.249735] *** SAFE: mode_flag properly initialized using struct member access ***
[   28.249741] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811a8000
[   28.249747] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   28.249753] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   28.249760] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.249767] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   28.249773] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   28.249779] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   28.249783] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   28.249805] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   28.249813] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   28.249818] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   28.249826] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   28.249833] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   28.249839] CRITICAL: Cannot access saturation field at 811a8024 - PREVENTING BadVA CRASH
[   28.250289] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250301] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   28.250308] Set control: cmd=0x980901 value=128
[   28.250432] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250441] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   28.250447] Set control: cmd=0x98091b value=128
[   28.250559] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250568] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   28.250575] Set control: cmd=0x980902 value=128
[   28.250581] tisp_bcsh_saturation: saturation=128
[   28.250586] tiziano_bcsh_update: Updating BCSH parameters
[   28.250593]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   28.250599] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   28.250708] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250717] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   28.250724] Set control: cmd=0x980900 value=128
[   28.250976] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250987] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   28.250994] Set control: cmd=0x980901 value=128
[   28.251123] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251131] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   28.251138] Set control: cmd=0x98091b value=128
[   28.251249] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251258] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   28.251265] Set control: cmd=0x980902 value=128
[   28.251271] tisp_bcsh_saturation: saturation=128
[   28.251276] tiziano_bcsh_update: Updating BCSH parameters
[   28.251283]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   28.251289] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   28.251397] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251407] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   28.251413] Set control: cmd=0x980900 value=128
[   28.251533] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.251542] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.251548] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.251672] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.251681] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.251686] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.251795] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251805] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   28.251811] Set control: cmd=0x980914 value=0
[   28.251917] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251925] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   28.251932] Set control: cmd=0x980915 value=0
[   28.252036] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.252044] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.252049] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.252253] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.252263] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   28.252269] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   28.252275] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   28.252281] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   28.252419] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   28.252431] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   28.252437] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.252445] csi_video_s_stream: sd=8055c000, enable=0
[   28.252451] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.252460] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.252466] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.252473] csi_video_s_stream: Stream OFF - CSI state set to 3
[   28.252480] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055c400, enable=0 ***
[   28.252486] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   28.252491] *** vic_core_s_stream: STREAM OFF ***
[   28.252496] vic_core_s_stream: Stream OFF - state 4 -> 3
[   28.252503] *** vin_s_stream: SAFE implementation - sd=85fe7000, enable=0 ***
[   28.252509] vin_s_stream: VIN state = 4, enable = 0
[   28.252515] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.252522] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.252528] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.252533] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.252539] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   28.252547] gc2053: s_stream called with enable=0
[   28.252554] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.252560] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   28.252566] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   28.252575] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.252899] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.252907] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.252915] sensor_write: reg=0x3e val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.253235] sensor_write: reg=0x3e val=0x00 SUCCESS
[   28.253243] sensor_write_array: reg[2] 0x3e=0x00 OK
[   28.253249] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.253255] gc2053: Sensor hardware streaming stopped
[   28.253261] gc2053: s_stream called with enable=0
[   28.253268] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.253274] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   28.253279] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   28.253288] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.253601] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.253609] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.253617] sensor_write: reg=0x3e val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.253930] sensor_write: reg=0x3e val=0x00 SUCCESS
[   28.253937] sensor_write_array: reg[2] 0x3e=0x00 OK
[   28.253943] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.253949] gc2053: Sensor hardware streaming stopped
[   28.253958] ISP IOCTL: cmd=0x800456d1 arg=0x7f99e630
[   28.253964] tx_isp_video_link_destroy: Destroying links for config 0
[   28.253971] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   28.253980] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.253987] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   28.253993] Set control: cmd=0x8000164 value=1
[   28.254001] ISP IOCTL: cmd=0x800456d0 arg=0x7f99e630
[   28.254007] TX_ISP_VIDEO_LINK_SETUP: config=0
[   28.254013] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   28.254019] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   28.254026] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   28.254031] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   28.254037] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   28.254044] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   28.254050] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   28.254056] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   28.254061] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.254068] csi_video_s_stream: sd=8055c000, enable=1
[   28.254073] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.254081] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.254087] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.254093] csi_video_s_stream: Stream ON - CSI state set to 4
[   28.254099] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055c400, enable=1 ***
[   28.254105] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   28.254110] *** vic_core_s_stream: STREAM ON ***
[   28.254115] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   28.254121] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   28.254127] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.254134] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.254141] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.254146] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   28.254152] *** STREAMING: Configuring CPM registers for VIC access ***
[   28.279572] STREAMING: CPM clocks configured for VIC access
[   28.279586] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   28.279593] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   28.279599] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   28.279605] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   28.279611] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   28.279617] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   28.279623] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   28.279629] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   28.279638] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   28.279645] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   28.279651] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   28.279657] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   28.279663] *** VIC unlock: Commands written, checking VIC status register ***
[   28.279669] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   28.279675] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   28.279681] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   28.279686] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   28.279692] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   28.279697] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   28.279775] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   28.279783] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   28.279789] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   28.279797] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   28.279803] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   28.279811] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   28.279817] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   28.279823] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   28.279829] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   28.279835] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   28.279840] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   28.279846] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   28.279852] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   28.279858] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   28.279864] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   28.279870] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   28.279876] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   28.279882] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   28.279889] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   28.279895] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   28.279903] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   28.279911] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   28.279918] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   28.279923] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   28.279931] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   28.279937] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   28.279943] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   28.279948] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   28.279954] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   28.279959] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   28.279965] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   28.279971] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[INFO:Opus.cpp]: Encoder bitrate: 40000
root@ing-wyze-cam3-a000 ~# dmesg [INFO:WS.cpp]: Server started on port 8089

[   27.778551] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   27.778558] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   27.778564] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   27.778571] csi_video_s_stream: sd=8055c000, enable=1
[   27.778576] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.778584] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   27.778591] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   27.778596] csi_video_s_stream: Stream ON - CSI state set to 4
[   27.778602] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   27.778609] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   27.778616] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055c400, enable=1 ***
[   27.778622] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   27.778628] *** vic_core_s_stream: STREAM ON ***
[   27.778633] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   27.778638] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   27.778644] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   27.778652] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   27.778658] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   27.778664] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   27.778670] *** STREAMING: Configuring CPM registers for VIC access ***
[   27.799534] STREAMING: CPM clocks configured for VIC access
[   27.799548] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   27.799554] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   27.799561] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   27.799567] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   27.799574] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   27.799580] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   27.799585] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   27.799591] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   27.799600] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   27.799606] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   27.799614] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   27.799619] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   27.799625] *** VIC unlock: Commands written, checking VIC status register ***
[   27.799632] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   27.799637] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   27.799643] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   27.799648] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   27.799654] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   27.799660] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   27.799736] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   27.799744] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   27.799750] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   27.799758] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   27.799766] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   27.799772] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   27.799779] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   27.799785] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   27.799791] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   27.799797] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   27.799803] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   27.799809] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   27.799814] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   27.799820] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   27.799826] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   27.799832] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   27.799838] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   27.799844] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   27.799850] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   27.799858] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   27.799863] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   27.799871] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   27.799880] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   27.799887] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   27.799892] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   27.799900] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   27.799906] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   27.799912] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   27.799918] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   27.799923] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   27.799928] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   27.799934] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   27.799940] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   27.818211] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   27.838423] *** VIC IRQ: Got vic_dev=8055c400 ***
[   27.843305] *** VIC IRQ: Checking vic_dev validity: vic_dev=8055c400 ***
[   27.859530] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   27.866036] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   27.876136] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   27.891070] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.891085] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5820.000 ms)
[   27.891095] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   27.891104] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 5820.000 ms)
[   27.891118] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.891134] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5820.000 ms)
[   27.891144] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5820.000 ms)
[   27.891159] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.893963] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.893973] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   27.893982] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   27.893990] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   27.894000] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   27.894009] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   27.894018] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   27.894027] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   27.894036] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   27.894046] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   27.894054] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   27.894064] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   27.894072] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   27.894082] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   27.894090] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894100] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   27.894109] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   27.894118] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894128] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   27.894136] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   27.894146] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.894154] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   27.894164] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   27.894173] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   27.894182] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   27.894191] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   27.894200] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   27.894210] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   27.894222] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   27.894231] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   27.894240] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   27.894250] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   27.894258] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   27.894268] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894277] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   27.894286] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894295] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   27.894304] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894313] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894322] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   27.894331] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   27.894340] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   27.894350] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   27.894358] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.894368] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   27.894377] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   27.894386] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.894395] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   27.894404] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   27.894414] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   27.894422] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   27.894432] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   27.894441] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894450] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   27.894459] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   27.894468] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   27.894478] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   27.894487] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   27.894496] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894505] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   27.894514] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894523] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   27.894532] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894541] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894550] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   27.894560] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   27.894568] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   27.894578] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   27.894586] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.894596] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   27.894605] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   27.894614] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.894623] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   27.894632] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   27.894642] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   27.894651] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   27.894660] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   27.894669] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894678] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   27.894688] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   27.894697] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   27.894706] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   27.894715] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   27.894724] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894733] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   27.894742] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894752] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   27.894760] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894770] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894779] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   27.894788] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   27.894797] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   27.894806] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   27.894816] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.894824] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   27.894834] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   27.894843] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.894852] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   27.894862] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   27.894870] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   27.894880] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   27.894889] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   27.894898] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894908] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   27.894916] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   27.894926] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   27.894935] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   27.894944] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   27.894954] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.894962] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   27.894972] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894980] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   27.894990] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   27.894999] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   27.895008] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   27.895017] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   27.895026] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   27.895036] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   27.895044] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.895054] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   27.895063] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   27.895072] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.895082] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   27.895090] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   27.895100] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   27.895109] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   27.895118] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   27.895127] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   27.895284] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5750.000 ms)
[   27.895294] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   27.895303] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5750.000 ms)
[   27.895474] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   27.909542] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   27.926280] *** VIC IRQ: About to read reg 0x1e8 ***
[   27.931518] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   27.945932] *** VIC IRQ: About to read reg 0x1e0 ***
[   27.959528] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   27.964499] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   27.969442] *** VIC IRQ: Read v1_10 = 0x0 ***
[   27.984628] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   27.994727] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   28.009536] *** VIC IRQ: Register writes completed ***
[   28.014838] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   28.039547] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   28.045809] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   28.059530] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   28.078344] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   28.078355] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   28.078363] *** VIC FRAME DONE: Frame completion signaled ***
[   28.078369] *** VIC TEST 2: Manual frame done function returned -1066704916 ***
[   28.078375] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   28.078382] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   28.078388] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.078397] ispvic_frame_channel_qbuf: arg1=8055c400, arg2=  (null)
[   28.078403] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   28.078409] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   28.078415] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   28.078421] ispvic_frame_channel_s_stream: arg1=8055c400, arg2=1
[   28.078427] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8055c400
[   28.078434] ispvic_frame_channel_s_stream[2479]: streamon
[   28.078440] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   28.078446] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   28.078451] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   28.078457] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   28.078465] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   28.078470] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   28.078477] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   28.078483] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   28.078489] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   28.078494] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   28.078500] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   28.078507] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   28.078514] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   28.078521] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   28.078529] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   28.078537] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   28.078544] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   28.078550] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   28.078556] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   28.078561] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   28.078569] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   28.078574] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   28.078580] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.078586] ispvic_frame_channel_qbuf: arg1=8055c400, arg2=  (null)
[   28.078591] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   28.078601] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   28.078609] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   28.078620] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   28.078627] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   28.078635] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   28.078642] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   28.078647] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   28.078658] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   28.078663] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   28.078669] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   28.078675] tx_vic_enable_irq: VIC interrupts already enabled
[   28.078679] *** tx_vic_enable_irq: completed successfully ***
[   28.078685] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   28.078691] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   28.078697] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   28.078704] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   28.078711] *** vin_s_stream: SAFE implementation - sd=85fe7000, enable=1 ***
[   28.078718] vin_s_stream: VIN state = 3, enable = 1
[   28.078724] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.078732] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.078739] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.078745] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.078751] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   28.078756] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   28.078763] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   28.078770] gc2053: s_stream called with enable=1
[   28.078777] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.078783] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.078789] gc2053: About to write streaming registers for interface 1
[   28.078795] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.078805] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.079124] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.079131] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.079140] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.079464] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.079471] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.079477] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.079484] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.079490] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.079519] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.079526] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   28.079533] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   28.079539] gc2053: s_stream called with enable=1
[   28.079545] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.079551] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.079557] gc2053: About to write streaming registers for interface 1
[   28.079563] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.079572] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.079885] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.079891] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.079900] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.080215] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.080221] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.080228] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.080234] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.080240] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.080246] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.080251] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   28.080290] ISP IOCTL: cmd=0x800456d0 arg=0x7f99e630
[   28.080297] TX_ISP_VIDEO_LINK_SETUP: config=0
[   28.080303] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   28.080310] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   28.080317] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   28.080322] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   28.080329] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   28.080335] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   28.080341] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   28.080347] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.080354] csi_video_s_stream: sd=8055c000, enable=1
[   28.080359] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.080367] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.080373] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.080379] csi_video_s_stream: Stream ON - CSI state set to 4
[   28.080386] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055c400, enable=1 ***
[   28.080392] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   28.080397] *** vic_core_s_stream: STREAM ON ***
[   28.080402] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   28.080409] *** vin_s_stream: SAFE implementation - sd=85fe7000, enable=1 ***
[   28.080415] vin_s_stream: VIN state = 4, enable = 1
[   28.080420] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.080427] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.080433] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.080439] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.080445] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   28.080451] gc2053: s_stream called with enable=1
[   28.080457] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.080463] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.080469] gc2053: About to write streaming registers for interface 1
[   28.080475] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.080484] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.080799] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.080805] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.080814] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.088452] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.088464] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.088471] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.088478] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.088484] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.088490] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.088498] gc2053: s_stream called with enable=1
[   28.088505] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.088511] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.088517] gc2053: About to write streaming registers for interface 1
[   28.088523] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.088533] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.088850] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.088857] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.088865] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.089183] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.089191] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.089197] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.089203] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.089209] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.089215] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.249599] ISP M0 device open called from pid 2382
[   28.249627] *** REFERENCE DRIVER IMPLEMENTATION ***
[   28.249635] ISP M0 tuning buffer allocated: 811a0000 (size=0x500c, aligned)
[   28.249641] tisp_par_ioctl global variable set: 811a0000
[   28.249693] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   28.249700] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   28.249706] isp_core_tuning_init: Initializing tuning data structure
[   28.249723] isp_core_tuning_init: Tuning data structure initialized at 811a8000
[   28.249730] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   28.249735] *** SAFE: mode_flag properly initialized using struct member access ***
[   28.249741] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811a8000
[   28.249747] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   28.249753] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   28.249760] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.249767] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   28.249773] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   28.249779] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   28.249783] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   28.249805] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   28.249813] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   28.249818] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   28.249826] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   28.249833] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   28.249839] CRITICAL: Cannot access saturation field at 811a8024 - PREVENTING BadVA CRASH
[   28.250289] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250301] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   28.250308] Set control: cmd=0x980901 value=128
[   28.250432] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250441] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   28.250447] Set control: cmd=0x98091b value=128
[   28.250559] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250568] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   28.250575] Set control: cmd=0x980902 value=128
[   28.250581] tisp_bcsh_saturation: saturation=128
[   28.250586] tiziano_bcsh_update: Updating BCSH parameters
[   28.250593]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   28.250599] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   28.250708] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250717] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   28.250724] Set control: cmd=0x980900 value=128
[   28.250976] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250987] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   28.250994] Set control: cmd=0x980901 value=128
[   28.251123] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251131] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   28.251138] Set control: cmd=0x98091b value=128
[   28.251249] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251258] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   28.251265] Set control: cmd=0x980902 value=128
[   28.251271] tisp_bcsh_saturation: saturation=128
[   28.251276] tiziano_bcsh_update: Updating BCSH parameters
[   28.251283]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   28.251289] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   28.251397] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251407] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   28.251413] Set control: cmd=0x980900 value=128
[   28.251533] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.251542] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.251548] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.251672] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.251681] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.251686] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.251795] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251805] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   28.251811] Set control: cmd=0x980914 value=0
[   28.251917] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251925] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   28.251932] Set control: cmd=0x980915 value=0
[   28.252036] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.252044] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.252049] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.252253] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.252263] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   28.252269] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   28.252275] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   28.252281] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   28.252419] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   28.252431] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   28.252437] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.252445] csi_video_s_stream: sd=8055c000, enable=0
[   28.252451] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.252460] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.252466] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.252473] csi_video_s_stream: Stream OFF - CSI state set to 3
[   28.252480] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055c400, enable=0 ***
[   28.252486] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   28.252491] *** vic_core_s_stream: STREAM OFF ***
[   28.252496] vic_core_s_stream: Stream OFF - state 4 -> 3
[   28.252503] *** vin_s_stream: SAFE implementation - sd=85fe7000, enable=0 ***
[   28.252509] vin_s_stream: VIN state = 4, enable = 0
[   28.252515] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.252522] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.252528] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.252533] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.252539] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   28.252547] gc2053: s_stream called with enable=0
[   28.252554] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.252560] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   28.252566] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   28.252575] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.252899] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.252907] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.252915] sensor_write: reg=0x3e val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.253235] sensor_write: reg=0x3e val=0x00 SUCCESS
[   28.253243] sensor_write_array: reg[2] 0x3e=0x00 OK
[   28.253249] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.253255] gc2053: Sensor hardware streaming stopped
[   28.253261] gc2053: s_stream called with enable=0
[   28.253268] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.253274] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   28.253279] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   28.253288] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.253601] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.253609] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.253617] sensor_write: reg=0x3e val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.253930] sensor_write: reg=0x3e val=0x00 SUCCESS
[   28.253937] sensor_write_array: reg[2] 0x3e=0x00 OK
[   28.253943] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.253949] gc2053: Sensor hardware streaming stopped
[   28.253958] ISP IOCTL: cmd=0x800456d1 arg=0x7f99e630
[   28.253964] tx_isp_video_link_destroy: Destroying links for config 0
[   28.253971] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   28.253980] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.253987] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   28.253993] Set control: cmd=0x8000164 value=1
[   28.254001] ISP IOCTL: cmd=0x800456d0 arg=0x7f99e630
[   28.254007] TX_ISP_VIDEO_LINK_SETUP: config=0
[   28.254013] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   28.254019] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   28.254026] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   28.254031] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   28.254037] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   28.254044] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   28.254050] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   28.254056] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   28.254061] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.254068] csi_video_s_stream: sd=8055c000, enable=1
[   28.254073] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.254081] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.254087] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.254093] csi_video_s_stream: Stream ON - CSI state set to 4
[   28.254099] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055c400, enable=1 ***
[   28.254105] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   28.254110] *** vic_core_s_stream: STREAM ON ***
[   28.254115] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   28.254121] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   28.254127] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.254134] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.254141] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.254146] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   28.254152] *** STREAMING: Configuring CPM registers for VIC access ***
[   28.279572] STREAMING: CPM clocks configured for VIC access
[   28.279586] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   28.279593] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   28.279599] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   28.279605] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   28.279611] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   28.279617] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   28.279623] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   28.279629] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   28.279638] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   28.279645] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   28.279651] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   28.279657] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   28.279663] *** VIC unlock: Commands written, checking VIC status register ***
[   28.279669] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   28.279675] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   28.279681] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   28.279686] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   28.279692] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   28.279697] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   28.279775] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   28.279783] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   28.279789] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   28.279797] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   28.279803] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   28.279811] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   28.279817] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   28.279823] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   28.279829] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   28.279835] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   28.279840] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   28.279846] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   28.279852] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   28.279858] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   28.279864] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   28.279870] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   28.279876] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   28.279882] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   28.279889] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   28.279895] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   28.279903] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   28.279911] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   28.279918] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   28.279923] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   28.279931] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   28.279937] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   28.279943] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   28.279948] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   28.279954] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   28.279959] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   28.279965] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   28.279971] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   28.302403] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   28.319557] *** VIC IRQ: Got vic_dev=8055c400 ***
[   28.329547] *** VIC IRQ: Checking vic_dev validity: vic_dev=8055c400 ***
[   28.346723] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   28.352773] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   28.367853] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   28.377929] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   28.398121] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   28.407969] *** VIC IRQ: About to read reg 0x1e8 ***
[   28.419544] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   28.435375] *** VIC IRQ: About to read reg 0x1e0 ***
[   28.445496] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   28.455605] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   28.465726] *** VIC IRQ: Read v1_10 = 0x0 ***
[   28.470244] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   28.486667] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   28.496755] *** VIC IRQ: Register writes completed ***
[   28.506864] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   28.524244] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   28.536218] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   28.549562] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   28.568357] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   28.568367] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   28.568375] *** VIC FRAME DONE: Frame completion signaled ***
[   28.568381] *** VIC TEST 2: Manual frame done function returned -1066704916 ***
[   28.568387] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   28.568394] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   28.568400] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.568408] ispvic_frame_channel_qbuf: arg1=8055c400, arg2=  (null)
[   28.568414] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   28.568420] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   28.568427] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   28.568433] ispvic_frame_channel_s_stream: arg1=8055c400, arg2=1
[   28.568439] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8055c400
[   28.568445] ispvic_frame_channel_s_stream[2479]: streamon
[   28.568452] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   28.568458] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   28.568463] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   28.568469] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   28.568476] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   28.568482] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   28.568489] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   28.568495] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   28.568501] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   28.568506] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   28.568511] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   28.568518] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   28.568525] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   28.568533] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   28.568541] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   28.568548] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   28.568556] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   28.568562] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   28.568567] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   28.568573] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   28.568580] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   28.568585] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   28.568591] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.568597] ispvic_frame_channel_qbuf: arg1=8055c400, arg2=  (null)
[   28.568603] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   28.568612] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   28.568621] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   28.568632] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   28.568638] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   28.568647] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   28.568653] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   28.568659] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   28.568669] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   28.568675] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   28.568680] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   28.568686] tx_vic_enable_irq: VIC interrupts already enabled
[   28.568691] *** tx_vic_enable_irq: completed successfully ***
[   28.568697] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   28.568703] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   28.568711] *** vin_s_stream: SAFE implementation - sd=85fe7000, enable=1 ***
[   28.568717] vin_s_stream: VIN state = 3, enable = 1
[   28.568723] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.568731] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.568738] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.568744] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.568750] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   28.568757] gc2053: s_stream called with enable=1
[   28.568765] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.568771] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.568777] gc2053: About to write streaming registers for interface 1
[   28.568783] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.568792] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.569114] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.569121] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.569129] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.569449] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.569457] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.569463] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.569470] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.569476] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.569482] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.569488] gc2053: s_stream called with enable=1
[   28.569495] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.569501] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.569507] gc2053: About to write streaming registers for interface 1
[   28.569539] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.569549] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.569861] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.569868] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.569877] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.570191] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.570198] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.570205] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.570211] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.570217] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.570223] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.578497] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.578509] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   28.578517] Set control: cmd=0x980918 value=2
[   28.578725] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.578735] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.578741] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.578871] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.578881] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.578887] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.579004] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.579012] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.579018] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.579122] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.579130] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.579135] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.579275] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.579283] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.579289] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.579403] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.579411] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.579417] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.579579] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.579589] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.579594] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.579738] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.579747] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.579753] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.579957] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.579965] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.579971] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.580093] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.580101] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.580107] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.877630] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   28.877641] codec_codec_ctl: set sample rate...
[   28.877771] codec_codec_ctl: set device...
warn: shm_init,53shm init already
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
root@ing-wyze-cam3-a000 ~# dmesg set jpeg streamMngCtx suceess

[   28.078375] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   28.078382] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   28.078388] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.078397] ispvic_frame_channel_qbuf: arg1=8055c400, arg2=  (null)
[   28.078403] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   28.078409] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   28.078415] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   28.078421] ispvic_frame_channel_s_stream: arg1=8055c400, arg2=1
[   28.078427] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8055c400
[   28.078434] ispvic_frame_channel_s_stream[2479]: streamon
[   28.078440] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   28.078446] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   28.078451] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   28.078457] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   28.078465] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   28.078470] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   28.078477] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   28.078483] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   28.078489] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   28.078494] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   28.078500] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   28.078507] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   28.078514] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   28.078521] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   28.078529] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   28.078537] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   28.078544] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   28.078550] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   28.078556] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   28.078561] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   28.078569] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   28.078574] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   28.078580] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.078586] ispvic_frame_channel_qbuf: arg1=8055c400, arg2=  (null)
[   28.078591] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   28.078601] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   28.078609] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   28.078620] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   28.078627] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   28.078635] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   28.078642] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   28.078647] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   28.078658] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   28.078663] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   28.078669] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   28.078675] tx_vic_enable_irq: VIC interrupts already enabled
[   28.078679] *** tx_vic_enable_irq: completed successfully ***
[   28.078685] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   28.078691] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   28.078697] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   28.078704] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   28.078711] *** vin_s_stream: SAFE implementation - sd=85fe7000, enable=1 ***
[   28.078718] vin_s_stream: VIN state = 3, enable = 1
[   28.078724] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.078732] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.078739] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.078745] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.078751] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   28.078756] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   28.078763] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   28.078770] gc2053: s_stream called with enable=1
[   28.078777] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.078783] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.078789] gc2053: About to write streaming registers for interface 1
[   28.078795] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.078805] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.079124] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.079131] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.079140] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.079464] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.079471] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.079477] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.079484] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.079490] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.079519] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.079526] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   28.079533] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   28.079539] gc2053: s_stream called with enable=1
[   28.079545] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.079551] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.079557] gc2053: About to write streaming registers for interface 1
[   28.079563] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.079572] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.079885] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.079891] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.079900] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.080215] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.080221] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.080228] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.080234] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.080240] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.080246] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.080251] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   28.080290] ISP IOCTL: cmd=0x800456d0 arg=0x7f99e630
[   28.080297] TX_ISP_VIDEO_LINK_SETUP: config=0
[   28.080303] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   28.080310] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   28.080317] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   28.080322] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   28.080329] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   28.080335] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   28.080341] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   28.080347] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.080354] csi_video_s_stream: sd=8055c000, enable=1
[   28.080359] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.080367] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.080373] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.080379] csi_video_s_stream: Stream ON - CSI state set to 4
[   28.080386] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055c400, enable=1 ***
[   28.080392] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   28.080397] *** vic_core_s_stream: STREAM ON ***
[   28.080402] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   28.080409] *** vin_s_stream: SAFE implementation - sd=85fe7000, enable=1 ***
[   28.080415] vin_s_stream: VIN state = 4, enable = 1
[   28.080420] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.080427] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.080433] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.080439] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.080445] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   28.080451] gc2053: s_stream called with enable=1
[   28.080457] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.080463] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.080469] gc2053: About to write streaming registers for interface 1
[   28.080475] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.080484] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.080799] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.080805] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.080814] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.088452] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.088464] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.088471] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.088478] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.088484] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.088490] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.088498] gc2053: s_stream called with enable=1
[   28.088505] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.088511] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.088517] gc2053: About to write streaming registers for interface 1
[   28.088523] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.088533] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.088850] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.088857] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.088865] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.089183] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.089191] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.089197] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.089203] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.089209] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.089215] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.249599] ISP M0 device open called from pid 2382
[   28.249627] *** REFERENCE DRIVER IMPLEMENTATION ***
[   28.249635] ISP M0 tuning buffer allocated: 811a0000 (size=0x500c, aligned)
[   28.249641] tisp_par_ioctl global variable set: 811a0000
[   28.249693] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   28.249700] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   28.249706] isp_core_tuning_init: Initializing tuning data structure
[   28.249723] isp_core_tuning_init: Tuning data structure initialized at 811a8000
[   28.249730] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   28.249735] *** SAFE: mode_flag properly initialized using struct member access ***
[   28.249741] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811a8000
[   28.249747] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   28.249753] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   28.249760] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.249767] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   28.249773] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   28.249779] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   28.249783] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   28.249805] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   28.249813] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   28.249818] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   28.249826] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   28.249833] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   28.249839] CRITICAL: Cannot access saturation field at 811a8024 - PREVENTING BadVA CRASH
[   28.250289] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250301] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   28.250308] Set control: cmd=0x980901 value=128
[   28.250432] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250441] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   28.250447] Set control: cmd=0x98091b value=128
[   28.250559] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250568] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   28.250575] Set control: cmd=0x980902 value=128
[   28.250581] tisp_bcsh_saturation: saturation=128
[   28.250586] tiziano_bcsh_update: Updating BCSH parameters
[   28.250593]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   28.250599] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   28.250708] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250717] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   28.250724] Set control: cmd=0x980900 value=128
[   28.250976] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.250987] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   28.250994] Set control: cmd=0x980901 value=128
[   28.251123] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251131] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   28.251138] Set control: cmd=0x98091b value=128
[   28.251249] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251258] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   28.251265] Set control: cmd=0x980902 value=128
[   28.251271] tisp_bcsh_saturation: saturation=128
[   28.251276] tiziano_bcsh_update: Updating BCSH parameters
[   28.251283]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   28.251289] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   28.251397] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251407] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   28.251413] Set control: cmd=0x980900 value=128
[   28.251533] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.251542] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.251548] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.251672] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.251681] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.251686] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.251795] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251805] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   28.251811] Set control: cmd=0x980914 value=0
[   28.251917] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.251925] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   28.251932] Set control: cmd=0x980915 value=0
[   28.252036] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.252044] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.252049] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.252253] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.252263] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   28.252269] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   28.252275] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   28.252281] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   28.252419] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   28.252431] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   28.252437] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.252445] csi_video_s_stream: sd=8055c000, enable=0
[   28.252451] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.252460] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.252466] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.252473] csi_video_s_stream: Stream OFF - CSI state set to 3
[   28.252480] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055c400, enable=0 ***
[   28.252486] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   28.252491] *** vic_core_s_stream: STREAM OFF ***
[   28.252496] vic_core_s_stream: Stream OFF - state 4 -> 3
[   28.252503] *** vin_s_stream: SAFE implementation - sd=85fe7000, enable=0 ***
[   28.252509] vin_s_stream: VIN state = 4, enable = 0
[   28.252515] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.252522] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.252528] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.252533] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.252539] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   28.252547] gc2053: s_stream called with enable=0
[   28.252554] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.252560] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   28.252566] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   28.252575] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.252899] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.252907] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.252915] sensor_write: reg=0x3e val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.253235] sensor_write: reg=0x3e val=0x00 SUCCESS
[   28.253243] sensor_write_array: reg[2] 0x3e=0x00 OK
[   28.253249] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.253255] gc2053: Sensor hardware streaming stopped
[   28.253261] gc2053: s_stream called with enable=0
[   28.253268] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.253274] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   28.253279] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   28.253288] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.253601] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.253609] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.253617] sensor_write: reg=0x3e val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.253930] sensor_write: reg=0x3e val=0x00 SUCCESS
[   28.253937] sensor_write_array: reg[2] 0x3e=0x00 OK
[   28.253943] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.253949] gc2053: Sensor hardware streaming stopped
[   28.253958] ISP IOCTL: cmd=0x800456d1 arg=0x7f99e630
[   28.253964] tx_isp_video_link_destroy: Destroying links for config 0
[   28.253971] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   28.253980] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.253987] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   28.253993] Set control: cmd=0x8000164 value=1
[   28.254001] ISP IOCTL: cmd=0x800456d0 arg=0x7f99e630
[   28.254007] TX_ISP_VIDEO_LINK_SETUP: config=0
[   28.254013] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   28.254019] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   28.254026] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   28.254031] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   28.254037] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   28.254044] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   28.254050] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   28.254056] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   28.254061] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   28.254068] csi_video_s_stream: sd=8055c000, enable=1
[   28.254073] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.254081] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.254087] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.254093] csi_video_s_stream: Stream ON - CSI state set to 4
[   28.254099] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8055c400, enable=1 ***
[   28.254105] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   28.254110] *** vic_core_s_stream: STREAM ON ***
[   28.254115] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   28.254121] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   28.254127] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.254134] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.254141] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.254146] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   28.254152] *** STREAMING: Configuring CPM registers for VIC access ***
[   28.279572] STREAMING: CPM clocks configured for VIC access
[   28.279586] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   28.279593] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   28.279599] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   28.279605] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   28.279611] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   28.279617] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   28.279623] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   28.279629] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   28.279638] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   28.279645] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   28.279651] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   28.279657] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   28.279663] *** VIC unlock: Commands written, checking VIC status register ***
[   28.279669] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   28.279675] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   28.279681] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   28.279686] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   28.279692] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   28.279697] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   28.279775] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   28.279783] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   28.279789] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   28.279797] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   28.279803] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   28.279811] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   28.279817] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   28.279823] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   28.279829] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   28.279835] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   28.279840] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   28.279846] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   28.279852] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   28.279858] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   28.279864] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   28.279870] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   28.279876] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   28.279882] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   28.279889] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   28.279895] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   28.279903] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   28.279911] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   28.279918] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   28.279923] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   28.279931] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   28.279937] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   28.279943] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   28.279948] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   28.279954] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   28.279959] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   28.279965] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   28.279971] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   28.302403] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   28.319557] *** VIC IRQ: Got vic_dev=8055c400 ***
[   28.329547] *** VIC IRQ: Checking vic_dev validity: vic_dev=8055c400 ***
[   28.346723] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   28.352773] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   28.367853] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   28.377929] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   28.398121] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   28.407969] *** VIC IRQ: About to read reg 0x1e8 ***
[   28.419544] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   28.435375] *** VIC IRQ: About to read reg 0x1e0 ***
[   28.445496] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   28.455605] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   28.465726] *** VIC IRQ: Read v1_10 = 0x0 ***
[   28.470244] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   28.486667] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   28.496755] *** VIC IRQ: Register writes completed ***
[   28.506864] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   28.524244] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   28.536218] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   28.549562] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   28.568357] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   28.568367] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   28.568375] *** VIC FRAME DONE: Frame completion signaled ***
[   28.568381] *** VIC TEST 2: Manual frame done function returned -1066704916 ***
[   28.568387] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   28.568394] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   28.568400] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.568408] ispvic_frame_channel_qbuf: arg1=8055c400, arg2=  (null)
[   28.568414] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   28.568420] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   28.568427] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   28.568433] ispvic_frame_channel_s_stream: arg1=8055c400, arg2=1
[   28.568439] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8055c400
[   28.568445] ispvic_frame_channel_s_stream[2479]: streamon
[   28.568452] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   28.568458] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   28.568463] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   28.568469] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   28.568476] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   28.568482] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   28.568489] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   28.568495] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   28.568501] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   28.568506] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   28.568511] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   28.568518] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   28.568525] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   28.568533] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   28.568541] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   28.568548] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   28.568556] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   28.568562] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   28.568567] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   28.568573] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   28.568580] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   28.568585] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   28.568591] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   28.568597] ispvic_frame_channel_qbuf: arg1=8055c400, arg2=  (null)
[   28.568603] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   28.568612] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   28.568621] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   28.568632] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   28.568638] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   28.568647] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   28.568653] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   28.568659] *** VIC CONTROL BANK: Detected zeros, forcing mirror from PRIMARY ***
[   28.568669] *** VIC CONTROL BANK MIRRORED: [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   28.568675] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   28.568680] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   28.568686] tx_vic_enable_irq: VIC interrupts already enabled
[   28.568691] *** tx_vic_enable_irq: completed successfully ***
[   28.568697] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   28.568703] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   28.568711] *** vin_s_stream: SAFE implementation - sd=85fe7000, enable=1 ***
[   28.568717] vin_s_stream: VIN state = 3, enable = 1
[   28.568723] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   28.568731] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   28.568738] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   28.568744] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   28.568750] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   28.568757] gc2053: s_stream called with enable=1
[   28.568765] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.568771] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.568777] gc2053: About to write streaming registers for interface 1
[   28.568783] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.568792] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.569114] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.569121] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.569129] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.569449] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.569457] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.569463] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.569470] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.569476] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.569482] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.569488] gc2053: s_stream called with enable=1
[   28.569495] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   28.569501] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   28.569507] gc2053: About to write streaming registers for interface 1
[   28.569539] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   28.569549] sensor_write: reg=0xfe val=0x00, client=854b9d00, adapter=i2c0, addr=0x37
[   28.569861] sensor_write: reg=0xfe val=0x00 SUCCESS
[   28.569868] sensor_write_array: reg[1] 0xfe=0x00 OK
[   28.569877] sensor_write: reg=0x3e val=0x91, client=854b9d00, adapter=i2c0, addr=0x37
[   28.570191] sensor_write: reg=0x3e val=0x91 SUCCESS
[   28.570198] sensor_write_array: reg[2] 0x3e=0x91 OK
[   28.570205] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   28.570211] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   28.570217] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   28.570223] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   28.578497] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   28.578509] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   28.578517] Set control: cmd=0x980918 value=2
[   28.578725] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.578735] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.578741] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.578871] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.578881] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.578887] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.579004] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.579012] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.579018] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.579122] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.579130] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.579135] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.579275] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.579283] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.579289] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.579403] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.579411] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.579417] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.579579] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.579589] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.579594] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.579738] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.579747] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.579753] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.579957] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.579965] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.579971] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.580093] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   28.580101] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   28.580107] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   28.877630] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   28.877641] codec_codec_ctl: set sample rate...
[   28.877771] codec_codec_ctl: set device...
[   29.252576] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   29.252589] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   29.252595] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   29.252600] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   29.252606] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   29.329564] codec_set_device: set device: MIC...
[   29.523578] *** FRAME CHANNEL OPEN: minor=54 ***
[   29.523590] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   29.523597] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   29.523603] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   29.523609] *** SAFE: Frame channel device stored in file->private_data ***
[   29.523615] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   29.523623] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   29.523641] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   29.523648] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   29.523657] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   29.524253] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   29.524263] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   29.524270] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   29.524277] Channel 0: Request 4 buffers, type=1 memory=2
[   29.524283] Channel 0: USERPTR mode - client will provide buffers
[   29.524289] Channel 0: USERPTR mode - 4 user buffers expected
[   29.524299] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 85f92000 ***
[   29.524306] *** Channel 0: VIC active_buffer_count set to 4 ***
[   29.524311] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   29.524318] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   29.524343] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   29.524351] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   29.524357] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   29.524363] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   29.524370] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   29.524377] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   29.524385] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   29.524391] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   29.524398] *** Channel 0: QBUF - Queue buffer index=0 ***
[   29.524403] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   29.524411] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   29.524417] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   29.524425] *** Channel 0: QBUF EVENT - No VIC callback ***
[   29.524431] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   29.524439] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   29.524447] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   29.524455] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f92000, vbm_buffer_count=1 ***
[   29.524461] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   29.524468] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   29.524475] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   29.524485] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   29.524492] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   29.524498] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   29.524504] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   29.524511] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   29.524519] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   29.524525] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   29.524533] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   29.524539] *** Channel 0: QBUF - Queue buffer index=1 ***
[   29.524545] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   29.524551] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   29.524557] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   29.524563] *** Channel 0: QBUF EVENT - No VIC callback ***
[   29.524570] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   29.524577] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   29.524585] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   29.524593] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f92000, vbm_buffer_count=2 ***
[   29.524599] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   29.524606] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   29.524612] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   29.524621] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   29.524627] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   29.524633] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   29.524639] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   29.524647] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   29.524654] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   29.524661] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   29.524667] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   29.524674] *** Channel 0: QBUF - Queue buffer index=2 ***
[   29.524679] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   29.524687] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   29.524693] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   29.524699] *** Channel 0: QBUF EVENT - No VIC callback ***
[   29.524705] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   29.524713] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   29.524721] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   29.524728] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f92000, vbm_buffer_count=3 ***
[   29.524735] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   29.524741] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   29.524747] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   29.524755] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   29.524762] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   29.524768] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   29.524774] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   29.524781] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   29.524789] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   29.524795] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   29.524802] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   29.524809] *** Channel 0: QBUF - Queue buffer index=3 ***
[   29.524815] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   29.524821] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   29.524827] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   29.524833] *** Channel 0: QBUF EVENT - No VIC callback ***
[   29.524840] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   29.524847] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   29.524855] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   29.524863] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85f92000, vbm_buffer_count=4 ***
[   29.524869] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   29.524876] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   29.524882] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   29.524974] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   29.524984] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   29.524991] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   29.524997] Channel 0: STREAMON - Enqueuing buffers in driver
[   29.525003] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   29.530063] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   29.530077] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   29.530083] *** Channel 0: Frame completion wait ***
[   29.530089] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   29.530095] *** Channel 0: Frame wait returned 10 ***
[   29.530101] *** Channel 0: Frame was ready, consuming it ***
[   29.530205] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   29.530213] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   29.530219] *** Channel 0: DQBUF - dequeue buffer request ***
[   29.530225] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.530235] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85633400 (name=gc2053) ***
[   29.530242] *** tx_isp_get_sensor: Found real sensor: 85633400 ***
[   29.530248] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   29.530454] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   29.530465] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   29.530471] *** Channel 0: Frame completion wait ***
[   29.530477] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   29.587925] *** FRAME CHANNEL OPEN: minor=53 ***
[   29.587937] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   29.587943] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   29.587949] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   29.587955] *** SAFE: Frame channel device stored in file->private_data ***
[   29.587961] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
