$date
	Sun Oct 23 09:37:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#426802
b10 &
b10 %
1$
b10 !
1"
#426803
0"
#426806
b1 &
1#
b1 %
#426810
b0 &
b0 %
0#
0$
#1482995
b10110 !
1"
#1482998
b10110 &
b10110 %
1$
#1482999
0"
#1483002
b1011 &
b1011 %
#1483006
b100010 &
b100010 %
#1483010
b10001 &
b10001 %
#1483014
b110100 &
b110100 %
#1483018
b11010 &
b11010 %
#1483022
b1101 &
b1101 %
#1483026
b101000 &
b101000 %
#1483030
b10100 &
b10100 %
#1483034
b1010 &
b1010 %
#1483038
b101 &
b101 %
#1483042
b10000 &
b10000 %
#1483046
b1000 &
b1000 %
#1483050
b100 &
b100 %
#1483054
b10 &
b10 %
#1483058
b1 &
b1 %
1#
#1483062
b0 &
0#
b0 %
0$
#2497159
b10 !
1"
#2497162
b10 &
b10 %
1$
#2497163
0"
#2497166
b1 &
1#
b1 %
#2497170
b0 &
b0 %
0#
0$
#4500012
