module wideexpr_00276(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 2'sb10;
  assign y1 = ((ctrl[3]?s3:((3'sb100)<<(($signed({4{(ctrl[5]?s3:6'sb111101)}}))<<<(5'sb11010)))^((ctrl[0]?(ctrl[5]?s4:(((s4)+(s5))-((3'sb000)&(s7)))&(2'sb00)):(1'sb0)|(((ctrl[3]?s1:(6'sb101011)|(6'sb100110)))<<(2'sb01))))))!=((ctrl[1]?(+({+(s7),{s4,+({3{2'sb01}})}}))^((ctrl[5]?2'sb00:3'sb111)):$signed((ctrl[6]?{4{(-($signed(s7)))|(((s6)^(5'sb01101))-((ctrl[4]?3'sb001:s6)))}}:&(+(s4))))));
  assign y2 = {(2'sb01)!=($signed((ctrl[7]?(ctrl[6]?u3:s5):$unsigned(u4)))),{($signed((u5)^~(s4)))>({5'b00010}),(-(s2))<<((~|(s5))>>(+(4'sb0100)))},4'sb1010,$signed((ctrl[1]?{1{+(3'sb000)}}:(s0)>>>((s7)>>>(1'sb0))))};
  assign y3 = 4'sb1010;
  assign y4 = ($signed((ctrl[3]?(ctrl[6]?$unsigned((s0)>>>(s1)):((2'sb11)>(1'sb1))!=($signed(2'sb01))):$unsigned({s0,(s2)-(s1)}))))<<((s3)|($signed(((+(s1))<<($signed(1'sb0)))>=(-(|(u4))))));
  assign y5 = $unsigned($unsigned(((5'b01001)>>($signed($signed((u7)-(6'sb100000)))))^(({u6,(ctrl[2]?-(2'sb11):u2),(ctrl[3]?!(s0):(s6)!=(s2))})<<<(s3))));
  assign y6 = (ctrl[2]?1'sb0:$signed(u3));
  assign y7 = $signed(($signed({$unsigned(&(+((6'sb110110)|(1'sb1)))),u7,(ctrl[5]?(u5)+((ctrl[5]?{4'b1101,4'sb1000}:$signed(u1))):s2),((ctrl[2]?6'sb100001:5'sb00010))|($signed(2'sb11))}))!=((4'b1101)<<<({$signed(({$signed(s4)})<<({(ctrl[1]?s6:s4),1'sb1,4'sb1111}))})));
endmodule
