// Seed: 1237756322
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    input id_5,
    inout logic id_6,
    input logic id_7,
    output id_8,
    output logic id_9
);
  logic id_10;
  logic id_11, id_12;
  logic id_13 = !id_2 ** id_7 - 1, id_14, id_15;
  logic id_16;
  assign id_15 = id_12;
  tri0 id_17;
  assign id_9 = id_2;
  assign id_17[1 : 1] = 1 & 1;
  assign id_14 = 1;
  logic id_18;
endmodule
