[1] C. A. Argyrides, C. A. Lisboa, D. K. Pradhan, and L. Carro. 2009. Single element
correction in sorting algorithms with minimum delay overhead. In 2009 10th
Latin American Test Workshop. 1ś6. https://doi.org/10.1109/LATW.2009.4813812
[2] Krste Asanovic et al. 2006. The Landscape of Parallel Computing Research: A
View from Berkeley. Technical Report UCB/EECS-2006-183. EECS Department,
University of California, Berkeley. http://www.eecs.berkeley.edu/Pubs/TechRpts/
2006/EECS-2006-183.html
[3] Rizwan A. Ashraf, Roberto Gioiosa, Gokcen Kestor, Ronald F. DeMara, ChenYong Cher, and Pradip Bose. 2015. Understanding the Propagation of Transient
Errors in HPC Applications. In Proceedings of the International Conference for High
Performance Computing, Networking, Storage and Analysis (SC ’15). ACM, New
York, NY, USA, Article 72, 12 pages. https://doi.org/10.1145/2807591.2807670
[4] R.C. Baumann. 2005. Radiation-induced soft errors in advanced semiconductor
technologies. Device and Materials Reliability, IEEE Transactions on 5, 3 (Sept
2005), 305ś316. https://doi.org/10.1109/TDMR.2005.853449
[5] R. Baumann. 2005. Soft errors in advanced computer systems. Design Test of
Computers, IEEE 22, 3 (2005). https://doi.org/10.1109/MDT.2005.69
[6] Eduardo Berrocal, Leonardo Bautista-Gomez, Sheng Di, Zhiling Lan, and Franck
Cappello. 2016. Exploring Partial Replication to Improve Lightweight Silent Data
Corruption Detection for HPC Applications. Springer International Publishing,
Cham, 419ś430. https://doi.org/10.1007/978-3-319-43659-3_31
[7] Melvin A Breuer. 2005. Multi-media applications and imprecise computation. In
Digital System Design, 2005. Proceedings. 8th Euromicro Conference on. IEEE, 2ś7.
[8] S. Buchner, M. Baze, D. Brown, D. McMorrow, and J. Melinger. 1997. Comparison of error rates in combinational and sequential logic. Nuclear Science, IEEE
Transactions on 44, 6 (1997), 2209ś2216.
[9] Carol-FI Fault Injector 2017. Carol-FI. https://github.com/UFRGS-CAROL/carol-fi.
(2017).
[10] Shuai Che, M. Boyer, Jiayuan Meng, D. Tarjan, J. W. Sheaffer, Sang-Ha Lee, and
K. Skadron. 2009. Rodinia: A benchmark suite for heterogeneous computing. In
Workload Characterization, 2009. IISWC 2009. IEEE International Symposium on.
44ś54. http://dx.doi.org/10.1109/IISWC.2009.5306797
[11] H. M. Chen, S. Jeloka, A. Arunkumar, D. Blaauw, C. J. Wu, T. Mudge, and C.
Chakrabarti. 2016. Using Low Cost Erasure and Error Correction Schemes to
Improve Reliability of Commodity DRAM Systems. IEEE Trans. Comput. 65, 12
(Dec 2016), 3766ś3779. https://doi.org/10.1109/TC.2016.2550455
[12] Chen-Yong Cher, Meeta S. Gupta, Pradip Bose, and K. Paul Muller. 2014. Understanding Soft Error Resiliency of BlueGene/Q Compute Chip Through Hardware
Proton Irradiation and Software Fault Injection. In Proceedings of the International
Conference for High Performance Computing, Networking, Storage and Analysis (SC
’14). IEEE Press, Piscataway, NJ, USA, 587ś596. https://doi.org/10.1109/SC.2014.53
[13] C. Constantinescu. 2002. Impact of deep submicron technology on dependability
of VLSI circuits. In Dependable Systems and Networks, 2002. DSN 2002. Proceedings.
International Conference on. 205ś209. https://doi.org/10.1109/DSN.2002.1028901
[14] Josep de la Puente, Miguel Ferrer, Mauricio Hanzich, JosÃľ E. Castillo, and JosÃľ M.
Cela. 2014. Mimetic seismic wave modeling including topography on deformed
staggered grids. GEOPHYSICS 79, 3 (2014), T125śT141. https://doi.org/10.1190/
geo2013-0371.1 arXiv:http://dx.doi.org/10.1190/geo2013-0371.1
[15] D. A. G. de Oliveira, L. L. Pilla, T. Santini, and P. Rech. 2016. Evaluation and
Mitigation of Radiation-Induced Soft Errors in Graphics Processing Units. IEEE
Trans. Comput. 65, 3 (March 2016), 791ś804. https://doi.org/10.1109/TC.2015.
2444855
[16] Nathan DeBardeleben, Sean Blanchard, Laura Monroe, Phil Romero, Daryl
Grunau, Craig Idler, and Cornwell Wright. 2013. GPU Behavior on a Large HPC
Cluster. 6th Workshop on Resiliency in High Performance Computing (Resilience)
[17] J.J. Dongarra, H.W. Meuer, and E. Strohmaier. 2016. TOP500 Supercomputer Sites:
June 2016. (2016). http://www.top500.org

[18] B. Fang, K. Pattabiraman, M. Ripeanu, and S. Gurumurthi. 2014. GPU-Qin:
A methodology for evaluating the error resilience of GPGPU applications. In
Performance Analysis of Systems and Software (ISPASS), 2014 IEEE International
Symposium on. 221-230. https://doi-org/10.1109/ISPASS.2014.6844486

[19] Bo Fang, Karthik Pattabiraman, Matei Ripeanu, and Sudhanva Gurumurthi. 2014.
Gpu-qin: A methodology for evaluating the error resilience of gpgpu applications.
In Performance Analysis of Systems and Software (ISPASS), 2014 IEEE International
Symposium on. IEEE, 221-230.

[20] Y. P. Fang and A. S. Oates. 2016. Characterization of Single Bit and Multiple Cell
Soft Error Events in Planar and FinFET SRAMs. IEEE Transactions on Device and
Materials Reliability 16, 2 June 2016), 132-137. https://doi.org/10.1109/TDMR.
2016.2535663

[21] L. A. Bautista Gomez, Franck Cappello, L. Carro, N. DeBardeleben, B. Fang, S.
Gurumurthi, S. Keckler, K. Pattabiraman, R. Rech, and M. Sonza Reorda. 2014.
GPGPUs: How to Combine High Computational Power with High Reliability. In
2014 Design Automation and Test in Europe Conference and Exhibition. Dresden,
Germany.

[22] Qiang Guan, N. DeBardeleben, B. Artkinson, R. Robey, and W.M. Jones. 2015.
Towards Building Resilient Scientific Applications: Resilience Analysis on the
Impact of Soft Error and Transient Error Tolerance with the CLAMR Hydrodynamics Mini-App. In Cluster Computing (CLUSTER), 2015 IEEE International
Conference on. 176-179. https://doi-org/10.1109/CLUSTER.2015.35

[23] Siva Kumar Sastry Hari et al. 2015. SASSIFI: Evaluating Resilience of GPU
Applications. In Proceedings of the Workshop on Silicon Errors in Logic-System
Effects (SELSE).

[24] Siva Kumar Sastry Hari, Timothy Tsai, Mark Stephenson, Stephen W. Keckler,
and Joel Emer. 2017. SASSIFI: An Architecture-level Fault Injection Tool for
GPU Application Resilience Evaluation. International Symposium on Performance
Analysis of Systems and Software (Oct 2017).

[25] S.M. Hassan, W. J. Song, S. Mukhopadhyay, and S. Yalamanchili. 2016. Reliabilityperformance tradeoffs between 2.5D and 3D-stacked DRAM processors. In 2016
IEEE International Reliability Physics Symposium (IRPS). MY-2-1-MY-2-5. https:
//doi.org/10.1109/IRPS.2016.7574618

[26] Kuang-Hua Huang and J.A. Abraham. 1984. Algorithm-Based Fault Tolerance for
Matrix Operations. Computers, IEEE Transactions on C-33, 6 (June 1984), 518-528.
https://doLorg/10.1109/TC.1984.1676475

[27] Intel. 2016. An Overview of Programming for Intel Xeon processors and Intel
Xeon Phi coprocessors. (2016). http://download.intel.com/newsroom/kits/xeon/
phi/pdfs/overview-programming-intel-xeon-intel-xeon-phi-coprocessors.pdf

[28] Intel. 2016. Intel Xeon Phi Coprocessor System Software Developers
Guide. (2016). https://software.intel.com/sites/default/files/managed/09/07/
xeon-phi-coprocessor-system-software-developers- guide.pdf

[29] JEDEC. 2006. Measurement and Reporting of Alpha Particle and Terrestrial Cosmic
Ray-Induced Soft Errors in Semiconductor Devices. Technical Report JESD89A.
JEDEC Standard.

[30] Saeng-Hwan Kim, Won-Oh Lee, Jung-Ho Kim, Seong-Seop Lee, Sun-Young
Hwang, Chang-II Kim, Tae-Woo Kwon, Bong-Seok Han, Sung-Kwon Cho, DaeHui Kim, Jae-Keun Hong, Min-Yung Lee, Sung-Wook Yin, Hyeon-Gon Kim,
Jin-Hong Ahn, Yong-Tark Kim, Yo-Hwan Koh, and Joong-Sik Kih. 2007. A
low power and highly reliable 400Mbps mobile DDR SDRAM with on-chip
distributed ECC. In Solid-State Circuits Conference, 2007. ASSCC ’07. IEEE Asian.
34-37. https://doi.org/10.1109/ASSCC.2007.4425789

[31] J. C. Laprie. 1995. DEPENDABLE COMPUTING AND FAULT TOLERANCE :
CONCEPTS AND TERMINOLOGY. In Fault-Tolerant Computing, 1995, Highlights
from Twenty-Five Years., Twenty-Fifth International Symposium on. 2-. https:
//doi.org/10.1109/FTCSH. 1995.532603

[32] Dong Li, Jeffrey S. Vetter, and Weikuan Yu. 2012. Classifying Soft Error Vulnerabilities in Extreme-scale Scientific Applications Using a Binary Instrumentation Tool.
In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC ’12). IEEE Computer Society Press, Los Alamitos,
CA, USA, Article 57, 11 pages. http://dLacm.org/citation.cfim?id=2388996.2389074

[33] Guanpeng Li, Karthik Pattabiraman, Chen-Yong Cher, and Pradip Bose. 2016.
Understanding Error Propagation in GPGPU Applications. In Proceedings of the
International Conference for High Performance Computing, Networking, Storage
and Analysis (SC ’16). IEEE Press, Piscataway, NJ, USA, Article 21, 12 pages.
http://dl.acm.org/citation.cfim?id=3014904,3014932

[34] Robert Lucas. 2014. Top Ten Exascale Research Challenges. In DOE ASCAC
Subcommittee Report.

[35] R.R. Lutz. 1993. Analyzing software requirements errors in safety-critical, embedded systems. In Requirements Engineering, 1993., Proceedings of IEEE International
Symposium on. 126-133. https://doi.org/10.1109/ISRE.1993.324825

[36] N.N. Mahatme, T.D. Jagannathan, LW. Massengill, B.-L. Bhuva, S.-J. Wen, and
R. Wong. 2011. Comparison of Combinational and Sequential Error Rates for

S$C17, November 12-17, 2017, Denver, CO, USA

a Deep Submicron Process. Nuclear Science, IEEE Transactions on 58, 6 (2011),
2719-2725.

[37] M. Nicolaidis. 1999. Time redundancy based soft-error tolerance to rescue
nanometer technologies. In VLSI Test Symposium, 1999. Proceedings. 17th IEEE.
86-94. https://doi.org/10.1109/VTEST.1999.766651

[38] D. Oliveira, L. Pilla, M. Hanzich, V. Fratin, F Fernandes, C. Lunardi, J. Cela, P.
Navaux, L. Carro, and P. Rech. 2017. Radiation-Induced Error Criticality in
Modern HPC Parallel Accelerators. In Proceedings of 21st IEEE Symp. on High
Performance Computer Architecture (HPCA). ACM.

[39] H. Quinn, W. H. Robinson, P. Rech, M. Aguirre, A. Barnard, M. Desogus, L.
Entrena, M. Garcia-Valderas, S. M. Guertin, D. Kaeli, F. L. Kastensmidt, B. T.
Kiddie, A. Sanchez-Clemente, M. S. Reorda, L. Sterpone, and M. Wirthlin. 2015.
Using Benchmarks for Radiation Testing of Microprocessors and FPGAs. IEEE
Transactions on Nuclear Science 62, 6 (Dec 2015), 2547-2554. https://doi.org/10.
1109/TNS.2015.2498313

[40] Radiation Experiment Results 2017. Radiation Experiment Results. https://github.
com/UFRGS-CAROL/sc17-log- data. (2017).

[41] P. Rech, C. Aguiar, C. Frost, and L. Carro. 2013. An Efficient and Experimentally
Tuned Software-Based Hardening Strategy for Matrix Multiplication on GPUs.
Nuclear Science, IEEE Transactions on 60, 4 (2013), 2797-2804. https://doi.org/10.
1109/TNS.2013.2252625

[42] Advanced Scientific Computing Research. 2016. Scientific Discovery through
Advanced Computing - The Challenges of Exascale. https://science.energy.gov/
ascr/research/scidac/exascale-challenges/. (2016). [Online; accessed 5-March2016].

[43] G. P. Saggese, N. J. Wang, Z. T. Kalbarczyk, S. J. Patel, and R. K. Iyer. 2005. An
experimental study of soft errors in microprocessors. IEEE Micro 25, 6 (Nov 2005),
30-39. https://doi.org/10.1109/MM.2005.104

[44] Bianca Schroeder, Eduardo Pinheiro, and Wolf-Dietrich Weber. 2009. DRAM
Errors in the Wild: A Large-Scale Field Study. In SIGMETRICS.

[45] Marc Snir, Robert W Wisniewski, Jacob A Abraham, Sarita V Adve, Saurabh
Bagchi, Pavan Balaji, Jim Belak, Pradip Bose, Franck Cappello, Bill Carlson, et al.
2014. Addressing failures in exascale computing. International Journal of High
Performance Computing Applications (2014), 1-45.

[46] Devesh Tiwari, Saurabh Gupta, Jim Rogers, Don Maxwell, Paolo Rech, Sudharshan
Vazhkudai, Daniel Oliveira, Dave Londo, Nathan Debardeleben, Philippe Navaux,
Luigi Carro, and Arthur Buddy Bland. 2015. Understanding GPU Errors on
Large-scale HPC Systems and the Implications for System Design and Operation.
In Proceedings of 21st IEEE Symp. on High Performance Computer Architecture
(HPCA). ACM.

[47] S. Tselonis and D. Gizopoulos. 2016. GUFI: A framework for GPUs reliability
assessment. In 2016 IEEE International Symposium on Performance Analysis of
Systems and Software (ISPASS). 90-100. https://doi.org/10.1109/ISPASS.2016.
7482077

[48] M. Violante, L. Sterpone, A. Manuzzato, S. Gerardin, P. Rech, M. Bagatin, A.
Paccagnella, C. Andreani, G. Gorini, A. Pietropaolo, G. Cardarilli, S. Pontarelli, and
C. Frost. 2007. A New Hardware/Software Platform and a New 1/E Neutron Source
for Soft Error Studies: Testing FPGAs at the ISIS Facility. Nuclear Science, IEEE
Transactions on 54, 4 (2007), 1184-1189. https://doiorg/10.1109/TNS.2007.902349

[49] H.-J. Wunderlich, C. Braun, and S. Halder. 2013. Efficacy and efficiency of
algorithm-based fault-tolerance on GPUs. In On-Line Testing Symposium (IOLTS),
2013 IEEE 19th International. 240-243. https://doi.org/10.1109/IOLTS.2013.6604090
