# Reading D:/Software/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do alu_legv8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Software/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/CompArch/mux_8to1_64 {D:/CompArch/mux_8to1_64/mux_8to1_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on Feb 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/mux_8to1_64" D:/CompArch/mux_8to1_64/mux_8to1_64.v 
# -- Compiling module mux_8to1_64
# 
# Top level modules:
# 	mux_8to1_64
# End time: 16:55:23 on Feb 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/shifter_64 {D:/CompArch/shifter_64/shifter_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on Feb 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/shifter_64" D:/CompArch/shifter_64/shifter_64.v 
# -- Compiling module shifter_64
# 
# Top level modules:
# 	shifter_64
# End time: 16:55:23 on Feb 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/adder_64 {D:/CompArch/adder_64/adder_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on Feb 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/adder_64" D:/CompArch/adder_64/adder_64.v 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 16:55:23 on Feb 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CompArch/alu_legv8 {D:/CompArch/alu_legv8/alu_legv8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on Feb 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/alu_legv8" D:/CompArch/alu_legv8/alu_legv8.v 
# -- Compiling module alu_legv8
# 
# Top level modules:
# 	alu_legv8
# End time: 16:55:23 on Feb 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/CompArch/alu_legv8 {D:/CompArch/alu_legv8/alu_legv8_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on Feb 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/alu_legv8" D:/CompArch/alu_legv8/alu_legv8_tb.v 
# -- Compiling module alu_legv8_tb
# 
# Top level modules:
# 	alu_legv8_tb
# End time: 16:55:23 on Feb 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  alu_legv8_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" alu_legv8_tb 
# Start time: 16:55:24 on Feb 18,2020
# Loading work.alu_legv8_tb
# Loading work.alu_legv8
# Loading work.adder_64
# Loading work.shifter_64
# Loading work.mux_8to1_64
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/CompArch/alu_legv8/alu_legv8_tb.v(30)
#    Time: 70 ns  Iteration: 0  Instance: /alu_legv8_tb
# Break in Module alu_legv8_tb at D:/CompArch/alu_legv8/alu_legv8_tb.v line 30
# End time: 16:57:47 on Feb 18,2020, Elapsed time: 0:02:23
# Errors: 0, Warnings: 0
