[2025-09-17 12:36:57] START suite=qualcomm_srv trace=srv381_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv381_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2630196 heartbeat IPC: 3.802 cumulative IPC: 3.802 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5076749 heartbeat IPC: 4.087 cumulative IPC: 3.94 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5076749 cumulative IPC: 3.94 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5076749 cumulative IPC: 3.94 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13721859 heartbeat IPC: 1.157 cumulative IPC: 1.157 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 22574489 heartbeat IPC: 1.13 cumulative IPC: 1.143 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 31261389 heartbeat IPC: 1.151 cumulative IPC: 1.146 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 39935957 heartbeat IPC: 1.153 cumulative IPC: 1.147 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 48620520 heartbeat IPC: 1.151 cumulative IPC: 1.148 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 57287149 heartbeat IPC: 1.154 cumulative IPC: 1.149 (Simulation time: 00 hr 08 min 04 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv381_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 66079537 heartbeat IPC: 1.137 cumulative IPC: 1.147 (Simulation time: 00 hr 09 min 07 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 74670146 heartbeat IPC: 1.164 cumulative IPC: 1.15 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 83372208 heartbeat IPC: 1.149 cumulative IPC: 1.149 (Simulation time: 00 hr 11 min 14 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 86985149 cumulative IPC: 1.15 (Simulation time: 00 hr 12 min 24 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 86985149 cumulative IPC: 1.15 (Simulation time: 00 hr 12 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv381_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.15 instructions: 100000004 cycles: 86985149
CPU 0 Branch Prediction Accuracy: 92.58% MPKI: 13.36 Average ROB Occupancy at Mispredict: 29.17
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1304
BRANCH_INDIRECT: 0.3567
BRANCH_CONDITIONAL: 11.45
BRANCH_DIRECT_CALL: 0.4863
BRANCH_INDIRECT_CALL: 0.5121
BRANCH_RETURN: 0.4243


====Backend Stall Breakdown====
ROB_STALL: 104172
LQ_STALL: 0
SQ_STALL: 413791


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 86.9816
REPLAY_LOAD: 33.767773
NON_REPLAY_LOAD: 7.649364

== Total ==
ADDR_TRANS: 14178
REPLAY_LOAD: 14250
NON_REPLAY_LOAD: 75744

== Counts ==
ADDR_TRANS: 163
REPLAY_LOAD: 422
NON_REPLAY_LOAD: 9902

cpu0->cpu0_STLB TOTAL        ACCESS:    2064493 HIT:    2051486 MISS:      13007 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2064493 HIT:    2051486 MISS:      13007 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 84.17 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9763259 HIT:    8638789 MISS:    1124470 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7975237 HIT:    6979703 MISS:     995534 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     601336 HIT:     501224 MISS:     100112 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1164942 HIT:    1147193 MISS:      17749 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      21744 HIT:      10669 MISS:      11075 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.22 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15473993 HIT:    7930967 MISS:    7543026 MSHR_MERGE:    1832892
cpu0->cpu0_L1I LOAD         ACCESS:   15473993 HIT:    7930967 MISS:    7543026 MSHR_MERGE:    1832892
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.04 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29670271 HIT:   25109219 MISS:    4561052 MSHR_MERGE:    1672864
cpu0->cpu0_L1D LOAD         ACCESS:   16522111 HIT:   13782303 MISS:    2739808 MSHR_MERGE:     474700
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13121849 HIT:   11322482 MISS:    1799367 MSHR_MERGE:    1198031
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26311 HIT:       4434 MISS:      21877 MSHR_MERGE:        133
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.36 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12650635 HIT:   10549127 MISS:    2101508 MSHR_MERGE:    1055367
cpu0->cpu0_ITLB LOAD         ACCESS:   12650635 HIT:   10549127 MISS:    2101508 MSHR_MERGE:    1055367
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.329 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28216016 HIT:   26840501 MISS:    1375515 MSHR_MERGE:     357163
cpu0->cpu0_DTLB LOAD         ACCESS:   28216016 HIT:   26840501 MISS:    1375515 MSHR_MERGE:     357163
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.719 cycles
cpu0->LLC TOTAL        ACCESS:    1287875 HIT:    1259157 MISS:      28718 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     995534 HIT:     975943 MISS:      19591 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     100111 HIT:      93920 MISS:       6191 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     181155 HIT:     181097 MISS:         58 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11075 HIT:       8197 MISS:       2878 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 109.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1174
  ROW_BUFFER_MISS:      27484
  AVG DBUS CONGESTED CYCLE: 3.168
Channel 0 WQ ROW_BUFFER_HIT:        158
  ROW_BUFFER_MISS:       3306
  FULL:          0
Channel 0 REFRESHES ISSUED:       7248

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       504195       565035        97213         2452
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           44         2041         1103          292
  STLB miss resolved @ L2C                0         2140         2540         1382          163
  STLB miss resolved @ LLC                0          218         1018         2979          690
  STLB miss resolved @ MEM                0            1          578         2106         1280

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             185429        50134      1383569       160691          188
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1         1114          407           22
  STLB miss resolved @ L2C                0          621         5689         1876            1
  STLB miss resolved @ LLC                0          650         2901         1854           32
  STLB miss resolved @ MEM                0            0           53          151           92
[2025-09-17 12:49:22] END   suite=qualcomm_srv trace=srv381_ap (rc=0)
