# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=riscv64 -mcpu=tt-ascalon-d8 -iterations=1 < %s | FileCheck %s

vsetvli zero, zero, e32, m1, ta, ma

vsll.vv v1, v2, v5
vsll.vx v1, v2, t0
vsll.vi v1, v2, 7

vsrl.vv v1, v2, v5
vsrl.vx v1, v2, t0
vsrl.vi v1, v2, 7

vsra.vv v1, v2, v5
vsra.vx v1, v2, t0
vsra.vi v1, v2, 7

vsetvli zero, zero, e32, mf4, ta, ma

vsll.vv v1, v2, v5
vsll.vx v1, v2, t0
vsll.vi v1, v2, 7

vsrl.vv v1, v2, v5
vsrl.vx v1, v2, t0
vsrl.vi v1, v2, 7

vsra.vv v1, v2, v5
vsra.vx v1, v2, t0
vsra.vi v1, v2, 7

vsetvli zero, zero, e32, m8, ta, ma

vmul.vv v1, v2, v5
vmul.vx v1, v2, t1

vmadd.vv v1, v2, v5
vmadd.vx v1, t1, v2

# CHECK:      Iterations:        1
# CHECK-NEXT: Instructions:      25
# CHECK-NEXT: Total Cycles:      38
# CHECK-NEXT: Total uOps:        25

# CHECK:      Dispatch Width:    8
# CHECK-NEXT: uOps Per Cycle:    0.66
# CHECK-NEXT: IPC:               0.66
# CHECK-NEXT: Block RThroughput: 26.5

# CHECK:      Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)

# CHECK:      [1]    [2]    [3]    [4]    [5]    [6]    Instructions:
# CHECK-NEXT:  1      1     0.50                  U     vsetvli	zero, zero, e32, m1, ta, ma
# CHECK-NEXT:  1      1     0.50                        vsll.vv	v1, v2, v5
# CHECK-NEXT:  1      1     0.50                        vsll.vx	v1, v2, t0
# CHECK-NEXT:  1      1     0.50                        vsll.vi	v1, v2, 7
# CHECK-NEXT:  1      1     0.50                        vsrl.vv	v1, v2, v5
# CHECK-NEXT:  1      1     0.50                        vsrl.vx	v1, v2, t0
# CHECK-NEXT:  1      1     0.50                        vsrl.vi	v1, v2, 7
# CHECK-NEXT:  1      1     0.50                        vsra.vv	v1, v2, v5
# CHECK-NEXT:  1      1     0.50                        vsra.vx	v1, v2, t0
# CHECK-NEXT:  1      1     0.50                        vsra.vi	v1, v2, 7
# CHECK-NEXT:  1      1     0.50                  U     vsetvli	zero, zero, e32, mf4, ta, ma
# CHECK-NEXT:  1      1     0.50                        vsll.vv	v1, v2, v5
# CHECK-NEXT:  1      1     0.50                        vsll.vx	v1, v2, t0
# CHECK-NEXT:  1      1     0.50                        vsll.vi	v1, v2, 7
# CHECK-NEXT:  1      1     0.50                        vsrl.vv	v1, v2, v5
# CHECK-NEXT:  1      1     0.50                        vsrl.vx	v1, v2, t0
# CHECK-NEXT:  1      1     0.50                        vsrl.vi	v1, v2, 7
# CHECK-NEXT:  1      1     0.50                        vsra.vv	v1, v2, v5
# CHECK-NEXT:  1      1     0.50                        vsra.vx	v1, v2, t0
# CHECK-NEXT:  1      1     0.50                        vsra.vi	v1, v2, 7
# CHECK-NEXT:  1      1     0.50                  U     vsetvli	zero, zero, e32, m8, ta, ma
# CHECK-NEXT:  1      8     4.00                        vmul.vv	v1, v2, v5
# CHECK-NEXT:  1      8     4.00                        vmul.vx	v1, v2, t1
# CHECK-NEXT:  1      8     4.00                        vmadd.vv	v1, v2, v5
# CHECK-NEXT:  1      8     4.00                        vmadd.vx	v1, t1, v2

# CHECK:      Resources:
# CHECK-NEXT: [0]   - AscalonFPA
# CHECK-NEXT: [1]   - AscalonFPB
# CHECK-NEXT: [2]   - AscalonFXA
# CHECK-NEXT: [3]   - AscalonFXB
# CHECK-NEXT: [4.0] - AscalonFXC
# CHECK-NEXT: [4.1] - AscalonFXC
# CHECK-NEXT: [5.0] - AscalonFXD
# CHECK-NEXT: [5.1] - AscalonFXD
# CHECK-NEXT: [6.0] - AscalonLS
# CHECK-NEXT: [6.1] - AscalonLS
# CHECK-NEXT: [6.2] - AscalonLS
# CHECK-NEXT: [7]   - AscalonVA
# CHECK-NEXT: [8]   - AscalonVB

# CHECK:      Resource pressure per iteration:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4.0]  [4.1]  [5.0]  [5.1]  [6.0]  [6.1]  [6.2]  [7]    [8]
# CHECK-NEXT:  -      -     3.00   3.00   3.00   3.00   5.00   5.00    -      -      -     26.00  27.00

# CHECK:      Resource pressure by instruction:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4.0]  [4.1]  [5.0]  [5.1]  [6.0]  [6.1]  [6.2]  [7]    [8]    Instructions:
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -      -      -      -     1.00   vsetvli	zero, zero, e32, m1, ta, ma
# CHECK-NEXT:  -      -      -      -      -      -      -     1.00    -      -      -      -     1.00   vsll.vv	v1, v2, v5
# CHECK-NEXT:  -      -      -      -      -      -     1.00    -      -      -      -     1.00    -     vsll.vx	v1, v2, t0
# CHECK-NEXT:  -      -      -      -      -      -      -     1.00    -      -      -      -     1.00   vsll.vi	v1, v2, 7
# CHECK-NEXT:  -      -      -      -      -     1.00    -      -      -      -      -     1.00    -     vsrl.vv	v1, v2, v5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -     1.00   vsrl.vx	v1, v2, t0
# CHECK-NEXT:  -      -      -     1.00    -      -      -      -      -      -      -     1.00    -     vsrl.vi	v1, v2, 7
# CHECK-NEXT:  -      -     1.00    -      -      -      -      -      -      -      -      -     1.00   vsra.vv	v1, v2, v5
# CHECK-NEXT:  -      -      -      -      -      -     1.00    -      -      -      -     1.00    -     vsra.vx	v1, v2, t0
# CHECK-NEXT:  -      -      -      -      -      -      -     1.00    -      -      -      -     1.00   vsra.vi	v1, v2, 7
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -      -      -     1.00    -     vsetvli	zero, zero, e32, mf4, ta, ma
# CHECK-NEXT:  -      -      -      -      -     1.00    -      -      -      -      -     1.00    -     vsll.vv	v1, v2, v5
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -     1.00   vsll.vx	v1, v2, t0
# CHECK-NEXT:  -      -      -     1.00    -      -      -      -      -      -      -      -     1.00   vsll.vi	v1, v2, 7
# CHECK-NEXT:  -      -     1.00    -      -      -      -      -      -      -      -     1.00    -     vsrl.vv	v1, v2, v5
# CHECK-NEXT:  -      -      -      -      -      -     1.00    -      -      -      -      -     1.00   vsrl.vx	v1, v2, t0
# CHECK-NEXT:  -      -      -      -      -      -      -     1.00    -      -      -     1.00    -     vsrl.vi	v1, v2, 7
# CHECK-NEXT:  -      -      -      -      -      -     1.00    -      -      -      -      -     1.00   vsra.vv	v1, v2, v5
# CHECK-NEXT:  -      -      -      -      -     1.00    -      -      -      -      -     1.00    -     vsra.vx	v1, v2, t0
# CHECK-NEXT:  -      -      -      -     1.00    -      -      -      -      -      -      -     1.00   vsra.vi	v1, v2, 7
# CHECK-NEXT:  -      -      -      -      -      -      -      -      -      -      -     1.00    -     vsetvli	zero, zero, e32, m8, ta, ma
# CHECK-NEXT:  -      -      -     1.00    -      -      -      -      -      -      -     8.00    -     vmul.vv	v1, v2, v5
# CHECK-NEXT:  -      -     1.00    -      -      -      -      -      -      -      -      -     8.00   vmul.vx	v1, v2, t1
# CHECK-NEXT:  -      -      -      -      -      -      -     1.00    -      -      -     8.00    -     vmadd.vv	v1, v2, v5
# CHECK-NEXT:  -      -      -      -      -      -     1.00    -      -      -      -      -     8.00   vmadd.vx	v1, t1, v2
