
Program_v06.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ce8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000014  08001e70  08001e70  00011e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001e84  08001e84  00011e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001e88  08001e88  00011e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000028  20000000  08001e8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020028  2**0
                  CONTENTS
  7 .bss          000000a8  20000028  20000028  00020028  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200000d0  200000d0  00020028  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000903f  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001614  00000000  00000000  00029097  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000c78  00000000  00000000  0002a6b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ba0  00000000  00000000  0002b328  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003d4e  00000000  00000000  0002bec8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003d88  00000000  00000000  0002fc16  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003399e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003670  00000000  00000000  00033a1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0003708c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000028 	.word	0x20000028
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001e58 	.word	0x08001e58

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000002c 	.word	0x2000002c
 80001c4:	08001e58 	.word	0x08001e58

080001c8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80001d2:	2300      	movs	r3, #0
 80001d4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80001d6:	2300      	movs	r3, #0
 80001d8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	685b      	ldr	r3, [r3, #4]
 80001de:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80001e0:	68fb      	ldr	r3, [r7, #12]
 80001e2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80001e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80001ea:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001ec:	683b      	ldr	r3, [r7, #0]
 80001ee:	791b      	ldrb	r3, [r3, #4]
 80001f0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80001f2:	683b      	ldr	r3, [r7, #0]
 80001f4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80001f6:	4313      	orrs	r3, r2
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	4313      	orrs	r3, r2
 80001fc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	68fa      	ldr	r2, [r7, #12]
 8000202:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	689b      	ldr	r3, [r3, #8]
 8000208:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800020a:	68fa      	ldr	r2, [r7, #12]
 800020c:	4b18      	ldr	r3, [pc, #96]	; (8000270 <ADC_Init+0xa8>)
 800020e:	4013      	ands	r3, r2
 8000210:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000216:	683b      	ldr	r3, [r7, #0]
 8000218:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800021a:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000220:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000222:	683b      	ldr	r3, [r7, #0]
 8000224:	795b      	ldrb	r3, [r3, #5]
 8000226:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000228:	4313      	orrs	r3, r2
 800022a:	68fa      	ldr	r2, [r7, #12]
 800022c:	4313      	orrs	r3, r2
 800022e:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	68fa      	ldr	r2, [r7, #12]
 8000234:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800023a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000242:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000244:	683b      	ldr	r3, [r7, #0]
 8000246:	7d1b      	ldrb	r3, [r3, #20]
 8000248:	3b01      	subs	r3, #1
 800024a:	b2da      	uxtb	r2, r3
 800024c:	7afb      	ldrb	r3, [r7, #11]
 800024e:	4313      	orrs	r3, r2
 8000250:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000252:	7afb      	ldrb	r3, [r7, #11]
 8000254:	051b      	lsls	r3, r3, #20
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	4313      	orrs	r3, r2
 800025a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	68fa      	ldr	r2, [r7, #12]
 8000260:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000262:	bf00      	nop
 8000264:	3714      	adds	r7, #20
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	c0fff7fd 	.word	0xc0fff7fd

08000274 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000274:	b480      	push	{r7}
 8000276:	b085      	sub	sp, #20
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 800027c:	2300      	movs	r3, #0
 800027e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000280:	4b0e      	ldr	r3, [pc, #56]	; (80002bc <ADC_CommonInit+0x48>)
 8000282:	685b      	ldr	r3, [r3, #4]
 8000284:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000286:	68fa      	ldr	r2, [r7, #12]
 8000288:	4b0d      	ldr	r3, [pc, #52]	; (80002c0 <ADC_CommonInit+0x4c>)
 800028a:	4013      	ands	r3, r2
 800028c:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000296:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800029c:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80002a2:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002a4:	68fa      	ldr	r2, [r7, #12]
 80002a6:	4313      	orrs	r3, r2
 80002a8:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80002aa:	4a04      	ldr	r2, [pc, #16]	; (80002bc <ADC_CommonInit+0x48>)
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	6053      	str	r3, [r2, #4]
}
 80002b0:	bf00      	nop
 80002b2:	3714      	adds	r7, #20
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	40012300 	.word	0x40012300
 80002c0:	fffc30e0 	.word	0xfffc30e0

080002c4 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b083      	sub	sp, #12
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
 80002cc:	460b      	mov	r3, r1
 80002ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80002d0:	78fb      	ldrb	r3, [r7, #3]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d006      	beq.n	80002e4 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	689b      	ldr	r3, [r3, #8]
 80002da:	f043 0201 	orr.w	r2, r3, #1
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80002e2:	e005      	b.n	80002f0 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	f023 0201 	bic.w	r2, r3, #1
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	609a      	str	r2, [r3, #8]
}
 80002f0:	bf00      	nop
 80002f2:	370c      	adds	r7, #12
 80002f4:	46bd      	mov	sp, r7
 80002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fa:	4770      	bx	lr

080002fc <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b085      	sub	sp, #20
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
 8000304:	4608      	mov	r0, r1
 8000306:	4611      	mov	r1, r2
 8000308:	461a      	mov	r2, r3
 800030a:	4603      	mov	r3, r0
 800030c:	70fb      	strb	r3, [r7, #3]
 800030e:	460b      	mov	r3, r1
 8000310:	70bb      	strb	r3, [r7, #2]
 8000312:	4613      	mov	r3, r2
 8000314:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000316:	2300      	movs	r3, #0
 8000318:	60fb      	str	r3, [r7, #12]
 800031a:	2300      	movs	r3, #0
 800031c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800031e:	78fb      	ldrb	r3, [r7, #3]
 8000320:	2b09      	cmp	r3, #9
 8000322:	d923      	bls.n	800036c <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800032a:	78fb      	ldrb	r3, [r7, #3]
 800032c:	f1a3 020a 	sub.w	r2, r3, #10
 8000330:	4613      	mov	r3, r2
 8000332:	005b      	lsls	r3, r3, #1
 8000334:	4413      	add	r3, r2
 8000336:	2207      	movs	r2, #7
 8000338:	fa02 f303 	lsl.w	r3, r2, r3
 800033c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800033e:	68bb      	ldr	r3, [r7, #8]
 8000340:	43db      	mvns	r3, r3
 8000342:	68fa      	ldr	r2, [r7, #12]
 8000344:	4013      	ands	r3, r2
 8000346:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000348:	7879      	ldrb	r1, [r7, #1]
 800034a:	78fb      	ldrb	r3, [r7, #3]
 800034c:	f1a3 020a 	sub.w	r2, r3, #10
 8000350:	4613      	mov	r3, r2
 8000352:	005b      	lsls	r3, r3, #1
 8000354:	4413      	add	r3, r2
 8000356:	fa01 f303 	lsl.w	r3, r1, r3
 800035a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800035c:	68fa      	ldr	r2, [r7, #12]
 800035e:	68bb      	ldr	r3, [r7, #8]
 8000360:	4313      	orrs	r3, r2
 8000362:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	68fa      	ldr	r2, [r7, #12]
 8000368:	60da      	str	r2, [r3, #12]
 800036a:	e01e      	b.n	80003aa <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	691b      	ldr	r3, [r3, #16]
 8000370:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000372:	78fa      	ldrb	r2, [r7, #3]
 8000374:	4613      	mov	r3, r2
 8000376:	005b      	lsls	r3, r3, #1
 8000378:	4413      	add	r3, r2
 800037a:	2207      	movs	r2, #7
 800037c:	fa02 f303 	lsl.w	r3, r2, r3
 8000380:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000382:	68bb      	ldr	r3, [r7, #8]
 8000384:	43db      	mvns	r3, r3
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	4013      	ands	r3, r2
 800038a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800038c:	7879      	ldrb	r1, [r7, #1]
 800038e:	78fa      	ldrb	r2, [r7, #3]
 8000390:	4613      	mov	r3, r2
 8000392:	005b      	lsls	r3, r3, #1
 8000394:	4413      	add	r3, r2
 8000396:	fa01 f303 	lsl.w	r3, r1, r3
 800039a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800039c:	68fa      	ldr	r2, [r7, #12]
 800039e:	68bb      	ldr	r3, [r7, #8]
 80003a0:	4313      	orrs	r3, r2
 80003a2:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	68fa      	ldr	r2, [r7, #12]
 80003a8:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80003aa:	78bb      	ldrb	r3, [r7, #2]
 80003ac:	2b06      	cmp	r3, #6
 80003ae:	d821      	bhi.n	80003f4 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003b4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80003b6:	78bb      	ldrb	r3, [r7, #2]
 80003b8:	1e5a      	subs	r2, r3, #1
 80003ba:	4613      	mov	r3, r2
 80003bc:	009b      	lsls	r3, r3, #2
 80003be:	4413      	add	r3, r2
 80003c0:	221f      	movs	r2, #31
 80003c2:	fa02 f303 	lsl.w	r3, r2, r3
 80003c6:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80003c8:	68bb      	ldr	r3, [r7, #8]
 80003ca:	43db      	mvns	r3, r3
 80003cc:	68fa      	ldr	r2, [r7, #12]
 80003ce:	4013      	ands	r3, r2
 80003d0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80003d2:	78f9      	ldrb	r1, [r7, #3]
 80003d4:	78bb      	ldrb	r3, [r7, #2]
 80003d6:	1e5a      	subs	r2, r3, #1
 80003d8:	4613      	mov	r3, r2
 80003da:	009b      	lsls	r3, r3, #2
 80003dc:	4413      	add	r3, r2
 80003de:	fa01 f303 	lsl.w	r3, r1, r3
 80003e2:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80003e4:	68fa      	ldr	r2, [r7, #12]
 80003e6:	68bb      	ldr	r3, [r7, #8]
 80003e8:	4313      	orrs	r3, r2
 80003ea:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	68fa      	ldr	r2, [r7, #12]
 80003f0:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80003f2:	e047      	b.n	8000484 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80003f4:	78bb      	ldrb	r3, [r7, #2]
 80003f6:	2b0c      	cmp	r3, #12
 80003f8:	d821      	bhi.n	800043e <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003fe:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000400:	78bb      	ldrb	r3, [r7, #2]
 8000402:	1fda      	subs	r2, r3, #7
 8000404:	4613      	mov	r3, r2
 8000406:	009b      	lsls	r3, r3, #2
 8000408:	4413      	add	r3, r2
 800040a:	221f      	movs	r2, #31
 800040c:	fa02 f303 	lsl.w	r3, r2, r3
 8000410:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000412:	68bb      	ldr	r3, [r7, #8]
 8000414:	43db      	mvns	r3, r3
 8000416:	68fa      	ldr	r2, [r7, #12]
 8000418:	4013      	ands	r3, r2
 800041a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800041c:	78f9      	ldrb	r1, [r7, #3]
 800041e:	78bb      	ldrb	r3, [r7, #2]
 8000420:	1fda      	subs	r2, r3, #7
 8000422:	4613      	mov	r3, r2
 8000424:	009b      	lsls	r3, r3, #2
 8000426:	4413      	add	r3, r2
 8000428:	fa01 f303 	lsl.w	r3, r1, r3
 800042c:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800042e:	68fa      	ldr	r2, [r7, #12]
 8000430:	68bb      	ldr	r3, [r7, #8]
 8000432:	4313      	orrs	r3, r2
 8000434:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	68fa      	ldr	r2, [r7, #12]
 800043a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800043c:	e022      	b.n	8000484 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000442:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000444:	78bb      	ldrb	r3, [r7, #2]
 8000446:	f1a3 020d 	sub.w	r2, r3, #13
 800044a:	4613      	mov	r3, r2
 800044c:	009b      	lsls	r3, r3, #2
 800044e:	4413      	add	r3, r2
 8000450:	221f      	movs	r2, #31
 8000452:	fa02 f303 	lsl.w	r3, r2, r3
 8000456:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000458:	68bb      	ldr	r3, [r7, #8]
 800045a:	43db      	mvns	r3, r3
 800045c:	68fa      	ldr	r2, [r7, #12]
 800045e:	4013      	ands	r3, r2
 8000460:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000462:	78f9      	ldrb	r1, [r7, #3]
 8000464:	78bb      	ldrb	r3, [r7, #2]
 8000466:	f1a3 020d 	sub.w	r2, r3, #13
 800046a:	4613      	mov	r3, r2
 800046c:	009b      	lsls	r3, r3, #2
 800046e:	4413      	add	r3, r2
 8000470:	fa01 f303 	lsl.w	r3, r1, r3
 8000474:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000476:	68fa      	ldr	r2, [r7, #12]
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	4313      	orrs	r3, r2
 800047c:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	68fa      	ldr	r2, [r7, #12]
 8000482:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000484:	bf00      	nop
 8000486:	3714      	adds	r7, #20
 8000488:	46bd      	mov	sp, r7
 800048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048e:	4770      	bx	lr

08000490 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	689b      	ldr	r3, [r3, #8]
 800049c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	609a      	str	r2, [r3, #8]
}
 80004a4:	bf00      	nop
 80004a6:	370c      	adds	r7, #12
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr

080004b0 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b083      	sub	sp, #12
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80004bc:	78fb      	ldrb	r3, [r7, #3]
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d006      	beq.n	80004d0 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	689b      	ldr	r3, [r3, #8]
 80004c6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
  }
}
 80004ce:	e005      	b.n	80004dc <ADC_DMACmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	689b      	ldr	r3, [r3, #8]
 80004d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	609a      	str	r2, [r3, #8]
}
 80004dc:	bf00      	nop
 80004de:	370c      	adds	r7, #12
 80004e0:	46bd      	mov	sp, r7
 80004e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e6:	4770      	bx	lr

080004e8 <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80004e8:	b480      	push	{r7}
 80004ea:	b083      	sub	sp, #12
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
 80004f0:	460b      	mov	r3, r1
 80004f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80004f4:	78fb      	ldrb	r3, [r7, #3]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d006      	beq.n	8000508 <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	689b      	ldr	r3, [r3, #8]
 80004fe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
  }
}
 8000506:	e005      	b.n	8000514 <ADC_DMARequestAfterLastTransferCmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	689b      	ldr	r3, [r3, #8]
 800050c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	609a      	str	r2, [r3, #8]
}
 8000514:	bf00      	nop
 8000516:	370c      	adds	r7, #12
 8000518:	46bd      	mov	sp, r7
 800051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051e:	4770      	bx	lr

08000520 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8000520:	b480      	push	{r7}
 8000522:	b085      	sub	sp, #20
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
 8000528:	460b      	mov	r3, r1
 800052a:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 800052c:	2300      	movs	r3, #0
 800052e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8000530:	4b08      	ldr	r3, [pc, #32]	; (8000554 <DAC_SetChannel1Data+0x34>)
 8000532:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8000534:	68fa      	ldr	r2, [r7, #12]
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	4413      	add	r3, r2
 800053a:	3308      	adds	r3, #8
 800053c:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	461a      	mov	r2, r3
 8000542:	887b      	ldrh	r3, [r7, #2]
 8000544:	6013      	str	r3, [r2, #0]
}
 8000546:	bf00      	nop
 8000548:	3714      	adds	r7, #20
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop
 8000554:	40007400 	.word	0x40007400

08000558 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000558:	b480      	push	{r7}
 800055a:	b085      	sub	sp, #20
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
 8000560:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000562:	2300      	movs	r3, #0
 8000564:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800056c:	68fa      	ldr	r2, [r7, #12]
 800056e:	4b25      	ldr	r3, [pc, #148]	; (8000604 <DMA_Init+0xac>)
 8000570:	4013      	ands	r3, r2
 8000572:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	68db      	ldr	r3, [r3, #12]
 800057c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800057e:	683b      	ldr	r3, [r7, #0]
 8000580:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000582:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000584:	683b      	ldr	r3, [r7, #0]
 8000586:	699b      	ldr	r3, [r3, #24]
 8000588:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800058a:	683b      	ldr	r3, [r7, #0]
 800058c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800058e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	6a1b      	ldr	r3, [r3, #32]
 8000594:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800059a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005a0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80005a6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80005ac:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80005ae:	68fa      	ldr	r2, [r7, #12]
 80005b0:	4313      	orrs	r3, r2
 80005b2:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	68fa      	ldr	r2, [r7, #12]
 80005b8:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	695b      	ldr	r3, [r3, #20]
 80005be:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	f023 0307 	bic.w	r3, r3, #7
 80005c6:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d0:	4313      	orrs	r3, r2
 80005d2:	68fa      	ldr	r2, [r7, #12]
 80005d4:	4313      	orrs	r3, r2
 80005d6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	68fa      	ldr	r2, [r7, #12]
 80005dc:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80005de:	683b      	ldr	r3, [r7, #0]
 80005e0:	691a      	ldr	r2, [r3, #16]
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	685a      	ldr	r2, [r3, #4]
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	689a      	ldr	r2, [r3, #8]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	60da      	str	r2, [r3, #12]
}
 80005f6:	bf00      	nop
 80005f8:	3714      	adds	r7, #20
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	f01c803f 	.word	0xf01c803f

08000608 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	460b      	mov	r3, r1
 8000612:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000614:	78fb      	ldrb	r3, [r7, #3]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d006      	beq.n	8000628 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	f043 0201 	orr.w	r2, r3, #1
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000626:	e005      	b.n	8000634 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	f023 0201 	bic.w	r2, r3, #1
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	601a      	str	r2, [r3, #0]
}
 8000634:	bf00      	nop
 8000636:	370c      	adds	r7, #12
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr

08000640 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8000648:	2300      	movs	r3, #0
 800064a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f003 0301 	and.w	r3, r3, #1
 8000654:	2b00      	cmp	r3, #0
 8000656:	d002      	beq.n	800065e <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000658:	2301      	movs	r3, #1
 800065a:	73fb      	strb	r3, [r7, #15]
 800065c:	e001      	b.n	8000662 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 800065e:	2300      	movs	r3, #0
 8000660:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000662:	7bfb      	ldrb	r3, [r7, #15]
}
 8000664:	4618      	mov	r0, r3
 8000666:	3714      	adds	r7, #20
 8000668:	46bd      	mov	sp, r7
 800066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066e:	4770      	bx	lr

08000670 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000670:	b480      	push	{r7}
 8000672:	b087      	sub	sp, #28
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
 8000678:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800067a:	2300      	movs	r3, #0
 800067c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 800067e:	2300      	movs	r3, #0
 8000680:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	4a15      	ldr	r2, [pc, #84]	; (80006dc <DMA_GetFlagStatus+0x6c>)
 8000686:	4293      	cmp	r3, r2
 8000688:	d802      	bhi.n	8000690 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800068a:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <DMA_GetFlagStatus+0x70>)
 800068c:	613b      	str	r3, [r7, #16]
 800068e:	e001      	b.n	8000694 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000690:	4b14      	ldr	r3, [pc, #80]	; (80006e4 <DMA_GetFlagStatus+0x74>)
 8000692:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800069a:	2b00      	cmp	r3, #0
 800069c:	d003      	beq.n	80006a6 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800069e:	693b      	ldr	r3, [r7, #16]
 80006a0:	685b      	ldr	r3, [r3, #4]
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	e002      	b.n	80006ac <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 80006a6:	693b      	ldr	r3, [r7, #16]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80006b2:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80006b6:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 80006b8:	68fa      	ldr	r2, [r7, #12]
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	4013      	ands	r3, r2
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d002      	beq.n	80006c8 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 80006c2:	2301      	movs	r3, #1
 80006c4:	75fb      	strb	r3, [r7, #23]
 80006c6:	e001      	b.n	80006cc <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 80006c8:	2300      	movs	r3, #0
 80006ca:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 80006cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	371c      	adds	r7, #28
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	4002640f 	.word	0x4002640f
 80006e0:	40026000 	.word	0x40026000
 80006e4:	40026400 	.word	0x40026400

080006e8 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b085      	sub	sp, #20
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4a10      	ldr	r2, [pc, #64]	; (8000738 <DMA_ClearFlag+0x50>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d802      	bhi.n	8000700 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80006fa:	4b10      	ldr	r3, [pc, #64]	; (800073c <DMA_ClearFlag+0x54>)
 80006fc:	60fb      	str	r3, [r7, #12]
 80006fe:	e001      	b.n	8000704 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000700:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <DMA_ClearFlag+0x58>)
 8000702:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800070a:	2b00      	cmp	r3, #0
 800070c:	d007      	beq.n	800071e <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000714:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000718:	68fa      	ldr	r2, [r7, #12]
 800071a:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 800071c:	e006      	b.n	800072c <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000724:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000728:	68fa      	ldr	r2, [r7, #12]
 800072a:	6093      	str	r3, [r2, #8]
}
 800072c:	bf00      	nop
 800072e:	3714      	adds	r7, #20
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr
 8000738:	4002640f 	.word	0x4002640f
 800073c:	40026000 	.word	0x40026000
 8000740:	40026400 	.word	0x40026400

08000744 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000744:	b480      	push	{r7}
 8000746:	b087      	sub	sp, #28
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
 800074c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800074e:	2300      	movs	r3, #0
 8000750:	617b      	str	r3, [r7, #20]
 8000752:	2300      	movs	r3, #0
 8000754:	613b      	str	r3, [r7, #16]
 8000756:	2300      	movs	r3, #0
 8000758:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800075a:	2300      	movs	r3, #0
 800075c:	617b      	str	r3, [r7, #20]
 800075e:	e076      	b.n	800084e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000760:	2201      	movs	r2, #1
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	fa02 f303 	lsl.w	r3, r2, r3
 8000768:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	693b      	ldr	r3, [r7, #16]
 8000770:	4013      	ands	r3, r2
 8000772:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000774:	68fa      	ldr	r2, [r7, #12]
 8000776:	693b      	ldr	r3, [r7, #16]
 8000778:	429a      	cmp	r2, r3
 800077a:	d165      	bne.n	8000848 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681a      	ldr	r2, [r3, #0]
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	2103      	movs	r1, #3
 8000786:	fa01 f303 	lsl.w	r3, r1, r3
 800078a:	43db      	mvns	r3, r3
 800078c:	401a      	ands	r2, r3
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	791b      	ldrb	r3, [r3, #4]
 800079a:	4619      	mov	r1, r3
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	fa01 f303 	lsl.w	r3, r1, r3
 80007a4:	431a      	orrs	r2, r3
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	791b      	ldrb	r3, [r3, #4]
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	d003      	beq.n	80007ba <GPIO_Init+0x76>
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	791b      	ldrb	r3, [r3, #4]
 80007b6:	2b02      	cmp	r3, #2
 80007b8:	d12e      	bne.n	8000818 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	689a      	ldr	r2, [r3, #8]
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	2103      	movs	r1, #3
 80007c4:	fa01 f303 	lsl.w	r3, r1, r3
 80007c8:	43db      	mvns	r3, r3
 80007ca:	401a      	ands	r2, r3
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	689a      	ldr	r2, [r3, #8]
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	795b      	ldrb	r3, [r3, #5]
 80007d8:	4619      	mov	r1, r3
 80007da:	697b      	ldr	r3, [r7, #20]
 80007dc:	005b      	lsls	r3, r3, #1
 80007de:	fa01 f303 	lsl.w	r3, r1, r3
 80007e2:	431a      	orrs	r2, r3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	685a      	ldr	r2, [r3, #4]
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	b29b      	uxth	r3, r3
 80007f0:	4619      	mov	r1, r3
 80007f2:	2301      	movs	r3, #1
 80007f4:	408b      	lsls	r3, r1
 80007f6:	43db      	mvns	r3, r3
 80007f8:	401a      	ands	r2, r3
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	683a      	ldr	r2, [r7, #0]
 8000804:	7992      	ldrb	r2, [r2, #6]
 8000806:	4611      	mov	r1, r2
 8000808:	697a      	ldr	r2, [r7, #20]
 800080a:	b292      	uxth	r2, r2
 800080c:	fa01 f202 	lsl.w	r2, r1, r2
 8000810:	b292      	uxth	r2, r2
 8000812:	431a      	orrs	r2, r3
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	68da      	ldr	r2, [r3, #12]
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	b29b      	uxth	r3, r3
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	2103      	movs	r1, #3
 8000824:	fa01 f303 	lsl.w	r3, r1, r3
 8000828:	43db      	mvns	r3, r3
 800082a:	401a      	ands	r2, r3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	68da      	ldr	r2, [r3, #12]
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	79db      	ldrb	r3, [r3, #7]
 8000838:	4619      	mov	r1, r3
 800083a:	697b      	ldr	r3, [r7, #20]
 800083c:	005b      	lsls	r3, r3, #1
 800083e:	fa01 f303 	lsl.w	r3, r1, r3
 8000842:	431a      	orrs	r2, r3
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	3301      	adds	r3, #1
 800084c:	617b      	str	r3, [r7, #20]
 800084e:	697b      	ldr	r3, [r7, #20]
 8000850:	2b0f      	cmp	r3, #15
 8000852:	d985      	bls.n	8000760 <GPIO_Init+0x1c>
    }
  }
}
 8000854:	bf00      	nop
 8000856:	371c      	adds	r7, #28
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000860:	b480      	push	{r7}
 8000862:	b085      	sub	sp, #20
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	460b      	mov	r3, r1
 800086a:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 800086c:	2300      	movs	r3, #0
 800086e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	691a      	ldr	r2, [r3, #16]
 8000874:	887b      	ldrh	r3, [r7, #2]
 8000876:	4013      	ands	r3, r2
 8000878:	2b00      	cmp	r3, #0
 800087a:	d002      	beq.n	8000882 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 800087c:	2301      	movs	r3, #1
 800087e:	73fb      	strb	r3, [r7, #15]
 8000880:	e001      	b.n	8000886 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000882:	2300      	movs	r3, #0
 8000884:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000886:	7bfb      	ldrb	r3, [r7, #15]
}
 8000888:	4618      	mov	r0, r3
 800088a:	3714      	adds	r7, #20
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr

08000894 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000894:	b480      	push	{r7}
 8000896:	b083      	sub	sp, #12
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
 800089c:	460b      	mov	r3, r1
 800089e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	887a      	ldrh	r2, [r7, #2]
 80008a4:	831a      	strh	r2, [r3, #24]
}
 80008a6:	bf00      	nop
 80008a8:	370c      	adds	r7, #12
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr

080008b2 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80008b2:	b480      	push	{r7}
 80008b4:	b083      	sub	sp, #12
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	6078      	str	r0, [r7, #4]
 80008ba:	460b      	mov	r3, r1
 80008bc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	887a      	ldrh	r2, [r7, #2]
 80008c2:	835a      	strh	r2, [r3, #26]
}
 80008c4:	bf00      	nop
 80008c6:	370c      	adds	r7, #12
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr

080008d0 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b085      	sub	sp, #20
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	460b      	mov	r3, r1
 80008da:	807b      	strh	r3, [r7, #2]
 80008dc:	4613      	mov	r3, r2
 80008de:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80008e4:	2300      	movs	r3, #0
 80008e6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80008e8:	787a      	ldrb	r2, [r7, #1]
 80008ea:	887b      	ldrh	r3, [r7, #2]
 80008ec:	f003 0307 	and.w	r3, r3, #7
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	fa02 f303 	lsl.w	r3, r2, r3
 80008f6:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80008f8:	887b      	ldrh	r3, [r7, #2]
 80008fa:	08db      	lsrs	r3, r3, #3
 80008fc:	b29b      	uxth	r3, r3
 80008fe:	4618      	mov	r0, r3
 8000900:	887b      	ldrh	r3, [r7, #2]
 8000902:	08db      	lsrs	r3, r3, #3
 8000904:	b29b      	uxth	r3, r3
 8000906:	461a      	mov	r2, r3
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	3208      	adds	r2, #8
 800090c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000910:	887b      	ldrh	r3, [r7, #2]
 8000912:	f003 0307 	and.w	r3, r3, #7
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	210f      	movs	r1, #15
 800091a:	fa01 f303 	lsl.w	r3, r1, r3
 800091e:	43db      	mvns	r3, r3
 8000920:	ea02 0103 	and.w	r1, r2, r3
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	f100 0208 	add.w	r2, r0, #8
 800092a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800092e:	887b      	ldrh	r3, [r7, #2]
 8000930:	08db      	lsrs	r3, r3, #3
 8000932:	b29b      	uxth	r3, r3
 8000934:	461a      	mov	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	3208      	adds	r2, #8
 800093a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	4313      	orrs	r3, r2
 8000942:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000944:	887b      	ldrh	r3, [r7, #2]
 8000946:	08db      	lsrs	r3, r3, #3
 8000948:	b29b      	uxth	r3, r3
 800094a:	461a      	mov	r2, r3
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	3208      	adds	r2, #8
 8000950:	68b9      	ldr	r1, [r7, #8]
 8000952:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000956:	bf00      	nop
 8000958:	3714      	adds	r7, #20
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr
	...

08000964 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000964:	b480      	push	{r7}
 8000966:	b089      	sub	sp, #36	; 0x24
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800096c:	2300      	movs	r3, #0
 800096e:	61bb      	str	r3, [r7, #24]
 8000970:	2300      	movs	r3, #0
 8000972:	617b      	str	r3, [r7, #20]
 8000974:	2300      	movs	r3, #0
 8000976:	61fb      	str	r3, [r7, #28]
 8000978:	2302      	movs	r3, #2
 800097a:	613b      	str	r3, [r7, #16]
 800097c:	2300      	movs	r3, #0
 800097e:	60fb      	str	r3, [r7, #12]
 8000980:	2302      	movs	r3, #2
 8000982:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000984:	4b47      	ldr	r3, [pc, #284]	; (8000aa4 <RCC_GetClocksFreq+0x140>)
 8000986:	689b      	ldr	r3, [r3, #8]
 8000988:	f003 030c 	and.w	r3, r3, #12
 800098c:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800098e:	69bb      	ldr	r3, [r7, #24]
 8000990:	2b04      	cmp	r3, #4
 8000992:	d007      	beq.n	80009a4 <RCC_GetClocksFreq+0x40>
 8000994:	2b08      	cmp	r3, #8
 8000996:	d009      	beq.n	80009ac <RCC_GetClocksFreq+0x48>
 8000998:	2b00      	cmp	r3, #0
 800099a:	d13d      	bne.n	8000a18 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	4a42      	ldr	r2, [pc, #264]	; (8000aa8 <RCC_GetClocksFreq+0x144>)
 80009a0:	601a      	str	r2, [r3, #0]
      break;
 80009a2:	e03d      	b.n	8000a20 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	4a41      	ldr	r2, [pc, #260]	; (8000aac <RCC_GetClocksFreq+0x148>)
 80009a8:	601a      	str	r2, [r3, #0]
      break;
 80009aa:	e039      	b.n	8000a20 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80009ac:	4b3d      	ldr	r3, [pc, #244]	; (8000aa4 <RCC_GetClocksFreq+0x140>)
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	0d9b      	lsrs	r3, r3, #22
 80009b2:	f003 0301 	and.w	r3, r3, #1
 80009b6:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80009b8:	4b3a      	ldr	r3, [pc, #232]	; (8000aa4 <RCC_GetClocksFreq+0x140>)
 80009ba:	685b      	ldr	r3, [r3, #4]
 80009bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80009c0:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d00c      	beq.n	80009e2 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80009c8:	4a38      	ldr	r2, [pc, #224]	; (8000aac <RCC_GetClocksFreq+0x148>)
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80009d0:	4a34      	ldr	r2, [pc, #208]	; (8000aa4 <RCC_GetClocksFreq+0x140>)
 80009d2:	6852      	ldr	r2, [r2, #4]
 80009d4:	0992      	lsrs	r2, r2, #6
 80009d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80009da:	fb02 f303 	mul.w	r3, r2, r3
 80009de:	61fb      	str	r3, [r7, #28]
 80009e0:	e00b      	b.n	80009fa <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80009e2:	4a31      	ldr	r2, [pc, #196]	; (8000aa8 <RCC_GetClocksFreq+0x144>)
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ea:	4a2e      	ldr	r2, [pc, #184]	; (8000aa4 <RCC_GetClocksFreq+0x140>)
 80009ec:	6852      	ldr	r2, [r2, #4]
 80009ee:	0992      	lsrs	r2, r2, #6
 80009f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80009f4:	fb02 f303 	mul.w	r3, r2, r3
 80009f8:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80009fa:	4b2a      	ldr	r3, [pc, #168]	; (8000aa4 <RCC_GetClocksFreq+0x140>)
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	0c1b      	lsrs	r3, r3, #16
 8000a00:	f003 0303 	and.w	r3, r3, #3
 8000a04:	3301      	adds	r3, #1
 8000a06:	005b      	lsls	r3, r3, #1
 8000a08:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000a0a:	69fa      	ldr	r2, [r7, #28]
 8000a0c:	693b      	ldr	r3, [r7, #16]
 8000a0e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	601a      	str	r2, [r3, #0]
      break;
 8000a16:	e003      	b.n	8000a20 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	4a23      	ldr	r2, [pc, #140]	; (8000aa8 <RCC_GetClocksFreq+0x144>)
 8000a1c:	601a      	str	r2, [r3, #0]
      break;
 8000a1e:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000a20:	4b20      	ldr	r3, [pc, #128]	; (8000aa4 <RCC_GetClocksFreq+0x140>)
 8000a22:	689b      	ldr	r3, [r3, #8]
 8000a24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000a28:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000a2a:	69bb      	ldr	r3, [r7, #24]
 8000a2c:	091b      	lsrs	r3, r3, #4
 8000a2e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000a30:	4a1f      	ldr	r2, [pc, #124]	; (8000ab0 <RCC_GetClocksFreq+0x14c>)
 8000a32:	69bb      	ldr	r3, [r7, #24]
 8000a34:	4413      	add	r3, r2
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	40da      	lsrs	r2, r3
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000a48:	4b16      	ldr	r3, [pc, #88]	; (8000aa4 <RCC_GetClocksFreq+0x140>)
 8000a4a:	689b      	ldr	r3, [r3, #8]
 8000a4c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000a50:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000a52:	69bb      	ldr	r3, [r7, #24]
 8000a54:	0a9b      	lsrs	r3, r3, #10
 8000a56:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000a58:	4a15      	ldr	r2, [pc, #84]	; (8000ab0 <RCC_GetClocksFreq+0x14c>)
 8000a5a:	69bb      	ldr	r3, [r7, #24]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	685a      	ldr	r2, [r3, #4]
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	40da      	lsrs	r2, r3
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000a70:	4b0c      	ldr	r3, [pc, #48]	; (8000aa4 <RCC_GetClocksFreq+0x140>)
 8000a72:	689b      	ldr	r3, [r3, #8]
 8000a74:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000a78:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000a7a:	69bb      	ldr	r3, [r7, #24]
 8000a7c:	0b5b      	lsrs	r3, r3, #13
 8000a7e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000a80:	4a0b      	ldr	r2, [pc, #44]	; (8000ab0 <RCC_GetClocksFreq+0x14c>)
 8000a82:	69bb      	ldr	r3, [r7, #24]
 8000a84:	4413      	add	r3, r2
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	685a      	ldr	r2, [r3, #4]
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	40da      	lsrs	r2, r3
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	60da      	str	r2, [r3, #12]
}
 8000a98:	bf00      	nop
 8000a9a:	3724      	adds	r7, #36	; 0x24
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr
 8000aa4:	40023800 	.word	0x40023800
 8000aa8:	00f42400 	.word	0x00f42400
 8000aac:	007a1200 	.word	0x007a1200
 8000ab0:	20000000 	.word	0x20000000

08000ab4 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
 8000abc:	460b      	mov	r3, r1
 8000abe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ac0:	78fb      	ldrb	r3, [r7, #3]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d006      	beq.n	8000ad4 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000ac6:	490a      	ldr	r1, [pc, #40]	; (8000af0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000ac8:	4b09      	ldr	r3, [pc, #36]	; (8000af0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000aca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000ad2:	e006      	b.n	8000ae2 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000ad4:	4906      	ldr	r1, [pc, #24]	; (8000af0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000ad6:	4b06      	ldr	r3, [pc, #24]	; (8000af0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000ad8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	43db      	mvns	r3, r3
 8000ade:	4013      	ands	r3, r2
 8000ae0:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000ae2:	bf00      	nop
 8000ae4:	370c      	adds	r7, #12
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	40023800 	.word	0x40023800

08000af4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	460b      	mov	r3, r1
 8000afe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b00:	78fb      	ldrb	r3, [r7, #3]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d006      	beq.n	8000b14 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000b06:	490a      	ldr	r1, [pc, #40]	; (8000b30 <RCC_APB1PeriphClockCmd+0x3c>)
 8000b08:	4b09      	ldr	r3, [pc, #36]	; (8000b30 <RCC_APB1PeriphClockCmd+0x3c>)
 8000b0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000b12:	e006      	b.n	8000b22 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000b14:	4906      	ldr	r1, [pc, #24]	; (8000b30 <RCC_APB1PeriphClockCmd+0x3c>)
 8000b16:	4b06      	ldr	r3, [pc, #24]	; (8000b30 <RCC_APB1PeriphClockCmd+0x3c>)
 8000b18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	43db      	mvns	r3, r3
 8000b1e:	4013      	ands	r3, r2
 8000b20:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000b22:	bf00      	nop
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	40023800 	.word	0x40023800

08000b34 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	460b      	mov	r3, r1
 8000b3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b40:	78fb      	ldrb	r3, [r7, #3]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d006      	beq.n	8000b54 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000b46:	490a      	ldr	r1, [pc, #40]	; (8000b70 <RCC_APB2PeriphClockCmd+0x3c>)
 8000b48:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <RCC_APB2PeriphClockCmd+0x3c>)
 8000b4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000b52:	e006      	b.n	8000b62 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000b54:	4906      	ldr	r1, [pc, #24]	; (8000b70 <RCC_APB2PeriphClockCmd+0x3c>)
 8000b56:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <RCC_APB2PeriphClockCmd+0x3c>)
 8000b58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	43db      	mvns	r3, r3
 8000b5e:	4013      	ands	r3, r2
 8000b60:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000b62:	bf00      	nop
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	40023800 	.word	0x40023800

08000b74 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	460b      	mov	r3, r1
 8000b7e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	887a      	ldrh	r2, [r7, #2]
 8000b84:	819a      	strh	r2, [r3, #12]
}
 8000b86:	bf00      	nop
 8000b88:	370c      	adds	r7, #12
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000b92:	b480      	push	{r7}
 8000b94:	b085      	sub	sp, #20
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	6078      	str	r0, [r7, #4]
 8000b9a:	460b      	mov	r3, r1
 8000b9c:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	891b      	ldrh	r3, [r3, #8]
 8000ba6:	b29a      	uxth	r2, r3
 8000ba8:	887b      	ldrh	r3, [r7, #2]
 8000baa:	4013      	ands	r3, r2
 8000bac:	b29b      	uxth	r3, r3
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d002      	beq.n	8000bb8 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	73fb      	strb	r3, [r7, #15]
 8000bb6:	e001      	b.n	8000bbc <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3714      	adds	r7, #20
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
	...

08000bcc <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b085      	sub	sp, #20
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	881b      	ldrh	r3, [r3, #0]
 8000bde:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	4a29      	ldr	r2, [pc, #164]	; (8000c88 <TIM_TimeBaseInit+0xbc>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d013      	beq.n	8000c10 <TIM_TimeBaseInit+0x44>
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	4a28      	ldr	r2, [pc, #160]	; (8000c8c <TIM_TimeBaseInit+0xc0>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d00f      	beq.n	8000c10 <TIM_TimeBaseInit+0x44>
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000bf6:	d00b      	beq.n	8000c10 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	4a25      	ldr	r2, [pc, #148]	; (8000c90 <TIM_TimeBaseInit+0xc4>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d007      	beq.n	8000c10 <TIM_TimeBaseInit+0x44>
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4a24      	ldr	r2, [pc, #144]	; (8000c94 <TIM_TimeBaseInit+0xc8>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d003      	beq.n	8000c10 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	4a23      	ldr	r2, [pc, #140]	; (8000c98 <TIM_TimeBaseInit+0xcc>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d108      	bne.n	8000c22 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000c10:	89fb      	ldrh	r3, [r7, #14]
 8000c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c16:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	885a      	ldrh	r2, [r3, #2]
 8000c1c:	89fb      	ldrh	r3, [r7, #14]
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4a1d      	ldr	r2, [pc, #116]	; (8000c9c <TIM_TimeBaseInit+0xd0>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d00c      	beq.n	8000c44 <TIM_TimeBaseInit+0x78>
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4a1c      	ldr	r2, [pc, #112]	; (8000ca0 <TIM_TimeBaseInit+0xd4>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d008      	beq.n	8000c44 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000c32:	89fb      	ldrh	r3, [r7, #14]
 8000c34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000c38:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	891a      	ldrh	r2, [r3, #8]
 8000c3e:	89fb      	ldrh	r3, [r7, #14]
 8000c40:	4313      	orrs	r3, r2
 8000c42:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	89fa      	ldrh	r2, [r7, #14]
 8000c48:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	685a      	ldr	r2, [r3, #4]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	881a      	ldrh	r2, [r3, #0]
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4a0a      	ldr	r2, [pc, #40]	; (8000c88 <TIM_TimeBaseInit+0xbc>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d003      	beq.n	8000c6a <TIM_TimeBaseInit+0x9e>
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a09      	ldr	r2, [pc, #36]	; (8000c8c <TIM_TimeBaseInit+0xc0>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d104      	bne.n	8000c74 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	7a9b      	ldrb	r3, [r3, #10]
 8000c6e:	b29a      	uxth	r2, r3
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2201      	movs	r2, #1
 8000c78:	829a      	strh	r2, [r3, #20]
}
 8000c7a:	bf00      	nop
 8000c7c:	3714      	adds	r7, #20
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	40010000 	.word	0x40010000
 8000c8c:	40010400 	.word	0x40010400
 8000c90:	40000400 	.word	0x40000400
 8000c94:	40000800 	.word	0x40000800
 8000c98:	40000c00 	.word	0x40000c00
 8000c9c:	40001000 	.word	0x40001000
 8000ca0:	40001400 	.word	0x40001400

08000ca4 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	460b      	mov	r3, r1
 8000cae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000cb0:	78fb      	ldrb	r3, [r7, #3]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d008      	beq.n	8000cc8 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	881b      	ldrh	r3, [r3, #0]
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cc0:	b29a      	uxth	r2, r3
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 8000cc6:	e007      	b.n	8000cd8 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	881b      	ldrh	r3, [r3, #0]
 8000ccc:	b29b      	uxth	r3, r3
 8000cce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000cd2:	b29a      	uxth	r2, r3
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	801a      	strh	r2, [r3, #0]
}
 8000cd8:	bf00      	nop
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	460b      	mov	r3, r1
 8000cee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000cf0:	78fb      	ldrb	r3, [r7, #3]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d008      	beq.n	8000d08 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	881b      	ldrh	r3, [r3, #0]
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	f043 0301 	orr.w	r3, r3, #1
 8000d00:	b29a      	uxth	r2, r3
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000d06:	e007      	b.n	8000d18 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	881b      	ldrh	r3, [r3, #0]
 8000d0c:	b29b      	uxth	r3, r3
 8000d0e:	f023 0301 	bic.w	r3, r3, #1
 8000d12:	b29a      	uxth	r2, r3
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	801a      	strh	r2, [r3, #0]
}
 8000d18:	bf00      	nop
 8000d1a:	370c      	adds	r7, #12
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr

08000d24 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	817b      	strh	r3, [r7, #10]
 8000d32:	2300      	movs	r3, #0
 8000d34:	81fb      	strh	r3, [r7, #14]
 8000d36:	2300      	movs	r3, #0
 8000d38:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	8c1b      	ldrh	r3, [r3, #32]
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	f023 0301 	bic.w	r3, r3, #1
 8000d44:	b29a      	uxth	r2, r3
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	8c1b      	ldrh	r3, [r3, #32]
 8000d4e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	889b      	ldrh	r3, [r3, #4]
 8000d54:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	8b1b      	ldrh	r3, [r3, #24]
 8000d5a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8000d5c:	897b      	ldrh	r3, [r7, #10]
 8000d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000d62:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8000d64:	897b      	ldrh	r3, [r7, #10]
 8000d66:	f023 0303 	bic.w	r3, r3, #3
 8000d6a:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	881a      	ldrh	r2, [r3, #0]
 8000d70:	897b      	ldrh	r3, [r7, #10]
 8000d72:	4313      	orrs	r3, r2
 8000d74:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8000d76:	89fb      	ldrh	r3, [r7, #14]
 8000d78:	f023 0302 	bic.w	r3, r3, #2
 8000d7c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	899a      	ldrh	r2, [r3, #12]
 8000d82:	89fb      	ldrh	r3, [r7, #14]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	885a      	ldrh	r2, [r3, #2]
 8000d8c:	89fb      	ldrh	r3, [r7, #14]
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4a1e      	ldr	r2, [pc, #120]	; (8000e10 <TIM_OC1Init+0xec>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d003      	beq.n	8000da2 <TIM_OC1Init+0x7e>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4a1d      	ldr	r2, [pc, #116]	; (8000e14 <TIM_OC1Init+0xf0>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d123      	bne.n	8000dea <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8000da2:	89fb      	ldrh	r3, [r7, #14]
 8000da4:	f023 0308 	bic.w	r3, r3, #8
 8000da8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	89da      	ldrh	r2, [r3, #14]
 8000dae:	89fb      	ldrh	r3, [r7, #14]
 8000db0:	4313      	orrs	r3, r2
 8000db2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8000db4:	89fb      	ldrh	r3, [r7, #14]
 8000db6:	f023 0304 	bic.w	r3, r3, #4
 8000dba:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	889a      	ldrh	r2, [r3, #4]
 8000dc0:	89fb      	ldrh	r3, [r7, #14]
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8000dc6:	89bb      	ldrh	r3, [r7, #12]
 8000dc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000dcc:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8000dce:	89bb      	ldrh	r3, [r7, #12]
 8000dd0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000dd4:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	8a1a      	ldrh	r2, [r3, #16]
 8000dda:	89bb      	ldrh	r3, [r7, #12]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	8a5a      	ldrh	r2, [r3, #18]
 8000de4:	89bb      	ldrh	r3, [r7, #12]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	89ba      	ldrh	r2, [r7, #12]
 8000dee:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	897a      	ldrh	r2, [r7, #10]
 8000df4:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	689a      	ldr	r2, [r3, #8]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	89fa      	ldrh	r2, [r7, #14]
 8000e02:	841a      	strh	r2, [r3, #32]
}
 8000e04:	bf00      	nop
 8000e06:	3714      	adds	r7, #20
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	40010000 	.word	0x40010000
 8000e14:	40010400 	.word	0x40010400

08000e18 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b085      	sub	sp, #20
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000e22:	2300      	movs	r3, #0
 8000e24:	817b      	strh	r3, [r7, #10]
 8000e26:	2300      	movs	r3, #0
 8000e28:	81fb      	strh	r3, [r7, #14]
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	8c1b      	ldrh	r3, [r3, #32]
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	f023 0310 	bic.w	r3, r3, #16
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	8c1b      	ldrh	r3, [r3, #32]
 8000e42:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	889b      	ldrh	r3, [r3, #4]
 8000e48:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	8b1b      	ldrh	r3, [r3, #24]
 8000e4e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 8000e50:	897b      	ldrh	r3, [r7, #10]
 8000e52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000e56:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8000e58:	897b      	ldrh	r3, [r7, #10]
 8000e5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000e5e:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	881b      	ldrh	r3, [r3, #0]
 8000e64:	021b      	lsls	r3, r3, #8
 8000e66:	b29a      	uxth	r2, r3
 8000e68:	897b      	ldrh	r3, [r7, #10]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8000e6e:	89fb      	ldrh	r3, [r7, #14]
 8000e70:	f023 0320 	bic.w	r3, r3, #32
 8000e74:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	899b      	ldrh	r3, [r3, #12]
 8000e7a:	011b      	lsls	r3, r3, #4
 8000e7c:	b29a      	uxth	r2, r3
 8000e7e:	89fb      	ldrh	r3, [r7, #14]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	885b      	ldrh	r3, [r3, #2]
 8000e88:	011b      	lsls	r3, r3, #4
 8000e8a:	b29a      	uxth	r2, r3
 8000e8c:	89fb      	ldrh	r3, [r7, #14]
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4a22      	ldr	r2, [pc, #136]	; (8000f20 <TIM_OC2Init+0x108>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d003      	beq.n	8000ea2 <TIM_OC2Init+0x8a>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	4a21      	ldr	r2, [pc, #132]	; (8000f24 <TIM_OC2Init+0x10c>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d12b      	bne.n	8000efa <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8000ea2:	89fb      	ldrh	r3, [r7, #14]
 8000ea4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000ea8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	89db      	ldrh	r3, [r3, #14]
 8000eae:	011b      	lsls	r3, r3, #4
 8000eb0:	b29a      	uxth	r2, r3
 8000eb2:	89fb      	ldrh	r3, [r7, #14]
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8000eb8:	89fb      	ldrh	r3, [r7, #14]
 8000eba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000ebe:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	889b      	ldrh	r3, [r3, #4]
 8000ec4:	011b      	lsls	r3, r3, #4
 8000ec6:	b29a      	uxth	r2, r3
 8000ec8:	89fb      	ldrh	r3, [r7, #14]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 8000ece:	89bb      	ldrh	r3, [r7, #12]
 8000ed0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000ed4:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8000ed6:	89bb      	ldrh	r3, [r7, #12]
 8000ed8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000edc:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	8a1b      	ldrh	r3, [r3, #16]
 8000ee2:	009b      	lsls	r3, r3, #2
 8000ee4:	b29a      	uxth	r2, r3
 8000ee6:	89bb      	ldrh	r3, [r7, #12]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	8a5b      	ldrh	r3, [r3, #18]
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	b29a      	uxth	r2, r3
 8000ef4:	89bb      	ldrh	r3, [r7, #12]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	89ba      	ldrh	r2, [r7, #12]
 8000efe:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	897a      	ldrh	r2, [r7, #10]
 8000f04:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	689a      	ldr	r2, [r3, #8]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	89fa      	ldrh	r2, [r7, #14]
 8000f12:	841a      	strh	r2, [r3, #32]
}
 8000f14:	bf00      	nop
 8000f16:	3714      	adds	r7, #20
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	40010000 	.word	0x40010000
 8000f24:	40010400 	.word	0x40010400

08000f28 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	460b      	mov	r3, r1
 8000f32:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000f34:	2300      	movs	r3, #0
 8000f36:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	8b1b      	ldrh	r3, [r3, #24]
 8000f3c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8000f3e:	89fb      	ldrh	r3, [r7, #14]
 8000f40:	f023 0308 	bic.w	r3, r3, #8
 8000f44:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8000f46:	89fa      	ldrh	r2, [r7, #14]
 8000f48:	887b      	ldrh	r3, [r7, #2]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	89fa      	ldrh	r2, [r7, #14]
 8000f52:	831a      	strh	r2, [r3, #24]
}
 8000f54:	bf00      	nop
 8000f56:	3714      	adds	r7, #20
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b085      	sub	sp, #20
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	460b      	mov	r3, r1
 8000f6a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	8b1b      	ldrh	r3, [r3, #24]
 8000f74:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8000f76:	89fb      	ldrh	r3, [r7, #14]
 8000f78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f7c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8000f7e:	887b      	ldrh	r3, [r7, #2]
 8000f80:	021b      	lsls	r3, r3, #8
 8000f82:	b29a      	uxth	r2, r3
 8000f84:	89fb      	ldrh	r3, [r7, #14]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	89fa      	ldrh	r2, [r7, #14]
 8000f8e:	831a      	strh	r2, [r3, #24]
}
 8000f90:	bf00      	nop
 8000f92:	3714      	adds	r7, #20
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08a      	sub	sp, #40	; 0x28
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	627b      	str	r3, [r7, #36]	; 0x24
 8000faa:	2300      	movs	r3, #0
 8000fac:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	8a1b      	ldrh	r3, [r3, #16]
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000fc4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	88db      	ldrh	r3, [r3, #6]
 8000fca:	461a      	mov	r2, r3
 8000fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd4:	b29a      	uxth	r2, r3
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	899b      	ldrh	r3, [r3, #12]
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe4:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000fe8:	f023 030c 	bic.w	r3, r3, #12
 8000fec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	889a      	ldrh	r2, [r3, #4]
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	891b      	ldrh	r3, [r3, #8]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ffe:	4313      	orrs	r3, r2
 8001000:	b29b      	uxth	r3, r3
 8001002:	461a      	mov	r2, r3
 8001004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001006:	4313      	orrs	r3, r2
 8001008:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800100a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800100c:	b29a      	uxth	r2, r3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	8a9b      	ldrh	r3, [r3, #20]
 8001016:	b29b      	uxth	r3, r3
 8001018:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800101a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800101c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001020:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	899b      	ldrh	r3, [r3, #12]
 8001026:	461a      	mov	r2, r3
 8001028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800102a:	4313      	orrs	r3, r2
 800102c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800102e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001030:	b29a      	uxth	r2, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001036:	f107 0308 	add.w	r3, r7, #8
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff fc92 	bl	8000964 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4a30      	ldr	r2, [pc, #192]	; (8001104 <USART_Init+0x168>)
 8001044:	4293      	cmp	r3, r2
 8001046:	d003      	beq.n	8001050 <USART_Init+0xb4>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4a2f      	ldr	r2, [pc, #188]	; (8001108 <USART_Init+0x16c>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d102      	bne.n	8001056 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	623b      	str	r3, [r7, #32]
 8001054:	e001      	b.n	800105a <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	899b      	ldrh	r3, [r3, #12]
 800105e:	b29b      	uxth	r3, r3
 8001060:	b21b      	sxth	r3, r3
 8001062:	2b00      	cmp	r3, #0
 8001064:	da0c      	bge.n	8001080 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001066:	6a3a      	ldr	r2, [r7, #32]
 8001068:	4613      	mov	r3, r2
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	4413      	add	r3, r2
 800106e:	009a      	lsls	r2, r3, #2
 8001070:	441a      	add	r2, r3
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	fbb2 f3f3 	udiv	r3, r2, r3
 800107c:	61fb      	str	r3, [r7, #28]
 800107e:	e00b      	b.n	8001098 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001080:	6a3a      	ldr	r2, [r7, #32]
 8001082:	4613      	mov	r3, r2
 8001084:	009b      	lsls	r3, r3, #2
 8001086:	4413      	add	r3, r2
 8001088:	009a      	lsls	r2, r3, #2
 800108a:	441a      	add	r2, r3
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	fbb2 f3f3 	udiv	r3, r2, r3
 8001096:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	4a1c      	ldr	r2, [pc, #112]	; (800110c <USART_Init+0x170>)
 800109c:	fba2 2303 	umull	r2, r3, r2, r3
 80010a0:	095b      	lsrs	r3, r3, #5
 80010a2:	011b      	lsls	r3, r3, #4
 80010a4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80010a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a8:	091b      	lsrs	r3, r3, #4
 80010aa:	2264      	movs	r2, #100	; 0x64
 80010ac:	fb02 f303 	mul.w	r3, r2, r3
 80010b0:	69fa      	ldr	r2, [r7, #28]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	899b      	ldrh	r3, [r3, #12]
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	b21b      	sxth	r3, r3
 80010be:	2b00      	cmp	r3, #0
 80010c0:	da0c      	bge.n	80010dc <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80010c2:	69bb      	ldr	r3, [r7, #24]
 80010c4:	00db      	lsls	r3, r3, #3
 80010c6:	3332      	adds	r3, #50	; 0x32
 80010c8:	4a10      	ldr	r2, [pc, #64]	; (800110c <USART_Init+0x170>)
 80010ca:	fba2 2303 	umull	r2, r3, r2, r3
 80010ce:	095b      	lsrs	r3, r3, #5
 80010d0:	f003 0307 	and.w	r3, r3, #7
 80010d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010d6:	4313      	orrs	r3, r2
 80010d8:	627b      	str	r3, [r7, #36]	; 0x24
 80010da:	e00b      	b.n	80010f4 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80010dc:	69bb      	ldr	r3, [r7, #24]
 80010de:	011b      	lsls	r3, r3, #4
 80010e0:	3332      	adds	r3, #50	; 0x32
 80010e2:	4a0a      	ldr	r2, [pc, #40]	; (800110c <USART_Init+0x170>)
 80010e4:	fba2 2303 	umull	r2, r3, r2, r3
 80010e8:	095b      	lsrs	r3, r3, #5
 80010ea:	f003 030f 	and.w	r3, r3, #15
 80010ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010f0:	4313      	orrs	r3, r2
 80010f2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80010f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f6:	b29a      	uxth	r2, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	811a      	strh	r2, [r3, #8]
}
 80010fc:	bf00      	nop
 80010fe:	3728      	adds	r7, #40	; 0x28
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40011000 	.word	0x40011000
 8001108:	40011400 	.word	0x40011400
 800110c:	51eb851f 	.word	0x51eb851f

08001110 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	460b      	mov	r3, r1
 800111a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800111c:	78fb      	ldrb	r3, [r7, #3]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d008      	beq.n	8001134 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	899b      	ldrh	r3, [r3, #12]
 8001126:	b29b      	uxth	r3, r3
 8001128:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800112c:	b29a      	uxth	r2, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8001132:	e007      	b.n	8001144 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	899b      	ldrh	r3, [r3, #12]
 8001138:	b29b      	uxth	r3, r3
 800113a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800113e:	b29a      	uxth	r2, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	819a      	strh	r2, [r3, #12]
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800115c:	887b      	ldrh	r3, [r7, #2]
 800115e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001162:	b29a      	uxth	r2, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	809a      	strh	r2, [r3, #4]
}
 8001168:	bf00      	nop
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	889b      	ldrh	r3, [r3, #4]
 8001180:	b29b      	uxth	r3, r3
 8001182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001186:	b29b      	uxth	r3, r3
}
 8001188:	4618      	mov	r0, r3
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001194:	b480      	push	{r7}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80011a0:	2300      	movs	r3, #0
 80011a2:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	881b      	ldrh	r3, [r3, #0]
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	887b      	ldrh	r3, [r7, #2]
 80011ac:	4013      	ands	r3, r2
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d002      	beq.n	80011ba <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80011b4:	2301      	movs	r3, #1
 80011b6:	73fb      	strb	r3, [r7, #15]
 80011b8:	e001      	b.n	80011be <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80011ba:	2300      	movs	r3, #0
 80011bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011be:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3714      	adds	r7, #20
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80011d0:	4b38      	ldr	r3, [pc, #224]	; (80012b4 <Audio_MAL_IRQHandler+0xe8>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	4b38      	ldr	r3, [pc, #224]	; (80012b8 <Audio_MAL_IRQHandler+0xec>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4619      	mov	r1, r3
 80011da:	4610      	mov	r0, r2
 80011dc:	f7ff fa48 	bl	8000670 <DMA_GetFlagStatus>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d064      	beq.n	80012b0 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80011e6:	4b35      	ldr	r3, [pc, #212]	; (80012bc <Audio_MAL_IRQHandler+0xf0>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d04c      	beq.n	8001288 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80011ee:	bf00      	nop
 80011f0:	4b30      	ldr	r3, [pc, #192]	; (80012b4 <Audio_MAL_IRQHandler+0xe8>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff fa23 	bl	8000640 <DMA_GetCmdStatus>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d1f7      	bne.n	80011f0 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8001200:	4b2c      	ldr	r3, [pc, #176]	; (80012b4 <Audio_MAL_IRQHandler+0xe8>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	4b2c      	ldr	r3, [pc, #176]	; (80012b8 <Audio_MAL_IRQHandler+0xec>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4619      	mov	r1, r3
 800120a:	4610      	mov	r0, r2
 800120c:	f7ff fa6c 	bl	80006e8 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8001210:	4b2b      	ldr	r3, [pc, #172]	; (80012c0 <Audio_MAL_IRQHandler+0xf4>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	461a      	mov	r2, r3
 8001216:	4b2b      	ldr	r3, [pc, #172]	; (80012c4 <Audio_MAL_IRQHandler+0xf8>)
 8001218:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 800121a:	4b28      	ldr	r3, [pc, #160]	; (80012bc <Audio_MAL_IRQHandler+0xf0>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001222:	4293      	cmp	r3, r2
 8001224:	bf28      	it	cs
 8001226:	4613      	movcs	r3, r2
 8001228:	4a26      	ldr	r2, [pc, #152]	; (80012c4 <Audio_MAL_IRQHandler+0xf8>)
 800122a:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 800122c:	4b21      	ldr	r3, [pc, #132]	; (80012b4 <Audio_MAL_IRQHandler+0xe8>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4924      	ldr	r1, [pc, #144]	; (80012c4 <Audio_MAL_IRQHandler+0xf8>)
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff f990 	bl	8000558 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8001238:	4b1e      	ldr	r3, [pc, #120]	; (80012b4 <Audio_MAL_IRQHandler+0xe8>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	2101      	movs	r1, #1
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff f9e2 	bl	8000608 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8001244:	4b1e      	ldr	r3, [pc, #120]	; (80012c0 <Audio_MAL_IRQHandler+0xf4>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	4b1c      	ldr	r3, [pc, #112]	; (80012bc <Audio_MAL_IRQHandler+0xf0>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001250:	d203      	bcs.n	800125a <Audio_MAL_IRQHandler+0x8e>
 8001252:	4b1a      	ldr	r3, [pc, #104]	; (80012bc <Audio_MAL_IRQHandler+0xf0>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	e000      	b.n	800125c <Audio_MAL_IRQHandler+0x90>
 800125a:	4b1b      	ldr	r3, [pc, #108]	; (80012c8 <Audio_MAL_IRQHandler+0xfc>)
 800125c:	4413      	add	r3, r2
 800125e:	4a18      	ldr	r2, [pc, #96]	; (80012c0 <Audio_MAL_IRQHandler+0xf4>)
 8001260:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8001262:	4b16      	ldr	r3, [pc, #88]	; (80012bc <Audio_MAL_IRQHandler+0xf0>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	4b15      	ldr	r3, [pc, #84]	; (80012bc <Audio_MAL_IRQHandler+0xf0>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800126e:	428b      	cmp	r3, r1
 8001270:	bf28      	it	cs
 8001272:	460b      	movcs	r3, r1
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	4a11      	ldr	r2, [pc, #68]	; (80012bc <Audio_MAL_IRQHandler+0xf0>)
 8001278:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 800127a:	4b0e      	ldr	r3, [pc, #56]	; (80012b4 <Audio_MAL_IRQHandler+0xe8>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	2101      	movs	r1, #1
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff f9c1 	bl	8000608 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8001286:	e013      	b.n	80012b0 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8001288:	4b0a      	ldr	r3, [pc, #40]	; (80012b4 <Audio_MAL_IRQHandler+0xe8>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2100      	movs	r1, #0
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff f9ba 	bl	8000608 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8001294:	4b07      	ldr	r3, [pc, #28]	; (80012b4 <Audio_MAL_IRQHandler+0xe8>)
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	4b07      	ldr	r3, [pc, #28]	; (80012b8 <Audio_MAL_IRQHandler+0xec>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4619      	mov	r1, r3
 800129e:	4610      	mov	r0, r2
 80012a0:	f7ff fa22 	bl	80006e8 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 80012a4:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <Audio_MAL_IRQHandler+0xf4>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2100      	movs	r1, #0
 80012aa:	4618      	mov	r0, r3
 80012ac:	f000 fb9c 	bl	80019e8 <EVAL_AUDIO_TransferComplete_CallBack>
}
 80012b0:	bf00      	nop
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000018 	.word	0x20000018
 80012b8:	2000001c 	.word	0x2000001c
 80012bc:	20000010 	.word	0x20000010
 80012c0:	20000054 	.word	0x20000054
 80012c4:	20000094 	.word	0x20000094
 80012c8:	0001fffe 	.word	0x0001fffe

080012cc <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80012d0:	f7ff ff7c 	bl	80011cc <Audio_MAL_IRQHandler>
}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80012dc:	f7ff ff76 	bl	80011cc <Audio_MAL_IRQHandler>
}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80012e8:	2102      	movs	r1, #2
 80012ea:	480d      	ldr	r0, [pc, #52]	; (8001320 <SPI3_IRQHandler+0x3c>)
 80012ec:	f7ff fc51 	bl	8000b92 <SPI_I2S_GetFlagStatus>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d011      	beq.n	800131a <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80012f6:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <SPI3_IRQHandler+0x40>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	d106      	bne.n	800130c <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80012fe:	f000 fb7e 	bl	80019fe <EVAL_AUDIO_GetSampleCallBack>
 8001302:	4603      	mov	r3, r0
 8001304:	4619      	mov	r1, r3
 8001306:	2004      	movs	r0, #4
 8001308:	f7ff f90a 	bl	8000520 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 800130c:	f000 fb77 	bl	80019fe <EVAL_AUDIO_GetSampleCallBack>
 8001310:	4603      	mov	r3, r0
 8001312:	4619      	mov	r1, r3
 8001314:	4802      	ldr	r0, [pc, #8]	; (8001320 <SPI3_IRQHandler+0x3c>)
 8001316:	f7ff fc2d 	bl	8000b74 <SPI_I2S_SendData>
  }
}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40003c00 	.word	0x40003c00
 8001324:	20000014 	.word	0x20000014

08001328 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0

  /* Enable clocks */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 800132c:	2101      	movs	r1, #1
 800132e:	2001      	movs	r0, #1
 8001330:	f7ff fbc0 	bl	8000ab4 <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD,ENABLE);
 8001334:	2101      	movs	r1, #1
 8001336:	2008      	movs	r0, #8
 8001338:	f7ff fbbc 	bl	8000ab4 <RCC_AHB1PeriphClockCmd>
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE,ENABLE);
 800133c:	2101      	movs	r1, #1
 800133e:	2010      	movs	r0, #16
 8001340:	f7ff fbb8 	bl	8000ab4 <RCC_AHB1PeriphClockCmd>


  /* Ustawienie ledw, przyciskw itp*/
  Ustawianie();
 8001344:	f000 fa80 	bl	8001848 <Ustawianie>

  /* Ustawienie pinow pod silniki*/
  UstawienieSilnikow();
 8001348:	f000 faae 	bl	80018a8 <UstawienieSilnikow>

  /* Ustawienie timerw pod PWM , pod prdkoc obrotow silnikow*/
  UstawieniePWM();
 800134c:	f000 fa00 	bl	8001750 <UstawieniePWM>

  /* Transmisja USART2 */
  UstawienieUSART1();
 8001350:	f000 f882 	bl	8001458 <UstawienieUSART1>

  //ustawienie adc
  UstawienieADC3();
 8001354:	f000 f8ee 	bl	8001534 <UstawienieADC3>

  /* Infinite loop */
  while (1)
  {

	OdpowiedzUART();
 8001358:	f000 f8c2 	bl	80014e0 <OdpowiedzUART>

	if(GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_0) == 1)
 800135c:	2101      	movs	r1, #1
 800135e:	482c      	ldr	r0, [pc, #176]	; (8001410 <main+0xe8>)
 8001360:	f7ff fa7e 	bl	8000860 <GPIO_ReadInputDataBit>
 8001364:	4603      	mov	r3, r0
 8001366:	2b01      	cmp	r3, #1
 8001368:	d144      	bne.n	80013f4 <main+0xcc>
	{
		GPIO_SetBits(GPIOD, GPIO_Pin_12);
 800136a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800136e:	4829      	ldr	r0, [pc, #164]	; (8001414 <main+0xec>)
 8001370:	f7ff fa90 	bl	8000894 <GPIO_SetBits>
		GPIO_ResetBits(GPIOD, GPIO_Pin_14);
 8001374:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001378:	4826      	ldr	r0, [pc, #152]	; (8001414 <main+0xec>)
 800137a:	f7ff fa9a 	bl	80008b2 <GPIO_ResetBits>
		//ZapalDiode1();




		if(sendFlag == 0)
 800137e:	4b26      	ldr	r3, [pc, #152]	; (8001418 <main+0xf0>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1e8      	bne.n	8001358 <main+0x30>
		{
			//USART_SendData(USART1, "d");
			//Send_Byte("d");
			//Wyslij_zdanie(MESSAGE,4);

			ObslugaCzujkaOdleglosci(); // wysyla jaka odleglosc  - w przyszlosci sprawdzanie odleglosci i zatrzymanie robota
 8001386:	f000 f961 	bl	800164c <ObslugaCzujkaOdleglosci>


			sendFlag = 1;// flaga do sprawdzania czy przycisk wcisniety raz  i nie przytrzymywany
 800138a:	4b23      	ldr	r3, [pc, #140]	; (8001418 <main+0xf0>)
 800138c:	2201      	movs	r2, #1
 800138e:	701a      	strb	r2, [r3, #0]


			if(silniki_testy == 0)
 8001390:	4b22      	ldr	r3, [pc, #136]	; (800141c <main+0xf4>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d105      	bne.n	80013a4 <main+0x7c>
			{
				Silniki_Przod();
 8001398:	f000 faa4 	bl	80018e4 <Silniki_Przod>
				silniki_testy = 1;
 800139c:	4b1f      	ldr	r3, [pc, #124]	; (800141c <main+0xf4>)
 800139e:	2201      	movs	r2, #1
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	e7d9      	b.n	8001358 <main+0x30>
			}
			else if(silniki_testy == 1)
 80013a4:	4b1d      	ldr	r3, [pc, #116]	; (800141c <main+0xf4>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d105      	bne.n	80013b8 <main+0x90>
			{
				Silniki_Tyl();
 80013ac:	f000 face 	bl	800194c <Silniki_Tyl>
				silniki_testy = 2;
 80013b0:	4b1a      	ldr	r3, [pc, #104]	; (800141c <main+0xf4>)
 80013b2:	2202      	movs	r2, #2
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	e7cf      	b.n	8001358 <main+0x30>
			}
			else if(silniki_testy == 2)
 80013b8:	4b18      	ldr	r3, [pc, #96]	; (800141c <main+0xf4>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d105      	bne.n	80013cc <main+0xa4>
			{
				Silniki_Stop();
 80013c0:	f000 faaa 	bl	8001918 <Silniki_Stop>
				silniki_testy = 3;
 80013c4:	4b15      	ldr	r3, [pc, #84]	; (800141c <main+0xf4>)
 80013c6:	2203      	movs	r2, #3
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	e7c5      	b.n	8001358 <main+0x30>
			}
			else if(silniki_testy == 3)
 80013cc:	4b13      	ldr	r3, [pc, #76]	; (800141c <main+0xf4>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b03      	cmp	r3, #3
 80013d2:	d105      	bne.n	80013e0 <main+0xb8>
			{
				Silniki_Lewo();
 80013d4:	f000 fad4 	bl	8001980 <Silniki_Lewo>
				silniki_testy = 4;
 80013d8:	4b10      	ldr	r3, [pc, #64]	; (800141c <main+0xf4>)
 80013da:	2204      	movs	r2, #4
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	e7bb      	b.n	8001358 <main+0x30>
			}
			else if(silniki_testy == 4)
 80013e0:	4b0e      	ldr	r3, [pc, #56]	; (800141c <main+0xf4>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b04      	cmp	r3, #4
 80013e6:	d1b7      	bne.n	8001358 <main+0x30>
			{
				Silniki_Prawo();
 80013e8:	f000 fae4 	bl	80019b4 <Silniki_Prawo>
				silniki_testy = 0;
 80013ec:	4b0b      	ldr	r3, [pc, #44]	; (800141c <main+0xf4>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	e7b1      	b.n	8001358 <main+0x30>
		}

	}
	else
	{
			GPIO_ResetBits(GPIOD, GPIO_Pin_12);
 80013f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013f8:	4806      	ldr	r0, [pc, #24]	; (8001414 <main+0xec>)
 80013fa:	f7ff fa5a 	bl	80008b2 <GPIO_ResetBits>
			GPIO_SetBits(GPIOD, GPIO_Pin_14);
 80013fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001402:	4804      	ldr	r0, [pc, #16]	; (8001414 <main+0xec>)
 8001404:	f7ff fa46 	bl	8000894 <GPIO_SetBits>
			//ZgasDiode1();


			sendFlag=0; // flaga do sprawdzania czy przycisk wcisniety raz  i nie przytrzymywany
 8001408:	4b03      	ldr	r3, [pc, #12]	; (8001418 <main+0xf0>)
 800140a:	2200      	movs	r2, #0
 800140c:	701a      	strb	r2, [r3, #0]
	OdpowiedzUART();
 800140e:	e7a3      	b.n	8001358 <main+0x30>
 8001410:	40020000 	.word	0x40020000
 8001414:	40020c00 	.word	0x40020c00
 8001418:	20000044 	.word	0x20000044
 800141c:	20000050 	.word	0x20000050

08001420 <UstawieniePIN>:

/*
 * Ustawiamy podstawowe parametry dla wybranego Pina
 */
__INLINE void UstawieniePIN(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIOMode_TypeDef mode)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	807b      	strh	r3, [r7, #2]
 800142c:	4613      	mov	r3, r2
 800142e:	707b      	strb	r3, [r7, #1]

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin;
 8001430:	887b      	ldrh	r3, [r7, #2]
 8001432:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.GPIO_Mode = mode; //  Moze byc IN, OUT , AF- alternative function, AN - analog in/out
 8001434:	787b      	ldrb	r3, [r7, #1]
 8001436:	733b      	strb	r3, [r7, #12]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //Ensure output is push-pull(PP) vs open drain(OD)
 8001438:	2300      	movs	r3, #0
 800143a:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL; //No internal pullup resistors required
 800143c:	2300      	movs	r3, #0
 800143e:	73fb      	strb	r3, [r7, #15]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; // sa 3 lvl do wyboru albo mozna po GPIO_Speed_50MHz;
 8001440:	2302      	movs	r3, #2
 8001442:	737b      	strb	r3, [r7, #13]
	GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001444:	f107 0308 	add.w	r3, r7, #8
 8001448:	4619      	mov	r1, r3
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7ff f97a 	bl	8000744 <GPIO_Init>
}
 8001450:	bf00      	nop
 8001452:	3710      	adds	r7, #16
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <UstawienieUSART1>:
/*
 * U
 */
__INLINE void UstawienieUSART1()
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b086      	sub	sp, #24
 800145c:	af00      	add	r7, sp, #0
	/* --------------------------- System Clocks Configuration -----------------*/
	  /* USART1 clock enable */
	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 800145e:	2101      	movs	r1, #1
 8001460:	2010      	movs	r0, #16
 8001462:	f7ff fb67 	bl	8000b34 <RCC_APB2PeriphClockCmd>
	  /* GPIOB clock enable */
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8001466:	2101      	movs	r1, #1
 8001468:	2002      	movs	r0, #2
 800146a:	f7ff fb23 	bl	8000ab4 <RCC_AHB1PeriphClockCmd>

	  /**************************************************************************************/

	  GPIO_InitTypeDef GPIO_InitStructure;
	  /*-------------------------- GPIO Configuration ----------------------------*/
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 800146e:	23c0      	movs	r3, #192	; 0xc0
 8001470:	613b      	str	r3, [r7, #16]
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001472:	2302      	movs	r3, #2
 8001474:	753b      	strb	r3, [r7, #20]
	  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001476:	2300      	movs	r3, #0
 8001478:	75bb      	strb	r3, [r7, #22]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	75fb      	strb	r3, [r7, #23]
	  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800147e:	2302      	movs	r3, #2
 8001480:	757b      	strb	r3, [r7, #21]
	  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001482:	f107 0310 	add.w	r3, r7, #16
 8001486:	4619      	mov	r1, r3
 8001488:	4813      	ldr	r0, [pc, #76]	; (80014d8 <UstawienieUSART1+0x80>)
 800148a:	f7ff f95b 	bl	8000744 <GPIO_Init>
	  /* Connect USART pins to AF */
	  GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_USART1); // USART1_TX
 800148e:	2207      	movs	r2, #7
 8001490:	2106      	movs	r1, #6
 8001492:	4811      	ldr	r0, [pc, #68]	; (80014d8 <UstawienieUSART1+0x80>)
 8001494:	f7ff fa1c 	bl	80008d0 <GPIO_PinAFConfig>
	  GPIO_PinAFConfig(GPIOB, GPIO_PinSource7, GPIO_AF_USART1); // USART1_RX
 8001498:	2207      	movs	r2, #7
 800149a:	2107      	movs	r1, #7
 800149c:	480e      	ldr	r0, [pc, #56]	; (80014d8 <UstawienieUSART1+0x80>)
 800149e:	f7ff fa17 	bl	80008d0 <GPIO_PinAFConfig>
	  - One Stop Bit
	  - No parity
	  - Hardware flow control disabled (RTS and CTS signals)
	  - Receive and transmit enabled
	  */
	  USART_InitStructure.USART_BaudRate = 9600;
 80014a2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80014a6:	603b      	str	r3, [r7, #0]
	  USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80014a8:	2300      	movs	r3, #0
 80014aa:	80bb      	strh	r3, [r7, #4]
	  USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80014ac:	2300      	movs	r3, #0
 80014ae:	80fb      	strh	r3, [r7, #6]
	  USART_InitStructure.USART_Parity = USART_Parity_No;
 80014b0:	2300      	movs	r3, #0
 80014b2:	813b      	strh	r3, [r7, #8]
	  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80014b4:	2300      	movs	r3, #0
 80014b6:	81bb      	strh	r3, [r7, #12]
	  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80014b8:	230c      	movs	r3, #12
 80014ba:	817b      	strh	r3, [r7, #10]
	  USART_Init(USART1, &USART_InitStructure);
 80014bc:	463b      	mov	r3, r7
 80014be:	4619      	mov	r1, r3
 80014c0:	4806      	ldr	r0, [pc, #24]	; (80014dc <UstawienieUSART1+0x84>)
 80014c2:	f7ff fd6b 	bl	8000f9c <USART_Init>
	  USART_Cmd(USART1, ENABLE);
 80014c6:	2101      	movs	r1, #1
 80014c8:	4804      	ldr	r0, [pc, #16]	; (80014dc <UstawienieUSART1+0x84>)
 80014ca:	f7ff fe21 	bl	8001110 <USART_Cmd>

}
 80014ce:	bf00      	nop
 80014d0:	3718      	adds	r7, #24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40020400 	.word	0x40020400
 80014dc:	40011000 	.word	0x40011000

080014e0 <OdpowiedzUART>:
void OdpowiedzUART()
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
	if(USART_GetFlagStatus(USART1,USART_FLAG_RXNE))
 80014e6:	2120      	movs	r1, #32
 80014e8:	4810      	ldr	r0, [pc, #64]	; (800152c <OdpowiedzUART+0x4c>)
 80014ea:	f7ff fe53 	bl	8001194 <USART_GetFlagStatus>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d017      	beq.n	8001524 <OdpowiedzUART+0x44>
	{
		char c = USART_ReceiveData(USART1);
 80014f4:	480d      	ldr	r0, [pc, #52]	; (800152c <OdpowiedzUART+0x4c>)
 80014f6:	f7ff fe3d 	bl	8001174 <USART_ReceiveData>
 80014fa:	4603      	mov	r3, r0
 80014fc:	71fb      	strb	r3, [r7, #7]
	    USART_SendData(USART1,c );
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	b29b      	uxth	r3, r3
 8001502:	4619      	mov	r1, r3
 8001504:	4809      	ldr	r0, [pc, #36]	; (800152c <OdpowiedzUART+0x4c>)
 8001506:	f7ff fe23 	bl	8001150 <USART_SendData>
	    GPIO_SetBits(GPIOB, GPIO_Pin_10);
 800150a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800150e:	4808      	ldr	r0, [pc, #32]	; (8001530 <OdpowiedzUART+0x50>)
 8001510:	f7ff f9c0 	bl	8000894 <GPIO_SetBits>
	    if(c == 'g')
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	2b67      	cmp	r3, #103	; 0x67
 8001518:	d104      	bne.n	8001524 <OdpowiedzUART+0x44>
	    {
	    	GPIO_SetBits(GPIOB, GPIO_Pin_11);
 800151a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800151e:	4804      	ldr	r0, [pc, #16]	; (8001530 <OdpowiedzUART+0x50>)
 8001520:	f7ff f9b8 	bl	8000894 <GPIO_SetBits>
	    }


    }
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	40011000 	.word	0x40011000
 8001530:	40020400 	.word	0x40020400

08001534 <UstawienieADC3>:
void UstawienieADC3()
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b09c      	sub	sp, #112	; 0x70
 8001538:	af00      	add	r7, sp, #0
	  ADC_CommonInitTypeDef ADC_CommonInitStructure;
	  DMA_InitTypeDef       DMA_InitStructure;
	  GPIO_InitTypeDef      GPIO_InitStructure;

	  /* Enable ADC3, DMA2 and GPIO clocks ****************************************/
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2 | RCC_AHB1Periph_GPIOC, ENABLE);
 800153a:	2101      	movs	r1, #1
 800153c:	483d      	ldr	r0, [pc, #244]	; (8001634 <UstawienieADC3+0x100>)
 800153e:	f7ff fab9 	bl	8000ab4 <RCC_AHB1PeriphClockCmd>
	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC3, ENABLE);
 8001542:	2101      	movs	r1, #1
 8001544:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001548:	f7ff faf4 	bl	8000b34 <RCC_APB2PeriphClockCmd>

	  /* DMA2 Stream0 channel0 configuration **************************************/
	  DMA_InitStructure.DMA_Channel = DMA_Channel_2;
 800154c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001550:	60fb      	str	r3, [r7, #12]
	  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)ADC3_DR_ADDRESS;
 8001552:	4b39      	ldr	r3, [pc, #228]	; (8001638 <UstawienieADC3+0x104>)
 8001554:	613b      	str	r3, [r7, #16]
	  DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC3ConvertedValue;
 8001556:	4b39      	ldr	r3, [pc, #228]	; (800163c <UstawienieADC3+0x108>)
 8001558:	617b      	str	r3, [r7, #20]
	  DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 800155a:	2300      	movs	r3, #0
 800155c:	61bb      	str	r3, [r7, #24]
	  DMA_InitStructure.DMA_BufferSize = 1;
 800155e:	2301      	movs	r3, #1
 8001560:	61fb      	str	r3, [r7, #28]
	  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001562:	2300      	movs	r3, #0
 8001564:	623b      	str	r3, [r7, #32]
	  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Disable;
 8001566:	2300      	movs	r3, #0
 8001568:	627b      	str	r3, [r7, #36]	; 0x24
	  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 800156a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800156e:	62bb      	str	r3, [r7, #40]	; 0x28
	  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8001570:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001574:	62fb      	str	r3, [r7, #44]	; 0x2c
	  DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 8001576:	f44f 7380 	mov.w	r3, #256	; 0x100
 800157a:	633b      	str	r3, [r7, #48]	; 0x30
	  DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 800157c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001580:	637b      	str	r3, [r7, #52]	; 0x34
	  DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8001582:	2300      	movs	r3, #0
 8001584:	63bb      	str	r3, [r7, #56]	; 0x38
	  DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 8001586:	2301      	movs	r3, #1
 8001588:	63fb      	str	r3, [r7, #60]	; 0x3c
	  DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 800158a:	2300      	movs	r3, #0
 800158c:	643b      	str	r3, [r7, #64]	; 0x40
	  DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 800158e:	2300      	movs	r3, #0
 8001590:	647b      	str	r3, [r7, #68]	; 0x44
	  DMA_Init(DMA2_Stream0, &DMA_InitStructure);
 8001592:	f107 030c 	add.w	r3, r7, #12
 8001596:	4619      	mov	r1, r3
 8001598:	4829      	ldr	r0, [pc, #164]	; (8001640 <UstawienieADC3+0x10c>)
 800159a:	f7fe ffdd 	bl	8000558 <DMA_Init>
	  DMA_Cmd(DMA2_Stream0, ENABLE);
 800159e:	2101      	movs	r1, #1
 80015a0:	4827      	ldr	r0, [pc, #156]	; (8001640 <UstawienieADC3+0x10c>)
 80015a2:	f7ff f831 	bl	8000608 <DMA_Cmd>

	  /* Configure ADC3 Channel12 pin as analog input ******************************/
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 80015a6:	2304      	movs	r3, #4
 80015a8:	607b      	str	r3, [r7, #4]
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 80015aa:	2303      	movs	r3, #3
 80015ac:	723b      	strb	r3, [r7, #8]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 80015ae:	2300      	movs	r3, #0
 80015b0:	72fb      	strb	r3, [r7, #11]
	  GPIO_Init(GPIOC, &GPIO_InitStructure);
 80015b2:	1d3b      	adds	r3, r7, #4
 80015b4:	4619      	mov	r1, r3
 80015b6:	4823      	ldr	r0, [pc, #140]	; (8001644 <UstawienieADC3+0x110>)
 80015b8:	f7ff f8c4 	bl	8000744 <GPIO_Init>

	  /* ADC Common Init **********************************************************/
	  ADC_CommonInitStructure.ADC_Mode = ADC_Mode_Independent;
 80015bc:	2300      	movs	r3, #0
 80015be:	64bb      	str	r3, [r7, #72]	; 0x48
	  ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
 80015c0:	2300      	movs	r3, #0
 80015c2:	64fb      	str	r3, [r7, #76]	; 0x4c
	  ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 80015c4:	2300      	movs	r3, #0
 80015c6:	653b      	str	r3, [r7, #80]	; 0x50
	  ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 80015c8:	2300      	movs	r3, #0
 80015ca:	657b      	str	r3, [r7, #84]	; 0x54
	  ADC_CommonInit(&ADC_CommonInitStructure);
 80015cc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7fe fe4f 	bl	8000274 <ADC_CommonInit>

	  /* ADC3 Init ****************************************************************/
	  ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 80015d6:	2300      	movs	r3, #0
 80015d8:	65bb      	str	r3, [r7, #88]	; 0x58
	  ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 80015da:	2300      	movs	r3, #0
 80015dc:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	  ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 80015e0:	2301      	movs	r3, #1
 80015e2:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	  ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 80015e6:	2300      	movs	r3, #0
 80015e8:	663b      	str	r3, [r7, #96]	; 0x60
	  ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 80015ea:	2300      	movs	r3, #0
 80015ec:	66bb      	str	r3, [r7, #104]	; 0x68
	  ADC_InitStructure.ADC_NbrOfConversion = 1;
 80015ee:	2301      	movs	r3, #1
 80015f0:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
	  ADC_Init(ADC3, &ADC_InitStructure);
 80015f4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80015f8:	4619      	mov	r1, r3
 80015fa:	4813      	ldr	r0, [pc, #76]	; (8001648 <UstawienieADC3+0x114>)
 80015fc:	f7fe fde4 	bl	80001c8 <ADC_Init>

	  /* ADC3 regular channel12 configuration *************************************/
	  ADC_RegularChannelConfig(ADC3, ADC_Channel_12, 1, ADC_SampleTime_3Cycles);
 8001600:	2300      	movs	r3, #0
 8001602:	2201      	movs	r2, #1
 8001604:	210c      	movs	r1, #12
 8001606:	4810      	ldr	r0, [pc, #64]	; (8001648 <UstawienieADC3+0x114>)
 8001608:	f7fe fe78 	bl	80002fc <ADC_RegularChannelConfig>

	 /* Enable DMA request after last transfer (Single-ADC mode) */
	  ADC_DMARequestAfterLastTransferCmd(ADC3, ENABLE);
 800160c:	2101      	movs	r1, #1
 800160e:	480e      	ldr	r0, [pc, #56]	; (8001648 <UstawienieADC3+0x114>)
 8001610:	f7fe ff6a 	bl	80004e8 <ADC_DMARequestAfterLastTransferCmd>

	  /* Enable ADC3 DMA */
	  ADC_DMACmd(ADC3, ENABLE);
 8001614:	2101      	movs	r1, #1
 8001616:	480c      	ldr	r0, [pc, #48]	; (8001648 <UstawienieADC3+0x114>)
 8001618:	f7fe ff4a 	bl	80004b0 <ADC_DMACmd>

	  /* Enable ADC3 */
	  ADC_Cmd(ADC3, ENABLE);
 800161c:	2101      	movs	r1, #1
 800161e:	480a      	ldr	r0, [pc, #40]	; (8001648 <UstawienieADC3+0x114>)
 8001620:	f7fe fe50 	bl	80002c4 <ADC_Cmd>

	  /* Start ADC3 Software Conversion */
	  ADC_SoftwareStartConv(ADC3);
 8001624:	4808      	ldr	r0, [pc, #32]	; (8001648 <UstawienieADC3+0x114>)
 8001626:	f7fe ff33 	bl	8000490 <ADC_SoftwareStartConv>
}
 800162a:	bf00      	nop
 800162c:	3770      	adds	r7, #112	; 0x70
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	00400004 	.word	0x00400004
 8001638:	4001224c 	.word	0x4001224c
 800163c:	20000048 	.word	0x20000048
 8001640:	40026410 	.word	0x40026410
 8001644:	40020800 	.word	0x40020800
 8001648:	40012200 	.word	0x40012200

0800164c <ObslugaCzujkaOdleglosci>:

void ObslugaCzujkaOdleglosci()
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b090      	sub	sp, #64	; 0x40
 8001650:	af00      	add	r7, sp, #0
	ADC3ConvertedVoltage = ADC3ConvertedValue *3300/0xFFF;
 8001652:	4b1e      	ldr	r3, [pc, #120]	; (80016cc <ObslugaCzujkaOdleglosci+0x80>)
 8001654:	881b      	ldrh	r3, [r3, #0]
 8001656:	b29b      	uxth	r3, r3
 8001658:	461a      	mov	r2, r3
 800165a:	f640 43e4 	movw	r3, #3300	; 0xce4
 800165e:	fb03 f302 	mul.w	r3, r3, r2
 8001662:	4a1b      	ldr	r2, [pc, #108]	; (80016d0 <ObslugaCzujkaOdleglosci+0x84>)
 8001664:	fb82 1203 	smull	r1, r2, r2, r3
 8001668:	441a      	add	r2, r3
 800166a:	12d2      	asrs	r2, r2, #11
 800166c:	17db      	asrs	r3, r3, #31
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	461a      	mov	r2, r3
 8001672:	4b18      	ldr	r3, [pc, #96]	; (80016d4 <ObslugaCzujkaOdleglosci+0x88>)
 8001674:	601a      	str	r2, [r3, #0]
	uint32_t v=0,mv=0;
 8001676:	2300      	movs	r3, #0
 8001678:	63fb      	str	r3, [r7, #60]	; 0x3c
 800167a:	2300      	movs	r3, #0
 800167c:	63bb      	str	r3, [r7, #56]	; 0x38
	uint8_t text[50];

	// HEH przeliczanie tego gwna
	v=(ADC3ConvertedVoltage)/1000;
 800167e:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <ObslugaCzujkaOdleglosci+0x88>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a15      	ldr	r2, [pc, #84]	; (80016d8 <ObslugaCzujkaOdleglosci+0x8c>)
 8001684:	fba2 2303 	umull	r2, r3, r2, r3
 8001688:	099b      	lsrs	r3, r3, #6
 800168a:	63fb      	str	r3, [r7, #60]	; 0x3c
	mv = (ADC3ConvertedVoltage%1000)/100;
 800168c:	4b11      	ldr	r3, [pc, #68]	; (80016d4 <ObslugaCzujkaOdleglosci+0x88>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <ObslugaCzujkaOdleglosci+0x8c>)
 8001692:	fba3 1302 	umull	r1, r3, r3, r2
 8001696:	099b      	lsrs	r3, r3, #6
 8001698:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800169c:	fb01 f303 	mul.w	r3, r1, r3
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	4a0e      	ldr	r2, [pc, #56]	; (80016dc <ObslugaCzujkaOdleglosci+0x90>)
 80016a4:	fba2 2303 	umull	r2, r3, r2, r3
 80016a8:	095b      	lsrs	r3, r3, #5
 80016aa:	63bb      	str	r3, [r7, #56]	; 0x38
	sprintf((char*)text,"   ADC = %d,%d V   ",v,mv);	// podobno uzywanie sprintf do wysylki przez uart mega obciaza procka
 80016ac:	1d38      	adds	r0, r7, #4
 80016ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80016b2:	490b      	ldr	r1, [pc, #44]	; (80016e0 <ObslugaCzujkaOdleglosci+0x94>)
 80016b4:	f000 fb96 	bl	8001de4 <siprintf>
	Wyslij_zdanie(text,20);
 80016b8:	1d3b      	adds	r3, r7, #4
 80016ba:	2114      	movs	r1, #20
 80016bc:	4618      	mov	r0, r3
 80016be:	f000 f82b 	bl	8001718 <Wyslij_zdanie>
}
 80016c2:	bf00      	nop
 80016c4:	3740      	adds	r7, #64	; 0x40
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000048 	.word	0x20000048
 80016d0:	80080081 	.word	0x80080081
 80016d4:	2000004c 	.word	0x2000004c
 80016d8:	10624dd3 	.word	0x10624dd3
 80016dc:	51eb851f 	.word	0x51eb851f
 80016e0:	08001e70 	.word	0x08001e70

080016e4 <Wyslij_znak>:
**  Abstract: Send_Byte USART
**
**===========================================================================
*/
void Wyslij_znak (uint8_t c)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	71fb      	strb	r3, [r7, #7]
	while(USART_GetFlagStatus(USART1, USART_FLAG_TXE) == RESET); // Wait for Empty
 80016ee:	bf00      	nop
 80016f0:	2180      	movs	r1, #128	; 0x80
 80016f2:	4808      	ldr	r0, [pc, #32]	; (8001714 <Wyslij_znak+0x30>)
 80016f4:	f7ff fd4e 	bl	8001194 <USART_GetFlagStatus>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d0f8      	beq.n	80016f0 <Wyslij_znak+0xc>
	USART_SendData(USART1, c);
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	b29b      	uxth	r3, r3
 8001702:	4619      	mov	r1, r3
 8001704:	4803      	ldr	r0, [pc, #12]	; (8001714 <Wyslij_znak+0x30>)
 8001706:	f7ff fd23 	bl	8001150 <USART_SendData>
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40011000 	.word	0x40011000

08001718 <Wyslij_zdanie>:
**  Abstract: SendPacket USART
**
**===========================================================================
*/
void Wyslij_zdanie(uint8_t *data, uint16_t length)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	460b      	mov	r3, r1
 8001722:	807b      	strh	r3, [r7, #2]
  uint16_t i;
  i = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	81fb      	strh	r3, [r7, #14]
  while (i < length)
 8001728:	e009      	b.n	800173e <Wyslij_zdanie+0x26>
  {
    Wyslij_znak(data[i]);
 800172a:	89fb      	ldrh	r3, [r7, #14]
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	4413      	add	r3, r2
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff ffd6 	bl	80016e4 <Wyslij_znak>
    i++;
 8001738:	89fb      	ldrh	r3, [r7, #14]
 800173a:	3301      	adds	r3, #1
 800173c:	81fb      	strh	r3, [r7, #14]
  while (i < length)
 800173e:	89fa      	ldrh	r2, [r7, #14]
 8001740:	887b      	ldrh	r3, [r7, #2]
 8001742:	429a      	cmp	r2, r3
 8001744:	d3f1      	bcc.n	800172a <Wyslij_zdanie+0x12>
  }
}
 8001746:	bf00      	nop
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
	...

08001750 <UstawieniePWM>:

void UstawieniePWM(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b08a      	sub	sp, #40	; 0x28
 8001754:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
  TIM_OCInitTypeDef  TIM_OCInitStructure;

  /* TIM3 clock enable */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8001756:	2101      	movs	r1, #1
 8001758:	2002      	movs	r0, #2
 800175a:	f7ff f9cb 	bl	8000af4 <RCC_APB1PeriphClockCmd>
  /* GPIOC and GPIOB clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800175e:	2101      	movs	r1, #1
 8001760:	2004      	movs	r0, #4
 8001762:	f7ff f9a7 	bl	8000ab4 <RCC_AHB1PeriphClockCmd>

  /* GPIOC Configuration: TIM3 CH1 (PC6) and TIM3 CH2 (PC7) */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7 ;
 8001766:	23c0      	movs	r3, #192	; 0xc0
 8001768:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800176a:	2302      	movs	r3, #2
 800176c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001770:	2303      	movs	r3, #3
 8001772:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001776:	2300      	movs	r3, #0
 8001778:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 800177c:	2301      	movs	r3, #1
 800177e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001782:	f107 0320 	add.w	r3, r7, #32
 8001786:	4619      	mov	r1, r3
 8001788:	4829      	ldr	r0, [pc, #164]	; (8001830 <UstawieniePWM+0xe0>)
 800178a:	f7fe ffdb 	bl	8000744 <GPIO_Init>

  /* Connect TIM3 pins to AF2 */
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_TIM3);
 800178e:	2202      	movs	r2, #2
 8001790:	2106      	movs	r1, #6
 8001792:	4827      	ldr	r0, [pc, #156]	; (8001830 <UstawieniePWM+0xe0>)
 8001794:	f7ff f89c 	bl	80008d0 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_TIM3);
 8001798:	2202      	movs	r2, #2
 800179a:	2107      	movs	r1, #7
 800179c:	4824      	ldr	r0, [pc, #144]	; (8001830 <UstawieniePWM+0xe0>)
 800179e:	f7ff f897 	bl	80008d0 <GPIO_PinAFConfig>


  /* Compute the prescaler value */
  PrescalerValue = (uint16_t) ((SystemCoreClock /2) / 28000000) - 1;
 80017a2:	4b24      	ldr	r3, [pc, #144]	; (8001834 <UstawieniePWM+0xe4>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	0a5b      	lsrs	r3, r3, #9
 80017a8:	4a23      	ldr	r2, [pc, #140]	; (8001838 <UstawieniePWM+0xe8>)
 80017aa:	fba2 2303 	umull	r2, r3, r2, r3
 80017ae:	09db      	lsrs	r3, r3, #7
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	3b01      	subs	r3, #1
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	4b21      	ldr	r3, [pc, #132]	; (800183c <UstawieniePWM+0xec>)
 80017b8:	801a      	strh	r2, [r3, #0]

  /* Time base configuration */
  TIM_TimeBaseStructure.TIM_Period = 19999;//665;
 80017ba:	f644 631f 	movw	r3, #19999	; 0x4e1f
 80017be:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = 4799;//PrescalerValue;
 80017c0:	f241 23bf 	movw	r3, #4799	; 0x12bf
 80017c4:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80017c6:	2300      	movs	r3, #0
 80017c8:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80017ca:	2300      	movs	r3, #0
 80017cc:	82fb      	strh	r3, [r7, #22]

  TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 80017ce:	f107 0314 	add.w	r3, r7, #20
 80017d2:	4619      	mov	r1, r3
 80017d4:	481a      	ldr	r0, [pc, #104]	; (8001840 <UstawieniePWM+0xf0>)
 80017d6:	f7ff f9f9 	bl	8000bcc <TIM_TimeBaseInit>

  /* PWM1 Mode configuration: Channel1 */
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80017da:	2360      	movs	r3, #96	; 0x60
 80017dc:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80017de:	2301      	movs	r3, #1
 80017e0:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = 9999;//CCR1_Val;
 80017e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80017e6:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80017e8:	2300      	movs	r3, #0
 80017ea:	81bb      	strh	r3, [r7, #12]

  TIM_OC1Init(TIM3, &TIM_OCInitStructure);
 80017ec:	463b      	mov	r3, r7
 80017ee:	4619      	mov	r1, r3
 80017f0:	4813      	ldr	r0, [pc, #76]	; (8001840 <UstawieniePWM+0xf0>)
 80017f2:	f7ff fa97 	bl	8000d24 <TIM_OC1Init>
  TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
 80017f6:	2108      	movs	r1, #8
 80017f8:	4811      	ldr	r0, [pc, #68]	; (8001840 <UstawieniePWM+0xf0>)
 80017fa:	f7ff fb95 	bl	8000f28 <TIM_OC1PreloadConfig>

  /* PWM1 Mode configuration: Channel2 */
  TIM_OCInitStructure.TIM_Pulse = CCR2_Val;
 80017fe:	4b11      	ldr	r3, [pc, #68]	; (8001844 <UstawieniePWM+0xf4>)
 8001800:	881b      	ldrh	r3, [r3, #0]
 8001802:	60bb      	str	r3, [r7, #8]

  TIM_OC2Init(TIM3, &TIM_OCInitStructure);
 8001804:	463b      	mov	r3, r7
 8001806:	4619      	mov	r1, r3
 8001808:	480d      	ldr	r0, [pc, #52]	; (8001840 <UstawieniePWM+0xf0>)
 800180a:	f7ff fb05 	bl	8000e18 <TIM_OC2Init>
  TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable);
 800180e:	2108      	movs	r1, #8
 8001810:	480b      	ldr	r0, [pc, #44]	; (8001840 <UstawieniePWM+0xf0>)
 8001812:	f7ff fba5 	bl	8000f60 <TIM_OC2PreloadConfig>

  TIM_ARRPreloadConfig(TIM3, ENABLE);
 8001816:	2101      	movs	r1, #1
 8001818:	4809      	ldr	r0, [pc, #36]	; (8001840 <UstawieniePWM+0xf0>)
 800181a:	f7ff fa43 	bl	8000ca4 <TIM_ARRPreloadConfig>

  /* TIM3 enable counter */
  TIM_Cmd(TIM3, ENABLE);
 800181e:	2101      	movs	r1, #1
 8001820:	4807      	ldr	r0, [pc, #28]	; (8001840 <UstawieniePWM+0xf0>)
 8001822:	f7ff fa5f 	bl	8000ce4 <TIM_Cmd>
}
 8001826:	bf00      	nop
 8001828:	3728      	adds	r7, #40	; 0x28
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40020800 	.word	0x40020800
 8001834:	20000024 	.word	0x20000024
 8001838:	004cb223 	.word	0x004cb223
 800183c:	20000046 	.word	0x20000046
 8001840:	40000400 	.word	0x40000400
 8001844:	20000020 	.word	0x20000020

08001848 <Ustawianie>:

void Ustawianie()
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
	/* Initialize LEDs */
	  UstawieniePIN(GPIOD,GPIO_Pin_12,GPIO_Mode_OUT); //zielona
 800184c:	2201      	movs	r2, #1
 800184e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001852:	4813      	ldr	r0, [pc, #76]	; (80018a0 <Ustawianie+0x58>)
 8001854:	f7ff fde4 	bl	8001420 <UstawieniePIN>
	  UstawieniePIN(GPIOD,GPIO_Pin_13,GPIO_Mode_OUT); //pomaraczowa
 8001858:	2201      	movs	r2, #1
 800185a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800185e:	4810      	ldr	r0, [pc, #64]	; (80018a0 <Ustawianie+0x58>)
 8001860:	f7ff fdde 	bl	8001420 <UstawieniePIN>
	  UstawieniePIN(GPIOD,GPIO_Pin_14,GPIO_Mode_OUT); //czerwona
 8001864:	2201      	movs	r2, #1
 8001866:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800186a:	480d      	ldr	r0, [pc, #52]	; (80018a0 <Ustawianie+0x58>)
 800186c:	f7ff fdd8 	bl	8001420 <UstawieniePIN>
	  UstawieniePIN(GPIOD,GPIO_Pin_15,GPIO_Mode_OUT); //niebieska
 8001870:	2201      	movs	r2, #1
 8001872:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001876:	480a      	ldr	r0, [pc, #40]	; (80018a0 <Ustawianie+0x58>)
 8001878:	f7ff fdd2 	bl	8001420 <UstawieniePIN>
	  /* Diody testowe */
	  UstawieniePIN(GPIOA,GPIO_Pin_1,GPIO_Mode_OUT);
 800187c:	2201      	movs	r2, #1
 800187e:	2102      	movs	r1, #2
 8001880:	4808      	ldr	r0, [pc, #32]	; (80018a4 <Ustawianie+0x5c>)
 8001882:	f7ff fdcd 	bl	8001420 <UstawieniePIN>
	  /* USER Button */
	  UstawieniePIN(GPIOA,GPIO_Pin_0,GPIO_Mode_IN);
 8001886:	2200      	movs	r2, #0
 8001888:	2101      	movs	r1, #1
 800188a:	4806      	ldr	r0, [pc, #24]	; (80018a4 <Ustawianie+0x5c>)
 800188c:	f7ff fdc8 	bl	8001420 <UstawieniePIN>
	  GPIO_SetBits(GPIOD, GPIO_Pin_14);
 8001890:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001894:	4802      	ldr	r0, [pc, #8]	; (80018a0 <Ustawianie+0x58>)
 8001896:	f7fe fffd 	bl	8000894 <GPIO_SetBits>
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40020c00 	.word	0x40020c00
 80018a4:	40020000 	.word	0x40020000

080018a8 <UstawienieSilnikow>:
void UstawienieSilnikow()
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
	 UstawieniePIN(GPIOE, GPIO_Pin_8, GPIO_Mode_OUT);	//IN1
 80018ac:	2201      	movs	r2, #1
 80018ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018b2:	480b      	ldr	r0, [pc, #44]	; (80018e0 <UstawienieSilnikow+0x38>)
 80018b4:	f7ff fdb4 	bl	8001420 <UstawieniePIN>
	 UstawieniePIN(GPIOE, GPIO_Pin_10, GPIO_Mode_OUT);	//IN2
 80018b8:	2201      	movs	r2, #1
 80018ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018be:	4808      	ldr	r0, [pc, #32]	; (80018e0 <UstawienieSilnikow+0x38>)
 80018c0:	f7ff fdae 	bl	8001420 <UstawieniePIN>
	 UstawieniePIN(GPIOE, GPIO_Pin_12, GPIO_Mode_OUT);	//IN3
 80018c4:	2201      	movs	r2, #1
 80018c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018ca:	4805      	ldr	r0, [pc, #20]	; (80018e0 <UstawienieSilnikow+0x38>)
 80018cc:	f7ff fda8 	bl	8001420 <UstawieniePIN>
	 UstawieniePIN(GPIOE, GPIO_Pin_14, GPIO_Mode_OUT);	//IN3
 80018d0:	2201      	movs	r2, #1
 80018d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018d6:	4802      	ldr	r0, [pc, #8]	; (80018e0 <UstawienieSilnikow+0x38>)
 80018d8:	f7ff fda2 	bl	8001420 <UstawieniePIN>

}
 80018dc:	bf00      	nop
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40021000 	.word	0x40021000

080018e4 <Silniki_Przod>:
void Silniki_Przod()
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
	//Silnik1
	GPIO_SetBits(GPIOE, GPIO_Pin_8);	//LEWY
 80018e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018ec:	4809      	ldr	r0, [pc, #36]	; (8001914 <Silniki_Przod+0x30>)
 80018ee:	f7fe ffd1 	bl	8000894 <GPIO_SetBits>
	GPIO_ResetBits(GPIOE, GPIO_Pin_10);
 80018f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018f6:	4807      	ldr	r0, [pc, #28]	; (8001914 <Silniki_Przod+0x30>)
 80018f8:	f7fe ffdb 	bl	80008b2 <GPIO_ResetBits>

	//Silnik 2
	GPIO_SetBits(GPIOE, GPIO_Pin_12);	//PRAWY
 80018fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001900:	4804      	ldr	r0, [pc, #16]	; (8001914 <Silniki_Przod+0x30>)
 8001902:	f7fe ffc7 	bl	8000894 <GPIO_SetBits>
    GPIO_ResetBits(GPIOE, GPIO_Pin_14);
 8001906:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800190a:	4802      	ldr	r0, [pc, #8]	; (8001914 <Silniki_Przod+0x30>)
 800190c:	f7fe ffd1 	bl	80008b2 <GPIO_ResetBits>
}
 8001910:	bf00      	nop
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40021000 	.word	0x40021000

08001918 <Silniki_Stop>:
void Silniki_Stop()
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
	//Silnik1
	GPIO_ResetBits(GPIOE, GPIO_Pin_8);	//LEWY
 800191c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001920:	4809      	ldr	r0, [pc, #36]	; (8001948 <Silniki_Stop+0x30>)
 8001922:	f7fe ffc6 	bl	80008b2 <GPIO_ResetBits>
	GPIO_ResetBits(GPIOE, GPIO_Pin_10);
 8001926:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800192a:	4807      	ldr	r0, [pc, #28]	; (8001948 <Silniki_Stop+0x30>)
 800192c:	f7fe ffc1 	bl	80008b2 <GPIO_ResetBits>

	//Silnik 2
	GPIO_ResetBits(GPIOE, GPIO_Pin_12);	//PRAWY
 8001930:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001934:	4804      	ldr	r0, [pc, #16]	; (8001948 <Silniki_Stop+0x30>)
 8001936:	f7fe ffbc 	bl	80008b2 <GPIO_ResetBits>
    GPIO_ResetBits(GPIOE, GPIO_Pin_14);
 800193a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800193e:	4802      	ldr	r0, [pc, #8]	; (8001948 <Silniki_Stop+0x30>)
 8001940:	f7fe ffb7 	bl	80008b2 <GPIO_ResetBits>
}
 8001944:	bf00      	nop
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40021000 	.word	0x40021000

0800194c <Silniki_Tyl>:
void Silniki_Tyl()
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
	//Silnik1
	GPIO_ResetBits(GPIOE, GPIO_Pin_8);	//LEWY
 8001950:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001954:	4809      	ldr	r0, [pc, #36]	; (800197c <Silniki_Tyl+0x30>)
 8001956:	f7fe ffac 	bl	80008b2 <GPIO_ResetBits>
	GPIO_SetBits(GPIOE, GPIO_Pin_10);
 800195a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800195e:	4807      	ldr	r0, [pc, #28]	; (800197c <Silniki_Tyl+0x30>)
 8001960:	f7fe ff98 	bl	8000894 <GPIO_SetBits>

	//Silnik 2
	GPIO_ResetBits(GPIOE, GPIO_Pin_12);	//PRAWY
 8001964:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001968:	4804      	ldr	r0, [pc, #16]	; (800197c <Silniki_Tyl+0x30>)
 800196a:	f7fe ffa2 	bl	80008b2 <GPIO_ResetBits>
    GPIO_SetBits(GPIOE, GPIO_Pin_14);
 800196e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001972:	4802      	ldr	r0, [pc, #8]	; (800197c <Silniki_Tyl+0x30>)
 8001974:	f7fe ff8e 	bl	8000894 <GPIO_SetBits>

}
 8001978:	bf00      	nop
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40021000 	.word	0x40021000

08001980 <Silniki_Lewo>:
void Silniki_Lewo()
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
	//Silnik1
	GPIO_ResetBits(GPIOE, GPIO_Pin_8);	//LEWY
 8001984:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001988:	4809      	ldr	r0, [pc, #36]	; (80019b0 <Silniki_Lewo+0x30>)
 800198a:	f7fe ff92 	bl	80008b2 <GPIO_ResetBits>
	GPIO_SetBits(GPIOE, GPIO_Pin_10);
 800198e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001992:	4807      	ldr	r0, [pc, #28]	; (80019b0 <Silniki_Lewo+0x30>)
 8001994:	f7fe ff7e 	bl	8000894 <GPIO_SetBits>

	//Silnik 2
	GPIO_SetBits(GPIOE, GPIO_Pin_12);	//PRAWY
 8001998:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800199c:	4804      	ldr	r0, [pc, #16]	; (80019b0 <Silniki_Lewo+0x30>)
 800199e:	f7fe ff79 	bl	8000894 <GPIO_SetBits>
    GPIO_ResetBits(GPIOE, GPIO_Pin_14);
 80019a2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019a6:	4802      	ldr	r0, [pc, #8]	; (80019b0 <Silniki_Lewo+0x30>)
 80019a8:	f7fe ff83 	bl	80008b2 <GPIO_ResetBits>


}
 80019ac:	bf00      	nop
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	40021000 	.word	0x40021000

080019b4 <Silniki_Prawo>:
void Silniki_Prawo()
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
	//Silnik1
	GPIO_SetBits(GPIOE, GPIO_Pin_8);	//LEWY
 80019b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80019bc:	4809      	ldr	r0, [pc, #36]	; (80019e4 <Silniki_Prawo+0x30>)
 80019be:	f7fe ff69 	bl	8000894 <GPIO_SetBits>
	GPIO_ResetBits(GPIOE, GPIO_Pin_10);
 80019c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019c6:	4807      	ldr	r0, [pc, #28]	; (80019e4 <Silniki_Prawo+0x30>)
 80019c8:	f7fe ff73 	bl	80008b2 <GPIO_ResetBits>

	//Silnik 2
	GPIO_ResetBits(GPIOE, GPIO_Pin_12);	//PRAWY
 80019cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019d0:	4804      	ldr	r0, [pc, #16]	; (80019e4 <Silniki_Prawo+0x30>)
 80019d2:	f7fe ff6e 	bl	80008b2 <GPIO_ResetBits>
    GPIO_SetBits(GPIOE, GPIO_Pin_14);
 80019d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019da:	4802      	ldr	r0, [pc, #8]	; (80019e4 <Silniki_Prawo+0x30>)
 80019dc:	f7fe ff5a 	bl	8000894 <GPIO_SetBits>

}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40021000 	.word	0x40021000

080019e8 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80019f2:	bf00      	nop
}
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 80019fe:	b480      	push	{r7}
 8001a00:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8001a02:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a48 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001a14:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001a16:	e003      	b.n	8001a20 <LoopCopyDataInit>

08001a18 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001a18:	4b0c      	ldr	r3, [pc, #48]	; (8001a4c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001a1a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001a1c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001a1e:	3104      	adds	r1, #4

08001a20 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001a20:	480b      	ldr	r0, [pc, #44]	; (8001a50 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001a22:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001a24:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001a26:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001a28:	d3f6      	bcc.n	8001a18 <CopyDataInit>
  ldr  r2, =_sbss
 8001a2a:	4a0b      	ldr	r2, [pc, #44]	; (8001a58 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001a2c:	e002      	b.n	8001a34 <LoopFillZerobss>

08001a2e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001a2e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001a30:	f842 3b04 	str.w	r3, [r2], #4

08001a34 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001a34:	4b09      	ldr	r3, [pc, #36]	; (8001a5c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001a36:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001a38:	d3f9      	bcc.n	8001a2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001a3a:	f000 f841 	bl	8001ac0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a3e:	f000 f9e7 	bl	8001e10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a42:	f7ff fc71 	bl	8001328 <main>
  bx  lr    
 8001a46:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a48:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001a4c:	08001e8c 	.word	0x08001e8c
  ldr  r0, =_sdata
 8001a50:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001a54:	20000028 	.word	0x20000028
  ldr  r2, =_sbss
 8001a58:	20000028 	.word	0x20000028
  ldr  r3, = _ebss
 8001a5c:	200000d0 	.word	0x200000d0

08001a60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a60:	e7fe      	b.n	8001a60 <ADC_IRQHandler>

08001a62 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001a62:	b480      	push	{r7}
 8001a64:	af00      	add	r7, sp, #0
}
 8001a66:	bf00      	nop
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001a74:	e7fe      	b.n	8001a74 <HardFault_Handler+0x4>

08001a76 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001a7a:	e7fe      	b.n	8001a7a <MemManage_Handler+0x4>

08001a7c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001a80:	e7fe      	b.n	8001a80 <BusFault_Handler+0x4>

08001a82 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001a82:	b480      	push	{r7}
 8001a84:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001a86:	e7fe      	b.n	8001a86 <UsageFault_Handler+0x4>

08001a88 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0
}
 8001a9a:	bf00      	nop
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
}
 8001aa8:	bf00      	nop
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr

08001ab2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8001ab6:	bf00      	nop
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ac4:	4a16      	ldr	r2, [pc, #88]	; (8001b20 <SystemInit+0x60>)
 8001ac6:	4b16      	ldr	r3, [pc, #88]	; (8001b20 <SystemInit+0x60>)
 8001ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001acc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ad0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001ad4:	4a13      	ldr	r2, [pc, #76]	; (8001b24 <SystemInit+0x64>)
 8001ad6:	4b13      	ldr	r3, [pc, #76]	; (8001b24 <SystemInit+0x64>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f043 0301 	orr.w	r3, r3, #1
 8001ade:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001ae0:	4b10      	ldr	r3, [pc, #64]	; (8001b24 <SystemInit+0x64>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001ae6:	4a0f      	ldr	r2, [pc, #60]	; (8001b24 <SystemInit+0x64>)
 8001ae8:	4b0e      	ldr	r3, [pc, #56]	; (8001b24 <SystemInit+0x64>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001af0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001af4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001af6:	4b0b      	ldr	r3, [pc, #44]	; (8001b24 <SystemInit+0x64>)
 8001af8:	4a0b      	ldr	r2, [pc, #44]	; (8001b28 <SystemInit+0x68>)
 8001afa:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001afc:	4a09      	ldr	r2, [pc, #36]	; (8001b24 <SystemInit+0x64>)
 8001afe:	4b09      	ldr	r3, [pc, #36]	; (8001b24 <SystemInit+0x64>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b06:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001b08:	4b06      	ldr	r3, [pc, #24]	; (8001b24 <SystemInit+0x64>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001b0e:	f000 f80d 	bl	8001b2c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b12:	4b03      	ldr	r3, [pc, #12]	; (8001b20 <SystemInit+0x60>)
 8001b14:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b18:	609a      	str	r2, [r3, #8]
#endif
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	e000ed00 	.word	0xe000ed00
 8001b24:	40023800 	.word	0x40023800
 8001b28:	24003010 	.word	0x24003010

08001b2c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001b32:	2300      	movs	r3, #0
 8001b34:	607b      	str	r3, [r7, #4]
 8001b36:	2300      	movs	r3, #0
 8001b38:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001b3a:	4a36      	ldr	r2, [pc, #216]	; (8001c14 <SetSysClock+0xe8>)
 8001b3c:	4b35      	ldr	r3, [pc, #212]	; (8001c14 <SetSysClock+0xe8>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b44:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001b46:	4b33      	ldr	r3, [pc, #204]	; (8001c14 <SetSysClock+0xe8>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b4e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	3301      	adds	r3, #1
 8001b54:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d103      	bne.n	8001b64 <SetSysClock+0x38>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001b62:	d1f0      	bne.n	8001b46 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001b64:	4b2b      	ldr	r3, [pc, #172]	; (8001c14 <SetSysClock+0xe8>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d002      	beq.n	8001b76 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001b70:	2301      	movs	r3, #1
 8001b72:	603b      	str	r3, [r7, #0]
 8001b74:	e001      	b.n	8001b7a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001b76:	2300      	movs	r3, #0
 8001b78:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d142      	bne.n	8001c06 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001b80:	4a24      	ldr	r2, [pc, #144]	; (8001c14 <SetSysClock+0xe8>)
 8001b82:	4b24      	ldr	r3, [pc, #144]	; (8001c14 <SetSysClock+0xe8>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b8a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001b8c:	4a22      	ldr	r2, [pc, #136]	; (8001c18 <SetSysClock+0xec>)
 8001b8e:	4b22      	ldr	r3, [pc, #136]	; (8001c18 <SetSysClock+0xec>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b96:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001b98:	4a1e      	ldr	r2, [pc, #120]	; (8001c14 <SetSysClock+0xe8>)
 8001b9a:	4b1e      	ldr	r3, [pc, #120]	; (8001c14 <SetSysClock+0xe8>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001ba0:	4a1c      	ldr	r2, [pc, #112]	; (8001c14 <SetSysClock+0xe8>)
 8001ba2:	4b1c      	ldr	r3, [pc, #112]	; (8001c14 <SetSysClock+0xe8>)
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001baa:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001bac:	4a19      	ldr	r2, [pc, #100]	; (8001c14 <SetSysClock+0xe8>)
 8001bae:	4b19      	ldr	r3, [pc, #100]	; (8001c14 <SetSysClock+0xe8>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001bb6:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001bb8:	4b16      	ldr	r3, [pc, #88]	; (8001c14 <SetSysClock+0xe8>)
 8001bba:	4a18      	ldr	r2, [pc, #96]	; (8001c1c <SetSysClock+0xf0>)
 8001bbc:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001bbe:	4a15      	ldr	r2, [pc, #84]	; (8001c14 <SetSysClock+0xe8>)
 8001bc0:	4b14      	ldr	r3, [pc, #80]	; (8001c14 <SetSysClock+0xe8>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bc8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001bca:	bf00      	nop
 8001bcc:	4b11      	ldr	r3, [pc, #68]	; (8001c14 <SetSysClock+0xe8>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d0f9      	beq.n	8001bcc <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001bd8:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <SetSysClock+0xf4>)
 8001bda:	f240 6205 	movw	r2, #1541	; 0x605
 8001bde:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001be0:	4a0c      	ldr	r2, [pc, #48]	; (8001c14 <SetSysClock+0xe8>)
 8001be2:	4b0c      	ldr	r3, [pc, #48]	; (8001c14 <SetSysClock+0xe8>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f023 0303 	bic.w	r3, r3, #3
 8001bea:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001bec:	4a09      	ldr	r2, [pc, #36]	; (8001c14 <SetSysClock+0xe8>)
 8001bee:	4b09      	ldr	r3, [pc, #36]	; (8001c14 <SetSysClock+0xe8>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	f043 0302 	orr.w	r3, r3, #2
 8001bf6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001bf8:	bf00      	nop
 8001bfa:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <SetSysClock+0xe8>)
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	f003 030c 	and.w	r3, r3, #12
 8001c02:	2b08      	cmp	r3, #8
 8001c04:	d1f9      	bne.n	8001bfa <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	40023800 	.word	0x40023800
 8001c18:	40007000 	.word	0x40007000
 8001c1c:	07405408 	.word	0x07405408
 8001c20:	40023c00 	.word	0x40023c00

08001c24 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b087      	sub	sp, #28
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001c30:	2301      	movs	r3, #1
 8001c32:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001c34:	e004      	b.n	8001c40 <ts_itoa+0x1c>
		div *= base;
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	fb02 f303 	mul.w	r3, r2, r3
 8001c3e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	68ba      	ldr	r2, [r7, #8]
 8001c44:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d2f3      	bcs.n	8001c36 <ts_itoa+0x12>

	while (div != 0)
 8001c4e:	e029      	b.n	8001ca4 <ts_itoa+0x80>
	{
		int num = d/div;
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	68ba      	ldr	r2, [r7, #8]
 8001c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c58:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001c5a:	697a      	ldr	r2, [r7, #20]
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001c62:	fb02 f201 	mul.w	r2, r2, r1
 8001c66:	1a9b      	subs	r3, r3, r2
 8001c68:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001c6a:	697a      	ldr	r2, [r7, #20]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c72:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	2b09      	cmp	r3, #9
 8001c78:	dd0a      	ble.n	8001c90 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	1c59      	adds	r1, r3, #1
 8001c80:	68fa      	ldr	r2, [r7, #12]
 8001c82:	6011      	str	r1, [r2, #0]
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	3237      	adds	r2, #55	; 0x37
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	701a      	strb	r2, [r3, #0]
 8001c8e:	e009      	b.n	8001ca4 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	1c59      	adds	r1, r3, #1
 8001c96:	68fa      	ldr	r2, [r7, #12]
 8001c98:	6011      	str	r1, [r2, #0]
 8001c9a:	693a      	ldr	r2, [r7, #16]
 8001c9c:	b2d2      	uxtb	r2, r2
 8001c9e:	3230      	adds	r2, #48	; 0x30
 8001ca0:	b2d2      	uxtb	r2, r2
 8001ca2:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d1d2      	bne.n	8001c50 <ts_itoa+0x2c>
	}
}
 8001caa:	bf00      	nop
 8001cac:	371c      	adds	r7, #28
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b088      	sub	sp, #32
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	60f8      	str	r0, [r7, #12]
 8001cbe:	60b9      	str	r1, [r7, #8]
 8001cc0:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001cc6:	e07d      	b.n	8001dc4 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	2b25      	cmp	r3, #37	; 0x25
 8001cce:	d171      	bne.n	8001db4 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	60bb      	str	r3, [r7, #8]
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	2b64      	cmp	r3, #100	; 0x64
 8001cdc:	d01e      	beq.n	8001d1c <ts_formatstring+0x66>
 8001cde:	2b64      	cmp	r3, #100	; 0x64
 8001ce0:	dc06      	bgt.n	8001cf0 <ts_formatstring+0x3a>
 8001ce2:	2b58      	cmp	r3, #88	; 0x58
 8001ce4:	d050      	beq.n	8001d88 <ts_formatstring+0xd2>
 8001ce6:	2b63      	cmp	r3, #99	; 0x63
 8001ce8:	d00e      	beq.n	8001d08 <ts_formatstring+0x52>
 8001cea:	2b25      	cmp	r3, #37	; 0x25
 8001cec:	d058      	beq.n	8001da0 <ts_formatstring+0xea>
 8001cee:	e05d      	b.n	8001dac <ts_formatstring+0xf6>
 8001cf0:	2b73      	cmp	r3, #115	; 0x73
 8001cf2:	d02b      	beq.n	8001d4c <ts_formatstring+0x96>
 8001cf4:	2b73      	cmp	r3, #115	; 0x73
 8001cf6:	dc02      	bgt.n	8001cfe <ts_formatstring+0x48>
 8001cf8:	2b69      	cmp	r3, #105	; 0x69
 8001cfa:	d00f      	beq.n	8001d1c <ts_formatstring+0x66>
 8001cfc:	e056      	b.n	8001dac <ts_formatstring+0xf6>
 8001cfe:	2b75      	cmp	r3, #117	; 0x75
 8001d00:	d037      	beq.n	8001d72 <ts_formatstring+0xbc>
 8001d02:	2b78      	cmp	r3, #120	; 0x78
 8001d04:	d040      	beq.n	8001d88 <ts_formatstring+0xd2>
 8001d06:	e051      	b.n	8001dac <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	1c5a      	adds	r2, r3, #1
 8001d0c:	60fa      	str	r2, [r7, #12]
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	1d11      	adds	r1, r2, #4
 8001d12:	6079      	str	r1, [r7, #4]
 8001d14:	6812      	ldr	r2, [r2, #0]
 8001d16:	b2d2      	uxtb	r2, r2
 8001d18:	701a      	strb	r2, [r3, #0]
				break;
 8001d1a:	e047      	b.n	8001dac <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	1d1a      	adds	r2, r3, #4
 8001d20:	607a      	str	r2, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	da07      	bge.n	8001d3c <ts_formatstring+0x86>
					{
						val *= -1;
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	425b      	negs	r3, r3
 8001d30:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	1c5a      	adds	r2, r3, #1
 8001d36:	60fa      	str	r2, [r7, #12]
 8001d38:	222d      	movs	r2, #45	; 0x2d
 8001d3a:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001d3c:	69f9      	ldr	r1, [r7, #28]
 8001d3e:	f107 030c 	add.w	r3, r7, #12
 8001d42:	220a      	movs	r2, #10
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff ff6d 	bl	8001c24 <ts_itoa>
				}
				break;
 8001d4a:	e02f      	b.n	8001dac <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	1d1a      	adds	r2, r3, #4
 8001d50:	607a      	str	r2, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001d56:	e007      	b.n	8001d68 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	1c5a      	adds	r2, r3, #1
 8001d5c:	60fa      	str	r2, [r7, #12]
 8001d5e:	69ba      	ldr	r2, [r7, #24]
 8001d60:	1c51      	adds	r1, r2, #1
 8001d62:	61b9      	str	r1, [r7, #24]
 8001d64:	7812      	ldrb	r2, [r2, #0]
 8001d66:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d1f3      	bne.n	8001d58 <ts_formatstring+0xa2>
					}
				}
				break;
 8001d70:	e01c      	b.n	8001dac <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	1d1a      	adds	r2, r3, #4
 8001d76:	607a      	str	r2, [r7, #4]
 8001d78:	6819      	ldr	r1, [r3, #0]
 8001d7a:	f107 030c 	add.w	r3, r7, #12
 8001d7e:	220a      	movs	r2, #10
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7ff ff4f 	bl	8001c24 <ts_itoa>
				break;
 8001d86:	e011      	b.n	8001dac <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	1d1a      	adds	r2, r3, #4
 8001d8c:	607a      	str	r2, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4619      	mov	r1, r3
 8001d92:	f107 030c 	add.w	r3, r7, #12
 8001d96:	2210      	movs	r2, #16
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7ff ff43 	bl	8001c24 <ts_itoa>
				break;
 8001d9e:	e005      	b.n	8001dac <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	1c5a      	adds	r2, r3, #1
 8001da4:	60fa      	str	r2, [r7, #12]
 8001da6:	2225      	movs	r2, #37	; 0x25
 8001da8:	701a      	strb	r2, [r3, #0]
				  break;
 8001daa:	bf00      	nop
			}
			fmt++;
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	3301      	adds	r3, #1
 8001db0:	60bb      	str	r3, [r7, #8]
 8001db2:	e007      	b.n	8001dc4 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	1c5a      	adds	r2, r3, #1
 8001db8:	60fa      	str	r2, [r7, #12]
 8001dba:	68ba      	ldr	r2, [r7, #8]
 8001dbc:	1c51      	adds	r1, r2, #1
 8001dbe:	60b9      	str	r1, [r7, #8]
 8001dc0:	7812      	ldrb	r2, [r2, #0]
 8001dc2:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	f47f af7d 	bne.w	8001cc8 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	1ad3      	subs	r3, r2, r3
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3720      	adds	r7, #32
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8001de4:	b40e      	push	{r1, r2, r3}
 8001de6:	b580      	push	{r7, lr}
 8001de8:	b085      	sub	sp, #20
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8001dee:	f107 0320 	add.w	r3, r7, #32
 8001df2:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8001df4:	68ba      	ldr	r2, [r7, #8]
 8001df6:	69f9      	ldr	r1, [r7, #28]
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f7ff ff5c 	bl	8001cb6 <ts_formatstring>
 8001dfe:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8001e00:	68fb      	ldr	r3, [r7, #12]
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3714      	adds	r7, #20
 8001e06:	46bd      	mov	sp, r7
 8001e08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001e0c:	b003      	add	sp, #12
 8001e0e:	4770      	bx	lr

08001e10 <__libc_init_array>:
 8001e10:	b570      	push	{r4, r5, r6, lr}
 8001e12:	4e0d      	ldr	r6, [pc, #52]	; (8001e48 <__libc_init_array+0x38>)
 8001e14:	4c0d      	ldr	r4, [pc, #52]	; (8001e4c <__libc_init_array+0x3c>)
 8001e16:	1ba4      	subs	r4, r4, r6
 8001e18:	10a4      	asrs	r4, r4, #2
 8001e1a:	2500      	movs	r5, #0
 8001e1c:	42a5      	cmp	r5, r4
 8001e1e:	d109      	bne.n	8001e34 <__libc_init_array+0x24>
 8001e20:	4e0b      	ldr	r6, [pc, #44]	; (8001e50 <__libc_init_array+0x40>)
 8001e22:	4c0c      	ldr	r4, [pc, #48]	; (8001e54 <__libc_init_array+0x44>)
 8001e24:	f000 f818 	bl	8001e58 <_init>
 8001e28:	1ba4      	subs	r4, r4, r6
 8001e2a:	10a4      	asrs	r4, r4, #2
 8001e2c:	2500      	movs	r5, #0
 8001e2e:	42a5      	cmp	r5, r4
 8001e30:	d105      	bne.n	8001e3e <__libc_init_array+0x2e>
 8001e32:	bd70      	pop	{r4, r5, r6, pc}
 8001e34:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e38:	4798      	blx	r3
 8001e3a:	3501      	adds	r5, #1
 8001e3c:	e7ee      	b.n	8001e1c <__libc_init_array+0xc>
 8001e3e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e42:	4798      	blx	r3
 8001e44:	3501      	adds	r5, #1
 8001e46:	e7f2      	b.n	8001e2e <__libc_init_array+0x1e>
 8001e48:	08001e84 	.word	0x08001e84
 8001e4c:	08001e84 	.word	0x08001e84
 8001e50:	08001e84 	.word	0x08001e84
 8001e54:	08001e88 	.word	0x08001e88

08001e58 <_init>:
 8001e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e5a:	bf00      	nop
 8001e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e5e:	bc08      	pop	{r3}
 8001e60:	469e      	mov	lr, r3
 8001e62:	4770      	bx	lr

08001e64 <_fini>:
 8001e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e66:	bf00      	nop
 8001e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e6a:	bc08      	pop	{r3}
 8001e6c:	469e      	mov	lr, r3
 8001e6e:	4770      	bx	lr
