

Implementation tool: Xilinx Vivado v.2017.2
Project:             hipacc_project
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sat Apr 14 17:00:08 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         3862
LUT:           8981
FF:            8978
DSP:            125
BRAM:             8
SRL:           1837
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.120
CP achieved post-implementation:    9.047
Timing met
