// Seed: 2527586502
module module_0 ();
  id_1(
      .id_0(-1), .id_1(-1), .id_2(-1'b0)
  );
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1
);
  assign id_0 = 1;
  wire id_3;
  module_0 modCall_1 ();
  always @* id_0 <= -1'd0;
  assign id_0 = -1;
endmodule
module module_2 (
    output supply1 id_0,
    id_4,
    input wand id_1,
    input tri id_2
);
  wire id_5;
  assign id_4[-1] = id_2;
  module_0 modCall_1 ();
endmodule
