// Seed: 3952907647
module module_0 (
    input  wire  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output tri1  id_3,
    input  wor   id_4
);
  assign id_3 = 1'b0;
  assign id_3 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    output wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    input wire id_7,
    input supply1 id_8,
    input wor id_9,
    input tri1 id_10,
    output tri id_11,
    input wand id_12,
    input supply1 id_13
);
  logic id_15;
  ;
  wire id_16;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_10,
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
