INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Avery Peiffer' on host 'desktop-9ae4djd' (Windows NT_amd64 version 6.2) on Sat Apr 17 18:40:10 -0400 2021
INFO: [HLS 200-10] In directory 'C:/ece1195/labs/lab5'
INFO: [HLS 200-10] Opening project 'C:/ece1195/labs/lab5/Lab_5'.
INFO: [HLS 200-10] Opening solution 'C:/ece1195/labs/lab5/Lab_5/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../lab5_template/vhls/testbench.cpp in debug mode
   Compiling ../../../../lab5_template/vhls/image.cpp in debug mode
   Compiling ../../../../lab5_template/vhls/convolution.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vivado/2018.3/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from C:/Xilinx/Vivado/2018.3/include/hls_fpo.h:186,
                 from C:/Xilinx/Vivado/2018.3/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2018.3/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2018.3/include/ap_axi_sdata.h:86,
                 from ../../../../lab5_template/vhls/convolution.hpp:42,
                 from ../../../../lab5_template/vhls/testbench.cpp:34:
C:/Xilinx/Vivado/2018.3/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vivado/2018.3/include/hls_fpo.h:186:0,
                 from C:/Xilinx/Vivado/2018.3/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2018.3/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2018.3/include/ap_axi_sdata.h:86,
                 from ../../../../lab5_template/vhls/convolution.hpp:42,
                 from ../../../../lab5_template/vhls/testbench.cpp:34:
C:/Xilinx/Vivado/2018.3/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vivado/2018.3/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from C:/Xilinx/Vivado/2018.3/include/hls_fpo.h:186,
                 from C:/Xilinx/Vivado/2018.3/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2018.3/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2018.3/include/ap_axi_sdata.h:86,
                 from ../../../../lab5_template/vhls/convolution.hpp:42,
                 from ../../../../lab5_template/vhls/convolution.cpp:33:
C:/Xilinx/Vivado/2018.3/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vivado/2018.3/include/hls_fpo.h:186:0,
                 from C:/Xilinx/Vivado/2018.3/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2018.3/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2018.3/include/ap_axi_sdata.h:86,
                 from ../../../../lab5_template/vhls/convolution.hpp:42,
                 from ../../../../lab5_template/vhls/convolution.cpp:33:
C:/Xilinx/Vivado/2018.3/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
