    INFO - Starting synthesis for configs:
    INFO - 	suites/All/All_lut_rs_abc_v19.json
    INFO - 	suites/All/All_lut_rs_abc_a20.json
    INFO - 	suites/All/All_lut_rs_abc_a21
    INFO - Output directory - /home/users/aram/Workspace/yosys_verific_rs/result_15-02-2022T10-35-11
    INFO - Running synthesis for All_lut_rs_abc_v19.json config
    INFO - Starting synthesis run of i2c_master for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of adder_64 for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of systemcdes for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of adder_columns for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of s38584 for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of cf_fir_24_16_16 for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of bin2seven for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of adder_max for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of dma for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of ata_ocidec-1 for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of adder_128 for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of des_perf for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of cf_rca_16 for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of counter120bitx5 for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of des_ao for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of io_tc1 for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of spi for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of conv2d_no_ksa for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of multi_enc_decx2x4 for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of io_reg_max for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of cavlc for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of iir for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of mac_16 for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of mc for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of wb_conmax for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of io_max for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of conv2d for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of ata_ocidec-2 for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of IR_Remote for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of io_reg_tc1 for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of usbf for configuration All_lut_rs_abc_v19.json
    INFO - Starting synthesis run of wb_dma for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of adder_64 for configuration All_lut_rs_abc_v19.json in 2.1024491786956787 seconds.
    INFO - Starting synthesis run of multiplier_8bit for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of i2c_master for configuration All_lut_rs_abc_v19.json in 3.6531243324279785 seconds.
    INFO - Starting synthesis run of osc_alu for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of ata_ocidec-1 for configuration All_lut_rs_abc_v19.json in 3.780381441116333 seconds.
    INFO - Starting synthesis run of rgb2ycrcb for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of adder_128 for configuration All_lut_rs_abc_v19.json in 3.9860565662384033 seconds.
    INFO - Starting synthesis run of smithwaterman for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of ata_ocidec-2 for configuration All_lut_rs_abc_v19.json in 4.1023595333099365 seconds.
    INFO - Starting synthesis run of spi_master_top for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of adder_max for configuration All_lut_rs_abc_v19.json in 5.186446905136108 seconds.
    INFO - Starting synthesis run of top_120_13 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of multiplier_8bit for configuration All_lut_rs_abc_v19.json in 3.3781301975250244 seconds.
    INFO - Starting synthesis run of unsigned_mult_50 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of spi_master_top for configuration All_lut_rs_abc_v19.json in 2.787053108215332 seconds.
    INFO - Starting synthesis run of unsigned_mult_80 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of mac_16 for configuration All_lut_rs_abc_v19.json in 7.237701177597046 seconds.
    INFO - Starting synthesis run of ycrcb2rgb for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of IR_Remote for configuration All_lut_rs_abc_v19.json in 9.133612155914307 seconds.
    INFO - Starting synthesis run of b04 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of adder_columns for configuration All_lut_rs_abc_v19.json in 9.751570224761963 seconds.
    INFO - Starting synthesis run of b05 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of counter120bitx5 for configuration All_lut_rs_abc_v19.json in 10.063831567764282 seconds.
    INFO - Starting synthesis run of b11 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of b04 for configuration All_lut_rs_abc_v19.json in 1.6233241558074951 seconds.
    INFO - Starting synthesis run of b12 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of top_120_13 for configuration All_lut_rs_abc_v19.json in 6.178937673568726 seconds.
    INFO - Starting synthesis run of b14 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of spi for configuration All_lut_rs_abc_v19.json in 11.822869777679443 seconds.
    INFO - Starting synthesis run of b15 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of b11 for configuration All_lut_rs_abc_v19.json in 2.4656577110290527 seconds.
    INFO - Starting synthesis run of b17 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of osc_alu for configuration All_lut_rs_abc_v19.json in 9.496799945831299 seconds.
    INFO - Starting synthesis run of b18 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of b05 for configuration All_lut_rs_abc_v19.json in 3.7044825553894043 seconds.
    INFO - Starting synthesis run of b20 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of bin2seven for configuration All_lut_rs_abc_v19.json in 13.873404502868652 seconds.
    INFO - Starting synthesis run of b21 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of des_ao for configuration All_lut_rs_abc_v19.json in 15.002292156219482 seconds.
    INFO - Starting synthesis run of b22 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of ycrcb2rgb for configuration All_lut_rs_abc_v19.json in 8.753052711486816 seconds.
    INFO - Starting synthesis run of adder for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of io_reg_tc1 for configuration All_lut_rs_abc_v19.json in 17.114372730255127 seconds.
    INFO - Starting synthesis run of arbiter for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of b12 for configuration All_lut_rs_abc_v19.json in 6.668370485305786 seconds.
    INFO - Starting synthesis run of bar for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of io_reg_max for configuration All_lut_rs_abc_v19.json in 17.821535348892212 seconds.
    INFO - Starting synthesis run of i2c for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of rgb2ycrcb for configuration All_lut_rs_abc_v19.json in 14.608002424240112 seconds.
    INFO - Starting synthesis run of log2 for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of io_max for configuration All_lut_rs_abc_v19.json in 19.673348665237427 seconds.
    INFO - Starting synthesis run of max for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of io_tc1 for configuration All_lut_rs_abc_v19.json in 19.723172187805176 seconds.
    INFO - Starting synthesis run of mem_ctrl for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of wb_dma for configuration All_lut_rs_abc_v19.json in 19.84745764732361 seconds.
    INFO - Starting synthesis run of multiplier for configuration All_lut_rs_abc_v19.json
    INFO - Successfully completed synthesis run of multi_enc_decx2x4 for configuration All_lut_rs_abc_v19.json in 21.2306547164917 seconds.
    INFO - Successfully completed synthesis run of adder for configuration All_lut_rs_abc_v19.json in 5.913213491439819 seconds.
    INFO - Successfully completed synthesis run of i2c for configuration All_lut_rs_abc_v19.json in 5.865773677825928 seconds.
    INFO - Successfully completed synthesis run of iir for configuration All_lut_rs_abc_v19.json in 25.96740746498108 seconds.
    INFO - Successfully completed synthesis run of systemcdes for configuration All_lut_rs_abc_v19.json in 26.488868474960327 seconds.
    INFO - Successfully completed synthesis run of cavlc for configuration All_lut_rs_abc_v19.json in 30.080917835235596 seconds.
    INFO - Successfully completed synthesis run of bar for configuration All_lut_rs_abc_v19.json in 19.220226049423218 seconds.
    INFO - Successfully completed synthesis run of max for configuration All_lut_rs_abc_v19.json in 18.874410390853882 seconds.
    INFO - Successfully completed synthesis run of b14 for configuration All_lut_rs_abc_v19.json in 28.760292053222656 seconds.
    INFO - Successfully completed synthesis run of mc for configuration All_lut_rs_abc_v19.json in 41.595314741134644 seconds.
    INFO - Successfully completed synthesis run of usbf for configuration All_lut_rs_abc_v19.json in 41.86997413635254 seconds.
    INFO - Successfully completed synthesis run of unsigned_mult_50 for configuration All_lut_rs_abc_v19.json in 44.78121638298035 seconds.
    INFO - Successfully completed synthesis run of conv2d_no_ksa for configuration All_lut_rs_abc_v19.json in 52.69583535194397 seconds.
    INFO - Successfully completed synthesis run of conv2d for configuration All_lut_rs_abc_v19.json in 59.88887095451355 seconds.
    INFO - Successfully completed synthesis run of b15 for configuration All_lut_rs_abc_v19.json in 54.785136222839355 seconds.
    INFO - Successfully completed synthesis run of cf_rca_16 for configuration All_lut_rs_abc_v19.json in 70.95161867141724 seconds.
    INFO - Successfully completed synthesis run of b21 for configuration All_lut_rs_abc_v19.json in 64.8777904510498 seconds.
    INFO - Successfully completed synthesis run of dma for configuration All_lut_rs_abc_v19.json in 83.00032305717468 seconds.
    INFO - Successfully completed synthesis run of b20 for configuration All_lut_rs_abc_v19.json in 72.77772307395935 seconds.
    INFO - Successfully completed synthesis run of des_perf for configuration All_lut_rs_abc_v19.json in 90.85773062705994 seconds.
    INFO - Successfully completed synthesis run of s38584 for configuration All_lut_rs_abc_v19.json in 97.8623776435852 seconds.
    INFO - Successfully completed synthesis run of b22 for configuration All_lut_rs_abc_v19.json in 106.93610787391663 seconds.
    INFO - Successfully completed synthesis run of unsigned_mult_80 for configuration All_lut_rs_abc_v19.json in 129.09198689460754 seconds.
    INFO - Successfully completed synthesis run of wb_conmax for configuration All_lut_rs_abc_v19.json in 158.1488745212555 seconds.
    INFO - Successfully completed synthesis run of arbiter for configuration All_lut_rs_abc_v19.json in 171.59326910972595 seconds.
    INFO - Successfully completed synthesis run of b17 for configuration All_lut_rs_abc_v19.json in 198.6441252231598 seconds.
    INFO - Successfully completed synthesis run of multiplier for configuration All_lut_rs_abc_v19.json in 230.78337025642395 seconds.
    INFO - Successfully completed synthesis run of mem_ctrl for configuration All_lut_rs_abc_v19.json in 306.29910373687744 seconds.
    INFO - Successfully completed synthesis run of log2 for configuration All_lut_rs_abc_v19.json in 353.2807500362396 seconds.
    INFO - Successfully completed synthesis run of cf_fir_24_16_16 for configuration All_lut_rs_abc_v19.json in 411.7484941482544 seconds.
    INFO - Successfully completed synthesis run of b18 for configuration All_lut_rs_abc_v19.json in 688.987051486969 seconds.
    INFO - Successfully completed synthesis run of smithwaterman for configuration All_lut_rs_abc_v19.json in 1687.9408645629883 seconds.
    INFO - Finished synthesis for All_lut_rs_abc_v19.json config in 1692.0346245765686 seconds
    INFO - Running synthesis for All_lut_rs_abc_a20.json config
    INFO - Starting synthesis run of cavlc for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of i2c_master for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of des_ao for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of ata_ocidec-2 for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of dma for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of s38584 for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of spi for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of mc for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of systemcdes for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of adder_128 for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of wb_dma for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of usbf for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of adder_64 for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of adder_columns for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of IR_Remote for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of wb_conmax for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of cf_fir_24_16_16 for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of cf_rca_16 for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of adder_max for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of conv2d for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of conv2d_no_ksa for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of counter120bitx5 for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of iir for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of des_perf for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of io_reg_max for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of io_reg_tc1 for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of mac_16 for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of io_tc1 for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of multi_enc_decx2x4 for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of io_max for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of bin2seven for configuration All_lut_rs_abc_a20.json
    INFO - Starting synthesis run of ata_ocidec-1 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of adder_64 for configuration All_lut_rs_abc_a20.json in 2.281599521636963 seconds.
    INFO - Starting synthesis run of multiplier_8bit for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of ata_ocidec-1 for configuration All_lut_rs_abc_a20.json in 3.3368289470672607 seconds.
    INFO - Starting synthesis run of osc_alu for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of i2c_master for configuration All_lut_rs_abc_a20.json in 3.7310891151428223 seconds.
    INFO - Starting synthesis run of rgb2ycrcb for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of ata_ocidec-2 for configuration All_lut_rs_abc_a20.json in 3.9048962593078613 seconds.
    INFO - Starting synthesis run of smithwaterman for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of adder_128 for configuration All_lut_rs_abc_a20.json in 4.070624113082886 seconds.
    INFO - Starting synthesis run of spi_master_top for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of multiplier_8bit for configuration All_lut_rs_abc_a20.json in 3.0231330394744873 seconds.
    INFO - Starting synthesis run of top_120_13 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of adder_max for configuration All_lut_rs_abc_a20.json in 5.751925230026245 seconds.
    INFO - Starting synthesis run of unsigned_mult_50 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of spi_master_top for configuration All_lut_rs_abc_a20.json in 2.5161261558532715 seconds.
    INFO - Starting synthesis run of unsigned_mult_80 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of mac_16 for configuration All_lut_rs_abc_a20.json in 6.846601963043213 seconds.
    INFO - Starting synthesis run of ycrcb2rgb for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of IR_Remote for configuration All_lut_rs_abc_a20.json in 8.876223802566528 seconds.
    INFO - Starting synthesis run of b04 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of b04 for configuration All_lut_rs_abc_a20.json in 1.531728982925415 seconds.
    INFO - Starting synthesis run of b05 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of adder_columns for configuration All_lut_rs_abc_a20.json in 10.66317105293274 seconds.
    INFO - Starting synthesis run of b11 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of counter120bitx5 for configuration All_lut_rs_abc_a20.json in 10.858951807022095 seconds.
    INFO - Starting synthesis run of b12 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of top_120_13 for configuration All_lut_rs_abc_a20.json in 5.846051216125488 seconds.
    INFO - Starting synthesis run of b14 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of spi for configuration All_lut_rs_abc_a20.json in 11.720368385314941 seconds.
    INFO - Starting synthesis run of b15 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of osc_alu for configuration All_lut_rs_abc_a20.json in 8.897523164749146 seconds.
    INFO - Starting synthesis run of b17 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of bin2seven for configuration All_lut_rs_abc_a20.json in 12.814002752304077 seconds.
    INFO - Starting synthesis run of b18 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of b11 for configuration All_lut_rs_abc_a20.json in 2.5376710891723633 seconds.
    INFO - Starting synthesis run of b20 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of b05 for configuration All_lut_rs_abc_a20.json in 3.601410388946533 seconds.
    INFO - Starting synthesis run of b21 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of des_ao for configuration All_lut_rs_abc_a20.json in 14.627953290939331 seconds.
    INFO - Starting synthesis run of b22 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of io_reg_tc1 for configuration All_lut_rs_abc_a20.json in 14.875338077545166 seconds.
    INFO - Starting synthesis run of adder for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of ycrcb2rgb for configuration All_lut_rs_abc_a20.json in 8.748516082763672 seconds.
    INFO - Starting synthesis run of arbiter for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of io_reg_max for configuration All_lut_rs_abc_a20.json in 16.727041482925415 seconds.
    INFO - Starting synthesis run of bar for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of b12 for configuration All_lut_rs_abc_a20.json in 6.681235313415527 seconds.
    INFO - Starting synthesis run of i2c for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of rgb2ycrcb for configuration All_lut_rs_abc_a20.json in 14.66279673576355 seconds.
    INFO - Starting synthesis run of log2 for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of wb_dma for configuration All_lut_rs_abc_a20.json in 18.807847023010254 seconds.
    INFO - Starting synthesis run of max for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of io_max for configuration All_lut_rs_abc_a20.json in 19.079326391220093 seconds.
    INFO - Starting synthesis run of mem_ctrl for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of io_tc1 for configuration All_lut_rs_abc_a20.json in 19.948013305664062 seconds.
    INFO - Starting synthesis run of multiplier for configuration All_lut_rs_abc_a20.json
    INFO - Successfully completed synthesis run of adder for configuration All_lut_rs_abc_a20.json in 6.025916814804077 seconds.
    INFO - Successfully completed synthesis run of multi_enc_decx2x4 for configuration All_lut_rs_abc_a20.json in 21.033047914505005 seconds.
    INFO - Successfully completed synthesis run of i2c for configuration All_lut_rs_abc_a20.json in 6.280208349227905 seconds.
    INFO - Successfully completed synthesis run of iir for configuration All_lut_rs_abc_a20.json in 25.596151113510132 seconds.
    INFO - Successfully completed synthesis run of systemcdes for configuration All_lut_rs_abc_a20.json in 26.018598794937134 seconds.
    INFO - Successfully completed synthesis run of cavlc for configuration All_lut_rs_abc_a20.json in 30.40527033805847 seconds.
    INFO - Successfully completed synthesis run of bar for configuration All_lut_rs_abc_a20.json in 17.870927810668945 seconds.
    INFO - Successfully completed synthesis run of max for configuration All_lut_rs_abc_a20.json in 20.25036382675171 seconds.
    INFO - Successfully completed synthesis run of mc for configuration All_lut_rs_abc_a20.json in 40.58043074607849 seconds.
    INFO - Successfully completed synthesis run of usbf for configuration All_lut_rs_abc_a20.json in 42.36927032470703 seconds.
    INFO - Successfully completed synthesis run of b14 for configuration All_lut_rs_abc_a20.json in 31.474223852157593 seconds.
    INFO - Successfully completed synthesis run of unsigned_mult_50 for configuration All_lut_rs_abc_a20.json in 43.96446204185486 seconds.
    INFO - Successfully completed synthesis run of conv2d_no_ksa for configuration All_lut_rs_abc_a20.json in 53.93596076965332 seconds.
    INFO - Successfully completed synthesis run of conv2d for configuration All_lut_rs_abc_a20.json in 58.80548858642578 seconds.
    INFO - Successfully completed synthesis run of b15 for configuration All_lut_rs_abc_a20.json in 54.84474420547485 seconds.
    INFO - Successfully completed synthesis run of cf_rca_16 for configuration All_lut_rs_abc_a20.json in 72.78154182434082 seconds.
    INFO - Successfully completed synthesis run of b21 for configuration All_lut_rs_abc_a20.json in 67.48270153999329 seconds.
    INFO - Successfully completed synthesis run of dma for configuration All_lut_rs_abc_a20.json in 85.28965783119202 seconds.
    INFO - Successfully completed synthesis run of b20 for configuration All_lut_rs_abc_a20.json in 74.26778435707092 seconds.
    INFO - Successfully completed synthesis run of des_perf for configuration All_lut_rs_abc_a20.json in 87.53486466407776 seconds.
    INFO - Successfully completed synthesis run of s38584 for configuration All_lut_rs_abc_a20.json in 100.20254325866699 seconds.
    INFO - Successfully completed synthesis run of b22 for configuration All_lut_rs_abc_a20.json in 108.53691720962524 seconds.
    INFO - Successfully completed synthesis run of unsigned_mult_80 for configuration All_lut_rs_abc_a20.json in 124.43226170539856 seconds.
    INFO - Successfully completed synthesis run of wb_conmax for configuration All_lut_rs_abc_a20.json in 164.4037253856659 seconds.
    INFO - Successfully completed synthesis run of arbiter for configuration All_lut_rs_abc_a20.json in 168.68226385116577 seconds.
    INFO - Successfully completed synthesis run of b17 for configuration All_lut_rs_abc_a20.json in 185.53429746627808 seconds.
    INFO - Successfully completed synthesis run of multiplier for configuration All_lut_rs_abc_a20.json in 240.63036704063416 seconds.
    INFO - Successfully completed synthesis run of mem_ctrl for configuration All_lut_rs_abc_a20.json in 321.29217052459717 seconds.
    INFO - Successfully completed synthesis run of log2 for configuration All_lut_rs_abc_a20.json in 352.8253951072693 seconds.
    INFO - Successfully completed synthesis run of cf_fir_24_16_16 for configuration All_lut_rs_abc_a20.json in 415.56793212890625 seconds.
    INFO - Successfully completed synthesis run of b18 for configuration All_lut_rs_abc_a20.json in 727.1400673389435 seconds.
    INFO - Successfully completed synthesis run of smithwaterman for configuration All_lut_rs_abc_a20.json in 1725.0248982906342 seconds.
    INFO - Finished synthesis for All_lut_rs_abc_a20.json config in 1729.0471527576447 seconds
    INFO - Running synthesis for All_lut_rs_abc_a21 config
    INFO - Starting synthesis run of des_ao for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of iir for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of io_max for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of cavlc for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of io_reg_max for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of io_reg_tc1 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of mac_16 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of io_tc1 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of multi_enc_decx2x4 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of mc for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of spi for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of ata_ocidec-2 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of s38584 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of systemcdes for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of usbf for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of IR_Remote for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of wb_conmax for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of adder_128 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of i2c_master for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of ata_ocidec-1 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of dma for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of wb_dma for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of adder_columns for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of adder_64 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of adder_max for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of bin2seven for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of cf_fir_24_16_16 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of cf_rca_16 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of conv2d for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of conv2d_no_ksa for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of counter120bitx5 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of des_perf for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of adder_64 for configuration All_lut_rs_abc_a21 in 2.392116069793701 seconds.
    INFO - Starting synthesis run of multiplier_8bit for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of ata_ocidec-1 for configuration All_lut_rs_abc_a21 in 3.49275279045105 seconds.
    INFO - Starting synthesis run of osc_alu for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of i2c_master for configuration All_lut_rs_abc_a21 in 3.5707812309265137 seconds.
    INFO - Starting synthesis run of rgb2ycrcb for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of ata_ocidec-2 for configuration All_lut_rs_abc_a21 in 4.160881757736206 seconds.
    INFO - Starting synthesis run of smithwaterman for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of adder_128 for configuration All_lut_rs_abc_a21 in 4.434256076812744 seconds.
    INFO - Starting synthesis run of spi_master_top for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of multiplier_8bit for configuration All_lut_rs_abc_a21 in 3.3711884021759033 seconds.
    INFO - Starting synthesis run of top_120_13 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of adder_max for configuration All_lut_rs_abc_a21 in 6.323981761932373 seconds.
    INFO - Starting synthesis run of unsigned_mult_50 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of spi_master_top for configuration All_lut_rs_abc_a21 in 2.6231844425201416 seconds.
    INFO - Starting synthesis run of unsigned_mult_80 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of mac_16 for configuration All_lut_rs_abc_a21 in 7.7218852043151855 seconds.
    INFO - Starting synthesis run of ycrcb2rgb for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of IR_Remote for configuration All_lut_rs_abc_a21 in 8.79206657409668 seconds.
    INFO - Starting synthesis run of b04 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of b04 for configuration All_lut_rs_abc_a21 in 1.6732666492462158 seconds.
    INFO - Starting synthesis run of b05 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of counter120bitx5 for configuration All_lut_rs_abc_a21 in 11.55679702758789 seconds.
    INFO - Starting synthesis run of b11 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of top_120_13 for configuration All_lut_rs_abc_a21 in 6.100270748138428 seconds.
    INFO - Starting synthesis run of b12 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of adder_columns for configuration All_lut_rs_abc_a21 in 12.061965942382812 seconds.
    INFO - Starting synthesis run of b14 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of spi for configuration All_lut_rs_abc_a21 in 12.721192836761475 seconds.
    INFO - Starting synthesis run of b15 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of osc_alu for configuration All_lut_rs_abc_a21 in 9.894572973251343 seconds.
    INFO - Successfully completed synthesis run of bin2seven for configuration All_lut_rs_abc_a21 in 13.404648780822754 seconds.
    INFO - Starting synthesis run of b17 for configuration All_lut_rs_abc_a21
    INFO - Starting synthesis run of b18 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of b11 for configuration All_lut_rs_abc_a21 in 2.3449320793151855 seconds.
    INFO - Starting synthesis run of b20 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of b05 for configuration All_lut_rs_abc_a21 in 3.5292255878448486 seconds.
    INFO - Starting synthesis run of b21 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of des_ao for configuration All_lut_rs_abc_a21 in 15.493347644805908 seconds.
    INFO - Starting synthesis run of b22 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of ycrcb2rgb for configuration All_lut_rs_abc_a21 in 9.344136476516724 seconds.
    INFO - Starting synthesis run of adder for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of io_reg_tc1 for configuration All_lut_rs_abc_a21 in 17.798866510391235 seconds.
    INFO - Starting synthesis run of arbiter for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of wb_dma for configuration All_lut_rs_abc_a21 in 18.851133108139038 seconds.
    INFO - Starting synthesis run of bar for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of b12 for configuration All_lut_rs_abc_a21 in 7.020028829574585 seconds.
    INFO - Starting synthesis run of i2c for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of io_reg_max for configuration All_lut_rs_abc_a21 in 19.07919406890869 seconds.
    INFO - Starting synthesis run of log2 for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of rgb2ycrcb for configuration All_lut_rs_abc_a21 in 15.597751379013062 seconds.
    INFO - Starting synthesis run of max for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of io_tc1 for configuration All_lut_rs_abc_a21 in 21.59845232963562 seconds.
    INFO - Starting synthesis run of mem_ctrl for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of multi_enc_decx2x4 for configuration All_lut_rs_abc_a21 in 21.988590478897095 seconds.
    INFO - Starting synthesis run of multiplier for configuration All_lut_rs_abc_a21
    INFO - Successfully completed synthesis run of io_max for configuration All_lut_rs_abc_a21 in 22.655261754989624 seconds.
    INFO - Successfully completed synthesis run of adder for configuration All_lut_rs_abc_a21 in 6.299786567687988 seconds.
    INFO - Successfully completed synthesis run of i2c for configuration All_lut_rs_abc_a21 in 6.223276376724243 seconds.
    INFO - Successfully completed synthesis run of systemcdes for configuration All_lut_rs_abc_a21 in 26.014354944229126 seconds.
    INFO - Successfully completed synthesis run of iir for configuration All_lut_rs_abc_a21 in 30.84389066696167 seconds.
    INFO - Successfully completed synthesis run of cavlc for configuration All_lut_rs_abc_a21 in 31.543986082077026 seconds.
    INFO - Successfully completed synthesis run of bar for configuration All_lut_rs_abc_a21 in 19.725325345993042 seconds.
    INFO - Successfully completed synthesis run of max for configuration All_lut_rs_abc_a21 in 20.746609687805176 seconds.
    INFO - Successfully completed synthesis run of mc for configuration All_lut_rs_abc_a21 in 43.0840482711792 seconds.
    INFO - Successfully completed synthesis run of usbf for configuration All_lut_rs_abc_a21 in 43.20839762687683 seconds.
    INFO - Successfully completed synthesis run of b14 for configuration All_lut_rs_abc_a21 in 33.280524492263794 seconds.
    INFO - Successfully completed synthesis run of conv2d_no_ksa for configuration All_lut_rs_abc_a21 in 52.68433094024658 seconds.
    INFO - Successfully completed synthesis run of conv2d for configuration All_lut_rs_abc_a21 in 59.36157727241516 seconds.
    INFO - Successfully completed synthesis run of unsigned_mult_50 for configuration All_lut_rs_abc_a21 in 58.95761799812317 seconds.
    INFO - Successfully completed synthesis run of b15 for configuration All_lut_rs_abc_a21 in 58.76930379867554 seconds.
    INFO - Successfully completed synthesis run of cf_rca_16 for configuration All_lut_rs_abc_a21 in 72.17664408683777 seconds.
    INFO - Successfully completed synthesis run of dma for configuration All_lut_rs_abc_a21 in 85.56663417816162 seconds.
    INFO - Successfully completed synthesis run of b21 for configuration All_lut_rs_abc_a21 in 73.4680905342102 seconds.
    INFO - Successfully completed synthesis run of des_perf for configuration All_lut_rs_abc_a21 in 89.43437242507935 seconds.
    INFO - Successfully completed synthesis run of b20 for configuration All_lut_rs_abc_a21 in 81.80105495452881 seconds.
    INFO - Successfully completed synthesis run of s38584 for configuration All_lut_rs_abc_a21 in 96.90547919273376 seconds.
    INFO - Successfully completed synthesis run of b22 for configuration All_lut_rs_abc_a21 in 124.78914976119995 seconds.
    INFO - Successfully completed synthesis run of wb_conmax for configuration All_lut_rs_abc_a21 in 165.90569806098938 seconds.
    INFO - Successfully completed synthesis run of unsigned_mult_80 for configuration All_lut_rs_abc_a21 in 166.35502314567566 seconds.
    INFO - Successfully completed synthesis run of b17 for configuration All_lut_rs_abc_a21 in 209.12665629386902 seconds.
    INFO - Successfully completed synthesis run of arbiter for configuration All_lut_rs_abc_a21 in 228.97100067138672 seconds.
    INFO - Successfully completed synthesis run of multiplier for configuration All_lut_rs_abc_a21 in 274.99679231643677 seconds.
    INFO - Successfully completed synthesis run of mem_ctrl for configuration All_lut_rs_abc_a21 in 329.29675245285034 seconds.
    INFO - Successfully completed synthesis run of log2 for configuration All_lut_rs_abc_a21 in 425.50338315963745 seconds.
    INFO - Successfully completed synthesis run of cf_fir_24_16_16 for configuration All_lut_rs_abc_a21 in 499.8615605831146 seconds.
    INFO - Successfully completed synthesis run of b18 for configuration All_lut_rs_abc_a21 in 744.3688073158264 seconds.
    INFO - Successfully completed synthesis run of smithwaterman for configuration All_lut_rs_abc_a21 in 1860.1375958919525 seconds.
    INFO - Finished synthesis for All_lut_rs_abc_a21 config in 1864.4800174236298 seconds
    INFO - Synthesis run completed in 5285.566535711288 seconds.
