#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Oct  7 09:24:22 2024
# Process ID: 3218689
# Current directory: /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/synth_1
# Command line: vivado -log top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl
# Log file: /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/synth_1/top_wrapper.vds
# Journal file: /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/synth_1/vivado.jou
# Running On        :george-MacBookPro
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Core(TM) i9-9980HK CPU @ 2.40GHz
# CPU Frequency     :2400.055 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :67320 MB
# Swap memory       :2147 MB
# Total Virtual     :69468 MB
# Available Virtual :54608 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1350.945 ; gain = 2.992 ; free physical = 22937 ; free virtual = 52046
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/george/Projects/ip_repo/axis_spi_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/george/Projects/CameraZynq/submodules/ip_repo/spi_dma_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/george/Xilinx/Vivado/2024.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1399.852 ; gain = 45.938 ; free physical = 22844 ; free virtual = 51967
Command: read_checkpoint -auto_incremental -incremental /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/utils_1/imports/synth_1/top_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/utils_1/imports/synth_1/top_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_wrapper -part xc7z020clg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Device 21-9227] Part: xc7z020clg484-2 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3218875
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2183.996 ; gain = 412.801 ; free physical = 21988 ; free virtual = 51111
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ipshared/8745/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'top_wrapper' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/hdl/top_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/george/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/home/george/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:1018]
INFO: [Synth 8-6157] synthesizing module 'top_axi_interconnect_1_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:1612]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1WTCMGT' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_auto_pc_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_pc_0/synth/top_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_aw_channel' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_cmd_translator' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_incr_cmd' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_incr_cmd' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wrap_cmd' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wrap_cmd' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_cmd_translator' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_aw_channel' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_b_channel' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_b_channel' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_ar_channel' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_ar_channel' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_r_channel' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized2' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized2' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_r_channel' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'SI_REG' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized3' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized3' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized4' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized4' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized5' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized5' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized6' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized6' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'MI_REG' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_pc_0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_pc_0/synth/top_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1WTCMGT' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_AFECZC' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:323]
INFO: [Synth 8-6157] synthesizing module 'top_auto_pc_1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_pc_1/synth/top_auto_pc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_pc_1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_pc_1/synth/top_auto_pc_1.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'top_auto_pc_1' is unconnected for instance 'auto_pc' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:562]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'top_auto_pc_1' is unconnected for instance 'auto_pc' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:562]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'top_auto_pc_1' has 60 connections declared, but only 58 given [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:562]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_AFECZC' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:323]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_MHSTQF' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:623]
INFO: [Synth 8-6157] synthesizing module 'top_auto_pc_2' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_pc_2/synth/top_auto_pc_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'top_auto_pc_2' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_pc_2/synth/top_auto_pc_2.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'top_auto_pc_2' is unconnected for instance 'auto_pc' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:938]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'top_auto_pc_2' is unconnected for instance 'auto_pc' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:938]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'top_auto_pc_2' has 79 connections declared, but only 77 given [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:938]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_MHSTQF' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:623]
INFO: [Synth 8-6157] synthesizing module 'top_xbar_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_xbar_0_1/synth/top_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_axi_crossbar' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_crossbar' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_decoder' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized2' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized2' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_decoder' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/home/george/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/home/george/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_arbiter_resp' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_arbiter_resp' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_si_transactor__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_splitter' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_splitter' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_wdata_router' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_wdata_router' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_wdata_mux' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_wdata_mux' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized7' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized7' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized8' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized8' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized9' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized9' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized10' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized10' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_ndeep_srl__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_srl_fifo__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_wdata_mux__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_wdata_mux__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_decerr_slave' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_decerr_slave' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_arbiter' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_arbiter' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_crossbar' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_axi_crossbar' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'top_xbar_0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_xbar_0_1/synth/top_xbar_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_axi_interconnect_1_0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:1612]
INFO: [Synth 8-6157] synthesizing module 'top_clk_wiz_0_1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'top_clk_wiz_0_1_clk_wiz' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/george/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/home/george/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/george/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 75 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 36 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/george/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/george/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/george/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'top_clk_wiz_0_1_clk_wiz' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'top_clk_wiz_0_1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'peripherals_inst_1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:673]
INFO: [Synth 8-638] synthesizing module 'peripherals_inst_1_axi_gpio_0_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/synth/peripherals_inst_1_axi_gpio_0_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 23 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 8 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:1270' bound to instance 'U0' of component 'axi_gpio' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/synth/peripherals_inst_1_axi_gpio_0_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:257]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:838]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-256] done synthesizing module 'peripherals_inst_1_axi_gpio_0_0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/synth/peripherals_inst_1_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'peripherals_inst_1_axi_interconnect_0_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:1311]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1NDICG2' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1NDICG2' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1MWKM8V' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:145]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1MWKM8V' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:145]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1NJFQGO' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:277]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1NJFQGO' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:277]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1NOTQJP' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:409]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1NOTQJP' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:409]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1ML9B06' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:541]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1ML9B06' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:541]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5L9SC1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:2145]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5L9SC1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:2145]
INFO: [Synth 8-6157] synthesizing module 'peripherals_inst_1_xbar_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_xbar_0/synth/peripherals_inst_1_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_axi_crossbar__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_crossbar_sasd' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_decoder__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized3' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized3' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized4' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized4' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_decoder__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_decerr_slave__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_decerr_slave__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_arbiter_sasd' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_arbiter_sasd' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_splitter__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_splitter__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized11' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized4' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_crossbar_sasd' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_axi_crossbar__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'peripherals_inst_1_xbar_0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_xbar_0/synth/peripherals_inst_1_xbar_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'peripherals_inst_1_xbar_0' is unconnected for instance 'xbar' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:2104]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'peripherals_inst_1_xbar_0' is unconnected for instance 'xbar' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:2104]
WARNING: [Synth 8-7023] instance 'xbar' of module 'peripherals_inst_1_xbar_0' has 40 connections declared, but only 38 given [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:2104]
INFO: [Synth 8-6155] done synthesizing module 'peripherals_inst_1_axi_interconnect_0_0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/synth/peripherals_inst_1.v:1311]
INFO: [Synth 8-638] synthesizing module 'peripherals_inst_1_axi_quad_spi_badc_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/synth/peripherals_inst_1_axi_quad_spi_badc_0.vhd:97]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_XIP_PERF_MODE bound to: 1 - type: integer 
	Parameter C_BYTE_LEVEL_INTERRUPT_EN bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 4 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36483' bound to instance 'U0' of component 'axi_quad_spi' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/synth/peripherals_inst_1_axi_quad_spi_badc_0.vhd:290]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36723]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34979]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19197]
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:2417]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:2417]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:14932]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:14932]
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173' bound to instance 'RX_FIFO_II' of component 'xpm_fifo_async' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:21041]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-226] default block is never used [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:660]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:660]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:246]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:1923]
INFO: [Synth 8-226] default block is never used [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:246]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:13456]
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:13456]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:3638]
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:3638]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:8766]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:8766]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:13811]
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:13811]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:2649]
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:2649]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:865]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:865]
INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19197]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34979]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36723]
INFO: [Synth 8-256] done synthesizing module 'peripherals_inst_1_axi_quad_spi_badc_0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/synth/peripherals_inst_1_axi_quad_spi_badc_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'peripherals_inst_1_axi_quad_spi_disp_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/synth/peripherals_inst_1_axi_quad_spi_disp_0.vhd:97]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_XIP_PERF_MODE bound to: 1 - type: integer 
	Parameter C_BYTE_LEVEL_INTERRUPT_EN bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36483' bound to instance 'U0' of component 'axi_quad_spi' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/synth/peripherals_inst_1_axi_quad_spi_disp_0.vhd:290]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36723]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34979]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19197]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:14932]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:14932]
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173' bound to instance 'RX_FIFO_II' of component 'xpm_fifo_async' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:21041]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-226] default block is never used [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-638] synthesizing module 'counter_f__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:660]
INFO: [Synth 8-256] done synthesizing module 'counter_f__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:660]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:246]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:1923]
INFO: [Synth 8-226] default block is never used [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/0a12/hdl/lib_fifo_v1_0_rfs.vhd:246]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:3638]
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:3638]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:8766]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:8766]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19197]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34979]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36723]
INFO: [Synth 8-256] done synthesizing module 'peripherals_inst_1_axi_quad_spi_disp_0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/synth/peripherals_inst_1_axi_quad_spi_disp_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'peripherals_inst_1_axi_uartlite_esp_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/synth/peripherals_inst_1_axi_uartlite_esp_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2089' bound to instance 'U0' of component 'axi_uartlite' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/synth/peripherals_inst_1_axi_uartlite_esp_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2151]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'baudrate' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1426]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1426]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:906]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:906]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2151]
INFO: [Synth 8-256] done synthesizing module 'peripherals_inst_1_axi_uartlite_esp_0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/synth/peripherals_inst_1_axi_uartlite_esp_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'peripherals_inst_1_axi_uartlite_pmc_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/synth/peripherals_inst_1_axi_uartlite_pmc_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2089' bound to instance 'U0' of component 'axi_uartlite' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/synth/peripherals_inst_1_axi_uartlite_pmc_0.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'peripherals_inst_1_axi_uartlite_pmc_0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/synth/peripherals_inst_1_axi_uartlite_pmc_0.vhd:86]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 41 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 82 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 82 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:339]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:339]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:339]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:339]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:339]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:339]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:339]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:339]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:339]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:339]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:339]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:339]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:339]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/synth/top_processing_system7_0_0.v:339]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'top_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:1496]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'top_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:1496]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'top_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:1496]
WARNING: [Synth 8-7071] port 'USB1_PORT_INDCTL' of module 'top_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:1496]
WARNING: [Synth 8-7071] port 'USB1_VBUS_PWRSELECT' of module 'top_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:1496]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'top_processing_system7_0_0' has 71 connections declared, but only 66 given [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:1496]
INFO: [Synth 8-638] synthesizing module 'top_rst_ps7_0_50M_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/synth/top_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/synth/top_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/george/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'top_rst_ps7_0_50M_0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/synth/top_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'top_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:1563]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'top_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:1563]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:1563]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'top_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:1563]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'top_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/synth/top.v:1563]
INFO: [Synth 8-638] synthesizing module 'sensor_inst_0_axi_gpio_0_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/synth/sensor_inst_0_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 14 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 3 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:1270' bound to instance 'U0' of component 'axi_gpio' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/synth/sensor_inst_0_axi_gpio_0_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:838]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized8' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized8' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:1356]
INFO: [Synth 8-256] done synthesizing module 'sensor_inst_0_axi_gpio_0_0' (0#1) [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/synth/sensor_inst_0_axi_gpio_0_0.vhd:85]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 30.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-7071] port 'locked' of module 'sensor_inst_0_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/synth/sensor_inst_0.v:171]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'sensor_inst_0_clk_wiz_0_0' has 5 connections declared, but only 4 given [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/synth/sensor_inst_0.v:171]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/synth/sensor_inst_0.v:176]
	Parameter N_BITS_PIXEL bound to: 12 - type: integer 
WARNING: [Synth 8-7071] port 'v_sync_o' of module 'sensor_inst_0_frame_detector_0_0' is unconnected for instance 'frame_detector_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/synth/sensor_inst_0.v:176]
WARNING: [Synth 8-7071] port 'h_sync_o' of module 'sensor_inst_0_frame_detector_0_0' is unconnected for instance 'frame_detector_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/synth/sensor_inst_0.v:176]
WARNING: [Synth 8-7071] port 'de_o' of module 'sensor_inst_0_frame_detector_0_0' is unconnected for instance 'frame_detector_0' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/synth/sensor_inst_0.v:176]
WARNING: [Synth 8-7023] instance 'frame_detector_0' of module 'sensor_inst_0_frame_detector_0_0' has 6 connections declared, but only 3 given [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/synth/sensor_inst_0.v:176]
WARNING: [Synth 8-7071] port 'falling_o' of module 'edge_capture' is unconnected for instance 'edge_cap_0' [/home/george/Projects/CameraFPGA/gmax0505_streamer/frame_engine.v:34]
WARNING: [Synth 8-7023] instance 'edge_cap_0' of module 'edge_capture' has 5 connections declared, but only 4 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/frame_engine.v:34]
WARNING: [Synth 8-7071] port 'falling_o' of module 'edge_capture' is unconnected for instance 'edge_cap_1' [/home/george/Projects/CameraFPGA/gmax0505_streamer/frame_engine.v:41]
WARNING: [Synth 8-7023] instance 'edge_cap_1' of module 'edge_capture' has 5 connections declared, but only 4 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/frame_engine.v:41]
WARNING: [Synth 8-7071] port 'rising_o' of module 'edge_capture' is unconnected for instance 'edge_cap_2' [/home/george/Projects/CameraFPGA/gmax0505_streamer/frame_engine.v:48]
WARNING: [Synth 8-7023] instance 'edge_cap_2' of module 'edge_capture' has 5 connections declared, but only 4 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/frame_engine.v:48]
WARNING: [Synth 8-7071] port 'rising_o' of module 'edge_capture' is unconnected for instance 'edge_cap_3' [/home/george/Projects/CameraFPGA/gmax0505_streamer/frame_engine.v:55]
WARNING: [Synth 8-7023] instance 'edge_cap_3' of module 'edge_capture' has 5 connections declared, but only 4 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/frame_engine.v:55]
	Parameter CYCLES bound to: 10 - type: integer 
WARNING: [Synth 8-7071] port 'falling_o' of module 'edge_capture' is unconnected for instance 'edge_cap0' [/home/george/Projects/CameraFPGA/gmax0505_streamer/pulse_generator.v:14]
WARNING: [Synth 8-7023] instance 'edge_cap0' of module 'edge_capture' has 5 connections declared, but only 4 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/pulse_generator.v:14]
WARNING: [Synth 8-7071] port 'falling_o' of module 'edge_capture' is unconnected for instance 'int_ready' [/home/george/Projects/CameraFPGA/gmax0505_streamer/frame_engine.v:149]
WARNING: [Synth 8-7023] instance 'int_ready' of module 'edge_capture' has 5 connections declared, but only 4 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/frame_engine.v:149]
WARNING: [Synth 8-7071] port 'rising_o' of module 'edge_capture' is unconnected for instance 'int_frame_done' [/home/george/Projects/CameraFPGA/gmax0505_streamer/frame_engine.v:156]
WARNING: [Synth 8-7023] instance 'int_frame_done' of module 'edge_capture' has 5 connections declared, but only 4 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/frame_engine.v:156]
	Parameter N_CHANNELS bound to: 16 - type: integer 
	Parameter N_BITS_PIXEL bound to: 12 - type: integer 
	Parameter N_BITS_PIXEL bound to: 12 - type: integer 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter DIV bound to: 12 - type: integer 
WARNING: [Synth 8-7071] port 'falling_o' of module 'edge_capture' is unconnected for instance 'edge_cap0' [/home/george/Projects/CameraFPGA/gmax0505_streamer/decoder.v:24]
WARNING: [Synth 8-7023] instance 'edge_cap0' of module 'edge_capture' has 5 connections declared, but only 4 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/decoder.v:24]
WARNING: [Synth 8-7071] port 'falling_o' of module 'edge_capture' is unconnected for instance 'edge_cap_0' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_channel.v:72]
WARNING: [Synth 8-7023] instance 'edge_cap_0' of module 'edge_capture' has 5 connections declared, but only 4 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_channel.v:72]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
WARNING: [Synth 8-7071] port 'IDATAIN' of module 'IDELAYE2' is unconnected for instance 'idelay2_0' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_channel.v:89]
WARNING: [Synth 8-7023] instance 'idelay2_0' of module 'IDELAYE2' has 12 connections declared, but only 11 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_channel.v:89]
	Parameter HOLD_OFF_CYCLES bound to: 16 - type: integer 
	Parameter HOLD_OFF_CYCLES bound to: 256 - type: integer 
	Parameter WORD_WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_n' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-7023] instance 'channel_n' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:69]
WARNING: [Synth 8-689] width (32) of port connection 'RDY' does not match port width (1) of module 'IDELAYCTRL' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:30]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:30]
WARNING: [Synth 8-7071] port 'delay_setting_o' of module 'gmax0505_channel' is unconnected for instance 'channel_0' [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:38]
WARNING: [Synth 8-7023] instance 'channel_0' of module 'gmax0505_channel' has 10 connections declared, but only 9 given [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:38]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/synth/sensor_inst_0.v:202]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/synth/sensor_inst_0_ila_0_0.v:3215]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/synth/sensor_inst_0_ila_0_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/synth/sensor_inst_0_ila_0_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/synth/sensor_inst_0_ila_0_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/synth/sensor_inst_0_ila_0_0.v:3215]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/synth/sensor_inst_0_ila_0_0.v:3215]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_15_ila' has 1033 connections declared, but only 1027 given [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/synth/sensor_inst_0_ila_0_0.v:3215]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/4208/hdl/axi_gpio_v2_0_vh_rfs.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:771]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:771]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d2_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:9704]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:9705]
WARNING: [Synth 8-6014] Unused sequential element SPIXfer_done_int_pulse_d3_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:9762]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:10940]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_1dly_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:10941]
WARNING: [Synth 8-6014] Unused sequential element MODF_strobe_int_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:10970]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d1_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19828]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d2_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19829]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d3_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19830]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_d1_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19929]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_1_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19931]
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19174]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19175]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19176]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19177]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19178]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34870]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34878]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34882]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34883]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34884]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34898]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34902]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34903]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34904]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34905]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34906]
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36666]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36667]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36670]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36671]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36676]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36677]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36680]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36681]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36697]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:771]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:771]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element SR_5_Tx_Empty_d1_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:9312]
WARNING: [Synth 8-6014] Unused sequential element spisel_once_1_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:9561]
WARNING: [Synth 8-6014] Unused sequential element sck_i_d1_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:9597]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d2_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:9704]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:9705]
WARNING: [Synth 8-6014] Unused sequential element RX_DATA_SCK_RATIO_2_GEN1.Ratio_Count_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:9891]
WARNING: [Synth 8-6014] Unused sequential element RX_DATA_SCK_RATIO_2_GEN1.Count_trigger_reg was removed.  [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:9911]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19174]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19175]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19176]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19177]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:19178]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34870]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34878]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34882]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34883]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34884]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34898]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34902]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34903]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34904]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34905]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top__parameterized0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:34906]
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi__parameterized1 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36666]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi__parameterized1 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36667]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi__parameterized1 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36670]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi__parameterized1 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36671]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi__parameterized1 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36676]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi__parameterized1 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36677]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi__parameterized1 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36680]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi__parameterized1 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36681]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi__parameterized1 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi__parameterized1 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/2538/hdl/axi_quad_spi_v3_2_rfs.vhd:36697]
WARNING: [Synth 8-7137] Register sync_done_o_reg in module gmax0505_streamer has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/george/Projects/CameraFPGA/gmax0505_streamer/gmax0505_streamer.v:109]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity sensor_inst_0_ila_0_0 does not have driver. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/synth/sensor_inst_0_ila_0_0.v:104]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gmax0505_streamer_0'. This will prevent further optimization [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/synth/sensor_inst_0.v:191]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xlslice_2'. This will prevent further optimization [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/synth/sensor_inst_0.v:221]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/synth/sensor_inst_0.v:202]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xlslice_0'. This will prevent further optimization [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/synth/sensor_inst_0.v:215]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xlconcat_0'. This will prevent further optimization [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/synth/sensor_inst_0.v:208]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'xlslice_1'. This will prevent further optimization [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/synth/sensor_inst_0.v:218]
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_6_xlconcat__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2678.441 ; gain = 907.246 ; free physical = 21497 ; free virtual = 50701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2678.441 ; gain = 907.246 ; free physical = 21553 ; free virtual = 50706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2678.441 ; gain = 907.246 ; free physical = 21553 ; free virtual = 50706
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2678.441 ; gain = 0.000 ; free physical = 21561 ; free virtual = 50684
INFO: [Netlist 29-17] Analyzing 998 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0_board.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0_board.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/sensor_0/ila_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/sensor_0/ila_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0_board.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0_board.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0_board.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0_board.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0_board.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0_board.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.xdc] for cell 'top_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.xdc] for cell 'top_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0_board.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0_board.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc]
WARNING: [Constraints 18-619] A clock with name 'ddr_clk_p_i_0_0' already exists, overwriting the previous clock with the same name. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:129]
INFO: [Timing 38-2] Deriving generated clocks [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:182]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[0]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:182]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:182]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[1]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:183]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:183]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[2]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:184]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:184]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[3]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:185]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:185]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[4]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:186]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:186]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[5]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:187]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:187]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[6]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:188]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:188]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[7]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:189]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:189]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[8]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:190]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:190]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[9]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:191]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:191]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[10]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:192]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:192]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[11]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:193]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:193]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[12]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:194]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:194]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[13]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:195]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:195]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[14]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:196]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:196]
WARNING: [Constraints 18-401] set_false_path: 'ddr_data_p_i_0_0[15]' is not a valid endpoint. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:197]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_hs_p'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[3]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[2]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:202]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[1]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[0]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[3]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:205]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_n[3]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[2]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_n[2]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:208]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[1]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_n[1]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_p[0]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:211]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_hs_n[0]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_hs_p'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_hs_n'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:214]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[3]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[2]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:217]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[1]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[0]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[3]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[2]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[1]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[0]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_lp_p'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_lp_n'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_lp_n'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_clk_lp_p'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[3]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[2]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[1]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_n[0]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:231]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[3]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:232]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[2]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:233]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[1]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:234]
WARNING: [Vivado 12-584] No ports matched 'mipi_evf_out_0_data_lp_p[0]'. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:235]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_register_slice_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_register_slice_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 28 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2742.473 ; gain = 0.000 ; free physical = 20801 ; free virtual = 50509
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 913 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 140 instances
  CFGLUT5 => SRLC32E: 8 instances
  FD => FDRE: 22 instances
  FDR => FDRE: 700 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 34 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2742.473 ; gain = 0.000 ; free physical = 20814 ; free virtual = 50515
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 2742.473 ; gain = 971.277 ; free physical = 21273 ; free virtual = 50501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 2750.477 ; gain = 979.281 ; free physical = 21273 ; free virtual = 50501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for top_i/processing_system7_0/inst. (constraint file  /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/rst_ps7_0_50M/U0. (constraint file  /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/clk_wiz_0/inst. (constraint file  /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property KEEP_HIERARCHY = SOFT for top_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/axi_interconnect_1/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/axi_interconnect_1/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_register_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_uartlite_pmc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_uartlite_esp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/sensor_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/sensor_0/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/sensor_0/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/sensor_0/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/sensor_0/gmax0505_streamer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/sensor_0/frame_detector_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/sensor_0/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/sensor_0/frame_engine_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/sensor_0/xlslice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/sensor_0/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/sensor_0/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/sensor_0/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/sensor_0/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_badc/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_i/peripherals_0/axi_quad_spi_disp/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2750.477 ; gain = 979.281 ; free physical = 21276 ; free virtual = 50503
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_32_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' in module 'qspi_mode_0_module'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' in module 'qspi_mode_0_module__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_30_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_32_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           transfer_okay |                               01 |                               01
      temp_transfer_okay |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_0_module'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           transfer_okay |                               01 |                               01
      temp_transfer_okay |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_0_module__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 2750.477 ; gain = 979.281 ; free physical = 21276 ; free virtual = 50535
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'top_i/sensor_0/frame_engine_0/inst/edge_cap_1' (edge_capture) to 'top_i/sensor_0/frame_engine_0/inst/edge_cap_2'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module sensor_inst_0_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module top_xbar_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module peripherals_inst_1_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module peripherals_inst_1_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module peripherals_inst_1_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module peripherals_inst_1_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module peripherals_inst_1_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module peripherals_inst_1_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module peripherals_inst_1_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module peripherals_inst_1_axi_gpio_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module peripherals_inst_1_axi_gpio_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 2750.477 ; gain = 979.281 ; free physical = 20903 ; free virtual = 50313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3321] No instance found in 'current_instance top_i/sensor_0/clk_wiz_0/inst' for constraint at line 53 of /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc:53]
CRITICAL WARNING: [Synth 8-3321] No instance found in 'current_instance top_i/peripherals_0/axi_quad_spi_disp/U0' for constraint at line 79 of /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0.xdc. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0.xdc:79]
CRITICAL WARNING: [Synth 8-3321] No instance found in 'current_instance top_i/peripherals_0/axi_quad_spi_badc/U0' for constraint at line 79 of /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0.xdc. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0.xdc:79]
CRITICAL WARNING: [Synth 8-3321] No instance found in 'current_instance top_i/peripherals_0/clk_wiz_0/inst' for constraint at line 84 of /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0.xdc. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0.xdc:84]
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_i/clk_wiz_0/inst/clk_in1' to pin 'processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
WARNING: [Synth 8-565] redefining clock 'ddr_clk_p_i_0_0'
WARNING: [Synth 8-565] redefining clock 'par_clk_sensor_inst_0_clk_wiz_0_0'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 2750.477 ; gain = 979.281 ; free physical = 20960 ; free virtual = 50398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:24 . Memory (MB): peak = 2750.477 ; gain = 979.281 ; free physical = 20917 ; free virtual = 50355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 2750.477 ; gain = 979.281 ; free physical = 21090 ; free virtual = 50498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 2750.477 ; gain = 979.281 ; free physical = 21207 ; free virtual = 50582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 2750.477 ; gain = 979.281 ; free physical = 21207 ; free virtual = 50582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 2750.477 ; gain = 979.281 ; free physical = 21210 ; free virtual = 50585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 2750.477 ; gain = 979.281 ; free physical = 21210 ; free virtual = 50585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 2750.477 ; gain = 979.281 ; free physical = 21211 ; free virtual = 50586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 2750.477 ; gain = 979.281 ; free physical = 21211 ; free virtual = 50586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |    13|
|3     |CARRY4     |   285|
|4     |CFGLUT5    |   148|
|5     |IDELAYCTRL |     1|
|6     |IDELAYE2   |    16|
|7     |LUT1       |   199|
|8     |LUT2       |   731|
|9     |LUT3       |   892|
|10    |LUT4       |   801|
|11    |LUT5       |  1931|
|12    |LUT6       |  1828|
|13    |MMCME2_ADV |     2|
|14    |MUXF7      |     7|
|15    |PLLE2_ADV  |     1|
|16    |PS7        |     1|
|17    |RAM32M     |     2|
|18    |RAM32X1D   |     4|
|19    |RAMB18E1   |     2|
|20    |RAMB36E1   |     6|
|21    |SRL16      |     1|
|22    |SRL16E     |   288|
|23    |SRLC16E    |     2|
|24    |SRLC32E    |   111|
|25    |FD         |    11|
|26    |FDCE       |  1527|
|27    |FDPE       |     1|
|28    |FDR        |   180|
|29    |FDRE       |  5786|
|30    |FDSE       |   175|
|31    |IBUF       |    15|
|32    |IBUFDS     |    17|
|33    |IOBUF      |     8|
|34    |OBUF       |    32|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 2750.477 ; gain = 979.281 ; free physical = 21213 ; free virtual = 50589
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 101 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:20 ; elapsed = 00:02:26 . Memory (MB): peak = 2750.477 ; gain = 915.250 ; free physical = 21214 ; free virtual = 50590
Synthesis Optimization Complete : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 2750.484 ; gain = 979.281 ; free physical = 21214 ; free virtual = 50590
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2750.484 ; gain = 0.000 ; free physical = 21610 ; free virtual = 50971
INFO: [Netlist 29-17] Analyzing 690 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. top_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Chipscope 16-324] Core: top_i/sensor_0/ila_0 UUID: 05cfc1e2-87ff-57cf-b102-d3de584161ea 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2806.504 ; gain = 0.000 ; free physical = 21724 ; free virtual = 51114
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 354 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 140 instances
  CFGLUT5 => SRLC32E: 8 instances
  FD => FDRE: 11 instances
  FDR => FDRE: 180 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 1d6082c6
INFO: [Common 17-83] Releasing license: Synthesis
869 Infos, 465 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:54 ; elapsed = 00:02:54 . Memory (MB): peak = 2806.504 ; gain = 1395.746 ; free physical = 21725 ; free virtual = 51114
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2342.735; main = 1998.888; forked = 392.615
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3784.676; main = 2806.508; forked = 1034.195
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2830.516 ; gain = 0.000 ; free physical = 21725 ; free virtual = 51116
INFO: [Common 17-1381] The checkpoint '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/synth_1/top_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_synth.rpt -pb top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 09:27:38 2024...
