Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan  7 21:48:00 2024
| Host         : ebrahim running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    17          
HPDR-2     Warning           Port pin INOUT inconsistency   5           
TIMING-18  Warning           Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (2)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: system_i/UART_rx/uart_rx_0/inst/idle_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/UART_rx/uart_rx_0/inst/rx_clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.770        0.000                      0                 1052        0.104        0.000                      0                 1052        4.500        0.000                       0                   470  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
src_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
src_clk             4.770        0.000                      0                 1052        0.104        0.000                      0                 1052        4.500        0.000                       0                   470  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        src_clk                     
(none)                      src_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  src_clk
  To Clock:  src_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 0.999ns (19.970%)  route 4.004ns (80.030%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.547     5.068    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y69         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=70, routed)          1.924     7.510    system_i/reg_c/inst/i_addr[0]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.154     7.664 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.640     8.303    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I1_O)        0.327     8.630 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.440    10.070    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X54Y68         FDRE                                         r  system_i/reg_c/inst/data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.432    14.773    system_i/reg_c/inst/i_clk
    SLICE_X54Y68         FDRE                                         r  system_i/reg_c/inst/data_reg[10]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X54Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.841    system_i/reg_c/inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 0.999ns (19.970%)  route 4.004ns (80.030%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.547     5.068    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y69         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=70, routed)          1.924     7.510    system_i/reg_c/inst/i_addr[0]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.154     7.664 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.640     8.303    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I1_O)        0.327     8.630 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.440    10.070    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X54Y68         FDRE                                         r  system_i/reg_c/inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.432    14.773    system_i/reg_c/inst/i_clk
    SLICE_X54Y68         FDRE                                         r  system_i/reg_c/inst/data_reg[6]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X54Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.841    system_i/reg_c/inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 0.999ns (19.970%)  route 4.004ns (80.030%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.547     5.068    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y69         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=70, routed)          1.924     7.510    system_i/reg_c/inst/i_addr[0]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.154     7.664 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.640     8.303    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I1_O)        0.327     8.630 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.440    10.070    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X54Y68         FDRE                                         r  system_i/reg_c/inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.432    14.773    system_i/reg_c/inst/i_clk
    SLICE_X54Y68         FDRE                                         r  system_i/reg_c/inst/data_reg[7]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X54Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.841    system_i/reg_c/inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 0.999ns (20.651%)  route 3.839ns (79.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.547     5.068    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y69         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=70, routed)          1.924     7.510    system_i/reg_c/inst/i_addr[0]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.154     7.664 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.640     8.303    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I1_O)        0.327     8.630 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.275     9.905    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X56Y67         FDRE                                         r  system_i/reg_c/inst/data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.435    14.776    system_i/reg_c/inst/i_clk
    SLICE_X56Y67         FDRE                                         r  system_i/reg_c/inst/data_reg[14]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X56Y67         FDRE (Setup_fdre_C_CE)      -0.169    14.830    system_i/reg_c/inst/data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 0.999ns (20.651%)  route 3.839ns (79.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.547     5.068    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y69         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=70, routed)          1.924     7.510    system_i/reg_c/inst/i_addr[0]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.154     7.664 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.640     8.303    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I1_O)        0.327     8.630 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.275     9.905    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X56Y67         FDRE                                         r  system_i/reg_c/inst/data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.435    14.776    system_i/reg_c/inst/i_clk
    SLICE_X56Y67         FDRE                                         r  system_i/reg_c/inst/data_reg[15]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X56Y67         FDRE (Setup_fdre_C_CE)      -0.169    14.830    system_i/reg_c/inst/data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 0.999ns (20.651%)  route 3.839ns (79.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.547     5.068    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y69         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=70, routed)          1.924     7.510    system_i/reg_c/inst/i_addr[0]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.154     7.664 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.640     8.303    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I1_O)        0.327     8.630 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.275     9.905    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X56Y67         FDRE                                         r  system_i/reg_c/inst/data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.435    14.776    system_i/reg_c/inst/i_clk
    SLICE_X56Y67         FDRE                                         r  system_i/reg_c/inst/data_reg[18]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X56Y67         FDRE (Setup_fdre_C_CE)      -0.169    14.830    system_i/reg_c/inst/data_reg[18]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 0.999ns (20.651%)  route 3.839ns (79.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.547     5.068    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y69         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=70, routed)          1.924     7.510    system_i/reg_c/inst/i_addr[0]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.154     7.664 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.640     8.303    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I1_O)        0.327     8.630 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.275     9.905    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X56Y67         FDRE                                         r  system_i/reg_c/inst/data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.435    14.776    system_i/reg_c/inst/i_clk
    SLICE_X56Y67         FDRE                                         r  system_i/reg_c/inst/data_reg[23]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X56Y67         FDRE (Setup_fdre_C_CE)      -0.169    14.830    system_i/reg_c/inst/data_reg[23]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 0.999ns (20.651%)  route 3.839ns (79.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.547     5.068    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y69         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=70, routed)          1.924     7.510    system_i/reg_c/inst/i_addr[0]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.154     7.664 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.640     8.303    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I1_O)        0.327     8.630 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.275     9.905    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X56Y67         FDRE                                         r  system_i/reg_c/inst/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.435    14.776    system_i/reg_c/inst/i_clk
    SLICE_X56Y67         FDRE                                         r  system_i/reg_c/inst/data_reg[4]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X56Y67         FDRE (Setup_fdre_C_CE)      -0.169    14.830    system_i/reg_c/inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 0.999ns (20.651%)  route 3.839ns (79.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.547     5.068    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y69         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]/Q
                         net (fo=70, routed)          1.924     7.510    system_i/reg_c/inst/i_addr[0]
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.154     7.664 f  system_i/reg_c/inst/data[31]_i_2/O
                         net (fo=1, routed)           0.640     8.303    system_i/reg_c/inst/data[31]_i_2_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I1_O)        0.327     8.630 r  system_i/reg_c/inst/data[31]_i_1/O
                         net (fo=32, routed)          1.275     9.905    system_i/reg_c/inst/data[31]_i_1_n_0
    SLICE_X56Y67         FDRE                                         r  system_i/reg_c/inst/data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.435    14.776    system_i/reg_c/inst/i_clk
    SLICE_X56Y67         FDRE                                         r  system_i/reg_c/inst/data_reg[9]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X56Y67         FDRE (Setup_fdre_C_CE)      -0.169    14.830    system_i/reg_c/inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 system_i/UART_rx/uart_rx_0/inst/rx_clk_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/UART_rx/uart_rx_0/inst/rx_clk_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (src_clk rise@10.000ns - src_clk rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.828ns (18.167%)  route 3.730ns (81.833%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.606     5.127    system_i/UART_rx/uart_rx_0/inst/i_clk
    SLICE_X63Y75         FDRE                                         r  system_i/UART_rx/uart_rx_0/inst/rx_clk_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.583 f  system_i/UART_rx/uart_rx_0/inst/rx_clk_counter_reg[25]/Q
                         net (fo=2, routed)           1.007     6.589    system_i/UART_rx/uart_rx_0/inst/rx_clk_counter_reg_n_0_[25]
    SLICE_X62Y75         LUT4 (Prop_lut4_I0_O)        0.124     6.713 f  system_i/UART_rx/uart_rx_0/inst/rx_clk_reg_i_6/O
                         net (fo=1, routed)           1.002     7.715    system_i/UART_rx/uart_rx_0/inst/rx_clk_reg_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.839 f  system_i/UART_rx/uart_rx_0/inst/rx_clk_reg_i_2/O
                         net (fo=6, routed)           0.667     8.506    system_i/UART_rx/uart_rx_0/inst/rx_clk_reg_i_2_n_0
    SLICE_X62Y72         LUT3 (Prop_lut3_I2_O)        0.124     8.630 r  system_i/UART_rx/uart_rx_0/inst/rx_clk_counter[31]_i_1/O
                         net (fo=31, routed)          1.054     9.685    system_i/UART_rx/uart_rx_0/inst/rx_clk_counter[31]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  system_i/UART_rx/uart_rx_0/inst/rx_clk_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.492    14.833    system_i/UART_rx/uart_rx_0/inst/i_clk
    SLICE_X63Y75         FDRE                                         r  system_i/UART_rx/uart_rx_0/inst/rx_clk_counter_reg[25]/C
                         clock pessimism              0.294    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y75         FDRE (Setup_fdre_C_R)       -0.429    14.663    system_i/UART_rx/uart_rx_0/inst/rx_clk_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  4.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_i/clocks/clock_1h/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clocks/clock_1h/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.564     1.447    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y49         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  system_i/clocks/clock_1h/inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    system_i/clocks/clock_1h/inst/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  system_i/clocks/clock_1h/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    system_i/clocks/clock_1h/inst/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  system_i/clocks/clock_1h/inst/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    system_i/clocks/clock_1h/inst/counter_reg[24]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.830     1.958    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    system_i/clocks/clock_1h/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 system_i/clocks/clock_1h/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clocks/clock_1h/inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.564     1.447    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y49         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  system_i/clocks/clock_1h/inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    system_i/clocks/clock_1h/inst/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  system_i/clocks/clock_1h/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    system_i/clocks/clock_1h/inst/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  system_i/clocks/clock_1h/inst/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    system_i/clocks/clock_1h/inst/counter_reg[24]_i_1_n_5
    SLICE_X37Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.830     1.958    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    system_i/clocks/clock_1h/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/clocks/clock_1h/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clocks/clock_1h/inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.564     1.447    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y49         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  system_i/clocks/clock_1h/inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    system_i/clocks/clock_1h/inst/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  system_i/clocks/clock_1h/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    system_i/clocks/clock_1h/inst/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  system_i/clocks/clock_1h/inst/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.959    system_i/clocks/clock_1h/inst/counter_reg[24]_i_1_n_6
    SLICE_X37Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.830     1.958    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    system_i/clocks/clock_1h/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/clocks/clock_1h/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clocks/clock_1h/inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.564     1.447    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y49         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  system_i/clocks/clock_1h/inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    system_i/clocks/clock_1h/inst/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  system_i/clocks/clock_1h/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    system_i/clocks/clock_1h/inst/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  system_i/clocks/clock_1h/inst/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    system_i/clocks/clock_1h/inst/counter_reg[24]_i_1_n_4
    SLICE_X37Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.830     1.958    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y50         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    system_i/clocks/clock_1h/inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_i/clocks/clock_1h/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clocks/clock_1h/inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.564     1.447    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y49         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  system_i/clocks/clock_1h/inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    system_i/clocks/clock_1h/inst/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  system_i/clocks/clock_1h/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    system_i/clocks/clock_1h/inst/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  system_i/clocks/clock_1h/inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    system_i/clocks/clock_1h/inst/counter_reg[24]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  system_i/clocks/clock_1h/inst/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    system_i/clocks/clock_1h/inst/counter_reg[28]_i_1_n_7
    SLICE_X37Y51         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.830     1.958    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y51         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    system_i/clocks/clock_1h/inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_i/clocks/clock_1h/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clocks/clock_1h/inst/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.564     1.447    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y49         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  system_i/clocks/clock_1h/inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    system_i/clocks/clock_1h/inst/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  system_i/clocks/clock_1h/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    system_i/clocks/clock_1h/inst/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  system_i/clocks/clock_1h/inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    system_i/clocks/clock_1h/inst/counter_reg[24]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  system_i/clocks/clock_1h/inst/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    system_i/clocks/clock_1h/inst/counter_reg[28]_i_1_n_5
    SLICE_X37Y51         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.830     1.958    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y51         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    system_i/clocks/clock_1h/inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.512%)  route 0.116ns (38.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.558     1.441    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X57Y69         FDSE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDSE (Prop_fdse_C_Q)         0.141     1.582 r  system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[2]/Q
                         net (fo=1, routed)           0.116     1.699    system_i/UART_tx/uart_tx_viewer_0/inst/data_reg_n_0_[2]
    SLICE_X56Y69         LUT5 (Prop_lut5_I0_O)        0.045     1.744 r  system_i/UART_tx/uart_tx_viewer_0/inst/data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.744    system_i/UART_tx/uart_tx_viewer_0/inst/p_2_in[6]
    SLICE_X56Y69         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.824     1.952    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X56Y69         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[6]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.120     1.574    system_i/UART_tx/uart_tx_viewer_0/inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/wdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/reg_c/inst/data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.560     1.443    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X57Y67         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/wdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  system_i/UART_rx/uart_rx_interpreter_0/inst/wdata_reg[23]/Q
                         net (fo=3, routed)           0.125     1.709    system_i/reg_c/inst/i_data[23]
    SLICE_X56Y67         FDRE                                         r  system_i/reg_c/inst/data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.826     1.954    system_i/reg_c/inst/i_clk
    SLICE_X56Y67         FDRE                                         r  system_i/reg_c/inst/data_reg[23]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X56Y67         FDRE (Hold_fdre_C_D)         0.076     1.532    system_i/reg_c/inst/data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 system_i/clocks/clock_1h/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clocks/clock_1h/inst/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.564     1.447    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y49         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  system_i/clocks/clock_1h/inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    system_i/clocks/clock_1h/inst/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  system_i/clocks/clock_1h/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    system_i/clocks/clock_1h/inst/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  system_i/clocks/clock_1h/inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    system_i/clocks/clock_1h/inst/counter_reg[24]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  system_i/clocks/clock_1h/inst/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.998    system_i/clocks/clock_1h/inst/counter_reg[28]_i_1_n_6
    SLICE_X37Y51         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.830     1.958    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y51         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    system_i/clocks/clock_1h/inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 system_i/clocks/clock_1h/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/clocks/clock_1h/inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             src_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (src_clk rise@0.000ns - src_clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.564     1.447    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y49         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  system_i/clocks/clock_1h/inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    system_i/clocks/clock_1h/inst/counter_reg[23]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  system_i/clocks/clock_1h/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    system_i/clocks/clock_1h/inst/counter_reg[20]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  system_i/clocks/clock_1h/inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    system_i/clocks/clock_1h/inst/counter_reg[24]_i_1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  system_i/clocks/clock_1h/inst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.998    system_i/clocks/clock_1h/inst/counter_reg[28]_i_1_n_4
    SLICE_X37Y51         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.830     1.958    system_i/clocks/clock_1h/inst/i_clk
    SLICE_X37Y51         FDRE                                         r  system_i/clocks/clock_1h/inst/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    system_i/clocks/clock_1h/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         src_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  system_i/clk_in_bufg_0/inst/bufg_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y72   system_i/UART_rx/uart_rx_0/inst/bits_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y76   system_i/UART_rx/uart_rx_0/inst/bits_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y76   system_i/UART_rx/uart_rx_0/inst/bits_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y76   system_i/UART_rx/uart_rx_0/inst/bits_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y73   system_i/UART_rx/uart_rx_0/inst/bits_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y73   system_i/UART_rx/uart_rx_0/inst/bits_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y72   system_i/UART_rx/uart_rx_0/inst/bits_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y72   system_i/UART_rx/uart_rx_0/inst/bits_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y76   system_i/UART_rx/uart_rx_0/inst/bits_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y76   system_i/UART_rx/uart_rx_0/inst/bits_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y72   system_i/UART_rx/uart_rx_0/inst/bits_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y72   system_i/UART_rx/uart_rx_0/inst/bits_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y75   system_i/UART_rx/uart_rx_0/inst/bits_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y76   system_i/UART_rx/uart_rx_0/inst/bits_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y76   system_i/UART_rx/uart_rx_0/inst/bits_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JB2
                            (input port)
  Destination:            LD11
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.402ns  (logic 4.429ns (38.843%)  route 6.973ns (61.157%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  JB2 (IN)
                         net (fo=0)                   0.000     0.000    JB2
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  JB2_IBUF_inst/O
                         net (fo=3, routed)           6.973     8.430    LD11_OBUF
    U3                   OBUF (Prop_obuf_I_O)         2.972    11.402 r  LD11_OBUF_inst/O
                         net (fo=0)                   0.000    11.402    LD11
    U3                                                                r  LD11 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC2
                            (input port)
  Destination:            LD15
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.659ns  (logic 4.442ns (41.678%)  route 6.217ns (58.322%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  JC2 (IN)
                         net (fo=0)                   0.000     0.000    JC2
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JC2_IBUF_inst/O
                         net (fo=3, routed)           6.217     7.670    LD15_OBUF
    L1                   OBUF (Prop_obuf_I_O)         2.989    10.659 r  LD15_OBUF_inst/O
                         net (fo=0)                   0.000    10.659    LD15
    L1                                                                r  LD15 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC2
                            (input port)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.398ns  (logic 1.453ns (26.920%)  route 3.945ns (73.080%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  JC2 (IN)
                         net (fo=0)                   0.000     0.000    JC2
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JC2_IBUF_inst/O
                         net (fo=3, routed)           3.945     5.398    system_i/UART_rx/uart_rx_reg_0/inst/i_rx
    SLICE_X61Y72         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.608ns  (logic 0.419ns (26.053%)  route 1.189ns (73.947%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/Q
                         net (fo=2, routed)           1.189     1.608    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[4]
    SLICE_X61Y72         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.191ns  (logic 0.419ns (35.168%)  route 0.772ns (64.832%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.772     1.191    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[5]
    SLICE_X62Y72         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.124ns  (logic 0.456ns (40.558%)  route 0.668ns (59.442%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.668     1.124    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[1]
    SLICE_X61Y72         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.116ns  (logic 0.456ns (40.847%)  route 0.660ns (59.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.660     1.116    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[2]
    SLICE_X61Y72         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.066ns  (logic 0.456ns (42.782%)  route 0.610ns (57.218%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.610     1.066    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[3]
    SLICE_X60Y73         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.027ns  (logic 0.419ns (40.782%)  route 0.608ns (59.218%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[8]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[8]/Q
                         net (fo=1, routed)           0.608     1.027    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[7]
    SLICE_X61Y72         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.999ns  (logic 0.419ns (41.932%)  route 0.580ns (58.068%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.580     0.999    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[6]
    SLICE_X61Y72         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.101%)  route 0.122ns (48.899%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.122     0.250    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[4]
    SLICE_X60Y73         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[0]/C
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.121     0.262    system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg_n_0_[0]
    SLICE_X62Y72         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.122     0.263    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[0]
    SLICE_X61Y71         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.845%)  route 0.131ns (48.155%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.131     0.272    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[0]
    SLICE_X62Y71         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.128ns (44.633%)  route 0.159ns (55.367%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.159     0.287    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[5]
    SLICE_X61Y72         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.128ns (44.064%)  route 0.162ns (55.936%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.162     0.290    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[6]
    SLICE_X61Y71         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.158%)  route 0.171ns (54.842%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.171     0.312    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[3]
    SLICE_X61Y72         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.179     0.320    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[1]
    SLICE_X62Y72         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.746%)  route 0.181ns (56.254%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.181     0.322    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[2]
    SLICE_X62Y72         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.128ns (38.505%)  route 0.204ns (61.495%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[8]/C
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[8]/Q
                         net (fo=1, routed)           0.204     0.332    system_i/UART_rx/uart_rx_reg_0/inst/p_0_in[7]
    SLICE_X61Y72         FDRE                                         r  system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  src_clk
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.867ns  (logic 3.623ns (40.863%)  route 5.243ns (59.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.546     5.067    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y70         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.478     5.545 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           5.243    10.788    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         3.145    13.933 r  LD6_OBUF_inst/O
                         net (fo=0)                   0.000    13.933    LD6
    U14                                                               r  LD6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.692ns  (logic 3.500ns (40.272%)  route 5.192ns (59.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.546     5.067    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y70         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.518     5.585 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           5.192    10.777    lopt_2
    U15                  OBUF (Prop_obuf_I_O)         2.982    13.759 r  LD5_OBUF_inst/O
                         net (fo=0)                   0.000    13.759    LD5
    U15                                                               r  LD5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 3.491ns (40.914%)  route 5.041ns (59.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.547     5.068    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y69         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.041    10.627    lopt_7
    U16                  OBUF (Prop_obuf_I_O)         2.973    13.600 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    13.600    LD0
    U16                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.478ns  (logic 3.624ns (42.743%)  route 4.854ns (57.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.547     5.068    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y69         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.478     5.546 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.854    10.400    lopt
    V14                  OBUF (Prop_obuf_I_O)         3.146    13.546 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000    13.546    LD7
    V14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/usb_dll_0/inst/usb_clk_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JB7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 3.661ns (43.602%)  route 4.735ns (56.398%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.556     5.077    system_i/usb_dll_0/inst/i_clk
    SLICE_X55Y61         FDRE                                         r  system_i/usb_dll_0/inst/usb_clk_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  system_i/usb_dll_0/inst/usb_clk_reg_lopt_replica/Q
                         net (fo=1, routed)           1.626     7.122    system_i/usb_dll_0/inst/Q_replN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271     7.393 r  system_i/usb_dll_0/inst/bufg_inst/O
                         net (fo=1, routed)           3.109    10.502    system_i/gpio_obuf_0/inst/d_i
    A15                  OBUF (Prop_obuf_I_O)         2.971    13.473 r  system_i/gpio_obuf_0/inst/obuf_inst/O
                         net (fo=0)                   0.000    13.473    JB7
    A15                                                               r  JB7 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.371ns  (logic 3.626ns (43.313%)  route 4.745ns (56.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.547     5.068    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y69         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.478     5.546 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.745    10.291    lopt_3
    W18                  OBUF (Prop_obuf_I_O)         3.148    13.439 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000    13.439    LD4
    W18                                                               r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_tx/uart_tx_0/inst/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JC1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 3.461ns (42.188%)  route 4.743ns (57.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.618     5.139    system_i/UART_tx/uart_tx_0/inst/i_clk
    SLICE_X62Y66         FDRE                                         r  system_i/UART_tx/uart_tx_0/inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  system_i/UART_tx/uart_tx_0/inst/tx_reg/Q
                         net (fo=2, routed)           4.743    10.337    system_i/UART_tx/gpio_obuf_0/inst/d_i
    K17                  OBUF (Prop_obuf_I_O)         3.005    13.342 r  system_i/UART_tx/gpio_obuf_0/inst/obuf_inst/O
                         net (fo=0)                   0.000    13.342    JC1
    K17                                                               r  JC1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.108ns  (logic 3.495ns (43.104%)  route 4.613ns (56.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.547     5.068    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y69         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.613    10.199    lopt_4
    V19                  OBUF (Prop_obuf_I_O)         2.977    13.176 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000    13.176    LD3
    V19                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.076ns  (logic 3.487ns (43.178%)  route 4.589ns (56.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.546     5.067    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y70         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.518     5.585 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.589    10.174    lopt_5
    U19                  OBUF (Prop_obuf_I_O)         2.969    13.143 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000    13.143    LD2
    U19                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.393ns  (logic 3.516ns (47.555%)  route 3.877ns (52.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.546     5.067    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X54Y70         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.518     5.585 r  system_i/UART_rx/uart_rx_interpreter_0/inst/waddr_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.877     9.462    lopt_6
    E19                  OBUF (Prop_obuf_I_O)         2.998    12.460 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000    12.460    LD1
    E19                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/led_2_reg_b/inst/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.272ns (72.680%)  route 0.478ns (27.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.583     1.466    system_i/led_2_reg_b/inst/i_clk
    SLICE_X59Y70         FDRE                                         r  system_i/led_2_reg_b/inst/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  system_i/led_2_reg_b/inst/data_reg[0]/Q
                         net (fo=3, routed)           0.478     2.086    LD13_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         1.131     3.217 r  LD13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.217    LD13[0]
    N3                                                                r  LD13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/led_1_reg_a/inst/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.283ns (71.771%)  route 0.505ns (28.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.583     1.466    system_i/led_1_reg_a/inst/i_clk
    SLICE_X59Y70         FDRE                                         r  system_i/led_1_reg_a/inst/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  system_i/led_1_reg_a/inst/data_reg[0]/Q
                         net (fo=3, routed)           0.505     2.112    LD12_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         1.142     3.254 r  LD12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.254    LD12[0]
    P3                                                                r  LD12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_0/inst/idle_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.293ns (64.740%)  route 0.704ns (35.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.583     1.466    system_i/UART_rx/uart_rx_0/inst/i_clk
    SLICE_X64Y72         FDRE                                         r  system_i/UART_rx/uart_rx_0/inst/idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  system_i/UART_rx/uart_rx_0/inst/idle_reg/Q
                         net (fo=12, routed)          0.704     2.335    system_i/UART_rx/gpio_obuf_3/inst/d_i
    J1                   OBUF (Prop_obuf_I_O)         1.129     3.464 r  system_i/UART_rx/gpio_obuf_3/inst/obuf_inst/O
                         net (fo=0)                   0.000     3.464    JA1
    J1                                                                r  JA1 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_tx/uart_tx_0/inst/start_send_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.273ns (62.084%)  route 0.778ns (37.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.587     1.470    system_i/UART_tx/uart_tx_0/inst/i_clk
    SLICE_X62Y67         FDRE                                         r  system_i/UART_tx/uart_tx_0/inst/start_send_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  system_i/UART_tx/uart_tx_0/inst/start_send_reg_reg/Q
                         net (fo=7, routed)           0.778     2.389    system_i/UART_tx/gpio_obuf_1/inst/d_i
    J2                   OBUF (Prop_obuf_I_O)         1.132     3.521 r  system_i/UART_tx/gpio_obuf_1/inst/obuf_inst/O
                         net (fo=0)                   0.000     3.521    JA3
    J2                                                                r  JA3 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/hex_display_0/inst/dig_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.264ns (61.541%)  route 0.790ns (38.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.590     1.473    system_i/hex_display_0/inst/i_clk
    SLICE_X58Y60         FDRE                                         r  system_i/hex_display_0/inst/dig_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  system_i/hex_display_0/inst/dig_out_reg[1]/Q
                         net (fo=1, routed)           0.790     2.404    AN1_OBUF
    U4                   OBUF (Prop_obuf_I_O)         1.123     3.528 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.528    AN1
    U4                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/hex_display_0/inst/dig_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.268ns (61.242%)  route 0.802ns (38.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.590     1.473    system_i/hex_display_0/inst/i_clk
    SLICE_X58Y60         FDRE                                         r  system_i/hex_display_0/inst/dig_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  system_i/hex_display_0/inst/dig_out_reg[0]/Q
                         net (fo=1, routed)           0.802     2.417    AN0_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.127     3.544 r  AN0_OBUF_inst/O
                         net (fo=0)                   0.000     3.544    AN0
    U2                                                                r  AN0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/hex_display_0/inst/dig_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.275ns (58.779%)  route 0.894ns (41.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.590     1.473    system_i/hex_display_0/inst/i_clk
    SLICE_X58Y60         FDRE                                         r  system_i/hex_display_0/inst/dig_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  system_i/hex_display_0/inst/dig_out_reg[3]/Q
                         net (fo=1, routed)           0.894     2.509    AN3_OBUF
    W4                   OBUF (Prop_obuf_I_O)         1.134     3.643 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000     3.643    AN3
    W4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/hex_display_0/inst/dig_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.328ns (61.193%)  route 0.842ns (38.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.590     1.473    system_i/hex_display_0/inst/i_clk
    SLICE_X58Y60         FDRE                                         r  system_i/hex_display_0/inst/dig_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  system_i/hex_display_0/inst/dig_out_reg[2]/Q
                         net (fo=1, routed)           0.842     2.443    AN2_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.200     3.643 r  AN2_OBUF_inst/O
                         net (fo=0)                   0.000     3.643    AN2
    V4                                                                r  AN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/UART_tx/uart_tx_viewer_0/inst/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD10
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.313ns (58.610%)  route 0.927ns (41.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.584     1.467    system_i/UART_tx/uart_tx_viewer_0/inst/i_clk
    SLICE_X64Y70         FDRE                                         r  system_i/UART_tx/uart_tx_viewer_0/inst/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  system_i/UART_tx/uart_tx_viewer_0/inst/sending_reg/Q
                         net (fo=9, routed)           0.927     2.559    LD10_OBUF
    W3                   OBUF (Prop_obuf_I_O)         1.149     3.708 r  LD10_OBUF_inst/O
                         net (fo=0)                   0.000     3.708    LD10
    W3                                                                r  LD10 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/hex_display_0/inst/seg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.336ns (59.493%)  route 0.909ns (40.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.588     1.471    system_i/hex_display_0/inst/i_clk
    SLICE_X60Y64         FDRE                                         r  system_i/hex_display_0/inst/seg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.148     1.619 r  system_i/hex_display_0/inst/seg_out_reg[6]/Q
                         net (fo=1, routed)           0.909     2.529    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.188     3.716 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     3.716    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  src_clk

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JB2
                            (input port)
  Destination:            system_i/usb_dll_0/inst/edge_detect_reg/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.156ns  (logic 1.581ns (25.680%)  route 4.575ns (74.320%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  JB2 (IN)
                         net (fo=0)                   0.000     0.000    JB2
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  JB2_IBUF_inst/O
                         net (fo=3, routed)           4.575     6.032    system_i/usb_dll_0/inst/i_data
    SLICE_X55Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.156 r  system_i/usb_dll_0/inst/edge_detect_i_1/O
                         net (fo=1, routed)           0.000     6.156    system_i/usb_dll_0/inst/edge_detect_i_1_n_0
    SLICE_X55Y70         FDRE                                         r  system_i/usb_dll_0/inst/edge_detect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.431     4.772    system_i/usb_dll_0/inst/i_clk
    SLICE_X55Y70         FDRE                                         r  system_i/usb_dll_0/inst/edge_detect_reg/C

Slack:                    inf
  Source:                 JC2
                            (input port)
  Destination:            system_i/UART_rx/uart_rx_0/inst/idle_reg/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.946ns  (logic 1.577ns (26.524%)  route 4.369ns (73.476%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  JC2 (IN)
                         net (fo=0)                   0.000     0.000    JC2
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JC2_IBUF_inst/O
                         net (fo=3, routed)           4.369     5.822    system_i/UART_rx/uart_rx_0/inst/i_rx
    SLICE_X64Y72         LUT3 (Prop_lut3_I1_O)        0.124     5.946 r  system_i/UART_rx/uart_rx_0/inst/idle_i_1/O
                         net (fo=1, routed)           0.000     5.946    system_i/UART_rx/uart_rx_0/inst/idle_i_1_n_0
    SLICE_X64Y72         FDRE                                         r  system_i/UART_rx/uart_rx_0/inst/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.495     4.836    system_i/UART_rx/uart_rx_0/inst/i_clk
    SLICE_X64Y72         FDRE                                         r  system_i/UART_rx/uart_rx_0/inst/idle_reg/C

Slack:                    inf
  Source:                 JB2
                            (input port)
  Destination:            system_i/usb_dll_0/inst/data_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.457ns (25.483%)  route 4.260ns (74.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  JB2 (IN)
                         net (fo=0)                   0.000     0.000    JB2
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  JB2_IBUF_inst/O
                         net (fo=3, routed)           4.260     5.717    system_i/usb_dll_0/inst/i_data
    SLICE_X55Y70         FDRE                                         r  system_i/usb_dll_0/inst/data_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.431     4.772    system_i/usb_dll_0/inst/i_clk
    SLICE_X55Y70         FDRE                                         r  system_i/usb_dll_0/inst/data_delay_reg/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.558ns  (logic 0.606ns (38.908%)  route 0.952ns (61.092%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/C
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/Q
                         net (fo=1, routed)           0.952     1.408    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I2_O)        0.150     1.558 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.558    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[3]
    SLICE_X60Y71         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.496     4.837    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X60Y71         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[3]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.432ns  (logic 0.642ns (44.827%)  route 0.790ns (55.173%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/C
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/Q
                         net (fo=1, routed)           0.790     1.308    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[4]
    SLICE_X59Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.432 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.432    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[4]
    SLICE_X59Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.493     4.834    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X59Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[4]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.313ns  (logic 0.605ns (46.076%)  route 0.708ns (53.924%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/C
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/Q
                         net (fo=1, routed)           0.708     1.164    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[7]
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.149     1.313 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.313    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[7]
    SLICE_X58Y72         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.494     4.835    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X58Y72         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[7]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.268ns  (logic 0.580ns (45.749%)  route 0.688ns (54.251%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/C
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/Q
                         net (fo=1, routed)           0.688     1.144    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[0]
    SLICE_X60Y71         LUT3 (Prop_lut3_I2_O)        0.124     1.268 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.268    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[0]
    SLICE_X60Y71         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.496     4.837    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X60Y71         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[0]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.189ns  (logic 0.580ns (48.778%)  route 0.609ns (51.222%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/C
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/Q
                         net (fo=1, routed)           0.609     1.065    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[2]
    SLICE_X60Y71         LUT3 (Prop_lut3_I2_O)        0.124     1.189 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.189    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[2]
    SLICE_X60Y71         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.496     4.837    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X60Y71         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[2]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.030ns  (logic 0.636ns (61.737%)  route 0.394ns (38.263%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/C
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/Q
                         net (fo=1, routed)           0.394     0.912    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[5]
    SLICE_X59Y73         LUT3 (Prop_lut3_I2_O)        0.118     1.030 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.030    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[5]
    SLICE_X59Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.493     4.834    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X59Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[5]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.010ns  (logic 0.580ns (57.417%)  route 0.430ns (42.583%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/C
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/Q
                         net (fo=1, routed)           0.430     0.886    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[6]
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.124     1.010 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.010    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[6]
    SLICE_X58Y72         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         1.494     4.835    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X58Y72         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[1]/C
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[1]/Q
                         net (fo=1, routed)           0.087     0.228    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[1]
    SLICE_X60Y71         LUT3 (Prop_lut3_I2_O)        0.048     0.276 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.276    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[1]
    SLICE_X60Y71         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.850     1.977    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X60Y71         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[1]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.690%)  route 0.126ns (37.310%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/C
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/Q
                         net (fo=1, routed)           0.126     0.290    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[5]
    SLICE_X59Y73         LUT3 (Prop_lut3_I2_O)        0.048     0.338 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.338    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[5]
    SLICE_X59Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.846     1.974    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X59Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[5]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.732%)  route 0.160ns (46.268%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/C
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/Q
                         net (fo=1, routed)           0.160     0.301    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[6]
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.045     0.346 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.346    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[6]
    SLICE_X58Y72         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.849     1.976    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X58Y72         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[6]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.180%)  route 0.200ns (51.820%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/C
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/Q
                         net (fo=1, routed)           0.200     0.341    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[2]
    SLICE_X60Y71         LUT3 (Prop_lut3_I2_O)        0.045     0.386 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.386    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[2]
    SLICE_X60Y71         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.850     1.977    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X60Y71         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[2]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.167%)  route 0.226ns (54.833%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/C
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/Q
                         net (fo=1, routed)           0.226     0.367    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[0]
    SLICE_X60Y71         LUT3 (Prop_lut3_I2_O)        0.045     0.412 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.412    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[0]
    SLICE_X60Y71         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.850     1.977    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X60Y71         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[0]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.185ns (43.730%)  route 0.238ns (56.270%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/C
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/Q
                         net (fo=1, routed)           0.238     0.379    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[7]
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.044     0.423 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.423    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[7]
    SLICE_X58Y72         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.849     1.976    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X58Y72         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[7]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.209ns (44.170%)  route 0.264ns (55.830%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/C
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/Q
                         net (fo=1, routed)           0.264     0.428    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[4]
    SLICE_X59Y73         LUT3 (Prop_lut3_I2_O)        0.045     0.473 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.473    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[4]
    SLICE_X59Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.846     1.974    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X59Y73         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[4]/C

Slack:                    inf
  Source:                 system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.184ns (35.213%)  route 0.339ns (64.787%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE                         0.000     0.000 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/C
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/Q
                         net (fo=1, routed)           0.339     0.480    system_i/UART_rx/uart_rx_interpreter_0/inst/i_rx_byte[3]
    SLICE_X60Y71         LUT3 (Prop_lut3_I2_O)        0.043     0.523 r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.523    system_i/UART_rx/uart_rx_interpreter_0/inst/p_2_in[3]
    SLICE_X60Y71         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.850     1.977    system_i/UART_rx/uart_rx_interpreter_0/inst/i_clk
    SLICE_X60Y71         FDRE                                         r  system_i/UART_rx/uart_rx_interpreter_0/inst/rx_shift_reg_reg[3]/C

Slack:                    inf
  Source:                 JB2
                            (input port)
  Destination:            system_i/usb_dll_0/inst/data_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.133ns  (logic 0.225ns (10.547%)  route 1.908ns (89.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  JB2 (IN)
                         net (fo=0)                   0.000     0.000    JB2
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  JB2_IBUF_inst/O
                         net (fo=3, routed)           1.908     2.133    system_i/usb_dll_0/inst/i_data
    SLICE_X55Y70         FDRE                                         r  system_i/usb_dll_0/inst/data_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.823     1.951    system_i/usb_dll_0/inst/i_clk
    SLICE_X55Y70         FDRE                                         r  system_i/usb_dll_0/inst/data_delay_reg/C

Slack:                    inf
  Source:                 JC2
                            (input port)
  Destination:            system_i/UART_rx/uart_rx_0/inst/idle_reg/D
                            (rising edge-triggered cell FDRE clocked by src_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.237ns  (logic 0.266ns (11.898%)  route 1.971ns (88.102%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  JC2 (IN)
                         net (fo=0)                   0.000     0.000    JC2
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  JC2_IBUF_inst/O
                         net (fo=3, routed)           1.971     2.192    system_i/UART_rx/uart_rx_0/inst/i_rx
    SLICE_X64Y72         LUT3 (Prop_lut3_I1_O)        0.045     2.237 r  system_i/UART_rx/uart_rx_0/inst/idle_i_1/O
                         net (fo=1, routed)           0.000     2.237    system_i/UART_rx/uart_rx_0/inst/idle_i_1_n_0
    SLICE_X64Y72         FDRE                                         r  system_i/UART_rx/uart_rx_0/inst/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock src_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    system_i/clk_in_bufg_0/inst/i_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  system_i/clk_in_bufg_0/inst/bufg_inst/O
                         net (fo=469, routed)         0.850     1.978    system_i/UART_rx/uart_rx_0/inst/i_clk
    SLICE_X64Y72         FDRE                                         r  system_i/UART_rx/uart_rx_0/inst/idle_reg/C





