{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 14:07:22 2016 " "Info: Processing started: Tue Feb 23 14:07:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off gcd -c gcd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gcd -c gcd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\] gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\] 250.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 250.0 MHz between source register \"gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\]\" and destination register \"gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.564 ns + Longest register register " "Info: + Longest register to register delay is 3.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\] 1 REG FF_X9_Y24_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X9_Y24_N5; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.446 ns) 1.107 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~1 2 COMB LCCOMB_X8_Y24_N10 1 " "Info: 2: + IC(0.661 ns) + CELL(0.446 ns) = 1.107 ns; Loc. = LCCOMB_X8_Y24_N10; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.165 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~3 3 COMB LCCOMB_X8_Y24_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 1.165 ns; Loc. = LCCOMB_X8_Y24_N12; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.223 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~5 4 COMB LCCOMB_X8_Y24_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 1.223 ns; Loc. = LCCOMB_X8_Y24_N14; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.281 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~7 5 COMB LCCOMB_X8_Y24_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 1.281 ns; Loc. = LCCOMB_X8_Y24_N16; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.339 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~9 6 COMB LCCOMB_X8_Y24_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.339 ns; Loc. = LCCOMB_X8_Y24_N18; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.397 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~11 7 COMB LCCOMB_X8_Y24_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.397 ns; Loc. = LCCOMB_X8_Y24_N20; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.455 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~13 8 COMB LCCOMB_X8_Y24_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.455 ns; Loc. = LCCOMB_X8_Y24_N22; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.910 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~14 9 COMB LCCOMB_X8_Y24_N24 4 " "Info: 9: + IC(0.000 ns) + CELL(0.455 ns) = 1.910 ns; Loc. = LCCOMB_X8_Y24_N24; Fanout = 4; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.130 ns) 2.440 ns gcd:U_GCD\|ctrl1:U_CTRL\|Selector4~0 10 COMB LCCOMB_X7_Y24_N2 8 " "Info: 10: + IC(0.400 ns) + CELL(0.130 ns) = 2.440 ns; Loc. = LCCOMB_X7_Y24_N2; Fanout = 8; COMB Node = 'gcd:U_GCD\|ctrl1:U_CTRL\|Selector4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 } "NODE_NAME" } } { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.610 ns) 3.564 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\] 11 REG FF_X9_Y24_N5 7 " "Info: 11: + IC(0.514 ns) + CELL(0.610 ns) = 3.564 ns; Loc. = FF_X9_Y24_N5; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.989 ns ( 55.81 % ) " "Info: Total cell delay = 1.989 ns ( 55.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.575 ns ( 44.19 % ) " "Info: Total interconnect delay = 1.575 ns ( 44.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.564 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.564 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 {} gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} } { 0.000ns 0.661ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.514ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.597 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.534 ns) 2.597 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\] 4 REG FF_X9_Y24_N5 7 " "Info: 4: + IC(0.964 ns) + CELL(0.534 ns) = 2.597 ns; Loc. = FF_X9_Y24_N5; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.60 % ) " "Info: Total cell delay = 1.470 ns ( 56.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 43.40 % ) " "Info: Total interconnect delay = 1.127 ns ( 43.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.964ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.597 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.534 ns) 2.597 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\] 4 REG FF_X9_Y24_N5 7 " "Info: 4: + IC(0.964 ns) + CELL(0.534 ns) = 2.597 ns; Loc. = FF_X9_Y24_N5; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.60 % ) " "Info: Total cell delay = 1.470 ns ( 56.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 43.40 % ) " "Info: Total interconnect delay = 1.127 ns ( 43.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.964ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.964ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.564 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.564 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 {} gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} } { 0.000ns 0.661ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.514ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.964ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} } {  } {  } "" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "gcd:U_GCD\|ctrl1:U_CTRL\|state.WAIT_1 button\[2\] clk 2.146 ns register " "Info: tsu for register \"gcd:U_GCD\|ctrl1:U_CTRL\|state.WAIT_1\" (data pin = \"button\[2\]\", clock pin = \"clk\") is 2.146 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.759 ns + Longest pin register " "Info: + Longest pin to register delay is 4.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns button\[2\] 1 PIN PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; PIN Node = 'button\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { button[2] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.916 ns) 0.916 ns button\[2\]~input 2 COMB IOIBUF_X0_Y23_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.916 ns) = 0.916 ns; Loc. = IOIBUF_X0_Y23_N1; Fanout = 4; COMB Node = 'button\[2\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { button[2] button[2]~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.383 ns) + CELL(0.369 ns) 4.668 ns gcd:U_GCD\|ctrl1:U_CTRL\|Selector1~0 3 COMB LCCOMB_X8_Y24_N28 1 " "Info: 3: + IC(3.383 ns) + CELL(0.369 ns) = 4.668 ns; Loc. = LCCOMB_X8_Y24_N28; Fanout = 1; COMB Node = 'gcd:U_GCD\|ctrl1:U_CTRL\|Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.752 ns" { button[2]~input gcd:U_GCD|ctrl1:U_CTRL|Selector1~0 } "NODE_NAME" } } { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 4.759 ns gcd:U_GCD\|ctrl1:U_CTRL\|state.WAIT_1 4 REG FF_X8_Y24_N29 3 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 4.759 ns; Loc. = FF_X8_Y24_N29; Fanout = 3; REG Node = 'gcd:U_GCD\|ctrl1:U_CTRL\|state.WAIT_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { gcd:U_GCD|ctrl1:U_CTRL|Selector1~0 gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 } "NODE_NAME" } } { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 28.91 % ) " "Info: Total cell delay = 1.376 ns ( 28.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.383 ns ( 71.09 % ) " "Info: Total interconnect delay = 3.383 ns ( 71.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { button[2] button[2]~input gcd:U_GCD|ctrl1:U_CTRL|Selector1~0 gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.759 ns" { button[2] {} button[2]~input {} gcd:U_GCD|ctrl1:U_CTRL|Selector1~0 {} gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 {} } { 0.000ns 0.000ns 3.383ns 0.000ns } { 0.000ns 0.916ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.598 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.534 ns) 2.598 ns gcd:U_GCD\|ctrl1:U_CTRL\|state.WAIT_1 4 REG FF_X8_Y24_N29 3 " "Info: 4: + IC(0.965 ns) + CELL(0.534 ns) = 2.598 ns; Loc. = FF_X8_Y24_N29; Fanout = 3; REG Node = 'gcd:U_GCD\|ctrl1:U_CTRL\|state.WAIT_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~inputclkctrl gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 } "NODE_NAME" } } { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.58 % ) " "Info: Total cell delay = 1.470 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { button[2] button[2]~input gcd:U_GCD|ctrl1:U_CTRL|Selector1~0 gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.759 ns" { button[2] {} button[2]~input {} gcd:U_GCD|ctrl1:U_CTRL|Selector1~0 {} gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 {} } { 0.000ns 0.000ns 3.383ns 0.000ns } { 0.000ns 0.916ns 0.369ns 0.091ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led2\[5\] gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_OUT_REG\|q\[0\] 7.998 ns register " "Info: tco from clock \"clk\" to destination pin \"led2\[5\]\" through register \"gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_OUT_REG\|q\[0\]\" is 7.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.598 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.534 ns) 2.598 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_OUT_REG\|q\[0\] 4 REG FF_X8_Y24_N9 7 " "Info: 4: + IC(0.965 ns) + CELL(0.534 ns) = 2.598 ns; Loc. = FF_X8_Y24_N9; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_OUT_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.58 % ) " "Info: Total cell delay = 1.470 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.201 ns + Longest register pin " "Info: + Longest register to pin delay is 5.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_OUT_REG\|q\[0\] 1 REG FF_X8_Y24_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X8_Y24_N9; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_OUT_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.130 ns) 1.044 ns decoder7seg:U_LED2\|Mux1~0 2 COMB LCCOMB_X9_Y25_N24 1 " "Info: 2: + IC(0.914 ns) + CELL(0.130 ns) = 1.044 ns; Loc. = LCCOMB_X9_Y25_N24; Fanout = 1; COMB Node = 'decoder7seg:U_LED2\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] decoder7seg:U_LED2|Mux1~0 } "NODE_NAME" } } { "decoder7seg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/decoder7seg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(2.080 ns) 5.201 ns led2\[5\]~output 3 COMB IOOBUF_X30_Y29_N30 1 " "Info: 3: + IC(2.077 ns) + CELL(2.080 ns) = 5.201 ns; Loc. = IOOBUF_X30_Y29_N30; Fanout = 1; COMB Node = 'led2\[5\]~output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.157 ns" { decoder7seg:U_LED2|Mux1~0 led2[5]~output } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.201 ns led2\[5\] 4 PIN PIN_A16 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 5.201 ns; Loc. = PIN_A16; Fanout = 0; PIN Node = 'led2\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { led2[5]~output led2[5] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.210 ns ( 42.49 % ) " "Info: Total cell delay = 2.210 ns ( 42.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.991 ns ( 57.51 % ) " "Info: Total interconnect delay = 2.991 ns ( 57.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] decoder7seg:U_LED2|Mux1~0 led2[5]~output led2[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] {} decoder7seg:U_LED2|Mux1~0 {} led2[5]~output {} led2[5] {} } { 0.000ns 0.914ns 2.077ns 0.000ns } { 0.000ns 0.130ns 2.080ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] decoder7seg:U_LED2|Mux1~0 led2[5]~output led2[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] {} decoder7seg:U_LED2|Mux1~0 {} led2[5]~output {} led2[5] {} } { 0.000ns 0.914ns 2.077ns 0.000ns } { 0.000ns 0.130ns 2.080ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "button\[2\] led2_dp 8.878 ns Longest " "Info: Longest tpd from source pin \"button\[2\]\" to destination pin \"led2_dp\" is 8.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns button\[2\] 1 PIN PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; PIN Node = 'button\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { button[2] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.916 ns) 0.916 ns button\[2\]~input 2 COMB IOIBUF_X0_Y23_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.916 ns) = 0.916 ns; Loc. = IOIBUF_X0_Y23_N1; Fanout = 4; COMB Node = 'button\[2\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { button[2] button[2]~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.383 ns) + CELL(0.381 ns) 4.680 ns gcd:U_GCD\|ctrl1:U_CTRL\|Selector0~0 3 COMB LCCOMB_X8_Y24_N30 1 " "Info: 3: + IC(3.383 ns) + CELL(0.381 ns) = 4.680 ns; Loc. = LCCOMB_X8_Y24_N30; Fanout = 1; COMB Node = 'gcd:U_GCD\|ctrl1:U_CTRL\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.764 ns" { button[2]~input gcd:U_GCD|ctrl1:U_CTRL|Selector0~0 } "NODE_NAME" } } { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.098 ns) + CELL(2.100 ns) 8.878 ns led2_dp~output 4 COMB IOOBUF_X32_Y29_N16 1 " "Info: 4: + IC(2.098 ns) + CELL(2.100 ns) = 8.878 ns; Loc. = IOOBUF_X32_Y29_N16; Fanout = 1; COMB Node = 'led2_dp~output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { gcd:U_GCD|ctrl1:U_CTRL|Selector0~0 led2_dp~output } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 8.878 ns led2_dp 5 PIN PIN_A18 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 8.878 ns; Loc. = PIN_A18; Fanout = 0; PIN Node = 'led2_dp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { led2_dp~output led2_dp } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.397 ns ( 38.26 % ) " "Info: Total cell delay = 3.397 ns ( 38.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.481 ns ( 61.74 % ) " "Info: Total interconnect delay = 5.481 ns ( 61.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { button[2] button[2]~input gcd:U_GCD|ctrl1:U_CTRL|Selector0~0 led2_dp~output led2_dp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { button[2] {} button[2]~input {} gcd:U_GCD|ctrl1:U_CTRL|Selector0~0 {} led2_dp~output {} led2_dp {} } { 0.000ns 0.000ns 3.383ns 2.098ns 0.000ns } { 0.000ns 0.916ns 0.381ns 2.100ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_Y_REG\|q\[0\] switch\[0\] clk -1.587 ns register " "Info: th for register \"gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_Y_REG\|q\[0\]\" (data pin = \"switch\[0\]\", clock pin = \"clk\") is -1.587 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.598 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.534 ns) 2.598 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_Y_REG\|q\[0\] 4 REG FF_X7_Y24_N13 6 " "Info: 4: + IC(0.965 ns) + CELL(0.534 ns) = 2.598 ns; Loc. = FF_X7_Y24_N13; Fanout = 6; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_Y_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.58 % ) " "Info: Total cell delay = 1.470 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.342 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns switch\[0\] 1 PIN PIN_J6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J6; Fanout = 1; PIN Node = 'switch\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[0] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.886 ns) 0.886 ns switch\[0\]~input 2 COMB IOIBUF_X0_Y24_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.886 ns) = 0.886 ns; Loc. = IOIBUF_X0_Y24_N1; Fanout = 1; COMB Node = 'switch\[0\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { switch[0] switch[0]~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.114 ns) + CELL(0.342 ns) 4.342 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_Y_REG\|q\[0\] 3 REG FF_X7_Y24_N13 6 " "Info: 3: + IC(3.114 ns) + CELL(0.342 ns) = 4.342 ns; Loc. = FF_X7_Y24_N13; Fanout = 6; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_Y_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { switch[0]~input gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.228 ns ( 28.28 % ) " "Info: Total cell delay = 1.228 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.114 ns ( 71.72 % ) " "Info: Total interconnect delay = 3.114 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.342 ns" { switch[0] switch[0]~input gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.342 ns" { switch[0] {} switch[0]~input {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] {} } { 0.000ns 0.000ns 3.114ns } { 0.000ns 0.886ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.342 ns" { switch[0] switch[0]~input gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.342 ns" { switch[0] {} switch[0]~input {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] {} } { 0.000ns 0.000ns 3.114ns } { 0.000ns 0.886ns 0.342ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 14:07:24 2016 " "Info: Processing ended: Tue Feb 23 14:07:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
