;buildInfoPackage: chisel3, version: 3.1.7, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-03-20 22:15:13.399, builtAtMillis: 1553120113399
circuit Test : 
  extmodule VTASimDPI : 
    output dpi_wait : UInt<1>
    input reset : UInt<1>
    input clock : Clock
    
    defname = VTASimDPI
    
    
  module VTASim : 
    input clock : Clock
    input reset : UInt<1>
    output sim_wait : UInt<1>
    
    inst sim of VTASimDPI @[SimShell.scala 74:19]
    sim.dpi_wait is invalid
    sim.reset is invalid
    sim.clock is invalid
    sim.reset <= reset @[SimShell.scala 75:16]
    sim.clock <= clock @[SimShell.scala 76:16]
    sim_wait <= sim.dpi_wait @[SimShell.scala 77:12]
    
  extmodule VTAHostDPI : 
    output dpi : {req : {valid : UInt<1>, opcode : UInt<1>, addr : UInt<8>, value : UInt<32>, flip deq : UInt<1>}, flip resp : {valid : UInt<1>, bits : UInt<32>}}
    input reset : UInt<1>
    input clock : Clock
    
    defname = VTAHostDPI
    
    
  module VTAHostDPIToAXI : 
    input clock : Clock
    input reset : UInt<1>
    output io : {dpi : {req : {flip valid : UInt<1>, flip opcode : UInt<1>, flip addr : UInt<8>, flip value : UInt<32>, deq : UInt<1>}, resp : {valid : UInt<1>, bits : UInt<32>}}, axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<16>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, strb : UInt<4>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<16>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}}
    
    wire _T_64 : UInt<8> @[VTAHostDPI.scala 86:34]
    _T_64 <= UInt<1>("h00") @[VTAHostDPI.scala 86:34]
    reg addr : UInt, clock with : (reset => (reset, _T_64)) @[VTAHostDPI.scala 86:21]
    wire _T_69 : UInt<32> @[VTAHostDPI.scala 87:34]
    _T_69 <= UInt<1>("h00") @[VTAHostDPI.scala 87:34]
    reg data : UInt, clock with : (reset => (reset, _T_69)) @[VTAHostDPI.scala 87:21]
    reg state : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[VTAHostDPI.scala 90:22]
    node _T_72 = eq(UInt<3>("h00"), state) @[Conditional.scala 37:30]
    when _T_72 : @[Conditional.scala 40:58]
      when io.dpi.req.valid : @[VTAHostDPI.scala 94:30]
        when io.dpi.req.opcode : @[VTAHostDPI.scala 95:33]
          state <= UInt<3>("h03") @[VTAHostDPI.scala 96:17]
          skip @[VTAHostDPI.scala 95:33]
        else : @[VTAHostDPI.scala 97:21]
          state <= UInt<3>("h01") @[VTAHostDPI.scala 98:17]
          skip @[VTAHostDPI.scala 97:21]
        skip @[VTAHostDPI.scala 94:30]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_73 = eq(UInt<3>("h01"), state) @[Conditional.scala 37:30]
      when _T_73 : @[Conditional.scala 39:67]
        when io.axi.ar.ready : @[VTAHostDPI.scala 103:29]
          state <= UInt<3>("h02") @[VTAHostDPI.scala 104:15]
          skip @[VTAHostDPI.scala 103:29]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_74 = eq(UInt<3>("h02"), state) @[Conditional.scala 37:30]
        when _T_74 : @[Conditional.scala 39:67]
          when io.axi.r.valid : @[VTAHostDPI.scala 108:28]
            state <= UInt<3>("h00") @[VTAHostDPI.scala 109:15]
            skip @[VTAHostDPI.scala 108:28]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_75 = eq(UInt<3>("h03"), state) @[Conditional.scala 37:30]
          when _T_75 : @[Conditional.scala 39:67]
            when io.axi.aw.ready : @[VTAHostDPI.scala 113:29]
              state <= UInt<3>("h04") @[VTAHostDPI.scala 114:15]
              skip @[VTAHostDPI.scala 113:29]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_76 = eq(UInt<3>("h04"), state) @[Conditional.scala 37:30]
            when _T_76 : @[Conditional.scala 39:67]
              when io.axi.w.ready : @[VTAHostDPI.scala 118:28]
                state <= UInt<3>("h05") @[VTAHostDPI.scala 119:15]
                skip @[VTAHostDPI.scala 118:28]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_77 = eq(UInt<3>("h05"), state) @[Conditional.scala 37:30]
              when _T_77 : @[Conditional.scala 39:67]
                when io.axi.b.valid : @[VTAHostDPI.scala 123:28]
                  state <= UInt<3>("h00") @[VTAHostDPI.scala 124:15]
                  skip @[VTAHostDPI.scala 123:28]
                skip @[Conditional.scala 39:67]
    node _T_78 = eq(state, UInt<3>("h00")) @[VTAHostDPI.scala 129:14]
    node _T_79 = and(_T_78, io.dpi.req.valid) @[VTAHostDPI.scala 129:24]
    when _T_79 : @[VTAHostDPI.scala 129:45]
      addr <= io.dpi.req.addr @[VTAHostDPI.scala 130:10]
      data <= io.dpi.req.value @[VTAHostDPI.scala 131:10]
      skip @[VTAHostDPI.scala 129:45]
    node _T_80 = eq(state, UInt<3>("h03")) @[VTAHostDPI.scala 134:28]
    io.axi.aw.valid <= _T_80 @[VTAHostDPI.scala 134:19]
    io.axi.aw.bits.addr <= addr @[VTAHostDPI.scala 135:23]
    node _T_81 = eq(state, UInt<3>("h04")) @[VTAHostDPI.scala 136:27]
    io.axi.w.valid <= _T_81 @[VTAHostDPI.scala 136:18]
    io.axi.w.bits.data <= data @[VTAHostDPI.scala 137:22]
    io.axi.w.bits.strb <= UInt<4>("h0f") @[VTAHostDPI.scala 138:22]
    node _T_83 = eq(state, UInt<3>("h05")) @[VTAHostDPI.scala 139:27]
    io.axi.b.ready <= _T_83 @[VTAHostDPI.scala 139:18]
    node _T_84 = eq(state, UInt<3>("h01")) @[VTAHostDPI.scala 141:28]
    io.axi.ar.valid <= _T_84 @[VTAHostDPI.scala 141:19]
    io.axi.ar.bits.addr <= addr @[VTAHostDPI.scala 142:23]
    node _T_85 = eq(state, UInt<3>("h02")) @[VTAHostDPI.scala 143:27]
    io.axi.r.ready <= _T_85 @[VTAHostDPI.scala 143:18]
    node _T_86 = eq(state, UInt<3>("h01")) @[VTAHostDPI.scala 145:28]
    node _T_87 = and(_T_86, io.axi.ar.ready) @[VTAHostDPI.scala 145:45]
    node _T_88 = eq(state, UInt<3>("h03")) @[VTAHostDPI.scala 145:73]
    node _T_89 = and(_T_88, io.axi.aw.ready) @[VTAHostDPI.scala 145:91]
    node _T_90 = or(_T_87, _T_89) @[VTAHostDPI.scala 145:64]
    io.dpi.req.deq <= _T_90 @[VTAHostDPI.scala 145:18]
    io.dpi.resp.valid <= io.axi.r.valid @[VTAHostDPI.scala 146:21]
    io.dpi.resp.bits <= io.axi.r.bits.data @[VTAHostDPI.scala 147:20]
    
  module VTAHost : 
    input clock : Clock
    input reset : UInt<1>
    output io : {axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<16>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, strb : UInt<4>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<16>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}}
    
    inst host_dpi of VTAHostDPI @[SimShell.scala 39:24]
    host_dpi.dpi is invalid
    host_dpi.reset is invalid
    host_dpi.clock is invalid
    inst host_axi of VTAHostDPIToAXI @[SimShell.scala 40:24]
    host_axi.clock <= clock
    host_axi.reset <= reset
    host_dpi.reset <= reset @[SimShell.scala 41:21]
    host_dpi.clock <= clock @[SimShell.scala 42:21]
    host_dpi.dpi.resp.bits <= host_axi.io.dpi.resp.bits @[SimShell.scala 43:19]
    host_dpi.dpi.resp.valid <= host_axi.io.dpi.resp.valid @[SimShell.scala 43:19]
    host_dpi.dpi.req.deq <= host_axi.io.dpi.req.deq @[SimShell.scala 43:19]
    host_axi.io.dpi.req.value <= host_dpi.dpi.req.value @[SimShell.scala 43:19]
    host_axi.io.dpi.req.addr <= host_dpi.dpi.req.addr @[SimShell.scala 43:19]
    host_axi.io.dpi.req.opcode <= host_dpi.dpi.req.opcode @[SimShell.scala 43:19]
    host_axi.io.dpi.req.valid <= host_dpi.dpi.req.valid @[SimShell.scala 43:19]
    host_axi.io.axi.r.bits.resp <= io.axi.r.bits.resp @[SimShell.scala 44:10]
    host_axi.io.axi.r.bits.data <= io.axi.r.bits.data @[SimShell.scala 44:10]
    host_axi.io.axi.r.valid <= io.axi.r.valid @[SimShell.scala 44:10]
    io.axi.r.ready <= host_axi.io.axi.r.ready @[SimShell.scala 44:10]
    io.axi.ar.bits.addr <= host_axi.io.axi.ar.bits.addr @[SimShell.scala 44:10]
    io.axi.ar.valid <= host_axi.io.axi.ar.valid @[SimShell.scala 44:10]
    host_axi.io.axi.ar.ready <= io.axi.ar.ready @[SimShell.scala 44:10]
    host_axi.io.axi.b.bits.resp <= io.axi.b.bits.resp @[SimShell.scala 44:10]
    host_axi.io.axi.b.valid <= io.axi.b.valid @[SimShell.scala 44:10]
    io.axi.b.ready <= host_axi.io.axi.b.ready @[SimShell.scala 44:10]
    io.axi.w.bits.strb <= host_axi.io.axi.w.bits.strb @[SimShell.scala 44:10]
    io.axi.w.bits.data <= host_axi.io.axi.w.bits.data @[SimShell.scala 44:10]
    io.axi.w.valid <= host_axi.io.axi.w.valid @[SimShell.scala 44:10]
    host_axi.io.axi.w.ready <= io.axi.w.ready @[SimShell.scala 44:10]
    io.axi.aw.bits.addr <= host_axi.io.axi.aw.bits.addr @[SimShell.scala 44:10]
    io.axi.aw.valid <= host_axi.io.axi.aw.valid @[SimShell.scala 44:10]
    host_axi.io.axi.aw.ready <= io.axi.aw.ready @[SimShell.scala 44:10]
    
  extmodule VTAMemDPI : 
    output dpi : {req : {flip valid : UInt<1>, flip opcode : UInt<1>, flip len : UInt<8>, flip addr : UInt<64>}, flip wr : {valid : UInt<1>, bits : UInt<64>}, rd : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}
    input reset : UInt<1>
    input clock : Clock
    
    defname = VTAMemDPI
    
    
  module VTAMemDPIToAXI : 
    input clock : Clock
    input reset : UInt<1>
    output io : {dpi : {req : {valid : UInt<1>, opcode : UInt<1>, len : UInt<8>, addr : UInt<64>}, wr : {valid : UInt<1>, bits : UInt<64>}, flip rd : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}, axi : {flip aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<2>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>}}, flip w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}, b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, flip ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<2>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>}}, r : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, resp : UInt<2>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}}
    
    reg opcode : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[VTAMemDPI.scala 83:23]
    wire _T_82 : UInt<8> @[VTAMemDPI.scala 84:33]
    _T_82 <= UInt<1>("h00") @[VTAMemDPI.scala 84:33]
    reg len : UInt, clock with : (reset => (reset, _T_82)) @[VTAMemDPI.scala 84:20]
    wire _T_87 : UInt<64> @[VTAMemDPI.scala 85:34]
    _T_87 <= UInt<1>("h00") @[VTAMemDPI.scala 85:34]
    reg addr : UInt, clock with : (reset => (reset, _T_87)) @[VTAMemDPI.scala 85:21]
    reg state : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[VTAMemDPI.scala 88:22]
    node _T_90 = eq(UInt<3>("h00"), state) @[Conditional.scala 37:30]
    when _T_90 : @[Conditional.scala 40:58]
      when io.axi.ar.valid : @[VTAMemDPI.scala 92:29]
        state <= UInt<3>("h01") @[VTAMemDPI.scala 93:15]
        skip @[VTAMemDPI.scala 92:29]
      else : @[VTAMemDPI.scala 94:35]
        when io.axi.aw.valid : @[VTAMemDPI.scala 94:35]
          state <= UInt<3>("h03") @[VTAMemDPI.scala 95:15]
          skip @[VTAMemDPI.scala 94:35]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_91 = eq(UInt<3>("h01"), state) @[Conditional.scala 37:30]
      when _T_91 : @[Conditional.scala 39:67]
        when io.axi.ar.valid : @[VTAMemDPI.scala 99:29]
          state <= UInt<3>("h02") @[VTAMemDPI.scala 100:15]
          skip @[VTAMemDPI.scala 99:29]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_92 = eq(UInt<3>("h02"), state) @[Conditional.scala 37:30]
        when _T_92 : @[Conditional.scala 39:67]
          node _T_93 = and(io.axi.r.ready, io.dpi.rd.valid) @[VTAMemDPI.scala 104:27]
          node _T_95 = eq(len, UInt<1>("h00")) @[VTAMemDPI.scala 104:53]
          node _T_96 = and(_T_93, _T_95) @[VTAMemDPI.scala 104:46]
          when _T_96 : @[VTAMemDPI.scala 104:62]
            state <= UInt<3>("h00") @[VTAMemDPI.scala 105:15]
            skip @[VTAMemDPI.scala 104:62]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_97 = eq(UInt<3>("h03"), state) @[Conditional.scala 37:30]
          when _T_97 : @[Conditional.scala 39:67]
            when io.axi.aw.valid : @[VTAMemDPI.scala 109:29]
              state <= UInt<3>("h04") @[VTAMemDPI.scala 110:15]
              skip @[VTAMemDPI.scala 109:29]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_98 = eq(UInt<3>("h04"), state) @[Conditional.scala 37:30]
            when _T_98 : @[Conditional.scala 39:67]
              node _T_99 = and(io.axi.w.valid, io.axi.w.bits.last) @[VTAMemDPI.scala 114:27]
              when _T_99 : @[VTAMemDPI.scala 114:50]
                state <= UInt<3>("h05") @[VTAMemDPI.scala 115:15]
                skip @[VTAMemDPI.scala 114:50]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_100 = eq(UInt<3>("h05"), state) @[Conditional.scala 37:30]
              when _T_100 : @[Conditional.scala 39:67]
                when io.axi.b.ready : @[VTAMemDPI.scala 119:28]
                  state <= UInt<3>("h00") @[VTAMemDPI.scala 120:15]
                  skip @[VTAMemDPI.scala 119:28]
                skip @[Conditional.scala 39:67]
    node _T_101 = eq(state, UInt<3>("h00")) @[VTAMemDPI.scala 125:14]
    when _T_101 : @[VTAMemDPI.scala 125:25]
      when io.axi.ar.valid : @[VTAMemDPI.scala 126:27]
        opcode <= UInt<1>("h00") @[VTAMemDPI.scala 127:14]
        len <= io.axi.ar.bits.len @[VTAMemDPI.scala 128:11]
        addr <= io.axi.ar.bits.addr @[VTAMemDPI.scala 129:12]
        skip @[VTAMemDPI.scala 126:27]
      else : @[VTAMemDPI.scala 130:33]
        when io.axi.aw.valid : @[VTAMemDPI.scala 130:33]
          opcode <= UInt<1>("h01") @[VTAMemDPI.scala 131:14]
          len <= io.axi.aw.bits.len @[VTAMemDPI.scala 132:11]
          addr <= io.axi.aw.bits.addr @[VTAMemDPI.scala 133:12]
          skip @[VTAMemDPI.scala 130:33]
      skip @[VTAMemDPI.scala 125:25]
    else : @[VTAMemDPI.scala 135:35]
      node _T_104 = eq(state, UInt<3>("h02")) @[VTAMemDPI.scala 135:20]
      when _T_104 : @[VTAMemDPI.scala 135:35]
        node _T_105 = and(io.axi.r.ready, io.dpi.rd.valid) @[VTAMemDPI.scala 136:25]
        node _T_107 = neq(len, UInt<1>("h00")) @[VTAMemDPI.scala 136:51]
        node _T_108 = and(_T_105, _T_107) @[VTAMemDPI.scala 136:44]
        when _T_108 : @[VTAMemDPI.scala 136:60]
          node _T_110 = sub(len, UInt<1>("h01")) @[VTAMemDPI.scala 137:18]
          node _T_111 = asUInt(_T_110) @[VTAMemDPI.scala 137:18]
          node _T_112 = tail(_T_111, 1) @[VTAMemDPI.scala 137:18]
          len <= _T_112 @[VTAMemDPI.scala 137:11]
          skip @[VTAMemDPI.scala 136:60]
        skip @[VTAMemDPI.scala 135:35]
    node _T_113 = eq(state, UInt<3>("h01")) @[VTAMemDPI.scala 141:30]
    node _T_114 = and(_T_113, io.axi.ar.valid) @[VTAMemDPI.scala 141:47]
    node _T_115 = eq(state, UInt<3>("h03")) @[VTAMemDPI.scala 141:75]
    node _T_116 = and(_T_115, io.axi.aw.valid) @[VTAMemDPI.scala 141:93]
    node _T_117 = or(_T_114, _T_116) @[VTAMemDPI.scala 141:66]
    io.dpi.req.valid <= _T_117 @[VTAMemDPI.scala 141:20]
    io.dpi.req.opcode <= opcode @[VTAMemDPI.scala 142:21]
    io.dpi.req.len <= len @[VTAMemDPI.scala 143:18]
    io.dpi.req.addr <= addr @[VTAMemDPI.scala 144:19]
    node _T_118 = eq(state, UInt<3>("h01")) @[VTAMemDPI.scala 146:28]
    io.axi.ar.ready <= _T_118 @[VTAMemDPI.scala 146:19]
    node _T_119 = eq(state, UInt<3>("h03")) @[VTAMemDPI.scala 147:28]
    io.axi.aw.ready <= _T_119 @[VTAMemDPI.scala 147:19]
    node _T_120 = eq(state, UInt<3>("h02")) @[VTAMemDPI.scala 149:27]
    node _T_121 = and(_T_120, io.dpi.rd.valid) @[VTAMemDPI.scala 149:41]
    io.axi.r.valid <= _T_121 @[VTAMemDPI.scala 149:18]
    io.axi.r.bits.data <= io.dpi.rd.bits @[VTAMemDPI.scala 150:22]
    node _T_123 = eq(len, UInt<1>("h00")) @[VTAMemDPI.scala 151:29]
    io.axi.r.bits.last <= _T_123 @[VTAMemDPI.scala 151:22]
    io.axi.r.bits.resp <= UInt<1>("h00") @[VTAMemDPI.scala 152:22]
    io.axi.r.bits.user <= UInt<1>("h00") @[VTAMemDPI.scala 153:22]
    io.axi.r.bits.id <= UInt<1>("h00") @[VTAMemDPI.scala 154:20]
    node _T_127 = eq(state, UInt<3>("h02")) @[VTAMemDPI.scala 155:28]
    node _T_128 = and(_T_127, io.axi.r.ready) @[VTAMemDPI.scala 155:42]
    io.dpi.rd.ready <= _T_128 @[VTAMemDPI.scala 155:19]
    node _T_129 = eq(state, UInt<3>("h04")) @[VTAMemDPI.scala 157:28]
    node _T_130 = and(_T_129, io.axi.w.valid) @[VTAMemDPI.scala 157:43]
    io.dpi.wr.valid <= _T_130 @[VTAMemDPI.scala 157:19]
    io.dpi.wr.bits <= io.axi.w.bits.data @[VTAMemDPI.scala 158:18]
    node _T_131 = eq(state, UInt<3>("h04")) @[VTAMemDPI.scala 159:27]
    io.axi.w.ready <= _T_131 @[VTAMemDPI.scala 159:18]
    node _T_132 = eq(state, UInt<3>("h05")) @[VTAMemDPI.scala 161:27]
    io.axi.b.valid <= _T_132 @[VTAMemDPI.scala 161:18]
    io.axi.b.bits.resp <= UInt<1>("h00") @[VTAMemDPI.scala 162:22]
    io.axi.b.bits.user <= UInt<1>("h00") @[VTAMemDPI.scala 163:22]
    io.axi.b.bits.id <= UInt<1>("h00") @[VTAMemDPI.scala 164:20]
    
  module VTAMem : 
    input clock : Clock
    input reset : UInt<1>
    output io : {axi : {flip aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<2>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>}}, flip w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}, b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, flip ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<2>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>}}, r : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, resp : UInt<2>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}}
    
    inst mem_dpi of VTAMemDPI @[SimShell.scala 57:23]
    mem_dpi.dpi is invalid
    mem_dpi.reset is invalid
    mem_dpi.clock is invalid
    inst mem_axi of VTAMemDPIToAXI @[SimShell.scala 58:23]
    mem_axi.clock <= clock
    mem_axi.reset <= reset
    mem_dpi.reset <= reset @[SimShell.scala 59:20]
    mem_dpi.clock <= clock @[SimShell.scala 60:20]
    mem_axi.io.dpi.rd.bits <= mem_dpi.dpi.rd.bits @[SimShell.scala 61:18]
    mem_axi.io.dpi.rd.valid <= mem_dpi.dpi.rd.valid @[SimShell.scala 61:18]
    mem_dpi.dpi.rd.ready <= mem_axi.io.dpi.rd.ready @[SimShell.scala 61:18]
    mem_dpi.dpi.wr.bits <= mem_axi.io.dpi.wr.bits @[SimShell.scala 61:18]
    mem_dpi.dpi.wr.valid <= mem_axi.io.dpi.wr.valid @[SimShell.scala 61:18]
    mem_dpi.dpi.req.addr <= mem_axi.io.dpi.req.addr @[SimShell.scala 61:18]
    mem_dpi.dpi.req.len <= mem_axi.io.dpi.req.len @[SimShell.scala 61:18]
    mem_dpi.dpi.req.opcode <= mem_axi.io.dpi.req.opcode @[SimShell.scala 61:18]
    mem_dpi.dpi.req.valid <= mem_axi.io.dpi.req.valid @[SimShell.scala 61:18]
    io.axi.r.bits.user <= mem_axi.io.axi.r.bits.user @[SimShell.scala 62:18]
    io.axi.r.bits.id <= mem_axi.io.axi.r.bits.id @[SimShell.scala 62:18]
    io.axi.r.bits.last <= mem_axi.io.axi.r.bits.last @[SimShell.scala 62:18]
    io.axi.r.bits.resp <= mem_axi.io.axi.r.bits.resp @[SimShell.scala 62:18]
    io.axi.r.bits.data <= mem_axi.io.axi.r.bits.data @[SimShell.scala 62:18]
    io.axi.r.valid <= mem_axi.io.axi.r.valid @[SimShell.scala 62:18]
    mem_axi.io.axi.r.ready <= io.axi.r.ready @[SimShell.scala 62:18]
    mem_axi.io.axi.ar.bits.region <= io.axi.ar.bits.region @[SimShell.scala 62:18]
    mem_axi.io.axi.ar.bits.qos <= io.axi.ar.bits.qos @[SimShell.scala 62:18]
    mem_axi.io.axi.ar.bits.prot <= io.axi.ar.bits.prot @[SimShell.scala 62:18]
    mem_axi.io.axi.ar.bits.cache <= io.axi.ar.bits.cache @[SimShell.scala 62:18]
    mem_axi.io.axi.ar.bits.lock <= io.axi.ar.bits.lock @[SimShell.scala 62:18]
    mem_axi.io.axi.ar.bits.burst <= io.axi.ar.bits.burst @[SimShell.scala 62:18]
    mem_axi.io.axi.ar.bits.size <= io.axi.ar.bits.size @[SimShell.scala 62:18]
    mem_axi.io.axi.ar.bits.len <= io.axi.ar.bits.len @[SimShell.scala 62:18]
    mem_axi.io.axi.ar.bits.user <= io.axi.ar.bits.user @[SimShell.scala 62:18]
    mem_axi.io.axi.ar.bits.id <= io.axi.ar.bits.id @[SimShell.scala 62:18]
    mem_axi.io.axi.ar.bits.addr <= io.axi.ar.bits.addr @[SimShell.scala 62:18]
    mem_axi.io.axi.ar.valid <= io.axi.ar.valid @[SimShell.scala 62:18]
    io.axi.ar.ready <= mem_axi.io.axi.ar.ready @[SimShell.scala 62:18]
    io.axi.b.bits.user <= mem_axi.io.axi.b.bits.user @[SimShell.scala 62:18]
    io.axi.b.bits.id <= mem_axi.io.axi.b.bits.id @[SimShell.scala 62:18]
    io.axi.b.bits.resp <= mem_axi.io.axi.b.bits.resp @[SimShell.scala 62:18]
    io.axi.b.valid <= mem_axi.io.axi.b.valid @[SimShell.scala 62:18]
    mem_axi.io.axi.b.ready <= io.axi.b.ready @[SimShell.scala 62:18]
    mem_axi.io.axi.w.bits.user <= io.axi.w.bits.user @[SimShell.scala 62:18]
    mem_axi.io.axi.w.bits.id <= io.axi.w.bits.id @[SimShell.scala 62:18]
    mem_axi.io.axi.w.bits.last <= io.axi.w.bits.last @[SimShell.scala 62:18]
    mem_axi.io.axi.w.bits.strb <= io.axi.w.bits.strb @[SimShell.scala 62:18]
    mem_axi.io.axi.w.bits.data <= io.axi.w.bits.data @[SimShell.scala 62:18]
    mem_axi.io.axi.w.valid <= io.axi.w.valid @[SimShell.scala 62:18]
    io.axi.w.ready <= mem_axi.io.axi.w.ready @[SimShell.scala 62:18]
    mem_axi.io.axi.aw.bits.region <= io.axi.aw.bits.region @[SimShell.scala 62:18]
    mem_axi.io.axi.aw.bits.qos <= io.axi.aw.bits.qos @[SimShell.scala 62:18]
    mem_axi.io.axi.aw.bits.prot <= io.axi.aw.bits.prot @[SimShell.scala 62:18]
    mem_axi.io.axi.aw.bits.cache <= io.axi.aw.bits.cache @[SimShell.scala 62:18]
    mem_axi.io.axi.aw.bits.lock <= io.axi.aw.bits.lock @[SimShell.scala 62:18]
    mem_axi.io.axi.aw.bits.burst <= io.axi.aw.bits.burst @[SimShell.scala 62:18]
    mem_axi.io.axi.aw.bits.size <= io.axi.aw.bits.size @[SimShell.scala 62:18]
    mem_axi.io.axi.aw.bits.len <= io.axi.aw.bits.len @[SimShell.scala 62:18]
    mem_axi.io.axi.aw.bits.user <= io.axi.aw.bits.user @[SimShell.scala 62:18]
    mem_axi.io.axi.aw.bits.id <= io.axi.aw.bits.id @[SimShell.scala 62:18]
    mem_axi.io.axi.aw.bits.addr <= io.axi.aw.bits.addr @[SimShell.scala 62:18]
    mem_axi.io.axi.aw.valid <= io.axi.aw.valid @[SimShell.scala 62:18]
    io.axi.aw.ready <= mem_axi.io.axi.aw.ready @[SimShell.scala 62:18]
    
  module SimShell : 
    input clock : Clock
    input reset : UInt<1>
    output mem : {flip aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<2>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>}}, flip w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}, b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, flip ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<2>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>}}, r : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, resp : UInt<2>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}
    output host : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<16>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, strb : UInt<4>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<16>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}
    input sim_clock : Clock
    output sim_wait : UInt<1>
    
    inst mod_sim of VTASim @[SimShell.scala 91:23]
    mod_sim.clock <= clock
    mod_sim.reset <= reset
    inst mod_host of VTAHost @[SimShell.scala 92:24]
    mod_host.clock <= clock
    mod_host.reset <= reset
    inst mod_mem of VTAMem @[SimShell.scala 93:23]
    mod_mem.clock <= clock
    mod_mem.reset <= reset
    mem.r.bits.user <= mod_mem.io.axi.r.bits.user @[SimShell.scala 94:7]
    mem.r.bits.id <= mod_mem.io.axi.r.bits.id @[SimShell.scala 94:7]
    mem.r.bits.last <= mod_mem.io.axi.r.bits.last @[SimShell.scala 94:7]
    mem.r.bits.resp <= mod_mem.io.axi.r.bits.resp @[SimShell.scala 94:7]
    mem.r.bits.data <= mod_mem.io.axi.r.bits.data @[SimShell.scala 94:7]
    mem.r.valid <= mod_mem.io.axi.r.valid @[SimShell.scala 94:7]
    mod_mem.io.axi.r.ready <= mem.r.ready @[SimShell.scala 94:7]
    mod_mem.io.axi.ar.bits.region <= mem.ar.bits.region @[SimShell.scala 94:7]
    mod_mem.io.axi.ar.bits.qos <= mem.ar.bits.qos @[SimShell.scala 94:7]
    mod_mem.io.axi.ar.bits.prot <= mem.ar.bits.prot @[SimShell.scala 94:7]
    mod_mem.io.axi.ar.bits.cache <= mem.ar.bits.cache @[SimShell.scala 94:7]
    mod_mem.io.axi.ar.bits.lock <= mem.ar.bits.lock @[SimShell.scala 94:7]
    mod_mem.io.axi.ar.bits.burst <= mem.ar.bits.burst @[SimShell.scala 94:7]
    mod_mem.io.axi.ar.bits.size <= mem.ar.bits.size @[SimShell.scala 94:7]
    mod_mem.io.axi.ar.bits.len <= mem.ar.bits.len @[SimShell.scala 94:7]
    mod_mem.io.axi.ar.bits.user <= mem.ar.bits.user @[SimShell.scala 94:7]
    mod_mem.io.axi.ar.bits.id <= mem.ar.bits.id @[SimShell.scala 94:7]
    mod_mem.io.axi.ar.bits.addr <= mem.ar.bits.addr @[SimShell.scala 94:7]
    mod_mem.io.axi.ar.valid <= mem.ar.valid @[SimShell.scala 94:7]
    mem.ar.ready <= mod_mem.io.axi.ar.ready @[SimShell.scala 94:7]
    mem.b.bits.user <= mod_mem.io.axi.b.bits.user @[SimShell.scala 94:7]
    mem.b.bits.id <= mod_mem.io.axi.b.bits.id @[SimShell.scala 94:7]
    mem.b.bits.resp <= mod_mem.io.axi.b.bits.resp @[SimShell.scala 94:7]
    mem.b.valid <= mod_mem.io.axi.b.valid @[SimShell.scala 94:7]
    mod_mem.io.axi.b.ready <= mem.b.ready @[SimShell.scala 94:7]
    mod_mem.io.axi.w.bits.user <= mem.w.bits.user @[SimShell.scala 94:7]
    mod_mem.io.axi.w.bits.id <= mem.w.bits.id @[SimShell.scala 94:7]
    mod_mem.io.axi.w.bits.last <= mem.w.bits.last @[SimShell.scala 94:7]
    mod_mem.io.axi.w.bits.strb <= mem.w.bits.strb @[SimShell.scala 94:7]
    mod_mem.io.axi.w.bits.data <= mem.w.bits.data @[SimShell.scala 94:7]
    mod_mem.io.axi.w.valid <= mem.w.valid @[SimShell.scala 94:7]
    mem.w.ready <= mod_mem.io.axi.w.ready @[SimShell.scala 94:7]
    mod_mem.io.axi.aw.bits.region <= mem.aw.bits.region @[SimShell.scala 94:7]
    mod_mem.io.axi.aw.bits.qos <= mem.aw.bits.qos @[SimShell.scala 94:7]
    mod_mem.io.axi.aw.bits.prot <= mem.aw.bits.prot @[SimShell.scala 94:7]
    mod_mem.io.axi.aw.bits.cache <= mem.aw.bits.cache @[SimShell.scala 94:7]
    mod_mem.io.axi.aw.bits.lock <= mem.aw.bits.lock @[SimShell.scala 94:7]
    mod_mem.io.axi.aw.bits.burst <= mem.aw.bits.burst @[SimShell.scala 94:7]
    mod_mem.io.axi.aw.bits.size <= mem.aw.bits.size @[SimShell.scala 94:7]
    mod_mem.io.axi.aw.bits.len <= mem.aw.bits.len @[SimShell.scala 94:7]
    mod_mem.io.axi.aw.bits.user <= mem.aw.bits.user @[SimShell.scala 94:7]
    mod_mem.io.axi.aw.bits.id <= mem.aw.bits.id @[SimShell.scala 94:7]
    mod_mem.io.axi.aw.bits.addr <= mem.aw.bits.addr @[SimShell.scala 94:7]
    mod_mem.io.axi.aw.valid <= mem.aw.valid @[SimShell.scala 94:7]
    mem.aw.ready <= mod_mem.io.axi.aw.ready @[SimShell.scala 94:7]
    mod_host.io.axi.r.bits.resp <= host.r.bits.resp @[SimShell.scala 95:8]
    mod_host.io.axi.r.bits.data <= host.r.bits.data @[SimShell.scala 95:8]
    mod_host.io.axi.r.valid <= host.r.valid @[SimShell.scala 95:8]
    host.r.ready <= mod_host.io.axi.r.ready @[SimShell.scala 95:8]
    host.ar.bits.addr <= mod_host.io.axi.ar.bits.addr @[SimShell.scala 95:8]
    host.ar.valid <= mod_host.io.axi.ar.valid @[SimShell.scala 95:8]
    mod_host.io.axi.ar.ready <= host.ar.ready @[SimShell.scala 95:8]
    mod_host.io.axi.b.bits.resp <= host.b.bits.resp @[SimShell.scala 95:8]
    mod_host.io.axi.b.valid <= host.b.valid @[SimShell.scala 95:8]
    host.b.ready <= mod_host.io.axi.b.ready @[SimShell.scala 95:8]
    host.w.bits.strb <= mod_host.io.axi.w.bits.strb @[SimShell.scala 95:8]
    host.w.bits.data <= mod_host.io.axi.w.bits.data @[SimShell.scala 95:8]
    host.w.valid <= mod_host.io.axi.w.valid @[SimShell.scala 95:8]
    mod_host.io.axi.w.ready <= host.w.ready @[SimShell.scala 95:8]
    host.aw.bits.addr <= mod_host.io.axi.aw.bits.addr @[SimShell.scala 95:8]
    host.aw.valid <= mod_host.io.axi.aw.valid @[SimShell.scala 95:8]
    mod_host.io.axi.aw.ready <= host.aw.ready @[SimShell.scala 95:8]
    mod_sim.reset <= reset @[SimShell.scala 96:17]
    mod_sim.clock <= sim_clock @[SimShell.scala 97:17]
    sim_wait <= mod_sim.sim_wait @[SimShell.scala 98:12]
    
  module VCR : 
    input clock : Clock
    input reset : UInt<1>
    output io : {host : {flip aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<16>}}, flip w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, strb : UInt<4>}}, b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>}}, flip ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<16>}}, r : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}, vcr : {launch : UInt<1>, flip finish : UInt<1>, flip ecnt : {valid : UInt<1>, bits : UInt<32>}[1], vals : UInt<32>[1], ptrs : UInt<32>[6], flip ucnt : {valid : UInt<1>, bits : UInt<32>}[1]}}
    
    reg waddr : UInt<16>, clock with : (reset => (reset, UInt<16>("h0ffff"))) @[VCR.scala 94:22]
    reg wstate : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[VCR.scala 97:23]
    reg rstate : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[VCR.scala 101:23]
    reg rdata : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[VCR.scala 102:22]
    reg reg_0 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[VCR.scala 108:37]
    reg reg_1 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[VCR.scala 108:37]
    reg reg_2 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[VCR.scala 108:37]
    reg reg_3 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[VCR.scala 108:37]
    reg reg_4 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[VCR.scala 108:37]
    reg reg_5 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[VCR.scala 108:37]
    reg reg_6 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[VCR.scala 108:37]
    reg reg_7 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[VCR.scala 108:37]
    reg reg_8 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[VCR.scala 108:37]
    reg reg_9 : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[VCR.scala 108:37]
    node _T_159 = eq(UInt<2>("h00"), wstate) @[Conditional.scala 37:30]
    when _T_159 : @[Conditional.scala 40:58]
      when io.host.aw.valid : @[VCR.scala 118:30]
        wstate <= UInt<2>("h01") @[VCR.scala 119:16]
        skip @[VCR.scala 118:30]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_160 = eq(UInt<2>("h01"), wstate) @[Conditional.scala 37:30]
      when _T_160 : @[Conditional.scala 39:67]
        when io.host.w.valid : @[VCR.scala 123:29]
          wstate <= UInt<2>("h02") @[VCR.scala 124:16]
          skip @[VCR.scala 123:29]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_161 = eq(UInt<2>("h02"), wstate) @[Conditional.scala 37:30]
        when _T_161 : @[Conditional.scala 39:67]
          when io.host.b.ready : @[VCR.scala 128:29]
            wstate <= UInt<2>("h00") @[VCR.scala 129:16]
            skip @[VCR.scala 128:29]
          skip @[Conditional.scala 39:67]
    node _T_162 = and(io.host.aw.ready, io.host.aw.valid) @[Decoupled.scala 37:37]
    when _T_162 : @[VCR.scala 134:27]
      waddr <= io.host.aw.bits.addr @[VCR.scala 134:35]
      skip @[VCR.scala 134:27]
    node _T_163 = eq(wstate, UInt<2>("h00")) @[VCR.scala 136:30]
    io.host.aw.ready <= _T_163 @[VCR.scala 136:20]
    node _T_164 = eq(wstate, UInt<2>("h01")) @[VCR.scala 137:29]
    io.host.w.ready <= _T_164 @[VCR.scala 137:19]
    node _T_165 = eq(wstate, UInt<2>("h02")) @[VCR.scala 138:29]
    io.host.b.valid <= _T_165 @[VCR.scala 138:19]
    io.host.b.bits.resp <= UInt<1>("h00") @[VCR.scala 139:23]
    node _T_167 = eq(UInt<1>("h00"), rstate) @[Conditional.scala 37:30]
    when _T_167 : @[Conditional.scala 40:58]
      when io.host.ar.valid : @[VCR.scala 143:30]
        rstate <= UInt<1>("h01") @[VCR.scala 144:16]
        skip @[VCR.scala 143:30]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_168 = eq(UInt<1>("h01"), rstate) @[Conditional.scala 37:30]
      when _T_168 : @[Conditional.scala 39:67]
        when io.host.r.ready : @[VCR.scala 148:29]
          rstate <= UInt<1>("h00") @[VCR.scala 149:16]
          skip @[VCR.scala 148:29]
        skip @[Conditional.scala 39:67]
    node _T_169 = eq(rstate, UInt<1>("h00")) @[VCR.scala 154:30]
    io.host.ar.ready <= _T_169 @[VCR.scala 154:20]
    node _T_170 = eq(rstate, UInt<1>("h01")) @[VCR.scala 155:29]
    io.host.r.valid <= _T_170 @[VCR.scala 155:19]
    io.host.r.bits.data <= rdata @[VCR.scala 156:23]
    io.host.r.bits.resp <= UInt<1>("h00") @[VCR.scala 157:23]
    when io.vcr.finish : @[VCR.scala 159:23]
      reg_0 <= UInt<2>("h02") @[VCR.scala 160:12]
      skip @[VCR.scala 159:23]
    else : @[VCR.scala 161:55]
      node _T_173 = and(io.host.w.ready, io.host.w.valid) @[Decoupled.scala 37:37]
      node _T_175 = eq(UInt<1>("h00"), waddr) @[VCR.scala 161:44]
      node _T_176 = and(_T_173, _T_175) @[VCR.scala 161:31]
      when _T_176 : @[VCR.scala 161:55]
        reg_0 <= io.host.w.bits.data @[VCR.scala 162:12]
        skip @[VCR.scala 161:55]
    when io.vcr.ecnt[0].valid : @[VCR.scala 166:32]
      reg_1 <= io.vcr.ecnt[0].bits @[VCR.scala 167:19]
      skip @[VCR.scala 166:32]
    else : @[VCR.scala 168:62]
      node _T_177 = and(io.host.w.ready, io.host.w.valid) @[Decoupled.scala 37:37]
      node _T_179 = eq(UInt<3>("h04"), waddr) @[VCR.scala 168:51]
      node _T_180 = and(_T_177, _T_179) @[VCR.scala 168:33]
      when _T_180 : @[VCR.scala 168:62]
        reg_1 <= io.host.w.bits.data @[VCR.scala 169:19]
        skip @[VCR.scala 168:62]
    node _T_181 = and(io.host.w.ready, io.host.w.valid) @[Decoupled.scala 37:37]
    node _T_183 = eq(UInt<4>("h08"), waddr) @[VCR.scala 174:45]
    node _T_184 = and(_T_181, _T_183) @[VCR.scala 174:27]
    when _T_184 : @[VCR.scala 174:56]
      reg_2 <= io.host.w.bits.data @[VCR.scala 175:19]
      skip @[VCR.scala 174:56]
    node _T_185 = and(io.host.w.ready, io.host.w.valid) @[Decoupled.scala 37:37]
    node _T_187 = eq(UInt<4>("h0c"), waddr) @[VCR.scala 174:45]
    node _T_188 = and(_T_185, _T_187) @[VCR.scala 174:27]
    when _T_188 : @[VCR.scala 174:56]
      reg_3 <= io.host.w.bits.data @[VCR.scala 175:19]
      skip @[VCR.scala 174:56]
    node _T_189 = and(io.host.w.ready, io.host.w.valid) @[Decoupled.scala 37:37]
    node _T_191 = eq(UInt<5>("h010"), waddr) @[VCR.scala 174:45]
    node _T_192 = and(_T_189, _T_191) @[VCR.scala 174:27]
    when _T_192 : @[VCR.scala 174:56]
      reg_4 <= io.host.w.bits.data @[VCR.scala 175:19]
      skip @[VCR.scala 174:56]
    node _T_193 = and(io.host.w.ready, io.host.w.valid) @[Decoupled.scala 37:37]
    node _T_195 = eq(UInt<5>("h014"), waddr) @[VCR.scala 174:45]
    node _T_196 = and(_T_193, _T_195) @[VCR.scala 174:27]
    when _T_196 : @[VCR.scala 174:56]
      reg_5 <= io.host.w.bits.data @[VCR.scala 175:19]
      skip @[VCR.scala 174:56]
    node _T_197 = and(io.host.w.ready, io.host.w.valid) @[Decoupled.scala 37:37]
    node _T_199 = eq(UInt<5>("h018"), waddr) @[VCR.scala 174:45]
    node _T_200 = and(_T_197, _T_199) @[VCR.scala 174:27]
    when _T_200 : @[VCR.scala 174:56]
      reg_6 <= io.host.w.bits.data @[VCR.scala 175:19]
      skip @[VCR.scala 174:56]
    node _T_201 = and(io.host.w.ready, io.host.w.valid) @[Decoupled.scala 37:37]
    node _T_203 = eq(UInt<5>("h01c"), waddr) @[VCR.scala 174:45]
    node _T_204 = and(_T_201, _T_203) @[VCR.scala 174:27]
    when _T_204 : @[VCR.scala 174:56]
      reg_7 <= io.host.w.bits.data @[VCR.scala 175:19]
      skip @[VCR.scala 174:56]
    node _T_205 = and(io.host.w.ready, io.host.w.valid) @[Decoupled.scala 37:37]
    node _T_207 = eq(UInt<6>("h020"), waddr) @[VCR.scala 174:45]
    node _T_208 = and(_T_205, _T_207) @[VCR.scala 174:27]
    when _T_208 : @[VCR.scala 174:56]
      reg_8 <= io.host.w.bits.data @[VCR.scala 175:19]
      skip @[VCR.scala 174:56]
    node _T_209 = and(io.host.ar.ready, io.host.ar.valid) @[Decoupled.scala 37:37]
    when _T_209 : @[VCR.scala 179:27]
      node _T_211 = eq(UInt<6>("h024"), io.host.ar.bits.addr) @[Mux.scala 46:19]
      node _T_212 = mux(_T_211, reg_9, UInt<1>("h00")) @[Mux.scala 46:16]
      node _T_213 = eq(UInt<6>("h020"), io.host.ar.bits.addr) @[Mux.scala 46:19]
      node _T_214 = mux(_T_213, reg_8, _T_212) @[Mux.scala 46:16]
      node _T_215 = eq(UInt<5>("h01c"), io.host.ar.bits.addr) @[Mux.scala 46:19]
      node _T_216 = mux(_T_215, reg_7, _T_214) @[Mux.scala 46:16]
      node _T_217 = eq(UInt<5>("h018"), io.host.ar.bits.addr) @[Mux.scala 46:19]
      node _T_218 = mux(_T_217, reg_6, _T_216) @[Mux.scala 46:16]
      node _T_219 = eq(UInt<5>("h014"), io.host.ar.bits.addr) @[Mux.scala 46:19]
      node _T_220 = mux(_T_219, reg_5, _T_218) @[Mux.scala 46:16]
      node _T_221 = eq(UInt<5>("h010"), io.host.ar.bits.addr) @[Mux.scala 46:19]
      node _T_222 = mux(_T_221, reg_4, _T_220) @[Mux.scala 46:16]
      node _T_223 = eq(UInt<4>("h0c"), io.host.ar.bits.addr) @[Mux.scala 46:19]
      node _T_224 = mux(_T_223, reg_3, _T_222) @[Mux.scala 46:16]
      node _T_225 = eq(UInt<4>("h08"), io.host.ar.bits.addr) @[Mux.scala 46:19]
      node _T_226 = mux(_T_225, reg_2, _T_224) @[Mux.scala 46:16]
      node _T_227 = eq(UInt<3>("h04"), io.host.ar.bits.addr) @[Mux.scala 46:19]
      node _T_228 = mux(_T_227, reg_1, _T_226) @[Mux.scala 46:16]
      node _T_229 = eq(UInt<1>("h00"), io.host.ar.bits.addr) @[Mux.scala 46:19]
      node _T_230 = mux(_T_229, reg_0, _T_228) @[Mux.scala 46:16]
      rdata <= _T_230 @[VCR.scala 180:11]
      skip @[VCR.scala 179:27]
    node _T_231 = bits(reg_0, 0, 0) @[VCR.scala 183:26]
    io.vcr.launch <= _T_231 @[VCR.scala 183:17]
    io.vcr.vals[0] <= reg_2 @[VCR.scala 186:20]
    io.vcr.ptrs[0] <= reg_3 @[VCR.scala 191:22]
    io.vcr.ptrs[1] <= reg_4 @[VCR.scala 191:22]
    io.vcr.ptrs[2] <= reg_5 @[VCR.scala 191:22]
    io.vcr.ptrs[3] <= reg_6 @[VCR.scala 191:22]
    io.vcr.ptrs[4] <= reg_7 @[VCR.scala 191:22]
    io.vcr.ptrs[5] <= reg_8 @[VCR.scala 191:22]
    when io.vcr.ucnt[0].valid : @[VCR.scala 200:32]
      reg_9 <= io.vcr.ucnt[0].bits @[VCR.scala 201:19]
      skip @[VCR.scala 200:32]
    else : @[VCR.scala 202:62]
      node _T_232 = and(io.host.w.ready, io.host.w.valid) @[Decoupled.scala 37:37]
      node _T_234 = eq(UInt<6>("h024"), waddr) @[VCR.scala 202:51]
      node _T_235 = and(_T_232, _T_234) @[VCR.scala 202:33]
      when _T_235 : @[VCR.scala 202:62]
        reg_9 <= io.host.w.bits.data @[VCR.scala 203:19]
        skip @[VCR.scala 202:62]
    
  module Arbiter : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}[5], out : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}, chosen : UInt<3>}
    
    io.chosen <= UInt<3>("h04") @[Arbiter.scala 123:13]
    io.out.bits.len <= io.in[4].bits.len @[Arbiter.scala 124:15]
    io.out.bits.addr <= io.in[4].bits.addr @[Arbiter.scala 124:15]
    when io.in[3].valid : @[Arbiter.scala 126:27]
      io.chosen <= UInt<2>("h03") @[Arbiter.scala 127:17]
      io.out.bits.len <= io.in[3].bits.len @[Arbiter.scala 128:19]
      io.out.bits.addr <= io.in[3].bits.addr @[Arbiter.scala 128:19]
      skip @[Arbiter.scala 126:27]
    when io.in[2].valid : @[Arbiter.scala 126:27]
      io.chosen <= UInt<2>("h02") @[Arbiter.scala 127:17]
      io.out.bits.len <= io.in[2].bits.len @[Arbiter.scala 128:19]
      io.out.bits.addr <= io.in[2].bits.addr @[Arbiter.scala 128:19]
      skip @[Arbiter.scala 126:27]
    when io.in[1].valid : @[Arbiter.scala 126:27]
      io.chosen <= UInt<1>("h01") @[Arbiter.scala 127:17]
      io.out.bits.len <= io.in[1].bits.len @[Arbiter.scala 128:19]
      io.out.bits.addr <= io.in[1].bits.addr @[Arbiter.scala 128:19]
      skip @[Arbiter.scala 126:27]
    when io.in[0].valid : @[Arbiter.scala 126:27]
      io.chosen <= UInt<1>("h00") @[Arbiter.scala 127:17]
      io.out.bits.len <= io.in[0].bits.len @[Arbiter.scala 128:19]
      io.out.bits.addr <= io.in[0].bits.addr @[Arbiter.scala 128:19]
      skip @[Arbiter.scala 126:27]
    node _T_114 = or(io.in[0].valid, io.in[1].valid) @[Arbiter.scala 31:68]
    node _T_115 = or(_T_114, io.in[2].valid) @[Arbiter.scala 31:68]
    node _T_116 = or(_T_115, io.in[3].valid) @[Arbiter.scala 31:68]
    node _T_118 = eq(io.in[0].valid, UInt<1>("h00")) @[Arbiter.scala 31:78]
    node _T_120 = eq(_T_114, UInt<1>("h00")) @[Arbiter.scala 31:78]
    node _T_122 = eq(_T_115, UInt<1>("h00")) @[Arbiter.scala 31:78]
    node _T_124 = eq(_T_116, UInt<1>("h00")) @[Arbiter.scala 31:78]
    node _T_125 = and(UInt<1>("h01"), io.out.ready) @[Arbiter.scala 134:19]
    io.in[0].ready <= _T_125 @[Arbiter.scala 134:14]
    node _T_126 = and(_T_118, io.out.ready) @[Arbiter.scala 134:19]
    io.in[1].ready <= _T_126 @[Arbiter.scala 134:14]
    node _T_127 = and(_T_120, io.out.ready) @[Arbiter.scala 134:19]
    io.in[2].ready <= _T_127 @[Arbiter.scala 134:14]
    node _T_128 = and(_T_122, io.out.ready) @[Arbiter.scala 134:19]
    io.in[3].ready <= _T_128 @[Arbiter.scala 134:14]
    node _T_129 = and(_T_124, io.out.ready) @[Arbiter.scala 134:19]
    io.in[4].ready <= _T_129 @[Arbiter.scala 134:14]
    node _T_131 = eq(_T_124, UInt<1>("h00")) @[Arbiter.scala 135:19]
    node _T_132 = or(_T_131, io.in[4].valid) @[Arbiter.scala 135:31]
    io.out.valid <= _T_132 @[Arbiter.scala 135:16]
    
  module VME : 
    input clock : Clock
    input reset : UInt<1>
    output io : {mem : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<2>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<2>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, resp : UInt<2>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}, vme : {rd : {flip cmd : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}, data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}[5], wr : {flip cmd : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}, flip data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, ack : UInt<1>}[1]}}
    
    inst rd_arb of Arbiter @[VME.scala 146:22]
    rd_arb.clock <= clock
    rd_arb.reset <= reset
    node _T_260 = and(rd_arb.io.out.ready, rd_arb.io.out.valid) @[Decoupled.scala 37:37]
    reg rd_arb_chosen : UInt<3>, clock @[Reg.scala 11:16]
    when _T_260 : @[Reg.scala 12:19]
      rd_arb_chosen <= rd_arb.io.chosen @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    rd_arb.io.in[0].bits.len <= io.vme.rd[0].cmd.bits.len @[VME.scala 149:53]
    rd_arb.io.in[0].bits.addr <= io.vme.rd[0].cmd.bits.addr @[VME.scala 149:53]
    rd_arb.io.in[0].valid <= io.vme.rd[0].cmd.valid @[VME.scala 149:53]
    io.vme.rd[0].cmd.ready <= rd_arb.io.in[0].ready @[VME.scala 149:53]
    rd_arb.io.in[1].bits.len <= io.vme.rd[1].cmd.bits.len @[VME.scala 149:53]
    rd_arb.io.in[1].bits.addr <= io.vme.rd[1].cmd.bits.addr @[VME.scala 149:53]
    rd_arb.io.in[1].valid <= io.vme.rd[1].cmd.valid @[VME.scala 149:53]
    io.vme.rd[1].cmd.ready <= rd_arb.io.in[1].ready @[VME.scala 149:53]
    rd_arb.io.in[2].bits.len <= io.vme.rd[2].cmd.bits.len @[VME.scala 149:53]
    rd_arb.io.in[2].bits.addr <= io.vme.rd[2].cmd.bits.addr @[VME.scala 149:53]
    rd_arb.io.in[2].valid <= io.vme.rd[2].cmd.valid @[VME.scala 149:53]
    io.vme.rd[2].cmd.ready <= rd_arb.io.in[2].ready @[VME.scala 149:53]
    rd_arb.io.in[3].bits.len <= io.vme.rd[3].cmd.bits.len @[VME.scala 149:53]
    rd_arb.io.in[3].bits.addr <= io.vme.rd[3].cmd.bits.addr @[VME.scala 149:53]
    rd_arb.io.in[3].valid <= io.vme.rd[3].cmd.valid @[VME.scala 149:53]
    io.vme.rd[3].cmd.ready <= rd_arb.io.in[3].ready @[VME.scala 149:53]
    rd_arb.io.in[4].bits.len <= io.vme.rd[4].cmd.bits.len @[VME.scala 149:53]
    rd_arb.io.in[4].bits.addr <= io.vme.rd[4].cmd.bits.addr @[VME.scala 149:53]
    rd_arb.io.in[4].valid <= io.vme.rd[4].cmd.valid @[VME.scala 149:53]
    io.vme.rd[4].cmd.ready <= rd_arb.io.in[4].ready @[VME.scala 149:53]
    reg rstate : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[VME.scala 152:23]
    node _T_263 = eq(UInt<2>("h00"), rstate) @[Conditional.scala 37:30]
    when _T_263 : @[Conditional.scala 40:58]
      when rd_arb.io.out.valid : @[VME.scala 156:33]
        rstate <= UInt<2>("h01") @[VME.scala 157:16]
        skip @[VME.scala 156:33]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_264 = eq(UInt<2>("h01"), rstate) @[Conditional.scala 37:30]
      when _T_264 : @[Conditional.scala 39:67]
        when io.mem.ar.ready : @[VME.scala 161:29]
          rstate <= UInt<2>("h02") @[VME.scala 162:16]
          skip @[VME.scala 161:29]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_265 = eq(UInt<2>("h02"), rstate) @[Conditional.scala 37:30]
        when _T_265 : @[Conditional.scala 39:67]
          node _T_266 = and(io.mem.r.ready, io.mem.r.valid) @[Decoupled.scala 37:37]
          node _T_267 = and(_T_266, io.mem.r.bits.last) @[VME.scala 166:28]
          when _T_267 : @[VME.scala 166:51]
            rstate <= UInt<2>("h00") @[VME.scala 167:16]
            skip @[VME.scala 166:51]
          skip @[Conditional.scala 39:67]
    reg wstate : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[VME.scala 173:23]
    reg wr_cnt : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[VME.scala 176:23]
    node _T_271 = eq(wstate, UInt<2>("h00")) @[VME.scala 178:15]
    when _T_271 : @[VME.scala 178:31]
      wr_cnt <= UInt<1>("h00") @[VME.scala 179:12]
      skip @[VME.scala 178:31]
    else : @[VME.scala 180:31]
      node _T_273 = and(io.mem.w.ready, io.mem.w.valid) @[Decoupled.scala 37:37]
      when _T_273 : @[VME.scala 180:31]
        node _T_275 = add(wr_cnt, UInt<1>("h01")) @[VME.scala 181:22]
        node _T_276 = tail(_T_275, 1) @[VME.scala 181:22]
        wr_cnt <= _T_276 @[VME.scala 181:12]
        skip @[VME.scala 180:31]
    node _T_277 = eq(UInt<2>("h00"), wstate) @[Conditional.scala 37:30]
    when _T_277 : @[Conditional.scala 40:58]
      when io.vme.wr[0].cmd.valid : @[VME.scala 186:36]
        wstate <= UInt<2>("h01") @[VME.scala 187:16]
        skip @[VME.scala 186:36]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_278 = eq(UInt<2>("h01"), wstate) @[Conditional.scala 37:30]
      when _T_278 : @[Conditional.scala 39:67]
        when io.mem.aw.ready : @[VME.scala 191:29]
          wstate <= UInt<2>("h02") @[VME.scala 192:16]
          skip @[VME.scala 191:29]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_279 = eq(UInt<2>("h02"), wstate) @[Conditional.scala 37:30]
        when _T_279 : @[Conditional.scala 39:67]
          node _T_280 = and(io.vme.wr[0].data.valid, io.mem.w.ready) @[VME.scala 200:18]
          node _T_281 = eq(wr_cnt, io.vme.wr[0].cmd.bits.len) @[VME.scala 200:46]
          node _T_282 = and(_T_280, _T_281) @[VME.scala 200:36]
          when _T_282 : @[VME.scala 200:77]
            wstate <= UInt<2>("h03") @[VME.scala 201:16]
            skip @[VME.scala 200:77]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_283 = eq(UInt<2>("h03"), wstate) @[Conditional.scala 37:30]
          when _T_283 : @[Conditional.scala 39:67]
            when io.mem.b.valid : @[VME.scala 205:28]
              wstate <= UInt<2>("h00") @[VME.scala 206:16]
              skip @[VME.scala 205:28]
            skip @[Conditional.scala 39:67]
    reg rd_len : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[VME.scala 213:23]
    reg wr_len : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[VME.scala 214:23]
    reg rd_addr : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[VME.scala 215:24]
    reg wr_addr : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[VME.scala 216:24]
    node _T_292 = and(rd_arb.io.out.ready, rd_arb.io.out.valid) @[Decoupled.scala 37:37]
    when _T_292 : @[VME.scala 218:30]
      rd_len <= rd_arb.io.out.bits.len @[VME.scala 219:12]
      rd_addr <= rd_arb.io.out.bits.addr @[VME.scala 220:13]
      skip @[VME.scala 218:30]
    node _T_293 = and(io.vme.wr[0].cmd.ready, io.vme.wr[0].cmd.valid) @[Decoupled.scala 37:37]
    when _T_293 : @[VME.scala 223:33]
      wr_len <= io.vme.wr[0].cmd.bits.len @[VME.scala 224:12]
      wr_addr <= io.vme.wr[0].cmd.bits.addr @[VME.scala 225:13]
      skip @[VME.scala 223:33]
    node _T_294 = eq(rstate, UInt<2>("h00")) @[VME.scala 229:33]
    rd_arb.io.out.ready <= _T_294 @[VME.scala 229:23]
    node _T_296 = eq(rd_arb_chosen, UInt<1>("h00")) @[VME.scala 233:46]
    node _T_297 = and(_T_296, io.mem.r.valid) @[VME.scala 233:59]
    io.vme.rd[0].data.valid <= _T_297 @[VME.scala 233:29]
    io.vme.rd[0].data.bits <= io.mem.r.bits.data @[VME.scala 234:28]
    node _T_299 = eq(rd_arb_chosen, UInt<1>("h01")) @[VME.scala 233:46]
    node _T_300 = and(_T_299, io.mem.r.valid) @[VME.scala 233:59]
    io.vme.rd[1].data.valid <= _T_300 @[VME.scala 233:29]
    io.vme.rd[1].data.bits <= io.mem.r.bits.data @[VME.scala 234:28]
    node _T_302 = eq(rd_arb_chosen, UInt<2>("h02")) @[VME.scala 233:46]
    node _T_303 = and(_T_302, io.mem.r.valid) @[VME.scala 233:59]
    io.vme.rd[2].data.valid <= _T_303 @[VME.scala 233:29]
    io.vme.rd[2].data.bits <= io.mem.r.bits.data @[VME.scala 234:28]
    node _T_305 = eq(rd_arb_chosen, UInt<2>("h03")) @[VME.scala 233:46]
    node _T_306 = and(_T_305, io.mem.r.valid) @[VME.scala 233:59]
    io.vme.rd[3].data.valid <= _T_306 @[VME.scala 233:29]
    io.vme.rd[3].data.bits <= io.mem.r.bits.data @[VME.scala 234:28]
    node _T_308 = eq(rd_arb_chosen, UInt<3>("h04")) @[VME.scala 233:46]
    node _T_309 = and(_T_308, io.mem.r.valid) @[VME.scala 233:59]
    io.vme.rd[4].data.valid <= _T_309 @[VME.scala 233:29]
    io.vme.rd[4].data.bits <= io.mem.r.bits.data @[VME.scala 234:28]
    node _T_310 = eq(wstate, UInt<2>("h00")) @[VME.scala 237:36]
    io.vme.wr[0].cmd.ready <= _T_310 @[VME.scala 237:26]
    node _T_311 = and(io.mem.b.ready, io.mem.b.valid) @[Decoupled.scala 37:37]
    io.vme.wr[0].ack <= _T_311 @[VME.scala 238:20]
    node _T_312 = eq(wstate, UInt<2>("h02")) @[VME.scala 239:37]
    node _T_313 = and(_T_312, io.mem.w.ready) @[VME.scala 239:52]
    io.vme.wr[0].data.ready <= _T_313 @[VME.scala 239:27]
    node _T_314 = eq(wstate, UInt<2>("h01")) @[VME.scala 242:29]
    io.mem.aw.valid <= _T_314 @[VME.scala 242:19]
    io.mem.aw.bits.addr <= wr_addr @[VME.scala 243:23]
    io.mem.aw.bits.len <= wr_len @[VME.scala 244:22]
    node _T_315 = eq(wstate, UInt<2>("h02")) @[VME.scala 246:28]
    node _T_316 = and(_T_315, io.vme.wr[0].data.valid) @[VME.scala 246:43]
    io.mem.w.valid <= _T_316 @[VME.scala 246:18]
    io.mem.w.bits.data <= io.vme.wr[0].data.bits @[VME.scala 247:22]
    node _T_317 = eq(wr_cnt, io.vme.wr[0].cmd.bits.len) @[VME.scala 248:32]
    io.mem.w.bits.last <= _T_317 @[VME.scala 248:22]
    node _T_318 = eq(wstate, UInt<2>("h03")) @[VME.scala 250:28]
    io.mem.b.ready <= _T_318 @[VME.scala 250:18]
    node _T_319 = eq(rstate, UInt<2>("h01")) @[VME.scala 252:29]
    io.mem.ar.valid <= _T_319 @[VME.scala 252:19]
    io.mem.ar.bits.addr <= rd_addr @[VME.scala 253:23]
    io.mem.ar.bits.len <= rd_len @[VME.scala 254:22]
    node _T_320 = eq(rstate, UInt<2>("h02")) @[VME.scala 256:28]
    node _T_330 = and(_T_320, io.vme.rd[rd_arb_chosen].data.ready) @[VME.scala 256:42]
    io.mem.r.ready <= _T_330 @[VME.scala 256:18]
    io.mem.aw.bits.user <= UInt<1>("h01") @[AXI.scala 194:18]
    io.mem.aw.bits.burst <= UInt<1>("h01") @[AXI.scala 195:19]
    io.mem.aw.bits.lock <= UInt<1>("h00") @[AXI.scala 196:18]
    io.mem.aw.bits.cache <= UInt<4>("h0f") @[AXI.scala 197:19]
    io.mem.aw.bits.prot <= UInt<3>("h04") @[AXI.scala 198:18]
    io.mem.aw.bits.qos <= UInt<1>("h00") @[AXI.scala 199:17]
    io.mem.aw.bits.region <= UInt<1>("h00") @[AXI.scala 200:20]
    io.mem.aw.bits.size <= UInt<2>("h03") @[AXI.scala 201:18]
    io.mem.aw.bits.id <= UInt<1>("h00") @[AXI.scala 202:16]
    io.mem.w.bits.id <= UInt<1>("h00") @[AXI.scala 203:15]
    io.mem.w.bits.user <= UInt<1>("h01") @[AXI.scala 204:17]
    node _T_346 = mux(UInt<1>("h01"), UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
    io.mem.w.bits.strb <= _T_346 @[AXI.scala 205:17]
    io.mem.ar.bits.user <= UInt<1>("h01") @[AXI.scala 206:18]
    io.mem.ar.bits.burst <= UInt<1>("h01") @[AXI.scala 207:19]
    io.mem.ar.bits.lock <= UInt<1>("h00") @[AXI.scala 208:18]
    io.mem.ar.bits.cache <= UInt<4>("h0f") @[AXI.scala 209:19]
    io.mem.ar.bits.prot <= UInt<3>("h04") @[AXI.scala 210:18]
    io.mem.ar.bits.qos <= UInt<1>("h00") @[AXI.scala 211:17]
    io.mem.ar.bits.region <= UInt<1>("h00") @[AXI.scala 212:20]
    io.mem.ar.bits.size <= UInt<2>("h03") @[AXI.scala 213:18]
    io.mem.ar.bits.id <= UInt<1>("h00") @[AXI.scala 214:16]
    
  module Queue : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, count : UInt<8>}
    
    cmem ram : UInt<128>[128] @[Decoupled.scala 215:24]
    reg value : UInt<7>, clock with : (reset => (reset, UInt<7>("h00"))) @[Counter.scala 26:33]
    reg value_1 : UInt<7>, clock with : (reset => (reset, UInt<7>("h00"))) @[Counter.scala 26:33]
    reg maybe_full : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 218:35]
    node _T_41 = eq(value, value_1) @[Decoupled.scala 220:41]
    node _T_43 = eq(maybe_full, UInt<1>("h00")) @[Decoupled.scala 221:36]
    node empty = and(_T_41, _T_43) @[Decoupled.scala 221:33]
    node _T_44 = and(_T_41, maybe_full) @[Decoupled.scala 222:32]
    node _T_45 = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 37:37]
    wire do_enq : UInt<1>
    do_enq <= _T_45
    node _T_47 = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 37:37]
    wire do_deq : UInt<1>
    do_deq <= _T_47
    when do_enq : @[Decoupled.scala 226:17]
      infer mport _T_49 = ram[value], clock @[Decoupled.scala 227:8]
      _T_49 <= io.enq.bits @[Decoupled.scala 227:24]
      node wrap = eq(value, UInt<7>("h07f")) @[Counter.scala 34:24]
      node _T_52 = add(value, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_53 = tail(_T_52, 1) @[Counter.scala 35:22]
      value <= _T_53 @[Counter.scala 35:13]
      skip @[Decoupled.scala 226:17]
    when do_deq : @[Decoupled.scala 230:17]
      node wrap_1 = eq(value_1, UInt<7>("h07f")) @[Counter.scala 34:24]
      node _T_56 = add(value_1, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_57 = tail(_T_56, 1) @[Counter.scala 35:22]
      value_1 <= _T_57 @[Counter.scala 35:13]
      skip @[Decoupled.scala 230:17]
    node _T_58 = neq(do_enq, do_deq) @[Decoupled.scala 233:16]
    when _T_58 : @[Decoupled.scala 233:28]
      maybe_full <= do_enq @[Decoupled.scala 234:16]
      skip @[Decoupled.scala 233:28]
    node _T_60 = eq(empty, UInt<1>("h00")) @[Decoupled.scala 237:19]
    io.deq.valid <= _T_60 @[Decoupled.scala 237:16]
    node _T_62 = eq(_T_44, UInt<1>("h00")) @[Decoupled.scala 238:19]
    io.enq.ready <= _T_62 @[Decoupled.scala 238:16]
    infer mport _T_63 = ram[value_1], clock @[Decoupled.scala 239:21]
    io.deq.bits <= _T_63 @[Decoupled.scala 239:15]
    node _T_64 = sub(value, value_1) @[Decoupled.scala 254:40]
    node _T_65 = asUInt(_T_64) @[Decoupled.scala 254:40]
    node _T_66 = tail(_T_65, 1) @[Decoupled.scala 254:40]
    node _T_67 = and(maybe_full, _T_41) @[Decoupled.scala 256:32]
    node _T_70 = mux(_T_67, UInt<8>("h080"), UInt<1>("h00")) @[Decoupled.scala 256:20]
    node _T_71 = or(_T_70, _T_66) @[Decoupled.scala 256:62]
    io.count <= _T_71 @[Decoupled.scala 256:14]
    
  module FetchDecode : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip inst : UInt<128>, isLoad : UInt<1>, isCompute : UInt<1>, isStore : UInt<1>}
    
    node _T_15 = and(io.inst, UInt<9>("h0187")) @[Lookup.scala 9:38]
    node _T_16 = eq(UInt<1>("h00"), _T_15) @[Lookup.scala 9:38]
    node _T_19 = and(io.inst, UInt<9>("h0187")) @[Lookup.scala 9:38]
    node _T_20 = eq(UInt<8>("h080"), _T_19) @[Lookup.scala 9:38]
    node _T_23 = and(io.inst, UInt<9>("h0187")) @[Lookup.scala 9:38]
    node _T_24 = eq(UInt<9>("h0100"), _T_23) @[Lookup.scala 9:38]
    node _T_27 = and(io.inst, UInt<9>("h0187")) @[Lookup.scala 9:38]
    node _T_28 = eq(UInt<9>("h0180"), _T_27) @[Lookup.scala 9:38]
    node _T_31 = and(io.inst, UInt<3>("h07")) @[Lookup.scala 9:38]
    node _T_32 = eq(UInt<1>("h01"), _T_31) @[Lookup.scala 9:38]
    node _T_35 = and(io.inst, UInt<3>("h07")) @[Lookup.scala 9:38]
    node _T_36 = eq(UInt<2>("h02"), _T_35) @[Lookup.scala 9:38]
    node _T_39 = and(io.inst, UInt<3>("h07")) @[Lookup.scala 9:38]
    node _T_40 = eq(UInt<2>("h03"), _T_39) @[Lookup.scala 9:38]
    node _T_43 = and(io.inst, UInt<110>("h03000000000000000000000000007")) @[Lookup.scala 9:38]
    node _T_44 = eq(UInt<3>("h04"), _T_43) @[Lookup.scala 9:38]
    node _T_47 = and(io.inst, UInt<110>("h03000000000000000000000000007")) @[Lookup.scala 9:38]
    node _T_48 = eq(UInt<109>("h01000000000000000000000000004"), _T_47) @[Lookup.scala 9:38]
    node _T_51 = and(io.inst, UInt<110>("h03000000000000000000000000007")) @[Lookup.scala 9:38]
    node _T_52 = eq(UInt<110>("h02000000000000000000000000004"), _T_51) @[Lookup.scala 9:38]
    node _T_55 = and(io.inst, UInt<110>("h03000000000000000000000000007")) @[Lookup.scala 9:38]
    node _T_56 = eq(UInt<110>("h03000000000000000000000000004"), _T_55) @[Lookup.scala 9:38]
    node _T_57 = mux(_T_56, UInt<1>("h01"), UInt<1>("h00")) @[Lookup.scala 11:37]
    node _T_58 = mux(_T_52, UInt<1>("h01"), _T_57) @[Lookup.scala 11:37]
    node _T_59 = mux(_T_48, UInt<1>("h01"), _T_58) @[Lookup.scala 11:37]
    node _T_60 = mux(_T_44, UInt<1>("h01"), _T_59) @[Lookup.scala 11:37]
    node _T_61 = mux(_T_40, UInt<1>("h01"), _T_60) @[Lookup.scala 11:37]
    node _T_62 = mux(_T_36, UInt<1>("h01"), _T_61) @[Lookup.scala 11:37]
    node _T_63 = mux(_T_32, UInt<1>("h01"), _T_62) @[Lookup.scala 11:37]
    node _T_64 = mux(_T_28, UInt<1>("h01"), _T_63) @[Lookup.scala 11:37]
    node _T_65 = mux(_T_24, UInt<1>("h01"), _T_64) @[Lookup.scala 11:37]
    node _T_66 = mux(_T_20, UInt<1>("h01"), _T_65) @[Lookup.scala 11:37]
    node cs_val_inst = mux(_T_16, UInt<1>("h01"), _T_66) @[Lookup.scala 11:37]
    node _T_67 = mux(_T_56, UInt<3>("h02"), UInt<3>("h05")) @[Lookup.scala 11:37]
    node _T_68 = mux(_T_52, UInt<3>("h02"), _T_67) @[Lookup.scala 11:37]
    node _T_69 = mux(_T_48, UInt<3>("h02"), _T_68) @[Lookup.scala 11:37]
    node _T_70 = mux(_T_44, UInt<3>("h02"), _T_69) @[Lookup.scala 11:37]
    node _T_71 = mux(_T_40, UInt<3>("h02"), _T_70) @[Lookup.scala 11:37]
    node _T_72 = mux(_T_36, UInt<3>("h02"), _T_71) @[Lookup.scala 11:37]
    node _T_73 = mux(_T_32, UInt<3>("h01"), _T_72) @[Lookup.scala 11:37]
    node _T_74 = mux(_T_28, UInt<3>("h02"), _T_73) @[Lookup.scala 11:37]
    node _T_75 = mux(_T_24, UInt<3>("h00"), _T_74) @[Lookup.scala 11:37]
    node _T_76 = mux(_T_20, UInt<3>("h00"), _T_75) @[Lookup.scala 11:37]
    node cs_op_type = mux(_T_16, UInt<3>("h02"), _T_76) @[Lookup.scala 11:37]
    node _T_77 = eq(cs_op_type, UInt<3>("h00")) @[Decode.scala 156:41]
    node _T_78 = and(cs_val_inst, _T_77) @[Decode.scala 156:28]
    io.isLoad <= _T_78 @[Decode.scala 156:13]
    node _T_79 = eq(cs_op_type, UInt<3>("h02")) @[Decode.scala 157:44]
    node _T_80 = and(cs_val_inst, _T_79) @[Decode.scala 157:31]
    io.isCompute <= _T_80 @[Decode.scala 157:16]
    node _T_81 = eq(cs_op_type, UInt<3>("h01")) @[Decode.scala 158:42]
    node _T_82 = and(cs_val_inst, _T_81) @[Decode.scala 158:29]
    io.isStore <= _T_82 @[Decode.scala 158:14]
    
  module Fetch : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip launch : UInt<1>, flip ins_baddr : UInt<32>, flip ins_count : UInt<32>, vme_rd : {cmd : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}, flip data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}, inst : {ld : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, co : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, st : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}}}
    
    inst inst_q of Queue @[Fetch.scala 57:22]
    inst_q.clock <= clock
    inst_q.reset <= reset
    inst dec of FetchDecode @[Fetch.scala 58:19]
    dec.clock <= clock
    dec.reset <= reset
    reg s1_launch : UInt<1>, clock @[Fetch.scala 60:26]
    s1_launch <= io.launch @[Fetch.scala 60:26]
    node _T_65 = not(s1_launch) @[Fetch.scala 61:27]
    node pulse = and(io.launch, _T_65) @[Fetch.scala 61:25]
    reg raddr : UInt<32>, clock @[Fetch.scala 63:18]
    reg rlen : UInt<8>, clock @[Fetch.scala 64:17]
    reg ilen : UInt<8>, clock @[Fetch.scala 65:17]
    reg xrem : UInt<32>, clock @[Fetch.scala 67:17]
    node _T_71 = dshl(io.ins_count, UInt<1>("h01")) @[Fetch.scala 68:29]
    node _T_73 = sub(_T_71, UInt<1>("h01")) @[Fetch.scala 68:37]
    node _T_74 = asUInt(_T_73) @[Fetch.scala 68:37]
    node xsize = tail(_T_74, 1) @[Fetch.scala 68:37]
    reg state : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[Fetch.scala 73:22]
    node _T_76 = eq(UInt<3>("h00"), state) @[Conditional.scala 37:30]
    when _T_76 : @[Conditional.scala 40:58]
      when pulse : @[Fetch.scala 78:19]
        state <= UInt<3>("h01") @[Fetch.scala 79:15]
        node _T_77 = lt(xsize, UInt<9>("h0100")) @[Fetch.scala 80:20]
        when _T_77 : @[Fetch.scala 80:28]
          rlen <= xsize @[Fetch.scala 81:16]
          node _T_79 = dshr(xsize, UInt<1>("h01")) @[Fetch.scala 82:25]
          ilen <= _T_79 @[Fetch.scala 82:16]
          xrem <= UInt<1>("h00") @[Fetch.scala 83:16]
          skip @[Fetch.scala 80:28]
        else : @[Fetch.scala 84:21]
          node _T_82 = sub(UInt<9>("h0100"), UInt<1>("h01")) @[Fetch.scala 85:24]
          node _T_83 = asUInt(_T_82) @[Fetch.scala 85:24]
          node _T_84 = tail(_T_83, 1) @[Fetch.scala 85:24]
          rlen <= _T_84 @[Fetch.scala 85:16]
          node _T_86 = dshr(UInt<9>("h0100"), UInt<1>("h01")) @[Fetch.scala 86:25]
          node _T_88 = sub(_T_86, UInt<1>("h01")) @[Fetch.scala 86:33]
          node _T_89 = asUInt(_T_88) @[Fetch.scala 86:33]
          node _T_90 = tail(_T_89, 1) @[Fetch.scala 86:33]
          ilen <= _T_90 @[Fetch.scala 86:16]
          node _T_91 = sub(xsize, UInt<9>("h0100")) @[Fetch.scala 87:25]
          node _T_92 = asUInt(_T_91) @[Fetch.scala 87:25]
          node _T_93 = tail(_T_92, 1) @[Fetch.scala 87:25]
          xrem <= _T_93 @[Fetch.scala 87:16]
          skip @[Fetch.scala 84:21]
        skip @[Fetch.scala 78:19]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_94 = eq(UInt<3>("h01"), state) @[Conditional.scala 37:30]
      when _T_94 : @[Conditional.scala 39:67]
        when io.vme_rd.cmd.ready : @[Fetch.scala 92:33]
          state <= UInt<3>("h02") @[Fetch.scala 93:15]
          skip @[Fetch.scala 92:33]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_95 = eq(UInt<3>("h02"), state) @[Conditional.scala 37:30]
        when _T_95 : @[Conditional.scala 39:67]
          when io.vme_rd.data.valid : @[Fetch.scala 97:34]
            state <= UInt<3>("h03") @[Fetch.scala 98:15]
            skip @[Fetch.scala 97:34]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_96 = eq(UInt<3>("h03"), state) @[Conditional.scala 37:30]
          when _T_96 : @[Conditional.scala 39:67]
            when io.vme_rd.data.valid : @[Fetch.scala 102:34]
              node _T_97 = eq(inst_q.io.count, ilen) @[Fetch.scala 103:30]
              when _T_97 : @[Fetch.scala 103:40]
                state <= UInt<3>("h04") @[Fetch.scala 104:17]
                skip @[Fetch.scala 103:40]
              else : @[Fetch.scala 105:21]
                state <= UInt<3>("h02") @[Fetch.scala 106:17]
                skip @[Fetch.scala 105:21]
              skip @[Fetch.scala 102:34]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_98 = eq(UInt<3>("h04"), state) @[Conditional.scala 37:30]
            when _T_98 : @[Conditional.scala 39:67]
              node _T_100 = eq(inst_q.io.count, UInt<1>("h00")) @[Fetch.scala 111:28]
              when _T_100 : @[Fetch.scala 111:37]
                node _T_102 = eq(xrem, UInt<1>("h00")) @[Fetch.scala 112:19]
                when _T_102 : @[Fetch.scala 112:28]
                  state <= UInt<3>("h00") @[Fetch.scala 113:17]
                  skip @[Fetch.scala 112:28]
                else : @[Fetch.scala 114:33]
                  node _T_103 = lt(xrem, UInt<9>("h0100")) @[Fetch.scala 114:25]
                  when _T_103 : @[Fetch.scala 114:33]
                    state <= UInt<3>("h01") @[Fetch.scala 115:17]
                    rlen <= xrem @[Fetch.scala 116:16]
                    node _T_105 = dshr(xrem, UInt<1>("h01")) @[Fetch.scala 117:24]
                    ilen <= _T_105 @[Fetch.scala 117:16]
                    xrem <= UInt<1>("h00") @[Fetch.scala 118:16]
                    skip @[Fetch.scala 114:33]
                  else : @[Fetch.scala 119:21]
                    state <= UInt<3>("h01") @[Fetch.scala 120:17]
                    node _T_108 = sub(UInt<9>("h0100"), UInt<1>("h01")) @[Fetch.scala 121:24]
                    node _T_109 = asUInt(_T_108) @[Fetch.scala 121:24]
                    node _T_110 = tail(_T_109, 1) @[Fetch.scala 121:24]
                    rlen <= _T_110 @[Fetch.scala 121:16]
                    node _T_112 = dshr(UInt<9>("h0100"), UInt<1>("h01")) @[Fetch.scala 122:25]
                    node _T_114 = sub(_T_112, UInt<1>("h01")) @[Fetch.scala 122:33]
                    node _T_115 = asUInt(_T_114) @[Fetch.scala 122:33]
                    node _T_116 = tail(_T_115, 1) @[Fetch.scala 122:33]
                    ilen <= _T_116 @[Fetch.scala 122:16]
                    node _T_117 = sub(xrem, UInt<9>("h0100")) @[Fetch.scala 123:24]
                    node _T_118 = asUInt(_T_117) @[Fetch.scala 123:24]
                    node _T_119 = tail(_T_118, 1) @[Fetch.scala 123:24]
                    xrem <= _T_119 @[Fetch.scala 123:16]
                    skip @[Fetch.scala 119:21]
                skip @[Fetch.scala 111:37]
              skip @[Conditional.scala 39:67]
    node _T_120 = eq(state, UInt<3>("h00")) @[Fetch.scala 130:14]
    when _T_120 : @[Fetch.scala 130:25]
      raddr <= io.ins_baddr @[Fetch.scala 131:11]
      skip @[Fetch.scala 130:25]
    else : @[Fetch.scala 132:75]
      node _T_121 = eq(state, UInt<3>("h04")) @[Fetch.scala 132:20]
      node _T_123 = eq(inst_q.io.count, UInt<1>("h00")) @[Fetch.scala 132:50]
      node _T_124 = and(_T_121, _T_123) @[Fetch.scala 132:31]
      node _T_126 = neq(xrem, UInt<1>("h00")) @[Fetch.scala 132:66]
      node _T_127 = and(_T_124, _T_126) @[Fetch.scala 132:58]
      when _T_127 : @[Fetch.scala 132:75]
        node _T_128 = add(raddr, UInt<12>("h0800")) @[Fetch.scala 133:20]
        node _T_129 = tail(_T_128, 1) @[Fetch.scala 133:20]
        raddr <= _T_129 @[Fetch.scala 133:11]
        skip @[Fetch.scala 132:75]
    node _T_130 = eq(state, UInt<3>("h01")) @[Fetch.scala 136:32]
    io.vme_rd.cmd.valid <= _T_130 @[Fetch.scala 136:23]
    io.vme_rd.cmd.bits.addr <= raddr @[Fetch.scala 137:27]
    io.vme_rd.cmd.bits.len <= rlen @[Fetch.scala 138:26]
    io.vme_rd.data.ready <= inst_q.io.enq.ready @[Fetch.scala 140:24]
    reg lsb : UInt<64>, clock @[Fetch.scala 142:16]
    node inst = cat(io.vme_rd.data.bits, lsb) @[Cat.scala 30:58]
    node _T_132 = eq(state, UInt<3>("h02")) @[Fetch.scala 146:14]
    when _T_132 : @[Fetch.scala 146:28]
      lsb <= io.vme_rd.data.bits @[Fetch.scala 146:34]
      skip @[Fetch.scala 146:28]
    node _T_133 = eq(state, UInt<3>("h03")) @[Fetch.scala 148:55]
    node _T_134 = and(io.vme_rd.data.valid, _T_133) @[Fetch.scala 148:47]
    inst_q.io.enq.valid <= _T_134 @[Fetch.scala 148:23]
    inst_q.io.enq.bits <= inst @[Fetch.scala 149:22]
    dec.io.inst <= inst_q.io.deq.bits @[Fetch.scala 152:15]
    node _T_135 = and(dec.io.isLoad, inst_q.io.deq.valid) @[Fetch.scala 155:37]
    node _T_136 = eq(state, UInt<3>("h04")) @[Fetch.scala 155:67]
    node _T_137 = and(_T_135, _T_136) @[Fetch.scala 155:59]
    io.inst.ld.valid <= _T_137 @[Fetch.scala 155:20]
    node _T_138 = and(dec.io.isCompute, inst_q.io.deq.valid) @[Fetch.scala 156:40]
    node _T_139 = eq(state, UInt<3>("h04")) @[Fetch.scala 156:70]
    node _T_140 = and(_T_138, _T_139) @[Fetch.scala 156:62]
    io.inst.co.valid <= _T_140 @[Fetch.scala 156:20]
    node _T_141 = and(dec.io.isStore, inst_q.io.deq.valid) @[Fetch.scala 157:38]
    node _T_142 = eq(state, UInt<3>("h04")) @[Fetch.scala 157:68]
    node _T_143 = and(_T_141, _T_142) @[Fetch.scala 157:60]
    io.inst.st.valid <= _T_143 @[Fetch.scala 157:20]
    io.inst.ld.bits <= inst_q.io.deq.bits @[Fetch.scala 159:19]
    io.inst.co.bits <= inst_q.io.deq.bits @[Fetch.scala 160:19]
    io.inst.st.bits <= inst_q.io.deq.bits @[Fetch.scala 161:19]
    node _T_144 = cat(dec.io.isCompute, dec.io.isStore) @[Cat.scala 30:58]
    node deq_sel = cat(_T_144, dec.io.isLoad) @[Cat.scala 30:58]
    node _T_149 = eq(UInt<3>("h04"), deq_sel) @[Mux.scala 46:19]
    node _T_150 = mux(_T_149, io.inst.co.ready, UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_151 = eq(UInt<2>("h02"), deq_sel) @[Mux.scala 46:19]
    node _T_152 = mux(_T_151, io.inst.st.ready, _T_150) @[Mux.scala 46:16]
    node _T_153 = eq(UInt<1>("h01"), deq_sel) @[Mux.scala 46:19]
    node deq_ready = mux(_T_153, io.inst.ld.ready, _T_152) @[Mux.scala 46:16]
    node _T_154 = and(deq_ready, inst_q.io.deq.valid) @[Fetch.scala 175:36]
    node _T_155 = eq(state, UInt<3>("h04")) @[Fetch.scala 175:66]
    node _T_156 = and(_T_154, _T_155) @[Fetch.scala 175:58]
    inst_q.io.deq.ready <= _T_156 @[Fetch.scala 175:23]
    
  module Semaphore : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip spost : UInt<1>, flip swait : UInt<1>, sready : UInt<1>}
    
    reg cnt : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Semaphore.scala 38:20]
    node _T_14 = eq(io.swait, UInt<1>("h00")) @[Semaphore.scala 39:20]
    node _T_15 = and(io.spost, _T_14) @[Semaphore.scala 39:17]
    node _T_17 = neq(cnt, UInt<8>("h0ff")) @[Semaphore.scala 39:37]
    node _T_18 = and(_T_15, _T_17) @[Semaphore.scala 39:30]
    when _T_18 : @[Semaphore.scala 39:74]
      node _T_20 = add(cnt, UInt<1>("h01")) @[Semaphore.scala 40:16]
      node _T_21 = tail(_T_20, 1) @[Semaphore.scala 40:16]
      cnt <= _T_21 @[Semaphore.scala 40:9]
      skip @[Semaphore.scala 39:74]
    node _T_23 = eq(io.spost, UInt<1>("h00")) @[Semaphore.scala 42:8]
    node _T_24 = and(_T_23, io.swait) @[Semaphore.scala 42:18]
    node _T_26 = neq(cnt, UInt<1>("h00")) @[Semaphore.scala 42:37]
    node _T_27 = and(_T_24, _T_26) @[Semaphore.scala 42:30]
    when _T_27 : @[Semaphore.scala 42:46]
      node _T_29 = sub(cnt, UInt<1>("h01")) @[Semaphore.scala 42:59]
      node _T_30 = asUInt(_T_29) @[Semaphore.scala 42:59]
      node _T_31 = tail(_T_30, 1) @[Semaphore.scala 42:59]
      cnt <= _T_31 @[Semaphore.scala 42:52]
      skip @[Semaphore.scala 42:46]
    node _T_33 = neq(cnt, UInt<1>("h00")) @[Semaphore.scala 43:20]
    io.sready <= _T_33 @[Semaphore.scala 43:13]
    
  module Queue_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, count : UInt<10>}
    
    cmem ram : UInt<128>[512] @[Decoupled.scala 215:24]
    reg value : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[Counter.scala 26:33]
    reg value_1 : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[Counter.scala 26:33]
    reg maybe_full : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 218:35]
    node _T_41 = eq(value, value_1) @[Decoupled.scala 220:41]
    node _T_43 = eq(maybe_full, UInt<1>("h00")) @[Decoupled.scala 221:36]
    node empty = and(_T_41, _T_43) @[Decoupled.scala 221:33]
    node _T_44 = and(_T_41, maybe_full) @[Decoupled.scala 222:32]
    node _T_45 = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 37:37]
    wire do_enq : UInt<1>
    do_enq <= _T_45
    node _T_47 = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 37:37]
    wire do_deq : UInt<1>
    do_deq <= _T_47
    when do_enq : @[Decoupled.scala 226:17]
      infer mport _T_49 = ram[value], clock @[Decoupled.scala 227:8]
      _T_49 <= io.enq.bits @[Decoupled.scala 227:24]
      node wrap = eq(value, UInt<9>("h01ff")) @[Counter.scala 34:24]
      node _T_52 = add(value, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_53 = tail(_T_52, 1) @[Counter.scala 35:22]
      value <= _T_53 @[Counter.scala 35:13]
      skip @[Decoupled.scala 226:17]
    when do_deq : @[Decoupled.scala 230:17]
      node wrap_1 = eq(value_1, UInt<9>("h01ff")) @[Counter.scala 34:24]
      node _T_56 = add(value_1, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_57 = tail(_T_56, 1) @[Counter.scala 35:22]
      value_1 <= _T_57 @[Counter.scala 35:13]
      skip @[Decoupled.scala 230:17]
    node _T_58 = neq(do_enq, do_deq) @[Decoupled.scala 233:16]
    when _T_58 : @[Decoupled.scala 233:28]
      maybe_full <= do_enq @[Decoupled.scala 234:16]
      skip @[Decoupled.scala 233:28]
    node _T_60 = eq(empty, UInt<1>("h00")) @[Decoupled.scala 237:19]
    io.deq.valid <= _T_60 @[Decoupled.scala 237:16]
    node _T_62 = eq(_T_44, UInt<1>("h00")) @[Decoupled.scala 238:19]
    io.enq.ready <= _T_62 @[Decoupled.scala 238:16]
    infer mport _T_63 = ram[value_1], clock @[Decoupled.scala 239:21]
    io.deq.bits <= _T_63 @[Decoupled.scala 239:15]
    node _T_64 = sub(value, value_1) @[Decoupled.scala 254:40]
    node _T_65 = asUInt(_T_64) @[Decoupled.scala 254:40]
    node _T_66 = tail(_T_65, 1) @[Decoupled.scala 254:40]
    node _T_67 = and(maybe_full, _T_41) @[Decoupled.scala 256:32]
    node _T_70 = mux(_T_67, UInt<10>("h0200"), UInt<1>("h00")) @[Decoupled.scala 256:20]
    node _T_71 = or(_T_70, _T_66) @[Decoupled.scala 256:62]
    io.count <= _T_71 @[Decoupled.scala 256:14]
    
  module LoadDecode : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip inst : UInt<128>, push_next : UInt<1>, pop_next : UInt<1>, isInput : UInt<1>, isWeight : UInt<1>, isSync : UInt<1>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[Decode.scala 174:29]
    wire _T_20 : UInt<128>
    _T_20 <= io.inst
    node _T_21 = bits(_T_20, 2, 0) @[Decode.scala 174:29]
    dec.op <= _T_21 @[Decode.scala 174:29]
    node _T_22 = bits(_T_20, 3, 3) @[Decode.scala 174:29]
    dec.pop_prev <= _T_22 @[Decode.scala 174:29]
    node _T_23 = bits(_T_20, 4, 4) @[Decode.scala 174:29]
    dec.pop_next <= _T_23 @[Decode.scala 174:29]
    node _T_24 = bits(_T_20, 5, 5) @[Decode.scala 174:29]
    dec.push_prev <= _T_24 @[Decode.scala 174:29]
    node _T_25 = bits(_T_20, 6, 6) @[Decode.scala 174:29]
    dec.push_next <= _T_25 @[Decode.scala 174:29]
    node _T_26 = bits(_T_20, 8, 7) @[Decode.scala 174:29]
    dec.id <= _T_26 @[Decode.scala 174:29]
    node _T_27 = bits(_T_20, 24, 9) @[Decode.scala 174:29]
    dec.sram_offset <= _T_27 @[Decode.scala 174:29]
    node _T_28 = bits(_T_20, 56, 25) @[Decode.scala 174:29]
    dec.dram_offset <= _T_28 @[Decode.scala 174:29]
    node _T_29 = bits(_T_20, 63, 57) @[Decode.scala 174:29]
    dec.empty_0 <= _T_29 @[Decode.scala 174:29]
    node _T_30 = bits(_T_20, 79, 64) @[Decode.scala 174:29]
    dec.ysize <= _T_30 @[Decode.scala 174:29]
    node _T_31 = bits(_T_20, 95, 80) @[Decode.scala 174:29]
    dec.xsize <= _T_31 @[Decode.scala 174:29]
    node _T_32 = bits(_T_20, 111, 96) @[Decode.scala 174:29]
    dec.xstride <= _T_32 @[Decode.scala 174:29]
    node _T_33 = bits(_T_20, 115, 112) @[Decode.scala 174:29]
    dec.ypad_0 <= _T_33 @[Decode.scala 174:29]
    node _T_34 = bits(_T_20, 119, 116) @[Decode.scala 174:29]
    dec.ypad_1 <= _T_34 @[Decode.scala 174:29]
    node _T_35 = bits(_T_20, 123, 120) @[Decode.scala 174:29]
    dec.xpad_0 <= _T_35 @[Decode.scala 174:29]
    node _T_36 = bits(_T_20, 127, 124) @[Decode.scala 174:29]
    dec.xpad_1 <= _T_36 @[Decode.scala 174:29]
    io.push_next <= dec.push_next @[Decode.scala 175:16]
    io.pop_next <= dec.pop_next @[Decode.scala 176:15]
    node _T_39 = and(io.inst, UInt<9>("h0187")) @[Decode.scala 177:25]
    node _T_40 = eq(UInt<9>("h0100"), _T_39) @[Decode.scala 177:25]
    node _T_42 = neq(dec.xsize, UInt<1>("h00")) @[Decode.scala 177:46]
    node _T_43 = and(_T_40, _T_42) @[Decode.scala 177:34]
    io.isInput <= _T_43 @[Decode.scala 177:14]
    node _T_46 = and(io.inst, UInt<9>("h0187")) @[Decode.scala 178:26]
    node _T_47 = eq(UInt<8>("h080"), _T_46) @[Decode.scala 178:26]
    node _T_49 = neq(dec.xsize, UInt<1>("h00")) @[Decode.scala 178:47]
    node _T_50 = and(_T_47, _T_49) @[Decode.scala 178:35]
    io.isWeight <= _T_50 @[Decode.scala 178:15]
    node _T_53 = and(io.inst, UInt<9>("h0187")) @[Decode.scala 179:25]
    node _T_54 = eq(UInt<9>("h0100"), _T_53) @[Decode.scala 179:25]
    node _T_57 = and(io.inst, UInt<9>("h0187")) @[Decode.scala 179:44]
    node _T_58 = eq(UInt<8>("h080"), _T_57) @[Decode.scala 179:44]
    node _T_59 = or(_T_54, _T_58) @[Decode.scala 179:34]
    node _T_61 = eq(dec.xsize, UInt<1>("h00")) @[Decode.scala 179:66]
    node _T_62 = and(_T_59, _T_61) @[Decode.scala 179:54]
    io.isSync <= _T_62 @[Decode.scala 179:13]
    
  module TensorDataCtrl : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>, flip baddr : UInt<32>, flip xinit : UInt<1>, flip xupdate : UInt<1>, flip yupdate : UInt<1>, stride : UInt<1>, split : UInt<1>, commit : UInt<1>, addr : UInt<32>, len : UInt<8>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 251:29]
    wire _T_32 : UInt<128>
    _T_32 <= io.inst
    node _T_33 = bits(_T_32, 2, 0) @[TensorUtil.scala 251:29]
    dec.op <= _T_33 @[TensorUtil.scala 251:29]
    node _T_34 = bits(_T_32, 3, 3) @[TensorUtil.scala 251:29]
    dec.pop_prev <= _T_34 @[TensorUtil.scala 251:29]
    node _T_35 = bits(_T_32, 4, 4) @[TensorUtil.scala 251:29]
    dec.pop_next <= _T_35 @[TensorUtil.scala 251:29]
    node _T_36 = bits(_T_32, 5, 5) @[TensorUtil.scala 251:29]
    dec.push_prev <= _T_36 @[TensorUtil.scala 251:29]
    node _T_37 = bits(_T_32, 6, 6) @[TensorUtil.scala 251:29]
    dec.push_next <= _T_37 @[TensorUtil.scala 251:29]
    node _T_38 = bits(_T_32, 8, 7) @[TensorUtil.scala 251:29]
    dec.id <= _T_38 @[TensorUtil.scala 251:29]
    node _T_39 = bits(_T_32, 24, 9) @[TensorUtil.scala 251:29]
    dec.sram_offset <= _T_39 @[TensorUtil.scala 251:29]
    node _T_40 = bits(_T_32, 56, 25) @[TensorUtil.scala 251:29]
    dec.dram_offset <= _T_40 @[TensorUtil.scala 251:29]
    node _T_41 = bits(_T_32, 63, 57) @[TensorUtil.scala 251:29]
    dec.empty_0 <= _T_41 @[TensorUtil.scala 251:29]
    node _T_42 = bits(_T_32, 79, 64) @[TensorUtil.scala 251:29]
    dec.ysize <= _T_42 @[TensorUtil.scala 251:29]
    node _T_43 = bits(_T_32, 95, 80) @[TensorUtil.scala 251:29]
    dec.xsize <= _T_43 @[TensorUtil.scala 251:29]
    node _T_44 = bits(_T_32, 111, 96) @[TensorUtil.scala 251:29]
    dec.xstride <= _T_44 @[TensorUtil.scala 251:29]
    node _T_45 = bits(_T_32, 115, 112) @[TensorUtil.scala 251:29]
    dec.ypad_0 <= _T_45 @[TensorUtil.scala 251:29]
    node _T_46 = bits(_T_32, 119, 116) @[TensorUtil.scala 251:29]
    dec.ypad_1 <= _T_46 @[TensorUtil.scala 251:29]
    node _T_47 = bits(_T_32, 123, 120) @[TensorUtil.scala 251:29]
    dec.xpad_0 <= _T_47 @[TensorUtil.scala 251:29]
    node _T_48 = bits(_T_32, 127, 124) @[TensorUtil.scala 251:29]
    dec.xpad_1 <= _T_48 @[TensorUtil.scala 251:29]
    reg caddr : UInt<32>, clock @[TensorUtil.scala 253:18]
    reg baddr : UInt<32>, clock @[TensorUtil.scala 254:18]
    reg len : UInt<8>, clock @[TensorUtil.scala 255:16]
    wire _T_87 : UInt<1>[32] @[TensorUtil.scala 256:27]
    _T_87[0] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[1] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[2] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[3] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[4] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[5] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[6] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[7] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[8] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[9] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[10] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[11] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[12] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[13] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[14] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[15] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[16] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[17] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[18] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[19] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[20] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[21] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[22] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[23] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[24] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[25] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[26] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[27] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[28] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[29] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[30] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[31] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    node _T_122 = cat(_T_87[1], _T_87[0]) @[TensorUtil.scala 256:66]
    node _T_123 = cat(_T_87[3], _T_87[2]) @[TensorUtil.scala 256:66]
    node _T_124 = cat(_T_123, _T_122) @[TensorUtil.scala 256:66]
    node _T_125 = cat(_T_87[5], _T_87[4]) @[TensorUtil.scala 256:66]
    node _T_126 = cat(_T_87[7], _T_87[6]) @[TensorUtil.scala 256:66]
    node _T_127 = cat(_T_126, _T_125) @[TensorUtil.scala 256:66]
    node _T_128 = cat(_T_127, _T_124) @[TensorUtil.scala 256:66]
    node _T_129 = cat(_T_87[9], _T_87[8]) @[TensorUtil.scala 256:66]
    node _T_130 = cat(_T_87[11], _T_87[10]) @[TensorUtil.scala 256:66]
    node _T_131 = cat(_T_130, _T_129) @[TensorUtil.scala 256:66]
    node _T_132 = cat(_T_87[13], _T_87[12]) @[TensorUtil.scala 256:66]
    node _T_133 = cat(_T_87[15], _T_87[14]) @[TensorUtil.scala 256:66]
    node _T_134 = cat(_T_133, _T_132) @[TensorUtil.scala 256:66]
    node _T_135 = cat(_T_134, _T_131) @[TensorUtil.scala 256:66]
    node _T_136 = cat(_T_135, _T_128) @[TensorUtil.scala 256:66]
    node _T_137 = cat(_T_87[17], _T_87[16]) @[TensorUtil.scala 256:66]
    node _T_138 = cat(_T_87[19], _T_87[18]) @[TensorUtil.scala 256:66]
    node _T_139 = cat(_T_138, _T_137) @[TensorUtil.scala 256:66]
    node _T_140 = cat(_T_87[21], _T_87[20]) @[TensorUtil.scala 256:66]
    node _T_141 = cat(_T_87[23], _T_87[22]) @[TensorUtil.scala 256:66]
    node _T_142 = cat(_T_141, _T_140) @[TensorUtil.scala 256:66]
    node _T_143 = cat(_T_142, _T_139) @[TensorUtil.scala 256:66]
    node _T_144 = cat(_T_87[25], _T_87[24]) @[TensorUtil.scala 256:66]
    node _T_145 = cat(_T_87[27], _T_87[26]) @[TensorUtil.scala 256:66]
    node _T_146 = cat(_T_145, _T_144) @[TensorUtil.scala 256:66]
    node _T_147 = cat(_T_87[29], _T_87[28]) @[TensorUtil.scala 256:66]
    node _T_148 = cat(_T_87[31], _T_87[30]) @[TensorUtil.scala 256:66]
    node _T_149 = cat(_T_148, _T_147) @[TensorUtil.scala 256:66]
    node _T_150 = cat(_T_149, _T_146) @[TensorUtil.scala 256:66]
    node _T_151 = cat(_T_150, _T_143) @[TensorUtil.scala 256:66]
    node maskOffset = cat(_T_151, _T_136) @[TensorUtil.scala 256:66]
    reg xcnt : UInt<8>, clock @[TensorUtil.scala 267:17]
    reg xrem : UInt<16>, clock @[TensorUtil.scala 268:17]
    node _T_154 = shl(dec.xsize, 1) @[TensorUtil.scala 269:26]
    node _T_156 = sub(_T_154, UInt<1>("h01")) @[TensorUtil.scala 269:51]
    node _T_157 = asUInt(_T_156) @[TensorUtil.scala 269:51]
    node xsize = tail(_T_157, 1) @[TensorUtil.scala 269:51]
    reg ycnt : UInt<16>, clock @[TensorUtil.scala 271:17]
    reg xfer_bytes : UInt<32>, clock @[TensorUtil.scala 273:23]
    node xstride_bytes = shl(dec.xstride, 4) @[TensorUtil.scala 275:35]
    node _T_160 = shl(dec.dram_offset, 4) @[TensorUtil.scala 277:66]
    node _T_161 = and(maskOffset, _T_160) @[TensorUtil.scala 277:47]
    node xfer_init_addr = or(io.baddr, _T_161) @[TensorUtil.scala 277:33]
    node _T_162 = add(caddr, xfer_bytes) @[TensorUtil.scala 278:31]
    node xfer_split_addr = tail(_T_162, 1) @[TensorUtil.scala 278:31]
    node _T_163 = add(baddr, xstride_bytes) @[TensorUtil.scala 279:32]
    node xfer_stride_addr = tail(_T_163, 1) @[TensorUtil.scala 279:32]
    node _T_164 = rem(xfer_init_addr, UInt<12>("h0800")) @[TensorUtil.scala 281:55]
    node _T_165 = sub(UInt<12>("h0800"), _T_164) @[TensorUtil.scala 281:38]
    node _T_166 = asUInt(_T_165) @[TensorUtil.scala 281:38]
    node xfer_init_bytes = tail(_T_166, 1) @[TensorUtil.scala 281:38]
    node xfer_init_pulses = shr(xfer_init_bytes, 3) @[TensorUtil.scala 282:43]
    node _T_167 = rem(xfer_split_addr, UInt<12>("h0800")) @[TensorUtil.scala 283:56]
    node _T_168 = sub(UInt<12>("h0800"), _T_167) @[TensorUtil.scala 283:38]
    node _T_169 = asUInt(_T_168) @[TensorUtil.scala 283:38]
    node xfer_split_bytes = tail(_T_169, 1) @[TensorUtil.scala 283:38]
    node xfer_split_pulses = shr(xfer_split_bytes, 3) @[TensorUtil.scala 284:44]
    node _T_170 = rem(xfer_stride_addr, UInt<12>("h0800")) @[TensorUtil.scala 285:57]
    node _T_171 = sub(UInt<12>("h0800"), _T_170) @[TensorUtil.scala 285:38]
    node _T_172 = asUInt(_T_171) @[TensorUtil.scala 285:38]
    node xfer_stride_bytes = tail(_T_172, 1) @[TensorUtil.scala 285:38]
    node xfer_stride_pulses = shr(xfer_stride_bytes, 3) @[TensorUtil.scala 286:45]
    node _T_173 = eq(xcnt, len) @[TensorUtil.scala 288:21]
    node _T_175 = eq(xrem, UInt<1>("h00")) @[TensorUtil.scala 289:10]
    node _T_176 = and(_T_173, _T_175) @[TensorUtil.scala 288:29]
    node _T_178 = sub(dec.ysize, UInt<1>("h01")) @[TensorUtil.scala 290:24]
    node _T_179 = asUInt(_T_178) @[TensorUtil.scala 290:24]
    node _T_180 = tail(_T_179, 1) @[TensorUtil.scala 290:24]
    node _T_181 = neq(ycnt, _T_180) @[TensorUtil.scala 290:10]
    node stride = and(_T_176, _T_181) @[TensorUtil.scala 289:18]
    node _T_182 = eq(xcnt, len) @[TensorUtil.scala 292:20]
    node _T_184 = neq(xrem, UInt<1>("h00")) @[TensorUtil.scala 292:35]
    node split = and(_T_182, _T_184) @[TensorUtil.scala 292:28]
    when io.start : @[TensorUtil.scala 294:18]
      xfer_bytes <= xfer_init_bytes @[TensorUtil.scala 295:16]
      node _T_185 = lt(xsize, xfer_init_pulses) @[TensorUtil.scala 296:16]
      when _T_185 : @[TensorUtil.scala 296:36]
        len <= xsize @[TensorUtil.scala 297:11]
        xrem <= UInt<1>("h00") @[TensorUtil.scala 298:12]
        skip @[TensorUtil.scala 296:36]
      else : @[TensorUtil.scala 299:17]
        node _T_188 = sub(xfer_init_pulses, UInt<1>("h01")) @[TensorUtil.scala 300:31]
        node _T_189 = asUInt(_T_188) @[TensorUtil.scala 300:31]
        node _T_190 = tail(_T_189, 1) @[TensorUtil.scala 300:31]
        len <= _T_190 @[TensorUtil.scala 300:11]
        node _T_191 = sub(xsize, xfer_init_pulses) @[TensorUtil.scala 301:21]
        node _T_192 = asUInt(_T_191) @[TensorUtil.scala 301:21]
        node _T_193 = tail(_T_192, 1) @[TensorUtil.scala 301:21]
        xrem <= _T_193 @[TensorUtil.scala 301:12]
        skip @[TensorUtil.scala 299:17]
      skip @[TensorUtil.scala 294:18]
    else : @[TensorUtil.scala 303:36]
      node _T_194 = and(io.xupdate, stride) @[TensorUtil.scala 303:25]
      when _T_194 : @[TensorUtil.scala 303:36]
        xfer_bytes <= xfer_stride_bytes @[TensorUtil.scala 304:16]
        node _T_195 = lt(xsize, xfer_stride_pulses) @[TensorUtil.scala 305:16]
        when _T_195 : @[TensorUtil.scala 305:38]
          len <= xsize @[TensorUtil.scala 306:11]
          xrem <= UInt<1>("h00") @[TensorUtil.scala 307:12]
          skip @[TensorUtil.scala 305:38]
        else : @[TensorUtil.scala 308:17]
          node _T_198 = sub(xfer_stride_pulses, UInt<1>("h01")) @[TensorUtil.scala 309:33]
          node _T_199 = asUInt(_T_198) @[TensorUtil.scala 309:33]
          node _T_200 = tail(_T_199, 1) @[TensorUtil.scala 309:33]
          len <= _T_200 @[TensorUtil.scala 309:11]
          node _T_201 = sub(xsize, xfer_stride_pulses) @[TensorUtil.scala 310:21]
          node _T_202 = asUInt(_T_201) @[TensorUtil.scala 310:21]
          node _T_203 = tail(_T_202, 1) @[TensorUtil.scala 310:21]
          xrem <= _T_203 @[TensorUtil.scala 310:12]
          skip @[TensorUtil.scala 308:17]
        skip @[TensorUtil.scala 303:36]
      else : @[TensorUtil.scala 312:35]
        node _T_204 = and(io.xupdate, split) @[TensorUtil.scala 312:25]
        when _T_204 : @[TensorUtil.scala 312:35]
          xfer_bytes <= xfer_split_bytes @[TensorUtil.scala 313:16]
          node _T_205 = lt(xrem, xfer_split_pulses) @[TensorUtil.scala 314:15]
          when _T_205 : @[TensorUtil.scala 314:36]
            len <= xrem @[TensorUtil.scala 315:11]
            xrem <= UInt<1>("h00") @[TensorUtil.scala 316:12]
            skip @[TensorUtil.scala 314:36]
          else : @[TensorUtil.scala 317:17]
            node _T_208 = sub(xfer_split_pulses, UInt<1>("h01")) @[TensorUtil.scala 318:32]
            node _T_209 = asUInt(_T_208) @[TensorUtil.scala 318:32]
            node _T_210 = tail(_T_209, 1) @[TensorUtil.scala 318:32]
            len <= _T_210 @[TensorUtil.scala 318:11]
            node _T_211 = sub(xrem, xfer_split_pulses) @[TensorUtil.scala 319:20]
            node _T_212 = asUInt(_T_211) @[TensorUtil.scala 319:20]
            node _T_213 = tail(_T_212, 1) @[TensorUtil.scala 319:20]
            xrem <= _T_213 @[TensorUtil.scala 319:12]
            skip @[TensorUtil.scala 317:17]
          skip @[TensorUtil.scala 312:35]
    when io.xinit : @[TensorUtil.scala 323:18]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 324:10]
      skip @[TensorUtil.scala 323:18]
    else : @[TensorUtil.scala 325:26]
      when io.xupdate : @[TensorUtil.scala 325:26]
        node _T_216 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 326:18]
        node _T_217 = tail(_T_216, 1) @[TensorUtil.scala 326:18]
        xcnt <= _T_217 @[TensorUtil.scala 326:10]
        skip @[TensorUtil.scala 325:26]
    when io.start : @[TensorUtil.scala 329:18]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 330:10]
      skip @[TensorUtil.scala 329:18]
    else : @[TensorUtil.scala 331:36]
      node _T_219 = and(io.yupdate, stride) @[TensorUtil.scala 331:25]
      when _T_219 : @[TensorUtil.scala 331:36]
        node _T_221 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 332:18]
        node _T_222 = tail(_T_221, 1) @[TensorUtil.scala 332:18]
        ycnt <= _T_222 @[TensorUtil.scala 332:10]
        skip @[TensorUtil.scala 331:36]
    when io.start : @[TensorUtil.scala 335:18]
      caddr <= xfer_init_addr @[TensorUtil.scala 336:11]
      baddr <= xfer_init_addr @[TensorUtil.scala 337:11]
      skip @[TensorUtil.scala 335:18]
    else : @[TensorUtil.scala 338:26]
      when io.yupdate : @[TensorUtil.scala 338:26]
        when split : @[TensorUtil.scala 339:17]
          caddr <= xfer_split_addr @[TensorUtil.scala 340:13]
          skip @[TensorUtil.scala 339:17]
        else : @[TensorUtil.scala 341:24]
          when stride : @[TensorUtil.scala 341:24]
            caddr <= xfer_stride_addr @[TensorUtil.scala 342:13]
            baddr <= xfer_stride_addr @[TensorUtil.scala 343:13]
            skip @[TensorUtil.scala 341:24]
        skip @[TensorUtil.scala 338:26]
    io.stride <= stride @[TensorUtil.scala 347:13]
    io.split <= split @[TensorUtil.scala 348:12]
    node _T_223 = eq(xcnt, len) @[TensorUtil.scala 349:21]
    io.commit <= _T_223 @[TensorUtil.scala 349:13]
    io.addr <= caddr @[TensorUtil.scala 350:11]
    io.len <= len @[TensorUtil.scala 351:10]
    node _T_224 = eq(xcnt, len) @[TensorUtil.scala 352:19]
    node _T_226 = eq(xrem, UInt<1>("h00")) @[TensorUtil.scala 353:10]
    node _T_227 = and(_T_224, _T_226) @[TensorUtil.scala 352:27]
    node _T_229 = sub(dec.ysize, UInt<1>("h01")) @[TensorUtil.scala 354:24]
    node _T_230 = asUInt(_T_229) @[TensorUtil.scala 354:24]
    node _T_231 = tail(_T_230, 1) @[TensorUtil.scala 354:24]
    node _T_232 = eq(ycnt, _T_231) @[TensorUtil.scala 354:10]
    node _T_233 = and(_T_227, _T_232) @[TensorUtil.scala 353:18]
    io.done <= _T_233 @[TensorUtil.scala 352:11]
    
  module TensorPadCtrl : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 173:29]
    wire _T_14 : UInt<128>
    _T_14 <= io.inst
    node _T_15 = bits(_T_14, 2, 0) @[TensorUtil.scala 173:29]
    dec.op <= _T_15 @[TensorUtil.scala 173:29]
    node _T_16 = bits(_T_14, 3, 3) @[TensorUtil.scala 173:29]
    dec.pop_prev <= _T_16 @[TensorUtil.scala 173:29]
    node _T_17 = bits(_T_14, 4, 4) @[TensorUtil.scala 173:29]
    dec.pop_next <= _T_17 @[TensorUtil.scala 173:29]
    node _T_18 = bits(_T_14, 5, 5) @[TensorUtil.scala 173:29]
    dec.push_prev <= _T_18 @[TensorUtil.scala 173:29]
    node _T_19 = bits(_T_14, 6, 6) @[TensorUtil.scala 173:29]
    dec.push_next <= _T_19 @[TensorUtil.scala 173:29]
    node _T_20 = bits(_T_14, 8, 7) @[TensorUtil.scala 173:29]
    dec.id <= _T_20 @[TensorUtil.scala 173:29]
    node _T_21 = bits(_T_14, 24, 9) @[TensorUtil.scala 173:29]
    dec.sram_offset <= _T_21 @[TensorUtil.scala 173:29]
    node _T_22 = bits(_T_14, 56, 25) @[TensorUtil.scala 173:29]
    dec.dram_offset <= _T_22 @[TensorUtil.scala 173:29]
    node _T_23 = bits(_T_14, 63, 57) @[TensorUtil.scala 173:29]
    dec.empty_0 <= _T_23 @[TensorUtil.scala 173:29]
    node _T_24 = bits(_T_14, 79, 64) @[TensorUtil.scala 173:29]
    dec.ysize <= _T_24 @[TensorUtil.scala 173:29]
    node _T_25 = bits(_T_14, 95, 80) @[TensorUtil.scala 173:29]
    dec.xsize <= _T_25 @[TensorUtil.scala 173:29]
    node _T_26 = bits(_T_14, 111, 96) @[TensorUtil.scala 173:29]
    dec.xstride <= _T_26 @[TensorUtil.scala 173:29]
    node _T_27 = bits(_T_14, 115, 112) @[TensorUtil.scala 173:29]
    dec.ypad_0 <= _T_27 @[TensorUtil.scala 173:29]
    node _T_28 = bits(_T_14, 119, 116) @[TensorUtil.scala 173:29]
    dec.ypad_1 <= _T_28 @[TensorUtil.scala 173:29]
    node _T_29 = bits(_T_14, 123, 120) @[TensorUtil.scala 173:29]
    dec.xpad_0 <= _T_29 @[TensorUtil.scala 173:29]
    node _T_30 = bits(_T_14, 127, 124) @[TensorUtil.scala 173:29]
    dec.xpad_1 <= _T_30 @[TensorUtil.scala 173:29]
    reg xmax : UInt<16>, clock @[TensorUtil.scala 175:17]
    reg ymax : UInt<4>, clock @[TensorUtil.scala 176:17]
    reg xcnt : UInt<16>, clock @[TensorUtil.scala 177:17]
    reg ycnt : UInt<4>, clock @[TensorUtil.scala 178:17]
    node _T_35 = add(dec.xpad_0, dec.xsize) @[TensorUtil.scala 182:20]
    node _T_36 = tail(_T_35, 1) @[TensorUtil.scala 182:20]
    node _T_37 = add(_T_36, dec.xpad_1) @[TensorUtil.scala 182:32]
    node _T_38 = tail(_T_37, 1) @[TensorUtil.scala 182:32]
    node _T_39 = shl(_T_38, 1) @[TensorUtil.scala 182:46]
    node _T_41 = sub(_T_39, UInt<1>("h01")) @[TensorUtil.scala 182:71]
    node _T_42 = asUInt(_T_41) @[TensorUtil.scala 182:71]
    node xval = tail(_T_42, 1) @[TensorUtil.scala 182:71]
    node _T_44 = neq(dec.ypad_0, UInt<1>("h00")) @[TensorUtil.scala 190:22]
    node _T_46 = sub(dec.ypad_0, UInt<1>("h01")) @[TensorUtil.scala 190:42]
    node _T_47 = asUInt(_T_46) @[TensorUtil.scala 190:42]
    node _T_48 = tail(_T_47, 1) @[TensorUtil.scala 190:42]
    node yval = mux(_T_44, _T_48, UInt<1>("h00")) @[TensorUtil.scala 190:10]
    reg state : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorUtil.scala 197:22]
    node _T_51 = eq(UInt<1>("h00"), state) @[Conditional.scala 37:30]
    when _T_51 : @[Conditional.scala 40:58]
      when io.start : @[TensorUtil.scala 201:22]
        state <= UInt<1>("h01") @[TensorUtil.scala 202:15]
        skip @[TensorUtil.scala 201:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_52 = eq(UInt<1>("h01"), state) @[Conditional.scala 37:30]
      when _T_52 : @[Conditional.scala 39:67]
        node _T_53 = eq(ycnt, ymax) @[TensorUtil.scala 206:17]
        node _T_54 = eq(xcnt, xmax) @[TensorUtil.scala 206:34]
        node _T_55 = and(_T_53, _T_54) @[TensorUtil.scala 206:26]
        when _T_55 : @[TensorUtil.scala 206:44]
          state <= UInt<1>("h00") @[TensorUtil.scala 207:15]
          skip @[TensorUtil.scala 206:44]
        skip @[Conditional.scala 39:67]
    node _T_56 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 212:14]
    when _T_56 : @[TensorUtil.scala 212:25]
      xmax <= xval @[TensorUtil.scala 213:10]
      ymax <= yval @[TensorUtil.scala 214:10]
      skip @[TensorUtil.scala 212:25]
    node _T_57 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 217:14]
    node _T_58 = eq(xcnt, xmax) @[TensorUtil.scala 217:32]
    node _T_59 = or(_T_57, _T_58) @[TensorUtil.scala 217:24]
    when _T_59 : @[TensorUtil.scala 217:42]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 218:10]
      skip @[TensorUtil.scala 217:42]
    else : @[TensorUtil.scala 219:33]
      node _T_61 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 219:20]
      when _T_61 : @[TensorUtil.scala 219:33]
        node _T_63 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 220:18]
        node _T_64 = tail(_T_63, 1) @[TensorUtil.scala 220:18]
        xcnt <= _T_64 @[TensorUtil.scala 220:10]
        skip @[TensorUtil.scala 219:33]
    node _T_65 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 223:14]
    node _T_67 = eq(ymax, UInt<1>("h00")) @[TensorUtil.scala 223:32]
    node _T_68 = or(_T_65, _T_67) @[TensorUtil.scala 223:24]
    when _T_68 : @[TensorUtil.scala 223:41]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 224:10]
      skip @[TensorUtil.scala 223:41]
    else : @[TensorUtil.scala 225:50]
      node _T_70 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 225:20]
      node _T_71 = eq(xcnt, xmax) @[TensorUtil.scala 225:40]
      node _T_72 = and(_T_70, _T_71) @[TensorUtil.scala 225:32]
      when _T_72 : @[TensorUtil.scala 225:50]
        node _T_74 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 226:18]
        node _T_75 = tail(_T_74, 1) @[TensorUtil.scala 226:18]
        ycnt <= _T_75 @[TensorUtil.scala 226:10]
        skip @[TensorUtil.scala 225:50]
    node _T_76 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 229:20]
    node _T_77 = eq(ycnt, ymax) @[TensorUtil.scala 229:39]
    node _T_78 = and(_T_76, _T_77) @[TensorUtil.scala 229:32]
    node _T_79 = eq(xcnt, xmax) @[TensorUtil.scala 229:55]
    node _T_80 = and(_T_78, _T_79) @[TensorUtil.scala 229:48]
    io.done <= _T_80 @[TensorUtil.scala 229:11]
    
  module TensorPadCtrl_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 173:29]
    wire _T_14 : UInt<128>
    _T_14 <= io.inst
    node _T_15 = bits(_T_14, 2, 0) @[TensorUtil.scala 173:29]
    dec.op <= _T_15 @[TensorUtil.scala 173:29]
    node _T_16 = bits(_T_14, 3, 3) @[TensorUtil.scala 173:29]
    dec.pop_prev <= _T_16 @[TensorUtil.scala 173:29]
    node _T_17 = bits(_T_14, 4, 4) @[TensorUtil.scala 173:29]
    dec.pop_next <= _T_17 @[TensorUtil.scala 173:29]
    node _T_18 = bits(_T_14, 5, 5) @[TensorUtil.scala 173:29]
    dec.push_prev <= _T_18 @[TensorUtil.scala 173:29]
    node _T_19 = bits(_T_14, 6, 6) @[TensorUtil.scala 173:29]
    dec.push_next <= _T_19 @[TensorUtil.scala 173:29]
    node _T_20 = bits(_T_14, 8, 7) @[TensorUtil.scala 173:29]
    dec.id <= _T_20 @[TensorUtil.scala 173:29]
    node _T_21 = bits(_T_14, 24, 9) @[TensorUtil.scala 173:29]
    dec.sram_offset <= _T_21 @[TensorUtil.scala 173:29]
    node _T_22 = bits(_T_14, 56, 25) @[TensorUtil.scala 173:29]
    dec.dram_offset <= _T_22 @[TensorUtil.scala 173:29]
    node _T_23 = bits(_T_14, 63, 57) @[TensorUtil.scala 173:29]
    dec.empty_0 <= _T_23 @[TensorUtil.scala 173:29]
    node _T_24 = bits(_T_14, 79, 64) @[TensorUtil.scala 173:29]
    dec.ysize <= _T_24 @[TensorUtil.scala 173:29]
    node _T_25 = bits(_T_14, 95, 80) @[TensorUtil.scala 173:29]
    dec.xsize <= _T_25 @[TensorUtil.scala 173:29]
    node _T_26 = bits(_T_14, 111, 96) @[TensorUtil.scala 173:29]
    dec.xstride <= _T_26 @[TensorUtil.scala 173:29]
    node _T_27 = bits(_T_14, 115, 112) @[TensorUtil.scala 173:29]
    dec.ypad_0 <= _T_27 @[TensorUtil.scala 173:29]
    node _T_28 = bits(_T_14, 119, 116) @[TensorUtil.scala 173:29]
    dec.ypad_1 <= _T_28 @[TensorUtil.scala 173:29]
    node _T_29 = bits(_T_14, 123, 120) @[TensorUtil.scala 173:29]
    dec.xpad_0 <= _T_29 @[TensorUtil.scala 173:29]
    node _T_30 = bits(_T_14, 127, 124) @[TensorUtil.scala 173:29]
    dec.xpad_1 <= _T_30 @[TensorUtil.scala 173:29]
    reg xmax : UInt<16>, clock @[TensorUtil.scala 175:17]
    reg ymax : UInt<4>, clock @[TensorUtil.scala 176:17]
    reg xcnt : UInt<16>, clock @[TensorUtil.scala 177:17]
    reg ycnt : UInt<4>, clock @[TensorUtil.scala 178:17]
    node _T_35 = add(dec.xpad_0, dec.xsize) @[TensorUtil.scala 182:20]
    node _T_36 = tail(_T_35, 1) @[TensorUtil.scala 182:20]
    node _T_37 = add(_T_36, dec.xpad_1) @[TensorUtil.scala 182:32]
    node _T_38 = tail(_T_37, 1) @[TensorUtil.scala 182:32]
    node _T_39 = shl(_T_38, 1) @[TensorUtil.scala 182:46]
    node _T_41 = sub(_T_39, UInt<1>("h01")) @[TensorUtil.scala 182:71]
    node _T_42 = asUInt(_T_41) @[TensorUtil.scala 182:71]
    node xval = tail(_T_42, 1) @[TensorUtil.scala 182:71]
    node _T_44 = neq(dec.ypad_1, UInt<1>("h00")) @[TensorUtil.scala 192:22]
    node _T_46 = sub(dec.ypad_1, UInt<1>("h01")) @[TensorUtil.scala 192:42]
    node _T_47 = asUInt(_T_46) @[TensorUtil.scala 192:42]
    node _T_48 = tail(_T_47, 1) @[TensorUtil.scala 192:42]
    node yval = mux(_T_44, _T_48, UInt<1>("h00")) @[TensorUtil.scala 192:10]
    reg state : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorUtil.scala 197:22]
    node _T_51 = eq(UInt<1>("h00"), state) @[Conditional.scala 37:30]
    when _T_51 : @[Conditional.scala 40:58]
      when io.start : @[TensorUtil.scala 201:22]
        state <= UInt<1>("h01") @[TensorUtil.scala 202:15]
        skip @[TensorUtil.scala 201:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_52 = eq(UInt<1>("h01"), state) @[Conditional.scala 37:30]
      when _T_52 : @[Conditional.scala 39:67]
        node _T_53 = eq(ycnt, ymax) @[TensorUtil.scala 206:17]
        node _T_54 = eq(xcnt, xmax) @[TensorUtil.scala 206:34]
        node _T_55 = and(_T_53, _T_54) @[TensorUtil.scala 206:26]
        when _T_55 : @[TensorUtil.scala 206:44]
          state <= UInt<1>("h00") @[TensorUtil.scala 207:15]
          skip @[TensorUtil.scala 206:44]
        skip @[Conditional.scala 39:67]
    node _T_56 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 212:14]
    when _T_56 : @[TensorUtil.scala 212:25]
      xmax <= xval @[TensorUtil.scala 213:10]
      ymax <= yval @[TensorUtil.scala 214:10]
      skip @[TensorUtil.scala 212:25]
    node _T_57 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 217:14]
    node _T_58 = eq(xcnt, xmax) @[TensorUtil.scala 217:32]
    node _T_59 = or(_T_57, _T_58) @[TensorUtil.scala 217:24]
    when _T_59 : @[TensorUtil.scala 217:42]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 218:10]
      skip @[TensorUtil.scala 217:42]
    else : @[TensorUtil.scala 219:33]
      node _T_61 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 219:20]
      when _T_61 : @[TensorUtil.scala 219:33]
        node _T_63 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 220:18]
        node _T_64 = tail(_T_63, 1) @[TensorUtil.scala 220:18]
        xcnt <= _T_64 @[TensorUtil.scala 220:10]
        skip @[TensorUtil.scala 219:33]
    node _T_65 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 223:14]
    node _T_67 = eq(ymax, UInt<1>("h00")) @[TensorUtil.scala 223:32]
    node _T_68 = or(_T_65, _T_67) @[TensorUtil.scala 223:24]
    when _T_68 : @[TensorUtil.scala 223:41]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 224:10]
      skip @[TensorUtil.scala 223:41]
    else : @[TensorUtil.scala 225:50]
      node _T_70 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 225:20]
      node _T_71 = eq(xcnt, xmax) @[TensorUtil.scala 225:40]
      node _T_72 = and(_T_70, _T_71) @[TensorUtil.scala 225:32]
      when _T_72 : @[TensorUtil.scala 225:50]
        node _T_74 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 226:18]
        node _T_75 = tail(_T_74, 1) @[TensorUtil.scala 226:18]
        ycnt <= _T_75 @[TensorUtil.scala 226:10]
        skip @[TensorUtil.scala 225:50]
    node _T_76 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 229:20]
    node _T_77 = eq(ycnt, ymax) @[TensorUtil.scala 229:39]
    node _T_78 = and(_T_76, _T_77) @[TensorUtil.scala 229:32]
    node _T_79 = eq(xcnt, xmax) @[TensorUtil.scala 229:55]
    node _T_80 = and(_T_78, _T_79) @[TensorUtil.scala 229:48]
    io.done <= _T_80 @[TensorUtil.scala 229:11]
    
  module TensorPadCtrl_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 173:29]
    wire _T_14 : UInt<128>
    _T_14 <= io.inst
    node _T_15 = bits(_T_14, 2, 0) @[TensorUtil.scala 173:29]
    dec.op <= _T_15 @[TensorUtil.scala 173:29]
    node _T_16 = bits(_T_14, 3, 3) @[TensorUtil.scala 173:29]
    dec.pop_prev <= _T_16 @[TensorUtil.scala 173:29]
    node _T_17 = bits(_T_14, 4, 4) @[TensorUtil.scala 173:29]
    dec.pop_next <= _T_17 @[TensorUtil.scala 173:29]
    node _T_18 = bits(_T_14, 5, 5) @[TensorUtil.scala 173:29]
    dec.push_prev <= _T_18 @[TensorUtil.scala 173:29]
    node _T_19 = bits(_T_14, 6, 6) @[TensorUtil.scala 173:29]
    dec.push_next <= _T_19 @[TensorUtil.scala 173:29]
    node _T_20 = bits(_T_14, 8, 7) @[TensorUtil.scala 173:29]
    dec.id <= _T_20 @[TensorUtil.scala 173:29]
    node _T_21 = bits(_T_14, 24, 9) @[TensorUtil.scala 173:29]
    dec.sram_offset <= _T_21 @[TensorUtil.scala 173:29]
    node _T_22 = bits(_T_14, 56, 25) @[TensorUtil.scala 173:29]
    dec.dram_offset <= _T_22 @[TensorUtil.scala 173:29]
    node _T_23 = bits(_T_14, 63, 57) @[TensorUtil.scala 173:29]
    dec.empty_0 <= _T_23 @[TensorUtil.scala 173:29]
    node _T_24 = bits(_T_14, 79, 64) @[TensorUtil.scala 173:29]
    dec.ysize <= _T_24 @[TensorUtil.scala 173:29]
    node _T_25 = bits(_T_14, 95, 80) @[TensorUtil.scala 173:29]
    dec.xsize <= _T_25 @[TensorUtil.scala 173:29]
    node _T_26 = bits(_T_14, 111, 96) @[TensorUtil.scala 173:29]
    dec.xstride <= _T_26 @[TensorUtil.scala 173:29]
    node _T_27 = bits(_T_14, 115, 112) @[TensorUtil.scala 173:29]
    dec.ypad_0 <= _T_27 @[TensorUtil.scala 173:29]
    node _T_28 = bits(_T_14, 119, 116) @[TensorUtil.scala 173:29]
    dec.ypad_1 <= _T_28 @[TensorUtil.scala 173:29]
    node _T_29 = bits(_T_14, 123, 120) @[TensorUtil.scala 173:29]
    dec.xpad_0 <= _T_29 @[TensorUtil.scala 173:29]
    node _T_30 = bits(_T_14, 127, 124) @[TensorUtil.scala 173:29]
    dec.xpad_1 <= _T_30 @[TensorUtil.scala 173:29]
    reg xmax : UInt<16>, clock @[TensorUtil.scala 175:17]
    reg ymax : UInt<4>, clock @[TensorUtil.scala 176:17]
    reg xcnt : UInt<16>, clock @[TensorUtil.scala 177:17]
    reg ycnt : UInt<4>, clock @[TensorUtil.scala 178:17]
    node _T_35 = shl(dec.xpad_0, 1) @[TensorUtil.scala 184:19]
    node _T_37 = sub(_T_35, UInt<1>("h01")) @[TensorUtil.scala 184:44]
    node _T_38 = asUInt(_T_37) @[TensorUtil.scala 184:44]
    node xval = tail(_T_38, 1) @[TensorUtil.scala 184:44]
    reg state : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorUtil.scala 197:22]
    node _T_40 = eq(UInt<1>("h00"), state) @[Conditional.scala 37:30]
    when _T_40 : @[Conditional.scala 40:58]
      when io.start : @[TensorUtil.scala 201:22]
        state <= UInt<1>("h01") @[TensorUtil.scala 202:15]
        skip @[TensorUtil.scala 201:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_41 = eq(UInt<1>("h01"), state) @[Conditional.scala 37:30]
      when _T_41 : @[Conditional.scala 39:67]
        node _T_42 = eq(ycnt, ymax) @[TensorUtil.scala 206:17]
        node _T_43 = eq(xcnt, xmax) @[TensorUtil.scala 206:34]
        node _T_44 = and(_T_42, _T_43) @[TensorUtil.scala 206:26]
        when _T_44 : @[TensorUtil.scala 206:44]
          state <= UInt<1>("h00") @[TensorUtil.scala 207:15]
          skip @[TensorUtil.scala 206:44]
        skip @[Conditional.scala 39:67]
    node _T_45 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 212:14]
    when _T_45 : @[TensorUtil.scala 212:25]
      xmax <= xval @[TensorUtil.scala 213:10]
      ymax <= UInt<1>("h00") @[TensorUtil.scala 214:10]
      skip @[TensorUtil.scala 212:25]
    node _T_46 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 217:14]
    node _T_47 = eq(xcnt, xmax) @[TensorUtil.scala 217:32]
    node _T_48 = or(_T_46, _T_47) @[TensorUtil.scala 217:24]
    when _T_48 : @[TensorUtil.scala 217:42]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 218:10]
      skip @[TensorUtil.scala 217:42]
    else : @[TensorUtil.scala 219:33]
      node _T_50 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 219:20]
      when _T_50 : @[TensorUtil.scala 219:33]
        node _T_52 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 220:18]
        node _T_53 = tail(_T_52, 1) @[TensorUtil.scala 220:18]
        xcnt <= _T_53 @[TensorUtil.scala 220:10]
        skip @[TensorUtil.scala 219:33]
    node _T_54 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 223:14]
    node _T_56 = eq(ymax, UInt<1>("h00")) @[TensorUtil.scala 223:32]
    node _T_57 = or(_T_54, _T_56) @[TensorUtil.scala 223:24]
    when _T_57 : @[TensorUtil.scala 223:41]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 224:10]
      skip @[TensorUtil.scala 223:41]
    else : @[TensorUtil.scala 225:50]
      node _T_59 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 225:20]
      node _T_60 = eq(xcnt, xmax) @[TensorUtil.scala 225:40]
      node _T_61 = and(_T_59, _T_60) @[TensorUtil.scala 225:32]
      when _T_61 : @[TensorUtil.scala 225:50]
        node _T_63 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 226:18]
        node _T_64 = tail(_T_63, 1) @[TensorUtil.scala 226:18]
        ycnt <= _T_64 @[TensorUtil.scala 226:10]
        skip @[TensorUtil.scala 225:50]
    node _T_65 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 229:20]
    node _T_66 = eq(ycnt, ymax) @[TensorUtil.scala 229:39]
    node _T_67 = and(_T_65, _T_66) @[TensorUtil.scala 229:32]
    node _T_68 = eq(xcnt, xmax) @[TensorUtil.scala 229:55]
    node _T_69 = and(_T_67, _T_68) @[TensorUtil.scala 229:48]
    io.done <= _T_69 @[TensorUtil.scala 229:11]
    
  module TensorPadCtrl_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 173:29]
    wire _T_14 : UInt<128>
    _T_14 <= io.inst
    node _T_15 = bits(_T_14, 2, 0) @[TensorUtil.scala 173:29]
    dec.op <= _T_15 @[TensorUtil.scala 173:29]
    node _T_16 = bits(_T_14, 3, 3) @[TensorUtil.scala 173:29]
    dec.pop_prev <= _T_16 @[TensorUtil.scala 173:29]
    node _T_17 = bits(_T_14, 4, 4) @[TensorUtil.scala 173:29]
    dec.pop_next <= _T_17 @[TensorUtil.scala 173:29]
    node _T_18 = bits(_T_14, 5, 5) @[TensorUtil.scala 173:29]
    dec.push_prev <= _T_18 @[TensorUtil.scala 173:29]
    node _T_19 = bits(_T_14, 6, 6) @[TensorUtil.scala 173:29]
    dec.push_next <= _T_19 @[TensorUtil.scala 173:29]
    node _T_20 = bits(_T_14, 8, 7) @[TensorUtil.scala 173:29]
    dec.id <= _T_20 @[TensorUtil.scala 173:29]
    node _T_21 = bits(_T_14, 24, 9) @[TensorUtil.scala 173:29]
    dec.sram_offset <= _T_21 @[TensorUtil.scala 173:29]
    node _T_22 = bits(_T_14, 56, 25) @[TensorUtil.scala 173:29]
    dec.dram_offset <= _T_22 @[TensorUtil.scala 173:29]
    node _T_23 = bits(_T_14, 63, 57) @[TensorUtil.scala 173:29]
    dec.empty_0 <= _T_23 @[TensorUtil.scala 173:29]
    node _T_24 = bits(_T_14, 79, 64) @[TensorUtil.scala 173:29]
    dec.ysize <= _T_24 @[TensorUtil.scala 173:29]
    node _T_25 = bits(_T_14, 95, 80) @[TensorUtil.scala 173:29]
    dec.xsize <= _T_25 @[TensorUtil.scala 173:29]
    node _T_26 = bits(_T_14, 111, 96) @[TensorUtil.scala 173:29]
    dec.xstride <= _T_26 @[TensorUtil.scala 173:29]
    node _T_27 = bits(_T_14, 115, 112) @[TensorUtil.scala 173:29]
    dec.ypad_0 <= _T_27 @[TensorUtil.scala 173:29]
    node _T_28 = bits(_T_14, 119, 116) @[TensorUtil.scala 173:29]
    dec.ypad_1 <= _T_28 @[TensorUtil.scala 173:29]
    node _T_29 = bits(_T_14, 123, 120) @[TensorUtil.scala 173:29]
    dec.xpad_0 <= _T_29 @[TensorUtil.scala 173:29]
    node _T_30 = bits(_T_14, 127, 124) @[TensorUtil.scala 173:29]
    dec.xpad_1 <= _T_30 @[TensorUtil.scala 173:29]
    reg xmax : UInt<16>, clock @[TensorUtil.scala 175:17]
    reg ymax : UInt<4>, clock @[TensorUtil.scala 176:17]
    reg xcnt : UInt<16>, clock @[TensorUtil.scala 177:17]
    reg ycnt : UInt<4>, clock @[TensorUtil.scala 178:17]
    node _T_35 = shl(dec.xpad_1, 1) @[TensorUtil.scala 186:19]
    node _T_37 = sub(_T_35, UInt<1>("h01")) @[TensorUtil.scala 186:44]
    node _T_38 = asUInt(_T_37) @[TensorUtil.scala 186:44]
    node xval = tail(_T_38, 1) @[TensorUtil.scala 186:44]
    reg state : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorUtil.scala 197:22]
    node _T_40 = eq(UInt<1>("h00"), state) @[Conditional.scala 37:30]
    when _T_40 : @[Conditional.scala 40:58]
      when io.start : @[TensorUtil.scala 201:22]
        state <= UInt<1>("h01") @[TensorUtil.scala 202:15]
        skip @[TensorUtil.scala 201:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_41 = eq(UInt<1>("h01"), state) @[Conditional.scala 37:30]
      when _T_41 : @[Conditional.scala 39:67]
        node _T_42 = eq(ycnt, ymax) @[TensorUtil.scala 206:17]
        node _T_43 = eq(xcnt, xmax) @[TensorUtil.scala 206:34]
        node _T_44 = and(_T_42, _T_43) @[TensorUtil.scala 206:26]
        when _T_44 : @[TensorUtil.scala 206:44]
          state <= UInt<1>("h00") @[TensorUtil.scala 207:15]
          skip @[TensorUtil.scala 206:44]
        skip @[Conditional.scala 39:67]
    node _T_45 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 212:14]
    when _T_45 : @[TensorUtil.scala 212:25]
      xmax <= xval @[TensorUtil.scala 213:10]
      ymax <= UInt<1>("h00") @[TensorUtil.scala 214:10]
      skip @[TensorUtil.scala 212:25]
    node _T_46 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 217:14]
    node _T_47 = eq(xcnt, xmax) @[TensorUtil.scala 217:32]
    node _T_48 = or(_T_46, _T_47) @[TensorUtil.scala 217:24]
    when _T_48 : @[TensorUtil.scala 217:42]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 218:10]
      skip @[TensorUtil.scala 217:42]
    else : @[TensorUtil.scala 219:33]
      node _T_50 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 219:20]
      when _T_50 : @[TensorUtil.scala 219:33]
        node _T_52 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 220:18]
        node _T_53 = tail(_T_52, 1) @[TensorUtil.scala 220:18]
        xcnt <= _T_53 @[TensorUtil.scala 220:10]
        skip @[TensorUtil.scala 219:33]
    node _T_54 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 223:14]
    node _T_56 = eq(ymax, UInt<1>("h00")) @[TensorUtil.scala 223:32]
    node _T_57 = or(_T_54, _T_56) @[TensorUtil.scala 223:24]
    when _T_57 : @[TensorUtil.scala 223:41]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 224:10]
      skip @[TensorUtil.scala 223:41]
    else : @[TensorUtil.scala 225:50]
      node _T_59 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 225:20]
      node _T_60 = eq(xcnt, xmax) @[TensorUtil.scala 225:40]
      node _T_61 = and(_T_59, _T_60) @[TensorUtil.scala 225:32]
      when _T_61 : @[TensorUtil.scala 225:50]
        node _T_63 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 226:18]
        node _T_64 = tail(_T_63, 1) @[TensorUtil.scala 226:18]
        ycnt <= _T_64 @[TensorUtil.scala 226:10]
        skip @[TensorUtil.scala 225:50]
    node _T_65 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 229:20]
    node _T_66 = eq(ycnt, ymax) @[TensorUtil.scala 229:39]
    node _T_67 = and(_T_65, _T_66) @[TensorUtil.scala 229:32]
    node _T_68 = eq(xcnt, xmax) @[TensorUtil.scala 229:55]
    node _T_69 = and(_T_67, _T_68) @[TensorUtil.scala 229:48]
    io.done <= _T_69 @[TensorUtil.scala 229:11]
    
  module TensorLoad : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>, flip baddr : UInt<32>, vme_rd : {cmd : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}, flip data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}, tensor : {rd : {flip idx : {valid : UInt<1>, bits : UInt<11>}, data : {valid : UInt<1>, bits : UInt<8>[16][1]}}, flip wr : {valid : UInt<1>, bits : {idx : UInt<11>, data : UInt<8>[16][1]}}}}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorLoad.scala 51:29]
    wire _T_592 : UInt<128>
    _T_592 <= io.inst
    node _T_593 = bits(_T_592, 2, 0) @[TensorLoad.scala 51:29]
    dec.op <= _T_593 @[TensorLoad.scala 51:29]
    node _T_594 = bits(_T_592, 3, 3) @[TensorLoad.scala 51:29]
    dec.pop_prev <= _T_594 @[TensorLoad.scala 51:29]
    node _T_595 = bits(_T_592, 4, 4) @[TensorLoad.scala 51:29]
    dec.pop_next <= _T_595 @[TensorLoad.scala 51:29]
    node _T_596 = bits(_T_592, 5, 5) @[TensorLoad.scala 51:29]
    dec.push_prev <= _T_596 @[TensorLoad.scala 51:29]
    node _T_597 = bits(_T_592, 6, 6) @[TensorLoad.scala 51:29]
    dec.push_next <= _T_597 @[TensorLoad.scala 51:29]
    node _T_598 = bits(_T_592, 8, 7) @[TensorLoad.scala 51:29]
    dec.id <= _T_598 @[TensorLoad.scala 51:29]
    node _T_599 = bits(_T_592, 24, 9) @[TensorLoad.scala 51:29]
    dec.sram_offset <= _T_599 @[TensorLoad.scala 51:29]
    node _T_600 = bits(_T_592, 56, 25) @[TensorLoad.scala 51:29]
    dec.dram_offset <= _T_600 @[TensorLoad.scala 51:29]
    node _T_601 = bits(_T_592, 63, 57) @[TensorLoad.scala 51:29]
    dec.empty_0 <= _T_601 @[TensorLoad.scala 51:29]
    node _T_602 = bits(_T_592, 79, 64) @[TensorLoad.scala 51:29]
    dec.ysize <= _T_602 @[TensorLoad.scala 51:29]
    node _T_603 = bits(_T_592, 95, 80) @[TensorLoad.scala 51:29]
    dec.xsize <= _T_603 @[TensorLoad.scala 51:29]
    node _T_604 = bits(_T_592, 111, 96) @[TensorLoad.scala 51:29]
    dec.xstride <= _T_604 @[TensorLoad.scala 51:29]
    node _T_605 = bits(_T_592, 115, 112) @[TensorLoad.scala 51:29]
    dec.ypad_0 <= _T_605 @[TensorLoad.scala 51:29]
    node _T_606 = bits(_T_592, 119, 116) @[TensorLoad.scala 51:29]
    dec.ypad_1 <= _T_606 @[TensorLoad.scala 51:29]
    node _T_607 = bits(_T_592, 123, 120) @[TensorLoad.scala 51:29]
    dec.xpad_0 <= _T_607 @[TensorLoad.scala 51:29]
    node _T_608 = bits(_T_592, 127, 124) @[TensorLoad.scala 51:29]
    dec.xpad_1 <= _T_608 @[TensorLoad.scala 51:29]
    inst dataCtrl of TensorDataCtrl @[TensorLoad.scala 52:24]
    dataCtrl.clock <= clock
    dataCtrl.reset <= reset
    reg dataCtrlDone : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorLoad.scala 54:29]
    inst yPadCtrl0 of TensorPadCtrl @[TensorLoad.scala 55:25]
    yPadCtrl0.clock <= clock
    yPadCtrl0.reset <= reset
    inst yPadCtrl1 of TensorPadCtrl_1 @[TensorLoad.scala 56:25]
    yPadCtrl1.clock <= clock
    yPadCtrl1.reset <= reset
    inst xPadCtrl0 of TensorPadCtrl_2 @[TensorLoad.scala 57:25]
    xPadCtrl0.clock <= clock
    xPadCtrl0.reset <= reset
    inst xPadCtrl1 of TensorPadCtrl_3 @[TensorLoad.scala 58:25]
    xPadCtrl1.clock <= clock
    xPadCtrl1.reset <= reset
    reg tag : UInt<1>, clock @[TensorLoad.scala 60:16]
    reg set : UInt<0>, clock @[TensorLoad.scala 61:16]
    reg state : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[TensorLoad.scala 65:22]
    node _T_614 = eq(UInt<3>("h00"), state) @[Conditional.scala 37:30]
    when _T_614 : @[Conditional.scala 40:58]
      when io.start : @[TensorLoad.scala 70:22]
        node _T_616 = neq(dec.ypad_0, UInt<1>("h00")) @[TensorLoad.scala 71:25]
        when _T_616 : @[TensorLoad.scala 71:34]
          state <= UInt<3>("h01") @[TensorLoad.scala 72:17]
          skip @[TensorLoad.scala 71:34]
        else : @[TensorLoad.scala 73:40]
          node _T_618 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 73:31]
          when _T_618 : @[TensorLoad.scala 73:40]
            state <= UInt<3>("h02") @[TensorLoad.scala 74:17]
            skip @[TensorLoad.scala 73:40]
          else : @[TensorLoad.scala 75:21]
            state <= UInt<3>("h03") @[TensorLoad.scala 76:17]
            skip @[TensorLoad.scala 75:21]
        skip @[TensorLoad.scala 70:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_619 = eq(UInt<3>("h01"), state) @[Conditional.scala 37:30]
      when _T_619 : @[Conditional.scala 39:67]
        when yPadCtrl0.io.done : @[TensorLoad.scala 81:31]
          node _T_621 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 82:25]
          when _T_621 : @[TensorLoad.scala 82:34]
            state <= UInt<3>("h02") @[TensorLoad.scala 83:17]
            skip @[TensorLoad.scala 82:34]
          else : @[TensorLoad.scala 84:21]
            state <= UInt<3>("h03") @[TensorLoad.scala 85:17]
            skip @[TensorLoad.scala 84:21]
          skip @[TensorLoad.scala 81:31]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_622 = eq(UInt<3>("h02"), state) @[Conditional.scala 37:30]
        when _T_622 : @[Conditional.scala 39:67]
          when xPadCtrl0.io.done : @[TensorLoad.scala 90:31]
            state <= UInt<3>("h03") @[TensorLoad.scala 91:15]
            skip @[TensorLoad.scala 90:31]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_623 = eq(UInt<3>("h03"), state) @[Conditional.scala 37:30]
          when _T_623 : @[Conditional.scala 39:67]
            when io.vme_rd.cmd.ready : @[TensorLoad.scala 95:33]
              state <= UInt<3>("h04") @[TensorLoad.scala 96:15]
              skip @[TensorLoad.scala 95:33]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_624 = eq(UInt<3>("h04"), state) @[Conditional.scala 37:30]
            when _T_624 : @[Conditional.scala 39:67]
              when io.vme_rd.data.valid : @[TensorLoad.scala 100:34]
                when dataCtrl.io.done : @[TensorLoad.scala 101:32]
                  node _T_626 = neq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 102:27]
                  when _T_626 : @[TensorLoad.scala 102:36]
                    state <= UInt<3>("h05") @[TensorLoad.scala 103:19]
                    skip @[TensorLoad.scala 102:36]
                  else : @[TensorLoad.scala 104:42]
                    node _T_628 = neq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 104:33]
                    when _T_628 : @[TensorLoad.scala 104:42]
                      state <= UInt<3>("h06") @[TensorLoad.scala 105:19]
                      skip @[TensorLoad.scala 104:42]
                    else : @[TensorLoad.scala 106:23]
                      state <= UInt<3>("h00") @[TensorLoad.scala 107:19]
                      skip @[TensorLoad.scala 106:23]
                  skip @[TensorLoad.scala 101:32]
                else : @[TensorLoad.scala 109:40]
                  when dataCtrl.io.stride : @[TensorLoad.scala 109:40]
                    node _T_630 = neq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 110:27]
                    when _T_630 : @[TensorLoad.scala 110:36]
                      state <= UInt<3>("h05") @[TensorLoad.scala 111:19]
                      skip @[TensorLoad.scala 110:36]
                    else : @[TensorLoad.scala 112:42]
                      node _T_632 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 112:33]
                      when _T_632 : @[TensorLoad.scala 112:42]
                        state <= UInt<3>("h02") @[TensorLoad.scala 113:19]
                        skip @[TensorLoad.scala 112:42]
                      else : @[TensorLoad.scala 114:23]
                        state <= UInt<3>("h03") @[TensorLoad.scala 115:19]
                        skip @[TensorLoad.scala 114:23]
                    skip @[TensorLoad.scala 109:40]
                  else : @[TensorLoad.scala 117:39]
                    when dataCtrl.io.split : @[TensorLoad.scala 117:39]
                      state <= UInt<3>("h03") @[TensorLoad.scala 118:17]
                      skip @[TensorLoad.scala 117:39]
                skip @[TensorLoad.scala 100:34]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_633 = eq(UInt<3>("h05"), state) @[Conditional.scala 37:30]
              when _T_633 : @[Conditional.scala 39:67]
                when xPadCtrl1.io.done : @[TensorLoad.scala 123:31]
                  when dataCtrlDone : @[TensorLoad.scala 124:28]
                    node _T_635 = neq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 125:27]
                    when _T_635 : @[TensorLoad.scala 125:36]
                      state <= UInt<3>("h06") @[TensorLoad.scala 126:19]
                      skip @[TensorLoad.scala 125:36]
                    else : @[TensorLoad.scala 127:23]
                      state <= UInt<3>("h00") @[TensorLoad.scala 128:19]
                      skip @[TensorLoad.scala 127:23]
                    skip @[TensorLoad.scala 124:28]
                  else : @[TensorLoad.scala 130:21]
                    node _T_637 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 131:27]
                    when _T_637 : @[TensorLoad.scala 131:36]
                      state <= UInt<3>("h02") @[TensorLoad.scala 132:19]
                      skip @[TensorLoad.scala 131:36]
                    else : @[TensorLoad.scala 133:23]
                      state <= UInt<3>("h03") @[TensorLoad.scala 134:19]
                      skip @[TensorLoad.scala 133:23]
                    skip @[TensorLoad.scala 130:21]
                  skip @[TensorLoad.scala 123:31]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_638 = eq(UInt<3>("h06"), state) @[Conditional.scala 37:30]
                when _T_638 : @[Conditional.scala 39:67]
                  node _T_639 = and(yPadCtrl1.io.done, dataCtrlDone) @[TensorLoad.scala 140:30]
                  when _T_639 : @[TensorLoad.scala 140:47]
                    state <= UInt<3>("h00") @[TensorLoad.scala 141:15]
                    skip @[TensorLoad.scala 140:47]
                  skip @[Conditional.scala 39:67]
    node _T_640 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 147:30]
    node _T_641 = and(_T_640, io.start) @[TensorLoad.scala 147:40]
    dataCtrl.io.start <= _T_641 @[TensorLoad.scala 147:21]
    dataCtrl.io.inst <= io.inst @[TensorLoad.scala 148:20]
    dataCtrl.io.baddr <= io.baddr @[TensorLoad.scala 149:21]
    node _T_642 = and(io.vme_rd.cmd.ready, io.vme_rd.cmd.valid) @[Decoupled.scala 37:37]
    dataCtrl.io.xinit <= _T_642 @[TensorLoad.scala 150:21]
    node _T_643 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    dataCtrl.io.xupdate <= _T_643 @[TensorLoad.scala 151:23]
    node _T_644 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    dataCtrl.io.yupdate <= _T_644 @[TensorLoad.scala 152:23]
    node _T_645 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 154:14]
    when _T_645 : @[TensorLoad.scala 154:25]
      dataCtrlDone <= UInt<1>("h00") @[TensorLoad.scala 155:18]
      skip @[TensorLoad.scala 154:25]
    else : @[TensorLoad.scala 156:57]
      node _T_647 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
      node _T_648 = and(_T_647, dataCtrl.io.done) @[TensorLoad.scala 156:36]
      when _T_648 : @[TensorLoad.scala 156:57]
        dataCtrlDone <= UInt<1>("h01") @[TensorLoad.scala 157:18]
        skip @[TensorLoad.scala 156:57]
    node _T_651 = neq(dec.ypad_0, UInt<1>("h00")) @[TensorLoad.scala 161:36]
    node _T_652 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 161:52]
    node _T_653 = and(_T_651, _T_652) @[TensorLoad.scala 161:44]
    node _T_654 = and(_T_653, io.start) @[TensorLoad.scala 161:62]
    yPadCtrl0.io.start <= _T_654 @[TensorLoad.scala 161:22]
    node _T_656 = neq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 163:36]
    node _T_657 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_658 = and(_T_657, dataCtrl.io.done) @[TensorLoad.scala 164:29]
    node _T_660 = eq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 164:61]
    node _T_661 = and(_T_658, _T_660) @[TensorLoad.scala 164:48]
    node _T_662 = eq(state, UInt<3>("h05")) @[TensorLoad.scala 165:14]
    node _T_663 = and(_T_662, xPadCtrl1.io.done) @[TensorLoad.scala 165:25]
    node _T_664 = and(_T_663, dataCtrlDone) @[TensorLoad.scala 165:45]
    node _T_665 = or(_T_661, _T_664) @[TensorLoad.scala 164:70]
    node _T_666 = and(_T_656, _T_665) @[TensorLoad.scala 163:44]
    yPadCtrl1.io.start <= _T_666 @[TensorLoad.scala 163:22]
    node _T_668 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 167:36]
    node _T_669 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 168:13]
    node _T_670 = and(_T_669, io.start) @[TensorLoad.scala 168:23]
    node _T_671 = eq(state, UInt<3>("h01")) @[TensorLoad.scala 169:14]
    node _T_672 = and(_T_671, yPadCtrl0.io.done) @[TensorLoad.scala 169:25]
    node _T_673 = or(_T_670, _T_672) @[TensorLoad.scala 168:35]
    node _T_674 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_675 = not(dataCtrlDone) @[TensorLoad.scala 170:32]
    node _T_676 = and(_T_674, _T_675) @[TensorLoad.scala 170:30]
    node _T_677 = and(_T_676, dataCtrl.io.stride) @[TensorLoad.scala 170:46]
    node _T_679 = eq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 170:80]
    node _T_680 = and(_T_677, _T_679) @[TensorLoad.scala 170:67]
    node _T_681 = or(_T_673, _T_680) @[TensorLoad.scala 169:46]
    node _T_682 = eq(state, UInt<3>("h05")) @[TensorLoad.scala 171:14]
    node _T_683 = and(_T_682, xPadCtrl1.io.done) @[TensorLoad.scala 171:25]
    node _T_684 = not(dataCtrlDone) @[TensorLoad.scala 171:47]
    node _T_685 = and(_T_683, _T_684) @[TensorLoad.scala 171:45]
    node _T_686 = or(_T_681, _T_685) @[TensorLoad.scala 170:89]
    node _T_687 = and(_T_668, _T_686) @[TensorLoad.scala 167:44]
    xPadCtrl0.io.start <= _T_687 @[TensorLoad.scala 167:22]
    node _T_689 = neq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 173:36]
    node _T_690 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_691 = and(_T_689, _T_690) @[TensorLoad.scala 173:44]
    node _T_692 = not(dataCtrl.io.done) @[TensorLoad.scala 174:28]
    node _T_693 = and(_T_692, dataCtrl.io.stride) @[TensorLoad.scala 174:46]
    node _T_695 = neq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 174:80]
    node _T_696 = and(_T_693, _T_695) @[TensorLoad.scala 174:67]
    node _T_697 = or(dataCtrl.io.done, _T_696) @[TensorLoad.scala 174:25]
    node _T_698 = and(_T_691, _T_697) @[TensorLoad.scala 173:68]
    xPadCtrl1.io.start <= _T_698 @[TensorLoad.scala 173:22]
    yPadCtrl0.io.inst <= io.inst @[TensorLoad.scala 176:21]
    yPadCtrl1.io.inst <= io.inst @[TensorLoad.scala 177:21]
    xPadCtrl0.io.inst <= io.inst @[TensorLoad.scala 178:21]
    xPadCtrl1.io.inst <= io.inst @[TensorLoad.scala 179:21]
    node _T_699 = eq(state, UInt<3>("h03")) @[TensorLoad.scala 182:32]
    io.vme_rd.cmd.valid <= _T_699 @[TensorLoad.scala 182:23]
    io.vme_rd.cmd.bits.addr <= dataCtrl.io.addr @[TensorLoad.scala 183:27]
    io.vme_rd.cmd.bits.len <= dataCtrl.io.len @[TensorLoad.scala 184:26]
    node _T_700 = eq(state, UInt<3>("h04")) @[TensorLoad.scala 186:33]
    io.vme_rd.data.ready <= _T_700 @[TensorLoad.scala 186:24]
    node _T_701 = eq(state, UInt<3>("h01")) @[TensorLoad.scala 189:25]
    node _T_702 = eq(state, UInt<3>("h02")) @[TensorLoad.scala 190:11]
    node _T_703 = or(_T_701, _T_702) @[TensorLoad.scala 189:36]
    node _T_704 = eq(state, UInt<3>("h05")) @[TensorLoad.scala 191:11]
    node _T_705 = or(_T_703, _T_704) @[TensorLoad.scala 190:22]
    node _T_706 = eq(state, UInt<3>("h06")) @[TensorLoad.scala 192:11]
    node isZeroPad = or(_T_705, _T_706) @[TensorLoad.scala 191:22]
    node _T_707 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 194:14]
    node _T_708 = eq(state, UInt<3>("h03")) @[TensorLoad.scala 194:33]
    node _T_709 = or(_T_707, _T_708) @[TensorLoad.scala 194:24]
    node _T_711 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 194:53]
    node _T_712 = or(_T_709, _T_711) @[TensorLoad.scala 194:46]
    when _T_712 : @[TensorLoad.scala 194:81]
      tag <= UInt<1>("h00") @[TensorLoad.scala 195:9]
      skip @[TensorLoad.scala 194:81]
    else : @[TensorLoad.scala 196:50]
      node _T_714 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
      node _T_715 = or(_T_714, isZeroPad) @[TensorLoad.scala 196:36]
      when _T_715 : @[TensorLoad.scala 196:50]
        node _T_717 = add(tag, UInt<1>("h01")) @[TensorLoad.scala 197:16]
        node _T_718 = tail(_T_717, 1) @[TensorLoad.scala 197:16]
        tag <= _T_718 @[TensorLoad.scala 197:9]
        skip @[TensorLoad.scala 196:50]
    node _T_719 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 200:14]
    node _T_720 = or(_T_719, dataCtrlDone) @[TensorLoad.scala 200:24]
    node _T_722 = eq(set, UInt<1>("h00")) @[TensorLoad.scala 200:48]
    node _T_724 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 200:83]
    node _T_725 = and(_T_722, _T_724) @[TensorLoad.scala 200:76]
    node _T_726 = or(_T_720, _T_725) @[TensorLoad.scala 200:40]
    when _T_726 : @[TensorLoad.scala 200:112]
      set <= UInt<1>("h00") @[TensorLoad.scala 201:9]
      skip @[TensorLoad.scala 200:112]
    else : @[TensorLoad.scala 202:86]
      node _T_728 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
      node _T_729 = or(_T_728, isZeroPad) @[TensorLoad.scala 202:37]
      node _T_731 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 202:58]
      node _T_732 = and(_T_729, _T_731) @[TensorLoad.scala 202:51]
      when _T_732 : @[TensorLoad.scala 202:86]
        node _T_734 = add(set, UInt<1>("h01")) @[TensorLoad.scala 203:16]
        node _T_735 = tail(_T_734, 1) @[TensorLoad.scala 203:16]
        set <= _T_735 @[TensorLoad.scala 203:9]
        skip @[TensorLoad.scala 202:86]
    reg waddr_cur : UInt<11>, clock @[TensorLoad.scala 206:22]
    reg waddr_nxt : UInt<11>, clock @[TensorLoad.scala 207:22]
    node _T_738 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 208:14]
    when _T_738 : @[TensorLoad.scala 208:25]
      waddr_cur <= dec.sram_offset @[TensorLoad.scala 209:15]
      waddr_nxt <= dec.sram_offset @[TensorLoad.scala 210:15]
      skip @[TensorLoad.scala 208:25]
    else : @[TensorLoad.scala 214:3]
      node _T_739 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
      node _T_740 = or(_T_739, isZeroPad) @[TensorLoad.scala 211:37]
      node _T_742 = eq(set, UInt<1>("h00")) @[TensorLoad.scala 212:12]
      node _T_743 = and(_T_740, _T_742) @[TensorLoad.scala 212:5]
      node _T_745 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 213:12]
      node _T_746 = and(_T_743, _T_745) @[TensorLoad.scala 213:5]
      when _T_746 : @[TensorLoad.scala 214:3]
        node _T_748 = add(waddr_cur, UInt<1>("h01")) @[TensorLoad.scala 215:28]
        node _T_749 = tail(_T_748, 1) @[TensorLoad.scala 215:28]
        waddr_cur <= _T_749 @[TensorLoad.scala 215:15]
        skip @[TensorLoad.scala 214:3]
      else : @[TensorLoad.scala 216:59]
        node _T_750 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
        node _T_751 = and(dataCtrl.io.stride, _T_750) @[TensorLoad.scala 216:33]
        when _T_751 : @[TensorLoad.scala 216:59]
          node _T_752 = add(waddr_nxt, dec.xsize) @[TensorLoad.scala 217:28]
          node _T_753 = tail(_T_752, 1) @[TensorLoad.scala 217:28]
          waddr_cur <= _T_753 @[TensorLoad.scala 217:15]
          node _T_754 = add(waddr_nxt, dec.xsize) @[TensorLoad.scala 218:28]
          node _T_755 = tail(_T_754, 1) @[TensorLoad.scala 218:28]
          waddr_nxt <= _T_755 @[TensorLoad.scala 218:15]
          skip @[TensorLoad.scala 216:59]
    smem tensorFile_0 : UInt<64>[2][2048] @[TensorLoad.scala 222:16]
    wire wmask_0 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wdata_0 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire no_mask : UInt<1>[2] @[TensorLoad.scala 228:21]
    no_mask[0] <= UInt<1>("h01") @[TensorLoad.scala 230:7]
    no_mask[1] <= UInt<1>("h01") @[TensorLoad.scala 230:7]
    node _T_788 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_0[0] <= _T_788 @[TensorLoad.scala 235:19]
    node _T_790 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_0[0] <= _T_790 @[TensorLoad.scala 236:19]
    node _T_792 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_0[1] <= _T_792 @[TensorLoad.scala 235:19]
    node _T_794 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_0[1] <= _T_794 @[TensorLoad.scala 236:19]
    node _T_795 = cat(io.tensor.wr.bits.data[0][1], io.tensor.wr.bits.data[0][0]) @[TensorLoad.scala 238:43]
    node _T_796 = cat(io.tensor.wr.bits.data[0][3], io.tensor.wr.bits.data[0][2]) @[TensorLoad.scala 238:43]
    node _T_797 = cat(_T_796, _T_795) @[TensorLoad.scala 238:43]
    node _T_798 = cat(io.tensor.wr.bits.data[0][5], io.tensor.wr.bits.data[0][4]) @[TensorLoad.scala 238:43]
    node _T_799 = cat(io.tensor.wr.bits.data[0][7], io.tensor.wr.bits.data[0][6]) @[TensorLoad.scala 238:43]
    node _T_800 = cat(_T_799, _T_798) @[TensorLoad.scala 238:43]
    node _T_801 = cat(_T_800, _T_797) @[TensorLoad.scala 238:43]
    node _T_802 = cat(io.tensor.wr.bits.data[0][9], io.tensor.wr.bits.data[0][8]) @[TensorLoad.scala 238:43]
    node _T_803 = cat(io.tensor.wr.bits.data[0][11], io.tensor.wr.bits.data[0][10]) @[TensorLoad.scala 238:43]
    node _T_804 = cat(_T_803, _T_802) @[TensorLoad.scala 238:43]
    node _T_805 = cat(io.tensor.wr.bits.data[0][13], io.tensor.wr.bits.data[0][12]) @[TensorLoad.scala 238:43]
    node _T_806 = cat(io.tensor.wr.bits.data[0][15], io.tensor.wr.bits.data[0][14]) @[TensorLoad.scala 238:43]
    node _T_807 = cat(_T_806, _T_805) @[TensorLoad.scala 238:43]
    node _T_808 = cat(_T_807, _T_804) @[TensorLoad.scala 238:43]
    node _T_809 = cat(_T_808, _T_801) @[TensorLoad.scala 238:43]
    wire _T_818 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_830 : UInt<128>
    _T_830 <= _T_809
    node _T_831 = bits(_T_830, 63, 0) @[TensorLoad.scala 238:58]
    _T_818[0] <= _T_831 @[TensorLoad.scala 238:58]
    node _T_832 = bits(_T_830, 127, 64) @[TensorLoad.scala 238:58]
    _T_818[1] <= _T_832 @[TensorLoad.scala 238:58]
    node _T_833 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_834 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_835 = or(_T_834, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_837 = eq(set, UInt<1>("h00")) @[TensorLoad.scala 242:51]
    node _T_838 = and(_T_835, _T_837) @[TensorLoad.scala 242:45]
    node _T_839 = mux(_T_833, io.tensor.wr.valid, _T_838) @[TensorLoad.scala 240:10]
    node _T_840 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_841 = mux(_T_840, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_842 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_843 = mux(_T_842, _T_818, wdata_0) @[TensorLoad.scala 244:23]
    node _T_857 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_858 = mux(_T_857, no_mask, wmask_0) @[TensorLoad.scala 245:23]
    when _T_839 : @[TensorLoad.scala 246:18]
      write mport _T_866 = tensorFile_0[_T_841], clock
      when _T_858[0] :
        _T_866[0] <= _T_843[0]
        skip
      when _T_858[1] :
        _T_866[1] <= _T_843[1]
        skip
      skip @[TensorLoad.scala 246:18]
    reg rvalid : UInt<1>, clock @[TensorLoad.scala 252:23]
    rvalid <= io.tensor.rd.idx.valid @[TensorLoad.scala 252:23]
    io.tensor.rd.data.valid <= rvalid @[TensorLoad.scala 253:27]
    wire _T_876 : UInt @[TensorLoad.scala 256:26]
    _T_876 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_876 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_878 = or(_T_876, UInt<11>("h00")) @[TensorLoad.scala 256:26]
      node _T_879 = bits(_T_878, 10, 0) @[TensorLoad.scala 256:26]
      read mport rdata_0 = tensorFile_0[_T_879], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    node _T_887 = cat(rdata_0[1], rdata_0[0]) @[TensorLoad.scala 259:38]
    wire _T_941 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_1012 : UInt<128>
    _T_1012 <= _T_887
    node _T_1013 = bits(_T_1012, 7, 0) @[TensorLoad.scala 259:53]
    _T_941[0] <= _T_1013 @[TensorLoad.scala 259:53]
    node _T_1014 = bits(_T_1012, 15, 8) @[TensorLoad.scala 259:53]
    _T_941[1] <= _T_1014 @[TensorLoad.scala 259:53]
    node _T_1015 = bits(_T_1012, 23, 16) @[TensorLoad.scala 259:53]
    _T_941[2] <= _T_1015 @[TensorLoad.scala 259:53]
    node _T_1016 = bits(_T_1012, 31, 24) @[TensorLoad.scala 259:53]
    _T_941[3] <= _T_1016 @[TensorLoad.scala 259:53]
    node _T_1017 = bits(_T_1012, 39, 32) @[TensorLoad.scala 259:53]
    _T_941[4] <= _T_1017 @[TensorLoad.scala 259:53]
    node _T_1018 = bits(_T_1012, 47, 40) @[TensorLoad.scala 259:53]
    _T_941[5] <= _T_1018 @[TensorLoad.scala 259:53]
    node _T_1019 = bits(_T_1012, 55, 48) @[TensorLoad.scala 259:53]
    _T_941[6] <= _T_1019 @[TensorLoad.scala 259:53]
    node _T_1020 = bits(_T_1012, 63, 56) @[TensorLoad.scala 259:53]
    _T_941[7] <= _T_1020 @[TensorLoad.scala 259:53]
    node _T_1021 = bits(_T_1012, 71, 64) @[TensorLoad.scala 259:53]
    _T_941[8] <= _T_1021 @[TensorLoad.scala 259:53]
    node _T_1022 = bits(_T_1012, 79, 72) @[TensorLoad.scala 259:53]
    _T_941[9] <= _T_1022 @[TensorLoad.scala 259:53]
    node _T_1023 = bits(_T_1012, 87, 80) @[TensorLoad.scala 259:53]
    _T_941[10] <= _T_1023 @[TensorLoad.scala 259:53]
    node _T_1024 = bits(_T_1012, 95, 88) @[TensorLoad.scala 259:53]
    _T_941[11] <= _T_1024 @[TensorLoad.scala 259:53]
    node _T_1025 = bits(_T_1012, 103, 96) @[TensorLoad.scala 259:53]
    _T_941[12] <= _T_1025 @[TensorLoad.scala 259:53]
    node _T_1026 = bits(_T_1012, 111, 104) @[TensorLoad.scala 259:53]
    _T_941[13] <= _T_1026 @[TensorLoad.scala 259:53]
    node _T_1027 = bits(_T_1012, 119, 112) @[TensorLoad.scala 259:53]
    _T_941[14] <= _T_1027 @[TensorLoad.scala 259:53]
    node _T_1028 = bits(_T_1012, 127, 120) @[TensorLoad.scala 259:53]
    _T_941[15] <= _T_1028 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[0][0] <= _T_941[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][1] <= _T_941[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][2] <= _T_941[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][3] <= _T_941[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][4] <= _T_941[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][5] <= _T_941[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][6] <= _T_941[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][7] <= _T_941[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][8] <= _T_941[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][9] <= _T_941[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][10] <= _T_941[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][11] <= _T_941[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][12] <= _T_941[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][13] <= _T_941[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][14] <= _T_941[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][15] <= _T_941[15] @[TensorLoad.scala 259:33]
    node _T_1029 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_1030 = and(_T_1029, dataCtrl.io.done) @[TensorLoad.scala 263:43]
    node _T_1032 = eq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 263:75]
    node _T_1033 = and(_T_1030, _T_1032) @[TensorLoad.scala 263:62]
    node _T_1035 = eq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 263:96]
    node done_no_pad = and(_T_1033, _T_1035) @[TensorLoad.scala 263:83]
    node _T_1036 = eq(state, UInt<3>("h05")) @[TensorLoad.scala 264:26]
    node _T_1037 = and(_T_1036, xPadCtrl1.io.done) @[TensorLoad.scala 264:37]
    node _T_1038 = and(_T_1037, dataCtrlDone) @[TensorLoad.scala 264:57]
    node _T_1040 = eq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 264:85]
    node done_x_pad = and(_T_1038, _T_1040) @[TensorLoad.scala 264:72]
    node _T_1041 = eq(state, UInt<3>("h06")) @[TensorLoad.scala 265:26]
    node _T_1042 = and(_T_1041, dataCtrlDone) @[TensorLoad.scala 265:37]
    node done_y_pad = and(_T_1042, yPadCtrl1.io.done) @[TensorLoad.scala 265:52]
    node _T_1043 = or(done_no_pad, done_x_pad) @[TensorLoad.scala 266:26]
    node _T_1044 = or(_T_1043, done_y_pad) @[TensorLoad.scala 266:39]
    io.done <= _T_1044 @[TensorLoad.scala 266:11]
    
  module TensorDataCtrl_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>, flip baddr : UInt<32>, flip xinit : UInt<1>, flip xupdate : UInt<1>, flip yupdate : UInt<1>, stride : UInt<1>, split : UInt<1>, commit : UInt<1>, addr : UInt<32>, len : UInt<8>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 251:29]
    wire _T_32 : UInt<128>
    _T_32 <= io.inst
    node _T_33 = bits(_T_32, 2, 0) @[TensorUtil.scala 251:29]
    dec.op <= _T_33 @[TensorUtil.scala 251:29]
    node _T_34 = bits(_T_32, 3, 3) @[TensorUtil.scala 251:29]
    dec.pop_prev <= _T_34 @[TensorUtil.scala 251:29]
    node _T_35 = bits(_T_32, 4, 4) @[TensorUtil.scala 251:29]
    dec.pop_next <= _T_35 @[TensorUtil.scala 251:29]
    node _T_36 = bits(_T_32, 5, 5) @[TensorUtil.scala 251:29]
    dec.push_prev <= _T_36 @[TensorUtil.scala 251:29]
    node _T_37 = bits(_T_32, 6, 6) @[TensorUtil.scala 251:29]
    dec.push_next <= _T_37 @[TensorUtil.scala 251:29]
    node _T_38 = bits(_T_32, 8, 7) @[TensorUtil.scala 251:29]
    dec.id <= _T_38 @[TensorUtil.scala 251:29]
    node _T_39 = bits(_T_32, 24, 9) @[TensorUtil.scala 251:29]
    dec.sram_offset <= _T_39 @[TensorUtil.scala 251:29]
    node _T_40 = bits(_T_32, 56, 25) @[TensorUtil.scala 251:29]
    dec.dram_offset <= _T_40 @[TensorUtil.scala 251:29]
    node _T_41 = bits(_T_32, 63, 57) @[TensorUtil.scala 251:29]
    dec.empty_0 <= _T_41 @[TensorUtil.scala 251:29]
    node _T_42 = bits(_T_32, 79, 64) @[TensorUtil.scala 251:29]
    dec.ysize <= _T_42 @[TensorUtil.scala 251:29]
    node _T_43 = bits(_T_32, 95, 80) @[TensorUtil.scala 251:29]
    dec.xsize <= _T_43 @[TensorUtil.scala 251:29]
    node _T_44 = bits(_T_32, 111, 96) @[TensorUtil.scala 251:29]
    dec.xstride <= _T_44 @[TensorUtil.scala 251:29]
    node _T_45 = bits(_T_32, 115, 112) @[TensorUtil.scala 251:29]
    dec.ypad_0 <= _T_45 @[TensorUtil.scala 251:29]
    node _T_46 = bits(_T_32, 119, 116) @[TensorUtil.scala 251:29]
    dec.ypad_1 <= _T_46 @[TensorUtil.scala 251:29]
    node _T_47 = bits(_T_32, 123, 120) @[TensorUtil.scala 251:29]
    dec.xpad_0 <= _T_47 @[TensorUtil.scala 251:29]
    node _T_48 = bits(_T_32, 127, 124) @[TensorUtil.scala 251:29]
    dec.xpad_1 <= _T_48 @[TensorUtil.scala 251:29]
    reg caddr : UInt<32>, clock @[TensorUtil.scala 253:18]
    reg baddr : UInt<32>, clock @[TensorUtil.scala 254:18]
    reg len : UInt<8>, clock @[TensorUtil.scala 255:16]
    wire _T_87 : UInt<1>[32] @[TensorUtil.scala 256:27]
    _T_87[0] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[1] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[2] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[3] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[4] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[5] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[6] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[7] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[8] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[9] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[10] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[11] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[12] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[13] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[14] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[15] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[16] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[17] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[18] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[19] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[20] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[21] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[22] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[23] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[24] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[25] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[26] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[27] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[28] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[29] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[30] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[31] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    node _T_122 = cat(_T_87[1], _T_87[0]) @[TensorUtil.scala 256:66]
    node _T_123 = cat(_T_87[3], _T_87[2]) @[TensorUtil.scala 256:66]
    node _T_124 = cat(_T_123, _T_122) @[TensorUtil.scala 256:66]
    node _T_125 = cat(_T_87[5], _T_87[4]) @[TensorUtil.scala 256:66]
    node _T_126 = cat(_T_87[7], _T_87[6]) @[TensorUtil.scala 256:66]
    node _T_127 = cat(_T_126, _T_125) @[TensorUtil.scala 256:66]
    node _T_128 = cat(_T_127, _T_124) @[TensorUtil.scala 256:66]
    node _T_129 = cat(_T_87[9], _T_87[8]) @[TensorUtil.scala 256:66]
    node _T_130 = cat(_T_87[11], _T_87[10]) @[TensorUtil.scala 256:66]
    node _T_131 = cat(_T_130, _T_129) @[TensorUtil.scala 256:66]
    node _T_132 = cat(_T_87[13], _T_87[12]) @[TensorUtil.scala 256:66]
    node _T_133 = cat(_T_87[15], _T_87[14]) @[TensorUtil.scala 256:66]
    node _T_134 = cat(_T_133, _T_132) @[TensorUtil.scala 256:66]
    node _T_135 = cat(_T_134, _T_131) @[TensorUtil.scala 256:66]
    node _T_136 = cat(_T_135, _T_128) @[TensorUtil.scala 256:66]
    node _T_137 = cat(_T_87[17], _T_87[16]) @[TensorUtil.scala 256:66]
    node _T_138 = cat(_T_87[19], _T_87[18]) @[TensorUtil.scala 256:66]
    node _T_139 = cat(_T_138, _T_137) @[TensorUtil.scala 256:66]
    node _T_140 = cat(_T_87[21], _T_87[20]) @[TensorUtil.scala 256:66]
    node _T_141 = cat(_T_87[23], _T_87[22]) @[TensorUtil.scala 256:66]
    node _T_142 = cat(_T_141, _T_140) @[TensorUtil.scala 256:66]
    node _T_143 = cat(_T_142, _T_139) @[TensorUtil.scala 256:66]
    node _T_144 = cat(_T_87[25], _T_87[24]) @[TensorUtil.scala 256:66]
    node _T_145 = cat(_T_87[27], _T_87[26]) @[TensorUtil.scala 256:66]
    node _T_146 = cat(_T_145, _T_144) @[TensorUtil.scala 256:66]
    node _T_147 = cat(_T_87[29], _T_87[28]) @[TensorUtil.scala 256:66]
    node _T_148 = cat(_T_87[31], _T_87[30]) @[TensorUtil.scala 256:66]
    node _T_149 = cat(_T_148, _T_147) @[TensorUtil.scala 256:66]
    node _T_150 = cat(_T_149, _T_146) @[TensorUtil.scala 256:66]
    node _T_151 = cat(_T_150, _T_143) @[TensorUtil.scala 256:66]
    node maskOffset = cat(_T_151, _T_136) @[TensorUtil.scala 256:66]
    reg xcnt : UInt<8>, clock @[TensorUtil.scala 267:17]
    reg xrem : UInt<16>, clock @[TensorUtil.scala 268:17]
    node _T_154 = shl(dec.xsize, 5) @[TensorUtil.scala 269:26]
    node _T_156 = sub(_T_154, UInt<1>("h01")) @[TensorUtil.scala 269:51]
    node _T_157 = asUInt(_T_156) @[TensorUtil.scala 269:51]
    node xsize = tail(_T_157, 1) @[TensorUtil.scala 269:51]
    reg ycnt : UInt<16>, clock @[TensorUtil.scala 271:17]
    reg xfer_bytes : UInt<32>, clock @[TensorUtil.scala 273:23]
    node xstride_bytes = shl(dec.xstride, 8) @[TensorUtil.scala 275:35]
    node _T_160 = shl(dec.dram_offset, 8) @[TensorUtil.scala 277:66]
    node _T_161 = and(maskOffset, _T_160) @[TensorUtil.scala 277:47]
    node xfer_init_addr = or(io.baddr, _T_161) @[TensorUtil.scala 277:33]
    node _T_162 = add(caddr, xfer_bytes) @[TensorUtil.scala 278:31]
    node xfer_split_addr = tail(_T_162, 1) @[TensorUtil.scala 278:31]
    node _T_163 = add(baddr, xstride_bytes) @[TensorUtil.scala 279:32]
    node xfer_stride_addr = tail(_T_163, 1) @[TensorUtil.scala 279:32]
    node _T_164 = rem(xfer_init_addr, UInt<12>("h0800")) @[TensorUtil.scala 281:55]
    node _T_165 = sub(UInt<12>("h0800"), _T_164) @[TensorUtil.scala 281:38]
    node _T_166 = asUInt(_T_165) @[TensorUtil.scala 281:38]
    node xfer_init_bytes = tail(_T_166, 1) @[TensorUtil.scala 281:38]
    node xfer_init_pulses = shr(xfer_init_bytes, 3) @[TensorUtil.scala 282:43]
    node _T_167 = rem(xfer_split_addr, UInt<12>("h0800")) @[TensorUtil.scala 283:56]
    node _T_168 = sub(UInt<12>("h0800"), _T_167) @[TensorUtil.scala 283:38]
    node _T_169 = asUInt(_T_168) @[TensorUtil.scala 283:38]
    node xfer_split_bytes = tail(_T_169, 1) @[TensorUtil.scala 283:38]
    node xfer_split_pulses = shr(xfer_split_bytes, 3) @[TensorUtil.scala 284:44]
    node _T_170 = rem(xfer_stride_addr, UInt<12>("h0800")) @[TensorUtil.scala 285:57]
    node _T_171 = sub(UInt<12>("h0800"), _T_170) @[TensorUtil.scala 285:38]
    node _T_172 = asUInt(_T_171) @[TensorUtil.scala 285:38]
    node xfer_stride_bytes = tail(_T_172, 1) @[TensorUtil.scala 285:38]
    node xfer_stride_pulses = shr(xfer_stride_bytes, 3) @[TensorUtil.scala 286:45]
    node _T_173 = eq(xcnt, len) @[TensorUtil.scala 288:21]
    node _T_175 = eq(xrem, UInt<1>("h00")) @[TensorUtil.scala 289:10]
    node _T_176 = and(_T_173, _T_175) @[TensorUtil.scala 288:29]
    node _T_178 = sub(dec.ysize, UInt<1>("h01")) @[TensorUtil.scala 290:24]
    node _T_179 = asUInt(_T_178) @[TensorUtil.scala 290:24]
    node _T_180 = tail(_T_179, 1) @[TensorUtil.scala 290:24]
    node _T_181 = neq(ycnt, _T_180) @[TensorUtil.scala 290:10]
    node stride = and(_T_176, _T_181) @[TensorUtil.scala 289:18]
    node _T_182 = eq(xcnt, len) @[TensorUtil.scala 292:20]
    node _T_184 = neq(xrem, UInt<1>("h00")) @[TensorUtil.scala 292:35]
    node split = and(_T_182, _T_184) @[TensorUtil.scala 292:28]
    when io.start : @[TensorUtil.scala 294:18]
      xfer_bytes <= xfer_init_bytes @[TensorUtil.scala 295:16]
      node _T_185 = lt(xsize, xfer_init_pulses) @[TensorUtil.scala 296:16]
      when _T_185 : @[TensorUtil.scala 296:36]
        len <= xsize @[TensorUtil.scala 297:11]
        xrem <= UInt<1>("h00") @[TensorUtil.scala 298:12]
        skip @[TensorUtil.scala 296:36]
      else : @[TensorUtil.scala 299:17]
        node _T_188 = sub(xfer_init_pulses, UInt<1>("h01")) @[TensorUtil.scala 300:31]
        node _T_189 = asUInt(_T_188) @[TensorUtil.scala 300:31]
        node _T_190 = tail(_T_189, 1) @[TensorUtil.scala 300:31]
        len <= _T_190 @[TensorUtil.scala 300:11]
        node _T_191 = sub(xsize, xfer_init_pulses) @[TensorUtil.scala 301:21]
        node _T_192 = asUInt(_T_191) @[TensorUtil.scala 301:21]
        node _T_193 = tail(_T_192, 1) @[TensorUtil.scala 301:21]
        xrem <= _T_193 @[TensorUtil.scala 301:12]
        skip @[TensorUtil.scala 299:17]
      skip @[TensorUtil.scala 294:18]
    else : @[TensorUtil.scala 303:36]
      node _T_194 = and(io.xupdate, stride) @[TensorUtil.scala 303:25]
      when _T_194 : @[TensorUtil.scala 303:36]
        xfer_bytes <= xfer_stride_bytes @[TensorUtil.scala 304:16]
        node _T_195 = lt(xsize, xfer_stride_pulses) @[TensorUtil.scala 305:16]
        when _T_195 : @[TensorUtil.scala 305:38]
          len <= xsize @[TensorUtil.scala 306:11]
          xrem <= UInt<1>("h00") @[TensorUtil.scala 307:12]
          skip @[TensorUtil.scala 305:38]
        else : @[TensorUtil.scala 308:17]
          node _T_198 = sub(xfer_stride_pulses, UInt<1>("h01")) @[TensorUtil.scala 309:33]
          node _T_199 = asUInt(_T_198) @[TensorUtil.scala 309:33]
          node _T_200 = tail(_T_199, 1) @[TensorUtil.scala 309:33]
          len <= _T_200 @[TensorUtil.scala 309:11]
          node _T_201 = sub(xsize, xfer_stride_pulses) @[TensorUtil.scala 310:21]
          node _T_202 = asUInt(_T_201) @[TensorUtil.scala 310:21]
          node _T_203 = tail(_T_202, 1) @[TensorUtil.scala 310:21]
          xrem <= _T_203 @[TensorUtil.scala 310:12]
          skip @[TensorUtil.scala 308:17]
        skip @[TensorUtil.scala 303:36]
      else : @[TensorUtil.scala 312:35]
        node _T_204 = and(io.xupdate, split) @[TensorUtil.scala 312:25]
        when _T_204 : @[TensorUtil.scala 312:35]
          xfer_bytes <= xfer_split_bytes @[TensorUtil.scala 313:16]
          node _T_205 = lt(xrem, xfer_split_pulses) @[TensorUtil.scala 314:15]
          when _T_205 : @[TensorUtil.scala 314:36]
            len <= xrem @[TensorUtil.scala 315:11]
            xrem <= UInt<1>("h00") @[TensorUtil.scala 316:12]
            skip @[TensorUtil.scala 314:36]
          else : @[TensorUtil.scala 317:17]
            node _T_208 = sub(xfer_split_pulses, UInt<1>("h01")) @[TensorUtil.scala 318:32]
            node _T_209 = asUInt(_T_208) @[TensorUtil.scala 318:32]
            node _T_210 = tail(_T_209, 1) @[TensorUtil.scala 318:32]
            len <= _T_210 @[TensorUtil.scala 318:11]
            node _T_211 = sub(xrem, xfer_split_pulses) @[TensorUtil.scala 319:20]
            node _T_212 = asUInt(_T_211) @[TensorUtil.scala 319:20]
            node _T_213 = tail(_T_212, 1) @[TensorUtil.scala 319:20]
            xrem <= _T_213 @[TensorUtil.scala 319:12]
            skip @[TensorUtil.scala 317:17]
          skip @[TensorUtil.scala 312:35]
    when io.xinit : @[TensorUtil.scala 323:18]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 324:10]
      skip @[TensorUtil.scala 323:18]
    else : @[TensorUtil.scala 325:26]
      when io.xupdate : @[TensorUtil.scala 325:26]
        node _T_216 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 326:18]
        node _T_217 = tail(_T_216, 1) @[TensorUtil.scala 326:18]
        xcnt <= _T_217 @[TensorUtil.scala 326:10]
        skip @[TensorUtil.scala 325:26]
    when io.start : @[TensorUtil.scala 329:18]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 330:10]
      skip @[TensorUtil.scala 329:18]
    else : @[TensorUtil.scala 331:36]
      node _T_219 = and(io.yupdate, stride) @[TensorUtil.scala 331:25]
      when _T_219 : @[TensorUtil.scala 331:36]
        node _T_221 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 332:18]
        node _T_222 = tail(_T_221, 1) @[TensorUtil.scala 332:18]
        ycnt <= _T_222 @[TensorUtil.scala 332:10]
        skip @[TensorUtil.scala 331:36]
    when io.start : @[TensorUtil.scala 335:18]
      caddr <= xfer_init_addr @[TensorUtil.scala 336:11]
      baddr <= xfer_init_addr @[TensorUtil.scala 337:11]
      skip @[TensorUtil.scala 335:18]
    else : @[TensorUtil.scala 338:26]
      when io.yupdate : @[TensorUtil.scala 338:26]
        when split : @[TensorUtil.scala 339:17]
          caddr <= xfer_split_addr @[TensorUtil.scala 340:13]
          skip @[TensorUtil.scala 339:17]
        else : @[TensorUtil.scala 341:24]
          when stride : @[TensorUtil.scala 341:24]
            caddr <= xfer_stride_addr @[TensorUtil.scala 342:13]
            baddr <= xfer_stride_addr @[TensorUtil.scala 343:13]
            skip @[TensorUtil.scala 341:24]
        skip @[TensorUtil.scala 338:26]
    io.stride <= stride @[TensorUtil.scala 347:13]
    io.split <= split @[TensorUtil.scala 348:12]
    node _T_223 = eq(xcnt, len) @[TensorUtil.scala 349:21]
    io.commit <= _T_223 @[TensorUtil.scala 349:13]
    io.addr <= caddr @[TensorUtil.scala 350:11]
    io.len <= len @[TensorUtil.scala 351:10]
    node _T_224 = eq(xcnt, len) @[TensorUtil.scala 352:19]
    node _T_226 = eq(xrem, UInt<1>("h00")) @[TensorUtil.scala 353:10]
    node _T_227 = and(_T_224, _T_226) @[TensorUtil.scala 352:27]
    node _T_229 = sub(dec.ysize, UInt<1>("h01")) @[TensorUtil.scala 354:24]
    node _T_230 = asUInt(_T_229) @[TensorUtil.scala 354:24]
    node _T_231 = tail(_T_230, 1) @[TensorUtil.scala 354:24]
    node _T_232 = eq(ycnt, _T_231) @[TensorUtil.scala 354:10]
    node _T_233 = and(_T_227, _T_232) @[TensorUtil.scala 353:18]
    io.done <= _T_233 @[TensorUtil.scala 352:11]
    
  module TensorPadCtrl_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 173:29]
    wire _T_14 : UInt<128>
    _T_14 <= io.inst
    node _T_15 = bits(_T_14, 2, 0) @[TensorUtil.scala 173:29]
    dec.op <= _T_15 @[TensorUtil.scala 173:29]
    node _T_16 = bits(_T_14, 3, 3) @[TensorUtil.scala 173:29]
    dec.pop_prev <= _T_16 @[TensorUtil.scala 173:29]
    node _T_17 = bits(_T_14, 4, 4) @[TensorUtil.scala 173:29]
    dec.pop_next <= _T_17 @[TensorUtil.scala 173:29]
    node _T_18 = bits(_T_14, 5, 5) @[TensorUtil.scala 173:29]
    dec.push_prev <= _T_18 @[TensorUtil.scala 173:29]
    node _T_19 = bits(_T_14, 6, 6) @[TensorUtil.scala 173:29]
    dec.push_next <= _T_19 @[TensorUtil.scala 173:29]
    node _T_20 = bits(_T_14, 8, 7) @[TensorUtil.scala 173:29]
    dec.id <= _T_20 @[TensorUtil.scala 173:29]
    node _T_21 = bits(_T_14, 24, 9) @[TensorUtil.scala 173:29]
    dec.sram_offset <= _T_21 @[TensorUtil.scala 173:29]
    node _T_22 = bits(_T_14, 56, 25) @[TensorUtil.scala 173:29]
    dec.dram_offset <= _T_22 @[TensorUtil.scala 173:29]
    node _T_23 = bits(_T_14, 63, 57) @[TensorUtil.scala 173:29]
    dec.empty_0 <= _T_23 @[TensorUtil.scala 173:29]
    node _T_24 = bits(_T_14, 79, 64) @[TensorUtil.scala 173:29]
    dec.ysize <= _T_24 @[TensorUtil.scala 173:29]
    node _T_25 = bits(_T_14, 95, 80) @[TensorUtil.scala 173:29]
    dec.xsize <= _T_25 @[TensorUtil.scala 173:29]
    node _T_26 = bits(_T_14, 111, 96) @[TensorUtil.scala 173:29]
    dec.xstride <= _T_26 @[TensorUtil.scala 173:29]
    node _T_27 = bits(_T_14, 115, 112) @[TensorUtil.scala 173:29]
    dec.ypad_0 <= _T_27 @[TensorUtil.scala 173:29]
    node _T_28 = bits(_T_14, 119, 116) @[TensorUtil.scala 173:29]
    dec.ypad_1 <= _T_28 @[TensorUtil.scala 173:29]
    node _T_29 = bits(_T_14, 123, 120) @[TensorUtil.scala 173:29]
    dec.xpad_0 <= _T_29 @[TensorUtil.scala 173:29]
    node _T_30 = bits(_T_14, 127, 124) @[TensorUtil.scala 173:29]
    dec.xpad_1 <= _T_30 @[TensorUtil.scala 173:29]
    reg xmax : UInt<16>, clock @[TensorUtil.scala 175:17]
    reg ymax : UInt<4>, clock @[TensorUtil.scala 176:17]
    reg xcnt : UInt<16>, clock @[TensorUtil.scala 177:17]
    reg ycnt : UInt<4>, clock @[TensorUtil.scala 178:17]
    node _T_35 = add(dec.xpad_0, dec.xsize) @[TensorUtil.scala 182:20]
    node _T_36 = tail(_T_35, 1) @[TensorUtil.scala 182:20]
    node _T_37 = add(_T_36, dec.xpad_1) @[TensorUtil.scala 182:32]
    node _T_38 = tail(_T_37, 1) @[TensorUtil.scala 182:32]
    node _T_39 = shl(_T_38, 5) @[TensorUtil.scala 182:46]
    node _T_41 = sub(_T_39, UInt<1>("h01")) @[TensorUtil.scala 182:71]
    node _T_42 = asUInt(_T_41) @[TensorUtil.scala 182:71]
    node xval = tail(_T_42, 1) @[TensorUtil.scala 182:71]
    node _T_44 = neq(dec.ypad_0, UInt<1>("h00")) @[TensorUtil.scala 190:22]
    node _T_46 = sub(dec.ypad_0, UInt<1>("h01")) @[TensorUtil.scala 190:42]
    node _T_47 = asUInt(_T_46) @[TensorUtil.scala 190:42]
    node _T_48 = tail(_T_47, 1) @[TensorUtil.scala 190:42]
    node yval = mux(_T_44, _T_48, UInt<1>("h00")) @[TensorUtil.scala 190:10]
    reg state : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorUtil.scala 197:22]
    node _T_51 = eq(UInt<1>("h00"), state) @[Conditional.scala 37:30]
    when _T_51 : @[Conditional.scala 40:58]
      when io.start : @[TensorUtil.scala 201:22]
        state <= UInt<1>("h01") @[TensorUtil.scala 202:15]
        skip @[TensorUtil.scala 201:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_52 = eq(UInt<1>("h01"), state) @[Conditional.scala 37:30]
      when _T_52 : @[Conditional.scala 39:67]
        node _T_53 = eq(ycnt, ymax) @[TensorUtil.scala 206:17]
        node _T_54 = eq(xcnt, xmax) @[TensorUtil.scala 206:34]
        node _T_55 = and(_T_53, _T_54) @[TensorUtil.scala 206:26]
        when _T_55 : @[TensorUtil.scala 206:44]
          state <= UInt<1>("h00") @[TensorUtil.scala 207:15]
          skip @[TensorUtil.scala 206:44]
        skip @[Conditional.scala 39:67]
    node _T_56 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 212:14]
    when _T_56 : @[TensorUtil.scala 212:25]
      xmax <= xval @[TensorUtil.scala 213:10]
      ymax <= yval @[TensorUtil.scala 214:10]
      skip @[TensorUtil.scala 212:25]
    node _T_57 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 217:14]
    node _T_58 = eq(xcnt, xmax) @[TensorUtil.scala 217:32]
    node _T_59 = or(_T_57, _T_58) @[TensorUtil.scala 217:24]
    when _T_59 : @[TensorUtil.scala 217:42]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 218:10]
      skip @[TensorUtil.scala 217:42]
    else : @[TensorUtil.scala 219:33]
      node _T_61 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 219:20]
      when _T_61 : @[TensorUtil.scala 219:33]
        node _T_63 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 220:18]
        node _T_64 = tail(_T_63, 1) @[TensorUtil.scala 220:18]
        xcnt <= _T_64 @[TensorUtil.scala 220:10]
        skip @[TensorUtil.scala 219:33]
    node _T_65 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 223:14]
    node _T_67 = eq(ymax, UInt<1>("h00")) @[TensorUtil.scala 223:32]
    node _T_68 = or(_T_65, _T_67) @[TensorUtil.scala 223:24]
    when _T_68 : @[TensorUtil.scala 223:41]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 224:10]
      skip @[TensorUtil.scala 223:41]
    else : @[TensorUtil.scala 225:50]
      node _T_70 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 225:20]
      node _T_71 = eq(xcnt, xmax) @[TensorUtil.scala 225:40]
      node _T_72 = and(_T_70, _T_71) @[TensorUtil.scala 225:32]
      when _T_72 : @[TensorUtil.scala 225:50]
        node _T_74 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 226:18]
        node _T_75 = tail(_T_74, 1) @[TensorUtil.scala 226:18]
        ycnt <= _T_75 @[TensorUtil.scala 226:10]
        skip @[TensorUtil.scala 225:50]
    node _T_76 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 229:20]
    node _T_77 = eq(ycnt, ymax) @[TensorUtil.scala 229:39]
    node _T_78 = and(_T_76, _T_77) @[TensorUtil.scala 229:32]
    node _T_79 = eq(xcnt, xmax) @[TensorUtil.scala 229:55]
    node _T_80 = and(_T_78, _T_79) @[TensorUtil.scala 229:48]
    io.done <= _T_80 @[TensorUtil.scala 229:11]
    
  module TensorPadCtrl_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 173:29]
    wire _T_14 : UInt<128>
    _T_14 <= io.inst
    node _T_15 = bits(_T_14, 2, 0) @[TensorUtil.scala 173:29]
    dec.op <= _T_15 @[TensorUtil.scala 173:29]
    node _T_16 = bits(_T_14, 3, 3) @[TensorUtil.scala 173:29]
    dec.pop_prev <= _T_16 @[TensorUtil.scala 173:29]
    node _T_17 = bits(_T_14, 4, 4) @[TensorUtil.scala 173:29]
    dec.pop_next <= _T_17 @[TensorUtil.scala 173:29]
    node _T_18 = bits(_T_14, 5, 5) @[TensorUtil.scala 173:29]
    dec.push_prev <= _T_18 @[TensorUtil.scala 173:29]
    node _T_19 = bits(_T_14, 6, 6) @[TensorUtil.scala 173:29]
    dec.push_next <= _T_19 @[TensorUtil.scala 173:29]
    node _T_20 = bits(_T_14, 8, 7) @[TensorUtil.scala 173:29]
    dec.id <= _T_20 @[TensorUtil.scala 173:29]
    node _T_21 = bits(_T_14, 24, 9) @[TensorUtil.scala 173:29]
    dec.sram_offset <= _T_21 @[TensorUtil.scala 173:29]
    node _T_22 = bits(_T_14, 56, 25) @[TensorUtil.scala 173:29]
    dec.dram_offset <= _T_22 @[TensorUtil.scala 173:29]
    node _T_23 = bits(_T_14, 63, 57) @[TensorUtil.scala 173:29]
    dec.empty_0 <= _T_23 @[TensorUtil.scala 173:29]
    node _T_24 = bits(_T_14, 79, 64) @[TensorUtil.scala 173:29]
    dec.ysize <= _T_24 @[TensorUtil.scala 173:29]
    node _T_25 = bits(_T_14, 95, 80) @[TensorUtil.scala 173:29]
    dec.xsize <= _T_25 @[TensorUtil.scala 173:29]
    node _T_26 = bits(_T_14, 111, 96) @[TensorUtil.scala 173:29]
    dec.xstride <= _T_26 @[TensorUtil.scala 173:29]
    node _T_27 = bits(_T_14, 115, 112) @[TensorUtil.scala 173:29]
    dec.ypad_0 <= _T_27 @[TensorUtil.scala 173:29]
    node _T_28 = bits(_T_14, 119, 116) @[TensorUtil.scala 173:29]
    dec.ypad_1 <= _T_28 @[TensorUtil.scala 173:29]
    node _T_29 = bits(_T_14, 123, 120) @[TensorUtil.scala 173:29]
    dec.xpad_0 <= _T_29 @[TensorUtil.scala 173:29]
    node _T_30 = bits(_T_14, 127, 124) @[TensorUtil.scala 173:29]
    dec.xpad_1 <= _T_30 @[TensorUtil.scala 173:29]
    reg xmax : UInt<16>, clock @[TensorUtil.scala 175:17]
    reg ymax : UInt<4>, clock @[TensorUtil.scala 176:17]
    reg xcnt : UInt<16>, clock @[TensorUtil.scala 177:17]
    reg ycnt : UInt<4>, clock @[TensorUtil.scala 178:17]
    node _T_35 = add(dec.xpad_0, dec.xsize) @[TensorUtil.scala 182:20]
    node _T_36 = tail(_T_35, 1) @[TensorUtil.scala 182:20]
    node _T_37 = add(_T_36, dec.xpad_1) @[TensorUtil.scala 182:32]
    node _T_38 = tail(_T_37, 1) @[TensorUtil.scala 182:32]
    node _T_39 = shl(_T_38, 5) @[TensorUtil.scala 182:46]
    node _T_41 = sub(_T_39, UInt<1>("h01")) @[TensorUtil.scala 182:71]
    node _T_42 = asUInt(_T_41) @[TensorUtil.scala 182:71]
    node xval = tail(_T_42, 1) @[TensorUtil.scala 182:71]
    node _T_44 = neq(dec.ypad_1, UInt<1>("h00")) @[TensorUtil.scala 192:22]
    node _T_46 = sub(dec.ypad_1, UInt<1>("h01")) @[TensorUtil.scala 192:42]
    node _T_47 = asUInt(_T_46) @[TensorUtil.scala 192:42]
    node _T_48 = tail(_T_47, 1) @[TensorUtil.scala 192:42]
    node yval = mux(_T_44, _T_48, UInt<1>("h00")) @[TensorUtil.scala 192:10]
    reg state : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorUtil.scala 197:22]
    node _T_51 = eq(UInt<1>("h00"), state) @[Conditional.scala 37:30]
    when _T_51 : @[Conditional.scala 40:58]
      when io.start : @[TensorUtil.scala 201:22]
        state <= UInt<1>("h01") @[TensorUtil.scala 202:15]
        skip @[TensorUtil.scala 201:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_52 = eq(UInt<1>("h01"), state) @[Conditional.scala 37:30]
      when _T_52 : @[Conditional.scala 39:67]
        node _T_53 = eq(ycnt, ymax) @[TensorUtil.scala 206:17]
        node _T_54 = eq(xcnt, xmax) @[TensorUtil.scala 206:34]
        node _T_55 = and(_T_53, _T_54) @[TensorUtil.scala 206:26]
        when _T_55 : @[TensorUtil.scala 206:44]
          state <= UInt<1>("h00") @[TensorUtil.scala 207:15]
          skip @[TensorUtil.scala 206:44]
        skip @[Conditional.scala 39:67]
    node _T_56 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 212:14]
    when _T_56 : @[TensorUtil.scala 212:25]
      xmax <= xval @[TensorUtil.scala 213:10]
      ymax <= yval @[TensorUtil.scala 214:10]
      skip @[TensorUtil.scala 212:25]
    node _T_57 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 217:14]
    node _T_58 = eq(xcnt, xmax) @[TensorUtil.scala 217:32]
    node _T_59 = or(_T_57, _T_58) @[TensorUtil.scala 217:24]
    when _T_59 : @[TensorUtil.scala 217:42]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 218:10]
      skip @[TensorUtil.scala 217:42]
    else : @[TensorUtil.scala 219:33]
      node _T_61 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 219:20]
      when _T_61 : @[TensorUtil.scala 219:33]
        node _T_63 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 220:18]
        node _T_64 = tail(_T_63, 1) @[TensorUtil.scala 220:18]
        xcnt <= _T_64 @[TensorUtil.scala 220:10]
        skip @[TensorUtil.scala 219:33]
    node _T_65 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 223:14]
    node _T_67 = eq(ymax, UInt<1>("h00")) @[TensorUtil.scala 223:32]
    node _T_68 = or(_T_65, _T_67) @[TensorUtil.scala 223:24]
    when _T_68 : @[TensorUtil.scala 223:41]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 224:10]
      skip @[TensorUtil.scala 223:41]
    else : @[TensorUtil.scala 225:50]
      node _T_70 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 225:20]
      node _T_71 = eq(xcnt, xmax) @[TensorUtil.scala 225:40]
      node _T_72 = and(_T_70, _T_71) @[TensorUtil.scala 225:32]
      when _T_72 : @[TensorUtil.scala 225:50]
        node _T_74 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 226:18]
        node _T_75 = tail(_T_74, 1) @[TensorUtil.scala 226:18]
        ycnt <= _T_75 @[TensorUtil.scala 226:10]
        skip @[TensorUtil.scala 225:50]
    node _T_76 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 229:20]
    node _T_77 = eq(ycnt, ymax) @[TensorUtil.scala 229:39]
    node _T_78 = and(_T_76, _T_77) @[TensorUtil.scala 229:32]
    node _T_79 = eq(xcnt, xmax) @[TensorUtil.scala 229:55]
    node _T_80 = and(_T_78, _T_79) @[TensorUtil.scala 229:48]
    io.done <= _T_80 @[TensorUtil.scala 229:11]
    
  module TensorPadCtrl_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 173:29]
    wire _T_14 : UInt<128>
    _T_14 <= io.inst
    node _T_15 = bits(_T_14, 2, 0) @[TensorUtil.scala 173:29]
    dec.op <= _T_15 @[TensorUtil.scala 173:29]
    node _T_16 = bits(_T_14, 3, 3) @[TensorUtil.scala 173:29]
    dec.pop_prev <= _T_16 @[TensorUtil.scala 173:29]
    node _T_17 = bits(_T_14, 4, 4) @[TensorUtil.scala 173:29]
    dec.pop_next <= _T_17 @[TensorUtil.scala 173:29]
    node _T_18 = bits(_T_14, 5, 5) @[TensorUtil.scala 173:29]
    dec.push_prev <= _T_18 @[TensorUtil.scala 173:29]
    node _T_19 = bits(_T_14, 6, 6) @[TensorUtil.scala 173:29]
    dec.push_next <= _T_19 @[TensorUtil.scala 173:29]
    node _T_20 = bits(_T_14, 8, 7) @[TensorUtil.scala 173:29]
    dec.id <= _T_20 @[TensorUtil.scala 173:29]
    node _T_21 = bits(_T_14, 24, 9) @[TensorUtil.scala 173:29]
    dec.sram_offset <= _T_21 @[TensorUtil.scala 173:29]
    node _T_22 = bits(_T_14, 56, 25) @[TensorUtil.scala 173:29]
    dec.dram_offset <= _T_22 @[TensorUtil.scala 173:29]
    node _T_23 = bits(_T_14, 63, 57) @[TensorUtil.scala 173:29]
    dec.empty_0 <= _T_23 @[TensorUtil.scala 173:29]
    node _T_24 = bits(_T_14, 79, 64) @[TensorUtil.scala 173:29]
    dec.ysize <= _T_24 @[TensorUtil.scala 173:29]
    node _T_25 = bits(_T_14, 95, 80) @[TensorUtil.scala 173:29]
    dec.xsize <= _T_25 @[TensorUtil.scala 173:29]
    node _T_26 = bits(_T_14, 111, 96) @[TensorUtil.scala 173:29]
    dec.xstride <= _T_26 @[TensorUtil.scala 173:29]
    node _T_27 = bits(_T_14, 115, 112) @[TensorUtil.scala 173:29]
    dec.ypad_0 <= _T_27 @[TensorUtil.scala 173:29]
    node _T_28 = bits(_T_14, 119, 116) @[TensorUtil.scala 173:29]
    dec.ypad_1 <= _T_28 @[TensorUtil.scala 173:29]
    node _T_29 = bits(_T_14, 123, 120) @[TensorUtil.scala 173:29]
    dec.xpad_0 <= _T_29 @[TensorUtil.scala 173:29]
    node _T_30 = bits(_T_14, 127, 124) @[TensorUtil.scala 173:29]
    dec.xpad_1 <= _T_30 @[TensorUtil.scala 173:29]
    reg xmax : UInt<16>, clock @[TensorUtil.scala 175:17]
    reg ymax : UInt<4>, clock @[TensorUtil.scala 176:17]
    reg xcnt : UInt<16>, clock @[TensorUtil.scala 177:17]
    reg ycnt : UInt<4>, clock @[TensorUtil.scala 178:17]
    node _T_35 = shl(dec.xpad_0, 5) @[TensorUtil.scala 184:19]
    node _T_37 = sub(_T_35, UInt<1>("h01")) @[TensorUtil.scala 184:44]
    node _T_38 = asUInt(_T_37) @[TensorUtil.scala 184:44]
    node xval = tail(_T_38, 1) @[TensorUtil.scala 184:44]
    reg state : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorUtil.scala 197:22]
    node _T_40 = eq(UInt<1>("h00"), state) @[Conditional.scala 37:30]
    when _T_40 : @[Conditional.scala 40:58]
      when io.start : @[TensorUtil.scala 201:22]
        state <= UInt<1>("h01") @[TensorUtil.scala 202:15]
        skip @[TensorUtil.scala 201:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_41 = eq(UInt<1>("h01"), state) @[Conditional.scala 37:30]
      when _T_41 : @[Conditional.scala 39:67]
        node _T_42 = eq(ycnt, ymax) @[TensorUtil.scala 206:17]
        node _T_43 = eq(xcnt, xmax) @[TensorUtil.scala 206:34]
        node _T_44 = and(_T_42, _T_43) @[TensorUtil.scala 206:26]
        when _T_44 : @[TensorUtil.scala 206:44]
          state <= UInt<1>("h00") @[TensorUtil.scala 207:15]
          skip @[TensorUtil.scala 206:44]
        skip @[Conditional.scala 39:67]
    node _T_45 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 212:14]
    when _T_45 : @[TensorUtil.scala 212:25]
      xmax <= xval @[TensorUtil.scala 213:10]
      ymax <= UInt<1>("h00") @[TensorUtil.scala 214:10]
      skip @[TensorUtil.scala 212:25]
    node _T_46 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 217:14]
    node _T_47 = eq(xcnt, xmax) @[TensorUtil.scala 217:32]
    node _T_48 = or(_T_46, _T_47) @[TensorUtil.scala 217:24]
    when _T_48 : @[TensorUtil.scala 217:42]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 218:10]
      skip @[TensorUtil.scala 217:42]
    else : @[TensorUtil.scala 219:33]
      node _T_50 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 219:20]
      when _T_50 : @[TensorUtil.scala 219:33]
        node _T_52 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 220:18]
        node _T_53 = tail(_T_52, 1) @[TensorUtil.scala 220:18]
        xcnt <= _T_53 @[TensorUtil.scala 220:10]
        skip @[TensorUtil.scala 219:33]
    node _T_54 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 223:14]
    node _T_56 = eq(ymax, UInt<1>("h00")) @[TensorUtil.scala 223:32]
    node _T_57 = or(_T_54, _T_56) @[TensorUtil.scala 223:24]
    when _T_57 : @[TensorUtil.scala 223:41]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 224:10]
      skip @[TensorUtil.scala 223:41]
    else : @[TensorUtil.scala 225:50]
      node _T_59 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 225:20]
      node _T_60 = eq(xcnt, xmax) @[TensorUtil.scala 225:40]
      node _T_61 = and(_T_59, _T_60) @[TensorUtil.scala 225:32]
      when _T_61 : @[TensorUtil.scala 225:50]
        node _T_63 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 226:18]
        node _T_64 = tail(_T_63, 1) @[TensorUtil.scala 226:18]
        ycnt <= _T_64 @[TensorUtil.scala 226:10]
        skip @[TensorUtil.scala 225:50]
    node _T_65 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 229:20]
    node _T_66 = eq(ycnt, ymax) @[TensorUtil.scala 229:39]
    node _T_67 = and(_T_65, _T_66) @[TensorUtil.scala 229:32]
    node _T_68 = eq(xcnt, xmax) @[TensorUtil.scala 229:55]
    node _T_69 = and(_T_67, _T_68) @[TensorUtil.scala 229:48]
    io.done <= _T_69 @[TensorUtil.scala 229:11]
    
  module TensorPadCtrl_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 173:29]
    wire _T_14 : UInt<128>
    _T_14 <= io.inst
    node _T_15 = bits(_T_14, 2, 0) @[TensorUtil.scala 173:29]
    dec.op <= _T_15 @[TensorUtil.scala 173:29]
    node _T_16 = bits(_T_14, 3, 3) @[TensorUtil.scala 173:29]
    dec.pop_prev <= _T_16 @[TensorUtil.scala 173:29]
    node _T_17 = bits(_T_14, 4, 4) @[TensorUtil.scala 173:29]
    dec.pop_next <= _T_17 @[TensorUtil.scala 173:29]
    node _T_18 = bits(_T_14, 5, 5) @[TensorUtil.scala 173:29]
    dec.push_prev <= _T_18 @[TensorUtil.scala 173:29]
    node _T_19 = bits(_T_14, 6, 6) @[TensorUtil.scala 173:29]
    dec.push_next <= _T_19 @[TensorUtil.scala 173:29]
    node _T_20 = bits(_T_14, 8, 7) @[TensorUtil.scala 173:29]
    dec.id <= _T_20 @[TensorUtil.scala 173:29]
    node _T_21 = bits(_T_14, 24, 9) @[TensorUtil.scala 173:29]
    dec.sram_offset <= _T_21 @[TensorUtil.scala 173:29]
    node _T_22 = bits(_T_14, 56, 25) @[TensorUtil.scala 173:29]
    dec.dram_offset <= _T_22 @[TensorUtil.scala 173:29]
    node _T_23 = bits(_T_14, 63, 57) @[TensorUtil.scala 173:29]
    dec.empty_0 <= _T_23 @[TensorUtil.scala 173:29]
    node _T_24 = bits(_T_14, 79, 64) @[TensorUtil.scala 173:29]
    dec.ysize <= _T_24 @[TensorUtil.scala 173:29]
    node _T_25 = bits(_T_14, 95, 80) @[TensorUtil.scala 173:29]
    dec.xsize <= _T_25 @[TensorUtil.scala 173:29]
    node _T_26 = bits(_T_14, 111, 96) @[TensorUtil.scala 173:29]
    dec.xstride <= _T_26 @[TensorUtil.scala 173:29]
    node _T_27 = bits(_T_14, 115, 112) @[TensorUtil.scala 173:29]
    dec.ypad_0 <= _T_27 @[TensorUtil.scala 173:29]
    node _T_28 = bits(_T_14, 119, 116) @[TensorUtil.scala 173:29]
    dec.ypad_1 <= _T_28 @[TensorUtil.scala 173:29]
    node _T_29 = bits(_T_14, 123, 120) @[TensorUtil.scala 173:29]
    dec.xpad_0 <= _T_29 @[TensorUtil.scala 173:29]
    node _T_30 = bits(_T_14, 127, 124) @[TensorUtil.scala 173:29]
    dec.xpad_1 <= _T_30 @[TensorUtil.scala 173:29]
    reg xmax : UInt<16>, clock @[TensorUtil.scala 175:17]
    reg ymax : UInt<4>, clock @[TensorUtil.scala 176:17]
    reg xcnt : UInt<16>, clock @[TensorUtil.scala 177:17]
    reg ycnt : UInt<4>, clock @[TensorUtil.scala 178:17]
    node _T_35 = shl(dec.xpad_1, 5) @[TensorUtil.scala 186:19]
    node _T_37 = sub(_T_35, UInt<1>("h01")) @[TensorUtil.scala 186:44]
    node _T_38 = asUInt(_T_37) @[TensorUtil.scala 186:44]
    node xval = tail(_T_38, 1) @[TensorUtil.scala 186:44]
    reg state : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorUtil.scala 197:22]
    node _T_40 = eq(UInt<1>("h00"), state) @[Conditional.scala 37:30]
    when _T_40 : @[Conditional.scala 40:58]
      when io.start : @[TensorUtil.scala 201:22]
        state <= UInt<1>("h01") @[TensorUtil.scala 202:15]
        skip @[TensorUtil.scala 201:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_41 = eq(UInt<1>("h01"), state) @[Conditional.scala 37:30]
      when _T_41 : @[Conditional.scala 39:67]
        node _T_42 = eq(ycnt, ymax) @[TensorUtil.scala 206:17]
        node _T_43 = eq(xcnt, xmax) @[TensorUtil.scala 206:34]
        node _T_44 = and(_T_42, _T_43) @[TensorUtil.scala 206:26]
        when _T_44 : @[TensorUtil.scala 206:44]
          state <= UInt<1>("h00") @[TensorUtil.scala 207:15]
          skip @[TensorUtil.scala 206:44]
        skip @[Conditional.scala 39:67]
    node _T_45 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 212:14]
    when _T_45 : @[TensorUtil.scala 212:25]
      xmax <= xval @[TensorUtil.scala 213:10]
      ymax <= UInt<1>("h00") @[TensorUtil.scala 214:10]
      skip @[TensorUtil.scala 212:25]
    node _T_46 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 217:14]
    node _T_47 = eq(xcnt, xmax) @[TensorUtil.scala 217:32]
    node _T_48 = or(_T_46, _T_47) @[TensorUtil.scala 217:24]
    when _T_48 : @[TensorUtil.scala 217:42]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 218:10]
      skip @[TensorUtil.scala 217:42]
    else : @[TensorUtil.scala 219:33]
      node _T_50 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 219:20]
      when _T_50 : @[TensorUtil.scala 219:33]
        node _T_52 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 220:18]
        node _T_53 = tail(_T_52, 1) @[TensorUtil.scala 220:18]
        xcnt <= _T_53 @[TensorUtil.scala 220:10]
        skip @[TensorUtil.scala 219:33]
    node _T_54 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 223:14]
    node _T_56 = eq(ymax, UInt<1>("h00")) @[TensorUtil.scala 223:32]
    node _T_57 = or(_T_54, _T_56) @[TensorUtil.scala 223:24]
    when _T_57 : @[TensorUtil.scala 223:41]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 224:10]
      skip @[TensorUtil.scala 223:41]
    else : @[TensorUtil.scala 225:50]
      node _T_59 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 225:20]
      node _T_60 = eq(xcnt, xmax) @[TensorUtil.scala 225:40]
      node _T_61 = and(_T_59, _T_60) @[TensorUtil.scala 225:32]
      when _T_61 : @[TensorUtil.scala 225:50]
        node _T_63 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 226:18]
        node _T_64 = tail(_T_63, 1) @[TensorUtil.scala 226:18]
        ycnt <= _T_64 @[TensorUtil.scala 226:10]
        skip @[TensorUtil.scala 225:50]
    node _T_65 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 229:20]
    node _T_66 = eq(ycnt, ymax) @[TensorUtil.scala 229:39]
    node _T_67 = and(_T_65, _T_66) @[TensorUtil.scala 229:32]
    node _T_68 = eq(xcnt, xmax) @[TensorUtil.scala 229:55]
    node _T_69 = and(_T_67, _T_68) @[TensorUtil.scala 229:48]
    io.done <= _T_69 @[TensorUtil.scala 229:11]
    
  module TensorLoad_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>, flip baddr : UInt<32>, vme_rd : {cmd : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}, flip data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}, tensor : {rd : {flip idx : {valid : UInt<1>, bits : UInt<10>}, data : {valid : UInt<1>, bits : UInt<8>[16][16]}}, flip wr : {valid : UInt<1>, bits : {idx : UInt<10>, data : UInt<8>[16][16]}}}}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorLoad.scala 51:29]
    wire _T_4372 : UInt<128>
    _T_4372 <= io.inst
    node _T_4373 = bits(_T_4372, 2, 0) @[TensorLoad.scala 51:29]
    dec.op <= _T_4373 @[TensorLoad.scala 51:29]
    node _T_4374 = bits(_T_4372, 3, 3) @[TensorLoad.scala 51:29]
    dec.pop_prev <= _T_4374 @[TensorLoad.scala 51:29]
    node _T_4375 = bits(_T_4372, 4, 4) @[TensorLoad.scala 51:29]
    dec.pop_next <= _T_4375 @[TensorLoad.scala 51:29]
    node _T_4376 = bits(_T_4372, 5, 5) @[TensorLoad.scala 51:29]
    dec.push_prev <= _T_4376 @[TensorLoad.scala 51:29]
    node _T_4377 = bits(_T_4372, 6, 6) @[TensorLoad.scala 51:29]
    dec.push_next <= _T_4377 @[TensorLoad.scala 51:29]
    node _T_4378 = bits(_T_4372, 8, 7) @[TensorLoad.scala 51:29]
    dec.id <= _T_4378 @[TensorLoad.scala 51:29]
    node _T_4379 = bits(_T_4372, 24, 9) @[TensorLoad.scala 51:29]
    dec.sram_offset <= _T_4379 @[TensorLoad.scala 51:29]
    node _T_4380 = bits(_T_4372, 56, 25) @[TensorLoad.scala 51:29]
    dec.dram_offset <= _T_4380 @[TensorLoad.scala 51:29]
    node _T_4381 = bits(_T_4372, 63, 57) @[TensorLoad.scala 51:29]
    dec.empty_0 <= _T_4381 @[TensorLoad.scala 51:29]
    node _T_4382 = bits(_T_4372, 79, 64) @[TensorLoad.scala 51:29]
    dec.ysize <= _T_4382 @[TensorLoad.scala 51:29]
    node _T_4383 = bits(_T_4372, 95, 80) @[TensorLoad.scala 51:29]
    dec.xsize <= _T_4383 @[TensorLoad.scala 51:29]
    node _T_4384 = bits(_T_4372, 111, 96) @[TensorLoad.scala 51:29]
    dec.xstride <= _T_4384 @[TensorLoad.scala 51:29]
    node _T_4385 = bits(_T_4372, 115, 112) @[TensorLoad.scala 51:29]
    dec.ypad_0 <= _T_4385 @[TensorLoad.scala 51:29]
    node _T_4386 = bits(_T_4372, 119, 116) @[TensorLoad.scala 51:29]
    dec.ypad_1 <= _T_4386 @[TensorLoad.scala 51:29]
    node _T_4387 = bits(_T_4372, 123, 120) @[TensorLoad.scala 51:29]
    dec.xpad_0 <= _T_4387 @[TensorLoad.scala 51:29]
    node _T_4388 = bits(_T_4372, 127, 124) @[TensorLoad.scala 51:29]
    dec.xpad_1 <= _T_4388 @[TensorLoad.scala 51:29]
    inst dataCtrl of TensorDataCtrl_1 @[TensorLoad.scala 52:24]
    dataCtrl.clock <= clock
    dataCtrl.reset <= reset
    reg dataCtrlDone : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorLoad.scala 54:29]
    inst yPadCtrl0 of TensorPadCtrl_4 @[TensorLoad.scala 55:25]
    yPadCtrl0.clock <= clock
    yPadCtrl0.reset <= reset
    inst yPadCtrl1 of TensorPadCtrl_5 @[TensorLoad.scala 56:25]
    yPadCtrl1.clock <= clock
    yPadCtrl1.reset <= reset
    inst xPadCtrl0 of TensorPadCtrl_6 @[TensorLoad.scala 57:25]
    xPadCtrl0.clock <= clock
    xPadCtrl0.reset <= reset
    inst xPadCtrl1 of TensorPadCtrl_7 @[TensorLoad.scala 58:25]
    xPadCtrl1.clock <= clock
    xPadCtrl1.reset <= reset
    reg tag : UInt<1>, clock @[TensorLoad.scala 60:16]
    reg set : UInt<4>, clock @[TensorLoad.scala 61:16]
    reg state : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[TensorLoad.scala 65:22]
    node _T_4394 = eq(UInt<3>("h00"), state) @[Conditional.scala 37:30]
    when _T_4394 : @[Conditional.scala 40:58]
      when io.start : @[TensorLoad.scala 70:22]
        node _T_4396 = neq(dec.ypad_0, UInt<1>("h00")) @[TensorLoad.scala 71:25]
        when _T_4396 : @[TensorLoad.scala 71:34]
          state <= UInt<3>("h01") @[TensorLoad.scala 72:17]
          skip @[TensorLoad.scala 71:34]
        else : @[TensorLoad.scala 73:40]
          node _T_4398 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 73:31]
          when _T_4398 : @[TensorLoad.scala 73:40]
            state <= UInt<3>("h02") @[TensorLoad.scala 74:17]
            skip @[TensorLoad.scala 73:40]
          else : @[TensorLoad.scala 75:21]
            state <= UInt<3>("h03") @[TensorLoad.scala 76:17]
            skip @[TensorLoad.scala 75:21]
        skip @[TensorLoad.scala 70:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_4399 = eq(UInt<3>("h01"), state) @[Conditional.scala 37:30]
      when _T_4399 : @[Conditional.scala 39:67]
        when yPadCtrl0.io.done : @[TensorLoad.scala 81:31]
          node _T_4401 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 82:25]
          when _T_4401 : @[TensorLoad.scala 82:34]
            state <= UInt<3>("h02") @[TensorLoad.scala 83:17]
            skip @[TensorLoad.scala 82:34]
          else : @[TensorLoad.scala 84:21]
            state <= UInt<3>("h03") @[TensorLoad.scala 85:17]
            skip @[TensorLoad.scala 84:21]
          skip @[TensorLoad.scala 81:31]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_4402 = eq(UInt<3>("h02"), state) @[Conditional.scala 37:30]
        when _T_4402 : @[Conditional.scala 39:67]
          when xPadCtrl0.io.done : @[TensorLoad.scala 90:31]
            state <= UInt<3>("h03") @[TensorLoad.scala 91:15]
            skip @[TensorLoad.scala 90:31]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_4403 = eq(UInt<3>("h03"), state) @[Conditional.scala 37:30]
          when _T_4403 : @[Conditional.scala 39:67]
            when io.vme_rd.cmd.ready : @[TensorLoad.scala 95:33]
              state <= UInt<3>("h04") @[TensorLoad.scala 96:15]
              skip @[TensorLoad.scala 95:33]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_4404 = eq(UInt<3>("h04"), state) @[Conditional.scala 37:30]
            when _T_4404 : @[Conditional.scala 39:67]
              when io.vme_rd.data.valid : @[TensorLoad.scala 100:34]
                when dataCtrl.io.done : @[TensorLoad.scala 101:32]
                  node _T_4406 = neq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 102:27]
                  when _T_4406 : @[TensorLoad.scala 102:36]
                    state <= UInt<3>("h05") @[TensorLoad.scala 103:19]
                    skip @[TensorLoad.scala 102:36]
                  else : @[TensorLoad.scala 104:42]
                    node _T_4408 = neq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 104:33]
                    when _T_4408 : @[TensorLoad.scala 104:42]
                      state <= UInt<3>("h06") @[TensorLoad.scala 105:19]
                      skip @[TensorLoad.scala 104:42]
                    else : @[TensorLoad.scala 106:23]
                      state <= UInt<3>("h00") @[TensorLoad.scala 107:19]
                      skip @[TensorLoad.scala 106:23]
                  skip @[TensorLoad.scala 101:32]
                else : @[TensorLoad.scala 109:40]
                  when dataCtrl.io.stride : @[TensorLoad.scala 109:40]
                    node _T_4410 = neq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 110:27]
                    when _T_4410 : @[TensorLoad.scala 110:36]
                      state <= UInt<3>("h05") @[TensorLoad.scala 111:19]
                      skip @[TensorLoad.scala 110:36]
                    else : @[TensorLoad.scala 112:42]
                      node _T_4412 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 112:33]
                      when _T_4412 : @[TensorLoad.scala 112:42]
                        state <= UInt<3>("h02") @[TensorLoad.scala 113:19]
                        skip @[TensorLoad.scala 112:42]
                      else : @[TensorLoad.scala 114:23]
                        state <= UInt<3>("h03") @[TensorLoad.scala 115:19]
                        skip @[TensorLoad.scala 114:23]
                    skip @[TensorLoad.scala 109:40]
                  else : @[TensorLoad.scala 117:39]
                    when dataCtrl.io.split : @[TensorLoad.scala 117:39]
                      state <= UInt<3>("h03") @[TensorLoad.scala 118:17]
                      skip @[TensorLoad.scala 117:39]
                skip @[TensorLoad.scala 100:34]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_4413 = eq(UInt<3>("h05"), state) @[Conditional.scala 37:30]
              when _T_4413 : @[Conditional.scala 39:67]
                when xPadCtrl1.io.done : @[TensorLoad.scala 123:31]
                  when dataCtrlDone : @[TensorLoad.scala 124:28]
                    node _T_4415 = neq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 125:27]
                    when _T_4415 : @[TensorLoad.scala 125:36]
                      state <= UInt<3>("h06") @[TensorLoad.scala 126:19]
                      skip @[TensorLoad.scala 125:36]
                    else : @[TensorLoad.scala 127:23]
                      state <= UInt<3>("h00") @[TensorLoad.scala 128:19]
                      skip @[TensorLoad.scala 127:23]
                    skip @[TensorLoad.scala 124:28]
                  else : @[TensorLoad.scala 130:21]
                    node _T_4417 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 131:27]
                    when _T_4417 : @[TensorLoad.scala 131:36]
                      state <= UInt<3>("h02") @[TensorLoad.scala 132:19]
                      skip @[TensorLoad.scala 131:36]
                    else : @[TensorLoad.scala 133:23]
                      state <= UInt<3>("h03") @[TensorLoad.scala 134:19]
                      skip @[TensorLoad.scala 133:23]
                    skip @[TensorLoad.scala 130:21]
                  skip @[TensorLoad.scala 123:31]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_4418 = eq(UInt<3>("h06"), state) @[Conditional.scala 37:30]
                when _T_4418 : @[Conditional.scala 39:67]
                  node _T_4419 = and(yPadCtrl1.io.done, dataCtrlDone) @[TensorLoad.scala 140:30]
                  when _T_4419 : @[TensorLoad.scala 140:47]
                    state <= UInt<3>("h00") @[TensorLoad.scala 141:15]
                    skip @[TensorLoad.scala 140:47]
                  skip @[Conditional.scala 39:67]
    node _T_4420 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 147:30]
    node _T_4421 = and(_T_4420, io.start) @[TensorLoad.scala 147:40]
    dataCtrl.io.start <= _T_4421 @[TensorLoad.scala 147:21]
    dataCtrl.io.inst <= io.inst @[TensorLoad.scala 148:20]
    dataCtrl.io.baddr <= io.baddr @[TensorLoad.scala 149:21]
    node _T_4422 = and(io.vme_rd.cmd.ready, io.vme_rd.cmd.valid) @[Decoupled.scala 37:37]
    dataCtrl.io.xinit <= _T_4422 @[TensorLoad.scala 150:21]
    node _T_4423 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    dataCtrl.io.xupdate <= _T_4423 @[TensorLoad.scala 151:23]
    node _T_4424 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    dataCtrl.io.yupdate <= _T_4424 @[TensorLoad.scala 152:23]
    node _T_4425 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 154:14]
    when _T_4425 : @[TensorLoad.scala 154:25]
      dataCtrlDone <= UInt<1>("h00") @[TensorLoad.scala 155:18]
      skip @[TensorLoad.scala 154:25]
    else : @[TensorLoad.scala 156:57]
      node _T_4427 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
      node _T_4428 = and(_T_4427, dataCtrl.io.done) @[TensorLoad.scala 156:36]
      when _T_4428 : @[TensorLoad.scala 156:57]
        dataCtrlDone <= UInt<1>("h01") @[TensorLoad.scala 157:18]
        skip @[TensorLoad.scala 156:57]
    node _T_4431 = neq(dec.ypad_0, UInt<1>("h00")) @[TensorLoad.scala 161:36]
    node _T_4432 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 161:52]
    node _T_4433 = and(_T_4431, _T_4432) @[TensorLoad.scala 161:44]
    node _T_4434 = and(_T_4433, io.start) @[TensorLoad.scala 161:62]
    yPadCtrl0.io.start <= _T_4434 @[TensorLoad.scala 161:22]
    node _T_4436 = neq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 163:36]
    node _T_4437 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_4438 = and(_T_4437, dataCtrl.io.done) @[TensorLoad.scala 164:29]
    node _T_4440 = eq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 164:61]
    node _T_4441 = and(_T_4438, _T_4440) @[TensorLoad.scala 164:48]
    node _T_4442 = eq(state, UInt<3>("h05")) @[TensorLoad.scala 165:14]
    node _T_4443 = and(_T_4442, xPadCtrl1.io.done) @[TensorLoad.scala 165:25]
    node _T_4444 = and(_T_4443, dataCtrlDone) @[TensorLoad.scala 165:45]
    node _T_4445 = or(_T_4441, _T_4444) @[TensorLoad.scala 164:70]
    node _T_4446 = and(_T_4436, _T_4445) @[TensorLoad.scala 163:44]
    yPadCtrl1.io.start <= _T_4446 @[TensorLoad.scala 163:22]
    node _T_4448 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 167:36]
    node _T_4449 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 168:13]
    node _T_4450 = and(_T_4449, io.start) @[TensorLoad.scala 168:23]
    node _T_4451 = eq(state, UInt<3>("h01")) @[TensorLoad.scala 169:14]
    node _T_4452 = and(_T_4451, yPadCtrl0.io.done) @[TensorLoad.scala 169:25]
    node _T_4453 = or(_T_4450, _T_4452) @[TensorLoad.scala 168:35]
    node _T_4454 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_4455 = not(dataCtrlDone) @[TensorLoad.scala 170:32]
    node _T_4456 = and(_T_4454, _T_4455) @[TensorLoad.scala 170:30]
    node _T_4457 = and(_T_4456, dataCtrl.io.stride) @[TensorLoad.scala 170:46]
    node _T_4459 = eq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 170:80]
    node _T_4460 = and(_T_4457, _T_4459) @[TensorLoad.scala 170:67]
    node _T_4461 = or(_T_4453, _T_4460) @[TensorLoad.scala 169:46]
    node _T_4462 = eq(state, UInt<3>("h05")) @[TensorLoad.scala 171:14]
    node _T_4463 = and(_T_4462, xPadCtrl1.io.done) @[TensorLoad.scala 171:25]
    node _T_4464 = not(dataCtrlDone) @[TensorLoad.scala 171:47]
    node _T_4465 = and(_T_4463, _T_4464) @[TensorLoad.scala 171:45]
    node _T_4466 = or(_T_4461, _T_4465) @[TensorLoad.scala 170:89]
    node _T_4467 = and(_T_4448, _T_4466) @[TensorLoad.scala 167:44]
    xPadCtrl0.io.start <= _T_4467 @[TensorLoad.scala 167:22]
    node _T_4469 = neq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 173:36]
    node _T_4470 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_4471 = and(_T_4469, _T_4470) @[TensorLoad.scala 173:44]
    node _T_4472 = not(dataCtrl.io.done) @[TensorLoad.scala 174:28]
    node _T_4473 = and(_T_4472, dataCtrl.io.stride) @[TensorLoad.scala 174:46]
    node _T_4475 = neq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 174:80]
    node _T_4476 = and(_T_4473, _T_4475) @[TensorLoad.scala 174:67]
    node _T_4477 = or(dataCtrl.io.done, _T_4476) @[TensorLoad.scala 174:25]
    node _T_4478 = and(_T_4471, _T_4477) @[TensorLoad.scala 173:68]
    xPadCtrl1.io.start <= _T_4478 @[TensorLoad.scala 173:22]
    yPadCtrl0.io.inst <= io.inst @[TensorLoad.scala 176:21]
    yPadCtrl1.io.inst <= io.inst @[TensorLoad.scala 177:21]
    xPadCtrl0.io.inst <= io.inst @[TensorLoad.scala 178:21]
    xPadCtrl1.io.inst <= io.inst @[TensorLoad.scala 179:21]
    node _T_4479 = eq(state, UInt<3>("h03")) @[TensorLoad.scala 182:32]
    io.vme_rd.cmd.valid <= _T_4479 @[TensorLoad.scala 182:23]
    io.vme_rd.cmd.bits.addr <= dataCtrl.io.addr @[TensorLoad.scala 183:27]
    io.vme_rd.cmd.bits.len <= dataCtrl.io.len @[TensorLoad.scala 184:26]
    node _T_4480 = eq(state, UInt<3>("h04")) @[TensorLoad.scala 186:33]
    io.vme_rd.data.ready <= _T_4480 @[TensorLoad.scala 186:24]
    node _T_4481 = eq(state, UInt<3>("h01")) @[TensorLoad.scala 189:25]
    node _T_4482 = eq(state, UInt<3>("h02")) @[TensorLoad.scala 190:11]
    node _T_4483 = or(_T_4481, _T_4482) @[TensorLoad.scala 189:36]
    node _T_4484 = eq(state, UInt<3>("h05")) @[TensorLoad.scala 191:11]
    node _T_4485 = or(_T_4483, _T_4484) @[TensorLoad.scala 190:22]
    node _T_4486 = eq(state, UInt<3>("h06")) @[TensorLoad.scala 192:11]
    node isZeroPad = or(_T_4485, _T_4486) @[TensorLoad.scala 191:22]
    node _T_4487 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 194:14]
    node _T_4488 = eq(state, UInt<3>("h03")) @[TensorLoad.scala 194:33]
    node _T_4489 = or(_T_4487, _T_4488) @[TensorLoad.scala 194:24]
    node _T_4491 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 194:53]
    node _T_4492 = or(_T_4489, _T_4491) @[TensorLoad.scala 194:46]
    when _T_4492 : @[TensorLoad.scala 194:81]
      tag <= UInt<1>("h00") @[TensorLoad.scala 195:9]
      skip @[TensorLoad.scala 194:81]
    else : @[TensorLoad.scala 196:50]
      node _T_4494 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
      node _T_4495 = or(_T_4494, isZeroPad) @[TensorLoad.scala 196:36]
      when _T_4495 : @[TensorLoad.scala 196:50]
        node _T_4497 = add(tag, UInt<1>("h01")) @[TensorLoad.scala 197:16]
        node _T_4498 = tail(_T_4497, 1) @[TensorLoad.scala 197:16]
        tag <= _T_4498 @[TensorLoad.scala 197:9]
        skip @[TensorLoad.scala 196:50]
    node _T_4499 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 200:14]
    node _T_4500 = or(_T_4499, dataCtrlDone) @[TensorLoad.scala 200:24]
    node _T_4502 = eq(set, UInt<4>("h0f")) @[TensorLoad.scala 200:48]
    node _T_4504 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 200:83]
    node _T_4505 = and(_T_4502, _T_4504) @[TensorLoad.scala 200:76]
    node _T_4506 = or(_T_4500, _T_4505) @[TensorLoad.scala 200:40]
    when _T_4506 : @[TensorLoad.scala 200:112]
      set <= UInt<1>("h00") @[TensorLoad.scala 201:9]
      skip @[TensorLoad.scala 200:112]
    else : @[TensorLoad.scala 202:86]
      node _T_4508 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
      node _T_4509 = or(_T_4508, isZeroPad) @[TensorLoad.scala 202:37]
      node _T_4511 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 202:58]
      node _T_4512 = and(_T_4509, _T_4511) @[TensorLoad.scala 202:51]
      when _T_4512 : @[TensorLoad.scala 202:86]
        node _T_4514 = add(set, UInt<1>("h01")) @[TensorLoad.scala 203:16]
        node _T_4515 = tail(_T_4514, 1) @[TensorLoad.scala 203:16]
        set <= _T_4515 @[TensorLoad.scala 203:9]
        skip @[TensorLoad.scala 202:86]
    reg waddr_cur : UInt<10>, clock @[TensorLoad.scala 206:22]
    reg waddr_nxt : UInt<10>, clock @[TensorLoad.scala 207:22]
    node _T_4518 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 208:14]
    when _T_4518 : @[TensorLoad.scala 208:25]
      waddr_cur <= dec.sram_offset @[TensorLoad.scala 209:15]
      waddr_nxt <= dec.sram_offset @[TensorLoad.scala 210:15]
      skip @[TensorLoad.scala 208:25]
    else : @[TensorLoad.scala 214:3]
      node _T_4519 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
      node _T_4520 = or(_T_4519, isZeroPad) @[TensorLoad.scala 211:37]
      node _T_4522 = eq(set, UInt<4>("h0f")) @[TensorLoad.scala 212:12]
      node _T_4523 = and(_T_4520, _T_4522) @[TensorLoad.scala 212:5]
      node _T_4525 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 213:12]
      node _T_4526 = and(_T_4523, _T_4525) @[TensorLoad.scala 213:5]
      when _T_4526 : @[TensorLoad.scala 214:3]
        node _T_4528 = add(waddr_cur, UInt<1>("h01")) @[TensorLoad.scala 215:28]
        node _T_4529 = tail(_T_4528, 1) @[TensorLoad.scala 215:28]
        waddr_cur <= _T_4529 @[TensorLoad.scala 215:15]
        skip @[TensorLoad.scala 214:3]
      else : @[TensorLoad.scala 216:59]
        node _T_4530 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
        node _T_4531 = and(dataCtrl.io.stride, _T_4530) @[TensorLoad.scala 216:33]
        when _T_4531 : @[TensorLoad.scala 216:59]
          node _T_4532 = add(waddr_nxt, dec.xsize) @[TensorLoad.scala 217:28]
          node _T_4533 = tail(_T_4532, 1) @[TensorLoad.scala 217:28]
          waddr_cur <= _T_4533 @[TensorLoad.scala 217:15]
          node _T_4534 = add(waddr_nxt, dec.xsize) @[TensorLoad.scala 218:28]
          node _T_4535 = tail(_T_4534, 1) @[TensorLoad.scala 218:28]
          waddr_nxt <= _T_4535 @[TensorLoad.scala 218:15]
          skip @[TensorLoad.scala 216:59]
    smem tensorFile_0 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_1 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_2 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_3 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_4 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_5 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_6 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_7 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_8 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_9 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_10 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_11 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_12 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_13 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_14 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    smem tensorFile_15 : UInt<64>[2][1024] @[TensorLoad.scala 222:16]
    wire wmask_0 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_1 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_2 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_3 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_4 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_5 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_6 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_7 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_8 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_9 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_10 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_11 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_12 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_13 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_14 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wmask_15 : UInt<1>[2] @[TensorLoad.scala 224:47]
    wire wdata_0 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_1 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_2 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_3 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_4 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_5 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_6 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_7 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_8 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_9 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_10 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_11 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_12 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_13 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_14 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire wdata_15 : UInt<64>[2] @[TensorLoad.scala 226:9]
    wire no_mask : UInt<1>[2] @[TensorLoad.scala 228:21]
    no_mask[0] <= UInt<1>("h01") @[TensorLoad.scala 230:7]
    no_mask[1] <= UInt<1>("h01") @[TensorLoad.scala 230:7]
    node _T_4898 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_0[0] <= _T_4898 @[TensorLoad.scala 235:19]
    node _T_4900 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_0[0] <= _T_4900 @[TensorLoad.scala 236:19]
    node _T_4902 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_0[1] <= _T_4902 @[TensorLoad.scala 235:19]
    node _T_4904 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_0[1] <= _T_4904 @[TensorLoad.scala 236:19]
    node _T_4905 = cat(io.tensor.wr.bits.data[0][1], io.tensor.wr.bits.data[0][0]) @[TensorLoad.scala 238:43]
    node _T_4906 = cat(io.tensor.wr.bits.data[0][3], io.tensor.wr.bits.data[0][2]) @[TensorLoad.scala 238:43]
    node _T_4907 = cat(_T_4906, _T_4905) @[TensorLoad.scala 238:43]
    node _T_4908 = cat(io.tensor.wr.bits.data[0][5], io.tensor.wr.bits.data[0][4]) @[TensorLoad.scala 238:43]
    node _T_4909 = cat(io.tensor.wr.bits.data[0][7], io.tensor.wr.bits.data[0][6]) @[TensorLoad.scala 238:43]
    node _T_4910 = cat(_T_4909, _T_4908) @[TensorLoad.scala 238:43]
    node _T_4911 = cat(_T_4910, _T_4907) @[TensorLoad.scala 238:43]
    node _T_4912 = cat(io.tensor.wr.bits.data[0][9], io.tensor.wr.bits.data[0][8]) @[TensorLoad.scala 238:43]
    node _T_4913 = cat(io.tensor.wr.bits.data[0][11], io.tensor.wr.bits.data[0][10]) @[TensorLoad.scala 238:43]
    node _T_4914 = cat(_T_4913, _T_4912) @[TensorLoad.scala 238:43]
    node _T_4915 = cat(io.tensor.wr.bits.data[0][13], io.tensor.wr.bits.data[0][12]) @[TensorLoad.scala 238:43]
    node _T_4916 = cat(io.tensor.wr.bits.data[0][15], io.tensor.wr.bits.data[0][14]) @[TensorLoad.scala 238:43]
    node _T_4917 = cat(_T_4916, _T_4915) @[TensorLoad.scala 238:43]
    node _T_4918 = cat(_T_4917, _T_4914) @[TensorLoad.scala 238:43]
    node _T_4919 = cat(_T_4918, _T_4911) @[TensorLoad.scala 238:43]
    wire _T_4928 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_4940 : UInt<128>
    _T_4940 <= _T_4919
    node _T_4941 = bits(_T_4940, 63, 0) @[TensorLoad.scala 238:58]
    _T_4928[0] <= _T_4941 @[TensorLoad.scala 238:58]
    node _T_4942 = bits(_T_4940, 127, 64) @[TensorLoad.scala 238:58]
    _T_4928[1] <= _T_4942 @[TensorLoad.scala 238:58]
    node _T_4943 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_4944 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_4945 = or(_T_4944, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_4947 = eq(set, UInt<1>("h00")) @[TensorLoad.scala 242:51]
    node _T_4948 = and(_T_4945, _T_4947) @[TensorLoad.scala 242:45]
    node _T_4949 = mux(_T_4943, io.tensor.wr.valid, _T_4948) @[TensorLoad.scala 240:10]
    node _T_4950 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_4951 = mux(_T_4950, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_4952 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_4953 = mux(_T_4952, _T_4928, wdata_0) @[TensorLoad.scala 244:23]
    node _T_4967 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_4968 = mux(_T_4967, no_mask, wmask_0) @[TensorLoad.scala 245:23]
    when _T_4949 : @[TensorLoad.scala 246:18]
      write mport _T_4976 = tensorFile_0[_T_4951], clock
      when _T_4968[0] :
        _T_4976[0] <= _T_4953[0]
        skip
      when _T_4968[1] :
        _T_4976[1] <= _T_4953[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_4985 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_1[0] <= _T_4985 @[TensorLoad.scala 235:19]
    node _T_4987 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_1[0] <= _T_4987 @[TensorLoad.scala 236:19]
    node _T_4989 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_1[1] <= _T_4989 @[TensorLoad.scala 235:19]
    node _T_4991 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_1[1] <= _T_4991 @[TensorLoad.scala 236:19]
    node _T_4992 = cat(io.tensor.wr.bits.data[1][1], io.tensor.wr.bits.data[1][0]) @[TensorLoad.scala 238:43]
    node _T_4993 = cat(io.tensor.wr.bits.data[1][3], io.tensor.wr.bits.data[1][2]) @[TensorLoad.scala 238:43]
    node _T_4994 = cat(_T_4993, _T_4992) @[TensorLoad.scala 238:43]
    node _T_4995 = cat(io.tensor.wr.bits.data[1][5], io.tensor.wr.bits.data[1][4]) @[TensorLoad.scala 238:43]
    node _T_4996 = cat(io.tensor.wr.bits.data[1][7], io.tensor.wr.bits.data[1][6]) @[TensorLoad.scala 238:43]
    node _T_4997 = cat(_T_4996, _T_4995) @[TensorLoad.scala 238:43]
    node _T_4998 = cat(_T_4997, _T_4994) @[TensorLoad.scala 238:43]
    node _T_4999 = cat(io.tensor.wr.bits.data[1][9], io.tensor.wr.bits.data[1][8]) @[TensorLoad.scala 238:43]
    node _T_5000 = cat(io.tensor.wr.bits.data[1][11], io.tensor.wr.bits.data[1][10]) @[TensorLoad.scala 238:43]
    node _T_5001 = cat(_T_5000, _T_4999) @[TensorLoad.scala 238:43]
    node _T_5002 = cat(io.tensor.wr.bits.data[1][13], io.tensor.wr.bits.data[1][12]) @[TensorLoad.scala 238:43]
    node _T_5003 = cat(io.tensor.wr.bits.data[1][15], io.tensor.wr.bits.data[1][14]) @[TensorLoad.scala 238:43]
    node _T_5004 = cat(_T_5003, _T_5002) @[TensorLoad.scala 238:43]
    node _T_5005 = cat(_T_5004, _T_5001) @[TensorLoad.scala 238:43]
    node _T_5006 = cat(_T_5005, _T_4998) @[TensorLoad.scala 238:43]
    wire _T_5015 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_5027 : UInt<128>
    _T_5027 <= _T_5006
    node _T_5028 = bits(_T_5027, 63, 0) @[TensorLoad.scala 238:58]
    _T_5015[0] <= _T_5028 @[TensorLoad.scala 238:58]
    node _T_5029 = bits(_T_5027, 127, 64) @[TensorLoad.scala 238:58]
    _T_5015[1] <= _T_5029 @[TensorLoad.scala 238:58]
    node _T_5030 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_5031 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_5032 = or(_T_5031, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_5034 = eq(set, UInt<1>("h01")) @[TensorLoad.scala 242:51]
    node _T_5035 = and(_T_5032, _T_5034) @[TensorLoad.scala 242:45]
    node _T_5036 = mux(_T_5030, io.tensor.wr.valid, _T_5035) @[TensorLoad.scala 240:10]
    node _T_5037 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_5038 = mux(_T_5037, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_5039 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_5040 = mux(_T_5039, _T_5015, wdata_1) @[TensorLoad.scala 244:23]
    node _T_5054 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_5055 = mux(_T_5054, no_mask, wmask_1) @[TensorLoad.scala 245:23]
    when _T_5036 : @[TensorLoad.scala 246:18]
      write mport _T_5063 = tensorFile_1[_T_5038], clock
      when _T_5055[0] :
        _T_5063[0] <= _T_5040[0]
        skip
      when _T_5055[1] :
        _T_5063[1] <= _T_5040[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_5072 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_2[0] <= _T_5072 @[TensorLoad.scala 235:19]
    node _T_5074 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_2[0] <= _T_5074 @[TensorLoad.scala 236:19]
    node _T_5076 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_2[1] <= _T_5076 @[TensorLoad.scala 235:19]
    node _T_5078 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_2[1] <= _T_5078 @[TensorLoad.scala 236:19]
    node _T_5079 = cat(io.tensor.wr.bits.data[2][1], io.tensor.wr.bits.data[2][0]) @[TensorLoad.scala 238:43]
    node _T_5080 = cat(io.tensor.wr.bits.data[2][3], io.tensor.wr.bits.data[2][2]) @[TensorLoad.scala 238:43]
    node _T_5081 = cat(_T_5080, _T_5079) @[TensorLoad.scala 238:43]
    node _T_5082 = cat(io.tensor.wr.bits.data[2][5], io.tensor.wr.bits.data[2][4]) @[TensorLoad.scala 238:43]
    node _T_5083 = cat(io.tensor.wr.bits.data[2][7], io.tensor.wr.bits.data[2][6]) @[TensorLoad.scala 238:43]
    node _T_5084 = cat(_T_5083, _T_5082) @[TensorLoad.scala 238:43]
    node _T_5085 = cat(_T_5084, _T_5081) @[TensorLoad.scala 238:43]
    node _T_5086 = cat(io.tensor.wr.bits.data[2][9], io.tensor.wr.bits.data[2][8]) @[TensorLoad.scala 238:43]
    node _T_5087 = cat(io.tensor.wr.bits.data[2][11], io.tensor.wr.bits.data[2][10]) @[TensorLoad.scala 238:43]
    node _T_5088 = cat(_T_5087, _T_5086) @[TensorLoad.scala 238:43]
    node _T_5089 = cat(io.tensor.wr.bits.data[2][13], io.tensor.wr.bits.data[2][12]) @[TensorLoad.scala 238:43]
    node _T_5090 = cat(io.tensor.wr.bits.data[2][15], io.tensor.wr.bits.data[2][14]) @[TensorLoad.scala 238:43]
    node _T_5091 = cat(_T_5090, _T_5089) @[TensorLoad.scala 238:43]
    node _T_5092 = cat(_T_5091, _T_5088) @[TensorLoad.scala 238:43]
    node _T_5093 = cat(_T_5092, _T_5085) @[TensorLoad.scala 238:43]
    wire _T_5102 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_5114 : UInt<128>
    _T_5114 <= _T_5093
    node _T_5115 = bits(_T_5114, 63, 0) @[TensorLoad.scala 238:58]
    _T_5102[0] <= _T_5115 @[TensorLoad.scala 238:58]
    node _T_5116 = bits(_T_5114, 127, 64) @[TensorLoad.scala 238:58]
    _T_5102[1] <= _T_5116 @[TensorLoad.scala 238:58]
    node _T_5117 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_5118 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_5119 = or(_T_5118, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_5121 = eq(set, UInt<2>("h02")) @[TensorLoad.scala 242:51]
    node _T_5122 = and(_T_5119, _T_5121) @[TensorLoad.scala 242:45]
    node _T_5123 = mux(_T_5117, io.tensor.wr.valid, _T_5122) @[TensorLoad.scala 240:10]
    node _T_5124 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_5125 = mux(_T_5124, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_5126 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_5127 = mux(_T_5126, _T_5102, wdata_2) @[TensorLoad.scala 244:23]
    node _T_5141 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_5142 = mux(_T_5141, no_mask, wmask_2) @[TensorLoad.scala 245:23]
    when _T_5123 : @[TensorLoad.scala 246:18]
      write mport _T_5150 = tensorFile_2[_T_5125], clock
      when _T_5142[0] :
        _T_5150[0] <= _T_5127[0]
        skip
      when _T_5142[1] :
        _T_5150[1] <= _T_5127[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_5159 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_3[0] <= _T_5159 @[TensorLoad.scala 235:19]
    node _T_5161 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_3[0] <= _T_5161 @[TensorLoad.scala 236:19]
    node _T_5163 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_3[1] <= _T_5163 @[TensorLoad.scala 235:19]
    node _T_5165 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_3[1] <= _T_5165 @[TensorLoad.scala 236:19]
    node _T_5166 = cat(io.tensor.wr.bits.data[3][1], io.tensor.wr.bits.data[3][0]) @[TensorLoad.scala 238:43]
    node _T_5167 = cat(io.tensor.wr.bits.data[3][3], io.tensor.wr.bits.data[3][2]) @[TensorLoad.scala 238:43]
    node _T_5168 = cat(_T_5167, _T_5166) @[TensorLoad.scala 238:43]
    node _T_5169 = cat(io.tensor.wr.bits.data[3][5], io.tensor.wr.bits.data[3][4]) @[TensorLoad.scala 238:43]
    node _T_5170 = cat(io.tensor.wr.bits.data[3][7], io.tensor.wr.bits.data[3][6]) @[TensorLoad.scala 238:43]
    node _T_5171 = cat(_T_5170, _T_5169) @[TensorLoad.scala 238:43]
    node _T_5172 = cat(_T_5171, _T_5168) @[TensorLoad.scala 238:43]
    node _T_5173 = cat(io.tensor.wr.bits.data[3][9], io.tensor.wr.bits.data[3][8]) @[TensorLoad.scala 238:43]
    node _T_5174 = cat(io.tensor.wr.bits.data[3][11], io.tensor.wr.bits.data[3][10]) @[TensorLoad.scala 238:43]
    node _T_5175 = cat(_T_5174, _T_5173) @[TensorLoad.scala 238:43]
    node _T_5176 = cat(io.tensor.wr.bits.data[3][13], io.tensor.wr.bits.data[3][12]) @[TensorLoad.scala 238:43]
    node _T_5177 = cat(io.tensor.wr.bits.data[3][15], io.tensor.wr.bits.data[3][14]) @[TensorLoad.scala 238:43]
    node _T_5178 = cat(_T_5177, _T_5176) @[TensorLoad.scala 238:43]
    node _T_5179 = cat(_T_5178, _T_5175) @[TensorLoad.scala 238:43]
    node _T_5180 = cat(_T_5179, _T_5172) @[TensorLoad.scala 238:43]
    wire _T_5189 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_5201 : UInt<128>
    _T_5201 <= _T_5180
    node _T_5202 = bits(_T_5201, 63, 0) @[TensorLoad.scala 238:58]
    _T_5189[0] <= _T_5202 @[TensorLoad.scala 238:58]
    node _T_5203 = bits(_T_5201, 127, 64) @[TensorLoad.scala 238:58]
    _T_5189[1] <= _T_5203 @[TensorLoad.scala 238:58]
    node _T_5204 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_5205 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_5206 = or(_T_5205, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_5208 = eq(set, UInt<2>("h03")) @[TensorLoad.scala 242:51]
    node _T_5209 = and(_T_5206, _T_5208) @[TensorLoad.scala 242:45]
    node _T_5210 = mux(_T_5204, io.tensor.wr.valid, _T_5209) @[TensorLoad.scala 240:10]
    node _T_5211 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_5212 = mux(_T_5211, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_5213 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_5214 = mux(_T_5213, _T_5189, wdata_3) @[TensorLoad.scala 244:23]
    node _T_5228 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_5229 = mux(_T_5228, no_mask, wmask_3) @[TensorLoad.scala 245:23]
    when _T_5210 : @[TensorLoad.scala 246:18]
      write mport _T_5237 = tensorFile_3[_T_5212], clock
      when _T_5229[0] :
        _T_5237[0] <= _T_5214[0]
        skip
      when _T_5229[1] :
        _T_5237[1] <= _T_5214[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_5246 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_4[0] <= _T_5246 @[TensorLoad.scala 235:19]
    node _T_5248 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_4[0] <= _T_5248 @[TensorLoad.scala 236:19]
    node _T_5250 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_4[1] <= _T_5250 @[TensorLoad.scala 235:19]
    node _T_5252 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_4[1] <= _T_5252 @[TensorLoad.scala 236:19]
    node _T_5253 = cat(io.tensor.wr.bits.data[4][1], io.tensor.wr.bits.data[4][0]) @[TensorLoad.scala 238:43]
    node _T_5254 = cat(io.tensor.wr.bits.data[4][3], io.tensor.wr.bits.data[4][2]) @[TensorLoad.scala 238:43]
    node _T_5255 = cat(_T_5254, _T_5253) @[TensorLoad.scala 238:43]
    node _T_5256 = cat(io.tensor.wr.bits.data[4][5], io.tensor.wr.bits.data[4][4]) @[TensorLoad.scala 238:43]
    node _T_5257 = cat(io.tensor.wr.bits.data[4][7], io.tensor.wr.bits.data[4][6]) @[TensorLoad.scala 238:43]
    node _T_5258 = cat(_T_5257, _T_5256) @[TensorLoad.scala 238:43]
    node _T_5259 = cat(_T_5258, _T_5255) @[TensorLoad.scala 238:43]
    node _T_5260 = cat(io.tensor.wr.bits.data[4][9], io.tensor.wr.bits.data[4][8]) @[TensorLoad.scala 238:43]
    node _T_5261 = cat(io.tensor.wr.bits.data[4][11], io.tensor.wr.bits.data[4][10]) @[TensorLoad.scala 238:43]
    node _T_5262 = cat(_T_5261, _T_5260) @[TensorLoad.scala 238:43]
    node _T_5263 = cat(io.tensor.wr.bits.data[4][13], io.tensor.wr.bits.data[4][12]) @[TensorLoad.scala 238:43]
    node _T_5264 = cat(io.tensor.wr.bits.data[4][15], io.tensor.wr.bits.data[4][14]) @[TensorLoad.scala 238:43]
    node _T_5265 = cat(_T_5264, _T_5263) @[TensorLoad.scala 238:43]
    node _T_5266 = cat(_T_5265, _T_5262) @[TensorLoad.scala 238:43]
    node _T_5267 = cat(_T_5266, _T_5259) @[TensorLoad.scala 238:43]
    wire _T_5276 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_5288 : UInt<128>
    _T_5288 <= _T_5267
    node _T_5289 = bits(_T_5288, 63, 0) @[TensorLoad.scala 238:58]
    _T_5276[0] <= _T_5289 @[TensorLoad.scala 238:58]
    node _T_5290 = bits(_T_5288, 127, 64) @[TensorLoad.scala 238:58]
    _T_5276[1] <= _T_5290 @[TensorLoad.scala 238:58]
    node _T_5291 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_5292 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_5293 = or(_T_5292, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_5295 = eq(set, UInt<3>("h04")) @[TensorLoad.scala 242:51]
    node _T_5296 = and(_T_5293, _T_5295) @[TensorLoad.scala 242:45]
    node _T_5297 = mux(_T_5291, io.tensor.wr.valid, _T_5296) @[TensorLoad.scala 240:10]
    node _T_5298 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_5299 = mux(_T_5298, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_5300 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_5301 = mux(_T_5300, _T_5276, wdata_4) @[TensorLoad.scala 244:23]
    node _T_5315 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_5316 = mux(_T_5315, no_mask, wmask_4) @[TensorLoad.scala 245:23]
    when _T_5297 : @[TensorLoad.scala 246:18]
      write mport _T_5324 = tensorFile_4[_T_5299], clock
      when _T_5316[0] :
        _T_5324[0] <= _T_5301[0]
        skip
      when _T_5316[1] :
        _T_5324[1] <= _T_5301[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_5333 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_5[0] <= _T_5333 @[TensorLoad.scala 235:19]
    node _T_5335 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_5[0] <= _T_5335 @[TensorLoad.scala 236:19]
    node _T_5337 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_5[1] <= _T_5337 @[TensorLoad.scala 235:19]
    node _T_5339 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_5[1] <= _T_5339 @[TensorLoad.scala 236:19]
    node _T_5340 = cat(io.tensor.wr.bits.data[5][1], io.tensor.wr.bits.data[5][0]) @[TensorLoad.scala 238:43]
    node _T_5341 = cat(io.tensor.wr.bits.data[5][3], io.tensor.wr.bits.data[5][2]) @[TensorLoad.scala 238:43]
    node _T_5342 = cat(_T_5341, _T_5340) @[TensorLoad.scala 238:43]
    node _T_5343 = cat(io.tensor.wr.bits.data[5][5], io.tensor.wr.bits.data[5][4]) @[TensorLoad.scala 238:43]
    node _T_5344 = cat(io.tensor.wr.bits.data[5][7], io.tensor.wr.bits.data[5][6]) @[TensorLoad.scala 238:43]
    node _T_5345 = cat(_T_5344, _T_5343) @[TensorLoad.scala 238:43]
    node _T_5346 = cat(_T_5345, _T_5342) @[TensorLoad.scala 238:43]
    node _T_5347 = cat(io.tensor.wr.bits.data[5][9], io.tensor.wr.bits.data[5][8]) @[TensorLoad.scala 238:43]
    node _T_5348 = cat(io.tensor.wr.bits.data[5][11], io.tensor.wr.bits.data[5][10]) @[TensorLoad.scala 238:43]
    node _T_5349 = cat(_T_5348, _T_5347) @[TensorLoad.scala 238:43]
    node _T_5350 = cat(io.tensor.wr.bits.data[5][13], io.tensor.wr.bits.data[5][12]) @[TensorLoad.scala 238:43]
    node _T_5351 = cat(io.tensor.wr.bits.data[5][15], io.tensor.wr.bits.data[5][14]) @[TensorLoad.scala 238:43]
    node _T_5352 = cat(_T_5351, _T_5350) @[TensorLoad.scala 238:43]
    node _T_5353 = cat(_T_5352, _T_5349) @[TensorLoad.scala 238:43]
    node _T_5354 = cat(_T_5353, _T_5346) @[TensorLoad.scala 238:43]
    wire _T_5363 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_5375 : UInt<128>
    _T_5375 <= _T_5354
    node _T_5376 = bits(_T_5375, 63, 0) @[TensorLoad.scala 238:58]
    _T_5363[0] <= _T_5376 @[TensorLoad.scala 238:58]
    node _T_5377 = bits(_T_5375, 127, 64) @[TensorLoad.scala 238:58]
    _T_5363[1] <= _T_5377 @[TensorLoad.scala 238:58]
    node _T_5378 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_5379 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_5380 = or(_T_5379, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_5382 = eq(set, UInt<3>("h05")) @[TensorLoad.scala 242:51]
    node _T_5383 = and(_T_5380, _T_5382) @[TensorLoad.scala 242:45]
    node _T_5384 = mux(_T_5378, io.tensor.wr.valid, _T_5383) @[TensorLoad.scala 240:10]
    node _T_5385 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_5386 = mux(_T_5385, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_5387 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_5388 = mux(_T_5387, _T_5363, wdata_5) @[TensorLoad.scala 244:23]
    node _T_5402 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_5403 = mux(_T_5402, no_mask, wmask_5) @[TensorLoad.scala 245:23]
    when _T_5384 : @[TensorLoad.scala 246:18]
      write mport _T_5411 = tensorFile_5[_T_5386], clock
      when _T_5403[0] :
        _T_5411[0] <= _T_5388[0]
        skip
      when _T_5403[1] :
        _T_5411[1] <= _T_5388[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_5420 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_6[0] <= _T_5420 @[TensorLoad.scala 235:19]
    node _T_5422 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_6[0] <= _T_5422 @[TensorLoad.scala 236:19]
    node _T_5424 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_6[1] <= _T_5424 @[TensorLoad.scala 235:19]
    node _T_5426 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_6[1] <= _T_5426 @[TensorLoad.scala 236:19]
    node _T_5427 = cat(io.tensor.wr.bits.data[6][1], io.tensor.wr.bits.data[6][0]) @[TensorLoad.scala 238:43]
    node _T_5428 = cat(io.tensor.wr.bits.data[6][3], io.tensor.wr.bits.data[6][2]) @[TensorLoad.scala 238:43]
    node _T_5429 = cat(_T_5428, _T_5427) @[TensorLoad.scala 238:43]
    node _T_5430 = cat(io.tensor.wr.bits.data[6][5], io.tensor.wr.bits.data[6][4]) @[TensorLoad.scala 238:43]
    node _T_5431 = cat(io.tensor.wr.bits.data[6][7], io.tensor.wr.bits.data[6][6]) @[TensorLoad.scala 238:43]
    node _T_5432 = cat(_T_5431, _T_5430) @[TensorLoad.scala 238:43]
    node _T_5433 = cat(_T_5432, _T_5429) @[TensorLoad.scala 238:43]
    node _T_5434 = cat(io.tensor.wr.bits.data[6][9], io.tensor.wr.bits.data[6][8]) @[TensorLoad.scala 238:43]
    node _T_5435 = cat(io.tensor.wr.bits.data[6][11], io.tensor.wr.bits.data[6][10]) @[TensorLoad.scala 238:43]
    node _T_5436 = cat(_T_5435, _T_5434) @[TensorLoad.scala 238:43]
    node _T_5437 = cat(io.tensor.wr.bits.data[6][13], io.tensor.wr.bits.data[6][12]) @[TensorLoad.scala 238:43]
    node _T_5438 = cat(io.tensor.wr.bits.data[6][15], io.tensor.wr.bits.data[6][14]) @[TensorLoad.scala 238:43]
    node _T_5439 = cat(_T_5438, _T_5437) @[TensorLoad.scala 238:43]
    node _T_5440 = cat(_T_5439, _T_5436) @[TensorLoad.scala 238:43]
    node _T_5441 = cat(_T_5440, _T_5433) @[TensorLoad.scala 238:43]
    wire _T_5450 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_5462 : UInt<128>
    _T_5462 <= _T_5441
    node _T_5463 = bits(_T_5462, 63, 0) @[TensorLoad.scala 238:58]
    _T_5450[0] <= _T_5463 @[TensorLoad.scala 238:58]
    node _T_5464 = bits(_T_5462, 127, 64) @[TensorLoad.scala 238:58]
    _T_5450[1] <= _T_5464 @[TensorLoad.scala 238:58]
    node _T_5465 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_5466 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_5467 = or(_T_5466, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_5469 = eq(set, UInt<3>("h06")) @[TensorLoad.scala 242:51]
    node _T_5470 = and(_T_5467, _T_5469) @[TensorLoad.scala 242:45]
    node _T_5471 = mux(_T_5465, io.tensor.wr.valid, _T_5470) @[TensorLoad.scala 240:10]
    node _T_5472 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_5473 = mux(_T_5472, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_5474 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_5475 = mux(_T_5474, _T_5450, wdata_6) @[TensorLoad.scala 244:23]
    node _T_5489 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_5490 = mux(_T_5489, no_mask, wmask_6) @[TensorLoad.scala 245:23]
    when _T_5471 : @[TensorLoad.scala 246:18]
      write mport _T_5498 = tensorFile_6[_T_5473], clock
      when _T_5490[0] :
        _T_5498[0] <= _T_5475[0]
        skip
      when _T_5490[1] :
        _T_5498[1] <= _T_5475[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_5507 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_7[0] <= _T_5507 @[TensorLoad.scala 235:19]
    node _T_5509 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_7[0] <= _T_5509 @[TensorLoad.scala 236:19]
    node _T_5511 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_7[1] <= _T_5511 @[TensorLoad.scala 235:19]
    node _T_5513 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_7[1] <= _T_5513 @[TensorLoad.scala 236:19]
    node _T_5514 = cat(io.tensor.wr.bits.data[7][1], io.tensor.wr.bits.data[7][0]) @[TensorLoad.scala 238:43]
    node _T_5515 = cat(io.tensor.wr.bits.data[7][3], io.tensor.wr.bits.data[7][2]) @[TensorLoad.scala 238:43]
    node _T_5516 = cat(_T_5515, _T_5514) @[TensorLoad.scala 238:43]
    node _T_5517 = cat(io.tensor.wr.bits.data[7][5], io.tensor.wr.bits.data[7][4]) @[TensorLoad.scala 238:43]
    node _T_5518 = cat(io.tensor.wr.bits.data[7][7], io.tensor.wr.bits.data[7][6]) @[TensorLoad.scala 238:43]
    node _T_5519 = cat(_T_5518, _T_5517) @[TensorLoad.scala 238:43]
    node _T_5520 = cat(_T_5519, _T_5516) @[TensorLoad.scala 238:43]
    node _T_5521 = cat(io.tensor.wr.bits.data[7][9], io.tensor.wr.bits.data[7][8]) @[TensorLoad.scala 238:43]
    node _T_5522 = cat(io.tensor.wr.bits.data[7][11], io.tensor.wr.bits.data[7][10]) @[TensorLoad.scala 238:43]
    node _T_5523 = cat(_T_5522, _T_5521) @[TensorLoad.scala 238:43]
    node _T_5524 = cat(io.tensor.wr.bits.data[7][13], io.tensor.wr.bits.data[7][12]) @[TensorLoad.scala 238:43]
    node _T_5525 = cat(io.tensor.wr.bits.data[7][15], io.tensor.wr.bits.data[7][14]) @[TensorLoad.scala 238:43]
    node _T_5526 = cat(_T_5525, _T_5524) @[TensorLoad.scala 238:43]
    node _T_5527 = cat(_T_5526, _T_5523) @[TensorLoad.scala 238:43]
    node _T_5528 = cat(_T_5527, _T_5520) @[TensorLoad.scala 238:43]
    wire _T_5537 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_5549 : UInt<128>
    _T_5549 <= _T_5528
    node _T_5550 = bits(_T_5549, 63, 0) @[TensorLoad.scala 238:58]
    _T_5537[0] <= _T_5550 @[TensorLoad.scala 238:58]
    node _T_5551 = bits(_T_5549, 127, 64) @[TensorLoad.scala 238:58]
    _T_5537[1] <= _T_5551 @[TensorLoad.scala 238:58]
    node _T_5552 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_5553 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_5554 = or(_T_5553, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_5556 = eq(set, UInt<3>("h07")) @[TensorLoad.scala 242:51]
    node _T_5557 = and(_T_5554, _T_5556) @[TensorLoad.scala 242:45]
    node _T_5558 = mux(_T_5552, io.tensor.wr.valid, _T_5557) @[TensorLoad.scala 240:10]
    node _T_5559 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_5560 = mux(_T_5559, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_5561 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_5562 = mux(_T_5561, _T_5537, wdata_7) @[TensorLoad.scala 244:23]
    node _T_5576 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_5577 = mux(_T_5576, no_mask, wmask_7) @[TensorLoad.scala 245:23]
    when _T_5558 : @[TensorLoad.scala 246:18]
      write mport _T_5585 = tensorFile_7[_T_5560], clock
      when _T_5577[0] :
        _T_5585[0] <= _T_5562[0]
        skip
      when _T_5577[1] :
        _T_5585[1] <= _T_5562[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_5594 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_8[0] <= _T_5594 @[TensorLoad.scala 235:19]
    node _T_5596 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_8[0] <= _T_5596 @[TensorLoad.scala 236:19]
    node _T_5598 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_8[1] <= _T_5598 @[TensorLoad.scala 235:19]
    node _T_5600 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_8[1] <= _T_5600 @[TensorLoad.scala 236:19]
    node _T_5601 = cat(io.tensor.wr.bits.data[8][1], io.tensor.wr.bits.data[8][0]) @[TensorLoad.scala 238:43]
    node _T_5602 = cat(io.tensor.wr.bits.data[8][3], io.tensor.wr.bits.data[8][2]) @[TensorLoad.scala 238:43]
    node _T_5603 = cat(_T_5602, _T_5601) @[TensorLoad.scala 238:43]
    node _T_5604 = cat(io.tensor.wr.bits.data[8][5], io.tensor.wr.bits.data[8][4]) @[TensorLoad.scala 238:43]
    node _T_5605 = cat(io.tensor.wr.bits.data[8][7], io.tensor.wr.bits.data[8][6]) @[TensorLoad.scala 238:43]
    node _T_5606 = cat(_T_5605, _T_5604) @[TensorLoad.scala 238:43]
    node _T_5607 = cat(_T_5606, _T_5603) @[TensorLoad.scala 238:43]
    node _T_5608 = cat(io.tensor.wr.bits.data[8][9], io.tensor.wr.bits.data[8][8]) @[TensorLoad.scala 238:43]
    node _T_5609 = cat(io.tensor.wr.bits.data[8][11], io.tensor.wr.bits.data[8][10]) @[TensorLoad.scala 238:43]
    node _T_5610 = cat(_T_5609, _T_5608) @[TensorLoad.scala 238:43]
    node _T_5611 = cat(io.tensor.wr.bits.data[8][13], io.tensor.wr.bits.data[8][12]) @[TensorLoad.scala 238:43]
    node _T_5612 = cat(io.tensor.wr.bits.data[8][15], io.tensor.wr.bits.data[8][14]) @[TensorLoad.scala 238:43]
    node _T_5613 = cat(_T_5612, _T_5611) @[TensorLoad.scala 238:43]
    node _T_5614 = cat(_T_5613, _T_5610) @[TensorLoad.scala 238:43]
    node _T_5615 = cat(_T_5614, _T_5607) @[TensorLoad.scala 238:43]
    wire _T_5624 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_5636 : UInt<128>
    _T_5636 <= _T_5615
    node _T_5637 = bits(_T_5636, 63, 0) @[TensorLoad.scala 238:58]
    _T_5624[0] <= _T_5637 @[TensorLoad.scala 238:58]
    node _T_5638 = bits(_T_5636, 127, 64) @[TensorLoad.scala 238:58]
    _T_5624[1] <= _T_5638 @[TensorLoad.scala 238:58]
    node _T_5639 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_5640 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_5641 = or(_T_5640, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_5643 = eq(set, UInt<4>("h08")) @[TensorLoad.scala 242:51]
    node _T_5644 = and(_T_5641, _T_5643) @[TensorLoad.scala 242:45]
    node _T_5645 = mux(_T_5639, io.tensor.wr.valid, _T_5644) @[TensorLoad.scala 240:10]
    node _T_5646 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_5647 = mux(_T_5646, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_5648 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_5649 = mux(_T_5648, _T_5624, wdata_8) @[TensorLoad.scala 244:23]
    node _T_5663 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_5664 = mux(_T_5663, no_mask, wmask_8) @[TensorLoad.scala 245:23]
    when _T_5645 : @[TensorLoad.scala 246:18]
      write mport _T_5672 = tensorFile_8[_T_5647], clock
      when _T_5664[0] :
        _T_5672[0] <= _T_5649[0]
        skip
      when _T_5664[1] :
        _T_5672[1] <= _T_5649[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_5681 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_9[0] <= _T_5681 @[TensorLoad.scala 235:19]
    node _T_5683 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_9[0] <= _T_5683 @[TensorLoad.scala 236:19]
    node _T_5685 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_9[1] <= _T_5685 @[TensorLoad.scala 235:19]
    node _T_5687 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_9[1] <= _T_5687 @[TensorLoad.scala 236:19]
    node _T_5688 = cat(io.tensor.wr.bits.data[9][1], io.tensor.wr.bits.data[9][0]) @[TensorLoad.scala 238:43]
    node _T_5689 = cat(io.tensor.wr.bits.data[9][3], io.tensor.wr.bits.data[9][2]) @[TensorLoad.scala 238:43]
    node _T_5690 = cat(_T_5689, _T_5688) @[TensorLoad.scala 238:43]
    node _T_5691 = cat(io.tensor.wr.bits.data[9][5], io.tensor.wr.bits.data[9][4]) @[TensorLoad.scala 238:43]
    node _T_5692 = cat(io.tensor.wr.bits.data[9][7], io.tensor.wr.bits.data[9][6]) @[TensorLoad.scala 238:43]
    node _T_5693 = cat(_T_5692, _T_5691) @[TensorLoad.scala 238:43]
    node _T_5694 = cat(_T_5693, _T_5690) @[TensorLoad.scala 238:43]
    node _T_5695 = cat(io.tensor.wr.bits.data[9][9], io.tensor.wr.bits.data[9][8]) @[TensorLoad.scala 238:43]
    node _T_5696 = cat(io.tensor.wr.bits.data[9][11], io.tensor.wr.bits.data[9][10]) @[TensorLoad.scala 238:43]
    node _T_5697 = cat(_T_5696, _T_5695) @[TensorLoad.scala 238:43]
    node _T_5698 = cat(io.tensor.wr.bits.data[9][13], io.tensor.wr.bits.data[9][12]) @[TensorLoad.scala 238:43]
    node _T_5699 = cat(io.tensor.wr.bits.data[9][15], io.tensor.wr.bits.data[9][14]) @[TensorLoad.scala 238:43]
    node _T_5700 = cat(_T_5699, _T_5698) @[TensorLoad.scala 238:43]
    node _T_5701 = cat(_T_5700, _T_5697) @[TensorLoad.scala 238:43]
    node _T_5702 = cat(_T_5701, _T_5694) @[TensorLoad.scala 238:43]
    wire _T_5711 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_5723 : UInt<128>
    _T_5723 <= _T_5702
    node _T_5724 = bits(_T_5723, 63, 0) @[TensorLoad.scala 238:58]
    _T_5711[0] <= _T_5724 @[TensorLoad.scala 238:58]
    node _T_5725 = bits(_T_5723, 127, 64) @[TensorLoad.scala 238:58]
    _T_5711[1] <= _T_5725 @[TensorLoad.scala 238:58]
    node _T_5726 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_5727 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_5728 = or(_T_5727, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_5730 = eq(set, UInt<4>("h09")) @[TensorLoad.scala 242:51]
    node _T_5731 = and(_T_5728, _T_5730) @[TensorLoad.scala 242:45]
    node _T_5732 = mux(_T_5726, io.tensor.wr.valid, _T_5731) @[TensorLoad.scala 240:10]
    node _T_5733 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_5734 = mux(_T_5733, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_5735 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_5736 = mux(_T_5735, _T_5711, wdata_9) @[TensorLoad.scala 244:23]
    node _T_5750 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_5751 = mux(_T_5750, no_mask, wmask_9) @[TensorLoad.scala 245:23]
    when _T_5732 : @[TensorLoad.scala 246:18]
      write mport _T_5759 = tensorFile_9[_T_5734], clock
      when _T_5751[0] :
        _T_5759[0] <= _T_5736[0]
        skip
      when _T_5751[1] :
        _T_5759[1] <= _T_5736[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_5768 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_10[0] <= _T_5768 @[TensorLoad.scala 235:19]
    node _T_5770 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_10[0] <= _T_5770 @[TensorLoad.scala 236:19]
    node _T_5772 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_10[1] <= _T_5772 @[TensorLoad.scala 235:19]
    node _T_5774 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_10[1] <= _T_5774 @[TensorLoad.scala 236:19]
    node _T_5775 = cat(io.tensor.wr.bits.data[10][1], io.tensor.wr.bits.data[10][0]) @[TensorLoad.scala 238:43]
    node _T_5776 = cat(io.tensor.wr.bits.data[10][3], io.tensor.wr.bits.data[10][2]) @[TensorLoad.scala 238:43]
    node _T_5777 = cat(_T_5776, _T_5775) @[TensorLoad.scala 238:43]
    node _T_5778 = cat(io.tensor.wr.bits.data[10][5], io.tensor.wr.bits.data[10][4]) @[TensorLoad.scala 238:43]
    node _T_5779 = cat(io.tensor.wr.bits.data[10][7], io.tensor.wr.bits.data[10][6]) @[TensorLoad.scala 238:43]
    node _T_5780 = cat(_T_5779, _T_5778) @[TensorLoad.scala 238:43]
    node _T_5781 = cat(_T_5780, _T_5777) @[TensorLoad.scala 238:43]
    node _T_5782 = cat(io.tensor.wr.bits.data[10][9], io.tensor.wr.bits.data[10][8]) @[TensorLoad.scala 238:43]
    node _T_5783 = cat(io.tensor.wr.bits.data[10][11], io.tensor.wr.bits.data[10][10]) @[TensorLoad.scala 238:43]
    node _T_5784 = cat(_T_5783, _T_5782) @[TensorLoad.scala 238:43]
    node _T_5785 = cat(io.tensor.wr.bits.data[10][13], io.tensor.wr.bits.data[10][12]) @[TensorLoad.scala 238:43]
    node _T_5786 = cat(io.tensor.wr.bits.data[10][15], io.tensor.wr.bits.data[10][14]) @[TensorLoad.scala 238:43]
    node _T_5787 = cat(_T_5786, _T_5785) @[TensorLoad.scala 238:43]
    node _T_5788 = cat(_T_5787, _T_5784) @[TensorLoad.scala 238:43]
    node _T_5789 = cat(_T_5788, _T_5781) @[TensorLoad.scala 238:43]
    wire _T_5798 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_5810 : UInt<128>
    _T_5810 <= _T_5789
    node _T_5811 = bits(_T_5810, 63, 0) @[TensorLoad.scala 238:58]
    _T_5798[0] <= _T_5811 @[TensorLoad.scala 238:58]
    node _T_5812 = bits(_T_5810, 127, 64) @[TensorLoad.scala 238:58]
    _T_5798[1] <= _T_5812 @[TensorLoad.scala 238:58]
    node _T_5813 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_5814 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_5815 = or(_T_5814, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_5817 = eq(set, UInt<4>("h0a")) @[TensorLoad.scala 242:51]
    node _T_5818 = and(_T_5815, _T_5817) @[TensorLoad.scala 242:45]
    node _T_5819 = mux(_T_5813, io.tensor.wr.valid, _T_5818) @[TensorLoad.scala 240:10]
    node _T_5820 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_5821 = mux(_T_5820, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_5822 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_5823 = mux(_T_5822, _T_5798, wdata_10) @[TensorLoad.scala 244:23]
    node _T_5837 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_5838 = mux(_T_5837, no_mask, wmask_10) @[TensorLoad.scala 245:23]
    when _T_5819 : @[TensorLoad.scala 246:18]
      write mport _T_5846 = tensorFile_10[_T_5821], clock
      when _T_5838[0] :
        _T_5846[0] <= _T_5823[0]
        skip
      when _T_5838[1] :
        _T_5846[1] <= _T_5823[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_5855 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_11[0] <= _T_5855 @[TensorLoad.scala 235:19]
    node _T_5857 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_11[0] <= _T_5857 @[TensorLoad.scala 236:19]
    node _T_5859 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_11[1] <= _T_5859 @[TensorLoad.scala 235:19]
    node _T_5861 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_11[1] <= _T_5861 @[TensorLoad.scala 236:19]
    node _T_5862 = cat(io.tensor.wr.bits.data[11][1], io.tensor.wr.bits.data[11][0]) @[TensorLoad.scala 238:43]
    node _T_5863 = cat(io.tensor.wr.bits.data[11][3], io.tensor.wr.bits.data[11][2]) @[TensorLoad.scala 238:43]
    node _T_5864 = cat(_T_5863, _T_5862) @[TensorLoad.scala 238:43]
    node _T_5865 = cat(io.tensor.wr.bits.data[11][5], io.tensor.wr.bits.data[11][4]) @[TensorLoad.scala 238:43]
    node _T_5866 = cat(io.tensor.wr.bits.data[11][7], io.tensor.wr.bits.data[11][6]) @[TensorLoad.scala 238:43]
    node _T_5867 = cat(_T_5866, _T_5865) @[TensorLoad.scala 238:43]
    node _T_5868 = cat(_T_5867, _T_5864) @[TensorLoad.scala 238:43]
    node _T_5869 = cat(io.tensor.wr.bits.data[11][9], io.tensor.wr.bits.data[11][8]) @[TensorLoad.scala 238:43]
    node _T_5870 = cat(io.tensor.wr.bits.data[11][11], io.tensor.wr.bits.data[11][10]) @[TensorLoad.scala 238:43]
    node _T_5871 = cat(_T_5870, _T_5869) @[TensorLoad.scala 238:43]
    node _T_5872 = cat(io.tensor.wr.bits.data[11][13], io.tensor.wr.bits.data[11][12]) @[TensorLoad.scala 238:43]
    node _T_5873 = cat(io.tensor.wr.bits.data[11][15], io.tensor.wr.bits.data[11][14]) @[TensorLoad.scala 238:43]
    node _T_5874 = cat(_T_5873, _T_5872) @[TensorLoad.scala 238:43]
    node _T_5875 = cat(_T_5874, _T_5871) @[TensorLoad.scala 238:43]
    node _T_5876 = cat(_T_5875, _T_5868) @[TensorLoad.scala 238:43]
    wire _T_5885 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_5897 : UInt<128>
    _T_5897 <= _T_5876
    node _T_5898 = bits(_T_5897, 63, 0) @[TensorLoad.scala 238:58]
    _T_5885[0] <= _T_5898 @[TensorLoad.scala 238:58]
    node _T_5899 = bits(_T_5897, 127, 64) @[TensorLoad.scala 238:58]
    _T_5885[1] <= _T_5899 @[TensorLoad.scala 238:58]
    node _T_5900 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_5901 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_5902 = or(_T_5901, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_5904 = eq(set, UInt<4>("h0b")) @[TensorLoad.scala 242:51]
    node _T_5905 = and(_T_5902, _T_5904) @[TensorLoad.scala 242:45]
    node _T_5906 = mux(_T_5900, io.tensor.wr.valid, _T_5905) @[TensorLoad.scala 240:10]
    node _T_5907 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_5908 = mux(_T_5907, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_5909 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_5910 = mux(_T_5909, _T_5885, wdata_11) @[TensorLoad.scala 244:23]
    node _T_5924 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_5925 = mux(_T_5924, no_mask, wmask_11) @[TensorLoad.scala 245:23]
    when _T_5906 : @[TensorLoad.scala 246:18]
      write mport _T_5933 = tensorFile_11[_T_5908], clock
      when _T_5925[0] :
        _T_5933[0] <= _T_5910[0]
        skip
      when _T_5925[1] :
        _T_5933[1] <= _T_5910[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_5942 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_12[0] <= _T_5942 @[TensorLoad.scala 235:19]
    node _T_5944 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_12[0] <= _T_5944 @[TensorLoad.scala 236:19]
    node _T_5946 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_12[1] <= _T_5946 @[TensorLoad.scala 235:19]
    node _T_5948 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_12[1] <= _T_5948 @[TensorLoad.scala 236:19]
    node _T_5949 = cat(io.tensor.wr.bits.data[12][1], io.tensor.wr.bits.data[12][0]) @[TensorLoad.scala 238:43]
    node _T_5950 = cat(io.tensor.wr.bits.data[12][3], io.tensor.wr.bits.data[12][2]) @[TensorLoad.scala 238:43]
    node _T_5951 = cat(_T_5950, _T_5949) @[TensorLoad.scala 238:43]
    node _T_5952 = cat(io.tensor.wr.bits.data[12][5], io.tensor.wr.bits.data[12][4]) @[TensorLoad.scala 238:43]
    node _T_5953 = cat(io.tensor.wr.bits.data[12][7], io.tensor.wr.bits.data[12][6]) @[TensorLoad.scala 238:43]
    node _T_5954 = cat(_T_5953, _T_5952) @[TensorLoad.scala 238:43]
    node _T_5955 = cat(_T_5954, _T_5951) @[TensorLoad.scala 238:43]
    node _T_5956 = cat(io.tensor.wr.bits.data[12][9], io.tensor.wr.bits.data[12][8]) @[TensorLoad.scala 238:43]
    node _T_5957 = cat(io.tensor.wr.bits.data[12][11], io.tensor.wr.bits.data[12][10]) @[TensorLoad.scala 238:43]
    node _T_5958 = cat(_T_5957, _T_5956) @[TensorLoad.scala 238:43]
    node _T_5959 = cat(io.tensor.wr.bits.data[12][13], io.tensor.wr.bits.data[12][12]) @[TensorLoad.scala 238:43]
    node _T_5960 = cat(io.tensor.wr.bits.data[12][15], io.tensor.wr.bits.data[12][14]) @[TensorLoad.scala 238:43]
    node _T_5961 = cat(_T_5960, _T_5959) @[TensorLoad.scala 238:43]
    node _T_5962 = cat(_T_5961, _T_5958) @[TensorLoad.scala 238:43]
    node _T_5963 = cat(_T_5962, _T_5955) @[TensorLoad.scala 238:43]
    wire _T_5972 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_5984 : UInt<128>
    _T_5984 <= _T_5963
    node _T_5985 = bits(_T_5984, 63, 0) @[TensorLoad.scala 238:58]
    _T_5972[0] <= _T_5985 @[TensorLoad.scala 238:58]
    node _T_5986 = bits(_T_5984, 127, 64) @[TensorLoad.scala 238:58]
    _T_5972[1] <= _T_5986 @[TensorLoad.scala 238:58]
    node _T_5987 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_5988 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_5989 = or(_T_5988, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_5991 = eq(set, UInt<4>("h0c")) @[TensorLoad.scala 242:51]
    node _T_5992 = and(_T_5989, _T_5991) @[TensorLoad.scala 242:45]
    node _T_5993 = mux(_T_5987, io.tensor.wr.valid, _T_5992) @[TensorLoad.scala 240:10]
    node _T_5994 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_5995 = mux(_T_5994, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_5996 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_5997 = mux(_T_5996, _T_5972, wdata_12) @[TensorLoad.scala 244:23]
    node _T_6011 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_6012 = mux(_T_6011, no_mask, wmask_12) @[TensorLoad.scala 245:23]
    when _T_5993 : @[TensorLoad.scala 246:18]
      write mport _T_6020 = tensorFile_12[_T_5995], clock
      when _T_6012[0] :
        _T_6020[0] <= _T_5997[0]
        skip
      when _T_6012[1] :
        _T_6020[1] <= _T_5997[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_6029 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_13[0] <= _T_6029 @[TensorLoad.scala 235:19]
    node _T_6031 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_13[0] <= _T_6031 @[TensorLoad.scala 236:19]
    node _T_6033 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_13[1] <= _T_6033 @[TensorLoad.scala 235:19]
    node _T_6035 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_13[1] <= _T_6035 @[TensorLoad.scala 236:19]
    node _T_6036 = cat(io.tensor.wr.bits.data[13][1], io.tensor.wr.bits.data[13][0]) @[TensorLoad.scala 238:43]
    node _T_6037 = cat(io.tensor.wr.bits.data[13][3], io.tensor.wr.bits.data[13][2]) @[TensorLoad.scala 238:43]
    node _T_6038 = cat(_T_6037, _T_6036) @[TensorLoad.scala 238:43]
    node _T_6039 = cat(io.tensor.wr.bits.data[13][5], io.tensor.wr.bits.data[13][4]) @[TensorLoad.scala 238:43]
    node _T_6040 = cat(io.tensor.wr.bits.data[13][7], io.tensor.wr.bits.data[13][6]) @[TensorLoad.scala 238:43]
    node _T_6041 = cat(_T_6040, _T_6039) @[TensorLoad.scala 238:43]
    node _T_6042 = cat(_T_6041, _T_6038) @[TensorLoad.scala 238:43]
    node _T_6043 = cat(io.tensor.wr.bits.data[13][9], io.tensor.wr.bits.data[13][8]) @[TensorLoad.scala 238:43]
    node _T_6044 = cat(io.tensor.wr.bits.data[13][11], io.tensor.wr.bits.data[13][10]) @[TensorLoad.scala 238:43]
    node _T_6045 = cat(_T_6044, _T_6043) @[TensorLoad.scala 238:43]
    node _T_6046 = cat(io.tensor.wr.bits.data[13][13], io.tensor.wr.bits.data[13][12]) @[TensorLoad.scala 238:43]
    node _T_6047 = cat(io.tensor.wr.bits.data[13][15], io.tensor.wr.bits.data[13][14]) @[TensorLoad.scala 238:43]
    node _T_6048 = cat(_T_6047, _T_6046) @[TensorLoad.scala 238:43]
    node _T_6049 = cat(_T_6048, _T_6045) @[TensorLoad.scala 238:43]
    node _T_6050 = cat(_T_6049, _T_6042) @[TensorLoad.scala 238:43]
    wire _T_6059 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_6071 : UInt<128>
    _T_6071 <= _T_6050
    node _T_6072 = bits(_T_6071, 63, 0) @[TensorLoad.scala 238:58]
    _T_6059[0] <= _T_6072 @[TensorLoad.scala 238:58]
    node _T_6073 = bits(_T_6071, 127, 64) @[TensorLoad.scala 238:58]
    _T_6059[1] <= _T_6073 @[TensorLoad.scala 238:58]
    node _T_6074 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_6075 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_6076 = or(_T_6075, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_6078 = eq(set, UInt<4>("h0d")) @[TensorLoad.scala 242:51]
    node _T_6079 = and(_T_6076, _T_6078) @[TensorLoad.scala 242:45]
    node _T_6080 = mux(_T_6074, io.tensor.wr.valid, _T_6079) @[TensorLoad.scala 240:10]
    node _T_6081 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_6082 = mux(_T_6081, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_6083 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_6084 = mux(_T_6083, _T_6059, wdata_13) @[TensorLoad.scala 244:23]
    node _T_6098 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_6099 = mux(_T_6098, no_mask, wmask_13) @[TensorLoad.scala 245:23]
    when _T_6080 : @[TensorLoad.scala 246:18]
      write mport _T_6107 = tensorFile_13[_T_6082], clock
      when _T_6099[0] :
        _T_6107[0] <= _T_6084[0]
        skip
      when _T_6099[1] :
        _T_6107[1] <= _T_6084[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_6116 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_14[0] <= _T_6116 @[TensorLoad.scala 235:19]
    node _T_6118 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_14[0] <= _T_6118 @[TensorLoad.scala 236:19]
    node _T_6120 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_14[1] <= _T_6120 @[TensorLoad.scala 235:19]
    node _T_6122 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_14[1] <= _T_6122 @[TensorLoad.scala 236:19]
    node _T_6123 = cat(io.tensor.wr.bits.data[14][1], io.tensor.wr.bits.data[14][0]) @[TensorLoad.scala 238:43]
    node _T_6124 = cat(io.tensor.wr.bits.data[14][3], io.tensor.wr.bits.data[14][2]) @[TensorLoad.scala 238:43]
    node _T_6125 = cat(_T_6124, _T_6123) @[TensorLoad.scala 238:43]
    node _T_6126 = cat(io.tensor.wr.bits.data[14][5], io.tensor.wr.bits.data[14][4]) @[TensorLoad.scala 238:43]
    node _T_6127 = cat(io.tensor.wr.bits.data[14][7], io.tensor.wr.bits.data[14][6]) @[TensorLoad.scala 238:43]
    node _T_6128 = cat(_T_6127, _T_6126) @[TensorLoad.scala 238:43]
    node _T_6129 = cat(_T_6128, _T_6125) @[TensorLoad.scala 238:43]
    node _T_6130 = cat(io.tensor.wr.bits.data[14][9], io.tensor.wr.bits.data[14][8]) @[TensorLoad.scala 238:43]
    node _T_6131 = cat(io.tensor.wr.bits.data[14][11], io.tensor.wr.bits.data[14][10]) @[TensorLoad.scala 238:43]
    node _T_6132 = cat(_T_6131, _T_6130) @[TensorLoad.scala 238:43]
    node _T_6133 = cat(io.tensor.wr.bits.data[14][13], io.tensor.wr.bits.data[14][12]) @[TensorLoad.scala 238:43]
    node _T_6134 = cat(io.tensor.wr.bits.data[14][15], io.tensor.wr.bits.data[14][14]) @[TensorLoad.scala 238:43]
    node _T_6135 = cat(_T_6134, _T_6133) @[TensorLoad.scala 238:43]
    node _T_6136 = cat(_T_6135, _T_6132) @[TensorLoad.scala 238:43]
    node _T_6137 = cat(_T_6136, _T_6129) @[TensorLoad.scala 238:43]
    wire _T_6146 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_6158 : UInt<128>
    _T_6158 <= _T_6137
    node _T_6159 = bits(_T_6158, 63, 0) @[TensorLoad.scala 238:58]
    _T_6146[0] <= _T_6159 @[TensorLoad.scala 238:58]
    node _T_6160 = bits(_T_6158, 127, 64) @[TensorLoad.scala 238:58]
    _T_6146[1] <= _T_6160 @[TensorLoad.scala 238:58]
    node _T_6161 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_6162 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_6163 = or(_T_6162, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_6165 = eq(set, UInt<4>("h0e")) @[TensorLoad.scala 242:51]
    node _T_6166 = and(_T_6163, _T_6165) @[TensorLoad.scala 242:45]
    node _T_6167 = mux(_T_6161, io.tensor.wr.valid, _T_6166) @[TensorLoad.scala 240:10]
    node _T_6168 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_6169 = mux(_T_6168, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_6170 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_6171 = mux(_T_6170, _T_6146, wdata_14) @[TensorLoad.scala 244:23]
    node _T_6185 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_6186 = mux(_T_6185, no_mask, wmask_14) @[TensorLoad.scala 245:23]
    when _T_6167 : @[TensorLoad.scala 246:18]
      write mport _T_6194 = tensorFile_14[_T_6169], clock
      when _T_6186[0] :
        _T_6194[0] <= _T_6171[0]
        skip
      when _T_6186[1] :
        _T_6194[1] <= _T_6171[1]
        skip
      skip @[TensorLoad.scala 246:18]
    node _T_6203 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_15[0] <= _T_6203 @[TensorLoad.scala 235:19]
    node _T_6205 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_15[0] <= _T_6205 @[TensorLoad.scala 236:19]
    node _T_6207 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_15[1] <= _T_6207 @[TensorLoad.scala 235:19]
    node _T_6209 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_15[1] <= _T_6209 @[TensorLoad.scala 236:19]
    node _T_6210 = cat(io.tensor.wr.bits.data[15][1], io.tensor.wr.bits.data[15][0]) @[TensorLoad.scala 238:43]
    node _T_6211 = cat(io.tensor.wr.bits.data[15][3], io.tensor.wr.bits.data[15][2]) @[TensorLoad.scala 238:43]
    node _T_6212 = cat(_T_6211, _T_6210) @[TensorLoad.scala 238:43]
    node _T_6213 = cat(io.tensor.wr.bits.data[15][5], io.tensor.wr.bits.data[15][4]) @[TensorLoad.scala 238:43]
    node _T_6214 = cat(io.tensor.wr.bits.data[15][7], io.tensor.wr.bits.data[15][6]) @[TensorLoad.scala 238:43]
    node _T_6215 = cat(_T_6214, _T_6213) @[TensorLoad.scala 238:43]
    node _T_6216 = cat(_T_6215, _T_6212) @[TensorLoad.scala 238:43]
    node _T_6217 = cat(io.tensor.wr.bits.data[15][9], io.tensor.wr.bits.data[15][8]) @[TensorLoad.scala 238:43]
    node _T_6218 = cat(io.tensor.wr.bits.data[15][11], io.tensor.wr.bits.data[15][10]) @[TensorLoad.scala 238:43]
    node _T_6219 = cat(_T_6218, _T_6217) @[TensorLoad.scala 238:43]
    node _T_6220 = cat(io.tensor.wr.bits.data[15][13], io.tensor.wr.bits.data[15][12]) @[TensorLoad.scala 238:43]
    node _T_6221 = cat(io.tensor.wr.bits.data[15][15], io.tensor.wr.bits.data[15][14]) @[TensorLoad.scala 238:43]
    node _T_6222 = cat(_T_6221, _T_6220) @[TensorLoad.scala 238:43]
    node _T_6223 = cat(_T_6222, _T_6219) @[TensorLoad.scala 238:43]
    node _T_6224 = cat(_T_6223, _T_6216) @[TensorLoad.scala 238:43]
    wire _T_6233 : UInt<64>[2] @[TensorLoad.scala 238:58]
    wire _T_6245 : UInt<128>
    _T_6245 <= _T_6224
    node _T_6246 = bits(_T_6245, 63, 0) @[TensorLoad.scala 238:58]
    _T_6233[0] <= _T_6246 @[TensorLoad.scala 238:58]
    node _T_6247 = bits(_T_6245, 127, 64) @[TensorLoad.scala 238:58]
    _T_6233[1] <= _T_6247 @[TensorLoad.scala 238:58]
    node _T_6248 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_6249 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_6250 = or(_T_6249, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_6252 = eq(set, UInt<4>("h0f")) @[TensorLoad.scala 242:51]
    node _T_6253 = and(_T_6250, _T_6252) @[TensorLoad.scala 242:45]
    node _T_6254 = mux(_T_6248, io.tensor.wr.valid, _T_6253) @[TensorLoad.scala 240:10]
    node _T_6255 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_6256 = mux(_T_6255, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_6257 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_6258 = mux(_T_6257, _T_6233, wdata_15) @[TensorLoad.scala 244:23]
    node _T_6272 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_6273 = mux(_T_6272, no_mask, wmask_15) @[TensorLoad.scala 245:23]
    when _T_6254 : @[TensorLoad.scala 246:18]
      write mport _T_6281 = tensorFile_15[_T_6256], clock
      when _T_6273[0] :
        _T_6281[0] <= _T_6258[0]
        skip
      when _T_6273[1] :
        _T_6281[1] <= _T_6258[1]
        skip
      skip @[TensorLoad.scala 246:18]
    reg rvalid : UInt<1>, clock @[TensorLoad.scala 252:23]
    rvalid <= io.tensor.rd.idx.valid @[TensorLoad.scala 252:23]
    io.tensor.rd.data.valid <= rvalid @[TensorLoad.scala 253:27]
    wire _T_6291 : UInt @[TensorLoad.scala 256:26]
    _T_6291 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6291 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6293 = or(_T_6291, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6294 = bits(_T_6293, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_0 = tensorFile_0[_T_6294], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6303 : UInt @[TensorLoad.scala 256:26]
    _T_6303 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6303 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6305 = or(_T_6303, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6306 = bits(_T_6305, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_1 = tensorFile_1[_T_6306], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6315 : UInt @[TensorLoad.scala 256:26]
    _T_6315 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6315 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6317 = or(_T_6315, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6318 = bits(_T_6317, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_2 = tensorFile_2[_T_6318], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6327 : UInt @[TensorLoad.scala 256:26]
    _T_6327 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6327 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6329 = or(_T_6327, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6330 = bits(_T_6329, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_3 = tensorFile_3[_T_6330], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6339 : UInt @[TensorLoad.scala 256:26]
    _T_6339 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6339 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6341 = or(_T_6339, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6342 = bits(_T_6341, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_4 = tensorFile_4[_T_6342], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6351 : UInt @[TensorLoad.scala 256:26]
    _T_6351 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6351 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6353 = or(_T_6351, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6354 = bits(_T_6353, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_5 = tensorFile_5[_T_6354], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6363 : UInt @[TensorLoad.scala 256:26]
    _T_6363 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6363 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6365 = or(_T_6363, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6366 = bits(_T_6365, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_6 = tensorFile_6[_T_6366], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6375 : UInt @[TensorLoad.scala 256:26]
    _T_6375 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6375 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6377 = or(_T_6375, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6378 = bits(_T_6377, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_7 = tensorFile_7[_T_6378], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6387 : UInt @[TensorLoad.scala 256:26]
    _T_6387 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6387 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6389 = or(_T_6387, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6390 = bits(_T_6389, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_8 = tensorFile_8[_T_6390], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6399 : UInt @[TensorLoad.scala 256:26]
    _T_6399 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6399 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6401 = or(_T_6399, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6402 = bits(_T_6401, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_9 = tensorFile_9[_T_6402], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6411 : UInt @[TensorLoad.scala 256:26]
    _T_6411 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6411 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6413 = or(_T_6411, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6414 = bits(_T_6413, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_10 = tensorFile_10[_T_6414], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6423 : UInt @[TensorLoad.scala 256:26]
    _T_6423 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6423 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6425 = or(_T_6423, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6426 = bits(_T_6425, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_11 = tensorFile_11[_T_6426], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6435 : UInt @[TensorLoad.scala 256:26]
    _T_6435 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6435 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6437 = or(_T_6435, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6438 = bits(_T_6437, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_12 = tensorFile_12[_T_6438], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6447 : UInt @[TensorLoad.scala 256:26]
    _T_6447 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6447 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6449 = or(_T_6447, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6450 = bits(_T_6449, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_13 = tensorFile_13[_T_6450], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6459 : UInt @[TensorLoad.scala 256:26]
    _T_6459 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6459 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6461 = or(_T_6459, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6462 = bits(_T_6461, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_14 = tensorFile_14[_T_6462], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    wire _T_6471 : UInt @[TensorLoad.scala 256:26]
    _T_6471 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_6471 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_6473 = or(_T_6471, UInt<10>("h00")) @[TensorLoad.scala 256:26]
      node _T_6474 = bits(_T_6473, 9, 0) @[TensorLoad.scala 256:26]
      read mport rdata_15 = tensorFile_15[_T_6474], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    node _T_6482 = cat(rdata_0[1], rdata_0[0]) @[TensorLoad.scala 259:38]
    wire _T_6536 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_6607 : UInt<128>
    _T_6607 <= _T_6482
    node _T_6608 = bits(_T_6607, 7, 0) @[TensorLoad.scala 259:53]
    _T_6536[0] <= _T_6608 @[TensorLoad.scala 259:53]
    node _T_6609 = bits(_T_6607, 15, 8) @[TensorLoad.scala 259:53]
    _T_6536[1] <= _T_6609 @[TensorLoad.scala 259:53]
    node _T_6610 = bits(_T_6607, 23, 16) @[TensorLoad.scala 259:53]
    _T_6536[2] <= _T_6610 @[TensorLoad.scala 259:53]
    node _T_6611 = bits(_T_6607, 31, 24) @[TensorLoad.scala 259:53]
    _T_6536[3] <= _T_6611 @[TensorLoad.scala 259:53]
    node _T_6612 = bits(_T_6607, 39, 32) @[TensorLoad.scala 259:53]
    _T_6536[4] <= _T_6612 @[TensorLoad.scala 259:53]
    node _T_6613 = bits(_T_6607, 47, 40) @[TensorLoad.scala 259:53]
    _T_6536[5] <= _T_6613 @[TensorLoad.scala 259:53]
    node _T_6614 = bits(_T_6607, 55, 48) @[TensorLoad.scala 259:53]
    _T_6536[6] <= _T_6614 @[TensorLoad.scala 259:53]
    node _T_6615 = bits(_T_6607, 63, 56) @[TensorLoad.scala 259:53]
    _T_6536[7] <= _T_6615 @[TensorLoad.scala 259:53]
    node _T_6616 = bits(_T_6607, 71, 64) @[TensorLoad.scala 259:53]
    _T_6536[8] <= _T_6616 @[TensorLoad.scala 259:53]
    node _T_6617 = bits(_T_6607, 79, 72) @[TensorLoad.scala 259:53]
    _T_6536[9] <= _T_6617 @[TensorLoad.scala 259:53]
    node _T_6618 = bits(_T_6607, 87, 80) @[TensorLoad.scala 259:53]
    _T_6536[10] <= _T_6618 @[TensorLoad.scala 259:53]
    node _T_6619 = bits(_T_6607, 95, 88) @[TensorLoad.scala 259:53]
    _T_6536[11] <= _T_6619 @[TensorLoad.scala 259:53]
    node _T_6620 = bits(_T_6607, 103, 96) @[TensorLoad.scala 259:53]
    _T_6536[12] <= _T_6620 @[TensorLoad.scala 259:53]
    node _T_6621 = bits(_T_6607, 111, 104) @[TensorLoad.scala 259:53]
    _T_6536[13] <= _T_6621 @[TensorLoad.scala 259:53]
    node _T_6622 = bits(_T_6607, 119, 112) @[TensorLoad.scala 259:53]
    _T_6536[14] <= _T_6622 @[TensorLoad.scala 259:53]
    node _T_6623 = bits(_T_6607, 127, 120) @[TensorLoad.scala 259:53]
    _T_6536[15] <= _T_6623 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[0][0] <= _T_6536[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][1] <= _T_6536[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][2] <= _T_6536[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][3] <= _T_6536[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][4] <= _T_6536[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][5] <= _T_6536[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][6] <= _T_6536[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][7] <= _T_6536[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][8] <= _T_6536[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][9] <= _T_6536[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][10] <= _T_6536[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][11] <= _T_6536[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][12] <= _T_6536[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][13] <= _T_6536[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][14] <= _T_6536[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][15] <= _T_6536[15] @[TensorLoad.scala 259:33]
    node _T_6624 = cat(rdata_1[1], rdata_1[0]) @[TensorLoad.scala 259:38]
    wire _T_6678 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_6749 : UInt<128>
    _T_6749 <= _T_6624
    node _T_6750 = bits(_T_6749, 7, 0) @[TensorLoad.scala 259:53]
    _T_6678[0] <= _T_6750 @[TensorLoad.scala 259:53]
    node _T_6751 = bits(_T_6749, 15, 8) @[TensorLoad.scala 259:53]
    _T_6678[1] <= _T_6751 @[TensorLoad.scala 259:53]
    node _T_6752 = bits(_T_6749, 23, 16) @[TensorLoad.scala 259:53]
    _T_6678[2] <= _T_6752 @[TensorLoad.scala 259:53]
    node _T_6753 = bits(_T_6749, 31, 24) @[TensorLoad.scala 259:53]
    _T_6678[3] <= _T_6753 @[TensorLoad.scala 259:53]
    node _T_6754 = bits(_T_6749, 39, 32) @[TensorLoad.scala 259:53]
    _T_6678[4] <= _T_6754 @[TensorLoad.scala 259:53]
    node _T_6755 = bits(_T_6749, 47, 40) @[TensorLoad.scala 259:53]
    _T_6678[5] <= _T_6755 @[TensorLoad.scala 259:53]
    node _T_6756 = bits(_T_6749, 55, 48) @[TensorLoad.scala 259:53]
    _T_6678[6] <= _T_6756 @[TensorLoad.scala 259:53]
    node _T_6757 = bits(_T_6749, 63, 56) @[TensorLoad.scala 259:53]
    _T_6678[7] <= _T_6757 @[TensorLoad.scala 259:53]
    node _T_6758 = bits(_T_6749, 71, 64) @[TensorLoad.scala 259:53]
    _T_6678[8] <= _T_6758 @[TensorLoad.scala 259:53]
    node _T_6759 = bits(_T_6749, 79, 72) @[TensorLoad.scala 259:53]
    _T_6678[9] <= _T_6759 @[TensorLoad.scala 259:53]
    node _T_6760 = bits(_T_6749, 87, 80) @[TensorLoad.scala 259:53]
    _T_6678[10] <= _T_6760 @[TensorLoad.scala 259:53]
    node _T_6761 = bits(_T_6749, 95, 88) @[TensorLoad.scala 259:53]
    _T_6678[11] <= _T_6761 @[TensorLoad.scala 259:53]
    node _T_6762 = bits(_T_6749, 103, 96) @[TensorLoad.scala 259:53]
    _T_6678[12] <= _T_6762 @[TensorLoad.scala 259:53]
    node _T_6763 = bits(_T_6749, 111, 104) @[TensorLoad.scala 259:53]
    _T_6678[13] <= _T_6763 @[TensorLoad.scala 259:53]
    node _T_6764 = bits(_T_6749, 119, 112) @[TensorLoad.scala 259:53]
    _T_6678[14] <= _T_6764 @[TensorLoad.scala 259:53]
    node _T_6765 = bits(_T_6749, 127, 120) @[TensorLoad.scala 259:53]
    _T_6678[15] <= _T_6765 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[1][0] <= _T_6678[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][1] <= _T_6678[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][2] <= _T_6678[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][3] <= _T_6678[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][4] <= _T_6678[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][5] <= _T_6678[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][6] <= _T_6678[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][7] <= _T_6678[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][8] <= _T_6678[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][9] <= _T_6678[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][10] <= _T_6678[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][11] <= _T_6678[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][12] <= _T_6678[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][13] <= _T_6678[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][14] <= _T_6678[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[1][15] <= _T_6678[15] @[TensorLoad.scala 259:33]
    node _T_6766 = cat(rdata_2[1], rdata_2[0]) @[TensorLoad.scala 259:38]
    wire _T_6820 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_6891 : UInt<128>
    _T_6891 <= _T_6766
    node _T_6892 = bits(_T_6891, 7, 0) @[TensorLoad.scala 259:53]
    _T_6820[0] <= _T_6892 @[TensorLoad.scala 259:53]
    node _T_6893 = bits(_T_6891, 15, 8) @[TensorLoad.scala 259:53]
    _T_6820[1] <= _T_6893 @[TensorLoad.scala 259:53]
    node _T_6894 = bits(_T_6891, 23, 16) @[TensorLoad.scala 259:53]
    _T_6820[2] <= _T_6894 @[TensorLoad.scala 259:53]
    node _T_6895 = bits(_T_6891, 31, 24) @[TensorLoad.scala 259:53]
    _T_6820[3] <= _T_6895 @[TensorLoad.scala 259:53]
    node _T_6896 = bits(_T_6891, 39, 32) @[TensorLoad.scala 259:53]
    _T_6820[4] <= _T_6896 @[TensorLoad.scala 259:53]
    node _T_6897 = bits(_T_6891, 47, 40) @[TensorLoad.scala 259:53]
    _T_6820[5] <= _T_6897 @[TensorLoad.scala 259:53]
    node _T_6898 = bits(_T_6891, 55, 48) @[TensorLoad.scala 259:53]
    _T_6820[6] <= _T_6898 @[TensorLoad.scala 259:53]
    node _T_6899 = bits(_T_6891, 63, 56) @[TensorLoad.scala 259:53]
    _T_6820[7] <= _T_6899 @[TensorLoad.scala 259:53]
    node _T_6900 = bits(_T_6891, 71, 64) @[TensorLoad.scala 259:53]
    _T_6820[8] <= _T_6900 @[TensorLoad.scala 259:53]
    node _T_6901 = bits(_T_6891, 79, 72) @[TensorLoad.scala 259:53]
    _T_6820[9] <= _T_6901 @[TensorLoad.scala 259:53]
    node _T_6902 = bits(_T_6891, 87, 80) @[TensorLoad.scala 259:53]
    _T_6820[10] <= _T_6902 @[TensorLoad.scala 259:53]
    node _T_6903 = bits(_T_6891, 95, 88) @[TensorLoad.scala 259:53]
    _T_6820[11] <= _T_6903 @[TensorLoad.scala 259:53]
    node _T_6904 = bits(_T_6891, 103, 96) @[TensorLoad.scala 259:53]
    _T_6820[12] <= _T_6904 @[TensorLoad.scala 259:53]
    node _T_6905 = bits(_T_6891, 111, 104) @[TensorLoad.scala 259:53]
    _T_6820[13] <= _T_6905 @[TensorLoad.scala 259:53]
    node _T_6906 = bits(_T_6891, 119, 112) @[TensorLoad.scala 259:53]
    _T_6820[14] <= _T_6906 @[TensorLoad.scala 259:53]
    node _T_6907 = bits(_T_6891, 127, 120) @[TensorLoad.scala 259:53]
    _T_6820[15] <= _T_6907 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[2][0] <= _T_6820[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][1] <= _T_6820[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][2] <= _T_6820[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][3] <= _T_6820[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][4] <= _T_6820[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][5] <= _T_6820[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][6] <= _T_6820[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][7] <= _T_6820[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][8] <= _T_6820[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][9] <= _T_6820[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][10] <= _T_6820[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][11] <= _T_6820[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][12] <= _T_6820[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][13] <= _T_6820[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][14] <= _T_6820[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[2][15] <= _T_6820[15] @[TensorLoad.scala 259:33]
    node _T_6908 = cat(rdata_3[1], rdata_3[0]) @[TensorLoad.scala 259:38]
    wire _T_6962 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_7033 : UInt<128>
    _T_7033 <= _T_6908
    node _T_7034 = bits(_T_7033, 7, 0) @[TensorLoad.scala 259:53]
    _T_6962[0] <= _T_7034 @[TensorLoad.scala 259:53]
    node _T_7035 = bits(_T_7033, 15, 8) @[TensorLoad.scala 259:53]
    _T_6962[1] <= _T_7035 @[TensorLoad.scala 259:53]
    node _T_7036 = bits(_T_7033, 23, 16) @[TensorLoad.scala 259:53]
    _T_6962[2] <= _T_7036 @[TensorLoad.scala 259:53]
    node _T_7037 = bits(_T_7033, 31, 24) @[TensorLoad.scala 259:53]
    _T_6962[3] <= _T_7037 @[TensorLoad.scala 259:53]
    node _T_7038 = bits(_T_7033, 39, 32) @[TensorLoad.scala 259:53]
    _T_6962[4] <= _T_7038 @[TensorLoad.scala 259:53]
    node _T_7039 = bits(_T_7033, 47, 40) @[TensorLoad.scala 259:53]
    _T_6962[5] <= _T_7039 @[TensorLoad.scala 259:53]
    node _T_7040 = bits(_T_7033, 55, 48) @[TensorLoad.scala 259:53]
    _T_6962[6] <= _T_7040 @[TensorLoad.scala 259:53]
    node _T_7041 = bits(_T_7033, 63, 56) @[TensorLoad.scala 259:53]
    _T_6962[7] <= _T_7041 @[TensorLoad.scala 259:53]
    node _T_7042 = bits(_T_7033, 71, 64) @[TensorLoad.scala 259:53]
    _T_6962[8] <= _T_7042 @[TensorLoad.scala 259:53]
    node _T_7043 = bits(_T_7033, 79, 72) @[TensorLoad.scala 259:53]
    _T_6962[9] <= _T_7043 @[TensorLoad.scala 259:53]
    node _T_7044 = bits(_T_7033, 87, 80) @[TensorLoad.scala 259:53]
    _T_6962[10] <= _T_7044 @[TensorLoad.scala 259:53]
    node _T_7045 = bits(_T_7033, 95, 88) @[TensorLoad.scala 259:53]
    _T_6962[11] <= _T_7045 @[TensorLoad.scala 259:53]
    node _T_7046 = bits(_T_7033, 103, 96) @[TensorLoad.scala 259:53]
    _T_6962[12] <= _T_7046 @[TensorLoad.scala 259:53]
    node _T_7047 = bits(_T_7033, 111, 104) @[TensorLoad.scala 259:53]
    _T_6962[13] <= _T_7047 @[TensorLoad.scala 259:53]
    node _T_7048 = bits(_T_7033, 119, 112) @[TensorLoad.scala 259:53]
    _T_6962[14] <= _T_7048 @[TensorLoad.scala 259:53]
    node _T_7049 = bits(_T_7033, 127, 120) @[TensorLoad.scala 259:53]
    _T_6962[15] <= _T_7049 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[3][0] <= _T_6962[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][1] <= _T_6962[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][2] <= _T_6962[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][3] <= _T_6962[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][4] <= _T_6962[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][5] <= _T_6962[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][6] <= _T_6962[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][7] <= _T_6962[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][8] <= _T_6962[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][9] <= _T_6962[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][10] <= _T_6962[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][11] <= _T_6962[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][12] <= _T_6962[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][13] <= _T_6962[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][14] <= _T_6962[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[3][15] <= _T_6962[15] @[TensorLoad.scala 259:33]
    node _T_7050 = cat(rdata_4[1], rdata_4[0]) @[TensorLoad.scala 259:38]
    wire _T_7104 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_7175 : UInt<128>
    _T_7175 <= _T_7050
    node _T_7176 = bits(_T_7175, 7, 0) @[TensorLoad.scala 259:53]
    _T_7104[0] <= _T_7176 @[TensorLoad.scala 259:53]
    node _T_7177 = bits(_T_7175, 15, 8) @[TensorLoad.scala 259:53]
    _T_7104[1] <= _T_7177 @[TensorLoad.scala 259:53]
    node _T_7178 = bits(_T_7175, 23, 16) @[TensorLoad.scala 259:53]
    _T_7104[2] <= _T_7178 @[TensorLoad.scala 259:53]
    node _T_7179 = bits(_T_7175, 31, 24) @[TensorLoad.scala 259:53]
    _T_7104[3] <= _T_7179 @[TensorLoad.scala 259:53]
    node _T_7180 = bits(_T_7175, 39, 32) @[TensorLoad.scala 259:53]
    _T_7104[4] <= _T_7180 @[TensorLoad.scala 259:53]
    node _T_7181 = bits(_T_7175, 47, 40) @[TensorLoad.scala 259:53]
    _T_7104[5] <= _T_7181 @[TensorLoad.scala 259:53]
    node _T_7182 = bits(_T_7175, 55, 48) @[TensorLoad.scala 259:53]
    _T_7104[6] <= _T_7182 @[TensorLoad.scala 259:53]
    node _T_7183 = bits(_T_7175, 63, 56) @[TensorLoad.scala 259:53]
    _T_7104[7] <= _T_7183 @[TensorLoad.scala 259:53]
    node _T_7184 = bits(_T_7175, 71, 64) @[TensorLoad.scala 259:53]
    _T_7104[8] <= _T_7184 @[TensorLoad.scala 259:53]
    node _T_7185 = bits(_T_7175, 79, 72) @[TensorLoad.scala 259:53]
    _T_7104[9] <= _T_7185 @[TensorLoad.scala 259:53]
    node _T_7186 = bits(_T_7175, 87, 80) @[TensorLoad.scala 259:53]
    _T_7104[10] <= _T_7186 @[TensorLoad.scala 259:53]
    node _T_7187 = bits(_T_7175, 95, 88) @[TensorLoad.scala 259:53]
    _T_7104[11] <= _T_7187 @[TensorLoad.scala 259:53]
    node _T_7188 = bits(_T_7175, 103, 96) @[TensorLoad.scala 259:53]
    _T_7104[12] <= _T_7188 @[TensorLoad.scala 259:53]
    node _T_7189 = bits(_T_7175, 111, 104) @[TensorLoad.scala 259:53]
    _T_7104[13] <= _T_7189 @[TensorLoad.scala 259:53]
    node _T_7190 = bits(_T_7175, 119, 112) @[TensorLoad.scala 259:53]
    _T_7104[14] <= _T_7190 @[TensorLoad.scala 259:53]
    node _T_7191 = bits(_T_7175, 127, 120) @[TensorLoad.scala 259:53]
    _T_7104[15] <= _T_7191 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[4][0] <= _T_7104[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][1] <= _T_7104[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][2] <= _T_7104[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][3] <= _T_7104[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][4] <= _T_7104[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][5] <= _T_7104[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][6] <= _T_7104[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][7] <= _T_7104[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][8] <= _T_7104[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][9] <= _T_7104[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][10] <= _T_7104[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][11] <= _T_7104[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][12] <= _T_7104[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][13] <= _T_7104[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][14] <= _T_7104[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[4][15] <= _T_7104[15] @[TensorLoad.scala 259:33]
    node _T_7192 = cat(rdata_5[1], rdata_5[0]) @[TensorLoad.scala 259:38]
    wire _T_7246 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_7317 : UInt<128>
    _T_7317 <= _T_7192
    node _T_7318 = bits(_T_7317, 7, 0) @[TensorLoad.scala 259:53]
    _T_7246[0] <= _T_7318 @[TensorLoad.scala 259:53]
    node _T_7319 = bits(_T_7317, 15, 8) @[TensorLoad.scala 259:53]
    _T_7246[1] <= _T_7319 @[TensorLoad.scala 259:53]
    node _T_7320 = bits(_T_7317, 23, 16) @[TensorLoad.scala 259:53]
    _T_7246[2] <= _T_7320 @[TensorLoad.scala 259:53]
    node _T_7321 = bits(_T_7317, 31, 24) @[TensorLoad.scala 259:53]
    _T_7246[3] <= _T_7321 @[TensorLoad.scala 259:53]
    node _T_7322 = bits(_T_7317, 39, 32) @[TensorLoad.scala 259:53]
    _T_7246[4] <= _T_7322 @[TensorLoad.scala 259:53]
    node _T_7323 = bits(_T_7317, 47, 40) @[TensorLoad.scala 259:53]
    _T_7246[5] <= _T_7323 @[TensorLoad.scala 259:53]
    node _T_7324 = bits(_T_7317, 55, 48) @[TensorLoad.scala 259:53]
    _T_7246[6] <= _T_7324 @[TensorLoad.scala 259:53]
    node _T_7325 = bits(_T_7317, 63, 56) @[TensorLoad.scala 259:53]
    _T_7246[7] <= _T_7325 @[TensorLoad.scala 259:53]
    node _T_7326 = bits(_T_7317, 71, 64) @[TensorLoad.scala 259:53]
    _T_7246[8] <= _T_7326 @[TensorLoad.scala 259:53]
    node _T_7327 = bits(_T_7317, 79, 72) @[TensorLoad.scala 259:53]
    _T_7246[9] <= _T_7327 @[TensorLoad.scala 259:53]
    node _T_7328 = bits(_T_7317, 87, 80) @[TensorLoad.scala 259:53]
    _T_7246[10] <= _T_7328 @[TensorLoad.scala 259:53]
    node _T_7329 = bits(_T_7317, 95, 88) @[TensorLoad.scala 259:53]
    _T_7246[11] <= _T_7329 @[TensorLoad.scala 259:53]
    node _T_7330 = bits(_T_7317, 103, 96) @[TensorLoad.scala 259:53]
    _T_7246[12] <= _T_7330 @[TensorLoad.scala 259:53]
    node _T_7331 = bits(_T_7317, 111, 104) @[TensorLoad.scala 259:53]
    _T_7246[13] <= _T_7331 @[TensorLoad.scala 259:53]
    node _T_7332 = bits(_T_7317, 119, 112) @[TensorLoad.scala 259:53]
    _T_7246[14] <= _T_7332 @[TensorLoad.scala 259:53]
    node _T_7333 = bits(_T_7317, 127, 120) @[TensorLoad.scala 259:53]
    _T_7246[15] <= _T_7333 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[5][0] <= _T_7246[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][1] <= _T_7246[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][2] <= _T_7246[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][3] <= _T_7246[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][4] <= _T_7246[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][5] <= _T_7246[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][6] <= _T_7246[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][7] <= _T_7246[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][8] <= _T_7246[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][9] <= _T_7246[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][10] <= _T_7246[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][11] <= _T_7246[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][12] <= _T_7246[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][13] <= _T_7246[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][14] <= _T_7246[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[5][15] <= _T_7246[15] @[TensorLoad.scala 259:33]
    node _T_7334 = cat(rdata_6[1], rdata_6[0]) @[TensorLoad.scala 259:38]
    wire _T_7388 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_7459 : UInt<128>
    _T_7459 <= _T_7334
    node _T_7460 = bits(_T_7459, 7, 0) @[TensorLoad.scala 259:53]
    _T_7388[0] <= _T_7460 @[TensorLoad.scala 259:53]
    node _T_7461 = bits(_T_7459, 15, 8) @[TensorLoad.scala 259:53]
    _T_7388[1] <= _T_7461 @[TensorLoad.scala 259:53]
    node _T_7462 = bits(_T_7459, 23, 16) @[TensorLoad.scala 259:53]
    _T_7388[2] <= _T_7462 @[TensorLoad.scala 259:53]
    node _T_7463 = bits(_T_7459, 31, 24) @[TensorLoad.scala 259:53]
    _T_7388[3] <= _T_7463 @[TensorLoad.scala 259:53]
    node _T_7464 = bits(_T_7459, 39, 32) @[TensorLoad.scala 259:53]
    _T_7388[4] <= _T_7464 @[TensorLoad.scala 259:53]
    node _T_7465 = bits(_T_7459, 47, 40) @[TensorLoad.scala 259:53]
    _T_7388[5] <= _T_7465 @[TensorLoad.scala 259:53]
    node _T_7466 = bits(_T_7459, 55, 48) @[TensorLoad.scala 259:53]
    _T_7388[6] <= _T_7466 @[TensorLoad.scala 259:53]
    node _T_7467 = bits(_T_7459, 63, 56) @[TensorLoad.scala 259:53]
    _T_7388[7] <= _T_7467 @[TensorLoad.scala 259:53]
    node _T_7468 = bits(_T_7459, 71, 64) @[TensorLoad.scala 259:53]
    _T_7388[8] <= _T_7468 @[TensorLoad.scala 259:53]
    node _T_7469 = bits(_T_7459, 79, 72) @[TensorLoad.scala 259:53]
    _T_7388[9] <= _T_7469 @[TensorLoad.scala 259:53]
    node _T_7470 = bits(_T_7459, 87, 80) @[TensorLoad.scala 259:53]
    _T_7388[10] <= _T_7470 @[TensorLoad.scala 259:53]
    node _T_7471 = bits(_T_7459, 95, 88) @[TensorLoad.scala 259:53]
    _T_7388[11] <= _T_7471 @[TensorLoad.scala 259:53]
    node _T_7472 = bits(_T_7459, 103, 96) @[TensorLoad.scala 259:53]
    _T_7388[12] <= _T_7472 @[TensorLoad.scala 259:53]
    node _T_7473 = bits(_T_7459, 111, 104) @[TensorLoad.scala 259:53]
    _T_7388[13] <= _T_7473 @[TensorLoad.scala 259:53]
    node _T_7474 = bits(_T_7459, 119, 112) @[TensorLoad.scala 259:53]
    _T_7388[14] <= _T_7474 @[TensorLoad.scala 259:53]
    node _T_7475 = bits(_T_7459, 127, 120) @[TensorLoad.scala 259:53]
    _T_7388[15] <= _T_7475 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[6][0] <= _T_7388[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][1] <= _T_7388[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][2] <= _T_7388[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][3] <= _T_7388[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][4] <= _T_7388[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][5] <= _T_7388[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][6] <= _T_7388[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][7] <= _T_7388[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][8] <= _T_7388[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][9] <= _T_7388[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][10] <= _T_7388[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][11] <= _T_7388[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][12] <= _T_7388[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][13] <= _T_7388[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][14] <= _T_7388[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[6][15] <= _T_7388[15] @[TensorLoad.scala 259:33]
    node _T_7476 = cat(rdata_7[1], rdata_7[0]) @[TensorLoad.scala 259:38]
    wire _T_7530 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_7601 : UInt<128>
    _T_7601 <= _T_7476
    node _T_7602 = bits(_T_7601, 7, 0) @[TensorLoad.scala 259:53]
    _T_7530[0] <= _T_7602 @[TensorLoad.scala 259:53]
    node _T_7603 = bits(_T_7601, 15, 8) @[TensorLoad.scala 259:53]
    _T_7530[1] <= _T_7603 @[TensorLoad.scala 259:53]
    node _T_7604 = bits(_T_7601, 23, 16) @[TensorLoad.scala 259:53]
    _T_7530[2] <= _T_7604 @[TensorLoad.scala 259:53]
    node _T_7605 = bits(_T_7601, 31, 24) @[TensorLoad.scala 259:53]
    _T_7530[3] <= _T_7605 @[TensorLoad.scala 259:53]
    node _T_7606 = bits(_T_7601, 39, 32) @[TensorLoad.scala 259:53]
    _T_7530[4] <= _T_7606 @[TensorLoad.scala 259:53]
    node _T_7607 = bits(_T_7601, 47, 40) @[TensorLoad.scala 259:53]
    _T_7530[5] <= _T_7607 @[TensorLoad.scala 259:53]
    node _T_7608 = bits(_T_7601, 55, 48) @[TensorLoad.scala 259:53]
    _T_7530[6] <= _T_7608 @[TensorLoad.scala 259:53]
    node _T_7609 = bits(_T_7601, 63, 56) @[TensorLoad.scala 259:53]
    _T_7530[7] <= _T_7609 @[TensorLoad.scala 259:53]
    node _T_7610 = bits(_T_7601, 71, 64) @[TensorLoad.scala 259:53]
    _T_7530[8] <= _T_7610 @[TensorLoad.scala 259:53]
    node _T_7611 = bits(_T_7601, 79, 72) @[TensorLoad.scala 259:53]
    _T_7530[9] <= _T_7611 @[TensorLoad.scala 259:53]
    node _T_7612 = bits(_T_7601, 87, 80) @[TensorLoad.scala 259:53]
    _T_7530[10] <= _T_7612 @[TensorLoad.scala 259:53]
    node _T_7613 = bits(_T_7601, 95, 88) @[TensorLoad.scala 259:53]
    _T_7530[11] <= _T_7613 @[TensorLoad.scala 259:53]
    node _T_7614 = bits(_T_7601, 103, 96) @[TensorLoad.scala 259:53]
    _T_7530[12] <= _T_7614 @[TensorLoad.scala 259:53]
    node _T_7615 = bits(_T_7601, 111, 104) @[TensorLoad.scala 259:53]
    _T_7530[13] <= _T_7615 @[TensorLoad.scala 259:53]
    node _T_7616 = bits(_T_7601, 119, 112) @[TensorLoad.scala 259:53]
    _T_7530[14] <= _T_7616 @[TensorLoad.scala 259:53]
    node _T_7617 = bits(_T_7601, 127, 120) @[TensorLoad.scala 259:53]
    _T_7530[15] <= _T_7617 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[7][0] <= _T_7530[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][1] <= _T_7530[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][2] <= _T_7530[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][3] <= _T_7530[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][4] <= _T_7530[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][5] <= _T_7530[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][6] <= _T_7530[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][7] <= _T_7530[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][8] <= _T_7530[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][9] <= _T_7530[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][10] <= _T_7530[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][11] <= _T_7530[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][12] <= _T_7530[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][13] <= _T_7530[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][14] <= _T_7530[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[7][15] <= _T_7530[15] @[TensorLoad.scala 259:33]
    node _T_7618 = cat(rdata_8[1], rdata_8[0]) @[TensorLoad.scala 259:38]
    wire _T_7672 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_7743 : UInt<128>
    _T_7743 <= _T_7618
    node _T_7744 = bits(_T_7743, 7, 0) @[TensorLoad.scala 259:53]
    _T_7672[0] <= _T_7744 @[TensorLoad.scala 259:53]
    node _T_7745 = bits(_T_7743, 15, 8) @[TensorLoad.scala 259:53]
    _T_7672[1] <= _T_7745 @[TensorLoad.scala 259:53]
    node _T_7746 = bits(_T_7743, 23, 16) @[TensorLoad.scala 259:53]
    _T_7672[2] <= _T_7746 @[TensorLoad.scala 259:53]
    node _T_7747 = bits(_T_7743, 31, 24) @[TensorLoad.scala 259:53]
    _T_7672[3] <= _T_7747 @[TensorLoad.scala 259:53]
    node _T_7748 = bits(_T_7743, 39, 32) @[TensorLoad.scala 259:53]
    _T_7672[4] <= _T_7748 @[TensorLoad.scala 259:53]
    node _T_7749 = bits(_T_7743, 47, 40) @[TensorLoad.scala 259:53]
    _T_7672[5] <= _T_7749 @[TensorLoad.scala 259:53]
    node _T_7750 = bits(_T_7743, 55, 48) @[TensorLoad.scala 259:53]
    _T_7672[6] <= _T_7750 @[TensorLoad.scala 259:53]
    node _T_7751 = bits(_T_7743, 63, 56) @[TensorLoad.scala 259:53]
    _T_7672[7] <= _T_7751 @[TensorLoad.scala 259:53]
    node _T_7752 = bits(_T_7743, 71, 64) @[TensorLoad.scala 259:53]
    _T_7672[8] <= _T_7752 @[TensorLoad.scala 259:53]
    node _T_7753 = bits(_T_7743, 79, 72) @[TensorLoad.scala 259:53]
    _T_7672[9] <= _T_7753 @[TensorLoad.scala 259:53]
    node _T_7754 = bits(_T_7743, 87, 80) @[TensorLoad.scala 259:53]
    _T_7672[10] <= _T_7754 @[TensorLoad.scala 259:53]
    node _T_7755 = bits(_T_7743, 95, 88) @[TensorLoad.scala 259:53]
    _T_7672[11] <= _T_7755 @[TensorLoad.scala 259:53]
    node _T_7756 = bits(_T_7743, 103, 96) @[TensorLoad.scala 259:53]
    _T_7672[12] <= _T_7756 @[TensorLoad.scala 259:53]
    node _T_7757 = bits(_T_7743, 111, 104) @[TensorLoad.scala 259:53]
    _T_7672[13] <= _T_7757 @[TensorLoad.scala 259:53]
    node _T_7758 = bits(_T_7743, 119, 112) @[TensorLoad.scala 259:53]
    _T_7672[14] <= _T_7758 @[TensorLoad.scala 259:53]
    node _T_7759 = bits(_T_7743, 127, 120) @[TensorLoad.scala 259:53]
    _T_7672[15] <= _T_7759 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[8][0] <= _T_7672[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][1] <= _T_7672[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][2] <= _T_7672[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][3] <= _T_7672[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][4] <= _T_7672[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][5] <= _T_7672[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][6] <= _T_7672[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][7] <= _T_7672[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][8] <= _T_7672[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][9] <= _T_7672[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][10] <= _T_7672[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][11] <= _T_7672[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][12] <= _T_7672[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][13] <= _T_7672[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][14] <= _T_7672[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[8][15] <= _T_7672[15] @[TensorLoad.scala 259:33]
    node _T_7760 = cat(rdata_9[1], rdata_9[0]) @[TensorLoad.scala 259:38]
    wire _T_7814 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_7885 : UInt<128>
    _T_7885 <= _T_7760
    node _T_7886 = bits(_T_7885, 7, 0) @[TensorLoad.scala 259:53]
    _T_7814[0] <= _T_7886 @[TensorLoad.scala 259:53]
    node _T_7887 = bits(_T_7885, 15, 8) @[TensorLoad.scala 259:53]
    _T_7814[1] <= _T_7887 @[TensorLoad.scala 259:53]
    node _T_7888 = bits(_T_7885, 23, 16) @[TensorLoad.scala 259:53]
    _T_7814[2] <= _T_7888 @[TensorLoad.scala 259:53]
    node _T_7889 = bits(_T_7885, 31, 24) @[TensorLoad.scala 259:53]
    _T_7814[3] <= _T_7889 @[TensorLoad.scala 259:53]
    node _T_7890 = bits(_T_7885, 39, 32) @[TensorLoad.scala 259:53]
    _T_7814[4] <= _T_7890 @[TensorLoad.scala 259:53]
    node _T_7891 = bits(_T_7885, 47, 40) @[TensorLoad.scala 259:53]
    _T_7814[5] <= _T_7891 @[TensorLoad.scala 259:53]
    node _T_7892 = bits(_T_7885, 55, 48) @[TensorLoad.scala 259:53]
    _T_7814[6] <= _T_7892 @[TensorLoad.scala 259:53]
    node _T_7893 = bits(_T_7885, 63, 56) @[TensorLoad.scala 259:53]
    _T_7814[7] <= _T_7893 @[TensorLoad.scala 259:53]
    node _T_7894 = bits(_T_7885, 71, 64) @[TensorLoad.scala 259:53]
    _T_7814[8] <= _T_7894 @[TensorLoad.scala 259:53]
    node _T_7895 = bits(_T_7885, 79, 72) @[TensorLoad.scala 259:53]
    _T_7814[9] <= _T_7895 @[TensorLoad.scala 259:53]
    node _T_7896 = bits(_T_7885, 87, 80) @[TensorLoad.scala 259:53]
    _T_7814[10] <= _T_7896 @[TensorLoad.scala 259:53]
    node _T_7897 = bits(_T_7885, 95, 88) @[TensorLoad.scala 259:53]
    _T_7814[11] <= _T_7897 @[TensorLoad.scala 259:53]
    node _T_7898 = bits(_T_7885, 103, 96) @[TensorLoad.scala 259:53]
    _T_7814[12] <= _T_7898 @[TensorLoad.scala 259:53]
    node _T_7899 = bits(_T_7885, 111, 104) @[TensorLoad.scala 259:53]
    _T_7814[13] <= _T_7899 @[TensorLoad.scala 259:53]
    node _T_7900 = bits(_T_7885, 119, 112) @[TensorLoad.scala 259:53]
    _T_7814[14] <= _T_7900 @[TensorLoad.scala 259:53]
    node _T_7901 = bits(_T_7885, 127, 120) @[TensorLoad.scala 259:53]
    _T_7814[15] <= _T_7901 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[9][0] <= _T_7814[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][1] <= _T_7814[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][2] <= _T_7814[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][3] <= _T_7814[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][4] <= _T_7814[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][5] <= _T_7814[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][6] <= _T_7814[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][7] <= _T_7814[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][8] <= _T_7814[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][9] <= _T_7814[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][10] <= _T_7814[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][11] <= _T_7814[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][12] <= _T_7814[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][13] <= _T_7814[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][14] <= _T_7814[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[9][15] <= _T_7814[15] @[TensorLoad.scala 259:33]
    node _T_7902 = cat(rdata_10[1], rdata_10[0]) @[TensorLoad.scala 259:38]
    wire _T_7956 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_8027 : UInt<128>
    _T_8027 <= _T_7902
    node _T_8028 = bits(_T_8027, 7, 0) @[TensorLoad.scala 259:53]
    _T_7956[0] <= _T_8028 @[TensorLoad.scala 259:53]
    node _T_8029 = bits(_T_8027, 15, 8) @[TensorLoad.scala 259:53]
    _T_7956[1] <= _T_8029 @[TensorLoad.scala 259:53]
    node _T_8030 = bits(_T_8027, 23, 16) @[TensorLoad.scala 259:53]
    _T_7956[2] <= _T_8030 @[TensorLoad.scala 259:53]
    node _T_8031 = bits(_T_8027, 31, 24) @[TensorLoad.scala 259:53]
    _T_7956[3] <= _T_8031 @[TensorLoad.scala 259:53]
    node _T_8032 = bits(_T_8027, 39, 32) @[TensorLoad.scala 259:53]
    _T_7956[4] <= _T_8032 @[TensorLoad.scala 259:53]
    node _T_8033 = bits(_T_8027, 47, 40) @[TensorLoad.scala 259:53]
    _T_7956[5] <= _T_8033 @[TensorLoad.scala 259:53]
    node _T_8034 = bits(_T_8027, 55, 48) @[TensorLoad.scala 259:53]
    _T_7956[6] <= _T_8034 @[TensorLoad.scala 259:53]
    node _T_8035 = bits(_T_8027, 63, 56) @[TensorLoad.scala 259:53]
    _T_7956[7] <= _T_8035 @[TensorLoad.scala 259:53]
    node _T_8036 = bits(_T_8027, 71, 64) @[TensorLoad.scala 259:53]
    _T_7956[8] <= _T_8036 @[TensorLoad.scala 259:53]
    node _T_8037 = bits(_T_8027, 79, 72) @[TensorLoad.scala 259:53]
    _T_7956[9] <= _T_8037 @[TensorLoad.scala 259:53]
    node _T_8038 = bits(_T_8027, 87, 80) @[TensorLoad.scala 259:53]
    _T_7956[10] <= _T_8038 @[TensorLoad.scala 259:53]
    node _T_8039 = bits(_T_8027, 95, 88) @[TensorLoad.scala 259:53]
    _T_7956[11] <= _T_8039 @[TensorLoad.scala 259:53]
    node _T_8040 = bits(_T_8027, 103, 96) @[TensorLoad.scala 259:53]
    _T_7956[12] <= _T_8040 @[TensorLoad.scala 259:53]
    node _T_8041 = bits(_T_8027, 111, 104) @[TensorLoad.scala 259:53]
    _T_7956[13] <= _T_8041 @[TensorLoad.scala 259:53]
    node _T_8042 = bits(_T_8027, 119, 112) @[TensorLoad.scala 259:53]
    _T_7956[14] <= _T_8042 @[TensorLoad.scala 259:53]
    node _T_8043 = bits(_T_8027, 127, 120) @[TensorLoad.scala 259:53]
    _T_7956[15] <= _T_8043 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[10][0] <= _T_7956[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][1] <= _T_7956[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][2] <= _T_7956[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][3] <= _T_7956[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][4] <= _T_7956[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][5] <= _T_7956[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][6] <= _T_7956[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][7] <= _T_7956[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][8] <= _T_7956[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][9] <= _T_7956[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][10] <= _T_7956[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][11] <= _T_7956[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][12] <= _T_7956[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][13] <= _T_7956[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][14] <= _T_7956[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[10][15] <= _T_7956[15] @[TensorLoad.scala 259:33]
    node _T_8044 = cat(rdata_11[1], rdata_11[0]) @[TensorLoad.scala 259:38]
    wire _T_8098 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_8169 : UInt<128>
    _T_8169 <= _T_8044
    node _T_8170 = bits(_T_8169, 7, 0) @[TensorLoad.scala 259:53]
    _T_8098[0] <= _T_8170 @[TensorLoad.scala 259:53]
    node _T_8171 = bits(_T_8169, 15, 8) @[TensorLoad.scala 259:53]
    _T_8098[1] <= _T_8171 @[TensorLoad.scala 259:53]
    node _T_8172 = bits(_T_8169, 23, 16) @[TensorLoad.scala 259:53]
    _T_8098[2] <= _T_8172 @[TensorLoad.scala 259:53]
    node _T_8173 = bits(_T_8169, 31, 24) @[TensorLoad.scala 259:53]
    _T_8098[3] <= _T_8173 @[TensorLoad.scala 259:53]
    node _T_8174 = bits(_T_8169, 39, 32) @[TensorLoad.scala 259:53]
    _T_8098[4] <= _T_8174 @[TensorLoad.scala 259:53]
    node _T_8175 = bits(_T_8169, 47, 40) @[TensorLoad.scala 259:53]
    _T_8098[5] <= _T_8175 @[TensorLoad.scala 259:53]
    node _T_8176 = bits(_T_8169, 55, 48) @[TensorLoad.scala 259:53]
    _T_8098[6] <= _T_8176 @[TensorLoad.scala 259:53]
    node _T_8177 = bits(_T_8169, 63, 56) @[TensorLoad.scala 259:53]
    _T_8098[7] <= _T_8177 @[TensorLoad.scala 259:53]
    node _T_8178 = bits(_T_8169, 71, 64) @[TensorLoad.scala 259:53]
    _T_8098[8] <= _T_8178 @[TensorLoad.scala 259:53]
    node _T_8179 = bits(_T_8169, 79, 72) @[TensorLoad.scala 259:53]
    _T_8098[9] <= _T_8179 @[TensorLoad.scala 259:53]
    node _T_8180 = bits(_T_8169, 87, 80) @[TensorLoad.scala 259:53]
    _T_8098[10] <= _T_8180 @[TensorLoad.scala 259:53]
    node _T_8181 = bits(_T_8169, 95, 88) @[TensorLoad.scala 259:53]
    _T_8098[11] <= _T_8181 @[TensorLoad.scala 259:53]
    node _T_8182 = bits(_T_8169, 103, 96) @[TensorLoad.scala 259:53]
    _T_8098[12] <= _T_8182 @[TensorLoad.scala 259:53]
    node _T_8183 = bits(_T_8169, 111, 104) @[TensorLoad.scala 259:53]
    _T_8098[13] <= _T_8183 @[TensorLoad.scala 259:53]
    node _T_8184 = bits(_T_8169, 119, 112) @[TensorLoad.scala 259:53]
    _T_8098[14] <= _T_8184 @[TensorLoad.scala 259:53]
    node _T_8185 = bits(_T_8169, 127, 120) @[TensorLoad.scala 259:53]
    _T_8098[15] <= _T_8185 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[11][0] <= _T_8098[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][1] <= _T_8098[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][2] <= _T_8098[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][3] <= _T_8098[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][4] <= _T_8098[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][5] <= _T_8098[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][6] <= _T_8098[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][7] <= _T_8098[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][8] <= _T_8098[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][9] <= _T_8098[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][10] <= _T_8098[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][11] <= _T_8098[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][12] <= _T_8098[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][13] <= _T_8098[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][14] <= _T_8098[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[11][15] <= _T_8098[15] @[TensorLoad.scala 259:33]
    node _T_8186 = cat(rdata_12[1], rdata_12[0]) @[TensorLoad.scala 259:38]
    wire _T_8240 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_8311 : UInt<128>
    _T_8311 <= _T_8186
    node _T_8312 = bits(_T_8311, 7, 0) @[TensorLoad.scala 259:53]
    _T_8240[0] <= _T_8312 @[TensorLoad.scala 259:53]
    node _T_8313 = bits(_T_8311, 15, 8) @[TensorLoad.scala 259:53]
    _T_8240[1] <= _T_8313 @[TensorLoad.scala 259:53]
    node _T_8314 = bits(_T_8311, 23, 16) @[TensorLoad.scala 259:53]
    _T_8240[2] <= _T_8314 @[TensorLoad.scala 259:53]
    node _T_8315 = bits(_T_8311, 31, 24) @[TensorLoad.scala 259:53]
    _T_8240[3] <= _T_8315 @[TensorLoad.scala 259:53]
    node _T_8316 = bits(_T_8311, 39, 32) @[TensorLoad.scala 259:53]
    _T_8240[4] <= _T_8316 @[TensorLoad.scala 259:53]
    node _T_8317 = bits(_T_8311, 47, 40) @[TensorLoad.scala 259:53]
    _T_8240[5] <= _T_8317 @[TensorLoad.scala 259:53]
    node _T_8318 = bits(_T_8311, 55, 48) @[TensorLoad.scala 259:53]
    _T_8240[6] <= _T_8318 @[TensorLoad.scala 259:53]
    node _T_8319 = bits(_T_8311, 63, 56) @[TensorLoad.scala 259:53]
    _T_8240[7] <= _T_8319 @[TensorLoad.scala 259:53]
    node _T_8320 = bits(_T_8311, 71, 64) @[TensorLoad.scala 259:53]
    _T_8240[8] <= _T_8320 @[TensorLoad.scala 259:53]
    node _T_8321 = bits(_T_8311, 79, 72) @[TensorLoad.scala 259:53]
    _T_8240[9] <= _T_8321 @[TensorLoad.scala 259:53]
    node _T_8322 = bits(_T_8311, 87, 80) @[TensorLoad.scala 259:53]
    _T_8240[10] <= _T_8322 @[TensorLoad.scala 259:53]
    node _T_8323 = bits(_T_8311, 95, 88) @[TensorLoad.scala 259:53]
    _T_8240[11] <= _T_8323 @[TensorLoad.scala 259:53]
    node _T_8324 = bits(_T_8311, 103, 96) @[TensorLoad.scala 259:53]
    _T_8240[12] <= _T_8324 @[TensorLoad.scala 259:53]
    node _T_8325 = bits(_T_8311, 111, 104) @[TensorLoad.scala 259:53]
    _T_8240[13] <= _T_8325 @[TensorLoad.scala 259:53]
    node _T_8326 = bits(_T_8311, 119, 112) @[TensorLoad.scala 259:53]
    _T_8240[14] <= _T_8326 @[TensorLoad.scala 259:53]
    node _T_8327 = bits(_T_8311, 127, 120) @[TensorLoad.scala 259:53]
    _T_8240[15] <= _T_8327 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[12][0] <= _T_8240[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][1] <= _T_8240[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][2] <= _T_8240[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][3] <= _T_8240[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][4] <= _T_8240[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][5] <= _T_8240[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][6] <= _T_8240[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][7] <= _T_8240[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][8] <= _T_8240[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][9] <= _T_8240[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][10] <= _T_8240[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][11] <= _T_8240[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][12] <= _T_8240[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][13] <= _T_8240[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][14] <= _T_8240[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[12][15] <= _T_8240[15] @[TensorLoad.scala 259:33]
    node _T_8328 = cat(rdata_13[1], rdata_13[0]) @[TensorLoad.scala 259:38]
    wire _T_8382 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_8453 : UInt<128>
    _T_8453 <= _T_8328
    node _T_8454 = bits(_T_8453, 7, 0) @[TensorLoad.scala 259:53]
    _T_8382[0] <= _T_8454 @[TensorLoad.scala 259:53]
    node _T_8455 = bits(_T_8453, 15, 8) @[TensorLoad.scala 259:53]
    _T_8382[1] <= _T_8455 @[TensorLoad.scala 259:53]
    node _T_8456 = bits(_T_8453, 23, 16) @[TensorLoad.scala 259:53]
    _T_8382[2] <= _T_8456 @[TensorLoad.scala 259:53]
    node _T_8457 = bits(_T_8453, 31, 24) @[TensorLoad.scala 259:53]
    _T_8382[3] <= _T_8457 @[TensorLoad.scala 259:53]
    node _T_8458 = bits(_T_8453, 39, 32) @[TensorLoad.scala 259:53]
    _T_8382[4] <= _T_8458 @[TensorLoad.scala 259:53]
    node _T_8459 = bits(_T_8453, 47, 40) @[TensorLoad.scala 259:53]
    _T_8382[5] <= _T_8459 @[TensorLoad.scala 259:53]
    node _T_8460 = bits(_T_8453, 55, 48) @[TensorLoad.scala 259:53]
    _T_8382[6] <= _T_8460 @[TensorLoad.scala 259:53]
    node _T_8461 = bits(_T_8453, 63, 56) @[TensorLoad.scala 259:53]
    _T_8382[7] <= _T_8461 @[TensorLoad.scala 259:53]
    node _T_8462 = bits(_T_8453, 71, 64) @[TensorLoad.scala 259:53]
    _T_8382[8] <= _T_8462 @[TensorLoad.scala 259:53]
    node _T_8463 = bits(_T_8453, 79, 72) @[TensorLoad.scala 259:53]
    _T_8382[9] <= _T_8463 @[TensorLoad.scala 259:53]
    node _T_8464 = bits(_T_8453, 87, 80) @[TensorLoad.scala 259:53]
    _T_8382[10] <= _T_8464 @[TensorLoad.scala 259:53]
    node _T_8465 = bits(_T_8453, 95, 88) @[TensorLoad.scala 259:53]
    _T_8382[11] <= _T_8465 @[TensorLoad.scala 259:53]
    node _T_8466 = bits(_T_8453, 103, 96) @[TensorLoad.scala 259:53]
    _T_8382[12] <= _T_8466 @[TensorLoad.scala 259:53]
    node _T_8467 = bits(_T_8453, 111, 104) @[TensorLoad.scala 259:53]
    _T_8382[13] <= _T_8467 @[TensorLoad.scala 259:53]
    node _T_8468 = bits(_T_8453, 119, 112) @[TensorLoad.scala 259:53]
    _T_8382[14] <= _T_8468 @[TensorLoad.scala 259:53]
    node _T_8469 = bits(_T_8453, 127, 120) @[TensorLoad.scala 259:53]
    _T_8382[15] <= _T_8469 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[13][0] <= _T_8382[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][1] <= _T_8382[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][2] <= _T_8382[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][3] <= _T_8382[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][4] <= _T_8382[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][5] <= _T_8382[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][6] <= _T_8382[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][7] <= _T_8382[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][8] <= _T_8382[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][9] <= _T_8382[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][10] <= _T_8382[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][11] <= _T_8382[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][12] <= _T_8382[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][13] <= _T_8382[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][14] <= _T_8382[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[13][15] <= _T_8382[15] @[TensorLoad.scala 259:33]
    node _T_8470 = cat(rdata_14[1], rdata_14[0]) @[TensorLoad.scala 259:38]
    wire _T_8524 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_8595 : UInt<128>
    _T_8595 <= _T_8470
    node _T_8596 = bits(_T_8595, 7, 0) @[TensorLoad.scala 259:53]
    _T_8524[0] <= _T_8596 @[TensorLoad.scala 259:53]
    node _T_8597 = bits(_T_8595, 15, 8) @[TensorLoad.scala 259:53]
    _T_8524[1] <= _T_8597 @[TensorLoad.scala 259:53]
    node _T_8598 = bits(_T_8595, 23, 16) @[TensorLoad.scala 259:53]
    _T_8524[2] <= _T_8598 @[TensorLoad.scala 259:53]
    node _T_8599 = bits(_T_8595, 31, 24) @[TensorLoad.scala 259:53]
    _T_8524[3] <= _T_8599 @[TensorLoad.scala 259:53]
    node _T_8600 = bits(_T_8595, 39, 32) @[TensorLoad.scala 259:53]
    _T_8524[4] <= _T_8600 @[TensorLoad.scala 259:53]
    node _T_8601 = bits(_T_8595, 47, 40) @[TensorLoad.scala 259:53]
    _T_8524[5] <= _T_8601 @[TensorLoad.scala 259:53]
    node _T_8602 = bits(_T_8595, 55, 48) @[TensorLoad.scala 259:53]
    _T_8524[6] <= _T_8602 @[TensorLoad.scala 259:53]
    node _T_8603 = bits(_T_8595, 63, 56) @[TensorLoad.scala 259:53]
    _T_8524[7] <= _T_8603 @[TensorLoad.scala 259:53]
    node _T_8604 = bits(_T_8595, 71, 64) @[TensorLoad.scala 259:53]
    _T_8524[8] <= _T_8604 @[TensorLoad.scala 259:53]
    node _T_8605 = bits(_T_8595, 79, 72) @[TensorLoad.scala 259:53]
    _T_8524[9] <= _T_8605 @[TensorLoad.scala 259:53]
    node _T_8606 = bits(_T_8595, 87, 80) @[TensorLoad.scala 259:53]
    _T_8524[10] <= _T_8606 @[TensorLoad.scala 259:53]
    node _T_8607 = bits(_T_8595, 95, 88) @[TensorLoad.scala 259:53]
    _T_8524[11] <= _T_8607 @[TensorLoad.scala 259:53]
    node _T_8608 = bits(_T_8595, 103, 96) @[TensorLoad.scala 259:53]
    _T_8524[12] <= _T_8608 @[TensorLoad.scala 259:53]
    node _T_8609 = bits(_T_8595, 111, 104) @[TensorLoad.scala 259:53]
    _T_8524[13] <= _T_8609 @[TensorLoad.scala 259:53]
    node _T_8610 = bits(_T_8595, 119, 112) @[TensorLoad.scala 259:53]
    _T_8524[14] <= _T_8610 @[TensorLoad.scala 259:53]
    node _T_8611 = bits(_T_8595, 127, 120) @[TensorLoad.scala 259:53]
    _T_8524[15] <= _T_8611 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[14][0] <= _T_8524[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][1] <= _T_8524[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][2] <= _T_8524[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][3] <= _T_8524[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][4] <= _T_8524[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][5] <= _T_8524[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][6] <= _T_8524[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][7] <= _T_8524[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][8] <= _T_8524[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][9] <= _T_8524[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][10] <= _T_8524[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][11] <= _T_8524[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][12] <= _T_8524[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][13] <= _T_8524[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][14] <= _T_8524[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[14][15] <= _T_8524[15] @[TensorLoad.scala 259:33]
    node _T_8612 = cat(rdata_15[1], rdata_15[0]) @[TensorLoad.scala 259:38]
    wire _T_8666 : UInt<8>[16] @[TensorLoad.scala 259:53]
    wire _T_8737 : UInt<128>
    _T_8737 <= _T_8612
    node _T_8738 = bits(_T_8737, 7, 0) @[TensorLoad.scala 259:53]
    _T_8666[0] <= _T_8738 @[TensorLoad.scala 259:53]
    node _T_8739 = bits(_T_8737, 15, 8) @[TensorLoad.scala 259:53]
    _T_8666[1] <= _T_8739 @[TensorLoad.scala 259:53]
    node _T_8740 = bits(_T_8737, 23, 16) @[TensorLoad.scala 259:53]
    _T_8666[2] <= _T_8740 @[TensorLoad.scala 259:53]
    node _T_8741 = bits(_T_8737, 31, 24) @[TensorLoad.scala 259:53]
    _T_8666[3] <= _T_8741 @[TensorLoad.scala 259:53]
    node _T_8742 = bits(_T_8737, 39, 32) @[TensorLoad.scala 259:53]
    _T_8666[4] <= _T_8742 @[TensorLoad.scala 259:53]
    node _T_8743 = bits(_T_8737, 47, 40) @[TensorLoad.scala 259:53]
    _T_8666[5] <= _T_8743 @[TensorLoad.scala 259:53]
    node _T_8744 = bits(_T_8737, 55, 48) @[TensorLoad.scala 259:53]
    _T_8666[6] <= _T_8744 @[TensorLoad.scala 259:53]
    node _T_8745 = bits(_T_8737, 63, 56) @[TensorLoad.scala 259:53]
    _T_8666[7] <= _T_8745 @[TensorLoad.scala 259:53]
    node _T_8746 = bits(_T_8737, 71, 64) @[TensorLoad.scala 259:53]
    _T_8666[8] <= _T_8746 @[TensorLoad.scala 259:53]
    node _T_8747 = bits(_T_8737, 79, 72) @[TensorLoad.scala 259:53]
    _T_8666[9] <= _T_8747 @[TensorLoad.scala 259:53]
    node _T_8748 = bits(_T_8737, 87, 80) @[TensorLoad.scala 259:53]
    _T_8666[10] <= _T_8748 @[TensorLoad.scala 259:53]
    node _T_8749 = bits(_T_8737, 95, 88) @[TensorLoad.scala 259:53]
    _T_8666[11] <= _T_8749 @[TensorLoad.scala 259:53]
    node _T_8750 = bits(_T_8737, 103, 96) @[TensorLoad.scala 259:53]
    _T_8666[12] <= _T_8750 @[TensorLoad.scala 259:53]
    node _T_8751 = bits(_T_8737, 111, 104) @[TensorLoad.scala 259:53]
    _T_8666[13] <= _T_8751 @[TensorLoad.scala 259:53]
    node _T_8752 = bits(_T_8737, 119, 112) @[TensorLoad.scala 259:53]
    _T_8666[14] <= _T_8752 @[TensorLoad.scala 259:53]
    node _T_8753 = bits(_T_8737, 127, 120) @[TensorLoad.scala 259:53]
    _T_8666[15] <= _T_8753 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[15][0] <= _T_8666[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][1] <= _T_8666[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][2] <= _T_8666[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][3] <= _T_8666[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][4] <= _T_8666[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][5] <= _T_8666[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][6] <= _T_8666[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][7] <= _T_8666[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][8] <= _T_8666[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][9] <= _T_8666[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][10] <= _T_8666[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][11] <= _T_8666[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][12] <= _T_8666[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][13] <= _T_8666[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][14] <= _T_8666[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[15][15] <= _T_8666[15] @[TensorLoad.scala 259:33]
    node _T_8754 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_8755 = and(_T_8754, dataCtrl.io.done) @[TensorLoad.scala 263:43]
    node _T_8757 = eq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 263:75]
    node _T_8758 = and(_T_8755, _T_8757) @[TensorLoad.scala 263:62]
    node _T_8760 = eq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 263:96]
    node done_no_pad = and(_T_8758, _T_8760) @[TensorLoad.scala 263:83]
    node _T_8761 = eq(state, UInt<3>("h05")) @[TensorLoad.scala 264:26]
    node _T_8762 = and(_T_8761, xPadCtrl1.io.done) @[TensorLoad.scala 264:37]
    node _T_8763 = and(_T_8762, dataCtrlDone) @[TensorLoad.scala 264:57]
    node _T_8765 = eq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 264:85]
    node done_x_pad = and(_T_8763, _T_8765) @[TensorLoad.scala 264:72]
    node _T_8766 = eq(state, UInt<3>("h06")) @[TensorLoad.scala 265:26]
    node _T_8767 = and(_T_8766, dataCtrlDone) @[TensorLoad.scala 265:37]
    node done_y_pad = and(_T_8767, yPadCtrl1.io.done) @[TensorLoad.scala 265:52]
    node _T_8768 = or(done_no_pad, done_x_pad) @[TensorLoad.scala 266:26]
    node _T_8769 = or(_T_8768, done_y_pad) @[TensorLoad.scala 266:39]
    io.done <= _T_8769 @[TensorLoad.scala 266:11]
    
  module Load : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip i_post : UInt<1>, o_post : UInt<1>, flip inst : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip inp_baddr : UInt<32>, flip wgt_baddr : UInt<32>, vme_rd : {cmd : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}, flip data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}[2], inp : {rd : {flip idx : {valid : UInt<1>, bits : UInt<11>}, data : {valid : UInt<1>, bits : UInt<8>[16][1]}}, flip wr : {valid : UInt<1>, bits : {idx : UInt<11>, data : UInt<8>[16][1]}}}, wgt : {rd : {flip idx : {valid : UInt<1>, bits : UInt<10>}, data : {valid : UInt<1>, bits : UInt<8>[16][16]}}, flip wr : {valid : UInt<1>, bits : {idx : UInt<10>, data : UInt<8>[16][16]}}}}
    
    reg state : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Load.scala 47:22]
    inst s of Semaphore @[Load.scala 49:17]
    s.clock <= clock
    s.reset <= reset
    inst inst_q of Queue_1 @[Load.scala 50:22]
    inst_q.clock <= clock
    inst_q.reset <= reset
    inst dec of LoadDecode @[Load.scala 52:19]
    dec.clock <= clock
    dec.reset <= reset
    dec.io.inst <= inst_q.io.deq.bits @[Load.scala 53:15]
    inst tensorLoad_0 of TensorLoad @[Load.scala 58:32]
    tensorLoad_0.clock <= clock
    tensorLoad_0.reset <= reset
    inst tensorLoad_1 of TensorLoad_1 @[Load.scala 58:32]
    tensorLoad_1.clock <= clock
    tensorLoad_1.reset <= reset
    node _T_4999 = mux(dec.io.pop_next, s.io.sready, UInt<1>("h01")) @[Load.scala 60:40]
    node start = and(inst_q.io.deq.valid, _T_4999) @[Load.scala 60:35]
    node done = mux(dec.io.isInput, tensorLoad_0.io.done, tensorLoad_1.io.done) @[Load.scala 61:17]
    node _T_5000 = eq(UInt<2>("h00"), state) @[Conditional.scala 37:30]
    when _T_5000 : @[Conditional.scala 40:58]
      when start : @[Load.scala 66:19]
        when dec.io.isSync : @[Load.scala 67:29]
          state <= UInt<2>("h01") @[Load.scala 68:17]
          skip @[Load.scala 67:29]
        else : @[Load.scala 69:55]
          node _T_5001 = or(dec.io.isInput, dec.io.isWeight) @[Load.scala 69:35]
          when _T_5001 : @[Load.scala 69:55]
            state <= UInt<2>("h02") @[Load.scala 70:17]
            skip @[Load.scala 69:55]
        skip @[Load.scala 66:19]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_5002 = eq(UInt<2>("h01"), state) @[Conditional.scala 37:30]
      when _T_5002 : @[Conditional.scala 39:67]
        state <= UInt<2>("h00") @[Load.scala 75:13]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_5003 = eq(UInt<2>("h02"), state) @[Conditional.scala 37:30]
        when _T_5003 : @[Conditional.scala 39:67]
          when done : @[Load.scala 78:18]
            state <= UInt<2>("h00") @[Load.scala 79:15]
            skip @[Load.scala 78:18]
          skip @[Conditional.scala 39:67]
    inst_q.io.enq.bits <= io.inst.bits @[Load.scala 85:17]
    inst_q.io.enq.valid <= io.inst.valid @[Load.scala 85:17]
    io.inst.ready <= inst_q.io.enq.ready @[Load.scala 85:17]
    node _T_5004 = eq(state, UInt<2>("h02")) @[Load.scala 86:33]
    node _T_5005 = and(_T_5004, done) @[Load.scala 86:42]
    node _T_5006 = eq(state, UInt<2>("h01")) @[Load.scala 86:59]
    node _T_5007 = or(_T_5005, _T_5006) @[Load.scala 86:50]
    inst_q.io.deq.ready <= _T_5007 @[Load.scala 86:23]
    node _T_5008 = eq(state, UInt<2>("h00")) @[Load.scala 94:37]
    node _T_5009 = and(_T_5008, start) @[Load.scala 94:47]
    node _T_5010 = and(_T_5009, dec.io.isInput) @[Load.scala 94:55]
    tensorLoad_0.io.start <= _T_5010 @[Load.scala 94:28]
    tensorLoad_0.io.inst <= inst_q.io.deq.bits @[Load.scala 95:27]
    tensorLoad_0.io.baddr <= io.inp_baddr @[Load.scala 96:28]
    tensorLoad_0.io.tensor.wr.bits.data[0][0] <= io.inp.wr.bits.data[0][0] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][1] <= io.inp.wr.bits.data[0][1] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][2] <= io.inp.wr.bits.data[0][2] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][3] <= io.inp.wr.bits.data[0][3] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][4] <= io.inp.wr.bits.data[0][4] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][5] <= io.inp.wr.bits.data[0][5] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][6] <= io.inp.wr.bits.data[0][6] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][7] <= io.inp.wr.bits.data[0][7] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][8] <= io.inp.wr.bits.data[0][8] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][9] <= io.inp.wr.bits.data[0][9] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][10] <= io.inp.wr.bits.data[0][10] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][11] <= io.inp.wr.bits.data[0][11] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][12] <= io.inp.wr.bits.data[0][12] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][13] <= io.inp.wr.bits.data[0][13] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][14] <= io.inp.wr.bits.data[0][14] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.data[0][15] <= io.inp.wr.bits.data[0][15] @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.bits.idx <= io.inp.wr.bits.idx @[Load.scala 97:29]
    tensorLoad_0.io.tensor.wr.valid <= io.inp.wr.valid @[Load.scala 97:29]
    io.inp.rd.data.bits[0][0] <= tensorLoad_0.io.tensor.rd.data.bits[0][0] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][1] <= tensorLoad_0.io.tensor.rd.data.bits[0][1] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][2] <= tensorLoad_0.io.tensor.rd.data.bits[0][2] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][3] <= tensorLoad_0.io.tensor.rd.data.bits[0][3] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][4] <= tensorLoad_0.io.tensor.rd.data.bits[0][4] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][5] <= tensorLoad_0.io.tensor.rd.data.bits[0][5] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][6] <= tensorLoad_0.io.tensor.rd.data.bits[0][6] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][7] <= tensorLoad_0.io.tensor.rd.data.bits[0][7] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][8] <= tensorLoad_0.io.tensor.rd.data.bits[0][8] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][9] <= tensorLoad_0.io.tensor.rd.data.bits[0][9] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][10] <= tensorLoad_0.io.tensor.rd.data.bits[0][10] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][11] <= tensorLoad_0.io.tensor.rd.data.bits[0][11] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][12] <= tensorLoad_0.io.tensor.rd.data.bits[0][12] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][13] <= tensorLoad_0.io.tensor.rd.data.bits[0][13] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][14] <= tensorLoad_0.io.tensor.rd.data.bits[0][14] @[Load.scala 97:29]
    io.inp.rd.data.bits[0][15] <= tensorLoad_0.io.tensor.rd.data.bits[0][15] @[Load.scala 97:29]
    io.inp.rd.data.valid <= tensorLoad_0.io.tensor.rd.data.valid @[Load.scala 97:29]
    tensorLoad_0.io.tensor.rd.idx.bits <= io.inp.rd.idx.bits @[Load.scala 97:29]
    tensorLoad_0.io.tensor.rd.idx.valid <= io.inp.rd.idx.valid @[Load.scala 97:29]
    tensorLoad_0.io.vme_rd.data.bits <= io.vme_rd[0].data.bits @[Load.scala 98:18]
    tensorLoad_0.io.vme_rd.data.valid <= io.vme_rd[0].data.valid @[Load.scala 98:18]
    io.vme_rd[0].data.ready <= tensorLoad_0.io.vme_rd.data.ready @[Load.scala 98:18]
    io.vme_rd[0].cmd.bits.len <= tensorLoad_0.io.vme_rd.cmd.bits.len @[Load.scala 98:18]
    io.vme_rd[0].cmd.bits.addr <= tensorLoad_0.io.vme_rd.cmd.bits.addr @[Load.scala 98:18]
    io.vme_rd[0].cmd.valid <= tensorLoad_0.io.vme_rd.cmd.valid @[Load.scala 98:18]
    tensorLoad_0.io.vme_rd.cmd.ready <= io.vme_rd[0].cmd.ready @[Load.scala 98:18]
    node _T_5011 = eq(state, UInt<2>("h00")) @[Load.scala 94:37]
    node _T_5012 = and(_T_5011, start) @[Load.scala 94:47]
    node _T_5013 = and(_T_5012, dec.io.isWeight) @[Load.scala 94:55]
    tensorLoad_1.io.start <= _T_5013 @[Load.scala 94:28]
    tensorLoad_1.io.inst <= inst_q.io.deq.bits @[Load.scala 95:27]
    tensorLoad_1.io.baddr <= io.wgt_baddr @[Load.scala 96:28]
    tensorLoad_1.io.tensor.wr.bits.data[0][0] <= io.wgt.wr.bits.data[0][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][1] <= io.wgt.wr.bits.data[0][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][2] <= io.wgt.wr.bits.data[0][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][3] <= io.wgt.wr.bits.data[0][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][4] <= io.wgt.wr.bits.data[0][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][5] <= io.wgt.wr.bits.data[0][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][6] <= io.wgt.wr.bits.data[0][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][7] <= io.wgt.wr.bits.data[0][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][8] <= io.wgt.wr.bits.data[0][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][9] <= io.wgt.wr.bits.data[0][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][10] <= io.wgt.wr.bits.data[0][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][11] <= io.wgt.wr.bits.data[0][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][12] <= io.wgt.wr.bits.data[0][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][13] <= io.wgt.wr.bits.data[0][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][14] <= io.wgt.wr.bits.data[0][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[0][15] <= io.wgt.wr.bits.data[0][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][0] <= io.wgt.wr.bits.data[1][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][1] <= io.wgt.wr.bits.data[1][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][2] <= io.wgt.wr.bits.data[1][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][3] <= io.wgt.wr.bits.data[1][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][4] <= io.wgt.wr.bits.data[1][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][5] <= io.wgt.wr.bits.data[1][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][6] <= io.wgt.wr.bits.data[1][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][7] <= io.wgt.wr.bits.data[1][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][8] <= io.wgt.wr.bits.data[1][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][9] <= io.wgt.wr.bits.data[1][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][10] <= io.wgt.wr.bits.data[1][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][11] <= io.wgt.wr.bits.data[1][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][12] <= io.wgt.wr.bits.data[1][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][13] <= io.wgt.wr.bits.data[1][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][14] <= io.wgt.wr.bits.data[1][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[1][15] <= io.wgt.wr.bits.data[1][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][0] <= io.wgt.wr.bits.data[2][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][1] <= io.wgt.wr.bits.data[2][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][2] <= io.wgt.wr.bits.data[2][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][3] <= io.wgt.wr.bits.data[2][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][4] <= io.wgt.wr.bits.data[2][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][5] <= io.wgt.wr.bits.data[2][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][6] <= io.wgt.wr.bits.data[2][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][7] <= io.wgt.wr.bits.data[2][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][8] <= io.wgt.wr.bits.data[2][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][9] <= io.wgt.wr.bits.data[2][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][10] <= io.wgt.wr.bits.data[2][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][11] <= io.wgt.wr.bits.data[2][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][12] <= io.wgt.wr.bits.data[2][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][13] <= io.wgt.wr.bits.data[2][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][14] <= io.wgt.wr.bits.data[2][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[2][15] <= io.wgt.wr.bits.data[2][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][0] <= io.wgt.wr.bits.data[3][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][1] <= io.wgt.wr.bits.data[3][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][2] <= io.wgt.wr.bits.data[3][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][3] <= io.wgt.wr.bits.data[3][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][4] <= io.wgt.wr.bits.data[3][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][5] <= io.wgt.wr.bits.data[3][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][6] <= io.wgt.wr.bits.data[3][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][7] <= io.wgt.wr.bits.data[3][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][8] <= io.wgt.wr.bits.data[3][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][9] <= io.wgt.wr.bits.data[3][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][10] <= io.wgt.wr.bits.data[3][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][11] <= io.wgt.wr.bits.data[3][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][12] <= io.wgt.wr.bits.data[3][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][13] <= io.wgt.wr.bits.data[3][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][14] <= io.wgt.wr.bits.data[3][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[3][15] <= io.wgt.wr.bits.data[3][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][0] <= io.wgt.wr.bits.data[4][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][1] <= io.wgt.wr.bits.data[4][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][2] <= io.wgt.wr.bits.data[4][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][3] <= io.wgt.wr.bits.data[4][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][4] <= io.wgt.wr.bits.data[4][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][5] <= io.wgt.wr.bits.data[4][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][6] <= io.wgt.wr.bits.data[4][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][7] <= io.wgt.wr.bits.data[4][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][8] <= io.wgt.wr.bits.data[4][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][9] <= io.wgt.wr.bits.data[4][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][10] <= io.wgt.wr.bits.data[4][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][11] <= io.wgt.wr.bits.data[4][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][12] <= io.wgt.wr.bits.data[4][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][13] <= io.wgt.wr.bits.data[4][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][14] <= io.wgt.wr.bits.data[4][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[4][15] <= io.wgt.wr.bits.data[4][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][0] <= io.wgt.wr.bits.data[5][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][1] <= io.wgt.wr.bits.data[5][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][2] <= io.wgt.wr.bits.data[5][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][3] <= io.wgt.wr.bits.data[5][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][4] <= io.wgt.wr.bits.data[5][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][5] <= io.wgt.wr.bits.data[5][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][6] <= io.wgt.wr.bits.data[5][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][7] <= io.wgt.wr.bits.data[5][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][8] <= io.wgt.wr.bits.data[5][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][9] <= io.wgt.wr.bits.data[5][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][10] <= io.wgt.wr.bits.data[5][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][11] <= io.wgt.wr.bits.data[5][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][12] <= io.wgt.wr.bits.data[5][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][13] <= io.wgt.wr.bits.data[5][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][14] <= io.wgt.wr.bits.data[5][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[5][15] <= io.wgt.wr.bits.data[5][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][0] <= io.wgt.wr.bits.data[6][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][1] <= io.wgt.wr.bits.data[6][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][2] <= io.wgt.wr.bits.data[6][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][3] <= io.wgt.wr.bits.data[6][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][4] <= io.wgt.wr.bits.data[6][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][5] <= io.wgt.wr.bits.data[6][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][6] <= io.wgt.wr.bits.data[6][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][7] <= io.wgt.wr.bits.data[6][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][8] <= io.wgt.wr.bits.data[6][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][9] <= io.wgt.wr.bits.data[6][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][10] <= io.wgt.wr.bits.data[6][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][11] <= io.wgt.wr.bits.data[6][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][12] <= io.wgt.wr.bits.data[6][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][13] <= io.wgt.wr.bits.data[6][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][14] <= io.wgt.wr.bits.data[6][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[6][15] <= io.wgt.wr.bits.data[6][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][0] <= io.wgt.wr.bits.data[7][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][1] <= io.wgt.wr.bits.data[7][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][2] <= io.wgt.wr.bits.data[7][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][3] <= io.wgt.wr.bits.data[7][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][4] <= io.wgt.wr.bits.data[7][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][5] <= io.wgt.wr.bits.data[7][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][6] <= io.wgt.wr.bits.data[7][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][7] <= io.wgt.wr.bits.data[7][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][8] <= io.wgt.wr.bits.data[7][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][9] <= io.wgt.wr.bits.data[7][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][10] <= io.wgt.wr.bits.data[7][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][11] <= io.wgt.wr.bits.data[7][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][12] <= io.wgt.wr.bits.data[7][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][13] <= io.wgt.wr.bits.data[7][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][14] <= io.wgt.wr.bits.data[7][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[7][15] <= io.wgt.wr.bits.data[7][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][0] <= io.wgt.wr.bits.data[8][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][1] <= io.wgt.wr.bits.data[8][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][2] <= io.wgt.wr.bits.data[8][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][3] <= io.wgt.wr.bits.data[8][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][4] <= io.wgt.wr.bits.data[8][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][5] <= io.wgt.wr.bits.data[8][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][6] <= io.wgt.wr.bits.data[8][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][7] <= io.wgt.wr.bits.data[8][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][8] <= io.wgt.wr.bits.data[8][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][9] <= io.wgt.wr.bits.data[8][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][10] <= io.wgt.wr.bits.data[8][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][11] <= io.wgt.wr.bits.data[8][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][12] <= io.wgt.wr.bits.data[8][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][13] <= io.wgt.wr.bits.data[8][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][14] <= io.wgt.wr.bits.data[8][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[8][15] <= io.wgt.wr.bits.data[8][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][0] <= io.wgt.wr.bits.data[9][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][1] <= io.wgt.wr.bits.data[9][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][2] <= io.wgt.wr.bits.data[9][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][3] <= io.wgt.wr.bits.data[9][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][4] <= io.wgt.wr.bits.data[9][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][5] <= io.wgt.wr.bits.data[9][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][6] <= io.wgt.wr.bits.data[9][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][7] <= io.wgt.wr.bits.data[9][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][8] <= io.wgt.wr.bits.data[9][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][9] <= io.wgt.wr.bits.data[9][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][10] <= io.wgt.wr.bits.data[9][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][11] <= io.wgt.wr.bits.data[9][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][12] <= io.wgt.wr.bits.data[9][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][13] <= io.wgt.wr.bits.data[9][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][14] <= io.wgt.wr.bits.data[9][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[9][15] <= io.wgt.wr.bits.data[9][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][0] <= io.wgt.wr.bits.data[10][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][1] <= io.wgt.wr.bits.data[10][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][2] <= io.wgt.wr.bits.data[10][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][3] <= io.wgt.wr.bits.data[10][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][4] <= io.wgt.wr.bits.data[10][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][5] <= io.wgt.wr.bits.data[10][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][6] <= io.wgt.wr.bits.data[10][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][7] <= io.wgt.wr.bits.data[10][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][8] <= io.wgt.wr.bits.data[10][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][9] <= io.wgt.wr.bits.data[10][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][10] <= io.wgt.wr.bits.data[10][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][11] <= io.wgt.wr.bits.data[10][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][12] <= io.wgt.wr.bits.data[10][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][13] <= io.wgt.wr.bits.data[10][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][14] <= io.wgt.wr.bits.data[10][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[10][15] <= io.wgt.wr.bits.data[10][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][0] <= io.wgt.wr.bits.data[11][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][1] <= io.wgt.wr.bits.data[11][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][2] <= io.wgt.wr.bits.data[11][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][3] <= io.wgt.wr.bits.data[11][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][4] <= io.wgt.wr.bits.data[11][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][5] <= io.wgt.wr.bits.data[11][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][6] <= io.wgt.wr.bits.data[11][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][7] <= io.wgt.wr.bits.data[11][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][8] <= io.wgt.wr.bits.data[11][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][9] <= io.wgt.wr.bits.data[11][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][10] <= io.wgt.wr.bits.data[11][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][11] <= io.wgt.wr.bits.data[11][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][12] <= io.wgt.wr.bits.data[11][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][13] <= io.wgt.wr.bits.data[11][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][14] <= io.wgt.wr.bits.data[11][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[11][15] <= io.wgt.wr.bits.data[11][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][0] <= io.wgt.wr.bits.data[12][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][1] <= io.wgt.wr.bits.data[12][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][2] <= io.wgt.wr.bits.data[12][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][3] <= io.wgt.wr.bits.data[12][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][4] <= io.wgt.wr.bits.data[12][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][5] <= io.wgt.wr.bits.data[12][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][6] <= io.wgt.wr.bits.data[12][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][7] <= io.wgt.wr.bits.data[12][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][8] <= io.wgt.wr.bits.data[12][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][9] <= io.wgt.wr.bits.data[12][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][10] <= io.wgt.wr.bits.data[12][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][11] <= io.wgt.wr.bits.data[12][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][12] <= io.wgt.wr.bits.data[12][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][13] <= io.wgt.wr.bits.data[12][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][14] <= io.wgt.wr.bits.data[12][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[12][15] <= io.wgt.wr.bits.data[12][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][0] <= io.wgt.wr.bits.data[13][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][1] <= io.wgt.wr.bits.data[13][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][2] <= io.wgt.wr.bits.data[13][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][3] <= io.wgt.wr.bits.data[13][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][4] <= io.wgt.wr.bits.data[13][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][5] <= io.wgt.wr.bits.data[13][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][6] <= io.wgt.wr.bits.data[13][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][7] <= io.wgt.wr.bits.data[13][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][8] <= io.wgt.wr.bits.data[13][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][9] <= io.wgt.wr.bits.data[13][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][10] <= io.wgt.wr.bits.data[13][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][11] <= io.wgt.wr.bits.data[13][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][12] <= io.wgt.wr.bits.data[13][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][13] <= io.wgt.wr.bits.data[13][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][14] <= io.wgt.wr.bits.data[13][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[13][15] <= io.wgt.wr.bits.data[13][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][0] <= io.wgt.wr.bits.data[14][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][1] <= io.wgt.wr.bits.data[14][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][2] <= io.wgt.wr.bits.data[14][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][3] <= io.wgt.wr.bits.data[14][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][4] <= io.wgt.wr.bits.data[14][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][5] <= io.wgt.wr.bits.data[14][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][6] <= io.wgt.wr.bits.data[14][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][7] <= io.wgt.wr.bits.data[14][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][8] <= io.wgt.wr.bits.data[14][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][9] <= io.wgt.wr.bits.data[14][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][10] <= io.wgt.wr.bits.data[14][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][11] <= io.wgt.wr.bits.data[14][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][12] <= io.wgt.wr.bits.data[14][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][13] <= io.wgt.wr.bits.data[14][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][14] <= io.wgt.wr.bits.data[14][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[14][15] <= io.wgt.wr.bits.data[14][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][0] <= io.wgt.wr.bits.data[15][0] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][1] <= io.wgt.wr.bits.data[15][1] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][2] <= io.wgt.wr.bits.data[15][2] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][3] <= io.wgt.wr.bits.data[15][3] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][4] <= io.wgt.wr.bits.data[15][4] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][5] <= io.wgt.wr.bits.data[15][5] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][6] <= io.wgt.wr.bits.data[15][6] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][7] <= io.wgt.wr.bits.data[15][7] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][8] <= io.wgt.wr.bits.data[15][8] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][9] <= io.wgt.wr.bits.data[15][9] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][10] <= io.wgt.wr.bits.data[15][10] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][11] <= io.wgt.wr.bits.data[15][11] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][12] <= io.wgt.wr.bits.data[15][12] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][13] <= io.wgt.wr.bits.data[15][13] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][14] <= io.wgt.wr.bits.data[15][14] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.data[15][15] <= io.wgt.wr.bits.data[15][15] @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.bits.idx <= io.wgt.wr.bits.idx @[Load.scala 97:29]
    tensorLoad_1.io.tensor.wr.valid <= io.wgt.wr.valid @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][0] <= tensorLoad_1.io.tensor.rd.data.bits[0][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][1] <= tensorLoad_1.io.tensor.rd.data.bits[0][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][2] <= tensorLoad_1.io.tensor.rd.data.bits[0][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][3] <= tensorLoad_1.io.tensor.rd.data.bits[0][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][4] <= tensorLoad_1.io.tensor.rd.data.bits[0][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][5] <= tensorLoad_1.io.tensor.rd.data.bits[0][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][6] <= tensorLoad_1.io.tensor.rd.data.bits[0][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][7] <= tensorLoad_1.io.tensor.rd.data.bits[0][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][8] <= tensorLoad_1.io.tensor.rd.data.bits[0][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][9] <= tensorLoad_1.io.tensor.rd.data.bits[0][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][10] <= tensorLoad_1.io.tensor.rd.data.bits[0][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][11] <= tensorLoad_1.io.tensor.rd.data.bits[0][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][12] <= tensorLoad_1.io.tensor.rd.data.bits[0][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][13] <= tensorLoad_1.io.tensor.rd.data.bits[0][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][14] <= tensorLoad_1.io.tensor.rd.data.bits[0][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[0][15] <= tensorLoad_1.io.tensor.rd.data.bits[0][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][0] <= tensorLoad_1.io.tensor.rd.data.bits[1][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][1] <= tensorLoad_1.io.tensor.rd.data.bits[1][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][2] <= tensorLoad_1.io.tensor.rd.data.bits[1][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][3] <= tensorLoad_1.io.tensor.rd.data.bits[1][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][4] <= tensorLoad_1.io.tensor.rd.data.bits[1][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][5] <= tensorLoad_1.io.tensor.rd.data.bits[1][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][6] <= tensorLoad_1.io.tensor.rd.data.bits[1][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][7] <= tensorLoad_1.io.tensor.rd.data.bits[1][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][8] <= tensorLoad_1.io.tensor.rd.data.bits[1][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][9] <= tensorLoad_1.io.tensor.rd.data.bits[1][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][10] <= tensorLoad_1.io.tensor.rd.data.bits[1][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][11] <= tensorLoad_1.io.tensor.rd.data.bits[1][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][12] <= tensorLoad_1.io.tensor.rd.data.bits[1][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][13] <= tensorLoad_1.io.tensor.rd.data.bits[1][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][14] <= tensorLoad_1.io.tensor.rd.data.bits[1][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[1][15] <= tensorLoad_1.io.tensor.rd.data.bits[1][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][0] <= tensorLoad_1.io.tensor.rd.data.bits[2][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][1] <= tensorLoad_1.io.tensor.rd.data.bits[2][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][2] <= tensorLoad_1.io.tensor.rd.data.bits[2][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][3] <= tensorLoad_1.io.tensor.rd.data.bits[2][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][4] <= tensorLoad_1.io.tensor.rd.data.bits[2][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][5] <= tensorLoad_1.io.tensor.rd.data.bits[2][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][6] <= tensorLoad_1.io.tensor.rd.data.bits[2][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][7] <= tensorLoad_1.io.tensor.rd.data.bits[2][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][8] <= tensorLoad_1.io.tensor.rd.data.bits[2][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][9] <= tensorLoad_1.io.tensor.rd.data.bits[2][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][10] <= tensorLoad_1.io.tensor.rd.data.bits[2][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][11] <= tensorLoad_1.io.tensor.rd.data.bits[2][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][12] <= tensorLoad_1.io.tensor.rd.data.bits[2][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][13] <= tensorLoad_1.io.tensor.rd.data.bits[2][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][14] <= tensorLoad_1.io.tensor.rd.data.bits[2][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[2][15] <= tensorLoad_1.io.tensor.rd.data.bits[2][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][0] <= tensorLoad_1.io.tensor.rd.data.bits[3][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][1] <= tensorLoad_1.io.tensor.rd.data.bits[3][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][2] <= tensorLoad_1.io.tensor.rd.data.bits[3][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][3] <= tensorLoad_1.io.tensor.rd.data.bits[3][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][4] <= tensorLoad_1.io.tensor.rd.data.bits[3][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][5] <= tensorLoad_1.io.tensor.rd.data.bits[3][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][6] <= tensorLoad_1.io.tensor.rd.data.bits[3][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][7] <= tensorLoad_1.io.tensor.rd.data.bits[3][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][8] <= tensorLoad_1.io.tensor.rd.data.bits[3][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][9] <= tensorLoad_1.io.tensor.rd.data.bits[3][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][10] <= tensorLoad_1.io.tensor.rd.data.bits[3][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][11] <= tensorLoad_1.io.tensor.rd.data.bits[3][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][12] <= tensorLoad_1.io.tensor.rd.data.bits[3][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][13] <= tensorLoad_1.io.tensor.rd.data.bits[3][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][14] <= tensorLoad_1.io.tensor.rd.data.bits[3][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[3][15] <= tensorLoad_1.io.tensor.rd.data.bits[3][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][0] <= tensorLoad_1.io.tensor.rd.data.bits[4][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][1] <= tensorLoad_1.io.tensor.rd.data.bits[4][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][2] <= tensorLoad_1.io.tensor.rd.data.bits[4][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][3] <= tensorLoad_1.io.tensor.rd.data.bits[4][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][4] <= tensorLoad_1.io.tensor.rd.data.bits[4][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][5] <= tensorLoad_1.io.tensor.rd.data.bits[4][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][6] <= tensorLoad_1.io.tensor.rd.data.bits[4][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][7] <= tensorLoad_1.io.tensor.rd.data.bits[4][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][8] <= tensorLoad_1.io.tensor.rd.data.bits[4][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][9] <= tensorLoad_1.io.tensor.rd.data.bits[4][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][10] <= tensorLoad_1.io.tensor.rd.data.bits[4][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][11] <= tensorLoad_1.io.tensor.rd.data.bits[4][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][12] <= tensorLoad_1.io.tensor.rd.data.bits[4][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][13] <= tensorLoad_1.io.tensor.rd.data.bits[4][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][14] <= tensorLoad_1.io.tensor.rd.data.bits[4][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[4][15] <= tensorLoad_1.io.tensor.rd.data.bits[4][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][0] <= tensorLoad_1.io.tensor.rd.data.bits[5][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][1] <= tensorLoad_1.io.tensor.rd.data.bits[5][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][2] <= tensorLoad_1.io.tensor.rd.data.bits[5][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][3] <= tensorLoad_1.io.tensor.rd.data.bits[5][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][4] <= tensorLoad_1.io.tensor.rd.data.bits[5][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][5] <= tensorLoad_1.io.tensor.rd.data.bits[5][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][6] <= tensorLoad_1.io.tensor.rd.data.bits[5][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][7] <= tensorLoad_1.io.tensor.rd.data.bits[5][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][8] <= tensorLoad_1.io.tensor.rd.data.bits[5][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][9] <= tensorLoad_1.io.tensor.rd.data.bits[5][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][10] <= tensorLoad_1.io.tensor.rd.data.bits[5][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][11] <= tensorLoad_1.io.tensor.rd.data.bits[5][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][12] <= tensorLoad_1.io.tensor.rd.data.bits[5][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][13] <= tensorLoad_1.io.tensor.rd.data.bits[5][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][14] <= tensorLoad_1.io.tensor.rd.data.bits[5][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[5][15] <= tensorLoad_1.io.tensor.rd.data.bits[5][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][0] <= tensorLoad_1.io.tensor.rd.data.bits[6][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][1] <= tensorLoad_1.io.tensor.rd.data.bits[6][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][2] <= tensorLoad_1.io.tensor.rd.data.bits[6][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][3] <= tensorLoad_1.io.tensor.rd.data.bits[6][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][4] <= tensorLoad_1.io.tensor.rd.data.bits[6][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][5] <= tensorLoad_1.io.tensor.rd.data.bits[6][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][6] <= tensorLoad_1.io.tensor.rd.data.bits[6][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][7] <= tensorLoad_1.io.tensor.rd.data.bits[6][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][8] <= tensorLoad_1.io.tensor.rd.data.bits[6][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][9] <= tensorLoad_1.io.tensor.rd.data.bits[6][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][10] <= tensorLoad_1.io.tensor.rd.data.bits[6][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][11] <= tensorLoad_1.io.tensor.rd.data.bits[6][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][12] <= tensorLoad_1.io.tensor.rd.data.bits[6][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][13] <= tensorLoad_1.io.tensor.rd.data.bits[6][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][14] <= tensorLoad_1.io.tensor.rd.data.bits[6][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[6][15] <= tensorLoad_1.io.tensor.rd.data.bits[6][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][0] <= tensorLoad_1.io.tensor.rd.data.bits[7][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][1] <= tensorLoad_1.io.tensor.rd.data.bits[7][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][2] <= tensorLoad_1.io.tensor.rd.data.bits[7][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][3] <= tensorLoad_1.io.tensor.rd.data.bits[7][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][4] <= tensorLoad_1.io.tensor.rd.data.bits[7][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][5] <= tensorLoad_1.io.tensor.rd.data.bits[7][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][6] <= tensorLoad_1.io.tensor.rd.data.bits[7][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][7] <= tensorLoad_1.io.tensor.rd.data.bits[7][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][8] <= tensorLoad_1.io.tensor.rd.data.bits[7][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][9] <= tensorLoad_1.io.tensor.rd.data.bits[7][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][10] <= tensorLoad_1.io.tensor.rd.data.bits[7][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][11] <= tensorLoad_1.io.tensor.rd.data.bits[7][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][12] <= tensorLoad_1.io.tensor.rd.data.bits[7][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][13] <= tensorLoad_1.io.tensor.rd.data.bits[7][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][14] <= tensorLoad_1.io.tensor.rd.data.bits[7][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[7][15] <= tensorLoad_1.io.tensor.rd.data.bits[7][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][0] <= tensorLoad_1.io.tensor.rd.data.bits[8][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][1] <= tensorLoad_1.io.tensor.rd.data.bits[8][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][2] <= tensorLoad_1.io.tensor.rd.data.bits[8][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][3] <= tensorLoad_1.io.tensor.rd.data.bits[8][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][4] <= tensorLoad_1.io.tensor.rd.data.bits[8][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][5] <= tensorLoad_1.io.tensor.rd.data.bits[8][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][6] <= tensorLoad_1.io.tensor.rd.data.bits[8][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][7] <= tensorLoad_1.io.tensor.rd.data.bits[8][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][8] <= tensorLoad_1.io.tensor.rd.data.bits[8][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][9] <= tensorLoad_1.io.tensor.rd.data.bits[8][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][10] <= tensorLoad_1.io.tensor.rd.data.bits[8][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][11] <= tensorLoad_1.io.tensor.rd.data.bits[8][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][12] <= tensorLoad_1.io.tensor.rd.data.bits[8][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][13] <= tensorLoad_1.io.tensor.rd.data.bits[8][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][14] <= tensorLoad_1.io.tensor.rd.data.bits[8][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[8][15] <= tensorLoad_1.io.tensor.rd.data.bits[8][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][0] <= tensorLoad_1.io.tensor.rd.data.bits[9][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][1] <= tensorLoad_1.io.tensor.rd.data.bits[9][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][2] <= tensorLoad_1.io.tensor.rd.data.bits[9][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][3] <= tensorLoad_1.io.tensor.rd.data.bits[9][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][4] <= tensorLoad_1.io.tensor.rd.data.bits[9][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][5] <= tensorLoad_1.io.tensor.rd.data.bits[9][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][6] <= tensorLoad_1.io.tensor.rd.data.bits[9][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][7] <= tensorLoad_1.io.tensor.rd.data.bits[9][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][8] <= tensorLoad_1.io.tensor.rd.data.bits[9][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][9] <= tensorLoad_1.io.tensor.rd.data.bits[9][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][10] <= tensorLoad_1.io.tensor.rd.data.bits[9][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][11] <= tensorLoad_1.io.tensor.rd.data.bits[9][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][12] <= tensorLoad_1.io.tensor.rd.data.bits[9][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][13] <= tensorLoad_1.io.tensor.rd.data.bits[9][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][14] <= tensorLoad_1.io.tensor.rd.data.bits[9][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[9][15] <= tensorLoad_1.io.tensor.rd.data.bits[9][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][0] <= tensorLoad_1.io.tensor.rd.data.bits[10][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][1] <= tensorLoad_1.io.tensor.rd.data.bits[10][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][2] <= tensorLoad_1.io.tensor.rd.data.bits[10][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][3] <= tensorLoad_1.io.tensor.rd.data.bits[10][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][4] <= tensorLoad_1.io.tensor.rd.data.bits[10][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][5] <= tensorLoad_1.io.tensor.rd.data.bits[10][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][6] <= tensorLoad_1.io.tensor.rd.data.bits[10][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][7] <= tensorLoad_1.io.tensor.rd.data.bits[10][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][8] <= tensorLoad_1.io.tensor.rd.data.bits[10][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][9] <= tensorLoad_1.io.tensor.rd.data.bits[10][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][10] <= tensorLoad_1.io.tensor.rd.data.bits[10][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][11] <= tensorLoad_1.io.tensor.rd.data.bits[10][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][12] <= tensorLoad_1.io.tensor.rd.data.bits[10][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][13] <= tensorLoad_1.io.tensor.rd.data.bits[10][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][14] <= tensorLoad_1.io.tensor.rd.data.bits[10][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[10][15] <= tensorLoad_1.io.tensor.rd.data.bits[10][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][0] <= tensorLoad_1.io.tensor.rd.data.bits[11][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][1] <= tensorLoad_1.io.tensor.rd.data.bits[11][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][2] <= tensorLoad_1.io.tensor.rd.data.bits[11][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][3] <= tensorLoad_1.io.tensor.rd.data.bits[11][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][4] <= tensorLoad_1.io.tensor.rd.data.bits[11][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][5] <= tensorLoad_1.io.tensor.rd.data.bits[11][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][6] <= tensorLoad_1.io.tensor.rd.data.bits[11][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][7] <= tensorLoad_1.io.tensor.rd.data.bits[11][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][8] <= tensorLoad_1.io.tensor.rd.data.bits[11][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][9] <= tensorLoad_1.io.tensor.rd.data.bits[11][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][10] <= tensorLoad_1.io.tensor.rd.data.bits[11][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][11] <= tensorLoad_1.io.tensor.rd.data.bits[11][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][12] <= tensorLoad_1.io.tensor.rd.data.bits[11][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][13] <= tensorLoad_1.io.tensor.rd.data.bits[11][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][14] <= tensorLoad_1.io.tensor.rd.data.bits[11][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[11][15] <= tensorLoad_1.io.tensor.rd.data.bits[11][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][0] <= tensorLoad_1.io.tensor.rd.data.bits[12][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][1] <= tensorLoad_1.io.tensor.rd.data.bits[12][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][2] <= tensorLoad_1.io.tensor.rd.data.bits[12][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][3] <= tensorLoad_1.io.tensor.rd.data.bits[12][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][4] <= tensorLoad_1.io.tensor.rd.data.bits[12][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][5] <= tensorLoad_1.io.tensor.rd.data.bits[12][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][6] <= tensorLoad_1.io.tensor.rd.data.bits[12][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][7] <= tensorLoad_1.io.tensor.rd.data.bits[12][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][8] <= tensorLoad_1.io.tensor.rd.data.bits[12][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][9] <= tensorLoad_1.io.tensor.rd.data.bits[12][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][10] <= tensorLoad_1.io.tensor.rd.data.bits[12][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][11] <= tensorLoad_1.io.tensor.rd.data.bits[12][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][12] <= tensorLoad_1.io.tensor.rd.data.bits[12][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][13] <= tensorLoad_1.io.tensor.rd.data.bits[12][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][14] <= tensorLoad_1.io.tensor.rd.data.bits[12][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[12][15] <= tensorLoad_1.io.tensor.rd.data.bits[12][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][0] <= tensorLoad_1.io.tensor.rd.data.bits[13][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][1] <= tensorLoad_1.io.tensor.rd.data.bits[13][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][2] <= tensorLoad_1.io.tensor.rd.data.bits[13][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][3] <= tensorLoad_1.io.tensor.rd.data.bits[13][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][4] <= tensorLoad_1.io.tensor.rd.data.bits[13][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][5] <= tensorLoad_1.io.tensor.rd.data.bits[13][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][6] <= tensorLoad_1.io.tensor.rd.data.bits[13][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][7] <= tensorLoad_1.io.tensor.rd.data.bits[13][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][8] <= tensorLoad_1.io.tensor.rd.data.bits[13][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][9] <= tensorLoad_1.io.tensor.rd.data.bits[13][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][10] <= tensorLoad_1.io.tensor.rd.data.bits[13][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][11] <= tensorLoad_1.io.tensor.rd.data.bits[13][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][12] <= tensorLoad_1.io.tensor.rd.data.bits[13][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][13] <= tensorLoad_1.io.tensor.rd.data.bits[13][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][14] <= tensorLoad_1.io.tensor.rd.data.bits[13][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[13][15] <= tensorLoad_1.io.tensor.rd.data.bits[13][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][0] <= tensorLoad_1.io.tensor.rd.data.bits[14][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][1] <= tensorLoad_1.io.tensor.rd.data.bits[14][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][2] <= tensorLoad_1.io.tensor.rd.data.bits[14][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][3] <= tensorLoad_1.io.tensor.rd.data.bits[14][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][4] <= tensorLoad_1.io.tensor.rd.data.bits[14][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][5] <= tensorLoad_1.io.tensor.rd.data.bits[14][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][6] <= tensorLoad_1.io.tensor.rd.data.bits[14][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][7] <= tensorLoad_1.io.tensor.rd.data.bits[14][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][8] <= tensorLoad_1.io.tensor.rd.data.bits[14][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][9] <= tensorLoad_1.io.tensor.rd.data.bits[14][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][10] <= tensorLoad_1.io.tensor.rd.data.bits[14][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][11] <= tensorLoad_1.io.tensor.rd.data.bits[14][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][12] <= tensorLoad_1.io.tensor.rd.data.bits[14][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][13] <= tensorLoad_1.io.tensor.rd.data.bits[14][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][14] <= tensorLoad_1.io.tensor.rd.data.bits[14][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[14][15] <= tensorLoad_1.io.tensor.rd.data.bits[14][15] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][0] <= tensorLoad_1.io.tensor.rd.data.bits[15][0] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][1] <= tensorLoad_1.io.tensor.rd.data.bits[15][1] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][2] <= tensorLoad_1.io.tensor.rd.data.bits[15][2] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][3] <= tensorLoad_1.io.tensor.rd.data.bits[15][3] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][4] <= tensorLoad_1.io.tensor.rd.data.bits[15][4] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][5] <= tensorLoad_1.io.tensor.rd.data.bits[15][5] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][6] <= tensorLoad_1.io.tensor.rd.data.bits[15][6] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][7] <= tensorLoad_1.io.tensor.rd.data.bits[15][7] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][8] <= tensorLoad_1.io.tensor.rd.data.bits[15][8] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][9] <= tensorLoad_1.io.tensor.rd.data.bits[15][9] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][10] <= tensorLoad_1.io.tensor.rd.data.bits[15][10] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][11] <= tensorLoad_1.io.tensor.rd.data.bits[15][11] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][12] <= tensorLoad_1.io.tensor.rd.data.bits[15][12] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][13] <= tensorLoad_1.io.tensor.rd.data.bits[15][13] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][14] <= tensorLoad_1.io.tensor.rd.data.bits[15][14] @[Load.scala 97:29]
    io.wgt.rd.data.bits[15][15] <= tensorLoad_1.io.tensor.rd.data.bits[15][15] @[Load.scala 97:29]
    io.wgt.rd.data.valid <= tensorLoad_1.io.tensor.rd.data.valid @[Load.scala 97:29]
    tensorLoad_1.io.tensor.rd.idx.bits <= io.wgt.rd.idx.bits @[Load.scala 97:29]
    tensorLoad_1.io.tensor.rd.idx.valid <= io.wgt.rd.idx.valid @[Load.scala 97:29]
    tensorLoad_1.io.vme_rd.data.bits <= io.vme_rd[1].data.bits @[Load.scala 98:18]
    tensorLoad_1.io.vme_rd.data.valid <= io.vme_rd[1].data.valid @[Load.scala 98:18]
    io.vme_rd[1].data.ready <= tensorLoad_1.io.vme_rd.data.ready @[Load.scala 98:18]
    io.vme_rd[1].cmd.bits.len <= tensorLoad_1.io.vme_rd.cmd.bits.len @[Load.scala 98:18]
    io.vme_rd[1].cmd.bits.addr <= tensorLoad_1.io.vme_rd.cmd.bits.addr @[Load.scala 98:18]
    io.vme_rd[1].cmd.valid <= tensorLoad_1.io.vme_rd.cmd.valid @[Load.scala 98:18]
    tensorLoad_1.io.vme_rd.cmd.ready <= io.vme_rd[1].cmd.ready @[Load.scala 98:18]
    s.io.spost <= io.i_post @[Load.scala 102:14]
    node _T_5014 = eq(state, UInt<2>("h00")) @[Load.scala 103:42]
    node _T_5015 = and(_T_5014, start) @[Load.scala 103:52]
    node _T_5016 = and(dec.io.pop_next, _T_5015) @[Load.scala 103:33]
    s.io.swait <= _T_5016 @[Load.scala 103:14]
    node _T_5017 = eq(state, UInt<2>("h02")) @[Load.scala 104:43]
    node _T_5018 = and(_T_5017, done) @[Load.scala 104:52]
    node _T_5019 = eq(state, UInt<2>("h01")) @[Load.scala 104:69]
    node _T_5020 = or(_T_5018, _T_5019) @[Load.scala 104:60]
    node _T_5021 = and(dec.io.push_next, _T_5020) @[Load.scala 104:33]
    io.o_post <= _T_5021 @[Load.scala 104:13]
    
  module Semaphore_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip spost : UInt<1>, flip swait : UInt<1>, sready : UInt<1>}
    
    reg cnt : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Semaphore.scala 38:20]
    node _T_14 = eq(io.swait, UInt<1>("h00")) @[Semaphore.scala 39:20]
    node _T_15 = and(io.spost, _T_14) @[Semaphore.scala 39:17]
    node _T_17 = neq(cnt, UInt<8>("h0ff")) @[Semaphore.scala 39:37]
    node _T_18 = and(_T_15, _T_17) @[Semaphore.scala 39:30]
    when _T_18 : @[Semaphore.scala 39:74]
      node _T_20 = add(cnt, UInt<1>("h01")) @[Semaphore.scala 40:16]
      node _T_21 = tail(_T_20, 1) @[Semaphore.scala 40:16]
      cnt <= _T_21 @[Semaphore.scala 40:9]
      skip @[Semaphore.scala 39:74]
    node _T_23 = eq(io.spost, UInt<1>("h00")) @[Semaphore.scala 42:8]
    node _T_24 = and(_T_23, io.swait) @[Semaphore.scala 42:18]
    node _T_26 = neq(cnt, UInt<1>("h00")) @[Semaphore.scala 42:37]
    node _T_27 = and(_T_24, _T_26) @[Semaphore.scala 42:30]
    when _T_27 : @[Semaphore.scala 42:46]
      node _T_29 = sub(cnt, UInt<1>("h01")) @[Semaphore.scala 42:59]
      node _T_30 = asUInt(_T_29) @[Semaphore.scala 42:59]
      node _T_31 = tail(_T_30, 1) @[Semaphore.scala 42:59]
      cnt <= _T_31 @[Semaphore.scala 42:52]
      skip @[Semaphore.scala 42:46]
    node _T_33 = neq(cnt, UInt<1>("h00")) @[Semaphore.scala 43:20]
    io.sready <= _T_33 @[Semaphore.scala 43:13]
    
  module Semaphore_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip spost : UInt<1>, flip swait : UInt<1>, sready : UInt<1>}
    
    reg cnt : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Semaphore.scala 38:20]
    node _T_14 = eq(io.swait, UInt<1>("h00")) @[Semaphore.scala 39:20]
    node _T_15 = and(io.spost, _T_14) @[Semaphore.scala 39:17]
    node _T_17 = neq(cnt, UInt<8>("h0ff")) @[Semaphore.scala 39:37]
    node _T_18 = and(_T_15, _T_17) @[Semaphore.scala 39:30]
    when _T_18 : @[Semaphore.scala 39:74]
      node _T_20 = add(cnt, UInt<1>("h01")) @[Semaphore.scala 40:16]
      node _T_21 = tail(_T_20, 1) @[Semaphore.scala 40:16]
      cnt <= _T_21 @[Semaphore.scala 40:9]
      skip @[Semaphore.scala 39:74]
    node _T_23 = eq(io.spost, UInt<1>("h00")) @[Semaphore.scala 42:8]
    node _T_24 = and(_T_23, io.swait) @[Semaphore.scala 42:18]
    node _T_26 = neq(cnt, UInt<1>("h00")) @[Semaphore.scala 42:37]
    node _T_27 = and(_T_24, _T_26) @[Semaphore.scala 42:30]
    when _T_27 : @[Semaphore.scala 42:46]
      node _T_29 = sub(cnt, UInt<1>("h01")) @[Semaphore.scala 42:59]
      node _T_30 = asUInt(_T_29) @[Semaphore.scala 42:59]
      node _T_31 = tail(_T_30, 1) @[Semaphore.scala 42:59]
      cnt <= _T_31 @[Semaphore.scala 42:52]
      skip @[Semaphore.scala 42:46]
    node _T_33 = neq(cnt, UInt<1>("h00")) @[Semaphore.scala 43:20]
    io.sready <= _T_33 @[Semaphore.scala 43:13]
    
  module LoadUop : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>, flip baddr : UInt<32>, vme_rd : {cmd : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}, flip data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}, uop : {flip idx : {valid : UInt<1>, bits : UInt<11>}, data : {valid : UInt<1>, bits : {u2 : UInt<10>, u1 : UInt<11>, u0 : UInt<11>}}}}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[LoadUop.scala 75:29]
    wire _T_46 : UInt<128>
    _T_46 <= io.inst
    node _T_47 = bits(_T_46, 2, 0) @[LoadUop.scala 75:29]
    dec.op <= _T_47 @[LoadUop.scala 75:29]
    node _T_48 = bits(_T_46, 3, 3) @[LoadUop.scala 75:29]
    dec.pop_prev <= _T_48 @[LoadUop.scala 75:29]
    node _T_49 = bits(_T_46, 4, 4) @[LoadUop.scala 75:29]
    dec.pop_next <= _T_49 @[LoadUop.scala 75:29]
    node _T_50 = bits(_T_46, 5, 5) @[LoadUop.scala 75:29]
    dec.push_prev <= _T_50 @[LoadUop.scala 75:29]
    node _T_51 = bits(_T_46, 6, 6) @[LoadUop.scala 75:29]
    dec.push_next <= _T_51 @[LoadUop.scala 75:29]
    node _T_52 = bits(_T_46, 8, 7) @[LoadUop.scala 75:29]
    dec.id <= _T_52 @[LoadUop.scala 75:29]
    node _T_53 = bits(_T_46, 24, 9) @[LoadUop.scala 75:29]
    dec.sram_offset <= _T_53 @[LoadUop.scala 75:29]
    node _T_54 = bits(_T_46, 56, 25) @[LoadUop.scala 75:29]
    dec.dram_offset <= _T_54 @[LoadUop.scala 75:29]
    node _T_55 = bits(_T_46, 63, 57) @[LoadUop.scala 75:29]
    dec.empty_0 <= _T_55 @[LoadUop.scala 75:29]
    node _T_56 = bits(_T_46, 79, 64) @[LoadUop.scala 75:29]
    dec.ysize <= _T_56 @[LoadUop.scala 75:29]
    node _T_57 = bits(_T_46, 95, 80) @[LoadUop.scala 75:29]
    dec.xsize <= _T_57 @[LoadUop.scala 75:29]
    node _T_58 = bits(_T_46, 111, 96) @[LoadUop.scala 75:29]
    dec.xstride <= _T_58 @[LoadUop.scala 75:29]
    node _T_59 = bits(_T_46, 115, 112) @[LoadUop.scala 75:29]
    dec.ypad_0 <= _T_59 @[LoadUop.scala 75:29]
    node _T_60 = bits(_T_46, 119, 116) @[LoadUop.scala 75:29]
    dec.ypad_1 <= _T_60 @[LoadUop.scala 75:29]
    node _T_61 = bits(_T_46, 123, 120) @[LoadUop.scala 75:29]
    dec.xpad_0 <= _T_61 @[LoadUop.scala 75:29]
    node _T_62 = bits(_T_46, 127, 124) @[LoadUop.scala 75:29]
    dec.xpad_1 <= _T_62 @[LoadUop.scala 75:29]
    reg raddr : UInt<32>, clock @[LoadUop.scala 76:18]
    reg xcnt : UInt<8>, clock @[LoadUop.scala 77:17]
    reg xlen : UInt<8>, clock @[LoadUop.scala 78:17]
    reg xrem : UInt<16>, clock @[LoadUop.scala 79:17]
    node _T_67 = shr(dec.xsize, 1) @[LoadUop.scala 80:26]
    node _T_68 = bits(dec.xsize, 0, 0) @[LoadUop.scala 80:58]
    node _T_69 = add(_T_67, _T_68) @[LoadUop.scala 80:47]
    node _T_70 = tail(_T_69, 1) @[LoadUop.scala 80:47]
    node _T_72 = rem(dec.sram_offset, UInt<2>("h02")) @[LoadUop.scala 80:81]
    node _T_73 = add(_T_70, _T_72) @[LoadUop.scala 80:62]
    node _T_74 = tail(_T_73, 1) @[LoadUop.scala 80:62]
    node _T_76 = sub(_T_74, UInt<1>("h01")) @[LoadUop.scala 80:88]
    node _T_77 = asUInt(_T_76) @[LoadUop.scala 80:88]
    node xsize = tail(_T_77, 1) @[LoadUop.scala 80:88]
    node _T_79 = rem(dec.dram_offset, UInt<2>("h02")) @[LoadUop.scala 84:36]
    node dram_even = eq(_T_79, UInt<1>("h00")) @[LoadUop.scala 84:43]
    node _T_82 = rem(dec.sram_offset, UInt<2>("h02")) @[LoadUop.scala 85:36]
    node sram_even = eq(_T_82, UInt<1>("h00")) @[LoadUop.scala 85:43]
    node _T_85 = rem(dec.xsize, UInt<2>("h02")) @[LoadUop.scala 86:31]
    node sizeIsEven = eq(_T_85, UInt<1>("h00")) @[LoadUop.scala 86:38]
    reg state : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[LoadUop.scala 89:22]
    node _T_88 = eq(UInt<2>("h00"), state) @[Conditional.scala 37:30]
    when _T_88 : @[Conditional.scala 40:58]
      when io.start : @[LoadUop.scala 94:22]
        state <= UInt<2>("h01") @[LoadUop.scala 95:15]
        node _T_89 = lt(xsize, UInt<9>("h0100")) @[LoadUop.scala 96:20]
        when _T_89 : @[LoadUop.scala 96:28]
          xlen <= xsize @[LoadUop.scala 97:16]
          xrem <= UInt<1>("h00") @[LoadUop.scala 98:16]
          skip @[LoadUop.scala 96:28]
        else : @[LoadUop.scala 99:21]
          node _T_92 = sub(UInt<9>("h0100"), UInt<1>("h01")) @[LoadUop.scala 100:24]
          node _T_93 = asUInt(_T_92) @[LoadUop.scala 100:24]
          node _T_94 = tail(_T_93, 1) @[LoadUop.scala 100:24]
          xlen <= _T_94 @[LoadUop.scala 100:16]
          node _T_95 = sub(xsize, UInt<9>("h0100")) @[LoadUop.scala 101:25]
          node _T_96 = asUInt(_T_95) @[LoadUop.scala 101:25]
          node _T_97 = tail(_T_96, 1) @[LoadUop.scala 101:25]
          xrem <= _T_97 @[LoadUop.scala 101:16]
          skip @[LoadUop.scala 99:21]
        skip @[LoadUop.scala 94:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_98 = eq(UInt<2>("h01"), state) @[Conditional.scala 37:30]
      when _T_98 : @[Conditional.scala 39:67]
        when io.vme_rd.cmd.ready : @[LoadUop.scala 106:33]
          state <= UInt<2>("h02") @[LoadUop.scala 107:15]
          skip @[LoadUop.scala 106:33]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_99 = eq(UInt<2>("h02"), state) @[Conditional.scala 37:30]
        when _T_99 : @[Conditional.scala 39:67]
          when io.vme_rd.data.valid : @[LoadUop.scala 111:34]
            node _T_100 = eq(xcnt, xlen) @[LoadUop.scala 112:19]
            when _T_100 : @[LoadUop.scala 112:29]
              node _T_102 = eq(xrem, UInt<1>("h00")) @[LoadUop.scala 113:21]
              when _T_102 : @[LoadUop.scala 113:30]
                state <= UInt<2>("h00") @[LoadUop.scala 114:19]
                skip @[LoadUop.scala 113:30]
              else : @[LoadUop.scala 115:23]
                node _T_103 = add(raddr, UInt<12>("h0800")) @[LoadUop.scala 116:28]
                node _T_104 = tail(_T_103, 1) @[LoadUop.scala 116:28]
                raddr <= _T_104 @[LoadUop.scala 116:19]
                node _T_105 = lt(xrem, UInt<9>("h0100")) @[LoadUop.scala 117:23]
                when _T_105 : @[LoadUop.scala 117:31]
                  state <= UInt<2>("h01") @[LoadUop.scala 118:21]
                  xlen <= xrem @[LoadUop.scala 119:20]
                  xrem <= UInt<1>("h00") @[LoadUop.scala 120:20]
                  skip @[LoadUop.scala 117:31]
                else : @[LoadUop.scala 122:24]
                  state <= UInt<2>("h01") @[LoadUop.scala 123:21]
                  node _T_108 = sub(UInt<9>("h0100"), UInt<1>("h01")) @[LoadUop.scala 124:28]
                  node _T_109 = asUInt(_T_108) @[LoadUop.scala 124:28]
                  node _T_110 = tail(_T_109, 1) @[LoadUop.scala 124:28]
                  xlen <= _T_110 @[LoadUop.scala 124:20]
                  node _T_111 = sub(xrem, UInt<9>("h0100")) @[LoadUop.scala 125:28]
                  node _T_112 = asUInt(_T_111) @[LoadUop.scala 125:28]
                  node _T_113 = tail(_T_112, 1) @[LoadUop.scala 125:28]
                  xrem <= _T_113 @[LoadUop.scala 125:20]
                  skip @[LoadUop.scala 122:24]
                skip @[LoadUop.scala 115:23]
              skip @[LoadUop.scala 112:29]
            skip @[LoadUop.scala 111:34]
          skip @[Conditional.scala 39:67]
    wire _T_149 : UInt<1>[32] @[LoadUop.scala 134:27]
    _T_149[0] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[1] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[2] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[3] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[4] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[5] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[6] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[7] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[8] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[9] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[10] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[11] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[12] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[13] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[14] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[15] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[16] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[17] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[18] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[19] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[20] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[21] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[22] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[23] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[24] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[25] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[26] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[27] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[28] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[29] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[30] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    _T_149[31] <= UInt<1>("h01") @[LoadUop.scala 134:27]
    node _T_184 = cat(_T_149[1], _T_149[0]) @[LoadUop.scala 134:66]
    node _T_185 = cat(_T_149[3], _T_149[2]) @[LoadUop.scala 134:66]
    node _T_186 = cat(_T_185, _T_184) @[LoadUop.scala 134:66]
    node _T_187 = cat(_T_149[5], _T_149[4]) @[LoadUop.scala 134:66]
    node _T_188 = cat(_T_149[7], _T_149[6]) @[LoadUop.scala 134:66]
    node _T_189 = cat(_T_188, _T_187) @[LoadUop.scala 134:66]
    node _T_190 = cat(_T_189, _T_186) @[LoadUop.scala 134:66]
    node _T_191 = cat(_T_149[9], _T_149[8]) @[LoadUop.scala 134:66]
    node _T_192 = cat(_T_149[11], _T_149[10]) @[LoadUop.scala 134:66]
    node _T_193 = cat(_T_192, _T_191) @[LoadUop.scala 134:66]
    node _T_194 = cat(_T_149[13], _T_149[12]) @[LoadUop.scala 134:66]
    node _T_195 = cat(_T_149[15], _T_149[14]) @[LoadUop.scala 134:66]
    node _T_196 = cat(_T_195, _T_194) @[LoadUop.scala 134:66]
    node _T_197 = cat(_T_196, _T_193) @[LoadUop.scala 134:66]
    node _T_198 = cat(_T_197, _T_190) @[LoadUop.scala 134:66]
    node _T_199 = cat(_T_149[17], _T_149[16]) @[LoadUop.scala 134:66]
    node _T_200 = cat(_T_149[19], _T_149[18]) @[LoadUop.scala 134:66]
    node _T_201 = cat(_T_200, _T_199) @[LoadUop.scala 134:66]
    node _T_202 = cat(_T_149[21], _T_149[20]) @[LoadUop.scala 134:66]
    node _T_203 = cat(_T_149[23], _T_149[22]) @[LoadUop.scala 134:66]
    node _T_204 = cat(_T_203, _T_202) @[LoadUop.scala 134:66]
    node _T_205 = cat(_T_204, _T_201) @[LoadUop.scala 134:66]
    node _T_206 = cat(_T_149[25], _T_149[24]) @[LoadUop.scala 134:66]
    node _T_207 = cat(_T_149[27], _T_149[26]) @[LoadUop.scala 134:66]
    node _T_208 = cat(_T_207, _T_206) @[LoadUop.scala 134:66]
    node _T_209 = cat(_T_149[29], _T_149[28]) @[LoadUop.scala 134:66]
    node _T_210 = cat(_T_149[31], _T_149[30]) @[LoadUop.scala 134:66]
    node _T_211 = cat(_T_210, _T_209) @[LoadUop.scala 134:66]
    node _T_212 = cat(_T_211, _T_208) @[LoadUop.scala 134:66]
    node _T_213 = cat(_T_212, _T_205) @[LoadUop.scala 134:66]
    node maskOffset = cat(_T_213, _T_198) @[LoadUop.scala 134:66]
    node _T_214 = eq(state, UInt<2>("h00")) @[LoadUop.scala 135:14]
    when _T_214 : @[LoadUop.scala 135:25]
      when dram_even : @[LoadUop.scala 136:21]
        node _T_215 = shl(dec.dram_offset, 2) @[LoadUop.scala 137:58]
        node _T_216 = and(maskOffset, _T_215) @[LoadUop.scala 137:39]
        node _T_217 = or(io.baddr, _T_216) @[LoadUop.scala 137:25]
        raddr <= _T_217 @[LoadUop.scala 137:13]
        skip @[LoadUop.scala 136:21]
      else : @[LoadUop.scala 138:17]
        node _T_218 = shl(dec.dram_offset, 2) @[LoadUop.scala 139:59]
        node _T_219 = and(maskOffset, _T_218) @[LoadUop.scala 139:40]
        node _T_220 = or(io.baddr, _T_219) @[LoadUop.scala 139:26]
        node _T_222 = sub(_T_220, UInt<3>("h04")) @[LoadUop.scala 139:84]
        node _T_223 = asUInt(_T_222) @[LoadUop.scala 139:84]
        node _T_224 = tail(_T_223, 1) @[LoadUop.scala 139:84]
        raddr <= _T_224 @[LoadUop.scala 139:13]
        skip @[LoadUop.scala 138:17]
      skip @[LoadUop.scala 135:25]
    node _T_225 = eq(state, UInt<2>("h01")) @[LoadUop.scala 143:32]
    io.vme_rd.cmd.valid <= _T_225 @[LoadUop.scala 143:23]
    io.vme_rd.cmd.bits.addr <= raddr @[LoadUop.scala 144:27]
    io.vme_rd.cmd.bits.len <= xlen @[LoadUop.scala 145:26]
    node _T_226 = eq(state, UInt<2>("h02")) @[LoadUop.scala 147:33]
    io.vme_rd.data.ready <= _T_226 @[LoadUop.scala 147:24]
    node _T_227 = neq(state, UInt<2>("h02")) @[LoadUop.scala 149:14]
    when _T_227 : @[LoadUop.scala 149:29]
      xcnt <= UInt<1>("h00") @[LoadUop.scala 150:10]
      skip @[LoadUop.scala 149:29]
    else : @[LoadUop.scala 151:37]
      node _T_229 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
      when _T_229 : @[LoadUop.scala 151:37]
        node _T_231 = add(xcnt, UInt<1>("h01")) @[LoadUop.scala 152:18]
        node _T_232 = tail(_T_231, 1) @[LoadUop.scala 152:18]
        xcnt <= _T_232 @[LoadUop.scala 152:10]
        skip @[LoadUop.scala 151:37]
    reg waddr : UInt<10>, clock @[LoadUop.scala 155:18]
    node _T_234 = eq(state, UInt<2>("h00")) @[LoadUop.scala 156:14]
    when _T_234 : @[LoadUop.scala 156:25]
      node _T_235 = shr(dec.sram_offset, 1) @[LoadUop.scala 157:30]
      waddr <= _T_235 @[LoadUop.scala 157:11]
      skip @[LoadUop.scala 156:25]
    else : @[LoadUop.scala 158:37]
      node _T_236 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
      when _T_236 : @[LoadUop.scala 158:37]
        node _T_238 = add(waddr, UInt<1>("h01")) @[LoadUop.scala 159:20]
        node _T_239 = tail(_T_238, 1) @[LoadUop.scala 159:20]
        waddr <= _T_239 @[LoadUop.scala 159:11]
        skip @[LoadUop.scala 158:37]
    wire wdata : UInt<32>[2] @[LoadUop.scala 162:19]
    smem mem : UInt<32>[2][1024] @[LoadUop.scala 163:24]
    reg wmask : UInt<1>[2], clock @[LoadUop.scala 164:18]
    when sram_even : @[LoadUop.scala 166:19]
      when sizeIsEven : @[LoadUop.scala 167:22]
        wire _T_282 : UInt<1>[2] @[LoadUop.scala 168:33]
        wire _T_294 : UInt<2>
        _T_294 <= UInt<2>("h03")
        node _T_295 = bits(_T_294, 0, 0) @[LoadUop.scala 168:33]
        _T_282[0] <= _T_295 @[LoadUop.scala 168:33]
        node _T_296 = bits(_T_294, 1, 1) @[LoadUop.scala 168:33]
        _T_282[1] <= _T_296 @[LoadUop.scala 168:33]
        wmask[0] <= _T_282[0] @[LoadUop.scala 168:13]
        wmask[1] <= _T_282[1] @[LoadUop.scala 168:13]
        skip @[LoadUop.scala 167:22]
      else : @[LoadUop.scala 169:38]
        node _T_297 = and(io.vme_rd.cmd.ready, io.vme_rd.cmd.valid) @[Decoupled.scala 37:37]
        when _T_297 : @[LoadUop.scala 169:38]
          node _T_299 = eq(dec.xsize, UInt<1>("h01")) @[LoadUop.scala 170:22]
          when _T_299 : @[LoadUop.scala 170:31]
            wire _T_309 : UInt<1>[2] @[LoadUop.scala 171:35]
            wire _T_321 : UInt<2>
            _T_321 <= UInt<1>("h01")
            node _T_322 = bits(_T_321, 0, 0) @[LoadUop.scala 171:35]
            _T_309[0] <= _T_322 @[LoadUop.scala 171:35]
            node _T_323 = bits(_T_321, 1, 1) @[LoadUop.scala 171:35]
            _T_309[1] <= _T_323 @[LoadUop.scala 171:35]
            wmask[0] <= _T_309[0] @[LoadUop.scala 171:15]
            wmask[1] <= _T_309[1] @[LoadUop.scala 171:15]
            skip @[LoadUop.scala 170:31]
          else : @[LoadUop.scala 172:19]
            wire _T_333 : UInt<1>[2] @[LoadUop.scala 173:35]
            wire _T_345 : UInt<2>
            _T_345 <= UInt<2>("h03")
            node _T_346 = bits(_T_345, 0, 0) @[LoadUop.scala 173:35]
            _T_333[0] <= _T_346 @[LoadUop.scala 173:35]
            node _T_347 = bits(_T_345, 1, 1) @[LoadUop.scala 173:35]
            _T_333[1] <= _T_347 @[LoadUop.scala 173:35]
            wmask[0] <= _T_333[0] @[LoadUop.scala 173:15]
            wmask[1] <= _T_333[1] @[LoadUop.scala 173:15]
            skip @[LoadUop.scala 172:19]
          skip @[LoadUop.scala 169:38]
        else : @[LoadUop.scala 175:39]
          node _T_348 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
          when _T_348 : @[LoadUop.scala 175:39]
            node _T_350 = sub(xlen, UInt<1>("h01")) @[LoadUop.scala 176:27]
            node _T_351 = asUInt(_T_350) @[LoadUop.scala 176:27]
            node _T_352 = tail(_T_351, 1) @[LoadUop.scala 176:27]
            node _T_353 = eq(xcnt, _T_352) @[LoadUop.scala 176:18]
            node _T_355 = eq(xrem, UInt<1>("h00")) @[LoadUop.scala 176:43]
            node _T_356 = and(_T_353, _T_355) @[LoadUop.scala 176:34]
            when _T_356 : @[LoadUop.scala 176:53]
              wire _T_366 : UInt<1>[2] @[LoadUop.scala 177:35]
              wire _T_378 : UInt<2>
              _T_378 <= UInt<1>("h01")
              node _T_379 = bits(_T_378, 0, 0) @[LoadUop.scala 177:35]
              _T_366[0] <= _T_379 @[LoadUop.scala 177:35]
              node _T_380 = bits(_T_378, 1, 1) @[LoadUop.scala 177:35]
              _T_366[1] <= _T_380 @[LoadUop.scala 177:35]
              wmask[0] <= _T_366[0] @[LoadUop.scala 177:15]
              wmask[1] <= _T_366[1] @[LoadUop.scala 177:15]
              skip @[LoadUop.scala 176:53]
            else : @[LoadUop.scala 178:19]
              wire _T_390 : UInt<1>[2] @[LoadUop.scala 179:35]
              wire _T_402 : UInt<2>
              _T_402 <= UInt<2>("h03")
              node _T_403 = bits(_T_402, 0, 0) @[LoadUop.scala 179:35]
              _T_390[0] <= _T_403 @[LoadUop.scala 179:35]
              node _T_404 = bits(_T_402, 1, 1) @[LoadUop.scala 179:35]
              _T_390[1] <= _T_404 @[LoadUop.scala 179:35]
              wmask[0] <= _T_390[0] @[LoadUop.scala 179:15]
              wmask[1] <= _T_390[1] @[LoadUop.scala 179:15]
              skip @[LoadUop.scala 178:19]
            skip @[LoadUop.scala 175:39]
      skip @[LoadUop.scala 166:19]
    else : @[LoadUop.scala 182:15]
      node _T_405 = and(io.vme_rd.cmd.ready, io.vme_rd.cmd.valid) @[Decoupled.scala 37:37]
      when _T_405 : @[LoadUop.scala 183:32]
        wire _T_415 : UInt<1>[2] @[LoadUop.scala 184:33]
        wire _T_427 : UInt<2>
        _T_427 <= UInt<2>("h02")
        node _T_428 = bits(_T_427, 0, 0) @[LoadUop.scala 184:33]
        _T_415[0] <= _T_428 @[LoadUop.scala 184:33]
        node _T_429 = bits(_T_427, 1, 1) @[LoadUop.scala 184:33]
        _T_415[1] <= _T_429 @[LoadUop.scala 184:33]
        wmask[0] <= _T_415[0] @[LoadUop.scala 184:13]
        wmask[1] <= _T_415[1] @[LoadUop.scala 184:13]
        skip @[LoadUop.scala 183:32]
      else : @[LoadUop.scala 185:39]
        node _T_430 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
        when _T_430 : @[LoadUop.scala 185:39]
          node _T_432 = sub(xlen, UInt<1>("h01")) @[LoadUop.scala 186:41]
          node _T_433 = asUInt(_T_432) @[LoadUop.scala 186:41]
          node _T_434 = tail(_T_433, 1) @[LoadUop.scala 186:41]
          node _T_435 = eq(xcnt, _T_434) @[LoadUop.scala 186:32]
          node _T_436 = and(sizeIsEven, _T_435) @[LoadUop.scala 186:23]
          node _T_438 = eq(xrem, UInt<1>("h00")) @[LoadUop.scala 186:57]
          node _T_439 = and(_T_436, _T_438) @[LoadUop.scala 186:48]
          when _T_439 : @[LoadUop.scala 186:67]
            wire _T_449 : UInt<1>[2] @[LoadUop.scala 187:35]
            wire _T_461 : UInt<2>
            _T_461 <= UInt<1>("h01")
            node _T_462 = bits(_T_461, 0, 0) @[LoadUop.scala 187:35]
            _T_449[0] <= _T_462 @[LoadUop.scala 187:35]
            node _T_463 = bits(_T_461, 1, 1) @[LoadUop.scala 187:35]
            _T_449[1] <= _T_463 @[LoadUop.scala 187:35]
            wmask[0] <= _T_449[0] @[LoadUop.scala 187:15]
            wmask[1] <= _T_449[1] @[LoadUop.scala 187:15]
            skip @[LoadUop.scala 186:67]
          else : @[LoadUop.scala 188:19]
            wire _T_473 : UInt<1>[2] @[LoadUop.scala 189:35]
            wire _T_485 : UInt<2>
            _T_485 <= UInt<2>("h03")
            node _T_486 = bits(_T_485, 0, 0) @[LoadUop.scala 189:35]
            _T_473[0] <= _T_486 @[LoadUop.scala 189:35]
            node _T_487 = bits(_T_485, 1, 1) @[LoadUop.scala 189:35]
            _T_473[1] <= _T_487 @[LoadUop.scala 189:35]
            wmask[0] <= _T_473[0] @[LoadUop.scala 189:15]
            wmask[1] <= _T_473[1] @[LoadUop.scala 189:15]
            skip @[LoadUop.scala 188:19]
          skip @[LoadUop.scala 185:39]
      skip @[LoadUop.scala 182:15]
    wire _T_496 : UInt<32>[2] @[LoadUop.scala 194:40]
    wire _T_508 : UInt<64>
    _T_508 <= io.vme_rd.data.bits
    node _T_509 = bits(_T_508, 31, 0) @[LoadUop.scala 194:40]
    _T_496[0] <= _T_509 @[LoadUop.scala 194:40]
    node _T_510 = bits(_T_508, 63, 32) @[LoadUop.scala 194:40]
    _T_496[1] <= _T_510 @[LoadUop.scala 194:40]
    wdata[0] <= _T_496[0] @[LoadUop.scala 194:9]
    wdata[1] <= _T_496[1] @[LoadUop.scala 194:9]
    node _T_512 = eq(dram_even, UInt<1>("h00")) @[LoadUop.scala 195:18]
    node _T_513 = and(_T_512, sram_even) @[LoadUop.scala 195:30]
    when _T_513 : @[LoadUop.scala 195:44]
      wire _T_522 : UInt<32>[2] @[LoadUop.scala 196:45]
      wire _T_534 : UInt<64>
      _T_534 <= io.vme_rd.data.bits
      node _T_535 = bits(_T_534, 31, 0) @[LoadUop.scala 196:45]
      _T_522[0] <= _T_535 @[LoadUop.scala 196:45]
      node _T_536 = bits(_T_534, 63, 32) @[LoadUop.scala 196:45]
      _T_522[1] <= _T_536 @[LoadUop.scala 196:45]
      wdata[0] <= _T_522[1] @[LoadUop.scala 196:14]
      skip @[LoadUop.scala 195:44]
    else : @[LoadUop.scala 197:50]
      node _T_538 = eq(sram_even, UInt<1>("h00")) @[LoadUop.scala 197:24]
      node _T_539 = and(_T_538, dram_even) @[LoadUop.scala 197:36]
      when _T_539 : @[LoadUop.scala 197:50]
        wire _T_548 : UInt<32>[2] @[LoadUop.scala 198:45]
        wire _T_560 : UInt<64>
        _T_560 <= io.vme_rd.data.bits
        node _T_561 = bits(_T_560, 31, 0) @[LoadUop.scala 198:45]
        _T_548[0] <= _T_561 @[LoadUop.scala 198:45]
        node _T_562 = bits(_T_560, 63, 32) @[LoadUop.scala 198:45]
        _T_548[1] <= _T_562 @[LoadUop.scala 198:45]
        wdata[1] <= _T_548[0] @[LoadUop.scala 198:14]
        skip @[LoadUop.scala 197:50]
    node _T_563 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    when _T_563 : @[LoadUop.scala 201:31]
      write mport _T_564 = mem[waddr], clock
      when wmask[0] :
        _T_564[0] <= wdata[0]
        skip
      when wmask[1] :
        _T_564[1] <= wdata[1]
        skip
      skip @[LoadUop.scala 201:31]
    reg _T_579 : UInt<1>, clock @[LoadUop.scala 206:31]
    _T_579 <= io.uop.idx.valid @[LoadUop.scala 206:31]
    io.uop.data.valid <= _T_579 @[LoadUop.scala 206:21]
    node sIdx = rem(io.uop.idx.bits, UInt<2>("h02")) @[LoadUop.scala 208:30]
    node rIdx = shr(io.uop.idx.bits, 1) @[LoadUop.scala 209:30]
    wire _T_582 : UInt @[LoadUop.scala 210:25]
    _T_582 is invalid @[LoadUop.scala 210:25]
    when io.uop.idx.valid : @[LoadUop.scala 210:25]
      _T_582 <= rIdx @[LoadUop.scala 210:25]
      node _T_584 = or(_T_582, UInt<10>("h00")) @[LoadUop.scala 210:25]
      node _T_585 = bits(_T_584, 9, 0) @[LoadUop.scala 210:25]
      read mport memRead = mem[_T_585], clock @[LoadUop.scala 210:25]
      skip @[LoadUop.scala 210:25]
    node _T_599 = cat(memRead[1], memRead[0]) @[LoadUop.scala 211:23]
    wire sWord : UInt<32>[2] @[LoadUop.scala 211:38]
    wire _T_619 : UInt<64>
    _T_619 <= _T_599
    node _T_620 = bits(_T_619, 31, 0) @[LoadUop.scala 211:38]
    sWord[0] <= _T_620 @[LoadUop.scala 211:38]
    node _T_621 = bits(_T_619, 63, 32) @[LoadUop.scala 211:38]
    sWord[1] <= _T_621 @[LoadUop.scala 211:38]
    node _T_625 = bits(sIdx, 0, 0)
    wire sUop : {u2 : UInt<10>, u1 : UInt<11>, u0 : UInt<11>} @[LoadUop.scala 212:34]
    wire _T_628 : UInt<32>
    _T_628 <= sWord[_T_625]
    node _T_629 = bits(_T_628, 10, 0) @[LoadUop.scala 212:34]
    sUop.u0 <= _T_629 @[LoadUop.scala 212:34]
    node _T_630 = bits(_T_628, 21, 11) @[LoadUop.scala 212:34]
    sUop.u1 <= _T_630 @[LoadUop.scala 212:34]
    node _T_631 = bits(_T_628, 31, 22) @[LoadUop.scala 212:34]
    sUop.u2 <= _T_631 @[LoadUop.scala 212:34]
    io.uop.data.bits.u0 <= sUop.u0 @[LoadUop.scala 214:20]
    io.uop.data.bits.u1 <= sUop.u1 @[LoadUop.scala 214:20]
    io.uop.data.bits.u2 <= sUop.u2 @[LoadUop.scala 214:20]
    node _T_632 = eq(state, UInt<2>("h02")) @[LoadUop.scala 217:20]
    node _T_633 = and(_T_632, io.vme_rd.data.valid) @[LoadUop.scala 217:34]
    node _T_634 = eq(xcnt, xlen) @[LoadUop.scala 217:64]
    node _T_635 = and(_T_633, _T_634) @[LoadUop.scala 217:57]
    node _T_637 = eq(xrem, UInt<1>("h00")) @[LoadUop.scala 217:80]
    node _T_638 = and(_T_635, _T_637) @[LoadUop.scala 217:73]
    io.done <= _T_638 @[LoadUop.scala 217:11]
    
  module TensorDataCtrl_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>, flip baddr : UInt<32>, flip xinit : UInt<1>, flip xupdate : UInt<1>, flip yupdate : UInt<1>, stride : UInt<1>, split : UInt<1>, commit : UInt<1>, addr : UInt<32>, len : UInt<8>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 251:29]
    wire _T_32 : UInt<128>
    _T_32 <= io.inst
    node _T_33 = bits(_T_32, 2, 0) @[TensorUtil.scala 251:29]
    dec.op <= _T_33 @[TensorUtil.scala 251:29]
    node _T_34 = bits(_T_32, 3, 3) @[TensorUtil.scala 251:29]
    dec.pop_prev <= _T_34 @[TensorUtil.scala 251:29]
    node _T_35 = bits(_T_32, 4, 4) @[TensorUtil.scala 251:29]
    dec.pop_next <= _T_35 @[TensorUtil.scala 251:29]
    node _T_36 = bits(_T_32, 5, 5) @[TensorUtil.scala 251:29]
    dec.push_prev <= _T_36 @[TensorUtil.scala 251:29]
    node _T_37 = bits(_T_32, 6, 6) @[TensorUtil.scala 251:29]
    dec.push_next <= _T_37 @[TensorUtil.scala 251:29]
    node _T_38 = bits(_T_32, 8, 7) @[TensorUtil.scala 251:29]
    dec.id <= _T_38 @[TensorUtil.scala 251:29]
    node _T_39 = bits(_T_32, 24, 9) @[TensorUtil.scala 251:29]
    dec.sram_offset <= _T_39 @[TensorUtil.scala 251:29]
    node _T_40 = bits(_T_32, 56, 25) @[TensorUtil.scala 251:29]
    dec.dram_offset <= _T_40 @[TensorUtil.scala 251:29]
    node _T_41 = bits(_T_32, 63, 57) @[TensorUtil.scala 251:29]
    dec.empty_0 <= _T_41 @[TensorUtil.scala 251:29]
    node _T_42 = bits(_T_32, 79, 64) @[TensorUtil.scala 251:29]
    dec.ysize <= _T_42 @[TensorUtil.scala 251:29]
    node _T_43 = bits(_T_32, 95, 80) @[TensorUtil.scala 251:29]
    dec.xsize <= _T_43 @[TensorUtil.scala 251:29]
    node _T_44 = bits(_T_32, 111, 96) @[TensorUtil.scala 251:29]
    dec.xstride <= _T_44 @[TensorUtil.scala 251:29]
    node _T_45 = bits(_T_32, 115, 112) @[TensorUtil.scala 251:29]
    dec.ypad_0 <= _T_45 @[TensorUtil.scala 251:29]
    node _T_46 = bits(_T_32, 119, 116) @[TensorUtil.scala 251:29]
    dec.ypad_1 <= _T_46 @[TensorUtil.scala 251:29]
    node _T_47 = bits(_T_32, 123, 120) @[TensorUtil.scala 251:29]
    dec.xpad_0 <= _T_47 @[TensorUtil.scala 251:29]
    node _T_48 = bits(_T_32, 127, 124) @[TensorUtil.scala 251:29]
    dec.xpad_1 <= _T_48 @[TensorUtil.scala 251:29]
    reg caddr : UInt<32>, clock @[TensorUtil.scala 253:18]
    reg baddr : UInt<32>, clock @[TensorUtil.scala 254:18]
    reg len : UInt<8>, clock @[TensorUtil.scala 255:16]
    wire _T_87 : UInt<1>[32] @[TensorUtil.scala 256:27]
    _T_87[0] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[1] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[2] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[3] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[4] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[5] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[6] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[7] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[8] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[9] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[10] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[11] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[12] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[13] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[14] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[15] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[16] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[17] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[18] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[19] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[20] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[21] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[22] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[23] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[24] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[25] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[26] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[27] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[28] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[29] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[30] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    _T_87[31] <= UInt<1>("h01") @[TensorUtil.scala 256:27]
    node _T_122 = cat(_T_87[1], _T_87[0]) @[TensorUtil.scala 256:66]
    node _T_123 = cat(_T_87[3], _T_87[2]) @[TensorUtil.scala 256:66]
    node _T_124 = cat(_T_123, _T_122) @[TensorUtil.scala 256:66]
    node _T_125 = cat(_T_87[5], _T_87[4]) @[TensorUtil.scala 256:66]
    node _T_126 = cat(_T_87[7], _T_87[6]) @[TensorUtil.scala 256:66]
    node _T_127 = cat(_T_126, _T_125) @[TensorUtil.scala 256:66]
    node _T_128 = cat(_T_127, _T_124) @[TensorUtil.scala 256:66]
    node _T_129 = cat(_T_87[9], _T_87[8]) @[TensorUtil.scala 256:66]
    node _T_130 = cat(_T_87[11], _T_87[10]) @[TensorUtil.scala 256:66]
    node _T_131 = cat(_T_130, _T_129) @[TensorUtil.scala 256:66]
    node _T_132 = cat(_T_87[13], _T_87[12]) @[TensorUtil.scala 256:66]
    node _T_133 = cat(_T_87[15], _T_87[14]) @[TensorUtil.scala 256:66]
    node _T_134 = cat(_T_133, _T_132) @[TensorUtil.scala 256:66]
    node _T_135 = cat(_T_134, _T_131) @[TensorUtil.scala 256:66]
    node _T_136 = cat(_T_135, _T_128) @[TensorUtil.scala 256:66]
    node _T_137 = cat(_T_87[17], _T_87[16]) @[TensorUtil.scala 256:66]
    node _T_138 = cat(_T_87[19], _T_87[18]) @[TensorUtil.scala 256:66]
    node _T_139 = cat(_T_138, _T_137) @[TensorUtil.scala 256:66]
    node _T_140 = cat(_T_87[21], _T_87[20]) @[TensorUtil.scala 256:66]
    node _T_141 = cat(_T_87[23], _T_87[22]) @[TensorUtil.scala 256:66]
    node _T_142 = cat(_T_141, _T_140) @[TensorUtil.scala 256:66]
    node _T_143 = cat(_T_142, _T_139) @[TensorUtil.scala 256:66]
    node _T_144 = cat(_T_87[25], _T_87[24]) @[TensorUtil.scala 256:66]
    node _T_145 = cat(_T_87[27], _T_87[26]) @[TensorUtil.scala 256:66]
    node _T_146 = cat(_T_145, _T_144) @[TensorUtil.scala 256:66]
    node _T_147 = cat(_T_87[29], _T_87[28]) @[TensorUtil.scala 256:66]
    node _T_148 = cat(_T_87[31], _T_87[30]) @[TensorUtil.scala 256:66]
    node _T_149 = cat(_T_148, _T_147) @[TensorUtil.scala 256:66]
    node _T_150 = cat(_T_149, _T_146) @[TensorUtil.scala 256:66]
    node _T_151 = cat(_T_150, _T_143) @[TensorUtil.scala 256:66]
    node maskOffset = cat(_T_151, _T_136) @[TensorUtil.scala 256:66]
    reg xcnt : UInt<8>, clock @[TensorUtil.scala 267:17]
    reg xrem : UInt<16>, clock @[TensorUtil.scala 268:17]
    node _T_154 = shl(dec.xsize, 3) @[TensorUtil.scala 269:26]
    node _T_156 = sub(_T_154, UInt<1>("h01")) @[TensorUtil.scala 269:51]
    node _T_157 = asUInt(_T_156) @[TensorUtil.scala 269:51]
    node xsize = tail(_T_157, 1) @[TensorUtil.scala 269:51]
    reg ycnt : UInt<16>, clock @[TensorUtil.scala 271:17]
    reg xfer_bytes : UInt<32>, clock @[TensorUtil.scala 273:23]
    node xstride_bytes = shl(dec.xstride, 6) @[TensorUtil.scala 275:35]
    node _T_160 = shl(dec.dram_offset, 6) @[TensorUtil.scala 277:66]
    node _T_161 = and(maskOffset, _T_160) @[TensorUtil.scala 277:47]
    node xfer_init_addr = or(io.baddr, _T_161) @[TensorUtil.scala 277:33]
    node _T_162 = add(caddr, xfer_bytes) @[TensorUtil.scala 278:31]
    node xfer_split_addr = tail(_T_162, 1) @[TensorUtil.scala 278:31]
    node _T_163 = add(baddr, xstride_bytes) @[TensorUtil.scala 279:32]
    node xfer_stride_addr = tail(_T_163, 1) @[TensorUtil.scala 279:32]
    node _T_164 = rem(xfer_init_addr, UInt<12>("h0800")) @[TensorUtil.scala 281:55]
    node _T_165 = sub(UInt<12>("h0800"), _T_164) @[TensorUtil.scala 281:38]
    node _T_166 = asUInt(_T_165) @[TensorUtil.scala 281:38]
    node xfer_init_bytes = tail(_T_166, 1) @[TensorUtil.scala 281:38]
    node xfer_init_pulses = shr(xfer_init_bytes, 3) @[TensorUtil.scala 282:43]
    node _T_167 = rem(xfer_split_addr, UInt<12>("h0800")) @[TensorUtil.scala 283:56]
    node _T_168 = sub(UInt<12>("h0800"), _T_167) @[TensorUtil.scala 283:38]
    node _T_169 = asUInt(_T_168) @[TensorUtil.scala 283:38]
    node xfer_split_bytes = tail(_T_169, 1) @[TensorUtil.scala 283:38]
    node xfer_split_pulses = shr(xfer_split_bytes, 3) @[TensorUtil.scala 284:44]
    node _T_170 = rem(xfer_stride_addr, UInt<12>("h0800")) @[TensorUtil.scala 285:57]
    node _T_171 = sub(UInt<12>("h0800"), _T_170) @[TensorUtil.scala 285:38]
    node _T_172 = asUInt(_T_171) @[TensorUtil.scala 285:38]
    node xfer_stride_bytes = tail(_T_172, 1) @[TensorUtil.scala 285:38]
    node xfer_stride_pulses = shr(xfer_stride_bytes, 3) @[TensorUtil.scala 286:45]
    node _T_173 = eq(xcnt, len) @[TensorUtil.scala 288:21]
    node _T_175 = eq(xrem, UInt<1>("h00")) @[TensorUtil.scala 289:10]
    node _T_176 = and(_T_173, _T_175) @[TensorUtil.scala 288:29]
    node _T_178 = sub(dec.ysize, UInt<1>("h01")) @[TensorUtil.scala 290:24]
    node _T_179 = asUInt(_T_178) @[TensorUtil.scala 290:24]
    node _T_180 = tail(_T_179, 1) @[TensorUtil.scala 290:24]
    node _T_181 = neq(ycnt, _T_180) @[TensorUtil.scala 290:10]
    node stride = and(_T_176, _T_181) @[TensorUtil.scala 289:18]
    node _T_182 = eq(xcnt, len) @[TensorUtil.scala 292:20]
    node _T_184 = neq(xrem, UInt<1>("h00")) @[TensorUtil.scala 292:35]
    node split = and(_T_182, _T_184) @[TensorUtil.scala 292:28]
    when io.start : @[TensorUtil.scala 294:18]
      xfer_bytes <= xfer_init_bytes @[TensorUtil.scala 295:16]
      node _T_185 = lt(xsize, xfer_init_pulses) @[TensorUtil.scala 296:16]
      when _T_185 : @[TensorUtil.scala 296:36]
        len <= xsize @[TensorUtil.scala 297:11]
        xrem <= UInt<1>("h00") @[TensorUtil.scala 298:12]
        skip @[TensorUtil.scala 296:36]
      else : @[TensorUtil.scala 299:17]
        node _T_188 = sub(xfer_init_pulses, UInt<1>("h01")) @[TensorUtil.scala 300:31]
        node _T_189 = asUInt(_T_188) @[TensorUtil.scala 300:31]
        node _T_190 = tail(_T_189, 1) @[TensorUtil.scala 300:31]
        len <= _T_190 @[TensorUtil.scala 300:11]
        node _T_191 = sub(xsize, xfer_init_pulses) @[TensorUtil.scala 301:21]
        node _T_192 = asUInt(_T_191) @[TensorUtil.scala 301:21]
        node _T_193 = tail(_T_192, 1) @[TensorUtil.scala 301:21]
        xrem <= _T_193 @[TensorUtil.scala 301:12]
        skip @[TensorUtil.scala 299:17]
      skip @[TensorUtil.scala 294:18]
    else : @[TensorUtil.scala 303:36]
      node _T_194 = and(io.xupdate, stride) @[TensorUtil.scala 303:25]
      when _T_194 : @[TensorUtil.scala 303:36]
        xfer_bytes <= xfer_stride_bytes @[TensorUtil.scala 304:16]
        node _T_195 = lt(xsize, xfer_stride_pulses) @[TensorUtil.scala 305:16]
        when _T_195 : @[TensorUtil.scala 305:38]
          len <= xsize @[TensorUtil.scala 306:11]
          xrem <= UInt<1>("h00") @[TensorUtil.scala 307:12]
          skip @[TensorUtil.scala 305:38]
        else : @[TensorUtil.scala 308:17]
          node _T_198 = sub(xfer_stride_pulses, UInt<1>("h01")) @[TensorUtil.scala 309:33]
          node _T_199 = asUInt(_T_198) @[TensorUtil.scala 309:33]
          node _T_200 = tail(_T_199, 1) @[TensorUtil.scala 309:33]
          len <= _T_200 @[TensorUtil.scala 309:11]
          node _T_201 = sub(xsize, xfer_stride_pulses) @[TensorUtil.scala 310:21]
          node _T_202 = asUInt(_T_201) @[TensorUtil.scala 310:21]
          node _T_203 = tail(_T_202, 1) @[TensorUtil.scala 310:21]
          xrem <= _T_203 @[TensorUtil.scala 310:12]
          skip @[TensorUtil.scala 308:17]
        skip @[TensorUtil.scala 303:36]
      else : @[TensorUtil.scala 312:35]
        node _T_204 = and(io.xupdate, split) @[TensorUtil.scala 312:25]
        when _T_204 : @[TensorUtil.scala 312:35]
          xfer_bytes <= xfer_split_bytes @[TensorUtil.scala 313:16]
          node _T_205 = lt(xrem, xfer_split_pulses) @[TensorUtil.scala 314:15]
          when _T_205 : @[TensorUtil.scala 314:36]
            len <= xrem @[TensorUtil.scala 315:11]
            xrem <= UInt<1>("h00") @[TensorUtil.scala 316:12]
            skip @[TensorUtil.scala 314:36]
          else : @[TensorUtil.scala 317:17]
            node _T_208 = sub(xfer_split_pulses, UInt<1>("h01")) @[TensorUtil.scala 318:32]
            node _T_209 = asUInt(_T_208) @[TensorUtil.scala 318:32]
            node _T_210 = tail(_T_209, 1) @[TensorUtil.scala 318:32]
            len <= _T_210 @[TensorUtil.scala 318:11]
            node _T_211 = sub(xrem, xfer_split_pulses) @[TensorUtil.scala 319:20]
            node _T_212 = asUInt(_T_211) @[TensorUtil.scala 319:20]
            node _T_213 = tail(_T_212, 1) @[TensorUtil.scala 319:20]
            xrem <= _T_213 @[TensorUtil.scala 319:12]
            skip @[TensorUtil.scala 317:17]
          skip @[TensorUtil.scala 312:35]
    when io.xinit : @[TensorUtil.scala 323:18]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 324:10]
      skip @[TensorUtil.scala 323:18]
    else : @[TensorUtil.scala 325:26]
      when io.xupdate : @[TensorUtil.scala 325:26]
        node _T_216 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 326:18]
        node _T_217 = tail(_T_216, 1) @[TensorUtil.scala 326:18]
        xcnt <= _T_217 @[TensorUtil.scala 326:10]
        skip @[TensorUtil.scala 325:26]
    when io.start : @[TensorUtil.scala 329:18]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 330:10]
      skip @[TensorUtil.scala 329:18]
    else : @[TensorUtil.scala 331:36]
      node _T_219 = and(io.yupdate, stride) @[TensorUtil.scala 331:25]
      when _T_219 : @[TensorUtil.scala 331:36]
        node _T_221 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 332:18]
        node _T_222 = tail(_T_221, 1) @[TensorUtil.scala 332:18]
        ycnt <= _T_222 @[TensorUtil.scala 332:10]
        skip @[TensorUtil.scala 331:36]
    when io.start : @[TensorUtil.scala 335:18]
      caddr <= xfer_init_addr @[TensorUtil.scala 336:11]
      baddr <= xfer_init_addr @[TensorUtil.scala 337:11]
      skip @[TensorUtil.scala 335:18]
    else : @[TensorUtil.scala 338:26]
      when io.yupdate : @[TensorUtil.scala 338:26]
        when split : @[TensorUtil.scala 339:17]
          caddr <= xfer_split_addr @[TensorUtil.scala 340:13]
          skip @[TensorUtil.scala 339:17]
        else : @[TensorUtil.scala 341:24]
          when stride : @[TensorUtil.scala 341:24]
            caddr <= xfer_stride_addr @[TensorUtil.scala 342:13]
            baddr <= xfer_stride_addr @[TensorUtil.scala 343:13]
            skip @[TensorUtil.scala 341:24]
        skip @[TensorUtil.scala 338:26]
    io.stride <= stride @[TensorUtil.scala 347:13]
    io.split <= split @[TensorUtil.scala 348:12]
    node _T_223 = eq(xcnt, len) @[TensorUtil.scala 349:21]
    io.commit <= _T_223 @[TensorUtil.scala 349:13]
    io.addr <= caddr @[TensorUtil.scala 350:11]
    io.len <= len @[TensorUtil.scala 351:10]
    node _T_224 = eq(xcnt, len) @[TensorUtil.scala 352:19]
    node _T_226 = eq(xrem, UInt<1>("h00")) @[TensorUtil.scala 353:10]
    node _T_227 = and(_T_224, _T_226) @[TensorUtil.scala 352:27]
    node _T_229 = sub(dec.ysize, UInt<1>("h01")) @[TensorUtil.scala 354:24]
    node _T_230 = asUInt(_T_229) @[TensorUtil.scala 354:24]
    node _T_231 = tail(_T_230, 1) @[TensorUtil.scala 354:24]
    node _T_232 = eq(ycnt, _T_231) @[TensorUtil.scala 354:10]
    node _T_233 = and(_T_227, _T_232) @[TensorUtil.scala 353:18]
    io.done <= _T_233 @[TensorUtil.scala 352:11]
    
  module TensorPadCtrl_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 173:29]
    wire _T_14 : UInt<128>
    _T_14 <= io.inst
    node _T_15 = bits(_T_14, 2, 0) @[TensorUtil.scala 173:29]
    dec.op <= _T_15 @[TensorUtil.scala 173:29]
    node _T_16 = bits(_T_14, 3, 3) @[TensorUtil.scala 173:29]
    dec.pop_prev <= _T_16 @[TensorUtil.scala 173:29]
    node _T_17 = bits(_T_14, 4, 4) @[TensorUtil.scala 173:29]
    dec.pop_next <= _T_17 @[TensorUtil.scala 173:29]
    node _T_18 = bits(_T_14, 5, 5) @[TensorUtil.scala 173:29]
    dec.push_prev <= _T_18 @[TensorUtil.scala 173:29]
    node _T_19 = bits(_T_14, 6, 6) @[TensorUtil.scala 173:29]
    dec.push_next <= _T_19 @[TensorUtil.scala 173:29]
    node _T_20 = bits(_T_14, 8, 7) @[TensorUtil.scala 173:29]
    dec.id <= _T_20 @[TensorUtil.scala 173:29]
    node _T_21 = bits(_T_14, 24, 9) @[TensorUtil.scala 173:29]
    dec.sram_offset <= _T_21 @[TensorUtil.scala 173:29]
    node _T_22 = bits(_T_14, 56, 25) @[TensorUtil.scala 173:29]
    dec.dram_offset <= _T_22 @[TensorUtil.scala 173:29]
    node _T_23 = bits(_T_14, 63, 57) @[TensorUtil.scala 173:29]
    dec.empty_0 <= _T_23 @[TensorUtil.scala 173:29]
    node _T_24 = bits(_T_14, 79, 64) @[TensorUtil.scala 173:29]
    dec.ysize <= _T_24 @[TensorUtil.scala 173:29]
    node _T_25 = bits(_T_14, 95, 80) @[TensorUtil.scala 173:29]
    dec.xsize <= _T_25 @[TensorUtil.scala 173:29]
    node _T_26 = bits(_T_14, 111, 96) @[TensorUtil.scala 173:29]
    dec.xstride <= _T_26 @[TensorUtil.scala 173:29]
    node _T_27 = bits(_T_14, 115, 112) @[TensorUtil.scala 173:29]
    dec.ypad_0 <= _T_27 @[TensorUtil.scala 173:29]
    node _T_28 = bits(_T_14, 119, 116) @[TensorUtil.scala 173:29]
    dec.ypad_1 <= _T_28 @[TensorUtil.scala 173:29]
    node _T_29 = bits(_T_14, 123, 120) @[TensorUtil.scala 173:29]
    dec.xpad_0 <= _T_29 @[TensorUtil.scala 173:29]
    node _T_30 = bits(_T_14, 127, 124) @[TensorUtil.scala 173:29]
    dec.xpad_1 <= _T_30 @[TensorUtil.scala 173:29]
    reg xmax : UInt<16>, clock @[TensorUtil.scala 175:17]
    reg ymax : UInt<4>, clock @[TensorUtil.scala 176:17]
    reg xcnt : UInt<16>, clock @[TensorUtil.scala 177:17]
    reg ycnt : UInt<4>, clock @[TensorUtil.scala 178:17]
    node _T_35 = add(dec.xpad_0, dec.xsize) @[TensorUtil.scala 182:20]
    node _T_36 = tail(_T_35, 1) @[TensorUtil.scala 182:20]
    node _T_37 = add(_T_36, dec.xpad_1) @[TensorUtil.scala 182:32]
    node _T_38 = tail(_T_37, 1) @[TensorUtil.scala 182:32]
    node _T_39 = shl(_T_38, 3) @[TensorUtil.scala 182:46]
    node _T_41 = sub(_T_39, UInt<1>("h01")) @[TensorUtil.scala 182:71]
    node _T_42 = asUInt(_T_41) @[TensorUtil.scala 182:71]
    node xval = tail(_T_42, 1) @[TensorUtil.scala 182:71]
    node _T_44 = neq(dec.ypad_0, UInt<1>("h00")) @[TensorUtil.scala 190:22]
    node _T_46 = sub(dec.ypad_0, UInt<1>("h01")) @[TensorUtil.scala 190:42]
    node _T_47 = asUInt(_T_46) @[TensorUtil.scala 190:42]
    node _T_48 = tail(_T_47, 1) @[TensorUtil.scala 190:42]
    node yval = mux(_T_44, _T_48, UInt<1>("h00")) @[TensorUtil.scala 190:10]
    reg state : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorUtil.scala 197:22]
    node _T_51 = eq(UInt<1>("h00"), state) @[Conditional.scala 37:30]
    when _T_51 : @[Conditional.scala 40:58]
      when io.start : @[TensorUtil.scala 201:22]
        state <= UInt<1>("h01") @[TensorUtil.scala 202:15]
        skip @[TensorUtil.scala 201:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_52 = eq(UInt<1>("h01"), state) @[Conditional.scala 37:30]
      when _T_52 : @[Conditional.scala 39:67]
        node _T_53 = eq(ycnt, ymax) @[TensorUtil.scala 206:17]
        node _T_54 = eq(xcnt, xmax) @[TensorUtil.scala 206:34]
        node _T_55 = and(_T_53, _T_54) @[TensorUtil.scala 206:26]
        when _T_55 : @[TensorUtil.scala 206:44]
          state <= UInt<1>("h00") @[TensorUtil.scala 207:15]
          skip @[TensorUtil.scala 206:44]
        skip @[Conditional.scala 39:67]
    node _T_56 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 212:14]
    when _T_56 : @[TensorUtil.scala 212:25]
      xmax <= xval @[TensorUtil.scala 213:10]
      ymax <= yval @[TensorUtil.scala 214:10]
      skip @[TensorUtil.scala 212:25]
    node _T_57 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 217:14]
    node _T_58 = eq(xcnt, xmax) @[TensorUtil.scala 217:32]
    node _T_59 = or(_T_57, _T_58) @[TensorUtil.scala 217:24]
    when _T_59 : @[TensorUtil.scala 217:42]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 218:10]
      skip @[TensorUtil.scala 217:42]
    else : @[TensorUtil.scala 219:33]
      node _T_61 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 219:20]
      when _T_61 : @[TensorUtil.scala 219:33]
        node _T_63 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 220:18]
        node _T_64 = tail(_T_63, 1) @[TensorUtil.scala 220:18]
        xcnt <= _T_64 @[TensorUtil.scala 220:10]
        skip @[TensorUtil.scala 219:33]
    node _T_65 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 223:14]
    node _T_67 = eq(ymax, UInt<1>("h00")) @[TensorUtil.scala 223:32]
    node _T_68 = or(_T_65, _T_67) @[TensorUtil.scala 223:24]
    when _T_68 : @[TensorUtil.scala 223:41]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 224:10]
      skip @[TensorUtil.scala 223:41]
    else : @[TensorUtil.scala 225:50]
      node _T_70 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 225:20]
      node _T_71 = eq(xcnt, xmax) @[TensorUtil.scala 225:40]
      node _T_72 = and(_T_70, _T_71) @[TensorUtil.scala 225:32]
      when _T_72 : @[TensorUtil.scala 225:50]
        node _T_74 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 226:18]
        node _T_75 = tail(_T_74, 1) @[TensorUtil.scala 226:18]
        ycnt <= _T_75 @[TensorUtil.scala 226:10]
        skip @[TensorUtil.scala 225:50]
    node _T_76 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 229:20]
    node _T_77 = eq(ycnt, ymax) @[TensorUtil.scala 229:39]
    node _T_78 = and(_T_76, _T_77) @[TensorUtil.scala 229:32]
    node _T_79 = eq(xcnt, xmax) @[TensorUtil.scala 229:55]
    node _T_80 = and(_T_78, _T_79) @[TensorUtil.scala 229:48]
    io.done <= _T_80 @[TensorUtil.scala 229:11]
    
  module TensorPadCtrl_9 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 173:29]
    wire _T_14 : UInt<128>
    _T_14 <= io.inst
    node _T_15 = bits(_T_14, 2, 0) @[TensorUtil.scala 173:29]
    dec.op <= _T_15 @[TensorUtil.scala 173:29]
    node _T_16 = bits(_T_14, 3, 3) @[TensorUtil.scala 173:29]
    dec.pop_prev <= _T_16 @[TensorUtil.scala 173:29]
    node _T_17 = bits(_T_14, 4, 4) @[TensorUtil.scala 173:29]
    dec.pop_next <= _T_17 @[TensorUtil.scala 173:29]
    node _T_18 = bits(_T_14, 5, 5) @[TensorUtil.scala 173:29]
    dec.push_prev <= _T_18 @[TensorUtil.scala 173:29]
    node _T_19 = bits(_T_14, 6, 6) @[TensorUtil.scala 173:29]
    dec.push_next <= _T_19 @[TensorUtil.scala 173:29]
    node _T_20 = bits(_T_14, 8, 7) @[TensorUtil.scala 173:29]
    dec.id <= _T_20 @[TensorUtil.scala 173:29]
    node _T_21 = bits(_T_14, 24, 9) @[TensorUtil.scala 173:29]
    dec.sram_offset <= _T_21 @[TensorUtil.scala 173:29]
    node _T_22 = bits(_T_14, 56, 25) @[TensorUtil.scala 173:29]
    dec.dram_offset <= _T_22 @[TensorUtil.scala 173:29]
    node _T_23 = bits(_T_14, 63, 57) @[TensorUtil.scala 173:29]
    dec.empty_0 <= _T_23 @[TensorUtil.scala 173:29]
    node _T_24 = bits(_T_14, 79, 64) @[TensorUtil.scala 173:29]
    dec.ysize <= _T_24 @[TensorUtil.scala 173:29]
    node _T_25 = bits(_T_14, 95, 80) @[TensorUtil.scala 173:29]
    dec.xsize <= _T_25 @[TensorUtil.scala 173:29]
    node _T_26 = bits(_T_14, 111, 96) @[TensorUtil.scala 173:29]
    dec.xstride <= _T_26 @[TensorUtil.scala 173:29]
    node _T_27 = bits(_T_14, 115, 112) @[TensorUtil.scala 173:29]
    dec.ypad_0 <= _T_27 @[TensorUtil.scala 173:29]
    node _T_28 = bits(_T_14, 119, 116) @[TensorUtil.scala 173:29]
    dec.ypad_1 <= _T_28 @[TensorUtil.scala 173:29]
    node _T_29 = bits(_T_14, 123, 120) @[TensorUtil.scala 173:29]
    dec.xpad_0 <= _T_29 @[TensorUtil.scala 173:29]
    node _T_30 = bits(_T_14, 127, 124) @[TensorUtil.scala 173:29]
    dec.xpad_1 <= _T_30 @[TensorUtil.scala 173:29]
    reg xmax : UInt<16>, clock @[TensorUtil.scala 175:17]
    reg ymax : UInt<4>, clock @[TensorUtil.scala 176:17]
    reg xcnt : UInt<16>, clock @[TensorUtil.scala 177:17]
    reg ycnt : UInt<4>, clock @[TensorUtil.scala 178:17]
    node _T_35 = add(dec.xpad_0, dec.xsize) @[TensorUtil.scala 182:20]
    node _T_36 = tail(_T_35, 1) @[TensorUtil.scala 182:20]
    node _T_37 = add(_T_36, dec.xpad_1) @[TensorUtil.scala 182:32]
    node _T_38 = tail(_T_37, 1) @[TensorUtil.scala 182:32]
    node _T_39 = shl(_T_38, 3) @[TensorUtil.scala 182:46]
    node _T_41 = sub(_T_39, UInt<1>("h01")) @[TensorUtil.scala 182:71]
    node _T_42 = asUInt(_T_41) @[TensorUtil.scala 182:71]
    node xval = tail(_T_42, 1) @[TensorUtil.scala 182:71]
    node _T_44 = neq(dec.ypad_1, UInt<1>("h00")) @[TensorUtil.scala 192:22]
    node _T_46 = sub(dec.ypad_1, UInt<1>("h01")) @[TensorUtil.scala 192:42]
    node _T_47 = asUInt(_T_46) @[TensorUtil.scala 192:42]
    node _T_48 = tail(_T_47, 1) @[TensorUtil.scala 192:42]
    node yval = mux(_T_44, _T_48, UInt<1>("h00")) @[TensorUtil.scala 192:10]
    reg state : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorUtil.scala 197:22]
    node _T_51 = eq(UInt<1>("h00"), state) @[Conditional.scala 37:30]
    when _T_51 : @[Conditional.scala 40:58]
      when io.start : @[TensorUtil.scala 201:22]
        state <= UInt<1>("h01") @[TensorUtil.scala 202:15]
        skip @[TensorUtil.scala 201:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_52 = eq(UInt<1>("h01"), state) @[Conditional.scala 37:30]
      when _T_52 : @[Conditional.scala 39:67]
        node _T_53 = eq(ycnt, ymax) @[TensorUtil.scala 206:17]
        node _T_54 = eq(xcnt, xmax) @[TensorUtil.scala 206:34]
        node _T_55 = and(_T_53, _T_54) @[TensorUtil.scala 206:26]
        when _T_55 : @[TensorUtil.scala 206:44]
          state <= UInt<1>("h00") @[TensorUtil.scala 207:15]
          skip @[TensorUtil.scala 206:44]
        skip @[Conditional.scala 39:67]
    node _T_56 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 212:14]
    when _T_56 : @[TensorUtil.scala 212:25]
      xmax <= xval @[TensorUtil.scala 213:10]
      ymax <= yval @[TensorUtil.scala 214:10]
      skip @[TensorUtil.scala 212:25]
    node _T_57 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 217:14]
    node _T_58 = eq(xcnt, xmax) @[TensorUtil.scala 217:32]
    node _T_59 = or(_T_57, _T_58) @[TensorUtil.scala 217:24]
    when _T_59 : @[TensorUtil.scala 217:42]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 218:10]
      skip @[TensorUtil.scala 217:42]
    else : @[TensorUtil.scala 219:33]
      node _T_61 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 219:20]
      when _T_61 : @[TensorUtil.scala 219:33]
        node _T_63 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 220:18]
        node _T_64 = tail(_T_63, 1) @[TensorUtil.scala 220:18]
        xcnt <= _T_64 @[TensorUtil.scala 220:10]
        skip @[TensorUtil.scala 219:33]
    node _T_65 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 223:14]
    node _T_67 = eq(ymax, UInt<1>("h00")) @[TensorUtil.scala 223:32]
    node _T_68 = or(_T_65, _T_67) @[TensorUtil.scala 223:24]
    when _T_68 : @[TensorUtil.scala 223:41]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 224:10]
      skip @[TensorUtil.scala 223:41]
    else : @[TensorUtil.scala 225:50]
      node _T_70 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 225:20]
      node _T_71 = eq(xcnt, xmax) @[TensorUtil.scala 225:40]
      node _T_72 = and(_T_70, _T_71) @[TensorUtil.scala 225:32]
      when _T_72 : @[TensorUtil.scala 225:50]
        node _T_74 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 226:18]
        node _T_75 = tail(_T_74, 1) @[TensorUtil.scala 226:18]
        ycnt <= _T_75 @[TensorUtil.scala 226:10]
        skip @[TensorUtil.scala 225:50]
    node _T_76 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 229:20]
    node _T_77 = eq(ycnt, ymax) @[TensorUtil.scala 229:39]
    node _T_78 = and(_T_76, _T_77) @[TensorUtil.scala 229:32]
    node _T_79 = eq(xcnt, xmax) @[TensorUtil.scala 229:55]
    node _T_80 = and(_T_78, _T_79) @[TensorUtil.scala 229:48]
    io.done <= _T_80 @[TensorUtil.scala 229:11]
    
  module TensorPadCtrl_10 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 173:29]
    wire _T_14 : UInt<128>
    _T_14 <= io.inst
    node _T_15 = bits(_T_14, 2, 0) @[TensorUtil.scala 173:29]
    dec.op <= _T_15 @[TensorUtil.scala 173:29]
    node _T_16 = bits(_T_14, 3, 3) @[TensorUtil.scala 173:29]
    dec.pop_prev <= _T_16 @[TensorUtil.scala 173:29]
    node _T_17 = bits(_T_14, 4, 4) @[TensorUtil.scala 173:29]
    dec.pop_next <= _T_17 @[TensorUtil.scala 173:29]
    node _T_18 = bits(_T_14, 5, 5) @[TensorUtil.scala 173:29]
    dec.push_prev <= _T_18 @[TensorUtil.scala 173:29]
    node _T_19 = bits(_T_14, 6, 6) @[TensorUtil.scala 173:29]
    dec.push_next <= _T_19 @[TensorUtil.scala 173:29]
    node _T_20 = bits(_T_14, 8, 7) @[TensorUtil.scala 173:29]
    dec.id <= _T_20 @[TensorUtil.scala 173:29]
    node _T_21 = bits(_T_14, 24, 9) @[TensorUtil.scala 173:29]
    dec.sram_offset <= _T_21 @[TensorUtil.scala 173:29]
    node _T_22 = bits(_T_14, 56, 25) @[TensorUtil.scala 173:29]
    dec.dram_offset <= _T_22 @[TensorUtil.scala 173:29]
    node _T_23 = bits(_T_14, 63, 57) @[TensorUtil.scala 173:29]
    dec.empty_0 <= _T_23 @[TensorUtil.scala 173:29]
    node _T_24 = bits(_T_14, 79, 64) @[TensorUtil.scala 173:29]
    dec.ysize <= _T_24 @[TensorUtil.scala 173:29]
    node _T_25 = bits(_T_14, 95, 80) @[TensorUtil.scala 173:29]
    dec.xsize <= _T_25 @[TensorUtil.scala 173:29]
    node _T_26 = bits(_T_14, 111, 96) @[TensorUtil.scala 173:29]
    dec.xstride <= _T_26 @[TensorUtil.scala 173:29]
    node _T_27 = bits(_T_14, 115, 112) @[TensorUtil.scala 173:29]
    dec.ypad_0 <= _T_27 @[TensorUtil.scala 173:29]
    node _T_28 = bits(_T_14, 119, 116) @[TensorUtil.scala 173:29]
    dec.ypad_1 <= _T_28 @[TensorUtil.scala 173:29]
    node _T_29 = bits(_T_14, 123, 120) @[TensorUtil.scala 173:29]
    dec.xpad_0 <= _T_29 @[TensorUtil.scala 173:29]
    node _T_30 = bits(_T_14, 127, 124) @[TensorUtil.scala 173:29]
    dec.xpad_1 <= _T_30 @[TensorUtil.scala 173:29]
    reg xmax : UInt<16>, clock @[TensorUtil.scala 175:17]
    reg ymax : UInt<4>, clock @[TensorUtil.scala 176:17]
    reg xcnt : UInt<16>, clock @[TensorUtil.scala 177:17]
    reg ycnt : UInt<4>, clock @[TensorUtil.scala 178:17]
    node _T_35 = shl(dec.xpad_0, 3) @[TensorUtil.scala 184:19]
    node _T_37 = sub(_T_35, UInt<1>("h01")) @[TensorUtil.scala 184:44]
    node _T_38 = asUInt(_T_37) @[TensorUtil.scala 184:44]
    node xval = tail(_T_38, 1) @[TensorUtil.scala 184:44]
    reg state : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorUtil.scala 197:22]
    node _T_40 = eq(UInt<1>("h00"), state) @[Conditional.scala 37:30]
    when _T_40 : @[Conditional.scala 40:58]
      when io.start : @[TensorUtil.scala 201:22]
        state <= UInt<1>("h01") @[TensorUtil.scala 202:15]
        skip @[TensorUtil.scala 201:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_41 = eq(UInt<1>("h01"), state) @[Conditional.scala 37:30]
      when _T_41 : @[Conditional.scala 39:67]
        node _T_42 = eq(ycnt, ymax) @[TensorUtil.scala 206:17]
        node _T_43 = eq(xcnt, xmax) @[TensorUtil.scala 206:34]
        node _T_44 = and(_T_42, _T_43) @[TensorUtil.scala 206:26]
        when _T_44 : @[TensorUtil.scala 206:44]
          state <= UInt<1>("h00") @[TensorUtil.scala 207:15]
          skip @[TensorUtil.scala 206:44]
        skip @[Conditional.scala 39:67]
    node _T_45 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 212:14]
    when _T_45 : @[TensorUtil.scala 212:25]
      xmax <= xval @[TensorUtil.scala 213:10]
      ymax <= UInt<1>("h00") @[TensorUtil.scala 214:10]
      skip @[TensorUtil.scala 212:25]
    node _T_46 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 217:14]
    node _T_47 = eq(xcnt, xmax) @[TensorUtil.scala 217:32]
    node _T_48 = or(_T_46, _T_47) @[TensorUtil.scala 217:24]
    when _T_48 : @[TensorUtil.scala 217:42]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 218:10]
      skip @[TensorUtil.scala 217:42]
    else : @[TensorUtil.scala 219:33]
      node _T_50 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 219:20]
      when _T_50 : @[TensorUtil.scala 219:33]
        node _T_52 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 220:18]
        node _T_53 = tail(_T_52, 1) @[TensorUtil.scala 220:18]
        xcnt <= _T_53 @[TensorUtil.scala 220:10]
        skip @[TensorUtil.scala 219:33]
    node _T_54 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 223:14]
    node _T_56 = eq(ymax, UInt<1>("h00")) @[TensorUtil.scala 223:32]
    node _T_57 = or(_T_54, _T_56) @[TensorUtil.scala 223:24]
    when _T_57 : @[TensorUtil.scala 223:41]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 224:10]
      skip @[TensorUtil.scala 223:41]
    else : @[TensorUtil.scala 225:50]
      node _T_59 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 225:20]
      node _T_60 = eq(xcnt, xmax) @[TensorUtil.scala 225:40]
      node _T_61 = and(_T_59, _T_60) @[TensorUtil.scala 225:32]
      when _T_61 : @[TensorUtil.scala 225:50]
        node _T_63 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 226:18]
        node _T_64 = tail(_T_63, 1) @[TensorUtil.scala 226:18]
        ycnt <= _T_64 @[TensorUtil.scala 226:10]
        skip @[TensorUtil.scala 225:50]
    node _T_65 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 229:20]
    node _T_66 = eq(ycnt, ymax) @[TensorUtil.scala 229:39]
    node _T_67 = and(_T_65, _T_66) @[TensorUtil.scala 229:32]
    node _T_68 = eq(xcnt, xmax) @[TensorUtil.scala 229:55]
    node _T_69 = and(_T_67, _T_68) @[TensorUtil.scala 229:48]
    io.done <= _T_69 @[TensorUtil.scala 229:11]
    
  module TensorPadCtrl_11 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorUtil.scala 173:29]
    wire _T_14 : UInt<128>
    _T_14 <= io.inst
    node _T_15 = bits(_T_14, 2, 0) @[TensorUtil.scala 173:29]
    dec.op <= _T_15 @[TensorUtil.scala 173:29]
    node _T_16 = bits(_T_14, 3, 3) @[TensorUtil.scala 173:29]
    dec.pop_prev <= _T_16 @[TensorUtil.scala 173:29]
    node _T_17 = bits(_T_14, 4, 4) @[TensorUtil.scala 173:29]
    dec.pop_next <= _T_17 @[TensorUtil.scala 173:29]
    node _T_18 = bits(_T_14, 5, 5) @[TensorUtil.scala 173:29]
    dec.push_prev <= _T_18 @[TensorUtil.scala 173:29]
    node _T_19 = bits(_T_14, 6, 6) @[TensorUtil.scala 173:29]
    dec.push_next <= _T_19 @[TensorUtil.scala 173:29]
    node _T_20 = bits(_T_14, 8, 7) @[TensorUtil.scala 173:29]
    dec.id <= _T_20 @[TensorUtil.scala 173:29]
    node _T_21 = bits(_T_14, 24, 9) @[TensorUtil.scala 173:29]
    dec.sram_offset <= _T_21 @[TensorUtil.scala 173:29]
    node _T_22 = bits(_T_14, 56, 25) @[TensorUtil.scala 173:29]
    dec.dram_offset <= _T_22 @[TensorUtil.scala 173:29]
    node _T_23 = bits(_T_14, 63, 57) @[TensorUtil.scala 173:29]
    dec.empty_0 <= _T_23 @[TensorUtil.scala 173:29]
    node _T_24 = bits(_T_14, 79, 64) @[TensorUtil.scala 173:29]
    dec.ysize <= _T_24 @[TensorUtil.scala 173:29]
    node _T_25 = bits(_T_14, 95, 80) @[TensorUtil.scala 173:29]
    dec.xsize <= _T_25 @[TensorUtil.scala 173:29]
    node _T_26 = bits(_T_14, 111, 96) @[TensorUtil.scala 173:29]
    dec.xstride <= _T_26 @[TensorUtil.scala 173:29]
    node _T_27 = bits(_T_14, 115, 112) @[TensorUtil.scala 173:29]
    dec.ypad_0 <= _T_27 @[TensorUtil.scala 173:29]
    node _T_28 = bits(_T_14, 119, 116) @[TensorUtil.scala 173:29]
    dec.ypad_1 <= _T_28 @[TensorUtil.scala 173:29]
    node _T_29 = bits(_T_14, 123, 120) @[TensorUtil.scala 173:29]
    dec.xpad_0 <= _T_29 @[TensorUtil.scala 173:29]
    node _T_30 = bits(_T_14, 127, 124) @[TensorUtil.scala 173:29]
    dec.xpad_1 <= _T_30 @[TensorUtil.scala 173:29]
    reg xmax : UInt<16>, clock @[TensorUtil.scala 175:17]
    reg ymax : UInt<4>, clock @[TensorUtil.scala 176:17]
    reg xcnt : UInt<16>, clock @[TensorUtil.scala 177:17]
    reg ycnt : UInt<4>, clock @[TensorUtil.scala 178:17]
    node _T_35 = shl(dec.xpad_1, 3) @[TensorUtil.scala 186:19]
    node _T_37 = sub(_T_35, UInt<1>("h01")) @[TensorUtil.scala 186:44]
    node _T_38 = asUInt(_T_37) @[TensorUtil.scala 186:44]
    node xval = tail(_T_38, 1) @[TensorUtil.scala 186:44]
    reg state : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorUtil.scala 197:22]
    node _T_40 = eq(UInt<1>("h00"), state) @[Conditional.scala 37:30]
    when _T_40 : @[Conditional.scala 40:58]
      when io.start : @[TensorUtil.scala 201:22]
        state <= UInt<1>("h01") @[TensorUtil.scala 202:15]
        skip @[TensorUtil.scala 201:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_41 = eq(UInt<1>("h01"), state) @[Conditional.scala 37:30]
      when _T_41 : @[Conditional.scala 39:67]
        node _T_42 = eq(ycnt, ymax) @[TensorUtil.scala 206:17]
        node _T_43 = eq(xcnt, xmax) @[TensorUtil.scala 206:34]
        node _T_44 = and(_T_42, _T_43) @[TensorUtil.scala 206:26]
        when _T_44 : @[TensorUtil.scala 206:44]
          state <= UInt<1>("h00") @[TensorUtil.scala 207:15]
          skip @[TensorUtil.scala 206:44]
        skip @[Conditional.scala 39:67]
    node _T_45 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 212:14]
    when _T_45 : @[TensorUtil.scala 212:25]
      xmax <= xval @[TensorUtil.scala 213:10]
      ymax <= UInt<1>("h00") @[TensorUtil.scala 214:10]
      skip @[TensorUtil.scala 212:25]
    node _T_46 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 217:14]
    node _T_47 = eq(xcnt, xmax) @[TensorUtil.scala 217:32]
    node _T_48 = or(_T_46, _T_47) @[TensorUtil.scala 217:24]
    when _T_48 : @[TensorUtil.scala 217:42]
      xcnt <= UInt<1>("h00") @[TensorUtil.scala 218:10]
      skip @[TensorUtil.scala 217:42]
    else : @[TensorUtil.scala 219:33]
      node _T_50 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 219:20]
      when _T_50 : @[TensorUtil.scala 219:33]
        node _T_52 = add(xcnt, UInt<1>("h01")) @[TensorUtil.scala 220:18]
        node _T_53 = tail(_T_52, 1) @[TensorUtil.scala 220:18]
        xcnt <= _T_53 @[TensorUtil.scala 220:10]
        skip @[TensorUtil.scala 219:33]
    node _T_54 = eq(state, UInt<1>("h00")) @[TensorUtil.scala 223:14]
    node _T_56 = eq(ymax, UInt<1>("h00")) @[TensorUtil.scala 223:32]
    node _T_57 = or(_T_54, _T_56) @[TensorUtil.scala 223:24]
    when _T_57 : @[TensorUtil.scala 223:41]
      ycnt <= UInt<1>("h00") @[TensorUtil.scala 224:10]
      skip @[TensorUtil.scala 223:41]
    else : @[TensorUtil.scala 225:50]
      node _T_59 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 225:20]
      node _T_60 = eq(xcnt, xmax) @[TensorUtil.scala 225:40]
      node _T_61 = and(_T_59, _T_60) @[TensorUtil.scala 225:32]
      when _T_61 : @[TensorUtil.scala 225:50]
        node _T_63 = add(ycnt, UInt<1>("h01")) @[TensorUtil.scala 226:18]
        node _T_64 = tail(_T_63, 1) @[TensorUtil.scala 226:18]
        ycnt <= _T_64 @[TensorUtil.scala 226:10]
        skip @[TensorUtil.scala 225:50]
    node _T_65 = eq(state, UInt<1>("h01")) @[TensorUtil.scala 229:20]
    node _T_66 = eq(ycnt, ymax) @[TensorUtil.scala 229:39]
    node _T_67 = and(_T_65, _T_66) @[TensorUtil.scala 229:32]
    node _T_68 = eq(xcnt, xmax) @[TensorUtil.scala 229:55]
    node _T_69 = and(_T_67, _T_68) @[TensorUtil.scala 229:48]
    io.done <= _T_69 @[TensorUtil.scala 229:11]
    
  module TensorLoad_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>, flip baddr : UInt<32>, vme_rd : {cmd : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}, flip data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}, tensor : {rd : {flip idx : {valid : UInt<1>, bits : UInt<11>}, data : {valid : UInt<1>, bits : UInt<32>[16][1]}}, flip wr : {valid : UInt<1>, bits : {idx : UInt<11>, data : UInt<32>[16][1]}}}}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorLoad.scala 51:29]
    wire _T_592 : UInt<128>
    _T_592 <= io.inst
    node _T_593 = bits(_T_592, 2, 0) @[TensorLoad.scala 51:29]
    dec.op <= _T_593 @[TensorLoad.scala 51:29]
    node _T_594 = bits(_T_592, 3, 3) @[TensorLoad.scala 51:29]
    dec.pop_prev <= _T_594 @[TensorLoad.scala 51:29]
    node _T_595 = bits(_T_592, 4, 4) @[TensorLoad.scala 51:29]
    dec.pop_next <= _T_595 @[TensorLoad.scala 51:29]
    node _T_596 = bits(_T_592, 5, 5) @[TensorLoad.scala 51:29]
    dec.push_prev <= _T_596 @[TensorLoad.scala 51:29]
    node _T_597 = bits(_T_592, 6, 6) @[TensorLoad.scala 51:29]
    dec.push_next <= _T_597 @[TensorLoad.scala 51:29]
    node _T_598 = bits(_T_592, 8, 7) @[TensorLoad.scala 51:29]
    dec.id <= _T_598 @[TensorLoad.scala 51:29]
    node _T_599 = bits(_T_592, 24, 9) @[TensorLoad.scala 51:29]
    dec.sram_offset <= _T_599 @[TensorLoad.scala 51:29]
    node _T_600 = bits(_T_592, 56, 25) @[TensorLoad.scala 51:29]
    dec.dram_offset <= _T_600 @[TensorLoad.scala 51:29]
    node _T_601 = bits(_T_592, 63, 57) @[TensorLoad.scala 51:29]
    dec.empty_0 <= _T_601 @[TensorLoad.scala 51:29]
    node _T_602 = bits(_T_592, 79, 64) @[TensorLoad.scala 51:29]
    dec.ysize <= _T_602 @[TensorLoad.scala 51:29]
    node _T_603 = bits(_T_592, 95, 80) @[TensorLoad.scala 51:29]
    dec.xsize <= _T_603 @[TensorLoad.scala 51:29]
    node _T_604 = bits(_T_592, 111, 96) @[TensorLoad.scala 51:29]
    dec.xstride <= _T_604 @[TensorLoad.scala 51:29]
    node _T_605 = bits(_T_592, 115, 112) @[TensorLoad.scala 51:29]
    dec.ypad_0 <= _T_605 @[TensorLoad.scala 51:29]
    node _T_606 = bits(_T_592, 119, 116) @[TensorLoad.scala 51:29]
    dec.ypad_1 <= _T_606 @[TensorLoad.scala 51:29]
    node _T_607 = bits(_T_592, 123, 120) @[TensorLoad.scala 51:29]
    dec.xpad_0 <= _T_607 @[TensorLoad.scala 51:29]
    node _T_608 = bits(_T_592, 127, 124) @[TensorLoad.scala 51:29]
    dec.xpad_1 <= _T_608 @[TensorLoad.scala 51:29]
    inst dataCtrl of TensorDataCtrl_2 @[TensorLoad.scala 52:24]
    dataCtrl.clock <= clock
    dataCtrl.reset <= reset
    reg dataCtrlDone : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[TensorLoad.scala 54:29]
    inst yPadCtrl0 of TensorPadCtrl_8 @[TensorLoad.scala 55:25]
    yPadCtrl0.clock <= clock
    yPadCtrl0.reset <= reset
    inst yPadCtrl1 of TensorPadCtrl_9 @[TensorLoad.scala 56:25]
    yPadCtrl1.clock <= clock
    yPadCtrl1.reset <= reset
    inst xPadCtrl0 of TensorPadCtrl_10 @[TensorLoad.scala 57:25]
    xPadCtrl0.clock <= clock
    xPadCtrl0.reset <= reset
    inst xPadCtrl1 of TensorPadCtrl_11 @[TensorLoad.scala 58:25]
    xPadCtrl1.clock <= clock
    xPadCtrl1.reset <= reset
    reg tag : UInt<3>, clock @[TensorLoad.scala 60:16]
    reg set : UInt<0>, clock @[TensorLoad.scala 61:16]
    reg state : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[TensorLoad.scala 65:22]
    node _T_614 = eq(UInt<3>("h00"), state) @[Conditional.scala 37:30]
    when _T_614 : @[Conditional.scala 40:58]
      when io.start : @[TensorLoad.scala 70:22]
        node _T_616 = neq(dec.ypad_0, UInt<1>("h00")) @[TensorLoad.scala 71:25]
        when _T_616 : @[TensorLoad.scala 71:34]
          state <= UInt<3>("h01") @[TensorLoad.scala 72:17]
          skip @[TensorLoad.scala 71:34]
        else : @[TensorLoad.scala 73:40]
          node _T_618 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 73:31]
          when _T_618 : @[TensorLoad.scala 73:40]
            state <= UInt<3>("h02") @[TensorLoad.scala 74:17]
            skip @[TensorLoad.scala 73:40]
          else : @[TensorLoad.scala 75:21]
            state <= UInt<3>("h03") @[TensorLoad.scala 76:17]
            skip @[TensorLoad.scala 75:21]
        skip @[TensorLoad.scala 70:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_619 = eq(UInt<3>("h01"), state) @[Conditional.scala 37:30]
      when _T_619 : @[Conditional.scala 39:67]
        when yPadCtrl0.io.done : @[TensorLoad.scala 81:31]
          node _T_621 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 82:25]
          when _T_621 : @[TensorLoad.scala 82:34]
            state <= UInt<3>("h02") @[TensorLoad.scala 83:17]
            skip @[TensorLoad.scala 82:34]
          else : @[TensorLoad.scala 84:21]
            state <= UInt<3>("h03") @[TensorLoad.scala 85:17]
            skip @[TensorLoad.scala 84:21]
          skip @[TensorLoad.scala 81:31]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_622 = eq(UInt<3>("h02"), state) @[Conditional.scala 37:30]
        when _T_622 : @[Conditional.scala 39:67]
          when xPadCtrl0.io.done : @[TensorLoad.scala 90:31]
            state <= UInt<3>("h03") @[TensorLoad.scala 91:15]
            skip @[TensorLoad.scala 90:31]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_623 = eq(UInt<3>("h03"), state) @[Conditional.scala 37:30]
          when _T_623 : @[Conditional.scala 39:67]
            when io.vme_rd.cmd.ready : @[TensorLoad.scala 95:33]
              state <= UInt<3>("h04") @[TensorLoad.scala 96:15]
              skip @[TensorLoad.scala 95:33]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_624 = eq(UInt<3>("h04"), state) @[Conditional.scala 37:30]
            when _T_624 : @[Conditional.scala 39:67]
              when io.vme_rd.data.valid : @[TensorLoad.scala 100:34]
                when dataCtrl.io.done : @[TensorLoad.scala 101:32]
                  node _T_626 = neq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 102:27]
                  when _T_626 : @[TensorLoad.scala 102:36]
                    state <= UInt<3>("h05") @[TensorLoad.scala 103:19]
                    skip @[TensorLoad.scala 102:36]
                  else : @[TensorLoad.scala 104:42]
                    node _T_628 = neq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 104:33]
                    when _T_628 : @[TensorLoad.scala 104:42]
                      state <= UInt<3>("h06") @[TensorLoad.scala 105:19]
                      skip @[TensorLoad.scala 104:42]
                    else : @[TensorLoad.scala 106:23]
                      state <= UInt<3>("h00") @[TensorLoad.scala 107:19]
                      skip @[TensorLoad.scala 106:23]
                  skip @[TensorLoad.scala 101:32]
                else : @[TensorLoad.scala 109:40]
                  when dataCtrl.io.stride : @[TensorLoad.scala 109:40]
                    node _T_630 = neq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 110:27]
                    when _T_630 : @[TensorLoad.scala 110:36]
                      state <= UInt<3>("h05") @[TensorLoad.scala 111:19]
                      skip @[TensorLoad.scala 110:36]
                    else : @[TensorLoad.scala 112:42]
                      node _T_632 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 112:33]
                      when _T_632 : @[TensorLoad.scala 112:42]
                        state <= UInt<3>("h02") @[TensorLoad.scala 113:19]
                        skip @[TensorLoad.scala 112:42]
                      else : @[TensorLoad.scala 114:23]
                        state <= UInt<3>("h03") @[TensorLoad.scala 115:19]
                        skip @[TensorLoad.scala 114:23]
                    skip @[TensorLoad.scala 109:40]
                  else : @[TensorLoad.scala 117:39]
                    when dataCtrl.io.split : @[TensorLoad.scala 117:39]
                      state <= UInt<3>("h03") @[TensorLoad.scala 118:17]
                      skip @[TensorLoad.scala 117:39]
                skip @[TensorLoad.scala 100:34]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_633 = eq(UInt<3>("h05"), state) @[Conditional.scala 37:30]
              when _T_633 : @[Conditional.scala 39:67]
                when xPadCtrl1.io.done : @[TensorLoad.scala 123:31]
                  when dataCtrlDone : @[TensorLoad.scala 124:28]
                    node _T_635 = neq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 125:27]
                    when _T_635 : @[TensorLoad.scala 125:36]
                      state <= UInt<3>("h06") @[TensorLoad.scala 126:19]
                      skip @[TensorLoad.scala 125:36]
                    else : @[TensorLoad.scala 127:23]
                      state <= UInt<3>("h00") @[TensorLoad.scala 128:19]
                      skip @[TensorLoad.scala 127:23]
                    skip @[TensorLoad.scala 124:28]
                  else : @[TensorLoad.scala 130:21]
                    node _T_637 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 131:27]
                    when _T_637 : @[TensorLoad.scala 131:36]
                      state <= UInt<3>("h02") @[TensorLoad.scala 132:19]
                      skip @[TensorLoad.scala 131:36]
                    else : @[TensorLoad.scala 133:23]
                      state <= UInt<3>("h03") @[TensorLoad.scala 134:19]
                      skip @[TensorLoad.scala 133:23]
                    skip @[TensorLoad.scala 130:21]
                  skip @[TensorLoad.scala 123:31]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_638 = eq(UInt<3>("h06"), state) @[Conditional.scala 37:30]
                when _T_638 : @[Conditional.scala 39:67]
                  node _T_639 = and(yPadCtrl1.io.done, dataCtrlDone) @[TensorLoad.scala 140:30]
                  when _T_639 : @[TensorLoad.scala 140:47]
                    state <= UInt<3>("h00") @[TensorLoad.scala 141:15]
                    skip @[TensorLoad.scala 140:47]
                  skip @[Conditional.scala 39:67]
    node _T_640 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 147:30]
    node _T_641 = and(_T_640, io.start) @[TensorLoad.scala 147:40]
    dataCtrl.io.start <= _T_641 @[TensorLoad.scala 147:21]
    dataCtrl.io.inst <= io.inst @[TensorLoad.scala 148:20]
    dataCtrl.io.baddr <= io.baddr @[TensorLoad.scala 149:21]
    node _T_642 = and(io.vme_rd.cmd.ready, io.vme_rd.cmd.valid) @[Decoupled.scala 37:37]
    dataCtrl.io.xinit <= _T_642 @[TensorLoad.scala 150:21]
    node _T_643 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    dataCtrl.io.xupdate <= _T_643 @[TensorLoad.scala 151:23]
    node _T_644 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    dataCtrl.io.yupdate <= _T_644 @[TensorLoad.scala 152:23]
    node _T_645 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 154:14]
    when _T_645 : @[TensorLoad.scala 154:25]
      dataCtrlDone <= UInt<1>("h00") @[TensorLoad.scala 155:18]
      skip @[TensorLoad.scala 154:25]
    else : @[TensorLoad.scala 156:57]
      node _T_647 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
      node _T_648 = and(_T_647, dataCtrl.io.done) @[TensorLoad.scala 156:36]
      when _T_648 : @[TensorLoad.scala 156:57]
        dataCtrlDone <= UInt<1>("h01") @[TensorLoad.scala 157:18]
        skip @[TensorLoad.scala 156:57]
    node _T_651 = neq(dec.ypad_0, UInt<1>("h00")) @[TensorLoad.scala 161:36]
    node _T_652 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 161:52]
    node _T_653 = and(_T_651, _T_652) @[TensorLoad.scala 161:44]
    node _T_654 = and(_T_653, io.start) @[TensorLoad.scala 161:62]
    yPadCtrl0.io.start <= _T_654 @[TensorLoad.scala 161:22]
    node _T_656 = neq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 163:36]
    node _T_657 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_658 = and(_T_657, dataCtrl.io.done) @[TensorLoad.scala 164:29]
    node _T_660 = eq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 164:61]
    node _T_661 = and(_T_658, _T_660) @[TensorLoad.scala 164:48]
    node _T_662 = eq(state, UInt<3>("h05")) @[TensorLoad.scala 165:14]
    node _T_663 = and(_T_662, xPadCtrl1.io.done) @[TensorLoad.scala 165:25]
    node _T_664 = and(_T_663, dataCtrlDone) @[TensorLoad.scala 165:45]
    node _T_665 = or(_T_661, _T_664) @[TensorLoad.scala 164:70]
    node _T_666 = and(_T_656, _T_665) @[TensorLoad.scala 163:44]
    yPadCtrl1.io.start <= _T_666 @[TensorLoad.scala 163:22]
    node _T_668 = neq(dec.xpad_0, UInt<1>("h00")) @[TensorLoad.scala 167:36]
    node _T_669 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 168:13]
    node _T_670 = and(_T_669, io.start) @[TensorLoad.scala 168:23]
    node _T_671 = eq(state, UInt<3>("h01")) @[TensorLoad.scala 169:14]
    node _T_672 = and(_T_671, yPadCtrl0.io.done) @[TensorLoad.scala 169:25]
    node _T_673 = or(_T_670, _T_672) @[TensorLoad.scala 168:35]
    node _T_674 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_675 = not(dataCtrlDone) @[TensorLoad.scala 170:32]
    node _T_676 = and(_T_674, _T_675) @[TensorLoad.scala 170:30]
    node _T_677 = and(_T_676, dataCtrl.io.stride) @[TensorLoad.scala 170:46]
    node _T_679 = eq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 170:80]
    node _T_680 = and(_T_677, _T_679) @[TensorLoad.scala 170:67]
    node _T_681 = or(_T_673, _T_680) @[TensorLoad.scala 169:46]
    node _T_682 = eq(state, UInt<3>("h05")) @[TensorLoad.scala 171:14]
    node _T_683 = and(_T_682, xPadCtrl1.io.done) @[TensorLoad.scala 171:25]
    node _T_684 = not(dataCtrlDone) @[TensorLoad.scala 171:47]
    node _T_685 = and(_T_683, _T_684) @[TensorLoad.scala 171:45]
    node _T_686 = or(_T_681, _T_685) @[TensorLoad.scala 170:89]
    node _T_687 = and(_T_668, _T_686) @[TensorLoad.scala 167:44]
    xPadCtrl0.io.start <= _T_687 @[TensorLoad.scala 167:22]
    node _T_689 = neq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 173:36]
    node _T_690 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_691 = and(_T_689, _T_690) @[TensorLoad.scala 173:44]
    node _T_692 = not(dataCtrl.io.done) @[TensorLoad.scala 174:28]
    node _T_693 = and(_T_692, dataCtrl.io.stride) @[TensorLoad.scala 174:46]
    node _T_695 = neq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 174:80]
    node _T_696 = and(_T_693, _T_695) @[TensorLoad.scala 174:67]
    node _T_697 = or(dataCtrl.io.done, _T_696) @[TensorLoad.scala 174:25]
    node _T_698 = and(_T_691, _T_697) @[TensorLoad.scala 173:68]
    xPadCtrl1.io.start <= _T_698 @[TensorLoad.scala 173:22]
    yPadCtrl0.io.inst <= io.inst @[TensorLoad.scala 176:21]
    yPadCtrl1.io.inst <= io.inst @[TensorLoad.scala 177:21]
    xPadCtrl0.io.inst <= io.inst @[TensorLoad.scala 178:21]
    xPadCtrl1.io.inst <= io.inst @[TensorLoad.scala 179:21]
    node _T_699 = eq(state, UInt<3>("h03")) @[TensorLoad.scala 182:32]
    io.vme_rd.cmd.valid <= _T_699 @[TensorLoad.scala 182:23]
    io.vme_rd.cmd.bits.addr <= dataCtrl.io.addr @[TensorLoad.scala 183:27]
    io.vme_rd.cmd.bits.len <= dataCtrl.io.len @[TensorLoad.scala 184:26]
    node _T_700 = eq(state, UInt<3>("h04")) @[TensorLoad.scala 186:33]
    io.vme_rd.data.ready <= _T_700 @[TensorLoad.scala 186:24]
    node _T_701 = eq(state, UInt<3>("h01")) @[TensorLoad.scala 189:25]
    node _T_702 = eq(state, UInt<3>("h02")) @[TensorLoad.scala 190:11]
    node _T_703 = or(_T_701, _T_702) @[TensorLoad.scala 189:36]
    node _T_704 = eq(state, UInt<3>("h05")) @[TensorLoad.scala 191:11]
    node _T_705 = or(_T_703, _T_704) @[TensorLoad.scala 190:22]
    node _T_706 = eq(state, UInt<3>("h06")) @[TensorLoad.scala 192:11]
    node isZeroPad = or(_T_705, _T_706) @[TensorLoad.scala 191:22]
    node _T_707 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 194:14]
    node _T_708 = eq(state, UInt<3>("h03")) @[TensorLoad.scala 194:33]
    node _T_709 = or(_T_707, _T_708) @[TensorLoad.scala 194:24]
    node _T_711 = eq(tag, UInt<3>("h07")) @[TensorLoad.scala 194:53]
    node _T_712 = or(_T_709, _T_711) @[TensorLoad.scala 194:46]
    when _T_712 : @[TensorLoad.scala 194:81]
      tag <= UInt<1>("h00") @[TensorLoad.scala 195:9]
      skip @[TensorLoad.scala 194:81]
    else : @[TensorLoad.scala 196:50]
      node _T_714 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
      node _T_715 = or(_T_714, isZeroPad) @[TensorLoad.scala 196:36]
      when _T_715 : @[TensorLoad.scala 196:50]
        node _T_717 = add(tag, UInt<1>("h01")) @[TensorLoad.scala 197:16]
        node _T_718 = tail(_T_717, 1) @[TensorLoad.scala 197:16]
        tag <= _T_718 @[TensorLoad.scala 197:9]
        skip @[TensorLoad.scala 196:50]
    node _T_719 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 200:14]
    node _T_720 = or(_T_719, dataCtrlDone) @[TensorLoad.scala 200:24]
    node _T_722 = eq(set, UInt<1>("h00")) @[TensorLoad.scala 200:48]
    node _T_724 = eq(tag, UInt<3>("h07")) @[TensorLoad.scala 200:83]
    node _T_725 = and(_T_722, _T_724) @[TensorLoad.scala 200:76]
    node _T_726 = or(_T_720, _T_725) @[TensorLoad.scala 200:40]
    when _T_726 : @[TensorLoad.scala 200:112]
      set <= UInt<1>("h00") @[TensorLoad.scala 201:9]
      skip @[TensorLoad.scala 200:112]
    else : @[TensorLoad.scala 202:86]
      node _T_728 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
      node _T_729 = or(_T_728, isZeroPad) @[TensorLoad.scala 202:37]
      node _T_731 = eq(tag, UInt<3>("h07")) @[TensorLoad.scala 202:58]
      node _T_732 = and(_T_729, _T_731) @[TensorLoad.scala 202:51]
      when _T_732 : @[TensorLoad.scala 202:86]
        node _T_734 = add(set, UInt<1>("h01")) @[TensorLoad.scala 203:16]
        node _T_735 = tail(_T_734, 1) @[TensorLoad.scala 203:16]
        set <= _T_735 @[TensorLoad.scala 203:9]
        skip @[TensorLoad.scala 202:86]
    reg waddr_cur : UInt<11>, clock @[TensorLoad.scala 206:22]
    reg waddr_nxt : UInt<11>, clock @[TensorLoad.scala 207:22]
    node _T_738 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 208:14]
    when _T_738 : @[TensorLoad.scala 208:25]
      waddr_cur <= dec.sram_offset @[TensorLoad.scala 209:15]
      waddr_nxt <= dec.sram_offset @[TensorLoad.scala 210:15]
      skip @[TensorLoad.scala 208:25]
    else : @[TensorLoad.scala 214:3]
      node _T_739 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
      node _T_740 = or(_T_739, isZeroPad) @[TensorLoad.scala 211:37]
      node _T_742 = eq(set, UInt<1>("h00")) @[TensorLoad.scala 212:12]
      node _T_743 = and(_T_740, _T_742) @[TensorLoad.scala 212:5]
      node _T_745 = eq(tag, UInt<3>("h07")) @[TensorLoad.scala 213:12]
      node _T_746 = and(_T_743, _T_745) @[TensorLoad.scala 213:5]
      when _T_746 : @[TensorLoad.scala 214:3]
        node _T_748 = add(waddr_cur, UInt<1>("h01")) @[TensorLoad.scala 215:28]
        node _T_749 = tail(_T_748, 1) @[TensorLoad.scala 215:28]
        waddr_cur <= _T_749 @[TensorLoad.scala 215:15]
        skip @[TensorLoad.scala 214:3]
      else : @[TensorLoad.scala 216:59]
        node _T_750 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
        node _T_751 = and(dataCtrl.io.stride, _T_750) @[TensorLoad.scala 216:33]
        when _T_751 : @[TensorLoad.scala 216:59]
          node _T_752 = add(waddr_nxt, dec.xsize) @[TensorLoad.scala 217:28]
          node _T_753 = tail(_T_752, 1) @[TensorLoad.scala 217:28]
          waddr_cur <= _T_753 @[TensorLoad.scala 217:15]
          node _T_754 = add(waddr_nxt, dec.xsize) @[TensorLoad.scala 218:28]
          node _T_755 = tail(_T_754, 1) @[TensorLoad.scala 218:28]
          waddr_nxt <= _T_755 @[TensorLoad.scala 218:15]
          skip @[TensorLoad.scala 216:59]
    smem tensorFile_0 : UInt<64>[8][2048] @[TensorLoad.scala 222:16]
    wire wmask_0 : UInt<1>[8] @[TensorLoad.scala 224:47]
    wire wdata_0 : UInt<64>[8] @[TensorLoad.scala 226:9]
    wire no_mask : UInt<1>[8] @[TensorLoad.scala 228:21]
    no_mask[0] <= UInt<1>("h01") @[TensorLoad.scala 230:7]
    no_mask[1] <= UInt<1>("h01") @[TensorLoad.scala 230:7]
    no_mask[2] <= UInt<1>("h01") @[TensorLoad.scala 230:7]
    no_mask[3] <= UInt<1>("h01") @[TensorLoad.scala 230:7]
    no_mask[4] <= UInt<1>("h01") @[TensorLoad.scala 230:7]
    no_mask[5] <= UInt<1>("h01") @[TensorLoad.scala 230:7]
    no_mask[6] <= UInt<1>("h01") @[TensorLoad.scala 230:7]
    no_mask[7] <= UInt<1>("h01") @[TensorLoad.scala 230:7]
    node _T_818 = eq(tag, UInt<1>("h00")) @[TensorLoad.scala 235:26]
    wmask_0[0] <= _T_818 @[TensorLoad.scala 235:19]
    node _T_820 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_0[0] <= _T_820 @[TensorLoad.scala 236:19]
    node _T_822 = eq(tag, UInt<1>("h01")) @[TensorLoad.scala 235:26]
    wmask_0[1] <= _T_822 @[TensorLoad.scala 235:19]
    node _T_824 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_0[1] <= _T_824 @[TensorLoad.scala 236:19]
    node _T_826 = eq(tag, UInt<2>("h02")) @[TensorLoad.scala 235:26]
    wmask_0[2] <= _T_826 @[TensorLoad.scala 235:19]
    node _T_828 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_0[2] <= _T_828 @[TensorLoad.scala 236:19]
    node _T_830 = eq(tag, UInt<2>("h03")) @[TensorLoad.scala 235:26]
    wmask_0[3] <= _T_830 @[TensorLoad.scala 235:19]
    node _T_832 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_0[3] <= _T_832 @[TensorLoad.scala 236:19]
    node _T_834 = eq(tag, UInt<3>("h04")) @[TensorLoad.scala 235:26]
    wmask_0[4] <= _T_834 @[TensorLoad.scala 235:19]
    node _T_836 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_0[4] <= _T_836 @[TensorLoad.scala 236:19]
    node _T_838 = eq(tag, UInt<3>("h05")) @[TensorLoad.scala 235:26]
    wmask_0[5] <= _T_838 @[TensorLoad.scala 235:19]
    node _T_840 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_0[5] <= _T_840 @[TensorLoad.scala 236:19]
    node _T_842 = eq(tag, UInt<3>("h06")) @[TensorLoad.scala 235:26]
    wmask_0[6] <= _T_842 @[TensorLoad.scala 235:19]
    node _T_844 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_0[6] <= _T_844 @[TensorLoad.scala 236:19]
    node _T_846 = eq(tag, UInt<3>("h07")) @[TensorLoad.scala 235:26]
    wmask_0[7] <= _T_846 @[TensorLoad.scala 235:19]
    node _T_848 = mux(isZeroPad, UInt<1>("h00"), io.vme_rd.data.bits) @[TensorLoad.scala 236:25]
    wdata_0[7] <= _T_848 @[TensorLoad.scala 236:19]
    node _T_849 = cat(io.tensor.wr.bits.data[0][1], io.tensor.wr.bits.data[0][0]) @[TensorLoad.scala 238:43]
    node _T_850 = cat(io.tensor.wr.bits.data[0][3], io.tensor.wr.bits.data[0][2]) @[TensorLoad.scala 238:43]
    node _T_851 = cat(_T_850, _T_849) @[TensorLoad.scala 238:43]
    node _T_852 = cat(io.tensor.wr.bits.data[0][5], io.tensor.wr.bits.data[0][4]) @[TensorLoad.scala 238:43]
    node _T_853 = cat(io.tensor.wr.bits.data[0][7], io.tensor.wr.bits.data[0][6]) @[TensorLoad.scala 238:43]
    node _T_854 = cat(_T_853, _T_852) @[TensorLoad.scala 238:43]
    node _T_855 = cat(_T_854, _T_851) @[TensorLoad.scala 238:43]
    node _T_856 = cat(io.tensor.wr.bits.data[0][9], io.tensor.wr.bits.data[0][8]) @[TensorLoad.scala 238:43]
    node _T_857 = cat(io.tensor.wr.bits.data[0][11], io.tensor.wr.bits.data[0][10]) @[TensorLoad.scala 238:43]
    node _T_858 = cat(_T_857, _T_856) @[TensorLoad.scala 238:43]
    node _T_859 = cat(io.tensor.wr.bits.data[0][13], io.tensor.wr.bits.data[0][12]) @[TensorLoad.scala 238:43]
    node _T_860 = cat(io.tensor.wr.bits.data[0][15], io.tensor.wr.bits.data[0][14]) @[TensorLoad.scala 238:43]
    node _T_861 = cat(_T_860, _T_859) @[TensorLoad.scala 238:43]
    node _T_862 = cat(_T_861, _T_858) @[TensorLoad.scala 238:43]
    node _T_863 = cat(_T_862, _T_855) @[TensorLoad.scala 238:43]
    wire _T_884 : UInt<64>[8] @[TensorLoad.scala 238:58]
    wire _T_914 : UInt<512>
    _T_914 <= _T_863
    node _T_915 = bits(_T_914, 63, 0) @[TensorLoad.scala 238:58]
    _T_884[0] <= _T_915 @[TensorLoad.scala 238:58]
    node _T_916 = bits(_T_914, 127, 64) @[TensorLoad.scala 238:58]
    _T_884[1] <= _T_916 @[TensorLoad.scala 238:58]
    node _T_917 = bits(_T_914, 191, 128) @[TensorLoad.scala 238:58]
    _T_884[2] <= _T_917 @[TensorLoad.scala 238:58]
    node _T_918 = bits(_T_914, 255, 192) @[TensorLoad.scala 238:58]
    _T_884[3] <= _T_918 @[TensorLoad.scala 238:58]
    node _T_919 = bits(_T_914, 319, 256) @[TensorLoad.scala 238:58]
    _T_884[4] <= _T_919 @[TensorLoad.scala 238:58]
    node _T_920 = bits(_T_914, 383, 320) @[TensorLoad.scala 238:58]
    _T_884[5] <= _T_920 @[TensorLoad.scala 238:58]
    node _T_921 = bits(_T_914, 447, 384) @[TensorLoad.scala 238:58]
    _T_884[6] <= _T_921 @[TensorLoad.scala 238:58]
    node _T_922 = bits(_T_914, 511, 448) @[TensorLoad.scala 238:58]
    _T_884[7] <= _T_922 @[TensorLoad.scala 238:58]
    node _T_923 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 240:17]
    node _T_924 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_925 = or(_T_924, isZeroPad) @[TensorLoad.scala 242:32]
    node _T_927 = eq(set, UInt<1>("h00")) @[TensorLoad.scala 242:51]
    node _T_928 = and(_T_925, _T_927) @[TensorLoad.scala 242:45]
    node _T_929 = mux(_T_923, io.tensor.wr.valid, _T_928) @[TensorLoad.scala 240:10]
    node _T_930 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 243:30]
    node _T_931 = mux(_T_930, io.tensor.wr.bits.idx, waddr_cur) @[TensorLoad.scala 243:23]
    node _T_932 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 244:30]
    node _T_933 = mux(_T_932, _T_884, wdata_0) @[TensorLoad.scala 244:23]
    node _T_971 = eq(state, UInt<3>("h00")) @[TensorLoad.scala 245:30]
    node _T_972 = mux(_T_971, no_mask, wmask_0) @[TensorLoad.scala 245:23]
    when _T_929 : @[TensorLoad.scala 246:18]
      write mport _T_992 = tensorFile_0[_T_931], clock
      when _T_972[0] :
        _T_992[0] <= _T_933[0]
        skip
      when _T_972[1] :
        _T_992[1] <= _T_933[1]
        skip
      when _T_972[2] :
        _T_992[2] <= _T_933[2]
        skip
      when _T_972[3] :
        _T_992[3] <= _T_933[3]
        skip
      when _T_972[4] :
        _T_992[4] <= _T_933[4]
        skip
      when _T_972[5] :
        _T_992[5] <= _T_933[5]
        skip
      when _T_972[6] :
        _T_992[6] <= _T_933[6]
        skip
      when _T_972[7] :
        _T_992[7] <= _T_933[7]
        skip
      skip @[TensorLoad.scala 246:18]
    reg rvalid : UInt<1>, clock @[TensorLoad.scala 252:23]
    rvalid <= io.tensor.rd.idx.valid @[TensorLoad.scala 252:23]
    io.tensor.rd.data.valid <= rvalid @[TensorLoad.scala 253:27]
    wire _T_1014 : UInt @[TensorLoad.scala 256:26]
    _T_1014 is invalid @[TensorLoad.scala 256:26]
    when io.tensor.rd.idx.valid : @[TensorLoad.scala 256:26]
      _T_1014 <= io.tensor.rd.idx.bits @[TensorLoad.scala 256:26]
      node _T_1016 = or(_T_1014, UInt<11>("h00")) @[TensorLoad.scala 256:26]
      node _T_1017 = bits(_T_1016, 10, 0) @[TensorLoad.scala 256:26]
      read mport rdata_0 = tensorFile_0[_T_1017], clock @[TensorLoad.scala 256:26]
      skip @[TensorLoad.scala 256:26]
    node _T_1037 = cat(rdata_0[1], rdata_0[0]) @[TensorLoad.scala 259:38]
    node _T_1038 = cat(rdata_0[3], rdata_0[2]) @[TensorLoad.scala 259:38]
    node _T_1039 = cat(_T_1038, _T_1037) @[TensorLoad.scala 259:38]
    node _T_1040 = cat(rdata_0[5], rdata_0[4]) @[TensorLoad.scala 259:38]
    node _T_1041 = cat(rdata_0[7], rdata_0[6]) @[TensorLoad.scala 259:38]
    node _T_1042 = cat(_T_1041, _T_1040) @[TensorLoad.scala 259:38]
    node _T_1043 = cat(_T_1042, _T_1039) @[TensorLoad.scala 259:38]
    wire _T_1097 : UInt<32>[16] @[TensorLoad.scala 259:53]
    wire _T_1168 : UInt<512>
    _T_1168 <= _T_1043
    node _T_1169 = bits(_T_1168, 31, 0) @[TensorLoad.scala 259:53]
    _T_1097[0] <= _T_1169 @[TensorLoad.scala 259:53]
    node _T_1170 = bits(_T_1168, 63, 32) @[TensorLoad.scala 259:53]
    _T_1097[1] <= _T_1170 @[TensorLoad.scala 259:53]
    node _T_1171 = bits(_T_1168, 95, 64) @[TensorLoad.scala 259:53]
    _T_1097[2] <= _T_1171 @[TensorLoad.scala 259:53]
    node _T_1172 = bits(_T_1168, 127, 96) @[TensorLoad.scala 259:53]
    _T_1097[3] <= _T_1172 @[TensorLoad.scala 259:53]
    node _T_1173 = bits(_T_1168, 159, 128) @[TensorLoad.scala 259:53]
    _T_1097[4] <= _T_1173 @[TensorLoad.scala 259:53]
    node _T_1174 = bits(_T_1168, 191, 160) @[TensorLoad.scala 259:53]
    _T_1097[5] <= _T_1174 @[TensorLoad.scala 259:53]
    node _T_1175 = bits(_T_1168, 223, 192) @[TensorLoad.scala 259:53]
    _T_1097[6] <= _T_1175 @[TensorLoad.scala 259:53]
    node _T_1176 = bits(_T_1168, 255, 224) @[TensorLoad.scala 259:53]
    _T_1097[7] <= _T_1176 @[TensorLoad.scala 259:53]
    node _T_1177 = bits(_T_1168, 287, 256) @[TensorLoad.scala 259:53]
    _T_1097[8] <= _T_1177 @[TensorLoad.scala 259:53]
    node _T_1178 = bits(_T_1168, 319, 288) @[TensorLoad.scala 259:53]
    _T_1097[9] <= _T_1178 @[TensorLoad.scala 259:53]
    node _T_1179 = bits(_T_1168, 351, 320) @[TensorLoad.scala 259:53]
    _T_1097[10] <= _T_1179 @[TensorLoad.scala 259:53]
    node _T_1180 = bits(_T_1168, 383, 352) @[TensorLoad.scala 259:53]
    _T_1097[11] <= _T_1180 @[TensorLoad.scala 259:53]
    node _T_1181 = bits(_T_1168, 415, 384) @[TensorLoad.scala 259:53]
    _T_1097[12] <= _T_1181 @[TensorLoad.scala 259:53]
    node _T_1182 = bits(_T_1168, 447, 416) @[TensorLoad.scala 259:53]
    _T_1097[13] <= _T_1182 @[TensorLoad.scala 259:53]
    node _T_1183 = bits(_T_1168, 479, 448) @[TensorLoad.scala 259:53]
    _T_1097[14] <= _T_1183 @[TensorLoad.scala 259:53]
    node _T_1184 = bits(_T_1168, 511, 480) @[TensorLoad.scala 259:53]
    _T_1097[15] <= _T_1184 @[TensorLoad.scala 259:53]
    io.tensor.rd.data.bits[0][0] <= _T_1097[0] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][1] <= _T_1097[1] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][2] <= _T_1097[2] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][3] <= _T_1097[3] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][4] <= _T_1097[4] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][5] <= _T_1097[5] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][6] <= _T_1097[6] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][7] <= _T_1097[7] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][8] <= _T_1097[8] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][9] <= _T_1097[9] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][10] <= _T_1097[10] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][11] <= _T_1097[11] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][12] <= _T_1097[12] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][13] <= _T_1097[13] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][14] <= _T_1097[14] @[TensorLoad.scala 259:33]
    io.tensor.rd.data.bits[0][15] <= _T_1097[15] @[TensorLoad.scala 259:33]
    node _T_1185 = and(io.vme_rd.data.ready, io.vme_rd.data.valid) @[Decoupled.scala 37:37]
    node _T_1186 = and(_T_1185, dataCtrl.io.done) @[TensorLoad.scala 263:43]
    node _T_1188 = eq(dec.xpad_1, UInt<1>("h00")) @[TensorLoad.scala 263:75]
    node _T_1189 = and(_T_1186, _T_1188) @[TensorLoad.scala 263:62]
    node _T_1191 = eq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 263:96]
    node done_no_pad = and(_T_1189, _T_1191) @[TensorLoad.scala 263:83]
    node _T_1192 = eq(state, UInt<3>("h05")) @[TensorLoad.scala 264:26]
    node _T_1193 = and(_T_1192, xPadCtrl1.io.done) @[TensorLoad.scala 264:37]
    node _T_1194 = and(_T_1193, dataCtrlDone) @[TensorLoad.scala 264:57]
    node _T_1196 = eq(dec.ypad_1, UInt<1>("h00")) @[TensorLoad.scala 264:85]
    node done_x_pad = and(_T_1194, _T_1196) @[TensorLoad.scala 264:72]
    node _T_1197 = eq(state, UInt<3>("h06")) @[TensorLoad.scala 265:26]
    node _T_1198 = and(_T_1197, dataCtrlDone) @[TensorLoad.scala 265:37]
    node done_y_pad = and(_T_1198, yPadCtrl1.io.done) @[TensorLoad.scala 265:52]
    node _T_1199 = or(done_no_pad, done_x_pad) @[TensorLoad.scala 266:26]
    node _T_1200 = or(_T_1199, done_y_pad) @[TensorLoad.scala 266:39]
    io.done <= _T_1200 @[TensorLoad.scala 266:11]
    
  module MAC : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_9 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_10 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_11 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_12 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_13 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_14 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_15 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_1 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_2 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_3 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_4 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_5 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_6 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_7 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_8 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_9 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_10 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_11 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_12 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_13 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_14 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_15 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_1 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_2 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_3 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_4 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_5 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_6 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_7 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_1 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_2 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_3 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_4 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_5 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_6 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_16 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_17 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_18 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_19 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_20 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_21 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_22 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_23 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_24 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_25 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_26 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_27 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_28 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_29 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_30 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_31 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_9 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_10 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_11 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_12 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_13 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_14 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_15 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_9 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_10 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_11 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_12 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_13 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_16 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_17 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_18 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_19 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_20 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_21 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_22 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_23 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_24 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_25 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_26 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_27 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_28 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_29 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_30 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_31 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_8 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_9 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_10 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_11 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_12 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_13 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_14 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_15 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_7 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_8 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_9 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_10 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_11 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_12 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_13 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_32 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_33 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_34 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_35 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_36 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_37 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_38 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_39 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_40 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_41 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_42 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_43 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_44 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_45 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_46 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_47 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_16 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_17 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_18 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_19 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_20 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_21 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_22 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_23 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_14 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_15 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_16 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_17 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_18 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_19 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_20 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_32 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_33 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_34 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_35 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_36 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_37 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_38 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_39 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_40 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_41 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_42 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_43 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_44 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_45 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_46 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_47 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_16 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_17 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_18 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_19 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_20 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_21 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_22 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_23 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_14 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_15 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_16 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_17 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_18 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_19 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_20 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_48 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_49 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_50 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_51 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_52 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_53 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_54 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_55 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_56 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_57 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_58 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_59 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_60 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_61 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_62 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_63 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_24 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_25 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_26 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_27 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_28 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_29 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_30 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_31 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_21 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_22 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_23 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_24 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_25 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_26 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_27 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_48 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_49 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_50 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_51 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_52 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_53 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_54 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_55 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_56 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_57 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_58 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_59 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_60 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_61 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_62 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_63 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_24 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_25 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_26 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_27 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_28 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_29 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_30 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_31 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_21 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_22 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_23 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_24 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_25 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_26 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_27 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_64 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_65 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_66 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_67 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_68 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_69 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_70 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_71 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_72 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_73 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_74 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_75 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_76 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_77 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_78 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_79 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_32 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_33 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_34 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_35 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_36 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_37 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_38 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_39 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_28 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_29 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_30 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_31 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_32 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_33 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_34 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_64 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_65 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_66 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_67 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_68 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_69 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_70 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_71 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_72 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_73 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_74 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_75 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_76 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_77 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_78 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_79 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_32 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_33 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_34 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_35 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_36 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_37 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_38 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_39 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_28 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_29 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_30 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_31 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_32 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_33 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_34 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_80 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_81 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_82 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_83 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_84 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_85 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_86 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_87 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_88 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_89 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_90 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_91 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_92 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_93 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_94 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_95 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_40 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_41 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_42 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_43 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_44 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_45 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_46 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_47 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_35 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_36 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_37 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_38 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_39 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_40 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_41 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_80 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_81 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_82 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_83 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_84 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_85 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_86 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_87 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_88 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_89 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_90 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_91 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_92 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_93 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_94 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_95 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_40 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_41 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_42 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_43 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_44 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_45 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_46 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_47 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_35 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_36 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_37 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_38 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_39 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_40 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_41 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_96 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_97 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_98 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_99 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_100 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_101 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_102 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_103 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_104 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_105 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_106 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_107 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_108 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_109 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_110 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_111 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_48 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_49 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_50 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_51 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_52 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_53 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_54 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_55 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_42 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_43 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_44 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_45 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_46 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_47 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_48 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_96 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_97 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_98 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_99 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_100 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_101 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_102 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_103 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_104 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_105 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_106 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_107 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_108 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_109 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_110 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_111 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_48 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_49 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_50 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_51 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_52 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_53 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_54 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_55 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_42 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_43 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_44 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_45 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_46 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_47 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_48 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_112 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_113 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_114 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_115 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_116 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_117 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_118 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_119 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_120 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_121 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_122 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_123 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_124 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_125 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_126 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_127 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_56 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_57 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_58 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_59 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_60 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_61 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_62 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_63 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_49 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_50 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_51 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_52 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_53 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_54 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_55 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_112 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_113 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_114 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_115 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_116 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_117 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_118 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_119 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_120 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_121 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_122 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_123 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_124 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_125 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_126 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_127 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_56 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_57 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_58 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_59 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_60 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_61 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_62 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_63 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_49 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_50 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_51 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_52 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_53 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_54 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_55 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_128 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_129 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_130 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_131 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_132 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_133 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_134 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_135 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_136 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_137 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_138 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_139 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_140 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_141 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_142 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_143 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_64 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_65 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_66 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_67 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_68 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_69 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_70 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_71 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_56 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_57 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_58 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_59 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_60 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_61 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_62 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_128 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_129 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_130 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_131 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_132 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_133 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_134 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_135 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_136 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_137 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_138 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_139 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_140 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_141 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_142 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_143 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_64 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_65 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_66 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_67 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_68 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_69 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_70 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_71 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_56 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_57 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_58 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_59 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_60 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_61 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_62 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_144 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_145 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_146 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_147 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_148 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_149 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_150 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_151 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_152 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_153 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_154 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_155 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_156 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_157 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_158 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_159 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_72 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_73 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_74 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_75 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_76 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_77 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_78 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_79 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_63 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_64 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_65 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_66 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_67 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_68 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_69 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_9 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_144 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_145 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_146 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_147 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_148 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_149 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_150 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_151 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_152 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_153 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_154 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_155 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_156 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_157 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_158 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_159 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_72 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_73 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_74 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_75 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_76 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_77 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_78 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_79 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_63 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_64 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_65 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_66 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_67 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_68 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_69 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_160 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_161 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_162 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_163 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_164 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_165 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_166 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_167 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_168 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_169 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_170 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_171 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_172 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_173 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_174 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_175 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_80 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_81 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_82 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_83 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_84 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_85 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_86 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_87 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_70 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_71 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_72 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_73 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_74 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_75 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_76 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_10 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_160 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_161 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_162 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_163 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_164 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_165 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_166 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_167 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_168 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_169 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_170 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_171 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_172 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_173 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_174 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_175 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_80 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_81 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_82 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_83 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_84 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_85 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_86 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_87 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_70 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_71 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_72 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_73 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_74 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_75 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_76 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_176 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_177 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_178 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_179 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_180 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_181 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_182 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_183 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_184 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_185 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_186 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_187 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_188 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_189 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_190 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_191 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_88 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_89 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_90 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_91 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_92 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_93 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_94 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_95 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_77 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_78 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_79 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_80 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_81 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_82 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_83 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_11 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_176 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_177 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_178 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_179 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_180 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_181 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_182 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_183 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_184 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_185 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_186 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_187 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_188 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_189 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_190 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_191 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_88 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_89 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_90 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_91 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_92 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_93 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_94 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_95 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_77 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_78 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_79 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_80 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_81 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_82 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_83 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_192 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_193 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_194 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_195 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_196 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_197 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_198 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_199 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_200 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_201 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_202 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_203 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_204 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_205 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_206 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_207 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_96 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_97 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_98 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_99 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_100 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_101 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_102 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_103 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_84 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_85 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_86 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_87 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_88 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_89 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_90 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_12 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_192 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_193 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_194 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_195 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_196 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_197 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_198 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_199 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_200 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_201 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_202 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_203 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_204 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_205 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_206 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_207 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_96 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_97 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_98 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_99 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_100 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_101 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_102 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_103 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_84 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_85 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_86 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_87 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_88 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_89 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_90 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_208 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_209 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_210 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_211 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_212 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_213 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_214 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_215 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_216 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_217 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_218 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_219 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_220 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_221 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_222 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_223 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_104 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_105 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_106 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_107 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_108 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_109 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_110 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_111 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_91 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_92 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_93 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_94 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_95 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_96 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_97 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_13 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_208 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_209 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_210 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_211 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_212 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_213 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_214 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_215 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_216 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_217 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_218 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_219 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_220 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_221 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_222 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_223 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_104 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_105 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_106 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_107 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_108 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_109 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_110 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_111 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_91 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_92 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_93 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_94 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_95 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_96 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_97 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_224 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_225 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_226 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_227 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_228 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_229 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_230 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_231 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_232 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_233 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_234 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_235 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_236 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_237 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_238 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_239 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_112 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_113 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_114 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_115 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_116 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_117 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_118 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_119 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_98 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_99 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_100 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_101 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_102 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_103 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_104 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_14 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_224 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_225 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_226 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_227 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_228 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_229 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_230 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_231 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_232 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_233 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_234 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_235 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_236 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_237 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_238 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_239 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_112 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_113 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_114 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_115 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_116 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_117 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_118 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_119 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_98 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_99 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_100 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_101 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_102 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_103 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_104 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module MAC_240 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_241 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_242 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_243 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_244 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_245 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_246 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_247 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_248 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_249 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_250 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_251 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_252 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_253 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_254 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module MAC_255 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>, flip b : SInt<8>, flip c : SInt<1>, y : SInt<17>}
    
    wire mult : SInt<16> @[TensorGemm.scala 37:18]
    wire add : SInt<17> @[TensorGemm.scala 38:17]
    reg rA : SInt, clock @[TensorGemm.scala 39:19]
    rA <= io.a @[TensorGemm.scala 39:19]
    reg rB : SInt, clock @[TensorGemm.scala 40:19]
    rB <= io.b @[TensorGemm.scala 40:19]
    reg rC : SInt, clock @[TensorGemm.scala 41:19]
    rC <= io.c @[TensorGemm.scala 41:19]
    node _T_18 = mul(rA, rB) @[TensorGemm.scala 43:14]
    mult <= _T_18 @[TensorGemm.scala 43:8]
    node _T_19 = add(rC, mult) @[TensorGemm.scala 44:13]
    add <= _T_19 @[TensorGemm.scala 44:7]
    io.y <= add @[TensorGemm.scala 46:8]
    
  module PipeAdder_120 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_121 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_122 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_123 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_124 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_125 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_126 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module PipeAdder_127 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<17>, flip b : SInt<17>, y : SInt<18>}
    
    wire add : SInt<18> @[TensorGemm.scala 60:17]
    reg rA : SInt, clock @[TensorGemm.scala 61:19]
    rA <= io.a @[TensorGemm.scala 61:19]
    reg rB : SInt, clock @[TensorGemm.scala 62:19]
    rB <= io.b @[TensorGemm.scala 62:19]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 63:13]
    add <= _T_14 @[TensorGemm.scala 63:7]
    io.y <= add @[TensorGemm.scala 64:8]
    
  module Adder_105 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_106 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_107 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_108 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<18>, flip b : SInt<18>, y : SInt<19>}
    
    wire add : SInt<19> @[TensorGemm.scala 79:17]
    wire rA : SInt<18> @[TensorGemm.scala 80:16]
    wire rB : SInt<18> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_109 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_110 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<19>, flip b : SInt<19>, y : SInt<20>}
    
    wire add : SInt<20> @[TensorGemm.scala 79:17]
    wire rA : SInt<19> @[TensorGemm.scala 80:16]
    wire rB : SInt<19> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module Adder_111 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<20>, flip b : SInt<20>, y : SInt<21>}
    
    wire add : SInt<21> @[TensorGemm.scala 79:17]
    wire rA : SInt<20> @[TensorGemm.scala 80:16]
    wire rB : SInt<20> @[TensorGemm.scala 81:16]
    rA <= io.a @[TensorGemm.scala 82:6]
    rB <= io.b @[TensorGemm.scala 83:6]
    node _T_14 = add(rA, rB) @[TensorGemm.scala 84:13]
    add <= _T_14 @[TensorGemm.scala 84:7]
    io.y <= add @[TensorGemm.scala 85:8]
    
  module DotProduct_15 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<8>[16], flip b : SInt<8>[16], y : SInt<21>}
    
    inst m_0 of MAC_240 @[TensorGemm.scala 103:32]
    m_0.clock <= clock
    m_0.reset <= reset
    inst m_1 of MAC_241 @[TensorGemm.scala 103:32]
    m_1.clock <= clock
    m_1.reset <= reset
    inst m_2 of MAC_242 @[TensorGemm.scala 103:32]
    m_2.clock <= clock
    m_2.reset <= reset
    inst m_3 of MAC_243 @[TensorGemm.scala 103:32]
    m_3.clock <= clock
    m_3.reset <= reset
    inst m_4 of MAC_244 @[TensorGemm.scala 103:32]
    m_4.clock <= clock
    m_4.reset <= reset
    inst m_5 of MAC_245 @[TensorGemm.scala 103:32]
    m_5.clock <= clock
    m_5.reset <= reset
    inst m_6 of MAC_246 @[TensorGemm.scala 103:32]
    m_6.clock <= clock
    m_6.reset <= reset
    inst m_7 of MAC_247 @[TensorGemm.scala 103:32]
    m_7.clock <= clock
    m_7.reset <= reset
    inst m_8 of MAC_248 @[TensorGemm.scala 103:32]
    m_8.clock <= clock
    m_8.reset <= reset
    inst m_9 of MAC_249 @[TensorGemm.scala 103:32]
    m_9.clock <= clock
    m_9.reset <= reset
    inst m_10 of MAC_250 @[TensorGemm.scala 103:32]
    m_10.clock <= clock
    m_10.reset <= reset
    inst m_11 of MAC_251 @[TensorGemm.scala 103:32]
    m_11.clock <= clock
    m_11.reset <= reset
    inst m_12 of MAC_252 @[TensorGemm.scala 103:32]
    m_12.clock <= clock
    m_12.reset <= reset
    inst m_13 of MAC_253 @[TensorGemm.scala 103:32]
    m_13.clock <= clock
    m_13.reset <= reset
    inst m_14 of MAC_254 @[TensorGemm.scala 103:32]
    m_14.clock <= clock
    m_14.reset <= reset
    inst m_15 of MAC_255 @[TensorGemm.scala 103:32]
    m_15.clock <= clock
    m_15.reset <= reset
    inst a_0_0 of PipeAdder_120 @[TensorGemm.scala 108:17]
    a_0_0.clock <= clock
    a_0_0.reset <= reset
    inst a_0_1 of PipeAdder_121 @[TensorGemm.scala 108:17]
    a_0_1.clock <= clock
    a_0_1.reset <= reset
    inst a_0_2 of PipeAdder_122 @[TensorGemm.scala 108:17]
    a_0_2.clock <= clock
    a_0_2.reset <= reset
    inst a_0_3 of PipeAdder_123 @[TensorGemm.scala 108:17]
    a_0_3.clock <= clock
    a_0_3.reset <= reset
    inst a_0_4 of PipeAdder_124 @[TensorGemm.scala 108:17]
    a_0_4.clock <= clock
    a_0_4.reset <= reset
    inst a_0_5 of PipeAdder_125 @[TensorGemm.scala 108:17]
    a_0_5.clock <= clock
    a_0_5.reset <= reset
    inst a_0_6 of PipeAdder_126 @[TensorGemm.scala 108:17]
    a_0_6.clock <= clock
    a_0_6.reset <= reset
    inst a_0_7 of PipeAdder_127 @[TensorGemm.scala 108:17]
    a_0_7.clock <= clock
    a_0_7.reset <= reset
    inst a_1_0 of Adder_105 @[TensorGemm.scala 110:17]
    a_1_0.clock <= clock
    a_1_0.reset <= reset
    inst a_1_1 of Adder_106 @[TensorGemm.scala 110:17]
    a_1_1.clock <= clock
    a_1_1.reset <= reset
    inst a_1_2 of Adder_107 @[TensorGemm.scala 110:17]
    a_1_2.clock <= clock
    a_1_2.reset <= reset
    inst a_1_3 of Adder_108 @[TensorGemm.scala 110:17]
    a_1_3.clock <= clock
    a_1_3.reset <= reset
    inst a_2_0 of Adder_109 @[TensorGemm.scala 110:17]
    a_2_0.clock <= clock
    a_2_0.reset <= reset
    inst a_2_1 of Adder_110 @[TensorGemm.scala 110:17]
    a_2_1.clock <= clock
    a_2_1.reset <= reset
    inst a_3_0 of Adder_111 @[TensorGemm.scala 110:17]
    a_3_0.clock <= clock
    a_3_0.reset <= reset
    m_0.io.a <= io.a[0] @[TensorGemm.scala 114:15]
    m_0.io.b <= io.b[0] @[TensorGemm.scala 115:15]
    m_0.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_1.io.a <= io.a[1] @[TensorGemm.scala 114:15]
    m_1.io.b <= io.b[1] @[TensorGemm.scala 115:15]
    m_1.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_2.io.a <= io.a[2] @[TensorGemm.scala 114:15]
    m_2.io.b <= io.b[2] @[TensorGemm.scala 115:15]
    m_2.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_3.io.a <= io.a[3] @[TensorGemm.scala 114:15]
    m_3.io.b <= io.b[3] @[TensorGemm.scala 115:15]
    m_3.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_4.io.a <= io.a[4] @[TensorGemm.scala 114:15]
    m_4.io.b <= io.b[4] @[TensorGemm.scala 115:15]
    m_4.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_5.io.a <= io.a[5] @[TensorGemm.scala 114:15]
    m_5.io.b <= io.b[5] @[TensorGemm.scala 115:15]
    m_5.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_6.io.a <= io.a[6] @[TensorGemm.scala 114:15]
    m_6.io.b <= io.b[6] @[TensorGemm.scala 115:15]
    m_6.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_7.io.a <= io.a[7] @[TensorGemm.scala 114:15]
    m_7.io.b <= io.b[7] @[TensorGemm.scala 115:15]
    m_7.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_8.io.a <= io.a[8] @[TensorGemm.scala 114:15]
    m_8.io.b <= io.b[8] @[TensorGemm.scala 115:15]
    m_8.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_9.io.a <= io.a[9] @[TensorGemm.scala 114:15]
    m_9.io.b <= io.b[9] @[TensorGemm.scala 115:15]
    m_9.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_10.io.a <= io.a[10] @[TensorGemm.scala 114:15]
    m_10.io.b <= io.b[10] @[TensorGemm.scala 115:15]
    m_10.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_11.io.a <= io.a[11] @[TensorGemm.scala 114:15]
    m_11.io.b <= io.b[11] @[TensorGemm.scala 115:15]
    m_11.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_12.io.a <= io.a[12] @[TensorGemm.scala 114:15]
    m_12.io.b <= io.b[12] @[TensorGemm.scala 115:15]
    m_12.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_13.io.a <= io.a[13] @[TensorGemm.scala 114:15]
    m_13.io.b <= io.b[13] @[TensorGemm.scala 115:15]
    m_13.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_14.io.a <= io.a[14] @[TensorGemm.scala 114:15]
    m_14.io.b <= io.b[14] @[TensorGemm.scala 115:15]
    m_14.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    m_15.io.a <= io.a[15] @[TensorGemm.scala 114:15]
    m_15.io.b <= io.b[15] @[TensorGemm.scala 115:15]
    m_15.io.c <= asSInt(UInt<1>("h00")) @[TensorGemm.scala 116:15]
    a_0_0.io.a <= m_0.io.y @[TensorGemm.scala 124:22]
    a_0_0.io.b <= m_1.io.y @[TensorGemm.scala 125:22]
    a_0_1.io.a <= m_2.io.y @[TensorGemm.scala 124:22]
    a_0_1.io.b <= m_3.io.y @[TensorGemm.scala 125:22]
    a_0_2.io.a <= m_4.io.y @[TensorGemm.scala 124:22]
    a_0_2.io.b <= m_5.io.y @[TensorGemm.scala 125:22]
    a_0_3.io.a <= m_6.io.y @[TensorGemm.scala 124:22]
    a_0_3.io.b <= m_7.io.y @[TensorGemm.scala 125:22]
    a_0_4.io.a <= m_8.io.y @[TensorGemm.scala 124:22]
    a_0_4.io.b <= m_9.io.y @[TensorGemm.scala 125:22]
    a_0_5.io.a <= m_10.io.y @[TensorGemm.scala 124:22]
    a_0_5.io.b <= m_11.io.y @[TensorGemm.scala 125:22]
    a_0_6.io.a <= m_12.io.y @[TensorGemm.scala 124:22]
    a_0_6.io.b <= m_13.io.y @[TensorGemm.scala 125:22]
    a_0_7.io.a <= m_14.io.y @[TensorGemm.scala 124:22]
    a_0_7.io.b <= m_15.io.y @[TensorGemm.scala 125:22]
    a_1_0.io.a <= a_0_0.io.y @[TensorGemm.scala 127:22]
    a_1_0.io.b <= a_0_1.io.y @[TensorGemm.scala 128:22]
    a_1_1.io.a <= a_0_2.io.y @[TensorGemm.scala 127:22]
    a_1_1.io.b <= a_0_3.io.y @[TensorGemm.scala 128:22]
    a_1_2.io.a <= a_0_4.io.y @[TensorGemm.scala 127:22]
    a_1_2.io.b <= a_0_5.io.y @[TensorGemm.scala 128:22]
    a_1_3.io.a <= a_0_6.io.y @[TensorGemm.scala 127:22]
    a_1_3.io.b <= a_0_7.io.y @[TensorGemm.scala 128:22]
    a_2_0.io.a <= a_1_0.io.y @[TensorGemm.scala 127:22]
    a_2_0.io.b <= a_1_1.io.y @[TensorGemm.scala 128:22]
    a_2_1.io.a <= a_1_2.io.y @[TensorGemm.scala 127:22]
    a_2_1.io.b <= a_1_3.io.y @[TensorGemm.scala 128:22]
    a_3_0.io.a <= a_2_0.io.y @[TensorGemm.scala 127:22]
    a_3_0.io.b <= a_2_1.io.y @[TensorGemm.scala 128:22]
    io.y <= a_3_0.io.y @[TensorGemm.scala 134:8]
    
  module Pipe : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_9 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_10 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_11 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_12 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_13 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_14 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module Pipe_15 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<32>}, deq : {valid : UInt<1>, bits : UInt<32>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<32>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<32>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<32>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module MatrixVectorMultiplication : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip reset : UInt<1>, inp : {flip data : {valid : UInt<1>, bits : UInt<8>[16][1]}}, wgt : {flip data : {valid : UInt<1>, bits : UInt<8>[16][16]}}, acc_i : {flip data : {valid : UInt<1>, bits : UInt<32>[16][1]}}, acc_o : {data : {valid : UInt<1>, bits : UInt<32>[16][1]}}, out : {data : {valid : UInt<1>, bits : UInt<8>[16][1]}}}
    
    inst dot_0 of DotProduct @[TensorGemm.scala 153:11]
    dot_0.clock <= clock
    dot_0.reset <= reset
    inst dot_1 of DotProduct_1 @[TensorGemm.scala 153:11]
    dot_1.clock <= clock
    dot_1.reset <= reset
    inst dot_2 of DotProduct_2 @[TensorGemm.scala 153:11]
    dot_2.clock <= clock
    dot_2.reset <= reset
    inst dot_3 of DotProduct_3 @[TensorGemm.scala 153:11]
    dot_3.clock <= clock
    dot_3.reset <= reset
    inst dot_4 of DotProduct_4 @[TensorGemm.scala 153:11]
    dot_4.clock <= clock
    dot_4.reset <= reset
    inst dot_5 of DotProduct_5 @[TensorGemm.scala 153:11]
    dot_5.clock <= clock
    dot_5.reset <= reset
    inst dot_6 of DotProduct_6 @[TensorGemm.scala 153:11]
    dot_6.clock <= clock
    dot_6.reset <= reset
    inst dot_7 of DotProduct_7 @[TensorGemm.scala 153:11]
    dot_7.clock <= clock
    dot_7.reset <= reset
    inst dot_8 of DotProduct_8 @[TensorGemm.scala 153:11]
    dot_8.clock <= clock
    dot_8.reset <= reset
    inst dot_9 of DotProduct_9 @[TensorGemm.scala 153:11]
    dot_9.clock <= clock
    dot_9.reset <= reset
    inst dot_10 of DotProduct_10 @[TensorGemm.scala 153:11]
    dot_10.clock <= clock
    dot_10.reset <= reset
    inst dot_11 of DotProduct_11 @[TensorGemm.scala 153:11]
    dot_11.clock <= clock
    dot_11.reset <= reset
    inst dot_12 of DotProduct_12 @[TensorGemm.scala 153:11]
    dot_12.clock <= clock
    dot_12.reset <= reset
    inst dot_13 of DotProduct_13 @[TensorGemm.scala 153:11]
    dot_13.clock <= clock
    dot_13.reset <= reset
    inst dot_14 of DotProduct_14 @[TensorGemm.scala 153:11]
    dot_14.clock <= clock
    dot_14.reset <= reset
    inst dot_15 of DotProduct_15 @[TensorGemm.scala 153:11]
    dot_15.clock <= clock
    dot_15.reset <= reset
    inst acc_0 of Pipe @[TensorGemm.scala 156:34]
    acc_0.clock <= clock
    acc_0.reset <= reset
    inst acc_1 of Pipe_1 @[TensorGemm.scala 156:34]
    acc_1.clock <= clock
    acc_1.reset <= reset
    inst acc_2 of Pipe_2 @[TensorGemm.scala 156:34]
    acc_2.clock <= clock
    acc_2.reset <= reset
    inst acc_3 of Pipe_3 @[TensorGemm.scala 156:34]
    acc_3.clock <= clock
    acc_3.reset <= reset
    inst acc_4 of Pipe_4 @[TensorGemm.scala 156:34]
    acc_4.clock <= clock
    acc_4.reset <= reset
    inst acc_5 of Pipe_5 @[TensorGemm.scala 156:34]
    acc_5.clock <= clock
    acc_5.reset <= reset
    inst acc_6 of Pipe_6 @[TensorGemm.scala 156:34]
    acc_6.clock <= clock
    acc_6.reset <= reset
    inst acc_7 of Pipe_7 @[TensorGemm.scala 156:34]
    acc_7.clock <= clock
    acc_7.reset <= reset
    inst acc_8 of Pipe_8 @[TensorGemm.scala 156:34]
    acc_8.clock <= clock
    acc_8.reset <= reset
    inst acc_9 of Pipe_9 @[TensorGemm.scala 156:34]
    acc_9.clock <= clock
    acc_9.reset <= reset
    inst acc_10 of Pipe_10 @[TensorGemm.scala 156:34]
    acc_10.clock <= clock
    acc_10.reset <= reset
    inst acc_11 of Pipe_11 @[TensorGemm.scala 156:34]
    acc_11.clock <= clock
    acc_11.reset <= reset
    inst acc_12 of Pipe_12 @[TensorGemm.scala 156:34]
    acc_12.clock <= clock
    acc_12.reset <= reset
    inst acc_13 of Pipe_13 @[TensorGemm.scala 156:34]
    acc_13.clock <= clock
    acc_13.reset <= reset
    inst acc_14 of Pipe_14 @[TensorGemm.scala 156:34]
    acc_14.clock <= clock
    acc_14.reset <= reset
    inst acc_15 of Pipe_15 @[TensorGemm.scala 156:34]
    acc_15.clock <= clock
    acc_15.reset <= reset
    wire add_0 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_1 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_2 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_3 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_4 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_5 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_6 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_7 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_8 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_9 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_10 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_11 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_12 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_13 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_14 : SInt<32> @[TensorGemm.scala 157:32]
    wire add_15 : SInt<32> @[TensorGemm.scala 157:32]
    wire vld : UInt<1>[16] @[TensorGemm.scala 158:17]
    node _T_6016 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6017 = and(_T_6016, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6018 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6019 = and(_T_6017, _T_6018) @[TensorGemm.scala 161:88]
    acc_0.io.enq.valid <= _T_6019 @[TensorGemm.scala 161:25]
    acc_0.io.enq.bits <= io.acc_i.data.bits[0][0] @[TensorGemm.scala 162:24]
    node _T_6020 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_0.io.a[0] <= _T_6020 @[TensorGemm.scala 164:22]
    node _T_6021 = asSInt(io.wgt.data.bits[0][0]) @[TensorGemm.scala 165:48]
    dot_0.io.b[0] <= _T_6021 @[TensorGemm.scala 165:22]
    node _T_6022 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_0.io.a[1] <= _T_6022 @[TensorGemm.scala 164:22]
    node _T_6023 = asSInt(io.wgt.data.bits[0][1]) @[TensorGemm.scala 165:48]
    dot_0.io.b[1] <= _T_6023 @[TensorGemm.scala 165:22]
    node _T_6024 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_0.io.a[2] <= _T_6024 @[TensorGemm.scala 164:22]
    node _T_6025 = asSInt(io.wgt.data.bits[0][2]) @[TensorGemm.scala 165:48]
    dot_0.io.b[2] <= _T_6025 @[TensorGemm.scala 165:22]
    node _T_6026 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_0.io.a[3] <= _T_6026 @[TensorGemm.scala 164:22]
    node _T_6027 = asSInt(io.wgt.data.bits[0][3]) @[TensorGemm.scala 165:48]
    dot_0.io.b[3] <= _T_6027 @[TensorGemm.scala 165:22]
    node _T_6028 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_0.io.a[4] <= _T_6028 @[TensorGemm.scala 164:22]
    node _T_6029 = asSInt(io.wgt.data.bits[0][4]) @[TensorGemm.scala 165:48]
    dot_0.io.b[4] <= _T_6029 @[TensorGemm.scala 165:22]
    node _T_6030 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_0.io.a[5] <= _T_6030 @[TensorGemm.scala 164:22]
    node _T_6031 = asSInt(io.wgt.data.bits[0][5]) @[TensorGemm.scala 165:48]
    dot_0.io.b[5] <= _T_6031 @[TensorGemm.scala 165:22]
    node _T_6032 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_0.io.a[6] <= _T_6032 @[TensorGemm.scala 164:22]
    node _T_6033 = asSInt(io.wgt.data.bits[0][6]) @[TensorGemm.scala 165:48]
    dot_0.io.b[6] <= _T_6033 @[TensorGemm.scala 165:22]
    node _T_6034 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_0.io.a[7] <= _T_6034 @[TensorGemm.scala 164:22]
    node _T_6035 = asSInt(io.wgt.data.bits[0][7]) @[TensorGemm.scala 165:48]
    dot_0.io.b[7] <= _T_6035 @[TensorGemm.scala 165:22]
    node _T_6036 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_0.io.a[8] <= _T_6036 @[TensorGemm.scala 164:22]
    node _T_6037 = asSInt(io.wgt.data.bits[0][8]) @[TensorGemm.scala 165:48]
    dot_0.io.b[8] <= _T_6037 @[TensorGemm.scala 165:22]
    node _T_6038 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_0.io.a[9] <= _T_6038 @[TensorGemm.scala 164:22]
    node _T_6039 = asSInt(io.wgt.data.bits[0][9]) @[TensorGemm.scala 165:48]
    dot_0.io.b[9] <= _T_6039 @[TensorGemm.scala 165:22]
    node _T_6040 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_0.io.a[10] <= _T_6040 @[TensorGemm.scala 164:22]
    node _T_6041 = asSInt(io.wgt.data.bits[0][10]) @[TensorGemm.scala 165:48]
    dot_0.io.b[10] <= _T_6041 @[TensorGemm.scala 165:22]
    node _T_6042 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_0.io.a[11] <= _T_6042 @[TensorGemm.scala 164:22]
    node _T_6043 = asSInt(io.wgt.data.bits[0][11]) @[TensorGemm.scala 165:48]
    dot_0.io.b[11] <= _T_6043 @[TensorGemm.scala 165:22]
    node _T_6044 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_0.io.a[12] <= _T_6044 @[TensorGemm.scala 164:22]
    node _T_6045 = asSInt(io.wgt.data.bits[0][12]) @[TensorGemm.scala 165:48]
    dot_0.io.b[12] <= _T_6045 @[TensorGemm.scala 165:22]
    node _T_6046 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_0.io.a[13] <= _T_6046 @[TensorGemm.scala 164:22]
    node _T_6047 = asSInt(io.wgt.data.bits[0][13]) @[TensorGemm.scala 165:48]
    dot_0.io.b[13] <= _T_6047 @[TensorGemm.scala 165:22]
    node _T_6048 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_0.io.a[14] <= _T_6048 @[TensorGemm.scala 164:22]
    node _T_6049 = asSInt(io.wgt.data.bits[0][14]) @[TensorGemm.scala 165:48]
    dot_0.io.b[14] <= _T_6049 @[TensorGemm.scala 165:22]
    node _T_6050 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_0.io.a[15] <= _T_6050 @[TensorGemm.scala 164:22]
    node _T_6051 = asSInt(io.wgt.data.bits[0][15]) @[TensorGemm.scala 165:48]
    dot_0.io.b[15] <= _T_6051 @[TensorGemm.scala 165:22]
    node _T_6052 = asSInt(acc_0.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6053 = add(_T_6052, dot_0.io.y) @[TensorGemm.scala 167:41]
    node _T_6054 = tail(_T_6053, 1) @[TensorGemm.scala 167:41]
    node _T_6055 = asSInt(_T_6054) @[TensorGemm.scala 167:41]
    add_0 <= _T_6055 @[TensorGemm.scala 167:12]
    node _T_6057 = asUInt(add_0) @[TensorGemm.scala 168:59]
    node _T_6058 = mux(io.reset, UInt<1>("h00"), _T_6057) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][0] <= _T_6058 @[TensorGemm.scala 168:30]
    node _T_6059 = asUInt(add_0) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][0] <= _T_6059 @[TensorGemm.scala 169:28]
    vld[0] <= acc_0.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6060 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6061 = and(_T_6060, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6062 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6063 = and(_T_6061, _T_6062) @[TensorGemm.scala 161:88]
    acc_1.io.enq.valid <= _T_6063 @[TensorGemm.scala 161:25]
    acc_1.io.enq.bits <= io.acc_i.data.bits[0][1] @[TensorGemm.scala 162:24]
    node _T_6064 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_1.io.a[0] <= _T_6064 @[TensorGemm.scala 164:22]
    node _T_6065 = asSInt(io.wgt.data.bits[1][0]) @[TensorGemm.scala 165:48]
    dot_1.io.b[0] <= _T_6065 @[TensorGemm.scala 165:22]
    node _T_6066 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_1.io.a[1] <= _T_6066 @[TensorGemm.scala 164:22]
    node _T_6067 = asSInt(io.wgt.data.bits[1][1]) @[TensorGemm.scala 165:48]
    dot_1.io.b[1] <= _T_6067 @[TensorGemm.scala 165:22]
    node _T_6068 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_1.io.a[2] <= _T_6068 @[TensorGemm.scala 164:22]
    node _T_6069 = asSInt(io.wgt.data.bits[1][2]) @[TensorGemm.scala 165:48]
    dot_1.io.b[2] <= _T_6069 @[TensorGemm.scala 165:22]
    node _T_6070 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_1.io.a[3] <= _T_6070 @[TensorGemm.scala 164:22]
    node _T_6071 = asSInt(io.wgt.data.bits[1][3]) @[TensorGemm.scala 165:48]
    dot_1.io.b[3] <= _T_6071 @[TensorGemm.scala 165:22]
    node _T_6072 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_1.io.a[4] <= _T_6072 @[TensorGemm.scala 164:22]
    node _T_6073 = asSInt(io.wgt.data.bits[1][4]) @[TensorGemm.scala 165:48]
    dot_1.io.b[4] <= _T_6073 @[TensorGemm.scala 165:22]
    node _T_6074 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_1.io.a[5] <= _T_6074 @[TensorGemm.scala 164:22]
    node _T_6075 = asSInt(io.wgt.data.bits[1][5]) @[TensorGemm.scala 165:48]
    dot_1.io.b[5] <= _T_6075 @[TensorGemm.scala 165:22]
    node _T_6076 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_1.io.a[6] <= _T_6076 @[TensorGemm.scala 164:22]
    node _T_6077 = asSInt(io.wgt.data.bits[1][6]) @[TensorGemm.scala 165:48]
    dot_1.io.b[6] <= _T_6077 @[TensorGemm.scala 165:22]
    node _T_6078 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_1.io.a[7] <= _T_6078 @[TensorGemm.scala 164:22]
    node _T_6079 = asSInt(io.wgt.data.bits[1][7]) @[TensorGemm.scala 165:48]
    dot_1.io.b[7] <= _T_6079 @[TensorGemm.scala 165:22]
    node _T_6080 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_1.io.a[8] <= _T_6080 @[TensorGemm.scala 164:22]
    node _T_6081 = asSInt(io.wgt.data.bits[1][8]) @[TensorGemm.scala 165:48]
    dot_1.io.b[8] <= _T_6081 @[TensorGemm.scala 165:22]
    node _T_6082 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_1.io.a[9] <= _T_6082 @[TensorGemm.scala 164:22]
    node _T_6083 = asSInt(io.wgt.data.bits[1][9]) @[TensorGemm.scala 165:48]
    dot_1.io.b[9] <= _T_6083 @[TensorGemm.scala 165:22]
    node _T_6084 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_1.io.a[10] <= _T_6084 @[TensorGemm.scala 164:22]
    node _T_6085 = asSInt(io.wgt.data.bits[1][10]) @[TensorGemm.scala 165:48]
    dot_1.io.b[10] <= _T_6085 @[TensorGemm.scala 165:22]
    node _T_6086 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_1.io.a[11] <= _T_6086 @[TensorGemm.scala 164:22]
    node _T_6087 = asSInt(io.wgt.data.bits[1][11]) @[TensorGemm.scala 165:48]
    dot_1.io.b[11] <= _T_6087 @[TensorGemm.scala 165:22]
    node _T_6088 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_1.io.a[12] <= _T_6088 @[TensorGemm.scala 164:22]
    node _T_6089 = asSInt(io.wgt.data.bits[1][12]) @[TensorGemm.scala 165:48]
    dot_1.io.b[12] <= _T_6089 @[TensorGemm.scala 165:22]
    node _T_6090 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_1.io.a[13] <= _T_6090 @[TensorGemm.scala 164:22]
    node _T_6091 = asSInt(io.wgt.data.bits[1][13]) @[TensorGemm.scala 165:48]
    dot_1.io.b[13] <= _T_6091 @[TensorGemm.scala 165:22]
    node _T_6092 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_1.io.a[14] <= _T_6092 @[TensorGemm.scala 164:22]
    node _T_6093 = asSInt(io.wgt.data.bits[1][14]) @[TensorGemm.scala 165:48]
    dot_1.io.b[14] <= _T_6093 @[TensorGemm.scala 165:22]
    node _T_6094 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_1.io.a[15] <= _T_6094 @[TensorGemm.scala 164:22]
    node _T_6095 = asSInt(io.wgt.data.bits[1][15]) @[TensorGemm.scala 165:48]
    dot_1.io.b[15] <= _T_6095 @[TensorGemm.scala 165:22]
    node _T_6096 = asSInt(acc_1.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6097 = add(_T_6096, dot_1.io.y) @[TensorGemm.scala 167:41]
    node _T_6098 = tail(_T_6097, 1) @[TensorGemm.scala 167:41]
    node _T_6099 = asSInt(_T_6098) @[TensorGemm.scala 167:41]
    add_1 <= _T_6099 @[TensorGemm.scala 167:12]
    node _T_6101 = asUInt(add_1) @[TensorGemm.scala 168:59]
    node _T_6102 = mux(io.reset, UInt<1>("h00"), _T_6101) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][1] <= _T_6102 @[TensorGemm.scala 168:30]
    node _T_6103 = asUInt(add_1) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][1] <= _T_6103 @[TensorGemm.scala 169:28]
    vld[1] <= acc_1.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6104 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6105 = and(_T_6104, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6106 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6107 = and(_T_6105, _T_6106) @[TensorGemm.scala 161:88]
    acc_2.io.enq.valid <= _T_6107 @[TensorGemm.scala 161:25]
    acc_2.io.enq.bits <= io.acc_i.data.bits[0][2] @[TensorGemm.scala 162:24]
    node _T_6108 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_2.io.a[0] <= _T_6108 @[TensorGemm.scala 164:22]
    node _T_6109 = asSInt(io.wgt.data.bits[2][0]) @[TensorGemm.scala 165:48]
    dot_2.io.b[0] <= _T_6109 @[TensorGemm.scala 165:22]
    node _T_6110 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_2.io.a[1] <= _T_6110 @[TensorGemm.scala 164:22]
    node _T_6111 = asSInt(io.wgt.data.bits[2][1]) @[TensorGemm.scala 165:48]
    dot_2.io.b[1] <= _T_6111 @[TensorGemm.scala 165:22]
    node _T_6112 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_2.io.a[2] <= _T_6112 @[TensorGemm.scala 164:22]
    node _T_6113 = asSInt(io.wgt.data.bits[2][2]) @[TensorGemm.scala 165:48]
    dot_2.io.b[2] <= _T_6113 @[TensorGemm.scala 165:22]
    node _T_6114 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_2.io.a[3] <= _T_6114 @[TensorGemm.scala 164:22]
    node _T_6115 = asSInt(io.wgt.data.bits[2][3]) @[TensorGemm.scala 165:48]
    dot_2.io.b[3] <= _T_6115 @[TensorGemm.scala 165:22]
    node _T_6116 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_2.io.a[4] <= _T_6116 @[TensorGemm.scala 164:22]
    node _T_6117 = asSInt(io.wgt.data.bits[2][4]) @[TensorGemm.scala 165:48]
    dot_2.io.b[4] <= _T_6117 @[TensorGemm.scala 165:22]
    node _T_6118 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_2.io.a[5] <= _T_6118 @[TensorGemm.scala 164:22]
    node _T_6119 = asSInt(io.wgt.data.bits[2][5]) @[TensorGemm.scala 165:48]
    dot_2.io.b[5] <= _T_6119 @[TensorGemm.scala 165:22]
    node _T_6120 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_2.io.a[6] <= _T_6120 @[TensorGemm.scala 164:22]
    node _T_6121 = asSInt(io.wgt.data.bits[2][6]) @[TensorGemm.scala 165:48]
    dot_2.io.b[6] <= _T_6121 @[TensorGemm.scala 165:22]
    node _T_6122 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_2.io.a[7] <= _T_6122 @[TensorGemm.scala 164:22]
    node _T_6123 = asSInt(io.wgt.data.bits[2][7]) @[TensorGemm.scala 165:48]
    dot_2.io.b[7] <= _T_6123 @[TensorGemm.scala 165:22]
    node _T_6124 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_2.io.a[8] <= _T_6124 @[TensorGemm.scala 164:22]
    node _T_6125 = asSInt(io.wgt.data.bits[2][8]) @[TensorGemm.scala 165:48]
    dot_2.io.b[8] <= _T_6125 @[TensorGemm.scala 165:22]
    node _T_6126 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_2.io.a[9] <= _T_6126 @[TensorGemm.scala 164:22]
    node _T_6127 = asSInt(io.wgt.data.bits[2][9]) @[TensorGemm.scala 165:48]
    dot_2.io.b[9] <= _T_6127 @[TensorGemm.scala 165:22]
    node _T_6128 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_2.io.a[10] <= _T_6128 @[TensorGemm.scala 164:22]
    node _T_6129 = asSInt(io.wgt.data.bits[2][10]) @[TensorGemm.scala 165:48]
    dot_2.io.b[10] <= _T_6129 @[TensorGemm.scala 165:22]
    node _T_6130 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_2.io.a[11] <= _T_6130 @[TensorGemm.scala 164:22]
    node _T_6131 = asSInt(io.wgt.data.bits[2][11]) @[TensorGemm.scala 165:48]
    dot_2.io.b[11] <= _T_6131 @[TensorGemm.scala 165:22]
    node _T_6132 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_2.io.a[12] <= _T_6132 @[TensorGemm.scala 164:22]
    node _T_6133 = asSInt(io.wgt.data.bits[2][12]) @[TensorGemm.scala 165:48]
    dot_2.io.b[12] <= _T_6133 @[TensorGemm.scala 165:22]
    node _T_6134 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_2.io.a[13] <= _T_6134 @[TensorGemm.scala 164:22]
    node _T_6135 = asSInt(io.wgt.data.bits[2][13]) @[TensorGemm.scala 165:48]
    dot_2.io.b[13] <= _T_6135 @[TensorGemm.scala 165:22]
    node _T_6136 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_2.io.a[14] <= _T_6136 @[TensorGemm.scala 164:22]
    node _T_6137 = asSInt(io.wgt.data.bits[2][14]) @[TensorGemm.scala 165:48]
    dot_2.io.b[14] <= _T_6137 @[TensorGemm.scala 165:22]
    node _T_6138 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_2.io.a[15] <= _T_6138 @[TensorGemm.scala 164:22]
    node _T_6139 = asSInt(io.wgt.data.bits[2][15]) @[TensorGemm.scala 165:48]
    dot_2.io.b[15] <= _T_6139 @[TensorGemm.scala 165:22]
    node _T_6140 = asSInt(acc_2.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6141 = add(_T_6140, dot_2.io.y) @[TensorGemm.scala 167:41]
    node _T_6142 = tail(_T_6141, 1) @[TensorGemm.scala 167:41]
    node _T_6143 = asSInt(_T_6142) @[TensorGemm.scala 167:41]
    add_2 <= _T_6143 @[TensorGemm.scala 167:12]
    node _T_6145 = asUInt(add_2) @[TensorGemm.scala 168:59]
    node _T_6146 = mux(io.reset, UInt<1>("h00"), _T_6145) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][2] <= _T_6146 @[TensorGemm.scala 168:30]
    node _T_6147 = asUInt(add_2) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][2] <= _T_6147 @[TensorGemm.scala 169:28]
    vld[2] <= acc_2.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6148 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6149 = and(_T_6148, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6150 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6151 = and(_T_6149, _T_6150) @[TensorGemm.scala 161:88]
    acc_3.io.enq.valid <= _T_6151 @[TensorGemm.scala 161:25]
    acc_3.io.enq.bits <= io.acc_i.data.bits[0][3] @[TensorGemm.scala 162:24]
    node _T_6152 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_3.io.a[0] <= _T_6152 @[TensorGemm.scala 164:22]
    node _T_6153 = asSInt(io.wgt.data.bits[3][0]) @[TensorGemm.scala 165:48]
    dot_3.io.b[0] <= _T_6153 @[TensorGemm.scala 165:22]
    node _T_6154 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_3.io.a[1] <= _T_6154 @[TensorGemm.scala 164:22]
    node _T_6155 = asSInt(io.wgt.data.bits[3][1]) @[TensorGemm.scala 165:48]
    dot_3.io.b[1] <= _T_6155 @[TensorGemm.scala 165:22]
    node _T_6156 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_3.io.a[2] <= _T_6156 @[TensorGemm.scala 164:22]
    node _T_6157 = asSInt(io.wgt.data.bits[3][2]) @[TensorGemm.scala 165:48]
    dot_3.io.b[2] <= _T_6157 @[TensorGemm.scala 165:22]
    node _T_6158 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_3.io.a[3] <= _T_6158 @[TensorGemm.scala 164:22]
    node _T_6159 = asSInt(io.wgt.data.bits[3][3]) @[TensorGemm.scala 165:48]
    dot_3.io.b[3] <= _T_6159 @[TensorGemm.scala 165:22]
    node _T_6160 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_3.io.a[4] <= _T_6160 @[TensorGemm.scala 164:22]
    node _T_6161 = asSInt(io.wgt.data.bits[3][4]) @[TensorGemm.scala 165:48]
    dot_3.io.b[4] <= _T_6161 @[TensorGemm.scala 165:22]
    node _T_6162 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_3.io.a[5] <= _T_6162 @[TensorGemm.scala 164:22]
    node _T_6163 = asSInt(io.wgt.data.bits[3][5]) @[TensorGemm.scala 165:48]
    dot_3.io.b[5] <= _T_6163 @[TensorGemm.scala 165:22]
    node _T_6164 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_3.io.a[6] <= _T_6164 @[TensorGemm.scala 164:22]
    node _T_6165 = asSInt(io.wgt.data.bits[3][6]) @[TensorGemm.scala 165:48]
    dot_3.io.b[6] <= _T_6165 @[TensorGemm.scala 165:22]
    node _T_6166 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_3.io.a[7] <= _T_6166 @[TensorGemm.scala 164:22]
    node _T_6167 = asSInt(io.wgt.data.bits[3][7]) @[TensorGemm.scala 165:48]
    dot_3.io.b[7] <= _T_6167 @[TensorGemm.scala 165:22]
    node _T_6168 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_3.io.a[8] <= _T_6168 @[TensorGemm.scala 164:22]
    node _T_6169 = asSInt(io.wgt.data.bits[3][8]) @[TensorGemm.scala 165:48]
    dot_3.io.b[8] <= _T_6169 @[TensorGemm.scala 165:22]
    node _T_6170 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_3.io.a[9] <= _T_6170 @[TensorGemm.scala 164:22]
    node _T_6171 = asSInt(io.wgt.data.bits[3][9]) @[TensorGemm.scala 165:48]
    dot_3.io.b[9] <= _T_6171 @[TensorGemm.scala 165:22]
    node _T_6172 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_3.io.a[10] <= _T_6172 @[TensorGemm.scala 164:22]
    node _T_6173 = asSInt(io.wgt.data.bits[3][10]) @[TensorGemm.scala 165:48]
    dot_3.io.b[10] <= _T_6173 @[TensorGemm.scala 165:22]
    node _T_6174 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_3.io.a[11] <= _T_6174 @[TensorGemm.scala 164:22]
    node _T_6175 = asSInt(io.wgt.data.bits[3][11]) @[TensorGemm.scala 165:48]
    dot_3.io.b[11] <= _T_6175 @[TensorGemm.scala 165:22]
    node _T_6176 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_3.io.a[12] <= _T_6176 @[TensorGemm.scala 164:22]
    node _T_6177 = asSInt(io.wgt.data.bits[3][12]) @[TensorGemm.scala 165:48]
    dot_3.io.b[12] <= _T_6177 @[TensorGemm.scala 165:22]
    node _T_6178 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_3.io.a[13] <= _T_6178 @[TensorGemm.scala 164:22]
    node _T_6179 = asSInt(io.wgt.data.bits[3][13]) @[TensorGemm.scala 165:48]
    dot_3.io.b[13] <= _T_6179 @[TensorGemm.scala 165:22]
    node _T_6180 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_3.io.a[14] <= _T_6180 @[TensorGemm.scala 164:22]
    node _T_6181 = asSInt(io.wgt.data.bits[3][14]) @[TensorGemm.scala 165:48]
    dot_3.io.b[14] <= _T_6181 @[TensorGemm.scala 165:22]
    node _T_6182 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_3.io.a[15] <= _T_6182 @[TensorGemm.scala 164:22]
    node _T_6183 = asSInt(io.wgt.data.bits[3][15]) @[TensorGemm.scala 165:48]
    dot_3.io.b[15] <= _T_6183 @[TensorGemm.scala 165:22]
    node _T_6184 = asSInt(acc_3.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6185 = add(_T_6184, dot_3.io.y) @[TensorGemm.scala 167:41]
    node _T_6186 = tail(_T_6185, 1) @[TensorGemm.scala 167:41]
    node _T_6187 = asSInt(_T_6186) @[TensorGemm.scala 167:41]
    add_3 <= _T_6187 @[TensorGemm.scala 167:12]
    node _T_6189 = asUInt(add_3) @[TensorGemm.scala 168:59]
    node _T_6190 = mux(io.reset, UInt<1>("h00"), _T_6189) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][3] <= _T_6190 @[TensorGemm.scala 168:30]
    node _T_6191 = asUInt(add_3) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][3] <= _T_6191 @[TensorGemm.scala 169:28]
    vld[3] <= acc_3.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6192 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6193 = and(_T_6192, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6194 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6195 = and(_T_6193, _T_6194) @[TensorGemm.scala 161:88]
    acc_4.io.enq.valid <= _T_6195 @[TensorGemm.scala 161:25]
    acc_4.io.enq.bits <= io.acc_i.data.bits[0][4] @[TensorGemm.scala 162:24]
    node _T_6196 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_4.io.a[0] <= _T_6196 @[TensorGemm.scala 164:22]
    node _T_6197 = asSInt(io.wgt.data.bits[4][0]) @[TensorGemm.scala 165:48]
    dot_4.io.b[0] <= _T_6197 @[TensorGemm.scala 165:22]
    node _T_6198 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_4.io.a[1] <= _T_6198 @[TensorGemm.scala 164:22]
    node _T_6199 = asSInt(io.wgt.data.bits[4][1]) @[TensorGemm.scala 165:48]
    dot_4.io.b[1] <= _T_6199 @[TensorGemm.scala 165:22]
    node _T_6200 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_4.io.a[2] <= _T_6200 @[TensorGemm.scala 164:22]
    node _T_6201 = asSInt(io.wgt.data.bits[4][2]) @[TensorGemm.scala 165:48]
    dot_4.io.b[2] <= _T_6201 @[TensorGemm.scala 165:22]
    node _T_6202 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_4.io.a[3] <= _T_6202 @[TensorGemm.scala 164:22]
    node _T_6203 = asSInt(io.wgt.data.bits[4][3]) @[TensorGemm.scala 165:48]
    dot_4.io.b[3] <= _T_6203 @[TensorGemm.scala 165:22]
    node _T_6204 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_4.io.a[4] <= _T_6204 @[TensorGemm.scala 164:22]
    node _T_6205 = asSInt(io.wgt.data.bits[4][4]) @[TensorGemm.scala 165:48]
    dot_4.io.b[4] <= _T_6205 @[TensorGemm.scala 165:22]
    node _T_6206 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_4.io.a[5] <= _T_6206 @[TensorGemm.scala 164:22]
    node _T_6207 = asSInt(io.wgt.data.bits[4][5]) @[TensorGemm.scala 165:48]
    dot_4.io.b[5] <= _T_6207 @[TensorGemm.scala 165:22]
    node _T_6208 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_4.io.a[6] <= _T_6208 @[TensorGemm.scala 164:22]
    node _T_6209 = asSInt(io.wgt.data.bits[4][6]) @[TensorGemm.scala 165:48]
    dot_4.io.b[6] <= _T_6209 @[TensorGemm.scala 165:22]
    node _T_6210 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_4.io.a[7] <= _T_6210 @[TensorGemm.scala 164:22]
    node _T_6211 = asSInt(io.wgt.data.bits[4][7]) @[TensorGemm.scala 165:48]
    dot_4.io.b[7] <= _T_6211 @[TensorGemm.scala 165:22]
    node _T_6212 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_4.io.a[8] <= _T_6212 @[TensorGemm.scala 164:22]
    node _T_6213 = asSInt(io.wgt.data.bits[4][8]) @[TensorGemm.scala 165:48]
    dot_4.io.b[8] <= _T_6213 @[TensorGemm.scala 165:22]
    node _T_6214 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_4.io.a[9] <= _T_6214 @[TensorGemm.scala 164:22]
    node _T_6215 = asSInt(io.wgt.data.bits[4][9]) @[TensorGemm.scala 165:48]
    dot_4.io.b[9] <= _T_6215 @[TensorGemm.scala 165:22]
    node _T_6216 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_4.io.a[10] <= _T_6216 @[TensorGemm.scala 164:22]
    node _T_6217 = asSInt(io.wgt.data.bits[4][10]) @[TensorGemm.scala 165:48]
    dot_4.io.b[10] <= _T_6217 @[TensorGemm.scala 165:22]
    node _T_6218 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_4.io.a[11] <= _T_6218 @[TensorGemm.scala 164:22]
    node _T_6219 = asSInt(io.wgt.data.bits[4][11]) @[TensorGemm.scala 165:48]
    dot_4.io.b[11] <= _T_6219 @[TensorGemm.scala 165:22]
    node _T_6220 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_4.io.a[12] <= _T_6220 @[TensorGemm.scala 164:22]
    node _T_6221 = asSInt(io.wgt.data.bits[4][12]) @[TensorGemm.scala 165:48]
    dot_4.io.b[12] <= _T_6221 @[TensorGemm.scala 165:22]
    node _T_6222 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_4.io.a[13] <= _T_6222 @[TensorGemm.scala 164:22]
    node _T_6223 = asSInt(io.wgt.data.bits[4][13]) @[TensorGemm.scala 165:48]
    dot_4.io.b[13] <= _T_6223 @[TensorGemm.scala 165:22]
    node _T_6224 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_4.io.a[14] <= _T_6224 @[TensorGemm.scala 164:22]
    node _T_6225 = asSInt(io.wgt.data.bits[4][14]) @[TensorGemm.scala 165:48]
    dot_4.io.b[14] <= _T_6225 @[TensorGemm.scala 165:22]
    node _T_6226 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_4.io.a[15] <= _T_6226 @[TensorGemm.scala 164:22]
    node _T_6227 = asSInt(io.wgt.data.bits[4][15]) @[TensorGemm.scala 165:48]
    dot_4.io.b[15] <= _T_6227 @[TensorGemm.scala 165:22]
    node _T_6228 = asSInt(acc_4.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6229 = add(_T_6228, dot_4.io.y) @[TensorGemm.scala 167:41]
    node _T_6230 = tail(_T_6229, 1) @[TensorGemm.scala 167:41]
    node _T_6231 = asSInt(_T_6230) @[TensorGemm.scala 167:41]
    add_4 <= _T_6231 @[TensorGemm.scala 167:12]
    node _T_6233 = asUInt(add_4) @[TensorGemm.scala 168:59]
    node _T_6234 = mux(io.reset, UInt<1>("h00"), _T_6233) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][4] <= _T_6234 @[TensorGemm.scala 168:30]
    node _T_6235 = asUInt(add_4) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][4] <= _T_6235 @[TensorGemm.scala 169:28]
    vld[4] <= acc_4.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6236 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6237 = and(_T_6236, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6238 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6239 = and(_T_6237, _T_6238) @[TensorGemm.scala 161:88]
    acc_5.io.enq.valid <= _T_6239 @[TensorGemm.scala 161:25]
    acc_5.io.enq.bits <= io.acc_i.data.bits[0][5] @[TensorGemm.scala 162:24]
    node _T_6240 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_5.io.a[0] <= _T_6240 @[TensorGemm.scala 164:22]
    node _T_6241 = asSInt(io.wgt.data.bits[5][0]) @[TensorGemm.scala 165:48]
    dot_5.io.b[0] <= _T_6241 @[TensorGemm.scala 165:22]
    node _T_6242 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_5.io.a[1] <= _T_6242 @[TensorGemm.scala 164:22]
    node _T_6243 = asSInt(io.wgt.data.bits[5][1]) @[TensorGemm.scala 165:48]
    dot_5.io.b[1] <= _T_6243 @[TensorGemm.scala 165:22]
    node _T_6244 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_5.io.a[2] <= _T_6244 @[TensorGemm.scala 164:22]
    node _T_6245 = asSInt(io.wgt.data.bits[5][2]) @[TensorGemm.scala 165:48]
    dot_5.io.b[2] <= _T_6245 @[TensorGemm.scala 165:22]
    node _T_6246 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_5.io.a[3] <= _T_6246 @[TensorGemm.scala 164:22]
    node _T_6247 = asSInt(io.wgt.data.bits[5][3]) @[TensorGemm.scala 165:48]
    dot_5.io.b[3] <= _T_6247 @[TensorGemm.scala 165:22]
    node _T_6248 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_5.io.a[4] <= _T_6248 @[TensorGemm.scala 164:22]
    node _T_6249 = asSInt(io.wgt.data.bits[5][4]) @[TensorGemm.scala 165:48]
    dot_5.io.b[4] <= _T_6249 @[TensorGemm.scala 165:22]
    node _T_6250 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_5.io.a[5] <= _T_6250 @[TensorGemm.scala 164:22]
    node _T_6251 = asSInt(io.wgt.data.bits[5][5]) @[TensorGemm.scala 165:48]
    dot_5.io.b[5] <= _T_6251 @[TensorGemm.scala 165:22]
    node _T_6252 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_5.io.a[6] <= _T_6252 @[TensorGemm.scala 164:22]
    node _T_6253 = asSInt(io.wgt.data.bits[5][6]) @[TensorGemm.scala 165:48]
    dot_5.io.b[6] <= _T_6253 @[TensorGemm.scala 165:22]
    node _T_6254 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_5.io.a[7] <= _T_6254 @[TensorGemm.scala 164:22]
    node _T_6255 = asSInt(io.wgt.data.bits[5][7]) @[TensorGemm.scala 165:48]
    dot_5.io.b[7] <= _T_6255 @[TensorGemm.scala 165:22]
    node _T_6256 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_5.io.a[8] <= _T_6256 @[TensorGemm.scala 164:22]
    node _T_6257 = asSInt(io.wgt.data.bits[5][8]) @[TensorGemm.scala 165:48]
    dot_5.io.b[8] <= _T_6257 @[TensorGemm.scala 165:22]
    node _T_6258 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_5.io.a[9] <= _T_6258 @[TensorGemm.scala 164:22]
    node _T_6259 = asSInt(io.wgt.data.bits[5][9]) @[TensorGemm.scala 165:48]
    dot_5.io.b[9] <= _T_6259 @[TensorGemm.scala 165:22]
    node _T_6260 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_5.io.a[10] <= _T_6260 @[TensorGemm.scala 164:22]
    node _T_6261 = asSInt(io.wgt.data.bits[5][10]) @[TensorGemm.scala 165:48]
    dot_5.io.b[10] <= _T_6261 @[TensorGemm.scala 165:22]
    node _T_6262 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_5.io.a[11] <= _T_6262 @[TensorGemm.scala 164:22]
    node _T_6263 = asSInt(io.wgt.data.bits[5][11]) @[TensorGemm.scala 165:48]
    dot_5.io.b[11] <= _T_6263 @[TensorGemm.scala 165:22]
    node _T_6264 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_5.io.a[12] <= _T_6264 @[TensorGemm.scala 164:22]
    node _T_6265 = asSInt(io.wgt.data.bits[5][12]) @[TensorGemm.scala 165:48]
    dot_5.io.b[12] <= _T_6265 @[TensorGemm.scala 165:22]
    node _T_6266 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_5.io.a[13] <= _T_6266 @[TensorGemm.scala 164:22]
    node _T_6267 = asSInt(io.wgt.data.bits[5][13]) @[TensorGemm.scala 165:48]
    dot_5.io.b[13] <= _T_6267 @[TensorGemm.scala 165:22]
    node _T_6268 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_5.io.a[14] <= _T_6268 @[TensorGemm.scala 164:22]
    node _T_6269 = asSInt(io.wgt.data.bits[5][14]) @[TensorGemm.scala 165:48]
    dot_5.io.b[14] <= _T_6269 @[TensorGemm.scala 165:22]
    node _T_6270 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_5.io.a[15] <= _T_6270 @[TensorGemm.scala 164:22]
    node _T_6271 = asSInt(io.wgt.data.bits[5][15]) @[TensorGemm.scala 165:48]
    dot_5.io.b[15] <= _T_6271 @[TensorGemm.scala 165:22]
    node _T_6272 = asSInt(acc_5.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6273 = add(_T_6272, dot_5.io.y) @[TensorGemm.scala 167:41]
    node _T_6274 = tail(_T_6273, 1) @[TensorGemm.scala 167:41]
    node _T_6275 = asSInt(_T_6274) @[TensorGemm.scala 167:41]
    add_5 <= _T_6275 @[TensorGemm.scala 167:12]
    node _T_6277 = asUInt(add_5) @[TensorGemm.scala 168:59]
    node _T_6278 = mux(io.reset, UInt<1>("h00"), _T_6277) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][5] <= _T_6278 @[TensorGemm.scala 168:30]
    node _T_6279 = asUInt(add_5) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][5] <= _T_6279 @[TensorGemm.scala 169:28]
    vld[5] <= acc_5.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6280 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6281 = and(_T_6280, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6282 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6283 = and(_T_6281, _T_6282) @[TensorGemm.scala 161:88]
    acc_6.io.enq.valid <= _T_6283 @[TensorGemm.scala 161:25]
    acc_6.io.enq.bits <= io.acc_i.data.bits[0][6] @[TensorGemm.scala 162:24]
    node _T_6284 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_6.io.a[0] <= _T_6284 @[TensorGemm.scala 164:22]
    node _T_6285 = asSInt(io.wgt.data.bits[6][0]) @[TensorGemm.scala 165:48]
    dot_6.io.b[0] <= _T_6285 @[TensorGemm.scala 165:22]
    node _T_6286 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_6.io.a[1] <= _T_6286 @[TensorGemm.scala 164:22]
    node _T_6287 = asSInt(io.wgt.data.bits[6][1]) @[TensorGemm.scala 165:48]
    dot_6.io.b[1] <= _T_6287 @[TensorGemm.scala 165:22]
    node _T_6288 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_6.io.a[2] <= _T_6288 @[TensorGemm.scala 164:22]
    node _T_6289 = asSInt(io.wgt.data.bits[6][2]) @[TensorGemm.scala 165:48]
    dot_6.io.b[2] <= _T_6289 @[TensorGemm.scala 165:22]
    node _T_6290 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_6.io.a[3] <= _T_6290 @[TensorGemm.scala 164:22]
    node _T_6291 = asSInt(io.wgt.data.bits[6][3]) @[TensorGemm.scala 165:48]
    dot_6.io.b[3] <= _T_6291 @[TensorGemm.scala 165:22]
    node _T_6292 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_6.io.a[4] <= _T_6292 @[TensorGemm.scala 164:22]
    node _T_6293 = asSInt(io.wgt.data.bits[6][4]) @[TensorGemm.scala 165:48]
    dot_6.io.b[4] <= _T_6293 @[TensorGemm.scala 165:22]
    node _T_6294 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_6.io.a[5] <= _T_6294 @[TensorGemm.scala 164:22]
    node _T_6295 = asSInt(io.wgt.data.bits[6][5]) @[TensorGemm.scala 165:48]
    dot_6.io.b[5] <= _T_6295 @[TensorGemm.scala 165:22]
    node _T_6296 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_6.io.a[6] <= _T_6296 @[TensorGemm.scala 164:22]
    node _T_6297 = asSInt(io.wgt.data.bits[6][6]) @[TensorGemm.scala 165:48]
    dot_6.io.b[6] <= _T_6297 @[TensorGemm.scala 165:22]
    node _T_6298 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_6.io.a[7] <= _T_6298 @[TensorGemm.scala 164:22]
    node _T_6299 = asSInt(io.wgt.data.bits[6][7]) @[TensorGemm.scala 165:48]
    dot_6.io.b[7] <= _T_6299 @[TensorGemm.scala 165:22]
    node _T_6300 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_6.io.a[8] <= _T_6300 @[TensorGemm.scala 164:22]
    node _T_6301 = asSInt(io.wgt.data.bits[6][8]) @[TensorGemm.scala 165:48]
    dot_6.io.b[8] <= _T_6301 @[TensorGemm.scala 165:22]
    node _T_6302 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_6.io.a[9] <= _T_6302 @[TensorGemm.scala 164:22]
    node _T_6303 = asSInt(io.wgt.data.bits[6][9]) @[TensorGemm.scala 165:48]
    dot_6.io.b[9] <= _T_6303 @[TensorGemm.scala 165:22]
    node _T_6304 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_6.io.a[10] <= _T_6304 @[TensorGemm.scala 164:22]
    node _T_6305 = asSInt(io.wgt.data.bits[6][10]) @[TensorGemm.scala 165:48]
    dot_6.io.b[10] <= _T_6305 @[TensorGemm.scala 165:22]
    node _T_6306 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_6.io.a[11] <= _T_6306 @[TensorGemm.scala 164:22]
    node _T_6307 = asSInt(io.wgt.data.bits[6][11]) @[TensorGemm.scala 165:48]
    dot_6.io.b[11] <= _T_6307 @[TensorGemm.scala 165:22]
    node _T_6308 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_6.io.a[12] <= _T_6308 @[TensorGemm.scala 164:22]
    node _T_6309 = asSInt(io.wgt.data.bits[6][12]) @[TensorGemm.scala 165:48]
    dot_6.io.b[12] <= _T_6309 @[TensorGemm.scala 165:22]
    node _T_6310 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_6.io.a[13] <= _T_6310 @[TensorGemm.scala 164:22]
    node _T_6311 = asSInt(io.wgt.data.bits[6][13]) @[TensorGemm.scala 165:48]
    dot_6.io.b[13] <= _T_6311 @[TensorGemm.scala 165:22]
    node _T_6312 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_6.io.a[14] <= _T_6312 @[TensorGemm.scala 164:22]
    node _T_6313 = asSInt(io.wgt.data.bits[6][14]) @[TensorGemm.scala 165:48]
    dot_6.io.b[14] <= _T_6313 @[TensorGemm.scala 165:22]
    node _T_6314 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_6.io.a[15] <= _T_6314 @[TensorGemm.scala 164:22]
    node _T_6315 = asSInt(io.wgt.data.bits[6][15]) @[TensorGemm.scala 165:48]
    dot_6.io.b[15] <= _T_6315 @[TensorGemm.scala 165:22]
    node _T_6316 = asSInt(acc_6.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6317 = add(_T_6316, dot_6.io.y) @[TensorGemm.scala 167:41]
    node _T_6318 = tail(_T_6317, 1) @[TensorGemm.scala 167:41]
    node _T_6319 = asSInt(_T_6318) @[TensorGemm.scala 167:41]
    add_6 <= _T_6319 @[TensorGemm.scala 167:12]
    node _T_6321 = asUInt(add_6) @[TensorGemm.scala 168:59]
    node _T_6322 = mux(io.reset, UInt<1>("h00"), _T_6321) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][6] <= _T_6322 @[TensorGemm.scala 168:30]
    node _T_6323 = asUInt(add_6) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][6] <= _T_6323 @[TensorGemm.scala 169:28]
    vld[6] <= acc_6.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6324 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6325 = and(_T_6324, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6326 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6327 = and(_T_6325, _T_6326) @[TensorGemm.scala 161:88]
    acc_7.io.enq.valid <= _T_6327 @[TensorGemm.scala 161:25]
    acc_7.io.enq.bits <= io.acc_i.data.bits[0][7] @[TensorGemm.scala 162:24]
    node _T_6328 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_7.io.a[0] <= _T_6328 @[TensorGemm.scala 164:22]
    node _T_6329 = asSInt(io.wgt.data.bits[7][0]) @[TensorGemm.scala 165:48]
    dot_7.io.b[0] <= _T_6329 @[TensorGemm.scala 165:22]
    node _T_6330 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_7.io.a[1] <= _T_6330 @[TensorGemm.scala 164:22]
    node _T_6331 = asSInt(io.wgt.data.bits[7][1]) @[TensorGemm.scala 165:48]
    dot_7.io.b[1] <= _T_6331 @[TensorGemm.scala 165:22]
    node _T_6332 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_7.io.a[2] <= _T_6332 @[TensorGemm.scala 164:22]
    node _T_6333 = asSInt(io.wgt.data.bits[7][2]) @[TensorGemm.scala 165:48]
    dot_7.io.b[2] <= _T_6333 @[TensorGemm.scala 165:22]
    node _T_6334 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_7.io.a[3] <= _T_6334 @[TensorGemm.scala 164:22]
    node _T_6335 = asSInt(io.wgt.data.bits[7][3]) @[TensorGemm.scala 165:48]
    dot_7.io.b[3] <= _T_6335 @[TensorGemm.scala 165:22]
    node _T_6336 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_7.io.a[4] <= _T_6336 @[TensorGemm.scala 164:22]
    node _T_6337 = asSInt(io.wgt.data.bits[7][4]) @[TensorGemm.scala 165:48]
    dot_7.io.b[4] <= _T_6337 @[TensorGemm.scala 165:22]
    node _T_6338 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_7.io.a[5] <= _T_6338 @[TensorGemm.scala 164:22]
    node _T_6339 = asSInt(io.wgt.data.bits[7][5]) @[TensorGemm.scala 165:48]
    dot_7.io.b[5] <= _T_6339 @[TensorGemm.scala 165:22]
    node _T_6340 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_7.io.a[6] <= _T_6340 @[TensorGemm.scala 164:22]
    node _T_6341 = asSInt(io.wgt.data.bits[7][6]) @[TensorGemm.scala 165:48]
    dot_7.io.b[6] <= _T_6341 @[TensorGemm.scala 165:22]
    node _T_6342 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_7.io.a[7] <= _T_6342 @[TensorGemm.scala 164:22]
    node _T_6343 = asSInt(io.wgt.data.bits[7][7]) @[TensorGemm.scala 165:48]
    dot_7.io.b[7] <= _T_6343 @[TensorGemm.scala 165:22]
    node _T_6344 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_7.io.a[8] <= _T_6344 @[TensorGemm.scala 164:22]
    node _T_6345 = asSInt(io.wgt.data.bits[7][8]) @[TensorGemm.scala 165:48]
    dot_7.io.b[8] <= _T_6345 @[TensorGemm.scala 165:22]
    node _T_6346 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_7.io.a[9] <= _T_6346 @[TensorGemm.scala 164:22]
    node _T_6347 = asSInt(io.wgt.data.bits[7][9]) @[TensorGemm.scala 165:48]
    dot_7.io.b[9] <= _T_6347 @[TensorGemm.scala 165:22]
    node _T_6348 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_7.io.a[10] <= _T_6348 @[TensorGemm.scala 164:22]
    node _T_6349 = asSInt(io.wgt.data.bits[7][10]) @[TensorGemm.scala 165:48]
    dot_7.io.b[10] <= _T_6349 @[TensorGemm.scala 165:22]
    node _T_6350 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_7.io.a[11] <= _T_6350 @[TensorGemm.scala 164:22]
    node _T_6351 = asSInt(io.wgt.data.bits[7][11]) @[TensorGemm.scala 165:48]
    dot_7.io.b[11] <= _T_6351 @[TensorGemm.scala 165:22]
    node _T_6352 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_7.io.a[12] <= _T_6352 @[TensorGemm.scala 164:22]
    node _T_6353 = asSInt(io.wgt.data.bits[7][12]) @[TensorGemm.scala 165:48]
    dot_7.io.b[12] <= _T_6353 @[TensorGemm.scala 165:22]
    node _T_6354 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_7.io.a[13] <= _T_6354 @[TensorGemm.scala 164:22]
    node _T_6355 = asSInt(io.wgt.data.bits[7][13]) @[TensorGemm.scala 165:48]
    dot_7.io.b[13] <= _T_6355 @[TensorGemm.scala 165:22]
    node _T_6356 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_7.io.a[14] <= _T_6356 @[TensorGemm.scala 164:22]
    node _T_6357 = asSInt(io.wgt.data.bits[7][14]) @[TensorGemm.scala 165:48]
    dot_7.io.b[14] <= _T_6357 @[TensorGemm.scala 165:22]
    node _T_6358 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_7.io.a[15] <= _T_6358 @[TensorGemm.scala 164:22]
    node _T_6359 = asSInt(io.wgt.data.bits[7][15]) @[TensorGemm.scala 165:48]
    dot_7.io.b[15] <= _T_6359 @[TensorGemm.scala 165:22]
    node _T_6360 = asSInt(acc_7.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6361 = add(_T_6360, dot_7.io.y) @[TensorGemm.scala 167:41]
    node _T_6362 = tail(_T_6361, 1) @[TensorGemm.scala 167:41]
    node _T_6363 = asSInt(_T_6362) @[TensorGemm.scala 167:41]
    add_7 <= _T_6363 @[TensorGemm.scala 167:12]
    node _T_6365 = asUInt(add_7) @[TensorGemm.scala 168:59]
    node _T_6366 = mux(io.reset, UInt<1>("h00"), _T_6365) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][7] <= _T_6366 @[TensorGemm.scala 168:30]
    node _T_6367 = asUInt(add_7) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][7] <= _T_6367 @[TensorGemm.scala 169:28]
    vld[7] <= acc_7.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6368 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6369 = and(_T_6368, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6370 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6371 = and(_T_6369, _T_6370) @[TensorGemm.scala 161:88]
    acc_8.io.enq.valid <= _T_6371 @[TensorGemm.scala 161:25]
    acc_8.io.enq.bits <= io.acc_i.data.bits[0][8] @[TensorGemm.scala 162:24]
    node _T_6372 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_8.io.a[0] <= _T_6372 @[TensorGemm.scala 164:22]
    node _T_6373 = asSInt(io.wgt.data.bits[8][0]) @[TensorGemm.scala 165:48]
    dot_8.io.b[0] <= _T_6373 @[TensorGemm.scala 165:22]
    node _T_6374 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_8.io.a[1] <= _T_6374 @[TensorGemm.scala 164:22]
    node _T_6375 = asSInt(io.wgt.data.bits[8][1]) @[TensorGemm.scala 165:48]
    dot_8.io.b[1] <= _T_6375 @[TensorGemm.scala 165:22]
    node _T_6376 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_8.io.a[2] <= _T_6376 @[TensorGemm.scala 164:22]
    node _T_6377 = asSInt(io.wgt.data.bits[8][2]) @[TensorGemm.scala 165:48]
    dot_8.io.b[2] <= _T_6377 @[TensorGemm.scala 165:22]
    node _T_6378 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_8.io.a[3] <= _T_6378 @[TensorGemm.scala 164:22]
    node _T_6379 = asSInt(io.wgt.data.bits[8][3]) @[TensorGemm.scala 165:48]
    dot_8.io.b[3] <= _T_6379 @[TensorGemm.scala 165:22]
    node _T_6380 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_8.io.a[4] <= _T_6380 @[TensorGemm.scala 164:22]
    node _T_6381 = asSInt(io.wgt.data.bits[8][4]) @[TensorGemm.scala 165:48]
    dot_8.io.b[4] <= _T_6381 @[TensorGemm.scala 165:22]
    node _T_6382 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_8.io.a[5] <= _T_6382 @[TensorGemm.scala 164:22]
    node _T_6383 = asSInt(io.wgt.data.bits[8][5]) @[TensorGemm.scala 165:48]
    dot_8.io.b[5] <= _T_6383 @[TensorGemm.scala 165:22]
    node _T_6384 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_8.io.a[6] <= _T_6384 @[TensorGemm.scala 164:22]
    node _T_6385 = asSInt(io.wgt.data.bits[8][6]) @[TensorGemm.scala 165:48]
    dot_8.io.b[6] <= _T_6385 @[TensorGemm.scala 165:22]
    node _T_6386 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_8.io.a[7] <= _T_6386 @[TensorGemm.scala 164:22]
    node _T_6387 = asSInt(io.wgt.data.bits[8][7]) @[TensorGemm.scala 165:48]
    dot_8.io.b[7] <= _T_6387 @[TensorGemm.scala 165:22]
    node _T_6388 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_8.io.a[8] <= _T_6388 @[TensorGemm.scala 164:22]
    node _T_6389 = asSInt(io.wgt.data.bits[8][8]) @[TensorGemm.scala 165:48]
    dot_8.io.b[8] <= _T_6389 @[TensorGemm.scala 165:22]
    node _T_6390 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_8.io.a[9] <= _T_6390 @[TensorGemm.scala 164:22]
    node _T_6391 = asSInt(io.wgt.data.bits[8][9]) @[TensorGemm.scala 165:48]
    dot_8.io.b[9] <= _T_6391 @[TensorGemm.scala 165:22]
    node _T_6392 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_8.io.a[10] <= _T_6392 @[TensorGemm.scala 164:22]
    node _T_6393 = asSInt(io.wgt.data.bits[8][10]) @[TensorGemm.scala 165:48]
    dot_8.io.b[10] <= _T_6393 @[TensorGemm.scala 165:22]
    node _T_6394 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_8.io.a[11] <= _T_6394 @[TensorGemm.scala 164:22]
    node _T_6395 = asSInt(io.wgt.data.bits[8][11]) @[TensorGemm.scala 165:48]
    dot_8.io.b[11] <= _T_6395 @[TensorGemm.scala 165:22]
    node _T_6396 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_8.io.a[12] <= _T_6396 @[TensorGemm.scala 164:22]
    node _T_6397 = asSInt(io.wgt.data.bits[8][12]) @[TensorGemm.scala 165:48]
    dot_8.io.b[12] <= _T_6397 @[TensorGemm.scala 165:22]
    node _T_6398 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_8.io.a[13] <= _T_6398 @[TensorGemm.scala 164:22]
    node _T_6399 = asSInt(io.wgt.data.bits[8][13]) @[TensorGemm.scala 165:48]
    dot_8.io.b[13] <= _T_6399 @[TensorGemm.scala 165:22]
    node _T_6400 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_8.io.a[14] <= _T_6400 @[TensorGemm.scala 164:22]
    node _T_6401 = asSInt(io.wgt.data.bits[8][14]) @[TensorGemm.scala 165:48]
    dot_8.io.b[14] <= _T_6401 @[TensorGemm.scala 165:22]
    node _T_6402 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_8.io.a[15] <= _T_6402 @[TensorGemm.scala 164:22]
    node _T_6403 = asSInt(io.wgt.data.bits[8][15]) @[TensorGemm.scala 165:48]
    dot_8.io.b[15] <= _T_6403 @[TensorGemm.scala 165:22]
    node _T_6404 = asSInt(acc_8.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6405 = add(_T_6404, dot_8.io.y) @[TensorGemm.scala 167:41]
    node _T_6406 = tail(_T_6405, 1) @[TensorGemm.scala 167:41]
    node _T_6407 = asSInt(_T_6406) @[TensorGemm.scala 167:41]
    add_8 <= _T_6407 @[TensorGemm.scala 167:12]
    node _T_6409 = asUInt(add_8) @[TensorGemm.scala 168:59]
    node _T_6410 = mux(io.reset, UInt<1>("h00"), _T_6409) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][8] <= _T_6410 @[TensorGemm.scala 168:30]
    node _T_6411 = asUInt(add_8) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][8] <= _T_6411 @[TensorGemm.scala 169:28]
    vld[8] <= acc_8.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6412 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6413 = and(_T_6412, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6414 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6415 = and(_T_6413, _T_6414) @[TensorGemm.scala 161:88]
    acc_9.io.enq.valid <= _T_6415 @[TensorGemm.scala 161:25]
    acc_9.io.enq.bits <= io.acc_i.data.bits[0][9] @[TensorGemm.scala 162:24]
    node _T_6416 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_9.io.a[0] <= _T_6416 @[TensorGemm.scala 164:22]
    node _T_6417 = asSInt(io.wgt.data.bits[9][0]) @[TensorGemm.scala 165:48]
    dot_9.io.b[0] <= _T_6417 @[TensorGemm.scala 165:22]
    node _T_6418 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_9.io.a[1] <= _T_6418 @[TensorGemm.scala 164:22]
    node _T_6419 = asSInt(io.wgt.data.bits[9][1]) @[TensorGemm.scala 165:48]
    dot_9.io.b[1] <= _T_6419 @[TensorGemm.scala 165:22]
    node _T_6420 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_9.io.a[2] <= _T_6420 @[TensorGemm.scala 164:22]
    node _T_6421 = asSInt(io.wgt.data.bits[9][2]) @[TensorGemm.scala 165:48]
    dot_9.io.b[2] <= _T_6421 @[TensorGemm.scala 165:22]
    node _T_6422 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_9.io.a[3] <= _T_6422 @[TensorGemm.scala 164:22]
    node _T_6423 = asSInt(io.wgt.data.bits[9][3]) @[TensorGemm.scala 165:48]
    dot_9.io.b[3] <= _T_6423 @[TensorGemm.scala 165:22]
    node _T_6424 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_9.io.a[4] <= _T_6424 @[TensorGemm.scala 164:22]
    node _T_6425 = asSInt(io.wgt.data.bits[9][4]) @[TensorGemm.scala 165:48]
    dot_9.io.b[4] <= _T_6425 @[TensorGemm.scala 165:22]
    node _T_6426 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_9.io.a[5] <= _T_6426 @[TensorGemm.scala 164:22]
    node _T_6427 = asSInt(io.wgt.data.bits[9][5]) @[TensorGemm.scala 165:48]
    dot_9.io.b[5] <= _T_6427 @[TensorGemm.scala 165:22]
    node _T_6428 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_9.io.a[6] <= _T_6428 @[TensorGemm.scala 164:22]
    node _T_6429 = asSInt(io.wgt.data.bits[9][6]) @[TensorGemm.scala 165:48]
    dot_9.io.b[6] <= _T_6429 @[TensorGemm.scala 165:22]
    node _T_6430 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_9.io.a[7] <= _T_6430 @[TensorGemm.scala 164:22]
    node _T_6431 = asSInt(io.wgt.data.bits[9][7]) @[TensorGemm.scala 165:48]
    dot_9.io.b[7] <= _T_6431 @[TensorGemm.scala 165:22]
    node _T_6432 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_9.io.a[8] <= _T_6432 @[TensorGemm.scala 164:22]
    node _T_6433 = asSInt(io.wgt.data.bits[9][8]) @[TensorGemm.scala 165:48]
    dot_9.io.b[8] <= _T_6433 @[TensorGemm.scala 165:22]
    node _T_6434 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_9.io.a[9] <= _T_6434 @[TensorGemm.scala 164:22]
    node _T_6435 = asSInt(io.wgt.data.bits[9][9]) @[TensorGemm.scala 165:48]
    dot_9.io.b[9] <= _T_6435 @[TensorGemm.scala 165:22]
    node _T_6436 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_9.io.a[10] <= _T_6436 @[TensorGemm.scala 164:22]
    node _T_6437 = asSInt(io.wgt.data.bits[9][10]) @[TensorGemm.scala 165:48]
    dot_9.io.b[10] <= _T_6437 @[TensorGemm.scala 165:22]
    node _T_6438 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_9.io.a[11] <= _T_6438 @[TensorGemm.scala 164:22]
    node _T_6439 = asSInt(io.wgt.data.bits[9][11]) @[TensorGemm.scala 165:48]
    dot_9.io.b[11] <= _T_6439 @[TensorGemm.scala 165:22]
    node _T_6440 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_9.io.a[12] <= _T_6440 @[TensorGemm.scala 164:22]
    node _T_6441 = asSInt(io.wgt.data.bits[9][12]) @[TensorGemm.scala 165:48]
    dot_9.io.b[12] <= _T_6441 @[TensorGemm.scala 165:22]
    node _T_6442 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_9.io.a[13] <= _T_6442 @[TensorGemm.scala 164:22]
    node _T_6443 = asSInt(io.wgt.data.bits[9][13]) @[TensorGemm.scala 165:48]
    dot_9.io.b[13] <= _T_6443 @[TensorGemm.scala 165:22]
    node _T_6444 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_9.io.a[14] <= _T_6444 @[TensorGemm.scala 164:22]
    node _T_6445 = asSInt(io.wgt.data.bits[9][14]) @[TensorGemm.scala 165:48]
    dot_9.io.b[14] <= _T_6445 @[TensorGemm.scala 165:22]
    node _T_6446 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_9.io.a[15] <= _T_6446 @[TensorGemm.scala 164:22]
    node _T_6447 = asSInt(io.wgt.data.bits[9][15]) @[TensorGemm.scala 165:48]
    dot_9.io.b[15] <= _T_6447 @[TensorGemm.scala 165:22]
    node _T_6448 = asSInt(acc_9.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6449 = add(_T_6448, dot_9.io.y) @[TensorGemm.scala 167:41]
    node _T_6450 = tail(_T_6449, 1) @[TensorGemm.scala 167:41]
    node _T_6451 = asSInt(_T_6450) @[TensorGemm.scala 167:41]
    add_9 <= _T_6451 @[TensorGemm.scala 167:12]
    node _T_6453 = asUInt(add_9) @[TensorGemm.scala 168:59]
    node _T_6454 = mux(io.reset, UInt<1>("h00"), _T_6453) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][9] <= _T_6454 @[TensorGemm.scala 168:30]
    node _T_6455 = asUInt(add_9) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][9] <= _T_6455 @[TensorGemm.scala 169:28]
    vld[9] <= acc_9.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6456 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6457 = and(_T_6456, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6458 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6459 = and(_T_6457, _T_6458) @[TensorGemm.scala 161:88]
    acc_10.io.enq.valid <= _T_6459 @[TensorGemm.scala 161:25]
    acc_10.io.enq.bits <= io.acc_i.data.bits[0][10] @[TensorGemm.scala 162:24]
    node _T_6460 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_10.io.a[0] <= _T_6460 @[TensorGemm.scala 164:22]
    node _T_6461 = asSInt(io.wgt.data.bits[10][0]) @[TensorGemm.scala 165:48]
    dot_10.io.b[0] <= _T_6461 @[TensorGemm.scala 165:22]
    node _T_6462 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_10.io.a[1] <= _T_6462 @[TensorGemm.scala 164:22]
    node _T_6463 = asSInt(io.wgt.data.bits[10][1]) @[TensorGemm.scala 165:48]
    dot_10.io.b[1] <= _T_6463 @[TensorGemm.scala 165:22]
    node _T_6464 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_10.io.a[2] <= _T_6464 @[TensorGemm.scala 164:22]
    node _T_6465 = asSInt(io.wgt.data.bits[10][2]) @[TensorGemm.scala 165:48]
    dot_10.io.b[2] <= _T_6465 @[TensorGemm.scala 165:22]
    node _T_6466 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_10.io.a[3] <= _T_6466 @[TensorGemm.scala 164:22]
    node _T_6467 = asSInt(io.wgt.data.bits[10][3]) @[TensorGemm.scala 165:48]
    dot_10.io.b[3] <= _T_6467 @[TensorGemm.scala 165:22]
    node _T_6468 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_10.io.a[4] <= _T_6468 @[TensorGemm.scala 164:22]
    node _T_6469 = asSInt(io.wgt.data.bits[10][4]) @[TensorGemm.scala 165:48]
    dot_10.io.b[4] <= _T_6469 @[TensorGemm.scala 165:22]
    node _T_6470 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_10.io.a[5] <= _T_6470 @[TensorGemm.scala 164:22]
    node _T_6471 = asSInt(io.wgt.data.bits[10][5]) @[TensorGemm.scala 165:48]
    dot_10.io.b[5] <= _T_6471 @[TensorGemm.scala 165:22]
    node _T_6472 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_10.io.a[6] <= _T_6472 @[TensorGemm.scala 164:22]
    node _T_6473 = asSInt(io.wgt.data.bits[10][6]) @[TensorGemm.scala 165:48]
    dot_10.io.b[6] <= _T_6473 @[TensorGemm.scala 165:22]
    node _T_6474 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_10.io.a[7] <= _T_6474 @[TensorGemm.scala 164:22]
    node _T_6475 = asSInt(io.wgt.data.bits[10][7]) @[TensorGemm.scala 165:48]
    dot_10.io.b[7] <= _T_6475 @[TensorGemm.scala 165:22]
    node _T_6476 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_10.io.a[8] <= _T_6476 @[TensorGemm.scala 164:22]
    node _T_6477 = asSInt(io.wgt.data.bits[10][8]) @[TensorGemm.scala 165:48]
    dot_10.io.b[8] <= _T_6477 @[TensorGemm.scala 165:22]
    node _T_6478 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_10.io.a[9] <= _T_6478 @[TensorGemm.scala 164:22]
    node _T_6479 = asSInt(io.wgt.data.bits[10][9]) @[TensorGemm.scala 165:48]
    dot_10.io.b[9] <= _T_6479 @[TensorGemm.scala 165:22]
    node _T_6480 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_10.io.a[10] <= _T_6480 @[TensorGemm.scala 164:22]
    node _T_6481 = asSInt(io.wgt.data.bits[10][10]) @[TensorGemm.scala 165:48]
    dot_10.io.b[10] <= _T_6481 @[TensorGemm.scala 165:22]
    node _T_6482 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_10.io.a[11] <= _T_6482 @[TensorGemm.scala 164:22]
    node _T_6483 = asSInt(io.wgt.data.bits[10][11]) @[TensorGemm.scala 165:48]
    dot_10.io.b[11] <= _T_6483 @[TensorGemm.scala 165:22]
    node _T_6484 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_10.io.a[12] <= _T_6484 @[TensorGemm.scala 164:22]
    node _T_6485 = asSInt(io.wgt.data.bits[10][12]) @[TensorGemm.scala 165:48]
    dot_10.io.b[12] <= _T_6485 @[TensorGemm.scala 165:22]
    node _T_6486 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_10.io.a[13] <= _T_6486 @[TensorGemm.scala 164:22]
    node _T_6487 = asSInt(io.wgt.data.bits[10][13]) @[TensorGemm.scala 165:48]
    dot_10.io.b[13] <= _T_6487 @[TensorGemm.scala 165:22]
    node _T_6488 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_10.io.a[14] <= _T_6488 @[TensorGemm.scala 164:22]
    node _T_6489 = asSInt(io.wgt.data.bits[10][14]) @[TensorGemm.scala 165:48]
    dot_10.io.b[14] <= _T_6489 @[TensorGemm.scala 165:22]
    node _T_6490 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_10.io.a[15] <= _T_6490 @[TensorGemm.scala 164:22]
    node _T_6491 = asSInt(io.wgt.data.bits[10][15]) @[TensorGemm.scala 165:48]
    dot_10.io.b[15] <= _T_6491 @[TensorGemm.scala 165:22]
    node _T_6492 = asSInt(acc_10.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6493 = add(_T_6492, dot_10.io.y) @[TensorGemm.scala 167:41]
    node _T_6494 = tail(_T_6493, 1) @[TensorGemm.scala 167:41]
    node _T_6495 = asSInt(_T_6494) @[TensorGemm.scala 167:41]
    add_10 <= _T_6495 @[TensorGemm.scala 167:12]
    node _T_6497 = asUInt(add_10) @[TensorGemm.scala 168:59]
    node _T_6498 = mux(io.reset, UInt<1>("h00"), _T_6497) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][10] <= _T_6498 @[TensorGemm.scala 168:30]
    node _T_6499 = asUInt(add_10) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][10] <= _T_6499 @[TensorGemm.scala 169:28]
    vld[10] <= acc_10.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6500 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6501 = and(_T_6500, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6502 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6503 = and(_T_6501, _T_6502) @[TensorGemm.scala 161:88]
    acc_11.io.enq.valid <= _T_6503 @[TensorGemm.scala 161:25]
    acc_11.io.enq.bits <= io.acc_i.data.bits[0][11] @[TensorGemm.scala 162:24]
    node _T_6504 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_11.io.a[0] <= _T_6504 @[TensorGemm.scala 164:22]
    node _T_6505 = asSInt(io.wgt.data.bits[11][0]) @[TensorGemm.scala 165:48]
    dot_11.io.b[0] <= _T_6505 @[TensorGemm.scala 165:22]
    node _T_6506 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_11.io.a[1] <= _T_6506 @[TensorGemm.scala 164:22]
    node _T_6507 = asSInt(io.wgt.data.bits[11][1]) @[TensorGemm.scala 165:48]
    dot_11.io.b[1] <= _T_6507 @[TensorGemm.scala 165:22]
    node _T_6508 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_11.io.a[2] <= _T_6508 @[TensorGemm.scala 164:22]
    node _T_6509 = asSInt(io.wgt.data.bits[11][2]) @[TensorGemm.scala 165:48]
    dot_11.io.b[2] <= _T_6509 @[TensorGemm.scala 165:22]
    node _T_6510 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_11.io.a[3] <= _T_6510 @[TensorGemm.scala 164:22]
    node _T_6511 = asSInt(io.wgt.data.bits[11][3]) @[TensorGemm.scala 165:48]
    dot_11.io.b[3] <= _T_6511 @[TensorGemm.scala 165:22]
    node _T_6512 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_11.io.a[4] <= _T_6512 @[TensorGemm.scala 164:22]
    node _T_6513 = asSInt(io.wgt.data.bits[11][4]) @[TensorGemm.scala 165:48]
    dot_11.io.b[4] <= _T_6513 @[TensorGemm.scala 165:22]
    node _T_6514 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_11.io.a[5] <= _T_6514 @[TensorGemm.scala 164:22]
    node _T_6515 = asSInt(io.wgt.data.bits[11][5]) @[TensorGemm.scala 165:48]
    dot_11.io.b[5] <= _T_6515 @[TensorGemm.scala 165:22]
    node _T_6516 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_11.io.a[6] <= _T_6516 @[TensorGemm.scala 164:22]
    node _T_6517 = asSInt(io.wgt.data.bits[11][6]) @[TensorGemm.scala 165:48]
    dot_11.io.b[6] <= _T_6517 @[TensorGemm.scala 165:22]
    node _T_6518 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_11.io.a[7] <= _T_6518 @[TensorGemm.scala 164:22]
    node _T_6519 = asSInt(io.wgt.data.bits[11][7]) @[TensorGemm.scala 165:48]
    dot_11.io.b[7] <= _T_6519 @[TensorGemm.scala 165:22]
    node _T_6520 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_11.io.a[8] <= _T_6520 @[TensorGemm.scala 164:22]
    node _T_6521 = asSInt(io.wgt.data.bits[11][8]) @[TensorGemm.scala 165:48]
    dot_11.io.b[8] <= _T_6521 @[TensorGemm.scala 165:22]
    node _T_6522 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_11.io.a[9] <= _T_6522 @[TensorGemm.scala 164:22]
    node _T_6523 = asSInt(io.wgt.data.bits[11][9]) @[TensorGemm.scala 165:48]
    dot_11.io.b[9] <= _T_6523 @[TensorGemm.scala 165:22]
    node _T_6524 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_11.io.a[10] <= _T_6524 @[TensorGemm.scala 164:22]
    node _T_6525 = asSInt(io.wgt.data.bits[11][10]) @[TensorGemm.scala 165:48]
    dot_11.io.b[10] <= _T_6525 @[TensorGemm.scala 165:22]
    node _T_6526 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_11.io.a[11] <= _T_6526 @[TensorGemm.scala 164:22]
    node _T_6527 = asSInt(io.wgt.data.bits[11][11]) @[TensorGemm.scala 165:48]
    dot_11.io.b[11] <= _T_6527 @[TensorGemm.scala 165:22]
    node _T_6528 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_11.io.a[12] <= _T_6528 @[TensorGemm.scala 164:22]
    node _T_6529 = asSInt(io.wgt.data.bits[11][12]) @[TensorGemm.scala 165:48]
    dot_11.io.b[12] <= _T_6529 @[TensorGemm.scala 165:22]
    node _T_6530 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_11.io.a[13] <= _T_6530 @[TensorGemm.scala 164:22]
    node _T_6531 = asSInt(io.wgt.data.bits[11][13]) @[TensorGemm.scala 165:48]
    dot_11.io.b[13] <= _T_6531 @[TensorGemm.scala 165:22]
    node _T_6532 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_11.io.a[14] <= _T_6532 @[TensorGemm.scala 164:22]
    node _T_6533 = asSInt(io.wgt.data.bits[11][14]) @[TensorGemm.scala 165:48]
    dot_11.io.b[14] <= _T_6533 @[TensorGemm.scala 165:22]
    node _T_6534 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_11.io.a[15] <= _T_6534 @[TensorGemm.scala 164:22]
    node _T_6535 = asSInt(io.wgt.data.bits[11][15]) @[TensorGemm.scala 165:48]
    dot_11.io.b[15] <= _T_6535 @[TensorGemm.scala 165:22]
    node _T_6536 = asSInt(acc_11.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6537 = add(_T_6536, dot_11.io.y) @[TensorGemm.scala 167:41]
    node _T_6538 = tail(_T_6537, 1) @[TensorGemm.scala 167:41]
    node _T_6539 = asSInt(_T_6538) @[TensorGemm.scala 167:41]
    add_11 <= _T_6539 @[TensorGemm.scala 167:12]
    node _T_6541 = asUInt(add_11) @[TensorGemm.scala 168:59]
    node _T_6542 = mux(io.reset, UInt<1>("h00"), _T_6541) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][11] <= _T_6542 @[TensorGemm.scala 168:30]
    node _T_6543 = asUInt(add_11) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][11] <= _T_6543 @[TensorGemm.scala 169:28]
    vld[11] <= acc_11.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6544 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6545 = and(_T_6544, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6546 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6547 = and(_T_6545, _T_6546) @[TensorGemm.scala 161:88]
    acc_12.io.enq.valid <= _T_6547 @[TensorGemm.scala 161:25]
    acc_12.io.enq.bits <= io.acc_i.data.bits[0][12] @[TensorGemm.scala 162:24]
    node _T_6548 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_12.io.a[0] <= _T_6548 @[TensorGemm.scala 164:22]
    node _T_6549 = asSInt(io.wgt.data.bits[12][0]) @[TensorGemm.scala 165:48]
    dot_12.io.b[0] <= _T_6549 @[TensorGemm.scala 165:22]
    node _T_6550 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_12.io.a[1] <= _T_6550 @[TensorGemm.scala 164:22]
    node _T_6551 = asSInt(io.wgt.data.bits[12][1]) @[TensorGemm.scala 165:48]
    dot_12.io.b[1] <= _T_6551 @[TensorGemm.scala 165:22]
    node _T_6552 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_12.io.a[2] <= _T_6552 @[TensorGemm.scala 164:22]
    node _T_6553 = asSInt(io.wgt.data.bits[12][2]) @[TensorGemm.scala 165:48]
    dot_12.io.b[2] <= _T_6553 @[TensorGemm.scala 165:22]
    node _T_6554 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_12.io.a[3] <= _T_6554 @[TensorGemm.scala 164:22]
    node _T_6555 = asSInt(io.wgt.data.bits[12][3]) @[TensorGemm.scala 165:48]
    dot_12.io.b[3] <= _T_6555 @[TensorGemm.scala 165:22]
    node _T_6556 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_12.io.a[4] <= _T_6556 @[TensorGemm.scala 164:22]
    node _T_6557 = asSInt(io.wgt.data.bits[12][4]) @[TensorGemm.scala 165:48]
    dot_12.io.b[4] <= _T_6557 @[TensorGemm.scala 165:22]
    node _T_6558 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_12.io.a[5] <= _T_6558 @[TensorGemm.scala 164:22]
    node _T_6559 = asSInt(io.wgt.data.bits[12][5]) @[TensorGemm.scala 165:48]
    dot_12.io.b[5] <= _T_6559 @[TensorGemm.scala 165:22]
    node _T_6560 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_12.io.a[6] <= _T_6560 @[TensorGemm.scala 164:22]
    node _T_6561 = asSInt(io.wgt.data.bits[12][6]) @[TensorGemm.scala 165:48]
    dot_12.io.b[6] <= _T_6561 @[TensorGemm.scala 165:22]
    node _T_6562 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_12.io.a[7] <= _T_6562 @[TensorGemm.scala 164:22]
    node _T_6563 = asSInt(io.wgt.data.bits[12][7]) @[TensorGemm.scala 165:48]
    dot_12.io.b[7] <= _T_6563 @[TensorGemm.scala 165:22]
    node _T_6564 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_12.io.a[8] <= _T_6564 @[TensorGemm.scala 164:22]
    node _T_6565 = asSInt(io.wgt.data.bits[12][8]) @[TensorGemm.scala 165:48]
    dot_12.io.b[8] <= _T_6565 @[TensorGemm.scala 165:22]
    node _T_6566 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_12.io.a[9] <= _T_6566 @[TensorGemm.scala 164:22]
    node _T_6567 = asSInt(io.wgt.data.bits[12][9]) @[TensorGemm.scala 165:48]
    dot_12.io.b[9] <= _T_6567 @[TensorGemm.scala 165:22]
    node _T_6568 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_12.io.a[10] <= _T_6568 @[TensorGemm.scala 164:22]
    node _T_6569 = asSInt(io.wgt.data.bits[12][10]) @[TensorGemm.scala 165:48]
    dot_12.io.b[10] <= _T_6569 @[TensorGemm.scala 165:22]
    node _T_6570 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_12.io.a[11] <= _T_6570 @[TensorGemm.scala 164:22]
    node _T_6571 = asSInt(io.wgt.data.bits[12][11]) @[TensorGemm.scala 165:48]
    dot_12.io.b[11] <= _T_6571 @[TensorGemm.scala 165:22]
    node _T_6572 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_12.io.a[12] <= _T_6572 @[TensorGemm.scala 164:22]
    node _T_6573 = asSInt(io.wgt.data.bits[12][12]) @[TensorGemm.scala 165:48]
    dot_12.io.b[12] <= _T_6573 @[TensorGemm.scala 165:22]
    node _T_6574 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_12.io.a[13] <= _T_6574 @[TensorGemm.scala 164:22]
    node _T_6575 = asSInt(io.wgt.data.bits[12][13]) @[TensorGemm.scala 165:48]
    dot_12.io.b[13] <= _T_6575 @[TensorGemm.scala 165:22]
    node _T_6576 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_12.io.a[14] <= _T_6576 @[TensorGemm.scala 164:22]
    node _T_6577 = asSInt(io.wgt.data.bits[12][14]) @[TensorGemm.scala 165:48]
    dot_12.io.b[14] <= _T_6577 @[TensorGemm.scala 165:22]
    node _T_6578 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_12.io.a[15] <= _T_6578 @[TensorGemm.scala 164:22]
    node _T_6579 = asSInt(io.wgt.data.bits[12][15]) @[TensorGemm.scala 165:48]
    dot_12.io.b[15] <= _T_6579 @[TensorGemm.scala 165:22]
    node _T_6580 = asSInt(acc_12.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6581 = add(_T_6580, dot_12.io.y) @[TensorGemm.scala 167:41]
    node _T_6582 = tail(_T_6581, 1) @[TensorGemm.scala 167:41]
    node _T_6583 = asSInt(_T_6582) @[TensorGemm.scala 167:41]
    add_12 <= _T_6583 @[TensorGemm.scala 167:12]
    node _T_6585 = asUInt(add_12) @[TensorGemm.scala 168:59]
    node _T_6586 = mux(io.reset, UInt<1>("h00"), _T_6585) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][12] <= _T_6586 @[TensorGemm.scala 168:30]
    node _T_6587 = asUInt(add_12) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][12] <= _T_6587 @[TensorGemm.scala 169:28]
    vld[12] <= acc_12.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6588 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6589 = and(_T_6588, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6590 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6591 = and(_T_6589, _T_6590) @[TensorGemm.scala 161:88]
    acc_13.io.enq.valid <= _T_6591 @[TensorGemm.scala 161:25]
    acc_13.io.enq.bits <= io.acc_i.data.bits[0][13] @[TensorGemm.scala 162:24]
    node _T_6592 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_13.io.a[0] <= _T_6592 @[TensorGemm.scala 164:22]
    node _T_6593 = asSInt(io.wgt.data.bits[13][0]) @[TensorGemm.scala 165:48]
    dot_13.io.b[0] <= _T_6593 @[TensorGemm.scala 165:22]
    node _T_6594 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_13.io.a[1] <= _T_6594 @[TensorGemm.scala 164:22]
    node _T_6595 = asSInt(io.wgt.data.bits[13][1]) @[TensorGemm.scala 165:48]
    dot_13.io.b[1] <= _T_6595 @[TensorGemm.scala 165:22]
    node _T_6596 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_13.io.a[2] <= _T_6596 @[TensorGemm.scala 164:22]
    node _T_6597 = asSInt(io.wgt.data.bits[13][2]) @[TensorGemm.scala 165:48]
    dot_13.io.b[2] <= _T_6597 @[TensorGemm.scala 165:22]
    node _T_6598 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_13.io.a[3] <= _T_6598 @[TensorGemm.scala 164:22]
    node _T_6599 = asSInt(io.wgt.data.bits[13][3]) @[TensorGemm.scala 165:48]
    dot_13.io.b[3] <= _T_6599 @[TensorGemm.scala 165:22]
    node _T_6600 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_13.io.a[4] <= _T_6600 @[TensorGemm.scala 164:22]
    node _T_6601 = asSInt(io.wgt.data.bits[13][4]) @[TensorGemm.scala 165:48]
    dot_13.io.b[4] <= _T_6601 @[TensorGemm.scala 165:22]
    node _T_6602 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_13.io.a[5] <= _T_6602 @[TensorGemm.scala 164:22]
    node _T_6603 = asSInt(io.wgt.data.bits[13][5]) @[TensorGemm.scala 165:48]
    dot_13.io.b[5] <= _T_6603 @[TensorGemm.scala 165:22]
    node _T_6604 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_13.io.a[6] <= _T_6604 @[TensorGemm.scala 164:22]
    node _T_6605 = asSInt(io.wgt.data.bits[13][6]) @[TensorGemm.scala 165:48]
    dot_13.io.b[6] <= _T_6605 @[TensorGemm.scala 165:22]
    node _T_6606 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_13.io.a[7] <= _T_6606 @[TensorGemm.scala 164:22]
    node _T_6607 = asSInt(io.wgt.data.bits[13][7]) @[TensorGemm.scala 165:48]
    dot_13.io.b[7] <= _T_6607 @[TensorGemm.scala 165:22]
    node _T_6608 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_13.io.a[8] <= _T_6608 @[TensorGemm.scala 164:22]
    node _T_6609 = asSInt(io.wgt.data.bits[13][8]) @[TensorGemm.scala 165:48]
    dot_13.io.b[8] <= _T_6609 @[TensorGemm.scala 165:22]
    node _T_6610 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_13.io.a[9] <= _T_6610 @[TensorGemm.scala 164:22]
    node _T_6611 = asSInt(io.wgt.data.bits[13][9]) @[TensorGemm.scala 165:48]
    dot_13.io.b[9] <= _T_6611 @[TensorGemm.scala 165:22]
    node _T_6612 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_13.io.a[10] <= _T_6612 @[TensorGemm.scala 164:22]
    node _T_6613 = asSInt(io.wgt.data.bits[13][10]) @[TensorGemm.scala 165:48]
    dot_13.io.b[10] <= _T_6613 @[TensorGemm.scala 165:22]
    node _T_6614 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_13.io.a[11] <= _T_6614 @[TensorGemm.scala 164:22]
    node _T_6615 = asSInt(io.wgt.data.bits[13][11]) @[TensorGemm.scala 165:48]
    dot_13.io.b[11] <= _T_6615 @[TensorGemm.scala 165:22]
    node _T_6616 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_13.io.a[12] <= _T_6616 @[TensorGemm.scala 164:22]
    node _T_6617 = asSInt(io.wgt.data.bits[13][12]) @[TensorGemm.scala 165:48]
    dot_13.io.b[12] <= _T_6617 @[TensorGemm.scala 165:22]
    node _T_6618 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_13.io.a[13] <= _T_6618 @[TensorGemm.scala 164:22]
    node _T_6619 = asSInt(io.wgt.data.bits[13][13]) @[TensorGemm.scala 165:48]
    dot_13.io.b[13] <= _T_6619 @[TensorGemm.scala 165:22]
    node _T_6620 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_13.io.a[14] <= _T_6620 @[TensorGemm.scala 164:22]
    node _T_6621 = asSInt(io.wgt.data.bits[13][14]) @[TensorGemm.scala 165:48]
    dot_13.io.b[14] <= _T_6621 @[TensorGemm.scala 165:22]
    node _T_6622 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_13.io.a[15] <= _T_6622 @[TensorGemm.scala 164:22]
    node _T_6623 = asSInt(io.wgt.data.bits[13][15]) @[TensorGemm.scala 165:48]
    dot_13.io.b[15] <= _T_6623 @[TensorGemm.scala 165:22]
    node _T_6624 = asSInt(acc_13.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6625 = add(_T_6624, dot_13.io.y) @[TensorGemm.scala 167:41]
    node _T_6626 = tail(_T_6625, 1) @[TensorGemm.scala 167:41]
    node _T_6627 = asSInt(_T_6626) @[TensorGemm.scala 167:41]
    add_13 <= _T_6627 @[TensorGemm.scala 167:12]
    node _T_6629 = asUInt(add_13) @[TensorGemm.scala 168:59]
    node _T_6630 = mux(io.reset, UInt<1>("h00"), _T_6629) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][13] <= _T_6630 @[TensorGemm.scala 168:30]
    node _T_6631 = asUInt(add_13) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][13] <= _T_6631 @[TensorGemm.scala 169:28]
    vld[13] <= acc_13.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6632 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6633 = and(_T_6632, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6634 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6635 = and(_T_6633, _T_6634) @[TensorGemm.scala 161:88]
    acc_14.io.enq.valid <= _T_6635 @[TensorGemm.scala 161:25]
    acc_14.io.enq.bits <= io.acc_i.data.bits[0][14] @[TensorGemm.scala 162:24]
    node _T_6636 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_14.io.a[0] <= _T_6636 @[TensorGemm.scala 164:22]
    node _T_6637 = asSInt(io.wgt.data.bits[14][0]) @[TensorGemm.scala 165:48]
    dot_14.io.b[0] <= _T_6637 @[TensorGemm.scala 165:22]
    node _T_6638 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_14.io.a[1] <= _T_6638 @[TensorGemm.scala 164:22]
    node _T_6639 = asSInt(io.wgt.data.bits[14][1]) @[TensorGemm.scala 165:48]
    dot_14.io.b[1] <= _T_6639 @[TensorGemm.scala 165:22]
    node _T_6640 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_14.io.a[2] <= _T_6640 @[TensorGemm.scala 164:22]
    node _T_6641 = asSInt(io.wgt.data.bits[14][2]) @[TensorGemm.scala 165:48]
    dot_14.io.b[2] <= _T_6641 @[TensorGemm.scala 165:22]
    node _T_6642 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_14.io.a[3] <= _T_6642 @[TensorGemm.scala 164:22]
    node _T_6643 = asSInt(io.wgt.data.bits[14][3]) @[TensorGemm.scala 165:48]
    dot_14.io.b[3] <= _T_6643 @[TensorGemm.scala 165:22]
    node _T_6644 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_14.io.a[4] <= _T_6644 @[TensorGemm.scala 164:22]
    node _T_6645 = asSInt(io.wgt.data.bits[14][4]) @[TensorGemm.scala 165:48]
    dot_14.io.b[4] <= _T_6645 @[TensorGemm.scala 165:22]
    node _T_6646 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_14.io.a[5] <= _T_6646 @[TensorGemm.scala 164:22]
    node _T_6647 = asSInt(io.wgt.data.bits[14][5]) @[TensorGemm.scala 165:48]
    dot_14.io.b[5] <= _T_6647 @[TensorGemm.scala 165:22]
    node _T_6648 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_14.io.a[6] <= _T_6648 @[TensorGemm.scala 164:22]
    node _T_6649 = asSInt(io.wgt.data.bits[14][6]) @[TensorGemm.scala 165:48]
    dot_14.io.b[6] <= _T_6649 @[TensorGemm.scala 165:22]
    node _T_6650 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_14.io.a[7] <= _T_6650 @[TensorGemm.scala 164:22]
    node _T_6651 = asSInt(io.wgt.data.bits[14][7]) @[TensorGemm.scala 165:48]
    dot_14.io.b[7] <= _T_6651 @[TensorGemm.scala 165:22]
    node _T_6652 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_14.io.a[8] <= _T_6652 @[TensorGemm.scala 164:22]
    node _T_6653 = asSInt(io.wgt.data.bits[14][8]) @[TensorGemm.scala 165:48]
    dot_14.io.b[8] <= _T_6653 @[TensorGemm.scala 165:22]
    node _T_6654 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_14.io.a[9] <= _T_6654 @[TensorGemm.scala 164:22]
    node _T_6655 = asSInt(io.wgt.data.bits[14][9]) @[TensorGemm.scala 165:48]
    dot_14.io.b[9] <= _T_6655 @[TensorGemm.scala 165:22]
    node _T_6656 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_14.io.a[10] <= _T_6656 @[TensorGemm.scala 164:22]
    node _T_6657 = asSInt(io.wgt.data.bits[14][10]) @[TensorGemm.scala 165:48]
    dot_14.io.b[10] <= _T_6657 @[TensorGemm.scala 165:22]
    node _T_6658 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_14.io.a[11] <= _T_6658 @[TensorGemm.scala 164:22]
    node _T_6659 = asSInt(io.wgt.data.bits[14][11]) @[TensorGemm.scala 165:48]
    dot_14.io.b[11] <= _T_6659 @[TensorGemm.scala 165:22]
    node _T_6660 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_14.io.a[12] <= _T_6660 @[TensorGemm.scala 164:22]
    node _T_6661 = asSInt(io.wgt.data.bits[14][12]) @[TensorGemm.scala 165:48]
    dot_14.io.b[12] <= _T_6661 @[TensorGemm.scala 165:22]
    node _T_6662 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_14.io.a[13] <= _T_6662 @[TensorGemm.scala 164:22]
    node _T_6663 = asSInt(io.wgt.data.bits[14][13]) @[TensorGemm.scala 165:48]
    dot_14.io.b[13] <= _T_6663 @[TensorGemm.scala 165:22]
    node _T_6664 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_14.io.a[14] <= _T_6664 @[TensorGemm.scala 164:22]
    node _T_6665 = asSInt(io.wgt.data.bits[14][14]) @[TensorGemm.scala 165:48]
    dot_14.io.b[14] <= _T_6665 @[TensorGemm.scala 165:22]
    node _T_6666 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_14.io.a[15] <= _T_6666 @[TensorGemm.scala 164:22]
    node _T_6667 = asSInt(io.wgt.data.bits[14][15]) @[TensorGemm.scala 165:48]
    dot_14.io.b[15] <= _T_6667 @[TensorGemm.scala 165:22]
    node _T_6668 = asSInt(acc_14.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6669 = add(_T_6668, dot_14.io.y) @[TensorGemm.scala 167:41]
    node _T_6670 = tail(_T_6669, 1) @[TensorGemm.scala 167:41]
    node _T_6671 = asSInt(_T_6670) @[TensorGemm.scala 167:41]
    add_14 <= _T_6671 @[TensorGemm.scala 167:12]
    node _T_6673 = asUInt(add_14) @[TensorGemm.scala 168:59]
    node _T_6674 = mux(io.reset, UInt<1>("h00"), _T_6673) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][14] <= _T_6674 @[TensorGemm.scala 168:30]
    node _T_6675 = asUInt(add_14) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][14] <= _T_6675 @[TensorGemm.scala 169:28]
    vld[14] <= acc_14.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6676 = and(io.inp.data.valid, io.wgt.data.valid) @[TensorGemm.scala 161:46]
    node _T_6677 = and(_T_6676, io.acc_i.data.valid) @[TensorGemm.scala 161:66]
    node _T_6678 = not(io.reset) @[TensorGemm.scala 161:90]
    node _T_6679 = and(_T_6677, _T_6678) @[TensorGemm.scala 161:88]
    acc_15.io.enq.valid <= _T_6679 @[TensorGemm.scala 161:25]
    acc_15.io.enq.bits <= io.acc_i.data.bits[0][15] @[TensorGemm.scala 162:24]
    node _T_6680 = asSInt(io.inp.data.bits[0][0]) @[TensorGemm.scala 164:48]
    dot_15.io.a[0] <= _T_6680 @[TensorGemm.scala 164:22]
    node _T_6681 = asSInt(io.wgt.data.bits[15][0]) @[TensorGemm.scala 165:48]
    dot_15.io.b[0] <= _T_6681 @[TensorGemm.scala 165:22]
    node _T_6682 = asSInt(io.inp.data.bits[0][1]) @[TensorGemm.scala 164:48]
    dot_15.io.a[1] <= _T_6682 @[TensorGemm.scala 164:22]
    node _T_6683 = asSInt(io.wgt.data.bits[15][1]) @[TensorGemm.scala 165:48]
    dot_15.io.b[1] <= _T_6683 @[TensorGemm.scala 165:22]
    node _T_6684 = asSInt(io.inp.data.bits[0][2]) @[TensorGemm.scala 164:48]
    dot_15.io.a[2] <= _T_6684 @[TensorGemm.scala 164:22]
    node _T_6685 = asSInt(io.wgt.data.bits[15][2]) @[TensorGemm.scala 165:48]
    dot_15.io.b[2] <= _T_6685 @[TensorGemm.scala 165:22]
    node _T_6686 = asSInt(io.inp.data.bits[0][3]) @[TensorGemm.scala 164:48]
    dot_15.io.a[3] <= _T_6686 @[TensorGemm.scala 164:22]
    node _T_6687 = asSInt(io.wgt.data.bits[15][3]) @[TensorGemm.scala 165:48]
    dot_15.io.b[3] <= _T_6687 @[TensorGemm.scala 165:22]
    node _T_6688 = asSInt(io.inp.data.bits[0][4]) @[TensorGemm.scala 164:48]
    dot_15.io.a[4] <= _T_6688 @[TensorGemm.scala 164:22]
    node _T_6689 = asSInt(io.wgt.data.bits[15][4]) @[TensorGemm.scala 165:48]
    dot_15.io.b[4] <= _T_6689 @[TensorGemm.scala 165:22]
    node _T_6690 = asSInt(io.inp.data.bits[0][5]) @[TensorGemm.scala 164:48]
    dot_15.io.a[5] <= _T_6690 @[TensorGemm.scala 164:22]
    node _T_6691 = asSInt(io.wgt.data.bits[15][5]) @[TensorGemm.scala 165:48]
    dot_15.io.b[5] <= _T_6691 @[TensorGemm.scala 165:22]
    node _T_6692 = asSInt(io.inp.data.bits[0][6]) @[TensorGemm.scala 164:48]
    dot_15.io.a[6] <= _T_6692 @[TensorGemm.scala 164:22]
    node _T_6693 = asSInt(io.wgt.data.bits[15][6]) @[TensorGemm.scala 165:48]
    dot_15.io.b[6] <= _T_6693 @[TensorGemm.scala 165:22]
    node _T_6694 = asSInt(io.inp.data.bits[0][7]) @[TensorGemm.scala 164:48]
    dot_15.io.a[7] <= _T_6694 @[TensorGemm.scala 164:22]
    node _T_6695 = asSInt(io.wgt.data.bits[15][7]) @[TensorGemm.scala 165:48]
    dot_15.io.b[7] <= _T_6695 @[TensorGemm.scala 165:22]
    node _T_6696 = asSInt(io.inp.data.bits[0][8]) @[TensorGemm.scala 164:48]
    dot_15.io.a[8] <= _T_6696 @[TensorGemm.scala 164:22]
    node _T_6697 = asSInt(io.wgt.data.bits[15][8]) @[TensorGemm.scala 165:48]
    dot_15.io.b[8] <= _T_6697 @[TensorGemm.scala 165:22]
    node _T_6698 = asSInt(io.inp.data.bits[0][9]) @[TensorGemm.scala 164:48]
    dot_15.io.a[9] <= _T_6698 @[TensorGemm.scala 164:22]
    node _T_6699 = asSInt(io.wgt.data.bits[15][9]) @[TensorGemm.scala 165:48]
    dot_15.io.b[9] <= _T_6699 @[TensorGemm.scala 165:22]
    node _T_6700 = asSInt(io.inp.data.bits[0][10]) @[TensorGemm.scala 164:48]
    dot_15.io.a[10] <= _T_6700 @[TensorGemm.scala 164:22]
    node _T_6701 = asSInt(io.wgt.data.bits[15][10]) @[TensorGemm.scala 165:48]
    dot_15.io.b[10] <= _T_6701 @[TensorGemm.scala 165:22]
    node _T_6702 = asSInt(io.inp.data.bits[0][11]) @[TensorGemm.scala 164:48]
    dot_15.io.a[11] <= _T_6702 @[TensorGemm.scala 164:22]
    node _T_6703 = asSInt(io.wgt.data.bits[15][11]) @[TensorGemm.scala 165:48]
    dot_15.io.b[11] <= _T_6703 @[TensorGemm.scala 165:22]
    node _T_6704 = asSInt(io.inp.data.bits[0][12]) @[TensorGemm.scala 164:48]
    dot_15.io.a[12] <= _T_6704 @[TensorGemm.scala 164:22]
    node _T_6705 = asSInt(io.wgt.data.bits[15][12]) @[TensorGemm.scala 165:48]
    dot_15.io.b[12] <= _T_6705 @[TensorGemm.scala 165:22]
    node _T_6706 = asSInt(io.inp.data.bits[0][13]) @[TensorGemm.scala 164:48]
    dot_15.io.a[13] <= _T_6706 @[TensorGemm.scala 164:22]
    node _T_6707 = asSInt(io.wgt.data.bits[15][13]) @[TensorGemm.scala 165:48]
    dot_15.io.b[13] <= _T_6707 @[TensorGemm.scala 165:22]
    node _T_6708 = asSInt(io.inp.data.bits[0][14]) @[TensorGemm.scala 164:48]
    dot_15.io.a[14] <= _T_6708 @[TensorGemm.scala 164:22]
    node _T_6709 = asSInt(io.wgt.data.bits[15][14]) @[TensorGemm.scala 165:48]
    dot_15.io.b[14] <= _T_6709 @[TensorGemm.scala 165:22]
    node _T_6710 = asSInt(io.inp.data.bits[0][15]) @[TensorGemm.scala 164:48]
    dot_15.io.a[15] <= _T_6710 @[TensorGemm.scala 164:22]
    node _T_6711 = asSInt(io.wgt.data.bits[15][15]) @[TensorGemm.scala 165:48]
    dot_15.io.b[15] <= _T_6711 @[TensorGemm.scala 165:22]
    node _T_6712 = asSInt(acc_15.io.deq.bits) @[TensorGemm.scala 167:34]
    node _T_6713 = add(_T_6712, dot_15.io.y) @[TensorGemm.scala 167:41]
    node _T_6714 = tail(_T_6713, 1) @[TensorGemm.scala 167:41]
    node _T_6715 = asSInt(_T_6714) @[TensorGemm.scala 167:41]
    add_15 <= _T_6715 @[TensorGemm.scala 167:12]
    node _T_6717 = asUInt(add_15) @[TensorGemm.scala 168:59]
    node _T_6718 = mux(io.reset, UInt<1>("h00"), _T_6717) @[TensorGemm.scala 168:36]
    io.acc_o.data.bits[0][15] <= _T_6718 @[TensorGemm.scala 168:30]
    node _T_6719 = asUInt(add_15) @[TensorGemm.scala 169:38]
    io.out.data.bits[0][15] <= _T_6719 @[TensorGemm.scala 169:28]
    vld[15] <= acc_15.io.deq.valid @[TensorGemm.scala 170:12]
    node _T_6720 = cat(vld[1], vld[0]) @[TensorGemm.scala 172:30]
    node _T_6721 = cat(vld[3], vld[2]) @[TensorGemm.scala 172:30]
    node _T_6722 = cat(_T_6721, _T_6720) @[TensorGemm.scala 172:30]
    node _T_6723 = cat(vld[5], vld[4]) @[TensorGemm.scala 172:30]
    node _T_6724 = cat(vld[7], vld[6]) @[TensorGemm.scala 172:30]
    node _T_6725 = cat(_T_6724, _T_6723) @[TensorGemm.scala 172:30]
    node _T_6726 = cat(_T_6725, _T_6722) @[TensorGemm.scala 172:30]
    node _T_6727 = cat(vld[9], vld[8]) @[TensorGemm.scala 172:30]
    node _T_6728 = cat(vld[11], vld[10]) @[TensorGemm.scala 172:30]
    node _T_6729 = cat(_T_6728, _T_6727) @[TensorGemm.scala 172:30]
    node _T_6730 = cat(vld[13], vld[12]) @[TensorGemm.scala 172:30]
    node _T_6731 = cat(vld[15], vld[14]) @[TensorGemm.scala 172:30]
    node _T_6732 = cat(_T_6731, _T_6730) @[TensorGemm.scala 172:30]
    node _T_6733 = cat(_T_6732, _T_6729) @[TensorGemm.scala 172:30]
    node _T_6734 = cat(_T_6733, _T_6726) @[TensorGemm.scala 172:30]
    node _T_6735 = not(_T_6734) @[TensorGemm.scala 172:37]
    node _T_6737 = eq(_T_6735, UInt<1>("h00")) @[TensorGemm.scala 172:37]
    node _T_6738 = or(_T_6737, io.reset) @[TensorGemm.scala 172:42]
    io.acc_o.data.valid <= _T_6738 @[TensorGemm.scala 172:23]
    node _T_6739 = cat(vld[1], vld[0]) @[TensorGemm.scala 173:28]
    node _T_6740 = cat(vld[3], vld[2]) @[TensorGemm.scala 173:28]
    node _T_6741 = cat(_T_6740, _T_6739) @[TensorGemm.scala 173:28]
    node _T_6742 = cat(vld[5], vld[4]) @[TensorGemm.scala 173:28]
    node _T_6743 = cat(vld[7], vld[6]) @[TensorGemm.scala 173:28]
    node _T_6744 = cat(_T_6743, _T_6742) @[TensorGemm.scala 173:28]
    node _T_6745 = cat(_T_6744, _T_6741) @[TensorGemm.scala 173:28]
    node _T_6746 = cat(vld[9], vld[8]) @[TensorGemm.scala 173:28]
    node _T_6747 = cat(vld[11], vld[10]) @[TensorGemm.scala 173:28]
    node _T_6748 = cat(_T_6747, _T_6746) @[TensorGemm.scala 173:28]
    node _T_6749 = cat(vld[13], vld[12]) @[TensorGemm.scala 173:28]
    node _T_6750 = cat(vld[15], vld[14]) @[TensorGemm.scala 173:28]
    node _T_6751 = cat(_T_6750, _T_6749) @[TensorGemm.scala 173:28]
    node _T_6752 = cat(_T_6751, _T_6748) @[TensorGemm.scala 173:28]
    node _T_6753 = cat(_T_6752, _T_6745) @[TensorGemm.scala 173:28]
    node _T_6754 = not(_T_6753) @[TensorGemm.scala 173:35]
    node _T_6756 = eq(_T_6754, UInt<1>("h00")) @[TensorGemm.scala 173:35]
    io.out.data.valid <= _T_6756 @[TensorGemm.scala 173:21]
    
  module Pipe_16 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {valid : UInt<1>, bits : UInt<14>}, deq : {valid : UInt<1>, bits : UInt<14>}}
    
    reg _T_19 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_19 <= io.enq.valid @[Valid.scala 48:22]
    reg _T_21 : UInt<14>, clock @[Reg.scala 11:16]
    when io.enq.valid : @[Reg.scala 12:19]
      _T_21 <= io.enq.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_24 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Valid.scala 48:22]
    _T_24 <= _T_19 @[Valid.scala 48:22]
    reg _T_26 : UInt<14>, clock @[Reg.scala 11:16]
    when _T_19 : @[Reg.scala 12:19]
      _T_26 <= _T_21 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    wire _T_30 : {valid : UInt<1>, bits : UInt<14>} @[Valid.scala 43:21]
    _T_30.valid <= _T_24 @[Valid.scala 44:17]
    _T_30.bits <= _T_26 @[Valid.scala 45:16]
    io.deq.bits <= _T_30.bits @[Valid.scala 70:10]
    io.deq.valid <= _T_30.valid @[Valid.scala 70:10]
    
  module TensorGemm : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>, uop : {idx : {valid : UInt<1>, bits : UInt<11>}, flip data : {valid : UInt<1>, bits : {u2 : UInt<10>, u1 : UInt<11>, u0 : UInt<11>}}}, inp : {rd : {idx : {valid : UInt<1>, bits : UInt<11>}, flip data : {valid : UInt<1>, bits : UInt<8>[16][1]}}, wr : {valid : UInt<1>, bits : {idx : UInt<11>, data : UInt<8>[16][1]}}}, wgt : {rd : {idx : {valid : UInt<1>, bits : UInt<10>}, flip data : {valid : UInt<1>, bits : UInt<8>[16][16]}}, wr : {valid : UInt<1>, bits : {idx : UInt<10>, data : UInt<8>[16][16]}}}, acc : {rd : {idx : {valid : UInt<1>, bits : UInt<11>}, flip data : {valid : UInt<1>, bits : UInt<32>[16][1]}}, wr : {valid : UInt<1>, bits : {idx : UInt<11>, data : UInt<32>[16][1]}}}, out : {rd : {idx : {valid : UInt<1>, bits : UInt<11>}, flip data : {valid : UInt<1>, bits : UInt<8>[16][1]}}, wr : {valid : UInt<1>, bits : {idx : UInt<11>, data : UInt<8>[16][1]}}}}
    
    reg state : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[TensorGemm.scala 198:22]
    inst mvc of MatrixVectorMultiplication @[TensorGemm.scala 199:19]
    mvc.clock <= clock
    mvc.reset <= reset
    wire dec : {wgt_1 : UInt<10>, wgt_0 : UInt<10>, inp_1 : UInt<11>, inp_0 : UInt<11>, acc_1 : UInt<11>, acc_0 : UInt<11>, empty_0 : UInt<1>, lp_1 : UInt<14>, lp_0 : UInt<14>, uop_end : UInt<14>, uop_begin : UInt<13>, reset : UInt<1>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorGemm.scala 200:29]
    wire _T_7655 : UInt<128>
    _T_7655 <= io.inst
    node _T_7656 = bits(_T_7655, 2, 0) @[TensorGemm.scala 200:29]
    dec.op <= _T_7656 @[TensorGemm.scala 200:29]
    node _T_7657 = bits(_T_7655, 3, 3) @[TensorGemm.scala 200:29]
    dec.pop_prev <= _T_7657 @[TensorGemm.scala 200:29]
    node _T_7658 = bits(_T_7655, 4, 4) @[TensorGemm.scala 200:29]
    dec.pop_next <= _T_7658 @[TensorGemm.scala 200:29]
    node _T_7659 = bits(_T_7655, 5, 5) @[TensorGemm.scala 200:29]
    dec.push_prev <= _T_7659 @[TensorGemm.scala 200:29]
    node _T_7660 = bits(_T_7655, 6, 6) @[TensorGemm.scala 200:29]
    dec.push_next <= _T_7660 @[TensorGemm.scala 200:29]
    node _T_7661 = bits(_T_7655, 7, 7) @[TensorGemm.scala 200:29]
    dec.reset <= _T_7661 @[TensorGemm.scala 200:29]
    node _T_7662 = bits(_T_7655, 20, 8) @[TensorGemm.scala 200:29]
    dec.uop_begin <= _T_7662 @[TensorGemm.scala 200:29]
    node _T_7663 = bits(_T_7655, 34, 21) @[TensorGemm.scala 200:29]
    dec.uop_end <= _T_7663 @[TensorGemm.scala 200:29]
    node _T_7664 = bits(_T_7655, 48, 35) @[TensorGemm.scala 200:29]
    dec.lp_0 <= _T_7664 @[TensorGemm.scala 200:29]
    node _T_7665 = bits(_T_7655, 62, 49) @[TensorGemm.scala 200:29]
    dec.lp_1 <= _T_7665 @[TensorGemm.scala 200:29]
    node _T_7666 = bits(_T_7655, 63, 63) @[TensorGemm.scala 200:29]
    dec.empty_0 <= _T_7666 @[TensorGemm.scala 200:29]
    node _T_7667 = bits(_T_7655, 74, 64) @[TensorGemm.scala 200:29]
    dec.acc_0 <= _T_7667 @[TensorGemm.scala 200:29]
    node _T_7668 = bits(_T_7655, 85, 75) @[TensorGemm.scala 200:29]
    dec.acc_1 <= _T_7668 @[TensorGemm.scala 200:29]
    node _T_7669 = bits(_T_7655, 96, 86) @[TensorGemm.scala 200:29]
    dec.inp_0 <= _T_7669 @[TensorGemm.scala 200:29]
    node _T_7670 = bits(_T_7655, 107, 97) @[TensorGemm.scala 200:29]
    dec.inp_1 <= _T_7670 @[TensorGemm.scala 200:29]
    node _T_7671 = bits(_T_7655, 117, 108) @[TensorGemm.scala 200:29]
    dec.wgt_0 <= _T_7671 @[TensorGemm.scala 200:29]
    node _T_7672 = bits(_T_7655, 127, 118) @[TensorGemm.scala 200:29]
    dec.wgt_1 <= _T_7672 @[TensorGemm.scala 200:29]
    reg uop_idx : UInt<14>, clock @[TensorGemm.scala 201:20]
    reg uop_acc : UInt<14>, clock @[TensorGemm.scala 203:20]
    reg uop_inp : UInt<14>, clock @[TensorGemm.scala 204:20]
    reg uop_wgt : UInt<14>, clock @[TensorGemm.scala 205:20]
    reg cnt_o : UInt<14>, clock @[TensorGemm.scala 206:18]
    reg acc_o : UInt<14>, clock @[TensorGemm.scala 207:18]
    reg inp_o : UInt<14>, clock @[TensorGemm.scala 208:18]
    reg wgt_o : UInt<14>, clock @[TensorGemm.scala 209:18]
    reg cnt_i : UInt<14>, clock @[TensorGemm.scala 210:18]
    reg acc_i : UInt<14>, clock @[TensorGemm.scala 211:18]
    reg inp_i : UInt<14>, clock @[TensorGemm.scala 212:18]
    reg wgt_i : UInt<14>, clock @[TensorGemm.scala 213:18]
    reg inflight : UInt<5>, clock @[TensorGemm.scala 215:21]
    inst wrpipe of Pipe_16 @[TensorGemm.scala 218:22]
    wrpipe.clock <= clock
    wrpipe.reset <= reset
    node _T_7688 = eq(inflight, UInt<1>("h00")) @[TensorGemm.scala 219:23]
    node _T_7689 = eq(state, UInt<3>("h04")) @[TensorGemm.scala 220:13]
    node _T_7691 = sub(dec.lp_0, UInt<1>("h01")) @[TensorGemm.scala 221:26]
    node _T_7692 = asUInt(_T_7691) @[TensorGemm.scala 221:26]
    node _T_7693 = tail(_T_7692, 1) @[TensorGemm.scala 221:26]
    node _T_7694 = eq(cnt_o, _T_7693) @[TensorGemm.scala 221:13]
    node _T_7695 = and(_T_7689, _T_7694) @[TensorGemm.scala 220:22]
    node _T_7697 = sub(dec.lp_1, UInt<1>("h01")) @[TensorGemm.scala 222:26]
    node _T_7698 = asUInt(_T_7697) @[TensorGemm.scala 222:26]
    node _T_7699 = tail(_T_7698, 1) @[TensorGemm.scala 222:26]
    node _T_7700 = eq(cnt_i, _T_7699) @[TensorGemm.scala 222:13]
    node _T_7701 = and(_T_7695, _T_7700) @[TensorGemm.scala 221:32]
    node _T_7703 = sub(dec.uop_end, UInt<1>("h01")) @[TensorGemm.scala 223:27]
    node _T_7704 = asUInt(_T_7703) @[TensorGemm.scala 223:27]
    node _T_7705 = tail(_T_7704, 1) @[TensorGemm.scala 223:27]
    node _T_7706 = eq(uop_idx, _T_7705) @[TensorGemm.scala 223:15]
    node _T_7707 = and(_T_7701, _T_7706) @[TensorGemm.scala 222:32]
    node _T_7709 = eq(inflight, UInt<1>("h00")) @[TensorGemm.scala 224:16]
    node _T_7710 = and(_T_7707, _T_7709) @[TensorGemm.scala 223:33]
    node _T_7711 = eq(state, UInt<3>("h05")) @[TensorGemm.scala 225:13]
    node _T_7712 = or(_T_7710, _T_7711) @[TensorGemm.scala 224:25]
    node done = and(_T_7688, _T_7712) @[TensorGemm.scala 219:31]
    node _T_7713 = eq(UInt<3>("h00"), state) @[Conditional.scala 37:30]
    when _T_7713 : @[Conditional.scala 40:58]
      when io.start : @[TensorGemm.scala 229:22]
        state <= UInt<3>("h01") @[TensorGemm.scala 230:15]
        skip @[TensorGemm.scala 229:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_7714 = eq(UInt<3>("h01"), state) @[Conditional.scala 37:30]
      when _T_7714 : @[Conditional.scala 39:67]
        state <= UInt<3>("h02") @[TensorGemm.scala 234:13]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_7715 = eq(UInt<3>("h02"), state) @[Conditional.scala 37:30]
        when _T_7715 : @[Conditional.scala 39:67]
          state <= UInt<3>("h03") @[TensorGemm.scala 237:13]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_7716 = eq(UInt<3>("h03"), state) @[Conditional.scala 37:30]
          when _T_7716 : @[Conditional.scala 39:67]
            state <= UInt<3>("h04") @[TensorGemm.scala 240:13]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_7717 = eq(UInt<3>("h04"), state) @[Conditional.scala 37:30]
            when _T_7717 : @[Conditional.scala 39:67]
              node _T_7719 = sub(dec.lp_0, UInt<1>("h01")) @[TensorGemm.scala 244:29]
              node _T_7720 = asUInt(_T_7719) @[TensorGemm.scala 244:29]
              node _T_7721 = tail(_T_7720, 1) @[TensorGemm.scala 244:29]
              node _T_7722 = eq(cnt_o, _T_7721) @[TensorGemm.scala 244:16]
              node _T_7724 = sub(dec.lp_1, UInt<1>("h01")) @[TensorGemm.scala 245:31]
              node _T_7725 = asUInt(_T_7724) @[TensorGemm.scala 245:31]
              node _T_7726 = tail(_T_7725, 1) @[TensorGemm.scala 245:31]
              node _T_7727 = eq(cnt_i, _T_7726) @[TensorGemm.scala 245:18]
              node _T_7728 = and(_T_7722, _T_7727) @[TensorGemm.scala 244:36]
              node _T_7730 = sub(dec.uop_end, UInt<1>("h01")) @[TensorGemm.scala 246:32]
              node _T_7731 = asUInt(_T_7730) @[TensorGemm.scala 246:32]
              node _T_7732 = tail(_T_7731, 1) @[TensorGemm.scala 246:32]
              node _T_7733 = eq(uop_idx, _T_7732) @[TensorGemm.scala 246:20]
              node _T_7734 = and(_T_7728, _T_7733) @[TensorGemm.scala 245:38]
              when _T_7734 : @[TensorGemm.scala 246:40]
                node _T_7736 = neq(inflight, UInt<1>("h00")) @[TensorGemm.scala 247:23]
                when _T_7736 : @[TensorGemm.scala 247:32]
                  state <= UInt<3>("h05") @[TensorGemm.scala 248:17]
                  skip @[TensorGemm.scala 247:32]
                else : @[TensorGemm.scala 249:21]
                  state <= UInt<3>("h00") @[TensorGemm.scala 250:17]
                  skip @[TensorGemm.scala 249:21]
                skip @[TensorGemm.scala 246:40]
              else : @[TensorGemm.scala 252:19]
                state <= UInt<3>("h01") @[TensorGemm.scala 253:15]
                skip @[TensorGemm.scala 252:19]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_7737 = eq(UInt<3>("h05"), state) @[Conditional.scala 37:30]
              when _T_7737 : @[Conditional.scala 39:67]
                node _T_7739 = eq(inflight, UInt<1>("h00")) @[TensorGemm.scala 257:21]
                when _T_7739 : @[TensorGemm.scala 257:30]
                  state <= UInt<3>("h00") @[TensorGemm.scala 258:15]
                  skip @[TensorGemm.scala 257:30]
                skip @[Conditional.scala 39:67]
    node _T_7740 = eq(state, UInt<3>("h00")) @[TensorGemm.scala 263:14]
    when _T_7740 : @[TensorGemm.scala 263:25]
      inflight <= UInt<1>("h00") @[TensorGemm.scala 264:14]
      skip @[TensorGemm.scala 263:25]
    else : @[TensorGemm.scala 265:26]
      node _T_7743 = eq(dec.reset, UInt<1>("h00")) @[TensorGemm.scala 265:14]
      when _T_7743 : @[TensorGemm.scala 265:26]
        node _T_7744 = eq(state, UInt<3>("h03")) @[TensorGemm.scala 266:17]
        node _T_7745 = and(_T_7744, mvc.io.acc_o.data.valid) @[TensorGemm.scala 266:34]
        when _T_7745 : @[TensorGemm.scala 266:62]
          inflight <= inflight @[TensorGemm.scala 267:16]
          skip @[TensorGemm.scala 266:62]
        else : @[TensorGemm.scala 268:39]
          node _T_7746 = eq(state, UInt<3>("h03")) @[TensorGemm.scala 268:22]
          when _T_7746 : @[TensorGemm.scala 268:39]
            node _T_7748 = add(inflight, UInt<1>("h01")) @[TensorGemm.scala 269:28]
            node _T_7749 = tail(_T_7748, 1) @[TensorGemm.scala 269:28]
            inflight <= _T_7749 @[TensorGemm.scala 269:16]
            skip @[TensorGemm.scala 268:39]
          else : @[TensorGemm.scala 270:41]
            when mvc.io.acc_o.data.valid : @[TensorGemm.scala 270:41]
              node _T_7751 = sub(inflight, UInt<1>("h01")) @[TensorGemm.scala 271:28]
              node _T_7752 = asUInt(_T_7751) @[TensorGemm.scala 271:28]
              node _T_7753 = tail(_T_7752, 1) @[TensorGemm.scala 271:28]
              inflight <= _T_7753 @[TensorGemm.scala 271:16]
              skip @[TensorGemm.scala 270:41]
        skip @[TensorGemm.scala 265:26]
    node _T_7754 = eq(state, UInt<3>("h00")) @[TensorGemm.scala 276:11]
    node _T_7755 = eq(state, UInt<3>("h04")) @[TensorGemm.scala 277:14]
    node _T_7757 = sub(dec.uop_end, UInt<1>("h01")) @[TensorGemm.scala 278:29]
    node _T_7758 = asUInt(_T_7757) @[TensorGemm.scala 278:29]
    node _T_7759 = tail(_T_7758, 1) @[TensorGemm.scala 278:29]
    node _T_7760 = eq(uop_idx, _T_7759) @[TensorGemm.scala 278:17]
    node _T_7761 = and(_T_7755, _T_7760) @[TensorGemm.scala 277:23]
    node _T_7762 = or(_T_7754, _T_7761) @[TensorGemm.scala 276:21]
    when _T_7762 : @[TensorGemm.scala 278:37]
      uop_idx <= dec.uop_begin @[TensorGemm.scala 279:13]
      skip @[TensorGemm.scala 278:37]
    else : @[TensorGemm.scala 280:59]
      node _T_7763 = eq(state, UInt<3>("h04")) @[TensorGemm.scala 280:20]
      node _T_7764 = neq(dec.uop_begin, dec.uop_end) @[TensorGemm.scala 280:46]
      node _T_7765 = and(_T_7763, _T_7764) @[TensorGemm.scala 280:29]
      when _T_7765 : @[TensorGemm.scala 280:59]
        node _T_7767 = add(uop_idx, UInt<1>("h01")) @[TensorGemm.scala 281:24]
        node _T_7768 = tail(_T_7767, 1) @[TensorGemm.scala 281:24]
        uop_idx <= _T_7768 @[TensorGemm.scala 281:13]
        skip @[TensorGemm.scala 280:59]
    node _T_7769 = eq(state, UInt<3>("h00")) @[TensorGemm.scala 284:14]
    when _T_7769 : @[TensorGemm.scala 284:25]
      cnt_o <= UInt<1>("h00") @[TensorGemm.scala 285:11]
      acc_o <= UInt<1>("h00") @[TensorGemm.scala 286:11]
      inp_o <= UInt<1>("h00") @[TensorGemm.scala 287:11]
      wgt_o <= UInt<1>("h00") @[TensorGemm.scala 288:11]
      skip @[TensorGemm.scala 284:25]
    else : @[TensorGemm.scala 292:33]
      node _T_7774 = eq(state, UInt<3>("h04")) @[TensorGemm.scala 290:11]
      node _T_7776 = sub(dec.uop_end, UInt<1>("h01")) @[TensorGemm.scala 291:27]
      node _T_7777 = asUInt(_T_7776) @[TensorGemm.scala 291:27]
      node _T_7778 = tail(_T_7777, 1) @[TensorGemm.scala 291:27]
      node _T_7779 = eq(uop_idx, _T_7778) @[TensorGemm.scala 291:15]
      node _T_7780 = and(_T_7774, _T_7779) @[TensorGemm.scala 290:20]
      node _T_7782 = sub(dec.lp_1, UInt<1>("h01")) @[TensorGemm.scala 292:26]
      node _T_7783 = asUInt(_T_7782) @[TensorGemm.scala 292:26]
      node _T_7784 = tail(_T_7783, 1) @[TensorGemm.scala 292:26]
      node _T_7785 = eq(cnt_i, _T_7784) @[TensorGemm.scala 292:13]
      node _T_7786 = and(_T_7780, _T_7785) @[TensorGemm.scala 291:33]
      when _T_7786 : @[TensorGemm.scala 292:33]
        node _T_7788 = add(cnt_o, UInt<1>("h01")) @[TensorGemm.scala 293:20]
        node _T_7789 = tail(_T_7788, 1) @[TensorGemm.scala 293:20]
        cnt_o <= _T_7789 @[TensorGemm.scala 293:11]
        node _T_7790 = add(acc_o, dec.acc_0) @[TensorGemm.scala 294:20]
        node _T_7791 = tail(_T_7790, 1) @[TensorGemm.scala 294:20]
        acc_o <= _T_7791 @[TensorGemm.scala 294:11]
        node _T_7792 = add(inp_o, dec.inp_0) @[TensorGemm.scala 295:20]
        node _T_7793 = tail(_T_7792, 1) @[TensorGemm.scala 295:20]
        inp_o <= _T_7793 @[TensorGemm.scala 295:11]
        node _T_7794 = add(wgt_o, dec.wgt_0) @[TensorGemm.scala 296:20]
        node _T_7795 = tail(_T_7794, 1) @[TensorGemm.scala 296:20]
        wgt_o <= _T_7795 @[TensorGemm.scala 296:11]
        skip @[TensorGemm.scala 292:33]
    node _T_7796 = eq(state, UInt<3>("h00")) @[TensorGemm.scala 299:14]
    when _T_7796 : @[TensorGemm.scala 299:25]
      cnt_i <= UInt<1>("h00") @[TensorGemm.scala 300:11]
      acc_i <= UInt<1>("h00") @[TensorGemm.scala 301:11]
      inp_i <= UInt<1>("h00") @[TensorGemm.scala 302:11]
      wgt_i <= UInt<1>("h00") @[TensorGemm.scala 303:11]
      skip @[TensorGemm.scala 299:25]
    else : @[TensorGemm.scala 304:56]
      node _T_7801 = eq(state, UInt<3>("h01")) @[TensorGemm.scala 304:20]
      node _T_7802 = eq(cnt_i, dec.lp_1) @[TensorGemm.scala 304:42]
      node _T_7803 = and(_T_7801, _T_7802) @[TensorGemm.scala 304:33]
      when _T_7803 : @[TensorGemm.scala 304:56]
        cnt_i <= UInt<1>("h00") @[TensorGemm.scala 305:11]
        acc_i <= acc_o @[TensorGemm.scala 306:11]
        inp_i <= inp_o @[TensorGemm.scala 307:11]
        wgt_i <= wgt_o @[TensorGemm.scala 308:11]
        skip @[TensorGemm.scala 304:56]
      else : @[TensorGemm.scala 309:59]
        node _T_7805 = eq(state, UInt<3>("h04")) @[TensorGemm.scala 309:20]
        node _T_7807 = sub(dec.uop_end, UInt<1>("h01")) @[TensorGemm.scala 309:52]
        node _T_7808 = asUInt(_T_7807) @[TensorGemm.scala 309:52]
        node _T_7809 = tail(_T_7808, 1) @[TensorGemm.scala 309:52]
        node _T_7810 = eq(uop_idx, _T_7809) @[TensorGemm.scala 309:40]
        node _T_7811 = and(_T_7805, _T_7810) @[TensorGemm.scala 309:29]
        when _T_7811 : @[TensorGemm.scala 309:59]
          node _T_7813 = add(cnt_i, UInt<1>("h01")) @[TensorGemm.scala 310:20]
          node _T_7814 = tail(_T_7813, 1) @[TensorGemm.scala 310:20]
          cnt_i <= _T_7814 @[TensorGemm.scala 310:11]
          node _T_7815 = add(acc_i, dec.acc_1) @[TensorGemm.scala 311:20]
          node _T_7816 = tail(_T_7815, 1) @[TensorGemm.scala 311:20]
          acc_i <= _T_7816 @[TensorGemm.scala 311:11]
          node _T_7817 = add(inp_i, dec.inp_1) @[TensorGemm.scala 312:20]
          node _T_7818 = tail(_T_7817, 1) @[TensorGemm.scala 312:20]
          inp_i <= _T_7818 @[TensorGemm.scala 312:11]
          node _T_7819 = add(wgt_i, dec.wgt_1) @[TensorGemm.scala 313:20]
          node _T_7820 = tail(_T_7819, 1) @[TensorGemm.scala 313:20]
          wgt_i <= _T_7820 @[TensorGemm.scala 313:11]
          skip @[TensorGemm.scala 309:59]
    node _T_7821 = eq(state, UInt<3>("h02")) @[TensorGemm.scala 316:14]
    node _T_7822 = and(_T_7821, io.uop.data.valid) @[TensorGemm.scala 316:30]
    when _T_7822 : @[TensorGemm.scala 316:52]
      node _T_7823 = add(io.uop.data.bits.u0, acc_i) @[TensorGemm.scala 317:36]
      node _T_7824 = tail(_T_7823, 1) @[TensorGemm.scala 317:36]
      uop_acc <= _T_7824 @[TensorGemm.scala 317:13]
      node _T_7825 = add(io.uop.data.bits.u1, inp_i) @[TensorGemm.scala 318:36]
      node _T_7826 = tail(_T_7825, 1) @[TensorGemm.scala 318:36]
      uop_inp <= _T_7826 @[TensorGemm.scala 318:13]
      node _T_7827 = add(io.uop.data.bits.u2, wgt_i) @[TensorGemm.scala 319:36]
      node _T_7828 = tail(_T_7827, 1) @[TensorGemm.scala 319:36]
      uop_wgt <= _T_7828 @[TensorGemm.scala 319:13]
      skip @[TensorGemm.scala 316:52]
    node _T_7829 = eq(state, UInt<3>("h04")) @[TensorGemm.scala 322:32]
    node _T_7830 = not(dec.reset) @[TensorGemm.scala 322:43]
    node _T_7831 = and(_T_7829, _T_7830) @[TensorGemm.scala 322:41]
    wrpipe.io.enq.valid <= _T_7831 @[TensorGemm.scala 322:23]
    wrpipe.io.enq.bits <= uop_acc @[TensorGemm.scala 323:22]
    node _T_7832 = eq(state, UInt<3>("h01")) @[TensorGemm.scala 326:29]
    io.uop.idx.valid <= _T_7832 @[TensorGemm.scala 326:20]
    io.uop.idx.bits <= uop_idx @[TensorGemm.scala 327:19]
    node _T_7833 = eq(state, UInt<3>("h03")) @[TensorGemm.scala 330:32]
    io.inp.rd.idx.valid <= _T_7833 @[TensorGemm.scala 330:23]
    io.inp.rd.idx.bits <= uop_inp @[TensorGemm.scala 331:22]
    io.inp.wr.valid <= UInt<1>("h00") @[TensorUtil.scala 90:14]
    io.inp.wr.bits.idx <= UInt<1>("h00") @[TensorUtil.scala 91:17]
    io.inp.wr.bits.data[0][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.inp.wr.bits.data[0][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    node _T_7852 = eq(state, UInt<3>("h03")) @[TensorGemm.scala 335:32]
    io.wgt.rd.idx.valid <= _T_7852 @[TensorGemm.scala 335:23]
    io.wgt.rd.idx.bits <= uop_wgt @[TensorGemm.scala 336:22]
    io.wgt.wr.valid <= UInt<1>("h00") @[TensorUtil.scala 90:14]
    io.wgt.wr.bits.idx <= UInt<1>("h00") @[TensorUtil.scala 91:17]
    io.wgt.wr.bits.data[0][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[0][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[1][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[2][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[3][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[4][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[5][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[6][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[7][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[8][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[9][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[10][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[11][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[12][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[13][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[14][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][0] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][1] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][2] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][3] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][4] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][5] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][6] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][7] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][8] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][9] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][10] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][11] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][12] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][13] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][14] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    io.wgt.wr.bits.data[15][15] <= UInt<1>("h00") @[TensorUtil.scala 94:11]
    node _T_8111 = eq(state, UInt<3>("h03")) @[TensorGemm.scala 340:32]
    io.acc.rd.idx.valid <= _T_8111 @[TensorGemm.scala 340:23]
    io.acc.rd.idx.bits <= uop_acc @[TensorGemm.scala 341:22]
    node _T_8112 = eq(state, UInt<3>("h04")) @[TensorGemm.scala 344:37]
    node _T_8113 = and(dec.reset, _T_8112) @[TensorGemm.scala 344:29]
    mvc.io.reset <= _T_8113 @[TensorGemm.scala 344:16]
    mvc.io.inp.data.bits[0][0] <= io.inp.rd.data.bits[0][0] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][1] <= io.inp.rd.data.bits[0][1] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][2] <= io.inp.rd.data.bits[0][2] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][3] <= io.inp.rd.data.bits[0][3] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][4] <= io.inp.rd.data.bits[0][4] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][5] <= io.inp.rd.data.bits[0][5] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][6] <= io.inp.rd.data.bits[0][6] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][7] <= io.inp.rd.data.bits[0][7] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][8] <= io.inp.rd.data.bits[0][8] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][9] <= io.inp.rd.data.bits[0][9] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][10] <= io.inp.rd.data.bits[0][10] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][11] <= io.inp.rd.data.bits[0][11] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][12] <= io.inp.rd.data.bits[0][12] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][13] <= io.inp.rd.data.bits[0][13] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][14] <= io.inp.rd.data.bits[0][14] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.bits[0][15] <= io.inp.rd.data.bits[0][15] @[TensorGemm.scala 345:19]
    mvc.io.inp.data.valid <= io.inp.rd.data.valid @[TensorGemm.scala 345:19]
    mvc.io.wgt.data.bits[0][0] <= io.wgt.rd.data.bits[0][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][1] <= io.wgt.rd.data.bits[0][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][2] <= io.wgt.rd.data.bits[0][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][3] <= io.wgt.rd.data.bits[0][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][4] <= io.wgt.rd.data.bits[0][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][5] <= io.wgt.rd.data.bits[0][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][6] <= io.wgt.rd.data.bits[0][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][7] <= io.wgt.rd.data.bits[0][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][8] <= io.wgt.rd.data.bits[0][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][9] <= io.wgt.rd.data.bits[0][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][10] <= io.wgt.rd.data.bits[0][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][11] <= io.wgt.rd.data.bits[0][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][12] <= io.wgt.rd.data.bits[0][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][13] <= io.wgt.rd.data.bits[0][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][14] <= io.wgt.rd.data.bits[0][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[0][15] <= io.wgt.rd.data.bits[0][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][0] <= io.wgt.rd.data.bits[1][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][1] <= io.wgt.rd.data.bits[1][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][2] <= io.wgt.rd.data.bits[1][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][3] <= io.wgt.rd.data.bits[1][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][4] <= io.wgt.rd.data.bits[1][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][5] <= io.wgt.rd.data.bits[1][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][6] <= io.wgt.rd.data.bits[1][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][7] <= io.wgt.rd.data.bits[1][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][8] <= io.wgt.rd.data.bits[1][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][9] <= io.wgt.rd.data.bits[1][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][10] <= io.wgt.rd.data.bits[1][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][11] <= io.wgt.rd.data.bits[1][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][12] <= io.wgt.rd.data.bits[1][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][13] <= io.wgt.rd.data.bits[1][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][14] <= io.wgt.rd.data.bits[1][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[1][15] <= io.wgt.rd.data.bits[1][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][0] <= io.wgt.rd.data.bits[2][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][1] <= io.wgt.rd.data.bits[2][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][2] <= io.wgt.rd.data.bits[2][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][3] <= io.wgt.rd.data.bits[2][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][4] <= io.wgt.rd.data.bits[2][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][5] <= io.wgt.rd.data.bits[2][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][6] <= io.wgt.rd.data.bits[2][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][7] <= io.wgt.rd.data.bits[2][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][8] <= io.wgt.rd.data.bits[2][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][9] <= io.wgt.rd.data.bits[2][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][10] <= io.wgt.rd.data.bits[2][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][11] <= io.wgt.rd.data.bits[2][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][12] <= io.wgt.rd.data.bits[2][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][13] <= io.wgt.rd.data.bits[2][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][14] <= io.wgt.rd.data.bits[2][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[2][15] <= io.wgt.rd.data.bits[2][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][0] <= io.wgt.rd.data.bits[3][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][1] <= io.wgt.rd.data.bits[3][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][2] <= io.wgt.rd.data.bits[3][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][3] <= io.wgt.rd.data.bits[3][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][4] <= io.wgt.rd.data.bits[3][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][5] <= io.wgt.rd.data.bits[3][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][6] <= io.wgt.rd.data.bits[3][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][7] <= io.wgt.rd.data.bits[3][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][8] <= io.wgt.rd.data.bits[3][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][9] <= io.wgt.rd.data.bits[3][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][10] <= io.wgt.rd.data.bits[3][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][11] <= io.wgt.rd.data.bits[3][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][12] <= io.wgt.rd.data.bits[3][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][13] <= io.wgt.rd.data.bits[3][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][14] <= io.wgt.rd.data.bits[3][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[3][15] <= io.wgt.rd.data.bits[3][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][0] <= io.wgt.rd.data.bits[4][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][1] <= io.wgt.rd.data.bits[4][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][2] <= io.wgt.rd.data.bits[4][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][3] <= io.wgt.rd.data.bits[4][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][4] <= io.wgt.rd.data.bits[4][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][5] <= io.wgt.rd.data.bits[4][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][6] <= io.wgt.rd.data.bits[4][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][7] <= io.wgt.rd.data.bits[4][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][8] <= io.wgt.rd.data.bits[4][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][9] <= io.wgt.rd.data.bits[4][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][10] <= io.wgt.rd.data.bits[4][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][11] <= io.wgt.rd.data.bits[4][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][12] <= io.wgt.rd.data.bits[4][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][13] <= io.wgt.rd.data.bits[4][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][14] <= io.wgt.rd.data.bits[4][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[4][15] <= io.wgt.rd.data.bits[4][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][0] <= io.wgt.rd.data.bits[5][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][1] <= io.wgt.rd.data.bits[5][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][2] <= io.wgt.rd.data.bits[5][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][3] <= io.wgt.rd.data.bits[5][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][4] <= io.wgt.rd.data.bits[5][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][5] <= io.wgt.rd.data.bits[5][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][6] <= io.wgt.rd.data.bits[5][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][7] <= io.wgt.rd.data.bits[5][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][8] <= io.wgt.rd.data.bits[5][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][9] <= io.wgt.rd.data.bits[5][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][10] <= io.wgt.rd.data.bits[5][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][11] <= io.wgt.rd.data.bits[5][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][12] <= io.wgt.rd.data.bits[5][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][13] <= io.wgt.rd.data.bits[5][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][14] <= io.wgt.rd.data.bits[5][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[5][15] <= io.wgt.rd.data.bits[5][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][0] <= io.wgt.rd.data.bits[6][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][1] <= io.wgt.rd.data.bits[6][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][2] <= io.wgt.rd.data.bits[6][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][3] <= io.wgt.rd.data.bits[6][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][4] <= io.wgt.rd.data.bits[6][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][5] <= io.wgt.rd.data.bits[6][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][6] <= io.wgt.rd.data.bits[6][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][7] <= io.wgt.rd.data.bits[6][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][8] <= io.wgt.rd.data.bits[6][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][9] <= io.wgt.rd.data.bits[6][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][10] <= io.wgt.rd.data.bits[6][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][11] <= io.wgt.rd.data.bits[6][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][12] <= io.wgt.rd.data.bits[6][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][13] <= io.wgt.rd.data.bits[6][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][14] <= io.wgt.rd.data.bits[6][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[6][15] <= io.wgt.rd.data.bits[6][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][0] <= io.wgt.rd.data.bits[7][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][1] <= io.wgt.rd.data.bits[7][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][2] <= io.wgt.rd.data.bits[7][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][3] <= io.wgt.rd.data.bits[7][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][4] <= io.wgt.rd.data.bits[7][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][5] <= io.wgt.rd.data.bits[7][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][6] <= io.wgt.rd.data.bits[7][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][7] <= io.wgt.rd.data.bits[7][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][8] <= io.wgt.rd.data.bits[7][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][9] <= io.wgt.rd.data.bits[7][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][10] <= io.wgt.rd.data.bits[7][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][11] <= io.wgt.rd.data.bits[7][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][12] <= io.wgt.rd.data.bits[7][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][13] <= io.wgt.rd.data.bits[7][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][14] <= io.wgt.rd.data.bits[7][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[7][15] <= io.wgt.rd.data.bits[7][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][0] <= io.wgt.rd.data.bits[8][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][1] <= io.wgt.rd.data.bits[8][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][2] <= io.wgt.rd.data.bits[8][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][3] <= io.wgt.rd.data.bits[8][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][4] <= io.wgt.rd.data.bits[8][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][5] <= io.wgt.rd.data.bits[8][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][6] <= io.wgt.rd.data.bits[8][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][7] <= io.wgt.rd.data.bits[8][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][8] <= io.wgt.rd.data.bits[8][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][9] <= io.wgt.rd.data.bits[8][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][10] <= io.wgt.rd.data.bits[8][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][11] <= io.wgt.rd.data.bits[8][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][12] <= io.wgt.rd.data.bits[8][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][13] <= io.wgt.rd.data.bits[8][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][14] <= io.wgt.rd.data.bits[8][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[8][15] <= io.wgt.rd.data.bits[8][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][0] <= io.wgt.rd.data.bits[9][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][1] <= io.wgt.rd.data.bits[9][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][2] <= io.wgt.rd.data.bits[9][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][3] <= io.wgt.rd.data.bits[9][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][4] <= io.wgt.rd.data.bits[9][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][5] <= io.wgt.rd.data.bits[9][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][6] <= io.wgt.rd.data.bits[9][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][7] <= io.wgt.rd.data.bits[9][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][8] <= io.wgt.rd.data.bits[9][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][9] <= io.wgt.rd.data.bits[9][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][10] <= io.wgt.rd.data.bits[9][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][11] <= io.wgt.rd.data.bits[9][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][12] <= io.wgt.rd.data.bits[9][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][13] <= io.wgt.rd.data.bits[9][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][14] <= io.wgt.rd.data.bits[9][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[9][15] <= io.wgt.rd.data.bits[9][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][0] <= io.wgt.rd.data.bits[10][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][1] <= io.wgt.rd.data.bits[10][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][2] <= io.wgt.rd.data.bits[10][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][3] <= io.wgt.rd.data.bits[10][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][4] <= io.wgt.rd.data.bits[10][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][5] <= io.wgt.rd.data.bits[10][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][6] <= io.wgt.rd.data.bits[10][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][7] <= io.wgt.rd.data.bits[10][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][8] <= io.wgt.rd.data.bits[10][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][9] <= io.wgt.rd.data.bits[10][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][10] <= io.wgt.rd.data.bits[10][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][11] <= io.wgt.rd.data.bits[10][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][12] <= io.wgt.rd.data.bits[10][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][13] <= io.wgt.rd.data.bits[10][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][14] <= io.wgt.rd.data.bits[10][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[10][15] <= io.wgt.rd.data.bits[10][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][0] <= io.wgt.rd.data.bits[11][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][1] <= io.wgt.rd.data.bits[11][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][2] <= io.wgt.rd.data.bits[11][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][3] <= io.wgt.rd.data.bits[11][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][4] <= io.wgt.rd.data.bits[11][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][5] <= io.wgt.rd.data.bits[11][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][6] <= io.wgt.rd.data.bits[11][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][7] <= io.wgt.rd.data.bits[11][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][8] <= io.wgt.rd.data.bits[11][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][9] <= io.wgt.rd.data.bits[11][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][10] <= io.wgt.rd.data.bits[11][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][11] <= io.wgt.rd.data.bits[11][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][12] <= io.wgt.rd.data.bits[11][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][13] <= io.wgt.rd.data.bits[11][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][14] <= io.wgt.rd.data.bits[11][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[11][15] <= io.wgt.rd.data.bits[11][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][0] <= io.wgt.rd.data.bits[12][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][1] <= io.wgt.rd.data.bits[12][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][2] <= io.wgt.rd.data.bits[12][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][3] <= io.wgt.rd.data.bits[12][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][4] <= io.wgt.rd.data.bits[12][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][5] <= io.wgt.rd.data.bits[12][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][6] <= io.wgt.rd.data.bits[12][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][7] <= io.wgt.rd.data.bits[12][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][8] <= io.wgt.rd.data.bits[12][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][9] <= io.wgt.rd.data.bits[12][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][10] <= io.wgt.rd.data.bits[12][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][11] <= io.wgt.rd.data.bits[12][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][12] <= io.wgt.rd.data.bits[12][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][13] <= io.wgt.rd.data.bits[12][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][14] <= io.wgt.rd.data.bits[12][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[12][15] <= io.wgt.rd.data.bits[12][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][0] <= io.wgt.rd.data.bits[13][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][1] <= io.wgt.rd.data.bits[13][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][2] <= io.wgt.rd.data.bits[13][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][3] <= io.wgt.rd.data.bits[13][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][4] <= io.wgt.rd.data.bits[13][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][5] <= io.wgt.rd.data.bits[13][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][6] <= io.wgt.rd.data.bits[13][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][7] <= io.wgt.rd.data.bits[13][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][8] <= io.wgt.rd.data.bits[13][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][9] <= io.wgt.rd.data.bits[13][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][10] <= io.wgt.rd.data.bits[13][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][11] <= io.wgt.rd.data.bits[13][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][12] <= io.wgt.rd.data.bits[13][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][13] <= io.wgt.rd.data.bits[13][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][14] <= io.wgt.rd.data.bits[13][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[13][15] <= io.wgt.rd.data.bits[13][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][0] <= io.wgt.rd.data.bits[14][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][1] <= io.wgt.rd.data.bits[14][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][2] <= io.wgt.rd.data.bits[14][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][3] <= io.wgt.rd.data.bits[14][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][4] <= io.wgt.rd.data.bits[14][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][5] <= io.wgt.rd.data.bits[14][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][6] <= io.wgt.rd.data.bits[14][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][7] <= io.wgt.rd.data.bits[14][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][8] <= io.wgt.rd.data.bits[14][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][9] <= io.wgt.rd.data.bits[14][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][10] <= io.wgt.rd.data.bits[14][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][11] <= io.wgt.rd.data.bits[14][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][12] <= io.wgt.rd.data.bits[14][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][13] <= io.wgt.rd.data.bits[14][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][14] <= io.wgt.rd.data.bits[14][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[14][15] <= io.wgt.rd.data.bits[14][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][0] <= io.wgt.rd.data.bits[15][0] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][1] <= io.wgt.rd.data.bits[15][1] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][2] <= io.wgt.rd.data.bits[15][2] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][3] <= io.wgt.rd.data.bits[15][3] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][4] <= io.wgt.rd.data.bits[15][4] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][5] <= io.wgt.rd.data.bits[15][5] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][6] <= io.wgt.rd.data.bits[15][6] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][7] <= io.wgt.rd.data.bits[15][7] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][8] <= io.wgt.rd.data.bits[15][8] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][9] <= io.wgt.rd.data.bits[15][9] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][10] <= io.wgt.rd.data.bits[15][10] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][11] <= io.wgt.rd.data.bits[15][11] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][12] <= io.wgt.rd.data.bits[15][12] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][13] <= io.wgt.rd.data.bits[15][13] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][14] <= io.wgt.rd.data.bits[15][14] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.bits[15][15] <= io.wgt.rd.data.bits[15][15] @[TensorGemm.scala 346:19]
    mvc.io.wgt.data.valid <= io.wgt.rd.data.valid @[TensorGemm.scala 346:19]
    mvc.io.acc_i.data.bits[0][0] <= io.acc.rd.data.bits[0][0] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][1] <= io.acc.rd.data.bits[0][1] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][2] <= io.acc.rd.data.bits[0][2] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][3] <= io.acc.rd.data.bits[0][3] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][4] <= io.acc.rd.data.bits[0][4] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][5] <= io.acc.rd.data.bits[0][5] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][6] <= io.acc.rd.data.bits[0][6] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][7] <= io.acc.rd.data.bits[0][7] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][8] <= io.acc.rd.data.bits[0][8] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][9] <= io.acc.rd.data.bits[0][9] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][10] <= io.acc.rd.data.bits[0][10] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][11] <= io.acc.rd.data.bits[0][11] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][12] <= io.acc.rd.data.bits[0][12] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][13] <= io.acc.rd.data.bits[0][13] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][14] <= io.acc.rd.data.bits[0][14] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.bits[0][15] <= io.acc.rd.data.bits[0][15] @[TensorGemm.scala 347:21]
    mvc.io.acc_i.data.valid <= io.acc.rd.data.valid @[TensorGemm.scala 347:21]
    node _T_8115 = mux(dec.reset, UInt<1>("h01"), wrpipe.io.deq.valid) @[TensorGemm.scala 351:8]
    node _T_8116 = and(mvc.io.acc_o.data.valid, _T_8115) @[TensorGemm.scala 350:46]
    io.acc.wr.valid <= _T_8116 @[TensorGemm.scala 350:19]
    node _T_8117 = mux(dec.reset, uop_acc, wrpipe.io.deq.bits) @[TensorGemm.scala 352:28]
    io.acc.wr.bits.idx <= _T_8117 @[TensorGemm.scala 352:22]
    io.acc.wr.bits.data[0][0] <= mvc.io.acc_o.data.bits[0][0] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][1] <= mvc.io.acc_o.data.bits[0][1] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][2] <= mvc.io.acc_o.data.bits[0][2] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][3] <= mvc.io.acc_o.data.bits[0][3] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][4] <= mvc.io.acc_o.data.bits[0][4] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][5] <= mvc.io.acc_o.data.bits[0][5] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][6] <= mvc.io.acc_o.data.bits[0][6] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][7] <= mvc.io.acc_o.data.bits[0][7] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][8] <= mvc.io.acc_o.data.bits[0][8] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][9] <= mvc.io.acc_o.data.bits[0][9] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][10] <= mvc.io.acc_o.data.bits[0][10] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][11] <= mvc.io.acc_o.data.bits[0][11] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][12] <= mvc.io.acc_o.data.bits[0][12] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][13] <= mvc.io.acc_o.data.bits[0][13] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][14] <= mvc.io.acc_o.data.bits[0][14] @[TensorGemm.scala 353:23]
    io.acc.wr.bits.data[0][15] <= mvc.io.acc_o.data.bits[0][15] @[TensorGemm.scala 353:23]
    node _T_8118 = and(mvc.io.out.data.valid, wrpipe.io.deq.valid) @[TensorGemm.scala 356:44]
    io.out.wr.valid <= _T_8118 @[TensorGemm.scala 356:19]
    io.out.wr.bits.idx <= wrpipe.io.deq.bits @[TensorGemm.scala 357:22]
    io.out.wr.bits.data[0][0] <= mvc.io.out.data.bits[0][0] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][1] <= mvc.io.out.data.bits[0][1] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][2] <= mvc.io.out.data.bits[0][2] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][3] <= mvc.io.out.data.bits[0][3] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][4] <= mvc.io.out.data.bits[0][4] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][5] <= mvc.io.out.data.bits[0][5] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][6] <= mvc.io.out.data.bits[0][6] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][7] <= mvc.io.out.data.bits[0][7] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][8] <= mvc.io.out.data.bits[0][8] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][9] <= mvc.io.out.data.bits[0][9] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][10] <= mvc.io.out.data.bits[0][10] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][11] <= mvc.io.out.data.bits[0][11] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][12] <= mvc.io.out.data.bits[0][12] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][13] <= mvc.io.out.data.bits[0][13] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][14] <= mvc.io.out.data.bits[0][14] @[TensorGemm.scala 358:23]
    io.out.wr.bits.data[0][15] <= mvc.io.out.data.bits[0][15] @[TensorGemm.scala 358:23]
    io.out.rd.idx.valid <= UInt<1>("h00") @[TensorUtil.scala 86:18]
    io.out.rd.idx.bits <= UInt<1>("h00") @[TensorUtil.scala 87:17]
    io.done <= done @[TensorGemm.scala 361:11]
    
  module Alu : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_1 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_2 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_3 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_4 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_5 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_6 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_7 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_8 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_9 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_9 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_9 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_10 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_10 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_10 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_11 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_11 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_11 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_12 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_12 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_12 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_13 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_13 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_13 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_14 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_14 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_14 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module Alu_15 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : SInt<32>, flip b : SInt<32>, y : SInt<32>}
    
    node ub = asUInt(io.b) @[TensorAlu.scala 37:17]
    node _T_13 = bits(ub, 4, 0) @[TensorAlu.scala 39:14]
    node _T_14 = not(_T_13) @[TensorAlu.scala 39:11]
    node _T_16 = add(_T_14, UInt<1>("h01")) @[TensorAlu.scala 39:29]
    node m = tail(_T_16, 1) @[TensorAlu.scala 39:29]
    node n = bits(ub, 4, 0) @[TensorAlu.scala 41:13]
    node _T_17 = lt(io.a, io.b) @[TensorAlu.scala 42:26]
    node fop_0 = mux(_T_17, io.a, io.b) @[TensorAlu.scala 42:20]
    node _T_18 = lt(io.a, io.b) @[TensorAlu.scala 42:56]
    node fop_1 = mux(_T_18, io.b, io.a) @[TensorAlu.scala 42:50]
    node _T_19 = add(io.a, io.b) @[TensorAlu.scala 43:10]
    node _T_20 = tail(_T_19, 1) @[TensorAlu.scala 43:10]
    node fop_2 = asSInt(_T_20) @[TensorAlu.scala 43:10]
    node fop_3 = dshr(io.a, n) @[TensorAlu.scala 43:23]
    node fop_4 = dshl(io.a, m) @[TensorAlu.scala 43:34]
    node _T_21 = eq(UInt<3>("h04"), io.opcode) @[Mux.scala 46:19]
    node _T_22 = mux(_T_21, fop_4, io.a) @[Mux.scala 46:16]
    node _T_23 = eq(UInt<3>("h03"), io.opcode) @[Mux.scala 46:19]
    node _T_24 = mux(_T_23, fop_3, _T_22) @[Mux.scala 46:16]
    node _T_25 = eq(UInt<3>("h02"), io.opcode) @[Mux.scala 46:19]
    node _T_26 = mux(_T_25, fop_2, _T_24) @[Mux.scala 46:16]
    node _T_27 = eq(UInt<3>("h01"), io.opcode) @[Mux.scala 46:19]
    node _T_28 = mux(_T_27, fop_1, _T_26) @[Mux.scala 46:16]
    node _T_29 = eq(UInt<3>("h00"), io.opcode) @[Mux.scala 46:19]
    node _T_30 = mux(_T_29, fop_0, _T_28) @[Mux.scala 46:16]
    io.y <= _T_30 @[TensorAlu.scala 46:8]
    
  module AluReg_15 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, flip a : {valid : UInt<1>, bits : UInt<32>}, flip b : {valid : UInt<1>, bits : UInt<32>}, y : {valid : UInt<1>, bits : UInt<32>}}
    
    inst alu of Alu_15 @[TensorAlu.scala 57:19]
    alu.clock <= clock
    alu.reset <= reset
    reg rA : UInt<32>, clock @[Reg.scala 11:16]
    when io.a.valid : @[Reg.scala 12:19]
      rA <= io.a.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg rB : UInt<32>, clock @[Reg.scala 11:16]
    when io.b.valid : @[Reg.scala 12:19]
      rB <= io.b.bits @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg valid : UInt<1>, clock @[TensorAlu.scala 60:22]
    valid <= io.b.valid @[TensorAlu.scala 60:22]
    alu.io.opcode <= io.opcode @[TensorAlu.scala 62:17]
    node _T_30 = asSInt(rA) @[TensorAlu.scala 65:18]
    alu.io.a <= _T_30 @[TensorAlu.scala 65:12]
    node _T_31 = asSInt(rB) @[TensorAlu.scala 66:18]
    alu.io.b <= _T_31 @[TensorAlu.scala 66:12]
    io.y.valid <= valid @[TensorAlu.scala 69:14]
    node _T_32 = asUInt(alu.io.y) @[TensorAlu.scala 70:25]
    io.y.bits <= _T_32 @[TensorAlu.scala 70:13]
    
  module AluVector : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<3>, acc_a : {flip data : {valid : UInt<1>, bits : UInt<32>[16][1]}}, acc_b : {flip data : {valid : UInt<1>, bits : UInt<32>[16][1]}}, acc_y : {data : {valid : UInt<1>, bits : UInt<32>[16][1]}}, out : {data : {valid : UInt<1>, bits : UInt<8>[16][1]}}}
    
    inst f_0 of AluReg @[TensorAlu.scala 83:36]
    f_0.clock <= clock
    f_0.reset <= reset
    inst f_1 of AluReg_1 @[TensorAlu.scala 83:36]
    f_1.clock <= clock
    f_1.reset <= reset
    inst f_2 of AluReg_2 @[TensorAlu.scala 83:36]
    f_2.clock <= clock
    f_2.reset <= reset
    inst f_3 of AluReg_3 @[TensorAlu.scala 83:36]
    f_3.clock <= clock
    f_3.reset <= reset
    inst f_4 of AluReg_4 @[TensorAlu.scala 83:36]
    f_4.clock <= clock
    f_4.reset <= reset
    inst f_5 of AluReg_5 @[TensorAlu.scala 83:36]
    f_5.clock <= clock
    f_5.reset <= reset
    inst f_6 of AluReg_6 @[TensorAlu.scala 83:36]
    f_6.clock <= clock
    f_6.reset <= reset
    inst f_7 of AluReg_7 @[TensorAlu.scala 83:36]
    f_7.clock <= clock
    f_7.reset <= reset
    inst f_8 of AluReg_8 @[TensorAlu.scala 83:36]
    f_8.clock <= clock
    f_8.reset <= reset
    inst f_9 of AluReg_9 @[TensorAlu.scala 83:36]
    f_9.clock <= clock
    f_9.reset <= reset
    inst f_10 of AluReg_10 @[TensorAlu.scala 83:36]
    f_10.clock <= clock
    f_10.reset <= reset
    inst f_11 of AluReg_11 @[TensorAlu.scala 83:36]
    f_11.clock <= clock
    f_11.reset <= reset
    inst f_12 of AluReg_12 @[TensorAlu.scala 83:36]
    f_12.clock <= clock
    f_12.reset <= reset
    inst f_13 of AluReg_13 @[TensorAlu.scala 83:36]
    f_13.clock <= clock
    f_13.reset <= reset
    inst f_14 of AluReg_14 @[TensorAlu.scala 83:36]
    f_14.clock <= clock
    f_14.reset <= reset
    inst f_15 of AluReg_15 @[TensorAlu.scala 83:36]
    f_15.clock <= clock
    f_15.reset <= reset
    wire valid : UInt<1>[16] @[TensorAlu.scala 84:19]
    f_0.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_0.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_0.io.a.bits <= io.acc_a.data.bits[0][0] @[TensorAlu.scala 88:20]
    f_0.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_0.io.b.bits <= io.acc_b.data.bits[0][0] @[TensorAlu.scala 90:20]
    valid[0] <= f_0.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][0] <= f_0.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][0] <= f_0.io.y.bits @[TensorAlu.scala 93:28]
    f_1.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_1.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_1.io.a.bits <= io.acc_a.data.bits[0][1] @[TensorAlu.scala 88:20]
    f_1.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_1.io.b.bits <= io.acc_b.data.bits[0][1] @[TensorAlu.scala 90:20]
    valid[1] <= f_1.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][1] <= f_1.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][1] <= f_1.io.y.bits @[TensorAlu.scala 93:28]
    f_2.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_2.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_2.io.a.bits <= io.acc_a.data.bits[0][2] @[TensorAlu.scala 88:20]
    f_2.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_2.io.b.bits <= io.acc_b.data.bits[0][2] @[TensorAlu.scala 90:20]
    valid[2] <= f_2.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][2] <= f_2.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][2] <= f_2.io.y.bits @[TensorAlu.scala 93:28]
    f_3.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_3.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_3.io.a.bits <= io.acc_a.data.bits[0][3] @[TensorAlu.scala 88:20]
    f_3.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_3.io.b.bits <= io.acc_b.data.bits[0][3] @[TensorAlu.scala 90:20]
    valid[3] <= f_3.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][3] <= f_3.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][3] <= f_3.io.y.bits @[TensorAlu.scala 93:28]
    f_4.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_4.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_4.io.a.bits <= io.acc_a.data.bits[0][4] @[TensorAlu.scala 88:20]
    f_4.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_4.io.b.bits <= io.acc_b.data.bits[0][4] @[TensorAlu.scala 90:20]
    valid[4] <= f_4.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][4] <= f_4.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][4] <= f_4.io.y.bits @[TensorAlu.scala 93:28]
    f_5.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_5.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_5.io.a.bits <= io.acc_a.data.bits[0][5] @[TensorAlu.scala 88:20]
    f_5.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_5.io.b.bits <= io.acc_b.data.bits[0][5] @[TensorAlu.scala 90:20]
    valid[5] <= f_5.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][5] <= f_5.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][5] <= f_5.io.y.bits @[TensorAlu.scala 93:28]
    f_6.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_6.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_6.io.a.bits <= io.acc_a.data.bits[0][6] @[TensorAlu.scala 88:20]
    f_6.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_6.io.b.bits <= io.acc_b.data.bits[0][6] @[TensorAlu.scala 90:20]
    valid[6] <= f_6.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][6] <= f_6.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][6] <= f_6.io.y.bits @[TensorAlu.scala 93:28]
    f_7.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_7.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_7.io.a.bits <= io.acc_a.data.bits[0][7] @[TensorAlu.scala 88:20]
    f_7.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_7.io.b.bits <= io.acc_b.data.bits[0][7] @[TensorAlu.scala 90:20]
    valid[7] <= f_7.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][7] <= f_7.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][7] <= f_7.io.y.bits @[TensorAlu.scala 93:28]
    f_8.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_8.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_8.io.a.bits <= io.acc_a.data.bits[0][8] @[TensorAlu.scala 88:20]
    f_8.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_8.io.b.bits <= io.acc_b.data.bits[0][8] @[TensorAlu.scala 90:20]
    valid[8] <= f_8.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][8] <= f_8.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][8] <= f_8.io.y.bits @[TensorAlu.scala 93:28]
    f_9.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_9.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_9.io.a.bits <= io.acc_a.data.bits[0][9] @[TensorAlu.scala 88:20]
    f_9.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_9.io.b.bits <= io.acc_b.data.bits[0][9] @[TensorAlu.scala 90:20]
    valid[9] <= f_9.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][9] <= f_9.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][9] <= f_9.io.y.bits @[TensorAlu.scala 93:28]
    f_10.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_10.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_10.io.a.bits <= io.acc_a.data.bits[0][10] @[TensorAlu.scala 88:20]
    f_10.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_10.io.b.bits <= io.acc_b.data.bits[0][10] @[TensorAlu.scala 90:20]
    valid[10] <= f_10.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][10] <= f_10.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][10] <= f_10.io.y.bits @[TensorAlu.scala 93:28]
    f_11.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_11.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_11.io.a.bits <= io.acc_a.data.bits[0][11] @[TensorAlu.scala 88:20]
    f_11.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_11.io.b.bits <= io.acc_b.data.bits[0][11] @[TensorAlu.scala 90:20]
    valid[11] <= f_11.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][11] <= f_11.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][11] <= f_11.io.y.bits @[TensorAlu.scala 93:28]
    f_12.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_12.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_12.io.a.bits <= io.acc_a.data.bits[0][12] @[TensorAlu.scala 88:20]
    f_12.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_12.io.b.bits <= io.acc_b.data.bits[0][12] @[TensorAlu.scala 90:20]
    valid[12] <= f_12.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][12] <= f_12.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][12] <= f_12.io.y.bits @[TensorAlu.scala 93:28]
    f_13.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_13.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_13.io.a.bits <= io.acc_a.data.bits[0][13] @[TensorAlu.scala 88:20]
    f_13.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_13.io.b.bits <= io.acc_b.data.bits[0][13] @[TensorAlu.scala 90:20]
    valid[13] <= f_13.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][13] <= f_13.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][13] <= f_13.io.y.bits @[TensorAlu.scala 93:28]
    f_14.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_14.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_14.io.a.bits <= io.acc_a.data.bits[0][14] @[TensorAlu.scala 88:20]
    f_14.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_14.io.b.bits <= io.acc_b.data.bits[0][14] @[TensorAlu.scala 90:20]
    valid[14] <= f_14.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][14] <= f_14.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][14] <= f_14.io.y.bits @[TensorAlu.scala 93:28]
    f_15.io.opcode <= io.opcode @[TensorAlu.scala 86:20]
    f_15.io.a.valid <= io.acc_a.data.valid @[TensorAlu.scala 87:21]
    f_15.io.a.bits <= io.acc_a.data.bits[0][15] @[TensorAlu.scala 88:20]
    f_15.io.b.valid <= io.acc_b.data.valid @[TensorAlu.scala 89:21]
    f_15.io.b.bits <= io.acc_b.data.bits[0][15] @[TensorAlu.scala 90:20]
    valid[15] <= f_15.io.y.valid @[TensorAlu.scala 91:14]
    io.acc_y.data.bits[0][15] <= f_15.io.y.bits @[TensorAlu.scala 92:30]
    io.out.data.bits[0][15] <= f_15.io.y.bits @[TensorAlu.scala 93:28]
    node _T_1680 = cat(valid[1], valid[0]) @[TensorAlu.scala 95:32]
    node _T_1681 = cat(valid[3], valid[2]) @[TensorAlu.scala 95:32]
    node _T_1682 = cat(_T_1681, _T_1680) @[TensorAlu.scala 95:32]
    node _T_1683 = cat(valid[5], valid[4]) @[TensorAlu.scala 95:32]
    node _T_1684 = cat(valid[7], valid[6]) @[TensorAlu.scala 95:32]
    node _T_1685 = cat(_T_1684, _T_1683) @[TensorAlu.scala 95:32]
    node _T_1686 = cat(_T_1685, _T_1682) @[TensorAlu.scala 95:32]
    node _T_1687 = cat(valid[9], valid[8]) @[TensorAlu.scala 95:32]
    node _T_1688 = cat(valid[11], valid[10]) @[TensorAlu.scala 95:32]
    node _T_1689 = cat(_T_1688, _T_1687) @[TensorAlu.scala 95:32]
    node _T_1690 = cat(valid[13], valid[12]) @[TensorAlu.scala 95:32]
    node _T_1691 = cat(valid[15], valid[14]) @[TensorAlu.scala 95:32]
    node _T_1692 = cat(_T_1691, _T_1690) @[TensorAlu.scala 95:32]
    node _T_1693 = cat(_T_1692, _T_1689) @[TensorAlu.scala 95:32]
    node _T_1694 = cat(_T_1693, _T_1686) @[TensorAlu.scala 95:32]
    node _T_1695 = not(_T_1694) @[TensorAlu.scala 95:39]
    node _T_1697 = eq(_T_1695, UInt<1>("h00")) @[TensorAlu.scala 95:39]
    io.acc_y.data.valid <= _T_1697 @[TensorAlu.scala 95:23]
    node _T_1698 = cat(valid[1], valid[0]) @[TensorAlu.scala 96:30]
    node _T_1699 = cat(valid[3], valid[2]) @[TensorAlu.scala 96:30]
    node _T_1700 = cat(_T_1699, _T_1698) @[TensorAlu.scala 96:30]
    node _T_1701 = cat(valid[5], valid[4]) @[TensorAlu.scala 96:30]
    node _T_1702 = cat(valid[7], valid[6]) @[TensorAlu.scala 96:30]
    node _T_1703 = cat(_T_1702, _T_1701) @[TensorAlu.scala 96:30]
    node _T_1704 = cat(_T_1703, _T_1700) @[TensorAlu.scala 96:30]
    node _T_1705 = cat(valid[9], valid[8]) @[TensorAlu.scala 96:30]
    node _T_1706 = cat(valid[11], valid[10]) @[TensorAlu.scala 96:30]
    node _T_1707 = cat(_T_1706, _T_1705) @[TensorAlu.scala 96:30]
    node _T_1708 = cat(valid[13], valid[12]) @[TensorAlu.scala 96:30]
    node _T_1709 = cat(valid[15], valid[14]) @[TensorAlu.scala 96:30]
    node _T_1710 = cat(_T_1709, _T_1708) @[TensorAlu.scala 96:30]
    node _T_1711 = cat(_T_1710, _T_1707) @[TensorAlu.scala 96:30]
    node _T_1712 = cat(_T_1711, _T_1704) @[TensorAlu.scala 96:30]
    node _T_1713 = not(_T_1712) @[TensorAlu.scala 96:37]
    node _T_1715 = eq(_T_1713, UInt<1>("h00")) @[TensorAlu.scala 96:37]
    io.out.data.valid <= _T_1715 @[TensorAlu.scala 96:21]
    
  module TensorAlu : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>, uop : {idx : {valid : UInt<1>, bits : UInt<11>}, flip data : {valid : UInt<1>, bits : {u2 : UInt<10>, u1 : UInt<11>, u0 : UInt<11>}}}, acc : {rd : {idx : {valid : UInt<1>, bits : UInt<11>}, flip data : {valid : UInt<1>, bits : UInt<32>[16][1]}}, wr : {valid : UInt<1>, bits : {idx : UInt<11>, data : UInt<32>[16][1]}}}, out : {rd : {idx : {valid : UInt<1>, bits : UInt<11>}, flip data : {valid : UInt<1>, bits : UInt<8>[16][1]}}, wr : {valid : UInt<1>, bits : {idx : UInt<11>, data : UInt<8>[16][1]}}}}
    
    reg state : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[TensorAlu.scala 118:22]
    inst alu of AluVector @[TensorAlu.scala 119:19]
    alu.clock <= clock
    alu.reset <= reset
    wire dec : {empty_1 : UInt<1>, alu_imm : UInt<16>, alu_use_imm : UInt<1>, alu_op : UInt<2>, src_1 : UInt<11>, src_0 : UInt<11>, dst_1 : UInt<11>, dst_0 : UInt<11>, empty_0 : UInt<1>, lp_1 : UInt<14>, lp_0 : UInt<14>, uop_end : UInt<14>, uop_begin : UInt<13>, reset : UInt<1>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorAlu.scala 120:29]
    wire _T_1411 : UInt<128>
    _T_1411 <= io.inst
    node _T_1412 = bits(_T_1411, 2, 0) @[TensorAlu.scala 120:29]
    dec.op <= _T_1412 @[TensorAlu.scala 120:29]
    node _T_1413 = bits(_T_1411, 3, 3) @[TensorAlu.scala 120:29]
    dec.pop_prev <= _T_1413 @[TensorAlu.scala 120:29]
    node _T_1414 = bits(_T_1411, 4, 4) @[TensorAlu.scala 120:29]
    dec.pop_next <= _T_1414 @[TensorAlu.scala 120:29]
    node _T_1415 = bits(_T_1411, 5, 5) @[TensorAlu.scala 120:29]
    dec.push_prev <= _T_1415 @[TensorAlu.scala 120:29]
    node _T_1416 = bits(_T_1411, 6, 6) @[TensorAlu.scala 120:29]
    dec.push_next <= _T_1416 @[TensorAlu.scala 120:29]
    node _T_1417 = bits(_T_1411, 7, 7) @[TensorAlu.scala 120:29]
    dec.reset <= _T_1417 @[TensorAlu.scala 120:29]
    node _T_1418 = bits(_T_1411, 20, 8) @[TensorAlu.scala 120:29]
    dec.uop_begin <= _T_1418 @[TensorAlu.scala 120:29]
    node _T_1419 = bits(_T_1411, 34, 21) @[TensorAlu.scala 120:29]
    dec.uop_end <= _T_1419 @[TensorAlu.scala 120:29]
    node _T_1420 = bits(_T_1411, 48, 35) @[TensorAlu.scala 120:29]
    dec.lp_0 <= _T_1420 @[TensorAlu.scala 120:29]
    node _T_1421 = bits(_T_1411, 62, 49) @[TensorAlu.scala 120:29]
    dec.lp_1 <= _T_1421 @[TensorAlu.scala 120:29]
    node _T_1422 = bits(_T_1411, 63, 63) @[TensorAlu.scala 120:29]
    dec.empty_0 <= _T_1422 @[TensorAlu.scala 120:29]
    node _T_1423 = bits(_T_1411, 74, 64) @[TensorAlu.scala 120:29]
    dec.dst_0 <= _T_1423 @[TensorAlu.scala 120:29]
    node _T_1424 = bits(_T_1411, 85, 75) @[TensorAlu.scala 120:29]
    dec.dst_1 <= _T_1424 @[TensorAlu.scala 120:29]
    node _T_1425 = bits(_T_1411, 96, 86) @[TensorAlu.scala 120:29]
    dec.src_0 <= _T_1425 @[TensorAlu.scala 120:29]
    node _T_1426 = bits(_T_1411, 107, 97) @[TensorAlu.scala 120:29]
    dec.src_1 <= _T_1426 @[TensorAlu.scala 120:29]
    node _T_1427 = bits(_T_1411, 109, 108) @[TensorAlu.scala 120:29]
    dec.alu_op <= _T_1427 @[TensorAlu.scala 120:29]
    node _T_1428 = bits(_T_1411, 110, 110) @[TensorAlu.scala 120:29]
    dec.alu_use_imm <= _T_1428 @[TensorAlu.scala 120:29]
    node _T_1429 = bits(_T_1411, 126, 111) @[TensorAlu.scala 120:29]
    dec.alu_imm <= _T_1429 @[TensorAlu.scala 120:29]
    node _T_1430 = bits(_T_1411, 127, 127) @[TensorAlu.scala 120:29]
    dec.empty_1 <= _T_1430 @[TensorAlu.scala 120:29]
    reg uop_idx : UInt<14>, clock @[TensorAlu.scala 121:20]
    reg uop_dst : UInt<14>, clock @[TensorAlu.scala 123:20]
    reg uop_src : UInt<14>, clock @[TensorAlu.scala 124:20]
    reg cnt_o : UInt<14>, clock @[TensorAlu.scala 125:18]
    reg dst_o : UInt<14>, clock @[TensorAlu.scala 126:18]
    reg src_o : UInt<14>, clock @[TensorAlu.scala 127:18]
    reg cnt_i : UInt<14>, clock @[TensorAlu.scala 128:18]
    reg dst_i : UInt<14>, clock @[TensorAlu.scala 129:18]
    reg src_i : UInt<14>, clock @[TensorAlu.scala 130:18]
    node _T_1440 = eq(state, UInt<3>("h05")) @[TensorAlu.scala 132:11]
    node _T_1441 = and(_T_1440, alu.io.out.data.valid) @[TensorAlu.scala 132:20]
    node _T_1443 = sub(dec.lp_0, UInt<1>("h01")) @[TensorAlu.scala 134:27]
    node _T_1444 = asUInt(_T_1443) @[TensorAlu.scala 134:27]
    node _T_1445 = tail(_T_1444, 1) @[TensorAlu.scala 134:27]
    node _T_1446 = eq(cnt_o, _T_1445) @[TensorAlu.scala 134:14]
    node _T_1447 = and(_T_1441, _T_1446) @[TensorAlu.scala 133:29]
    node _T_1449 = sub(dec.lp_1, UInt<1>("h01")) @[TensorAlu.scala 135:27]
    node _T_1450 = asUInt(_T_1449) @[TensorAlu.scala 135:27]
    node _T_1451 = tail(_T_1450, 1) @[TensorAlu.scala 135:27]
    node _T_1452 = eq(cnt_i, _T_1451) @[TensorAlu.scala 135:14]
    node _T_1453 = and(_T_1447, _T_1452) @[TensorAlu.scala 134:34]
    node _T_1455 = sub(dec.uop_end, UInt<1>("h01")) @[TensorAlu.scala 136:28]
    node _T_1456 = asUInt(_T_1455) @[TensorAlu.scala 136:28]
    node _T_1457 = tail(_T_1456, 1) @[TensorAlu.scala 136:28]
    node _T_1458 = eq(uop_idx, _T_1457) @[TensorAlu.scala 136:16]
    node done = and(_T_1453, _T_1458) @[TensorAlu.scala 135:34]
    node _T_1459 = eq(UInt<3>("h00"), state) @[Conditional.scala 37:30]
    when _T_1459 : @[Conditional.scala 40:58]
      when io.start : @[TensorAlu.scala 140:22]
        state <= UInt<3>("h01") @[TensorAlu.scala 141:15]
        skip @[TensorAlu.scala 140:22]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_1460 = eq(UInt<3>("h01"), state) @[Conditional.scala 37:30]
      when _T_1460 : @[Conditional.scala 39:67]
        state <= UInt<3>("h02") @[TensorAlu.scala 145:13]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_1461 = eq(UInt<3>("h02"), state) @[Conditional.scala 37:30]
        when _T_1461 : @[Conditional.scala 39:67]
          state <= UInt<3>("h03") @[TensorAlu.scala 148:13]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_1462 = eq(UInt<3>("h03"), state) @[Conditional.scala 37:30]
          when _T_1462 : @[Conditional.scala 39:67]
            state <= UInt<3>("h04") @[TensorAlu.scala 151:13]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_1463 = eq(UInt<3>("h04"), state) @[Conditional.scala 37:30]
            when _T_1463 : @[Conditional.scala 39:67]
              state <= UInt<3>("h05") @[TensorAlu.scala 154:13]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_1464 = eq(UInt<3>("h05"), state) @[Conditional.scala 37:30]
              when _T_1464 : @[Conditional.scala 39:67]
                when alu.io.out.data.valid : @[TensorAlu.scala 157:35]
                  node _T_1466 = sub(dec.lp_0, UInt<1>("h01")) @[TensorAlu.scala 159:31]
                  node _T_1467 = asUInt(_T_1466) @[TensorAlu.scala 159:31]
                  node _T_1468 = tail(_T_1467, 1) @[TensorAlu.scala 159:31]
                  node _T_1469 = eq(cnt_o, _T_1468) @[TensorAlu.scala 159:18]
                  node _T_1471 = sub(dec.lp_1, UInt<1>("h01")) @[TensorAlu.scala 160:33]
                  node _T_1472 = asUInt(_T_1471) @[TensorAlu.scala 160:33]
                  node _T_1473 = tail(_T_1472, 1) @[TensorAlu.scala 160:33]
                  node _T_1474 = eq(cnt_i, _T_1473) @[TensorAlu.scala 160:20]
                  node _T_1475 = and(_T_1469, _T_1474) @[TensorAlu.scala 159:38]
                  node _T_1477 = sub(dec.uop_end, UInt<1>("h01")) @[TensorAlu.scala 161:34]
                  node _T_1478 = asUInt(_T_1477) @[TensorAlu.scala 161:34]
                  node _T_1479 = tail(_T_1478, 1) @[TensorAlu.scala 161:34]
                  node _T_1480 = eq(uop_idx, _T_1479) @[TensorAlu.scala 161:22]
                  node _T_1481 = and(_T_1475, _T_1480) @[TensorAlu.scala 160:40]
                  when _T_1481 : @[TensorAlu.scala 161:42]
                    state <= UInt<3>("h00") @[TensorAlu.scala 162:17]
                    skip @[TensorAlu.scala 161:42]
                  else : @[TensorAlu.scala 163:21]
                    state <= UInt<3>("h01") @[TensorAlu.scala 164:17]
                    skip @[TensorAlu.scala 163:21]
                  skip @[TensorAlu.scala 157:35]
                skip @[Conditional.scala 39:67]
    node _T_1482 = eq(state, UInt<3>("h00")) @[TensorAlu.scala 171:11]
    node _T_1483 = eq(state, UInt<3>("h05")) @[TensorAlu.scala 172:14]
    node _T_1484 = and(_T_1483, alu.io.out.data.valid) @[TensorAlu.scala 172:23]
    node _T_1486 = sub(dec.uop_end, UInt<1>("h01")) @[TensorAlu.scala 174:29]
    node _T_1487 = asUInt(_T_1486) @[TensorAlu.scala 174:29]
    node _T_1488 = tail(_T_1487, 1) @[TensorAlu.scala 174:29]
    node _T_1489 = eq(uop_idx, _T_1488) @[TensorAlu.scala 174:17]
    node _T_1490 = and(_T_1484, _T_1489) @[TensorAlu.scala 173:31]
    node _T_1491 = or(_T_1482, _T_1490) @[TensorAlu.scala 171:21]
    when _T_1491 : @[TensorAlu.scala 174:37]
      uop_idx <= dec.uop_begin @[TensorAlu.scala 175:13]
      skip @[TensorAlu.scala 174:37]
    else : @[TensorAlu.scala 176:55]
      node _T_1492 = eq(state, UInt<3>("h05")) @[TensorAlu.scala 176:20]
      node _T_1493 = and(_T_1492, alu.io.out.data.valid) @[TensorAlu.scala 176:29]
      when _T_1493 : @[TensorAlu.scala 176:55]
        node _T_1495 = add(uop_idx, UInt<1>("h01")) @[TensorAlu.scala 177:24]
        node _T_1496 = tail(_T_1495, 1) @[TensorAlu.scala 177:24]
        uop_idx <= _T_1496 @[TensorAlu.scala 177:13]
        skip @[TensorAlu.scala 176:55]
    node _T_1497 = eq(state, UInt<3>("h00")) @[TensorAlu.scala 180:14]
    when _T_1497 : @[TensorAlu.scala 180:25]
      cnt_o <= UInt<1>("h00") @[TensorAlu.scala 181:11]
      dst_o <= UInt<1>("h00") @[TensorAlu.scala 182:11]
      src_o <= UInt<1>("h00") @[TensorAlu.scala 183:11]
      skip @[TensorAlu.scala 180:25]
    else : @[TensorAlu.scala 188:33]
      node _T_1501 = eq(state, UInt<3>("h05")) @[TensorAlu.scala 185:11]
      node _T_1502 = and(_T_1501, alu.io.out.data.valid) @[TensorAlu.scala 185:20]
      node _T_1504 = sub(dec.uop_end, UInt<1>("h01")) @[TensorAlu.scala 187:27]
      node _T_1505 = asUInt(_T_1504) @[TensorAlu.scala 187:27]
      node _T_1506 = tail(_T_1505, 1) @[TensorAlu.scala 187:27]
      node _T_1507 = eq(uop_idx, _T_1506) @[TensorAlu.scala 187:15]
      node _T_1508 = and(_T_1502, _T_1507) @[TensorAlu.scala 186:29]
      node _T_1510 = sub(dec.lp_1, UInt<1>("h01")) @[TensorAlu.scala 188:26]
      node _T_1511 = asUInt(_T_1510) @[TensorAlu.scala 188:26]
      node _T_1512 = tail(_T_1511, 1) @[TensorAlu.scala 188:26]
      node _T_1513 = eq(cnt_i, _T_1512) @[TensorAlu.scala 188:13]
      node _T_1514 = and(_T_1508, _T_1513) @[TensorAlu.scala 187:33]
      when _T_1514 : @[TensorAlu.scala 188:33]
        node _T_1516 = add(cnt_o, UInt<1>("h01")) @[TensorAlu.scala 189:20]
        node _T_1517 = tail(_T_1516, 1) @[TensorAlu.scala 189:20]
        cnt_o <= _T_1517 @[TensorAlu.scala 189:11]
        node _T_1518 = add(dst_o, dec.dst_0) @[TensorAlu.scala 190:20]
        node _T_1519 = tail(_T_1518, 1) @[TensorAlu.scala 190:20]
        dst_o <= _T_1519 @[TensorAlu.scala 190:11]
        node _T_1520 = add(src_o, dec.src_0) @[TensorAlu.scala 191:20]
        node _T_1521 = tail(_T_1520, 1) @[TensorAlu.scala 191:20]
        src_o <= _T_1521 @[TensorAlu.scala 191:11]
        skip @[TensorAlu.scala 188:33]
    node _T_1522 = eq(state, UInt<3>("h00")) @[TensorAlu.scala 194:14]
    when _T_1522 : @[TensorAlu.scala 194:25]
      cnt_i <= UInt<1>("h00") @[TensorAlu.scala 195:11]
      dst_i <= UInt<1>("h00") @[TensorAlu.scala 196:11]
      src_i <= UInt<1>("h00") @[TensorAlu.scala 197:11]
      skip @[TensorAlu.scala 194:25]
    else : @[TensorAlu.scala 198:56]
      node _T_1526 = eq(state, UInt<3>("h01")) @[TensorAlu.scala 198:20]
      node _T_1527 = eq(cnt_i, dec.lp_1) @[TensorAlu.scala 198:42]
      node _T_1528 = and(_T_1526, _T_1527) @[TensorAlu.scala 198:33]
      when _T_1528 : @[TensorAlu.scala 198:56]
        cnt_i <= UInt<1>("h00") @[TensorAlu.scala 199:11]
        dst_i <= dst_o @[TensorAlu.scala 200:11]
        src_i <= src_o @[TensorAlu.scala 201:11]
        skip @[TensorAlu.scala 198:56]
      else : @[TensorAlu.scala 202:84]
        node _T_1530 = eq(state, UInt<3>("h05")) @[TensorAlu.scala 202:20]
        node _T_1531 = and(_T_1530, alu.io.out.data.valid) @[TensorAlu.scala 202:29]
        node _T_1533 = sub(dec.uop_end, UInt<1>("h01")) @[TensorAlu.scala 202:77]
        node _T_1534 = asUInt(_T_1533) @[TensorAlu.scala 202:77]
        node _T_1535 = tail(_T_1534, 1) @[TensorAlu.scala 202:77]
        node _T_1536 = eq(uop_idx, _T_1535) @[TensorAlu.scala 202:65]
        node _T_1537 = and(_T_1531, _T_1536) @[TensorAlu.scala 202:54]
        when _T_1537 : @[TensorAlu.scala 202:84]
          node _T_1539 = add(cnt_i, UInt<1>("h01")) @[TensorAlu.scala 203:20]
          node _T_1540 = tail(_T_1539, 1) @[TensorAlu.scala 203:20]
          cnt_i <= _T_1540 @[TensorAlu.scala 203:11]
          node _T_1541 = add(dst_i, dec.dst_1) @[TensorAlu.scala 204:20]
          node _T_1542 = tail(_T_1541, 1) @[TensorAlu.scala 204:20]
          dst_i <= _T_1542 @[TensorAlu.scala 204:11]
          node _T_1543 = add(src_i, dec.src_1) @[TensorAlu.scala 205:20]
          node _T_1544 = tail(_T_1543, 1) @[TensorAlu.scala 205:20]
          src_i <= _T_1544 @[TensorAlu.scala 205:11]
          skip @[TensorAlu.scala 202:84]
    node _T_1545 = eq(state, UInt<3>("h02")) @[TensorAlu.scala 208:14]
    node _T_1546 = and(_T_1545, io.uop.data.valid) @[TensorAlu.scala 208:30]
    when _T_1546 : @[TensorAlu.scala 208:52]
      node _T_1547 = add(io.uop.data.bits.u0, dst_i) @[TensorAlu.scala 209:36]
      node _T_1548 = tail(_T_1547, 1) @[TensorAlu.scala 209:36]
      uop_dst <= _T_1548 @[TensorAlu.scala 209:13]
      node _T_1549 = add(io.uop.data.bits.u1, src_i) @[TensorAlu.scala 210:36]
      node _T_1550 = tail(_T_1549, 1) @[TensorAlu.scala 210:36]
      uop_src <= _T_1550 @[TensorAlu.scala 210:13]
      skip @[TensorAlu.scala 208:52]
    node _T_1551 = eq(state, UInt<3>("h01")) @[TensorAlu.scala 214:29]
    io.uop.idx.valid <= _T_1551 @[TensorAlu.scala 214:20]
    io.uop.idx.bits <= uop_idx @[TensorAlu.scala 215:19]
    node _T_1552 = eq(state, UInt<3>("h03")) @[TensorAlu.scala 218:32]
    node _T_1553 = eq(state, UInt<3>("h04")) @[TensorAlu.scala 218:58]
    node _T_1554 = not(dec.alu_use_imm) @[TensorAlu.scala 218:77]
    node _T_1555 = and(_T_1553, _T_1554) @[TensorAlu.scala 218:75]
    node _T_1556 = or(_T_1552, _T_1555) @[TensorAlu.scala 218:49]
    io.acc.rd.idx.valid <= _T_1556 @[TensorAlu.scala 218:23]
    node _T_1557 = eq(state, UInt<3>("h03")) @[TensorAlu.scala 219:35]
    node _T_1558 = mux(_T_1557, uop_dst, uop_src) @[TensorAlu.scala 219:28]
    io.acc.rd.idx.bits <= _T_1558 @[TensorAlu.scala 219:22]
    wire tensorImm : {data : {valid : UInt<1>, bits : UInt<32>[16][1]}} @[TensorAlu.scala 222:23]
    node _T_1862 = eq(state, UInt<3>("h04")) @[TensorAlu.scala 223:33]
    tensorImm.data.valid <= _T_1862 @[TensorAlu.scala 223:24]
    node _T_1863 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1865 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1866 = cat(_T_1865, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1867 = mux(_T_1863, _T_1866, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][0] <= _T_1867 @[TensorAlu.scala 226:9]
    node _T_1868 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1870 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1871 = cat(_T_1870, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1872 = mux(_T_1868, _T_1871, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][1] <= _T_1872 @[TensorAlu.scala 226:9]
    node _T_1873 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1875 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1876 = cat(_T_1875, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1877 = mux(_T_1873, _T_1876, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][2] <= _T_1877 @[TensorAlu.scala 226:9]
    node _T_1878 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1880 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1881 = cat(_T_1880, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1882 = mux(_T_1878, _T_1881, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][3] <= _T_1882 @[TensorAlu.scala 226:9]
    node _T_1883 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1885 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1886 = cat(_T_1885, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1887 = mux(_T_1883, _T_1886, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][4] <= _T_1887 @[TensorAlu.scala 226:9]
    node _T_1888 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1890 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1891 = cat(_T_1890, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1892 = mux(_T_1888, _T_1891, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][5] <= _T_1892 @[TensorAlu.scala 226:9]
    node _T_1893 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1895 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1896 = cat(_T_1895, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1897 = mux(_T_1893, _T_1896, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][6] <= _T_1897 @[TensorAlu.scala 226:9]
    node _T_1898 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1900 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1901 = cat(_T_1900, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1902 = mux(_T_1898, _T_1901, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][7] <= _T_1902 @[TensorAlu.scala 226:9]
    node _T_1903 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1905 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1906 = cat(_T_1905, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1907 = mux(_T_1903, _T_1906, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][8] <= _T_1907 @[TensorAlu.scala 226:9]
    node _T_1908 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1910 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1911 = cat(_T_1910, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1912 = mux(_T_1908, _T_1911, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][9] <= _T_1912 @[TensorAlu.scala 226:9]
    node _T_1913 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1915 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1916 = cat(_T_1915, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1917 = mux(_T_1913, _T_1916, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][10] <= _T_1917 @[TensorAlu.scala 226:9]
    node _T_1918 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1920 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1921 = cat(_T_1920, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1922 = mux(_T_1918, _T_1921, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][11] <= _T_1922 @[TensorAlu.scala 226:9]
    node _T_1923 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1925 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1926 = cat(_T_1925, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1927 = mux(_T_1923, _T_1926, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][12] <= _T_1927 @[TensorAlu.scala 226:9]
    node _T_1928 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1930 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1931 = cat(_T_1930, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1932 = mux(_T_1928, _T_1931, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][13] <= _T_1932 @[TensorAlu.scala 226:9]
    node _T_1933 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1935 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1936 = cat(_T_1935, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1937 = mux(_T_1933, _T_1936, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][14] <= _T_1937 @[TensorAlu.scala 226:9]
    node _T_1938 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 226:27]
    node _T_1940 = asUInt(asSInt(UInt<16>("h0ffff"))) @[Cat.scala 30:58]
    node _T_1941 = cat(_T_1940, dec.alu_imm) @[Cat.scala 30:58]
    node _T_1942 = mux(_T_1938, _T_1941, dec.alu_imm) @[TensorAlu.scala 226:15]
    tensorImm.data.bits[0][15] <= _T_1942 @[TensorAlu.scala 226:9]
    node isSHR = eq(dec.alu_op, UInt<3>("h03")) @[TensorAlu.scala 232:26]
    node _T_1943 = bits(dec.alu_imm, 15, 15) @[TensorAlu.scala 233:38]
    node neg_shift = and(isSHR, _T_1943) @[TensorAlu.scala 233:25]
    node _T_1945 = mux(neg_shift, UInt<1>("h00"), dec.alu_op) @[TensorAlu.scala 234:40]
    node fixme_alu_op = cat(neg_shift, _T_1945) @[Cat.scala 30:58]
    alu.io.opcode <= fixme_alu_op @[TensorAlu.scala 235:17]
    node _T_1946 = eq(state, UInt<3>("h04")) @[TensorAlu.scala 236:59]
    node _T_1947 = and(io.acc.rd.data.valid, _T_1946) @[TensorAlu.scala 236:51]
    alu.io.acc_a.data.valid <= _T_1947 @[TensorAlu.scala 236:27]
    alu.io.acc_a.data.bits[0][0] <= io.acc.rd.data.bits[0][0] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][1] <= io.acc.rd.data.bits[0][1] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][2] <= io.acc.rd.data.bits[0][2] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][3] <= io.acc.rd.data.bits[0][3] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][4] <= io.acc.rd.data.bits[0][4] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][5] <= io.acc.rd.data.bits[0][5] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][6] <= io.acc.rd.data.bits[0][6] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][7] <= io.acc.rd.data.bits[0][7] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][8] <= io.acc.rd.data.bits[0][8] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][9] <= io.acc.rd.data.bits[0][9] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][10] <= io.acc.rd.data.bits[0][10] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][11] <= io.acc.rd.data.bits[0][11] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][12] <= io.acc.rd.data.bits[0][12] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][13] <= io.acc.rd.data.bits[0][13] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][14] <= io.acc.rd.data.bits[0][14] @[TensorAlu.scala 237:26]
    alu.io.acc_a.data.bits[0][15] <= io.acc.rd.data.bits[0][15] @[TensorAlu.scala 237:26]
    node _T_1948 = eq(state, UInt<3>("h05")) @[TensorAlu.scala 240:34]
    node _T_1949 = and(io.acc.rd.data.valid, _T_1948) @[TensorAlu.scala 240:26]
    node _T_1950 = mux(dec.alu_use_imm, tensorImm.data.valid, _T_1949) @[TensorAlu.scala 238:33]
    alu.io.acc_b.data.valid <= _T_1950 @[TensorAlu.scala 238:27]
    node _T_1951 = mux(dec.alu_use_imm, tensorImm.data.bits, io.acc.rd.data.bits) @[TensorAlu.scala 241:32]
    alu.io.acc_b.data.bits[0][0] <= _T_1951[0][0] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][1] <= _T_1951[0][1] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][2] <= _T_1951[0][2] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][3] <= _T_1951[0][3] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][4] <= _T_1951[0][4] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][5] <= _T_1951[0][5] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][6] <= _T_1951[0][6] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][7] <= _T_1951[0][7] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][8] <= _T_1951[0][8] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][9] <= _T_1951[0][9] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][10] <= _T_1951[0][10] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][11] <= _T_1951[0][11] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][12] <= _T_1951[0][12] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][13] <= _T_1951[0][13] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][14] <= _T_1951[0][14] @[TensorAlu.scala 241:26]
    alu.io.acc_b.data.bits[0][15] <= _T_1951[0][15] @[TensorAlu.scala 241:26]
    io.acc.wr.valid <= alu.io.acc_y.data.valid @[TensorAlu.scala 246:19]
    io.acc.wr.bits.idx <= uop_dst @[TensorAlu.scala 247:22]
    io.acc.wr.bits.data[0][0] <= alu.io.acc_y.data.bits[0][0] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][1] <= alu.io.acc_y.data.bits[0][1] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][2] <= alu.io.acc_y.data.bits[0][2] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][3] <= alu.io.acc_y.data.bits[0][3] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][4] <= alu.io.acc_y.data.bits[0][4] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][5] <= alu.io.acc_y.data.bits[0][5] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][6] <= alu.io.acc_y.data.bits[0][6] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][7] <= alu.io.acc_y.data.bits[0][7] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][8] <= alu.io.acc_y.data.bits[0][8] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][9] <= alu.io.acc_y.data.bits[0][9] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][10] <= alu.io.acc_y.data.bits[0][10] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][11] <= alu.io.acc_y.data.bits[0][11] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][12] <= alu.io.acc_y.data.bits[0][12] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][13] <= alu.io.acc_y.data.bits[0][13] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][14] <= alu.io.acc_y.data.bits[0][14] @[TensorAlu.scala 248:23]
    io.acc.wr.bits.data[0][15] <= alu.io.acc_y.data.bits[0][15] @[TensorAlu.scala 248:23]
    io.out.wr.valid <= alu.io.out.data.valid @[TensorAlu.scala 251:19]
    io.out.wr.bits.idx <= uop_dst @[TensorAlu.scala 252:22]
    io.out.wr.bits.data[0][0] <= alu.io.out.data.bits[0][0] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][1] <= alu.io.out.data.bits[0][1] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][2] <= alu.io.out.data.bits[0][2] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][3] <= alu.io.out.data.bits[0][3] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][4] <= alu.io.out.data.bits[0][4] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][5] <= alu.io.out.data.bits[0][5] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][6] <= alu.io.out.data.bits[0][6] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][7] <= alu.io.out.data.bits[0][7] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][8] <= alu.io.out.data.bits[0][8] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][9] <= alu.io.out.data.bits[0][9] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][10] <= alu.io.out.data.bits[0][10] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][11] <= alu.io.out.data.bits[0][11] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][12] <= alu.io.out.data.bits[0][12] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][13] <= alu.io.out.data.bits[0][13] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][14] <= alu.io.out.data.bits[0][14] @[TensorAlu.scala 253:23]
    io.out.wr.bits.data[0][15] <= alu.io.out.data.bits[0][15] @[TensorAlu.scala 253:23]
    io.out.rd.idx.valid <= UInt<1>("h00") @[TensorUtil.scala 86:18]
    io.out.rd.idx.bits <= UInt<1>("h00") @[TensorUtil.scala 87:17]
    io.done <= done @[TensorAlu.scala 256:11]
    
  module Queue_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, count : UInt<10>}
    
    cmem ram : UInt<128>[512] @[Decoupled.scala 215:24]
    reg value : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[Counter.scala 26:33]
    reg value_1 : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[Counter.scala 26:33]
    reg maybe_full : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 218:35]
    node _T_41 = eq(value, value_1) @[Decoupled.scala 220:41]
    node _T_43 = eq(maybe_full, UInt<1>("h00")) @[Decoupled.scala 221:36]
    node empty = and(_T_41, _T_43) @[Decoupled.scala 221:33]
    node _T_44 = and(_T_41, maybe_full) @[Decoupled.scala 222:32]
    node _T_45 = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 37:37]
    wire do_enq : UInt<1>
    do_enq <= _T_45
    node _T_47 = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 37:37]
    wire do_deq : UInt<1>
    do_deq <= _T_47
    when do_enq : @[Decoupled.scala 226:17]
      infer mport _T_49 = ram[value], clock @[Decoupled.scala 227:8]
      _T_49 <= io.enq.bits @[Decoupled.scala 227:24]
      node wrap = eq(value, UInt<9>("h01ff")) @[Counter.scala 34:24]
      node _T_52 = add(value, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_53 = tail(_T_52, 1) @[Counter.scala 35:22]
      value <= _T_53 @[Counter.scala 35:13]
      skip @[Decoupled.scala 226:17]
    when do_deq : @[Decoupled.scala 230:17]
      node wrap_1 = eq(value_1, UInt<9>("h01ff")) @[Counter.scala 34:24]
      node _T_56 = add(value_1, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_57 = tail(_T_56, 1) @[Counter.scala 35:22]
      value_1 <= _T_57 @[Counter.scala 35:13]
      skip @[Decoupled.scala 230:17]
    node _T_58 = neq(do_enq, do_deq) @[Decoupled.scala 233:16]
    when _T_58 : @[Decoupled.scala 233:28]
      maybe_full <= do_enq @[Decoupled.scala 234:16]
      skip @[Decoupled.scala 233:28]
    node _T_60 = eq(empty, UInt<1>("h00")) @[Decoupled.scala 237:19]
    io.deq.valid <= _T_60 @[Decoupled.scala 237:16]
    node _T_62 = eq(_T_44, UInt<1>("h00")) @[Decoupled.scala 238:19]
    io.enq.ready <= _T_62 @[Decoupled.scala 238:16]
    infer mport _T_63 = ram[value_1], clock @[Decoupled.scala 239:21]
    io.deq.bits <= _T_63 @[Decoupled.scala 239:15]
    node _T_64 = sub(value, value_1) @[Decoupled.scala 254:40]
    node _T_65 = asUInt(_T_64) @[Decoupled.scala 254:40]
    node _T_66 = tail(_T_65, 1) @[Decoupled.scala 254:40]
    node _T_67 = and(maybe_full, _T_41) @[Decoupled.scala 256:32]
    node _T_70 = mux(_T_67, UInt<10>("h0200"), UInt<1>("h00")) @[Decoupled.scala 256:20]
    node _T_71 = or(_T_70, _T_66) @[Decoupled.scala 256:62]
    io.count <= _T_71 @[Decoupled.scala 256:14]
    
  module ComputeDecode : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip inst : UInt<128>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, isLoadAcc : UInt<1>, isLoadUop : UInt<1>, isSync : UInt<1>, isAlu : UInt<1>, isGemm : UInt<1>, isFinish : UInt<1>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[Decode.scala 200:29]
    wire _T_30 : UInt<128>
    _T_30 <= io.inst
    node _T_31 = bits(_T_30, 2, 0) @[Decode.scala 200:29]
    dec.op <= _T_31 @[Decode.scala 200:29]
    node _T_32 = bits(_T_30, 3, 3) @[Decode.scala 200:29]
    dec.pop_prev <= _T_32 @[Decode.scala 200:29]
    node _T_33 = bits(_T_30, 4, 4) @[Decode.scala 200:29]
    dec.pop_next <= _T_33 @[Decode.scala 200:29]
    node _T_34 = bits(_T_30, 5, 5) @[Decode.scala 200:29]
    dec.push_prev <= _T_34 @[Decode.scala 200:29]
    node _T_35 = bits(_T_30, 6, 6) @[Decode.scala 200:29]
    dec.push_next <= _T_35 @[Decode.scala 200:29]
    node _T_36 = bits(_T_30, 8, 7) @[Decode.scala 200:29]
    dec.id <= _T_36 @[Decode.scala 200:29]
    node _T_37 = bits(_T_30, 24, 9) @[Decode.scala 200:29]
    dec.sram_offset <= _T_37 @[Decode.scala 200:29]
    node _T_38 = bits(_T_30, 56, 25) @[Decode.scala 200:29]
    dec.dram_offset <= _T_38 @[Decode.scala 200:29]
    node _T_39 = bits(_T_30, 63, 57) @[Decode.scala 200:29]
    dec.empty_0 <= _T_39 @[Decode.scala 200:29]
    node _T_40 = bits(_T_30, 79, 64) @[Decode.scala 200:29]
    dec.ysize <= _T_40 @[Decode.scala 200:29]
    node _T_41 = bits(_T_30, 95, 80) @[Decode.scala 200:29]
    dec.xsize <= _T_41 @[Decode.scala 200:29]
    node _T_42 = bits(_T_30, 111, 96) @[Decode.scala 200:29]
    dec.xstride <= _T_42 @[Decode.scala 200:29]
    node _T_43 = bits(_T_30, 115, 112) @[Decode.scala 200:29]
    dec.ypad_0 <= _T_43 @[Decode.scala 200:29]
    node _T_44 = bits(_T_30, 119, 116) @[Decode.scala 200:29]
    dec.ypad_1 <= _T_44 @[Decode.scala 200:29]
    node _T_45 = bits(_T_30, 123, 120) @[Decode.scala 200:29]
    dec.xpad_0 <= _T_45 @[Decode.scala 200:29]
    node _T_46 = bits(_T_30, 127, 124) @[Decode.scala 200:29]
    dec.xpad_1 <= _T_46 @[Decode.scala 200:29]
    io.push_next <= dec.push_next @[Decode.scala 201:16]
    io.push_prev <= dec.push_prev @[Decode.scala 202:16]
    io.pop_next <= dec.pop_next @[Decode.scala 203:15]
    io.pop_prev <= dec.pop_prev @[Decode.scala 204:15]
    node _T_49 = and(io.inst, UInt<9>("h0187")) @[Decode.scala 205:27]
    node _T_50 = eq(UInt<9>("h0180"), _T_49) @[Decode.scala 205:27]
    node _T_52 = neq(dec.xsize, UInt<1>("h00")) @[Decode.scala 205:48]
    node _T_53 = and(_T_50, _T_52) @[Decode.scala 205:36]
    io.isLoadAcc <= _T_53 @[Decode.scala 205:16]
    node _T_56 = and(io.inst, UInt<9>("h0187")) @[Decode.scala 206:27]
    node _T_57 = eq(UInt<1>("h00"), _T_56) @[Decode.scala 206:27]
    node _T_59 = neq(dec.xsize, UInt<1>("h00")) @[Decode.scala 206:48]
    node _T_60 = and(_T_57, _T_59) @[Decode.scala 206:36]
    io.isLoadUop <= _T_60 @[Decode.scala 206:16]
    node _T_63 = and(io.inst, UInt<9>("h0187")) @[Decode.scala 207:25]
    node _T_64 = eq(UInt<9>("h0180"), _T_63) @[Decode.scala 207:25]
    node _T_67 = and(io.inst, UInt<9>("h0187")) @[Decode.scala 207:44]
    node _T_68 = eq(UInt<1>("h00"), _T_67) @[Decode.scala 207:44]
    node _T_69 = or(_T_64, _T_68) @[Decode.scala 207:34]
    node _T_71 = eq(dec.xsize, UInt<1>("h00")) @[Decode.scala 207:66]
    node _T_72 = and(_T_69, _T_71) @[Decode.scala 207:54]
    io.isSync <= _T_72 @[Decode.scala 207:13]
    node _T_75 = and(io.inst, UInt<110>("h03000000000000000000000000007")) @[Decode.scala 208:23]
    node _T_76 = eq(UInt<3>("h04"), _T_75) @[Decode.scala 208:23]
    node _T_79 = and(io.inst, UInt<110>("h03000000000000000000000000007")) @[Decode.scala 208:42]
    node _T_80 = eq(UInt<109>("h01000000000000000000000000004"), _T_79) @[Decode.scala 208:42]
    node _T_81 = or(_T_76, _T_80) @[Decode.scala 208:32]
    node _T_84 = and(io.inst, UInt<110>("h03000000000000000000000000007")) @[Decode.scala 208:61]
    node _T_85 = eq(UInt<110>("h02000000000000000000000000004"), _T_84) @[Decode.scala 208:61]
    node _T_86 = or(_T_81, _T_85) @[Decode.scala 208:51]
    node _T_89 = and(io.inst, UInt<110>("h03000000000000000000000000007")) @[Decode.scala 208:80]
    node _T_90 = eq(UInt<110>("h03000000000000000000000000004"), _T_89) @[Decode.scala 208:80]
    node _T_91 = or(_T_86, _T_90) @[Decode.scala 208:70]
    io.isAlu <= _T_91 @[Decode.scala 208:12]
    node _T_94 = and(io.inst, UInt<3>("h07")) @[Decode.scala 209:24]
    node _T_95 = eq(UInt<2>("h02"), _T_94) @[Decode.scala 209:24]
    io.isGemm <= _T_95 @[Decode.scala 209:13]
    node _T_98 = and(io.inst, UInt<3>("h07")) @[Decode.scala 210:26]
    node _T_99 = eq(UInt<2>("h03"), _T_98) @[Decode.scala 210:26]
    io.isFinish <= _T_99 @[Decode.scala 210:15]
    
  module Compute : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip i_post : UInt<1>[2], o_post : UInt<1>[2], flip inst : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip uop_baddr : UInt<32>, flip acc_baddr : UInt<32>, vme_rd : {cmd : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}, flip data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}[2], inp : {rd : {idx : {valid : UInt<1>, bits : UInt<11>}, flip data : {valid : UInt<1>, bits : UInt<8>[16][1]}}, wr : {valid : UInt<1>, bits : {idx : UInt<11>, data : UInt<8>[16][1]}}}, wgt : {rd : {idx : {valid : UInt<1>, bits : UInt<10>}, flip data : {valid : UInt<1>, bits : UInt<8>[16][16]}}, wr : {valid : UInt<1>, bits : {idx : UInt<10>, data : UInt<8>[16][16]}}}, out : {rd : {idx : {valid : UInt<1>, bits : UInt<11>}, flip data : {valid : UInt<1>, bits : UInt<8>[16][1]}}, wr : {valid : UInt<1>, bits : {idx : UInt<11>, data : UInt<8>[16][1]}}}, finish : UInt<1>, acc_wr_event : UInt<1>}
    
    reg state : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Compute.scala 51:22]
    inst s_0 of Semaphore_1 @[Compute.scala 54:11]
    s_0.clock <= clock
    s_0.reset <= reset
    inst s_1 of Semaphore_2 @[Compute.scala 54:11]
    s_1.clock <= clock
    s_1.reset <= reset
    inst loadUop of LoadUop @[Compute.scala 56:23]
    loadUop.clock <= clock
    loadUop.reset <= reset
    inst tensorAcc of TensorLoad_2 @[Compute.scala 57:25]
    tensorAcc.clock <= clock
    tensorAcc.reset <= reset
    inst tensorGemm of TensorGemm @[Compute.scala 58:26]
    tensorGemm.clock <= clock
    tensorGemm.reset <= reset
    inst tensorAlu of TensorAlu @[Compute.scala 59:25]
    tensorAlu.clock <= clock
    tensorAlu.reset <= reset
    inst inst_q of Queue_2 @[Compute.scala 61:22]
    inst_q.clock <= clock
    inst_q.reset <= reset
    inst dec of ComputeDecode @[Compute.scala 64:19]
    dec.clock <= clock
    dec.reset <= reset
    dec.io.inst <= inst_q.io.deq.bits @[Compute.scala 65:15]
    node _T_7050 = cat(dec.io.isLoadAcc, dec.io.isLoadUop) @[Cat.scala 30:58]
    node _T_7051 = cat(dec.io.isFinish, dec.io.isAlu) @[Cat.scala 30:58]
    node _T_7052 = cat(_T_7051, dec.io.isGemm) @[Cat.scala 30:58]
    node inst_type = cat(_T_7052, _T_7050) @[Cat.scala 30:58]
    node _T_7054 = mux(dec.io.pop_prev, s_0.io.sready, UInt<1>("h01")) @[Compute.scala 74:40]
    node sprev = and(inst_q.io.deq.valid, _T_7054) @[Compute.scala 74:35]
    node _T_7056 = mux(dec.io.pop_next, s_1.io.sready, UInt<1>("h01")) @[Compute.scala 75:40]
    node snext = and(inst_q.io.deq.valid, _T_7056) @[Compute.scala 75:35]
    node start = and(snext, sprev) @[Compute.scala 76:21]
    node _T_7064 = eq(UInt<5>("h010"), inst_type) @[Mux.scala 46:19]
    node _T_7065 = mux(_T_7064, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 46:16]
    node _T_7066 = eq(UInt<4>("h08"), inst_type) @[Mux.scala 46:19]
    node _T_7067 = mux(_T_7066, tensorAlu.io.done, _T_7065) @[Mux.scala 46:16]
    node _T_7068 = eq(UInt<3>("h04"), inst_type) @[Mux.scala 46:19]
    node _T_7069 = mux(_T_7068, tensorGemm.io.done, _T_7067) @[Mux.scala 46:16]
    node _T_7070 = eq(UInt<2>("h02"), inst_type) @[Mux.scala 46:19]
    node _T_7071 = mux(_T_7070, tensorAcc.io.done, _T_7069) @[Mux.scala 46:16]
    node _T_7072 = eq(UInt<1>("h01"), inst_type) @[Mux.scala 46:19]
    node done = mux(_T_7072, loadUop.io.done, _T_7071) @[Mux.scala 46:16]
    node _T_7073 = eq(UInt<2>("h00"), state) @[Conditional.scala 37:30]
    when _T_7073 : @[Conditional.scala 40:58]
      when start : @[Compute.scala 93:19]
        when dec.io.isSync : @[Compute.scala 94:29]
          state <= UInt<2>("h01") @[Compute.scala 95:17]
          skip @[Compute.scala 94:29]
        else : @[Compute.scala 96:35]
          node _T_7075 = neq(inst_type, UInt<1>("h00")) @[Compute.scala 96:30]
          when _T_7075 : @[Compute.scala 96:35]
            state <= UInt<2>("h02") @[Compute.scala 97:17]
            skip @[Compute.scala 96:35]
        skip @[Compute.scala 93:19]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_7076 = eq(UInt<2>("h01"), state) @[Conditional.scala 37:30]
      when _T_7076 : @[Conditional.scala 39:67]
        state <= UInt<2>("h00") @[Compute.scala 102:13]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_7077 = eq(UInt<2>("h02"), state) @[Conditional.scala 37:30]
        when _T_7077 : @[Conditional.scala 39:67]
          when done : @[Compute.scala 105:18]
            state <= UInt<2>("h00") @[Compute.scala 106:15]
            skip @[Compute.scala 105:18]
          skip @[Conditional.scala 39:67]
    inst_q.io.enq.bits <= io.inst.bits @[Compute.scala 112:17]
    inst_q.io.enq.valid <= io.inst.valid @[Compute.scala 112:17]
    io.inst.ready <= inst_q.io.enq.ready @[Compute.scala 112:17]
    node _T_7078 = eq(state, UInt<2>("h02")) @[Compute.scala 113:33]
    node _T_7079 = and(_T_7078, done) @[Compute.scala 113:42]
    node _T_7080 = eq(state, UInt<2>("h01")) @[Compute.scala 113:59]
    node _T_7081 = or(_T_7079, _T_7080) @[Compute.scala 113:50]
    inst_q.io.deq.ready <= _T_7081 @[Compute.scala 113:23]
    node _T_7082 = eq(state, UInt<2>("h00")) @[Compute.scala 116:29]
    node _T_7083 = and(_T_7082, start) @[Compute.scala 116:39]
    node _T_7084 = and(_T_7083, dec.io.isLoadUop) @[Compute.scala 116:47]
    loadUop.io.start <= _T_7084 @[Compute.scala 116:20]
    loadUop.io.inst <= inst_q.io.deq.bits @[Compute.scala 117:19]
    loadUop.io.baddr <= io.uop_baddr @[Compute.scala 118:20]
    loadUop.io.vme_rd.data.bits <= io.vme_rd[0].data.bits @[Compute.scala 119:16]
    loadUop.io.vme_rd.data.valid <= io.vme_rd[0].data.valid @[Compute.scala 119:16]
    io.vme_rd[0].data.ready <= loadUop.io.vme_rd.data.ready @[Compute.scala 119:16]
    io.vme_rd[0].cmd.bits.len <= loadUop.io.vme_rd.cmd.bits.len @[Compute.scala 119:16]
    io.vme_rd[0].cmd.bits.addr <= loadUop.io.vme_rd.cmd.bits.addr @[Compute.scala 119:16]
    io.vme_rd[0].cmd.valid <= loadUop.io.vme_rd.cmd.valid @[Compute.scala 119:16]
    loadUop.io.vme_rd.cmd.ready <= io.vme_rd[0].cmd.ready @[Compute.scala 119:16]
    node _T_7085 = mux(dec.io.isGemm, tensorGemm.io.uop.idx, tensorAlu.io.uop.idx) @[Compute.scala 120:28]
    loadUop.io.uop.idx.bits <= _T_7085.bits @[Compute.scala 120:22]
    loadUop.io.uop.idx.valid <= _T_7085.valid @[Compute.scala 120:22]
    node _T_7087 = eq(state, UInt<2>("h00")) @[Compute.scala 123:31]
    node _T_7088 = and(_T_7087, start) @[Compute.scala 123:41]
    node _T_7089 = and(_T_7088, dec.io.isLoadAcc) @[Compute.scala 123:49]
    tensorAcc.io.start <= _T_7089 @[Compute.scala 123:22]
    tensorAcc.io.inst <= inst_q.io.deq.bits @[Compute.scala 124:21]
    tensorAcc.io.baddr <= io.acc_baddr @[Compute.scala 125:22]
    node _T_7090 = mux(dec.io.isGemm, tensorGemm.io.acc.rd.idx, tensorAlu.io.acc.rd.idx) @[Compute.scala 126:36]
    tensorAcc.io.tensor.rd.idx.bits <= _T_7090.bits @[Compute.scala 126:30]
    tensorAcc.io.tensor.rd.idx.valid <= _T_7090.valid @[Compute.scala 126:30]
    node _T_7092 = mux(dec.io.isGemm, tensorGemm.io.acc.wr, tensorAlu.io.acc.wr) @[Compute.scala 127:32]
    tensorAcc.io.tensor.wr.bits.data[0][0] <= _T_7092.bits.data[0][0] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][1] <= _T_7092.bits.data[0][1] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][2] <= _T_7092.bits.data[0][2] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][3] <= _T_7092.bits.data[0][3] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][4] <= _T_7092.bits.data[0][4] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][5] <= _T_7092.bits.data[0][5] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][6] <= _T_7092.bits.data[0][6] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][7] <= _T_7092.bits.data[0][7] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][8] <= _T_7092.bits.data[0][8] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][9] <= _T_7092.bits.data[0][9] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][10] <= _T_7092.bits.data[0][10] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][11] <= _T_7092.bits.data[0][11] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][12] <= _T_7092.bits.data[0][12] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][13] <= _T_7092.bits.data[0][13] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][14] <= _T_7092.bits.data[0][14] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.data[0][15] <= _T_7092.bits.data[0][15] @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.bits.idx <= _T_7092.bits.idx @[Compute.scala 127:26]
    tensorAcc.io.tensor.wr.valid <= _T_7092.valid @[Compute.scala 127:26]
    tensorAcc.io.vme_rd.data.bits <= io.vme_rd[1].data.bits @[Compute.scala 128:16]
    tensorAcc.io.vme_rd.data.valid <= io.vme_rd[1].data.valid @[Compute.scala 128:16]
    io.vme_rd[1].data.ready <= tensorAcc.io.vme_rd.data.ready @[Compute.scala 128:16]
    io.vme_rd[1].cmd.bits.len <= tensorAcc.io.vme_rd.cmd.bits.len @[Compute.scala 128:16]
    io.vme_rd[1].cmd.bits.addr <= tensorAcc.io.vme_rd.cmd.bits.addr @[Compute.scala 128:16]
    io.vme_rd[1].cmd.valid <= tensorAcc.io.vme_rd.cmd.valid @[Compute.scala 128:16]
    tensorAcc.io.vme_rd.cmd.ready <= io.vme_rd[1].cmd.ready @[Compute.scala 128:16]
    io.acc_wr_event <= tensorAcc.io.tensor.wr.valid @[Compute.scala 129:19]
    node _T_7134 = eq(state, UInt<2>("h00")) @[Compute.scala 132:32]
    node _T_7135 = and(_T_7134, start) @[Compute.scala 132:42]
    node _T_7136 = and(_T_7135, dec.io.isGemm) @[Compute.scala 132:50]
    tensorGemm.io.start <= _T_7136 @[Compute.scala 132:23]
    tensorGemm.io.inst <= inst_q.io.deq.bits @[Compute.scala 133:22]
    node _T_7137 = and(loadUop.io.uop.data.valid, dec.io.isGemm) @[Compute.scala 134:61]
    tensorGemm.io.uop.data.valid <= _T_7137 @[Compute.scala 134:32]
    tensorGemm.io.uop.data.bits.u0 <= loadUop.io.uop.data.bits.u0 @[Compute.scala 135:31]
    tensorGemm.io.uop.data.bits.u1 <= loadUop.io.uop.data.bits.u1 @[Compute.scala 135:31]
    tensorGemm.io.uop.data.bits.u2 <= loadUop.io.uop.data.bits.u2 @[Compute.scala 135:31]
    io.inp.wr.bits.data[0][0] <= tensorGemm.io.inp.wr.bits.data[0][0] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][1] <= tensorGemm.io.inp.wr.bits.data[0][1] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][2] <= tensorGemm.io.inp.wr.bits.data[0][2] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][3] <= tensorGemm.io.inp.wr.bits.data[0][3] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][4] <= tensorGemm.io.inp.wr.bits.data[0][4] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][5] <= tensorGemm.io.inp.wr.bits.data[0][5] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][6] <= tensorGemm.io.inp.wr.bits.data[0][6] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][7] <= tensorGemm.io.inp.wr.bits.data[0][7] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][8] <= tensorGemm.io.inp.wr.bits.data[0][8] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][9] <= tensorGemm.io.inp.wr.bits.data[0][9] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][10] <= tensorGemm.io.inp.wr.bits.data[0][10] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][11] <= tensorGemm.io.inp.wr.bits.data[0][11] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][12] <= tensorGemm.io.inp.wr.bits.data[0][12] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][13] <= tensorGemm.io.inp.wr.bits.data[0][13] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][14] <= tensorGemm.io.inp.wr.bits.data[0][14] @[Compute.scala 136:21]
    io.inp.wr.bits.data[0][15] <= tensorGemm.io.inp.wr.bits.data[0][15] @[Compute.scala 136:21]
    io.inp.wr.bits.idx <= tensorGemm.io.inp.wr.bits.idx @[Compute.scala 136:21]
    io.inp.wr.valid <= tensorGemm.io.inp.wr.valid @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][0] <= io.inp.rd.data.bits[0][0] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][1] <= io.inp.rd.data.bits[0][1] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][2] <= io.inp.rd.data.bits[0][2] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][3] <= io.inp.rd.data.bits[0][3] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][4] <= io.inp.rd.data.bits[0][4] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][5] <= io.inp.rd.data.bits[0][5] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][6] <= io.inp.rd.data.bits[0][6] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][7] <= io.inp.rd.data.bits[0][7] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][8] <= io.inp.rd.data.bits[0][8] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][9] <= io.inp.rd.data.bits[0][9] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][10] <= io.inp.rd.data.bits[0][10] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][11] <= io.inp.rd.data.bits[0][11] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][12] <= io.inp.rd.data.bits[0][12] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][13] <= io.inp.rd.data.bits[0][13] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][14] <= io.inp.rd.data.bits[0][14] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.bits[0][15] <= io.inp.rd.data.bits[0][15] @[Compute.scala 136:21]
    tensorGemm.io.inp.rd.data.valid <= io.inp.rd.data.valid @[Compute.scala 136:21]
    io.inp.rd.idx.bits <= tensorGemm.io.inp.rd.idx.bits @[Compute.scala 136:21]
    io.inp.rd.idx.valid <= tensorGemm.io.inp.rd.idx.valid @[Compute.scala 136:21]
    io.wgt.wr.bits.data[0][0] <= tensorGemm.io.wgt.wr.bits.data[0][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][1] <= tensorGemm.io.wgt.wr.bits.data[0][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][2] <= tensorGemm.io.wgt.wr.bits.data[0][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][3] <= tensorGemm.io.wgt.wr.bits.data[0][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][4] <= tensorGemm.io.wgt.wr.bits.data[0][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][5] <= tensorGemm.io.wgt.wr.bits.data[0][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][6] <= tensorGemm.io.wgt.wr.bits.data[0][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][7] <= tensorGemm.io.wgt.wr.bits.data[0][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][8] <= tensorGemm.io.wgt.wr.bits.data[0][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][9] <= tensorGemm.io.wgt.wr.bits.data[0][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][10] <= tensorGemm.io.wgt.wr.bits.data[0][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][11] <= tensorGemm.io.wgt.wr.bits.data[0][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][12] <= tensorGemm.io.wgt.wr.bits.data[0][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][13] <= tensorGemm.io.wgt.wr.bits.data[0][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][14] <= tensorGemm.io.wgt.wr.bits.data[0][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[0][15] <= tensorGemm.io.wgt.wr.bits.data[0][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][0] <= tensorGemm.io.wgt.wr.bits.data[1][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][1] <= tensorGemm.io.wgt.wr.bits.data[1][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][2] <= tensorGemm.io.wgt.wr.bits.data[1][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][3] <= tensorGemm.io.wgt.wr.bits.data[1][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][4] <= tensorGemm.io.wgt.wr.bits.data[1][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][5] <= tensorGemm.io.wgt.wr.bits.data[1][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][6] <= tensorGemm.io.wgt.wr.bits.data[1][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][7] <= tensorGemm.io.wgt.wr.bits.data[1][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][8] <= tensorGemm.io.wgt.wr.bits.data[1][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][9] <= tensorGemm.io.wgt.wr.bits.data[1][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][10] <= tensorGemm.io.wgt.wr.bits.data[1][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][11] <= tensorGemm.io.wgt.wr.bits.data[1][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][12] <= tensorGemm.io.wgt.wr.bits.data[1][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][13] <= tensorGemm.io.wgt.wr.bits.data[1][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][14] <= tensorGemm.io.wgt.wr.bits.data[1][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[1][15] <= tensorGemm.io.wgt.wr.bits.data[1][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][0] <= tensorGemm.io.wgt.wr.bits.data[2][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][1] <= tensorGemm.io.wgt.wr.bits.data[2][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][2] <= tensorGemm.io.wgt.wr.bits.data[2][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][3] <= tensorGemm.io.wgt.wr.bits.data[2][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][4] <= tensorGemm.io.wgt.wr.bits.data[2][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][5] <= tensorGemm.io.wgt.wr.bits.data[2][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][6] <= tensorGemm.io.wgt.wr.bits.data[2][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][7] <= tensorGemm.io.wgt.wr.bits.data[2][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][8] <= tensorGemm.io.wgt.wr.bits.data[2][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][9] <= tensorGemm.io.wgt.wr.bits.data[2][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][10] <= tensorGemm.io.wgt.wr.bits.data[2][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][11] <= tensorGemm.io.wgt.wr.bits.data[2][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][12] <= tensorGemm.io.wgt.wr.bits.data[2][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][13] <= tensorGemm.io.wgt.wr.bits.data[2][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][14] <= tensorGemm.io.wgt.wr.bits.data[2][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[2][15] <= tensorGemm.io.wgt.wr.bits.data[2][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][0] <= tensorGemm.io.wgt.wr.bits.data[3][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][1] <= tensorGemm.io.wgt.wr.bits.data[3][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][2] <= tensorGemm.io.wgt.wr.bits.data[3][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][3] <= tensorGemm.io.wgt.wr.bits.data[3][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][4] <= tensorGemm.io.wgt.wr.bits.data[3][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][5] <= tensorGemm.io.wgt.wr.bits.data[3][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][6] <= tensorGemm.io.wgt.wr.bits.data[3][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][7] <= tensorGemm.io.wgt.wr.bits.data[3][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][8] <= tensorGemm.io.wgt.wr.bits.data[3][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][9] <= tensorGemm.io.wgt.wr.bits.data[3][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][10] <= tensorGemm.io.wgt.wr.bits.data[3][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][11] <= tensorGemm.io.wgt.wr.bits.data[3][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][12] <= tensorGemm.io.wgt.wr.bits.data[3][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][13] <= tensorGemm.io.wgt.wr.bits.data[3][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][14] <= tensorGemm.io.wgt.wr.bits.data[3][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[3][15] <= tensorGemm.io.wgt.wr.bits.data[3][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][0] <= tensorGemm.io.wgt.wr.bits.data[4][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][1] <= tensorGemm.io.wgt.wr.bits.data[4][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][2] <= tensorGemm.io.wgt.wr.bits.data[4][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][3] <= tensorGemm.io.wgt.wr.bits.data[4][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][4] <= tensorGemm.io.wgt.wr.bits.data[4][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][5] <= tensorGemm.io.wgt.wr.bits.data[4][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][6] <= tensorGemm.io.wgt.wr.bits.data[4][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][7] <= tensorGemm.io.wgt.wr.bits.data[4][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][8] <= tensorGemm.io.wgt.wr.bits.data[4][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][9] <= tensorGemm.io.wgt.wr.bits.data[4][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][10] <= tensorGemm.io.wgt.wr.bits.data[4][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][11] <= tensorGemm.io.wgt.wr.bits.data[4][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][12] <= tensorGemm.io.wgt.wr.bits.data[4][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][13] <= tensorGemm.io.wgt.wr.bits.data[4][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][14] <= tensorGemm.io.wgt.wr.bits.data[4][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[4][15] <= tensorGemm.io.wgt.wr.bits.data[4][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][0] <= tensorGemm.io.wgt.wr.bits.data[5][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][1] <= tensorGemm.io.wgt.wr.bits.data[5][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][2] <= tensorGemm.io.wgt.wr.bits.data[5][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][3] <= tensorGemm.io.wgt.wr.bits.data[5][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][4] <= tensorGemm.io.wgt.wr.bits.data[5][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][5] <= tensorGemm.io.wgt.wr.bits.data[5][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][6] <= tensorGemm.io.wgt.wr.bits.data[5][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][7] <= tensorGemm.io.wgt.wr.bits.data[5][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][8] <= tensorGemm.io.wgt.wr.bits.data[5][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][9] <= tensorGemm.io.wgt.wr.bits.data[5][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][10] <= tensorGemm.io.wgt.wr.bits.data[5][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][11] <= tensorGemm.io.wgt.wr.bits.data[5][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][12] <= tensorGemm.io.wgt.wr.bits.data[5][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][13] <= tensorGemm.io.wgt.wr.bits.data[5][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][14] <= tensorGemm.io.wgt.wr.bits.data[5][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[5][15] <= tensorGemm.io.wgt.wr.bits.data[5][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][0] <= tensorGemm.io.wgt.wr.bits.data[6][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][1] <= tensorGemm.io.wgt.wr.bits.data[6][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][2] <= tensorGemm.io.wgt.wr.bits.data[6][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][3] <= tensorGemm.io.wgt.wr.bits.data[6][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][4] <= tensorGemm.io.wgt.wr.bits.data[6][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][5] <= tensorGemm.io.wgt.wr.bits.data[6][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][6] <= tensorGemm.io.wgt.wr.bits.data[6][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][7] <= tensorGemm.io.wgt.wr.bits.data[6][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][8] <= tensorGemm.io.wgt.wr.bits.data[6][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][9] <= tensorGemm.io.wgt.wr.bits.data[6][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][10] <= tensorGemm.io.wgt.wr.bits.data[6][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][11] <= tensorGemm.io.wgt.wr.bits.data[6][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][12] <= tensorGemm.io.wgt.wr.bits.data[6][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][13] <= tensorGemm.io.wgt.wr.bits.data[6][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][14] <= tensorGemm.io.wgt.wr.bits.data[6][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[6][15] <= tensorGemm.io.wgt.wr.bits.data[6][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][0] <= tensorGemm.io.wgt.wr.bits.data[7][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][1] <= tensorGemm.io.wgt.wr.bits.data[7][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][2] <= tensorGemm.io.wgt.wr.bits.data[7][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][3] <= tensorGemm.io.wgt.wr.bits.data[7][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][4] <= tensorGemm.io.wgt.wr.bits.data[7][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][5] <= tensorGemm.io.wgt.wr.bits.data[7][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][6] <= tensorGemm.io.wgt.wr.bits.data[7][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][7] <= tensorGemm.io.wgt.wr.bits.data[7][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][8] <= tensorGemm.io.wgt.wr.bits.data[7][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][9] <= tensorGemm.io.wgt.wr.bits.data[7][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][10] <= tensorGemm.io.wgt.wr.bits.data[7][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][11] <= tensorGemm.io.wgt.wr.bits.data[7][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][12] <= tensorGemm.io.wgt.wr.bits.data[7][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][13] <= tensorGemm.io.wgt.wr.bits.data[7][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][14] <= tensorGemm.io.wgt.wr.bits.data[7][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[7][15] <= tensorGemm.io.wgt.wr.bits.data[7][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][0] <= tensorGemm.io.wgt.wr.bits.data[8][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][1] <= tensorGemm.io.wgt.wr.bits.data[8][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][2] <= tensorGemm.io.wgt.wr.bits.data[8][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][3] <= tensorGemm.io.wgt.wr.bits.data[8][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][4] <= tensorGemm.io.wgt.wr.bits.data[8][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][5] <= tensorGemm.io.wgt.wr.bits.data[8][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][6] <= tensorGemm.io.wgt.wr.bits.data[8][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][7] <= tensorGemm.io.wgt.wr.bits.data[8][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][8] <= tensorGemm.io.wgt.wr.bits.data[8][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][9] <= tensorGemm.io.wgt.wr.bits.data[8][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][10] <= tensorGemm.io.wgt.wr.bits.data[8][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][11] <= tensorGemm.io.wgt.wr.bits.data[8][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][12] <= tensorGemm.io.wgt.wr.bits.data[8][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][13] <= tensorGemm.io.wgt.wr.bits.data[8][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][14] <= tensorGemm.io.wgt.wr.bits.data[8][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[8][15] <= tensorGemm.io.wgt.wr.bits.data[8][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][0] <= tensorGemm.io.wgt.wr.bits.data[9][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][1] <= tensorGemm.io.wgt.wr.bits.data[9][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][2] <= tensorGemm.io.wgt.wr.bits.data[9][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][3] <= tensorGemm.io.wgt.wr.bits.data[9][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][4] <= tensorGemm.io.wgt.wr.bits.data[9][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][5] <= tensorGemm.io.wgt.wr.bits.data[9][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][6] <= tensorGemm.io.wgt.wr.bits.data[9][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][7] <= tensorGemm.io.wgt.wr.bits.data[9][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][8] <= tensorGemm.io.wgt.wr.bits.data[9][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][9] <= tensorGemm.io.wgt.wr.bits.data[9][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][10] <= tensorGemm.io.wgt.wr.bits.data[9][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][11] <= tensorGemm.io.wgt.wr.bits.data[9][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][12] <= tensorGemm.io.wgt.wr.bits.data[9][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][13] <= tensorGemm.io.wgt.wr.bits.data[9][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][14] <= tensorGemm.io.wgt.wr.bits.data[9][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[9][15] <= tensorGemm.io.wgt.wr.bits.data[9][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][0] <= tensorGemm.io.wgt.wr.bits.data[10][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][1] <= tensorGemm.io.wgt.wr.bits.data[10][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][2] <= tensorGemm.io.wgt.wr.bits.data[10][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][3] <= tensorGemm.io.wgt.wr.bits.data[10][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][4] <= tensorGemm.io.wgt.wr.bits.data[10][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][5] <= tensorGemm.io.wgt.wr.bits.data[10][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][6] <= tensorGemm.io.wgt.wr.bits.data[10][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][7] <= tensorGemm.io.wgt.wr.bits.data[10][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][8] <= tensorGemm.io.wgt.wr.bits.data[10][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][9] <= tensorGemm.io.wgt.wr.bits.data[10][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][10] <= tensorGemm.io.wgt.wr.bits.data[10][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][11] <= tensorGemm.io.wgt.wr.bits.data[10][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][12] <= tensorGemm.io.wgt.wr.bits.data[10][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][13] <= tensorGemm.io.wgt.wr.bits.data[10][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][14] <= tensorGemm.io.wgt.wr.bits.data[10][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[10][15] <= tensorGemm.io.wgt.wr.bits.data[10][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][0] <= tensorGemm.io.wgt.wr.bits.data[11][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][1] <= tensorGemm.io.wgt.wr.bits.data[11][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][2] <= tensorGemm.io.wgt.wr.bits.data[11][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][3] <= tensorGemm.io.wgt.wr.bits.data[11][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][4] <= tensorGemm.io.wgt.wr.bits.data[11][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][5] <= tensorGemm.io.wgt.wr.bits.data[11][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][6] <= tensorGemm.io.wgt.wr.bits.data[11][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][7] <= tensorGemm.io.wgt.wr.bits.data[11][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][8] <= tensorGemm.io.wgt.wr.bits.data[11][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][9] <= tensorGemm.io.wgt.wr.bits.data[11][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][10] <= tensorGemm.io.wgt.wr.bits.data[11][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][11] <= tensorGemm.io.wgt.wr.bits.data[11][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][12] <= tensorGemm.io.wgt.wr.bits.data[11][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][13] <= tensorGemm.io.wgt.wr.bits.data[11][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][14] <= tensorGemm.io.wgt.wr.bits.data[11][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[11][15] <= tensorGemm.io.wgt.wr.bits.data[11][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][0] <= tensorGemm.io.wgt.wr.bits.data[12][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][1] <= tensorGemm.io.wgt.wr.bits.data[12][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][2] <= tensorGemm.io.wgt.wr.bits.data[12][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][3] <= tensorGemm.io.wgt.wr.bits.data[12][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][4] <= tensorGemm.io.wgt.wr.bits.data[12][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][5] <= tensorGemm.io.wgt.wr.bits.data[12][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][6] <= tensorGemm.io.wgt.wr.bits.data[12][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][7] <= tensorGemm.io.wgt.wr.bits.data[12][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][8] <= tensorGemm.io.wgt.wr.bits.data[12][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][9] <= tensorGemm.io.wgt.wr.bits.data[12][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][10] <= tensorGemm.io.wgt.wr.bits.data[12][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][11] <= tensorGemm.io.wgt.wr.bits.data[12][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][12] <= tensorGemm.io.wgt.wr.bits.data[12][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][13] <= tensorGemm.io.wgt.wr.bits.data[12][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][14] <= tensorGemm.io.wgt.wr.bits.data[12][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[12][15] <= tensorGemm.io.wgt.wr.bits.data[12][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][0] <= tensorGemm.io.wgt.wr.bits.data[13][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][1] <= tensorGemm.io.wgt.wr.bits.data[13][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][2] <= tensorGemm.io.wgt.wr.bits.data[13][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][3] <= tensorGemm.io.wgt.wr.bits.data[13][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][4] <= tensorGemm.io.wgt.wr.bits.data[13][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][5] <= tensorGemm.io.wgt.wr.bits.data[13][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][6] <= tensorGemm.io.wgt.wr.bits.data[13][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][7] <= tensorGemm.io.wgt.wr.bits.data[13][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][8] <= tensorGemm.io.wgt.wr.bits.data[13][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][9] <= tensorGemm.io.wgt.wr.bits.data[13][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][10] <= tensorGemm.io.wgt.wr.bits.data[13][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][11] <= tensorGemm.io.wgt.wr.bits.data[13][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][12] <= tensorGemm.io.wgt.wr.bits.data[13][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][13] <= tensorGemm.io.wgt.wr.bits.data[13][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][14] <= tensorGemm.io.wgt.wr.bits.data[13][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[13][15] <= tensorGemm.io.wgt.wr.bits.data[13][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][0] <= tensorGemm.io.wgt.wr.bits.data[14][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][1] <= tensorGemm.io.wgt.wr.bits.data[14][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][2] <= tensorGemm.io.wgt.wr.bits.data[14][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][3] <= tensorGemm.io.wgt.wr.bits.data[14][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][4] <= tensorGemm.io.wgt.wr.bits.data[14][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][5] <= tensorGemm.io.wgt.wr.bits.data[14][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][6] <= tensorGemm.io.wgt.wr.bits.data[14][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][7] <= tensorGemm.io.wgt.wr.bits.data[14][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][8] <= tensorGemm.io.wgt.wr.bits.data[14][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][9] <= tensorGemm.io.wgt.wr.bits.data[14][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][10] <= tensorGemm.io.wgt.wr.bits.data[14][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][11] <= tensorGemm.io.wgt.wr.bits.data[14][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][12] <= tensorGemm.io.wgt.wr.bits.data[14][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][13] <= tensorGemm.io.wgt.wr.bits.data[14][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][14] <= tensorGemm.io.wgt.wr.bits.data[14][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[14][15] <= tensorGemm.io.wgt.wr.bits.data[14][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][0] <= tensorGemm.io.wgt.wr.bits.data[15][0] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][1] <= tensorGemm.io.wgt.wr.bits.data[15][1] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][2] <= tensorGemm.io.wgt.wr.bits.data[15][2] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][3] <= tensorGemm.io.wgt.wr.bits.data[15][3] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][4] <= tensorGemm.io.wgt.wr.bits.data[15][4] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][5] <= tensorGemm.io.wgt.wr.bits.data[15][5] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][6] <= tensorGemm.io.wgt.wr.bits.data[15][6] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][7] <= tensorGemm.io.wgt.wr.bits.data[15][7] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][8] <= tensorGemm.io.wgt.wr.bits.data[15][8] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][9] <= tensorGemm.io.wgt.wr.bits.data[15][9] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][10] <= tensorGemm.io.wgt.wr.bits.data[15][10] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][11] <= tensorGemm.io.wgt.wr.bits.data[15][11] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][12] <= tensorGemm.io.wgt.wr.bits.data[15][12] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][13] <= tensorGemm.io.wgt.wr.bits.data[15][13] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][14] <= tensorGemm.io.wgt.wr.bits.data[15][14] @[Compute.scala 137:21]
    io.wgt.wr.bits.data[15][15] <= tensorGemm.io.wgt.wr.bits.data[15][15] @[Compute.scala 137:21]
    io.wgt.wr.bits.idx <= tensorGemm.io.wgt.wr.bits.idx @[Compute.scala 137:21]
    io.wgt.wr.valid <= tensorGemm.io.wgt.wr.valid @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][0] <= io.wgt.rd.data.bits[0][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][1] <= io.wgt.rd.data.bits[0][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][2] <= io.wgt.rd.data.bits[0][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][3] <= io.wgt.rd.data.bits[0][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][4] <= io.wgt.rd.data.bits[0][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][5] <= io.wgt.rd.data.bits[0][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][6] <= io.wgt.rd.data.bits[0][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][7] <= io.wgt.rd.data.bits[0][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][8] <= io.wgt.rd.data.bits[0][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][9] <= io.wgt.rd.data.bits[0][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][10] <= io.wgt.rd.data.bits[0][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][11] <= io.wgt.rd.data.bits[0][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][12] <= io.wgt.rd.data.bits[0][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][13] <= io.wgt.rd.data.bits[0][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][14] <= io.wgt.rd.data.bits[0][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[0][15] <= io.wgt.rd.data.bits[0][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][0] <= io.wgt.rd.data.bits[1][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][1] <= io.wgt.rd.data.bits[1][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][2] <= io.wgt.rd.data.bits[1][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][3] <= io.wgt.rd.data.bits[1][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][4] <= io.wgt.rd.data.bits[1][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][5] <= io.wgt.rd.data.bits[1][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][6] <= io.wgt.rd.data.bits[1][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][7] <= io.wgt.rd.data.bits[1][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][8] <= io.wgt.rd.data.bits[1][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][9] <= io.wgt.rd.data.bits[1][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][10] <= io.wgt.rd.data.bits[1][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][11] <= io.wgt.rd.data.bits[1][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][12] <= io.wgt.rd.data.bits[1][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][13] <= io.wgt.rd.data.bits[1][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][14] <= io.wgt.rd.data.bits[1][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[1][15] <= io.wgt.rd.data.bits[1][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][0] <= io.wgt.rd.data.bits[2][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][1] <= io.wgt.rd.data.bits[2][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][2] <= io.wgt.rd.data.bits[2][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][3] <= io.wgt.rd.data.bits[2][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][4] <= io.wgt.rd.data.bits[2][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][5] <= io.wgt.rd.data.bits[2][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][6] <= io.wgt.rd.data.bits[2][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][7] <= io.wgt.rd.data.bits[2][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][8] <= io.wgt.rd.data.bits[2][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][9] <= io.wgt.rd.data.bits[2][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][10] <= io.wgt.rd.data.bits[2][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][11] <= io.wgt.rd.data.bits[2][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][12] <= io.wgt.rd.data.bits[2][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][13] <= io.wgt.rd.data.bits[2][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][14] <= io.wgt.rd.data.bits[2][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[2][15] <= io.wgt.rd.data.bits[2][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][0] <= io.wgt.rd.data.bits[3][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][1] <= io.wgt.rd.data.bits[3][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][2] <= io.wgt.rd.data.bits[3][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][3] <= io.wgt.rd.data.bits[3][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][4] <= io.wgt.rd.data.bits[3][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][5] <= io.wgt.rd.data.bits[3][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][6] <= io.wgt.rd.data.bits[3][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][7] <= io.wgt.rd.data.bits[3][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][8] <= io.wgt.rd.data.bits[3][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][9] <= io.wgt.rd.data.bits[3][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][10] <= io.wgt.rd.data.bits[3][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][11] <= io.wgt.rd.data.bits[3][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][12] <= io.wgt.rd.data.bits[3][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][13] <= io.wgt.rd.data.bits[3][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][14] <= io.wgt.rd.data.bits[3][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[3][15] <= io.wgt.rd.data.bits[3][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][0] <= io.wgt.rd.data.bits[4][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][1] <= io.wgt.rd.data.bits[4][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][2] <= io.wgt.rd.data.bits[4][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][3] <= io.wgt.rd.data.bits[4][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][4] <= io.wgt.rd.data.bits[4][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][5] <= io.wgt.rd.data.bits[4][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][6] <= io.wgt.rd.data.bits[4][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][7] <= io.wgt.rd.data.bits[4][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][8] <= io.wgt.rd.data.bits[4][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][9] <= io.wgt.rd.data.bits[4][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][10] <= io.wgt.rd.data.bits[4][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][11] <= io.wgt.rd.data.bits[4][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][12] <= io.wgt.rd.data.bits[4][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][13] <= io.wgt.rd.data.bits[4][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][14] <= io.wgt.rd.data.bits[4][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[4][15] <= io.wgt.rd.data.bits[4][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][0] <= io.wgt.rd.data.bits[5][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][1] <= io.wgt.rd.data.bits[5][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][2] <= io.wgt.rd.data.bits[5][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][3] <= io.wgt.rd.data.bits[5][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][4] <= io.wgt.rd.data.bits[5][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][5] <= io.wgt.rd.data.bits[5][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][6] <= io.wgt.rd.data.bits[5][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][7] <= io.wgt.rd.data.bits[5][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][8] <= io.wgt.rd.data.bits[5][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][9] <= io.wgt.rd.data.bits[5][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][10] <= io.wgt.rd.data.bits[5][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][11] <= io.wgt.rd.data.bits[5][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][12] <= io.wgt.rd.data.bits[5][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][13] <= io.wgt.rd.data.bits[5][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][14] <= io.wgt.rd.data.bits[5][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[5][15] <= io.wgt.rd.data.bits[5][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][0] <= io.wgt.rd.data.bits[6][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][1] <= io.wgt.rd.data.bits[6][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][2] <= io.wgt.rd.data.bits[6][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][3] <= io.wgt.rd.data.bits[6][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][4] <= io.wgt.rd.data.bits[6][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][5] <= io.wgt.rd.data.bits[6][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][6] <= io.wgt.rd.data.bits[6][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][7] <= io.wgt.rd.data.bits[6][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][8] <= io.wgt.rd.data.bits[6][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][9] <= io.wgt.rd.data.bits[6][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][10] <= io.wgt.rd.data.bits[6][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][11] <= io.wgt.rd.data.bits[6][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][12] <= io.wgt.rd.data.bits[6][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][13] <= io.wgt.rd.data.bits[6][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][14] <= io.wgt.rd.data.bits[6][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[6][15] <= io.wgt.rd.data.bits[6][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][0] <= io.wgt.rd.data.bits[7][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][1] <= io.wgt.rd.data.bits[7][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][2] <= io.wgt.rd.data.bits[7][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][3] <= io.wgt.rd.data.bits[7][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][4] <= io.wgt.rd.data.bits[7][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][5] <= io.wgt.rd.data.bits[7][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][6] <= io.wgt.rd.data.bits[7][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][7] <= io.wgt.rd.data.bits[7][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][8] <= io.wgt.rd.data.bits[7][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][9] <= io.wgt.rd.data.bits[7][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][10] <= io.wgt.rd.data.bits[7][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][11] <= io.wgt.rd.data.bits[7][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][12] <= io.wgt.rd.data.bits[7][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][13] <= io.wgt.rd.data.bits[7][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][14] <= io.wgt.rd.data.bits[7][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[7][15] <= io.wgt.rd.data.bits[7][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][0] <= io.wgt.rd.data.bits[8][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][1] <= io.wgt.rd.data.bits[8][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][2] <= io.wgt.rd.data.bits[8][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][3] <= io.wgt.rd.data.bits[8][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][4] <= io.wgt.rd.data.bits[8][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][5] <= io.wgt.rd.data.bits[8][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][6] <= io.wgt.rd.data.bits[8][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][7] <= io.wgt.rd.data.bits[8][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][8] <= io.wgt.rd.data.bits[8][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][9] <= io.wgt.rd.data.bits[8][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][10] <= io.wgt.rd.data.bits[8][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][11] <= io.wgt.rd.data.bits[8][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][12] <= io.wgt.rd.data.bits[8][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][13] <= io.wgt.rd.data.bits[8][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][14] <= io.wgt.rd.data.bits[8][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[8][15] <= io.wgt.rd.data.bits[8][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][0] <= io.wgt.rd.data.bits[9][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][1] <= io.wgt.rd.data.bits[9][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][2] <= io.wgt.rd.data.bits[9][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][3] <= io.wgt.rd.data.bits[9][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][4] <= io.wgt.rd.data.bits[9][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][5] <= io.wgt.rd.data.bits[9][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][6] <= io.wgt.rd.data.bits[9][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][7] <= io.wgt.rd.data.bits[9][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][8] <= io.wgt.rd.data.bits[9][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][9] <= io.wgt.rd.data.bits[9][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][10] <= io.wgt.rd.data.bits[9][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][11] <= io.wgt.rd.data.bits[9][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][12] <= io.wgt.rd.data.bits[9][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][13] <= io.wgt.rd.data.bits[9][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][14] <= io.wgt.rd.data.bits[9][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[9][15] <= io.wgt.rd.data.bits[9][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][0] <= io.wgt.rd.data.bits[10][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][1] <= io.wgt.rd.data.bits[10][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][2] <= io.wgt.rd.data.bits[10][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][3] <= io.wgt.rd.data.bits[10][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][4] <= io.wgt.rd.data.bits[10][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][5] <= io.wgt.rd.data.bits[10][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][6] <= io.wgt.rd.data.bits[10][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][7] <= io.wgt.rd.data.bits[10][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][8] <= io.wgt.rd.data.bits[10][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][9] <= io.wgt.rd.data.bits[10][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][10] <= io.wgt.rd.data.bits[10][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][11] <= io.wgt.rd.data.bits[10][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][12] <= io.wgt.rd.data.bits[10][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][13] <= io.wgt.rd.data.bits[10][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][14] <= io.wgt.rd.data.bits[10][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[10][15] <= io.wgt.rd.data.bits[10][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][0] <= io.wgt.rd.data.bits[11][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][1] <= io.wgt.rd.data.bits[11][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][2] <= io.wgt.rd.data.bits[11][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][3] <= io.wgt.rd.data.bits[11][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][4] <= io.wgt.rd.data.bits[11][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][5] <= io.wgt.rd.data.bits[11][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][6] <= io.wgt.rd.data.bits[11][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][7] <= io.wgt.rd.data.bits[11][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][8] <= io.wgt.rd.data.bits[11][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][9] <= io.wgt.rd.data.bits[11][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][10] <= io.wgt.rd.data.bits[11][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][11] <= io.wgt.rd.data.bits[11][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][12] <= io.wgt.rd.data.bits[11][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][13] <= io.wgt.rd.data.bits[11][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][14] <= io.wgt.rd.data.bits[11][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[11][15] <= io.wgt.rd.data.bits[11][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][0] <= io.wgt.rd.data.bits[12][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][1] <= io.wgt.rd.data.bits[12][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][2] <= io.wgt.rd.data.bits[12][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][3] <= io.wgt.rd.data.bits[12][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][4] <= io.wgt.rd.data.bits[12][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][5] <= io.wgt.rd.data.bits[12][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][6] <= io.wgt.rd.data.bits[12][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][7] <= io.wgt.rd.data.bits[12][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][8] <= io.wgt.rd.data.bits[12][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][9] <= io.wgt.rd.data.bits[12][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][10] <= io.wgt.rd.data.bits[12][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][11] <= io.wgt.rd.data.bits[12][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][12] <= io.wgt.rd.data.bits[12][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][13] <= io.wgt.rd.data.bits[12][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][14] <= io.wgt.rd.data.bits[12][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[12][15] <= io.wgt.rd.data.bits[12][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][0] <= io.wgt.rd.data.bits[13][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][1] <= io.wgt.rd.data.bits[13][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][2] <= io.wgt.rd.data.bits[13][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][3] <= io.wgt.rd.data.bits[13][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][4] <= io.wgt.rd.data.bits[13][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][5] <= io.wgt.rd.data.bits[13][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][6] <= io.wgt.rd.data.bits[13][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][7] <= io.wgt.rd.data.bits[13][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][8] <= io.wgt.rd.data.bits[13][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][9] <= io.wgt.rd.data.bits[13][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][10] <= io.wgt.rd.data.bits[13][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][11] <= io.wgt.rd.data.bits[13][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][12] <= io.wgt.rd.data.bits[13][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][13] <= io.wgt.rd.data.bits[13][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][14] <= io.wgt.rd.data.bits[13][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[13][15] <= io.wgt.rd.data.bits[13][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][0] <= io.wgt.rd.data.bits[14][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][1] <= io.wgt.rd.data.bits[14][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][2] <= io.wgt.rd.data.bits[14][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][3] <= io.wgt.rd.data.bits[14][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][4] <= io.wgt.rd.data.bits[14][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][5] <= io.wgt.rd.data.bits[14][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][6] <= io.wgt.rd.data.bits[14][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][7] <= io.wgt.rd.data.bits[14][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][8] <= io.wgt.rd.data.bits[14][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][9] <= io.wgt.rd.data.bits[14][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][10] <= io.wgt.rd.data.bits[14][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][11] <= io.wgt.rd.data.bits[14][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][12] <= io.wgt.rd.data.bits[14][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][13] <= io.wgt.rd.data.bits[14][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][14] <= io.wgt.rd.data.bits[14][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[14][15] <= io.wgt.rd.data.bits[14][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][0] <= io.wgt.rd.data.bits[15][0] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][1] <= io.wgt.rd.data.bits[15][1] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][2] <= io.wgt.rd.data.bits[15][2] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][3] <= io.wgt.rd.data.bits[15][3] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][4] <= io.wgt.rd.data.bits[15][4] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][5] <= io.wgt.rd.data.bits[15][5] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][6] <= io.wgt.rd.data.bits[15][6] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][7] <= io.wgt.rd.data.bits[15][7] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][8] <= io.wgt.rd.data.bits[15][8] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][9] <= io.wgt.rd.data.bits[15][9] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][10] <= io.wgt.rd.data.bits[15][10] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][11] <= io.wgt.rd.data.bits[15][11] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][12] <= io.wgt.rd.data.bits[15][12] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][13] <= io.wgt.rd.data.bits[15][13] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][14] <= io.wgt.rd.data.bits[15][14] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.bits[15][15] <= io.wgt.rd.data.bits[15][15] @[Compute.scala 137:21]
    tensorGemm.io.wgt.rd.data.valid <= io.wgt.rd.data.valid @[Compute.scala 137:21]
    io.wgt.rd.idx.bits <= tensorGemm.io.wgt.rd.idx.bits @[Compute.scala 137:21]
    io.wgt.rd.idx.valid <= tensorGemm.io.wgt.rd.idx.valid @[Compute.scala 137:21]
    node _T_7138 = and(tensorAcc.io.tensor.rd.data.valid, dec.io.isGemm) @[Compute.scala 138:72]
    tensorGemm.io.acc.rd.data.valid <= _T_7138 @[Compute.scala 138:35]
    tensorGemm.io.acc.rd.data.bits[0][0] <= tensorAcc.io.tensor.rd.data.bits[0][0] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][1] <= tensorAcc.io.tensor.rd.data.bits[0][1] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][2] <= tensorAcc.io.tensor.rd.data.bits[0][2] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][3] <= tensorAcc.io.tensor.rd.data.bits[0][3] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][4] <= tensorAcc.io.tensor.rd.data.bits[0][4] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][5] <= tensorAcc.io.tensor.rd.data.bits[0][5] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][6] <= tensorAcc.io.tensor.rd.data.bits[0][6] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][7] <= tensorAcc.io.tensor.rd.data.bits[0][7] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][8] <= tensorAcc.io.tensor.rd.data.bits[0][8] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][9] <= tensorAcc.io.tensor.rd.data.bits[0][9] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][10] <= tensorAcc.io.tensor.rd.data.bits[0][10] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][11] <= tensorAcc.io.tensor.rd.data.bits[0][11] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][12] <= tensorAcc.io.tensor.rd.data.bits[0][12] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][13] <= tensorAcc.io.tensor.rd.data.bits[0][13] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][14] <= tensorAcc.io.tensor.rd.data.bits[0][14] @[Compute.scala 139:34]
    tensorGemm.io.acc.rd.data.bits[0][15] <= tensorAcc.io.tensor.rd.data.bits[0][15] @[Compute.scala 139:34]
    node _T_7139 = and(io.out.rd.data.valid, dec.io.isGemm) @[Compute.scala 140:59]
    tensorGemm.io.out.rd.data.valid <= _T_7139 @[Compute.scala 140:35]
    tensorGemm.io.out.rd.data.bits[0][0] <= io.out.rd.data.bits[0][0] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][1] <= io.out.rd.data.bits[0][1] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][2] <= io.out.rd.data.bits[0][2] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][3] <= io.out.rd.data.bits[0][3] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][4] <= io.out.rd.data.bits[0][4] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][5] <= io.out.rd.data.bits[0][5] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][6] <= io.out.rd.data.bits[0][6] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][7] <= io.out.rd.data.bits[0][7] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][8] <= io.out.rd.data.bits[0][8] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][9] <= io.out.rd.data.bits[0][9] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][10] <= io.out.rd.data.bits[0][10] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][11] <= io.out.rd.data.bits[0][11] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][12] <= io.out.rd.data.bits[0][12] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][13] <= io.out.rd.data.bits[0][13] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][14] <= io.out.rd.data.bits[0][14] @[Compute.scala 141:34]
    tensorGemm.io.out.rd.data.bits[0][15] <= io.out.rd.data.bits[0][15] @[Compute.scala 141:34]
    node _T_7140 = eq(state, UInt<2>("h00")) @[Compute.scala 144:31]
    node _T_7141 = and(_T_7140, start) @[Compute.scala 144:41]
    node _T_7142 = and(_T_7141, dec.io.isAlu) @[Compute.scala 144:49]
    tensorAlu.io.start <= _T_7142 @[Compute.scala 144:22]
    tensorAlu.io.inst <= inst_q.io.deq.bits @[Compute.scala 145:21]
    node _T_7143 = and(loadUop.io.uop.data.valid, dec.io.isAlu) @[Compute.scala 146:60]
    tensorAlu.io.uop.data.valid <= _T_7143 @[Compute.scala 146:31]
    tensorAlu.io.uop.data.bits.u0 <= loadUop.io.uop.data.bits.u0 @[Compute.scala 147:30]
    tensorAlu.io.uop.data.bits.u1 <= loadUop.io.uop.data.bits.u1 @[Compute.scala 147:30]
    tensorAlu.io.uop.data.bits.u2 <= loadUop.io.uop.data.bits.u2 @[Compute.scala 147:30]
    node _T_7144 = and(tensorAcc.io.tensor.rd.data.valid, dec.io.isAlu) @[Compute.scala 148:71]
    tensorAlu.io.acc.rd.data.valid <= _T_7144 @[Compute.scala 148:34]
    tensorAlu.io.acc.rd.data.bits[0][0] <= tensorAcc.io.tensor.rd.data.bits[0][0] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][1] <= tensorAcc.io.tensor.rd.data.bits[0][1] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][2] <= tensorAcc.io.tensor.rd.data.bits[0][2] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][3] <= tensorAcc.io.tensor.rd.data.bits[0][3] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][4] <= tensorAcc.io.tensor.rd.data.bits[0][4] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][5] <= tensorAcc.io.tensor.rd.data.bits[0][5] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][6] <= tensorAcc.io.tensor.rd.data.bits[0][6] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][7] <= tensorAcc.io.tensor.rd.data.bits[0][7] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][8] <= tensorAcc.io.tensor.rd.data.bits[0][8] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][9] <= tensorAcc.io.tensor.rd.data.bits[0][9] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][10] <= tensorAcc.io.tensor.rd.data.bits[0][10] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][11] <= tensorAcc.io.tensor.rd.data.bits[0][11] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][12] <= tensorAcc.io.tensor.rd.data.bits[0][12] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][13] <= tensorAcc.io.tensor.rd.data.bits[0][13] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][14] <= tensorAcc.io.tensor.rd.data.bits[0][14] @[Compute.scala 149:33]
    tensorAlu.io.acc.rd.data.bits[0][15] <= tensorAcc.io.tensor.rd.data.bits[0][15] @[Compute.scala 149:33]
    node _T_7145 = and(io.out.rd.data.valid, dec.io.isAlu) @[Compute.scala 150:58]
    tensorAlu.io.out.rd.data.valid <= _T_7145 @[Compute.scala 150:34]
    tensorAlu.io.out.rd.data.bits[0][0] <= io.out.rd.data.bits[0][0] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][1] <= io.out.rd.data.bits[0][1] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][2] <= io.out.rd.data.bits[0][2] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][3] <= io.out.rd.data.bits[0][3] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][4] <= io.out.rd.data.bits[0][4] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][5] <= io.out.rd.data.bits[0][5] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][6] <= io.out.rd.data.bits[0][6] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][7] <= io.out.rd.data.bits[0][7] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][8] <= io.out.rd.data.bits[0][8] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][9] <= io.out.rd.data.bits[0][9] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][10] <= io.out.rd.data.bits[0][10] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][11] <= io.out.rd.data.bits[0][11] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][12] <= io.out.rd.data.bits[0][12] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][13] <= io.out.rd.data.bits[0][13] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][14] <= io.out.rd.data.bits[0][14] @[Compute.scala 151:33]
    tensorAlu.io.out.rd.data.bits[0][15] <= io.out.rd.data.bits[0][15] @[Compute.scala 151:33]
    node _T_7146 = mux(dec.io.isGemm, tensorGemm.io.out.rd.idx, tensorAlu.io.out.rd.idx) @[Compute.scala 154:23]
    io.out.rd.idx.bits <= _T_7146.bits @[Compute.scala 154:17]
    io.out.rd.idx.valid <= _T_7146.valid @[Compute.scala 154:17]
    node _T_7148 = mux(dec.io.isGemm, tensorGemm.io.out.wr, tensorAlu.io.out.wr) @[Compute.scala 157:19]
    io.out.wr.bits.data[0][0] <= _T_7148.bits.data[0][0] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][1] <= _T_7148.bits.data[0][1] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][2] <= _T_7148.bits.data[0][2] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][3] <= _T_7148.bits.data[0][3] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][4] <= _T_7148.bits.data[0][4] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][5] <= _T_7148.bits.data[0][5] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][6] <= _T_7148.bits.data[0][6] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][7] <= _T_7148.bits.data[0][7] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][8] <= _T_7148.bits.data[0][8] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][9] <= _T_7148.bits.data[0][9] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][10] <= _T_7148.bits.data[0][10] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][11] <= _T_7148.bits.data[0][11] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][12] <= _T_7148.bits.data[0][12] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][13] <= _T_7148.bits.data[0][13] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][14] <= _T_7148.bits.data[0][14] @[Compute.scala 157:13]
    io.out.wr.bits.data[0][15] <= _T_7148.bits.data[0][15] @[Compute.scala 157:13]
    io.out.wr.bits.idx <= _T_7148.bits.idx @[Compute.scala 157:13]
    io.out.wr.valid <= _T_7148.valid @[Compute.scala 157:13]
    s_0.io.spost <= io.i_post[0] @[Compute.scala 160:17]
    s_1.io.spost <= io.i_post[1] @[Compute.scala 161:17]
    node _T_7190 = eq(state, UInt<2>("h00")) @[Compute.scala 162:45]
    node _T_7191 = and(_T_7190, start) @[Compute.scala 162:55]
    node _T_7192 = and(dec.io.pop_prev, _T_7191) @[Compute.scala 162:36]
    s_0.io.swait <= _T_7192 @[Compute.scala 162:17]
    node _T_7193 = eq(state, UInt<2>("h00")) @[Compute.scala 163:45]
    node _T_7194 = and(_T_7193, start) @[Compute.scala 163:55]
    node _T_7195 = and(dec.io.pop_next, _T_7194) @[Compute.scala 163:36]
    s_1.io.swait <= _T_7195 @[Compute.scala 163:17]
    node _T_7196 = eq(state, UInt<2>("h02")) @[Compute.scala 164:46]
    node _T_7197 = and(_T_7196, done) @[Compute.scala 164:55]
    node _T_7198 = eq(state, UInt<2>("h01")) @[Compute.scala 164:72]
    node _T_7199 = or(_T_7197, _T_7198) @[Compute.scala 164:63]
    node _T_7200 = and(dec.io.push_prev, _T_7199) @[Compute.scala 164:36]
    io.o_post[0] <= _T_7200 @[Compute.scala 164:16]
    node _T_7201 = eq(state, UInt<2>("h02")) @[Compute.scala 165:46]
    node _T_7202 = and(_T_7201, done) @[Compute.scala 165:55]
    node _T_7203 = eq(state, UInt<2>("h01")) @[Compute.scala 165:72]
    node _T_7204 = or(_T_7202, _T_7203) @[Compute.scala 165:63]
    node _T_7205 = and(dec.io.push_next, _T_7204) @[Compute.scala 165:36]
    io.o_post[1] <= _T_7205 @[Compute.scala 165:16]
    node _T_7206 = eq(state, UInt<2>("h02")) @[Compute.scala 168:22]
    node _T_7207 = and(_T_7206, done) @[Compute.scala 168:31]
    node _T_7208 = and(_T_7207, dec.io.isFinish) @[Compute.scala 168:38]
    io.finish <= _T_7208 @[Compute.scala 168:13]
    
  module Semaphore_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip spost : UInt<1>, flip swait : UInt<1>, sready : UInt<1>}
    
    reg cnt : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Semaphore.scala 38:20]
    node _T_14 = eq(io.swait, UInt<1>("h00")) @[Semaphore.scala 39:20]
    node _T_15 = and(io.spost, _T_14) @[Semaphore.scala 39:17]
    node _T_17 = neq(cnt, UInt<8>("h0ff")) @[Semaphore.scala 39:37]
    node _T_18 = and(_T_15, _T_17) @[Semaphore.scala 39:30]
    when _T_18 : @[Semaphore.scala 39:74]
      node _T_20 = add(cnt, UInt<1>("h01")) @[Semaphore.scala 40:16]
      node _T_21 = tail(_T_20, 1) @[Semaphore.scala 40:16]
      cnt <= _T_21 @[Semaphore.scala 40:9]
      skip @[Semaphore.scala 39:74]
    node _T_23 = eq(io.spost, UInt<1>("h00")) @[Semaphore.scala 42:8]
    node _T_24 = and(_T_23, io.swait) @[Semaphore.scala 42:18]
    node _T_26 = neq(cnt, UInt<1>("h00")) @[Semaphore.scala 42:37]
    node _T_27 = and(_T_24, _T_26) @[Semaphore.scala 42:30]
    when _T_27 : @[Semaphore.scala 42:46]
      node _T_29 = sub(cnt, UInt<1>("h01")) @[Semaphore.scala 42:59]
      node _T_30 = asUInt(_T_29) @[Semaphore.scala 42:59]
      node _T_31 = tail(_T_30, 1) @[Semaphore.scala 42:59]
      cnt <= _T_31 @[Semaphore.scala 42:52]
      skip @[Semaphore.scala 42:46]
    node _T_33 = neq(cnt, UInt<1>("h00")) @[Semaphore.scala 43:20]
    io.sready <= _T_33 @[Semaphore.scala 43:13]
    
  module Queue_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, count : UInt<10>}
    
    cmem ram : UInt<128>[512] @[Decoupled.scala 215:24]
    reg value : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[Counter.scala 26:33]
    reg value_1 : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[Counter.scala 26:33]
    reg maybe_full : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 218:35]
    node _T_41 = eq(value, value_1) @[Decoupled.scala 220:41]
    node _T_43 = eq(maybe_full, UInt<1>("h00")) @[Decoupled.scala 221:36]
    node empty = and(_T_41, _T_43) @[Decoupled.scala 221:33]
    node _T_44 = and(_T_41, maybe_full) @[Decoupled.scala 222:32]
    node _T_45 = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 37:37]
    wire do_enq : UInt<1>
    do_enq <= _T_45
    node _T_47 = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 37:37]
    wire do_deq : UInt<1>
    do_deq <= _T_47
    when do_enq : @[Decoupled.scala 226:17]
      infer mport _T_49 = ram[value], clock @[Decoupled.scala 227:8]
      _T_49 <= io.enq.bits @[Decoupled.scala 227:24]
      node wrap = eq(value, UInt<9>("h01ff")) @[Counter.scala 34:24]
      node _T_52 = add(value, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_53 = tail(_T_52, 1) @[Counter.scala 35:22]
      value <= _T_53 @[Counter.scala 35:13]
      skip @[Decoupled.scala 226:17]
    when do_deq : @[Decoupled.scala 230:17]
      node wrap_1 = eq(value_1, UInt<9>("h01ff")) @[Counter.scala 34:24]
      node _T_56 = add(value_1, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_57 = tail(_T_56, 1) @[Counter.scala 35:22]
      value_1 <= _T_57 @[Counter.scala 35:13]
      skip @[Decoupled.scala 230:17]
    node _T_58 = neq(do_enq, do_deq) @[Decoupled.scala 233:16]
    when _T_58 : @[Decoupled.scala 233:28]
      maybe_full <= do_enq @[Decoupled.scala 234:16]
      skip @[Decoupled.scala 233:28]
    node _T_60 = eq(empty, UInt<1>("h00")) @[Decoupled.scala 237:19]
    io.deq.valid <= _T_60 @[Decoupled.scala 237:16]
    node _T_62 = eq(_T_44, UInt<1>("h00")) @[Decoupled.scala 238:19]
    io.enq.ready <= _T_62 @[Decoupled.scala 238:16]
    infer mport _T_63 = ram[value_1], clock @[Decoupled.scala 239:21]
    io.deq.bits <= _T_63 @[Decoupled.scala 239:15]
    node _T_64 = sub(value, value_1) @[Decoupled.scala 254:40]
    node _T_65 = asUInt(_T_64) @[Decoupled.scala 254:40]
    node _T_66 = tail(_T_65, 1) @[Decoupled.scala 254:40]
    node _T_67 = and(maybe_full, _T_41) @[Decoupled.scala 256:32]
    node _T_70 = mux(_T_67, UInt<10>("h0200"), UInt<1>("h00")) @[Decoupled.scala 256:20]
    node _T_71 = or(_T_70, _T_66) @[Decoupled.scala 256:62]
    io.count <= _T_71 @[Decoupled.scala 256:14]
    
  module StoreDecode : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip inst : UInt<128>, push_prev : UInt<1>, pop_prev : UInt<1>, isStore : UInt<1>, isSync : UInt<1>}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[Decode.scala 225:29]
    wire _T_18 : UInt<128>
    _T_18 <= io.inst
    node _T_19 = bits(_T_18, 2, 0) @[Decode.scala 225:29]
    dec.op <= _T_19 @[Decode.scala 225:29]
    node _T_20 = bits(_T_18, 3, 3) @[Decode.scala 225:29]
    dec.pop_prev <= _T_20 @[Decode.scala 225:29]
    node _T_21 = bits(_T_18, 4, 4) @[Decode.scala 225:29]
    dec.pop_next <= _T_21 @[Decode.scala 225:29]
    node _T_22 = bits(_T_18, 5, 5) @[Decode.scala 225:29]
    dec.push_prev <= _T_22 @[Decode.scala 225:29]
    node _T_23 = bits(_T_18, 6, 6) @[Decode.scala 225:29]
    dec.push_next <= _T_23 @[Decode.scala 225:29]
    node _T_24 = bits(_T_18, 8, 7) @[Decode.scala 225:29]
    dec.id <= _T_24 @[Decode.scala 225:29]
    node _T_25 = bits(_T_18, 24, 9) @[Decode.scala 225:29]
    dec.sram_offset <= _T_25 @[Decode.scala 225:29]
    node _T_26 = bits(_T_18, 56, 25) @[Decode.scala 225:29]
    dec.dram_offset <= _T_26 @[Decode.scala 225:29]
    node _T_27 = bits(_T_18, 63, 57) @[Decode.scala 225:29]
    dec.empty_0 <= _T_27 @[Decode.scala 225:29]
    node _T_28 = bits(_T_18, 79, 64) @[Decode.scala 225:29]
    dec.ysize <= _T_28 @[Decode.scala 225:29]
    node _T_29 = bits(_T_18, 95, 80) @[Decode.scala 225:29]
    dec.xsize <= _T_29 @[Decode.scala 225:29]
    node _T_30 = bits(_T_18, 111, 96) @[Decode.scala 225:29]
    dec.xstride <= _T_30 @[Decode.scala 225:29]
    node _T_31 = bits(_T_18, 115, 112) @[Decode.scala 225:29]
    dec.ypad_0 <= _T_31 @[Decode.scala 225:29]
    node _T_32 = bits(_T_18, 119, 116) @[Decode.scala 225:29]
    dec.ypad_1 <= _T_32 @[Decode.scala 225:29]
    node _T_33 = bits(_T_18, 123, 120) @[Decode.scala 225:29]
    dec.xpad_0 <= _T_33 @[Decode.scala 225:29]
    node _T_34 = bits(_T_18, 127, 124) @[Decode.scala 225:29]
    dec.xpad_1 <= _T_34 @[Decode.scala 225:29]
    io.push_prev <= dec.push_prev @[Decode.scala 226:16]
    io.pop_prev <= dec.pop_prev @[Decode.scala 227:15]
    node _T_37 = and(io.inst, UInt<3>("h07")) @[Decode.scala 228:25]
    node _T_38 = eq(UInt<1>("h01"), _T_37) @[Decode.scala 228:25]
    node _T_40 = neq(dec.xsize, UInt<1>("h00")) @[Decode.scala 228:46]
    node _T_41 = and(_T_38, _T_40) @[Decode.scala 228:34]
    io.isStore <= _T_41 @[Decode.scala 228:14]
    node _T_44 = and(io.inst, UInt<3>("h07")) @[Decode.scala 229:24]
    node _T_45 = eq(UInt<1>("h01"), _T_44) @[Decode.scala 229:24]
    node _T_47 = eq(dec.xsize, UInt<1>("h00")) @[Decode.scala 229:45]
    node _T_48 = and(_T_45, _T_47) @[Decode.scala 229:33]
    io.isSync <= _T_48 @[Decode.scala 229:13]
    
  module TensorStore : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip start : UInt<1>, done : UInt<1>, flip inst : UInt<128>, flip baddr : UInt<32>, vme_wr : {cmd : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}, data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip ack : UInt<1>}, tensor : {rd : {flip idx : {valid : UInt<1>, bits : UInt<11>}, data : {valid : UInt<1>, bits : UInt<8>[16][1]}}, flip wr : {valid : UInt<1>, bits : {idx : UInt<11>, data : UInt<8>[16][1]}}}}
    
    wire dec : {xpad_1 : UInt<4>, xpad_0 : UInt<4>, ypad_1 : UInt<4>, ypad_0 : UInt<4>, xstride : UInt<16>, xsize : UInt<16>, ysize : UInt<16>, empty_0 : UInt<7>, dram_offset : UInt<32>, sram_offset : UInt<16>, id : UInt<2>, push_next : UInt<1>, push_prev : UInt<1>, pop_next : UInt<1>, pop_prev : UInt<1>, op : UInt<3>} @[TensorStore.scala 51:29]
    wire _T_588 : UInt<128>
    _T_588 <= io.inst
    node _T_589 = bits(_T_588, 2, 0) @[TensorStore.scala 51:29]
    dec.op <= _T_589 @[TensorStore.scala 51:29]
    node _T_590 = bits(_T_588, 3, 3) @[TensorStore.scala 51:29]
    dec.pop_prev <= _T_590 @[TensorStore.scala 51:29]
    node _T_591 = bits(_T_588, 4, 4) @[TensorStore.scala 51:29]
    dec.pop_next <= _T_591 @[TensorStore.scala 51:29]
    node _T_592 = bits(_T_588, 5, 5) @[TensorStore.scala 51:29]
    dec.push_prev <= _T_592 @[TensorStore.scala 51:29]
    node _T_593 = bits(_T_588, 6, 6) @[TensorStore.scala 51:29]
    dec.push_next <= _T_593 @[TensorStore.scala 51:29]
    node _T_594 = bits(_T_588, 8, 7) @[TensorStore.scala 51:29]
    dec.id <= _T_594 @[TensorStore.scala 51:29]
    node _T_595 = bits(_T_588, 24, 9) @[TensorStore.scala 51:29]
    dec.sram_offset <= _T_595 @[TensorStore.scala 51:29]
    node _T_596 = bits(_T_588, 56, 25) @[TensorStore.scala 51:29]
    dec.dram_offset <= _T_596 @[TensorStore.scala 51:29]
    node _T_597 = bits(_T_588, 63, 57) @[TensorStore.scala 51:29]
    dec.empty_0 <= _T_597 @[TensorStore.scala 51:29]
    node _T_598 = bits(_T_588, 79, 64) @[TensorStore.scala 51:29]
    dec.ysize <= _T_598 @[TensorStore.scala 51:29]
    node _T_599 = bits(_T_588, 95, 80) @[TensorStore.scala 51:29]
    dec.xsize <= _T_599 @[TensorStore.scala 51:29]
    node _T_600 = bits(_T_588, 111, 96) @[TensorStore.scala 51:29]
    dec.xstride <= _T_600 @[TensorStore.scala 51:29]
    node _T_601 = bits(_T_588, 115, 112) @[TensorStore.scala 51:29]
    dec.ypad_0 <= _T_601 @[TensorStore.scala 51:29]
    node _T_602 = bits(_T_588, 119, 116) @[TensorStore.scala 51:29]
    dec.ypad_1 <= _T_602 @[TensorStore.scala 51:29]
    node _T_603 = bits(_T_588, 123, 120) @[TensorStore.scala 51:29]
    dec.xpad_0 <= _T_603 @[TensorStore.scala 51:29]
    node _T_604 = bits(_T_588, 127, 124) @[TensorStore.scala 51:29]
    dec.xpad_1 <= _T_604 @[TensorStore.scala 51:29]
    reg waddr_cur : UInt<32>, clock @[TensorStore.scala 52:22]
    reg waddr_nxt : UInt<32>, clock @[TensorStore.scala 53:22]
    reg xcnt : UInt<8>, clock @[TensorStore.scala 54:17]
    reg xlen : UInt<8>, clock @[TensorStore.scala 55:17]
    reg xrem : UInt<16>, clock @[TensorStore.scala 56:17]
    node _T_610 = shl(dec.xsize, 1) @[TensorStore.scala 57:26]
    node _T_612 = sub(_T_610, UInt<1>("h01")) @[TensorStore.scala 57:67]
    node _T_613 = asUInt(_T_612) @[TensorStore.scala 57:67]
    node xsize = tail(_T_613, 1) @[TensorStore.scala 57:67]
    reg ycnt : UInt<16>, clock @[TensorStore.scala 60:17]
    reg tag : UInt<8>, clock @[TensorStore.scala 62:16]
    reg set : UInt<8>, clock @[TensorStore.scala 63:16]
    reg xfer_bytes : UInt<32>, clock @[TensorStore.scala 65:23]
    node xstride_bytes = shl(dec.xstride, 4) @[TensorStore.scala 66:35]
    wire _T_653 : UInt<1>[32] @[TensorStore.scala 67:27]
    _T_653[0] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[1] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[2] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[3] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[4] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[5] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[6] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[7] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[8] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[9] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[10] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[11] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[12] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[13] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[14] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[15] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[16] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[17] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[18] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[19] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[20] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[21] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[22] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[23] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[24] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[25] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[26] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[27] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[28] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[29] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[30] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    _T_653[31] <= UInt<1>("h01") @[TensorStore.scala 67:27]
    node _T_688 = cat(_T_653[1], _T_653[0]) @[TensorStore.scala 67:66]
    node _T_689 = cat(_T_653[3], _T_653[2]) @[TensorStore.scala 67:66]
    node _T_690 = cat(_T_689, _T_688) @[TensorStore.scala 67:66]
    node _T_691 = cat(_T_653[5], _T_653[4]) @[TensorStore.scala 67:66]
    node _T_692 = cat(_T_653[7], _T_653[6]) @[TensorStore.scala 67:66]
    node _T_693 = cat(_T_692, _T_691) @[TensorStore.scala 67:66]
    node _T_694 = cat(_T_693, _T_690) @[TensorStore.scala 67:66]
    node _T_695 = cat(_T_653[9], _T_653[8]) @[TensorStore.scala 67:66]
    node _T_696 = cat(_T_653[11], _T_653[10]) @[TensorStore.scala 67:66]
    node _T_697 = cat(_T_696, _T_695) @[TensorStore.scala 67:66]
    node _T_698 = cat(_T_653[13], _T_653[12]) @[TensorStore.scala 67:66]
    node _T_699 = cat(_T_653[15], _T_653[14]) @[TensorStore.scala 67:66]
    node _T_700 = cat(_T_699, _T_698) @[TensorStore.scala 67:66]
    node _T_701 = cat(_T_700, _T_697) @[TensorStore.scala 67:66]
    node _T_702 = cat(_T_701, _T_694) @[TensorStore.scala 67:66]
    node _T_703 = cat(_T_653[17], _T_653[16]) @[TensorStore.scala 67:66]
    node _T_704 = cat(_T_653[19], _T_653[18]) @[TensorStore.scala 67:66]
    node _T_705 = cat(_T_704, _T_703) @[TensorStore.scala 67:66]
    node _T_706 = cat(_T_653[21], _T_653[20]) @[TensorStore.scala 67:66]
    node _T_707 = cat(_T_653[23], _T_653[22]) @[TensorStore.scala 67:66]
    node _T_708 = cat(_T_707, _T_706) @[TensorStore.scala 67:66]
    node _T_709 = cat(_T_708, _T_705) @[TensorStore.scala 67:66]
    node _T_710 = cat(_T_653[25], _T_653[24]) @[TensorStore.scala 67:66]
    node _T_711 = cat(_T_653[27], _T_653[26]) @[TensorStore.scala 67:66]
    node _T_712 = cat(_T_711, _T_710) @[TensorStore.scala 67:66]
    node _T_713 = cat(_T_653[29], _T_653[28]) @[TensorStore.scala 67:66]
    node _T_714 = cat(_T_653[31], _T_653[30]) @[TensorStore.scala 67:66]
    node _T_715 = cat(_T_714, _T_713) @[TensorStore.scala 67:66]
    node _T_716 = cat(_T_715, _T_712) @[TensorStore.scala 67:66]
    node _T_717 = cat(_T_716, _T_709) @[TensorStore.scala 67:66]
    node maskOffset = cat(_T_717, _T_702) @[TensorStore.scala 67:66]
    node _T_718 = shl(dec.dram_offset, 4) @[TensorStore.scala 71:66]
    node _T_719 = and(maskOffset, _T_718) @[TensorStore.scala 71:47]
    node xfer_init_addr = or(io.baddr, _T_719) @[TensorStore.scala 71:33]
    node _T_720 = add(waddr_cur, xfer_bytes) @[TensorStore.scala 72:35]
    node xfer_split_addr = tail(_T_720, 1) @[TensorStore.scala 72:35]
    node _T_721 = add(waddr_nxt, xstride_bytes) @[TensorStore.scala 73:36]
    node xfer_stride_addr = tail(_T_721, 1) @[TensorStore.scala 73:36]
    node _T_722 = rem(xfer_init_addr, UInt<12>("h0800")) @[TensorStore.scala 75:55]
    node _T_723 = sub(UInt<12>("h0800"), _T_722) @[TensorStore.scala 75:38]
    node _T_724 = asUInt(_T_723) @[TensorStore.scala 75:38]
    node xfer_init_bytes = tail(_T_724, 1) @[TensorStore.scala 75:38]
    node xfer_init_pulses = shr(xfer_init_bytes, 3) @[TensorStore.scala 76:43]
    node _T_725 = rem(xfer_split_addr, UInt<12>("h0800")) @[TensorStore.scala 77:56]
    node _T_726 = sub(UInt<12>("h0800"), _T_725) @[TensorStore.scala 77:38]
    node _T_727 = asUInt(_T_726) @[TensorStore.scala 77:38]
    node xfer_split_bytes = tail(_T_727, 1) @[TensorStore.scala 77:38]
    node xfer_split_pulses = shr(xfer_split_bytes, 3) @[TensorStore.scala 78:44]
    node _T_728 = rem(xfer_stride_addr, UInt<12>("h0800")) @[TensorStore.scala 79:57]
    node _T_729 = sub(UInt<12>("h0800"), _T_728) @[TensorStore.scala 79:38]
    node _T_730 = asUInt(_T_729) @[TensorStore.scala 79:38]
    node xfer_stride_bytes = tail(_T_730, 1) @[TensorStore.scala 79:38]
    node xfer_stride_pulses = shr(xfer_stride_bytes, 3) @[TensorStore.scala 80:45]
    reg state : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[TensorStore.scala 83:22]
    node _T_732 = eq(UInt<3>("h00"), state) @[Conditional.scala 37:30]
    when _T_732 : @[Conditional.scala 40:58]
      xfer_bytes <= xfer_init_bytes @[TensorStore.scala 88:18]
      when io.start : @[TensorStore.scala 89:23]
        state <= UInt<3>("h01") @[TensorStore.scala 90:15]
        node _T_733 = lt(xsize, xfer_init_pulses) @[TensorStore.scala 91:21]
        when _T_733 : @[TensorStore.scala 91:41]
          xlen <= xsize @[TensorStore.scala 92:16]
          xrem <= UInt<1>("h00") @[TensorStore.scala 93:16]
          skip @[TensorStore.scala 91:41]
        else : @[TensorStore.scala 94:21]
          node _T_736 = sub(xfer_init_pulses, UInt<1>("h01")) @[TensorStore.scala 95:36]
          node _T_737 = asUInt(_T_736) @[TensorStore.scala 95:36]
          node _T_738 = tail(_T_737, 1) @[TensorStore.scala 95:36]
          xlen <= _T_738 @[TensorStore.scala 95:16]
          node _T_739 = sub(xsize, xfer_init_pulses) @[TensorStore.scala 96:25]
          node _T_740 = asUInt(_T_739) @[TensorStore.scala 96:25]
          node _T_741 = tail(_T_740, 1) @[TensorStore.scala 96:25]
          xrem <= _T_741 @[TensorStore.scala 96:16]
          skip @[TensorStore.scala 94:21]
        skip @[TensorStore.scala 89:23]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_742 = eq(UInt<3>("h01"), state) @[Conditional.scala 37:30]
      when _T_742 : @[Conditional.scala 39:67]
        when io.vme_wr.cmd.ready : @[TensorStore.scala 101:33]
          state <= UInt<3>("h02") @[TensorStore.scala 102:15]
          skip @[TensorStore.scala 101:33]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_743 = eq(UInt<3>("h02"), state) @[Conditional.scala 37:30]
        when _T_743 : @[Conditional.scala 39:67]
          when io.vme_wr.data.ready : @[TensorStore.scala 106:34]
            node _T_744 = eq(xcnt, xlen) @[TensorStore.scala 107:19]
            when _T_744 : @[TensorStore.scala 107:29]
              state <= UInt<3>("h04") @[TensorStore.scala 108:17]
              skip @[TensorStore.scala 107:29]
            else : @[TensorStore.scala 109:49]
              node _T_746 = eq(tag, UInt<1>("h01")) @[TensorStore.scala 109:24]
              when _T_746 : @[TensorStore.scala 109:49]
                state <= UInt<3>("h03") @[TensorStore.scala 110:17]
                skip @[TensorStore.scala 109:49]
            skip @[TensorStore.scala 106:34]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_747 = eq(UInt<3>("h03"), state) @[Conditional.scala 37:30]
          when _T_747 : @[Conditional.scala 39:67]
            state <= UInt<3>("h02") @[TensorStore.scala 115:13]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_748 = eq(UInt<3>("h04"), state) @[Conditional.scala 37:30]
            when _T_748 : @[Conditional.scala 39:67]
              when io.vme_wr.ack : @[TensorStore.scala 118:27]
                node _T_750 = eq(xrem, UInt<1>("h00")) @[TensorStore.scala 119:19]
                when _T_750 : @[TensorStore.scala 119:28]
                  node _T_752 = sub(dec.ysize, UInt<1>("h01")) @[TensorStore.scala 120:31]
                  node _T_753 = asUInt(_T_752) @[TensorStore.scala 120:31]
                  node _T_754 = tail(_T_753, 1) @[TensorStore.scala 120:31]
                  node _T_755 = eq(ycnt, _T_754) @[TensorStore.scala 120:21]
                  when _T_755 : @[TensorStore.scala 120:38]
                    state <= UInt<3>("h00") @[TensorStore.scala 121:19]
                    skip @[TensorStore.scala 120:38]
                  else : @[TensorStore.scala 122:23]
                    state <= UInt<3>("h01") @[TensorStore.scala 123:19]
                    xfer_bytes <= xfer_stride_bytes @[TensorStore.scala 124:24]
                    node _T_756 = lt(xsize, xfer_stride_pulses) @[TensorStore.scala 125:24]
                    when _T_756 : @[TensorStore.scala 125:46]
                      xlen <= xsize @[TensorStore.scala 126:20]
                      xrem <= UInt<1>("h00") @[TensorStore.scala 127:20]
                      skip @[TensorStore.scala 125:46]
                    else : @[TensorStore.scala 128:25]
                      node _T_759 = sub(xfer_stride_pulses, UInt<1>("h01")) @[TensorStore.scala 129:42]
                      node _T_760 = asUInt(_T_759) @[TensorStore.scala 129:42]
                      node _T_761 = tail(_T_760, 1) @[TensorStore.scala 129:42]
                      xlen <= _T_761 @[TensorStore.scala 129:20]
                      node _T_762 = sub(xsize, xfer_stride_pulses) @[TensorStore.scala 130:29]
                      node _T_763 = asUInt(_T_762) @[TensorStore.scala 130:29]
                      node _T_764 = tail(_T_763, 1) @[TensorStore.scala 130:29]
                      xrem <= _T_764 @[TensorStore.scala 130:20]
                      skip @[TensorStore.scala 128:25]
                    skip @[TensorStore.scala 122:23]
                  skip @[TensorStore.scala 119:28]
                else : @[TensorStore.scala 134:45]
                  node _T_765 = lt(xrem, xfer_split_pulses) @[TensorStore.scala 134:24]
                  when _T_765 : @[TensorStore.scala 134:45]
                    state <= UInt<3>("h01") @[TensorStore.scala 135:17]
                    xfer_bytes <= xfer_split_bytes @[TensorStore.scala 136:22]
                    xlen <= xrem @[TensorStore.scala 137:16]
                    xrem <= UInt<1>("h00") @[TensorStore.scala 138:16]
                    skip @[TensorStore.scala 134:45]
                  else : @[TensorStore.scala 140:20]
                    state <= UInt<3>("h01") @[TensorStore.scala 141:17]
                    xfer_bytes <= xfer_split_bytes @[TensorStore.scala 142:22]
                    node _T_768 = sub(xfer_split_pulses, UInt<1>("h01")) @[TensorStore.scala 143:37]
                    node _T_769 = asUInt(_T_768) @[TensorStore.scala 143:37]
                    node _T_770 = tail(_T_769, 1) @[TensorStore.scala 143:37]
                    xlen <= _T_770 @[TensorStore.scala 143:16]
                    node _T_771 = sub(xrem, xfer_split_pulses) @[TensorStore.scala 144:24]
                    node _T_772 = asUInt(_T_771) @[TensorStore.scala 144:24]
                    node _T_773 = tail(_T_772, 1) @[TensorStore.scala 144:24]
                    xrem <= _T_773 @[TensorStore.scala 144:16]
                    skip @[TensorStore.scala 140:20]
                skip @[TensorStore.scala 118:27]
              skip @[Conditional.scala 39:67]
    smem tensorFile_0 : UInt<64>[2][2048] @[TensorStore.scala 152:16]
    wire wdata_t : UInt<64>[2] @[TensorStore.scala 154:21]
    wire no_mask : UInt<1>[2] @[TensorStore.scala 155:21]
    wdata_t[0] is invalid @[TensorStore.scala 157:11]
    wdata_t[1] is invalid @[TensorStore.scala 157:11]
    no_mask[0] <= UInt<1>("h01") @[TensorStore.scala 159:7]
    no_mask[1] <= UInt<1>("h01") @[TensorStore.scala 159:7]
    node _T_798 = cat(io.tensor.wr.bits.data[0][1], io.tensor.wr.bits.data[0][0]) @[TensorStore.scala 163:46]
    node _T_799 = cat(io.tensor.wr.bits.data[0][3], io.tensor.wr.bits.data[0][2]) @[TensorStore.scala 163:46]
    node _T_800 = cat(_T_799, _T_798) @[TensorStore.scala 163:46]
    node _T_801 = cat(io.tensor.wr.bits.data[0][5], io.tensor.wr.bits.data[0][4]) @[TensorStore.scala 163:46]
    node _T_802 = cat(io.tensor.wr.bits.data[0][7], io.tensor.wr.bits.data[0][6]) @[TensorStore.scala 163:46]
    node _T_803 = cat(_T_802, _T_801) @[TensorStore.scala 163:46]
    node _T_804 = cat(_T_803, _T_800) @[TensorStore.scala 163:46]
    node _T_805 = cat(io.tensor.wr.bits.data[0][9], io.tensor.wr.bits.data[0][8]) @[TensorStore.scala 163:46]
    node _T_806 = cat(io.tensor.wr.bits.data[0][11], io.tensor.wr.bits.data[0][10]) @[TensorStore.scala 163:46]
    node _T_807 = cat(_T_806, _T_805) @[TensorStore.scala 163:46]
    node _T_808 = cat(io.tensor.wr.bits.data[0][13], io.tensor.wr.bits.data[0][12]) @[TensorStore.scala 163:46]
    node _T_809 = cat(io.tensor.wr.bits.data[0][15], io.tensor.wr.bits.data[0][14]) @[TensorStore.scala 163:46]
    node _T_810 = cat(_T_809, _T_808) @[TensorStore.scala 163:46]
    node _T_811 = cat(_T_810, _T_807) @[TensorStore.scala 163:46]
    node _T_812 = cat(_T_811, _T_804) @[TensorStore.scala 163:46]
    wire _T_821 : UInt<64>[2] @[TensorStore.scala 163:61]
    wire _T_833 : UInt<128>
    _T_833 <= _T_812
    node _T_834 = bits(_T_833, 63, 0) @[TensorStore.scala 163:61]
    _T_821[0] <= _T_834 @[TensorStore.scala 163:61]
    node _T_835 = bits(_T_833, 127, 64) @[TensorStore.scala 163:61]
    _T_821[1] <= _T_835 @[TensorStore.scala 163:61]
    when io.tensor.wr.valid : @[TensorStore.scala 164:30]
      write mport _T_836 = tensorFile_0[io.tensor.wr.bits.idx], clock
      when no_mask[0] :
        _T_836[0] <= _T_821[0]
        skip
      when no_mask[1] :
        _T_836[1] <= _T_821[1]
        skip
      skip @[TensorStore.scala 164:30]
    node _T_844 = eq(state, UInt<3>("h04")) @[TensorStore.scala 170:22]
    node _T_845 = and(_T_844, io.vme_wr.ack) @[TensorStore.scala 170:36]
    node _T_847 = add(xlen, UInt<1>("h01")) @[TensorStore.scala 172:19]
    node _T_848 = tail(_T_847, 1) @[TensorStore.scala 172:19]
    node _T_849 = eq(xcnt, _T_848) @[TensorStore.scala 172:10]
    node _T_850 = and(_T_845, _T_849) @[TensorStore.scala 171:19]
    node _T_852 = eq(xrem, UInt<1>("h00")) @[TensorStore.scala 173:10]
    node _T_853 = and(_T_850, _T_852) @[TensorStore.scala 172:25]
    node _T_855 = sub(dec.ysize, UInt<1>("h01")) @[TensorStore.scala 174:20]
    node _T_856 = asUInt(_T_855) @[TensorStore.scala 174:20]
    node _T_857 = tail(_T_856, 1) @[TensorStore.scala 174:20]
    node _T_858 = neq(ycnt, _T_857) @[TensorStore.scala 174:10]
    node stride = and(_T_853, _T_858) @[TensorStore.scala 173:18]
    node _T_859 = eq(state, UInt<3>("h00")) @[TensorStore.scala 176:14]
    when _T_859 : @[TensorStore.scala 176:25]
      ycnt <= UInt<1>("h00") @[TensorStore.scala 177:10]
      skip @[TensorStore.scala 176:25]
    else : @[TensorStore.scala 178:22]
      when stride : @[TensorStore.scala 178:22]
        node _T_862 = add(ycnt, UInt<1>("h01")) @[TensorStore.scala 179:18]
        node _T_863 = tail(_T_862, 1) @[TensorStore.scala 179:18]
        ycnt <= _T_863 @[TensorStore.scala 179:10]
        skip @[TensorStore.scala 178:22]
    node _T_864 = eq(state, UInt<3>("h01")) @[TensorStore.scala 182:14]
    node _T_866 = eq(tag, UInt<1>("h01")) @[TensorStore.scala 182:35]
    node _T_867 = or(_T_864, _T_866) @[TensorStore.scala 182:28]
    when _T_867 : @[TensorStore.scala 182:60]
      tag <= UInt<1>("h00") @[TensorStore.scala 183:9]
      skip @[TensorStore.scala 182:60]
    else : @[TensorStore.scala 184:37]
      node _T_869 = and(io.vme_wr.data.ready, io.vme_wr.data.valid) @[Decoupled.scala 37:37]
      when _T_869 : @[TensorStore.scala 184:37]
        node _T_871 = add(tag, UInt<1>("h01")) @[TensorStore.scala 185:16]
        node _T_872 = tail(_T_871, 1) @[TensorStore.scala 185:16]
        tag <= _T_872 @[TensorStore.scala 185:9]
        skip @[TensorStore.scala 184:37]
    node _T_873 = eq(state, UInt<3>("h01")) @[TensorStore.scala 189:11]
    node _T_875 = eq(set, UInt<1>("h00")) @[TensorStore.scala 189:33]
    node _T_877 = eq(tag, UInt<1>("h01")) @[TensorStore.scala 189:65]
    node _T_878 = and(_T_875, _T_877) @[TensorStore.scala 189:58]
    node _T_879 = or(_T_873, _T_878) @[TensorStore.scala 189:25]
    when _T_879 : @[TensorStore.scala 189:91]
      set <= UInt<1>("h00") @[TensorStore.scala 190:9]
      skip @[TensorStore.scala 189:91]
    else : @[TensorStore.scala 191:68]
      node _T_881 = and(io.vme_wr.data.ready, io.vme_wr.data.valid) @[Decoupled.scala 37:37]
      node _T_883 = eq(tag, UInt<1>("h01")) @[TensorStore.scala 191:43]
      node _T_884 = and(_T_881, _T_883) @[TensorStore.scala 191:36]
      when _T_884 : @[TensorStore.scala 191:68]
        node _T_886 = add(set, UInt<1>("h01")) @[TensorStore.scala 192:16]
        node _T_887 = tail(_T_886, 1) @[TensorStore.scala 192:16]
        set <= _T_887 @[TensorStore.scala 192:9]
        skip @[TensorStore.scala 191:68]
    reg raddr_cur : UInt<11>, clock @[TensorStore.scala 195:22]
    reg raddr_nxt : UInt<11>, clock @[TensorStore.scala 196:22]
    node _T_890 = eq(state, UInt<3>("h00")) @[TensorStore.scala 197:14]
    when _T_890 : @[TensorStore.scala 197:25]
      raddr_cur <= dec.sram_offset @[TensorStore.scala 198:15]
      raddr_nxt <= dec.sram_offset @[TensorStore.scala 199:15]
      skip @[TensorStore.scala 197:25]
    else : @[TensorStore.scala 200:100]
      node _T_891 = and(io.vme_wr.data.ready, io.vme_wr.data.valid) @[Decoupled.scala 37:37]
      node _T_893 = eq(set, UInt<1>("h00")) @[TensorStore.scala 200:43]
      node _T_894 = and(_T_891, _T_893) @[TensorStore.scala 200:36]
      node _T_896 = eq(tag, UInt<1>("h01")) @[TensorStore.scala 200:75]
      node _T_897 = and(_T_894, _T_896) @[TensorStore.scala 200:68]
      when _T_897 : @[TensorStore.scala 200:100]
        node _T_899 = add(raddr_cur, UInt<1>("h01")) @[TensorStore.scala 201:28]
        node _T_900 = tail(_T_899, 1) @[TensorStore.scala 201:28]
        raddr_cur <= _T_900 @[TensorStore.scala 201:15]
        skip @[TensorStore.scala 200:100]
      else : @[TensorStore.scala 202:22]
        when stride : @[TensorStore.scala 202:22]
          node _T_901 = add(raddr_nxt, dec.xsize) @[TensorStore.scala 203:28]
          node _T_902 = tail(_T_901, 1) @[TensorStore.scala 203:28]
          raddr_cur <= _T_902 @[TensorStore.scala 203:15]
          node _T_903 = add(raddr_nxt, dec.xsize) @[TensorStore.scala 204:28]
          node _T_904 = tail(_T_903, 1) @[TensorStore.scala 204:28]
          raddr_nxt <= _T_904 @[TensorStore.scala 204:15]
          skip @[TensorStore.scala 202:22]
    node _T_906 = eq(state, UInt<3>("h01")) @[TensorStore.scala 209:43]
    node _T_907 = eq(state, UInt<3>("h03")) @[TensorStore.scala 209:65]
    node _T_908 = or(_T_906, _T_907) @[TensorStore.scala 209:57]
    wire _T_910 : UInt @[TensorStore.scala 209:25]
    _T_910 is invalid @[TensorStore.scala 209:25]
    when _T_908 : @[TensorStore.scala 209:25]
      _T_910 <= raddr_cur @[TensorStore.scala 209:25]
      node _T_912 = or(_T_910, UInt<11>("h00")) @[TensorStore.scala 209:25]
      node _T_913 = bits(_T_912, 10, 0) @[TensorStore.scala 209:25]
      read mport _T_914 = tensorFile_0[_T_913], clock @[TensorStore.scala 209:25]
      skip @[TensorStore.scala 209:25]
    wire _T_942 : UInt<64>[2] @[TensorStore.scala 211:42]
    wire _T_957 : UInt<128>
    _T_957 <= UInt<1>("h00")
    node _T_958 = bits(_T_957, 63, 0) @[TensorStore.scala 211:42]
    _T_942[0] <= _T_958 @[TensorStore.scala 211:42]
    node _T_959 = bits(_T_957, 127, 64) @[TensorStore.scala 211:42]
    _T_942[1] <= _T_959 @[TensorStore.scala 211:42]
    node _T_960 = eq(UInt<1>("h00"), set) @[Mux.scala 46:19]
    node mdata = mux(_T_960, _T_914, _T_942) @[Mux.scala 46:16]
    node _T_971 = eq(state, UInt<3>("h00")) @[TensorStore.scala 214:14]
    when _T_971 : @[TensorStore.scala 214:25]
      waddr_cur <= xfer_init_addr @[TensorStore.scala 215:15]
      waddr_nxt <= xfer_init_addr @[TensorStore.scala 216:15]
      skip @[TensorStore.scala 214:25]
    else : @[TensorStore.scala 217:68]
      node _T_972 = eq(state, UInt<3>("h04")) @[TensorStore.scala 217:20]
      node _T_973 = and(_T_972, io.vme_wr.ack) @[TensorStore.scala 217:34]
      node _T_975 = neq(xrem, UInt<1>("h00")) @[TensorStore.scala 217:59]
      node _T_976 = and(_T_973, _T_975) @[TensorStore.scala 217:51]
      when _T_976 : @[TensorStore.scala 217:68]
        waddr_cur <= xfer_split_addr @[TensorStore.scala 218:15]
        skip @[TensorStore.scala 217:68]
      else : @[TensorStore.scala 219:22]
        when stride : @[TensorStore.scala 219:22]
          waddr_cur <= xfer_stride_addr @[TensorStore.scala 220:15]
          waddr_nxt <= xfer_stride_addr @[TensorStore.scala 221:15]
          skip @[TensorStore.scala 219:22]
    node _T_977 = eq(state, UInt<3>("h01")) @[TensorStore.scala 224:32]
    io.vme_wr.cmd.valid <= _T_977 @[TensorStore.scala 224:23]
    io.vme_wr.cmd.bits.addr <= waddr_cur @[TensorStore.scala 225:27]
    io.vme_wr.cmd.bits.len <= xlen @[TensorStore.scala 226:26]
    node _T_978 = eq(state, UInt<3>("h02")) @[TensorStore.scala 228:33]
    io.vme_wr.data.valid <= _T_978 @[TensorStore.scala 228:24]
    node _T_982 = bits(tag, 0, 0)
    io.vme_wr.data.bits <= mdata[_T_982] @[TensorStore.scala 229:23]
    node _T_983 = eq(state, UInt<3>("h01")) @[TensorStore.scala 231:14]
    when _T_983 : @[TensorStore.scala 231:29]
      xcnt <= UInt<1>("h00") @[TensorStore.scala 232:10]
      skip @[TensorStore.scala 231:29]
    else : @[TensorStore.scala 233:37]
      node _T_985 = and(io.vme_wr.data.ready, io.vme_wr.data.valid) @[Decoupled.scala 37:37]
      when _T_985 : @[TensorStore.scala 233:37]
        node _T_987 = add(xcnt, UInt<1>("h01")) @[TensorStore.scala 234:18]
        node _T_988 = tail(_T_987, 1) @[TensorStore.scala 234:18]
        xcnt <= _T_988 @[TensorStore.scala 234:10]
        skip @[TensorStore.scala 233:37]
    io.tensor.rd.data.valid <= UInt<1>("h00") @[TensorUtil.scala 120:19]
    io.tensor.rd.data.bits[0][0] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][1] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][2] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][3] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][4] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][5] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][6] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][7] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][8] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][9] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][10] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][11] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][12] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][13] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][14] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    io.tensor.rd.data.bits[0][15] <= UInt<1>("h00") @[TensorUtil.scala 123:11]
    node _T_1006 = eq(state, UInt<3>("h04")) @[TensorStore.scala 241:20]
    node _T_1007 = and(_T_1006, io.vme_wr.ack) @[TensorStore.scala 241:34]
    node _T_1009 = eq(xrem, UInt<1>("h00")) @[TensorStore.scala 241:57]
    node _T_1010 = and(_T_1007, _T_1009) @[TensorStore.scala 241:50]
    node _T_1012 = sub(dec.ysize, UInt<1>("h01")) @[TensorStore.scala 241:82]
    node _T_1013 = asUInt(_T_1012) @[TensorStore.scala 241:82]
    node _T_1014 = tail(_T_1013, 1) @[TensorStore.scala 241:82]
    node _T_1015 = eq(ycnt, _T_1014) @[TensorStore.scala 241:72]
    node _T_1016 = and(_T_1010, _T_1015) @[TensorStore.scala 241:65]
    io.done <= _T_1016 @[TensorStore.scala 241:11]
    
  module Store : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip i_post : UInt<1>, o_post : UInt<1>, flip inst : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<128>}, flip out_baddr : UInt<32>, vme_wr : {cmd : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}, data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip ack : UInt<1>}, out : {rd : {flip idx : {valid : UInt<1>, bits : UInt<11>}, data : {valid : UInt<1>, bits : UInt<8>[16][1]}}, flip wr : {valid : UInt<1>, bits : {idx : UInt<11>, data : UInt<8>[16][1]}}}}
    
    reg state : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Store.scala 44:22]
    inst s of Semaphore_3 @[Store.scala 46:17]
    s.clock <= clock
    s.reset <= reset
    inst inst_q of Queue_3 @[Store.scala 47:22]
    inst_q.clock <= clock
    inst_q.reset <= reset
    inst dec of StoreDecode @[Store.scala 49:19]
    dec.clock <= clock
    dec.reset <= reset
    dec.io.inst <= inst_q.io.deq.bits @[Store.scala 50:15]
    inst tensorStore of TensorStore @[Store.scala 52:27]
    tensorStore.clock <= clock
    tensorStore.reset <= reset
    node _T_597 = mux(dec.io.pop_prev, s.io.sready, UInt<1>("h01")) @[Store.scala 54:40]
    node start = and(inst_q.io.deq.valid, _T_597) @[Store.scala 54:35]
    node _T_598 = eq(UInt<2>("h00"), state) @[Conditional.scala 37:30]
    when _T_598 : @[Conditional.scala 40:58]
      when start : @[Store.scala 60:19]
        when dec.io.isSync : @[Store.scala 61:29]
          state <= UInt<2>("h01") @[Store.scala 62:17]
          skip @[Store.scala 61:29]
        else : @[Store.scala 63:36]
          when dec.io.isStore : @[Store.scala 63:36]
            state <= UInt<2>("h02") @[Store.scala 64:17]
            skip @[Store.scala 63:36]
        skip @[Store.scala 60:19]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_599 = eq(UInt<2>("h01"), state) @[Conditional.scala 37:30]
      when _T_599 : @[Conditional.scala 39:67]
        state <= UInt<2>("h00") @[Store.scala 69:13]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_600 = eq(UInt<2>("h02"), state) @[Conditional.scala 37:30]
        when _T_600 : @[Conditional.scala 39:67]
          when tensorStore.io.done : @[Store.scala 72:18]
            state <= UInt<2>("h00") @[Store.scala 73:15]
            skip @[Store.scala 72:18]
          skip @[Conditional.scala 39:67]
    inst_q.io.enq.bits <= io.inst.bits @[Store.scala 79:17]
    inst_q.io.enq.valid <= io.inst.valid @[Store.scala 79:17]
    io.inst.ready <= inst_q.io.enq.ready @[Store.scala 79:17]
    node _T_601 = eq(state, UInt<2>("h02")) @[Store.scala 80:33]
    node _T_602 = and(_T_601, tensorStore.io.done) @[Store.scala 80:42]
    node _T_603 = eq(state, UInt<2>("h01")) @[Store.scala 80:59]
    node _T_604 = or(_T_602, _T_603) @[Store.scala 80:50]
    inst_q.io.deq.ready <= _T_604 @[Store.scala 80:23]
    node _T_605 = eq(state, UInt<2>("h00")) @[Store.scala 83:33]
    node _T_606 = and(_T_605, start) @[Store.scala 83:43]
    node _T_607 = and(_T_606, dec.io.isStore) @[Store.scala 83:51]
    tensorStore.io.start <= _T_607 @[Store.scala 83:24]
    tensorStore.io.inst <= inst_q.io.deq.bits @[Store.scala 84:23]
    tensorStore.io.baddr <= io.out_baddr @[Store.scala 85:24]
    tensorStore.io.vme_wr.ack <= io.vme_wr.ack @[Store.scala 86:13]
    io.vme_wr.data.bits <= tensorStore.io.vme_wr.data.bits @[Store.scala 86:13]
    io.vme_wr.data.valid <= tensorStore.io.vme_wr.data.valid @[Store.scala 86:13]
    tensorStore.io.vme_wr.data.ready <= io.vme_wr.data.ready @[Store.scala 86:13]
    io.vme_wr.cmd.bits.len <= tensorStore.io.vme_wr.cmd.bits.len @[Store.scala 86:13]
    io.vme_wr.cmd.bits.addr <= tensorStore.io.vme_wr.cmd.bits.addr @[Store.scala 86:13]
    io.vme_wr.cmd.valid <= tensorStore.io.vme_wr.cmd.valid @[Store.scala 86:13]
    tensorStore.io.vme_wr.cmd.ready <= io.vme_wr.cmd.ready @[Store.scala 86:13]
    tensorStore.io.tensor.wr.bits.data[0][0] <= io.out.wr.bits.data[0][0] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][1] <= io.out.wr.bits.data[0][1] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][2] <= io.out.wr.bits.data[0][2] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][3] <= io.out.wr.bits.data[0][3] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][4] <= io.out.wr.bits.data[0][4] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][5] <= io.out.wr.bits.data[0][5] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][6] <= io.out.wr.bits.data[0][6] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][7] <= io.out.wr.bits.data[0][7] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][8] <= io.out.wr.bits.data[0][8] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][9] <= io.out.wr.bits.data[0][9] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][10] <= io.out.wr.bits.data[0][10] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][11] <= io.out.wr.bits.data[0][11] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][12] <= io.out.wr.bits.data[0][12] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][13] <= io.out.wr.bits.data[0][13] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][14] <= io.out.wr.bits.data[0][14] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.data[0][15] <= io.out.wr.bits.data[0][15] @[Store.scala 87:25]
    tensorStore.io.tensor.wr.bits.idx <= io.out.wr.bits.idx @[Store.scala 87:25]
    tensorStore.io.tensor.wr.valid <= io.out.wr.valid @[Store.scala 87:25]
    io.out.rd.data.bits[0][0] <= tensorStore.io.tensor.rd.data.bits[0][0] @[Store.scala 87:25]
    io.out.rd.data.bits[0][1] <= tensorStore.io.tensor.rd.data.bits[0][1] @[Store.scala 87:25]
    io.out.rd.data.bits[0][2] <= tensorStore.io.tensor.rd.data.bits[0][2] @[Store.scala 87:25]
    io.out.rd.data.bits[0][3] <= tensorStore.io.tensor.rd.data.bits[0][3] @[Store.scala 87:25]
    io.out.rd.data.bits[0][4] <= tensorStore.io.tensor.rd.data.bits[0][4] @[Store.scala 87:25]
    io.out.rd.data.bits[0][5] <= tensorStore.io.tensor.rd.data.bits[0][5] @[Store.scala 87:25]
    io.out.rd.data.bits[0][6] <= tensorStore.io.tensor.rd.data.bits[0][6] @[Store.scala 87:25]
    io.out.rd.data.bits[0][7] <= tensorStore.io.tensor.rd.data.bits[0][7] @[Store.scala 87:25]
    io.out.rd.data.bits[0][8] <= tensorStore.io.tensor.rd.data.bits[0][8] @[Store.scala 87:25]
    io.out.rd.data.bits[0][9] <= tensorStore.io.tensor.rd.data.bits[0][9] @[Store.scala 87:25]
    io.out.rd.data.bits[0][10] <= tensorStore.io.tensor.rd.data.bits[0][10] @[Store.scala 87:25]
    io.out.rd.data.bits[0][11] <= tensorStore.io.tensor.rd.data.bits[0][11] @[Store.scala 87:25]
    io.out.rd.data.bits[0][12] <= tensorStore.io.tensor.rd.data.bits[0][12] @[Store.scala 87:25]
    io.out.rd.data.bits[0][13] <= tensorStore.io.tensor.rd.data.bits[0][13] @[Store.scala 87:25]
    io.out.rd.data.bits[0][14] <= tensorStore.io.tensor.rd.data.bits[0][14] @[Store.scala 87:25]
    io.out.rd.data.bits[0][15] <= tensorStore.io.tensor.rd.data.bits[0][15] @[Store.scala 87:25]
    io.out.rd.data.valid <= tensorStore.io.tensor.rd.data.valid @[Store.scala 87:25]
    tensorStore.io.tensor.rd.idx.bits <= io.out.rd.idx.bits @[Store.scala 87:25]
    tensorStore.io.tensor.rd.idx.valid <= io.out.rd.idx.valid @[Store.scala 87:25]
    s.io.spost <= io.i_post @[Store.scala 90:14]
    node _T_608 = eq(state, UInt<2>("h00")) @[Store.scala 91:42]
    node _T_609 = and(_T_608, start) @[Store.scala 91:52]
    node _T_610 = and(dec.io.pop_prev, _T_609) @[Store.scala 91:33]
    s.io.swait <= _T_610 @[Store.scala 91:14]
    node _T_611 = eq(state, UInt<2>("h02")) @[Store.scala 92:43]
    node _T_612 = and(_T_611, tensorStore.io.done) @[Store.scala 92:52]
    node _T_613 = eq(state, UInt<2>("h01")) @[Store.scala 92:69]
    node _T_614 = or(_T_612, _T_613) @[Store.scala 92:60]
    node _T_615 = and(dec.io.push_prev, _T_614) @[Store.scala 92:33]
    io.o_post <= _T_615 @[Store.scala 92:13]
    
  module EventCounters : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip launch : UInt<1>, flip finish : UInt<1>, ecnt : {valid : UInt<1>, bits : UInt<32>}[1], ucnt : {valid : UInt<1>, bits : UInt<32>}[1], flip acc_wr_event : UInt<1>}
    
    reg cycle_cnt : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[EventCounters.scala 50:26]
    node _T_38 = eq(io.finish, UInt<1>("h00")) @[EventCounters.scala 51:21]
    node _T_39 = and(io.launch, _T_38) @[EventCounters.scala 51:18]
    when _T_39 : @[EventCounters.scala 51:33]
      node _T_41 = add(cycle_cnt, UInt<1>("h01")) @[EventCounters.scala 52:28]
      node _T_42 = tail(_T_41, 1) @[EventCounters.scala 52:28]
      cycle_cnt <= _T_42 @[EventCounters.scala 52:15]
      skip @[EventCounters.scala 51:33]
    else : @[EventCounters.scala 53:15]
      cycle_cnt <= UInt<1>("h00") @[EventCounters.scala 54:15]
      skip @[EventCounters.scala 53:15]
    io.ecnt[0].valid <= io.finish @[EventCounters.scala 56:20]
    io.ecnt[0].bits <= cycle_cnt @[EventCounters.scala 57:19]
    reg acc_wr_count : UInt<32>, clock @[EventCounters.scala 59:25]
    node _T_46 = eq(io.launch, UInt<1>("h00")) @[EventCounters.scala 60:9]
    node _T_47 = or(_T_46, io.finish) @[EventCounters.scala 60:20]
    when _T_47 : @[EventCounters.scala 60:34]
      acc_wr_count <= UInt<1>("h00") @[EventCounters.scala 61:18]
      skip @[EventCounters.scala 60:34]
    else : @[EventCounters.scala 62:32]
      when io.acc_wr_event : @[EventCounters.scala 62:32]
        node _T_50 = add(acc_wr_count, UInt<1>("h01")) @[EventCounters.scala 63:34]
        node _T_51 = tail(_T_50, 1) @[EventCounters.scala 63:34]
        acc_wr_count <= _T_51 @[EventCounters.scala 63:18]
        skip @[EventCounters.scala 62:32]
    io.ucnt[0].valid <= io.finish @[EventCounters.scala 65:20]
    io.ucnt[0].bits <= acc_wr_count @[EventCounters.scala 66:19]
    
  module Core : 
    input clock : Clock
    input reset : UInt<1>
    output io : {vcr : {flip launch : UInt<1>, finish : UInt<1>, ecnt : {valid : UInt<1>, bits : UInt<32>}[1], flip vals : UInt<32>[1], flip ptrs : UInt<32>[6], ucnt : {valid : UInt<1>, bits : UInt<32>}[1]}, vme : {rd : {cmd : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}, flip data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}[5], wr : {cmd : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, len : UInt<8>}}, data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}, flip ack : UInt<1>}[1]}}
    
    inst fetch of Fetch @[Core.scala 66:21]
    fetch.clock <= clock
    fetch.reset <= reset
    inst load of Load @[Core.scala 67:20]
    load.clock <= clock
    load.reset <= reset
    inst compute of Compute @[Core.scala 68:23]
    compute.clock <= clock
    compute.reset <= reset
    inst store of Store @[Core.scala 69:21]
    store.clock <= clock
    store.reset <= reset
    inst ecounters of EventCounters @[Core.scala 70:25]
    ecounters.clock <= clock
    ecounters.reset <= reset
    fetch.io.vme_rd.data.bits <= io.vme.rd[0].data.bits @[Core.scala 73:16]
    fetch.io.vme_rd.data.valid <= io.vme.rd[0].data.valid @[Core.scala 73:16]
    io.vme.rd[0].data.ready <= fetch.io.vme_rd.data.ready @[Core.scala 73:16]
    io.vme.rd[0].cmd.bits.len <= fetch.io.vme_rd.cmd.bits.len @[Core.scala 73:16]
    io.vme.rd[0].cmd.bits.addr <= fetch.io.vme_rd.cmd.bits.addr @[Core.scala 73:16]
    io.vme.rd[0].cmd.valid <= fetch.io.vme_rd.cmd.valid @[Core.scala 73:16]
    fetch.io.vme_rd.cmd.ready <= io.vme.rd[0].cmd.ready @[Core.scala 73:16]
    compute.io.vme_rd[0].data.bits <= io.vme.rd[1].data.bits @[Core.scala 74:16]
    compute.io.vme_rd[0].data.valid <= io.vme.rd[1].data.valid @[Core.scala 74:16]
    io.vme.rd[1].data.ready <= compute.io.vme_rd[0].data.ready @[Core.scala 74:16]
    io.vme.rd[1].cmd.bits.len <= compute.io.vme_rd[0].cmd.bits.len @[Core.scala 74:16]
    io.vme.rd[1].cmd.bits.addr <= compute.io.vme_rd[0].cmd.bits.addr @[Core.scala 74:16]
    io.vme.rd[1].cmd.valid <= compute.io.vme_rd[0].cmd.valid @[Core.scala 74:16]
    compute.io.vme_rd[0].cmd.ready <= io.vme.rd[1].cmd.ready @[Core.scala 74:16]
    load.io.vme_rd[0].data.bits <= io.vme.rd[2].data.bits @[Core.scala 75:16]
    load.io.vme_rd[0].data.valid <= io.vme.rd[2].data.valid @[Core.scala 75:16]
    io.vme.rd[2].data.ready <= load.io.vme_rd[0].data.ready @[Core.scala 75:16]
    io.vme.rd[2].cmd.bits.len <= load.io.vme_rd[0].cmd.bits.len @[Core.scala 75:16]
    io.vme.rd[2].cmd.bits.addr <= load.io.vme_rd[0].cmd.bits.addr @[Core.scala 75:16]
    io.vme.rd[2].cmd.valid <= load.io.vme_rd[0].cmd.valid @[Core.scala 75:16]
    load.io.vme_rd[0].cmd.ready <= io.vme.rd[2].cmd.ready @[Core.scala 75:16]
    load.io.vme_rd[1].data.bits <= io.vme.rd[3].data.bits @[Core.scala 76:16]
    load.io.vme_rd[1].data.valid <= io.vme.rd[3].data.valid @[Core.scala 76:16]
    io.vme.rd[3].data.ready <= load.io.vme_rd[1].data.ready @[Core.scala 76:16]
    io.vme.rd[3].cmd.bits.len <= load.io.vme_rd[1].cmd.bits.len @[Core.scala 76:16]
    io.vme.rd[3].cmd.bits.addr <= load.io.vme_rd[1].cmd.bits.addr @[Core.scala 76:16]
    io.vme.rd[3].cmd.valid <= load.io.vme_rd[1].cmd.valid @[Core.scala 76:16]
    load.io.vme_rd[1].cmd.ready <= io.vme.rd[3].cmd.ready @[Core.scala 76:16]
    compute.io.vme_rd[1].data.bits <= io.vme.rd[4].data.bits @[Core.scala 77:16]
    compute.io.vme_rd[1].data.valid <= io.vme.rd[4].data.valid @[Core.scala 77:16]
    io.vme.rd[4].data.ready <= compute.io.vme_rd[1].data.ready @[Core.scala 77:16]
    io.vme.rd[4].cmd.bits.len <= compute.io.vme_rd[1].cmd.bits.len @[Core.scala 77:16]
    io.vme.rd[4].cmd.bits.addr <= compute.io.vme_rd[1].cmd.bits.addr @[Core.scala 77:16]
    io.vme.rd[4].cmd.valid <= compute.io.vme_rd[1].cmd.valid @[Core.scala 77:16]
    compute.io.vme_rd[1].cmd.ready <= io.vme.rd[4].cmd.ready @[Core.scala 77:16]
    store.io.vme_wr.ack <= io.vme.wr[0].ack @[Core.scala 78:16]
    io.vme.wr[0].data.bits <= store.io.vme_wr.data.bits @[Core.scala 78:16]
    io.vme.wr[0].data.valid <= store.io.vme_wr.data.valid @[Core.scala 78:16]
    store.io.vme_wr.data.ready <= io.vme.wr[0].data.ready @[Core.scala 78:16]
    io.vme.wr[0].cmd.bits.len <= store.io.vme_wr.cmd.bits.len @[Core.scala 78:16]
    io.vme.wr[0].cmd.bits.addr <= store.io.vme_wr.cmd.bits.addr @[Core.scala 78:16]
    io.vme.wr[0].cmd.valid <= store.io.vme_wr.cmd.valid @[Core.scala 78:16]
    store.io.vme_wr.cmd.ready <= io.vme.wr[0].cmd.ready @[Core.scala 78:16]
    fetch.io.launch <= io.vcr.launch @[Core.scala 81:19]
    fetch.io.ins_baddr <= io.vcr.ptrs[0] @[Core.scala 82:22]
    fetch.io.ins_count <= io.vcr.vals[0] @[Core.scala 83:22]
    load.io.i_post <= compute.io.o_post[0] @[Core.scala 86:18]
    load.io.inst.bits <= fetch.io.inst.ld.bits @[Core.scala 87:16]
    load.io.inst.valid <= fetch.io.inst.ld.valid @[Core.scala 87:16]
    fetch.io.inst.ld.ready <= load.io.inst.ready @[Core.scala 87:16]
    load.io.inp_baddr <= io.vcr.ptrs[2] @[Core.scala 88:21]
    load.io.wgt_baddr <= io.vcr.ptrs[3] @[Core.scala 89:21]
    compute.io.i_post[0] <= load.io.o_post @[Core.scala 94:24]
    compute.io.i_post[1] <= store.io.o_post @[Core.scala 95:24]
    compute.io.inst.bits <= fetch.io.inst.co.bits @[Core.scala 96:19]
    compute.io.inst.valid <= fetch.io.inst.co.valid @[Core.scala 96:19]
    fetch.io.inst.co.ready <= compute.io.inst.ready @[Core.scala 96:19]
    compute.io.uop_baddr <= io.vcr.ptrs[1] @[Core.scala 97:24]
    compute.io.acc_baddr <= io.vcr.ptrs[4] @[Core.scala 98:24]
    load.io.inp.wr.bits.data[0][0] <= compute.io.inp.wr.bits.data[0][0] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][1] <= compute.io.inp.wr.bits.data[0][1] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][2] <= compute.io.inp.wr.bits.data[0][2] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][3] <= compute.io.inp.wr.bits.data[0][3] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][4] <= compute.io.inp.wr.bits.data[0][4] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][5] <= compute.io.inp.wr.bits.data[0][5] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][6] <= compute.io.inp.wr.bits.data[0][6] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][7] <= compute.io.inp.wr.bits.data[0][7] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][8] <= compute.io.inp.wr.bits.data[0][8] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][9] <= compute.io.inp.wr.bits.data[0][9] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][10] <= compute.io.inp.wr.bits.data[0][10] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][11] <= compute.io.inp.wr.bits.data[0][11] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][12] <= compute.io.inp.wr.bits.data[0][12] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][13] <= compute.io.inp.wr.bits.data[0][13] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][14] <= compute.io.inp.wr.bits.data[0][14] @[Core.scala 99:18]
    load.io.inp.wr.bits.data[0][15] <= compute.io.inp.wr.bits.data[0][15] @[Core.scala 99:18]
    load.io.inp.wr.bits.idx <= compute.io.inp.wr.bits.idx @[Core.scala 99:18]
    load.io.inp.wr.valid <= compute.io.inp.wr.valid @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][0] <= load.io.inp.rd.data.bits[0][0] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][1] <= load.io.inp.rd.data.bits[0][1] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][2] <= load.io.inp.rd.data.bits[0][2] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][3] <= load.io.inp.rd.data.bits[0][3] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][4] <= load.io.inp.rd.data.bits[0][4] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][5] <= load.io.inp.rd.data.bits[0][5] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][6] <= load.io.inp.rd.data.bits[0][6] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][7] <= load.io.inp.rd.data.bits[0][7] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][8] <= load.io.inp.rd.data.bits[0][8] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][9] <= load.io.inp.rd.data.bits[0][9] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][10] <= load.io.inp.rd.data.bits[0][10] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][11] <= load.io.inp.rd.data.bits[0][11] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][12] <= load.io.inp.rd.data.bits[0][12] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][13] <= load.io.inp.rd.data.bits[0][13] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][14] <= load.io.inp.rd.data.bits[0][14] @[Core.scala 99:18]
    compute.io.inp.rd.data.bits[0][15] <= load.io.inp.rd.data.bits[0][15] @[Core.scala 99:18]
    compute.io.inp.rd.data.valid <= load.io.inp.rd.data.valid @[Core.scala 99:18]
    load.io.inp.rd.idx.bits <= compute.io.inp.rd.idx.bits @[Core.scala 99:18]
    load.io.inp.rd.idx.valid <= compute.io.inp.rd.idx.valid @[Core.scala 99:18]
    load.io.wgt.wr.bits.data[0][0] <= compute.io.wgt.wr.bits.data[0][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][1] <= compute.io.wgt.wr.bits.data[0][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][2] <= compute.io.wgt.wr.bits.data[0][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][3] <= compute.io.wgt.wr.bits.data[0][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][4] <= compute.io.wgt.wr.bits.data[0][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][5] <= compute.io.wgt.wr.bits.data[0][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][6] <= compute.io.wgt.wr.bits.data[0][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][7] <= compute.io.wgt.wr.bits.data[0][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][8] <= compute.io.wgt.wr.bits.data[0][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][9] <= compute.io.wgt.wr.bits.data[0][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][10] <= compute.io.wgt.wr.bits.data[0][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][11] <= compute.io.wgt.wr.bits.data[0][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][12] <= compute.io.wgt.wr.bits.data[0][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][13] <= compute.io.wgt.wr.bits.data[0][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][14] <= compute.io.wgt.wr.bits.data[0][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[0][15] <= compute.io.wgt.wr.bits.data[0][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][0] <= compute.io.wgt.wr.bits.data[1][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][1] <= compute.io.wgt.wr.bits.data[1][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][2] <= compute.io.wgt.wr.bits.data[1][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][3] <= compute.io.wgt.wr.bits.data[1][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][4] <= compute.io.wgt.wr.bits.data[1][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][5] <= compute.io.wgt.wr.bits.data[1][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][6] <= compute.io.wgt.wr.bits.data[1][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][7] <= compute.io.wgt.wr.bits.data[1][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][8] <= compute.io.wgt.wr.bits.data[1][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][9] <= compute.io.wgt.wr.bits.data[1][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][10] <= compute.io.wgt.wr.bits.data[1][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][11] <= compute.io.wgt.wr.bits.data[1][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][12] <= compute.io.wgt.wr.bits.data[1][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][13] <= compute.io.wgt.wr.bits.data[1][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][14] <= compute.io.wgt.wr.bits.data[1][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[1][15] <= compute.io.wgt.wr.bits.data[1][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][0] <= compute.io.wgt.wr.bits.data[2][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][1] <= compute.io.wgt.wr.bits.data[2][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][2] <= compute.io.wgt.wr.bits.data[2][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][3] <= compute.io.wgt.wr.bits.data[2][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][4] <= compute.io.wgt.wr.bits.data[2][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][5] <= compute.io.wgt.wr.bits.data[2][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][6] <= compute.io.wgt.wr.bits.data[2][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][7] <= compute.io.wgt.wr.bits.data[2][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][8] <= compute.io.wgt.wr.bits.data[2][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][9] <= compute.io.wgt.wr.bits.data[2][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][10] <= compute.io.wgt.wr.bits.data[2][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][11] <= compute.io.wgt.wr.bits.data[2][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][12] <= compute.io.wgt.wr.bits.data[2][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][13] <= compute.io.wgt.wr.bits.data[2][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][14] <= compute.io.wgt.wr.bits.data[2][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[2][15] <= compute.io.wgt.wr.bits.data[2][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][0] <= compute.io.wgt.wr.bits.data[3][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][1] <= compute.io.wgt.wr.bits.data[3][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][2] <= compute.io.wgt.wr.bits.data[3][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][3] <= compute.io.wgt.wr.bits.data[3][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][4] <= compute.io.wgt.wr.bits.data[3][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][5] <= compute.io.wgt.wr.bits.data[3][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][6] <= compute.io.wgt.wr.bits.data[3][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][7] <= compute.io.wgt.wr.bits.data[3][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][8] <= compute.io.wgt.wr.bits.data[3][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][9] <= compute.io.wgt.wr.bits.data[3][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][10] <= compute.io.wgt.wr.bits.data[3][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][11] <= compute.io.wgt.wr.bits.data[3][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][12] <= compute.io.wgt.wr.bits.data[3][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][13] <= compute.io.wgt.wr.bits.data[3][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][14] <= compute.io.wgt.wr.bits.data[3][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[3][15] <= compute.io.wgt.wr.bits.data[3][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][0] <= compute.io.wgt.wr.bits.data[4][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][1] <= compute.io.wgt.wr.bits.data[4][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][2] <= compute.io.wgt.wr.bits.data[4][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][3] <= compute.io.wgt.wr.bits.data[4][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][4] <= compute.io.wgt.wr.bits.data[4][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][5] <= compute.io.wgt.wr.bits.data[4][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][6] <= compute.io.wgt.wr.bits.data[4][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][7] <= compute.io.wgt.wr.bits.data[4][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][8] <= compute.io.wgt.wr.bits.data[4][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][9] <= compute.io.wgt.wr.bits.data[4][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][10] <= compute.io.wgt.wr.bits.data[4][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][11] <= compute.io.wgt.wr.bits.data[4][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][12] <= compute.io.wgt.wr.bits.data[4][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][13] <= compute.io.wgt.wr.bits.data[4][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][14] <= compute.io.wgt.wr.bits.data[4][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[4][15] <= compute.io.wgt.wr.bits.data[4][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][0] <= compute.io.wgt.wr.bits.data[5][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][1] <= compute.io.wgt.wr.bits.data[5][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][2] <= compute.io.wgt.wr.bits.data[5][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][3] <= compute.io.wgt.wr.bits.data[5][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][4] <= compute.io.wgt.wr.bits.data[5][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][5] <= compute.io.wgt.wr.bits.data[5][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][6] <= compute.io.wgt.wr.bits.data[5][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][7] <= compute.io.wgt.wr.bits.data[5][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][8] <= compute.io.wgt.wr.bits.data[5][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][9] <= compute.io.wgt.wr.bits.data[5][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][10] <= compute.io.wgt.wr.bits.data[5][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][11] <= compute.io.wgt.wr.bits.data[5][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][12] <= compute.io.wgt.wr.bits.data[5][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][13] <= compute.io.wgt.wr.bits.data[5][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][14] <= compute.io.wgt.wr.bits.data[5][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[5][15] <= compute.io.wgt.wr.bits.data[5][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][0] <= compute.io.wgt.wr.bits.data[6][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][1] <= compute.io.wgt.wr.bits.data[6][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][2] <= compute.io.wgt.wr.bits.data[6][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][3] <= compute.io.wgt.wr.bits.data[6][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][4] <= compute.io.wgt.wr.bits.data[6][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][5] <= compute.io.wgt.wr.bits.data[6][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][6] <= compute.io.wgt.wr.bits.data[6][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][7] <= compute.io.wgt.wr.bits.data[6][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][8] <= compute.io.wgt.wr.bits.data[6][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][9] <= compute.io.wgt.wr.bits.data[6][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][10] <= compute.io.wgt.wr.bits.data[6][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][11] <= compute.io.wgt.wr.bits.data[6][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][12] <= compute.io.wgt.wr.bits.data[6][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][13] <= compute.io.wgt.wr.bits.data[6][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][14] <= compute.io.wgt.wr.bits.data[6][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[6][15] <= compute.io.wgt.wr.bits.data[6][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][0] <= compute.io.wgt.wr.bits.data[7][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][1] <= compute.io.wgt.wr.bits.data[7][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][2] <= compute.io.wgt.wr.bits.data[7][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][3] <= compute.io.wgt.wr.bits.data[7][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][4] <= compute.io.wgt.wr.bits.data[7][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][5] <= compute.io.wgt.wr.bits.data[7][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][6] <= compute.io.wgt.wr.bits.data[7][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][7] <= compute.io.wgt.wr.bits.data[7][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][8] <= compute.io.wgt.wr.bits.data[7][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][9] <= compute.io.wgt.wr.bits.data[7][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][10] <= compute.io.wgt.wr.bits.data[7][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][11] <= compute.io.wgt.wr.bits.data[7][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][12] <= compute.io.wgt.wr.bits.data[7][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][13] <= compute.io.wgt.wr.bits.data[7][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][14] <= compute.io.wgt.wr.bits.data[7][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[7][15] <= compute.io.wgt.wr.bits.data[7][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][0] <= compute.io.wgt.wr.bits.data[8][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][1] <= compute.io.wgt.wr.bits.data[8][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][2] <= compute.io.wgt.wr.bits.data[8][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][3] <= compute.io.wgt.wr.bits.data[8][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][4] <= compute.io.wgt.wr.bits.data[8][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][5] <= compute.io.wgt.wr.bits.data[8][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][6] <= compute.io.wgt.wr.bits.data[8][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][7] <= compute.io.wgt.wr.bits.data[8][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][8] <= compute.io.wgt.wr.bits.data[8][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][9] <= compute.io.wgt.wr.bits.data[8][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][10] <= compute.io.wgt.wr.bits.data[8][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][11] <= compute.io.wgt.wr.bits.data[8][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][12] <= compute.io.wgt.wr.bits.data[8][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][13] <= compute.io.wgt.wr.bits.data[8][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][14] <= compute.io.wgt.wr.bits.data[8][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[8][15] <= compute.io.wgt.wr.bits.data[8][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][0] <= compute.io.wgt.wr.bits.data[9][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][1] <= compute.io.wgt.wr.bits.data[9][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][2] <= compute.io.wgt.wr.bits.data[9][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][3] <= compute.io.wgt.wr.bits.data[9][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][4] <= compute.io.wgt.wr.bits.data[9][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][5] <= compute.io.wgt.wr.bits.data[9][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][6] <= compute.io.wgt.wr.bits.data[9][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][7] <= compute.io.wgt.wr.bits.data[9][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][8] <= compute.io.wgt.wr.bits.data[9][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][9] <= compute.io.wgt.wr.bits.data[9][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][10] <= compute.io.wgt.wr.bits.data[9][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][11] <= compute.io.wgt.wr.bits.data[9][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][12] <= compute.io.wgt.wr.bits.data[9][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][13] <= compute.io.wgt.wr.bits.data[9][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][14] <= compute.io.wgt.wr.bits.data[9][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[9][15] <= compute.io.wgt.wr.bits.data[9][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][0] <= compute.io.wgt.wr.bits.data[10][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][1] <= compute.io.wgt.wr.bits.data[10][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][2] <= compute.io.wgt.wr.bits.data[10][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][3] <= compute.io.wgt.wr.bits.data[10][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][4] <= compute.io.wgt.wr.bits.data[10][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][5] <= compute.io.wgt.wr.bits.data[10][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][6] <= compute.io.wgt.wr.bits.data[10][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][7] <= compute.io.wgt.wr.bits.data[10][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][8] <= compute.io.wgt.wr.bits.data[10][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][9] <= compute.io.wgt.wr.bits.data[10][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][10] <= compute.io.wgt.wr.bits.data[10][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][11] <= compute.io.wgt.wr.bits.data[10][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][12] <= compute.io.wgt.wr.bits.data[10][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][13] <= compute.io.wgt.wr.bits.data[10][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][14] <= compute.io.wgt.wr.bits.data[10][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[10][15] <= compute.io.wgt.wr.bits.data[10][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][0] <= compute.io.wgt.wr.bits.data[11][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][1] <= compute.io.wgt.wr.bits.data[11][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][2] <= compute.io.wgt.wr.bits.data[11][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][3] <= compute.io.wgt.wr.bits.data[11][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][4] <= compute.io.wgt.wr.bits.data[11][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][5] <= compute.io.wgt.wr.bits.data[11][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][6] <= compute.io.wgt.wr.bits.data[11][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][7] <= compute.io.wgt.wr.bits.data[11][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][8] <= compute.io.wgt.wr.bits.data[11][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][9] <= compute.io.wgt.wr.bits.data[11][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][10] <= compute.io.wgt.wr.bits.data[11][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][11] <= compute.io.wgt.wr.bits.data[11][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][12] <= compute.io.wgt.wr.bits.data[11][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][13] <= compute.io.wgt.wr.bits.data[11][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][14] <= compute.io.wgt.wr.bits.data[11][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[11][15] <= compute.io.wgt.wr.bits.data[11][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][0] <= compute.io.wgt.wr.bits.data[12][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][1] <= compute.io.wgt.wr.bits.data[12][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][2] <= compute.io.wgt.wr.bits.data[12][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][3] <= compute.io.wgt.wr.bits.data[12][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][4] <= compute.io.wgt.wr.bits.data[12][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][5] <= compute.io.wgt.wr.bits.data[12][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][6] <= compute.io.wgt.wr.bits.data[12][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][7] <= compute.io.wgt.wr.bits.data[12][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][8] <= compute.io.wgt.wr.bits.data[12][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][9] <= compute.io.wgt.wr.bits.data[12][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][10] <= compute.io.wgt.wr.bits.data[12][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][11] <= compute.io.wgt.wr.bits.data[12][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][12] <= compute.io.wgt.wr.bits.data[12][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][13] <= compute.io.wgt.wr.bits.data[12][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][14] <= compute.io.wgt.wr.bits.data[12][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[12][15] <= compute.io.wgt.wr.bits.data[12][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][0] <= compute.io.wgt.wr.bits.data[13][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][1] <= compute.io.wgt.wr.bits.data[13][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][2] <= compute.io.wgt.wr.bits.data[13][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][3] <= compute.io.wgt.wr.bits.data[13][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][4] <= compute.io.wgt.wr.bits.data[13][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][5] <= compute.io.wgt.wr.bits.data[13][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][6] <= compute.io.wgt.wr.bits.data[13][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][7] <= compute.io.wgt.wr.bits.data[13][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][8] <= compute.io.wgt.wr.bits.data[13][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][9] <= compute.io.wgt.wr.bits.data[13][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][10] <= compute.io.wgt.wr.bits.data[13][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][11] <= compute.io.wgt.wr.bits.data[13][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][12] <= compute.io.wgt.wr.bits.data[13][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][13] <= compute.io.wgt.wr.bits.data[13][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][14] <= compute.io.wgt.wr.bits.data[13][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[13][15] <= compute.io.wgt.wr.bits.data[13][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][0] <= compute.io.wgt.wr.bits.data[14][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][1] <= compute.io.wgt.wr.bits.data[14][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][2] <= compute.io.wgt.wr.bits.data[14][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][3] <= compute.io.wgt.wr.bits.data[14][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][4] <= compute.io.wgt.wr.bits.data[14][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][5] <= compute.io.wgt.wr.bits.data[14][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][6] <= compute.io.wgt.wr.bits.data[14][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][7] <= compute.io.wgt.wr.bits.data[14][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][8] <= compute.io.wgt.wr.bits.data[14][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][9] <= compute.io.wgt.wr.bits.data[14][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][10] <= compute.io.wgt.wr.bits.data[14][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][11] <= compute.io.wgt.wr.bits.data[14][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][12] <= compute.io.wgt.wr.bits.data[14][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][13] <= compute.io.wgt.wr.bits.data[14][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][14] <= compute.io.wgt.wr.bits.data[14][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[14][15] <= compute.io.wgt.wr.bits.data[14][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][0] <= compute.io.wgt.wr.bits.data[15][0] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][1] <= compute.io.wgt.wr.bits.data[15][1] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][2] <= compute.io.wgt.wr.bits.data[15][2] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][3] <= compute.io.wgt.wr.bits.data[15][3] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][4] <= compute.io.wgt.wr.bits.data[15][4] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][5] <= compute.io.wgt.wr.bits.data[15][5] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][6] <= compute.io.wgt.wr.bits.data[15][6] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][7] <= compute.io.wgt.wr.bits.data[15][7] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][8] <= compute.io.wgt.wr.bits.data[15][8] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][9] <= compute.io.wgt.wr.bits.data[15][9] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][10] <= compute.io.wgt.wr.bits.data[15][10] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][11] <= compute.io.wgt.wr.bits.data[15][11] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][12] <= compute.io.wgt.wr.bits.data[15][12] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][13] <= compute.io.wgt.wr.bits.data[15][13] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][14] <= compute.io.wgt.wr.bits.data[15][14] @[Core.scala 100:18]
    load.io.wgt.wr.bits.data[15][15] <= compute.io.wgt.wr.bits.data[15][15] @[Core.scala 100:18]
    load.io.wgt.wr.bits.idx <= compute.io.wgt.wr.bits.idx @[Core.scala 100:18]
    load.io.wgt.wr.valid <= compute.io.wgt.wr.valid @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][0] <= load.io.wgt.rd.data.bits[0][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][1] <= load.io.wgt.rd.data.bits[0][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][2] <= load.io.wgt.rd.data.bits[0][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][3] <= load.io.wgt.rd.data.bits[0][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][4] <= load.io.wgt.rd.data.bits[0][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][5] <= load.io.wgt.rd.data.bits[0][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][6] <= load.io.wgt.rd.data.bits[0][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][7] <= load.io.wgt.rd.data.bits[0][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][8] <= load.io.wgt.rd.data.bits[0][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][9] <= load.io.wgt.rd.data.bits[0][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][10] <= load.io.wgt.rd.data.bits[0][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][11] <= load.io.wgt.rd.data.bits[0][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][12] <= load.io.wgt.rd.data.bits[0][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][13] <= load.io.wgt.rd.data.bits[0][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][14] <= load.io.wgt.rd.data.bits[0][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[0][15] <= load.io.wgt.rd.data.bits[0][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][0] <= load.io.wgt.rd.data.bits[1][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][1] <= load.io.wgt.rd.data.bits[1][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][2] <= load.io.wgt.rd.data.bits[1][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][3] <= load.io.wgt.rd.data.bits[1][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][4] <= load.io.wgt.rd.data.bits[1][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][5] <= load.io.wgt.rd.data.bits[1][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][6] <= load.io.wgt.rd.data.bits[1][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][7] <= load.io.wgt.rd.data.bits[1][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][8] <= load.io.wgt.rd.data.bits[1][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][9] <= load.io.wgt.rd.data.bits[1][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][10] <= load.io.wgt.rd.data.bits[1][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][11] <= load.io.wgt.rd.data.bits[1][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][12] <= load.io.wgt.rd.data.bits[1][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][13] <= load.io.wgt.rd.data.bits[1][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][14] <= load.io.wgt.rd.data.bits[1][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[1][15] <= load.io.wgt.rd.data.bits[1][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][0] <= load.io.wgt.rd.data.bits[2][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][1] <= load.io.wgt.rd.data.bits[2][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][2] <= load.io.wgt.rd.data.bits[2][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][3] <= load.io.wgt.rd.data.bits[2][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][4] <= load.io.wgt.rd.data.bits[2][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][5] <= load.io.wgt.rd.data.bits[2][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][6] <= load.io.wgt.rd.data.bits[2][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][7] <= load.io.wgt.rd.data.bits[2][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][8] <= load.io.wgt.rd.data.bits[2][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][9] <= load.io.wgt.rd.data.bits[2][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][10] <= load.io.wgt.rd.data.bits[2][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][11] <= load.io.wgt.rd.data.bits[2][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][12] <= load.io.wgt.rd.data.bits[2][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][13] <= load.io.wgt.rd.data.bits[2][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][14] <= load.io.wgt.rd.data.bits[2][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[2][15] <= load.io.wgt.rd.data.bits[2][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][0] <= load.io.wgt.rd.data.bits[3][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][1] <= load.io.wgt.rd.data.bits[3][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][2] <= load.io.wgt.rd.data.bits[3][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][3] <= load.io.wgt.rd.data.bits[3][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][4] <= load.io.wgt.rd.data.bits[3][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][5] <= load.io.wgt.rd.data.bits[3][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][6] <= load.io.wgt.rd.data.bits[3][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][7] <= load.io.wgt.rd.data.bits[3][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][8] <= load.io.wgt.rd.data.bits[3][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][9] <= load.io.wgt.rd.data.bits[3][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][10] <= load.io.wgt.rd.data.bits[3][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][11] <= load.io.wgt.rd.data.bits[3][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][12] <= load.io.wgt.rd.data.bits[3][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][13] <= load.io.wgt.rd.data.bits[3][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][14] <= load.io.wgt.rd.data.bits[3][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[3][15] <= load.io.wgt.rd.data.bits[3][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][0] <= load.io.wgt.rd.data.bits[4][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][1] <= load.io.wgt.rd.data.bits[4][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][2] <= load.io.wgt.rd.data.bits[4][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][3] <= load.io.wgt.rd.data.bits[4][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][4] <= load.io.wgt.rd.data.bits[4][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][5] <= load.io.wgt.rd.data.bits[4][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][6] <= load.io.wgt.rd.data.bits[4][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][7] <= load.io.wgt.rd.data.bits[4][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][8] <= load.io.wgt.rd.data.bits[4][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][9] <= load.io.wgt.rd.data.bits[4][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][10] <= load.io.wgt.rd.data.bits[4][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][11] <= load.io.wgt.rd.data.bits[4][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][12] <= load.io.wgt.rd.data.bits[4][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][13] <= load.io.wgt.rd.data.bits[4][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][14] <= load.io.wgt.rd.data.bits[4][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[4][15] <= load.io.wgt.rd.data.bits[4][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][0] <= load.io.wgt.rd.data.bits[5][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][1] <= load.io.wgt.rd.data.bits[5][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][2] <= load.io.wgt.rd.data.bits[5][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][3] <= load.io.wgt.rd.data.bits[5][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][4] <= load.io.wgt.rd.data.bits[5][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][5] <= load.io.wgt.rd.data.bits[5][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][6] <= load.io.wgt.rd.data.bits[5][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][7] <= load.io.wgt.rd.data.bits[5][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][8] <= load.io.wgt.rd.data.bits[5][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][9] <= load.io.wgt.rd.data.bits[5][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][10] <= load.io.wgt.rd.data.bits[5][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][11] <= load.io.wgt.rd.data.bits[5][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][12] <= load.io.wgt.rd.data.bits[5][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][13] <= load.io.wgt.rd.data.bits[5][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][14] <= load.io.wgt.rd.data.bits[5][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[5][15] <= load.io.wgt.rd.data.bits[5][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][0] <= load.io.wgt.rd.data.bits[6][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][1] <= load.io.wgt.rd.data.bits[6][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][2] <= load.io.wgt.rd.data.bits[6][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][3] <= load.io.wgt.rd.data.bits[6][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][4] <= load.io.wgt.rd.data.bits[6][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][5] <= load.io.wgt.rd.data.bits[6][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][6] <= load.io.wgt.rd.data.bits[6][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][7] <= load.io.wgt.rd.data.bits[6][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][8] <= load.io.wgt.rd.data.bits[6][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][9] <= load.io.wgt.rd.data.bits[6][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][10] <= load.io.wgt.rd.data.bits[6][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][11] <= load.io.wgt.rd.data.bits[6][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][12] <= load.io.wgt.rd.data.bits[6][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][13] <= load.io.wgt.rd.data.bits[6][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][14] <= load.io.wgt.rd.data.bits[6][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[6][15] <= load.io.wgt.rd.data.bits[6][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][0] <= load.io.wgt.rd.data.bits[7][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][1] <= load.io.wgt.rd.data.bits[7][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][2] <= load.io.wgt.rd.data.bits[7][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][3] <= load.io.wgt.rd.data.bits[7][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][4] <= load.io.wgt.rd.data.bits[7][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][5] <= load.io.wgt.rd.data.bits[7][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][6] <= load.io.wgt.rd.data.bits[7][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][7] <= load.io.wgt.rd.data.bits[7][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][8] <= load.io.wgt.rd.data.bits[7][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][9] <= load.io.wgt.rd.data.bits[7][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][10] <= load.io.wgt.rd.data.bits[7][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][11] <= load.io.wgt.rd.data.bits[7][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][12] <= load.io.wgt.rd.data.bits[7][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][13] <= load.io.wgt.rd.data.bits[7][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][14] <= load.io.wgt.rd.data.bits[7][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[7][15] <= load.io.wgt.rd.data.bits[7][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][0] <= load.io.wgt.rd.data.bits[8][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][1] <= load.io.wgt.rd.data.bits[8][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][2] <= load.io.wgt.rd.data.bits[8][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][3] <= load.io.wgt.rd.data.bits[8][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][4] <= load.io.wgt.rd.data.bits[8][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][5] <= load.io.wgt.rd.data.bits[8][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][6] <= load.io.wgt.rd.data.bits[8][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][7] <= load.io.wgt.rd.data.bits[8][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][8] <= load.io.wgt.rd.data.bits[8][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][9] <= load.io.wgt.rd.data.bits[8][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][10] <= load.io.wgt.rd.data.bits[8][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][11] <= load.io.wgt.rd.data.bits[8][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][12] <= load.io.wgt.rd.data.bits[8][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][13] <= load.io.wgt.rd.data.bits[8][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][14] <= load.io.wgt.rd.data.bits[8][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[8][15] <= load.io.wgt.rd.data.bits[8][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][0] <= load.io.wgt.rd.data.bits[9][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][1] <= load.io.wgt.rd.data.bits[9][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][2] <= load.io.wgt.rd.data.bits[9][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][3] <= load.io.wgt.rd.data.bits[9][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][4] <= load.io.wgt.rd.data.bits[9][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][5] <= load.io.wgt.rd.data.bits[9][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][6] <= load.io.wgt.rd.data.bits[9][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][7] <= load.io.wgt.rd.data.bits[9][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][8] <= load.io.wgt.rd.data.bits[9][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][9] <= load.io.wgt.rd.data.bits[9][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][10] <= load.io.wgt.rd.data.bits[9][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][11] <= load.io.wgt.rd.data.bits[9][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][12] <= load.io.wgt.rd.data.bits[9][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][13] <= load.io.wgt.rd.data.bits[9][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][14] <= load.io.wgt.rd.data.bits[9][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[9][15] <= load.io.wgt.rd.data.bits[9][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][0] <= load.io.wgt.rd.data.bits[10][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][1] <= load.io.wgt.rd.data.bits[10][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][2] <= load.io.wgt.rd.data.bits[10][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][3] <= load.io.wgt.rd.data.bits[10][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][4] <= load.io.wgt.rd.data.bits[10][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][5] <= load.io.wgt.rd.data.bits[10][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][6] <= load.io.wgt.rd.data.bits[10][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][7] <= load.io.wgt.rd.data.bits[10][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][8] <= load.io.wgt.rd.data.bits[10][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][9] <= load.io.wgt.rd.data.bits[10][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][10] <= load.io.wgt.rd.data.bits[10][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][11] <= load.io.wgt.rd.data.bits[10][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][12] <= load.io.wgt.rd.data.bits[10][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][13] <= load.io.wgt.rd.data.bits[10][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][14] <= load.io.wgt.rd.data.bits[10][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[10][15] <= load.io.wgt.rd.data.bits[10][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][0] <= load.io.wgt.rd.data.bits[11][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][1] <= load.io.wgt.rd.data.bits[11][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][2] <= load.io.wgt.rd.data.bits[11][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][3] <= load.io.wgt.rd.data.bits[11][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][4] <= load.io.wgt.rd.data.bits[11][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][5] <= load.io.wgt.rd.data.bits[11][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][6] <= load.io.wgt.rd.data.bits[11][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][7] <= load.io.wgt.rd.data.bits[11][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][8] <= load.io.wgt.rd.data.bits[11][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][9] <= load.io.wgt.rd.data.bits[11][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][10] <= load.io.wgt.rd.data.bits[11][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][11] <= load.io.wgt.rd.data.bits[11][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][12] <= load.io.wgt.rd.data.bits[11][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][13] <= load.io.wgt.rd.data.bits[11][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][14] <= load.io.wgt.rd.data.bits[11][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[11][15] <= load.io.wgt.rd.data.bits[11][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][0] <= load.io.wgt.rd.data.bits[12][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][1] <= load.io.wgt.rd.data.bits[12][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][2] <= load.io.wgt.rd.data.bits[12][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][3] <= load.io.wgt.rd.data.bits[12][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][4] <= load.io.wgt.rd.data.bits[12][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][5] <= load.io.wgt.rd.data.bits[12][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][6] <= load.io.wgt.rd.data.bits[12][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][7] <= load.io.wgt.rd.data.bits[12][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][8] <= load.io.wgt.rd.data.bits[12][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][9] <= load.io.wgt.rd.data.bits[12][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][10] <= load.io.wgt.rd.data.bits[12][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][11] <= load.io.wgt.rd.data.bits[12][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][12] <= load.io.wgt.rd.data.bits[12][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][13] <= load.io.wgt.rd.data.bits[12][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][14] <= load.io.wgt.rd.data.bits[12][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[12][15] <= load.io.wgt.rd.data.bits[12][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][0] <= load.io.wgt.rd.data.bits[13][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][1] <= load.io.wgt.rd.data.bits[13][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][2] <= load.io.wgt.rd.data.bits[13][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][3] <= load.io.wgt.rd.data.bits[13][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][4] <= load.io.wgt.rd.data.bits[13][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][5] <= load.io.wgt.rd.data.bits[13][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][6] <= load.io.wgt.rd.data.bits[13][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][7] <= load.io.wgt.rd.data.bits[13][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][8] <= load.io.wgt.rd.data.bits[13][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][9] <= load.io.wgt.rd.data.bits[13][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][10] <= load.io.wgt.rd.data.bits[13][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][11] <= load.io.wgt.rd.data.bits[13][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][12] <= load.io.wgt.rd.data.bits[13][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][13] <= load.io.wgt.rd.data.bits[13][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][14] <= load.io.wgt.rd.data.bits[13][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[13][15] <= load.io.wgt.rd.data.bits[13][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][0] <= load.io.wgt.rd.data.bits[14][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][1] <= load.io.wgt.rd.data.bits[14][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][2] <= load.io.wgt.rd.data.bits[14][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][3] <= load.io.wgt.rd.data.bits[14][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][4] <= load.io.wgt.rd.data.bits[14][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][5] <= load.io.wgt.rd.data.bits[14][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][6] <= load.io.wgt.rd.data.bits[14][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][7] <= load.io.wgt.rd.data.bits[14][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][8] <= load.io.wgt.rd.data.bits[14][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][9] <= load.io.wgt.rd.data.bits[14][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][10] <= load.io.wgt.rd.data.bits[14][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][11] <= load.io.wgt.rd.data.bits[14][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][12] <= load.io.wgt.rd.data.bits[14][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][13] <= load.io.wgt.rd.data.bits[14][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][14] <= load.io.wgt.rd.data.bits[14][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[14][15] <= load.io.wgt.rd.data.bits[14][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][0] <= load.io.wgt.rd.data.bits[15][0] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][1] <= load.io.wgt.rd.data.bits[15][1] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][2] <= load.io.wgt.rd.data.bits[15][2] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][3] <= load.io.wgt.rd.data.bits[15][3] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][4] <= load.io.wgt.rd.data.bits[15][4] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][5] <= load.io.wgt.rd.data.bits[15][5] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][6] <= load.io.wgt.rd.data.bits[15][6] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][7] <= load.io.wgt.rd.data.bits[15][7] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][8] <= load.io.wgt.rd.data.bits[15][8] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][9] <= load.io.wgt.rd.data.bits[15][9] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][10] <= load.io.wgt.rd.data.bits[15][10] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][11] <= load.io.wgt.rd.data.bits[15][11] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][12] <= load.io.wgt.rd.data.bits[15][12] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][13] <= load.io.wgt.rd.data.bits[15][13] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][14] <= load.io.wgt.rd.data.bits[15][14] @[Core.scala 100:18]
    compute.io.wgt.rd.data.bits[15][15] <= load.io.wgt.rd.data.bits[15][15] @[Core.scala 100:18]
    compute.io.wgt.rd.data.valid <= load.io.wgt.rd.data.valid @[Core.scala 100:18]
    load.io.wgt.rd.idx.bits <= compute.io.wgt.rd.idx.bits @[Core.scala 100:18]
    load.io.wgt.rd.idx.valid <= compute.io.wgt.rd.idx.valid @[Core.scala 100:18]
    store.io.i_post <= compute.io.o_post[1] @[Core.scala 105:19]
    store.io.inst.bits <= fetch.io.inst.st.bits @[Core.scala 106:17]
    store.io.inst.valid <= fetch.io.inst.st.valid @[Core.scala 106:17]
    fetch.io.inst.st.ready <= store.io.inst.ready @[Core.scala 106:17]
    store.io.out_baddr <= io.vcr.ptrs[5] @[Core.scala 107:22]
    store.io.out.wr.bits.data[0][0] <= compute.io.out.wr.bits.data[0][0] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][1] <= compute.io.out.wr.bits.data[0][1] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][2] <= compute.io.out.wr.bits.data[0][2] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][3] <= compute.io.out.wr.bits.data[0][3] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][4] <= compute.io.out.wr.bits.data[0][4] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][5] <= compute.io.out.wr.bits.data[0][5] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][6] <= compute.io.out.wr.bits.data[0][6] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][7] <= compute.io.out.wr.bits.data[0][7] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][8] <= compute.io.out.wr.bits.data[0][8] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][9] <= compute.io.out.wr.bits.data[0][9] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][10] <= compute.io.out.wr.bits.data[0][10] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][11] <= compute.io.out.wr.bits.data[0][11] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][12] <= compute.io.out.wr.bits.data[0][12] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][13] <= compute.io.out.wr.bits.data[0][13] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][14] <= compute.io.out.wr.bits.data[0][14] @[Core.scala 108:16]
    store.io.out.wr.bits.data[0][15] <= compute.io.out.wr.bits.data[0][15] @[Core.scala 108:16]
    store.io.out.wr.bits.idx <= compute.io.out.wr.bits.idx @[Core.scala 108:16]
    store.io.out.wr.valid <= compute.io.out.wr.valid @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][0] <= store.io.out.rd.data.bits[0][0] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][1] <= store.io.out.rd.data.bits[0][1] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][2] <= store.io.out.rd.data.bits[0][2] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][3] <= store.io.out.rd.data.bits[0][3] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][4] <= store.io.out.rd.data.bits[0][4] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][5] <= store.io.out.rd.data.bits[0][5] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][6] <= store.io.out.rd.data.bits[0][6] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][7] <= store.io.out.rd.data.bits[0][7] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][8] <= store.io.out.rd.data.bits[0][8] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][9] <= store.io.out.rd.data.bits[0][9] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][10] <= store.io.out.rd.data.bits[0][10] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][11] <= store.io.out.rd.data.bits[0][11] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][12] <= store.io.out.rd.data.bits[0][12] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][13] <= store.io.out.rd.data.bits[0][13] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][14] <= store.io.out.rd.data.bits[0][14] @[Core.scala 108:16]
    compute.io.out.rd.data.bits[0][15] <= store.io.out.rd.data.bits[0][15] @[Core.scala 108:16]
    compute.io.out.rd.data.valid <= store.io.out.rd.data.valid @[Core.scala 108:16]
    store.io.out.rd.idx.bits <= compute.io.out.rd.idx.bits @[Core.scala 108:16]
    store.io.out.rd.idx.valid <= compute.io.out.rd.idx.valid @[Core.scala 108:16]
    ecounters.io.launch <= io.vcr.launch @[Core.scala 111:23]
    ecounters.io.finish <= compute.io.finish @[Core.scala 112:23]
    io.vcr.ecnt[0].bits <= ecounters.io.ecnt[0].bits @[Core.scala 113:15]
    io.vcr.ecnt[0].valid <= ecounters.io.ecnt[0].valid @[Core.scala 113:15]
    io.vcr.ucnt[0].bits <= ecounters.io.ucnt[0].bits @[Core.scala 114:15]
    io.vcr.ucnt[0].valid <= ecounters.io.ucnt[0].valid @[Core.scala 114:15]
    ecounters.io.acc_wr_event <= compute.io.acc_wr_event @[Core.scala 115:29]
    reg finish : UInt<1>, clock @[Core.scala 118:23]
    finish <= compute.io.finish @[Core.scala 118:23]
    io.vcr.finish <= finish @[Core.scala 119:17]
    
  module VTAShell : 
    input clock : Clock
    input reset : UInt<1>
    output io : {host : {flip aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<16>}}, flip w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, strb : UInt<4>}}, b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>}}, flip ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<16>}}, r : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<32>, resp : UInt<2>}}}, mem : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<2>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<1>, user : UInt<1>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, id : UInt<1>, user : UInt<1>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<2>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>, region : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, resp : UInt<2>, last : UInt<1>, id : UInt<1>, user : UInt<1>}}}}
    
    inst vcr of VCR @[VTAShell.scala 48:19]
    vcr.clock <= clock
    vcr.reset <= reset
    inst vme of VME @[VTAShell.scala 49:19]
    vme.clock <= clock
    vme.reset <= reset
    inst core of Core @[VTAShell.scala 50:20]
    core.clock <= clock
    core.reset <= reset
    vcr.io.vcr.ucnt[0].bits <= core.io.vcr.ucnt[0].bits @[VTAShell.scala 52:15]
    vcr.io.vcr.ucnt[0].valid <= core.io.vcr.ucnt[0].valid @[VTAShell.scala 52:15]
    core.io.vcr.ptrs[0] <= vcr.io.vcr.ptrs[0] @[VTAShell.scala 52:15]
    core.io.vcr.ptrs[1] <= vcr.io.vcr.ptrs[1] @[VTAShell.scala 52:15]
    core.io.vcr.ptrs[2] <= vcr.io.vcr.ptrs[2] @[VTAShell.scala 52:15]
    core.io.vcr.ptrs[3] <= vcr.io.vcr.ptrs[3] @[VTAShell.scala 52:15]
    core.io.vcr.ptrs[4] <= vcr.io.vcr.ptrs[4] @[VTAShell.scala 52:15]
    core.io.vcr.ptrs[5] <= vcr.io.vcr.ptrs[5] @[VTAShell.scala 52:15]
    core.io.vcr.vals[0] <= vcr.io.vcr.vals[0] @[VTAShell.scala 52:15]
    vcr.io.vcr.ecnt[0].bits <= core.io.vcr.ecnt[0].bits @[VTAShell.scala 52:15]
    vcr.io.vcr.ecnt[0].valid <= core.io.vcr.ecnt[0].valid @[VTAShell.scala 52:15]
    vcr.io.vcr.finish <= core.io.vcr.finish @[VTAShell.scala 52:15]
    core.io.vcr.launch <= vcr.io.vcr.launch @[VTAShell.scala 52:15]
    core.io.vme.wr[0].ack <= vme.io.vme.wr[0].ack @[VTAShell.scala 53:14]
    vme.io.vme.wr[0].data.bits <= core.io.vme.wr[0].data.bits @[VTAShell.scala 53:14]
    vme.io.vme.wr[0].data.valid <= core.io.vme.wr[0].data.valid @[VTAShell.scala 53:14]
    core.io.vme.wr[0].data.ready <= vme.io.vme.wr[0].data.ready @[VTAShell.scala 53:14]
    vme.io.vme.wr[0].cmd.bits.len <= core.io.vme.wr[0].cmd.bits.len @[VTAShell.scala 53:14]
    vme.io.vme.wr[0].cmd.bits.addr <= core.io.vme.wr[0].cmd.bits.addr @[VTAShell.scala 53:14]
    vme.io.vme.wr[0].cmd.valid <= core.io.vme.wr[0].cmd.valid @[VTAShell.scala 53:14]
    core.io.vme.wr[0].cmd.ready <= vme.io.vme.wr[0].cmd.ready @[VTAShell.scala 53:14]
    core.io.vme.rd[0].data.bits <= vme.io.vme.rd[0].data.bits @[VTAShell.scala 53:14]
    core.io.vme.rd[0].data.valid <= vme.io.vme.rd[0].data.valid @[VTAShell.scala 53:14]
    vme.io.vme.rd[0].data.ready <= core.io.vme.rd[0].data.ready @[VTAShell.scala 53:14]
    vme.io.vme.rd[0].cmd.bits.len <= core.io.vme.rd[0].cmd.bits.len @[VTAShell.scala 53:14]
    vme.io.vme.rd[0].cmd.bits.addr <= core.io.vme.rd[0].cmd.bits.addr @[VTAShell.scala 53:14]
    vme.io.vme.rd[0].cmd.valid <= core.io.vme.rd[0].cmd.valid @[VTAShell.scala 53:14]
    core.io.vme.rd[0].cmd.ready <= vme.io.vme.rd[0].cmd.ready @[VTAShell.scala 53:14]
    core.io.vme.rd[1].data.bits <= vme.io.vme.rd[1].data.bits @[VTAShell.scala 53:14]
    core.io.vme.rd[1].data.valid <= vme.io.vme.rd[1].data.valid @[VTAShell.scala 53:14]
    vme.io.vme.rd[1].data.ready <= core.io.vme.rd[1].data.ready @[VTAShell.scala 53:14]
    vme.io.vme.rd[1].cmd.bits.len <= core.io.vme.rd[1].cmd.bits.len @[VTAShell.scala 53:14]
    vme.io.vme.rd[1].cmd.bits.addr <= core.io.vme.rd[1].cmd.bits.addr @[VTAShell.scala 53:14]
    vme.io.vme.rd[1].cmd.valid <= core.io.vme.rd[1].cmd.valid @[VTAShell.scala 53:14]
    core.io.vme.rd[1].cmd.ready <= vme.io.vme.rd[1].cmd.ready @[VTAShell.scala 53:14]
    core.io.vme.rd[2].data.bits <= vme.io.vme.rd[2].data.bits @[VTAShell.scala 53:14]
    core.io.vme.rd[2].data.valid <= vme.io.vme.rd[2].data.valid @[VTAShell.scala 53:14]
    vme.io.vme.rd[2].data.ready <= core.io.vme.rd[2].data.ready @[VTAShell.scala 53:14]
    vme.io.vme.rd[2].cmd.bits.len <= core.io.vme.rd[2].cmd.bits.len @[VTAShell.scala 53:14]
    vme.io.vme.rd[2].cmd.bits.addr <= core.io.vme.rd[2].cmd.bits.addr @[VTAShell.scala 53:14]
    vme.io.vme.rd[2].cmd.valid <= core.io.vme.rd[2].cmd.valid @[VTAShell.scala 53:14]
    core.io.vme.rd[2].cmd.ready <= vme.io.vme.rd[2].cmd.ready @[VTAShell.scala 53:14]
    core.io.vme.rd[3].data.bits <= vme.io.vme.rd[3].data.bits @[VTAShell.scala 53:14]
    core.io.vme.rd[3].data.valid <= vme.io.vme.rd[3].data.valid @[VTAShell.scala 53:14]
    vme.io.vme.rd[3].data.ready <= core.io.vme.rd[3].data.ready @[VTAShell.scala 53:14]
    vme.io.vme.rd[3].cmd.bits.len <= core.io.vme.rd[3].cmd.bits.len @[VTAShell.scala 53:14]
    vme.io.vme.rd[3].cmd.bits.addr <= core.io.vme.rd[3].cmd.bits.addr @[VTAShell.scala 53:14]
    vme.io.vme.rd[3].cmd.valid <= core.io.vme.rd[3].cmd.valid @[VTAShell.scala 53:14]
    core.io.vme.rd[3].cmd.ready <= vme.io.vme.rd[3].cmd.ready @[VTAShell.scala 53:14]
    core.io.vme.rd[4].data.bits <= vme.io.vme.rd[4].data.bits @[VTAShell.scala 53:14]
    core.io.vme.rd[4].data.valid <= vme.io.vme.rd[4].data.valid @[VTAShell.scala 53:14]
    vme.io.vme.rd[4].data.ready <= core.io.vme.rd[4].data.ready @[VTAShell.scala 53:14]
    vme.io.vme.rd[4].cmd.bits.len <= core.io.vme.rd[4].cmd.bits.len @[VTAShell.scala 53:14]
    vme.io.vme.rd[4].cmd.bits.addr <= core.io.vme.rd[4].cmd.bits.addr @[VTAShell.scala 53:14]
    vme.io.vme.rd[4].cmd.valid <= core.io.vme.rd[4].cmd.valid @[VTAShell.scala 53:14]
    core.io.vme.rd[4].cmd.ready <= vme.io.vme.rd[4].cmd.ready @[VTAShell.scala 53:14]
    io.host.r.bits.resp <= vcr.io.host.r.bits.resp @[VTAShell.scala 55:15]
    io.host.r.bits.data <= vcr.io.host.r.bits.data @[VTAShell.scala 55:15]
    io.host.r.valid <= vcr.io.host.r.valid @[VTAShell.scala 55:15]
    vcr.io.host.r.ready <= io.host.r.ready @[VTAShell.scala 55:15]
    vcr.io.host.ar.bits.addr <= io.host.ar.bits.addr @[VTAShell.scala 55:15]
    vcr.io.host.ar.valid <= io.host.ar.valid @[VTAShell.scala 55:15]
    io.host.ar.ready <= vcr.io.host.ar.ready @[VTAShell.scala 55:15]
    io.host.b.bits.resp <= vcr.io.host.b.bits.resp @[VTAShell.scala 55:15]
    io.host.b.valid <= vcr.io.host.b.valid @[VTAShell.scala 55:15]
    vcr.io.host.b.ready <= io.host.b.ready @[VTAShell.scala 55:15]
    vcr.io.host.w.bits.strb <= io.host.w.bits.strb @[VTAShell.scala 55:15]
    vcr.io.host.w.bits.data <= io.host.w.bits.data @[VTAShell.scala 55:15]
    vcr.io.host.w.valid <= io.host.w.valid @[VTAShell.scala 55:15]
    io.host.w.ready <= vcr.io.host.w.ready @[VTAShell.scala 55:15]
    vcr.io.host.aw.bits.addr <= io.host.aw.bits.addr @[VTAShell.scala 55:15]
    vcr.io.host.aw.valid <= io.host.aw.valid @[VTAShell.scala 55:15]
    io.host.aw.ready <= vcr.io.host.aw.ready @[VTAShell.scala 55:15]
    vme.io.mem.r.bits.user <= io.mem.r.bits.user @[VTAShell.scala 56:10]
    vme.io.mem.r.bits.id <= io.mem.r.bits.id @[VTAShell.scala 56:10]
    vme.io.mem.r.bits.last <= io.mem.r.bits.last @[VTAShell.scala 56:10]
    vme.io.mem.r.bits.resp <= io.mem.r.bits.resp @[VTAShell.scala 56:10]
    vme.io.mem.r.bits.data <= io.mem.r.bits.data @[VTAShell.scala 56:10]
    vme.io.mem.r.valid <= io.mem.r.valid @[VTAShell.scala 56:10]
    io.mem.r.ready <= vme.io.mem.r.ready @[VTAShell.scala 56:10]
    io.mem.ar.bits.region <= vme.io.mem.ar.bits.region @[VTAShell.scala 56:10]
    io.mem.ar.bits.qos <= vme.io.mem.ar.bits.qos @[VTAShell.scala 56:10]
    io.mem.ar.bits.prot <= vme.io.mem.ar.bits.prot @[VTAShell.scala 56:10]
    io.mem.ar.bits.cache <= vme.io.mem.ar.bits.cache @[VTAShell.scala 56:10]
    io.mem.ar.bits.lock <= vme.io.mem.ar.bits.lock @[VTAShell.scala 56:10]
    io.mem.ar.bits.burst <= vme.io.mem.ar.bits.burst @[VTAShell.scala 56:10]
    io.mem.ar.bits.size <= vme.io.mem.ar.bits.size @[VTAShell.scala 56:10]
    io.mem.ar.bits.len <= vme.io.mem.ar.bits.len @[VTAShell.scala 56:10]
    io.mem.ar.bits.user <= vme.io.mem.ar.bits.user @[VTAShell.scala 56:10]
    io.mem.ar.bits.id <= vme.io.mem.ar.bits.id @[VTAShell.scala 56:10]
    io.mem.ar.bits.addr <= vme.io.mem.ar.bits.addr @[VTAShell.scala 56:10]
    io.mem.ar.valid <= vme.io.mem.ar.valid @[VTAShell.scala 56:10]
    vme.io.mem.ar.ready <= io.mem.ar.ready @[VTAShell.scala 56:10]
    vme.io.mem.b.bits.user <= io.mem.b.bits.user @[VTAShell.scala 56:10]
    vme.io.mem.b.bits.id <= io.mem.b.bits.id @[VTAShell.scala 56:10]
    vme.io.mem.b.bits.resp <= io.mem.b.bits.resp @[VTAShell.scala 56:10]
    vme.io.mem.b.valid <= io.mem.b.valid @[VTAShell.scala 56:10]
    io.mem.b.ready <= vme.io.mem.b.ready @[VTAShell.scala 56:10]
    io.mem.w.bits.user <= vme.io.mem.w.bits.user @[VTAShell.scala 56:10]
    io.mem.w.bits.id <= vme.io.mem.w.bits.id @[VTAShell.scala 56:10]
    io.mem.w.bits.last <= vme.io.mem.w.bits.last @[VTAShell.scala 56:10]
    io.mem.w.bits.strb <= vme.io.mem.w.bits.strb @[VTAShell.scala 56:10]
    io.mem.w.bits.data <= vme.io.mem.w.bits.data @[VTAShell.scala 56:10]
    io.mem.w.valid <= vme.io.mem.w.valid @[VTAShell.scala 56:10]
    vme.io.mem.w.ready <= io.mem.w.ready @[VTAShell.scala 56:10]
    io.mem.aw.bits.region <= vme.io.mem.aw.bits.region @[VTAShell.scala 56:10]
    io.mem.aw.bits.qos <= vme.io.mem.aw.bits.qos @[VTAShell.scala 56:10]
    io.mem.aw.bits.prot <= vme.io.mem.aw.bits.prot @[VTAShell.scala 56:10]
    io.mem.aw.bits.cache <= vme.io.mem.aw.bits.cache @[VTAShell.scala 56:10]
    io.mem.aw.bits.lock <= vme.io.mem.aw.bits.lock @[VTAShell.scala 56:10]
    io.mem.aw.bits.burst <= vme.io.mem.aw.bits.burst @[VTAShell.scala 56:10]
    io.mem.aw.bits.size <= vme.io.mem.aw.bits.size @[VTAShell.scala 56:10]
    io.mem.aw.bits.len <= vme.io.mem.aw.bits.len @[VTAShell.scala 56:10]
    io.mem.aw.bits.user <= vme.io.mem.aw.bits.user @[VTAShell.scala 56:10]
    io.mem.aw.bits.id <= vme.io.mem.aw.bits.id @[VTAShell.scala 56:10]
    io.mem.aw.bits.addr <= vme.io.mem.aw.bits.addr @[VTAShell.scala 56:10]
    io.mem.aw.valid <= vme.io.mem.aw.valid @[VTAShell.scala 56:10]
    vme.io.mem.aw.ready <= io.mem.aw.ready @[VTAShell.scala 56:10]
    
  module Test : 
    input clock : Clock
    input reset : UInt<1>
    input sim_clock : Clock
    output sim_wait : UInt<1>
    
    inst sim_shell of SimShell @[Test.scala 31:25]
    sim_shell.clock <= clock
    sim_shell.reset <= reset
    inst vta_shell of VTAShell @[Test.scala 32:25]
    vta_shell.clock <= clock
    vta_shell.reset <= reset
    sim_shell.sim_clock <= sim_clock @[Test.scala 33:23]
    sim_wait <= sim_shell.sim_wait @[Test.scala 34:12]
    vta_shell.io.mem.r.bits.user <= sim_shell.mem.r.bits.user @[Test.scala 35:17]
    vta_shell.io.mem.r.bits.id <= sim_shell.mem.r.bits.id @[Test.scala 35:17]
    vta_shell.io.mem.r.bits.last <= sim_shell.mem.r.bits.last @[Test.scala 35:17]
    vta_shell.io.mem.r.bits.resp <= sim_shell.mem.r.bits.resp @[Test.scala 35:17]
    vta_shell.io.mem.r.bits.data <= sim_shell.mem.r.bits.data @[Test.scala 35:17]
    vta_shell.io.mem.r.valid <= sim_shell.mem.r.valid @[Test.scala 35:17]
    sim_shell.mem.r.ready <= vta_shell.io.mem.r.ready @[Test.scala 35:17]
    sim_shell.mem.ar.bits.region <= vta_shell.io.mem.ar.bits.region @[Test.scala 35:17]
    sim_shell.mem.ar.bits.qos <= vta_shell.io.mem.ar.bits.qos @[Test.scala 35:17]
    sim_shell.mem.ar.bits.prot <= vta_shell.io.mem.ar.bits.prot @[Test.scala 35:17]
    sim_shell.mem.ar.bits.cache <= vta_shell.io.mem.ar.bits.cache @[Test.scala 35:17]
    sim_shell.mem.ar.bits.lock <= vta_shell.io.mem.ar.bits.lock @[Test.scala 35:17]
    sim_shell.mem.ar.bits.burst <= vta_shell.io.mem.ar.bits.burst @[Test.scala 35:17]
    sim_shell.mem.ar.bits.size <= vta_shell.io.mem.ar.bits.size @[Test.scala 35:17]
    sim_shell.mem.ar.bits.len <= vta_shell.io.mem.ar.bits.len @[Test.scala 35:17]
    sim_shell.mem.ar.bits.user <= vta_shell.io.mem.ar.bits.user @[Test.scala 35:17]
    sim_shell.mem.ar.bits.id <= vta_shell.io.mem.ar.bits.id @[Test.scala 35:17]
    sim_shell.mem.ar.bits.addr <= vta_shell.io.mem.ar.bits.addr @[Test.scala 35:17]
    sim_shell.mem.ar.valid <= vta_shell.io.mem.ar.valid @[Test.scala 35:17]
    vta_shell.io.mem.ar.ready <= sim_shell.mem.ar.ready @[Test.scala 35:17]
    vta_shell.io.mem.b.bits.user <= sim_shell.mem.b.bits.user @[Test.scala 35:17]
    vta_shell.io.mem.b.bits.id <= sim_shell.mem.b.bits.id @[Test.scala 35:17]
    vta_shell.io.mem.b.bits.resp <= sim_shell.mem.b.bits.resp @[Test.scala 35:17]
    vta_shell.io.mem.b.valid <= sim_shell.mem.b.valid @[Test.scala 35:17]
    sim_shell.mem.b.ready <= vta_shell.io.mem.b.ready @[Test.scala 35:17]
    sim_shell.mem.w.bits.user <= vta_shell.io.mem.w.bits.user @[Test.scala 35:17]
    sim_shell.mem.w.bits.id <= vta_shell.io.mem.w.bits.id @[Test.scala 35:17]
    sim_shell.mem.w.bits.last <= vta_shell.io.mem.w.bits.last @[Test.scala 35:17]
    sim_shell.mem.w.bits.strb <= vta_shell.io.mem.w.bits.strb @[Test.scala 35:17]
    sim_shell.mem.w.bits.data <= vta_shell.io.mem.w.bits.data @[Test.scala 35:17]
    sim_shell.mem.w.valid <= vta_shell.io.mem.w.valid @[Test.scala 35:17]
    vta_shell.io.mem.w.ready <= sim_shell.mem.w.ready @[Test.scala 35:17]
    sim_shell.mem.aw.bits.region <= vta_shell.io.mem.aw.bits.region @[Test.scala 35:17]
    sim_shell.mem.aw.bits.qos <= vta_shell.io.mem.aw.bits.qos @[Test.scala 35:17]
    sim_shell.mem.aw.bits.prot <= vta_shell.io.mem.aw.bits.prot @[Test.scala 35:17]
    sim_shell.mem.aw.bits.cache <= vta_shell.io.mem.aw.bits.cache @[Test.scala 35:17]
    sim_shell.mem.aw.bits.lock <= vta_shell.io.mem.aw.bits.lock @[Test.scala 35:17]
    sim_shell.mem.aw.bits.burst <= vta_shell.io.mem.aw.bits.burst @[Test.scala 35:17]
    sim_shell.mem.aw.bits.size <= vta_shell.io.mem.aw.bits.size @[Test.scala 35:17]
    sim_shell.mem.aw.bits.len <= vta_shell.io.mem.aw.bits.len @[Test.scala 35:17]
    sim_shell.mem.aw.bits.user <= vta_shell.io.mem.aw.bits.user @[Test.scala 35:17]
    sim_shell.mem.aw.bits.id <= vta_shell.io.mem.aw.bits.id @[Test.scala 35:17]
    sim_shell.mem.aw.bits.addr <= vta_shell.io.mem.aw.bits.addr @[Test.scala 35:17]
    sim_shell.mem.aw.valid <= vta_shell.io.mem.aw.valid @[Test.scala 35:17]
    vta_shell.io.mem.aw.ready <= sim_shell.mem.aw.ready @[Test.scala 35:17]
    sim_shell.host.r.bits.resp <= vta_shell.io.host.r.bits.resp @[Test.scala 36:21]
    sim_shell.host.r.bits.data <= vta_shell.io.host.r.bits.data @[Test.scala 36:21]
    sim_shell.host.r.valid <= vta_shell.io.host.r.valid @[Test.scala 36:21]
    vta_shell.io.host.r.ready <= sim_shell.host.r.ready @[Test.scala 36:21]
    vta_shell.io.host.ar.bits.addr <= sim_shell.host.ar.bits.addr @[Test.scala 36:21]
    vta_shell.io.host.ar.valid <= sim_shell.host.ar.valid @[Test.scala 36:21]
    sim_shell.host.ar.ready <= vta_shell.io.host.ar.ready @[Test.scala 36:21]
    sim_shell.host.b.bits.resp <= vta_shell.io.host.b.bits.resp @[Test.scala 36:21]
    sim_shell.host.b.valid <= vta_shell.io.host.b.valid @[Test.scala 36:21]
    vta_shell.io.host.b.ready <= sim_shell.host.b.ready @[Test.scala 36:21]
    vta_shell.io.host.w.bits.strb <= sim_shell.host.w.bits.strb @[Test.scala 36:21]
    vta_shell.io.host.w.bits.data <= sim_shell.host.w.bits.data @[Test.scala 36:21]
    vta_shell.io.host.w.valid <= sim_shell.host.w.valid @[Test.scala 36:21]
    sim_shell.host.w.ready <= vta_shell.io.host.w.ready @[Test.scala 36:21]
    vta_shell.io.host.aw.bits.addr <= sim_shell.host.aw.bits.addr @[Test.scala 36:21]
    vta_shell.io.host.aw.valid <= sim_shell.host.aw.valid @[Test.scala 36:21]
    sim_shell.host.aw.ready <= vta_shell.io.host.aw.ready @[Test.scala 36:21]
    
