<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
	 
	 <title>NetFPGA 10G Information - NetFPGA</title>
	 

   <link rel="stylesheet" href="css/mainstyles.css" type="text/css" />
</head>
<body>

<div id="mastheadContainer">
	
<table width="815" height="76" border="0" align="center" cellpadding="0" cellspacing="0" style="margin-bottom: 20px;">
  <tr>
    <td height="64" colspan="2" valign="top" background="images/header_netfpga_logo.png">
      <div id="header" align="right">
        <table width="815" height="77" border="0" cellpadding="0" cellspacing="0">
          <tr>
            <td width="230" height="64" align="right" valign="top">&nbsp;</td>
            <td width="565" height="64"><div align="left"><a href="index.html">Home</a> &nbsp;&nbsp; <a href="project_table.html">Applications</a>&nbsp;&nbsp; <a href="events.html">Events</a>&nbsp;&nbsp; <a href="news.html">News</a>&nbsp;&nbsp; <a href="videos.html">Videos</a>&nbsp;&nbsp; <a href="wiki.html">Wiki</a>&nbsp;&nbsp; <a href="http://forums.netfpga.org/">Forums</a>&nbsp;&nbsp; <a href="learn_more.html">About</a></div></td>
          </tr>
        </table>
    </div></td>
  </tr>
</table>

</div>

<div id="navbt"></div>

<div class="mainContentWrapper">
  <div id="mainContent">
	<div id="blogContent">
		<h1 id="netfpga-10g-information">NetFPGA-10G Information</h1>
<p><br /></p>

<h2 id="release-note---march-15th-2012">Release Note - March 15th, 2012</h2>
<p><br /></p>

<p>We are proud to announce the Beta program is now open for the 4x10GE version of NetFPGA: The NetFPGA-10G!
<br /></p>

<p>The Beta programme is open and once you have registered, as explained on the <a href="10G_going_beta.html">Going Beta</a> page, you will be able to download the code base as a git repository from the <a href="https://github.com/NetFPGA">NetFPGA GitHub</a> site.
<br /></p>

<h2 id="hardware">Hardware</h2>
<p><br /></p>

<p>The NetFPGA-10G board was designed by the NetFPGA team and is available from <a href="http://www.hitechglobal.com/Boards/PCIExpress_SFP+.htm">HTG</a>. It has 4 x 10GigE SFP+ interfaces, a PCI Express interface to the host (Gen2 x8 channels), and a Xilinx Virtex-5 TX240T FPGA. The board has SRAM and DRAM (27 MBytes QDRII SRAM, 288 MBytes RLDRAM-II) and a high bandwidth expansion connector for daughter-cards. Further technical details on the board, along with purchasing information, can be found at HTG’s website <a href="http://www.hitechglobal.com/Boards/PCIExpress_SFP+.htm">here</a>. You can see a photo of the board at <a href="http://netfpga.org/">NetFPGA.org</a> or below.
<br /></p>

<h2 id="price"><strong>Price</strong>:</h2>
<p><br /></p>

<p>The Academic price is $1,675.
<br /></p>

<h2 id="code-base"><strong>Code Base</strong>:</h2>
<p><br /></p>

<p>This first release comes with a modest (but steadily growing) code base of hardware and software to get you started. The design flow is based on <a href="http://www.xilinx.com/tools/embedded.htm">EDK</a> and <a href="http://www.arm.com/products/system-ip/amba/amba-open-specifications.php">AXI</a>. Once you have registered on <a href="https://github.com/login">github</a> and <a href="10G_going_beta.html">NetFPGA-live</a> successfully, you will have access to all platform documentation at <a href="https://github.com/NetFPGA/NetFPGA-public/wiki">NetFPGA-10G Github wiki</a> and <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/Getting-Started-Guide">Getting-Started-Guide</a>. The latter explains how to download the code base as either a tarball or a git repository from the NetFPGA GitHub site. Please make sure you are logged into <a href="https://github.com/login">github</a> to access <a href="https://github.com/NetFPGA/NetFPGA-public/wiki">NetFPGA-10G Github wiki</a> and <a href="https://github.com/NetFPGA/NetFPGA-public/wiki/Getting-Started-Guide">Getting-Started-Guide</a> else you will get a 404 error from github. 
<br />
We hope you enjoy the new platform and we look forward to your feedback, comments, and discussion on the mailing list. It is a pleasure and honor to work with the whole NetFPGA community, and we look forward to working with you in 2012. Together, let’s develop great new open-source networking hardware! Let’s enable great teaching and research in networking hardware! We will update you as we prepare for major new releases of the code base in the coming months. Stay tuned!
<br />
Hardware Features</p>

<ul>
  <li>Xilinx Virtex-5 XC5VTX240TFFG1759 -2</li>
  <li>Four SFP+ interface (using 16 RocketIO GTX transceivers and 4 PHY devices)</li>
  <li>Supports both 10Gbps and 1Gbps modes</li>
  <li>X8 PCI Express Gen 2 (5Gbps/lane)</li>
  <li>Twenty Configurable GTX Serial Transceivers (available through two high-speed Samtec connectors)</li>
  <li>Three x36 QDR II (CY7C1515KV18)</li>
  <li>Four x32 RLDRAM II (MT49H16M36BM-25)</li>
  <li>Mictor Connector for debugging</li>
  <li>Two Platform XL Flash (128mb each)</li>
  <li>One Xilinx XC2C256 CPLD</li>
  <li>One DB9 (RS232)</li>
  <li>User LEDs &amp; Push Buttons</li>
  <li>9.5” x 4.25” board size</li>
</ul>

<h2 id="hardware-1">Hardware</h2>

<p><img src="http://www.cl.cam.ac.uk/research/srg/netos/netfpga/pics/NetFPGA10G_front_b.jpg" width="90%" /></p>

<h2 id="fpga-design">FPGA Design</h2>
<p><br />
The current NetFPGA infrastructure release comes with reference designs that operate the NetFPGA-10G as a NIC in 1G or 10G mode with all 4 ports active. In addition, the release provides the basic building blocks of all future designs, including and PCIe endpoint with DMA, as well as software. A board self-test suite is also included.
<br /></p>
<h2 id="more-information">More Information</h2>
<p><br />
For more information, visit NetFPGA website for the latest update - <a href="http://www.netfpga.org/">http://www.netfpga.org</a>, or if you haven’t already, sign up to netfpga-announce mailing list <a href="https://mailman.stanford.edu/mailman/listinfo/netfpga-announce">https://mailman.stanford.edu/mailman/listinfo/netfpga-announce</a>
<br /></p>
<h2 id="core-developers">Core Developers</h2>
<p><br />
The core developers page has moved; check you email for details.</p>

	</div>
</div>

</div>

<div id="navbt"></div>
<div id="footer">
      &copy; 2021  NetFPGA. 
</div>
<div id="google_analytics">
        <script type="text/javascript">
                var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");
                document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));
        </script>
        <script type="text/javascript">
        var pageTracker = _gat._getTracker("UA-3542391-1");
        pageTracker._setDomainName(".netfpga.org");     
        pageTracker._trackPageview();
        </script>
</div>



</body>
</html>
