# TCL File Generated by Component Editor 19.1
# Tue May 28 11:40:08 BST 2019
# DO NOT MODIFY


# 
# av_esram "Avalon to ESRAM Core" v1.0
# Kenny Morrison 2019.05.28.11:40:08
# 
# 

# 
# request TCL package from ACDS 19.4
# 
package require -exact qsys 19.4


# 
# module av_esram
# 
set_module_property DESCRIPTION ""
set_module_property NAME av_esram
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Basic Functions"
set_module_property AUTHOR "Kenny Morrison"
set_module_property DISPLAY_NAME "Avalon to ESRAM Core"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL av_esram
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file av_esram.vhd VHDL PATH av_esram.vhd TOP_LEVEL_FILE
add_fileset_file bretime.vhd VHDL PATH ../common/rtl/bretime.vhd

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL av_esram
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file av_esram.vhd VHDL PATH av_esram.vhd
add_fileset_file bretime.vhd VHDL PATH ../common/rtl/bretime.vhd

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL av_esram
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file av_esram.vhd VHDL PATH av_esram.vhd
add_fileset_file bretime.vhd VHDL PATH ../common/rtl/bretime.vhd


# 
# parameters
# 
add_parameter c_ADDR_BITS INTEGER 11
set_parameter_property c_ADDR_BITS DEFAULT_VALUE 11
set_parameter_property c_ADDR_BITS DISPLAY_NAME c_ADDR_BITS
set_parameter_property c_ADDR_BITS UNITS None
set_parameter_property c_ADDR_BITS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property c_ADDR_BITS HDL_PARAMETER true
add_parameter chan0 BOOLEAN true
set_parameter_property chan0 DEFAULT_VALUE true
set_parameter_property chan0 DISPLAY_NAME chan0
set_parameter_property chan0 UNITS None
set_parameter_property chan0 HDL_PARAMETER true


# 
# display items
# 


# 
# connection point refclk
# 
add_interface refclk clock end
set_interface_property refclk ENABLED true
set_interface_property refclk EXPORT_OF ""
set_interface_property refclk PORT_NAME_MAP ""
set_interface_property refclk CMSIS_SVD_VARIABLES ""
set_interface_property refclk SVD_ADDRESS_GROUP ""
set_interface_property refclk IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port refclk refclk clk Input 1


# 
# connection point esram_clk
# 
add_interface esram_clk clock start
set_interface_property esram_clk associatedDirectClock ""
set_interface_property esram_clk ENABLED true
set_interface_property esram_clk EXPORT_OF ""
set_interface_property esram_clk PORT_NAME_MAP ""
set_interface_property esram_clk CMSIS_SVD_VARIABLES ""
set_interface_property esram_clk SVD_ADDRESS_GROUP ""
set_interface_property esram_clk IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port esram_clk esram_clk clk Output 1


# 
# connection point esram_rst
# 
add_interface esram_rst reset start
set_interface_property esram_rst associatedClock esram_clk
set_interface_property esram_rst associatedDirectReset ""
set_interface_property esram_rst associatedResetSinks ""
set_interface_property esram_rst synchronousEdges DEASSERT
set_interface_property esram_rst ENABLED true
set_interface_property esram_rst EXPORT_OF ""
set_interface_property esram_rst PORT_NAME_MAP ""
set_interface_property esram_rst CMSIS_SVD_VARIABLES ""
set_interface_property esram_rst SVD_ADDRESS_GROUP ""
set_interface_property esram_rst IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port esram_rst esram_rst reset Output 1


# 
# connection point iopll_lock
# 
add_interface iopll_lock conduit end
set_interface_property iopll_lock associatedClock ""
set_interface_property iopll_lock associatedReset ""
set_interface_property iopll_lock ENABLED true
set_interface_property iopll_lock EXPORT_OF ""
set_interface_property iopll_lock PORT_NAME_MAP ""
set_interface_property iopll_lock CMSIS_SVD_VARIABLES ""
set_interface_property iopll_lock SVD_ADDRESS_GROUP ""
set_interface_property iopll_lock IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port iopll_lock iopll_lock iopll_lock Output 1


# 
# connection point reg_if
# 
add_interface reg_if avalon end
set_interface_property reg_if addressGroup 0
set_interface_property reg_if addressUnits WORDS
set_interface_property reg_if associatedClock esram_clk
set_interface_property reg_if associatedReset esram_rst
set_interface_property reg_if bitsPerSymbol 8
set_interface_property reg_if bridgedAddressOffset ""
set_interface_property reg_if bridgesToMaster ""
set_interface_property reg_if burstOnBurstBoundariesOnly false
set_interface_property reg_if burstcountUnits WORDS
set_interface_property reg_if explicitAddressSpan 0
set_interface_property reg_if holdTime 0
set_interface_property reg_if linewrapBursts false
set_interface_property reg_if maximumPendingReadTransactions 0
set_interface_property reg_if maximumPendingWriteTransactions 0
set_interface_property reg_if minimumResponseLatency 1
set_interface_property reg_if readLatency 0
set_interface_property reg_if readWaitTime 1
set_interface_property reg_if setupTime 0
set_interface_property reg_if timingUnits Cycles
set_interface_property reg_if transparentBridge false
set_interface_property reg_if waitrequestAllowance 0
set_interface_property reg_if writeWaitTime 0
set_interface_property reg_if ENABLED true
set_interface_property reg_if EXPORT_OF ""
set_interface_property reg_if PORT_NAME_MAP ""
set_interface_property reg_if CMSIS_SVD_VARIABLES ""
set_interface_property reg_if SVD_ADDRESS_GROUP ""
set_interface_property reg_if IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port reg_if av_address address Input "((c_addr_bits - 1)) - (0) + 1"
add_interface_port reg_if av_read read Input 1
add_interface_port reg_if av_waitrequest waitrequest Output 1
add_interface_port reg_if av_write write Input 1
add_interface_port reg_if av_readdata readdata Output 32
add_interface_port reg_if av_writedata writedata Input 32
set_interface_assignment reg_if embeddedsw.configuration.isFlash 0
set_interface_assignment reg_if embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment reg_if embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment reg_if embeddedsw.configuration.isPrintableDevice 0

