# Verilog compilation output
*.vcd

# etc
*.out
*.swp
