#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Wed Apr 19 16:11:58 2017
# Process ID: 4744
# Current directory: O:/ENGS_128/lab3/lab3.runs/impl_1
# Command line: vivado.exe -log lab2_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source lab2_wrapper.tcl -notrace
# Log file: O:/ENGS_128/lab3/lab3.runs/impl_1/lab2_wrapper.vdi
# Journal file: O:/ENGS_128/lab3/lab3.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source lab2_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_0/src/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_0/src/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 968.426 ; gain = 461.945
Finished Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst'
Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_processing_system7_0_0/lab2_processing_system7_0_0.xdc] for cell 'lab2_i/Processor/processing_system7_0/inst'
Finished Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_processing_system7_0_0/lab2_processing_system7_0_0.xdc] for cell 'lab2_i/Processor/processing_system7_0/inst'
Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_rst_processing_system7_0_100M_0/lab2_rst_processing_system7_0_100M_0_board.xdc] for cell 'lab2_i/Processor/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_rst_processing_system7_0_100M_0/lab2_rst_processing_system7_0_100M_0_board.xdc] for cell 'lab2_i/Processor/rst_processing_system7_0_100M/U0'
Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_rst_processing_system7_0_100M_0/lab2_rst_processing_system7_0_100M_0.xdc] for cell 'lab2_i/Processor/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_rst_processing_system7_0_100M_0/lab2_rst_processing_system7_0_100M_0.xdc] for cell 'lab2_i/Processor/rst_processing_system7_0_100M/U0'
Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_0/lab2_axi_gpio_0_0_board.xdc] for cell 'lab2_i/axi_gpio_clp/U0'
Finished Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_0/lab2_axi_gpio_0_0_board.xdc] for cell 'lab2_i/axi_gpio_clp/U0'
Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_0/lab2_axi_gpio_0_0.xdc] for cell 'lab2_i/axi_gpio_clp/U0'
Finished Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_0/lab2_axi_gpio_0_0.xdc] for cell 'lab2_i/axi_gpio_clp/U0'
Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_1/lab2_axi_gpio_0_1_board.xdc] for cell 'lab2_i/axi_gpio_0/U0'
Finished Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_1/lab2_axi_gpio_0_1_board.xdc] for cell 'lab2_i/axi_gpio_0/U0'
Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_1/lab2_axi_gpio_0_1.xdc] for cell 'lab2_i/axi_gpio_0/U0'
Finished Parsing XDC File [o:/ENGS_128/lab3/lab3.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_1/lab2_axi_gpio_0_1.xdc] for cell 'lab2_i/axi_gpio_0/U0'
Parsing XDC File [O:/ENGS_128/lab3/lab3.srcs/constrs_1/imports/lab2_actually/zybo_master_lab2.xdc]
Finished Parsing XDC File [O:/ENGS_128/lab3/lab3.srcs/constrs_1/imports/lab2_actually/zybo_master_lab2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 969.402 ; gain = 726.309
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 969.402 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 2606ab3ea

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1eb92ad96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.375 . Memory (MB): peak = 973.789 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 34 cells.
Phase 2 Constant Propagation | Checksum: 252906b26

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.811 . Memory (MB): peak = 973.789 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 447 unconnected nets.
INFO: [Opt 31-11] Eliminated 536 unconnected cells.
Phase 3 Sweep | Checksum: 1848423b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 973.789 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 973.789 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1848423b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 973.789 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1848423b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 973.789 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 973.789 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file O:/ENGS_128/lab3/lab3.runs/impl_1/lab2_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 973.789 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 973.789 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: df258f28

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 973.789 ; gain = 0.000
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: df258f28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: df258f28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: d88bda83

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 991.969 ; gain = 18.180
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c560abfc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1ff64f148

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 991.969 ; gain = 18.180
Phase 1.2.1 Place Init Design | Checksum: 273a66df6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 991.969 ; gain = 18.180
Phase 1.2 Build Placer Netlist Model | Checksum: 273a66df6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 273a66df6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 991.969 ; gain = 18.180
Phase 1 Placer Initialization | Checksum: 273a66df6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e44b5d6f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e44b5d6f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19ce88bf9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c45ee2c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1c45ee2c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c59fb3bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1c59fb3bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1f36830b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1969a9401

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1969a9401

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 11f04a62f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 991.969 ; gain = 18.180
Phase 3 Detail Placement | Checksum: 11f04a62f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 148869b82

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.635. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 13cff679c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 991.969 ; gain = 18.180
Phase 4.1 Post Commit Optimization | Checksum: 13cff679c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 13cff679c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 13cff679c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 13cff679c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 991.969 ; gain = 18.180

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 178b82ecf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 991.969 ; gain = 18.180
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 178b82ecf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 991.969 ; gain = 18.180
Ending Placer Task | Checksum: 10e6d369e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 991.969 ; gain = 18.180
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 991.969 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 991.969 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 991.969 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 991.969 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 675965a2 ConstDB: 0 ShapeSum: a713d0fc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 893f9ac4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1066.051 ; gain = 74.082

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 893f9ac4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1066.051 ; gain = 74.082

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 893f9ac4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1066.051 ; gain = 74.082

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 893f9ac4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1066.051 ; gain = 74.082
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21d7f5388

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1066.051 ; gain = 74.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.565 | TNS=-11.127| WHS=-0.293 | THS=-43.361|

Phase 2 Router Initialization | Checksum: 22772a78a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1066.051 ; gain = 74.082

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ffd738d8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1066.051 ; gain = 74.082

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 18a2e1c68

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.582 | TNS=-11.161| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 11f21c633

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 124b80ac2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082
Phase 4.1.2 GlobIterForTiming | Checksum: 1a2e83e19

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082
Phase 4.1 Global Iteration 0 | Checksum: 1a2e83e19

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 144abd1da

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.582 | TNS=-11.161| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d86e6fe4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082
Phase 4 Rip-up And Reroute | Checksum: 1d86e6fe4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 125beb193

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.582 | TNS=-11.161| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b82e9f1b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b82e9f1b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082
Phase 5 Delay and Skew Optimization | Checksum: 1b82e9f1b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20d1812f9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.582 | TNS=-11.161| WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1687dc04b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082
Phase 6 Post Hold Fix | Checksum: 1687dc04b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.702984 %
  Global Horizontal Routing Utilization  = 1.08617 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1d33dfafd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d33dfafd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1350f1231

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.582 | TNS=-11.161| WHS=0.025  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1350f1231

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.051 ; gain = 74.082

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1066.051 ; gain = 74.082
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1066.051 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file O:/ENGS_128/lab3/lab3.runs/impl_1/lab2_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 16:12:58 2017...
