Completed Tool Installation
Simulated given sample file (Full Adder)

Target Language - Verilog
