
DrixitChallenge_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009020  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  08009130  08009130  00019130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093c0  080093c0  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  080093c0  080093c0  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080093c0  080093c0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093c0  080093c0  000193c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080093c4  080093c4  000193c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080093c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011d8  20000074  0800943c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000124c  0800943c  0002124c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018288  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003834  00000000  00000000  00038325  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017a8  00000000  00000000  0003bb60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001668  00000000  00000000  0003d308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aea1  00000000  00000000  0003e970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a1ba  00000000  00000000  00059811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000989c1  00000000  00000000  000739cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010c38c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006750  00000000  00000000  0010c3dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08009118 	.word	0x08009118

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08009118 	.word	0x08009118

08000150 <__aeabi_fmul>:
 8000150:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000154:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000158:	bf1e      	ittt	ne
 800015a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015e:	ea92 0f0c 	teqne	r2, ip
 8000162:	ea93 0f0c 	teqne	r3, ip
 8000166:	d06f      	beq.n	8000248 <__aeabi_fmul+0xf8>
 8000168:	441a      	add	r2, r3
 800016a:	ea80 0c01 	eor.w	ip, r0, r1
 800016e:	0240      	lsls	r0, r0, #9
 8000170:	bf18      	it	ne
 8000172:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000176:	d01e      	beq.n	80001b6 <__aeabi_fmul+0x66>
 8000178:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800017c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000180:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000184:	fba0 3101 	umull	r3, r1, r0, r1
 8000188:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800018c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000190:	bf3e      	ittt	cc
 8000192:	0049      	lslcc	r1, r1, #1
 8000194:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000198:	005b      	lslcc	r3, r3, #1
 800019a:	ea40 0001 	orr.w	r0, r0, r1
 800019e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001a2:	2afd      	cmp	r2, #253	; 0xfd
 80001a4:	d81d      	bhi.n	80001e2 <__aeabi_fmul+0x92>
 80001a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ae:	bf08      	it	eq
 80001b0:	f020 0001 	biceq.w	r0, r0, #1
 80001b4:	4770      	bx	lr
 80001b6:	f090 0f00 	teq	r0, #0
 80001ba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001be:	bf08      	it	eq
 80001c0:	0249      	lsleq	r1, r1, #9
 80001c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ca:	3a7f      	subs	r2, #127	; 0x7f
 80001cc:	bfc2      	ittt	gt
 80001ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d6:	4770      	bxgt	lr
 80001d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001dc:	f04f 0300 	mov.w	r3, #0
 80001e0:	3a01      	subs	r2, #1
 80001e2:	dc5d      	bgt.n	80002a0 <__aeabi_fmul+0x150>
 80001e4:	f112 0f19 	cmn.w	r2, #25
 80001e8:	bfdc      	itt	le
 80001ea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ee:	4770      	bxle	lr
 80001f0:	f1c2 0200 	rsb	r2, r2, #0
 80001f4:	0041      	lsls	r1, r0, #1
 80001f6:	fa21 f102 	lsr.w	r1, r1, r2
 80001fa:	f1c2 0220 	rsb	r2, r2, #32
 80001fe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000202:	ea5f 0031 	movs.w	r0, r1, rrx
 8000206:	f140 0000 	adc.w	r0, r0, #0
 800020a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020e:	bf08      	it	eq
 8000210:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000214:	4770      	bx	lr
 8000216:	f092 0f00 	teq	r2, #0
 800021a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021e:	bf02      	ittt	eq
 8000220:	0040      	lsleq	r0, r0, #1
 8000222:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000226:	3a01      	subeq	r2, #1
 8000228:	d0f9      	beq.n	800021e <__aeabi_fmul+0xce>
 800022a:	ea40 000c 	orr.w	r0, r0, ip
 800022e:	f093 0f00 	teq	r3, #0
 8000232:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000236:	bf02      	ittt	eq
 8000238:	0049      	lsleq	r1, r1, #1
 800023a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023e:	3b01      	subeq	r3, #1
 8000240:	d0f9      	beq.n	8000236 <__aeabi_fmul+0xe6>
 8000242:	ea41 010c 	orr.w	r1, r1, ip
 8000246:	e78f      	b.n	8000168 <__aeabi_fmul+0x18>
 8000248:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800024c:	ea92 0f0c 	teq	r2, ip
 8000250:	bf18      	it	ne
 8000252:	ea93 0f0c 	teqne	r3, ip
 8000256:	d00a      	beq.n	800026e <__aeabi_fmul+0x11e>
 8000258:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800025c:	bf18      	it	ne
 800025e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000262:	d1d8      	bne.n	8000216 <__aeabi_fmul+0xc6>
 8000264:	ea80 0001 	eor.w	r0, r0, r1
 8000268:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800026c:	4770      	bx	lr
 800026e:	f090 0f00 	teq	r0, #0
 8000272:	bf17      	itett	ne
 8000274:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000278:	4608      	moveq	r0, r1
 800027a:	f091 0f00 	teqne	r1, #0
 800027e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000282:	d014      	beq.n	80002ae <__aeabi_fmul+0x15e>
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	d101      	bne.n	800028e <__aeabi_fmul+0x13e>
 800028a:	0242      	lsls	r2, r0, #9
 800028c:	d10f      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800028e:	ea93 0f0c 	teq	r3, ip
 8000292:	d103      	bne.n	800029c <__aeabi_fmul+0x14c>
 8000294:	024b      	lsls	r3, r1, #9
 8000296:	bf18      	it	ne
 8000298:	4608      	movne	r0, r1
 800029a:	d108      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002ac:	4770      	bx	lr
 80002ae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_drsub>:
 80002b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002bc:	e002      	b.n	80002c4 <__adddf3>
 80002be:	bf00      	nop

080002c0 <__aeabi_dsub>:
 80002c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002c4 <__adddf3>:
 80002c4:	b530      	push	{r4, r5, lr}
 80002c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ce:	ea94 0f05 	teq	r4, r5
 80002d2:	bf08      	it	eq
 80002d4:	ea90 0f02 	teqeq	r0, r2
 80002d8:	bf1f      	itttt	ne
 80002da:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002de:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ea:	f000 80e2 	beq.w	80004b2 <__adddf3+0x1ee>
 80002ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f6:	bfb8      	it	lt
 80002f8:	426d      	neglt	r5, r5
 80002fa:	dd0c      	ble.n	8000316 <__adddf3+0x52>
 80002fc:	442c      	add	r4, r5
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	ea82 0000 	eor.w	r0, r2, r0
 800030a:	ea83 0101 	eor.w	r1, r3, r1
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	2d36      	cmp	r5, #54	; 0x36
 8000318:	bf88      	it	hi
 800031a:	bd30      	pophi	{r4, r5, pc}
 800031c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000320:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000324:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000328:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800032c:	d002      	beq.n	8000334 <__adddf3+0x70>
 800032e:	4240      	negs	r0, r0
 8000330:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000334:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000338:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800033c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000340:	d002      	beq.n	8000348 <__adddf3+0x84>
 8000342:	4252      	negs	r2, r2
 8000344:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000348:	ea94 0f05 	teq	r4, r5
 800034c:	f000 80a7 	beq.w	800049e <__adddf3+0x1da>
 8000350:	f1a4 0401 	sub.w	r4, r4, #1
 8000354:	f1d5 0e20 	rsbs	lr, r5, #32
 8000358:	db0d      	blt.n	8000376 <__adddf3+0xb2>
 800035a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035e:	fa22 f205 	lsr.w	r2, r2, r5
 8000362:	1880      	adds	r0, r0, r2
 8000364:	f141 0100 	adc.w	r1, r1, #0
 8000368:	fa03 f20e 	lsl.w	r2, r3, lr
 800036c:	1880      	adds	r0, r0, r2
 800036e:	fa43 f305 	asr.w	r3, r3, r5
 8000372:	4159      	adcs	r1, r3
 8000374:	e00e      	b.n	8000394 <__adddf3+0xd0>
 8000376:	f1a5 0520 	sub.w	r5, r5, #32
 800037a:	f10e 0e20 	add.w	lr, lr, #32
 800037e:	2a01      	cmp	r2, #1
 8000380:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000384:	bf28      	it	cs
 8000386:	f04c 0c02 	orrcs.w	ip, ip, #2
 800038a:	fa43 f305 	asr.w	r3, r3, r5
 800038e:	18c0      	adds	r0, r0, r3
 8000390:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	d507      	bpl.n	80003aa <__adddf3+0xe6>
 800039a:	f04f 0e00 	mov.w	lr, #0
 800039e:	f1dc 0c00 	rsbs	ip, ip, #0
 80003a2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ae:	d31b      	bcc.n	80003e8 <__adddf3+0x124>
 80003b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003b4:	d30c      	bcc.n	80003d0 <__adddf3+0x10c>
 80003b6:	0849      	lsrs	r1, r1, #1
 80003b8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c0:	f104 0401 	add.w	r4, r4, #1
 80003c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003cc:	f080 809a 	bcs.w	8000504 <__adddf3+0x240>
 80003d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003d4:	bf08      	it	eq
 80003d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003da:	f150 0000 	adcs.w	r0, r0, #0
 80003de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003e2:	ea41 0105 	orr.w	r1, r1, r5
 80003e6:	bd30      	pop	{r4, r5, pc}
 80003e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ec:	4140      	adcs	r0, r0
 80003ee:	eb41 0101 	adc.w	r1, r1, r1
 80003f2:	3c01      	subs	r4, #1
 80003f4:	bf28      	it	cs
 80003f6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003fa:	d2e9      	bcs.n	80003d0 <__adddf3+0x10c>
 80003fc:	f091 0f00 	teq	r1, #0
 8000400:	bf04      	itt	eq
 8000402:	4601      	moveq	r1, r0
 8000404:	2000      	moveq	r0, #0
 8000406:	fab1 f381 	clz	r3, r1
 800040a:	bf08      	it	eq
 800040c:	3320      	addeq	r3, #32
 800040e:	f1a3 030b 	sub.w	r3, r3, #11
 8000412:	f1b3 0220 	subs.w	r2, r3, #32
 8000416:	da0c      	bge.n	8000432 <__adddf3+0x16e>
 8000418:	320c      	adds	r2, #12
 800041a:	dd08      	ble.n	800042e <__adddf3+0x16a>
 800041c:	f102 0c14 	add.w	ip, r2, #20
 8000420:	f1c2 020c 	rsb	r2, r2, #12
 8000424:	fa01 f00c 	lsl.w	r0, r1, ip
 8000428:	fa21 f102 	lsr.w	r1, r1, r2
 800042c:	e00c      	b.n	8000448 <__adddf3+0x184>
 800042e:	f102 0214 	add.w	r2, r2, #20
 8000432:	bfd8      	it	le
 8000434:	f1c2 0c20 	rsble	ip, r2, #32
 8000438:	fa01 f102 	lsl.w	r1, r1, r2
 800043c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000440:	bfdc      	itt	le
 8000442:	ea41 010c 	orrle.w	r1, r1, ip
 8000446:	4090      	lslle	r0, r2
 8000448:	1ae4      	subs	r4, r4, r3
 800044a:	bfa2      	ittt	ge
 800044c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000450:	4329      	orrge	r1, r5
 8000452:	bd30      	popge	{r4, r5, pc}
 8000454:	ea6f 0404 	mvn.w	r4, r4
 8000458:	3c1f      	subs	r4, #31
 800045a:	da1c      	bge.n	8000496 <__adddf3+0x1d2>
 800045c:	340c      	adds	r4, #12
 800045e:	dc0e      	bgt.n	800047e <__adddf3+0x1ba>
 8000460:	f104 0414 	add.w	r4, r4, #20
 8000464:	f1c4 0220 	rsb	r2, r4, #32
 8000468:	fa20 f004 	lsr.w	r0, r0, r4
 800046c:	fa01 f302 	lsl.w	r3, r1, r2
 8000470:	ea40 0003 	orr.w	r0, r0, r3
 8000474:	fa21 f304 	lsr.w	r3, r1, r4
 8000478:	ea45 0103 	orr.w	r1, r5, r3
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	f1c4 040c 	rsb	r4, r4, #12
 8000482:	f1c4 0220 	rsb	r2, r4, #32
 8000486:	fa20 f002 	lsr.w	r0, r0, r2
 800048a:	fa01 f304 	lsl.w	r3, r1, r4
 800048e:	ea40 0003 	orr.w	r0, r0, r3
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	fa21 f004 	lsr.w	r0, r1, r4
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f094 0f00 	teq	r4, #0
 80004a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004a6:	bf06      	itte	eq
 80004a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004ac:	3401      	addeq	r4, #1
 80004ae:	3d01      	subne	r5, #1
 80004b0:	e74e      	b.n	8000350 <__adddf3+0x8c>
 80004b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b6:	bf18      	it	ne
 80004b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004bc:	d029      	beq.n	8000512 <__adddf3+0x24e>
 80004be:	ea94 0f05 	teq	r4, r5
 80004c2:	bf08      	it	eq
 80004c4:	ea90 0f02 	teqeq	r0, r2
 80004c8:	d005      	beq.n	80004d6 <__adddf3+0x212>
 80004ca:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ce:	bf04      	itt	eq
 80004d0:	4619      	moveq	r1, r3
 80004d2:	4610      	moveq	r0, r2
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	ea91 0f03 	teq	r1, r3
 80004da:	bf1e      	ittt	ne
 80004dc:	2100      	movne	r1, #0
 80004de:	2000      	movne	r0, #0
 80004e0:	bd30      	popne	{r4, r5, pc}
 80004e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e6:	d105      	bne.n	80004f4 <__adddf3+0x230>
 80004e8:	0040      	lsls	r0, r0, #1
 80004ea:	4149      	adcs	r1, r1
 80004ec:	bf28      	it	cs
 80004ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004f2:	bd30      	pop	{r4, r5, pc}
 80004f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f8:	bf3c      	itt	cc
 80004fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004fe:	bd30      	popcc	{r4, r5, pc}
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000508:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800050c:	f04f 0000 	mov.w	r0, #0
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000516:	bf1a      	itte	ne
 8000518:	4619      	movne	r1, r3
 800051a:	4610      	movne	r0, r2
 800051c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000520:	bf1c      	itt	ne
 8000522:	460b      	movne	r3, r1
 8000524:	4602      	movne	r2, r0
 8000526:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800052a:	bf06      	itte	eq
 800052c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000530:	ea91 0f03 	teqeq	r1, r3
 8000534:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	bf00      	nop

0800053c <__aeabi_ui2d>:
 800053c:	f090 0f00 	teq	r0, #0
 8000540:	bf04      	itt	eq
 8000542:	2100      	moveq	r1, #0
 8000544:	4770      	bxeq	lr
 8000546:	b530      	push	{r4, r5, lr}
 8000548:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000550:	f04f 0500 	mov.w	r5, #0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e750      	b.n	80003fc <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_i2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000570:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000574:	bf48      	it	mi
 8000576:	4240      	negmi	r0, r0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e73e      	b.n	80003fc <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_f2d>:
 8000580:	0042      	lsls	r2, r0, #1
 8000582:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000586:	ea4f 0131 	mov.w	r1, r1, rrx
 800058a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058e:	bf1f      	itttt	ne
 8000590:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000594:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000598:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800059c:	4770      	bxne	lr
 800059e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005a2:	bf08      	it	eq
 80005a4:	4770      	bxeq	lr
 80005a6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005aa:	bf04      	itt	eq
 80005ac:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e71c      	b.n	80003fc <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aed8 	beq.w	80003aa <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6bd      	b.n	80003aa <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_d2f>:
 8000630:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000634:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000638:	bf24      	itt	cs
 800063a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800063e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000642:	d90d      	bls.n	8000660 <__aeabi_d2f+0x30>
 8000644:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000648:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800064c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000650:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000654:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000658:	bf08      	it	eq
 800065a:	f020 0001 	biceq.w	r0, r0, #1
 800065e:	4770      	bx	lr
 8000660:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000664:	d121      	bne.n	80006aa <__aeabi_d2f+0x7a>
 8000666:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800066a:	bfbc      	itt	lt
 800066c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000670:	4770      	bxlt	lr
 8000672:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000676:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800067a:	f1c2 0218 	rsb	r2, r2, #24
 800067e:	f1c2 0c20 	rsb	ip, r2, #32
 8000682:	fa10 f30c 	lsls.w	r3, r0, ip
 8000686:	fa20 f002 	lsr.w	r0, r0, r2
 800068a:	bf18      	it	ne
 800068c:	f040 0001 	orrne.w	r0, r0, #1
 8000690:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000694:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000698:	fa03 fc0c 	lsl.w	ip, r3, ip
 800069c:	ea40 000c 	orr.w	r0, r0, ip
 80006a0:	fa23 f302 	lsr.w	r3, r3, r2
 80006a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006a8:	e7cc      	b.n	8000644 <__aeabi_d2f+0x14>
 80006aa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80006ae:	d107      	bne.n	80006c0 <__aeabi_d2f+0x90>
 80006b0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80006b4:	bf1e      	ittt	ne
 80006b6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80006ba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80006be:	4770      	bxne	lr
 80006c0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80006c4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80006c8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop

080006d0 <__aeabi_frsub>:
 80006d0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80006d4:	e002      	b.n	80006dc <__addsf3>
 80006d6:	bf00      	nop

080006d8 <__aeabi_fsub>:
 80006d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080006dc <__addsf3>:
 80006dc:	0042      	lsls	r2, r0, #1
 80006de:	bf1f      	itttt	ne
 80006e0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80006e4:	ea92 0f03 	teqne	r2, r3
 80006e8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80006ec:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80006f0:	d06a      	beq.n	80007c8 <__addsf3+0xec>
 80006f2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80006f6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80006fa:	bfc1      	itttt	gt
 80006fc:	18d2      	addgt	r2, r2, r3
 80006fe:	4041      	eorgt	r1, r0
 8000700:	4048      	eorgt	r0, r1
 8000702:	4041      	eorgt	r1, r0
 8000704:	bfb8      	it	lt
 8000706:	425b      	neglt	r3, r3
 8000708:	2b19      	cmp	r3, #25
 800070a:	bf88      	it	hi
 800070c:	4770      	bxhi	lr
 800070e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000712:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000716:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800071a:	bf18      	it	ne
 800071c:	4240      	negne	r0, r0
 800071e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000722:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000726:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800072a:	bf18      	it	ne
 800072c:	4249      	negne	r1, r1
 800072e:	ea92 0f03 	teq	r2, r3
 8000732:	d03f      	beq.n	80007b4 <__addsf3+0xd8>
 8000734:	f1a2 0201 	sub.w	r2, r2, #1
 8000738:	fa41 fc03 	asr.w	ip, r1, r3
 800073c:	eb10 000c 	adds.w	r0, r0, ip
 8000740:	f1c3 0320 	rsb	r3, r3, #32
 8000744:	fa01 f103 	lsl.w	r1, r1, r3
 8000748:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800074c:	d502      	bpl.n	8000754 <__addsf3+0x78>
 800074e:	4249      	negs	r1, r1
 8000750:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000754:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000758:	d313      	bcc.n	8000782 <__addsf3+0xa6>
 800075a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800075e:	d306      	bcc.n	800076e <__addsf3+0x92>
 8000760:	0840      	lsrs	r0, r0, #1
 8000762:	ea4f 0131 	mov.w	r1, r1, rrx
 8000766:	f102 0201 	add.w	r2, r2, #1
 800076a:	2afe      	cmp	r2, #254	; 0xfe
 800076c:	d251      	bcs.n	8000812 <__addsf3+0x136>
 800076e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000772:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000776:	bf08      	it	eq
 8000778:	f020 0001 	biceq.w	r0, r0, #1
 800077c:	ea40 0003 	orr.w	r0, r0, r3
 8000780:	4770      	bx	lr
 8000782:	0049      	lsls	r1, r1, #1
 8000784:	eb40 0000 	adc.w	r0, r0, r0
 8000788:	3a01      	subs	r2, #1
 800078a:	bf28      	it	cs
 800078c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000790:	d2ed      	bcs.n	800076e <__addsf3+0x92>
 8000792:	fab0 fc80 	clz	ip, r0
 8000796:	f1ac 0c08 	sub.w	ip, ip, #8
 800079a:	ebb2 020c 	subs.w	r2, r2, ip
 800079e:	fa00 f00c 	lsl.w	r0, r0, ip
 80007a2:	bfaa      	itet	ge
 80007a4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80007a8:	4252      	neglt	r2, r2
 80007aa:	4318      	orrge	r0, r3
 80007ac:	bfbc      	itt	lt
 80007ae:	40d0      	lsrlt	r0, r2
 80007b0:	4318      	orrlt	r0, r3
 80007b2:	4770      	bx	lr
 80007b4:	f092 0f00 	teq	r2, #0
 80007b8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80007bc:	bf06      	itte	eq
 80007be:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80007c2:	3201      	addeq	r2, #1
 80007c4:	3b01      	subne	r3, #1
 80007c6:	e7b5      	b.n	8000734 <__addsf3+0x58>
 80007c8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80007cc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80007d0:	bf18      	it	ne
 80007d2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80007d6:	d021      	beq.n	800081c <__addsf3+0x140>
 80007d8:	ea92 0f03 	teq	r2, r3
 80007dc:	d004      	beq.n	80007e8 <__addsf3+0x10c>
 80007de:	f092 0f00 	teq	r2, #0
 80007e2:	bf08      	it	eq
 80007e4:	4608      	moveq	r0, r1
 80007e6:	4770      	bx	lr
 80007e8:	ea90 0f01 	teq	r0, r1
 80007ec:	bf1c      	itt	ne
 80007ee:	2000      	movne	r0, #0
 80007f0:	4770      	bxne	lr
 80007f2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80007f6:	d104      	bne.n	8000802 <__addsf3+0x126>
 80007f8:	0040      	lsls	r0, r0, #1
 80007fa:	bf28      	it	cs
 80007fc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000800:	4770      	bx	lr
 8000802:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000806:	bf3c      	itt	cc
 8000808:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800080c:	4770      	bxcc	lr
 800080e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000812:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000816:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800081a:	4770      	bx	lr
 800081c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000820:	bf16      	itet	ne
 8000822:	4608      	movne	r0, r1
 8000824:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000828:	4601      	movne	r1, r0
 800082a:	0242      	lsls	r2, r0, #9
 800082c:	bf06      	itte	eq
 800082e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000832:	ea90 0f01 	teqeq	r0, r1
 8000836:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800083a:	4770      	bx	lr

0800083c <__aeabi_ui2f>:
 800083c:	f04f 0300 	mov.w	r3, #0
 8000840:	e004      	b.n	800084c <__aeabi_i2f+0x8>
 8000842:	bf00      	nop

08000844 <__aeabi_i2f>:
 8000844:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000848:	bf48      	it	mi
 800084a:	4240      	negmi	r0, r0
 800084c:	ea5f 0c00 	movs.w	ip, r0
 8000850:	bf08      	it	eq
 8000852:	4770      	bxeq	lr
 8000854:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000858:	4601      	mov	r1, r0
 800085a:	f04f 0000 	mov.w	r0, #0
 800085e:	e01c      	b.n	800089a <__aeabi_l2f+0x2a>

08000860 <__aeabi_ul2f>:
 8000860:	ea50 0201 	orrs.w	r2, r0, r1
 8000864:	bf08      	it	eq
 8000866:	4770      	bxeq	lr
 8000868:	f04f 0300 	mov.w	r3, #0
 800086c:	e00a      	b.n	8000884 <__aeabi_l2f+0x14>
 800086e:	bf00      	nop

08000870 <__aeabi_l2f>:
 8000870:	ea50 0201 	orrs.w	r2, r0, r1
 8000874:	bf08      	it	eq
 8000876:	4770      	bxeq	lr
 8000878:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800087c:	d502      	bpl.n	8000884 <__aeabi_l2f+0x14>
 800087e:	4240      	negs	r0, r0
 8000880:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000884:	ea5f 0c01 	movs.w	ip, r1
 8000888:	bf02      	ittt	eq
 800088a:	4684      	moveq	ip, r0
 800088c:	4601      	moveq	r1, r0
 800088e:	2000      	moveq	r0, #0
 8000890:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000894:	bf08      	it	eq
 8000896:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800089a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800089e:	fabc f28c 	clz	r2, ip
 80008a2:	3a08      	subs	r2, #8
 80008a4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80008a8:	db10      	blt.n	80008cc <__aeabi_l2f+0x5c>
 80008aa:	fa01 fc02 	lsl.w	ip, r1, r2
 80008ae:	4463      	add	r3, ip
 80008b0:	fa00 fc02 	lsl.w	ip, r0, r2
 80008b4:	f1c2 0220 	rsb	r2, r2, #32
 80008b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80008bc:	fa20 f202 	lsr.w	r2, r0, r2
 80008c0:	eb43 0002 	adc.w	r0, r3, r2
 80008c4:	bf08      	it	eq
 80008c6:	f020 0001 	biceq.w	r0, r0, #1
 80008ca:	4770      	bx	lr
 80008cc:	f102 0220 	add.w	r2, r2, #32
 80008d0:	fa01 fc02 	lsl.w	ip, r1, r2
 80008d4:	f1c2 0220 	rsb	r2, r2, #32
 80008d8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80008dc:	fa21 f202 	lsr.w	r2, r1, r2
 80008e0:	eb43 0002 	adc.w	r0, r3, r2
 80008e4:	bf08      	it	eq
 80008e6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80008ea:	4770      	bx	lr

080008ec <__gesf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpsf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__lesf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpsf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpsf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000908:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800090c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000910:	bf18      	it	ne
 8000912:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000916:	d011      	beq.n	800093c <__cmpsf2+0x40>
 8000918:	b001      	add	sp, #4
 800091a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800091e:	bf18      	it	ne
 8000920:	ea90 0f01 	teqne	r0, r1
 8000924:	bf58      	it	pl
 8000926:	ebb2 0003 	subspl.w	r0, r2, r3
 800092a:	bf88      	it	hi
 800092c:	17c8      	asrhi	r0, r1, #31
 800092e:	bf38      	it	cc
 8000930:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000934:	bf18      	it	ne
 8000936:	f040 0001 	orrne.w	r0, r0, #1
 800093a:	4770      	bx	lr
 800093c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000940:	d102      	bne.n	8000948 <__cmpsf2+0x4c>
 8000942:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000946:	d105      	bne.n	8000954 <__cmpsf2+0x58>
 8000948:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800094c:	d1e4      	bne.n	8000918 <__cmpsf2+0x1c>
 800094e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000952:	d0e1      	beq.n	8000918 <__cmpsf2+0x1c>
 8000954:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop

0800095c <__aeabi_cfrcmple>:
 800095c:	4684      	mov	ip, r0
 800095e:	4608      	mov	r0, r1
 8000960:	4661      	mov	r1, ip
 8000962:	e7ff      	b.n	8000964 <__aeabi_cfcmpeq>

08000964 <__aeabi_cfcmpeq>:
 8000964:	b50f      	push	{r0, r1, r2, r3, lr}
 8000966:	f7ff ffc9 	bl	80008fc <__cmpsf2>
 800096a:	2800      	cmp	r0, #0
 800096c:	bf48      	it	mi
 800096e:	f110 0f00 	cmnmi.w	r0, #0
 8000972:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000974 <__aeabi_fcmpeq>:
 8000974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000978:	f7ff fff4 	bl	8000964 <__aeabi_cfcmpeq>
 800097c:	bf0c      	ite	eq
 800097e:	2001      	moveq	r0, #1
 8000980:	2000      	movne	r0, #0
 8000982:	f85d fb08 	ldr.w	pc, [sp], #8
 8000986:	bf00      	nop

08000988 <__aeabi_fcmplt>:
 8000988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800098c:	f7ff ffea 	bl	8000964 <__aeabi_cfcmpeq>
 8000990:	bf34      	ite	cc
 8000992:	2001      	movcc	r0, #1
 8000994:	2000      	movcs	r0, #0
 8000996:	f85d fb08 	ldr.w	pc, [sp], #8
 800099a:	bf00      	nop

0800099c <__aeabi_fcmple>:
 800099c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a0:	f7ff ffe0 	bl	8000964 <__aeabi_cfcmpeq>
 80009a4:	bf94      	ite	ls
 80009a6:	2001      	movls	r0, #1
 80009a8:	2000      	movhi	r0, #0
 80009aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ae:	bf00      	nop

080009b0 <__aeabi_fcmpge>:
 80009b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b4:	f7ff ffd2 	bl	800095c <__aeabi_cfrcmple>
 80009b8:	bf94      	ite	ls
 80009ba:	2001      	movls	r0, #1
 80009bc:	2000      	movhi	r0, #0
 80009be:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c2:	bf00      	nop

080009c4 <__aeabi_fcmpgt>:
 80009c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c8:	f7ff ffc8 	bl	800095c <__aeabi_cfrcmple>
 80009cc:	bf34      	ite	cc
 80009ce:	2001      	movcc	r0, #1
 80009d0:	2000      	movcs	r0, #0
 80009d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d6:	bf00      	nop

080009d8 <__aeabi_f2iz>:
 80009d8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80009dc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80009e0:	d30f      	bcc.n	8000a02 <__aeabi_f2iz+0x2a>
 80009e2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80009e6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80009ea:	d90d      	bls.n	8000a08 <__aeabi_f2iz+0x30>
 80009ec:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80009f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009f4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009f8:	fa23 f002 	lsr.w	r0, r3, r2
 80009fc:	bf18      	it	ne
 80009fe:	4240      	negne	r0, r0
 8000a00:	4770      	bx	lr
 8000a02:	f04f 0000 	mov.w	r0, #0
 8000a06:	4770      	bx	lr
 8000a08:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000a0c:	d101      	bne.n	8000a12 <__aeabi_f2iz+0x3a>
 8000a0e:	0242      	lsls	r2, r0, #9
 8000a10:	d105      	bne.n	8000a1e <__aeabi_f2iz+0x46>
 8000a12:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000a16:	bf08      	it	eq
 8000a18:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a1c:	4770      	bx	lr
 8000a1e:	f04f 0000 	mov.w	r0, #0
 8000a22:	4770      	bx	lr

08000a24 <lis3mdl_Init>:
 * @param dev Structure to assign information.
 * @param i2cHandle 
 * @return uint8_t The accumulated errors during the initialization. If it's 
 * zero, everything is fine.
 */
uint8_t lis3mdl_Init ( LIS3MDL_Data_t* dev, I2C_HandleTypeDef *i2cHandle ){
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	6039      	str	r1, [r7, #0]

	// Set the struct parameters first

	dev->i2cHandle = i2cHandle;
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	683a      	ldr	r2, [r7, #0]
 8000a32:	601a      	str	r2, [r3, #0]
	dev->mag_x = 0.0f;
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	f04f 0200 	mov.w	r2, #0
 8000a3a:	609a      	str	r2, [r3, #8]
	dev->mag_y = 0.0f;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	f04f 0200 	mov.w	r2, #0
 8000a42:	60da      	str	r2, [r3, #12]
	dev->mag_z = 0.0f;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	f04f 0200 	mov.w	r2, #0
 8000a4a:	611a      	str	r2, [r3, #16]
	dev->temp = 0.0f;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	f04f 0200 	mov.w	r2, #0
 8000a52:	615a      	str	r2, [r3, #20]

	// Variable to accumulate errors to determine how many transaction errors we have.

	uint8_t accumulatedErrors = 0;
 8000a54:	2300      	movs	r3, #0
 8000a56:	73fb      	strb	r3, [r7, #15]
	uint8_t regValue;
	HAL_StatusTypeDef status;

	// Checking the device ID

	status = lis3mdl_ReadRegister(dev, LIS3MDL_REG_WHO_AM_I, &regValue);
 8000a58:	f107 030d 	add.w	r3, r7, #13
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	210f      	movs	r1, #15
 8000a60:	6878      	ldr	r0, [r7, #4]
 8000a62:	f000 f94c 	bl	8000cfe <lis3mdl_ReadRegister>
 8000a66:	4603      	mov	r3, r0
 8000a68:	73bb      	strb	r3, [r7, #14]

	accumulatedErrors += (status != HAL_OK);
 8000a6a:	7bbb      	ldrb	r3, [r7, #14]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	bf14      	ite	ne
 8000a70:	2301      	movne	r3, #1
 8000a72:	2300      	moveq	r3, #0
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	461a      	mov	r2, r3
 8000a78:	7bfb      	ldrb	r3, [r7, #15]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	73fb      	strb	r3, [r7, #15]

    if (regValue != LIS3MDL_DEVICE_ID) {
 8000a7e:	7b7b      	ldrb	r3, [r7, #13]
 8000a80:	2b3d      	cmp	r3, #61	; 0x3d
 8000a82:	d001      	beq.n	8000a88 <lis3mdl_Init+0x64>

    	return FAIL;
 8000a84:	23ff      	movs	r3, #255	; 0xff
 8000a86:	e057      	b.n	8000b38 <lis3mdl_Init+0x114>
		3. Write 0Ch in CTRL_REG4. Sets UHP mode on the Z-axis.
		4. Write 00h in CTRL_REG3. Sets continuous-measurement mode. */

    // FS = +/-12G

    regValue = dev->scale << 5;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	7e1b      	ldrb	r3, [r3, #24]
 8000a8c:	015b      	lsls	r3, r3, #5
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	737b      	strb	r3, [r7, #13]

	status = lis3mdl_WriteRegister(dev, LIS3MDL_REG_CTRL_2, &regValue);
 8000a92:	f107 030d 	add.w	r3, r7, #13
 8000a96:	461a      	mov	r2, r3
 8000a98:	2121      	movs	r1, #33	; 0x21
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f000 f94a 	bl	8000d34 <lis3mdl_WriteRegister>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	73bb      	strb	r3, [r7, #14]

	accumulatedErrors += (status != HAL_OK);
 8000aa4:	7bbb      	ldrb	r3, [r7, #14]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	bf14      	ite	ne
 8000aaa:	2301      	movne	r3, #1
 8000aac:	2300      	moveq	r3, #0
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	7bfb      	ldrb	r3, [r7, #15]
 8000ab4:	4413      	add	r3, r2
 8000ab6:	73fb      	strb	r3, [r7, #15]

    // Ultra-High performance in X and Y axes, ODR at 80Hz and temperature enable.

    regValue = LIS3MDL_REG_CTL_1_TEMP_EN | (LIS3MDL_PERFORMANCE_ULTRA_HIGH << 5) | (LIS3MDL_DATA_RATE_80_HZ << 2);
 8000ab8:	23fc      	movs	r3, #252	; 0xfc
 8000aba:	737b      	strb	r3, [r7, #13]

	status = lis3mdl_WriteRegister(dev, LIS3MDL_REG_CTRL_1, &regValue);
 8000abc:	f107 030d 	add.w	r3, r7, #13
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	2120      	movs	r1, #32
 8000ac4:	6878      	ldr	r0, [r7, #4]
 8000ac6:	f000 f935 	bl	8000d34 <lis3mdl_WriteRegister>
 8000aca:	4603      	mov	r3, r0
 8000acc:	73bb      	strb	r3, [r7, #14]

	accumulatedErrors += (status != HAL_OK);
 8000ace:	7bbb      	ldrb	r3, [r7, #14]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	bf14      	ite	ne
 8000ad4:	2301      	movne	r3, #1
 8000ad6:	2300      	moveq	r3, #0
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	461a      	mov	r2, r3
 8000adc:	7bfb      	ldrb	r3, [r7, #15]
 8000ade:	4413      	add	r3, r2
 8000ae0:	73fb      	strb	r3, [r7, #15]

    // Ultra-High performance in Z axe.

    regValue = 0x00 | (LIS3MDL_PERFORMANCE_ULTRA_HIGH << 2);
 8000ae2:	230c      	movs	r3, #12
 8000ae4:	737b      	strb	r3, [r7, #13]

	status = lis3mdl_WriteRegister(dev, LIS3MDL_REG_CTRL_4, &regValue);
 8000ae6:	f107 030d 	add.w	r3, r7, #13
 8000aea:	461a      	mov	r2, r3
 8000aec:	2123      	movs	r1, #35	; 0x23
 8000aee:	6878      	ldr	r0, [r7, #4]
 8000af0:	f000 f920 	bl	8000d34 <lis3mdl_WriteRegister>
 8000af4:	4603      	mov	r3, r0
 8000af6:	73bb      	strb	r3, [r7, #14]

	accumulatedErrors += (status != HAL_OK);
 8000af8:	7bbb      	ldrb	r3, [r7, #14]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	bf14      	ite	ne
 8000afe:	2301      	movne	r3, #1
 8000b00:	2300      	moveq	r3, #0
 8000b02:	b2db      	uxtb	r3, r3
 8000b04:	461a      	mov	r2, r3
 8000b06:	7bfb      	ldrb	r3, [r7, #15]
 8000b08:	4413      	add	r3, r2
 8000b0a:	73fb      	strb	r3, [r7, #15]

    // Sets continuous-measurement mode.

    regValue = 0x00 | LIS3MDL_MODE_CONTINUOUS_MEASUREMENT;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	737b      	strb	r3, [r7, #13]

	status = lis3mdl_WriteRegister(dev, LIS3MDL_REG_CTRL_3, &regValue);
 8000b10:	f107 030d 	add.w	r3, r7, #13
 8000b14:	461a      	mov	r2, r3
 8000b16:	2122      	movs	r1, #34	; 0x22
 8000b18:	6878      	ldr	r0, [r7, #4]
 8000b1a:	f000 f90b 	bl	8000d34 <lis3mdl_WriteRegister>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	73bb      	strb	r3, [r7, #14]

	accumulatedErrors += (status != HAL_OK);
 8000b22:	7bbb      	ldrb	r3, [r7, #14]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	bf14      	ite	ne
 8000b28:	2301      	movne	r3, #1
 8000b2a:	2300      	moveq	r3, #0
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	461a      	mov	r2, r3
 8000b30:	7bfb      	ldrb	r3, [r7, #15]
 8000b32:	4413      	add	r3, r2
 8000b34:	73fb      	strb	r3, [r7, #15]

    return accumulatedErrors;
 8000b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	3710      	adds	r7, #16
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <lis3mdl_DataReady>:
 * @brief Check if the sensor has data ready to be read.
 * 
 * @param dev Structure to assign information.
 * @return HAL_StatusTypeDef 
 */
HAL_StatusTypeDef lis3mdl_DataReady ( LIS3MDL_Data_t* dev ){
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
	uint8_t regValue;
	HAL_StatusTypeDef status;

	// First we have to know if there is any data ready to read

	status = lis3mdl_ReadRegister(dev, LIS3MDL_REG_STATUS, &regValue);
 8000b48:	f107 030e 	add.w	r3, r7, #14
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	2127      	movs	r1, #39	; 0x27
 8000b50:	6878      	ldr	r0, [r7, #4]
 8000b52:	f000 f8d4 	bl	8000cfe <lis3mdl_ReadRegister>
 8000b56:	4603      	mov	r3, r0
 8000b58:	73fb      	strb	r3, [r7, #15]

	if(status == HAL_OK){
 8000b5a:	7bfb      	ldrb	r3, [r7, #15]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d101      	bne.n	8000b64 <lis3mdl_DataReady+0x24>

		if(!(((regValue & LIS3MDL_STATUS_ZYXDA) >> 3) && ((status & LIS3MDL_STATUS_ZYXOR) >> 7))){

			status = HAL_ERROR;
 8000b60:	2301      	movs	r3, #1
 8000b62:	73fb      	strb	r3, [r7, #15]
		}
	}

	return status;
 8000b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
	...

08000b70 <lis3mdl_ReadMagnetometer>:
 * time.
 * 
 * @param dev Structure to assign information.
 * @return HAL_StatusTypeDef 
 */
HAL_StatusTypeDef lis3mdl_ReadMagnetometer ( LIS3MDL_Data_t* dev ){
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b086      	sub	sp, #24
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
	uint8_t regValue[6];
	HAL_StatusTypeDef status;

	// Reading the axes registers

	status = lis3mdl_ReadRegisters(dev, LIS3MDL_REG_OUT_TEMP_L, regValue, 6);
 8000b78:	f107 020c 	add.w	r2, r7, #12
 8000b7c:	2306      	movs	r3, #6
 8000b7e:	212e      	movs	r1, #46	; 0x2e
 8000b80:	6878      	ldr	r0, [r7, #4]
 8000b82:	f000 f8f2 	bl	8000d6a <lis3mdl_ReadRegisters>
 8000b86:	4603      	mov	r3, r0
 8000b88:	74fb      	strb	r3, [r7, #19]

	if(status == HAL_OK){
 8000b8a:	7cfb      	ldrb	r3, [r7, #19]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d154      	bne.n	8000c3a <lis3mdl_ReadMagnetometer+0xca>

		float sensitivity;

		switch(dev->scale){
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	7e1b      	ldrb	r3, [r3, #24]
 8000b94:	2b03      	cmp	r3, #3
 8000b96:	d817      	bhi.n	8000bc8 <lis3mdl_ReadMagnetometer+0x58>
 8000b98:	a201      	add	r2, pc, #4	; (adr r2, 8000ba0 <lis3mdl_ReadMagnetometer+0x30>)
 8000b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b9e:	bf00      	nop
 8000ba0:	08000bb1 	.word	0x08000bb1
 8000ba4:	08000bb7 	.word	0x08000bb7
 8000ba8:	08000bbd 	.word	0x08000bbd
 8000bac:	08000bc3 	.word	0x08000bc3

			case LIS3MDL_SCALE_4_GAUSS:

				sensitivity = 1.0/6842;
 8000bb0:	4b24      	ldr	r3, [pc, #144]	; (8000c44 <lis3mdl_ReadMagnetometer+0xd4>)
 8000bb2:	617b      	str	r3, [r7, #20]

				break;
 8000bb4:	e008      	b.n	8000bc8 <lis3mdl_ReadMagnetometer+0x58>

			case LIS3MDL_SCALE_8_GAUSS:

				sensitivity = 1.0/3421;
 8000bb6:	4b24      	ldr	r3, [pc, #144]	; (8000c48 <lis3mdl_ReadMagnetometer+0xd8>)
 8000bb8:	617b      	str	r3, [r7, #20]

				break;
 8000bba:	e005      	b.n	8000bc8 <lis3mdl_ReadMagnetometer+0x58>

			case LIS3MDL_SCALE_12_GAUSS:

				sensitivity = 1.0/2281;
 8000bbc:	4b23      	ldr	r3, [pc, #140]	; (8000c4c <lis3mdl_ReadMagnetometer+0xdc>)
 8000bbe:	617b      	str	r3, [r7, #20]

				break;
 8000bc0:	e002      	b.n	8000bc8 <lis3mdl_ReadMagnetometer+0x58>

			case LIS3MDL_SCALE_16_GAUSS:

				sensitivity = 1.0/1711;
 8000bc2:	4b23      	ldr	r3, [pc, #140]	; (8000c50 <lis3mdl_ReadMagnetometer+0xe0>)
 8000bc4:	617b      	str	r3, [r7, #20]

				break;
 8000bc6:	bf00      	nop
		}

		dev->mag_x = ((int16_t)((regValue[1] << 8) | regValue[0])) * sensitivity;
 8000bc8:	7b7b      	ldrb	r3, [r7, #13]
 8000bca:	021b      	lsls	r3, r3, #8
 8000bcc:	b21a      	sxth	r2, r3
 8000bce:	7b3b      	ldrb	r3, [r7, #12]
 8000bd0:	b21b      	sxth	r3, r3
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	b21b      	sxth	r3, r3
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f7ff fe34 	bl	8000844 <__aeabi_i2f>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	6979      	ldr	r1, [r7, #20]
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fab5 	bl	8000150 <__aeabi_fmul>
 8000be6:	4603      	mov	r3, r0
 8000be8:	461a      	mov	r2, r3
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	609a      	str	r2, [r3, #8]

		dev->mag_y = ((int16_t)((regValue[3] << 8) | regValue[2])) * sensitivity;
 8000bee:	7bfb      	ldrb	r3, [r7, #15]
 8000bf0:	021b      	lsls	r3, r3, #8
 8000bf2:	b21a      	sxth	r2, r3
 8000bf4:	7bbb      	ldrb	r3, [r7, #14]
 8000bf6:	b21b      	sxth	r3, r3
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	b21b      	sxth	r3, r3
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f7ff fe21 	bl	8000844 <__aeabi_i2f>
 8000c02:	4603      	mov	r3, r0
 8000c04:	6979      	ldr	r1, [r7, #20]
 8000c06:	4618      	mov	r0, r3
 8000c08:	f7ff faa2 	bl	8000150 <__aeabi_fmul>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	461a      	mov	r2, r3
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	60da      	str	r2, [r3, #12]

		dev->mag_z = ((int16_t)((regValue[5] << 8) | regValue[4])) * sensitivity;
 8000c14:	7c7b      	ldrb	r3, [r7, #17]
 8000c16:	021b      	lsls	r3, r3, #8
 8000c18:	b21a      	sxth	r2, r3
 8000c1a:	7c3b      	ldrb	r3, [r7, #16]
 8000c1c:	b21b      	sxth	r3, r3
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	b21b      	sxth	r3, r3
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff fe0e 	bl	8000844 <__aeabi_i2f>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	6979      	ldr	r1, [r7, #20]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff fa8f 	bl	8000150 <__aeabi_fmul>
 8000c32:	4603      	mov	r3, r0
 8000c34:	461a      	mov	r2, r3
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	611a      	str	r2, [r3, #16]
	}

	return status;
 8000c3a:	7cfb      	ldrb	r3, [r7, #19]
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3718      	adds	r7, #24
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	3919417a 	.word	0x3919417a
 8000c48:	3999417a 	.word	0x3999417a
 8000c4c:	39e5d99e 	.word	0x39e5d99e
 8000c50:	3a193603 	.word	0x3a193603

08000c54 <lis3mdl_ReadTemperature>:
 * @brief Reads the temperature of the sensor.
 * 
 * @param dev Structure to assign information.
 * @return HAL_StatusTypeDef 
 */
HAL_StatusTypeDef lis3mdl_ReadTemperature ( LIS3MDL_Data_t* dev ){
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	uint8_t regValue[2];
	HAL_StatusTypeDef status;

	// Reading the temperature registers

	status = lis3mdl_ReadRegisters(dev, LIS3MDL_REG_OUT_TEMP_L, regValue, 2);
 8000c5c:	f107 020c 	add.w	r2, r7, #12
 8000c60:	2302      	movs	r3, #2
 8000c62:	212e      	movs	r1, #46	; 0x2e
 8000c64:	6878      	ldr	r0, [r7, #4]
 8000c66:	f000 f880 	bl	8000d6a <lis3mdl_ReadRegisters>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	73fb      	strb	r3, [r7, #15]

	if(status == HAL_OK){
 8000c6e:	7bfb      	ldrb	r3, [r7, #15]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d119      	bne.n	8000ca8 <lis3mdl_ReadTemperature+0x54>

		// From the datasheet, the nominal sensitivity is 8 LSB/°C (>>3) and 0 output means T=25 °C

		dev->temp = (((int16_t)((regValue[1] << 8) | regValue[0])) >> 3) + 25.0;
 8000c74:	7b7b      	ldrb	r3, [r7, #13]
 8000c76:	021b      	lsls	r3, r3, #8
 8000c78:	b21a      	sxth	r2, r3
 8000c7a:	7b3b      	ldrb	r3, [r7, #12]
 8000c7c:	b21b      	sxth	r3, r3
 8000c7e:	4313      	orrs	r3, r2
 8000c80:	b21b      	sxth	r3, r3
 8000c82:	10db      	asrs	r3, r3, #3
 8000c84:	b21b      	sxth	r3, r3
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff fc68 	bl	800055c <__aeabi_i2d>
 8000c8c:	f04f 0200 	mov.w	r2, #0
 8000c90:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <lis3mdl_ReadTemperature+0x60>)
 8000c92:	f7ff fb17 	bl	80002c4 <__adddf3>
 8000c96:	4602      	mov	r2, r0
 8000c98:	460b      	mov	r3, r1
 8000c9a:	4610      	mov	r0, r2
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	f7ff fcc7 	bl	8000630 <__aeabi_d2f>
 8000ca2:	4602      	mov	r2, r0
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	615a      	str	r2, [r3, #20]

	}

	return status;
 8000ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3710      	adds	r7, #16
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	40390000 	.word	0x40390000

08000cb8 <lis3mdl_ConvertToStoreData>:
 * @param dev Structure to receive information.
 * @return LIS3MDL_StoreData_t This struct has only the vital 
 * information of a measure, making it smaller to be saved in
 * a memory.
 */
LIS3MDL_StoreData_t lis3mdl_ConvertToStoreData ( LIS3MDL_Data_t* dev ){
 8000cb8:	b4b0      	push	{r4, r5, r7}
 8000cba:	b089      	sub	sp, #36	; 0x24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	6039      	str	r1, [r7, #0]

	LIS3MDL_StoreData_t newData;

	newData.mag_x = dev->mag_x;
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	689b      	ldr	r3, [r3, #8]
 8000cc6:	60fb      	str	r3, [r7, #12]

	newData.mag_y = dev->mag_y;
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	68db      	ldr	r3, [r3, #12]
 8000ccc:	613b      	str	r3, [r7, #16]

	newData.mag_z = dev->mag_z;
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	691b      	ldr	r3, [r3, #16]
 8000cd2:	617b      	str	r3, [r7, #20]

	newData.temp = dev->temp;
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	695b      	ldr	r3, [r3, #20]
 8000cd8:	61bb      	str	r3, [r7, #24]

	newData.uid = dev->uid;
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	889b      	ldrh	r3, [r3, #4]
 8000cde:	813b      	strh	r3, [r7, #8]

	return newData;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	461d      	mov	r5, r3
 8000ce4:	f107 0408 	add.w	r4, r7, #8
 8000ce8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000cec:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000cf0:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8000cf4:	6878      	ldr	r0, [r7, #4]
 8000cf6:	3724      	adds	r7, #36	; 0x24
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bcb0      	pop	{r4, r5, r7}
 8000cfc:	4770      	bx	lr

08000cfe <lis3mdl_ReadRegister>:

/*==================[low level functions definition]=========================*/

HAL_StatusTypeDef lis3mdl_ReadRegister( LIS3MDL_Data_t* dev, uint8_t reg, uint8_t* value ){
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	b088      	sub	sp, #32
 8000d02:	af04      	add	r7, sp, #16
 8000d04:	60f8      	str	r0, [r7, #12]
 8000d06:	460b      	mov	r3, r1
 8000d08:	607a      	str	r2, [r7, #4]
 8000d0a:	72fb      	strb	r3, [r7, #11]

	return HAL_I2C_Mem_Read(dev->i2cHandle, LIS3MDL_ADDRESS1, reg, I2C_MEMADD_SIZE_8BIT, value, 1, HAL_MAX_DELAY);
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	6818      	ldr	r0, [r3, #0]
 8000d10:	7afb      	ldrb	r3, [r7, #11]
 8000d12:	b29a      	uxth	r2, r3
 8000d14:	f04f 33ff 	mov.w	r3, #4294967295
 8000d18:	9302      	str	r3, [sp, #8]
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	9301      	str	r3, [sp, #4]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	9300      	str	r3, [sp, #0]
 8000d22:	2301      	movs	r3, #1
 8000d24:	213c      	movs	r1, #60	; 0x3c
 8000d26:	f002 fc8b 	bl	8003640 <HAL_I2C_Mem_Read>
 8000d2a:	4603      	mov	r3, r0
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3710      	adds	r7, #16
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <lis3mdl_WriteRegister>:

/*************************************************************/

HAL_StatusTypeDef lis3mdl_WriteRegister( LIS3MDL_Data_t* dev, uint8_t reg, uint8_t* value ){
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b088      	sub	sp, #32
 8000d38:	af04      	add	r7, sp, #16
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	607a      	str	r2, [r7, #4]
 8000d40:	72fb      	strb	r3, [r7, #11]

	return HAL_I2C_Mem_Write(dev->i2cHandle, LIS3MDL_ADDRESS1, reg, I2C_MEMADD_SIZE_8BIT, value, 1, HAL_MAX_DELAY);
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	6818      	ldr	r0, [r3, #0]
 8000d46:	7afb      	ldrb	r3, [r7, #11]
 8000d48:	b29a      	uxth	r2, r3
 8000d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d4e:	9302      	str	r3, [sp, #8]
 8000d50:	2301      	movs	r3, #1
 8000d52:	9301      	str	r3, [sp, #4]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	9300      	str	r3, [sp, #0]
 8000d58:	2301      	movs	r3, #1
 8000d5a:	213c      	movs	r1, #60	; 0x3c
 8000d5c:	f002 fb76 	bl	800344c <HAL_I2C_Mem_Write>
 8000d60:	4603      	mov	r3, r0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3710      	adds	r7, #16
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <lis3mdl_ReadRegisters>:

/*************************************************************/

HAL_StatusTypeDef lis3mdl_ReadRegisters( LIS3MDL_Data_t* dev, uint8_t reg, uint8_t* value, uint8_t lenght ){
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	b088      	sub	sp, #32
 8000d6e:	af04      	add	r7, sp, #16
 8000d70:	60f8      	str	r0, [r7, #12]
 8000d72:	607a      	str	r2, [r7, #4]
 8000d74:	461a      	mov	r2, r3
 8000d76:	460b      	mov	r3, r1
 8000d78:	72fb      	strb	r3, [r7, #11]
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	72bb      	strb	r3, [r7, #10]

	return HAL_I2C_Mem_Read(dev->i2cHandle, LIS3MDL_ADDRESS1, reg, I2C_MEMADD_SIZE_8BIT, value, lenght, HAL_MAX_DELAY);
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	6818      	ldr	r0, [r3, #0]
 8000d82:	7afb      	ldrb	r3, [r7, #11]
 8000d84:	b29a      	uxth	r2, r3
 8000d86:	7abb      	ldrb	r3, [r7, #10]
 8000d88:	b29b      	uxth	r3, r3
 8000d8a:	f04f 31ff 	mov.w	r1, #4294967295
 8000d8e:	9102      	str	r1, [sp, #8]
 8000d90:	9301      	str	r3, [sp, #4]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	9300      	str	r3, [sp, #0]
 8000d96:	2301      	movs	r3, #1
 8000d98:	213c      	movs	r1, #60	; 0x3c
 8000d9a:	f002 fc51 	bl	8003640 <HAL_I2C_Mem_Read>
 8000d9e:	4603      	mov	r3, r0
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3710      	adds	r7, #16
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <StoreUSARTData>:

static uint8_t BufferUsart1[UART_MAX_RECEIVE_DATA], Escritura_BufferUsart1 = 0, Lectura_BufferUsart1 = 0;

/*==================[internal functions definition]==========================*/

bool_t StoreUSARTData(uint8_t* data, uint16_t size){
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b084      	sub	sp, #16
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	460b      	mov	r3, r1
 8000db2:	807b      	strh	r3, [r7, #2]

	bool_t retVal = FALSE;
 8000db4:	2300      	movs	r3, #0
 8000db6:	73fb      	strb	r3, [r7, #15]

	uint8_t auxSize = 0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	73bb      	strb	r3, [r7, #14]

	if((Escritura_BufferUsart1 + size) >= UART_MAX_RECEIVE_DATA){
 8000dbc:	4b2b      	ldr	r3, [pc, #172]	; (8000e6c <StoreUSARTData+0xc4>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	887b      	ldrh	r3, [r7, #2]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	2b18      	cmp	r3, #24
 8000dc8:	dd29      	ble.n	8000e1e <StoreUSARTData+0x76>

		auxSize = (Escritura_BufferUsart1 + size) - UART_MAX_RECEIVE_DATA;
 8000dca:	887b      	ldrh	r3, [r7, #2]
 8000dcc:	b2da      	uxtb	r2, r3
 8000dce:	4b27      	ldr	r3, [pc, #156]	; (8000e6c <StoreUSARTData+0xc4>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	3b19      	subs	r3, #25
 8000dd8:	73bb      	strb	r3, [r7, #14]

		memcpy((BufferUsart1 + Escritura_BufferUsart1), data, (size - auxSize));
 8000dda:	4b24      	ldr	r3, [pc, #144]	; (8000e6c <StoreUSARTData+0xc4>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	461a      	mov	r2, r3
 8000de0:	4b23      	ldr	r3, [pc, #140]	; (8000e70 <StoreUSARTData+0xc8>)
 8000de2:	18d0      	adds	r0, r2, r3
 8000de4:	887a      	ldrh	r2, [r7, #2]
 8000de6:	7bbb      	ldrb	r3, [r7, #14]
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	461a      	mov	r2, r3
 8000dec:	6879      	ldr	r1, [r7, #4]
 8000dee:	f008 f8b5 	bl	8008f5c <memcpy>

		Escritura_BufferUsart1 = 0;
 8000df2:	4b1e      	ldr	r3, [pc, #120]	; (8000e6c <StoreUSARTData+0xc4>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	701a      	strb	r2, [r3, #0]

		memcpy((BufferUsart1 + Escritura_BufferUsart1), (data + (size - auxSize)), auxSize);
 8000df8:	4b1c      	ldr	r3, [pc, #112]	; (8000e6c <StoreUSARTData+0xc4>)
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	4b1c      	ldr	r3, [pc, #112]	; (8000e70 <StoreUSARTData+0xc8>)
 8000e00:	18d0      	adds	r0, r2, r3
 8000e02:	887a      	ldrh	r2, [r7, #2]
 8000e04:	7bbb      	ldrb	r3, [r7, #14]
 8000e06:	1ad3      	subs	r3, r2, r3
 8000e08:	461a      	mov	r2, r3
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	7bba      	ldrb	r2, [r7, #14]
 8000e10:	4619      	mov	r1, r3
 8000e12:	f008 f8a3 	bl	8008f5c <memcpy>

		Escritura_BufferUsart1 = auxSize;
 8000e16:	4a15      	ldr	r2, [pc, #84]	; (8000e6c <StoreUSARTData+0xc4>)
 8000e18:	7bbb      	ldrb	r3, [r7, #14]
 8000e1a:	7013      	strb	r3, [r2, #0]
 8000e1c:	e011      	b.n	8000e42 <StoreUSARTData+0x9a>
	}

	else {

		memcpy((BufferUsart1 + Escritura_BufferUsart1), data, size);
 8000e1e:	4b13      	ldr	r3, [pc, #76]	; (8000e6c <StoreUSARTData+0xc4>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	461a      	mov	r2, r3
 8000e24:	4b12      	ldr	r3, [pc, #72]	; (8000e70 <StoreUSARTData+0xc8>)
 8000e26:	4413      	add	r3, r2
 8000e28:	887a      	ldrh	r2, [r7, #2]
 8000e2a:	6879      	ldr	r1, [r7, #4]
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f008 f895 	bl	8008f5c <memcpy>

		Escritura_BufferUsart1 = Escritura_BufferUsart1 + size;
 8000e32:	887b      	ldrh	r3, [r7, #2]
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	4b0d      	ldr	r3, [pc, #52]	; (8000e6c <StoreUSARTData+0xc4>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	b2da      	uxtb	r2, r3
 8000e3e:	4b0b      	ldr	r3, [pc, #44]	; (8000e6c <StoreUSARTData+0xc4>)
 8000e40:	701a      	strb	r2, [r3, #0]
	}

	if(BufferUsart1[Escritura_BufferUsart1 - 1] == '\r' || BufferUsart1[Escritura_BufferUsart1 - 1] == '\n'){
 8000e42:	4b0a      	ldr	r3, [pc, #40]	; (8000e6c <StoreUSARTData+0xc4>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	4a09      	ldr	r2, [pc, #36]	; (8000e70 <StoreUSARTData+0xc8>)
 8000e4a:	5cd3      	ldrb	r3, [r2, r3]
 8000e4c:	2b0d      	cmp	r3, #13
 8000e4e:	d006      	beq.n	8000e5e <StoreUSARTData+0xb6>
 8000e50:	4b06      	ldr	r3, [pc, #24]	; (8000e6c <StoreUSARTData+0xc4>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	3b01      	subs	r3, #1
 8000e56:	4a06      	ldr	r2, [pc, #24]	; (8000e70 <StoreUSARTData+0xc8>)
 8000e58:	5cd3      	ldrb	r3, [r2, r3]
 8000e5a:	2b0a      	cmp	r3, #10
 8000e5c:	d101      	bne.n	8000e62 <StoreUSARTData+0xba>

		retVal = TRUE;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	73fb      	strb	r3, [r7, #15]
	}

	return retVal;
 8000e62:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3710      	adds	r7, #16
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	200000a9 	.word	0x200000a9
 8000e70:	20000090 	.word	0x20000090

08000e74 <DecodeReceivedData>:

/*************************************************************/

bool_t DecodeReceivedData( uint16_t* NumberReceived ){
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b08a      	sub	sp, #40	; 0x28
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]

	bool_t retVal = FALSE;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	uint8_t j = 0;
 8000e82:	2300      	movs	r3, #0
 8000e84:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	char DatosRecibidos[UART_MAX_RECEIVE_DATA];

	while( (Lectura_BufferUsart1 != Escritura_BufferUsart1) ){
 8000e88:	e03f      	b.n	8000f0a <DecodeReceivedData+0x96>

		// I remove the characters that are not information
		// If it is any of these characters, nothing is done.
		if( BufferUsart1[Lectura_BufferUsart1] == '\r' ||
 8000e8a:	4b31      	ldr	r3, [pc, #196]	; (8000f50 <DecodeReceivedData+0xdc>)
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	461a      	mov	r2, r3
 8000e90:	4b30      	ldr	r3, [pc, #192]	; (8000f54 <DecodeReceivedData+0xe0>)
 8000e92:	5c9b      	ldrb	r3, [r3, r2]
 8000e94:	2b0d      	cmp	r3, #13
 8000e96:	d02b      	beq.n	8000ef0 <DecodeReceivedData+0x7c>
			BufferUsart1[Lectura_BufferUsart1] == '\n' ||
 8000e98:	4b2d      	ldr	r3, [pc, #180]	; (8000f50 <DecodeReceivedData+0xdc>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4b2d      	ldr	r3, [pc, #180]	; (8000f54 <DecodeReceivedData+0xe0>)
 8000ea0:	5c9b      	ldrb	r3, [r3, r2]
		if( BufferUsart1[Lectura_BufferUsart1] == '\r' ||
 8000ea2:	2b0a      	cmp	r3, #10
 8000ea4:	d024      	beq.n	8000ef0 <DecodeReceivedData+0x7c>
			BufferUsart1[Lectura_BufferUsart1] == '\0' ||
 8000ea6:	4b2a      	ldr	r3, [pc, #168]	; (8000f50 <DecodeReceivedData+0xdc>)
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	461a      	mov	r2, r3
 8000eac:	4b29      	ldr	r3, [pc, #164]	; (8000f54 <DecodeReceivedData+0xe0>)
 8000eae:	5c9b      	ldrb	r3, [r3, r2]
			BufferUsart1[Lectura_BufferUsart1] == '\n' ||
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d01d      	beq.n	8000ef0 <DecodeReceivedData+0x7c>
			BufferUsart1[Lectura_BufferUsart1] == ' '  ||
 8000eb4:	4b26      	ldr	r3, [pc, #152]	; (8000f50 <DecodeReceivedData+0xdc>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	461a      	mov	r2, r3
 8000eba:	4b26      	ldr	r3, [pc, #152]	; (8000f54 <DecodeReceivedData+0xe0>)
 8000ebc:	5c9b      	ldrb	r3, [r3, r2]
			BufferUsart1[Lectura_BufferUsart1] == '\0' ||
 8000ebe:	2b20      	cmp	r3, #32
 8000ec0:	d016      	beq.n	8000ef0 <DecodeReceivedData+0x7c>
			BufferUsart1[Lectura_BufferUsart1] == 0xff){}
 8000ec2:	4b23      	ldr	r3, [pc, #140]	; (8000f50 <DecodeReceivedData+0xdc>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	4b22      	ldr	r3, [pc, #136]	; (8000f54 <DecodeReceivedData+0xe0>)
 8000eca:	5c9b      	ldrb	r3, [r3, r2]
			BufferUsart1[Lectura_BufferUsart1] == ' '  ||
 8000ecc:	2bff      	cmp	r3, #255	; 0xff
 8000ece:	d00f      	beq.n	8000ef0 <DecodeReceivedData+0x7c>

		else {

			*(DatosRecibidos + j) = BufferUsart1[Lectura_BufferUsart1];
 8000ed0:	4b1f      	ldr	r3, [pc, #124]	; (8000f50 <DecodeReceivedData+0xdc>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000eda:	f107 020c 	add.w	r2, r7, #12
 8000ede:	4413      	add	r3, r2
 8000ee0:	4a1c      	ldr	r2, [pc, #112]	; (8000f54 <DecodeReceivedData+0xe0>)
 8000ee2:	5c52      	ldrb	r2, [r2, r1]
 8000ee4:	701a      	strb	r2, [r3, #0]

			j++;
 8000ee6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000eea:	3301      	adds	r3, #1
 8000eec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		}

		Lectura_BufferUsart1++;
 8000ef0:	4b17      	ldr	r3, [pc, #92]	; (8000f50 <DecodeReceivedData+0xdc>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	b2da      	uxtb	r2, r3
 8000ef8:	4b15      	ldr	r3, [pc, #84]	; (8000f50 <DecodeReceivedData+0xdc>)
 8000efa:	701a      	strb	r2, [r3, #0]

		if(Lectura_BufferUsart1 >= UART_MAX_RECEIVE_DATA){
 8000efc:	4b14      	ldr	r3, [pc, #80]	; (8000f50 <DecodeReceivedData+0xdc>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	2b18      	cmp	r3, #24
 8000f02:	d902      	bls.n	8000f0a <DecodeReceivedData+0x96>

			Lectura_BufferUsart1 = 0;
 8000f04:	4b12      	ldr	r3, [pc, #72]	; (8000f50 <DecodeReceivedData+0xdc>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	701a      	strb	r2, [r3, #0]
	while( (Lectura_BufferUsart1 != Escritura_BufferUsart1) ){
 8000f0a:	4b11      	ldr	r3, [pc, #68]	; (8000f50 <DecodeReceivedData+0xdc>)
 8000f0c:	781a      	ldrb	r2, [r3, #0]
 8000f0e:	4b12      	ldr	r3, [pc, #72]	; (8000f58 <DecodeReceivedData+0xe4>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	429a      	cmp	r2, r3
 8000f14:	d1b9      	bne.n	8000e8a <DecodeReceivedData+0x16>
		}
	}

	*(DatosRecibidos + j) = '\0';
 8000f16:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000f1a:	f107 020c 	add.w	r2, r7, #12
 8000f1e:	4413      	add	r3, r2
 8000f20:	2200      	movs	r2, #0
 8000f22:	701a      	strb	r2, [r3, #0]

	*NumberReceived = atoi(DatosRecibidos);
 8000f24:	f107 030c 	add.w	r3, r7, #12
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f007 ffcf 	bl	8008ecc <atoi>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	b29a      	uxth	r2, r3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	801a      	strh	r2, [r3, #0]

	if(*NumberReceived != 0){
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	881b      	ldrh	r3, [r3, #0]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d002      	beq.n	8000f44 <DecodeReceivedData+0xd0>

		retVal = TRUE;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return retVal;
 8000f44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3728      	adds	r7, #40	; 0x28
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	200000aa 	.word	0x200000aa
 8000f54:	20000090 	.word	0x20000090
 8000f58:	200000a9 	.word	0x200000a9

08000f5c <PrintString>:

/*************************************************************/

void PrintString( UART_HandleTypeDef printer, char* string, uint16_t size ){
 8000f5c:	b084      	sub	sp, #16
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	f107 0c08 	add.w	ip, r7, #8
 8000f66:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	HAL_UART_Transmit( &printer, (uint8_t*)string, size, HAL_MAX_DELAY );
 8000f6a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8000f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f72:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8000f74:	f107 0008 	add.w	r0, r7, #8
 8000f78:	f004 fd71 	bl	8005a5e <HAL_UART_Transmit>
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f84:	b004      	add	sp, #16
 8000f86:	4770      	bx	lr

08000f88 <PrintEnter>:

/*************************************************************/

void PrintEnter( UART_HandleTypeDef printer ){
 8000f88:	b084      	sub	sp, #16
 8000f8a:	b5b0      	push	{r4, r5, r7, lr}
 8000f8c:	b090      	sub	sp, #64	; 0x40
 8000f8e:	af10      	add	r7, sp, #64	; 0x40
 8000f90:	f107 0410 	add.w	r4, r7, #16
 8000f94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    PrintString( printer, PRINT_ENTER_STRING, sizeof(PRINT_ENTER_STRING) );
 8000f98:	2303      	movs	r3, #3
 8000f9a:	930e      	str	r3, [sp, #56]	; 0x38
 8000f9c:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <PrintEnter+0x44>)
 8000f9e:	930d      	str	r3, [sp, #52]	; 0x34
 8000fa0:	466d      	mov	r5, sp
 8000fa2:	f107 0420 	add.w	r4, r7, #32
 8000fa6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fa8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000faa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fb0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fb2:	6823      	ldr	r3, [r4, #0]
 8000fb4:	602b      	str	r3, [r5, #0]
 8000fb6:	f107 0310 	add.w	r3, r7, #16
 8000fba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fbc:	f7ff ffce 	bl	8000f5c <PrintString>
}
 8000fc0:	bf00      	nop
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8000fc8:	b004      	add	sp, #16
 8000fca:	4770      	bx	lr
 8000fcc:	08009130 	.word	0x08009130

08000fd0 <PrintFloat>:
	PrintString( printer, DataNumber, sizeof(DataNumber) );
}

/*************************************************************/

void PrintFloat( UART_HandleTypeDef printer, float number, uint8_t afterpoint ){
 8000fd0:	b084      	sub	sp, #16
 8000fd2:	b5b0      	push	{r4, r5, r7, lr}
 8000fd4:	b0a2      	sub	sp, #136	; 0x88
 8000fd6:	af10      	add	r7, sp, #64	; 0x40
 8000fd8:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000fdc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    char strNumber[65];

    uint16_t sizeStrNumber = floatToString( number, strNumber, afterpoint);
 8000fe0:	f897 20a0 	ldrb.w	r2, [r7, #160]	; 0xa0
 8000fe4:	1d3b      	adds	r3, r7, #4
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8000fec:	f000 f820 	bl	8001030 <floatToString>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

    PrintString( printer, strNumber, sizeStrNumber);
 8000ff6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8000ffa:	930e      	str	r3, [sp, #56]	; 0x38
 8000ffc:	1d3b      	adds	r3, r7, #4
 8000ffe:	930d      	str	r3, [sp, #52]	; 0x34
 8001000:	466d      	mov	r5, sp
 8001002:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8001006:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001008:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800100a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800100c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800100e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001010:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001012:	6823      	ldr	r3, [r4, #0]
 8001014:	602b      	str	r3, [r5, #0]
 8001016:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800101a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800101c:	f7ff ff9e 	bl	8000f5c <PrintString>
}
 8001020:	bf00      	nop
 8001022:	3748      	adds	r7, #72	; 0x48
 8001024:	46bd      	mov	sp, r7
 8001026:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800102a:	b004      	add	sp, #16
 800102c:	4770      	bx	lr
	...

08001030 <floatToString>:

/*************************************************************/

uint16_t floatToString( float number, char* String, uint8_t afterpoint ){
 8001030:	b580      	push	{r7, lr}
 8001032:	b09a      	sub	sp, #104	; 0x68
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	4613      	mov	r3, r2
 800103c:	71fb      	strb	r3, [r7, #7]

    char strNumber[65];

    uint8_t point = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

    int32_t ipart = (int32_t)number; // Extract integer part
 8001044:	68f8      	ldr	r0, [r7, #12]
 8001046:	f7ff fcc7 	bl	80009d8 <__aeabi_f2iz>
 800104a:	4603      	mov	r3, r0
 800104c:	65bb      	str	r3, [r7, #88]	; 0x58

    itoa(ipart, strNumber, 10); // convert integer part to string
 800104e:	f107 0310 	add.w	r3, r7, #16
 8001052:	220a      	movs	r2, #10
 8001054:	4619      	mov	r1, r3
 8001056:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001058:	f007 ff7e 	bl	8008f58 <itoa>

    int32_t aux = ipart;
 800105c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800105e:	663b      	str	r3, [r7, #96]	; 0x60

    if(afterpoint > 0){
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d071      	beq.n	800114a <floatToString+0x11a>

    	if(aux < 0){ point++; }
 8001066:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001068:	2b00      	cmp	r3, #0
 800106a:	da12      	bge.n	8001092 <floatToString+0x62>
 800106c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001070:	3301      	adds	r3, #1
 8001072:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67

        while(aux != 0){
 8001076:	e00c      	b.n	8001092 <floatToString+0x62>

            aux = aux/10;
 8001078:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800107a:	4a41      	ldr	r2, [pc, #260]	; (8001180 <floatToString+0x150>)
 800107c:	fb82 1203 	smull	r1, r2, r2, r3
 8001080:	1092      	asrs	r2, r2, #2
 8001082:	17db      	asrs	r3, r3, #31
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	663b      	str	r3, [r7, #96]	; 0x60

            point++;
 8001088:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800108c:	3301      	adds	r3, #1
 800108e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        while(aux != 0){
 8001092:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001094:	2b00      	cmp	r3, #0
 8001096:	d1ef      	bne.n	8001078 <floatToString+0x48>
        }

        if(point > 0){
 8001098:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800109c:	2b00      	cmp	r3, #0
 800109e:	d054      	beq.n	800114a <floatToString+0x11a>

            strNumber[point] = '.';  // add dot
 80010a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80010a4:	3368      	adds	r3, #104	; 0x68
 80010a6:	443b      	add	r3, r7
 80010a8:	222e      	movs	r2, #46	; 0x2e
 80010aa:	f803 2c58 	strb.w	r2, [r3, #-88]

            float fpart = number - (float)ipart; // Extract floating part
 80010ae:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80010b0:	f7ff fbc8 	bl	8000844 <__aeabi_i2f>
 80010b4:	4603      	mov	r3, r0
 80010b6:	4619      	mov	r1, r3
 80010b8:	68f8      	ldr	r0, [r7, #12]
 80010ba:	f7ff fb0d 	bl	80006d8 <__aeabi_fsub>
 80010be:	4603      	mov	r3, r0
 80010c0:	65fb      	str	r3, [r7, #92]	; 0x5c

            if(fpart < 0){fpart = fpart*(-1); }
 80010c2:	f04f 0100 	mov.w	r1, #0
 80010c6:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80010c8:	f7ff fc5e 	bl	8000988 <__aeabi_fcmplt>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d003      	beq.n	80010da <floatToString+0xaa>
 80010d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80010d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80010d8:	65fb      	str	r3, [r7, #92]	; 0x5c

            aux = 0;
 80010da:	2300      	movs	r3, #0
 80010dc:	663b      	str	r3, [r7, #96]	; 0x60

            ipart = (int32_t)(fpart*10);
 80010de:	4929      	ldr	r1, [pc, #164]	; (8001184 <floatToString+0x154>)
 80010e0:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80010e2:	f7ff f835 	bl	8000150 <__aeabi_fmul>
 80010e6:	4603      	mov	r3, r0
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff fc75 	bl	80009d8 <__aeabi_f2iz>
 80010ee:	4603      	mov	r3, r0
 80010f0:	65bb      	str	r3, [r7, #88]	; 0x58

            if(ipart == 0){  point++; strNumber[point] = '0'; }
 80010f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d115      	bne.n	8001124 <floatToString+0xf4>
 80010f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80010fc:	3301      	adds	r3, #1
 80010fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001102:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001106:	3368      	adds	r3, #104	; 0x68
 8001108:	443b      	add	r3, r7
 800110a:	2230      	movs	r2, #48	; 0x30
 800110c:	f803 2c58 	strb.w	r2, [r3, #-88]

            while(aux != afterpoint){
 8001110:	e008      	b.n	8001124 <floatToString+0xf4>

                fpart = fpart*10;
 8001112:	491c      	ldr	r1, [pc, #112]	; (8001184 <floatToString+0x154>)
 8001114:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001116:	f7ff f81b 	bl	8000150 <__aeabi_fmul>
 800111a:	4603      	mov	r3, r0
 800111c:	65fb      	str	r3, [r7, #92]	; 0x5c

                aux++;
 800111e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001120:	3301      	adds	r3, #1
 8001122:	663b      	str	r3, [r7, #96]	; 0x60
            while(aux != afterpoint){
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001128:	429a      	cmp	r2, r3
 800112a:	d1f2      	bne.n	8001112 <floatToString+0xe2>
            }

            char * pointer;

            pointer = strNumber;
 800112c:	f107 0310 	add.w	r3, r7, #16
 8001130:	657b      	str	r3, [r7, #84]	; 0x54

            itoa(fpart, (pointer + point + 1), 10); // convert integer part to string
 8001132:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001134:	f7ff fc50 	bl	80009d8 <__aeabi_f2iz>
 8001138:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800113c:	3301      	adds	r3, #1
 800113e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001140:	4413      	add	r3, r2
 8001142:	220a      	movs	r2, #10
 8001144:	4619      	mov	r1, r3
 8001146:	f007 ff07 	bl	8008f58 <itoa>
        }
    }

    memcpy(String, strNumber, (point + 1 + aux + 1));
 800114a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800114e:	1c5a      	adds	r2, r3, #1
 8001150:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001152:	4413      	add	r3, r2
 8001154:	3301      	adds	r3, #1
 8001156:	461a      	mov	r2, r3
 8001158:	f107 0310 	add.w	r3, r7, #16
 800115c:	4619      	mov	r1, r3
 800115e:	68b8      	ldr	r0, [r7, #8]
 8001160:	f007 fefc 	bl	8008f5c <memcpy>

    return (point + 1 + aux + 1);
 8001164:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001168:	b29a      	uxth	r2, r3
 800116a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800116c:	b29b      	uxth	r3, r3
 800116e:	4413      	add	r3, r2
 8001170:	b29b      	uxth	r3, r3
 8001172:	3302      	adds	r3, #2
 8001174:	b29b      	uxth	r3, r3
}
 8001176:	4618      	mov	r0, r3
 8001178:	3768      	adds	r7, #104	; 0x68
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	66666667 	.word	0x66666667
 8001184:	41200000 	.word	0x41200000

08001188 <w25q80dv_SPIRead>:

/*==================[internal functions definition]==========================*/

/*==================[low level functions definition]=========================*/

HAL_StatusTypeDef w25q80dv_SPIRead( W25Q80DV_Data_t* dev, uint8_t* data, uint8_t dataLenght, uint8_t* value, uint8_t valueLenght ){
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	60b9      	str	r1, [r7, #8]
 8001192:	603b      	str	r3, [r7, #0]
 8001194:	4613      	mov	r3, r2
 8001196:	71fb      	strb	r3, [r7, #7]

	uint8_t retVal;

	HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_RESET);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6898      	ldr	r0, [r3, #8]
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	889b      	ldrh	r3, [r3, #4]
 80011a0:	2200      	movs	r2, #0
 80011a2:	4619      	mov	r1, r3
 80011a4:	f001 ffde 	bl	8003164 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(dev->W25Q80DV_SPI, data, dataLenght, HAL_MAX_DELAY);
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	6818      	ldr	r0, [r3, #0]
 80011ac:	79fb      	ldrb	r3, [r7, #7]
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	f04f 33ff 	mov.w	r3, #4294967295
 80011b4:	68b9      	ldr	r1, [r7, #8]
 80011b6:	f003 fcd3 	bl	8004b60 <HAL_SPI_Transmit>

	retVal = HAL_SPI_Receive(dev->W25Q80DV_SPI, value, valueLenght, HAL_MAX_DELAY);
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	6818      	ldr	r0, [r3, #0]
 80011be:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011c2:	b29a      	uxth	r2, r3
 80011c4:	f04f 33ff 	mov.w	r3, #4294967295
 80011c8:	6839      	ldr	r1, [r7, #0]
 80011ca:	f003 fe05 	bl	8004dd8 <HAL_SPI_Receive>
 80011ce:	4603      	mov	r3, r0
 80011d0:	75fb      	strb	r3, [r7, #23]

	HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_SET);
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	6898      	ldr	r0, [r3, #8]
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	889b      	ldrh	r3, [r3, #4]
 80011da:	2201      	movs	r2, #1
 80011dc:	4619      	mov	r1, r3
 80011de:	f001 ffc1 	bl	8003164 <HAL_GPIO_WritePin>

	return retVal;
 80011e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3718      	adds	r7, #24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <w25q80dv_SPIWrite>:

/*************************************************************/

HAL_StatusTypeDef w25q80dv_SPIWrite( W25Q80DV_Data_t* dev, uint8_t* data, uint8_t dataLenght ){
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b086      	sub	sp, #24
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	4613      	mov	r3, r2
 80011f8:	71fb      	strb	r3, [r7, #7]

	uint8_t retVal;

	HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_RESET);
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	6898      	ldr	r0, [r3, #8]
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	889b      	ldrh	r3, [r3, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	4619      	mov	r1, r3
 8001206:	f001 ffad 	bl	8003164 <HAL_GPIO_WritePin>

	retVal = HAL_SPI_Transmit(dev->W25Q80DV_SPI, data, dataLenght, HAL_MAX_DELAY);
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	6818      	ldr	r0, [r3, #0]
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	b29a      	uxth	r2, r3
 8001212:	f04f 33ff 	mov.w	r3, #4294967295
 8001216:	68b9      	ldr	r1, [r7, #8]
 8001218:	f003 fca2 	bl	8004b60 <HAL_SPI_Transmit>
 800121c:	4603      	mov	r3, r0
 800121e:	75fb      	strb	r3, [r7, #23]

	HAL_GPIO_WritePin(dev->csPort, dev->csPin, GPIO_PIN_SET);
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	6898      	ldr	r0, [r3, #8]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	889b      	ldrh	r3, [r3, #4]
 8001228:	2201      	movs	r2, #1
 800122a:	4619      	mov	r1, r3
 800122c:	f001 ff9a 	bl	8003164 <HAL_GPIO_WritePin>

	return retVal;
 8001230:	7dfb      	ldrb	r3, [r7, #23]
}
 8001232:	4618      	mov	r0, r3
 8001234:	3718      	adds	r7, #24
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
	...

0800123c <w25q80dv_InstructionReadID>:
 *  correct memory or not.
 * 
 * @param dev Structure to receive information.
 * @return bool_t TRUE if it's the W25Q80DV Winbond memory.
 */
bool_t w25q80dv_InstructionReadID( W25Q80DV_Data_t* dev ){
 800123c:	b580      	push	{r7, lr}
 800123e:	b088      	sub	sp, #32
 8001240:	af02      	add	r7, sp, #8
 8001242:	6078      	str	r0, [r7, #4]

	uint8_t instruction[] = {W25Q80DV_DEVID, W25Q80DV_DUMMY_BYTE, W25Q80DV_DUMMY_BYTE, W25Q80DV_DUMMY_BYTE};
 8001244:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <w25q80dv_InstructionReadID+0x44>)
 8001246:	613b      	str	r3, [r7, #16]

	uint8_t devID = W25Q80DV_ERROR_BYTE;
 8001248:	23ff      	movs	r3, #255	; 0xff
 800124a:	73fb      	strb	r3, [r7, #15]

	bool_t retVal = FALSE;
 800124c:	2300      	movs	r3, #0
 800124e:	75fb      	strb	r3, [r7, #23]

	if(w25q80dv_SPIRead(dev, instruction, 4, &devID, 1) == HAL_OK){
 8001250:	f107 030f 	add.w	r3, r7, #15
 8001254:	f107 0110 	add.w	r1, r7, #16
 8001258:	2201      	movs	r2, #1
 800125a:	9200      	str	r2, [sp, #0]
 800125c:	2204      	movs	r2, #4
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f7ff ff92 	bl	8001188 <w25q80dv_SPIRead>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d104      	bne.n	8001274 <w25q80dv_InstructionReadID+0x38>

		if(devID == W25Q80DV_ID){
 800126a:	7bfb      	ldrb	r3, [r7, #15]
 800126c:	2b13      	cmp	r3, #19
 800126e:	d101      	bne.n	8001274 <w25q80dv_InstructionReadID+0x38>

			retVal = TRUE;
 8001270:	2301      	movs	r3, #1
 8001272:	75fb      	strb	r3, [r7, #23]
		}
	}

	return retVal;
 8001274:	7dfb      	ldrb	r3, [r7, #23]
}
 8001276:	4618      	mov	r0, r3
 8001278:	3718      	adds	r7, #24
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	aaaaaaab 	.word	0xaaaaaaab

08001284 <w25q80dv_InstructionWriteEnable>:
 * done every time before a write or erase instruction.
 * 
 * @param dev Structure to receive information.
 * @return HAL_StatusTypeDef 
 */
HAL_StatusTypeDef w25q80dv_InstructionWriteEnable( W25Q80DV_Data_t* dev ){
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]

	uint8_t instruction = W25Q80DV_WRITE_ENABLE;
 800128c:	2306      	movs	r3, #6
 800128e:	73fb      	strb	r3, [r7, #15]

	return w25q80dv_SPIWrite(dev, &instruction, 1);
 8001290:	f107 030f 	add.w	r3, r7, #15
 8001294:	2201      	movs	r2, #1
 8001296:	4619      	mov	r1, r3
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f7ff ffa7 	bl	80011ec <w25q80dv_SPIWrite>
 800129e:	4603      	mov	r3, r0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <w25q80dv_InstructionReadStatusRegister>:
 * @param dev Structure to receive information.
 * @param selectRegister The register requiered, it can be 1 or
 * 2 for this memory.
 * @return uint8_t 
 */
uint8_t w25q80dv_InstructionReadStatusRegister( W25Q80DV_Data_t* dev, uint8_t selectRegister){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af02      	add	r7, sp, #8
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	460b      	mov	r3, r1
 80012b2:	70fb      	strb	r3, [r7, #3]

	uint8_t instruction;

	uint8_t statusRegister = W25Q80DV_ERROR_BYTE;
 80012b4:	23ff      	movs	r3, #255	; 0xff
 80012b6:	73bb      	strb	r3, [r7, #14]

	if (selectRegister == W25Q80DV_STATUSREGISTER_1 ){
 80012b8:	78fb      	ldrb	r3, [r7, #3]
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d10c      	bne.n	80012d8 <w25q80dv_InstructionReadStatusRegister+0x30>

		instruction = W25Q80DV_READ_SR1;
 80012be:	2305      	movs	r3, #5
 80012c0:	73fb      	strb	r3, [r7, #15]

		w25q80dv_SPIRead(dev, &instruction, 1, &statusRegister, 1);
 80012c2:	f107 030e 	add.w	r3, r7, #14
 80012c6:	f107 010f 	add.w	r1, r7, #15
 80012ca:	2201      	movs	r2, #1
 80012cc:	9200      	str	r2, [sp, #0]
 80012ce:	2201      	movs	r2, #1
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f7ff ff59 	bl	8001188 <w25q80dv_SPIRead>
 80012d6:	e00e      	b.n	80012f6 <w25q80dv_InstructionReadStatusRegister+0x4e>
	}

	else if (selectRegister == 2){
 80012d8:	78fb      	ldrb	r3, [r7, #3]
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d10b      	bne.n	80012f6 <w25q80dv_InstructionReadStatusRegister+0x4e>

		instruction = W25Q80DV_READ_SR2;
 80012de:	2335      	movs	r3, #53	; 0x35
 80012e0:	73fb      	strb	r3, [r7, #15]

		w25q80dv_SPIRead(dev, &instruction, 1, &statusRegister, 1);
 80012e2:	f107 030e 	add.w	r3, r7, #14
 80012e6:	f107 010f 	add.w	r1, r7, #15
 80012ea:	2201      	movs	r2, #1
 80012ec:	9200      	str	r2, [sp, #0]
 80012ee:	2201      	movs	r2, #1
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f7ff ff49 	bl	8001188 <w25q80dv_SPIRead>
	}

	return statusRegister;
 80012f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <w25q80dv_InstructionWaitForWriteEnd>:
 * @brief Reads the status register to know when the write 
 * finish. It's block function.
 * 
 * @param dev Structure to receive information.
 */
void w25q80dv_InstructionWaitForWriteEnd( W25Q80DV_Data_t* dev ){
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]

	uint8_t statusRegister1;

	do{
		statusRegister1 = w25q80dv_InstructionReadStatusRegister(dev, W25Q80DV_READ_SR1);
 8001308:	2105      	movs	r1, #5
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f7ff ffcc 	bl	80012a8 <w25q80dv_InstructionReadStatusRegister>
 8001310:	4603      	mov	r3, r0
 8001312:	73fb      	strb	r3, [r7, #15]

		HAL_Delay(1);
 8001314:	2001      	movs	r0, #1
 8001316:	f001 f9cd 	bl	80026b4 <HAL_Delay>

	} while ((statusRegister1 & W25Q80DV_WEL_BIT) == W25Q80DV_WEL_ENABLE);
 800131a:	7bfb      	ldrb	r3, [r7, #15]
 800131c:	f003 0301 	and.w	r3, r3, #1
 8001320:	2b00      	cmp	r3, #0
 8001322:	d1f1      	bne.n	8001308 <w25q80dv_InstructionWaitForWriteEnd+0x8>
}
 8001324:	bf00      	nop
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <w25q80dv_Init>:
 * @param spi The handler for the communication.
 * @param pin The pin of the /CS (Chip Select).
 * @param port The port of the /CS (Chip Select).
 * @return bool_t TRUE is everything is fine.
 */
bool_t w25q80dv_Init( W25Q80DV_Data_t* dev, SPI_HandleTypeDef* spi, uint16_t pin, GPIO_TypeDef* port ){
 800132e:	b580      	push	{r7, lr}
 8001330:	b086      	sub	sp, #24
 8001332:	af00      	add	r7, sp, #0
 8001334:	60f8      	str	r0, [r7, #12]
 8001336:	60b9      	str	r1, [r7, #8]
 8001338:	603b      	str	r3, [r7, #0]
 800133a:	4613      	mov	r3, r2
 800133c:	80fb      	strh	r3, [r7, #6]

	dev->W25Q80DV_SPI = spi;
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	68ba      	ldr	r2, [r7, #8]
 8001342:	601a      	str	r2, [r3, #0]

	dev->csPort = port;
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	683a      	ldr	r2, [r7, #0]
 8001348:	609a      	str	r2, [r3, #8]

	dev->csPin = pin;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	88fa      	ldrh	r2, [r7, #6]
 800134e:	809a      	strh	r2, [r3, #4]

	dev->lastPage = 0;
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	2200      	movs	r2, #0
 8001354:	821a      	strh	r2, [r3, #16]

	dev->lastAddress = W25Q80DV_FIRST_PAGE_ADDRESS;
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	2200      	movs	r2, #0
 800135a:	60da      	str	r2, [r3, #12]

	dev->statusMemInit = FALSE;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	2200      	movs	r2, #0
 8001360:	749a      	strb	r2, [r3, #18]

	// We make sure that the memory start properly

	uint8_t instruction = W25Q80DV_RELEASE_PD;
 8001362:	23ab      	movs	r3, #171	; 0xab
 8001364:	75fb      	strb	r3, [r7, #23]

	w25q80dv_SPIWrite(dev, &instruction, 1);
 8001366:	f107 0317 	add.w	r3, r7, #23
 800136a:	2201      	movs	r2, #1
 800136c:	4619      	mov	r1, r3
 800136e:	68f8      	ldr	r0, [r7, #12]
 8001370:	f7ff ff3c 	bl	80011ec <w25q80dv_SPIWrite>

	// Check the flash memory

	if(w25q80dv_InstructionReadID(dev)){
 8001374:	68f8      	ldr	r0, [r7, #12]
 8001376:	f7ff ff61 	bl	800123c <w25q80dv_InstructionReadID>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d002      	beq.n	8001386 <w25q80dv_Init+0x58>

		dev->statusMemInit = TRUE;
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	2201      	movs	r2, #1
 8001384:	749a      	strb	r2, [r3, #18]
	}

	return dev->statusMemInit;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	7c9b      	ldrb	r3, [r3, #18]
}
 800138a:	4618      	mov	r0, r3
 800138c:	3718      	adds	r7, #24
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <w25q80dv_isMemInit>:
 * memory.
 * 
 * @param dev Structure to receive information.
 * @return bool_t TRUE is the memroy has been initialize.
 */
bool_t w25q80dv_isMemInit( W25Q80DV_Data_t* dev ){
 8001392:	b580      	push	{r7, lr}
 8001394:	b086      	sub	sp, #24
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]

	uint8_t data[W25Q80DV_INITIALIZE_SIZE];

	w25q80dv_ReadBytesInAddress(dev, W25Q80DV_FIRST_PAGE_ADDRESS, data, W25Q80DV_INITIALIZE_SIZE);
 800139a:	f107 020c 	add.w	r2, r7, #12
 800139e:	2304      	movs	r3, #4
 80013a0:	2100      	movs	r1, #0
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f000 f97d 	bl	80016a2 <w25q80dv_ReadBytesInAddress>

	// Check the data of initialization in memory

	bool_t retVal = FALSE;
 80013a8:	2300      	movs	r3, #0
 80013aa:	75fb      	strb	r3, [r7, #23]

	uint32_t resultValue = (data[0] << 24) | (data[1] << 16) | (data[2] << 8) | data[3];
 80013ac:	7b3b      	ldrb	r3, [r7, #12]
 80013ae:	061a      	lsls	r2, r3, #24
 80013b0:	7b7b      	ldrb	r3, [r7, #13]
 80013b2:	041b      	lsls	r3, r3, #16
 80013b4:	431a      	orrs	r2, r3
 80013b6:	7bbb      	ldrb	r3, [r7, #14]
 80013b8:	021b      	lsls	r3, r3, #8
 80013ba:	4313      	orrs	r3, r2
 80013bc:	7bfa      	ldrb	r2, [r7, #15]
 80013be:	4313      	orrs	r3, r2
 80013c0:	613b      	str	r3, [r7, #16]

	if(resultValue == W25Q80DV_INITIALIZE_MEM){
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	f1b3 3faa 	cmp.w	r3, #2863311530	; 0xaaaaaaaa
 80013c8:	d101      	bne.n	80013ce <w25q80dv_isMemInit+0x3c>

		retVal = TRUE;
 80013ca:	2301      	movs	r3, #1
 80013cc:	75fb      	strb	r3, [r7, #23]
	}

	return retVal;
 80013ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3718      	adds	r7, #24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <w25q80dv_EraseChip>:
/**
 * @brief A chip erase operation that cleans all the memory.
 * 
 * @param dev Structure to receive information.
 */
void w25q80dv_EraseChip( W25Q80DV_Data_t* dev ){
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]

	w25q80dv_InstructionWaitForWriteEnd(dev);
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	f7ff ff8d 	bl	8001300 <w25q80dv_InstructionWaitForWriteEnd>

	w25q80dv_InstructionWriteEnable(dev);
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f7ff ff4c 	bl	8001284 <w25q80dv_InstructionWriteEnable>

	uint8_t instruction = W25Q80DV_CHIP_ERASE;
 80013ec:	23c7      	movs	r3, #199	; 0xc7
 80013ee:	73fb      	strb	r3, [r7, #15]

	w25q80dv_SPIWrite(dev, &instruction, 1);
 80013f0:	f107 030f 	add.w	r3, r7, #15
 80013f4:	2201      	movs	r2, #1
 80013f6:	4619      	mov	r1, r3
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f7ff fef7 	bl	80011ec <w25q80dv_SPIWrite>

	w25q80dv_InstructionWaitForWriteEnd(dev);
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f7ff ff7e 	bl	8001300 <w25q80dv_InstructionWaitForWriteEnd>
}
 8001404:	bf00      	nop
 8001406:	3710      	adds	r7, #16
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <w25q80dv_WriteBytesInPage>:
 * 
 * @param dev Structure to receive information.
 * @param data The information to write in the memory.
 * @param dataLenght Amount of bytes to be written.
 */
void w25q80dv_WriteBytesInPage( W25Q80DV_Data_t* dev, uint8_t* data, uint8_t dataLenght ){
 800140c:	b580      	push	{r7, lr}
 800140e:	b0c6      	sub	sp, #280	; 0x118
 8001410:	af00      	add	r7, sp, #0
 8001412:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001416:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800141a:	6018      	str	r0, [r3, #0]
 800141c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001420:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001424:	6019      	str	r1, [r3, #0]
 8001426:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800142a:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 800142e:	701a      	strb	r2, [r3, #0]

	w25q80dv_InstructionWaitForWriteEnd(dev);
 8001430:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001434:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001438:	6818      	ldr	r0, [r3, #0]
 800143a:	f7ff ff61 	bl	8001300 <w25q80dv_InstructionWaitForWriteEnd>

	w25q80dv_InstructionWriteEnable(dev);
 800143e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001442:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001446:	6818      	ldr	r0, [r3, #0]
 8001448:	f7ff ff1c 	bl	8001284 <w25q80dv_InstructionWriteEnable>

	uint8_t instruction[4 + W25Q80DV_PAGE_SIZE]; // Instruction + 3 byte Address + Data

	instruction[0] = W25Q80DV_PAGE_PROGRAM;
 800144c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001450:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001454:	2202      	movs	r2, #2
 8001456:	701a      	strb	r2, [r3, #0]

	instruction[1] = (dev->lastAddress & 0xFF0000) >> 16;
 8001458:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800145c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	0c1b      	lsrs	r3, r3, #16
 8001466:	b2da      	uxtb	r2, r3
 8001468:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800146c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001470:	705a      	strb	r2, [r3, #1]

	instruction[2] = (dev->lastAddress & 0xFF00) >> 8;
 8001472:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001476:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	68db      	ldr	r3, [r3, #12]
 800147e:	0a1b      	lsrs	r3, r3, #8
 8001480:	b2da      	uxtb	r2, r3
 8001482:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001486:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800148a:	709a      	strb	r2, [r3, #2]

	instruction[3] = (dev->lastAddress & 0xFF);
 800148c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001490:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	b2da      	uxtb	r2, r3
 800149a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800149e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80014a2:	70da      	strb	r2, [r3, #3]

	memcpy((instruction + 4), data, dataLenght);
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	3304      	adds	r3, #4
 80014aa:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80014ae:	f2a2 1211 	subw	r2, r2, #273	; 0x111
 80014b2:	7812      	ldrb	r2, [r2, #0]
 80014b4:	f507 718c 	add.w	r1, r7, #280	; 0x118
 80014b8:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 80014bc:	6809      	ldr	r1, [r1, #0]
 80014be:	4618      	mov	r0, r3
 80014c0:	f007 fd4c 	bl	8008f5c <memcpy>

	w25q80dv_SPIWrite(dev, instruction, 4 + dataLenght);
 80014c4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80014c8:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	3304      	adds	r3, #4
 80014d0:	b2da      	uxtb	r2, r3
 80014d2:	f107 0114 	add.w	r1, r7, #20
 80014d6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80014da:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80014de:	6818      	ldr	r0, [r3, #0]
 80014e0:	f7ff fe84 	bl	80011ec <w25q80dv_SPIWrite>

	w25q80dv_InstructionWaitForWriteEnd(dev);
 80014e4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80014e8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80014ec:	6818      	ldr	r0, [r3, #0]
 80014ee:	f7ff ff07 	bl	8001300 <w25q80dv_InstructionWaitForWriteEnd>

	// Maximum time to write a page
	HAL_Delay(3);
 80014f2:	2003      	movs	r0, #3
 80014f4:	f001 f8de 	bl	80026b4 <HAL_Delay>

	dev->lastAddress = dev->lastAddress + dataLenght;
 80014f8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80014fc:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	68da      	ldr	r2, [r3, #12]
 8001504:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001508:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	441a      	add	r2, r3
 8001510:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001514:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	60da      	str	r2, [r3, #12]
}
 800151c:	bf00      	nop
 800151e:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <w25q80dv_WriteBytesInSequence>:
 * @param dev Structure to receive information.
 * @param data The information to write in the memory.
 * @param dataLenght Amount of bytes to be written.
 * @return bool_t FALSE memory full.
 */
bool_t w25q80dv_WriteBytesInSequence( W25Q80DV_Data_t* dev, uint8_t* data, uint8_t dataLenght ){
 8001526:	b580      	push	{r7, lr}
 8001528:	b086      	sub	sp, #24
 800152a:	af00      	add	r7, sp, #0
 800152c:	60f8      	str	r0, [r7, #12]
 800152e:	60b9      	str	r1, [r7, #8]
 8001530:	4613      	mov	r3, r2
 8001532:	71fb      	strb	r3, [r7, #7]

	bool_t retVal = FALSE;
 8001534:	2300      	movs	r3, #0
 8001536:	75fb      	strb	r3, [r7, #23]

	uint8_t splitData;

	if(w25q80dv_AddressToWrite(dev, dataLenght, splitData)){
 8001538:	7dbb      	ldrb	r3, [r7, #22]
 800153a:	461a      	mov	r2, r3
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	4619      	mov	r1, r3
 8001540:	68f8      	ldr	r0, [r7, #12]
 8001542:	f000 f8cf 	bl	80016e4 <w25q80dv_AddressToWrite>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d02a      	beq.n	80015a2 <w25q80dv_WriteBytesInSequence+0x7c>

		retVal = TRUE;
 800154c:	2301      	movs	r3, #1
 800154e:	75fb      	strb	r3, [r7, #23]

		if(splitData == 0){
 8001550:	7dbb      	ldrb	r3, [r7, #22]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d106      	bne.n	8001564 <w25q80dv_WriteBytesInSequence+0x3e>

			w25q80dv_WriteBytesInPage(dev, data, dataLenght);
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	461a      	mov	r2, r3
 800155a:	68b9      	ldr	r1, [r7, #8]
 800155c:	68f8      	ldr	r0, [r7, #12]
 800155e:	f7ff ff55 	bl	800140c <w25q80dv_WriteBytesInPage>
 8001562:	e01b      	b.n	800159c <w25q80dv_WriteBytesInSequence+0x76>
		}

		else {

			dev->lastPage++;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	8a1b      	ldrh	r3, [r3, #16]
 8001568:	3301      	adds	r3, #1
 800156a:	b29a      	uxth	r2, r3
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	821a      	strh	r2, [r3, #16]

			w25q80dv_WriteBytesInPage(dev, data, (dataLenght - splitData));
 8001570:	79fa      	ldrb	r2, [r7, #7]
 8001572:	7dbb      	ldrb	r3, [r7, #22]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	b2db      	uxtb	r3, r3
 8001578:	461a      	mov	r2, r3
 800157a:	68b9      	ldr	r1, [r7, #8]
 800157c:	68f8      	ldr	r0, [r7, #12]
 800157e:	f7ff ff45 	bl	800140c <w25q80dv_WriteBytesInPage>

			w25q80dv_WriteBytesInPage(dev, data[dataLenght - splitData], splitData);
 8001582:	79fa      	ldrb	r2, [r7, #7]
 8001584:	7dbb      	ldrb	r3, [r7, #22]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	461a      	mov	r2, r3
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	4413      	add	r3, r2
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	4619      	mov	r1, r3
 8001592:	7dbb      	ldrb	r3, [r7, #22]
 8001594:	461a      	mov	r2, r3
 8001596:	68f8      	ldr	r0, [r7, #12]
 8001598:	f7ff ff38 	bl	800140c <w25q80dv_WriteBytesInPage>
		}

		w25q80dv_InstructionWaitForWriteEnd(dev);
 800159c:	68f8      	ldr	r0, [r7, #12]
 800159e:	f7ff feaf 	bl	8001300 <w25q80dv_InstructionWaitForWriteEnd>
	}

	return retVal;
 80015a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3718      	adds	r7, #24
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}

080015ac <w25q80dv_WriteBytesInAddress>:
 * @param dev Structure to receive information.
 * @param address Starting address to write.
 * @param data The information to write in the memory.
 * @param dataLenght Amount of bytes to be written.
 */
void w25q80dv_WriteBytesInAddress( W25Q80DV_Data_t* dev, uint32_t address, uint8_t* data, uint8_t dataLenght ){
 80015ac:	b590      	push	{r4, r7, lr}
 80015ae:	b0c7      	sub	sp, #284	; 0x11c
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	f507 748c 	add.w	r4, r7, #280	; 0x118
 80015b6:	f5a4 7486 	sub.w	r4, r4, #268	; 0x10c
 80015ba:	6020      	str	r0, [r4, #0]
 80015bc:	f507 708c 	add.w	r0, r7, #280	; 0x118
 80015c0:	f5a0 7088 	sub.w	r0, r0, #272	; 0x110
 80015c4:	6001      	str	r1, [r0, #0]
 80015c6:	f507 718c 	add.w	r1, r7, #280	; 0x118
 80015ca:	f5a1 718a 	sub.w	r1, r1, #276	; 0x114
 80015ce:	600a      	str	r2, [r1, #0]
 80015d0:	461a      	mov	r2, r3
 80015d2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80015d6:	f2a3 1315 	subw	r3, r3, #277	; 0x115
 80015da:	701a      	strb	r2, [r3, #0]

	w25q80dv_InstructionWaitForWriteEnd(dev);
 80015dc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80015e0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80015e4:	6818      	ldr	r0, [r3, #0]
 80015e6:	f7ff fe8b 	bl	8001300 <w25q80dv_InstructionWaitForWriteEnd>

	w25q80dv_InstructionWriteEnable(dev);
 80015ea:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80015ee:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80015f2:	6818      	ldr	r0, [r3, #0]
 80015f4:	f7ff fe46 	bl	8001284 <w25q80dv_InstructionWriteEnable>

	uint8_t instruction[4 + W25Q80DV_PAGE_SIZE]; // Instruction + 3 byte Address + Data

	instruction[0] = W25Q80DV_PAGE_PROGRAM;
 80015f8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80015fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001600:	2202      	movs	r2, #2
 8001602:	701a      	strb	r2, [r3, #0]

	instruction[1] = (address & 0xFF0000) >> 16;
 8001604:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001608:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	0c1b      	lsrs	r3, r3, #16
 8001610:	b2da      	uxtb	r2, r3
 8001612:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001616:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800161a:	705a      	strb	r2, [r3, #1]

	instruction[2] = (address & 0xFF00) >> 8;
 800161c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001620:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	0a1b      	lsrs	r3, r3, #8
 8001628:	b2da      	uxtb	r2, r3
 800162a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800162e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001632:	709a      	strb	r2, [r3, #2]

	instruction[3] = (address & 0xFF);
 8001634:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001638:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	b2da      	uxtb	r2, r3
 8001640:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001644:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001648:	70da      	strb	r2, [r3, #3]

	memcpy((instruction + 4), data, dataLenght);
 800164a:	f107 0314 	add.w	r3, r7, #20
 800164e:	3304      	adds	r3, #4
 8001650:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8001654:	f2a2 1215 	subw	r2, r2, #277	; 0x115
 8001658:	7812      	ldrb	r2, [r2, #0]
 800165a:	f507 718c 	add.w	r1, r7, #280	; 0x118
 800165e:	f5a1 718a 	sub.w	r1, r1, #276	; 0x114
 8001662:	6809      	ldr	r1, [r1, #0]
 8001664:	4618      	mov	r0, r3
 8001666:	f007 fc79 	bl	8008f5c <memcpy>

	w25q80dv_SPIWrite(dev, instruction, 4 + dataLenght);
 800166a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800166e:	f2a3 1315 	subw	r3, r3, #277	; 0x115
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	3304      	adds	r3, #4
 8001676:	b2da      	uxtb	r2, r3
 8001678:	f107 0114 	add.w	r1, r7, #20
 800167c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001680:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001684:	6818      	ldr	r0, [r3, #0]
 8001686:	f7ff fdb1 	bl	80011ec <w25q80dv_SPIWrite>

	w25q80dv_InstructionWaitForWriteEnd(dev);
 800168a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800168e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001692:	6818      	ldr	r0, [r3, #0]
 8001694:	f7ff fe34 	bl	8001300 <w25q80dv_InstructionWaitForWriteEnd>
}
 8001698:	bf00      	nop
 800169a:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd90      	pop	{r4, r7, pc}

080016a2 <w25q80dv_ReadBytesInAddress>:
 * @param dev Structure to receive information.
 * @param address Starting address to read.
 * @param data The information read in the memory.
 * @param dataLenght Amount of bytes to be read.
 */
void w25q80dv_ReadBytesInAddress( W25Q80DV_Data_t* dev, uint32_t address, uint8_t* data, uint8_t dataLenght ){
 80016a2:	b580      	push	{r7, lr}
 80016a4:	b088      	sub	sp, #32
 80016a6:	af02      	add	r7, sp, #8
 80016a8:	60f8      	str	r0, [r7, #12]
 80016aa:	60b9      	str	r1, [r7, #8]
 80016ac:	607a      	str	r2, [r7, #4]
 80016ae:	70fb      	strb	r3, [r7, #3]

	uint8_t instruction[4]; // Instruction + 3 byte Address

	instruction[0] = W25Q80DV_READ_DATA;
 80016b0:	2303      	movs	r3, #3
 80016b2:	753b      	strb	r3, [r7, #20]

	instruction[1] = (address & 0xFF0000) >> 16;
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	0c1b      	lsrs	r3, r3, #16
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	757b      	strb	r3, [r7, #21]

	instruction[2] = (address & 0xFF00) >> 8;
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	0a1b      	lsrs	r3, r3, #8
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	75bb      	strb	r3, [r7, #22]

	instruction[3] = (address & 0xFF);
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	75fb      	strb	r3, [r7, #23]

	w25q80dv_SPIRead(dev, instruction, 4, data, dataLenght);
 80016ca:	f107 0114 	add.w	r1, r7, #20
 80016ce:	78fb      	ldrb	r3, [r7, #3]
 80016d0:	9300      	str	r3, [sp, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2204      	movs	r2, #4
 80016d6:	68f8      	ldr	r0, [r7, #12]
 80016d8:	f7ff fd56 	bl	8001188 <w25q80dv_SPIRead>
}
 80016dc:	bf00      	nop
 80016de:	3718      	adds	r7, #24
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <w25q80dv_AddressToWrite>:
 * @param splitDataLenght Sero if the write operation will be 
 * in a single page, or an amount of bytes that should be 
 * written in the previously page.
 * @return bool_t FALSE memory full.
 */
bool_t w25q80dv_AddressToWrite( W25Q80DV_Data_t* dev, uint8_t dataLenght, uint8_t* splitDataLenght ){
 80016e4:	b480      	push	{r7}
 80016e6:	b089      	sub	sp, #36	; 0x24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	460b      	mov	r3, r1
 80016ee:	607a      	str	r2, [r7, #4]
 80016f0:	72fb      	strb	r3, [r7, #11]

	bool_t retVal = FALSE;
 80016f2:	2300      	movs	r3, #0
 80016f4:	77fb      	strb	r3, [r7, #31]

	uint32_t nextAddressPageWrite = (dev->lastPage + 1)*W25Q80DV_PAGE_SIZE;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	8a1b      	ldrh	r3, [r3, #16]
 80016fa:	3301      	adds	r3, #1
 80016fc:	021b      	lsls	r3, r3, #8
 80016fe:	61bb      	str	r3, [r7, #24]

	if(nextAddressPageWrite <= W25Q80DV_LAST_PAGE_ADDRESS){
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	4a0f      	ldr	r2, [pc, #60]	; (8001740 <w25q80dv_AddressToWrite+0x5c>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d815      	bhi.n	8001734 <w25q80dv_AddressToWrite+0x50>

		uint32_t offsetNextPage = nextAddressPageWrite - dev->lastAddress;
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	617b      	str	r3, [r7, #20]

		if(offsetNextPage > dataLenght){
 8001712:	7afb      	ldrb	r3, [r7, #11]
 8001714:	697a      	ldr	r2, [r7, #20]
 8001716:	429a      	cmp	r2, r3
 8001718:	d903      	bls.n	8001722 <w25q80dv_AddressToWrite+0x3e>

			*splitDataLenght = 0;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2200      	movs	r2, #0
 800171e:	701a      	strb	r2, [r3, #0]
 8001720:	e006      	b.n	8001730 <w25q80dv_AddressToWrite+0x4c>
		}

		else {

			*splitDataLenght = dataLenght - offsetNextPage;
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	b2db      	uxtb	r3, r3
 8001726:	7afa      	ldrb	r2, [r7, #11]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	b2da      	uxtb	r2, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	701a      	strb	r2, [r3, #0]
		}

		retVal = TRUE;
 8001730:	2301      	movs	r3, #1
 8001732:	77fb      	strb	r3, [r7, #31]
	}

	return retVal;
 8001734:	7ffb      	ldrb	r3, [r7, #31]
}
 8001736:	4618      	mov	r0, r3
 8001738:	3724      	adds	r7, #36	; 0x24
 800173a:	46bd      	mov	sp, r7
 800173c:	bc80      	pop	{r7}
 800173e:	4770      	bx	lr
 8001740:	000ffff0 	.word	0x000ffff0

08001744 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	60b9      	str	r1, [r7, #8]
 800174e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	4a06      	ldr	r2, [pc, #24]	; (800176c <vApplicationGetIdleTaskMemory+0x28>)
 8001754:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	4a05      	ldr	r2, [pc, #20]	; (8001770 <vApplicationGetIdleTaskMemory+0x2c>)
 800175a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2280      	movs	r2, #128	; 0x80
 8001760:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001762:	bf00      	nop
 8001764:	3714      	adds	r7, #20
 8001766:	46bd      	mov	sp, r7
 8001768:	bc80      	pop	{r7}
 800176a:	4770      	bx	lr
 800176c:	200000ac 	.word	0x200000ac
 8001770:	20000100 	.word	0x20000100

08001774 <main>:
void receiveFunction(void const * argument);
void sendFunction(void const * argument);

/*==================[main function]==========================================*/

int main(void){
 8001774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001776:	b0b1      	sub	sp, #196	; 0xc4
 8001778:	af10      	add	r7, sp, #64	; 0x40

	// MCU Configuration
	// Reset of all peripherals, Initializes the Flash interface and the Systick.
	HAL_Init();
 800177a:	f000 ff69 	bl	8002650 <HAL_Init>

	// Configure the system clock
	SystemClock_Config();
 800177e:	f000 f8df 	bl	8001940 <SystemClock_Config>

	// Initialize all configured peripherals
	MX_GPIO_Init();
 8001782:	f000 f9df 	bl	8001b44 <MX_GPIO_Init>
	MX_DMA_Init();
 8001786:	f000 f9bf 	bl	8001b08 <MX_DMA_Init>
	MX_I2C1_Init();
 800178a:	f000 f91f 	bl	80019cc <MX_I2C1_Init>
	MX_SPI1_Init();
 800178e:	f000 f94b 	bl	8001a28 <MX_SPI1_Init>
	MX_USART1_UART_Init();
 8001792:	f000 f97f 	bl	8001a94 <MX_USART1_UART_Init>

	// First we initialize the memory to recover all the data save(last uid);
	if(w25q80dv_Init(&W25Q80DV_data, &hspi1, SPI1_NCS_Pin, SPI1_NCS_GPIO_Port)){
 8001796:	4b59      	ldr	r3, [pc, #356]	; (80018fc <main+0x188>)
 8001798:	2210      	movs	r2, #16
 800179a:	4959      	ldr	r1, [pc, #356]	; (8001900 <main+0x18c>)
 800179c:	4859      	ldr	r0, [pc, #356]	; (8001904 <main+0x190>)
 800179e:	f7ff fdc6 	bl	800132e <w25q80dv_Init>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d028      	beq.n	80017fa <main+0x86>
		// If there's no data save in the memory, we must do an erase to start using it.
		if(w25q80dv_isMemInit(&W25Q80DV_data) == FALSE){
 80017a8:	4856      	ldr	r0, [pc, #344]	; (8001904 <main+0x190>)
 80017aa:	f7ff fdf2 	bl	8001392 <w25q80dv_isMemInit>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d10f      	bne.n	80017d4 <main+0x60>
			
			w25q80dv_EraseChip(&W25Q80DV_data);
 80017b4:	4853      	ldr	r0, [pc, #332]	; (8001904 <main+0x190>)
 80017b6:	f7ff fe0f 	bl	80013d8 <w25q80dv_EraseChip>
			
			uint32_t initData = W25Q80DV_INITIALIZE_MEM;
 80017ba:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
 80017be:	607b      	str	r3, [r7, #4]
			
			w25q80dv_WriteBytesInAddress(&W25Q80DV_data, W25Q80DV_FIRST_PAGE_ADDRESS, (uint8_t*)&initData, W25Q80DV_INITIALIZE_SIZE);
 80017c0:	1d3a      	adds	r2, r7, #4
 80017c2:	2304      	movs	r3, #4
 80017c4:	2100      	movs	r1, #0
 80017c6:	484f      	ldr	r0, [pc, #316]	; (8001904 <main+0x190>)
 80017c8:	f7ff fef0 	bl	80015ac <w25q80dv_WriteBytesInAddress>
			
			LIS3MDL_data.uid = 0;
 80017cc:	4b4e      	ldr	r3, [pc, #312]	; (8001908 <main+0x194>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	809a      	strh	r2, [r3, #4]
 80017d2:	e012      	b.n	80017fa <main+0x86>
		// Else we have to read the last ID save in memory to know where to start writting the memory.
		else {
			
			uint16_t lastID;
			
			w25q80dv_ReadBytesInAddress(&W25Q80DV_data, INIT_DATA_ADDRESS, (uint8_t*)&lastID, INIT_DATA_SIZE);
 80017d4:	1cba      	adds	r2, r7, #2
 80017d6:	2302      	movs	r3, #2
 80017d8:	2104      	movs	r1, #4
 80017da:	484a      	ldr	r0, [pc, #296]	; (8001904 <main+0x190>)
 80017dc:	f7ff ff61 	bl	80016a2 <w25q80dv_ReadBytesInAddress>
			
			W25Q80DV_data.lastAddress = lastID*(sizeof(LIS3MDL_StoreData_t) - 1) + (INIT_DATA_ADDRESS + INIT_DATA_SIZE);
 80017e0:	887b      	ldrh	r3, [r7, #2]
 80017e2:	461a      	mov	r2, r3
 80017e4:	4613      	mov	r3, r2
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	4413      	add	r3, r2
 80017ea:	00db      	lsls	r3, r3, #3
 80017ec:	1a9b      	subs	r3, r3, r2
 80017ee:	3306      	adds	r3, #6
 80017f0:	4a44      	ldr	r2, [pc, #272]	; (8001904 <main+0x190>)
 80017f2:	60d3      	str	r3, [r2, #12]
			
			LIS3MDL_data.uid = lastID;
 80017f4:	887a      	ldrh	r2, [r7, #2]
 80017f6:	4b44      	ldr	r3, [pc, #272]	; (8001908 <main+0x194>)
 80017f8:	809a      	strh	r2, [r3, #4]
		}
	}

	/* Create the semaphores(s) */
	/* definition and creation of binarySemaphoreUART */
	osSemaphoreDef(binarySemaphoreUART);
 80017fa:	2300      	movs	r3, #0
 80017fc:	67bb      	str	r3, [r7, #120]	; 0x78
 80017fe:	2300      	movs	r3, #0
 8001800:	67fb      	str	r3, [r7, #124]	; 0x7c
	binarySemaphoreUARTHandle = osSemaphoreCreate(osSemaphore(binarySemaphoreUART), 1);
 8001802:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001806:	2101      	movs	r1, #1
 8001808:	4618      	mov	r0, r3
 800180a:	f004 ffb8 	bl	800677e <osSemaphoreCreate>
 800180e:	4603      	mov	r3, r0
 8001810:	4a3e      	ldr	r2, [pc, #248]	; (800190c <main+0x198>)
 8001812:	6013      	str	r3, [r2, #0]
	
	/* Create the queue(s) */
	queueDataProcessing = xQueueCreate(16, sizeof(LIS3MDL_StoreData_t));
 8001814:	2200      	movs	r2, #0
 8001816:	2118      	movs	r1, #24
 8001818:	2010      	movs	r0, #16
 800181a:	f005 f9e8 	bl	8006bee <xQueueGenericCreate>
 800181e:	4603      	mov	r3, r0
 8001820:	4a3b      	ldr	r2, [pc, #236]	; (8001910 <main+0x19c>)
 8001822:	6013      	str	r3, [r2, #0]
	queueUsartSender = xQueueCreate(16, sizeof(LIS3MDL_StoreData_t));
 8001824:	2200      	movs	r2, #0
 8001826:	2118      	movs	r1, #24
 8001828:	2010      	movs	r0, #16
 800182a:	f005 f9e0 	bl	8006bee <xQueueGenericCreate>
 800182e:	4603      	mov	r3, r0
 8001830:	4a38      	ldr	r2, [pc, #224]	; (8001914 <main+0x1a0>)
 8001832:	6013      	str	r3, [r2, #0]
	
	/* Create the thread(s) */
	osThreadDef(sensorTask, sensorFunction, osPriorityNormal, 0, 128);
 8001834:	4b38      	ldr	r3, [pc, #224]	; (8001918 <main+0x1a4>)
 8001836:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 800183a:	461d      	mov	r5, r3
 800183c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800183e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001840:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001844:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	sensorTaskHandle = osThreadCreate(osThread(sensorTask), NULL);
 8001848:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800184c:	2100      	movs	r1, #0
 800184e:	4618      	mov	r0, r3
 8001850:	f004 ff35 	bl	80066be <osThreadCreate>
 8001854:	4603      	mov	r3, r0
 8001856:	4a31      	ldr	r2, [pc, #196]	; (800191c <main+0x1a8>)
 8001858:	6013      	str	r3, [r2, #0]
	osThreadDef(receiveTask, receiveFunction, osPriorityNormal, 0, 128);
 800185a:	4b31      	ldr	r3, [pc, #196]	; (8001920 <main+0x1ac>)
 800185c:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8001860:	461d      	mov	r5, r3
 8001862:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001864:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001866:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800186a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	receiveTaskHandle = osThreadCreate(osThread(receiveTask), NULL);
 800186e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001872:	2100      	movs	r1, #0
 8001874:	4618      	mov	r0, r3
 8001876:	f004 ff22 	bl	80066be <osThreadCreate>
 800187a:	4603      	mov	r3, r0
 800187c:	4a29      	ldr	r2, [pc, #164]	; (8001924 <main+0x1b0>)
 800187e:	6013      	str	r3, [r2, #0]
	osThreadDef(sendTask, sendFunction, osPriorityNormal, 0, 128);
 8001880:	4b29      	ldr	r3, [pc, #164]	; (8001928 <main+0x1b4>)
 8001882:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8001886:	461d      	mov	r5, r3
 8001888:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800188a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800188c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001890:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	sendTaskHandle = osThreadCreate(osThread(sendTask), NULL);
 8001894:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001898:	2100      	movs	r1, #0
 800189a:	4618      	mov	r0, r3
 800189c:	f004 ff0f 	bl	80066be <osThreadCreate>
 80018a0:	4603      	mov	r3, r0
 80018a2:	4a22      	ldr	r2, [pc, #136]	; (800192c <main+0x1b8>)
 80018a4:	6013      	str	r3, [r2, #0]
	osThreadDef(memoryTask, memoryFunction, osPriorityNormal, 0, 128);
 80018a6:	4b22      	ldr	r3, [pc, #136]	; (8001930 <main+0x1bc>)
 80018a8:	f107 0408 	add.w	r4, r7, #8
 80018ac:	461d      	mov	r5, r3
 80018ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018b2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80018b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	memoryTaskHandle = osThreadCreate(osThread(memoryTask), NULL);
 80018ba:	f107 0308 	add.w	r3, r7, #8
 80018be:	2100      	movs	r1, #0
 80018c0:	4618      	mov	r0, r3
 80018c2:	f004 fefc 	bl	80066be <osThreadCreate>
 80018c6:	4603      	mov	r3, r0
 80018c8:	4a1a      	ldr	r2, [pc, #104]	; (8001934 <main+0x1c0>)
 80018ca:	6013      	str	r3, [r2, #0]

	PrintString(huart1, "Starting FreeRTOS System\r\n", sizeof("Starting FreeRTOS System\r\n"));
 80018cc:	4e1a      	ldr	r6, [pc, #104]	; (8001938 <main+0x1c4>)
 80018ce:	231b      	movs	r3, #27
 80018d0:	930e      	str	r3, [sp, #56]	; 0x38
 80018d2:	4b1a      	ldr	r3, [pc, #104]	; (800193c <main+0x1c8>)
 80018d4:	930d      	str	r3, [sp, #52]	; 0x34
 80018d6:	466d      	mov	r5, sp
 80018d8:	f106 0410 	add.w	r4, r6, #16
 80018dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018e8:	6823      	ldr	r3, [r4, #0]
 80018ea:	602b      	str	r3, [r5, #0]
 80018ec:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80018f0:	f7ff fb34 	bl	8000f5c <PrintString>

	/* Start scheduler */
	osKernelStart();
 80018f4:	f004 fedc 	bl	80066b0 <osKernelStart>
	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	while (1){}
 80018f8:	e7fe      	b.n	80018f8 <main+0x184>
 80018fa:	bf00      	nop
 80018fc:	40010800 	.word	0x40010800
 8001900:	20000354 	.word	0x20000354
 8001904:	200004a0 	.word	0x200004a0
 8001908:	2000046c 	.word	0x2000046c
 800190c:	20000444 	.word	0x20000444
 8001910:	20000448 	.word	0x20000448
 8001914:	2000044c 	.word	0x2000044c
 8001918:	08009180 	.word	0x08009180
 800191c:	20000434 	.word	0x20000434
 8001920:	0800919c 	.word	0x0800919c
 8001924:	2000043c 	.word	0x2000043c
 8001928:	080091b8 	.word	0x080091b8
 800192c:	20000440 	.word	0x20000440
 8001930:	080091d4 	.word	0x080091d4
 8001934:	20000438 	.word	0x20000438
 8001938:	200003ac 	.word	0x200003ac
 800193c:	08009164 	.word	0x08009164

08001940 <SystemClock_Config>:
//*************************************************************
//* @brief System Clock Configuration
//* @retval None
//*************************************************************

void SystemClock_Config(void){
 8001940:	b580      	push	{r7, lr}
 8001942:	b090      	sub	sp, #64	; 0x40
 8001944:	af00      	add	r7, sp, #0
  
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001946:	f107 0318 	add.w	r3, r7, #24
 800194a:	2228      	movs	r2, #40	; 0x28
 800194c:	2100      	movs	r1, #0
 800194e:	4618      	mov	r0, r3
 8001950:	f007 fb12 	bl	8008f78 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001954:	1d3b      	adds	r3, r7, #4
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	605a      	str	r2, [r3, #4]
 800195c:	609a      	str	r2, [r3, #8]
 800195e:	60da      	str	r2, [r3, #12]
 8001960:	611a      	str	r2, [r3, #16]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001962:	2301      	movs	r3, #1
 8001964:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001966:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800196a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800196c:	2300      	movs	r3, #0
 800196e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001970:	2301      	movs	r3, #1
 8001972:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001974:	2302      	movs	r3, #2
 8001976:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001978:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800197c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800197e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001982:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK){
 8001984:	f107 0318 	add.w	r3, r7, #24
 8001988:	4618      	mov	r0, r3
 800198a:	f002 fc1b 	bl	80041c4 <HAL_RCC_OscConfig>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <SystemClock_Config+0x58>
		Error_Handler();
 8001994:	f000 fc3e 	bl	8002214 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001998:	230f      	movs	r3, #15
 800199a:	607b      	str	r3, [r7, #4]
								|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800199c:	2302      	movs	r3, #2
 800199e:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019a8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019aa:	2300      	movs	r3, #0
 80019ac:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK){
 80019ae:	1d3b      	adds	r3, r7, #4
 80019b0:	2102      	movs	r1, #2
 80019b2:	4618      	mov	r0, r3
 80019b4:	f002 fe88 	bl	80046c8 <HAL_RCC_ClockConfig>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <SystemClock_Config+0x82>
		Error_Handler();
 80019be:	f000 fc29 	bl	8002214 <Error_Handler>
	}
}
 80019c2:	bf00      	nop
 80019c4:	3740      	adds	r7, #64	; 0x40
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
	...

080019cc <MX_I2C1_Init>:
//* @brief I2C1 Initialization Function
//* @param None
//* @retval None
//*************************************************************

static void MX_I2C1_Init(void){
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0

	hi2c1.Instance = I2C1;
 80019d0:	4b12      	ldr	r3, [pc, #72]	; (8001a1c <MX_I2C1_Init+0x50>)
 80019d2:	4a13      	ldr	r2, [pc, #76]	; (8001a20 <MX_I2C1_Init+0x54>)
 80019d4:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 80019d6:	4b11      	ldr	r3, [pc, #68]	; (8001a1c <MX_I2C1_Init+0x50>)
 80019d8:	4a12      	ldr	r2, [pc, #72]	; (8001a24 <MX_I2C1_Init+0x58>)
 80019da:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019dc:	4b0f      	ldr	r3, [pc, #60]	; (8001a1c <MX_I2C1_Init+0x50>)
 80019de:	2200      	movs	r2, #0
 80019e0:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80019e2:	4b0e      	ldr	r3, [pc, #56]	; (8001a1c <MX_I2C1_Init+0x50>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019e8:	4b0c      	ldr	r3, [pc, #48]	; (8001a1c <MX_I2C1_Init+0x50>)
 80019ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019ee:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019f0:	4b0a      	ldr	r3, [pc, #40]	; (8001a1c <MX_I2C1_Init+0x50>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80019f6:	4b09      	ldr	r3, [pc, #36]	; (8001a1c <MX_I2C1_Init+0x50>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019fc:	4b07      	ldr	r3, [pc, #28]	; (8001a1c <MX_I2C1_Init+0x50>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a02:	4b06      	ldr	r3, [pc, #24]	; (8001a1c <MX_I2C1_Init+0x50>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK){
 8001a08:	4804      	ldr	r0, [pc, #16]	; (8001a1c <MX_I2C1_Init+0x50>)
 8001a0a:	f001 fbdb 	bl	80031c4 <HAL_I2C_Init>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8001a14:	f000 fbfe 	bl	8002214 <Error_Handler>
	}
}
 8001a18:	bf00      	nop
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	20000300 	.word	0x20000300
 8001a20:	40005400 	.word	0x40005400
 8001a24:	000186a0 	.word	0x000186a0

08001a28 <MX_SPI1_Init>:
//* @brief SPI1 Initialization Function
//* @param None
//* @retval None
//*************************************************************

static void MX_SPI1_Init(void){
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0

	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001a2c:	4b17      	ldr	r3, [pc, #92]	; (8001a8c <MX_SPI1_Init+0x64>)
 8001a2e:	4a18      	ldr	r2, [pc, #96]	; (8001a90 <MX_SPI1_Init+0x68>)
 8001a30:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a32:	4b16      	ldr	r3, [pc, #88]	; (8001a8c <MX_SPI1_Init+0x64>)
 8001a34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a38:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a3a:	4b14      	ldr	r3, [pc, #80]	; (8001a8c <MX_SPI1_Init+0x64>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a40:	4b12      	ldr	r3, [pc, #72]	; (8001a8c <MX_SPI1_Init+0x64>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a46:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <MX_SPI1_Init+0x64>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a4c:	4b0f      	ldr	r3, [pc, #60]	; (8001a8c <MX_SPI1_Init+0x64>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a52:	4b0e      	ldr	r3, [pc, #56]	; (8001a8c <MX_SPI1_Init+0x64>)
 8001a54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a58:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001a5a:	4b0c      	ldr	r3, [pc, #48]	; (8001a8c <MX_SPI1_Init+0x64>)
 8001a5c:	2208      	movs	r2, #8
 8001a5e:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a60:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <MX_SPI1_Init+0x64>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a66:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <MX_SPI1_Init+0x64>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a6c:	4b07      	ldr	r3, [pc, #28]	; (8001a8c <MX_SPI1_Init+0x64>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8001a72:	4b06      	ldr	r3, [pc, #24]	; (8001a8c <MX_SPI1_Init+0x64>)
 8001a74:	220a      	movs	r2, #10
 8001a76:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK){
 8001a78:	4804      	ldr	r0, [pc, #16]	; (8001a8c <MX_SPI1_Init+0x64>)
 8001a7a:	f002 ffed 	bl	8004a58 <HAL_SPI_Init>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_SPI1_Init+0x60>
		Error_Handler();
 8001a84:	f000 fbc6 	bl	8002214 <Error_Handler>
	}
}
 8001a88:	bf00      	nop
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	20000354 	.word	0x20000354
 8001a90:	40013000 	.word	0x40013000

08001a94 <MX_USART1_UART_Init>:
//* @brief USART1 Initialization Function
//* @param None
//* @retval None
//*************************************************************

static void MX_USART1_UART_Init(void){
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0

	huart1.Instance = USART1;
 8001a98:	4b17      	ldr	r3, [pc, #92]	; (8001af8 <MX_USART1_UART_Init+0x64>)
 8001a9a:	4a18      	ldr	r2, [pc, #96]	; (8001afc <MX_USART1_UART_Init+0x68>)
 8001a9c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001a9e:	4b16      	ldr	r3, [pc, #88]	; (8001af8 <MX_USART1_UART_Init+0x64>)
 8001aa0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001aa4:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001aa6:	4b14      	ldr	r3, [pc, #80]	; (8001af8 <MX_USART1_UART_Init+0x64>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001aac:	4b12      	ldr	r3, [pc, #72]	; (8001af8 <MX_USART1_UART_Init+0x64>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001ab2:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <MX_USART1_UART_Init+0x64>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001ab8:	4b0f      	ldr	r3, [pc, #60]	; (8001af8 <MX_USART1_UART_Init+0x64>)
 8001aba:	220c      	movs	r2, #12
 8001abc:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001abe:	4b0e      	ldr	r3, [pc, #56]	; (8001af8 <MX_USART1_UART_Init+0x64>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	; (8001af8 <MX_USART1_UART_Init+0x64>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK){
 8001aca:	480b      	ldr	r0, [pc, #44]	; (8001af8 <MX_USART1_UART_Init+0x64>)
 8001acc:	f003 ff7a 	bl	80059c4 <HAL_UART_Init>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001ad6:	f000 fb9d 	bl	8002214 <Error_Handler>
	}
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, Rx_data, UART_MAX_RECEIVE_DATA);
 8001ada:	2219      	movs	r2, #25
 8001adc:	4908      	ldr	r1, [pc, #32]	; (8001b00 <MX_USART1_UART_Init+0x6c>)
 8001ade:	4806      	ldr	r0, [pc, #24]	; (8001af8 <MX_USART1_UART_Init+0x64>)
 8001ae0:	f004 f84f 	bl	8005b82 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001ae4:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <MX_USART1_UART_Init+0x70>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	4b06      	ldr	r3, [pc, #24]	; (8001b04 <MX_USART1_UART_Init+0x70>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f022 0204 	bic.w	r2, r2, #4
 8001af2:	601a      	str	r2, [r3, #0]
}
 8001af4:	bf00      	nop
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	200003ac 	.word	0x200003ac
 8001afc:	40013800 	.word	0x40013800
 8001b00:	20000450 	.word	0x20000450
 8001b04:	200003f0 	.word	0x200003f0

08001b08 <MX_DMA_Init>:

//*************************************************************
//* Enable DMA controller clock
//*************************************************************

static void MX_DMA_Init(void){
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001b0e:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <MX_DMA_Init+0x38>)
 8001b10:	695b      	ldr	r3, [r3, #20]
 8001b12:	4a0b      	ldr	r2, [pc, #44]	; (8001b40 <MX_DMA_Init+0x38>)
 8001b14:	f043 0301 	orr.w	r3, r3, #1
 8001b18:	6153      	str	r3, [r2, #20]
 8001b1a:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <MX_DMA_Init+0x38>)
 8001b1c:	695b      	ldr	r3, [r3, #20]
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	607b      	str	r3, [r7, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2105      	movs	r1, #5
 8001b2a:	200f      	movs	r0, #15
 8001b2c:	f000 febf 	bl	80028ae <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001b30:	200f      	movs	r0, #15
 8001b32:	f000 fed8 	bl	80028e6 <HAL_NVIC_EnableIRQ>
}
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40021000 	.word	0x40021000

08001b44 <MX_GPIO_Init>:
//* @brief GPIO Initialization Function
//* @param None
//* @retval None
//*************************************************************

static void MX_GPIO_Init(void){
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b088      	sub	sp, #32
 8001b48:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b4a:	f107 0310 	add.w	r3, r7, #16
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
 8001b54:	609a      	str	r2, [r3, #8]
 8001b56:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001b58:	4b38      	ldr	r3, [pc, #224]	; (8001c3c <MX_GPIO_Init+0xf8>)
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	4a37      	ldr	r2, [pc, #220]	; (8001c3c <MX_GPIO_Init+0xf8>)
 8001b5e:	f043 0310 	orr.w	r3, r3, #16
 8001b62:	6193      	str	r3, [r2, #24]
 8001b64:	4b35      	ldr	r3, [pc, #212]	; (8001c3c <MX_GPIO_Init+0xf8>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	f003 0310 	and.w	r3, r3, #16
 8001b6c:	60fb      	str	r3, [r7, #12]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001b70:	4b32      	ldr	r3, [pc, #200]	; (8001c3c <MX_GPIO_Init+0xf8>)
 8001b72:	699b      	ldr	r3, [r3, #24]
 8001b74:	4a31      	ldr	r2, [pc, #196]	; (8001c3c <MX_GPIO_Init+0xf8>)
 8001b76:	f043 0320 	orr.w	r3, r3, #32
 8001b7a:	6193      	str	r3, [r2, #24]
 8001b7c:	4b2f      	ldr	r3, [pc, #188]	; (8001c3c <MX_GPIO_Init+0xf8>)
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	f003 0320 	and.w	r3, r3, #32
 8001b84:	60bb      	str	r3, [r7, #8]
 8001b86:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001b88:	4b2c      	ldr	r3, [pc, #176]	; (8001c3c <MX_GPIO_Init+0xf8>)
 8001b8a:	699b      	ldr	r3, [r3, #24]
 8001b8c:	4a2b      	ldr	r2, [pc, #172]	; (8001c3c <MX_GPIO_Init+0xf8>)
 8001b8e:	f043 0304 	orr.w	r3, r3, #4
 8001b92:	6193      	str	r3, [r2, #24]
 8001b94:	4b29      	ldr	r3, [pc, #164]	; (8001c3c <MX_GPIO_Init+0xf8>)
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	607b      	str	r3, [r7, #4]
 8001b9e:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ba0:	4b26      	ldr	r3, [pc, #152]	; (8001c3c <MX_GPIO_Init+0xf8>)
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	4a25      	ldr	r2, [pc, #148]	; (8001c3c <MX_GPIO_Init+0xf8>)
 8001ba6:	f043 0308 	orr.w	r3, r3, #8
 8001baa:	6193      	str	r3, [r2, #24]
 8001bac:	4b23      	ldr	r3, [pc, #140]	; (8001c3c <MX_GPIO_Init+0xf8>)
 8001bae:	699b      	ldr	r3, [r3, #24]
 8001bb0:	f003 0308 	and.w	r3, r3, #8
 8001bb4:	603b      	str	r3, [r7, #0]
 8001bb6:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bbe:	4820      	ldr	r0, [pc, #128]	; (8001c40 <MX_GPIO_Init+0xfc>)
 8001bc0:	f001 fad0 	bl	8003164 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI1_NCS_GPIO_Port, SPI1_NCS_Pin, GPIO_PIN_SET);
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	2110      	movs	r1, #16
 8001bc8:	481e      	ldr	r0, [pc, #120]	; (8001c44 <MX_GPIO_Init+0x100>)
 8001bca:	f001 facb 	bl	8003164 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 8001bce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bd2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001be0:	f107 0310 	add.w	r3, r7, #16
 8001be4:	4619      	mov	r1, r3
 8001be6:	4816      	ldr	r0, [pc, #88]	; (8001c40 <MX_GPIO_Init+0xfc>)
 8001be8:	f001 f938 	bl	8002e5c <HAL_GPIO_Init>

	/*Configure GPIO pin : SPI1_NCS_Pin */
	GPIO_InitStruct.Pin = SPI1_NCS_Pin;
 8001bec:	2310      	movs	r3, #16
 8001bee:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(SPI1_NCS_GPIO_Port, &GPIO_InitStruct);
 8001bfc:	f107 0310 	add.w	r3, r7, #16
 8001c00:	4619      	mov	r1, r3
 8001c02:	4810      	ldr	r0, [pc, #64]	; (8001c44 <MX_GPIO_Init+0x100>)
 8001c04:	f001 f92a 	bl	8002e5c <HAL_GPIO_Init>

	/*Configure GPIO pin : BUTTON_Pin */
	GPIO_InitStruct.Pin = BUTTON_Pin;
 8001c08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c0c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c0e:	4b0e      	ldr	r3, [pc, #56]	; (8001c48 <MX_GPIO_Init+0x104>)
 8001c10:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c12:	2301      	movs	r3, #1
 8001c14:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001c16:	f107 0310 	add.w	r3, r7, #16
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	480b      	ldr	r0, [pc, #44]	; (8001c4c <MX_GPIO_Init+0x108>)
 8001c1e:	f001 f91d 	bl	8002e5c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001c22:	2200      	movs	r2, #0
 8001c24:	2105      	movs	r1, #5
 8001c26:	2028      	movs	r0, #40	; 0x28
 8001c28:	f000 fe41 	bl	80028ae <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c2c:	2028      	movs	r0, #40	; 0x28
 8001c2e:	f000 fe5a 	bl	80028e6 <HAL_NVIC_EnableIRQ>
}
 8001c32:	bf00      	nop
 8001c34:	3720      	adds	r7, #32
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40021000 	.word	0x40021000
 8001c40:	40011000 	.word	0x40011000
 8001c44:	40010800 	.word	0x40010800
 8001c48:	10210000 	.word	0x10210000
 8001c4c:	40010c00 	.word	0x40010c00

08001c50 <HAL_UARTEx_RxEventCallback>:

//*************************************************************
//*Callback for the interrupt reception on the RxPin of usart
//*************************************************************

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size){
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	807b      	strh	r3, [r7, #2]
  
	if (huart->Instance == USART1){
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a10      	ldr	r2, [pc, #64]	; (8001ca4 <HAL_UARTEx_RxEventCallback+0x54>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d119      	bne.n	8001c9a <HAL_UARTEx_RxEventCallback+0x4a>

		if(StoreUSARTData(Rx_data, size)){
 8001c66:	887b      	ldrh	r3, [r7, #2]
 8001c68:	4619      	mov	r1, r3
 8001c6a:	480f      	ldr	r0, [pc, #60]	; (8001ca8 <HAL_UARTEx_RxEventCallback+0x58>)
 8001c6c:	f7ff f89c 	bl	8000da8 <StoreUSARTData>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d004      	beq.n	8001c80 <HAL_UARTEx_RxEventCallback+0x30>

			osSemaphoreRelease(binarySemaphoreUARTHandle);
 8001c76:	4b0d      	ldr	r3, [pc, #52]	; (8001cac <HAL_UARTEx_RxEventCallback+0x5c>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f004 fe00 	bl	8006880 <osSemaphoreRelease>
		}

		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, Rx_data, UART_MAX_RECEIVE_DATA);
 8001c80:	2219      	movs	r2, #25
 8001c82:	4909      	ldr	r1, [pc, #36]	; (8001ca8 <HAL_UARTEx_RxEventCallback+0x58>)
 8001c84:	480a      	ldr	r0, [pc, #40]	; (8001cb0 <HAL_UARTEx_RxEventCallback+0x60>)
 8001c86:	f003 ff7c 	bl	8005b82 <HAL_UARTEx_ReceiveToIdle_DMA>

		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001c8a:	4b0a      	ldr	r3, [pc, #40]	; (8001cb4 <HAL_UARTEx_RxEventCallback+0x64>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	4b08      	ldr	r3, [pc, #32]	; (8001cb4 <HAL_UARTEx_RxEventCallback+0x64>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f022 0204 	bic.w	r2, r2, #4
 8001c98:	601a      	str	r2, [r3, #0]
	}
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40013800 	.word	0x40013800
 8001ca8:	20000450 	.word	0x20000450
 8001cac:	20000444 	.word	0x20000444
 8001cb0:	200003ac 	.word	0x200003ac
 8001cb4:	200003f0 	.word	0x200003f0

08001cb8 <HAL_GPIO_EXTI_Callback>:

//*************************************************************
//*Callback for the button interruption
//*************************************************************

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001cb8:	b5b0      	push	{r4, r5, r7, lr}
 8001cba:	b08a      	sub	sp, #40	; 0x28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	80fb      	strh	r3, [r7, #6]
	
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8001cc2:	2028      	movs	r0, #40	; 0x28
 8001cc4:	f000 fe1d 	bl	8002902 <HAL_NVIC_DisableIRQ>

	if(GPIO_Pin == BUTTON_Pin){
 8001cc8:	88fb      	ldrh	r3, [r7, #6]
 8001cca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cce:	d117      	bne.n	8001d00 <HAL_GPIO_EXTI_Callback+0x48>

		LIS3MDL_StoreData_t message = LIS3MDL_storedata;
 8001cd0:	4b0f      	ldr	r3, [pc, #60]	; (8001d10 <HAL_GPIO_EXTI_Callback+0x58>)
 8001cd2:	f107 0410 	add.w	r4, r7, #16
 8001cd6:	461d      	mov	r5, r3
 8001cd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cdc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001ce0:	e884 0003 	stmia.w	r4, {r0, r1}

		message.statusData = DATA_READ;
 8001ce4:	2306      	movs	r3, #6
 8001ce6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]

		xQueueSendToFrontFromISR(queueUsartSender, &message, &xHigherPriorityTaskWoken);
 8001cee:	4b09      	ldr	r3, [pc, #36]	; (8001d14 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001cf0:	6818      	ldr	r0, [r3, #0]
 8001cf2:	f107 020c 	add.w	r2, r7, #12
 8001cf6:	f107 0110 	add.w	r1, r7, #16
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	f005 f8ba 	bl	8006e74 <xQueueGenericSendFromISR>
	}

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001d00:	2028      	movs	r0, #40	; 0x28
 8001d02:	f000 fdf0 	bl	80028e6 <HAL_NVIC_EnableIRQ>
}
 8001d06:	bf00      	nop
 8001d08:	3728      	adds	r7, #40	; 0x28
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000488 	.word	0x20000488
 8001d14:	2000044c 	.word	0x2000044c

08001d18 <sensorFunction>:
// sendTask.
//* @param  argument: Not used
//* @retval None
//*************************************************************

void sensorFunction(void const * argument){
 8001d18:	b5b0      	push	{r4, r5, r7, lr}
 8001d1a:	b088      	sub	sp, #32
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	61f8      	str	r0, [r7, #28]

	LIS3MDL_data.scale = LIS3MDL_SCALE_12_GAUSS;
 8001d20:	4b21      	ldr	r3, [pc, #132]	; (8001da8 <sensorFunction+0x90>)
 8001d22:	2202      	movs	r2, #2
 8001d24:	761a      	strb	r2, [r3, #24]

	lis3mdl_Init(&LIS3MDL_data, &hi2c1);
 8001d26:	4921      	ldr	r1, [pc, #132]	; (8001dac <sensorFunction+0x94>)
 8001d28:	481f      	ldr	r0, [pc, #124]	; (8001da8 <sensorFunction+0x90>)
 8001d2a:	f7fe fe7b 	bl	8000a24 <lis3mdl_Init>

	while(1){

		osDelay(1000);
 8001d2e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d32:	f004 fd10 	bl	8006756 <osDelay>

		if(lis3mdl_DataReady(&LIS3MDL_data) == HAL_OK){
 8001d36:	481c      	ldr	r0, [pc, #112]	; (8001da8 <sensorFunction+0x90>)
 8001d38:	f7fe ff02 	bl	8000b40 <lis3mdl_DataReady>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d125      	bne.n	8001d8e <sensorFunction+0x76>

			LIS3MDL_data.uid++;
 8001d42:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <sensorFunction+0x90>)
 8001d44:	889b      	ldrh	r3, [r3, #4]
 8001d46:	3301      	adds	r3, #1
 8001d48:	b29a      	uxth	r2, r3
 8001d4a:	4b17      	ldr	r3, [pc, #92]	; (8001da8 <sensorFunction+0x90>)
 8001d4c:	809a      	strh	r2, [r3, #4]

			lis3mdl_ReadMagnetometer(&LIS3MDL_data);
 8001d4e:	4816      	ldr	r0, [pc, #88]	; (8001da8 <sensorFunction+0x90>)
 8001d50:	f7fe ff0e 	bl	8000b70 <lis3mdl_ReadMagnetometer>

			lis3mdl_ReadTemperature(&LIS3MDL_data);
 8001d54:	4814      	ldr	r0, [pc, #80]	; (8001da8 <sensorFunction+0x90>)
 8001d56:	f7fe ff7d 	bl	8000c54 <lis3mdl_ReadTemperature>

			LIS3MDL_storedata = lis3mdl_ConvertToStoreData(&LIS3MDL_data);
 8001d5a:	4c15      	ldr	r4, [pc, #84]	; (8001db0 <sensorFunction+0x98>)
 8001d5c:	463b      	mov	r3, r7
 8001d5e:	4912      	ldr	r1, [pc, #72]	; (8001da8 <sensorFunction+0x90>)
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7fe ffa9 	bl	8000cb8 <lis3mdl_ConvertToStoreData>
 8001d66:	4625      	mov	r5, r4
 8001d68:	463c      	mov	r4, r7
 8001d6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d6e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d72:	e885 0003 	stmia.w	r5, {r0, r1}

			LIS3MDL_storedata.statusData = SAVE_DATA;
 8001d76:	4b0e      	ldr	r3, [pc, #56]	; (8001db0 <sensorFunction+0x98>)
 8001d78:	2205      	movs	r2, #5
 8001d7a:	751a      	strb	r2, [r3, #20]

			xQueueSend(queueDataProcessing, &LIS3MDL_storedata, portMAX_DELAY);
 8001d7c:	4b0d      	ldr	r3, [pc, #52]	; (8001db4 <sensorFunction+0x9c>)
 8001d7e:	6818      	ldr	r0, [r3, #0]
 8001d80:	2300      	movs	r3, #0
 8001d82:	f04f 32ff 	mov.w	r2, #4294967295
 8001d86:	490a      	ldr	r1, [pc, #40]	; (8001db0 <sensorFunction+0x98>)
 8001d88:	f004 ff8e 	bl	8006ca8 <xQueueGenericSend>
 8001d8c:	e7cf      	b.n	8001d2e <sensorFunction+0x16>
		}

		else {

			LIS3MDL_storedata.statusData = LIS3MDL_ERROR;
 8001d8e:	4b08      	ldr	r3, [pc, #32]	; (8001db0 <sensorFunction+0x98>)
 8001d90:	2201      	movs	r2, #1
 8001d92:	751a      	strb	r2, [r3, #20]

			xQueueSend(queueUsartSender, &LIS3MDL_storedata, portMAX_DELAY);
 8001d94:	4b08      	ldr	r3, [pc, #32]	; (8001db8 <sensorFunction+0xa0>)
 8001d96:	6818      	ldr	r0, [r3, #0]
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8001d9e:	4904      	ldr	r1, [pc, #16]	; (8001db0 <sensorFunction+0x98>)
 8001da0:	f004 ff82 	bl	8006ca8 <xQueueGenericSend>
		osDelay(1000);
 8001da4:	e7c3      	b.n	8001d2e <sensorFunction+0x16>
 8001da6:	bf00      	nop
 8001da8:	2000046c 	.word	0x2000046c
 8001dac:	20000300 	.word	0x20000300
 8001db0:	20000488 	.word	0x20000488
 8001db4:	20000448 	.word	0x20000448
 8001db8:	2000044c 	.word	0x2000044c

08001dbc <memoryFunction>:
// memory,it will report inmediately to the sendTask.
//* @param argument: Not used
//* @retval None
//*************************************************************

void memoryFunction(void const * argument){
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b08a      	sub	sp, #40	; 0x28
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]

	LIS3MDL_StoreData_t message;

	while(1){

		xQueueReceive(queueDataProcessing, &message, portMAX_DELAY);
 8001dc4:	4b3c      	ldr	r3, [pc, #240]	; (8001eb8 <memoryFunction+0xfc>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f107 010c 	add.w	r1, r7, #12
 8001dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f005 f975 	bl	80070c0 <xQueueReceive>

		if(W25Q80DV_data.statusMemInit == TRUE){
 8001dd6:	4b39      	ldr	r3, [pc, #228]	; (8001ebc <memoryFunction+0x100>)
 8001dd8:	7c9b      	ldrb	r3, [r3, #18]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d15e      	bne.n	8001e9c <memoryFunction+0xe0>

			if(message.statusData == SAVE_DATA){
 8001dde:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001de2:	2b05      	cmp	r3, #5
 8001de4:	d129      	bne.n	8001e3a <memoryFunction+0x7e>

				uint8_t splitData = 0;
 8001de6:	2300      	movs	r3, #0
 8001de8:	72fb      	strb	r3, [r7, #11]

				if(w25q80dv_AddressToWrite(&W25Q80DV_data, (sizeof(LIS3MDL_StoreData_t) - 1), &splitData)){
 8001dea:	f107 030b 	add.w	r3, r7, #11
 8001dee:	461a      	mov	r2, r3
 8001df0:	2117      	movs	r1, #23
 8001df2:	4832      	ldr	r0, [pc, #200]	; (8001ebc <memoryFunction+0x100>)
 8001df4:	f7ff fc76 	bl	80016e4 <w25q80dv_AddressToWrite>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d011      	beq.n	8001e22 <memoryFunction+0x66>
					// We must save the data in memory
					w25q80dv_WriteBytesInSequence(&W25Q80DV_data, (uint8_t*)&message, (sizeof(LIS3MDL_StoreData_t) - 1));
 8001dfe:	f107 030c 	add.w	r3, r7, #12
 8001e02:	2217      	movs	r2, #23
 8001e04:	4619      	mov	r1, r3
 8001e06:	482d      	ldr	r0, [pc, #180]	; (8001ebc <memoryFunction+0x100>)
 8001e08:	f7ff fb8d 	bl	8001526 <w25q80dv_WriteBytesInSequence>
					// We save in the first bytes the last id save in memory, for the next power up
					w25q80dv_WriteBytesInAddress(&W25Q80DV_data, INIT_DATA_ADDRESS, (uint8_t*)&message, INIT_DATA_SIZE);
 8001e0c:	f107 020c 	add.w	r2, r7, #12
 8001e10:	2302      	movs	r3, #2
 8001e12:	2104      	movs	r1, #4
 8001e14:	4829      	ldr	r0, [pc, #164]	; (8001ebc <memoryFunction+0x100>)
 8001e16:	f7ff fbc9 	bl	80015ac <w25q80dv_WriteBytesInAddress>

					message.statusData = DATA_SAVE;
 8001e1a:	2304      	movs	r3, #4
 8001e1c:	f887 3020 	strb.w	r3, [r7, #32]
 8001e20:	e00b      	b.n	8001e3a <memoryFunction+0x7e>
				}

				else {
					// There's no more space in memory, we must adopt a rule, overwrite data starting
					// with the first page or send an alert.
					message.statusData = MEMORY_FULL;
 8001e22:	2307      	movs	r3, #7
 8001e24:	f887 3020 	strb.w	r3, [r7, #32]
					// Send the data to the sendTask
					xQueueSend(queueUsartSender, &message, portMAX_DELAY);
 8001e28:	4b25      	ldr	r3, [pc, #148]	; (8001ec0 <memoryFunction+0x104>)
 8001e2a:	6818      	ldr	r0, [r3, #0]
 8001e2c:	f107 010c 	add.w	r1, r7, #12
 8001e30:	2300      	movs	r3, #0
 8001e32:	f04f 32ff 	mov.w	r2, #4294967295
 8001e36:	f004 ff37 	bl	8006ca8 <xQueueGenericSend>
				}
			}

			if(message.statusData == READ_DATA){
 8001e3a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e3e:	2b03      	cmp	r3, #3
 8001e40:	d1c0      	bne.n	8001dc4 <memoryFunction+0x8>
				// First we must get the address of that data id
				uint32_t addressAskID = message.uid*(sizeof(LIS3MDL_StoreData_t) - 1) + (INIT_DATA_ADDRESS + INIT_DATA_SIZE);
 8001e42:	89bb      	ldrh	r3, [r7, #12]
 8001e44:	461a      	mov	r2, r3
 8001e46:	4613      	mov	r3, r2
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	4413      	add	r3, r2
 8001e4c:	00db      	lsls	r3, r3, #3
 8001e4e:	1a9b      	subs	r3, r3, r2
 8001e50:	3306      	adds	r3, #6
 8001e52:	627b      	str	r3, [r7, #36]	; 0x24

				if(addressAskID > 0
 8001e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d013      	beq.n	8001e82 <memoryFunction+0xc6>
					&& addressAskID <= (W25Q80DV_LAST_ADDRESS - (sizeof(LIS3MDL_StoreData_t) - 1))
 8001e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5c:	4a19      	ldr	r2, [pc, #100]	; (8001ec4 <memoryFunction+0x108>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d80f      	bhi.n	8001e82 <memoryFunction+0xc6>
					&& message.uid <= LIS3MDL_data.uid){
 8001e62:	89ba      	ldrh	r2, [r7, #12]
 8001e64:	4b18      	ldr	r3, [pc, #96]	; (8001ec8 <memoryFunction+0x10c>)
 8001e66:	889b      	ldrh	r3, [r3, #4]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d80a      	bhi.n	8001e82 <memoryFunction+0xc6>
					// We must read the data in memory of the address
					w25q80dv_ReadBytesInAddress(&W25Q80DV_data, addressAskID, (uint8_t*)&message, (sizeof(LIS3MDL_StoreData_t) - 1));
 8001e6c:	f107 020c 	add.w	r2, r7, #12
 8001e70:	2317      	movs	r3, #23
 8001e72:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001e74:	4811      	ldr	r0, [pc, #68]	; (8001ebc <memoryFunction+0x100>)
 8001e76:	f7ff fc14 	bl	80016a2 <w25q80dv_ReadBytesInAddress>

					message.statusData = DATA_READ;
 8001e7a:	2306      	movs	r3, #6
 8001e7c:	f887 3020 	strb.w	r3, [r7, #32]
 8001e80:	e002      	b.n	8001e88 <memoryFunction+0xcc>
				}

				else {
					// The ID selected is wrong, send error message
					message.statusData = WRONG_ID;
 8001e82:	2308      	movs	r3, #8
 8001e84:	f887 3020 	strb.w	r3, [r7, #32]
				}
				// Send the data to the sendTask
				xQueueSend(queueUsartSender, &message, portMAX_DELAY);
 8001e88:	4b0d      	ldr	r3, [pc, #52]	; (8001ec0 <memoryFunction+0x104>)
 8001e8a:	6818      	ldr	r0, [r3, #0]
 8001e8c:	f107 010c 	add.w	r1, r7, #12
 8001e90:	2300      	movs	r3, #0
 8001e92:	f04f 32ff 	mov.w	r2, #4294967295
 8001e96:	f004 ff07 	bl	8006ca8 <xQueueGenericSend>
 8001e9a:	e793      	b.n	8001dc4 <memoryFunction+0x8>
			}
		}

		else {
			// The memory is not operative
			message.statusData = MEMORY_ERROR;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	f887 3020 	strb.w	r3, [r7, #32]
			// Send the data to the sendTask
			xQueueSend(queueUsartSender, &message, portMAX_DELAY);
 8001ea2:	4b07      	ldr	r3, [pc, #28]	; (8001ec0 <memoryFunction+0x104>)
 8001ea4:	6818      	ldr	r0, [r3, #0]
 8001ea6:	f107 010c 	add.w	r1, r7, #12
 8001eaa:	2300      	movs	r3, #0
 8001eac:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb0:	f004 fefa 	bl	8006ca8 <xQueueGenericSend>
		xQueueReceive(queueDataProcessing, &message, portMAX_DELAY);
 8001eb4:	e786      	b.n	8001dc4 <memoryFunction+0x8>
 8001eb6:	bf00      	nop
 8001eb8:	20000448 	.word	0x20000448
 8001ebc:	200004a0 	.word	0x200004a0
 8001ec0:	2000044c 	.word	0x2000044c
 8001ec4:	000fffe8 	.word	0x000fffe8
 8001ec8:	2000046c 	.word	0x2000046c

08001ecc <receiveFunction>:
// a integer, it will report inmediately to the sendTask.
//* @param argument: Not used
//* @retval None
//*************************************************************

void receiveFunction(void const * argument){
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08a      	sub	sp, #40	; 0x28
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]

	LIS3MDL_StoreData_t message;

	while(1){
		
		osSemaphoreWait(binarySemaphoreUARTHandle, osWaitForever);
 8001ed4:	4b16      	ldr	r3, [pc, #88]	; (8001f30 <receiveFunction+0x64>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f04f 31ff 	mov.w	r1, #4294967295
 8001edc:	4618      	mov	r0, r3
 8001ede:	f004 fc81 	bl	80067e4 <osSemaphoreWait>
			
		uint16_t measureAsk = 0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	81fb      	strh	r3, [r7, #14]
			
		if(DecodeReceivedData(&measureAsk)){
 8001ee6:	f107 030e 	add.w	r3, r7, #14
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7fe ffc2 	bl	8000e74 <DecodeReceivedData>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d00e      	beq.n	8001f14 <receiveFunction+0x48>

			message.uid = measureAsk;
 8001ef6:	89fb      	ldrh	r3, [r7, #14]
 8001ef8:	823b      	strh	r3, [r7, #16]

			message.statusData = READ_DATA;
 8001efa:	2303      	movs	r3, #3
 8001efc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			// Send the data to the sendTask
			xQueueSend(queueDataProcessing, &message, portMAX_DELAY);
 8001f00:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <receiveFunction+0x68>)
 8001f02:	6818      	ldr	r0, [r3, #0]
 8001f04:	f107 0110 	add.w	r1, r7, #16
 8001f08:	2300      	movs	r3, #0
 8001f0a:	f04f 32ff 	mov.w	r2, #4294967295
 8001f0e:	f004 fecb 	bl	8006ca8 <xQueueGenericSend>
 8001f12:	e7df      	b.n	8001ed4 <receiveFunction+0x8>
		}

		else {

			message.statusData = UNKNOWN_ERROR;
 8001f14:	2300      	movs	r3, #0
 8001f16:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			// Send the data to the sendTask
			xQueueSend(queueUsartSender, &message, portMAX_DELAY);
 8001f1a:	4b07      	ldr	r3, [pc, #28]	; (8001f38 <receiveFunction+0x6c>)
 8001f1c:	6818      	ldr	r0, [r3, #0]
 8001f1e:	f107 0110 	add.w	r1, r7, #16
 8001f22:	2300      	movs	r3, #0
 8001f24:	f04f 32ff 	mov.w	r2, #4294967295
 8001f28:	f004 febe 	bl	8006ca8 <xQueueGenericSend>
	while(1){
 8001f2c:	e7d2      	b.n	8001ed4 <receiveFunction+0x8>
 8001f2e:	bf00      	nop
 8001f30:	20000444 	.word	0x20000444
 8001f34:	20000448 	.word	0x20000448
 8001f38:	2000044c 	.word	0x2000044c

08001f3c <sendFunction>:
// in the usart1.
//* @param argument: Not used
//* @retval None
//*************************************************************

void sendFunction(void const * argument){
 8001f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f3e:	b099      	sub	sp, #100	; 0x64
 8001f40:	af10      	add	r7, sp, #64	; 0x40
 8001f42:	6078      	str	r0, [r7, #4]

	LIS3MDL_StoreData_t message;

	while(1){

		xQueueReceive(queueUsartSender, &message, portMAX_DELAY);
 8001f44:	4b9f      	ldr	r3, [pc, #636]	; (80021c4 <sendFunction+0x288>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f107 0108 	add.w	r1, r7, #8
 8001f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f50:	4618      	mov	r0, r3
 8001f52:	f005 f8b5 	bl	80070c0 <xQueueReceive>

		switch(message.statusData){
 8001f56:	7f3b      	ldrb	r3, [r7, #28]
 8001f58:	2b09      	cmp	r3, #9
 8001f5a:	f200 8121 	bhi.w	80021a0 <sendFunction+0x264>
 8001f5e:	a201      	add	r2, pc, #4	; (adr r2, 8001f64 <sendFunction+0x28>)
 8001f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f64:	08002123 	.word	0x08002123
 8001f68:	0800214d 	.word	0x0800214d
 8001f6c:	08002177 	.word	0x08002177
 8001f70:	080021a1 	.word	0x080021a1
 8001f74:	080021a1 	.word	0x080021a1
 8001f78:	080021a1 	.word	0x080021a1
 8001f7c:	08001fe1 	.word	0x08001fe1
 8001f80:	08001f8d 	.word	0x08001f8d
 8001f84:	08001fb7 	.word	0x08001fb7
 8001f88:	080021a1 	.word	0x080021a1

			case MEMORY_FULL:

				PrintString(huart1, "Memory full", 11);
 8001f8c:	4e8e      	ldr	r6, [pc, #568]	; (80021c8 <sendFunction+0x28c>)
 8001f8e:	230b      	movs	r3, #11
 8001f90:	930e      	str	r3, [sp, #56]	; 0x38
 8001f92:	4b8e      	ldr	r3, [pc, #568]	; (80021cc <sendFunction+0x290>)
 8001f94:	930d      	str	r3, [sp, #52]	; 0x34
 8001f96:	466d      	mov	r5, sp
 8001f98:	f106 0410 	add.w	r4, r6, #16
 8001f9c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f9e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fa0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fa2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fa4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fa6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fa8:	6823      	ldr	r3, [r4, #0]
 8001faa:	602b      	str	r3, [r5, #0]
 8001fac:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001fb0:	f7fe ffd4 	bl	8000f5c <PrintString>

			break;
 8001fb4:	e0f4      	b.n	80021a0 <sendFunction+0x264>

			case WRONG_ID:

				PrintString(huart1, "Wrong ID", 8);
 8001fb6:	4e84      	ldr	r6, [pc, #528]	; (80021c8 <sendFunction+0x28c>)
 8001fb8:	2308      	movs	r3, #8
 8001fba:	930e      	str	r3, [sp, #56]	; 0x38
 8001fbc:	4b84      	ldr	r3, [pc, #528]	; (80021d0 <sendFunction+0x294>)
 8001fbe:	930d      	str	r3, [sp, #52]	; 0x34
 8001fc0:	466d      	mov	r5, sp
 8001fc2:	f106 0410 	add.w	r4, r6, #16
 8001fc6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fc8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fcc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fd0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fd2:	6823      	ldr	r3, [r4, #0]
 8001fd4:	602b      	str	r3, [r5, #0]
 8001fd6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001fda:	f7fe ffbf 	bl	8000f5c <PrintString>

			break;
 8001fde:	e0df      	b.n	80021a0 <sendFunction+0x264>

			case DATA_READ:

				PrintString(huart1, "Data sensor -> x:", 15);
 8001fe0:	4e79      	ldr	r6, [pc, #484]	; (80021c8 <sendFunction+0x28c>)
 8001fe2:	230f      	movs	r3, #15
 8001fe4:	930e      	str	r3, [sp, #56]	; 0x38
 8001fe6:	4b7b      	ldr	r3, [pc, #492]	; (80021d4 <sendFunction+0x298>)
 8001fe8:	930d      	str	r3, [sp, #52]	; 0x34
 8001fea:	466d      	mov	r5, sp
 8001fec:	f106 0410 	add.w	r4, r6, #16
 8001ff0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ff2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ff4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ff6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ff8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ffa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ffc:	6823      	ldr	r3, [r4, #0]
 8001ffe:	602b      	str	r3, [r5, #0]
 8002000:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002004:	f7fe ffaa 	bl	8000f5c <PrintString>

				PrintFloat(huart1, message.mag_x, 4);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	4e6f      	ldr	r6, [pc, #444]	; (80021c8 <sendFunction+0x28c>)
 800200c:	2204      	movs	r2, #4
 800200e:	920e      	str	r2, [sp, #56]	; 0x38
 8002010:	930d      	str	r3, [sp, #52]	; 0x34
 8002012:	466d      	mov	r5, sp
 8002014:	f106 0410 	add.w	r4, r6, #16
 8002018:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800201a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800201c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800201e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002020:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002022:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002024:	6823      	ldr	r3, [r4, #0]
 8002026:	602b      	str	r3, [r5, #0]
 8002028:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800202c:	f7fe ffd0 	bl	8000fd0 <PrintFloat>

				PrintString(huart1, " , y: ", 6);
 8002030:	4e65      	ldr	r6, [pc, #404]	; (80021c8 <sendFunction+0x28c>)
 8002032:	2306      	movs	r3, #6
 8002034:	930e      	str	r3, [sp, #56]	; 0x38
 8002036:	4b68      	ldr	r3, [pc, #416]	; (80021d8 <sendFunction+0x29c>)
 8002038:	930d      	str	r3, [sp, #52]	; 0x34
 800203a:	466d      	mov	r5, sp
 800203c:	f106 0410 	add.w	r4, r6, #16
 8002040:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002042:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002044:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002046:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002048:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800204a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800204c:	6823      	ldr	r3, [r4, #0]
 800204e:	602b      	str	r3, [r5, #0]
 8002050:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002054:	f7fe ff82 	bl	8000f5c <PrintString>

				PrintFloat(huart1, message.mag_y, 4);
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	4e5b      	ldr	r6, [pc, #364]	; (80021c8 <sendFunction+0x28c>)
 800205c:	2204      	movs	r2, #4
 800205e:	920e      	str	r2, [sp, #56]	; 0x38
 8002060:	930d      	str	r3, [sp, #52]	; 0x34
 8002062:	466d      	mov	r5, sp
 8002064:	f106 0410 	add.w	r4, r6, #16
 8002068:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800206a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800206c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800206e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002070:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002072:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002074:	6823      	ldr	r3, [r4, #0]
 8002076:	602b      	str	r3, [r5, #0]
 8002078:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800207c:	f7fe ffa8 	bl	8000fd0 <PrintFloat>

				PrintString(huart1, " , z: ", 6);
 8002080:	4e51      	ldr	r6, [pc, #324]	; (80021c8 <sendFunction+0x28c>)
 8002082:	2306      	movs	r3, #6
 8002084:	930e      	str	r3, [sp, #56]	; 0x38
 8002086:	4b55      	ldr	r3, [pc, #340]	; (80021dc <sendFunction+0x2a0>)
 8002088:	930d      	str	r3, [sp, #52]	; 0x34
 800208a:	466d      	mov	r5, sp
 800208c:	f106 0410 	add.w	r4, r6, #16
 8002090:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002092:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002094:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002096:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002098:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800209a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800209c:	6823      	ldr	r3, [r4, #0]
 800209e:	602b      	str	r3, [r5, #0]
 80020a0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80020a4:	f7fe ff5a 	bl	8000f5c <PrintString>

				PrintFloat(huart1, message.mag_z, 4);
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	4e47      	ldr	r6, [pc, #284]	; (80021c8 <sendFunction+0x28c>)
 80020ac:	2204      	movs	r2, #4
 80020ae:	920e      	str	r2, [sp, #56]	; 0x38
 80020b0:	930d      	str	r3, [sp, #52]	; 0x34
 80020b2:	466d      	mov	r5, sp
 80020b4:	f106 0410 	add.w	r4, r6, #16
 80020b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020c4:	6823      	ldr	r3, [r4, #0]
 80020c6:	602b      	str	r3, [r5, #0]
 80020c8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80020cc:	f7fe ff80 	bl	8000fd0 <PrintFloat>

				PrintString(huart1, " , temp: ", 9);
 80020d0:	4e3d      	ldr	r6, [pc, #244]	; (80021c8 <sendFunction+0x28c>)
 80020d2:	2309      	movs	r3, #9
 80020d4:	930e      	str	r3, [sp, #56]	; 0x38
 80020d6:	4b42      	ldr	r3, [pc, #264]	; (80021e0 <sendFunction+0x2a4>)
 80020d8:	930d      	str	r3, [sp, #52]	; 0x34
 80020da:	466d      	mov	r5, sp
 80020dc:	f106 0410 	add.w	r4, r6, #16
 80020e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020ec:	6823      	ldr	r3, [r4, #0]
 80020ee:	602b      	str	r3, [r5, #0]
 80020f0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80020f4:	f7fe ff32 	bl	8000f5c <PrintString>

				PrintFloat(huart1, message.temp, 4);
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	4e33      	ldr	r6, [pc, #204]	; (80021c8 <sendFunction+0x28c>)
 80020fc:	2204      	movs	r2, #4
 80020fe:	920e      	str	r2, [sp, #56]	; 0x38
 8002100:	930d      	str	r3, [sp, #52]	; 0x34
 8002102:	466d      	mov	r5, sp
 8002104:	f106 0410 	add.w	r4, r6, #16
 8002108:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800210a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800210c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800210e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002110:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002112:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002114:	6823      	ldr	r3, [r4, #0]
 8002116:	602b      	str	r3, [r5, #0]
 8002118:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800211c:	f7fe ff58 	bl	8000fd0 <PrintFloat>

			break;
 8002120:	e03e      	b.n	80021a0 <sendFunction+0x264>

			case UNKNOWN_ERROR:

				PrintString(huart1, "Unknown error", 13);
 8002122:	4e29      	ldr	r6, [pc, #164]	; (80021c8 <sendFunction+0x28c>)
 8002124:	230d      	movs	r3, #13
 8002126:	930e      	str	r3, [sp, #56]	; 0x38
 8002128:	4b2e      	ldr	r3, [pc, #184]	; (80021e4 <sendFunction+0x2a8>)
 800212a:	930d      	str	r3, [sp, #52]	; 0x34
 800212c:	466d      	mov	r5, sp
 800212e:	f106 0410 	add.w	r4, r6, #16
 8002132:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002134:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002136:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002138:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800213a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800213c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800213e:	6823      	ldr	r3, [r4, #0]
 8002140:	602b      	str	r3, [r5, #0]
 8002142:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002146:	f7fe ff09 	bl	8000f5c <PrintString>

			break;
 800214a:	e029      	b.n	80021a0 <sendFunction+0x264>

			case LIS3MDL_ERROR:

				PrintString(huart1, "Lis3mdl error", 13);
 800214c:	4e1e      	ldr	r6, [pc, #120]	; (80021c8 <sendFunction+0x28c>)
 800214e:	230d      	movs	r3, #13
 8002150:	930e      	str	r3, [sp, #56]	; 0x38
 8002152:	4b25      	ldr	r3, [pc, #148]	; (80021e8 <sendFunction+0x2ac>)
 8002154:	930d      	str	r3, [sp, #52]	; 0x34
 8002156:	466d      	mov	r5, sp
 8002158:	f106 0410 	add.w	r4, r6, #16
 800215c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800215e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002160:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002162:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002164:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002166:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002168:	6823      	ldr	r3, [r4, #0]
 800216a:	602b      	str	r3, [r5, #0]
 800216c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002170:	f7fe fef4 	bl	8000f5c <PrintString>

			break;
 8002174:	e014      	b.n	80021a0 <sendFunction+0x264>

			case MEMORY_ERROR:

				PrintString(huart1, "Memory error", 12);
 8002176:	4e14      	ldr	r6, [pc, #80]	; (80021c8 <sendFunction+0x28c>)
 8002178:	230c      	movs	r3, #12
 800217a:	930e      	str	r3, [sp, #56]	; 0x38
 800217c:	4b1b      	ldr	r3, [pc, #108]	; (80021ec <sendFunction+0x2b0>)
 800217e:	930d      	str	r3, [sp, #52]	; 0x34
 8002180:	466d      	mov	r5, sp
 8002182:	f106 0410 	add.w	r4, r6, #16
 8002186:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002188:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800218a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800218c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800218e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002190:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002192:	6823      	ldr	r3, [r4, #0]
 8002194:	602b      	str	r3, [r5, #0]
 8002196:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800219a:	f7fe fedf 	bl	8000f5c <PrintString>

			break;
 800219e:	bf00      	nop
			case READ_DATA:
			case SAVE_DATA:
			break;
		}

		PrintEnter(huart1);
 80021a0:	4e09      	ldr	r6, [pc, #36]	; (80021c8 <sendFunction+0x28c>)
 80021a2:	466d      	mov	r5, sp
 80021a4:	f106 0410 	add.w	r4, r6, #16
 80021a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021b4:	6823      	ldr	r3, [r4, #0]
 80021b6:	602b      	str	r3, [r5, #0]
 80021b8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80021bc:	f7fe fee4 	bl	8000f88 <PrintEnter>
		xQueueReceive(queueUsartSender, &message, portMAX_DELAY);
 80021c0:	e6c0      	b.n	8001f44 <sendFunction+0x8>
 80021c2:	bf00      	nop
 80021c4:	2000044c 	.word	0x2000044c
 80021c8:	200003ac 	.word	0x200003ac
 80021cc:	080091f0 	.word	0x080091f0
 80021d0:	080091fc 	.word	0x080091fc
 80021d4:	08009208 	.word	0x08009208
 80021d8:	0800921c 	.word	0x0800921c
 80021dc:	08009224 	.word	0x08009224
 80021e0:	0800922c 	.word	0x0800922c
 80021e4:	08009238 	.word	0x08009238
 80021e8:	08009248 	.word	0x08009248
 80021ec:	08009258 	.word	0x08009258

080021f0 <HAL_TIM_PeriodElapsedCallback>:
//* a global variable "uwTick" used as application time base.
//* @param  htim : TIM handle
//* @retval None
//*************************************************************

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) {
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a04      	ldr	r2, [pc, #16]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d101      	bne.n	8002206 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8002202:	f000 fa3b 	bl	800267c <HAL_IncTick>
	}
}
 8002206:	bf00      	nop
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40012c00 	.word	0x40012c00

08002214 <Error_Handler>:
//*************************************************************
//* @brief  This function is executed in case of error occurrence.
//* @retval None
//*************************************************************

void Error_Handler(void){
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002218:	b672      	cpsid	i
}
 800221a:	bf00      	nop
	__disable_irq();
	while (1){}
 800221c:	e7fe      	b.n	800221c <Error_Handler+0x8>
	...

08002220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002226:	4b18      	ldr	r3, [pc, #96]	; (8002288 <HAL_MspInit+0x68>)
 8002228:	699b      	ldr	r3, [r3, #24]
 800222a:	4a17      	ldr	r2, [pc, #92]	; (8002288 <HAL_MspInit+0x68>)
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	6193      	str	r3, [r2, #24]
 8002232:	4b15      	ldr	r3, [pc, #84]	; (8002288 <HAL_MspInit+0x68>)
 8002234:	699b      	ldr	r3, [r3, #24]
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	60bb      	str	r3, [r7, #8]
 800223c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800223e:	4b12      	ldr	r3, [pc, #72]	; (8002288 <HAL_MspInit+0x68>)
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	4a11      	ldr	r2, [pc, #68]	; (8002288 <HAL_MspInit+0x68>)
 8002244:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002248:	61d3      	str	r3, [r2, #28]
 800224a:	4b0f      	ldr	r3, [pc, #60]	; (8002288 <HAL_MspInit+0x68>)
 800224c:	69db      	ldr	r3, [r3, #28]
 800224e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002252:	607b      	str	r3, [r7, #4]
 8002254:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002256:	2200      	movs	r2, #0
 8002258:	210f      	movs	r1, #15
 800225a:	f06f 0001 	mvn.w	r0, #1
 800225e:	f000 fb26 	bl	80028ae <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002262:	4b0a      	ldr	r3, [pc, #40]	; (800228c <HAL_MspInit+0x6c>)
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	4a04      	ldr	r2, [pc, #16]	; (800228c <HAL_MspInit+0x6c>)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800227e:	bf00      	nop
 8002280:	3710      	adds	r7, #16
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	40021000 	.word	0x40021000
 800228c:	40010000 	.word	0x40010000

08002290 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b088      	sub	sp, #32
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002298:	f107 0310 	add.w	r3, r7, #16
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	605a      	str	r2, [r3, #4]
 80022a2:	609a      	str	r2, [r3, #8]
 80022a4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a15      	ldr	r2, [pc, #84]	; (8002300 <HAL_I2C_MspInit+0x70>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d123      	bne.n	80022f8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022b0:	4b14      	ldr	r3, [pc, #80]	; (8002304 <HAL_I2C_MspInit+0x74>)
 80022b2:	699b      	ldr	r3, [r3, #24]
 80022b4:	4a13      	ldr	r2, [pc, #76]	; (8002304 <HAL_I2C_MspInit+0x74>)
 80022b6:	f043 0308 	orr.w	r3, r3, #8
 80022ba:	6193      	str	r3, [r2, #24]
 80022bc:	4b11      	ldr	r3, [pc, #68]	; (8002304 <HAL_I2C_MspInit+0x74>)
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	f003 0308 	and.w	r3, r3, #8
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022c8:	23c0      	movs	r3, #192	; 0xc0
 80022ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022cc:	2312      	movs	r3, #18
 80022ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022d0:	2303      	movs	r3, #3
 80022d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d4:	f107 0310 	add.w	r3, r7, #16
 80022d8:	4619      	mov	r1, r3
 80022da:	480b      	ldr	r0, [pc, #44]	; (8002308 <HAL_I2C_MspInit+0x78>)
 80022dc:	f000 fdbe 	bl	8002e5c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022e0:	4b08      	ldr	r3, [pc, #32]	; (8002304 <HAL_I2C_MspInit+0x74>)
 80022e2:	69db      	ldr	r3, [r3, #28]
 80022e4:	4a07      	ldr	r2, [pc, #28]	; (8002304 <HAL_I2C_MspInit+0x74>)
 80022e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022ea:	61d3      	str	r3, [r2, #28]
 80022ec:	4b05      	ldr	r3, [pc, #20]	; (8002304 <HAL_I2C_MspInit+0x74>)
 80022ee:	69db      	ldr	r3, [r3, #28]
 80022f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80022f8:	bf00      	nop
 80022fa:	3720      	adds	r7, #32
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	40005400 	.word	0x40005400
 8002304:	40021000 	.word	0x40021000
 8002308:	40010c00 	.word	0x40010c00

0800230c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b088      	sub	sp, #32
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002314:	f107 0310 	add.w	r3, r7, #16
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	605a      	str	r2, [r3, #4]
 800231e:	609a      	str	r2, [r3, #8]
 8002320:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a1b      	ldr	r2, [pc, #108]	; (8002394 <HAL_SPI_MspInit+0x88>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d12f      	bne.n	800238c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800232c:	4b1a      	ldr	r3, [pc, #104]	; (8002398 <HAL_SPI_MspInit+0x8c>)
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	4a19      	ldr	r2, [pc, #100]	; (8002398 <HAL_SPI_MspInit+0x8c>)
 8002332:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002336:	6193      	str	r3, [r2, #24]
 8002338:	4b17      	ldr	r3, [pc, #92]	; (8002398 <HAL_SPI_MspInit+0x8c>)
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002344:	4b14      	ldr	r3, [pc, #80]	; (8002398 <HAL_SPI_MspInit+0x8c>)
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	4a13      	ldr	r2, [pc, #76]	; (8002398 <HAL_SPI_MspInit+0x8c>)
 800234a:	f043 0304 	orr.w	r3, r3, #4
 800234e:	6193      	str	r3, [r2, #24]
 8002350:	4b11      	ldr	r3, [pc, #68]	; (8002398 <HAL_SPI_MspInit+0x8c>)
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	f003 0304 	and.w	r3, r3, #4
 8002358:	60bb      	str	r3, [r7, #8]
 800235a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800235c:	23a0      	movs	r3, #160	; 0xa0
 800235e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002360:	2302      	movs	r3, #2
 8002362:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002364:	2303      	movs	r3, #3
 8002366:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002368:	f107 0310 	add.w	r3, r7, #16
 800236c:	4619      	mov	r1, r3
 800236e:	480b      	ldr	r0, [pc, #44]	; (800239c <HAL_SPI_MspInit+0x90>)
 8002370:	f000 fd74 	bl	8002e5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002374:	2340      	movs	r3, #64	; 0x40
 8002376:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002378:	2300      	movs	r3, #0
 800237a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237c:	2300      	movs	r3, #0
 800237e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002380:	f107 0310 	add.w	r3, r7, #16
 8002384:	4619      	mov	r1, r3
 8002386:	4805      	ldr	r0, [pc, #20]	; (800239c <HAL_SPI_MspInit+0x90>)
 8002388:	f000 fd68 	bl	8002e5c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800238c:	bf00      	nop
 800238e:	3720      	adds	r7, #32
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	40013000 	.word	0x40013000
 8002398:	40021000 	.word	0x40021000
 800239c:	40010800 	.word	0x40010800

080023a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b088      	sub	sp, #32
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a8:	f107 0310 	add.w	r3, r7, #16
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	605a      	str	r2, [r3, #4]
 80023b2:	609a      	str	r2, [r3, #8]
 80023b4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a33      	ldr	r2, [pc, #204]	; (8002488 <HAL_UART_MspInit+0xe8>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d15f      	bne.n	8002480 <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023c0:	4b32      	ldr	r3, [pc, #200]	; (800248c <HAL_UART_MspInit+0xec>)
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	4a31      	ldr	r2, [pc, #196]	; (800248c <HAL_UART_MspInit+0xec>)
 80023c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023ca:	6193      	str	r3, [r2, #24]
 80023cc:	4b2f      	ldr	r3, [pc, #188]	; (800248c <HAL_UART_MspInit+0xec>)
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023d4:	60fb      	str	r3, [r7, #12]
 80023d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d8:	4b2c      	ldr	r3, [pc, #176]	; (800248c <HAL_UART_MspInit+0xec>)
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	4a2b      	ldr	r2, [pc, #172]	; (800248c <HAL_UART_MspInit+0xec>)
 80023de:	f043 0304 	orr.w	r3, r3, #4
 80023e2:	6193      	str	r3, [r2, #24]
 80023e4:	4b29      	ldr	r3, [pc, #164]	; (800248c <HAL_UART_MspInit+0xec>)
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	f003 0304 	and.w	r3, r3, #4
 80023ec:	60bb      	str	r3, [r7, #8]
 80023ee:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f6:	2302      	movs	r3, #2
 80023f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023fa:	2303      	movs	r3, #3
 80023fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023fe:	f107 0310 	add.w	r3, r7, #16
 8002402:	4619      	mov	r1, r3
 8002404:	4822      	ldr	r0, [pc, #136]	; (8002490 <HAL_UART_MspInit+0xf0>)
 8002406:	f000 fd29 	bl	8002e5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800240a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800240e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002414:	2300      	movs	r3, #0
 8002416:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002418:	f107 0310 	add.w	r3, r7, #16
 800241c:	4619      	mov	r1, r3
 800241e:	481c      	ldr	r0, [pc, #112]	; (8002490 <HAL_UART_MspInit+0xf0>)
 8002420:	f000 fd1c 	bl	8002e5c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002424:	4b1b      	ldr	r3, [pc, #108]	; (8002494 <HAL_UART_MspInit+0xf4>)
 8002426:	4a1c      	ldr	r2, [pc, #112]	; (8002498 <HAL_UART_MspInit+0xf8>)
 8002428:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800242a:	4b1a      	ldr	r3, [pc, #104]	; (8002494 <HAL_UART_MspInit+0xf4>)
 800242c:	2200      	movs	r2, #0
 800242e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002430:	4b18      	ldr	r3, [pc, #96]	; (8002494 <HAL_UART_MspInit+0xf4>)
 8002432:	2200      	movs	r2, #0
 8002434:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002436:	4b17      	ldr	r3, [pc, #92]	; (8002494 <HAL_UART_MspInit+0xf4>)
 8002438:	2280      	movs	r2, #128	; 0x80
 800243a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800243c:	4b15      	ldr	r3, [pc, #84]	; (8002494 <HAL_UART_MspInit+0xf4>)
 800243e:	2200      	movs	r2, #0
 8002440:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002442:	4b14      	ldr	r3, [pc, #80]	; (8002494 <HAL_UART_MspInit+0xf4>)
 8002444:	2200      	movs	r2, #0
 8002446:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002448:	4b12      	ldr	r3, [pc, #72]	; (8002494 <HAL_UART_MspInit+0xf4>)
 800244a:	2200      	movs	r2, #0
 800244c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800244e:	4b11      	ldr	r3, [pc, #68]	; (8002494 <HAL_UART_MspInit+0xf4>)
 8002450:	2200      	movs	r2, #0
 8002452:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002454:	480f      	ldr	r0, [pc, #60]	; (8002494 <HAL_UART_MspInit+0xf4>)
 8002456:	f000 fa63 	bl	8002920 <HAL_DMA_Init>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8002460:	f7ff fed8 	bl	8002214 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	4a0b      	ldr	r2, [pc, #44]	; (8002494 <HAL_UART_MspInit+0xf4>)
 8002468:	639a      	str	r2, [r3, #56]	; 0x38
 800246a:	4a0a      	ldr	r2, [pc, #40]	; (8002494 <HAL_UART_MspInit+0xf4>)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002470:	2200      	movs	r2, #0
 8002472:	2105      	movs	r1, #5
 8002474:	2025      	movs	r0, #37	; 0x25
 8002476:	f000 fa1a 	bl	80028ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800247a:	2025      	movs	r0, #37	; 0x25
 800247c:	f000 fa33 	bl	80028e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002480:	bf00      	nop
 8002482:	3720      	adds	r7, #32
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	40013800 	.word	0x40013800
 800248c:	40021000 	.word	0x40021000
 8002490:	40010800 	.word	0x40010800
 8002494:	200003f0 	.word	0x200003f0
 8002498:	40020058 	.word	0x40020058

0800249c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b08c      	sub	sp, #48	; 0x30
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80024a4:	2300      	movs	r3, #0
 80024a6:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80024a8:	2300      	movs	r3, #0
 80024aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80024ac:	2300      	movs	r3, #0
 80024ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80024b2:	4b2e      	ldr	r3, [pc, #184]	; (800256c <HAL_InitTick+0xd0>)
 80024b4:	699b      	ldr	r3, [r3, #24]
 80024b6:	4a2d      	ldr	r2, [pc, #180]	; (800256c <HAL_InitTick+0xd0>)
 80024b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024bc:	6193      	str	r3, [r2, #24]
 80024be:	4b2b      	ldr	r3, [pc, #172]	; (800256c <HAL_InitTick+0xd0>)
 80024c0:	699b      	ldr	r3, [r3, #24]
 80024c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024c6:	60bb      	str	r3, [r7, #8]
 80024c8:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80024ca:	f107 020c 	add.w	r2, r7, #12
 80024ce:	f107 0310 	add.w	r3, r7, #16
 80024d2:	4611      	mov	r1, r2
 80024d4:	4618      	mov	r0, r3
 80024d6:	f002 fa71 	bl	80049bc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80024da:	f002 fa5b 	bl	8004994 <HAL_RCC_GetPCLK2Freq>
 80024de:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80024e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024e2:	4a23      	ldr	r2, [pc, #140]	; (8002570 <HAL_InitTick+0xd4>)
 80024e4:	fba2 2303 	umull	r2, r3, r2, r3
 80024e8:	0c9b      	lsrs	r3, r3, #18
 80024ea:	3b01      	subs	r3, #1
 80024ec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80024ee:	4b21      	ldr	r3, [pc, #132]	; (8002574 <HAL_InitTick+0xd8>)
 80024f0:	4a21      	ldr	r2, [pc, #132]	; (8002578 <HAL_InitTick+0xdc>)
 80024f2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80024f4:	4b1f      	ldr	r3, [pc, #124]	; (8002574 <HAL_InitTick+0xd8>)
 80024f6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024fa:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80024fc:	4a1d      	ldr	r2, [pc, #116]	; (8002574 <HAL_InitTick+0xd8>)
 80024fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002500:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002502:	4b1c      	ldr	r3, [pc, #112]	; (8002574 <HAL_InitTick+0xd8>)
 8002504:	2200      	movs	r2, #0
 8002506:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002508:	4b1a      	ldr	r3, [pc, #104]	; (8002574 <HAL_InitTick+0xd8>)
 800250a:	2200      	movs	r2, #0
 800250c:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800250e:	4b19      	ldr	r3, [pc, #100]	; (8002574 <HAL_InitTick+0xd8>)
 8002510:	2200      	movs	r2, #0
 8002512:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002514:	4817      	ldr	r0, [pc, #92]	; (8002574 <HAL_InitTick+0xd8>)
 8002516:	f003 f80b 	bl	8005530 <HAL_TIM_Base_Init>
 800251a:	4603      	mov	r3, r0
 800251c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8002520:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002524:	2b00      	cmp	r3, #0
 8002526:	d11b      	bne.n	8002560 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002528:	4812      	ldr	r0, [pc, #72]	; (8002574 <HAL_InitTick+0xd8>)
 800252a:	f003 f859 	bl	80055e0 <HAL_TIM_Base_Start_IT>
 800252e:	4603      	mov	r3, r0
 8002530:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8002534:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002538:	2b00      	cmp	r3, #0
 800253a:	d111      	bne.n	8002560 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800253c:	2019      	movs	r0, #25
 800253e:	f000 f9d2 	bl	80028e6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2b0f      	cmp	r3, #15
 8002546:	d808      	bhi.n	800255a <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8002548:	2200      	movs	r2, #0
 800254a:	6879      	ldr	r1, [r7, #4]
 800254c:	2019      	movs	r0, #25
 800254e:	f000 f9ae 	bl	80028ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002552:	4a0a      	ldr	r2, [pc, #40]	; (800257c <HAL_InitTick+0xe0>)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6013      	str	r3, [r2, #0]
 8002558:	e002      	b.n	8002560 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002560:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002564:	4618      	mov	r0, r3
 8002566:	3730      	adds	r7, #48	; 0x30
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	40021000 	.word	0x40021000
 8002570:	431bde83 	.word	0x431bde83
 8002574:	200004b4 	.word	0x200004b4
 8002578:	40012c00 	.word	0x40012c00
 800257c:	20000004 	.word	0x20000004

08002580 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002584:	e7fe      	b.n	8002584 <NMI_Handler+0x4>

08002586 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002586:	b480      	push	{r7}
 8002588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800258a:	e7fe      	b.n	800258a <HardFault_Handler+0x4>

0800258c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002590:	e7fe      	b.n	8002590 <MemManage_Handler+0x4>

08002592 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002592:	b480      	push	{r7}
 8002594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002596:	e7fe      	b.n	8002596 <BusFault_Handler+0x4>

08002598 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800259c:	e7fe      	b.n	800259c <UsageFault_Handler+0x4>

0800259e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800259e:	b480      	push	{r7}
 80025a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bc80      	pop	{r7}
 80025a8:	4770      	bx	lr
	...

080025ac <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80025b0:	4802      	ldr	r0, [pc, #8]	; (80025bc <DMA1_Channel5_IRQHandler+0x10>)
 80025b2:	f000 fb1f 	bl	8002bf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	200003f0 	.word	0x200003f0

080025c0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80025c4:	4802      	ldr	r0, [pc, #8]	; (80025d0 <TIM1_UP_IRQHandler+0x10>)
 80025c6:	f003 f85d 	bl	8005684 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	200004b4 	.word	0x200004b4

080025d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025d8:	4802      	ldr	r0, [pc, #8]	; (80025e4 <USART1_IRQHandler+0x10>)
 80025da:	f003 fb21 	bl	8005c20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025de:	bf00      	nop
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	200003ac 	.word	0x200003ac

080025e8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 80025ec:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80025f0:	f000 fdd0 	bl	8003194 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80025f4:	bf00      	nop
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025fc:	bf00      	nop
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr

08002604 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002604:	480c      	ldr	r0, [pc, #48]	; (8002638 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002606:	490d      	ldr	r1, [pc, #52]	; (800263c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002608:	4a0d      	ldr	r2, [pc, #52]	; (8002640 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800260a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800260c:	e002      	b.n	8002614 <LoopCopyDataInit>

0800260e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800260e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002610:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002612:	3304      	adds	r3, #4

08002614 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002614:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002616:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002618:	d3f9      	bcc.n	800260e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800261a:	4a0a      	ldr	r2, [pc, #40]	; (8002644 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800261c:	4c0a      	ldr	r4, [pc, #40]	; (8002648 <LoopFillZerobss+0x22>)
  movs r3, #0
 800261e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002620:	e001      	b.n	8002626 <LoopFillZerobss>

08002622 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002622:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002624:	3204      	adds	r2, #4

08002626 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002626:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002628:	d3fb      	bcc.n	8002622 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800262a:	f7ff ffe5 	bl	80025f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800262e:	f006 fc57 	bl	8008ee0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002632:	f7ff f89f 	bl	8001774 <main>
  bx lr
 8002636:	4770      	bx	lr
  ldr r0, =_sdata
 8002638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800263c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002640:	080093c8 	.word	0x080093c8
  ldr r2, =_sbss
 8002644:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002648:	2000124c 	.word	0x2000124c

0800264c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800264c:	e7fe      	b.n	800264c <ADC1_2_IRQHandler>
	...

08002650 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002654:	4b08      	ldr	r3, [pc, #32]	; (8002678 <HAL_Init+0x28>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a07      	ldr	r2, [pc, #28]	; (8002678 <HAL_Init+0x28>)
 800265a:	f043 0310 	orr.w	r3, r3, #16
 800265e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002660:	2003      	movs	r0, #3
 8002662:	f000 f919 	bl	8002898 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002666:	2000      	movs	r0, #0
 8002668:	f7ff ff18 	bl	800249c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800266c:	f7ff fdd8 	bl	8002220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	40022000 	.word	0x40022000

0800267c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002680:	4b05      	ldr	r3, [pc, #20]	; (8002698 <HAL_IncTick+0x1c>)
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	461a      	mov	r2, r3
 8002686:	4b05      	ldr	r3, [pc, #20]	; (800269c <HAL_IncTick+0x20>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4413      	add	r3, r2
 800268c:	4a03      	ldr	r2, [pc, #12]	; (800269c <HAL_IncTick+0x20>)
 800268e:	6013      	str	r3, [r2, #0]
}
 8002690:	bf00      	nop
 8002692:	46bd      	mov	sp, r7
 8002694:	bc80      	pop	{r7}
 8002696:	4770      	bx	lr
 8002698:	20000008 	.word	0x20000008
 800269c:	200004fc 	.word	0x200004fc

080026a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  return uwTick;
 80026a4:	4b02      	ldr	r3, [pc, #8]	; (80026b0 <HAL_GetTick+0x10>)
 80026a6:	681b      	ldr	r3, [r3, #0]
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr
 80026b0:	200004fc 	.word	0x200004fc

080026b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026bc:	f7ff fff0 	bl	80026a0 <HAL_GetTick>
 80026c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026cc:	d005      	beq.n	80026da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026ce:	4b0a      	ldr	r3, [pc, #40]	; (80026f8 <HAL_Delay+0x44>)
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	461a      	mov	r2, r3
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	4413      	add	r3, r2
 80026d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026da:	bf00      	nop
 80026dc:	f7ff ffe0 	bl	80026a0 <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	68fa      	ldr	r2, [r7, #12]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d8f7      	bhi.n	80026dc <HAL_Delay+0x28>
  {
  }
}
 80026ec:	bf00      	nop
 80026ee:	bf00      	nop
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	20000008 	.word	0x20000008

080026fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b085      	sub	sp, #20
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f003 0307 	and.w	r3, r3, #7
 800270a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800270c:	4b0c      	ldr	r3, [pc, #48]	; (8002740 <__NVIC_SetPriorityGrouping+0x44>)
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002712:	68ba      	ldr	r2, [r7, #8]
 8002714:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002718:	4013      	ands	r3, r2
 800271a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002724:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002728:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800272c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800272e:	4a04      	ldr	r2, [pc, #16]	; (8002740 <__NVIC_SetPriorityGrouping+0x44>)
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	60d3      	str	r3, [r2, #12]
}
 8002734:	bf00      	nop
 8002736:	3714      	adds	r7, #20
 8002738:	46bd      	mov	sp, r7
 800273a:	bc80      	pop	{r7}
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	e000ed00 	.word	0xe000ed00

08002744 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002748:	4b04      	ldr	r3, [pc, #16]	; (800275c <__NVIC_GetPriorityGrouping+0x18>)
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	0a1b      	lsrs	r3, r3, #8
 800274e:	f003 0307 	and.w	r3, r3, #7
}
 8002752:	4618      	mov	r0, r3
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	e000ed00 	.word	0xe000ed00

08002760 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	4603      	mov	r3, r0
 8002768:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800276a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276e:	2b00      	cmp	r3, #0
 8002770:	db0b      	blt.n	800278a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002772:	79fb      	ldrb	r3, [r7, #7]
 8002774:	f003 021f 	and.w	r2, r3, #31
 8002778:	4906      	ldr	r1, [pc, #24]	; (8002794 <__NVIC_EnableIRQ+0x34>)
 800277a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277e:	095b      	lsrs	r3, r3, #5
 8002780:	2001      	movs	r0, #1
 8002782:	fa00 f202 	lsl.w	r2, r0, r2
 8002786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr
 8002794:	e000e100 	.word	0xe000e100

08002798 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	db12      	blt.n	80027d0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027aa:	79fb      	ldrb	r3, [r7, #7]
 80027ac:	f003 021f 	and.w	r2, r3, #31
 80027b0:	490a      	ldr	r1, [pc, #40]	; (80027dc <__NVIC_DisableIRQ+0x44>)
 80027b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b6:	095b      	lsrs	r3, r3, #5
 80027b8:	2001      	movs	r0, #1
 80027ba:	fa00 f202 	lsl.w	r2, r0, r2
 80027be:	3320      	adds	r3, #32
 80027c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80027c4:	f3bf 8f4f 	dsb	sy
}
 80027c8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80027ca:	f3bf 8f6f 	isb	sy
}
 80027ce:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bc80      	pop	{r7}
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	e000e100 	.word	0xe000e100

080027e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	4603      	mov	r3, r0
 80027e8:	6039      	str	r1, [r7, #0]
 80027ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	db0a      	blt.n	800280a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	b2da      	uxtb	r2, r3
 80027f8:	490c      	ldr	r1, [pc, #48]	; (800282c <__NVIC_SetPriority+0x4c>)
 80027fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027fe:	0112      	lsls	r2, r2, #4
 8002800:	b2d2      	uxtb	r2, r2
 8002802:	440b      	add	r3, r1
 8002804:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002808:	e00a      	b.n	8002820 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	b2da      	uxtb	r2, r3
 800280e:	4908      	ldr	r1, [pc, #32]	; (8002830 <__NVIC_SetPriority+0x50>)
 8002810:	79fb      	ldrb	r3, [r7, #7]
 8002812:	f003 030f 	and.w	r3, r3, #15
 8002816:	3b04      	subs	r3, #4
 8002818:	0112      	lsls	r2, r2, #4
 800281a:	b2d2      	uxtb	r2, r2
 800281c:	440b      	add	r3, r1
 800281e:	761a      	strb	r2, [r3, #24]
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	bc80      	pop	{r7}
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	e000e100 	.word	0xe000e100
 8002830:	e000ed00 	.word	0xe000ed00

08002834 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002834:	b480      	push	{r7}
 8002836:	b089      	sub	sp, #36	; 0x24
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f003 0307 	and.w	r3, r3, #7
 8002846:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	f1c3 0307 	rsb	r3, r3, #7
 800284e:	2b04      	cmp	r3, #4
 8002850:	bf28      	it	cs
 8002852:	2304      	movcs	r3, #4
 8002854:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	3304      	adds	r3, #4
 800285a:	2b06      	cmp	r3, #6
 800285c:	d902      	bls.n	8002864 <NVIC_EncodePriority+0x30>
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	3b03      	subs	r3, #3
 8002862:	e000      	b.n	8002866 <NVIC_EncodePriority+0x32>
 8002864:	2300      	movs	r3, #0
 8002866:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002868:	f04f 32ff 	mov.w	r2, #4294967295
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	fa02 f303 	lsl.w	r3, r2, r3
 8002872:	43da      	mvns	r2, r3
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	401a      	ands	r2, r3
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800287c:	f04f 31ff 	mov.w	r1, #4294967295
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	fa01 f303 	lsl.w	r3, r1, r3
 8002886:	43d9      	mvns	r1, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800288c:	4313      	orrs	r3, r2
         );
}
 800288e:	4618      	mov	r0, r3
 8002890:	3724      	adds	r7, #36	; 0x24
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr

08002898 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f7ff ff2b 	bl	80026fc <__NVIC_SetPriorityGrouping>
}
 80028a6:	bf00      	nop
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b086      	sub	sp, #24
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	4603      	mov	r3, r0
 80028b6:	60b9      	str	r1, [r7, #8]
 80028b8:	607a      	str	r2, [r7, #4]
 80028ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028bc:	2300      	movs	r3, #0
 80028be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028c0:	f7ff ff40 	bl	8002744 <__NVIC_GetPriorityGrouping>
 80028c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	68b9      	ldr	r1, [r7, #8]
 80028ca:	6978      	ldr	r0, [r7, #20]
 80028cc:	f7ff ffb2 	bl	8002834 <NVIC_EncodePriority>
 80028d0:	4602      	mov	r2, r0
 80028d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028d6:	4611      	mov	r1, r2
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff ff81 	bl	80027e0 <__NVIC_SetPriority>
}
 80028de:	bf00      	nop
 80028e0:	3718      	adds	r7, #24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b082      	sub	sp, #8
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	4603      	mov	r3, r0
 80028ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff ff33 	bl	8002760 <__NVIC_EnableIRQ>
}
 80028fa:	bf00      	nop
 80028fc:	3708      	adds	r7, #8
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}

08002902 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b082      	sub	sp, #8
 8002906:	af00      	add	r7, sp, #0
 8002908:	4603      	mov	r3, r0
 800290a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800290c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002910:	4618      	mov	r0, r3
 8002912:	f7ff ff41 	bl	8002798 <__NVIC_DisableIRQ>
}
 8002916:	bf00      	nop
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
	...

08002920 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002920:	b480      	push	{r7}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002928:	2300      	movs	r3, #0
 800292a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d101      	bne.n	8002936 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e043      	b.n	80029be <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	461a      	mov	r2, r3
 800293c:	4b22      	ldr	r3, [pc, #136]	; (80029c8 <HAL_DMA_Init+0xa8>)
 800293e:	4413      	add	r3, r2
 8002940:	4a22      	ldr	r2, [pc, #136]	; (80029cc <HAL_DMA_Init+0xac>)
 8002942:	fba2 2303 	umull	r2, r3, r2, r3
 8002946:	091b      	lsrs	r3, r3, #4
 8002948:	009a      	lsls	r2, r3, #2
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a1f      	ldr	r2, [pc, #124]	; (80029d0 <HAL_DMA_Init+0xb0>)
 8002952:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2202      	movs	r2, #2
 8002958:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800296a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800296e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002978:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002984:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002990:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002998:	68fa      	ldr	r2, [r7, #12]
 800299a:	4313      	orrs	r3, r2
 800299c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2201      	movs	r2, #1
 80029b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3714      	adds	r7, #20
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr
 80029c8:	bffdfff8 	.word	0xbffdfff8
 80029cc:	cccccccd 	.word	0xcccccccd
 80029d0:	40020000 	.word	0x40020000

080029d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
 80029e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029e2:	2300      	movs	r3, #0
 80029e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d101      	bne.n	80029f4 <HAL_DMA_Start_IT+0x20>
 80029f0:	2302      	movs	r3, #2
 80029f2:	e04a      	b.n	8002a8a <HAL_DMA_Start_IT+0xb6>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d13a      	bne.n	8002a7c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2202      	movs	r2, #2
 8002a0a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2200      	movs	r2, #0
 8002a12:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f022 0201 	bic.w	r2, r2, #1
 8002a22:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	68b9      	ldr	r1, [r7, #8]
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 f9e8 	bl	8002e00 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d008      	beq.n	8002a4a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f042 020e 	orr.w	r2, r2, #14
 8002a46:	601a      	str	r2, [r3, #0]
 8002a48:	e00f      	b.n	8002a6a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0204 	bic.w	r2, r2, #4
 8002a58:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f042 020a 	orr.w	r2, r2, #10
 8002a68:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f042 0201 	orr.w	r2, r2, #1
 8002a78:	601a      	str	r2, [r3, #0]
 8002a7a:	e005      	b.n	8002a88 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a84:	2302      	movs	r3, #2
 8002a86:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002a88:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3718      	adds	r7, #24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b085      	sub	sp, #20
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d008      	beq.n	8002aba <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2204      	movs	r2, #4
 8002aac:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e020      	b.n	8002afc <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f022 020e 	bic.w	r2, r2, #14
 8002ac8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f022 0201 	bic.w	r2, r2, #1
 8002ad8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ae8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2201      	movs	r2, #1
 8002aee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bc80      	pop	{r7}
 8002b04:	4770      	bx	lr
	...

08002b08 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b10:	2300      	movs	r3, #0
 8002b12:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d005      	beq.n	8002b2a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2204      	movs	r2, #4
 8002b22:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	73fb      	strb	r3, [r7, #15]
 8002b28:	e051      	b.n	8002bce <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f022 020e 	bic.w	r2, r2, #14
 8002b38:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f022 0201 	bic.w	r2, r2, #1
 8002b48:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a22      	ldr	r2, [pc, #136]	; (8002bd8 <HAL_DMA_Abort_IT+0xd0>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d029      	beq.n	8002ba8 <HAL_DMA_Abort_IT+0xa0>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a20      	ldr	r2, [pc, #128]	; (8002bdc <HAL_DMA_Abort_IT+0xd4>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d022      	beq.n	8002ba4 <HAL_DMA_Abort_IT+0x9c>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a1f      	ldr	r2, [pc, #124]	; (8002be0 <HAL_DMA_Abort_IT+0xd8>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d01a      	beq.n	8002b9e <HAL_DMA_Abort_IT+0x96>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a1d      	ldr	r2, [pc, #116]	; (8002be4 <HAL_DMA_Abort_IT+0xdc>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d012      	beq.n	8002b98 <HAL_DMA_Abort_IT+0x90>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a1c      	ldr	r2, [pc, #112]	; (8002be8 <HAL_DMA_Abort_IT+0xe0>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d00a      	beq.n	8002b92 <HAL_DMA_Abort_IT+0x8a>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a1a      	ldr	r2, [pc, #104]	; (8002bec <HAL_DMA_Abort_IT+0xe4>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d102      	bne.n	8002b8c <HAL_DMA_Abort_IT+0x84>
 8002b86:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002b8a:	e00e      	b.n	8002baa <HAL_DMA_Abort_IT+0xa2>
 8002b8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b90:	e00b      	b.n	8002baa <HAL_DMA_Abort_IT+0xa2>
 8002b92:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b96:	e008      	b.n	8002baa <HAL_DMA_Abort_IT+0xa2>
 8002b98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b9c:	e005      	b.n	8002baa <HAL_DMA_Abort_IT+0xa2>
 8002b9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ba2:	e002      	b.n	8002baa <HAL_DMA_Abort_IT+0xa2>
 8002ba4:	2310      	movs	r3, #16
 8002ba6:	e000      	b.n	8002baa <HAL_DMA_Abort_IT+0xa2>
 8002ba8:	2301      	movs	r3, #1
 8002baa:	4a11      	ldr	r2, [pc, #68]	; (8002bf0 <HAL_DMA_Abort_IT+0xe8>)
 8002bac:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d003      	beq.n	8002bce <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	4798      	blx	r3
    } 
  }
  return status;
 8002bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	40020008 	.word	0x40020008
 8002bdc:	4002001c 	.word	0x4002001c
 8002be0:	40020030 	.word	0x40020030
 8002be4:	40020044 	.word	0x40020044
 8002be8:	40020058 	.word	0x40020058
 8002bec:	4002006c 	.word	0x4002006c
 8002bf0:	40020000 	.word	0x40020000

08002bf4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c10:	2204      	movs	r2, #4
 8002c12:	409a      	lsls	r2, r3
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	4013      	ands	r3, r2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d04f      	beq.n	8002cbc <HAL_DMA_IRQHandler+0xc8>
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	f003 0304 	and.w	r3, r3, #4
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d04a      	beq.n	8002cbc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0320 	and.w	r3, r3, #32
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d107      	bne.n	8002c44 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f022 0204 	bic.w	r2, r2, #4
 8002c42:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a66      	ldr	r2, [pc, #408]	; (8002de4 <HAL_DMA_IRQHandler+0x1f0>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d029      	beq.n	8002ca2 <HAL_DMA_IRQHandler+0xae>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a65      	ldr	r2, [pc, #404]	; (8002de8 <HAL_DMA_IRQHandler+0x1f4>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d022      	beq.n	8002c9e <HAL_DMA_IRQHandler+0xaa>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a63      	ldr	r2, [pc, #396]	; (8002dec <HAL_DMA_IRQHandler+0x1f8>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d01a      	beq.n	8002c98 <HAL_DMA_IRQHandler+0xa4>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a62      	ldr	r2, [pc, #392]	; (8002df0 <HAL_DMA_IRQHandler+0x1fc>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d012      	beq.n	8002c92 <HAL_DMA_IRQHandler+0x9e>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a60      	ldr	r2, [pc, #384]	; (8002df4 <HAL_DMA_IRQHandler+0x200>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d00a      	beq.n	8002c8c <HAL_DMA_IRQHandler+0x98>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a5f      	ldr	r2, [pc, #380]	; (8002df8 <HAL_DMA_IRQHandler+0x204>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d102      	bne.n	8002c86 <HAL_DMA_IRQHandler+0x92>
 8002c80:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002c84:	e00e      	b.n	8002ca4 <HAL_DMA_IRQHandler+0xb0>
 8002c86:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002c8a:	e00b      	b.n	8002ca4 <HAL_DMA_IRQHandler+0xb0>
 8002c8c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002c90:	e008      	b.n	8002ca4 <HAL_DMA_IRQHandler+0xb0>
 8002c92:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c96:	e005      	b.n	8002ca4 <HAL_DMA_IRQHandler+0xb0>
 8002c98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c9c:	e002      	b.n	8002ca4 <HAL_DMA_IRQHandler+0xb0>
 8002c9e:	2340      	movs	r3, #64	; 0x40
 8002ca0:	e000      	b.n	8002ca4 <HAL_DMA_IRQHandler+0xb0>
 8002ca2:	2304      	movs	r3, #4
 8002ca4:	4a55      	ldr	r2, [pc, #340]	; (8002dfc <HAL_DMA_IRQHandler+0x208>)
 8002ca6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 8094 	beq.w	8002dda <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002cba:	e08e      	b.n	8002dda <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	409a      	lsls	r2, r3
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d056      	beq.n	8002d7a <HAL_DMA_IRQHandler+0x186>
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d051      	beq.n	8002d7a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0320 	and.w	r3, r3, #32
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d10b      	bne.n	8002cfc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 020a 	bic.w	r2, r2, #10
 8002cf2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a38      	ldr	r2, [pc, #224]	; (8002de4 <HAL_DMA_IRQHandler+0x1f0>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d029      	beq.n	8002d5a <HAL_DMA_IRQHandler+0x166>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a37      	ldr	r2, [pc, #220]	; (8002de8 <HAL_DMA_IRQHandler+0x1f4>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d022      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x162>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a35      	ldr	r2, [pc, #212]	; (8002dec <HAL_DMA_IRQHandler+0x1f8>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d01a      	beq.n	8002d50 <HAL_DMA_IRQHandler+0x15c>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a34      	ldr	r2, [pc, #208]	; (8002df0 <HAL_DMA_IRQHandler+0x1fc>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d012      	beq.n	8002d4a <HAL_DMA_IRQHandler+0x156>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a32      	ldr	r2, [pc, #200]	; (8002df4 <HAL_DMA_IRQHandler+0x200>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d00a      	beq.n	8002d44 <HAL_DMA_IRQHandler+0x150>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a31      	ldr	r2, [pc, #196]	; (8002df8 <HAL_DMA_IRQHandler+0x204>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d102      	bne.n	8002d3e <HAL_DMA_IRQHandler+0x14a>
 8002d38:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002d3c:	e00e      	b.n	8002d5c <HAL_DMA_IRQHandler+0x168>
 8002d3e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d42:	e00b      	b.n	8002d5c <HAL_DMA_IRQHandler+0x168>
 8002d44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d48:	e008      	b.n	8002d5c <HAL_DMA_IRQHandler+0x168>
 8002d4a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d4e:	e005      	b.n	8002d5c <HAL_DMA_IRQHandler+0x168>
 8002d50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d54:	e002      	b.n	8002d5c <HAL_DMA_IRQHandler+0x168>
 8002d56:	2320      	movs	r3, #32
 8002d58:	e000      	b.n	8002d5c <HAL_DMA_IRQHandler+0x168>
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	4a27      	ldr	r2, [pc, #156]	; (8002dfc <HAL_DMA_IRQHandler+0x208>)
 8002d5e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d034      	beq.n	8002dda <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002d78:	e02f      	b.n	8002dda <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7e:	2208      	movs	r2, #8
 8002d80:	409a      	lsls	r2, r3
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	4013      	ands	r3, r2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d028      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x1e8>
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	f003 0308 	and.w	r3, r3, #8
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d023      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f022 020e 	bic.w	r2, r2, #14
 8002da2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dac:	2101      	movs	r1, #1
 8002dae:	fa01 f202 	lsl.w	r2, r1, r2
 8002db2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2201      	movs	r2, #1
 8002db8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d004      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	4798      	blx	r3
    }
  }
  return;
 8002dda:	bf00      	nop
 8002ddc:	bf00      	nop
}
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	40020008 	.word	0x40020008
 8002de8:	4002001c 	.word	0x4002001c
 8002dec:	40020030 	.word	0x40020030
 8002df0:	40020044 	.word	0x40020044
 8002df4:	40020058 	.word	0x40020058
 8002df8:	4002006c 	.word	0x4002006c
 8002dfc:	40020000 	.word	0x40020000

08002e00 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
 8002e0c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e16:	2101      	movs	r1, #1
 8002e18:	fa01 f202 	lsl.w	r2, r1, r2
 8002e1c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	683a      	ldr	r2, [r7, #0]
 8002e24:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	2b10      	cmp	r3, #16
 8002e2c:	d108      	bne.n	8002e40 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e3e:	e007      	b.n	8002e50 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68ba      	ldr	r2, [r7, #8]
 8002e46:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	60da      	str	r2, [r3, #12]
}
 8002e50:	bf00      	nop
 8002e52:	3714      	adds	r7, #20
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bc80      	pop	{r7}
 8002e58:	4770      	bx	lr
	...

08002e5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b08b      	sub	sp, #44	; 0x2c
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e66:	2300      	movs	r3, #0
 8002e68:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e6e:	e169      	b.n	8003144 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e70:	2201      	movs	r2, #1
 8002e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	69fa      	ldr	r2, [r7, #28]
 8002e80:	4013      	ands	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	f040 8158 	bne.w	800313e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	4a9a      	ldr	r2, [pc, #616]	; (80030fc <HAL_GPIO_Init+0x2a0>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d05e      	beq.n	8002f56 <HAL_GPIO_Init+0xfa>
 8002e98:	4a98      	ldr	r2, [pc, #608]	; (80030fc <HAL_GPIO_Init+0x2a0>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d875      	bhi.n	8002f8a <HAL_GPIO_Init+0x12e>
 8002e9e:	4a98      	ldr	r2, [pc, #608]	; (8003100 <HAL_GPIO_Init+0x2a4>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d058      	beq.n	8002f56 <HAL_GPIO_Init+0xfa>
 8002ea4:	4a96      	ldr	r2, [pc, #600]	; (8003100 <HAL_GPIO_Init+0x2a4>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d86f      	bhi.n	8002f8a <HAL_GPIO_Init+0x12e>
 8002eaa:	4a96      	ldr	r2, [pc, #600]	; (8003104 <HAL_GPIO_Init+0x2a8>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d052      	beq.n	8002f56 <HAL_GPIO_Init+0xfa>
 8002eb0:	4a94      	ldr	r2, [pc, #592]	; (8003104 <HAL_GPIO_Init+0x2a8>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d869      	bhi.n	8002f8a <HAL_GPIO_Init+0x12e>
 8002eb6:	4a94      	ldr	r2, [pc, #592]	; (8003108 <HAL_GPIO_Init+0x2ac>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d04c      	beq.n	8002f56 <HAL_GPIO_Init+0xfa>
 8002ebc:	4a92      	ldr	r2, [pc, #584]	; (8003108 <HAL_GPIO_Init+0x2ac>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d863      	bhi.n	8002f8a <HAL_GPIO_Init+0x12e>
 8002ec2:	4a92      	ldr	r2, [pc, #584]	; (800310c <HAL_GPIO_Init+0x2b0>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d046      	beq.n	8002f56 <HAL_GPIO_Init+0xfa>
 8002ec8:	4a90      	ldr	r2, [pc, #576]	; (800310c <HAL_GPIO_Init+0x2b0>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d85d      	bhi.n	8002f8a <HAL_GPIO_Init+0x12e>
 8002ece:	2b12      	cmp	r3, #18
 8002ed0:	d82a      	bhi.n	8002f28 <HAL_GPIO_Init+0xcc>
 8002ed2:	2b12      	cmp	r3, #18
 8002ed4:	d859      	bhi.n	8002f8a <HAL_GPIO_Init+0x12e>
 8002ed6:	a201      	add	r2, pc, #4	; (adr r2, 8002edc <HAL_GPIO_Init+0x80>)
 8002ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002edc:	08002f57 	.word	0x08002f57
 8002ee0:	08002f31 	.word	0x08002f31
 8002ee4:	08002f43 	.word	0x08002f43
 8002ee8:	08002f85 	.word	0x08002f85
 8002eec:	08002f8b 	.word	0x08002f8b
 8002ef0:	08002f8b 	.word	0x08002f8b
 8002ef4:	08002f8b 	.word	0x08002f8b
 8002ef8:	08002f8b 	.word	0x08002f8b
 8002efc:	08002f8b 	.word	0x08002f8b
 8002f00:	08002f8b 	.word	0x08002f8b
 8002f04:	08002f8b 	.word	0x08002f8b
 8002f08:	08002f8b 	.word	0x08002f8b
 8002f0c:	08002f8b 	.word	0x08002f8b
 8002f10:	08002f8b 	.word	0x08002f8b
 8002f14:	08002f8b 	.word	0x08002f8b
 8002f18:	08002f8b 	.word	0x08002f8b
 8002f1c:	08002f8b 	.word	0x08002f8b
 8002f20:	08002f39 	.word	0x08002f39
 8002f24:	08002f4d 	.word	0x08002f4d
 8002f28:	4a79      	ldr	r2, [pc, #484]	; (8003110 <HAL_GPIO_Init+0x2b4>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d013      	beq.n	8002f56 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f2e:	e02c      	b.n	8002f8a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	623b      	str	r3, [r7, #32]
          break;
 8002f36:	e029      	b.n	8002f8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	3304      	adds	r3, #4
 8002f3e:	623b      	str	r3, [r7, #32]
          break;
 8002f40:	e024      	b.n	8002f8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	3308      	adds	r3, #8
 8002f48:	623b      	str	r3, [r7, #32]
          break;
 8002f4a:	e01f      	b.n	8002f8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	330c      	adds	r3, #12
 8002f52:	623b      	str	r3, [r7, #32]
          break;
 8002f54:	e01a      	b.n	8002f8c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d102      	bne.n	8002f64 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f5e:	2304      	movs	r3, #4
 8002f60:	623b      	str	r3, [r7, #32]
          break;
 8002f62:	e013      	b.n	8002f8c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d105      	bne.n	8002f78 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f6c:	2308      	movs	r3, #8
 8002f6e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	69fa      	ldr	r2, [r7, #28]
 8002f74:	611a      	str	r2, [r3, #16]
          break;
 8002f76:	e009      	b.n	8002f8c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f78:	2308      	movs	r3, #8
 8002f7a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	69fa      	ldr	r2, [r7, #28]
 8002f80:	615a      	str	r2, [r3, #20]
          break;
 8002f82:	e003      	b.n	8002f8c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f84:	2300      	movs	r3, #0
 8002f86:	623b      	str	r3, [r7, #32]
          break;
 8002f88:	e000      	b.n	8002f8c <HAL_GPIO_Init+0x130>
          break;
 8002f8a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	2bff      	cmp	r3, #255	; 0xff
 8002f90:	d801      	bhi.n	8002f96 <HAL_GPIO_Init+0x13a>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	e001      	b.n	8002f9a <HAL_GPIO_Init+0x13e>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	3304      	adds	r3, #4
 8002f9a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	2bff      	cmp	r3, #255	; 0xff
 8002fa0:	d802      	bhi.n	8002fa8 <HAL_GPIO_Init+0x14c>
 8002fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	e002      	b.n	8002fae <HAL_GPIO_Init+0x152>
 8002fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002faa:	3b08      	subs	r3, #8
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	210f      	movs	r1, #15
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	401a      	ands	r2, r3
 8002fc0:	6a39      	ldr	r1, [r7, #32]
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc8:	431a      	orrs	r2, r3
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	f000 80b1 	beq.w	800313e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fdc:	4b4d      	ldr	r3, [pc, #308]	; (8003114 <HAL_GPIO_Init+0x2b8>)
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	4a4c      	ldr	r2, [pc, #304]	; (8003114 <HAL_GPIO_Init+0x2b8>)
 8002fe2:	f043 0301 	orr.w	r3, r3, #1
 8002fe6:	6193      	str	r3, [r2, #24]
 8002fe8:	4b4a      	ldr	r3, [pc, #296]	; (8003114 <HAL_GPIO_Init+0x2b8>)
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	60bb      	str	r3, [r7, #8]
 8002ff2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ff4:	4a48      	ldr	r2, [pc, #288]	; (8003118 <HAL_GPIO_Init+0x2bc>)
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff8:	089b      	lsrs	r3, r3, #2
 8002ffa:	3302      	adds	r3, #2
 8002ffc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003000:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003004:	f003 0303 	and.w	r3, r3, #3
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	220f      	movs	r2, #15
 800300c:	fa02 f303 	lsl.w	r3, r2, r3
 8003010:	43db      	mvns	r3, r3
 8003012:	68fa      	ldr	r2, [r7, #12]
 8003014:	4013      	ands	r3, r2
 8003016:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4a40      	ldr	r2, [pc, #256]	; (800311c <HAL_GPIO_Init+0x2c0>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d013      	beq.n	8003048 <HAL_GPIO_Init+0x1ec>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4a3f      	ldr	r2, [pc, #252]	; (8003120 <HAL_GPIO_Init+0x2c4>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d00d      	beq.n	8003044 <HAL_GPIO_Init+0x1e8>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	4a3e      	ldr	r2, [pc, #248]	; (8003124 <HAL_GPIO_Init+0x2c8>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d007      	beq.n	8003040 <HAL_GPIO_Init+0x1e4>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	4a3d      	ldr	r2, [pc, #244]	; (8003128 <HAL_GPIO_Init+0x2cc>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d101      	bne.n	800303c <HAL_GPIO_Init+0x1e0>
 8003038:	2303      	movs	r3, #3
 800303a:	e006      	b.n	800304a <HAL_GPIO_Init+0x1ee>
 800303c:	2304      	movs	r3, #4
 800303e:	e004      	b.n	800304a <HAL_GPIO_Init+0x1ee>
 8003040:	2302      	movs	r3, #2
 8003042:	e002      	b.n	800304a <HAL_GPIO_Init+0x1ee>
 8003044:	2301      	movs	r3, #1
 8003046:	e000      	b.n	800304a <HAL_GPIO_Init+0x1ee>
 8003048:	2300      	movs	r3, #0
 800304a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800304c:	f002 0203 	and.w	r2, r2, #3
 8003050:	0092      	lsls	r2, r2, #2
 8003052:	4093      	lsls	r3, r2
 8003054:	68fa      	ldr	r2, [r7, #12]
 8003056:	4313      	orrs	r3, r2
 8003058:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800305a:	492f      	ldr	r1, [pc, #188]	; (8003118 <HAL_GPIO_Init+0x2bc>)
 800305c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305e:	089b      	lsrs	r3, r3, #2
 8003060:	3302      	adds	r3, #2
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d006      	beq.n	8003082 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003074:	4b2d      	ldr	r3, [pc, #180]	; (800312c <HAL_GPIO_Init+0x2d0>)
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	492c      	ldr	r1, [pc, #176]	; (800312c <HAL_GPIO_Init+0x2d0>)
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	4313      	orrs	r3, r2
 800307e:	600b      	str	r3, [r1, #0]
 8003080:	e006      	b.n	8003090 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003082:	4b2a      	ldr	r3, [pc, #168]	; (800312c <HAL_GPIO_Init+0x2d0>)
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	43db      	mvns	r3, r3
 800308a:	4928      	ldr	r1, [pc, #160]	; (800312c <HAL_GPIO_Init+0x2d0>)
 800308c:	4013      	ands	r3, r2
 800308e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d006      	beq.n	80030aa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800309c:	4b23      	ldr	r3, [pc, #140]	; (800312c <HAL_GPIO_Init+0x2d0>)
 800309e:	685a      	ldr	r2, [r3, #4]
 80030a0:	4922      	ldr	r1, [pc, #136]	; (800312c <HAL_GPIO_Init+0x2d0>)
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	604b      	str	r3, [r1, #4]
 80030a8:	e006      	b.n	80030b8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030aa:	4b20      	ldr	r3, [pc, #128]	; (800312c <HAL_GPIO_Init+0x2d0>)
 80030ac:	685a      	ldr	r2, [r3, #4]
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	43db      	mvns	r3, r3
 80030b2:	491e      	ldr	r1, [pc, #120]	; (800312c <HAL_GPIO_Init+0x2d0>)
 80030b4:	4013      	ands	r3, r2
 80030b6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d006      	beq.n	80030d2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80030c4:	4b19      	ldr	r3, [pc, #100]	; (800312c <HAL_GPIO_Init+0x2d0>)
 80030c6:	689a      	ldr	r2, [r3, #8]
 80030c8:	4918      	ldr	r1, [pc, #96]	; (800312c <HAL_GPIO_Init+0x2d0>)
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	608b      	str	r3, [r1, #8]
 80030d0:	e006      	b.n	80030e0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80030d2:	4b16      	ldr	r3, [pc, #88]	; (800312c <HAL_GPIO_Init+0x2d0>)
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	43db      	mvns	r3, r3
 80030da:	4914      	ldr	r1, [pc, #80]	; (800312c <HAL_GPIO_Init+0x2d0>)
 80030dc:	4013      	ands	r3, r2
 80030de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d021      	beq.n	8003130 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80030ec:	4b0f      	ldr	r3, [pc, #60]	; (800312c <HAL_GPIO_Init+0x2d0>)
 80030ee:	68da      	ldr	r2, [r3, #12]
 80030f0:	490e      	ldr	r1, [pc, #56]	; (800312c <HAL_GPIO_Init+0x2d0>)
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	60cb      	str	r3, [r1, #12]
 80030f8:	e021      	b.n	800313e <HAL_GPIO_Init+0x2e2>
 80030fa:	bf00      	nop
 80030fc:	10320000 	.word	0x10320000
 8003100:	10310000 	.word	0x10310000
 8003104:	10220000 	.word	0x10220000
 8003108:	10210000 	.word	0x10210000
 800310c:	10120000 	.word	0x10120000
 8003110:	10110000 	.word	0x10110000
 8003114:	40021000 	.word	0x40021000
 8003118:	40010000 	.word	0x40010000
 800311c:	40010800 	.word	0x40010800
 8003120:	40010c00 	.word	0x40010c00
 8003124:	40011000 	.word	0x40011000
 8003128:	40011400 	.word	0x40011400
 800312c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003130:	4b0b      	ldr	r3, [pc, #44]	; (8003160 <HAL_GPIO_Init+0x304>)
 8003132:	68da      	ldr	r2, [r3, #12]
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	43db      	mvns	r3, r3
 8003138:	4909      	ldr	r1, [pc, #36]	; (8003160 <HAL_GPIO_Init+0x304>)
 800313a:	4013      	ands	r3, r2
 800313c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800313e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003140:	3301      	adds	r3, #1
 8003142:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314a:	fa22 f303 	lsr.w	r3, r2, r3
 800314e:	2b00      	cmp	r3, #0
 8003150:	f47f ae8e 	bne.w	8002e70 <HAL_GPIO_Init+0x14>
  }
}
 8003154:	bf00      	nop
 8003156:	bf00      	nop
 8003158:	372c      	adds	r7, #44	; 0x2c
 800315a:	46bd      	mov	sp, r7
 800315c:	bc80      	pop	{r7}
 800315e:	4770      	bx	lr
 8003160:	40010400 	.word	0x40010400

08003164 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	460b      	mov	r3, r1
 800316e:	807b      	strh	r3, [r7, #2]
 8003170:	4613      	mov	r3, r2
 8003172:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003174:	787b      	ldrb	r3, [r7, #1]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d003      	beq.n	8003182 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800317a:	887a      	ldrh	r2, [r7, #2]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003180:	e003      	b.n	800318a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003182:	887b      	ldrh	r3, [r7, #2]
 8003184:	041a      	lsls	r2, r3, #16
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	611a      	str	r2, [r3, #16]
}
 800318a:	bf00      	nop
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	bc80      	pop	{r7}
 8003192:	4770      	bx	lr

08003194 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	4603      	mov	r3, r0
 800319c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800319e:	4b08      	ldr	r3, [pc, #32]	; (80031c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031a0:	695a      	ldr	r2, [r3, #20]
 80031a2:	88fb      	ldrh	r3, [r7, #6]
 80031a4:	4013      	ands	r3, r2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d006      	beq.n	80031b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80031aa:	4a05      	ldr	r2, [pc, #20]	; (80031c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031ac:	88fb      	ldrh	r3, [r7, #6]
 80031ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80031b0:	88fb      	ldrh	r3, [r7, #6]
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7fe fd80 	bl	8001cb8 <HAL_GPIO_EXTI_Callback>
  }
}
 80031b8:	bf00      	nop
 80031ba:	3708      	adds	r7, #8
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	40010400 	.word	0x40010400

080031c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e12b      	b.n	800342e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d106      	bne.n	80031f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f7ff f850 	bl	8002290 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2224      	movs	r2, #36	; 0x24
 80031f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f022 0201 	bic.w	r2, r2, #1
 8003206:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003216:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003226:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003228:	f001 fba0 	bl	800496c <HAL_RCC_GetPCLK1Freq>
 800322c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	4a81      	ldr	r2, [pc, #516]	; (8003438 <HAL_I2C_Init+0x274>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d807      	bhi.n	8003248 <HAL_I2C_Init+0x84>
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	4a80      	ldr	r2, [pc, #512]	; (800343c <HAL_I2C_Init+0x278>)
 800323c:	4293      	cmp	r3, r2
 800323e:	bf94      	ite	ls
 8003240:	2301      	movls	r3, #1
 8003242:	2300      	movhi	r3, #0
 8003244:	b2db      	uxtb	r3, r3
 8003246:	e006      	b.n	8003256 <HAL_I2C_Init+0x92>
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	4a7d      	ldr	r2, [pc, #500]	; (8003440 <HAL_I2C_Init+0x27c>)
 800324c:	4293      	cmp	r3, r2
 800324e:	bf94      	ite	ls
 8003250:	2301      	movls	r3, #1
 8003252:	2300      	movhi	r3, #0
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e0e7      	b.n	800342e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	4a78      	ldr	r2, [pc, #480]	; (8003444 <HAL_I2C_Init+0x280>)
 8003262:	fba2 2303 	umull	r2, r3, r2, r3
 8003266:	0c9b      	lsrs	r3, r3, #18
 8003268:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68ba      	ldr	r2, [r7, #8]
 800327a:	430a      	orrs	r2, r1
 800327c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	6a1b      	ldr	r3, [r3, #32]
 8003284:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	4a6a      	ldr	r2, [pc, #424]	; (8003438 <HAL_I2C_Init+0x274>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d802      	bhi.n	8003298 <HAL_I2C_Init+0xd4>
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	3301      	adds	r3, #1
 8003296:	e009      	b.n	80032ac <HAL_I2C_Init+0xe8>
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800329e:	fb02 f303 	mul.w	r3, r2, r3
 80032a2:	4a69      	ldr	r2, [pc, #420]	; (8003448 <HAL_I2C_Init+0x284>)
 80032a4:	fba2 2303 	umull	r2, r3, r2, r3
 80032a8:	099b      	lsrs	r3, r3, #6
 80032aa:	3301      	adds	r3, #1
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	6812      	ldr	r2, [r2, #0]
 80032b0:	430b      	orrs	r3, r1
 80032b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	69db      	ldr	r3, [r3, #28]
 80032ba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80032be:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	495c      	ldr	r1, [pc, #368]	; (8003438 <HAL_I2C_Init+0x274>)
 80032c8:	428b      	cmp	r3, r1
 80032ca:	d819      	bhi.n	8003300 <HAL_I2C_Init+0x13c>
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	1e59      	subs	r1, r3, #1
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80032da:	1c59      	adds	r1, r3, #1
 80032dc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80032e0:	400b      	ands	r3, r1
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00a      	beq.n	80032fc <HAL_I2C_Init+0x138>
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	1e59      	subs	r1, r3, #1
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80032f4:	3301      	adds	r3, #1
 80032f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032fa:	e051      	b.n	80033a0 <HAL_I2C_Init+0x1dc>
 80032fc:	2304      	movs	r3, #4
 80032fe:	e04f      	b.n	80033a0 <HAL_I2C_Init+0x1dc>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d111      	bne.n	800332c <HAL_I2C_Init+0x168>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	1e58      	subs	r0, r3, #1
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6859      	ldr	r1, [r3, #4]
 8003310:	460b      	mov	r3, r1
 8003312:	005b      	lsls	r3, r3, #1
 8003314:	440b      	add	r3, r1
 8003316:	fbb0 f3f3 	udiv	r3, r0, r3
 800331a:	3301      	adds	r3, #1
 800331c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003320:	2b00      	cmp	r3, #0
 8003322:	bf0c      	ite	eq
 8003324:	2301      	moveq	r3, #1
 8003326:	2300      	movne	r3, #0
 8003328:	b2db      	uxtb	r3, r3
 800332a:	e012      	b.n	8003352 <HAL_I2C_Init+0x18e>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	1e58      	subs	r0, r3, #1
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6859      	ldr	r1, [r3, #4]
 8003334:	460b      	mov	r3, r1
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	440b      	add	r3, r1
 800333a:	0099      	lsls	r1, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003342:	3301      	adds	r3, #1
 8003344:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003348:	2b00      	cmp	r3, #0
 800334a:	bf0c      	ite	eq
 800334c:	2301      	moveq	r3, #1
 800334e:	2300      	movne	r3, #0
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b00      	cmp	r3, #0
 8003354:	d001      	beq.n	800335a <HAL_I2C_Init+0x196>
 8003356:	2301      	movs	r3, #1
 8003358:	e022      	b.n	80033a0 <HAL_I2C_Init+0x1dc>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d10e      	bne.n	8003380 <HAL_I2C_Init+0x1bc>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	1e58      	subs	r0, r3, #1
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6859      	ldr	r1, [r3, #4]
 800336a:	460b      	mov	r3, r1
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	440b      	add	r3, r1
 8003370:	fbb0 f3f3 	udiv	r3, r0, r3
 8003374:	3301      	adds	r3, #1
 8003376:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800337a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800337e:	e00f      	b.n	80033a0 <HAL_I2C_Init+0x1dc>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	1e58      	subs	r0, r3, #1
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6859      	ldr	r1, [r3, #4]
 8003388:	460b      	mov	r3, r1
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	440b      	add	r3, r1
 800338e:	0099      	lsls	r1, r3, #2
 8003390:	440b      	add	r3, r1
 8003392:	fbb0 f3f3 	udiv	r3, r0, r3
 8003396:	3301      	adds	r3, #1
 8003398:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800339c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80033a0:	6879      	ldr	r1, [r7, #4]
 80033a2:	6809      	ldr	r1, [r1, #0]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	69da      	ldr	r2, [r3, #28]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a1b      	ldr	r3, [r3, #32]
 80033ba:	431a      	orrs	r2, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	430a      	orrs	r2, r1
 80033c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80033ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	6911      	ldr	r1, [r2, #16]
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	68d2      	ldr	r2, [r2, #12]
 80033da:	4311      	orrs	r1, r2
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	6812      	ldr	r2, [r2, #0]
 80033e0:	430b      	orrs	r3, r1
 80033e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	695a      	ldr	r2, [r3, #20]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	699b      	ldr	r3, [r3, #24]
 80033f6:	431a      	orrs	r2, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	430a      	orrs	r2, r1
 80033fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f042 0201 	orr.w	r2, r2, #1
 800340e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2220      	movs	r2, #32
 800341a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3710      	adds	r7, #16
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	000186a0 	.word	0x000186a0
 800343c:	001e847f 	.word	0x001e847f
 8003440:	003d08ff 	.word	0x003d08ff
 8003444:	431bde83 	.word	0x431bde83
 8003448:	10624dd3 	.word	0x10624dd3

0800344c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b088      	sub	sp, #32
 8003450:	af02      	add	r7, sp, #8
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	4608      	mov	r0, r1
 8003456:	4611      	mov	r1, r2
 8003458:	461a      	mov	r2, r3
 800345a:	4603      	mov	r3, r0
 800345c:	817b      	strh	r3, [r7, #10]
 800345e:	460b      	mov	r3, r1
 8003460:	813b      	strh	r3, [r7, #8]
 8003462:	4613      	mov	r3, r2
 8003464:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003466:	f7ff f91b 	bl	80026a0 <HAL_GetTick>
 800346a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003472:	b2db      	uxtb	r3, r3
 8003474:	2b20      	cmp	r3, #32
 8003476:	f040 80d9 	bne.w	800362c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	9300      	str	r3, [sp, #0]
 800347e:	2319      	movs	r3, #25
 8003480:	2201      	movs	r2, #1
 8003482:	496d      	ldr	r1, [pc, #436]	; (8003638 <HAL_I2C_Mem_Write+0x1ec>)
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f000 fcc1 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d001      	beq.n	8003494 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003490:	2302      	movs	r3, #2
 8003492:	e0cc      	b.n	800362e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800349a:	2b01      	cmp	r3, #1
 800349c:	d101      	bne.n	80034a2 <HAL_I2C_Mem_Write+0x56>
 800349e:	2302      	movs	r3, #2
 80034a0:	e0c5      	b.n	800362e <HAL_I2C_Mem_Write+0x1e2>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2201      	movs	r2, #1
 80034a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0301 	and.w	r3, r3, #1
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d007      	beq.n	80034c8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0201 	orr.w	r2, r2, #1
 80034c6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034d6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2221      	movs	r2, #33	; 0x21
 80034dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2240      	movs	r2, #64	; 0x40
 80034e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2200      	movs	r2, #0
 80034ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6a3a      	ldr	r2, [r7, #32]
 80034f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80034f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034fe:	b29a      	uxth	r2, r3
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	4a4d      	ldr	r2, [pc, #308]	; (800363c <HAL_I2C_Mem_Write+0x1f0>)
 8003508:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800350a:	88f8      	ldrh	r0, [r7, #6]
 800350c:	893a      	ldrh	r2, [r7, #8]
 800350e:	8979      	ldrh	r1, [r7, #10]
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	9301      	str	r3, [sp, #4]
 8003514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003516:	9300      	str	r3, [sp, #0]
 8003518:	4603      	mov	r3, r0
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f000 faf8 	bl	8003b10 <I2C_RequestMemoryWrite>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d052      	beq.n	80035cc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e081      	b.n	800362e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	f000 fd42 	bl	8003fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00d      	beq.n	8003556 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353e:	2b04      	cmp	r3, #4
 8003540:	d107      	bne.n	8003552 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003550:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e06b      	b.n	800362e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355a:	781a      	ldrb	r2, [r3, #0]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003566:	1c5a      	adds	r2, r3, #1
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003570:	3b01      	subs	r3, #1
 8003572:	b29a      	uxth	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800357c:	b29b      	uxth	r3, r3
 800357e:	3b01      	subs	r3, #1
 8003580:	b29a      	uxth	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	f003 0304 	and.w	r3, r3, #4
 8003590:	2b04      	cmp	r3, #4
 8003592:	d11b      	bne.n	80035cc <HAL_I2C_Mem_Write+0x180>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003598:	2b00      	cmp	r3, #0
 800359a:	d017      	beq.n	80035cc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a0:	781a      	ldrb	r2, [r3, #0]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ac:	1c5a      	adds	r2, r3, #1
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035b6:	3b01      	subs	r3, #1
 80035b8:	b29a      	uxth	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	3b01      	subs	r3, #1
 80035c6:	b29a      	uxth	r2, r3
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d1aa      	bne.n	800352a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f000 fd2e 	bl	800403a <I2C_WaitOnBTFFlagUntilTimeout>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00d      	beq.n	8003600 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e8:	2b04      	cmp	r3, #4
 80035ea:	d107      	bne.n	80035fc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035fa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e016      	b.n	800362e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800360e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2220      	movs	r2, #32
 8003614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003628:	2300      	movs	r3, #0
 800362a:	e000      	b.n	800362e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800362c:	2302      	movs	r3, #2
  }
}
 800362e:	4618      	mov	r0, r3
 8003630:	3718      	adds	r7, #24
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	00100002 	.word	0x00100002
 800363c:	ffff0000 	.word	0xffff0000

08003640 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b08c      	sub	sp, #48	; 0x30
 8003644:	af02      	add	r7, sp, #8
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	4608      	mov	r0, r1
 800364a:	4611      	mov	r1, r2
 800364c:	461a      	mov	r2, r3
 800364e:	4603      	mov	r3, r0
 8003650:	817b      	strh	r3, [r7, #10]
 8003652:	460b      	mov	r3, r1
 8003654:	813b      	strh	r3, [r7, #8]
 8003656:	4613      	mov	r3, r2
 8003658:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800365a:	2300      	movs	r3, #0
 800365c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800365e:	f7ff f81f 	bl	80026a0 <HAL_GetTick>
 8003662:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b20      	cmp	r3, #32
 800366e:	f040 8244 	bne.w	8003afa <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	2319      	movs	r3, #25
 8003678:	2201      	movs	r2, #1
 800367a:	4982      	ldr	r1, [pc, #520]	; (8003884 <HAL_I2C_Mem_Read+0x244>)
 800367c:	68f8      	ldr	r0, [r7, #12]
 800367e:	f000 fbc5 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d001      	beq.n	800368c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003688:	2302      	movs	r3, #2
 800368a:	e237      	b.n	8003afc <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <HAL_I2C_Mem_Read+0x5a>
 8003696:	2302      	movs	r3, #2
 8003698:	e230      	b.n	8003afc <HAL_I2C_Mem_Read+0x4bc>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0301 	and.w	r3, r3, #1
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d007      	beq.n	80036c0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f042 0201 	orr.w	r2, r2, #1
 80036be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2222      	movs	r2, #34	; 0x22
 80036d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2240      	movs	r2, #64	; 0x40
 80036dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80036f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	4a62      	ldr	r2, [pc, #392]	; (8003888 <HAL_I2C_Mem_Read+0x248>)
 8003700:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003702:	88f8      	ldrh	r0, [r7, #6]
 8003704:	893a      	ldrh	r2, [r7, #8]
 8003706:	8979      	ldrh	r1, [r7, #10]
 8003708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370a:	9301      	str	r3, [sp, #4]
 800370c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	4603      	mov	r3, r0
 8003712:	68f8      	ldr	r0, [r7, #12]
 8003714:	f000 fa92 	bl	8003c3c <I2C_RequestMemoryRead>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e1ec      	b.n	8003afc <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003726:	2b00      	cmp	r3, #0
 8003728:	d113      	bne.n	8003752 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800372a:	2300      	movs	r3, #0
 800372c:	61fb      	str	r3, [r7, #28]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	695b      	ldr	r3, [r3, #20]
 8003734:	61fb      	str	r3, [r7, #28]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	699b      	ldr	r3, [r3, #24]
 800373c:	61fb      	str	r3, [r7, #28]
 800373e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	e1c0      	b.n	8003ad4 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003756:	2b01      	cmp	r3, #1
 8003758:	d11e      	bne.n	8003798 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003768:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800376a:	b672      	cpsid	i
}
 800376c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800376e:	2300      	movs	r3, #0
 8003770:	61bb      	str	r3, [r7, #24]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	695b      	ldr	r3, [r3, #20]
 8003778:	61bb      	str	r3, [r7, #24]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	699b      	ldr	r3, [r3, #24]
 8003780:	61bb      	str	r3, [r7, #24]
 8003782:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003792:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003794:	b662      	cpsie	i
}
 8003796:	e035      	b.n	8003804 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800379c:	2b02      	cmp	r3, #2
 800379e:	d11e      	bne.n	80037de <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037ae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80037b0:	b672      	cpsid	i
}
 80037b2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037b4:	2300      	movs	r3, #0
 80037b6:	617b      	str	r3, [r7, #20]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	617b      	str	r3, [r7, #20]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	617b      	str	r3, [r7, #20]
 80037c8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037d8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80037da:	b662      	cpsie	i
}
 80037dc:	e012      	b.n	8003804 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037ec:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037ee:	2300      	movs	r3, #0
 80037f0:	613b      	str	r3, [r7, #16]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	695b      	ldr	r3, [r3, #20]
 80037f8:	613b      	str	r3, [r7, #16]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	699b      	ldr	r3, [r3, #24]
 8003800:	613b      	str	r3, [r7, #16]
 8003802:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003804:	e166      	b.n	8003ad4 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800380a:	2b03      	cmp	r3, #3
 800380c:	f200 811f 	bhi.w	8003a4e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003814:	2b01      	cmp	r3, #1
 8003816:	d123      	bne.n	8003860 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003818:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800381a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800381c:	68f8      	ldr	r0, [r7, #12]
 800381e:	f000 fc4d 	bl	80040bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d001      	beq.n	800382c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e167      	b.n	8003afc <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	691a      	ldr	r2, [r3, #16]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003836:	b2d2      	uxtb	r2, r2
 8003838:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800383e:	1c5a      	adds	r2, r3, #1
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003848:	3b01      	subs	r3, #1
 800384a:	b29a      	uxth	r2, r3
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003854:	b29b      	uxth	r3, r3
 8003856:	3b01      	subs	r3, #1
 8003858:	b29a      	uxth	r2, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800385e:	e139      	b.n	8003ad4 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003864:	2b02      	cmp	r3, #2
 8003866:	d152      	bne.n	800390e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386a:	9300      	str	r3, [sp, #0]
 800386c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800386e:	2200      	movs	r2, #0
 8003870:	4906      	ldr	r1, [pc, #24]	; (800388c <HAL_I2C_Mem_Read+0x24c>)
 8003872:	68f8      	ldr	r0, [r7, #12]
 8003874:	f000 faca 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d008      	beq.n	8003890 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e13c      	b.n	8003afc <HAL_I2C_Mem_Read+0x4bc>
 8003882:	bf00      	nop
 8003884:	00100002 	.word	0x00100002
 8003888:	ffff0000 	.word	0xffff0000
 800388c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003890:	b672      	cpsid	i
}
 8003892:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	691a      	ldr	r2, [r3, #16]
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ae:	b2d2      	uxtb	r2, r2
 80038b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b6:	1c5a      	adds	r2, r3, #1
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	3b01      	subs	r3, #1
 80038d0:	b29a      	uxth	r2, r3
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80038d6:	b662      	cpsie	i
}
 80038d8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	691a      	ldr	r2, [r3, #16]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e4:	b2d2      	uxtb	r2, r2
 80038e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ec:	1c5a      	adds	r2, r3, #1
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f6:	3b01      	subs	r3, #1
 80038f8:	b29a      	uxth	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003902:	b29b      	uxth	r3, r3
 8003904:	3b01      	subs	r3, #1
 8003906:	b29a      	uxth	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800390c:	e0e2      	b.n	8003ad4 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800390e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003910:	9300      	str	r3, [sp, #0]
 8003912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003914:	2200      	movs	r2, #0
 8003916:	497b      	ldr	r1, [pc, #492]	; (8003b04 <HAL_I2C_Mem_Read+0x4c4>)
 8003918:	68f8      	ldr	r0, [r7, #12]
 800391a:	f000 fa77 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e0e9      	b.n	8003afc <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003936:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003938:	b672      	cpsid	i
}
 800393a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	691a      	ldr	r2, [r3, #16]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003946:	b2d2      	uxtb	r2, r2
 8003948:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394e:	1c5a      	adds	r2, r3, #1
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003958:	3b01      	subs	r3, #1
 800395a:	b29a      	uxth	r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003964:	b29b      	uxth	r3, r3
 8003966:	3b01      	subs	r3, #1
 8003968:	b29a      	uxth	r2, r3
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800396e:	4b66      	ldr	r3, [pc, #408]	; (8003b08 <HAL_I2C_Mem_Read+0x4c8>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	08db      	lsrs	r3, r3, #3
 8003974:	4a65      	ldr	r2, [pc, #404]	; (8003b0c <HAL_I2C_Mem_Read+0x4cc>)
 8003976:	fba2 2303 	umull	r2, r3, r2, r3
 800397a:	0a1a      	lsrs	r2, r3, #8
 800397c:	4613      	mov	r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	4413      	add	r3, r2
 8003982:	00da      	lsls	r2, r3, #3
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003988:	6a3b      	ldr	r3, [r7, #32]
 800398a:	3b01      	subs	r3, #1
 800398c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800398e:	6a3b      	ldr	r3, [r7, #32]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d118      	bne.n	80039c6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2220      	movs	r2, #32
 800399e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ae:	f043 0220 	orr.w	r2, r3, #32
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80039b6:	b662      	cpsie	i
}
 80039b8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2200      	movs	r2, #0
 80039be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e09a      	b.n	8003afc <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b04      	cmp	r3, #4
 80039d2:	d1d9      	bne.n	8003988 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	691a      	ldr	r2, [r3, #16]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ee:	b2d2      	uxtb	r2, r2
 80039f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f6:	1c5a      	adds	r2, r3, #1
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a00:	3b01      	subs	r3, #1
 8003a02:	b29a      	uxth	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	3b01      	subs	r3, #1
 8003a10:	b29a      	uxth	r2, r3
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003a16:	b662      	cpsie	i
}
 8003a18:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	691a      	ldr	r2, [r3, #16]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a24:	b2d2      	uxtb	r2, r2
 8003a26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2c:	1c5a      	adds	r2, r3, #1
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a36:	3b01      	subs	r3, #1
 8003a38:	b29a      	uxth	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	3b01      	subs	r3, #1
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a4c:	e042      	b.n	8003ad4 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a50:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	f000 fb32 	bl	80040bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d001      	beq.n	8003a62 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e04c      	b.n	8003afc <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	691a      	ldr	r2, [r3, #16]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a6c:	b2d2      	uxtb	r2, r2
 8003a6e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a74:	1c5a      	adds	r2, r3, #1
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	b29a      	uxth	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	f003 0304 	and.w	r3, r3, #4
 8003a9e:	2b04      	cmp	r3, #4
 8003aa0:	d118      	bne.n	8003ad4 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	691a      	ldr	r2, [r3, #16]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aac:	b2d2      	uxtb	r2, r2
 8003aae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab4:	1c5a      	adds	r2, r3, #1
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	b29a      	uxth	r2, r3
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	3b01      	subs	r3, #1
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	f47f ae94 	bne.w	8003806 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2220      	movs	r2, #32
 8003ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003af6:	2300      	movs	r3, #0
 8003af8:	e000      	b.n	8003afc <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8003afa:	2302      	movs	r3, #2
  }
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3728      	adds	r7, #40	; 0x28
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	00010004 	.word	0x00010004
 8003b08:	20000000 	.word	0x20000000
 8003b0c:	14f8b589 	.word	0x14f8b589

08003b10 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b088      	sub	sp, #32
 8003b14:	af02      	add	r7, sp, #8
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	4608      	mov	r0, r1
 8003b1a:	4611      	mov	r1, r2
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	4603      	mov	r3, r0
 8003b20:	817b      	strh	r3, [r7, #10]
 8003b22:	460b      	mov	r3, r1
 8003b24:	813b      	strh	r3, [r7, #8]
 8003b26:	4613      	mov	r3, r2
 8003b28:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b38:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3c:	9300      	str	r3, [sp, #0]
 8003b3e:	6a3b      	ldr	r3, [r7, #32]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f000 f960 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00d      	beq.n	8003b6e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b60:	d103      	bne.n	8003b6a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b68:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e05f      	b.n	8003c2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b6e:	897b      	ldrh	r3, [r7, #10]
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	461a      	mov	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b7c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b80:	6a3a      	ldr	r2, [r7, #32]
 8003b82:	492d      	ldr	r1, [pc, #180]	; (8003c38 <I2C_RequestMemoryWrite+0x128>)
 8003b84:	68f8      	ldr	r0, [r7, #12]
 8003b86:	f000 f998 	bl	8003eba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e04c      	b.n	8003c2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b94:	2300      	movs	r3, #0
 8003b96:	617b      	str	r3, [r7, #20]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	617b      	str	r3, [r7, #20]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	699b      	ldr	r3, [r3, #24]
 8003ba6:	617b      	str	r3, [r7, #20]
 8003ba8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003baa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bac:	6a39      	ldr	r1, [r7, #32]
 8003bae:	68f8      	ldr	r0, [r7, #12]
 8003bb0:	f000 fa02 	bl	8003fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00d      	beq.n	8003bd6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbe:	2b04      	cmp	r3, #4
 8003bc0:	d107      	bne.n	8003bd2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bd0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e02b      	b.n	8003c2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003bd6:	88fb      	ldrh	r3, [r7, #6]
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d105      	bne.n	8003be8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bdc:	893b      	ldrh	r3, [r7, #8]
 8003bde:	b2da      	uxtb	r2, r3
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	611a      	str	r2, [r3, #16]
 8003be6:	e021      	b.n	8003c2c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003be8:	893b      	ldrh	r3, [r7, #8]
 8003bea:	0a1b      	lsrs	r3, r3, #8
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	b2da      	uxtb	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bf8:	6a39      	ldr	r1, [r7, #32]
 8003bfa:	68f8      	ldr	r0, [r7, #12]
 8003bfc:	f000 f9dc 	bl	8003fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c00:	4603      	mov	r3, r0
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d00d      	beq.n	8003c22 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0a:	2b04      	cmp	r3, #4
 8003c0c:	d107      	bne.n	8003c1e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c1c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e005      	b.n	8003c2e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c22:	893b      	ldrh	r3, [r7, #8]
 8003c24:	b2da      	uxtb	r2, r3
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3718      	adds	r7, #24
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	00010002 	.word	0x00010002

08003c3c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b088      	sub	sp, #32
 8003c40:	af02      	add	r7, sp, #8
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	4608      	mov	r0, r1
 8003c46:	4611      	mov	r1, r2
 8003c48:	461a      	mov	r2, r3
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	817b      	strh	r3, [r7, #10]
 8003c4e:	460b      	mov	r3, r1
 8003c50:	813b      	strh	r3, [r7, #8]
 8003c52:	4613      	mov	r3, r2
 8003c54:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c64:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c74:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c78:	9300      	str	r3, [sp, #0]
 8003c7a:	6a3b      	ldr	r3, [r7, #32]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f000 f8c2 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d00d      	beq.n	8003caa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c9c:	d103      	bne.n	8003ca6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ca4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e0aa      	b.n	8003e00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003caa:	897b      	ldrh	r3, [r7, #10]
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	461a      	mov	r2, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003cb8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cbc:	6a3a      	ldr	r2, [r7, #32]
 8003cbe:	4952      	ldr	r1, [pc, #328]	; (8003e08 <I2C_RequestMemoryRead+0x1cc>)
 8003cc0:	68f8      	ldr	r0, [r7, #12]
 8003cc2:	f000 f8fa 	bl	8003eba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d001      	beq.n	8003cd0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e097      	b.n	8003e00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	617b      	str	r3, [r7, #20]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	617b      	str	r3, [r7, #20]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	617b      	str	r3, [r7, #20]
 8003ce4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ce6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ce8:	6a39      	ldr	r1, [r7, #32]
 8003cea:	68f8      	ldr	r0, [r7, #12]
 8003cec:	f000 f964 	bl	8003fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00d      	beq.n	8003d12 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfa:	2b04      	cmp	r3, #4
 8003cfc:	d107      	bne.n	8003d0e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d0c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e076      	b.n	8003e00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d12:	88fb      	ldrh	r3, [r7, #6]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d105      	bne.n	8003d24 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d18:	893b      	ldrh	r3, [r7, #8]
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	611a      	str	r2, [r3, #16]
 8003d22:	e021      	b.n	8003d68 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003d24:	893b      	ldrh	r3, [r7, #8]
 8003d26:	0a1b      	lsrs	r3, r3, #8
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	b2da      	uxtb	r2, r3
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d34:	6a39      	ldr	r1, [r7, #32]
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f000 f93e 	bl	8003fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00d      	beq.n	8003d5e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d46:	2b04      	cmp	r3, #4
 8003d48:	d107      	bne.n	8003d5a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d58:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e050      	b.n	8003e00 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d5e:	893b      	ldrh	r3, [r7, #8]
 8003d60:	b2da      	uxtb	r2, r3
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d6a:	6a39      	ldr	r1, [r7, #32]
 8003d6c:	68f8      	ldr	r0, [r7, #12]
 8003d6e:	f000 f923 	bl	8003fb8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d00d      	beq.n	8003d94 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7c:	2b04      	cmp	r3, #4
 8003d7e:	d107      	bne.n	8003d90 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d8e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e035      	b.n	8003e00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003da2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da6:	9300      	str	r3, [sp, #0]
 8003da8:	6a3b      	ldr	r3, [r7, #32]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f000 f82b 	bl	8003e0c <I2C_WaitOnFlagUntilTimeout>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d00d      	beq.n	8003dd8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dca:	d103      	bne.n	8003dd4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003dd2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e013      	b.n	8003e00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003dd8:	897b      	ldrh	r3, [r7, #10]
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	f043 0301 	orr.w	r3, r3, #1
 8003de0:	b2da      	uxtb	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dea:	6a3a      	ldr	r2, [r7, #32]
 8003dec:	4906      	ldr	r1, [pc, #24]	; (8003e08 <I2C_RequestMemoryRead+0x1cc>)
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f000 f863 	bl	8003eba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d001      	beq.n	8003dfe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e000      	b.n	8003e00 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3718      	adds	r7, #24
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	00010002 	.word	0x00010002

08003e0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	603b      	str	r3, [r7, #0]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e1c:	e025      	b.n	8003e6a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e24:	d021      	beq.n	8003e6a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e26:	f7fe fc3b 	bl	80026a0 <HAL_GetTick>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	683a      	ldr	r2, [r7, #0]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d302      	bcc.n	8003e3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d116      	bne.n	8003e6a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2220      	movs	r2, #32
 8003e46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e56:	f043 0220 	orr.w	r2, r3, #32
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e023      	b.n	8003eb2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	0c1b      	lsrs	r3, r3, #16
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d10d      	bne.n	8003e90 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	695b      	ldr	r3, [r3, #20]
 8003e7a:	43da      	mvns	r2, r3
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	bf0c      	ite	eq
 8003e86:	2301      	moveq	r3, #1
 8003e88:	2300      	movne	r3, #0
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	e00c      	b.n	8003eaa <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	43da      	mvns	r2, r3
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	bf0c      	ite	eq
 8003ea2:	2301      	moveq	r3, #1
 8003ea4:	2300      	movne	r3, #0
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	79fb      	ldrb	r3, [r7, #7]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d0b6      	beq.n	8003e1e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b084      	sub	sp, #16
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	60f8      	str	r0, [r7, #12]
 8003ec2:	60b9      	str	r1, [r7, #8]
 8003ec4:	607a      	str	r2, [r7, #4]
 8003ec6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ec8:	e051      	b.n	8003f6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	695b      	ldr	r3, [r3, #20]
 8003ed0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ed4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ed8:	d123      	bne.n	8003f22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ee8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ef2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2220      	movs	r2, #32
 8003efe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0e:	f043 0204 	orr.w	r2, r3, #4
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e046      	b.n	8003fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f28:	d021      	beq.n	8003f6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f2a:	f7fe fbb9 	bl	80026a0 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d302      	bcc.n	8003f40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d116      	bne.n	8003f6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5a:	f043 0220 	orr.w	r2, r3, #32
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e020      	b.n	8003fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	0c1b      	lsrs	r3, r3, #16
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d10c      	bne.n	8003f92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	43da      	mvns	r2, r3
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	4013      	ands	r3, r2
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	bf14      	ite	ne
 8003f8a:	2301      	movne	r3, #1
 8003f8c:	2300      	moveq	r3, #0
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	e00b      	b.n	8003faa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	699b      	ldr	r3, [r3, #24]
 8003f98:	43da      	mvns	r2, r3
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	bf14      	ite	ne
 8003fa4:	2301      	movne	r3, #1
 8003fa6:	2300      	moveq	r3, #0
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d18d      	bne.n	8003eca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003fae:	2300      	movs	r3, #0
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3710      	adds	r7, #16
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fc4:	e02d      	b.n	8004022 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003fc6:	68f8      	ldr	r0, [r7, #12]
 8003fc8:	f000 f8ce 	bl	8004168 <I2C_IsAcknowledgeFailed>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d001      	beq.n	8003fd6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e02d      	b.n	8004032 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fdc:	d021      	beq.n	8004022 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fde:	f7fe fb5f 	bl	80026a0 <HAL_GetTick>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	68ba      	ldr	r2, [r7, #8]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d302      	bcc.n	8003ff4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d116      	bne.n	8004022 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400e:	f043 0220 	orr.w	r2, r3, #32
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e007      	b.n	8004032 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	695b      	ldr	r3, [r3, #20]
 8004028:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800402c:	2b80      	cmp	r3, #128	; 0x80
 800402e:	d1ca      	bne.n	8003fc6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004030:	2300      	movs	r3, #0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3710      	adds	r7, #16
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}

0800403a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800403a:	b580      	push	{r7, lr}
 800403c:	b084      	sub	sp, #16
 800403e:	af00      	add	r7, sp, #0
 8004040:	60f8      	str	r0, [r7, #12]
 8004042:	60b9      	str	r1, [r7, #8]
 8004044:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004046:	e02d      	b.n	80040a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004048:	68f8      	ldr	r0, [r7, #12]
 800404a:	f000 f88d 	bl	8004168 <I2C_IsAcknowledgeFailed>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d001      	beq.n	8004058 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e02d      	b.n	80040b4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800405e:	d021      	beq.n	80040a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004060:	f7fe fb1e 	bl	80026a0 <HAL_GetTick>
 8004064:	4602      	mov	r2, r0
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	68ba      	ldr	r2, [r7, #8]
 800406c:	429a      	cmp	r2, r3
 800406e:	d302      	bcc.n	8004076 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d116      	bne.n	80040a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2200      	movs	r2, #0
 800407a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2220      	movs	r2, #32
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004090:	f043 0220 	orr.w	r2, r3, #32
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e007      	b.n	80040b4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	f003 0304 	and.w	r3, r3, #4
 80040ae:	2b04      	cmp	r3, #4
 80040b0:	d1ca      	bne.n	8004048 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3710      	adds	r7, #16
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80040c8:	e042      	b.n	8004150 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	695b      	ldr	r3, [r3, #20]
 80040d0:	f003 0310 	and.w	r3, r3, #16
 80040d4:	2b10      	cmp	r3, #16
 80040d6:	d119      	bne.n	800410c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f06f 0210 	mvn.w	r2, #16
 80040e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2220      	movs	r2, #32
 80040ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2200      	movs	r2, #0
 80040f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2200      	movs	r2, #0
 8004104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e029      	b.n	8004160 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800410c:	f7fe fac8 	bl	80026a0 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	68ba      	ldr	r2, [r7, #8]
 8004118:	429a      	cmp	r2, r3
 800411a:	d302      	bcc.n	8004122 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d116      	bne.n	8004150 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2200      	movs	r2, #0
 8004126:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2220      	movs	r2, #32
 800412c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2200      	movs	r2, #0
 8004134:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413c:	f043 0220 	orr.w	r2, r3, #32
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e007      	b.n	8004160 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	695b      	ldr	r3, [r3, #20]
 8004156:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800415a:	2b40      	cmp	r3, #64	; 0x40
 800415c:	d1b5      	bne.n	80040ca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800415e:	2300      	movs	r3, #0
}
 8004160:	4618      	mov	r0, r3
 8004162:	3710      	adds	r7, #16
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800417a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800417e:	d11b      	bne.n	80041b8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004188:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2220      	movs	r2, #32
 8004194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a4:	f043 0204 	orr.w	r2, r3, #4
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e000      	b.n	80041ba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	370c      	adds	r7, #12
 80041be:	46bd      	mov	sp, r7
 80041c0:	bc80      	pop	{r7}
 80041c2:	4770      	bx	lr

080041c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b086      	sub	sp, #24
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d101      	bne.n	80041d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e272      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0301 	and.w	r3, r3, #1
 80041de:	2b00      	cmp	r3, #0
 80041e0:	f000 8087 	beq.w	80042f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041e4:	4b92      	ldr	r3, [pc, #584]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f003 030c 	and.w	r3, r3, #12
 80041ec:	2b04      	cmp	r3, #4
 80041ee:	d00c      	beq.n	800420a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80041f0:	4b8f      	ldr	r3, [pc, #572]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f003 030c 	and.w	r3, r3, #12
 80041f8:	2b08      	cmp	r3, #8
 80041fa:	d112      	bne.n	8004222 <HAL_RCC_OscConfig+0x5e>
 80041fc:	4b8c      	ldr	r3, [pc, #560]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004204:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004208:	d10b      	bne.n	8004222 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800420a:	4b89      	ldr	r3, [pc, #548]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d06c      	beq.n	80042f0 <HAL_RCC_OscConfig+0x12c>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d168      	bne.n	80042f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e24c      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800422a:	d106      	bne.n	800423a <HAL_RCC_OscConfig+0x76>
 800422c:	4b80      	ldr	r3, [pc, #512]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a7f      	ldr	r2, [pc, #508]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004232:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004236:	6013      	str	r3, [r2, #0]
 8004238:	e02e      	b.n	8004298 <HAL_RCC_OscConfig+0xd4>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10c      	bne.n	800425c <HAL_RCC_OscConfig+0x98>
 8004242:	4b7b      	ldr	r3, [pc, #492]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a7a      	ldr	r2, [pc, #488]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004248:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800424c:	6013      	str	r3, [r2, #0]
 800424e:	4b78      	ldr	r3, [pc, #480]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a77      	ldr	r2, [pc, #476]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004254:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004258:	6013      	str	r3, [r2, #0]
 800425a:	e01d      	b.n	8004298 <HAL_RCC_OscConfig+0xd4>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004264:	d10c      	bne.n	8004280 <HAL_RCC_OscConfig+0xbc>
 8004266:	4b72      	ldr	r3, [pc, #456]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a71      	ldr	r2, [pc, #452]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 800426c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004270:	6013      	str	r3, [r2, #0]
 8004272:	4b6f      	ldr	r3, [pc, #444]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a6e      	ldr	r2, [pc, #440]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004278:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800427c:	6013      	str	r3, [r2, #0]
 800427e:	e00b      	b.n	8004298 <HAL_RCC_OscConfig+0xd4>
 8004280:	4b6b      	ldr	r3, [pc, #428]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a6a      	ldr	r2, [pc, #424]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004286:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800428a:	6013      	str	r3, [r2, #0]
 800428c:	4b68      	ldr	r3, [pc, #416]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a67      	ldr	r2, [pc, #412]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004292:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004296:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d013      	beq.n	80042c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042a0:	f7fe f9fe 	bl	80026a0 <HAL_GetTick>
 80042a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042a6:	e008      	b.n	80042ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042a8:	f7fe f9fa 	bl	80026a0 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	2b64      	cmp	r3, #100	; 0x64
 80042b4:	d901      	bls.n	80042ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80042b6:	2303      	movs	r3, #3
 80042b8:	e200      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ba:	4b5d      	ldr	r3, [pc, #372]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d0f0      	beq.n	80042a8 <HAL_RCC_OscConfig+0xe4>
 80042c6:	e014      	b.n	80042f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c8:	f7fe f9ea 	bl	80026a0 <HAL_GetTick>
 80042cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042ce:	e008      	b.n	80042e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042d0:	f7fe f9e6 	bl	80026a0 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	2b64      	cmp	r3, #100	; 0x64
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e1ec      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042e2:	4b53      	ldr	r3, [pc, #332]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d1f0      	bne.n	80042d0 <HAL_RCC_OscConfig+0x10c>
 80042ee:	e000      	b.n	80042f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d063      	beq.n	80043c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80042fe:	4b4c      	ldr	r3, [pc, #304]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f003 030c 	and.w	r3, r3, #12
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00b      	beq.n	8004322 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800430a:	4b49      	ldr	r3, [pc, #292]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	f003 030c 	and.w	r3, r3, #12
 8004312:	2b08      	cmp	r3, #8
 8004314:	d11c      	bne.n	8004350 <HAL_RCC_OscConfig+0x18c>
 8004316:	4b46      	ldr	r3, [pc, #280]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d116      	bne.n	8004350 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004322:	4b43      	ldr	r3, [pc, #268]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d005      	beq.n	800433a <HAL_RCC_OscConfig+0x176>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	691b      	ldr	r3, [r3, #16]
 8004332:	2b01      	cmp	r3, #1
 8004334:	d001      	beq.n	800433a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e1c0      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800433a:	4b3d      	ldr	r3, [pc, #244]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	00db      	lsls	r3, r3, #3
 8004348:	4939      	ldr	r1, [pc, #228]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 800434a:	4313      	orrs	r3, r2
 800434c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800434e:	e03a      	b.n	80043c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d020      	beq.n	800439a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004358:	4b36      	ldr	r3, [pc, #216]	; (8004434 <HAL_RCC_OscConfig+0x270>)
 800435a:	2201      	movs	r2, #1
 800435c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800435e:	f7fe f99f 	bl	80026a0 <HAL_GetTick>
 8004362:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004364:	e008      	b.n	8004378 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004366:	f7fe f99b 	bl	80026a0 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b02      	cmp	r3, #2
 8004372:	d901      	bls.n	8004378 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e1a1      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004378:	4b2d      	ldr	r3, [pc, #180]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0302 	and.w	r3, r3, #2
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0f0      	beq.n	8004366 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004384:	4b2a      	ldr	r3, [pc, #168]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	695b      	ldr	r3, [r3, #20]
 8004390:	00db      	lsls	r3, r3, #3
 8004392:	4927      	ldr	r1, [pc, #156]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 8004394:	4313      	orrs	r3, r2
 8004396:	600b      	str	r3, [r1, #0]
 8004398:	e015      	b.n	80043c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800439a:	4b26      	ldr	r3, [pc, #152]	; (8004434 <HAL_RCC_OscConfig+0x270>)
 800439c:	2200      	movs	r2, #0
 800439e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043a0:	f7fe f97e 	bl	80026a0 <HAL_GetTick>
 80043a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043a6:	e008      	b.n	80043ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043a8:	f7fe f97a 	bl	80026a0 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d901      	bls.n	80043ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e180      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043ba:	4b1d      	ldr	r3, [pc, #116]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d1f0      	bne.n	80043a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0308 	and.w	r3, r3, #8
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d03a      	beq.n	8004448 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d019      	beq.n	800440e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043da:	4b17      	ldr	r3, [pc, #92]	; (8004438 <HAL_RCC_OscConfig+0x274>)
 80043dc:	2201      	movs	r2, #1
 80043de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043e0:	f7fe f95e 	bl	80026a0 <HAL_GetTick>
 80043e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043e6:	e008      	b.n	80043fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043e8:	f7fe f95a 	bl	80026a0 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e160      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043fa:	4b0d      	ldr	r3, [pc, #52]	; (8004430 <HAL_RCC_OscConfig+0x26c>)
 80043fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d0f0      	beq.n	80043e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004406:	2001      	movs	r0, #1
 8004408:	f000 fb08 	bl	8004a1c <RCC_Delay>
 800440c:	e01c      	b.n	8004448 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800440e:	4b0a      	ldr	r3, [pc, #40]	; (8004438 <HAL_RCC_OscConfig+0x274>)
 8004410:	2200      	movs	r2, #0
 8004412:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004414:	f7fe f944 	bl	80026a0 <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800441a:	e00f      	b.n	800443c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800441c:	f7fe f940 	bl	80026a0 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b02      	cmp	r3, #2
 8004428:	d908      	bls.n	800443c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e146      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
 800442e:	bf00      	nop
 8004430:	40021000 	.word	0x40021000
 8004434:	42420000 	.word	0x42420000
 8004438:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800443c:	4b92      	ldr	r3, [pc, #584]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 800443e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b00      	cmp	r3, #0
 8004446:	d1e9      	bne.n	800441c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0304 	and.w	r3, r3, #4
 8004450:	2b00      	cmp	r3, #0
 8004452:	f000 80a6 	beq.w	80045a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004456:	2300      	movs	r3, #0
 8004458:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800445a:	4b8b      	ldr	r3, [pc, #556]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 800445c:	69db      	ldr	r3, [r3, #28]
 800445e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d10d      	bne.n	8004482 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004466:	4b88      	ldr	r3, [pc, #544]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 8004468:	69db      	ldr	r3, [r3, #28]
 800446a:	4a87      	ldr	r2, [pc, #540]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 800446c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004470:	61d3      	str	r3, [r2, #28]
 8004472:	4b85      	ldr	r3, [pc, #532]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 8004474:	69db      	ldr	r3, [r3, #28]
 8004476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800447a:	60bb      	str	r3, [r7, #8]
 800447c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800447e:	2301      	movs	r3, #1
 8004480:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004482:	4b82      	ldr	r3, [pc, #520]	; (800468c <HAL_RCC_OscConfig+0x4c8>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800448a:	2b00      	cmp	r3, #0
 800448c:	d118      	bne.n	80044c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800448e:	4b7f      	ldr	r3, [pc, #508]	; (800468c <HAL_RCC_OscConfig+0x4c8>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a7e      	ldr	r2, [pc, #504]	; (800468c <HAL_RCC_OscConfig+0x4c8>)
 8004494:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004498:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800449a:	f7fe f901 	bl	80026a0 <HAL_GetTick>
 800449e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044a0:	e008      	b.n	80044b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044a2:	f7fe f8fd 	bl	80026a0 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	2b64      	cmp	r3, #100	; 0x64
 80044ae:	d901      	bls.n	80044b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80044b0:	2303      	movs	r3, #3
 80044b2:	e103      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044b4:	4b75      	ldr	r3, [pc, #468]	; (800468c <HAL_RCC_OscConfig+0x4c8>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d0f0      	beq.n	80044a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d106      	bne.n	80044d6 <HAL_RCC_OscConfig+0x312>
 80044c8:	4b6f      	ldr	r3, [pc, #444]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 80044ca:	6a1b      	ldr	r3, [r3, #32]
 80044cc:	4a6e      	ldr	r2, [pc, #440]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 80044ce:	f043 0301 	orr.w	r3, r3, #1
 80044d2:	6213      	str	r3, [r2, #32]
 80044d4:	e02d      	b.n	8004532 <HAL_RCC_OscConfig+0x36e>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d10c      	bne.n	80044f8 <HAL_RCC_OscConfig+0x334>
 80044de:	4b6a      	ldr	r3, [pc, #424]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	4a69      	ldr	r2, [pc, #420]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 80044e4:	f023 0301 	bic.w	r3, r3, #1
 80044e8:	6213      	str	r3, [r2, #32]
 80044ea:	4b67      	ldr	r3, [pc, #412]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 80044ec:	6a1b      	ldr	r3, [r3, #32]
 80044ee:	4a66      	ldr	r2, [pc, #408]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 80044f0:	f023 0304 	bic.w	r3, r3, #4
 80044f4:	6213      	str	r3, [r2, #32]
 80044f6:	e01c      	b.n	8004532 <HAL_RCC_OscConfig+0x36e>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	2b05      	cmp	r3, #5
 80044fe:	d10c      	bne.n	800451a <HAL_RCC_OscConfig+0x356>
 8004500:	4b61      	ldr	r3, [pc, #388]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	4a60      	ldr	r2, [pc, #384]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 8004506:	f043 0304 	orr.w	r3, r3, #4
 800450a:	6213      	str	r3, [r2, #32]
 800450c:	4b5e      	ldr	r3, [pc, #376]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 800450e:	6a1b      	ldr	r3, [r3, #32]
 8004510:	4a5d      	ldr	r2, [pc, #372]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 8004512:	f043 0301 	orr.w	r3, r3, #1
 8004516:	6213      	str	r3, [r2, #32]
 8004518:	e00b      	b.n	8004532 <HAL_RCC_OscConfig+0x36e>
 800451a:	4b5b      	ldr	r3, [pc, #364]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 800451c:	6a1b      	ldr	r3, [r3, #32]
 800451e:	4a5a      	ldr	r2, [pc, #360]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 8004520:	f023 0301 	bic.w	r3, r3, #1
 8004524:	6213      	str	r3, [r2, #32]
 8004526:	4b58      	ldr	r3, [pc, #352]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 8004528:	6a1b      	ldr	r3, [r3, #32]
 800452a:	4a57      	ldr	r2, [pc, #348]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 800452c:	f023 0304 	bic.w	r3, r3, #4
 8004530:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d015      	beq.n	8004566 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800453a:	f7fe f8b1 	bl	80026a0 <HAL_GetTick>
 800453e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004540:	e00a      	b.n	8004558 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004542:	f7fe f8ad 	bl	80026a0 <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004550:	4293      	cmp	r3, r2
 8004552:	d901      	bls.n	8004558 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e0b1      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004558:	4b4b      	ldr	r3, [pc, #300]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 800455a:	6a1b      	ldr	r3, [r3, #32]
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d0ee      	beq.n	8004542 <HAL_RCC_OscConfig+0x37e>
 8004564:	e014      	b.n	8004590 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004566:	f7fe f89b 	bl	80026a0 <HAL_GetTick>
 800456a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800456c:	e00a      	b.n	8004584 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800456e:	f7fe f897 	bl	80026a0 <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	f241 3288 	movw	r2, #5000	; 0x1388
 800457c:	4293      	cmp	r3, r2
 800457e:	d901      	bls.n	8004584 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e09b      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004584:	4b40      	ldr	r3, [pc, #256]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 8004586:	6a1b      	ldr	r3, [r3, #32]
 8004588:	f003 0302 	and.w	r3, r3, #2
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1ee      	bne.n	800456e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004590:	7dfb      	ldrb	r3, [r7, #23]
 8004592:	2b01      	cmp	r3, #1
 8004594:	d105      	bne.n	80045a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004596:	4b3c      	ldr	r3, [pc, #240]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 8004598:	69db      	ldr	r3, [r3, #28]
 800459a:	4a3b      	ldr	r2, [pc, #236]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 800459c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	69db      	ldr	r3, [r3, #28]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f000 8087 	beq.w	80046ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045ac:	4b36      	ldr	r3, [pc, #216]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f003 030c 	and.w	r3, r3, #12
 80045b4:	2b08      	cmp	r3, #8
 80045b6:	d061      	beq.n	800467c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	69db      	ldr	r3, [r3, #28]
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d146      	bne.n	800464e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045c0:	4b33      	ldr	r3, [pc, #204]	; (8004690 <HAL_RCC_OscConfig+0x4cc>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c6:	f7fe f86b 	bl	80026a0 <HAL_GetTick>
 80045ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045cc:	e008      	b.n	80045e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045ce:	f7fe f867 	bl	80026a0 <HAL_GetTick>
 80045d2:	4602      	mov	r2, r0
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	1ad3      	subs	r3, r2, r3
 80045d8:	2b02      	cmp	r3, #2
 80045da:	d901      	bls.n	80045e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	e06d      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045e0:	4b29      	ldr	r3, [pc, #164]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1f0      	bne.n	80045ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a1b      	ldr	r3, [r3, #32]
 80045f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045f4:	d108      	bne.n	8004608 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80045f6:	4b24      	ldr	r3, [pc, #144]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	4921      	ldr	r1, [pc, #132]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 8004604:	4313      	orrs	r3, r2
 8004606:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004608:	4b1f      	ldr	r3, [pc, #124]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a19      	ldr	r1, [r3, #32]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004618:	430b      	orrs	r3, r1
 800461a:	491b      	ldr	r1, [pc, #108]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 800461c:	4313      	orrs	r3, r2
 800461e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004620:	4b1b      	ldr	r3, [pc, #108]	; (8004690 <HAL_RCC_OscConfig+0x4cc>)
 8004622:	2201      	movs	r2, #1
 8004624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004626:	f7fe f83b 	bl	80026a0 <HAL_GetTick>
 800462a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800462c:	e008      	b.n	8004640 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800462e:	f7fe f837 	bl	80026a0 <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	2b02      	cmp	r3, #2
 800463a:	d901      	bls.n	8004640 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800463c:	2303      	movs	r3, #3
 800463e:	e03d      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004640:	4b11      	ldr	r3, [pc, #68]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004648:	2b00      	cmp	r3, #0
 800464a:	d0f0      	beq.n	800462e <HAL_RCC_OscConfig+0x46a>
 800464c:	e035      	b.n	80046ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800464e:	4b10      	ldr	r3, [pc, #64]	; (8004690 <HAL_RCC_OscConfig+0x4cc>)
 8004650:	2200      	movs	r2, #0
 8004652:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004654:	f7fe f824 	bl	80026a0 <HAL_GetTick>
 8004658:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800465a:	e008      	b.n	800466e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800465c:	f7fe f820 	bl	80026a0 <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	2b02      	cmp	r3, #2
 8004668:	d901      	bls.n	800466e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e026      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800466e:	4b06      	ldr	r3, [pc, #24]	; (8004688 <HAL_RCC_OscConfig+0x4c4>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d1f0      	bne.n	800465c <HAL_RCC_OscConfig+0x498>
 800467a:	e01e      	b.n	80046ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	69db      	ldr	r3, [r3, #28]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d107      	bne.n	8004694 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e019      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
 8004688:	40021000 	.word	0x40021000
 800468c:	40007000 	.word	0x40007000
 8004690:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004694:	4b0b      	ldr	r3, [pc, #44]	; (80046c4 <HAL_RCC_OscConfig+0x500>)
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a1b      	ldr	r3, [r3, #32]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d106      	bne.n	80046b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d001      	beq.n	80046ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e000      	b.n	80046bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3718      	adds	r7, #24
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	40021000 	.word	0x40021000

080046c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d101      	bne.n	80046dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e0d0      	b.n	800487e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046dc:	4b6a      	ldr	r3, [pc, #424]	; (8004888 <HAL_RCC_ClockConfig+0x1c0>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0307 	and.w	r3, r3, #7
 80046e4:	683a      	ldr	r2, [r7, #0]
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d910      	bls.n	800470c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ea:	4b67      	ldr	r3, [pc, #412]	; (8004888 <HAL_RCC_ClockConfig+0x1c0>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f023 0207 	bic.w	r2, r3, #7
 80046f2:	4965      	ldr	r1, [pc, #404]	; (8004888 <HAL_RCC_ClockConfig+0x1c0>)
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046fa:	4b63      	ldr	r3, [pc, #396]	; (8004888 <HAL_RCC_ClockConfig+0x1c0>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0307 	and.w	r3, r3, #7
 8004702:	683a      	ldr	r2, [r7, #0]
 8004704:	429a      	cmp	r2, r3
 8004706:	d001      	beq.n	800470c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e0b8      	b.n	800487e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d020      	beq.n	800475a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 0304 	and.w	r3, r3, #4
 8004720:	2b00      	cmp	r3, #0
 8004722:	d005      	beq.n	8004730 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004724:	4b59      	ldr	r3, [pc, #356]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	4a58      	ldr	r2, [pc, #352]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 800472a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800472e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0308 	and.w	r3, r3, #8
 8004738:	2b00      	cmp	r3, #0
 800473a:	d005      	beq.n	8004748 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800473c:	4b53      	ldr	r3, [pc, #332]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	4a52      	ldr	r2, [pc, #328]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 8004742:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004746:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004748:	4b50      	ldr	r3, [pc, #320]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	494d      	ldr	r1, [pc, #308]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 8004756:	4313      	orrs	r3, r2
 8004758:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0301 	and.w	r3, r3, #1
 8004762:	2b00      	cmp	r3, #0
 8004764:	d040      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d107      	bne.n	800477e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800476e:	4b47      	ldr	r3, [pc, #284]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004776:	2b00      	cmp	r3, #0
 8004778:	d115      	bne.n	80047a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e07f      	b.n	800487e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	2b02      	cmp	r3, #2
 8004784:	d107      	bne.n	8004796 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004786:	4b41      	ldr	r3, [pc, #260]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d109      	bne.n	80047a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e073      	b.n	800487e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004796:	4b3d      	ldr	r3, [pc, #244]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d101      	bne.n	80047a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e06b      	b.n	800487e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047a6:	4b39      	ldr	r3, [pc, #228]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f023 0203 	bic.w	r2, r3, #3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	4936      	ldr	r1, [pc, #216]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047b8:	f7fd ff72 	bl	80026a0 <HAL_GetTick>
 80047bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047be:	e00a      	b.n	80047d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047c0:	f7fd ff6e 	bl	80026a0 <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d901      	bls.n	80047d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e053      	b.n	800487e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047d6:	4b2d      	ldr	r3, [pc, #180]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f003 020c 	and.w	r2, r3, #12
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d1eb      	bne.n	80047c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047e8:	4b27      	ldr	r3, [pc, #156]	; (8004888 <HAL_RCC_ClockConfig+0x1c0>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0307 	and.w	r3, r3, #7
 80047f0:	683a      	ldr	r2, [r7, #0]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d210      	bcs.n	8004818 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047f6:	4b24      	ldr	r3, [pc, #144]	; (8004888 <HAL_RCC_ClockConfig+0x1c0>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f023 0207 	bic.w	r2, r3, #7
 80047fe:	4922      	ldr	r1, [pc, #136]	; (8004888 <HAL_RCC_ClockConfig+0x1c0>)
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	4313      	orrs	r3, r2
 8004804:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004806:	4b20      	ldr	r3, [pc, #128]	; (8004888 <HAL_RCC_ClockConfig+0x1c0>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 0307 	and.w	r3, r3, #7
 800480e:	683a      	ldr	r2, [r7, #0]
 8004810:	429a      	cmp	r2, r3
 8004812:	d001      	beq.n	8004818 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e032      	b.n	800487e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0304 	and.w	r3, r3, #4
 8004820:	2b00      	cmp	r3, #0
 8004822:	d008      	beq.n	8004836 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004824:	4b19      	ldr	r3, [pc, #100]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	4916      	ldr	r1, [pc, #88]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 8004832:	4313      	orrs	r3, r2
 8004834:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0308 	and.w	r3, r3, #8
 800483e:	2b00      	cmp	r3, #0
 8004840:	d009      	beq.n	8004856 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004842:	4b12      	ldr	r3, [pc, #72]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	691b      	ldr	r3, [r3, #16]
 800484e:	00db      	lsls	r3, r3, #3
 8004850:	490e      	ldr	r1, [pc, #56]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 8004852:	4313      	orrs	r3, r2
 8004854:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004856:	f000 f821 	bl	800489c <HAL_RCC_GetSysClockFreq>
 800485a:	4602      	mov	r2, r0
 800485c:	4b0b      	ldr	r3, [pc, #44]	; (800488c <HAL_RCC_ClockConfig+0x1c4>)
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	091b      	lsrs	r3, r3, #4
 8004862:	f003 030f 	and.w	r3, r3, #15
 8004866:	490a      	ldr	r1, [pc, #40]	; (8004890 <HAL_RCC_ClockConfig+0x1c8>)
 8004868:	5ccb      	ldrb	r3, [r1, r3]
 800486a:	fa22 f303 	lsr.w	r3, r2, r3
 800486e:	4a09      	ldr	r2, [pc, #36]	; (8004894 <HAL_RCC_ClockConfig+0x1cc>)
 8004870:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004872:	4b09      	ldr	r3, [pc, #36]	; (8004898 <HAL_RCC_ClockConfig+0x1d0>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4618      	mov	r0, r3
 8004878:	f7fd fe10 	bl	800249c <HAL_InitTick>

  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3710      	adds	r7, #16
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	40022000 	.word	0x40022000
 800488c:	40021000 	.word	0x40021000
 8004890:	08009280 	.word	0x08009280
 8004894:	20000000 	.word	0x20000000
 8004898:	20000004 	.word	0x20000004

0800489c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800489c:	b490      	push	{r4, r7}
 800489e:	b08a      	sub	sp, #40	; 0x28
 80048a0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80048a2:	4b29      	ldr	r3, [pc, #164]	; (8004948 <HAL_RCC_GetSysClockFreq+0xac>)
 80048a4:	1d3c      	adds	r4, r7, #4
 80048a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80048a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80048ac:	f240 2301 	movw	r3, #513	; 0x201
 80048b0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80048b2:	2300      	movs	r3, #0
 80048b4:	61fb      	str	r3, [r7, #28]
 80048b6:	2300      	movs	r3, #0
 80048b8:	61bb      	str	r3, [r7, #24]
 80048ba:	2300      	movs	r3, #0
 80048bc:	627b      	str	r3, [r7, #36]	; 0x24
 80048be:	2300      	movs	r3, #0
 80048c0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80048c2:	2300      	movs	r3, #0
 80048c4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80048c6:	4b21      	ldr	r3, [pc, #132]	; (800494c <HAL_RCC_GetSysClockFreq+0xb0>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	f003 030c 	and.w	r3, r3, #12
 80048d2:	2b04      	cmp	r3, #4
 80048d4:	d002      	beq.n	80048dc <HAL_RCC_GetSysClockFreq+0x40>
 80048d6:	2b08      	cmp	r3, #8
 80048d8:	d003      	beq.n	80048e2 <HAL_RCC_GetSysClockFreq+0x46>
 80048da:	e02b      	b.n	8004934 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80048dc:	4b1c      	ldr	r3, [pc, #112]	; (8004950 <HAL_RCC_GetSysClockFreq+0xb4>)
 80048de:	623b      	str	r3, [r7, #32]
      break;
 80048e0:	e02b      	b.n	800493a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80048e2:	69fb      	ldr	r3, [r7, #28]
 80048e4:	0c9b      	lsrs	r3, r3, #18
 80048e6:	f003 030f 	and.w	r3, r3, #15
 80048ea:	3328      	adds	r3, #40	; 0x28
 80048ec:	443b      	add	r3, r7
 80048ee:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80048f2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048f4:	69fb      	ldr	r3, [r7, #28]
 80048f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d012      	beq.n	8004924 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80048fe:	4b13      	ldr	r3, [pc, #76]	; (800494c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	0c5b      	lsrs	r3, r3, #17
 8004904:	f003 0301 	and.w	r3, r3, #1
 8004908:	3328      	adds	r3, #40	; 0x28
 800490a:	443b      	add	r3, r7
 800490c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004910:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	4a0e      	ldr	r2, [pc, #56]	; (8004950 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004916:	fb03 f202 	mul.w	r2, r3, r2
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004920:	627b      	str	r3, [r7, #36]	; 0x24
 8004922:	e004      	b.n	800492e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	4a0b      	ldr	r2, [pc, #44]	; (8004954 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004928:	fb02 f303 	mul.w	r3, r2, r3
 800492c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800492e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004930:	623b      	str	r3, [r7, #32]
      break;
 8004932:	e002      	b.n	800493a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004934:	4b06      	ldr	r3, [pc, #24]	; (8004950 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004936:	623b      	str	r3, [r7, #32]
      break;
 8004938:	bf00      	nop
    }
  }
  return sysclockfreq;
 800493a:	6a3b      	ldr	r3, [r7, #32]
}
 800493c:	4618      	mov	r0, r3
 800493e:	3728      	adds	r7, #40	; 0x28
 8004940:	46bd      	mov	sp, r7
 8004942:	bc90      	pop	{r4, r7}
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	08009268 	.word	0x08009268
 800494c:	40021000 	.word	0x40021000
 8004950:	007a1200 	.word	0x007a1200
 8004954:	003d0900 	.word	0x003d0900

08004958 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004958:	b480      	push	{r7}
 800495a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800495c:	4b02      	ldr	r3, [pc, #8]	; (8004968 <HAL_RCC_GetHCLKFreq+0x10>)
 800495e:	681b      	ldr	r3, [r3, #0]
}
 8004960:	4618      	mov	r0, r3
 8004962:	46bd      	mov	sp, r7
 8004964:	bc80      	pop	{r7}
 8004966:	4770      	bx	lr
 8004968:	20000000 	.word	0x20000000

0800496c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004970:	f7ff fff2 	bl	8004958 <HAL_RCC_GetHCLKFreq>
 8004974:	4602      	mov	r2, r0
 8004976:	4b05      	ldr	r3, [pc, #20]	; (800498c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	0a1b      	lsrs	r3, r3, #8
 800497c:	f003 0307 	and.w	r3, r3, #7
 8004980:	4903      	ldr	r1, [pc, #12]	; (8004990 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004982:	5ccb      	ldrb	r3, [r1, r3]
 8004984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004988:	4618      	mov	r0, r3
 800498a:	bd80      	pop	{r7, pc}
 800498c:	40021000 	.word	0x40021000
 8004990:	08009290 	.word	0x08009290

08004994 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004998:	f7ff ffde 	bl	8004958 <HAL_RCC_GetHCLKFreq>
 800499c:	4602      	mov	r2, r0
 800499e:	4b05      	ldr	r3, [pc, #20]	; (80049b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	0adb      	lsrs	r3, r3, #11
 80049a4:	f003 0307 	and.w	r3, r3, #7
 80049a8:	4903      	ldr	r1, [pc, #12]	; (80049b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049aa:	5ccb      	ldrb	r3, [r1, r3]
 80049ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	40021000 	.word	0x40021000
 80049b8:	08009290 	.word	0x08009290

080049bc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	220f      	movs	r2, #15
 80049ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80049cc:	4b11      	ldr	r3, [pc, #68]	; (8004a14 <HAL_RCC_GetClockConfig+0x58>)
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f003 0203 	and.w	r2, r3, #3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80049d8:	4b0e      	ldr	r3, [pc, #56]	; (8004a14 <HAL_RCC_GetClockConfig+0x58>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80049e4:	4b0b      	ldr	r3, [pc, #44]	; (8004a14 <HAL_RCC_GetClockConfig+0x58>)
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80049f0:	4b08      	ldr	r3, [pc, #32]	; (8004a14 <HAL_RCC_GetClockConfig+0x58>)
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	08db      	lsrs	r3, r3, #3
 80049f6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80049fe:	4b06      	ldr	r3, [pc, #24]	; (8004a18 <HAL_RCC_GetClockConfig+0x5c>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 0207 	and.w	r2, r3, #7
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004a0a:	bf00      	nop
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bc80      	pop	{r7}
 8004a12:	4770      	bx	lr
 8004a14:	40021000 	.word	0x40021000
 8004a18:	40022000 	.word	0x40022000

08004a1c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b085      	sub	sp, #20
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004a24:	4b0a      	ldr	r3, [pc, #40]	; (8004a50 <RCC_Delay+0x34>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a0a      	ldr	r2, [pc, #40]	; (8004a54 <RCC_Delay+0x38>)
 8004a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a2e:	0a5b      	lsrs	r3, r3, #9
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	fb02 f303 	mul.w	r3, r2, r3
 8004a36:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004a38:	bf00      	nop
  }
  while (Delay --);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	1e5a      	subs	r2, r3, #1
 8004a3e:	60fa      	str	r2, [r7, #12]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d1f9      	bne.n	8004a38 <RCC_Delay+0x1c>
}
 8004a44:	bf00      	nop
 8004a46:	bf00      	nop
 8004a48:	3714      	adds	r7, #20
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bc80      	pop	{r7}
 8004a4e:	4770      	bx	lr
 8004a50:	20000000 	.word	0x20000000
 8004a54:	10624dd3 	.word	0x10624dd3

08004a58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e076      	b.n	8004b58 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d108      	bne.n	8004a84 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a7a:	d009      	beq.n	8004a90 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	61da      	str	r2, [r3, #28]
 8004a82:	e005      	b.n	8004a90 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d106      	bne.n	8004ab0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7fd fc2e 	bl	800230c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2202      	movs	r2, #2
 8004ab4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ac6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004ad8:	431a      	orrs	r2, r3
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ae2:	431a      	orrs	r2, r3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	f003 0302 	and.w	r3, r3, #2
 8004aec:	431a      	orrs	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	695b      	ldr	r3, [r3, #20]
 8004af2:	f003 0301 	and.w	r3, r3, #1
 8004af6:	431a      	orrs	r2, r3
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	699b      	ldr	r3, [r3, #24]
 8004afc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b00:	431a      	orrs	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	69db      	ldr	r3, [r3, #28]
 8004b06:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b0a:	431a      	orrs	r2, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b14:	ea42 0103 	orr.w	r1, r2, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b1c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	430a      	orrs	r2, r1
 8004b26:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	699b      	ldr	r3, [r3, #24]
 8004b2c:	0c1a      	lsrs	r2, r3, #16
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f002 0204 	and.w	r2, r2, #4
 8004b36:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	69da      	ldr	r2, [r3, #28]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b46:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2201      	movs	r2, #1
 8004b52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004b56:	2300      	movs	r3, #0
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3708      	adds	r7, #8
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b088      	sub	sp, #32
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	603b      	str	r3, [r7, #0]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b70:	2300      	movs	r3, #0
 8004b72:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d101      	bne.n	8004b82 <HAL_SPI_Transmit+0x22>
 8004b7e:	2302      	movs	r3, #2
 8004b80:	e126      	b.n	8004dd0 <HAL_SPI_Transmit+0x270>
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2201      	movs	r2, #1
 8004b86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b8a:	f7fd fd89 	bl	80026a0 <HAL_GetTick>
 8004b8e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004b90:	88fb      	ldrh	r3, [r7, #6]
 8004b92:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d002      	beq.n	8004ba6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004ba0:	2302      	movs	r3, #2
 8004ba2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004ba4:	e10b      	b.n	8004dbe <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d002      	beq.n	8004bb2 <HAL_SPI_Transmit+0x52>
 8004bac:	88fb      	ldrh	r3, [r7, #6]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d102      	bne.n	8004bb8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004bb6:	e102      	b.n	8004dbe <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2203      	movs	r2, #3
 8004bbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	68ba      	ldr	r2, [r7, #8]
 8004bca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	88fa      	ldrh	r2, [r7, #6]
 8004bd0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	88fa      	ldrh	r2, [r7, #6]
 8004bd6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bfe:	d10f      	bne.n	8004c20 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c1e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c2a:	2b40      	cmp	r3, #64	; 0x40
 8004c2c:	d007      	beq.n	8004c3e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c46:	d14b      	bne.n	8004ce0 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d002      	beq.n	8004c56 <HAL_SPI_Transmit+0xf6>
 8004c50:	8afb      	ldrh	r3, [r7, #22]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d13e      	bne.n	8004cd4 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c5a:	881a      	ldrh	r2, [r3, #0]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c66:	1c9a      	adds	r2, r3, #2
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	3b01      	subs	r3, #1
 8004c74:	b29a      	uxth	r2, r3
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004c7a:	e02b      	b.n	8004cd4 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d112      	bne.n	8004cb0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c8e:	881a      	ldrh	r2, [r3, #0]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9a:	1c9a      	adds	r2, r3, #2
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	b29a      	uxth	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	86da      	strh	r2, [r3, #54]	; 0x36
 8004cae:	e011      	b.n	8004cd4 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cb0:	f7fd fcf6 	bl	80026a0 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	683a      	ldr	r2, [r7, #0]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d803      	bhi.n	8004cc8 <HAL_SPI_Transmit+0x168>
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc6:	d102      	bne.n	8004cce <HAL_SPI_Transmit+0x16e>
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d102      	bne.n	8004cd4 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004cd2:	e074      	b.n	8004dbe <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d1ce      	bne.n	8004c7c <HAL_SPI_Transmit+0x11c>
 8004cde:	e04c      	b.n	8004d7a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d002      	beq.n	8004cee <HAL_SPI_Transmit+0x18e>
 8004ce8:	8afb      	ldrh	r3, [r7, #22]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d140      	bne.n	8004d70 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	330c      	adds	r3, #12
 8004cf8:	7812      	ldrb	r2, [r2, #0]
 8004cfa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d00:	1c5a      	adds	r2, r3, #1
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	3b01      	subs	r3, #1
 8004d0e:	b29a      	uxth	r2, r3
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004d14:	e02c      	b.n	8004d70 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f003 0302 	and.w	r3, r3, #2
 8004d20:	2b02      	cmp	r3, #2
 8004d22:	d113      	bne.n	8004d4c <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	330c      	adds	r3, #12
 8004d2e:	7812      	ldrb	r2, [r2, #0]
 8004d30:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d36:	1c5a      	adds	r2, r3, #1
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	3b01      	subs	r3, #1
 8004d44:	b29a      	uxth	r2, r3
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	86da      	strh	r2, [r3, #54]	; 0x36
 8004d4a:	e011      	b.n	8004d70 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d4c:	f7fd fca8 	bl	80026a0 <HAL_GetTick>
 8004d50:	4602      	mov	r2, r0
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	683a      	ldr	r2, [r7, #0]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d803      	bhi.n	8004d64 <HAL_SPI_Transmit+0x204>
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d62:	d102      	bne.n	8004d6a <HAL_SPI_Transmit+0x20a>
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d102      	bne.n	8004d70 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004d6e:	e026      	b.n	8004dbe <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d1cd      	bne.n	8004d16 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d7a:	69ba      	ldr	r2, [r7, #24]
 8004d7c:	6839      	ldr	r1, [r7, #0]
 8004d7e:	68f8      	ldr	r0, [r7, #12]
 8004d80:	f000 fbb8 	bl	80054f4 <SPI_EndRxTxTransaction>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d002      	beq.n	8004d90 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2220      	movs	r2, #32
 8004d8e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d10a      	bne.n	8004dae <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d98:	2300      	movs	r3, #0
 8004d9a:	613b      	str	r3, [r7, #16]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68db      	ldr	r3, [r3, #12]
 8004da2:	613b      	str	r3, [r7, #16]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	613b      	str	r3, [r7, #16]
 8004dac:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d002      	beq.n	8004dbc <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	77fb      	strb	r3, [r7, #31]
 8004dba:	e000      	b.n	8004dbe <HAL_SPI_Transmit+0x25e>
  }

error:
 8004dbc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004dce:	7ffb      	ldrb	r3, [r7, #31]
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3720      	adds	r7, #32
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b088      	sub	sp, #32
 8004ddc:	af02      	add	r7, sp, #8
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	603b      	str	r3, [r7, #0]
 8004de4:	4613      	mov	r3, r2
 8004de6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004de8:	2300      	movs	r3, #0
 8004dea:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004df4:	d112      	bne.n	8004e1c <HAL_SPI_Receive+0x44>
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d10e      	bne.n	8004e1c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2204      	movs	r2, #4
 8004e02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004e06:	88fa      	ldrh	r2, [r7, #6]
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	9300      	str	r3, [sp, #0]
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	68ba      	ldr	r2, [r7, #8]
 8004e10:	68b9      	ldr	r1, [r7, #8]
 8004e12:	68f8      	ldr	r0, [r7, #12]
 8004e14:	f000 f8f1 	bl	8004ffa <HAL_SPI_TransmitReceive>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	e0ea      	b.n	8004ff2 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d101      	bne.n	8004e2a <HAL_SPI_Receive+0x52>
 8004e26:	2302      	movs	r3, #2
 8004e28:	e0e3      	b.n	8004ff2 <HAL_SPI_Receive+0x21a>
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e32:	f7fd fc35 	bl	80026a0 <HAL_GetTick>
 8004e36:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d002      	beq.n	8004e4a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004e44:	2302      	movs	r3, #2
 8004e46:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e48:	e0ca      	b.n	8004fe0 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d002      	beq.n	8004e56 <HAL_SPI_Receive+0x7e>
 8004e50:	88fb      	ldrh	r3, [r7, #6]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d102      	bne.n	8004e5c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e5a:	e0c1      	b.n	8004fe0 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2204      	movs	r2, #4
 8004e60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2200      	movs	r2, #0
 8004e68:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	68ba      	ldr	r2, [r7, #8]
 8004e6e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	88fa      	ldrh	r2, [r7, #6]
 8004e74:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	88fa      	ldrh	r2, [r7, #6]
 8004e7a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2200      	movs	r2, #0
 8004e92:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ea2:	d10f      	bne.n	8004ec4 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004eb2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004ec2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ece:	2b40      	cmp	r3, #64	; 0x40
 8004ed0:	d007      	beq.n	8004ee2 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ee0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d162      	bne.n	8004fb0 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004eea:	e02e      	b.n	8004f4a <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d115      	bne.n	8004f26 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f103 020c 	add.w	r2, r3, #12
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f06:	7812      	ldrb	r2, [r2, #0]
 8004f08:	b2d2      	uxtb	r2, r2
 8004f0a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f10:	1c5a      	adds	r2, r3, #1
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	3b01      	subs	r3, #1
 8004f1e:	b29a      	uxth	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f24:	e011      	b.n	8004f4a <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f26:	f7fd fbbb 	bl	80026a0 <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	683a      	ldr	r2, [r7, #0]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d803      	bhi.n	8004f3e <HAL_SPI_Receive+0x166>
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f3c:	d102      	bne.n	8004f44 <HAL_SPI_Receive+0x16c>
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d102      	bne.n	8004f4a <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004f48:	e04a      	b.n	8004fe0 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1cb      	bne.n	8004eec <HAL_SPI_Receive+0x114>
 8004f54:	e031      	b.n	8004fba <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	f003 0301 	and.w	r3, r3, #1
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d113      	bne.n	8004f8c <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68da      	ldr	r2, [r3, #12]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f6e:	b292      	uxth	r2, r2
 8004f70:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f76:	1c9a      	adds	r2, r3, #2
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	3b01      	subs	r3, #1
 8004f84:	b29a      	uxth	r2, r3
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f8a:	e011      	b.n	8004fb0 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f8c:	f7fd fb88 	bl	80026a0 <HAL_GetTick>
 8004f90:	4602      	mov	r2, r0
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	683a      	ldr	r2, [r7, #0]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d803      	bhi.n	8004fa4 <HAL_SPI_Receive+0x1cc>
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa2:	d102      	bne.n	8004faa <HAL_SPI_Receive+0x1d2>
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d102      	bne.n	8004fb0 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004faa:	2303      	movs	r3, #3
 8004fac:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004fae:	e017      	b.n	8004fe0 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d1cd      	bne.n	8004f56 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fba:	693a      	ldr	r2, [r7, #16]
 8004fbc:	6839      	ldr	r1, [r7, #0]
 8004fbe:	68f8      	ldr	r0, [r7, #12]
 8004fc0:	f000 fa46 	bl	8005450 <SPI_EndRxTransaction>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d002      	beq.n	8004fd0 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2220      	movs	r2, #32
 8004fce:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d002      	beq.n	8004fde <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	75fb      	strb	r3, [r7, #23]
 8004fdc:	e000      	b.n	8004fe0 <HAL_SPI_Receive+0x208>
  }

error :
 8004fde:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ff0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3718      	adds	r7, #24
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}

08004ffa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004ffa:	b580      	push	{r7, lr}
 8004ffc:	b08c      	sub	sp, #48	; 0x30
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	60f8      	str	r0, [r7, #12]
 8005002:	60b9      	str	r1, [r7, #8]
 8005004:	607a      	str	r2, [r7, #4]
 8005006:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005008:	2301      	movs	r3, #1
 800500a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800500c:	2300      	movs	r3, #0
 800500e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005018:	2b01      	cmp	r3, #1
 800501a:	d101      	bne.n	8005020 <HAL_SPI_TransmitReceive+0x26>
 800501c:	2302      	movs	r3, #2
 800501e:	e18a      	b.n	8005336 <HAL_SPI_TransmitReceive+0x33c>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2201      	movs	r2, #1
 8005024:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005028:	f7fd fb3a 	bl	80026a0 <HAL_GetTick>
 800502c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005034:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800503e:	887b      	ldrh	r3, [r7, #2]
 8005040:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005042:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005046:	2b01      	cmp	r3, #1
 8005048:	d00f      	beq.n	800506a <HAL_SPI_TransmitReceive+0x70>
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005050:	d107      	bne.n	8005062 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d103      	bne.n	8005062 <HAL_SPI_TransmitReceive+0x68>
 800505a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800505e:	2b04      	cmp	r3, #4
 8005060:	d003      	beq.n	800506a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005062:	2302      	movs	r3, #2
 8005064:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005068:	e15b      	b.n	8005322 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d005      	beq.n	800507c <HAL_SPI_TransmitReceive+0x82>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d002      	beq.n	800507c <HAL_SPI_TransmitReceive+0x82>
 8005076:	887b      	ldrh	r3, [r7, #2]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d103      	bne.n	8005084 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005082:	e14e      	b.n	8005322 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800508a:	b2db      	uxtb	r3, r3
 800508c:	2b04      	cmp	r3, #4
 800508e:	d003      	beq.n	8005098 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2205      	movs	r2, #5
 8005094:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	887a      	ldrh	r2, [r7, #2]
 80050a8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	887a      	ldrh	r2, [r7, #2]
 80050ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	68ba      	ldr	r2, [r7, #8]
 80050b4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	887a      	ldrh	r2, [r7, #2]
 80050ba:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	887a      	ldrh	r2, [r7, #2]
 80050c0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2200      	movs	r2, #0
 80050cc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d8:	2b40      	cmp	r3, #64	; 0x40
 80050da:	d007      	beq.n	80050ec <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050f4:	d178      	bne.n	80051e8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d002      	beq.n	8005104 <HAL_SPI_TransmitReceive+0x10a>
 80050fe:	8b7b      	ldrh	r3, [r7, #26]
 8005100:	2b01      	cmp	r3, #1
 8005102:	d166      	bne.n	80051d2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005108:	881a      	ldrh	r2, [r3, #0]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005114:	1c9a      	adds	r2, r3, #2
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800511e:	b29b      	uxth	r3, r3
 8005120:	3b01      	subs	r3, #1
 8005122:	b29a      	uxth	r2, r3
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005128:	e053      	b.n	80051d2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f003 0302 	and.w	r3, r3, #2
 8005134:	2b02      	cmp	r3, #2
 8005136:	d11b      	bne.n	8005170 <HAL_SPI_TransmitReceive+0x176>
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800513c:	b29b      	uxth	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d016      	beq.n	8005170 <HAL_SPI_TransmitReceive+0x176>
 8005142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005144:	2b01      	cmp	r3, #1
 8005146:	d113      	bne.n	8005170 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800514c:	881a      	ldrh	r2, [r3, #0]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005158:	1c9a      	adds	r2, r3, #2
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005162:	b29b      	uxth	r3, r3
 8005164:	3b01      	subs	r3, #1
 8005166:	b29a      	uxth	r2, r3
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800516c:	2300      	movs	r3, #0
 800516e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b01      	cmp	r3, #1
 800517c:	d119      	bne.n	80051b2 <HAL_SPI_TransmitReceive+0x1b8>
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005182:	b29b      	uxth	r3, r3
 8005184:	2b00      	cmp	r3, #0
 8005186:	d014      	beq.n	80051b2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	68da      	ldr	r2, [r3, #12]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005192:	b292      	uxth	r2, r2
 8005194:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800519a:	1c9a      	adds	r2, r3, #2
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	3b01      	subs	r3, #1
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051ae:	2301      	movs	r3, #1
 80051b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80051b2:	f7fd fa75 	bl	80026a0 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051be:	429a      	cmp	r2, r3
 80051c0:	d807      	bhi.n	80051d2 <HAL_SPI_TransmitReceive+0x1d8>
 80051c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051c8:	d003      	beq.n	80051d2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80051d0:	e0a7      	b.n	8005322 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d1a6      	bne.n	800512a <HAL_SPI_TransmitReceive+0x130>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d1a1      	bne.n	800512a <HAL_SPI_TransmitReceive+0x130>
 80051e6:	e07c      	b.n	80052e2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d002      	beq.n	80051f6 <HAL_SPI_TransmitReceive+0x1fc>
 80051f0:	8b7b      	ldrh	r3, [r7, #26]
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d16b      	bne.n	80052ce <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	330c      	adds	r3, #12
 8005200:	7812      	ldrb	r2, [r2, #0]
 8005202:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005208:	1c5a      	adds	r2, r3, #1
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005212:	b29b      	uxth	r3, r3
 8005214:	3b01      	subs	r3, #1
 8005216:	b29a      	uxth	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800521c:	e057      	b.n	80052ce <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	f003 0302 	and.w	r3, r3, #2
 8005228:	2b02      	cmp	r3, #2
 800522a:	d11c      	bne.n	8005266 <HAL_SPI_TransmitReceive+0x26c>
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005230:	b29b      	uxth	r3, r3
 8005232:	2b00      	cmp	r3, #0
 8005234:	d017      	beq.n	8005266 <HAL_SPI_TransmitReceive+0x26c>
 8005236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005238:	2b01      	cmp	r3, #1
 800523a:	d114      	bne.n	8005266 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	330c      	adds	r3, #12
 8005246:	7812      	ldrb	r2, [r2, #0]
 8005248:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800524e:	1c5a      	adds	r2, r3, #1
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005258:	b29b      	uxth	r3, r3
 800525a:	3b01      	subs	r3, #1
 800525c:	b29a      	uxth	r2, r3
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005262:	2300      	movs	r3, #0
 8005264:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	f003 0301 	and.w	r3, r3, #1
 8005270:	2b01      	cmp	r3, #1
 8005272:	d119      	bne.n	80052a8 <HAL_SPI_TransmitReceive+0x2ae>
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005278:	b29b      	uxth	r3, r3
 800527a:	2b00      	cmp	r3, #0
 800527c:	d014      	beq.n	80052a8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68da      	ldr	r2, [r3, #12]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005288:	b2d2      	uxtb	r2, r2
 800528a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005290:	1c5a      	adds	r2, r3, #1
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800529a:	b29b      	uxth	r3, r3
 800529c:	3b01      	subs	r3, #1
 800529e:	b29a      	uxth	r2, r3
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052a4:	2301      	movs	r3, #1
 80052a6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80052a8:	f7fd f9fa 	bl	80026a0 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d803      	bhi.n	80052c0 <HAL_SPI_TransmitReceive+0x2c6>
 80052b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052be:	d102      	bne.n	80052c6 <HAL_SPI_TransmitReceive+0x2cc>
 80052c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d103      	bne.n	80052ce <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80052c6:	2303      	movs	r3, #3
 80052c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80052cc:	e029      	b.n	8005322 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d1a2      	bne.n	800521e <HAL_SPI_TransmitReceive+0x224>
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052dc:	b29b      	uxth	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d19d      	bne.n	800521e <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f000 f904 	bl	80054f4 <SPI_EndRxTxTransaction>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d006      	beq.n	8005300 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2220      	movs	r2, #32
 80052fc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80052fe:	e010      	b.n	8005322 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d10b      	bne.n	8005320 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005308:	2300      	movs	r3, #0
 800530a:	617b      	str	r3, [r7, #20]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	617b      	str	r3, [r7, #20]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	617b      	str	r3, [r7, #20]
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	e000      	b.n	8005322 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005320:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2201      	movs	r2, #1
 8005326:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005332:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005336:	4618      	mov	r0, r3
 8005338:	3730      	adds	r7, #48	; 0x30
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
	...

08005340 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b088      	sub	sp, #32
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	603b      	str	r3, [r7, #0]
 800534c:	4613      	mov	r3, r2
 800534e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005350:	f7fd f9a6 	bl	80026a0 <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005358:	1a9b      	subs	r3, r3, r2
 800535a:	683a      	ldr	r2, [r7, #0]
 800535c:	4413      	add	r3, r2
 800535e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005360:	f7fd f99e 	bl	80026a0 <HAL_GetTick>
 8005364:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005366:	4b39      	ldr	r3, [pc, #228]	; (800544c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	015b      	lsls	r3, r3, #5
 800536c:	0d1b      	lsrs	r3, r3, #20
 800536e:	69fa      	ldr	r2, [r7, #28]
 8005370:	fb02 f303 	mul.w	r3, r2, r3
 8005374:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005376:	e054      	b.n	8005422 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800537e:	d050      	beq.n	8005422 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005380:	f7fd f98e 	bl	80026a0 <HAL_GetTick>
 8005384:	4602      	mov	r2, r0
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	69fa      	ldr	r2, [r7, #28]
 800538c:	429a      	cmp	r2, r3
 800538e:	d902      	bls.n	8005396 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d13d      	bne.n	8005412 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80053a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053ae:	d111      	bne.n	80053d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053b8:	d004      	beq.n	80053c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053c2:	d107      	bne.n	80053d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053dc:	d10f      	bne.n	80053fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2201      	movs	r2, #1
 8005402:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	e017      	b.n	8005442 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d101      	bne.n	800541c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005418:	2300      	movs	r3, #0
 800541a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	3b01      	subs	r3, #1
 8005420:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	689a      	ldr	r2, [r3, #8]
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	4013      	ands	r3, r2
 800542c:	68ba      	ldr	r2, [r7, #8]
 800542e:	429a      	cmp	r2, r3
 8005430:	bf0c      	ite	eq
 8005432:	2301      	moveq	r3, #1
 8005434:	2300      	movne	r3, #0
 8005436:	b2db      	uxtb	r3, r3
 8005438:	461a      	mov	r2, r3
 800543a:	79fb      	ldrb	r3, [r7, #7]
 800543c:	429a      	cmp	r2, r3
 800543e:	d19b      	bne.n	8005378 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3720      	adds	r7, #32
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	20000000 	.word	0x20000000

08005450 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b086      	sub	sp, #24
 8005454:	af02      	add	r7, sp, #8
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005464:	d111      	bne.n	800548a <SPI_EndRxTransaction+0x3a>
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800546e:	d004      	beq.n	800547a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005478:	d107      	bne.n	800548a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005488:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005492:	d117      	bne.n	80054c4 <SPI_EndRxTransaction+0x74>
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800549c:	d112      	bne.n	80054c4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	9300      	str	r3, [sp, #0]
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	2200      	movs	r2, #0
 80054a6:	2101      	movs	r1, #1
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f7ff ff49 	bl	8005340 <SPI_WaitFlagStateUntilTimeout>
 80054ae:	4603      	mov	r3, r0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d01a      	beq.n	80054ea <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054b8:	f043 0220 	orr.w	r2, r3, #32
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e013      	b.n	80054ec <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	9300      	str	r3, [sp, #0]
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	2200      	movs	r2, #0
 80054cc:	2180      	movs	r1, #128	; 0x80
 80054ce:	68f8      	ldr	r0, [r7, #12]
 80054d0:	f7ff ff36 	bl	8005340 <SPI_WaitFlagStateUntilTimeout>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d007      	beq.n	80054ea <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054de:	f043 0220 	orr.w	r2, r3, #32
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80054e6:	2303      	movs	r3, #3
 80054e8:	e000      	b.n	80054ec <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80054ea:	2300      	movs	r3, #0
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3710      	adds	r7, #16
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b086      	sub	sp, #24
 80054f8:	af02      	add	r7, sp, #8
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	60b9      	str	r1, [r7, #8]
 80054fe:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	9300      	str	r3, [sp, #0]
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	2200      	movs	r2, #0
 8005508:	2180      	movs	r1, #128	; 0x80
 800550a:	68f8      	ldr	r0, [r7, #12]
 800550c:	f7ff ff18 	bl	8005340 <SPI_WaitFlagStateUntilTimeout>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d007      	beq.n	8005526 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800551a:	f043 0220 	orr.w	r2, r3, #32
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005522:	2303      	movs	r3, #3
 8005524:	e000      	b.n	8005528 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005526:	2300      	movs	r3, #0
}
 8005528:	4618      	mov	r0, r3
 800552a:	3710      	adds	r7, #16
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}

08005530 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e041      	b.n	80055c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005548:	b2db      	uxtb	r3, r3
 800554a:	2b00      	cmp	r3, #0
 800554c:	d106      	bne.n	800555c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f839 	bl	80055ce <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2202      	movs	r2, #2
 8005560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	3304      	adds	r3, #4
 800556c:	4619      	mov	r1, r3
 800556e:	4610      	mov	r0, r2
 8005570:	f000 f9b4 	bl	80058dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3708      	adds	r7, #8
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}

080055ce <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80055ce:	b480      	push	{r7}
 80055d0:	b083      	sub	sp, #12
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80055d6:	bf00      	nop
 80055d8:	370c      	adds	r7, #12
 80055da:	46bd      	mov	sp, r7
 80055dc:	bc80      	pop	{r7}
 80055de:	4770      	bx	lr

080055e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b085      	sub	sp, #20
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d001      	beq.n	80055f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	e03a      	b.n	800566e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2202      	movs	r2, #2
 80055fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68da      	ldr	r2, [r3, #12]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f042 0201 	orr.w	r2, r2, #1
 800560e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a18      	ldr	r2, [pc, #96]	; (8005678 <HAL_TIM_Base_Start_IT+0x98>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d00e      	beq.n	8005638 <HAL_TIM_Base_Start_IT+0x58>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005622:	d009      	beq.n	8005638 <HAL_TIM_Base_Start_IT+0x58>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a14      	ldr	r2, [pc, #80]	; (800567c <HAL_TIM_Base_Start_IT+0x9c>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d004      	beq.n	8005638 <HAL_TIM_Base_Start_IT+0x58>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a13      	ldr	r2, [pc, #76]	; (8005680 <HAL_TIM_Base_Start_IT+0xa0>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d111      	bne.n	800565c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	f003 0307 	and.w	r3, r3, #7
 8005642:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2b06      	cmp	r3, #6
 8005648:	d010      	beq.n	800566c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f042 0201 	orr.w	r2, r2, #1
 8005658:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800565a:	e007      	b.n	800566c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f042 0201 	orr.w	r2, r2, #1
 800566a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800566c:	2300      	movs	r3, #0
}
 800566e:	4618      	mov	r0, r3
 8005670:	3714      	adds	r7, #20
 8005672:	46bd      	mov	sp, r7
 8005674:	bc80      	pop	{r7}
 8005676:	4770      	bx	lr
 8005678:	40012c00 	.word	0x40012c00
 800567c:	40000400 	.word	0x40000400
 8005680:	40000800 	.word	0x40000800

08005684 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	f003 0302 	and.w	r3, r3, #2
 8005696:	2b02      	cmp	r3, #2
 8005698:	d122      	bne.n	80056e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	f003 0302 	and.w	r3, r3, #2
 80056a4:	2b02      	cmp	r3, #2
 80056a6:	d11b      	bne.n	80056e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f06f 0202 	mvn.w	r2, #2
 80056b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2201      	movs	r2, #1
 80056b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	699b      	ldr	r3, [r3, #24]
 80056be:	f003 0303 	and.w	r3, r3, #3
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d003      	beq.n	80056ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 f8ed 	bl	80058a6 <HAL_TIM_IC_CaptureCallback>
 80056cc:	e005      	b.n	80056da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 f8e0 	bl	8005894 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f000 f8ef 	bl	80058b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2200      	movs	r2, #0
 80056de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	691b      	ldr	r3, [r3, #16]
 80056e6:	f003 0304 	and.w	r3, r3, #4
 80056ea:	2b04      	cmp	r3, #4
 80056ec:	d122      	bne.n	8005734 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	f003 0304 	and.w	r3, r3, #4
 80056f8:	2b04      	cmp	r3, #4
 80056fa:	d11b      	bne.n	8005734 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f06f 0204 	mvn.w	r2, #4
 8005704:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2202      	movs	r2, #2
 800570a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	699b      	ldr	r3, [r3, #24]
 8005712:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005716:	2b00      	cmp	r3, #0
 8005718:	d003      	beq.n	8005722 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f000 f8c3 	bl	80058a6 <HAL_TIM_IC_CaptureCallback>
 8005720:	e005      	b.n	800572e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f8b6 	bl	8005894 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 f8c5 	bl	80058b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	f003 0308 	and.w	r3, r3, #8
 800573e:	2b08      	cmp	r3, #8
 8005740:	d122      	bne.n	8005788 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	f003 0308 	and.w	r3, r3, #8
 800574c:	2b08      	cmp	r3, #8
 800574e:	d11b      	bne.n	8005788 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f06f 0208 	mvn.w	r2, #8
 8005758:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2204      	movs	r2, #4
 800575e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	69db      	ldr	r3, [r3, #28]
 8005766:	f003 0303 	and.w	r3, r3, #3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f899 	bl	80058a6 <HAL_TIM_IC_CaptureCallback>
 8005774:	e005      	b.n	8005782 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f000 f88c 	bl	8005894 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f000 f89b 	bl	80058b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	f003 0310 	and.w	r3, r3, #16
 8005792:	2b10      	cmp	r3, #16
 8005794:	d122      	bne.n	80057dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	f003 0310 	and.w	r3, r3, #16
 80057a0:	2b10      	cmp	r3, #16
 80057a2:	d11b      	bne.n	80057dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f06f 0210 	mvn.w	r2, #16
 80057ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2208      	movs	r2, #8
 80057b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	69db      	ldr	r3, [r3, #28]
 80057ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d003      	beq.n	80057ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 f86f 	bl	80058a6 <HAL_TIM_IC_CaptureCallback>
 80057c8:	e005      	b.n	80057d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 f862 	bl	8005894 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f000 f871 	bl	80058b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	f003 0301 	and.w	r3, r3, #1
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d10e      	bne.n	8005808 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	f003 0301 	and.w	r3, r3, #1
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d107      	bne.n	8005808 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f06f 0201 	mvn.w	r2, #1
 8005800:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f7fc fcf4 	bl	80021f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	691b      	ldr	r3, [r3, #16]
 800580e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005812:	2b80      	cmp	r3, #128	; 0x80
 8005814:	d10e      	bne.n	8005834 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005820:	2b80      	cmp	r3, #128	; 0x80
 8005822:	d107      	bne.n	8005834 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800582c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 f8bf 	bl	80059b2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800583e:	2b40      	cmp	r3, #64	; 0x40
 8005840:	d10e      	bne.n	8005860 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800584c:	2b40      	cmp	r3, #64	; 0x40
 800584e:	d107      	bne.n	8005860 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005858:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f000 f835 	bl	80058ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	f003 0320 	and.w	r3, r3, #32
 800586a:	2b20      	cmp	r3, #32
 800586c:	d10e      	bne.n	800588c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68db      	ldr	r3, [r3, #12]
 8005874:	f003 0320 	and.w	r3, r3, #32
 8005878:	2b20      	cmp	r3, #32
 800587a:	d107      	bne.n	800588c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f06f 0220 	mvn.w	r2, #32
 8005884:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 f88a 	bl	80059a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800588c:	bf00      	nop
 800588e:	3708      	adds	r7, #8
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800589c:	bf00      	nop
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bc80      	pop	{r7}
 80058a4:	4770      	bx	lr

080058a6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80058a6:	b480      	push	{r7}
 80058a8:	b083      	sub	sp, #12
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80058ae:	bf00      	nop
 80058b0:	370c      	adds	r7, #12
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bc80      	pop	{r7}
 80058b6:	4770      	bx	lr

080058b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b083      	sub	sp, #12
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058c0:	bf00      	nop
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bc80      	pop	{r7}
 80058c8:	4770      	bx	lr

080058ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058ca:	b480      	push	{r7}
 80058cc:	b083      	sub	sp, #12
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058d2:	bf00      	nop
 80058d4:	370c      	adds	r7, #12
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bc80      	pop	{r7}
 80058da:	4770      	bx	lr

080058dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a29      	ldr	r2, [pc, #164]	; (8005994 <TIM_Base_SetConfig+0xb8>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d00b      	beq.n	800590c <TIM_Base_SetConfig+0x30>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058fa:	d007      	beq.n	800590c <TIM_Base_SetConfig+0x30>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4a26      	ldr	r2, [pc, #152]	; (8005998 <TIM_Base_SetConfig+0xbc>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d003      	beq.n	800590c <TIM_Base_SetConfig+0x30>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	4a25      	ldr	r2, [pc, #148]	; (800599c <TIM_Base_SetConfig+0xc0>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d108      	bne.n	800591e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005912:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	68fa      	ldr	r2, [r7, #12]
 800591a:	4313      	orrs	r3, r2
 800591c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	4a1c      	ldr	r2, [pc, #112]	; (8005994 <TIM_Base_SetConfig+0xb8>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d00b      	beq.n	800593e <TIM_Base_SetConfig+0x62>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800592c:	d007      	beq.n	800593e <TIM_Base_SetConfig+0x62>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a19      	ldr	r2, [pc, #100]	; (8005998 <TIM_Base_SetConfig+0xbc>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d003      	beq.n	800593e <TIM_Base_SetConfig+0x62>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a18      	ldr	r2, [pc, #96]	; (800599c <TIM_Base_SetConfig+0xc0>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d108      	bne.n	8005950 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005944:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	68fa      	ldr	r2, [r7, #12]
 800594c:	4313      	orrs	r3, r2
 800594e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	695b      	ldr	r3, [r3, #20]
 800595a:	4313      	orrs	r3, r2
 800595c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	68fa      	ldr	r2, [r7, #12]
 8005962:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	689a      	ldr	r2, [r3, #8]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a07      	ldr	r2, [pc, #28]	; (8005994 <TIM_Base_SetConfig+0xb8>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d103      	bne.n	8005984 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	691a      	ldr	r2, [r3, #16]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	615a      	str	r2, [r3, #20]
}
 800598a:	bf00      	nop
 800598c:	3714      	adds	r7, #20
 800598e:	46bd      	mov	sp, r7
 8005990:	bc80      	pop	{r7}
 8005992:	4770      	bx	lr
 8005994:	40012c00 	.word	0x40012c00
 8005998:	40000400 	.word	0x40000400
 800599c:	40000800 	.word	0x40000800

080059a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059a8:	bf00      	nop
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bc80      	pop	{r7}
 80059b0:	4770      	bx	lr

080059b2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b083      	sub	sp, #12
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059ba:	bf00      	nop
 80059bc:	370c      	adds	r7, #12
 80059be:	46bd      	mov	sp, r7
 80059c0:	bc80      	pop	{r7}
 80059c2:	4770      	bx	lr

080059c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b082      	sub	sp, #8
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d101      	bne.n	80059d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e03f      	b.n	8005a56 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d106      	bne.n	80059f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f7fc fcd8 	bl	80023a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2224      	movs	r2, #36	; 0x24
 80059f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68da      	ldr	r2, [r3, #12]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 fd9b 	bl	8006544 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	691a      	ldr	r2, [r3, #16]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	695a      	ldr	r2, [r3, #20]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	68da      	ldr	r2, [r3, #12]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2220      	movs	r2, #32
 8005a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3708      	adds	r7, #8
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}

08005a5e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a5e:	b580      	push	{r7, lr}
 8005a60:	b08a      	sub	sp, #40	; 0x28
 8005a62:	af02      	add	r7, sp, #8
 8005a64:	60f8      	str	r0, [r7, #12]
 8005a66:	60b9      	str	r1, [r7, #8]
 8005a68:	603b      	str	r3, [r7, #0]
 8005a6a:	4613      	mov	r3, r2
 8005a6c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	2b20      	cmp	r3, #32
 8005a7c:	d17c      	bne.n	8005b78 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d002      	beq.n	8005a8a <HAL_UART_Transmit+0x2c>
 8005a84:	88fb      	ldrh	r3, [r7, #6]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d101      	bne.n	8005a8e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e075      	b.n	8005b7a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d101      	bne.n	8005a9c <HAL_UART_Transmit+0x3e>
 8005a98:	2302      	movs	r3, #2
 8005a9a:	e06e      	b.n	8005b7a <HAL_UART_Transmit+0x11c>
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2221      	movs	r2, #33	; 0x21
 8005aae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ab2:	f7fc fdf5 	bl	80026a0 <HAL_GetTick>
 8005ab6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	88fa      	ldrh	r2, [r7, #6]
 8005abc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	88fa      	ldrh	r2, [r7, #6]
 8005ac2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005acc:	d108      	bne.n	8005ae0 <HAL_UART_Transmit+0x82>
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d104      	bne.n	8005ae0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	61bb      	str	r3, [r7, #24]
 8005ade:	e003      	b.n	8005ae8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005af0:	e02a      	b.n	8005b48 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	9300      	str	r3, [sp, #0]
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	2200      	movs	r2, #0
 8005afa:	2180      	movs	r1, #128	; 0x80
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f000 fb0d 	bl	800611c <UART_WaitOnFlagUntilTimeout>
 8005b02:	4603      	mov	r3, r0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d001      	beq.n	8005b0c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	e036      	b.n	8005b7a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d10b      	bne.n	8005b2a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	881b      	ldrh	r3, [r3, #0]
 8005b16:	461a      	mov	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b20:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	3302      	adds	r3, #2
 8005b26:	61bb      	str	r3, [r7, #24]
 8005b28:	e007      	b.n	8005b3a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	781a      	ldrb	r2, [r3, #0]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	3301      	adds	r3, #1
 8005b38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	3b01      	subs	r3, #1
 8005b42:	b29a      	uxth	r2, r3
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1cf      	bne.n	8005af2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	9300      	str	r3, [sp, #0]
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	2140      	movs	r1, #64	; 0x40
 8005b5c:	68f8      	ldr	r0, [r7, #12]
 8005b5e:	f000 fadd 	bl	800611c <UART_WaitOnFlagUntilTimeout>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d001      	beq.n	8005b6c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e006      	b.n	8005b7a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2220      	movs	r2, #32
 8005b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005b74:	2300      	movs	r3, #0
 8005b76:	e000      	b.n	8005b7a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005b78:	2302      	movs	r3, #2
  }
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3720      	adds	r7, #32
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}

08005b82 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b82:	b580      	push	{r7, lr}
 8005b84:	b086      	sub	sp, #24
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	60f8      	str	r0, [r7, #12]
 8005b8a:	60b9      	str	r1, [r7, #8]
 8005b8c:	4613      	mov	r3, r2
 8005b8e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	2b20      	cmp	r3, #32
 8005b9a:	d13c      	bne.n	8005c16 <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d002      	beq.n	8005ba8 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005ba2:	88fb      	ldrh	r3, [r7, #6]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d101      	bne.n	8005bac <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e035      	b.n	8005c18 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d101      	bne.n	8005bba <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8005bb6:	2302      	movs	r3, #2
 8005bb8:	e02e      	b.n	8005c18 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005bc8:	88fb      	ldrh	r3, [r7, #6]
 8005bca:	461a      	mov	r2, r3
 8005bcc:	68b9      	ldr	r1, [r7, #8]
 8005bce:	68f8      	ldr	r0, [r7, #12]
 8005bd0:	f000 faee 	bl	80061b0 <UART_Start_Receive_DMA>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005bd8:	7dfb      	ldrb	r3, [r7, #23]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d119      	bne.n	8005c12 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d113      	bne.n	8005c0e <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005be6:	2300      	movs	r3, #0
 8005be8:	613b      	str	r3, [r7, #16]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	613b      	str	r3, [r7, #16]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	613b      	str	r3, [r7, #16]
 8005bfa:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68da      	ldr	r2, [r3, #12]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f042 0210 	orr.w	r2, r2, #16
 8005c0a:	60da      	str	r2, [r3, #12]
 8005c0c:	e001      	b.n	8005c12 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 8005c12:	7dfb      	ldrb	r3, [r7, #23]
 8005c14:	e000      	b.n	8005c18 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 8005c16:	2302      	movs	r3, #2
  }
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3718      	adds	r7, #24
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b08a      	sub	sp, #40	; 0x28
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	695b      	ldr	r3, [r3, #20]
 8005c3e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005c40:	2300      	movs	r3, #0
 8005c42:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005c44:	2300      	movs	r3, #0
 8005c46:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c4a:	f003 030f 	and.w	r3, r3, #15
 8005c4e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d10d      	bne.n	8005c72 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c58:	f003 0320 	and.w	r3, r3, #32
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d008      	beq.n	8005c72 <HAL_UART_IRQHandler+0x52>
 8005c60:	6a3b      	ldr	r3, [r7, #32]
 8005c62:	f003 0320 	and.w	r3, r3, #32
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d003      	beq.n	8005c72 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 fbc0 	bl	80063f0 <UART_Receive_IT>
      return;
 8005c70:	e17b      	b.n	8005f6a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	f000 80b1 	beq.w	8005ddc <HAL_UART_IRQHandler+0x1bc>
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	f003 0301 	and.w	r3, r3, #1
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d105      	bne.n	8005c90 <HAL_UART_IRQHandler+0x70>
 8005c84:	6a3b      	ldr	r3, [r7, #32]
 8005c86:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	f000 80a6 	beq.w	8005ddc <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c92:	f003 0301 	and.w	r3, r3, #1
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d00a      	beq.n	8005cb0 <HAL_UART_IRQHandler+0x90>
 8005c9a:	6a3b      	ldr	r3, [r7, #32]
 8005c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d005      	beq.n	8005cb0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca8:	f043 0201 	orr.w	r2, r3, #1
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb2:	f003 0304 	and.w	r3, r3, #4
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00a      	beq.n	8005cd0 <HAL_UART_IRQHandler+0xb0>
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	f003 0301 	and.w	r3, r3, #1
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d005      	beq.n	8005cd0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc8:	f043 0202 	orr.w	r2, r3, #2
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd2:	f003 0302 	and.w	r3, r3, #2
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d00a      	beq.n	8005cf0 <HAL_UART_IRQHandler+0xd0>
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	f003 0301 	and.w	r3, r3, #1
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d005      	beq.n	8005cf0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ce8:	f043 0204 	orr.w	r2, r3, #4
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf2:	f003 0308 	and.w	r3, r3, #8
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d00f      	beq.n	8005d1a <HAL_UART_IRQHandler+0xfa>
 8005cfa:	6a3b      	ldr	r3, [r7, #32]
 8005cfc:	f003 0320 	and.w	r3, r3, #32
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d104      	bne.n	8005d0e <HAL_UART_IRQHandler+0xee>
 8005d04:	69fb      	ldr	r3, [r7, #28]
 8005d06:	f003 0301 	and.w	r3, r3, #1
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d005      	beq.n	8005d1a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d12:	f043 0208 	orr.w	r2, r3, #8
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	f000 811e 	beq.w	8005f60 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d26:	f003 0320 	and.w	r3, r3, #32
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d007      	beq.n	8005d3e <HAL_UART_IRQHandler+0x11e>
 8005d2e:	6a3b      	ldr	r3, [r7, #32]
 8005d30:	f003 0320 	and.w	r3, r3, #32
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d002      	beq.n	8005d3e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f000 fb59 	bl	80063f0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	695b      	ldr	r3, [r3, #20]
 8005d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	bf14      	ite	ne
 8005d4c:	2301      	movne	r3, #1
 8005d4e:	2300      	moveq	r3, #0
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d58:	f003 0308 	and.w	r3, r3, #8
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d102      	bne.n	8005d66 <HAL_UART_IRQHandler+0x146>
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d031      	beq.n	8005dca <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f000 fa9b 	bl	80062a2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	695b      	ldr	r3, [r3, #20]
 8005d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d023      	beq.n	8005dc2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	695a      	ldr	r2, [r3, #20]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d88:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d013      	beq.n	8005dba <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d96:	4a76      	ldr	r2, [pc, #472]	; (8005f70 <HAL_UART_IRQHandler+0x350>)
 8005d98:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7fc feb2 	bl	8002b08 <HAL_DMA_Abort_IT>
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d016      	beq.n	8005dd8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005db4:	4610      	mov	r0, r2
 8005db6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005db8:	e00e      	b.n	8005dd8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 f8f5 	bl	8005faa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dc0:	e00a      	b.n	8005dd8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f000 f8f1 	bl	8005faa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dc8:	e006      	b.n	8005dd8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f000 f8ed 	bl	8005faa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005dd6:	e0c3      	b.n	8005f60 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dd8:	bf00      	nop
    return;
 8005dda:	e0c1      	b.n	8005f60 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	f040 80a1 	bne.w	8005f28 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de8:	f003 0310 	and.w	r3, r3, #16
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	f000 809b 	beq.w	8005f28 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005df2:	6a3b      	ldr	r3, [r7, #32]
 8005df4:	f003 0310 	and.w	r3, r3, #16
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	f000 8095 	beq.w	8005f28 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005dfe:	2300      	movs	r3, #0
 8005e00:	60fb      	str	r3, [r7, #12]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	60fb      	str	r3, [r7, #12]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	60fb      	str	r3, [r7, #12]
 8005e12:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	695b      	ldr	r3, [r3, #20]
 8005e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d04e      	beq.n	8005ec0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005e2c:	8a3b      	ldrh	r3, [r7, #16]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	f000 8098 	beq.w	8005f64 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e38:	8a3a      	ldrh	r2, [r7, #16]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	f080 8092 	bcs.w	8005f64 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	8a3a      	ldrh	r2, [r7, #16]
 8005e44:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e4a:	699b      	ldr	r3, [r3, #24]
 8005e4c:	2b20      	cmp	r3, #32
 8005e4e:	d02b      	beq.n	8005ea8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	68da      	ldr	r2, [r3, #12]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e5e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	695a      	ldr	r2, [r3, #20]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f022 0201 	bic.w	r2, r2, #1
 8005e6e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	695a      	ldr	r2, [r3, #20]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e7e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2220      	movs	r2, #32
 8005e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68da      	ldr	r2, [r3, #12]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f022 0210 	bic.w	r2, r2, #16
 8005e9c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7fc fdf5 	bl	8002a92 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	1ad3      	subs	r3, r2, r3
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f7fb fec9 	bl	8001c50 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005ebe:	e051      	b.n	8005f64 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	1ad3      	subs	r3, r2, r3
 8005ecc:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d047      	beq.n	8005f68 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005ed8:	8a7b      	ldrh	r3, [r7, #18]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d044      	beq.n	8005f68 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	68da      	ldr	r2, [r3, #12]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005eec:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	695a      	ldr	r2, [r3, #20]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f022 0201 	bic.w	r2, r2, #1
 8005efc:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2220      	movs	r2, #32
 8005f02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	68da      	ldr	r2, [r3, #12]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f022 0210 	bic.w	r2, r2, #16
 8005f1a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f1c:	8a7b      	ldrh	r3, [r7, #18]
 8005f1e:	4619      	mov	r1, r3
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f7fb fe95 	bl	8001c50 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005f26:	e01f      	b.n	8005f68 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d008      	beq.n	8005f44 <HAL_UART_IRQHandler+0x324>
 8005f32:	6a3b      	ldr	r3, [r7, #32]
 8005f34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d003      	beq.n	8005f44 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f000 f9f0 	bl	8006322 <UART_Transmit_IT>
    return;
 8005f42:	e012      	b.n	8005f6a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d00d      	beq.n	8005f6a <HAL_UART_IRQHandler+0x34a>
 8005f4e:	6a3b      	ldr	r3, [r7, #32]
 8005f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d008      	beq.n	8005f6a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f000 fa31 	bl	80063c0 <UART_EndTransmit_IT>
    return;
 8005f5e:	e004      	b.n	8005f6a <HAL_UART_IRQHandler+0x34a>
    return;
 8005f60:	bf00      	nop
 8005f62:	e002      	b.n	8005f6a <HAL_UART_IRQHandler+0x34a>
      return;
 8005f64:	bf00      	nop
 8005f66:	e000      	b.n	8005f6a <HAL_UART_IRQHandler+0x34a>
      return;
 8005f68:	bf00      	nop
  }
}
 8005f6a:	3728      	adds	r7, #40	; 0x28
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	080062fb 	.word	0x080062fb

08005f74 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005f7c:	bf00      	nop
 8005f7e:	370c      	adds	r7, #12
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bc80      	pop	{r7}
 8005f84:	4770      	bx	lr

08005f86 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f86:	b480      	push	{r7}
 8005f88:	b083      	sub	sp, #12
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005f8e:	bf00      	nop
 8005f90:	370c      	adds	r7, #12
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bc80      	pop	{r7}
 8005f96:	4770      	bx	lr

08005f98 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005fa0:	bf00      	nop
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bc80      	pop	{r7}
 8005fa8:	4770      	bx	lr

08005faa <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005faa:	b480      	push	{r7}
 8005fac:	b083      	sub	sp, #12
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005fb2:	bf00      	nop
 8005fb4:	370c      	adds	r7, #12
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bc80      	pop	{r7}
 8005fba:	4770      	bx	lr

08005fbc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f003 0320 	and.w	r3, r3, #32
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d12a      	bne.n	800602e <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	68da      	ldr	r2, [r3, #12]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005fec:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	695a      	ldr	r2, [r3, #20]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f022 0201 	bic.w	r2, r2, #1
 8005ffc:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	695a      	ldr	r2, [r3, #20]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800600c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2220      	movs	r2, #32
 8006012:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800601a:	2b01      	cmp	r3, #1
 800601c:	d107      	bne.n	800602e <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	68da      	ldr	r2, [r3, #12]
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f022 0210 	bic.w	r2, r2, #16
 800602c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006032:	2b01      	cmp	r3, #1
 8006034:	d106      	bne.n	8006044 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800603a:	4619      	mov	r1, r3
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f7fb fe07 	bl	8001c50 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006042:	e002      	b.n	800604a <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8006044:	68f8      	ldr	r0, [r7, #12]
 8006046:	f7ff ff9e 	bl	8005f86 <HAL_UART_RxCpltCallback>
}
 800604a:	bf00      	nop
 800604c:	3710      	adds	r7, #16
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}

08006052 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006052:	b580      	push	{r7, lr}
 8006054:	b084      	sub	sp, #16
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800605e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006064:	2b01      	cmp	r3, #1
 8006066:	d108      	bne.n	800607a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800606c:	085b      	lsrs	r3, r3, #1
 800606e:	b29b      	uxth	r3, r3
 8006070:	4619      	mov	r1, r3
 8006072:	68f8      	ldr	r0, [r7, #12]
 8006074:	f7fb fdec 	bl	8001c50 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006078:	e002      	b.n	8006080 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800607a:	68f8      	ldr	r0, [r7, #12]
 800607c:	f7ff ff8c 	bl	8005f98 <HAL_UART_RxHalfCpltCallback>
}
 8006080:	bf00      	nop
 8006082:	3710      	adds	r7, #16
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}

08006088 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006090:	2300      	movs	r3, #0
 8006092:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006098:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	695b      	ldr	r3, [r3, #20]
 80060a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	bf14      	ite	ne
 80060a8:	2301      	movne	r3, #1
 80060aa:	2300      	moveq	r3, #0
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	2b21      	cmp	r3, #33	; 0x21
 80060ba:	d108      	bne.n	80060ce <UART_DMAError+0x46>
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d005      	beq.n	80060ce <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	2200      	movs	r2, #0
 80060c6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80060c8:	68b8      	ldr	r0, [r7, #8]
 80060ca:	f000 f8d5 	bl	8006278 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	695b      	ldr	r3, [r3, #20]
 80060d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060d8:	2b00      	cmp	r3, #0
 80060da:	bf14      	ite	ne
 80060dc:	2301      	movne	r3, #1
 80060de:	2300      	moveq	r3, #0
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060ea:	b2db      	uxtb	r3, r3
 80060ec:	2b22      	cmp	r3, #34	; 0x22
 80060ee:	d108      	bne.n	8006102 <UART_DMAError+0x7a>
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d005      	beq.n	8006102 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	2200      	movs	r2, #0
 80060fa:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80060fc:	68b8      	ldr	r0, [r7, #8]
 80060fe:	f000 f8d0 	bl	80062a2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006106:	f043 0210 	orr.w	r2, r3, #16
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800610e:	68b8      	ldr	r0, [r7, #8]
 8006110:	f7ff ff4b 	bl	8005faa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006114:	bf00      	nop
 8006116:	3710      	adds	r7, #16
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af00      	add	r7, sp, #0
 8006122:	60f8      	str	r0, [r7, #12]
 8006124:	60b9      	str	r1, [r7, #8]
 8006126:	603b      	str	r3, [r7, #0]
 8006128:	4613      	mov	r3, r2
 800612a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800612c:	e02c      	b.n	8006188 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006134:	d028      	beq.n	8006188 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d007      	beq.n	800614c <UART_WaitOnFlagUntilTimeout+0x30>
 800613c:	f7fc fab0 	bl	80026a0 <HAL_GetTick>
 8006140:	4602      	mov	r2, r0
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	1ad3      	subs	r3, r2, r3
 8006146:	69ba      	ldr	r2, [r7, #24]
 8006148:	429a      	cmp	r2, r3
 800614a:	d21d      	bcs.n	8006188 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	68da      	ldr	r2, [r3, #12]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800615a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	695a      	ldr	r2, [r3, #20]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f022 0201 	bic.w	r2, r2, #1
 800616a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2220      	movs	r2, #32
 8006170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2220      	movs	r2, #32
 8006178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2200      	movs	r2, #0
 8006180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006184:	2303      	movs	r3, #3
 8006186:	e00f      	b.n	80061a8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	4013      	ands	r3, r2
 8006192:	68ba      	ldr	r2, [r7, #8]
 8006194:	429a      	cmp	r2, r3
 8006196:	bf0c      	ite	eq
 8006198:	2301      	moveq	r3, #1
 800619a:	2300      	movne	r3, #0
 800619c:	b2db      	uxtb	r3, r3
 800619e:	461a      	mov	r2, r3
 80061a0:	79fb      	ldrb	r3, [r7, #7]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d0c3      	beq.n	800612e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80061a6:	2300      	movs	r3, #0
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3710      	adds	r7, #16
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b086      	sub	sp, #24
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	4613      	mov	r3, r2
 80061bc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80061be:	68ba      	ldr	r2, [r7, #8]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	88fa      	ldrh	r2, [r7, #6]
 80061c8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2222      	movs	r2, #34	; 0x22
 80061d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061dc:	4a23      	ldr	r2, [pc, #140]	; (800626c <UART_Start_Receive_DMA+0xbc>)
 80061de:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e4:	4a22      	ldr	r2, [pc, #136]	; (8006270 <UART_Start_Receive_DMA+0xc0>)
 80061e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ec:	4a21      	ldr	r2, [pc, #132]	; (8006274 <UART_Start_Receive_DMA+0xc4>)
 80061ee:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f4:	2200      	movs	r2, #0
 80061f6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80061f8:	f107 0308 	add.w	r3, r7, #8
 80061fc:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	3304      	adds	r3, #4
 8006208:	4619      	mov	r1, r3
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	88fb      	ldrh	r3, [r7, #6]
 8006210:	f7fc fbe0 	bl	80029d4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006214:	2300      	movs	r3, #0
 8006216:	613b      	str	r3, [r7, #16]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	613b      	str	r3, [r7, #16]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	613b      	str	r3, [r7, #16]
 8006228:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2200      	movs	r2, #0
 800622e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	68da      	ldr	r2, [r3, #12]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006240:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	695a      	ldr	r2, [r3, #20]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f042 0201 	orr.w	r2, r2, #1
 8006250:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	695a      	ldr	r2, [r3, #20]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006260:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	3718      	adds	r7, #24
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	08005fbd 	.word	0x08005fbd
 8006270:	08006053 	.word	0x08006053
 8006274:	08006089 	.word	0x08006089

08006278 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006278:	b480      	push	{r7}
 800627a:	b083      	sub	sp, #12
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68da      	ldr	r2, [r3, #12]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800628e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2220      	movs	r2, #32
 8006294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006298:	bf00      	nop
 800629a:	370c      	adds	r7, #12
 800629c:	46bd      	mov	sp, r7
 800629e:	bc80      	pop	{r7}
 80062a0:	4770      	bx	lr

080062a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062a2:	b480      	push	{r7}
 80062a4:	b083      	sub	sp, #12
 80062a6:	af00      	add	r7, sp, #0
 80062a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	68da      	ldr	r2, [r3, #12]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80062b8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	695a      	ldr	r2, [r3, #20]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f022 0201 	bic.w	r2, r2, #1
 80062c8:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d107      	bne.n	80062e2 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68da      	ldr	r2, [r3, #12]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f022 0210 	bic.w	r2, r2, #16
 80062e0:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2220      	movs	r2, #32
 80062e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	631a      	str	r2, [r3, #48]	; 0x30
}
 80062f0:	bf00      	nop
 80062f2:	370c      	adds	r7, #12
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bc80      	pop	{r7}
 80062f8:	4770      	bx	lr

080062fa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062fa:	b580      	push	{r7, lr}
 80062fc:	b084      	sub	sp, #16
 80062fe:	af00      	add	r7, sp, #0
 8006300:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006306:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2200      	movs	r2, #0
 800630c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006314:	68f8      	ldr	r0, [r7, #12]
 8006316:	f7ff fe48 	bl	8005faa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800631a:	bf00      	nop
 800631c:	3710      	adds	r7, #16
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}

08006322 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006322:	b480      	push	{r7}
 8006324:	b085      	sub	sp, #20
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006330:	b2db      	uxtb	r3, r3
 8006332:	2b21      	cmp	r3, #33	; 0x21
 8006334:	d13e      	bne.n	80063b4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800633e:	d114      	bne.n	800636a <UART_Transmit_IT+0x48>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	691b      	ldr	r3, [r3, #16]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d110      	bne.n	800636a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6a1b      	ldr	r3, [r3, #32]
 800634c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	881b      	ldrh	r3, [r3, #0]
 8006352:	461a      	mov	r2, r3
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800635c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a1b      	ldr	r3, [r3, #32]
 8006362:	1c9a      	adds	r2, r3, #2
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	621a      	str	r2, [r3, #32]
 8006368:	e008      	b.n	800637c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	1c59      	adds	r1, r3, #1
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	6211      	str	r1, [r2, #32]
 8006374:	781a      	ldrb	r2, [r3, #0]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006380:	b29b      	uxth	r3, r3
 8006382:	3b01      	subs	r3, #1
 8006384:	b29b      	uxth	r3, r3
 8006386:	687a      	ldr	r2, [r7, #4]
 8006388:	4619      	mov	r1, r3
 800638a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800638c:	2b00      	cmp	r3, #0
 800638e:	d10f      	bne.n	80063b0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	68da      	ldr	r2, [r3, #12]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800639e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68da      	ldr	r2, [r3, #12]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80063ae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80063b0:	2300      	movs	r3, #0
 80063b2:	e000      	b.n	80063b6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80063b4:	2302      	movs	r3, #2
  }
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3714      	adds	r7, #20
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bc80      	pop	{r7}
 80063be:	4770      	bx	lr

080063c0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b082      	sub	sp, #8
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68da      	ldr	r2, [r3, #12]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063d6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2220      	movs	r2, #32
 80063dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f7ff fdc7 	bl	8005f74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80063e6:	2300      	movs	r3, #0
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3708      	adds	r7, #8
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}

080063f0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b086      	sub	sp, #24
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	2b22      	cmp	r3, #34	; 0x22
 8006402:	f040 8099 	bne.w	8006538 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	689b      	ldr	r3, [r3, #8]
 800640a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800640e:	d117      	bne.n	8006440 <UART_Receive_IT+0x50>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	691b      	ldr	r3, [r3, #16]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d113      	bne.n	8006440 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006418:	2300      	movs	r3, #0
 800641a:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006420:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	b29b      	uxth	r3, r3
 800642a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800642e:	b29a      	uxth	r2, r3
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006438:	1c9a      	adds	r2, r3, #2
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	629a      	str	r2, [r3, #40]	; 0x28
 800643e:	e026      	b.n	800648e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006444:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006446:	2300      	movs	r3, #0
 8006448:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006452:	d007      	beq.n	8006464 <UART_Receive_IT+0x74>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d10a      	bne.n	8006472 <UART_Receive_IT+0x82>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	691b      	ldr	r3, [r3, #16]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d106      	bne.n	8006472 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	b2da      	uxtb	r2, r3
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	701a      	strb	r2, [r3, #0]
 8006470:	e008      	b.n	8006484 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	b2db      	uxtb	r3, r3
 800647a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800647e:	b2da      	uxtb	r2, r3
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006488:	1c5a      	adds	r2, r3, #1
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006492:	b29b      	uxth	r3, r3
 8006494:	3b01      	subs	r3, #1
 8006496:	b29b      	uxth	r3, r3
 8006498:	687a      	ldr	r2, [r7, #4]
 800649a:	4619      	mov	r1, r3
 800649c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d148      	bne.n	8006534 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	68da      	ldr	r2, [r3, #12]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f022 0220 	bic.w	r2, r2, #32
 80064b0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	68da      	ldr	r2, [r3, #12]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80064c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	695a      	ldr	r2, [r3, #20]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f022 0201 	bic.w	r2, r2, #1
 80064d0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2220      	movs	r2, #32
 80064d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d123      	bne.n	800652a <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2200      	movs	r2, #0
 80064e6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68da      	ldr	r2, [r3, #12]
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f022 0210 	bic.w	r2, r2, #16
 80064f6:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f003 0310 	and.w	r3, r3, #16
 8006502:	2b10      	cmp	r3, #16
 8006504:	d10a      	bne.n	800651c <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006506:	2300      	movs	r3, #0
 8006508:	60fb      	str	r3, [r7, #12]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	60fb      	str	r3, [r7, #12]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	60fb      	str	r3, [r7, #12]
 800651a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006520:	4619      	mov	r1, r3
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f7fb fb94 	bl	8001c50 <HAL_UARTEx_RxEventCallback>
 8006528:	e002      	b.n	8006530 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f7ff fd2b 	bl	8005f86 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006530:	2300      	movs	r3, #0
 8006532:	e002      	b.n	800653a <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8006534:	2300      	movs	r3, #0
 8006536:	e000      	b.n	800653a <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006538:	2302      	movs	r3, #2
  }
}
 800653a:	4618      	mov	r0, r3
 800653c:	3718      	adds	r7, #24
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}
	...

08006544 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b084      	sub	sp, #16
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	68da      	ldr	r2, [r3, #12]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	430a      	orrs	r2, r1
 8006560:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	689a      	ldr	r2, [r3, #8]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	431a      	orrs	r2, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	695b      	ldr	r3, [r3, #20]
 8006570:	4313      	orrs	r3, r2
 8006572:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	68db      	ldr	r3, [r3, #12]
 800657a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800657e:	f023 030c 	bic.w	r3, r3, #12
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	6812      	ldr	r2, [r2, #0]
 8006586:	68b9      	ldr	r1, [r7, #8]
 8006588:	430b      	orrs	r3, r1
 800658a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	695b      	ldr	r3, [r3, #20]
 8006592:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	699a      	ldr	r2, [r3, #24]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	430a      	orrs	r2, r1
 80065a0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a2c      	ldr	r2, [pc, #176]	; (8006658 <UART_SetConfig+0x114>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d103      	bne.n	80065b4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80065ac:	f7fe f9f2 	bl	8004994 <HAL_RCC_GetPCLK2Freq>
 80065b0:	60f8      	str	r0, [r7, #12]
 80065b2:	e002      	b.n	80065ba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80065b4:	f7fe f9da 	bl	800496c <HAL_RCC_GetPCLK1Freq>
 80065b8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065ba:	68fa      	ldr	r2, [r7, #12]
 80065bc:	4613      	mov	r3, r2
 80065be:	009b      	lsls	r3, r3, #2
 80065c0:	4413      	add	r3, r2
 80065c2:	009a      	lsls	r2, r3, #2
 80065c4:	441a      	add	r2, r3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	009b      	lsls	r3, r3, #2
 80065cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80065d0:	4a22      	ldr	r2, [pc, #136]	; (800665c <UART_SetConfig+0x118>)
 80065d2:	fba2 2303 	umull	r2, r3, r2, r3
 80065d6:	095b      	lsrs	r3, r3, #5
 80065d8:	0119      	lsls	r1, r3, #4
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	4613      	mov	r3, r2
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	4413      	add	r3, r2
 80065e2:	009a      	lsls	r2, r3, #2
 80065e4:	441a      	add	r2, r3
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80065f0:	4b1a      	ldr	r3, [pc, #104]	; (800665c <UART_SetConfig+0x118>)
 80065f2:	fba3 0302 	umull	r0, r3, r3, r2
 80065f6:	095b      	lsrs	r3, r3, #5
 80065f8:	2064      	movs	r0, #100	; 0x64
 80065fa:	fb00 f303 	mul.w	r3, r0, r3
 80065fe:	1ad3      	subs	r3, r2, r3
 8006600:	011b      	lsls	r3, r3, #4
 8006602:	3332      	adds	r3, #50	; 0x32
 8006604:	4a15      	ldr	r2, [pc, #84]	; (800665c <UART_SetConfig+0x118>)
 8006606:	fba2 2303 	umull	r2, r3, r2, r3
 800660a:	095b      	lsrs	r3, r3, #5
 800660c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006610:	4419      	add	r1, r3
 8006612:	68fa      	ldr	r2, [r7, #12]
 8006614:	4613      	mov	r3, r2
 8006616:	009b      	lsls	r3, r3, #2
 8006618:	4413      	add	r3, r2
 800661a:	009a      	lsls	r2, r3, #2
 800661c:	441a      	add	r2, r3
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	fbb2 f2f3 	udiv	r2, r2, r3
 8006628:	4b0c      	ldr	r3, [pc, #48]	; (800665c <UART_SetConfig+0x118>)
 800662a:	fba3 0302 	umull	r0, r3, r3, r2
 800662e:	095b      	lsrs	r3, r3, #5
 8006630:	2064      	movs	r0, #100	; 0x64
 8006632:	fb00 f303 	mul.w	r3, r0, r3
 8006636:	1ad3      	subs	r3, r2, r3
 8006638:	011b      	lsls	r3, r3, #4
 800663a:	3332      	adds	r3, #50	; 0x32
 800663c:	4a07      	ldr	r2, [pc, #28]	; (800665c <UART_SetConfig+0x118>)
 800663e:	fba2 2303 	umull	r2, r3, r2, r3
 8006642:	095b      	lsrs	r3, r3, #5
 8006644:	f003 020f 	and.w	r2, r3, #15
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	440a      	add	r2, r1
 800664e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006650:	bf00      	nop
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}
 8006658:	40013800 	.word	0x40013800
 800665c:	51eb851f 	.word	0x51eb851f

08006660 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	4603      	mov	r3, r0
 8006668:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800666a:	2300      	movs	r3, #0
 800666c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800666e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006672:	2b84      	cmp	r3, #132	; 0x84
 8006674:	d005      	beq.n	8006682 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006676:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	4413      	add	r3, r2
 800667e:	3303      	adds	r3, #3
 8006680:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006682:	68fb      	ldr	r3, [r7, #12]
}
 8006684:	4618      	mov	r0, r3
 8006686:	3714      	adds	r7, #20
 8006688:	46bd      	mov	sp, r7
 800668a:	bc80      	pop	{r7}
 800668c:	4770      	bx	lr

0800668e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800668e:	b480      	push	{r7}
 8006690:	b083      	sub	sp, #12
 8006692:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006694:	f3ef 8305 	mrs	r3, IPSR
 8006698:	607b      	str	r3, [r7, #4]
  return(result);
 800669a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800669c:	2b00      	cmp	r3, #0
 800669e:	bf14      	ite	ne
 80066a0:	2301      	movne	r3, #1
 80066a2:	2300      	moveq	r3, #0
 80066a4:	b2db      	uxtb	r3, r3
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	370c      	adds	r7, #12
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bc80      	pop	{r7}
 80066ae:	4770      	bx	lr

080066b0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80066b4:	f001 fa30 	bl	8007b18 <vTaskStartScheduler>
  
  return osOK;
 80066b8:	2300      	movs	r3, #0
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	bd80      	pop	{r7, pc}

080066be <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80066be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066c0:	b089      	sub	sp, #36	; 0x24
 80066c2:	af04      	add	r7, sp, #16
 80066c4:	6078      	str	r0, [r7, #4]
 80066c6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	695b      	ldr	r3, [r3, #20]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d020      	beq.n	8006712 <osThreadCreate+0x54>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	699b      	ldr	r3, [r3, #24]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d01c      	beq.n	8006712 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	685c      	ldr	r4, [r3, #4]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681d      	ldr	r5, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	691e      	ldr	r6, [r3, #16]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80066ea:	4618      	mov	r0, r3
 80066ec:	f7ff ffb8 	bl	8006660 <makeFreeRtosPriority>
 80066f0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	695b      	ldr	r3, [r3, #20]
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80066fa:	9202      	str	r2, [sp, #8]
 80066fc:	9301      	str	r3, [sp, #4]
 80066fe:	9100      	str	r1, [sp, #0]
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	4632      	mov	r2, r6
 8006704:	4629      	mov	r1, r5
 8006706:	4620      	mov	r0, r4
 8006708:	f001 f855 	bl	80077b6 <xTaskCreateStatic>
 800670c:	4603      	mov	r3, r0
 800670e:	60fb      	str	r3, [r7, #12]
 8006710:	e01c      	b.n	800674c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	685c      	ldr	r4, [r3, #4]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800671e:	b29e      	uxth	r6, r3
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006726:	4618      	mov	r0, r3
 8006728:	f7ff ff9a 	bl	8006660 <makeFreeRtosPriority>
 800672c:	4602      	mov	r2, r0
 800672e:	f107 030c 	add.w	r3, r7, #12
 8006732:	9301      	str	r3, [sp, #4]
 8006734:	9200      	str	r2, [sp, #0]
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	4632      	mov	r2, r6
 800673a:	4629      	mov	r1, r5
 800673c:	4620      	mov	r0, r4
 800673e:	f001 f896 	bl	800786e <xTaskCreate>
 8006742:	4603      	mov	r3, r0
 8006744:	2b01      	cmp	r3, #1
 8006746:	d001      	beq.n	800674c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006748:	2300      	movs	r3, #0
 800674a:	e000      	b.n	800674e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800674c:	68fb      	ldr	r3, [r7, #12]
}
 800674e:	4618      	mov	r0, r3
 8006750:	3714      	adds	r7, #20
 8006752:	46bd      	mov	sp, r7
 8006754:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006756 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006756:	b580      	push	{r7, lr}
 8006758:	b084      	sub	sp, #16
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d001      	beq.n	800676c <osDelay+0x16>
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	e000      	b.n	800676e <osDelay+0x18>
 800676c:	2301      	movs	r3, #1
 800676e:	4618      	mov	r0, r3
 8006770:	f001 f99e 	bl	8007ab0 <vTaskDelay>
  
  return osOK;
 8006774:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006776:	4618      	mov	r0, r3
 8006778:	3710      	adds	r7, #16
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}

0800677e <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800677e:	b580      	push	{r7, lr}
 8006780:	b086      	sub	sp, #24
 8006782:	af02      	add	r7, sp, #8
 8006784:	6078      	str	r0, [r7, #4]
 8006786:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00f      	beq.n	80067b0 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	2b01      	cmp	r3, #1
 8006794:	d10a      	bne.n	80067ac <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	2203      	movs	r2, #3
 800679c:	9200      	str	r2, [sp, #0]
 800679e:	2200      	movs	r2, #0
 80067a0:	2100      	movs	r1, #0
 80067a2:	2001      	movs	r0, #1
 80067a4:	f000 f9ac 	bl	8006b00 <xQueueGenericCreateStatic>
 80067a8:	4603      	mov	r3, r0
 80067aa:	e016      	b.n	80067da <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80067ac:	2300      	movs	r3, #0
 80067ae:	e014      	b.n	80067da <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	d110      	bne.n	80067d8 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 80067b6:	2203      	movs	r2, #3
 80067b8:	2100      	movs	r1, #0
 80067ba:	2001      	movs	r0, #1
 80067bc:	f000 fa17 	bl	8006bee <xQueueGenericCreate>
 80067c0:	60f8      	str	r0, [r7, #12]
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d005      	beq.n	80067d4 <osSemaphoreCreate+0x56>
 80067c8:	2300      	movs	r3, #0
 80067ca:	2200      	movs	r2, #0
 80067cc:	2100      	movs	r1, #0
 80067ce:	68f8      	ldr	r0, [r7, #12]
 80067d0:	f000 fa6a 	bl	8006ca8 <xQueueGenericSend>
      return sema;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	e000      	b.n	80067da <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80067d8:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3710      	adds	r7, #16
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
	...

080067e4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b084      	sub	sp, #16
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80067ee:	2300      	movs	r3, #0
 80067f0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d101      	bne.n	80067fc <osSemaphoreWait+0x18>
    return osErrorParameter;
 80067f8:	2380      	movs	r3, #128	; 0x80
 80067fa:	e03a      	b.n	8006872 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80067fc:	2300      	movs	r3, #0
 80067fe:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006806:	d103      	bne.n	8006810 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8006808:	f04f 33ff 	mov.w	r3, #4294967295
 800680c:	60fb      	str	r3, [r7, #12]
 800680e:	e009      	b.n	8006824 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d006      	beq.n	8006824 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d101      	bne.n	8006824 <osSemaphoreWait+0x40>
      ticks = 1;
 8006820:	2301      	movs	r3, #1
 8006822:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8006824:	f7ff ff33 	bl	800668e <inHandlerMode>
 8006828:	4603      	mov	r3, r0
 800682a:	2b00      	cmp	r3, #0
 800682c:	d017      	beq.n	800685e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800682e:	f107 0308 	add.w	r3, r7, #8
 8006832:	461a      	mov	r2, r3
 8006834:	2100      	movs	r1, #0
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f000 fe16 	bl	8007468 <xQueueReceiveFromISR>
 800683c:	4603      	mov	r3, r0
 800683e:	2b01      	cmp	r3, #1
 8006840:	d001      	beq.n	8006846 <osSemaphoreWait+0x62>
      return osErrorOS;
 8006842:	23ff      	movs	r3, #255	; 0xff
 8006844:	e015      	b.n	8006872 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d011      	beq.n	8006870 <osSemaphoreWait+0x8c>
 800684c:	4b0b      	ldr	r3, [pc, #44]	; (800687c <osSemaphoreWait+0x98>)
 800684e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006852:	601a      	str	r2, [r3, #0]
 8006854:	f3bf 8f4f 	dsb	sy
 8006858:	f3bf 8f6f 	isb	sy
 800685c:	e008      	b.n	8006870 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800685e:	68f9      	ldr	r1, [r7, #12]
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f000 fd01 	bl	8007268 <xQueueSemaphoreTake>
 8006866:	4603      	mov	r3, r0
 8006868:	2b01      	cmp	r3, #1
 800686a:	d001      	beq.n	8006870 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800686c:	23ff      	movs	r3, #255	; 0xff
 800686e:	e000      	b.n	8006872 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3710      	adds	r7, #16
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	e000ed04 	.word	0xe000ed04

08006880 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b084      	sub	sp, #16
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006888:	2300      	movs	r3, #0
 800688a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800688c:	2300      	movs	r3, #0
 800688e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8006890:	f7ff fefd 	bl	800668e <inHandlerMode>
 8006894:	4603      	mov	r3, r0
 8006896:	2b00      	cmp	r3, #0
 8006898:	d016      	beq.n	80068c8 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800689a:	f107 0308 	add.w	r3, r7, #8
 800689e:	4619      	mov	r1, r3
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f000 fb7f 	bl	8006fa4 <xQueueGiveFromISR>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d001      	beq.n	80068b0 <osSemaphoreRelease+0x30>
      return osErrorOS;
 80068ac:	23ff      	movs	r3, #255	; 0xff
 80068ae:	e017      	b.n	80068e0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d013      	beq.n	80068de <osSemaphoreRelease+0x5e>
 80068b6:	4b0c      	ldr	r3, [pc, #48]	; (80068e8 <osSemaphoreRelease+0x68>)
 80068b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068bc:	601a      	str	r2, [r3, #0]
 80068be:	f3bf 8f4f 	dsb	sy
 80068c2:	f3bf 8f6f 	isb	sy
 80068c6:	e00a      	b.n	80068de <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80068c8:	2300      	movs	r3, #0
 80068ca:	2200      	movs	r2, #0
 80068cc:	2100      	movs	r1, #0
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 f9ea 	bl	8006ca8 <xQueueGenericSend>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d001      	beq.n	80068de <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80068da:	23ff      	movs	r3, #255	; 0xff
 80068dc:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80068de:	68fb      	ldr	r3, [r7, #12]
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	e000ed04 	.word	0xe000ed04

080068ec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80068ec:	b480      	push	{r7}
 80068ee:	b083      	sub	sp, #12
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f103 0208 	add.w	r2, r3, #8
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f04f 32ff 	mov.w	r2, #4294967295
 8006904:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f103 0208 	add.w	r2, r3, #8
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f103 0208 	add.w	r2, r3, #8
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006920:	bf00      	nop
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	bc80      	pop	{r7}
 8006928:	4770      	bx	lr

0800692a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800692a:	b480      	push	{r7}
 800692c:	b083      	sub	sp, #12
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2200      	movs	r2, #0
 8006936:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006938:	bf00      	nop
 800693a:	370c      	adds	r7, #12
 800693c:	46bd      	mov	sp, r7
 800693e:	bc80      	pop	{r7}
 8006940:	4770      	bx	lr

08006942 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006942:	b480      	push	{r7}
 8006944:	b085      	sub	sp, #20
 8006946:	af00      	add	r7, sp, #0
 8006948:	6078      	str	r0, [r7, #4]
 800694a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	68fa      	ldr	r2, [r7, #12]
 8006956:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	689a      	ldr	r2, [r3, #8]
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	683a      	ldr	r2, [r7, #0]
 8006966:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	683a      	ldr	r2, [r7, #0]
 800696c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	687a      	ldr	r2, [r7, #4]
 8006972:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	1c5a      	adds	r2, r3, #1
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	601a      	str	r2, [r3, #0]
}
 800697e:	bf00      	nop
 8006980:	3714      	adds	r7, #20
 8006982:	46bd      	mov	sp, r7
 8006984:	bc80      	pop	{r7}
 8006986:	4770      	bx	lr

08006988 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006988:	b480      	push	{r7}
 800698a:	b085      	sub	sp, #20
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800699e:	d103      	bne.n	80069a8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	691b      	ldr	r3, [r3, #16]
 80069a4:	60fb      	str	r3, [r7, #12]
 80069a6:	e00c      	b.n	80069c2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	3308      	adds	r3, #8
 80069ac:	60fb      	str	r3, [r7, #12]
 80069ae:	e002      	b.n	80069b6 <vListInsert+0x2e>
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	60fb      	str	r3, [r7, #12]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68ba      	ldr	r2, [r7, #8]
 80069be:	429a      	cmp	r2, r3
 80069c0:	d2f6      	bcs.n	80069b0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	685a      	ldr	r2, [r3, #4]
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	683a      	ldr	r2, [r7, #0]
 80069d0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	683a      	ldr	r2, [r7, #0]
 80069dc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	1c5a      	adds	r2, r3, #1
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	601a      	str	r2, [r3, #0]
}
 80069ee:	bf00      	nop
 80069f0:	3714      	adds	r7, #20
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bc80      	pop	{r7}
 80069f6:	4770      	bx	lr

080069f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80069f8:	b480      	push	{r7}
 80069fa:	b085      	sub	sp, #20
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	691b      	ldr	r3, [r3, #16]
 8006a04:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	6892      	ldr	r2, [r2, #8]
 8006a0e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	6852      	ldr	r2, [r2, #4]
 8006a18:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	429a      	cmp	r2, r3
 8006a22:	d103      	bne.n	8006a2c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	689a      	ldr	r2, [r3, #8]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	1e5a      	subs	r2, r3, #1
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3714      	adds	r7, #20
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bc80      	pop	{r7}
 8006a48:	4770      	bx	lr

08006a4a <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006a4a:	b580      	push	{r7, lr}
 8006a4c:	b084      	sub	sp, #16
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
 8006a52:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d10a      	bne.n	8006a74 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a62:	f383 8811 	msr	BASEPRI, r3
 8006a66:	f3bf 8f6f 	isb	sy
 8006a6a:	f3bf 8f4f 	dsb	sy
 8006a6e:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006a70:	bf00      	nop
 8006a72:	e7fe      	b.n	8006a72 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006a74:	f001 ff52 	bl	800891c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a80:	68f9      	ldr	r1, [r7, #12]
 8006a82:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006a84:	fb01 f303 	mul.w	r3, r1, r3
 8006a88:	441a      	add	r2, r3
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2200      	movs	r2, #0
 8006a92:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aa4:	3b01      	subs	r3, #1
 8006aa6:	68f9      	ldr	r1, [r7, #12]
 8006aa8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006aaa:	fb01 f303 	mul.w	r3, r1, r3
 8006aae:	441a      	add	r2, r3
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	22ff      	movs	r2, #255	; 0xff
 8006ab8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	22ff      	movs	r2, #255	; 0xff
 8006ac0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d109      	bne.n	8006ade <xQueueGenericReset+0x94>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	691b      	ldr	r3, [r3, #16]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00f      	beq.n	8006af2 <xQueueGenericReset+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	3310      	adds	r3, #16
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f001 fa32 	bl	8007f40 <xTaskRemoveFromEventList>
 8006adc:	e009      	b.n	8006af2 <xQueueGenericReset+0xa8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	3310      	adds	r3, #16
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f7ff ff02 	bl	80068ec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	3324      	adds	r3, #36	; 0x24
 8006aec:	4618      	mov	r0, r3
 8006aee:	f7ff fefd 	bl	80068ec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006af2:	f001 ff43 	bl	800897c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006af6:	2301      	movs	r3, #1
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3710      	adds	r7, #16
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}

08006b00 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b08e      	sub	sp, #56	; 0x38
 8006b04:	af02      	add	r7, sp, #8
 8006b06:	60f8      	str	r0, [r7, #12]
 8006b08:	60b9      	str	r1, [r7, #8]
 8006b0a:	607a      	str	r2, [r7, #4]
 8006b0c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d10a      	bne.n	8006b2a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b18:	f383 8811 	msr	BASEPRI, r3
 8006b1c:	f3bf 8f6f 	isb	sy
 8006b20:	f3bf 8f4f 	dsb	sy
 8006b24:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006b26:	bf00      	nop
 8006b28:	e7fe      	b.n	8006b28 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d10a      	bne.n	8006b46 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b34:	f383 8811 	msr	BASEPRI, r3
 8006b38:	f3bf 8f6f 	isb	sy
 8006b3c:	f3bf 8f4f 	dsb	sy
 8006b40:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006b42:	bf00      	nop
 8006b44:	e7fe      	b.n	8006b44 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d002      	beq.n	8006b52 <xQueueGenericCreateStatic+0x52>
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d001      	beq.n	8006b56 <xQueueGenericCreateStatic+0x56>
 8006b52:	2301      	movs	r3, #1
 8006b54:	e000      	b.n	8006b58 <xQueueGenericCreateStatic+0x58>
 8006b56:	2300      	movs	r3, #0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d10a      	bne.n	8006b72 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b60:	f383 8811 	msr	BASEPRI, r3
 8006b64:	f3bf 8f6f 	isb	sy
 8006b68:	f3bf 8f4f 	dsb	sy
 8006b6c:	623b      	str	r3, [r7, #32]
}
 8006b6e:	bf00      	nop
 8006b70:	e7fe      	b.n	8006b70 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d102      	bne.n	8006b7e <xQueueGenericCreateStatic+0x7e>
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d101      	bne.n	8006b82 <xQueueGenericCreateStatic+0x82>
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e000      	b.n	8006b84 <xQueueGenericCreateStatic+0x84>
 8006b82:	2300      	movs	r3, #0
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d10a      	bne.n	8006b9e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b8c:	f383 8811 	msr	BASEPRI, r3
 8006b90:	f3bf 8f6f 	isb	sy
 8006b94:	f3bf 8f4f 	dsb	sy
 8006b98:	61fb      	str	r3, [r7, #28]
}
 8006b9a:	bf00      	nop
 8006b9c:	e7fe      	b.n	8006b9c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006b9e:	2348      	movs	r3, #72	; 0x48
 8006ba0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	2b48      	cmp	r3, #72	; 0x48
 8006ba6:	d00a      	beq.n	8006bbe <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bac:	f383 8811 	msr	BASEPRI, r3
 8006bb0:	f3bf 8f6f 	isb	sy
 8006bb4:	f3bf 8f4f 	dsb	sy
 8006bb8:	61bb      	str	r3, [r7, #24]
}
 8006bba:	bf00      	nop
 8006bbc:	e7fe      	b.n	8006bbc <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d00d      	beq.n	8006be4 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006bc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006bd0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bd6:	9300      	str	r3, [sp, #0]
 8006bd8:	4613      	mov	r3, r2
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	68b9      	ldr	r1, [r7, #8]
 8006bde:	68f8      	ldr	r0, [r7, #12]
 8006be0:	f000 f843 	bl	8006c6a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3730      	adds	r7, #48	; 0x30
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}

08006bee <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006bee:	b580      	push	{r7, lr}
 8006bf0:	b08a      	sub	sp, #40	; 0x28
 8006bf2:	af02      	add	r7, sp, #8
 8006bf4:	60f8      	str	r0, [r7, #12]
 8006bf6:	60b9      	str	r1, [r7, #8]
 8006bf8:	4613      	mov	r3, r2
 8006bfa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d10a      	bne.n	8006c18 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c06:	f383 8811 	msr	BASEPRI, r3
 8006c0a:	f3bf 8f6f 	isb	sy
 8006c0e:	f3bf 8f4f 	dsb	sy
 8006c12:	613b      	str	r3, [r7, #16]
}
 8006c14:	bf00      	nop
 8006c16:	e7fe      	b.n	8006c16 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d102      	bne.n	8006c24 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	61fb      	str	r3, [r7, #28]
 8006c22:	e004      	b.n	8006c2e <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	68ba      	ldr	r2, [r7, #8]
 8006c28:	fb02 f303 	mul.w	r3, r2, r3
 8006c2c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	3348      	adds	r3, #72	; 0x48
 8006c32:	4618      	mov	r0, r3
 8006c34:	f001 ff72 	bl	8008b1c <pvPortMalloc>
 8006c38:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006c3a:	69bb      	ldr	r3, [r7, #24]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d00f      	beq.n	8006c60 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8006c40:	69bb      	ldr	r3, [r7, #24]
 8006c42:	3348      	adds	r3, #72	; 0x48
 8006c44:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006c46:	69bb      	ldr	r3, [r7, #24]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006c4e:	79fa      	ldrb	r2, [r7, #7]
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	9300      	str	r3, [sp, #0]
 8006c54:	4613      	mov	r3, r2
 8006c56:	697a      	ldr	r2, [r7, #20]
 8006c58:	68b9      	ldr	r1, [r7, #8]
 8006c5a:	68f8      	ldr	r0, [r7, #12]
 8006c5c:	f000 f805 	bl	8006c6a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006c60:	69bb      	ldr	r3, [r7, #24]
	}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3720      	adds	r7, #32
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}

08006c6a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006c6a:	b580      	push	{r7, lr}
 8006c6c:	b084      	sub	sp, #16
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	60f8      	str	r0, [r7, #12]
 8006c72:	60b9      	str	r1, [r7, #8]
 8006c74:	607a      	str	r2, [r7, #4]
 8006c76:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d103      	bne.n	8006c86 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006c7e:	69bb      	ldr	r3, [r7, #24]
 8006c80:	69ba      	ldr	r2, [r7, #24]
 8006c82:	601a      	str	r2, [r3, #0]
 8006c84:	e002      	b.n	8006c8c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006c86:	69bb      	ldr	r3, [r7, #24]
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	68fa      	ldr	r2, [r7, #12]
 8006c90:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006c92:	69bb      	ldr	r3, [r7, #24]
 8006c94:	68ba      	ldr	r2, [r7, #8]
 8006c96:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006c98:	2101      	movs	r1, #1
 8006c9a:	69b8      	ldr	r0, [r7, #24]
 8006c9c:	f7ff fed5 	bl	8006a4a <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006ca0:	bf00      	nop
 8006ca2:	3710      	adds	r7, #16
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}

08006ca8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b08e      	sub	sp, #56	; 0x38
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	60f8      	str	r0, [r7, #12]
 8006cb0:	60b9      	str	r1, [r7, #8]
 8006cb2:	607a      	str	r2, [r7, #4]
 8006cb4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d10a      	bne.n	8006cda <xQueueGenericSend+0x32>
	__asm volatile
 8006cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cc8:	f383 8811 	msr	BASEPRI, r3
 8006ccc:	f3bf 8f6f 	isb	sy
 8006cd0:	f3bf 8f4f 	dsb	sy
 8006cd4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006cd6:	bf00      	nop
 8006cd8:	e7fe      	b.n	8006cd8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d103      	bne.n	8006ce8 <xQueueGenericSend+0x40>
 8006ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d101      	bne.n	8006cec <xQueueGenericSend+0x44>
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e000      	b.n	8006cee <xQueueGenericSend+0x46>
 8006cec:	2300      	movs	r3, #0
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d10a      	bne.n	8006d08 <xQueueGenericSend+0x60>
	__asm volatile
 8006cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cf6:	f383 8811 	msr	BASEPRI, r3
 8006cfa:	f3bf 8f6f 	isb	sy
 8006cfe:	f3bf 8f4f 	dsb	sy
 8006d02:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006d04:	bf00      	nop
 8006d06:	e7fe      	b.n	8006d06 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	2b02      	cmp	r3, #2
 8006d0c:	d103      	bne.n	8006d16 <xQueueGenericSend+0x6e>
 8006d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d12:	2b01      	cmp	r3, #1
 8006d14:	d101      	bne.n	8006d1a <xQueueGenericSend+0x72>
 8006d16:	2301      	movs	r3, #1
 8006d18:	e000      	b.n	8006d1c <xQueueGenericSend+0x74>
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d10a      	bne.n	8006d36 <xQueueGenericSend+0x8e>
	__asm volatile
 8006d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d24:	f383 8811 	msr	BASEPRI, r3
 8006d28:	f3bf 8f6f 	isb	sy
 8006d2c:	f3bf 8f4f 	dsb	sy
 8006d30:	623b      	str	r3, [r7, #32]
}
 8006d32:	bf00      	nop
 8006d34:	e7fe      	b.n	8006d34 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006d36:	f001 fabd 	bl	80082b4 <xTaskGetSchedulerState>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d102      	bne.n	8006d46 <xQueueGenericSend+0x9e>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d101      	bne.n	8006d4a <xQueueGenericSend+0xa2>
 8006d46:	2301      	movs	r3, #1
 8006d48:	e000      	b.n	8006d4c <xQueueGenericSend+0xa4>
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d10a      	bne.n	8006d66 <xQueueGenericSend+0xbe>
	__asm volatile
 8006d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d54:	f383 8811 	msr	BASEPRI, r3
 8006d58:	f3bf 8f6f 	isb	sy
 8006d5c:	f3bf 8f4f 	dsb	sy
 8006d60:	61fb      	str	r3, [r7, #28]
}
 8006d62:	bf00      	nop
 8006d64:	e7fe      	b.n	8006d64 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d66:	f001 fdd9 	bl	800891c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d302      	bcc.n	8006d7c <xQueueGenericSend+0xd4>
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	2b02      	cmp	r3, #2
 8006d7a:	d112      	bne.n	8006da2 <xQueueGenericSend+0xfa>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d7c:	683a      	ldr	r2, [r7, #0]
 8006d7e:	68b9      	ldr	r1, [r7, #8]
 8006d80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d82:	f000 fc08 	bl	8007596 <prvCopyDataToQueue>
 8006d86:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d004      	beq.n	8006d9a <xQueueGenericSend+0xf2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d92:	3324      	adds	r3, #36	; 0x24
 8006d94:	4618      	mov	r0, r3
 8006d96:	f001 f8d3 	bl	8007f40 <xTaskRemoveFromEventList>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006d9a:	f001 fdef 	bl	800897c <vPortExitCritical>
				return pdPASS;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e062      	b.n	8006e68 <xQueueGenericSend+0x1c0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d103      	bne.n	8006db0 <xQueueGenericSend+0x108>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006da8:	f001 fde8 	bl	800897c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006dac:	2300      	movs	r3, #0
 8006dae:	e05b      	b.n	8006e68 <xQueueGenericSend+0x1c0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006db0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d106      	bne.n	8006dc4 <xQueueGenericSend+0x11c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006db6:	f107 0314 	add.w	r3, r7, #20
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f001 f922 	bl	8008004 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006dc4:	f001 fdda 	bl	800897c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006dc8:	f000 ff06 	bl	8007bd8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006dcc:	f001 fda6 	bl	800891c <vPortEnterCritical>
 8006dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006dd6:	b25b      	sxtb	r3, r3
 8006dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ddc:	d103      	bne.n	8006de6 <xQueueGenericSend+0x13e>
 8006dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006dec:	b25b      	sxtb	r3, r3
 8006dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006df2:	d103      	bne.n	8006dfc <xQueueGenericSend+0x154>
 8006df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006df6:	2200      	movs	r2, #0
 8006df8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006dfc:	f001 fdbe 	bl	800897c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006e00:	1d3a      	adds	r2, r7, #4
 8006e02:	f107 0314 	add.w	r3, r7, #20
 8006e06:	4611      	mov	r1, r2
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f001 f911 	bl	8008030 <xTaskCheckForTimeOut>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d123      	bne.n	8006e5c <xQueueGenericSend+0x1b4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006e14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e16:	f000 fcb6 	bl	8007786 <prvIsQueueFull>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d017      	beq.n	8006e50 <xQueueGenericSend+0x1a8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e22:	3310      	adds	r3, #16
 8006e24:	687a      	ldr	r2, [r7, #4]
 8006e26:	4611      	mov	r1, r2
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f001 f865 	bl	8007ef8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006e2e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e30:	f000 fc41 	bl	80076b6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006e34:	f000 fede 	bl	8007bf4 <xTaskResumeAll>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d193      	bne.n	8006d66 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006e3e:	4b0c      	ldr	r3, [pc, #48]	; (8006e70 <xQueueGenericSend+0x1c8>)
 8006e40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e44:	601a      	str	r2, [r3, #0]
 8006e46:	f3bf 8f4f 	dsb	sy
 8006e4a:	f3bf 8f6f 	isb	sy
 8006e4e:	e78a      	b.n	8006d66 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006e50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e52:	f000 fc30 	bl	80076b6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006e56:	f000 fecd 	bl	8007bf4 <xTaskResumeAll>
 8006e5a:	e784      	b.n	8006d66 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006e5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006e5e:	f000 fc2a 	bl	80076b6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006e62:	f000 fec7 	bl	8007bf4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006e66:	2300      	movs	r3, #0
		}
	}
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3738      	adds	r7, #56	; 0x38
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}
 8006e70:	e000ed04 	.word	0xe000ed04

08006e74 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b08e      	sub	sp, #56	; 0x38
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	60f8      	str	r0, [r7, #12]
 8006e7c:	60b9      	str	r1, [r7, #8]
 8006e7e:	607a      	str	r2, [r7, #4]
 8006e80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d10a      	bne.n	8006ea2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e90:	f383 8811 	msr	BASEPRI, r3
 8006e94:	f3bf 8f6f 	isb	sy
 8006e98:	f3bf 8f4f 	dsb	sy
 8006e9c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006e9e:	bf00      	nop
 8006ea0:	e7fe      	b.n	8006ea0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d103      	bne.n	8006eb0 <xQueueGenericSendFromISR+0x3c>
 8006ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d101      	bne.n	8006eb4 <xQueueGenericSendFromISR+0x40>
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e000      	b.n	8006eb6 <xQueueGenericSendFromISR+0x42>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d10a      	bne.n	8006ed0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ebe:	f383 8811 	msr	BASEPRI, r3
 8006ec2:	f3bf 8f6f 	isb	sy
 8006ec6:	f3bf 8f4f 	dsb	sy
 8006eca:	623b      	str	r3, [r7, #32]
}
 8006ecc:	bf00      	nop
 8006ece:	e7fe      	b.n	8006ece <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	2b02      	cmp	r3, #2
 8006ed4:	d103      	bne.n	8006ede <xQueueGenericSendFromISR+0x6a>
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d101      	bne.n	8006ee2 <xQueueGenericSendFromISR+0x6e>
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e000      	b.n	8006ee4 <xQueueGenericSendFromISR+0x70>
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d10a      	bne.n	8006efe <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eec:	f383 8811 	msr	BASEPRI, r3
 8006ef0:	f3bf 8f6f 	isb	sy
 8006ef4:	f3bf 8f4f 	dsb	sy
 8006ef8:	61fb      	str	r3, [r7, #28]
}
 8006efa:	bf00      	nop
 8006efc:	e7fe      	b.n	8006efc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006efe:	f001 fdcf 	bl	8008aa0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006f02:	f3ef 8211 	mrs	r2, BASEPRI
 8006f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f0a:	f383 8811 	msr	BASEPRI, r3
 8006f0e:	f3bf 8f6f 	isb	sy
 8006f12:	f3bf 8f4f 	dsb	sy
 8006f16:	61ba      	str	r2, [r7, #24]
 8006f18:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006f1a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d302      	bcc.n	8006f30 <xQueueGenericSendFromISR+0xbc>
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d12c      	bne.n	8006f8a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006f3a:	683a      	ldr	r2, [r7, #0]
 8006f3c:	68b9      	ldr	r1, [r7, #8]
 8006f3e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006f40:	f000 fb29 	bl	8007596 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006f44:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8006f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f4c:	d112      	bne.n	8006f74 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d016      	beq.n	8006f84 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f58:	3324      	adds	r3, #36	; 0x24
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f000 fff0 	bl	8007f40 <xTaskRemoveFromEventList>
 8006f60:	4603      	mov	r3, r0
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d00e      	beq.n	8006f84 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d00b      	beq.n	8006f84 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	601a      	str	r2, [r3, #0]
 8006f72:	e007      	b.n	8006f84 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006f74:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006f78:	3301      	adds	r3, #1
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	b25a      	sxtb	r2, r3
 8006f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006f84:	2301      	movs	r3, #1
 8006f86:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006f88:	e001      	b.n	8006f8e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	637b      	str	r3, [r7, #52]	; 0x34
 8006f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f90:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006f98:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006f9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3738      	adds	r7, #56	; 0x38
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b08e      	sub	sp, #56	; 0x38
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
 8006fac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d10a      	bne.n	8006fce <xQueueGiveFromISR+0x2a>
	__asm volatile
 8006fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fbc:	f383 8811 	msr	BASEPRI, r3
 8006fc0:	f3bf 8f6f 	isb	sy
 8006fc4:	f3bf 8f4f 	dsb	sy
 8006fc8:	623b      	str	r3, [r7, #32]
}
 8006fca:	bf00      	nop
 8006fcc:	e7fe      	b.n	8006fcc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d00a      	beq.n	8006fec <xQueueGiveFromISR+0x48>
	__asm volatile
 8006fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fda:	f383 8811 	msr	BASEPRI, r3
 8006fde:	f3bf 8f6f 	isb	sy
 8006fe2:	f3bf 8f4f 	dsb	sy
 8006fe6:	61fb      	str	r3, [r7, #28]
}
 8006fe8:	bf00      	nop
 8006fea:	e7fe      	b.n	8006fea <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8006fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d103      	bne.n	8006ffc <xQueueGiveFromISR+0x58>
 8006ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d101      	bne.n	8007000 <xQueueGiveFromISR+0x5c>
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e000      	b.n	8007002 <xQueueGiveFromISR+0x5e>
 8007000:	2300      	movs	r3, #0
 8007002:	2b00      	cmp	r3, #0
 8007004:	d10a      	bne.n	800701c <xQueueGiveFromISR+0x78>
	__asm volatile
 8007006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800700a:	f383 8811 	msr	BASEPRI, r3
 800700e:	f3bf 8f6f 	isb	sy
 8007012:	f3bf 8f4f 	dsb	sy
 8007016:	61bb      	str	r3, [r7, #24]
}
 8007018:	bf00      	nop
 800701a:	e7fe      	b.n	800701a <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800701c:	f001 fd40 	bl	8008aa0 <vPortValidateInterruptPriority>
	__asm volatile
 8007020:	f3ef 8211 	mrs	r2, BASEPRI
 8007024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007028:	f383 8811 	msr	BASEPRI, r3
 800702c:	f3bf 8f6f 	isb	sy
 8007030:	f3bf 8f4f 	dsb	sy
 8007034:	617a      	str	r2, [r7, #20]
 8007036:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007038:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800703a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800703c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800703e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007040:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007046:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007048:	429a      	cmp	r2, r3
 800704a:	d22b      	bcs.n	80070a4 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800704c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800704e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007052:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007058:	1c5a      	adds	r2, r3, #1
 800705a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800705c:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800705e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007066:	d112      	bne.n	800708e <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800706a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800706c:	2b00      	cmp	r3, #0
 800706e:	d016      	beq.n	800709e <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007072:	3324      	adds	r3, #36	; 0x24
 8007074:	4618      	mov	r0, r3
 8007076:	f000 ff63 	bl	8007f40 <xTaskRemoveFromEventList>
 800707a:	4603      	mov	r3, r0
 800707c:	2b00      	cmp	r3, #0
 800707e:	d00e      	beq.n	800709e <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d00b      	beq.n	800709e <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	2201      	movs	r2, #1
 800708a:	601a      	str	r2, [r3, #0]
 800708c:	e007      	b.n	800709e <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800708e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007092:	3301      	adds	r3, #1
 8007094:	b2db      	uxtb	r3, r3
 8007096:	b25a      	sxtb	r2, r3
 8007098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800709a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800709e:	2301      	movs	r3, #1
 80070a0:	637b      	str	r3, [r7, #52]	; 0x34
 80070a2:	e001      	b.n	80070a8 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80070a4:	2300      	movs	r3, #0
 80070a6:	637b      	str	r3, [r7, #52]	; 0x34
 80070a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070aa:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f383 8811 	msr	BASEPRI, r3
}
 80070b2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80070b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80070b6:	4618      	mov	r0, r3
 80070b8:	3738      	adds	r7, #56	; 0x38
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bd80      	pop	{r7, pc}
	...

080070c0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b08c      	sub	sp, #48	; 0x30
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	60f8      	str	r0, [r7, #12]
 80070c8:	60b9      	str	r1, [r7, #8]
 80070ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80070cc:	2300      	movs	r3, #0
 80070ce:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80070d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d10a      	bne.n	80070f0 <xQueueReceive+0x30>
	__asm volatile
 80070da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070de:	f383 8811 	msr	BASEPRI, r3
 80070e2:	f3bf 8f6f 	isb	sy
 80070e6:	f3bf 8f4f 	dsb	sy
 80070ea:	623b      	str	r3, [r7, #32]
}
 80070ec:	bf00      	nop
 80070ee:	e7fe      	b.n	80070ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d103      	bne.n	80070fe <xQueueReceive+0x3e>
 80070f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d101      	bne.n	8007102 <xQueueReceive+0x42>
 80070fe:	2301      	movs	r3, #1
 8007100:	e000      	b.n	8007104 <xQueueReceive+0x44>
 8007102:	2300      	movs	r3, #0
 8007104:	2b00      	cmp	r3, #0
 8007106:	d10a      	bne.n	800711e <xQueueReceive+0x5e>
	__asm volatile
 8007108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800710c:	f383 8811 	msr	BASEPRI, r3
 8007110:	f3bf 8f6f 	isb	sy
 8007114:	f3bf 8f4f 	dsb	sy
 8007118:	61fb      	str	r3, [r7, #28]
}
 800711a:	bf00      	nop
 800711c:	e7fe      	b.n	800711c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800711e:	f001 f8c9 	bl	80082b4 <xTaskGetSchedulerState>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d102      	bne.n	800712e <xQueueReceive+0x6e>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d101      	bne.n	8007132 <xQueueReceive+0x72>
 800712e:	2301      	movs	r3, #1
 8007130:	e000      	b.n	8007134 <xQueueReceive+0x74>
 8007132:	2300      	movs	r3, #0
 8007134:	2b00      	cmp	r3, #0
 8007136:	d10a      	bne.n	800714e <xQueueReceive+0x8e>
	__asm volatile
 8007138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800713c:	f383 8811 	msr	BASEPRI, r3
 8007140:	f3bf 8f6f 	isb	sy
 8007144:	f3bf 8f4f 	dsb	sy
 8007148:	61bb      	str	r3, [r7, #24]
}
 800714a:	bf00      	nop
 800714c:	e7fe      	b.n	800714c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800714e:	f001 fbe5 	bl	800891c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007156:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715a:	2b00      	cmp	r3, #0
 800715c:	d014      	beq.n	8007188 <xQueueReceive+0xc8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800715e:	68b9      	ldr	r1, [r7, #8]
 8007160:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007162:	f000 fa82 	bl	800766a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007168:	1e5a      	subs	r2, r3, #1
 800716a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800716c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800716e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007170:	691b      	ldr	r3, [r3, #16]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d004      	beq.n	8007180 <xQueueReceive+0xc0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007178:	3310      	adds	r3, #16
 800717a:	4618      	mov	r0, r3
 800717c:	f000 fee0 	bl	8007f40 <xTaskRemoveFromEventList>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007180:	f001 fbfc 	bl	800897c <vPortExitCritical>
				return pdPASS;
 8007184:	2301      	movs	r3, #1
 8007186:	e069      	b.n	800725c <xQueueReceive+0x19c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d103      	bne.n	8007196 <xQueueReceive+0xd6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800718e:	f001 fbf5 	bl	800897c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007192:	2300      	movs	r3, #0
 8007194:	e062      	b.n	800725c <xQueueReceive+0x19c>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007198:	2b00      	cmp	r3, #0
 800719a:	d106      	bne.n	80071aa <xQueueReceive+0xea>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800719c:	f107 0310 	add.w	r3, r7, #16
 80071a0:	4618      	mov	r0, r3
 80071a2:	f000 ff2f 	bl	8008004 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80071a6:	2301      	movs	r3, #1
 80071a8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80071aa:	f001 fbe7 	bl	800897c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80071ae:	f000 fd13 	bl	8007bd8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80071b2:	f001 fbb3 	bl	800891c <vPortEnterCritical>
 80071b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071bc:	b25b      	sxtb	r3, r3
 80071be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c2:	d103      	bne.n	80071cc <xQueueReceive+0x10c>
 80071c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071c6:	2200      	movs	r2, #0
 80071c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80071d2:	b25b      	sxtb	r3, r3
 80071d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071d8:	d103      	bne.n	80071e2 <xQueueReceive+0x122>
 80071da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071dc:	2200      	movs	r2, #0
 80071de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071e2:	f001 fbcb 	bl	800897c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071e6:	1d3a      	adds	r2, r7, #4
 80071e8:	f107 0310 	add.w	r3, r7, #16
 80071ec:	4611      	mov	r1, r2
 80071ee:	4618      	mov	r0, r3
 80071f0:	f000 ff1e 	bl	8008030 <xTaskCheckForTimeOut>
 80071f4:	4603      	mov	r3, r0
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d123      	bne.n	8007242 <xQueueReceive+0x182>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80071fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80071fc:	f000 faad 	bl	800775a <prvIsQueueEmpty>
 8007200:	4603      	mov	r3, r0
 8007202:	2b00      	cmp	r3, #0
 8007204:	d017      	beq.n	8007236 <xQueueReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007208:	3324      	adds	r3, #36	; 0x24
 800720a:	687a      	ldr	r2, [r7, #4]
 800720c:	4611      	mov	r1, r2
 800720e:	4618      	mov	r0, r3
 8007210:	f000 fe72 	bl	8007ef8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007214:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007216:	f000 fa4e 	bl	80076b6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800721a:	f000 fceb 	bl	8007bf4 <xTaskResumeAll>
 800721e:	4603      	mov	r3, r0
 8007220:	2b00      	cmp	r3, #0
 8007222:	d194      	bne.n	800714e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007224:	4b0f      	ldr	r3, [pc, #60]	; (8007264 <xQueueReceive+0x1a4>)
 8007226:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800722a:	601a      	str	r2, [r3, #0]
 800722c:	f3bf 8f4f 	dsb	sy
 8007230:	f3bf 8f6f 	isb	sy
 8007234:	e78b      	b.n	800714e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007236:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007238:	f000 fa3d 	bl	80076b6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800723c:	f000 fcda 	bl	8007bf4 <xTaskResumeAll>
 8007240:	e785      	b.n	800714e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007242:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007244:	f000 fa37 	bl	80076b6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007248:	f000 fcd4 	bl	8007bf4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800724c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800724e:	f000 fa84 	bl	800775a <prvIsQueueEmpty>
 8007252:	4603      	mov	r3, r0
 8007254:	2b00      	cmp	r3, #0
 8007256:	f43f af7a 	beq.w	800714e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800725a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800725c:	4618      	mov	r0, r3
 800725e:	3730      	adds	r7, #48	; 0x30
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}
 8007264:	e000ed04 	.word	0xe000ed04

08007268 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b08e      	sub	sp, #56	; 0x38
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
 8007270:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007272:	2300      	movs	r3, #0
 8007274:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800727a:	2300      	movs	r3, #0
 800727c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800727e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007280:	2b00      	cmp	r3, #0
 8007282:	d10a      	bne.n	800729a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8007284:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007288:	f383 8811 	msr	BASEPRI, r3
 800728c:	f3bf 8f6f 	isb	sy
 8007290:	f3bf 8f4f 	dsb	sy
 8007294:	623b      	str	r3, [r7, #32]
}
 8007296:	bf00      	nop
 8007298:	e7fe      	b.n	8007298 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800729a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800729c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d00a      	beq.n	80072b8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80072a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a6:	f383 8811 	msr	BASEPRI, r3
 80072aa:	f3bf 8f6f 	isb	sy
 80072ae:	f3bf 8f4f 	dsb	sy
 80072b2:	61fb      	str	r3, [r7, #28]
}
 80072b4:	bf00      	nop
 80072b6:	e7fe      	b.n	80072b6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80072b8:	f000 fffc 	bl	80082b4 <xTaskGetSchedulerState>
 80072bc:	4603      	mov	r3, r0
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d102      	bne.n	80072c8 <xQueueSemaphoreTake+0x60>
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d101      	bne.n	80072cc <xQueueSemaphoreTake+0x64>
 80072c8:	2301      	movs	r3, #1
 80072ca:	e000      	b.n	80072ce <xQueueSemaphoreTake+0x66>
 80072cc:	2300      	movs	r3, #0
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d10a      	bne.n	80072e8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80072d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072d6:	f383 8811 	msr	BASEPRI, r3
 80072da:	f3bf 8f6f 	isb	sy
 80072de:	f3bf 8f4f 	dsb	sy
 80072e2:	61bb      	str	r3, [r7, #24]
}
 80072e4:	bf00      	nop
 80072e6:	e7fe      	b.n	80072e6 <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80072e8:	f001 fb18 	bl	800891c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80072ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072f0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80072f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d019      	beq.n	800732c <xQueueSemaphoreTake+0xc4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80072f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072fa:	1e5a      	subs	r2, r3, #1
 80072fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072fe:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d104      	bne.n	8007312 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8007308:	f001 f99e 	bl	8008648 <pvTaskIncrementMutexHeldCount>
 800730c:	4602      	mov	r2, r0
 800730e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007310:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007314:	691b      	ldr	r3, [r3, #16]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d004      	beq.n	8007324 <xQueueSemaphoreTake+0xbc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800731a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800731c:	3310      	adds	r3, #16
 800731e:	4618      	mov	r0, r3
 8007320:	f000 fe0e 	bl	8007f40 <xTaskRemoveFromEventList>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007324:	f001 fb2a 	bl	800897c <vPortExitCritical>
				return pdPASS;
 8007328:	2301      	movs	r3, #1
 800732a:	e097      	b.n	800745c <xQueueSemaphoreTake+0x1f4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d111      	bne.n	8007356 <xQueueSemaphoreTake+0xee>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007334:	2b00      	cmp	r3, #0
 8007336:	d00a      	beq.n	800734e <xQueueSemaphoreTake+0xe6>
	__asm volatile
 8007338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800733c:	f383 8811 	msr	BASEPRI, r3
 8007340:	f3bf 8f6f 	isb	sy
 8007344:	f3bf 8f4f 	dsb	sy
 8007348:	617b      	str	r3, [r7, #20]
}
 800734a:	bf00      	nop
 800734c:	e7fe      	b.n	800734c <xQueueSemaphoreTake+0xe4>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800734e:	f001 fb15 	bl	800897c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007352:	2300      	movs	r3, #0
 8007354:	e082      	b.n	800745c <xQueueSemaphoreTake+0x1f4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007356:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007358:	2b00      	cmp	r3, #0
 800735a:	d106      	bne.n	800736a <xQueueSemaphoreTake+0x102>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800735c:	f107 030c 	add.w	r3, r7, #12
 8007360:	4618      	mov	r0, r3
 8007362:	f000 fe4f 	bl	8008004 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007366:	2301      	movs	r3, #1
 8007368:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800736a:	f001 fb07 	bl	800897c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800736e:	f000 fc33 	bl	8007bd8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007372:	f001 fad3 	bl	800891c <vPortEnterCritical>
 8007376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007378:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800737c:	b25b      	sxtb	r3, r3
 800737e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007382:	d103      	bne.n	800738c <xQueueSemaphoreTake+0x124>
 8007384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007386:	2200      	movs	r2, #0
 8007388:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800738c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800738e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007392:	b25b      	sxtb	r3, r3
 8007394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007398:	d103      	bne.n	80073a2 <xQueueSemaphoreTake+0x13a>
 800739a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800739c:	2200      	movs	r2, #0
 800739e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80073a2:	f001 faeb 	bl	800897c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80073a6:	463a      	mov	r2, r7
 80073a8:	f107 030c 	add.w	r3, r7, #12
 80073ac:	4611      	mov	r1, r2
 80073ae:	4618      	mov	r0, r3
 80073b0:	f000 fe3e 	bl	8008030 <xTaskCheckForTimeOut>
 80073b4:	4603      	mov	r3, r0
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d132      	bne.n	8007420 <xQueueSemaphoreTake+0x1b8>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80073ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80073bc:	f000 f9cd 	bl	800775a <prvIsQueueEmpty>
 80073c0:	4603      	mov	r3, r0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d026      	beq.n	8007414 <xQueueSemaphoreTake+0x1ac>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80073c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d109      	bne.n	80073e2 <xQueueSemaphoreTake+0x17a>
					{
						taskENTER_CRITICAL();
 80073ce:	f001 faa5 	bl	800891c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80073d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	4618      	mov	r0, r3
 80073d8:	f000 ff8a 	bl	80082f0 <xTaskPriorityInherit>
 80073dc:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80073de:	f001 facd 	bl	800897c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80073e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073e4:	3324      	adds	r3, #36	; 0x24
 80073e6:	683a      	ldr	r2, [r7, #0]
 80073e8:	4611      	mov	r1, r2
 80073ea:	4618      	mov	r0, r3
 80073ec:	f000 fd84 	bl	8007ef8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80073f0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80073f2:	f000 f960 	bl	80076b6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80073f6:	f000 fbfd 	bl	8007bf4 <xTaskResumeAll>
 80073fa:	4603      	mov	r3, r0
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	f47f af73 	bne.w	80072e8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8007402:	4b18      	ldr	r3, [pc, #96]	; (8007464 <xQueueSemaphoreTake+0x1fc>)
 8007404:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007408:	601a      	str	r2, [r3, #0]
 800740a:	f3bf 8f4f 	dsb	sy
 800740e:	f3bf 8f6f 	isb	sy
 8007412:	e769      	b.n	80072e8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007414:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007416:	f000 f94e 	bl	80076b6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800741a:	f000 fbeb 	bl	8007bf4 <xTaskResumeAll>
 800741e:	e763      	b.n	80072e8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007420:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007422:	f000 f948 	bl	80076b6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007426:	f000 fbe5 	bl	8007bf4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800742a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800742c:	f000 f995 	bl	800775a <prvIsQueueEmpty>
 8007430:	4603      	mov	r3, r0
 8007432:	2b00      	cmp	r3, #0
 8007434:	f43f af58 	beq.w	80072e8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800743a:	2b00      	cmp	r3, #0
 800743c:	d00d      	beq.n	800745a <xQueueSemaphoreTake+0x1f2>
					{
						taskENTER_CRITICAL();
 800743e:	f001 fa6d 	bl	800891c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007442:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007444:	f000 f890 	bl	8007568 <prvGetDisinheritPriorityAfterTimeout>
 8007448:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800744a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007450:	4618      	mov	r0, r3
 8007452:	f001 f859 	bl	8008508 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007456:	f001 fa91 	bl	800897c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800745a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800745c:	4618      	mov	r0, r3
 800745e:	3738      	adds	r7, #56	; 0x38
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}
 8007464:	e000ed04 	.word	0xe000ed04

08007468 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b08e      	sub	sp, #56	; 0x38
 800746c:	af00      	add	r7, sp, #0
 800746e:	60f8      	str	r0, [r7, #12]
 8007470:	60b9      	str	r1, [r7, #8]
 8007472:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800747a:	2b00      	cmp	r3, #0
 800747c:	d10a      	bne.n	8007494 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800747e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007482:	f383 8811 	msr	BASEPRI, r3
 8007486:	f3bf 8f6f 	isb	sy
 800748a:	f3bf 8f4f 	dsb	sy
 800748e:	623b      	str	r3, [r7, #32]
}
 8007490:	bf00      	nop
 8007492:	e7fe      	b.n	8007492 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d103      	bne.n	80074a2 <xQueueReceiveFromISR+0x3a>
 800749a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800749c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d101      	bne.n	80074a6 <xQueueReceiveFromISR+0x3e>
 80074a2:	2301      	movs	r3, #1
 80074a4:	e000      	b.n	80074a8 <xQueueReceiveFromISR+0x40>
 80074a6:	2300      	movs	r3, #0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d10a      	bne.n	80074c2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80074ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074b0:	f383 8811 	msr	BASEPRI, r3
 80074b4:	f3bf 8f6f 	isb	sy
 80074b8:	f3bf 8f4f 	dsb	sy
 80074bc:	61fb      	str	r3, [r7, #28]
}
 80074be:	bf00      	nop
 80074c0:	e7fe      	b.n	80074c0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80074c2:	f001 faed 	bl	8008aa0 <vPortValidateInterruptPriority>
	__asm volatile
 80074c6:	f3ef 8211 	mrs	r2, BASEPRI
 80074ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ce:	f383 8811 	msr	BASEPRI, r3
 80074d2:	f3bf 8f6f 	isb	sy
 80074d6:	f3bf 8f4f 	dsb	sy
 80074da:	61ba      	str	r2, [r7, #24]
 80074dc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80074de:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80074e0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80074e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074e6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80074e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d02f      	beq.n	800754e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80074ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80074f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80074f8:	68b9      	ldr	r1, [r7, #8]
 80074fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80074fc:	f000 f8b5 	bl	800766a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007502:	1e5a      	subs	r2, r3, #1
 8007504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007506:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007508:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800750c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007510:	d112      	bne.n	8007538 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d016      	beq.n	8007548 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800751a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800751c:	3310      	adds	r3, #16
 800751e:	4618      	mov	r0, r3
 8007520:	f000 fd0e 	bl	8007f40 <xTaskRemoveFromEventList>
 8007524:	4603      	mov	r3, r0
 8007526:	2b00      	cmp	r3, #0
 8007528:	d00e      	beq.n	8007548 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d00b      	beq.n	8007548 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	601a      	str	r2, [r3, #0]
 8007536:	e007      	b.n	8007548 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007538:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800753c:	3301      	adds	r3, #1
 800753e:	b2db      	uxtb	r3, r3
 8007540:	b25a      	sxtb	r2, r3
 8007542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007544:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007548:	2301      	movs	r3, #1
 800754a:	637b      	str	r3, [r7, #52]	; 0x34
 800754c:	e001      	b.n	8007552 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800754e:	2300      	movs	r3, #0
 8007550:	637b      	str	r3, [r7, #52]	; 0x34
 8007552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007554:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	f383 8811 	msr	BASEPRI, r3
}
 800755c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800755e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007560:	4618      	mov	r0, r3
 8007562:	3738      	adds	r7, #56	; 0x38
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007568:	b480      	push	{r7}
 800756a:	b085      	sub	sp, #20
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007574:	2b00      	cmp	r3, #0
 8007576:	d006      	beq.n	8007586 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f1c3 0307 	rsb	r3, r3, #7
 8007582:	60fb      	str	r3, [r7, #12]
 8007584:	e001      	b.n	800758a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007586:	2300      	movs	r3, #0
 8007588:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800758a:	68fb      	ldr	r3, [r7, #12]
	}
 800758c:	4618      	mov	r0, r3
 800758e:	3714      	adds	r7, #20
 8007590:	46bd      	mov	sp, r7
 8007592:	bc80      	pop	{r7}
 8007594:	4770      	bx	lr

08007596 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007596:	b580      	push	{r7, lr}
 8007598:	b086      	sub	sp, #24
 800759a:	af00      	add	r7, sp, #0
 800759c:	60f8      	str	r0, [r7, #12]
 800759e:	60b9      	str	r1, [r7, #8]
 80075a0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80075a2:	2300      	movs	r3, #0
 80075a4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075aa:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d10d      	bne.n	80075d0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d14d      	bne.n	8007658 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	4618      	mov	r0, r3
 80075c2:	f000 ff1b 	bl	80083fc <xTaskPriorityDisinherit>
 80075c6:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2200      	movs	r2, #0
 80075cc:	605a      	str	r2, [r3, #4]
 80075ce:	e043      	b.n	8007658 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d119      	bne.n	800760a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	6898      	ldr	r0, [r3, #8]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075de:	461a      	mov	r2, r3
 80075e0:	68b9      	ldr	r1, [r7, #8]
 80075e2:	f001 fcbb 	bl	8008f5c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	689a      	ldr	r2, [r3, #8]
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ee:	441a      	add	r2, r3
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	689a      	ldr	r2, [r3, #8]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d32b      	bcc.n	8007658 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	609a      	str	r2, [r3, #8]
 8007608:	e026      	b.n	8007658 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	68d8      	ldr	r0, [r3, #12]
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007612:	461a      	mov	r2, r3
 8007614:	68b9      	ldr	r1, [r7, #8]
 8007616:	f001 fca1 	bl	8008f5c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	68da      	ldr	r2, [r3, #12]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007622:	425b      	negs	r3, r3
 8007624:	441a      	add	r2, r3
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	68da      	ldr	r2, [r3, #12]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	429a      	cmp	r2, r3
 8007634:	d207      	bcs.n	8007646 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	685a      	ldr	r2, [r3, #4]
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800763e:	425b      	negs	r3, r3
 8007640:	441a      	add	r2, r3
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2b02      	cmp	r3, #2
 800764a:	d105      	bne.n	8007658 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d002      	beq.n	8007658 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	3b01      	subs	r3, #1
 8007656:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	1c5a      	adds	r2, r3, #1
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007660:	697b      	ldr	r3, [r7, #20]
}
 8007662:	4618      	mov	r0, r3
 8007664:	3718      	adds	r7, #24
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}

0800766a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800766a:	b580      	push	{r7, lr}
 800766c:	b082      	sub	sp, #8
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
 8007672:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007678:	2b00      	cmp	r3, #0
 800767a:	d018      	beq.n	80076ae <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	68da      	ldr	r2, [r3, #12]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007684:	441a      	add	r2, r3
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	68da      	ldr	r2, [r3, #12]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	429a      	cmp	r2, r3
 8007694:	d303      	bcc.n	800769e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681a      	ldr	r2, [r3, #0]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	68d9      	ldr	r1, [r3, #12]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076a6:	461a      	mov	r2, r3
 80076a8:	6838      	ldr	r0, [r7, #0]
 80076aa:	f001 fc57 	bl	8008f5c <memcpy>
	}
}
 80076ae:	bf00      	nop
 80076b0:	3708      	adds	r7, #8
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}

080076b6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80076b6:	b580      	push	{r7, lr}
 80076b8:	b084      	sub	sp, #16
 80076ba:	af00      	add	r7, sp, #0
 80076bc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80076be:	f001 f92d 	bl	800891c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80076c8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80076ca:	e011      	b.n	80076f0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d012      	beq.n	80076fa <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	3324      	adds	r3, #36	; 0x24
 80076d8:	4618      	mov	r0, r3
 80076da:	f000 fc31 	bl	8007f40 <xTaskRemoveFromEventList>
 80076de:	4603      	mov	r3, r0
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d001      	beq.n	80076e8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80076e4:	f000 fd06 	bl	80080f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80076e8:	7bfb      	ldrb	r3, [r7, #15]
 80076ea:	3b01      	subs	r3, #1
 80076ec:	b2db      	uxtb	r3, r3
 80076ee:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80076f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	dce9      	bgt.n	80076cc <prvUnlockQueue+0x16>
 80076f8:	e000      	b.n	80076fc <prvUnlockQueue+0x46>
					break;
 80076fa:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	22ff      	movs	r2, #255	; 0xff
 8007700:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007704:	f001 f93a 	bl	800897c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007708:	f001 f908 	bl	800891c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007712:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007714:	e011      	b.n	800773a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	691b      	ldr	r3, [r3, #16]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d012      	beq.n	8007744 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	3310      	adds	r3, #16
 8007722:	4618      	mov	r0, r3
 8007724:	f000 fc0c 	bl	8007f40 <xTaskRemoveFromEventList>
 8007728:	4603      	mov	r3, r0
 800772a:	2b00      	cmp	r3, #0
 800772c:	d001      	beq.n	8007732 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800772e:	f000 fce1 	bl	80080f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007732:	7bbb      	ldrb	r3, [r7, #14]
 8007734:	3b01      	subs	r3, #1
 8007736:	b2db      	uxtb	r3, r3
 8007738:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800773a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800773e:	2b00      	cmp	r3, #0
 8007740:	dce9      	bgt.n	8007716 <prvUnlockQueue+0x60>
 8007742:	e000      	b.n	8007746 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007744:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	22ff      	movs	r2, #255	; 0xff
 800774a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800774e:	f001 f915 	bl	800897c <vPortExitCritical>
}
 8007752:	bf00      	nop
 8007754:	3710      	adds	r7, #16
 8007756:	46bd      	mov	sp, r7
 8007758:	bd80      	pop	{r7, pc}

0800775a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800775a:	b580      	push	{r7, lr}
 800775c:	b084      	sub	sp, #16
 800775e:	af00      	add	r7, sp, #0
 8007760:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007762:	f001 f8db 	bl	800891c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800776a:	2b00      	cmp	r3, #0
 800776c:	d102      	bne.n	8007774 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800776e:	2301      	movs	r3, #1
 8007770:	60fb      	str	r3, [r7, #12]
 8007772:	e001      	b.n	8007778 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007774:	2300      	movs	r3, #0
 8007776:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007778:	f001 f900 	bl	800897c <vPortExitCritical>

	return xReturn;
 800777c:	68fb      	ldr	r3, [r7, #12]
}
 800777e:	4618      	mov	r0, r3
 8007780:	3710      	adds	r7, #16
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}

08007786 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007786:	b580      	push	{r7, lr}
 8007788:	b084      	sub	sp, #16
 800778a:	af00      	add	r7, sp, #0
 800778c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800778e:	f001 f8c5 	bl	800891c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800779a:	429a      	cmp	r2, r3
 800779c:	d102      	bne.n	80077a4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800779e:	2301      	movs	r3, #1
 80077a0:	60fb      	str	r3, [r7, #12]
 80077a2:	e001      	b.n	80077a8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80077a4:	2300      	movs	r3, #0
 80077a6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80077a8:	f001 f8e8 	bl	800897c <vPortExitCritical>

	return xReturn;
 80077ac:	68fb      	ldr	r3, [r7, #12]
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3710      	adds	r7, #16
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}

080077b6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80077b6:	b580      	push	{r7, lr}
 80077b8:	b08e      	sub	sp, #56	; 0x38
 80077ba:	af04      	add	r7, sp, #16
 80077bc:	60f8      	str	r0, [r7, #12]
 80077be:	60b9      	str	r1, [r7, #8]
 80077c0:	607a      	str	r2, [r7, #4]
 80077c2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80077c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d10a      	bne.n	80077e0 <xTaskCreateStatic+0x2a>
	__asm volatile
 80077ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ce:	f383 8811 	msr	BASEPRI, r3
 80077d2:	f3bf 8f6f 	isb	sy
 80077d6:	f3bf 8f4f 	dsb	sy
 80077da:	623b      	str	r3, [r7, #32]
}
 80077dc:	bf00      	nop
 80077de:	e7fe      	b.n	80077de <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80077e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d10a      	bne.n	80077fc <xTaskCreateStatic+0x46>
	__asm volatile
 80077e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ea:	f383 8811 	msr	BASEPRI, r3
 80077ee:	f3bf 8f6f 	isb	sy
 80077f2:	f3bf 8f4f 	dsb	sy
 80077f6:	61fb      	str	r3, [r7, #28]
}
 80077f8:	bf00      	nop
 80077fa:	e7fe      	b.n	80077fa <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80077fc:	2354      	movs	r3, #84	; 0x54
 80077fe:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	2b54      	cmp	r3, #84	; 0x54
 8007804:	d00a      	beq.n	800781c <xTaskCreateStatic+0x66>
	__asm volatile
 8007806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800780a:	f383 8811 	msr	BASEPRI, r3
 800780e:	f3bf 8f6f 	isb	sy
 8007812:	f3bf 8f4f 	dsb	sy
 8007816:	61bb      	str	r3, [r7, #24]
}
 8007818:	bf00      	nop
 800781a:	e7fe      	b.n	800781a <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800781c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800781e:	2b00      	cmp	r3, #0
 8007820:	d01e      	beq.n	8007860 <xTaskCreateStatic+0xaa>
 8007822:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007824:	2b00      	cmp	r3, #0
 8007826:	d01b      	beq.n	8007860 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800782a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800782c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800782e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007830:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007834:	2202      	movs	r2, #2
 8007836:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800783a:	2300      	movs	r3, #0
 800783c:	9303      	str	r3, [sp, #12]
 800783e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007840:	9302      	str	r3, [sp, #8]
 8007842:	f107 0314 	add.w	r3, r7, #20
 8007846:	9301      	str	r3, [sp, #4]
 8007848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800784a:	9300      	str	r3, [sp, #0]
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	68b9      	ldr	r1, [r7, #8]
 8007852:	68f8      	ldr	r0, [r7, #12]
 8007854:	f000 f850 	bl	80078f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007858:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800785a:	f000 f8cd 	bl	80079f8 <prvAddNewTaskToReadyList>
 800785e:	e001      	b.n	8007864 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8007860:	2300      	movs	r3, #0
 8007862:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007864:	697b      	ldr	r3, [r7, #20]
	}
 8007866:	4618      	mov	r0, r3
 8007868:	3728      	adds	r7, #40	; 0x28
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}

0800786e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800786e:	b580      	push	{r7, lr}
 8007870:	b08c      	sub	sp, #48	; 0x30
 8007872:	af04      	add	r7, sp, #16
 8007874:	60f8      	str	r0, [r7, #12]
 8007876:	60b9      	str	r1, [r7, #8]
 8007878:	603b      	str	r3, [r7, #0]
 800787a:	4613      	mov	r3, r2
 800787c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800787e:	88fb      	ldrh	r3, [r7, #6]
 8007880:	009b      	lsls	r3, r3, #2
 8007882:	4618      	mov	r0, r3
 8007884:	f001 f94a 	bl	8008b1c <pvPortMalloc>
 8007888:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d00e      	beq.n	80078ae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8007890:	2054      	movs	r0, #84	; 0x54
 8007892:	f001 f943 	bl	8008b1c <pvPortMalloc>
 8007896:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d003      	beq.n	80078a6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800789e:	69fb      	ldr	r3, [r7, #28]
 80078a0:	697a      	ldr	r2, [r7, #20]
 80078a2:	631a      	str	r2, [r3, #48]	; 0x30
 80078a4:	e005      	b.n	80078b2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80078a6:	6978      	ldr	r0, [r7, #20]
 80078a8:	f001 f9fc 	bl	8008ca4 <vPortFree>
 80078ac:	e001      	b.n	80078b2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80078ae:	2300      	movs	r3, #0
 80078b0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d017      	beq.n	80078e8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80078b8:	69fb      	ldr	r3, [r7, #28]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80078c0:	88fa      	ldrh	r2, [r7, #6]
 80078c2:	2300      	movs	r3, #0
 80078c4:	9303      	str	r3, [sp, #12]
 80078c6:	69fb      	ldr	r3, [r7, #28]
 80078c8:	9302      	str	r3, [sp, #8]
 80078ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078cc:	9301      	str	r3, [sp, #4]
 80078ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d0:	9300      	str	r3, [sp, #0]
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	68b9      	ldr	r1, [r7, #8]
 80078d6:	68f8      	ldr	r0, [r7, #12]
 80078d8:	f000 f80e 	bl	80078f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80078dc:	69f8      	ldr	r0, [r7, #28]
 80078de:	f000 f88b 	bl	80079f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80078e2:	2301      	movs	r3, #1
 80078e4:	61bb      	str	r3, [r7, #24]
 80078e6:	e002      	b.n	80078ee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80078e8:	f04f 33ff 	mov.w	r3, #4294967295
 80078ec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80078ee:	69bb      	ldr	r3, [r7, #24]
	}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3720      	adds	r7, #32
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b088      	sub	sp, #32
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
 8007904:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007908:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007910:	3b01      	subs	r3, #1
 8007912:	009b      	lsls	r3, r3, #2
 8007914:	4413      	add	r3, r2
 8007916:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007918:	69bb      	ldr	r3, [r7, #24]
 800791a:	f023 0307 	bic.w	r3, r3, #7
 800791e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007920:	69bb      	ldr	r3, [r7, #24]
 8007922:	f003 0307 	and.w	r3, r3, #7
 8007926:	2b00      	cmp	r3, #0
 8007928:	d00a      	beq.n	8007940 <prvInitialiseNewTask+0x48>
	__asm volatile
 800792a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800792e:	f383 8811 	msr	BASEPRI, r3
 8007932:	f3bf 8f6f 	isb	sy
 8007936:	f3bf 8f4f 	dsb	sy
 800793a:	617b      	str	r3, [r7, #20]
}
 800793c:	bf00      	nop
 800793e:	e7fe      	b.n	800793e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007940:	2300      	movs	r3, #0
 8007942:	61fb      	str	r3, [r7, #28]
 8007944:	e012      	b.n	800796c <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007946:	68ba      	ldr	r2, [r7, #8]
 8007948:	69fb      	ldr	r3, [r7, #28]
 800794a:	4413      	add	r3, r2
 800794c:	7819      	ldrb	r1, [r3, #0]
 800794e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007950:	69fb      	ldr	r3, [r7, #28]
 8007952:	4413      	add	r3, r2
 8007954:	3334      	adds	r3, #52	; 0x34
 8007956:	460a      	mov	r2, r1
 8007958:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800795a:	68ba      	ldr	r2, [r7, #8]
 800795c:	69fb      	ldr	r3, [r7, #28]
 800795e:	4413      	add	r3, r2
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d006      	beq.n	8007974 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007966:	69fb      	ldr	r3, [r7, #28]
 8007968:	3301      	adds	r3, #1
 800796a:	61fb      	str	r3, [r7, #28]
 800796c:	69fb      	ldr	r3, [r7, #28]
 800796e:	2b0f      	cmp	r3, #15
 8007970:	d9e9      	bls.n	8007946 <prvInitialiseNewTask+0x4e>
 8007972:	e000      	b.n	8007976 <prvInitialiseNewTask+0x7e>
		{
			break;
 8007974:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007978:	2200      	movs	r2, #0
 800797a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800797e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007980:	2b06      	cmp	r3, #6
 8007982:	d901      	bls.n	8007988 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007984:	2306      	movs	r3, #6
 8007986:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800798a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800798c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800798e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007990:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007992:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007996:	2200      	movs	r2, #0
 8007998:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800799a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800799c:	3304      	adds	r3, #4
 800799e:	4618      	mov	r0, r3
 80079a0:	f7fe ffc3 	bl	800692a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80079a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079a6:	3318      	adds	r3, #24
 80079a8:	4618      	mov	r0, r3
 80079aa:	f7fe ffbe 	bl	800692a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80079ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079b2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079b6:	f1c3 0207 	rsb	r2, r3, #7
 80079ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079bc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80079be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079c2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80079c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079c6:	2200      	movs	r2, #0
 80079c8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80079ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079cc:	2200      	movs	r2, #0
 80079ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80079d2:	683a      	ldr	r2, [r7, #0]
 80079d4:	68f9      	ldr	r1, [r7, #12]
 80079d6:	69b8      	ldr	r0, [r7, #24]
 80079d8:	f000 feb0 	bl	800873c <pxPortInitialiseStack>
 80079dc:	4602      	mov	r2, r0
 80079de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079e0:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80079e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d002      	beq.n	80079ee <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80079e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80079ee:	bf00      	nop
 80079f0:	3720      	adds	r7, #32
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}
	...

080079f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b082      	sub	sp, #8
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007a00:	f000 ff8c 	bl	800891c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007a04:	4b24      	ldr	r3, [pc, #144]	; (8007a98 <prvAddNewTaskToReadyList+0xa0>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	3301      	adds	r3, #1
 8007a0a:	4a23      	ldr	r2, [pc, #140]	; (8007a98 <prvAddNewTaskToReadyList+0xa0>)
 8007a0c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007a0e:	4b23      	ldr	r3, [pc, #140]	; (8007a9c <prvAddNewTaskToReadyList+0xa4>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d109      	bne.n	8007a2a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007a16:	4a21      	ldr	r2, [pc, #132]	; (8007a9c <prvAddNewTaskToReadyList+0xa4>)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007a1c:	4b1e      	ldr	r3, [pc, #120]	; (8007a98 <prvAddNewTaskToReadyList+0xa0>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d110      	bne.n	8007a46 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007a24:	f000 fb84 	bl	8008130 <prvInitialiseTaskLists>
 8007a28:	e00d      	b.n	8007a46 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007a2a:	4b1d      	ldr	r3, [pc, #116]	; (8007aa0 <prvAddNewTaskToReadyList+0xa8>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d109      	bne.n	8007a46 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007a32:	4b1a      	ldr	r3, [pc, #104]	; (8007a9c <prvAddNewTaskToReadyList+0xa4>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d802      	bhi.n	8007a46 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007a40:	4a16      	ldr	r2, [pc, #88]	; (8007a9c <prvAddNewTaskToReadyList+0xa4>)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007a46:	4b17      	ldr	r3, [pc, #92]	; (8007aa4 <prvAddNewTaskToReadyList+0xac>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	3301      	adds	r3, #1
 8007a4c:	4a15      	ldr	r2, [pc, #84]	; (8007aa4 <prvAddNewTaskToReadyList+0xac>)
 8007a4e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a54:	2201      	movs	r2, #1
 8007a56:	409a      	lsls	r2, r3
 8007a58:	4b13      	ldr	r3, [pc, #76]	; (8007aa8 <prvAddNewTaskToReadyList+0xb0>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	4a12      	ldr	r2, [pc, #72]	; (8007aa8 <prvAddNewTaskToReadyList+0xb0>)
 8007a60:	6013      	str	r3, [r2, #0]
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a66:	4613      	mov	r3, r2
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	4413      	add	r3, r2
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	4a0f      	ldr	r2, [pc, #60]	; (8007aac <prvAddNewTaskToReadyList+0xb4>)
 8007a70:	441a      	add	r2, r3
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	3304      	adds	r3, #4
 8007a76:	4619      	mov	r1, r3
 8007a78:	4610      	mov	r0, r2
 8007a7a:	f7fe ff62 	bl	8006942 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007a7e:	f000 ff7d 	bl	800897c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007a82:	4b07      	ldr	r3, [pc, #28]	; (8007aa0 <prvAddNewTaskToReadyList+0xa8>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d001      	beq.n	8007a8e <prvAddNewTaskToReadyList+0x96>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007a8a:	4b04      	ldr	r3, [pc, #16]	; (8007a9c <prvAddNewTaskToReadyList+0xa4>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a8e:	bf00      	nop
 8007a90:	3708      	adds	r7, #8
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}
 8007a96:	bf00      	nop
 8007a98:	20000600 	.word	0x20000600
 8007a9c:	20000500 	.word	0x20000500
 8007aa0:	2000060c 	.word	0x2000060c
 8007aa4:	2000061c 	.word	0x2000061c
 8007aa8:	20000608 	.word	0x20000608
 8007aac:	20000504 	.word	0x20000504

08007ab0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007ab8:	2300      	movs	r3, #0
 8007aba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d017      	beq.n	8007af2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007ac2:	4b13      	ldr	r3, [pc, #76]	; (8007b10 <vTaskDelay+0x60>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d00a      	beq.n	8007ae0 <vTaskDelay+0x30>
	__asm volatile
 8007aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ace:	f383 8811 	msr	BASEPRI, r3
 8007ad2:	f3bf 8f6f 	isb	sy
 8007ad6:	f3bf 8f4f 	dsb	sy
 8007ada:	60bb      	str	r3, [r7, #8]
}
 8007adc:	bf00      	nop
 8007ade:	e7fe      	b.n	8007ade <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007ae0:	f000 f87a 	bl	8007bd8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007ae4:	2100      	movs	r1, #0
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f000 fdc2 	bl	8008670 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007aec:	f000 f882 	bl	8007bf4 <xTaskResumeAll>
 8007af0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d107      	bne.n	8007b08 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007af8:	4b06      	ldr	r3, [pc, #24]	; (8007b14 <vTaskDelay+0x64>)
 8007afa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007afe:	601a      	str	r2, [r3, #0]
 8007b00:	f3bf 8f4f 	dsb	sy
 8007b04:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007b08:	bf00      	nop
 8007b0a:	3710      	adds	r7, #16
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}
 8007b10:	20000628 	.word	0x20000628
 8007b14:	e000ed04 	.word	0xe000ed04

08007b18 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b08a      	sub	sp, #40	; 0x28
 8007b1c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007b22:	2300      	movs	r3, #0
 8007b24:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007b26:	463a      	mov	r2, r7
 8007b28:	1d39      	adds	r1, r7, #4
 8007b2a:	f107 0308 	add.w	r3, r7, #8
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f7f9 fe08 	bl	8001744 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007b34:	6839      	ldr	r1, [r7, #0]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	68ba      	ldr	r2, [r7, #8]
 8007b3a:	9202      	str	r2, [sp, #8]
 8007b3c:	9301      	str	r3, [sp, #4]
 8007b3e:	2300      	movs	r3, #0
 8007b40:	9300      	str	r3, [sp, #0]
 8007b42:	2300      	movs	r3, #0
 8007b44:	460a      	mov	r2, r1
 8007b46:	491e      	ldr	r1, [pc, #120]	; (8007bc0 <vTaskStartScheduler+0xa8>)
 8007b48:	481e      	ldr	r0, [pc, #120]	; (8007bc4 <vTaskStartScheduler+0xac>)
 8007b4a:	f7ff fe34 	bl	80077b6 <xTaskCreateStatic>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	4a1d      	ldr	r2, [pc, #116]	; (8007bc8 <vTaskStartScheduler+0xb0>)
 8007b52:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007b54:	4b1c      	ldr	r3, [pc, #112]	; (8007bc8 <vTaskStartScheduler+0xb0>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d002      	beq.n	8007b62 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	617b      	str	r3, [r7, #20]
 8007b60:	e001      	b.n	8007b66 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007b62:	2300      	movs	r3, #0
 8007b64:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d116      	bne.n	8007b9a <vTaskStartScheduler+0x82>
	__asm volatile
 8007b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b70:	f383 8811 	msr	BASEPRI, r3
 8007b74:	f3bf 8f6f 	isb	sy
 8007b78:	f3bf 8f4f 	dsb	sy
 8007b7c:	613b      	str	r3, [r7, #16]
}
 8007b7e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007b80:	4b12      	ldr	r3, [pc, #72]	; (8007bcc <vTaskStartScheduler+0xb4>)
 8007b82:	f04f 32ff 	mov.w	r2, #4294967295
 8007b86:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007b88:	4b11      	ldr	r3, [pc, #68]	; (8007bd0 <vTaskStartScheduler+0xb8>)
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007b8e:	4b11      	ldr	r3, [pc, #68]	; (8007bd4 <vTaskStartScheduler+0xbc>)
 8007b90:	2200      	movs	r2, #0
 8007b92:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007b94:	f000 fe50 	bl	8008838 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007b98:	e00e      	b.n	8007bb8 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007b9a:	697b      	ldr	r3, [r7, #20]
 8007b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ba0:	d10a      	bne.n	8007bb8 <vTaskStartScheduler+0xa0>
	__asm volatile
 8007ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba6:	f383 8811 	msr	BASEPRI, r3
 8007baa:	f3bf 8f6f 	isb	sy
 8007bae:	f3bf 8f4f 	dsb	sy
 8007bb2:	60fb      	str	r3, [r7, #12]
}
 8007bb4:	bf00      	nop
 8007bb6:	e7fe      	b.n	8007bb6 <vTaskStartScheduler+0x9e>
}
 8007bb8:	bf00      	nop
 8007bba:	3718      	adds	r7, #24
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}
 8007bc0:	08009278 	.word	0x08009278
 8007bc4:	0800810d 	.word	0x0800810d
 8007bc8:	20000624 	.word	0x20000624
 8007bcc:	20000620 	.word	0x20000620
 8007bd0:	2000060c 	.word	0x2000060c
 8007bd4:	20000604 	.word	0x20000604

08007bd8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007bd8:	b480      	push	{r7}
 8007bda:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007bdc:	4b04      	ldr	r3, [pc, #16]	; (8007bf0 <vTaskSuspendAll+0x18>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	3301      	adds	r3, #1
 8007be2:	4a03      	ldr	r2, [pc, #12]	; (8007bf0 <vTaskSuspendAll+0x18>)
 8007be4:	6013      	str	r3, [r2, #0]
}
 8007be6:	bf00      	nop
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bc80      	pop	{r7}
 8007bec:	4770      	bx	lr
 8007bee:	bf00      	nop
 8007bf0:	20000628 	.word	0x20000628

08007bf4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b084      	sub	sp, #16
 8007bf8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007c02:	4b3b      	ldr	r3, [pc, #236]	; (8007cf0 <xTaskResumeAll+0xfc>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d10a      	bne.n	8007c20 <xTaskResumeAll+0x2c>
	__asm volatile
 8007c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c0e:	f383 8811 	msr	BASEPRI, r3
 8007c12:	f3bf 8f6f 	isb	sy
 8007c16:	f3bf 8f4f 	dsb	sy
 8007c1a:	603b      	str	r3, [r7, #0]
}
 8007c1c:	bf00      	nop
 8007c1e:	e7fe      	b.n	8007c1e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007c20:	f000 fe7c 	bl	800891c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007c24:	4b32      	ldr	r3, [pc, #200]	; (8007cf0 <xTaskResumeAll+0xfc>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	3b01      	subs	r3, #1
 8007c2a:	4a31      	ldr	r2, [pc, #196]	; (8007cf0 <xTaskResumeAll+0xfc>)
 8007c2c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c2e:	4b30      	ldr	r3, [pc, #192]	; (8007cf0 <xTaskResumeAll+0xfc>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d155      	bne.n	8007ce2 <xTaskResumeAll+0xee>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007c36:	4b2f      	ldr	r3, [pc, #188]	; (8007cf4 <xTaskResumeAll+0x100>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d051      	beq.n	8007ce2 <xTaskResumeAll+0xee>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c3e:	e02e      	b.n	8007c9e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007c40:	4b2d      	ldr	r3, [pc, #180]	; (8007cf8 <xTaskResumeAll+0x104>)
 8007c42:	68db      	ldr	r3, [r3, #12]
 8007c44:	68db      	ldr	r3, [r3, #12]
 8007c46:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	3318      	adds	r3, #24
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f7fe fed3 	bl	80069f8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	3304      	adds	r3, #4
 8007c56:	4618      	mov	r0, r3
 8007c58:	f7fe fece 	bl	80069f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c60:	2201      	movs	r2, #1
 8007c62:	409a      	lsls	r2, r3
 8007c64:	4b25      	ldr	r3, [pc, #148]	; (8007cfc <xTaskResumeAll+0x108>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	4a24      	ldr	r2, [pc, #144]	; (8007cfc <xTaskResumeAll+0x108>)
 8007c6c:	6013      	str	r3, [r2, #0]
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c72:	4613      	mov	r3, r2
 8007c74:	009b      	lsls	r3, r3, #2
 8007c76:	4413      	add	r3, r2
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	4a21      	ldr	r2, [pc, #132]	; (8007d00 <xTaskResumeAll+0x10c>)
 8007c7c:	441a      	add	r2, r3
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	3304      	adds	r3, #4
 8007c82:	4619      	mov	r1, r3
 8007c84:	4610      	mov	r0, r2
 8007c86:	f7fe fe5c 	bl	8006942 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c8e:	4b1d      	ldr	r3, [pc, #116]	; (8007d04 <xTaskResumeAll+0x110>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d302      	bcc.n	8007c9e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007c98:	4b1b      	ldr	r3, [pc, #108]	; (8007d08 <xTaskResumeAll+0x114>)
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c9e:	4b16      	ldr	r3, [pc, #88]	; (8007cf8 <xTaskResumeAll+0x104>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d1cc      	bne.n	8007c40 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d001      	beq.n	8007cb0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007cac:	f000 fade 	bl	800826c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007cb0:	4b16      	ldr	r3, [pc, #88]	; (8007d0c <xTaskResumeAll+0x118>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	60bb      	str	r3, [r7, #8]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d010      	beq.n	8007cde <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007cbc:	f000 f828 	bl	8007d10 <xTaskIncrementTick>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d002      	beq.n	8007ccc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007cc6:	4b10      	ldr	r3, [pc, #64]	; (8007d08 <xTaskResumeAll+0x114>)
 8007cc8:	2201      	movs	r2, #1
 8007cca:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	3b01      	subs	r3, #1
 8007cd0:	60bb      	str	r3, [r7, #8]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d1f1      	bne.n	8007cbc <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8007cd8:	4b0c      	ldr	r3, [pc, #48]	; (8007d0c <xTaskResumeAll+0x118>)
 8007cda:	2200      	movs	r2, #0
 8007cdc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007cde:	4b0a      	ldr	r3, [pc, #40]	; (8007d08 <xTaskResumeAll+0x114>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007ce2:	f000 fe4b 	bl	800897c <vPortExitCritical>

	return xAlreadyYielded;
 8007ce6:	687b      	ldr	r3, [r7, #4]
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3710      	adds	r7, #16
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}
 8007cf0:	20000628 	.word	0x20000628
 8007cf4:	20000600 	.word	0x20000600
 8007cf8:	200005c0 	.word	0x200005c0
 8007cfc:	20000608 	.word	0x20000608
 8007d00:	20000504 	.word	0x20000504
 8007d04:	20000500 	.word	0x20000500
 8007d08:	20000614 	.word	0x20000614
 8007d0c:	20000610 	.word	0x20000610

08007d10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b086      	sub	sp, #24
 8007d14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007d16:	2300      	movs	r3, #0
 8007d18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d1a:	4b41      	ldr	r3, [pc, #260]	; (8007e20 <xTaskIncrementTick+0x110>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d174      	bne.n	8007e0c <xTaskIncrementTick+0xfc>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007d22:	4b40      	ldr	r3, [pc, #256]	; (8007e24 <xTaskIncrementTick+0x114>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	3301      	adds	r3, #1
 8007d28:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007d2a:	4a3e      	ldr	r2, [pc, #248]	; (8007e24 <xTaskIncrementTick+0x114>)
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d120      	bne.n	8007d78 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8007d36:	4b3c      	ldr	r3, [pc, #240]	; (8007e28 <xTaskIncrementTick+0x118>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d00a      	beq.n	8007d56 <xTaskIncrementTick+0x46>
	__asm volatile
 8007d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d44:	f383 8811 	msr	BASEPRI, r3
 8007d48:	f3bf 8f6f 	isb	sy
 8007d4c:	f3bf 8f4f 	dsb	sy
 8007d50:	603b      	str	r3, [r7, #0]
}
 8007d52:	bf00      	nop
 8007d54:	e7fe      	b.n	8007d54 <xTaskIncrementTick+0x44>
 8007d56:	4b34      	ldr	r3, [pc, #208]	; (8007e28 <xTaskIncrementTick+0x118>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	60fb      	str	r3, [r7, #12]
 8007d5c:	4b33      	ldr	r3, [pc, #204]	; (8007e2c <xTaskIncrementTick+0x11c>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a31      	ldr	r2, [pc, #196]	; (8007e28 <xTaskIncrementTick+0x118>)
 8007d62:	6013      	str	r3, [r2, #0]
 8007d64:	4a31      	ldr	r2, [pc, #196]	; (8007e2c <xTaskIncrementTick+0x11c>)
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	6013      	str	r3, [r2, #0]
 8007d6a:	4b31      	ldr	r3, [pc, #196]	; (8007e30 <xTaskIncrementTick+0x120>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	3301      	adds	r3, #1
 8007d70:	4a2f      	ldr	r2, [pc, #188]	; (8007e30 <xTaskIncrementTick+0x120>)
 8007d72:	6013      	str	r3, [r2, #0]
 8007d74:	f000 fa7a 	bl	800826c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007d78:	4b2e      	ldr	r3, [pc, #184]	; (8007e34 <xTaskIncrementTick+0x124>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	693a      	ldr	r2, [r7, #16]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d349      	bcc.n	8007e16 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d82:	4b29      	ldr	r3, [pc, #164]	; (8007e28 <xTaskIncrementTick+0x118>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d101      	bne.n	8007d90 <xTaskIncrementTick+0x80>
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	e000      	b.n	8007d92 <xTaskIncrementTick+0x82>
 8007d90:	2300      	movs	r3, #0
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d004      	beq.n	8007da0 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d96:	4b27      	ldr	r3, [pc, #156]	; (8007e34 <xTaskIncrementTick+0x124>)
 8007d98:	f04f 32ff 	mov.w	r2, #4294967295
 8007d9c:	601a      	str	r2, [r3, #0]
					break;
 8007d9e:	e03a      	b.n	8007e16 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007da0:	4b21      	ldr	r3, [pc, #132]	; (8007e28 <xTaskIncrementTick+0x118>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	68db      	ldr	r3, [r3, #12]
 8007da6:	68db      	ldr	r3, [r3, #12]
 8007da8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007db0:	693a      	ldr	r2, [r7, #16]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d203      	bcs.n	8007dc0 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007db8:	4a1e      	ldr	r2, [pc, #120]	; (8007e34 <xTaskIncrementTick+0x124>)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6013      	str	r3, [r2, #0]
						break;
 8007dbe:	e02a      	b.n	8007e16 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	3304      	adds	r3, #4
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f7fe fe17 	bl	80069f8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d004      	beq.n	8007ddc <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	3318      	adds	r3, #24
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f7fe fe0e 	bl	80069f8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007de0:	2201      	movs	r2, #1
 8007de2:	409a      	lsls	r2, r3
 8007de4:	4b14      	ldr	r3, [pc, #80]	; (8007e38 <xTaskIncrementTick+0x128>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4313      	orrs	r3, r2
 8007dea:	4a13      	ldr	r2, [pc, #76]	; (8007e38 <xTaskIncrementTick+0x128>)
 8007dec:	6013      	str	r3, [r2, #0]
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007df2:	4613      	mov	r3, r2
 8007df4:	009b      	lsls	r3, r3, #2
 8007df6:	4413      	add	r3, r2
 8007df8:	009b      	lsls	r3, r3, #2
 8007dfa:	4a10      	ldr	r2, [pc, #64]	; (8007e3c <xTaskIncrementTick+0x12c>)
 8007dfc:	441a      	add	r2, r3
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	3304      	adds	r3, #4
 8007e02:	4619      	mov	r1, r3
 8007e04:	4610      	mov	r0, r2
 8007e06:	f7fe fd9c 	bl	8006942 <vListInsertEnd>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e0a:	e7ba      	b.n	8007d82 <xTaskIncrementTick+0x72>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007e0c:	4b0c      	ldr	r3, [pc, #48]	; (8007e40 <xTaskIncrementTick+0x130>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	3301      	adds	r3, #1
 8007e12:	4a0b      	ldr	r2, [pc, #44]	; (8007e40 <xTaskIncrementTick+0x130>)
 8007e14:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007e16:	697b      	ldr	r3, [r7, #20]
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3718      	adds	r7, #24
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	20000628 	.word	0x20000628
 8007e24:	20000604 	.word	0x20000604
 8007e28:	200005b8 	.word	0x200005b8
 8007e2c:	200005bc 	.word	0x200005bc
 8007e30:	20000618 	.word	0x20000618
 8007e34:	20000620 	.word	0x20000620
 8007e38:	20000608 	.word	0x20000608
 8007e3c:	20000504 	.word	0x20000504
 8007e40:	20000610 	.word	0x20000610

08007e44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007e44:	b480      	push	{r7}
 8007e46:	b087      	sub	sp, #28
 8007e48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007e4a:	4b26      	ldr	r3, [pc, #152]	; (8007ee4 <vTaskSwitchContext+0xa0>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d003      	beq.n	8007e5a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007e52:	4b25      	ldr	r3, [pc, #148]	; (8007ee8 <vTaskSwitchContext+0xa4>)
 8007e54:	2201      	movs	r2, #1
 8007e56:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007e58:	e03f      	b.n	8007eda <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8007e5a:	4b23      	ldr	r3, [pc, #140]	; (8007ee8 <vTaskSwitchContext+0xa4>)
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007e60:	4b22      	ldr	r3, [pc, #136]	; (8007eec <vTaskSwitchContext+0xa8>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	fab3 f383 	clz	r3, r3
 8007e6c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007e6e:	7afb      	ldrb	r3, [r7, #11]
 8007e70:	f1c3 031f 	rsb	r3, r3, #31
 8007e74:	617b      	str	r3, [r7, #20]
 8007e76:	491e      	ldr	r1, [pc, #120]	; (8007ef0 <vTaskSwitchContext+0xac>)
 8007e78:	697a      	ldr	r2, [r7, #20]
 8007e7a:	4613      	mov	r3, r2
 8007e7c:	009b      	lsls	r3, r3, #2
 8007e7e:	4413      	add	r3, r2
 8007e80:	009b      	lsls	r3, r3, #2
 8007e82:	440b      	add	r3, r1
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d10a      	bne.n	8007ea0 <vTaskSwitchContext+0x5c>
	__asm volatile
 8007e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e8e:	f383 8811 	msr	BASEPRI, r3
 8007e92:	f3bf 8f6f 	isb	sy
 8007e96:	f3bf 8f4f 	dsb	sy
 8007e9a:	607b      	str	r3, [r7, #4]
}
 8007e9c:	bf00      	nop
 8007e9e:	e7fe      	b.n	8007e9e <vTaskSwitchContext+0x5a>
 8007ea0:	697a      	ldr	r2, [r7, #20]
 8007ea2:	4613      	mov	r3, r2
 8007ea4:	009b      	lsls	r3, r3, #2
 8007ea6:	4413      	add	r3, r2
 8007ea8:	009b      	lsls	r3, r3, #2
 8007eaa:	4a11      	ldr	r2, [pc, #68]	; (8007ef0 <vTaskSwitchContext+0xac>)
 8007eac:	4413      	add	r3, r2
 8007eae:	613b      	str	r3, [r7, #16]
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	685a      	ldr	r2, [r3, #4]
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	605a      	str	r2, [r3, #4]
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	685a      	ldr	r2, [r3, #4]
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	3308      	adds	r3, #8
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d104      	bne.n	8007ed0 <vTaskSwitchContext+0x8c>
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	685a      	ldr	r2, [r3, #4]
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	605a      	str	r2, [r3, #4]
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	68db      	ldr	r3, [r3, #12]
 8007ed6:	4a07      	ldr	r2, [pc, #28]	; (8007ef4 <vTaskSwitchContext+0xb0>)
 8007ed8:	6013      	str	r3, [r2, #0]
}
 8007eda:	bf00      	nop
 8007edc:	371c      	adds	r7, #28
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bc80      	pop	{r7}
 8007ee2:	4770      	bx	lr
 8007ee4:	20000628 	.word	0x20000628
 8007ee8:	20000614 	.word	0x20000614
 8007eec:	20000608 	.word	0x20000608
 8007ef0:	20000504 	.word	0x20000504
 8007ef4:	20000500 	.word	0x20000500

08007ef8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b084      	sub	sp, #16
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d10a      	bne.n	8007f1e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f0c:	f383 8811 	msr	BASEPRI, r3
 8007f10:	f3bf 8f6f 	isb	sy
 8007f14:	f3bf 8f4f 	dsb	sy
 8007f18:	60fb      	str	r3, [r7, #12]
}
 8007f1a:	bf00      	nop
 8007f1c:	e7fe      	b.n	8007f1c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007f1e:	4b07      	ldr	r3, [pc, #28]	; (8007f3c <vTaskPlaceOnEventList+0x44>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	3318      	adds	r3, #24
 8007f24:	4619      	mov	r1, r3
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f7fe fd2e 	bl	8006988 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007f2c:	2101      	movs	r1, #1
 8007f2e:	6838      	ldr	r0, [r7, #0]
 8007f30:	f000 fb9e 	bl	8008670 <prvAddCurrentTaskToDelayedList>
}
 8007f34:	bf00      	nop
 8007f36:	3710      	adds	r7, #16
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}
 8007f3c:	20000500 	.word	0x20000500

08007f40 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b086      	sub	sp, #24
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	68db      	ldr	r3, [r3, #12]
 8007f4c:	68db      	ldr	r3, [r3, #12]
 8007f4e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d10a      	bne.n	8007f6c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f5a:	f383 8811 	msr	BASEPRI, r3
 8007f5e:	f3bf 8f6f 	isb	sy
 8007f62:	f3bf 8f4f 	dsb	sy
 8007f66:	60fb      	str	r3, [r7, #12]
}
 8007f68:	bf00      	nop
 8007f6a:	e7fe      	b.n	8007f6a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	3318      	adds	r3, #24
 8007f70:	4618      	mov	r0, r3
 8007f72:	f7fe fd41 	bl	80069f8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f76:	4b1d      	ldr	r3, [pc, #116]	; (8007fec <xTaskRemoveFromEventList+0xac>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d11c      	bne.n	8007fb8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	3304      	adds	r3, #4
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7fe fd38 	bl	80069f8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	409a      	lsls	r2, r3
 8007f90:	4b17      	ldr	r3, [pc, #92]	; (8007ff0 <xTaskRemoveFromEventList+0xb0>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4313      	orrs	r3, r2
 8007f96:	4a16      	ldr	r2, [pc, #88]	; (8007ff0 <xTaskRemoveFromEventList+0xb0>)
 8007f98:	6013      	str	r3, [r2, #0]
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f9e:	4613      	mov	r3, r2
 8007fa0:	009b      	lsls	r3, r3, #2
 8007fa2:	4413      	add	r3, r2
 8007fa4:	009b      	lsls	r3, r3, #2
 8007fa6:	4a13      	ldr	r2, [pc, #76]	; (8007ff4 <xTaskRemoveFromEventList+0xb4>)
 8007fa8:	441a      	add	r2, r3
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	3304      	adds	r3, #4
 8007fae:	4619      	mov	r1, r3
 8007fb0:	4610      	mov	r0, r2
 8007fb2:	f7fe fcc6 	bl	8006942 <vListInsertEnd>
 8007fb6:	e005      	b.n	8007fc4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	3318      	adds	r3, #24
 8007fbc:	4619      	mov	r1, r3
 8007fbe:	480e      	ldr	r0, [pc, #56]	; (8007ff8 <xTaskRemoveFromEventList+0xb8>)
 8007fc0:	f7fe fcbf 	bl	8006942 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fc8:	4b0c      	ldr	r3, [pc, #48]	; (8007ffc <xTaskRemoveFromEventList+0xbc>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fce:	429a      	cmp	r2, r3
 8007fd0:	d905      	bls.n	8007fde <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007fd6:	4b0a      	ldr	r3, [pc, #40]	; (8008000 <xTaskRemoveFromEventList+0xc0>)
 8007fd8:	2201      	movs	r2, #1
 8007fda:	601a      	str	r2, [r3, #0]
 8007fdc:	e001      	b.n	8007fe2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8007fe2:	697b      	ldr	r3, [r7, #20]
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	3718      	adds	r7, #24
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bd80      	pop	{r7, pc}
 8007fec:	20000628 	.word	0x20000628
 8007ff0:	20000608 	.word	0x20000608
 8007ff4:	20000504 	.word	0x20000504
 8007ff8:	200005c0 	.word	0x200005c0
 8007ffc:	20000500 	.word	0x20000500
 8008000:	20000614 	.word	0x20000614

08008004 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008004:	b480      	push	{r7}
 8008006:	b083      	sub	sp, #12
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800800c:	4b06      	ldr	r3, [pc, #24]	; (8008028 <vTaskInternalSetTimeOutState+0x24>)
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008014:	4b05      	ldr	r3, [pc, #20]	; (800802c <vTaskInternalSetTimeOutState+0x28>)
 8008016:	681a      	ldr	r2, [r3, #0]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	605a      	str	r2, [r3, #4]
}
 800801c:	bf00      	nop
 800801e:	370c      	adds	r7, #12
 8008020:	46bd      	mov	sp, r7
 8008022:	bc80      	pop	{r7}
 8008024:	4770      	bx	lr
 8008026:	bf00      	nop
 8008028:	20000618 	.word	0x20000618
 800802c:	20000604 	.word	0x20000604

08008030 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b088      	sub	sp, #32
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
 8008038:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d10a      	bne.n	8008056 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008044:	f383 8811 	msr	BASEPRI, r3
 8008048:	f3bf 8f6f 	isb	sy
 800804c:	f3bf 8f4f 	dsb	sy
 8008050:	613b      	str	r3, [r7, #16]
}
 8008052:	bf00      	nop
 8008054:	e7fe      	b.n	8008054 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d10a      	bne.n	8008072 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800805c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008060:	f383 8811 	msr	BASEPRI, r3
 8008064:	f3bf 8f6f 	isb	sy
 8008068:	f3bf 8f4f 	dsb	sy
 800806c:	60fb      	str	r3, [r7, #12]
}
 800806e:	bf00      	nop
 8008070:	e7fe      	b.n	8008070 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008072:	f000 fc53 	bl	800891c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008076:	4b1d      	ldr	r3, [pc, #116]	; (80080ec <xTaskCheckForTimeOut+0xbc>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	69ba      	ldr	r2, [r7, #24]
 8008082:	1ad3      	subs	r3, r2, r3
 8008084:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800808e:	d102      	bne.n	8008096 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008090:	2300      	movs	r3, #0
 8008092:	61fb      	str	r3, [r7, #28]
 8008094:	e023      	b.n	80080de <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681a      	ldr	r2, [r3, #0]
 800809a:	4b15      	ldr	r3, [pc, #84]	; (80080f0 <xTaskCheckForTimeOut+0xc0>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	429a      	cmp	r2, r3
 80080a0:	d007      	beq.n	80080b2 <xTaskCheckForTimeOut+0x82>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	69ba      	ldr	r2, [r7, #24]
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d302      	bcc.n	80080b2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80080ac:	2301      	movs	r3, #1
 80080ae:	61fb      	str	r3, [r7, #28]
 80080b0:	e015      	b.n	80080de <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	697a      	ldr	r2, [r7, #20]
 80080b8:	429a      	cmp	r2, r3
 80080ba:	d20b      	bcs.n	80080d4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	681a      	ldr	r2, [r3, #0]
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	1ad2      	subs	r2, r2, r3
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f7ff ff9b 	bl	8008004 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80080ce:	2300      	movs	r3, #0
 80080d0:	61fb      	str	r3, [r7, #28]
 80080d2:	e004      	b.n	80080de <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	2200      	movs	r2, #0
 80080d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80080da:	2301      	movs	r3, #1
 80080dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80080de:	f000 fc4d 	bl	800897c <vPortExitCritical>

	return xReturn;
 80080e2:	69fb      	ldr	r3, [r7, #28]
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3720      	adds	r7, #32
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}
 80080ec:	20000604 	.word	0x20000604
 80080f0:	20000618 	.word	0x20000618

080080f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80080f4:	b480      	push	{r7}
 80080f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80080f8:	4b03      	ldr	r3, [pc, #12]	; (8008108 <vTaskMissedYield+0x14>)
 80080fa:	2201      	movs	r2, #1
 80080fc:	601a      	str	r2, [r3, #0]
}
 80080fe:	bf00      	nop
 8008100:	46bd      	mov	sp, r7
 8008102:	bc80      	pop	{r7}
 8008104:	4770      	bx	lr
 8008106:	bf00      	nop
 8008108:	20000614 	.word	0x20000614

0800810c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b082      	sub	sp, #8
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008114:	f000 f84c 	bl	80081b0 <prvCheckTasksWaitingTermination>
		{
			/* If we are not using preemption we keep forcing a task switch to
			see if any other task has become available.  If we are using
			preemption we don't need to do this as any task becoming available
			will automatically get the processor anyway. */
			taskYIELD();
 8008118:	4b04      	ldr	r3, [pc, #16]	; (800812c <prvIdleTask+0x20>)
 800811a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800811e:	601a      	str	r2, [r3, #0]
 8008120:	f3bf 8f4f 	dsb	sy
 8008124:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008128:	e7f4      	b.n	8008114 <prvIdleTask+0x8>
 800812a:	bf00      	nop
 800812c:	e000ed04 	.word	0xe000ed04

08008130 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b082      	sub	sp, #8
 8008134:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008136:	2300      	movs	r3, #0
 8008138:	607b      	str	r3, [r7, #4]
 800813a:	e00c      	b.n	8008156 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800813c:	687a      	ldr	r2, [r7, #4]
 800813e:	4613      	mov	r3, r2
 8008140:	009b      	lsls	r3, r3, #2
 8008142:	4413      	add	r3, r2
 8008144:	009b      	lsls	r3, r3, #2
 8008146:	4a12      	ldr	r2, [pc, #72]	; (8008190 <prvInitialiseTaskLists+0x60>)
 8008148:	4413      	add	r3, r2
 800814a:	4618      	mov	r0, r3
 800814c:	f7fe fbce 	bl	80068ec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	3301      	adds	r3, #1
 8008154:	607b      	str	r3, [r7, #4]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2b06      	cmp	r3, #6
 800815a:	d9ef      	bls.n	800813c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800815c:	480d      	ldr	r0, [pc, #52]	; (8008194 <prvInitialiseTaskLists+0x64>)
 800815e:	f7fe fbc5 	bl	80068ec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008162:	480d      	ldr	r0, [pc, #52]	; (8008198 <prvInitialiseTaskLists+0x68>)
 8008164:	f7fe fbc2 	bl	80068ec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008168:	480c      	ldr	r0, [pc, #48]	; (800819c <prvInitialiseTaskLists+0x6c>)
 800816a:	f7fe fbbf 	bl	80068ec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800816e:	480c      	ldr	r0, [pc, #48]	; (80081a0 <prvInitialiseTaskLists+0x70>)
 8008170:	f7fe fbbc 	bl	80068ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008174:	480b      	ldr	r0, [pc, #44]	; (80081a4 <prvInitialiseTaskLists+0x74>)
 8008176:	f7fe fbb9 	bl	80068ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800817a:	4b0b      	ldr	r3, [pc, #44]	; (80081a8 <prvInitialiseTaskLists+0x78>)
 800817c:	4a05      	ldr	r2, [pc, #20]	; (8008194 <prvInitialiseTaskLists+0x64>)
 800817e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008180:	4b0a      	ldr	r3, [pc, #40]	; (80081ac <prvInitialiseTaskLists+0x7c>)
 8008182:	4a05      	ldr	r2, [pc, #20]	; (8008198 <prvInitialiseTaskLists+0x68>)
 8008184:	601a      	str	r2, [r3, #0]
}
 8008186:	bf00      	nop
 8008188:	3708      	adds	r7, #8
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}
 800818e:	bf00      	nop
 8008190:	20000504 	.word	0x20000504
 8008194:	20000590 	.word	0x20000590
 8008198:	200005a4 	.word	0x200005a4
 800819c:	200005c0 	.word	0x200005c0
 80081a0:	200005d4 	.word	0x200005d4
 80081a4:	200005ec 	.word	0x200005ec
 80081a8:	200005b8 	.word	0x200005b8
 80081ac:	200005bc 	.word	0x200005bc

080081b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b082      	sub	sp, #8
 80081b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80081b6:	e019      	b.n	80081ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80081b8:	f000 fbb0 	bl	800891c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80081bc:	4b10      	ldr	r3, [pc, #64]	; (8008200 <prvCheckTasksWaitingTermination+0x50>)
 80081be:	68db      	ldr	r3, [r3, #12]
 80081c0:	68db      	ldr	r3, [r3, #12]
 80081c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	3304      	adds	r3, #4
 80081c8:	4618      	mov	r0, r3
 80081ca:	f7fe fc15 	bl	80069f8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80081ce:	4b0d      	ldr	r3, [pc, #52]	; (8008204 <prvCheckTasksWaitingTermination+0x54>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	3b01      	subs	r3, #1
 80081d4:	4a0b      	ldr	r2, [pc, #44]	; (8008204 <prvCheckTasksWaitingTermination+0x54>)
 80081d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80081d8:	4b0b      	ldr	r3, [pc, #44]	; (8008208 <prvCheckTasksWaitingTermination+0x58>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	3b01      	subs	r3, #1
 80081de:	4a0a      	ldr	r2, [pc, #40]	; (8008208 <prvCheckTasksWaitingTermination+0x58>)
 80081e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80081e2:	f000 fbcb 	bl	800897c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	f000 f810 	bl	800820c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80081ec:	4b06      	ldr	r3, [pc, #24]	; (8008208 <prvCheckTasksWaitingTermination+0x58>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d1e1      	bne.n	80081b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80081f4:	bf00      	nop
 80081f6:	bf00      	nop
 80081f8:	3708      	adds	r7, #8
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}
 80081fe:	bf00      	nop
 8008200:	200005d4 	.word	0x200005d4
 8008204:	20000600 	.word	0x20000600
 8008208:	200005e8 	.word	0x200005e8

0800820c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800820c:	b580      	push	{r7, lr}
 800820e:	b084      	sub	sp, #16
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800821a:	2b00      	cmp	r3, #0
 800821c:	d108      	bne.n	8008230 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008222:	4618      	mov	r0, r3
 8008224:	f000 fd3e 	bl	8008ca4 <vPortFree>
				vPortFree( pxTCB );
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f000 fd3b 	bl	8008ca4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800822e:	e018      	b.n	8008262 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008236:	2b01      	cmp	r3, #1
 8008238:	d103      	bne.n	8008242 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 fd32 	bl	8008ca4 <vPortFree>
	}
 8008240:	e00f      	b.n	8008262 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008248:	2b02      	cmp	r3, #2
 800824a:	d00a      	beq.n	8008262 <prvDeleteTCB+0x56>
	__asm volatile
 800824c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008250:	f383 8811 	msr	BASEPRI, r3
 8008254:	f3bf 8f6f 	isb	sy
 8008258:	f3bf 8f4f 	dsb	sy
 800825c:	60fb      	str	r3, [r7, #12]
}
 800825e:	bf00      	nop
 8008260:	e7fe      	b.n	8008260 <prvDeleteTCB+0x54>
	}
 8008262:	bf00      	nop
 8008264:	3710      	adds	r7, #16
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}
	...

0800826c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800826c:	b480      	push	{r7}
 800826e:	b083      	sub	sp, #12
 8008270:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008272:	4b0e      	ldr	r3, [pc, #56]	; (80082ac <prvResetNextTaskUnblockTime+0x40>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d101      	bne.n	8008280 <prvResetNextTaskUnblockTime+0x14>
 800827c:	2301      	movs	r3, #1
 800827e:	e000      	b.n	8008282 <prvResetNextTaskUnblockTime+0x16>
 8008280:	2300      	movs	r3, #0
 8008282:	2b00      	cmp	r3, #0
 8008284:	d004      	beq.n	8008290 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008286:	4b0a      	ldr	r3, [pc, #40]	; (80082b0 <prvResetNextTaskUnblockTime+0x44>)
 8008288:	f04f 32ff 	mov.w	r2, #4294967295
 800828c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800828e:	e008      	b.n	80082a2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008290:	4b06      	ldr	r3, [pc, #24]	; (80082ac <prvResetNextTaskUnblockTime+0x40>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	68db      	ldr	r3, [r3, #12]
 8008296:	68db      	ldr	r3, [r3, #12]
 8008298:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	4a04      	ldr	r2, [pc, #16]	; (80082b0 <prvResetNextTaskUnblockTime+0x44>)
 80082a0:	6013      	str	r3, [r2, #0]
}
 80082a2:	bf00      	nop
 80082a4:	370c      	adds	r7, #12
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bc80      	pop	{r7}
 80082aa:	4770      	bx	lr
 80082ac:	200005b8 	.word	0x200005b8
 80082b0:	20000620 	.word	0x20000620

080082b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80082b4:	b480      	push	{r7}
 80082b6:	b083      	sub	sp, #12
 80082b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80082ba:	4b0b      	ldr	r3, [pc, #44]	; (80082e8 <xTaskGetSchedulerState+0x34>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d102      	bne.n	80082c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80082c2:	2301      	movs	r3, #1
 80082c4:	607b      	str	r3, [r7, #4]
 80082c6:	e008      	b.n	80082da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082c8:	4b08      	ldr	r3, [pc, #32]	; (80082ec <xTaskGetSchedulerState+0x38>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d102      	bne.n	80082d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80082d0:	2302      	movs	r3, #2
 80082d2:	607b      	str	r3, [r7, #4]
 80082d4:	e001      	b.n	80082da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80082d6:	2300      	movs	r3, #0
 80082d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80082da:	687b      	ldr	r3, [r7, #4]
	}
 80082dc:	4618      	mov	r0, r3
 80082de:	370c      	adds	r7, #12
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bc80      	pop	{r7}
 80082e4:	4770      	bx	lr
 80082e6:	bf00      	nop
 80082e8:	2000060c 	.word	0x2000060c
 80082ec:	20000628 	.word	0x20000628

080082f0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80082fc:	2300      	movs	r3, #0
 80082fe:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d06e      	beq.n	80083e4 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800830a:	4b39      	ldr	r3, [pc, #228]	; (80083f0 <xTaskPriorityInherit+0x100>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008310:	429a      	cmp	r2, r3
 8008312:	d25e      	bcs.n	80083d2 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	699b      	ldr	r3, [r3, #24]
 8008318:	2b00      	cmp	r3, #0
 800831a:	db06      	blt.n	800832a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800831c:	4b34      	ldr	r3, [pc, #208]	; (80083f0 <xTaskPriorityInherit+0x100>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008322:	f1c3 0207 	rsb	r2, r3, #7
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	6959      	ldr	r1, [r3, #20]
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008332:	4613      	mov	r3, r2
 8008334:	009b      	lsls	r3, r3, #2
 8008336:	4413      	add	r3, r2
 8008338:	009b      	lsls	r3, r3, #2
 800833a:	4a2e      	ldr	r2, [pc, #184]	; (80083f4 <xTaskPriorityInherit+0x104>)
 800833c:	4413      	add	r3, r2
 800833e:	4299      	cmp	r1, r3
 8008340:	d101      	bne.n	8008346 <xTaskPriorityInherit+0x56>
 8008342:	2301      	movs	r3, #1
 8008344:	e000      	b.n	8008348 <xTaskPriorityInherit+0x58>
 8008346:	2300      	movs	r3, #0
 8008348:	2b00      	cmp	r3, #0
 800834a:	d03a      	beq.n	80083c2 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	3304      	adds	r3, #4
 8008350:	4618      	mov	r0, r3
 8008352:	f7fe fb51 	bl	80069f8 <uxListRemove>
 8008356:	4603      	mov	r3, r0
 8008358:	2b00      	cmp	r3, #0
 800835a:	d115      	bne.n	8008388 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008360:	4924      	ldr	r1, [pc, #144]	; (80083f4 <xTaskPriorityInherit+0x104>)
 8008362:	4613      	mov	r3, r2
 8008364:	009b      	lsls	r3, r3, #2
 8008366:	4413      	add	r3, r2
 8008368:	009b      	lsls	r3, r3, #2
 800836a:	440b      	add	r3, r1
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d10a      	bne.n	8008388 <xTaskPriorityInherit+0x98>
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008376:	2201      	movs	r2, #1
 8008378:	fa02 f303 	lsl.w	r3, r2, r3
 800837c:	43da      	mvns	r2, r3
 800837e:	4b1e      	ldr	r3, [pc, #120]	; (80083f8 <xTaskPriorityInherit+0x108>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4013      	ands	r3, r2
 8008384:	4a1c      	ldr	r2, [pc, #112]	; (80083f8 <xTaskPriorityInherit+0x108>)
 8008386:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008388:	4b19      	ldr	r3, [pc, #100]	; (80083f0 <xTaskPriorityInherit+0x100>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008396:	2201      	movs	r2, #1
 8008398:	409a      	lsls	r2, r3
 800839a:	4b17      	ldr	r3, [pc, #92]	; (80083f8 <xTaskPriorityInherit+0x108>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4313      	orrs	r3, r2
 80083a0:	4a15      	ldr	r2, [pc, #84]	; (80083f8 <xTaskPriorityInherit+0x108>)
 80083a2:	6013      	str	r3, [r2, #0]
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083a8:	4613      	mov	r3, r2
 80083aa:	009b      	lsls	r3, r3, #2
 80083ac:	4413      	add	r3, r2
 80083ae:	009b      	lsls	r3, r3, #2
 80083b0:	4a10      	ldr	r2, [pc, #64]	; (80083f4 <xTaskPriorityInherit+0x104>)
 80083b2:	441a      	add	r2, r3
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	3304      	adds	r3, #4
 80083b8:	4619      	mov	r1, r3
 80083ba:	4610      	mov	r0, r2
 80083bc:	f7fe fac1 	bl	8006942 <vListInsertEnd>
 80083c0:	e004      	b.n	80083cc <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80083c2:	4b0b      	ldr	r3, [pc, #44]	; (80083f0 <xTaskPriorityInherit+0x100>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80083cc:	2301      	movs	r3, #1
 80083ce:	60fb      	str	r3, [r7, #12]
 80083d0:	e008      	b.n	80083e4 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083d6:	4b06      	ldr	r3, [pc, #24]	; (80083f0 <xTaskPriorityInherit+0x100>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083dc:	429a      	cmp	r2, r3
 80083de:	d201      	bcs.n	80083e4 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80083e0:	2301      	movs	r3, #1
 80083e2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80083e4:	68fb      	ldr	r3, [r7, #12]
	}
 80083e6:	4618      	mov	r0, r3
 80083e8:	3710      	adds	r7, #16
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}
 80083ee:	bf00      	nop
 80083f0:	20000500 	.word	0x20000500
 80083f4:	20000504 	.word	0x20000504
 80083f8:	20000608 	.word	0x20000608

080083fc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b086      	sub	sp, #24
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008408:	2300      	movs	r3, #0
 800840a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d06e      	beq.n	80084f0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008412:	4b3a      	ldr	r3, [pc, #232]	; (80084fc <xTaskPriorityDisinherit+0x100>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	693a      	ldr	r2, [r7, #16]
 8008418:	429a      	cmp	r2, r3
 800841a:	d00a      	beq.n	8008432 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800841c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008420:	f383 8811 	msr	BASEPRI, r3
 8008424:	f3bf 8f6f 	isb	sy
 8008428:	f3bf 8f4f 	dsb	sy
 800842c:	60fb      	str	r3, [r7, #12]
}
 800842e:	bf00      	nop
 8008430:	e7fe      	b.n	8008430 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008436:	2b00      	cmp	r3, #0
 8008438:	d10a      	bne.n	8008450 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800843a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800843e:	f383 8811 	msr	BASEPRI, r3
 8008442:	f3bf 8f6f 	isb	sy
 8008446:	f3bf 8f4f 	dsb	sy
 800844a:	60bb      	str	r3, [r7, #8]
}
 800844c:	bf00      	nop
 800844e:	e7fe      	b.n	800844e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008454:	1e5a      	subs	r2, r3, #1
 8008456:	693b      	ldr	r3, [r7, #16]
 8008458:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008462:	429a      	cmp	r2, r3
 8008464:	d044      	beq.n	80084f0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800846a:	2b00      	cmp	r3, #0
 800846c:	d140      	bne.n	80084f0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	3304      	adds	r3, #4
 8008472:	4618      	mov	r0, r3
 8008474:	f7fe fac0 	bl	80069f8 <uxListRemove>
 8008478:	4603      	mov	r3, r0
 800847a:	2b00      	cmp	r3, #0
 800847c:	d115      	bne.n	80084aa <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800847e:	693b      	ldr	r3, [r7, #16]
 8008480:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008482:	491f      	ldr	r1, [pc, #124]	; (8008500 <xTaskPriorityDisinherit+0x104>)
 8008484:	4613      	mov	r3, r2
 8008486:	009b      	lsls	r3, r3, #2
 8008488:	4413      	add	r3, r2
 800848a:	009b      	lsls	r3, r3, #2
 800848c:	440b      	add	r3, r1
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d10a      	bne.n	80084aa <xTaskPriorityDisinherit+0xae>
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008498:	2201      	movs	r2, #1
 800849a:	fa02 f303 	lsl.w	r3, r2, r3
 800849e:	43da      	mvns	r2, r3
 80084a0:	4b18      	ldr	r3, [pc, #96]	; (8008504 <xTaskPriorityDisinherit+0x108>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4013      	ands	r3, r2
 80084a6:	4a17      	ldr	r2, [pc, #92]	; (8008504 <xTaskPriorityDisinherit+0x108>)
 80084a8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084b6:	f1c3 0207 	rsb	r2, r3, #7
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084c2:	2201      	movs	r2, #1
 80084c4:	409a      	lsls	r2, r3
 80084c6:	4b0f      	ldr	r3, [pc, #60]	; (8008504 <xTaskPriorityDisinherit+0x108>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4313      	orrs	r3, r2
 80084cc:	4a0d      	ldr	r2, [pc, #52]	; (8008504 <xTaskPriorityDisinherit+0x108>)
 80084ce:	6013      	str	r3, [r2, #0]
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084d4:	4613      	mov	r3, r2
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	4413      	add	r3, r2
 80084da:	009b      	lsls	r3, r3, #2
 80084dc:	4a08      	ldr	r2, [pc, #32]	; (8008500 <xTaskPriorityDisinherit+0x104>)
 80084de:	441a      	add	r2, r3
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	3304      	adds	r3, #4
 80084e4:	4619      	mov	r1, r3
 80084e6:	4610      	mov	r0, r2
 80084e8:	f7fe fa2b 	bl	8006942 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80084ec:	2301      	movs	r3, #1
 80084ee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80084f0:	697b      	ldr	r3, [r7, #20]
	}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3718      	adds	r7, #24
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}
 80084fa:	bf00      	nop
 80084fc:	20000500 	.word	0x20000500
 8008500:	20000504 	.word	0x20000504
 8008504:	20000608 	.word	0x20000608

08008508 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008508:	b580      	push	{r7, lr}
 800850a:	b088      	sub	sp, #32
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008516:	2301      	movs	r3, #1
 8008518:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2b00      	cmp	r3, #0
 800851e:	f000 8088 	beq.w	8008632 <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008522:	69bb      	ldr	r3, [r7, #24]
 8008524:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008526:	2b00      	cmp	r3, #0
 8008528:	d10a      	bne.n	8008540 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800852a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800852e:	f383 8811 	msr	BASEPRI, r3
 8008532:	f3bf 8f6f 	isb	sy
 8008536:	f3bf 8f4f 	dsb	sy
 800853a:	60fb      	str	r3, [r7, #12]
}
 800853c:	bf00      	nop
 800853e:	e7fe      	b.n	800853e <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008540:	69bb      	ldr	r3, [r7, #24]
 8008542:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008544:	683a      	ldr	r2, [r7, #0]
 8008546:	429a      	cmp	r2, r3
 8008548:	d902      	bls.n	8008550 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	61fb      	str	r3, [r7, #28]
 800854e:	e002      	b.n	8008556 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008550:	69bb      	ldr	r3, [r7, #24]
 8008552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008554:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008556:	69bb      	ldr	r3, [r7, #24]
 8008558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800855a:	69fa      	ldr	r2, [r7, #28]
 800855c:	429a      	cmp	r2, r3
 800855e:	d068      	beq.n	8008632 <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008560:	69bb      	ldr	r3, [r7, #24]
 8008562:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008564:	697a      	ldr	r2, [r7, #20]
 8008566:	429a      	cmp	r2, r3
 8008568:	d163      	bne.n	8008632 <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800856a:	4b34      	ldr	r3, [pc, #208]	; (800863c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	69ba      	ldr	r2, [r7, #24]
 8008570:	429a      	cmp	r2, r3
 8008572:	d10a      	bne.n	800858a <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 8008574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008578:	f383 8811 	msr	BASEPRI, r3
 800857c:	f3bf 8f6f 	isb	sy
 8008580:	f3bf 8f4f 	dsb	sy
 8008584:	60bb      	str	r3, [r7, #8]
}
 8008586:	bf00      	nop
 8008588:	e7fe      	b.n	8008588 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800858a:	69bb      	ldr	r3, [r7, #24]
 800858c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800858e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008590:	69bb      	ldr	r3, [r7, #24]
 8008592:	69fa      	ldr	r2, [r7, #28]
 8008594:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008596:	69bb      	ldr	r3, [r7, #24]
 8008598:	699b      	ldr	r3, [r3, #24]
 800859a:	2b00      	cmp	r3, #0
 800859c:	db04      	blt.n	80085a8 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800859e:	69fb      	ldr	r3, [r7, #28]
 80085a0:	f1c3 0207 	rsb	r2, r3, #7
 80085a4:	69bb      	ldr	r3, [r7, #24]
 80085a6:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80085a8:	69bb      	ldr	r3, [r7, #24]
 80085aa:	6959      	ldr	r1, [r3, #20]
 80085ac:	693a      	ldr	r2, [r7, #16]
 80085ae:	4613      	mov	r3, r2
 80085b0:	009b      	lsls	r3, r3, #2
 80085b2:	4413      	add	r3, r2
 80085b4:	009b      	lsls	r3, r3, #2
 80085b6:	4a22      	ldr	r2, [pc, #136]	; (8008640 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80085b8:	4413      	add	r3, r2
 80085ba:	4299      	cmp	r1, r3
 80085bc:	d101      	bne.n	80085c2 <vTaskPriorityDisinheritAfterTimeout+0xba>
 80085be:	2301      	movs	r3, #1
 80085c0:	e000      	b.n	80085c4 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 80085c2:	2300      	movs	r3, #0
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d034      	beq.n	8008632 <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80085c8:	69bb      	ldr	r3, [r7, #24]
 80085ca:	3304      	adds	r3, #4
 80085cc:	4618      	mov	r0, r3
 80085ce:	f7fe fa13 	bl	80069f8 <uxListRemove>
 80085d2:	4603      	mov	r3, r0
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d115      	bne.n	8008604 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80085d8:	69bb      	ldr	r3, [r7, #24]
 80085da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085dc:	4918      	ldr	r1, [pc, #96]	; (8008640 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80085de:	4613      	mov	r3, r2
 80085e0:	009b      	lsls	r3, r3, #2
 80085e2:	4413      	add	r3, r2
 80085e4:	009b      	lsls	r3, r3, #2
 80085e6:	440b      	add	r3, r1
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d10a      	bne.n	8008604 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 80085ee:	69bb      	ldr	r3, [r7, #24]
 80085f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085f2:	2201      	movs	r2, #1
 80085f4:	fa02 f303 	lsl.w	r3, r2, r3
 80085f8:	43da      	mvns	r2, r3
 80085fa:	4b12      	ldr	r3, [pc, #72]	; (8008644 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4013      	ands	r3, r2
 8008600:	4a10      	ldr	r2, [pc, #64]	; (8008644 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008602:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008604:	69bb      	ldr	r3, [r7, #24]
 8008606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008608:	2201      	movs	r2, #1
 800860a:	409a      	lsls	r2, r3
 800860c:	4b0d      	ldr	r3, [pc, #52]	; (8008644 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4313      	orrs	r3, r2
 8008612:	4a0c      	ldr	r2, [pc, #48]	; (8008644 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008614:	6013      	str	r3, [r2, #0]
 8008616:	69bb      	ldr	r3, [r7, #24]
 8008618:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800861a:	4613      	mov	r3, r2
 800861c:	009b      	lsls	r3, r3, #2
 800861e:	4413      	add	r3, r2
 8008620:	009b      	lsls	r3, r3, #2
 8008622:	4a07      	ldr	r2, [pc, #28]	; (8008640 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008624:	441a      	add	r2, r3
 8008626:	69bb      	ldr	r3, [r7, #24]
 8008628:	3304      	adds	r3, #4
 800862a:	4619      	mov	r1, r3
 800862c:	4610      	mov	r0, r2
 800862e:	f7fe f988 	bl	8006942 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008632:	bf00      	nop
 8008634:	3720      	adds	r7, #32
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
 800863a:	bf00      	nop
 800863c:	20000500 	.word	0x20000500
 8008640:	20000504 	.word	0x20000504
 8008644:	20000608 	.word	0x20000608

08008648 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8008648:	b480      	push	{r7}
 800864a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800864c:	4b07      	ldr	r3, [pc, #28]	; (800866c <pvTaskIncrementMutexHeldCount+0x24>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d004      	beq.n	800865e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008654:	4b05      	ldr	r3, [pc, #20]	; (800866c <pvTaskIncrementMutexHeldCount+0x24>)
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800865a:	3201      	adds	r2, #1
 800865c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800865e:	4b03      	ldr	r3, [pc, #12]	; (800866c <pvTaskIncrementMutexHeldCount+0x24>)
 8008660:	681b      	ldr	r3, [r3, #0]
	}
 8008662:	4618      	mov	r0, r3
 8008664:	46bd      	mov	sp, r7
 8008666:	bc80      	pop	{r7}
 8008668:	4770      	bx	lr
 800866a:	bf00      	nop
 800866c:	20000500 	.word	0x20000500

08008670 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b084      	sub	sp, #16
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800867a:	4b29      	ldr	r3, [pc, #164]	; (8008720 <prvAddCurrentTaskToDelayedList+0xb0>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008680:	4b28      	ldr	r3, [pc, #160]	; (8008724 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	3304      	adds	r3, #4
 8008686:	4618      	mov	r0, r3
 8008688:	f7fe f9b6 	bl	80069f8 <uxListRemove>
 800868c:	4603      	mov	r3, r0
 800868e:	2b00      	cmp	r3, #0
 8008690:	d10b      	bne.n	80086aa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8008692:	4b24      	ldr	r3, [pc, #144]	; (8008724 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008698:	2201      	movs	r2, #1
 800869a:	fa02 f303 	lsl.w	r3, r2, r3
 800869e:	43da      	mvns	r2, r3
 80086a0:	4b21      	ldr	r3, [pc, #132]	; (8008728 <prvAddCurrentTaskToDelayedList+0xb8>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4013      	ands	r3, r2
 80086a6:	4a20      	ldr	r2, [pc, #128]	; (8008728 <prvAddCurrentTaskToDelayedList+0xb8>)
 80086a8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086b0:	d10a      	bne.n	80086c8 <prvAddCurrentTaskToDelayedList+0x58>
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d007      	beq.n	80086c8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086b8:	4b1a      	ldr	r3, [pc, #104]	; (8008724 <prvAddCurrentTaskToDelayedList+0xb4>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	3304      	adds	r3, #4
 80086be:	4619      	mov	r1, r3
 80086c0:	481a      	ldr	r0, [pc, #104]	; (800872c <prvAddCurrentTaskToDelayedList+0xbc>)
 80086c2:	f7fe f93e 	bl	8006942 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80086c6:	e026      	b.n	8008716 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80086c8:	68fa      	ldr	r2, [r7, #12]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	4413      	add	r3, r2
 80086ce:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80086d0:	4b14      	ldr	r3, [pc, #80]	; (8008724 <prvAddCurrentTaskToDelayedList+0xb4>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	68ba      	ldr	r2, [r7, #8]
 80086d6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80086d8:	68ba      	ldr	r2, [r7, #8]
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	429a      	cmp	r2, r3
 80086de:	d209      	bcs.n	80086f4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086e0:	4b13      	ldr	r3, [pc, #76]	; (8008730 <prvAddCurrentTaskToDelayedList+0xc0>)
 80086e2:	681a      	ldr	r2, [r3, #0]
 80086e4:	4b0f      	ldr	r3, [pc, #60]	; (8008724 <prvAddCurrentTaskToDelayedList+0xb4>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	3304      	adds	r3, #4
 80086ea:	4619      	mov	r1, r3
 80086ec:	4610      	mov	r0, r2
 80086ee:	f7fe f94b 	bl	8006988 <vListInsert>
}
 80086f2:	e010      	b.n	8008716 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80086f4:	4b0f      	ldr	r3, [pc, #60]	; (8008734 <prvAddCurrentTaskToDelayedList+0xc4>)
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	4b0a      	ldr	r3, [pc, #40]	; (8008724 <prvAddCurrentTaskToDelayedList+0xb4>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	3304      	adds	r3, #4
 80086fe:	4619      	mov	r1, r3
 8008700:	4610      	mov	r0, r2
 8008702:	f7fe f941 	bl	8006988 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008706:	4b0c      	ldr	r3, [pc, #48]	; (8008738 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	68ba      	ldr	r2, [r7, #8]
 800870c:	429a      	cmp	r2, r3
 800870e:	d202      	bcs.n	8008716 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008710:	4a09      	ldr	r2, [pc, #36]	; (8008738 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	6013      	str	r3, [r2, #0]
}
 8008716:	bf00      	nop
 8008718:	3710      	adds	r7, #16
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
 800871e:	bf00      	nop
 8008720:	20000604 	.word	0x20000604
 8008724:	20000500 	.word	0x20000500
 8008728:	20000608 	.word	0x20000608
 800872c:	200005ec 	.word	0x200005ec
 8008730:	200005bc 	.word	0x200005bc
 8008734:	200005b8 	.word	0x200005b8
 8008738:	20000620 	.word	0x20000620

0800873c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800873c:	b480      	push	{r7}
 800873e:	b085      	sub	sp, #20
 8008740:	af00      	add	r7, sp, #0
 8008742:	60f8      	str	r0, [r7, #12]
 8008744:	60b9      	str	r1, [r7, #8]
 8008746:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	3b04      	subs	r3, #4
 800874c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008754:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	3b04      	subs	r3, #4
 800875a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	f023 0201 	bic.w	r2, r3, #1
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	3b04      	subs	r3, #4
 800876a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800876c:	4a08      	ldr	r2, [pc, #32]	; (8008790 <pxPortInitialiseStack+0x54>)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	3b14      	subs	r3, #20
 8008776:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008778:	687a      	ldr	r2, [r7, #4]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	3b20      	subs	r3, #32
 8008782:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008784:	68fb      	ldr	r3, [r7, #12]
}
 8008786:	4618      	mov	r0, r3
 8008788:	3714      	adds	r7, #20
 800878a:	46bd      	mov	sp, r7
 800878c:	bc80      	pop	{r7}
 800878e:	4770      	bx	lr
 8008790:	08008795 	.word	0x08008795

08008794 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008794:	b480      	push	{r7}
 8008796:	b085      	sub	sp, #20
 8008798:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800879a:	2300      	movs	r3, #0
 800879c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800879e:	4b12      	ldr	r3, [pc, #72]	; (80087e8 <prvTaskExitError+0x54>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087a6:	d00a      	beq.n	80087be <prvTaskExitError+0x2a>
	__asm volatile
 80087a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087ac:	f383 8811 	msr	BASEPRI, r3
 80087b0:	f3bf 8f6f 	isb	sy
 80087b4:	f3bf 8f4f 	dsb	sy
 80087b8:	60fb      	str	r3, [r7, #12]
}
 80087ba:	bf00      	nop
 80087bc:	e7fe      	b.n	80087bc <prvTaskExitError+0x28>
	__asm volatile
 80087be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c2:	f383 8811 	msr	BASEPRI, r3
 80087c6:	f3bf 8f6f 	isb	sy
 80087ca:	f3bf 8f4f 	dsb	sy
 80087ce:	60bb      	str	r3, [r7, #8]
}
 80087d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80087d2:	bf00      	nop
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d0fc      	beq.n	80087d4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80087da:	bf00      	nop
 80087dc:	bf00      	nop
 80087de:	3714      	adds	r7, #20
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bc80      	pop	{r7}
 80087e4:	4770      	bx	lr
 80087e6:	bf00      	nop
 80087e8:	2000000c 	.word	0x2000000c
 80087ec:	00000000 	.word	0x00000000

080087f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80087f0:	4b07      	ldr	r3, [pc, #28]	; (8008810 <pxCurrentTCBConst2>)
 80087f2:	6819      	ldr	r1, [r3, #0]
 80087f4:	6808      	ldr	r0, [r1, #0]
 80087f6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80087fa:	f380 8809 	msr	PSP, r0
 80087fe:	f3bf 8f6f 	isb	sy
 8008802:	f04f 0000 	mov.w	r0, #0
 8008806:	f380 8811 	msr	BASEPRI, r0
 800880a:	f04e 0e0d 	orr.w	lr, lr, #13
 800880e:	4770      	bx	lr

08008810 <pxCurrentTCBConst2>:
 8008810:	20000500 	.word	0x20000500
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008814:	bf00      	nop
 8008816:	bf00      	nop

08008818 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008818:	4806      	ldr	r0, [pc, #24]	; (8008834 <prvPortStartFirstTask+0x1c>)
 800881a:	6800      	ldr	r0, [r0, #0]
 800881c:	6800      	ldr	r0, [r0, #0]
 800881e:	f380 8808 	msr	MSP, r0
 8008822:	b662      	cpsie	i
 8008824:	b661      	cpsie	f
 8008826:	f3bf 8f4f 	dsb	sy
 800882a:	f3bf 8f6f 	isb	sy
 800882e:	df00      	svc	0
 8008830:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008832:	bf00      	nop
 8008834:	e000ed08 	.word	0xe000ed08

08008838 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b084      	sub	sp, #16
 800883c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800883e:	4b32      	ldr	r3, [pc, #200]	; (8008908 <xPortStartScheduler+0xd0>)
 8008840:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	781b      	ldrb	r3, [r3, #0]
 8008846:	b2db      	uxtb	r3, r3
 8008848:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	22ff      	movs	r2, #255	; 0xff
 800884e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	781b      	ldrb	r3, [r3, #0]
 8008854:	b2db      	uxtb	r3, r3
 8008856:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008858:	78fb      	ldrb	r3, [r7, #3]
 800885a:	b2db      	uxtb	r3, r3
 800885c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008860:	b2da      	uxtb	r2, r3
 8008862:	4b2a      	ldr	r3, [pc, #168]	; (800890c <xPortStartScheduler+0xd4>)
 8008864:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008866:	4b2a      	ldr	r3, [pc, #168]	; (8008910 <xPortStartScheduler+0xd8>)
 8008868:	2207      	movs	r2, #7
 800886a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800886c:	e009      	b.n	8008882 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800886e:	4b28      	ldr	r3, [pc, #160]	; (8008910 <xPortStartScheduler+0xd8>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	3b01      	subs	r3, #1
 8008874:	4a26      	ldr	r2, [pc, #152]	; (8008910 <xPortStartScheduler+0xd8>)
 8008876:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008878:	78fb      	ldrb	r3, [r7, #3]
 800887a:	b2db      	uxtb	r3, r3
 800887c:	005b      	lsls	r3, r3, #1
 800887e:	b2db      	uxtb	r3, r3
 8008880:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008882:	78fb      	ldrb	r3, [r7, #3]
 8008884:	b2db      	uxtb	r3, r3
 8008886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800888a:	2b80      	cmp	r3, #128	; 0x80
 800888c:	d0ef      	beq.n	800886e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800888e:	4b20      	ldr	r3, [pc, #128]	; (8008910 <xPortStartScheduler+0xd8>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f1c3 0307 	rsb	r3, r3, #7
 8008896:	2b04      	cmp	r3, #4
 8008898:	d00a      	beq.n	80088b0 <xPortStartScheduler+0x78>
	__asm volatile
 800889a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800889e:	f383 8811 	msr	BASEPRI, r3
 80088a2:	f3bf 8f6f 	isb	sy
 80088a6:	f3bf 8f4f 	dsb	sy
 80088aa:	60bb      	str	r3, [r7, #8]
}
 80088ac:	bf00      	nop
 80088ae:	e7fe      	b.n	80088ae <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80088b0:	4b17      	ldr	r3, [pc, #92]	; (8008910 <xPortStartScheduler+0xd8>)
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	021b      	lsls	r3, r3, #8
 80088b6:	4a16      	ldr	r2, [pc, #88]	; (8008910 <xPortStartScheduler+0xd8>)
 80088b8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80088ba:	4b15      	ldr	r3, [pc, #84]	; (8008910 <xPortStartScheduler+0xd8>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80088c2:	4a13      	ldr	r2, [pc, #76]	; (8008910 <xPortStartScheduler+0xd8>)
 80088c4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	b2da      	uxtb	r2, r3
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80088ce:	4b11      	ldr	r3, [pc, #68]	; (8008914 <xPortStartScheduler+0xdc>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4a10      	ldr	r2, [pc, #64]	; (8008914 <xPortStartScheduler+0xdc>)
 80088d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80088d8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80088da:	4b0e      	ldr	r3, [pc, #56]	; (8008914 <xPortStartScheduler+0xdc>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4a0d      	ldr	r2, [pc, #52]	; (8008914 <xPortStartScheduler+0xdc>)
 80088e0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80088e4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80088e6:	f000 f8b9 	bl	8008a5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80088ea:	4b0b      	ldr	r3, [pc, #44]	; (8008918 <xPortStartScheduler+0xe0>)
 80088ec:	2200      	movs	r2, #0
 80088ee:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80088f0:	f7ff ff92 	bl	8008818 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80088f4:	f7ff faa6 	bl	8007e44 <vTaskSwitchContext>
	prvTaskExitError();
 80088f8:	f7ff ff4c 	bl	8008794 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80088fc:	2300      	movs	r3, #0
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3710      	adds	r7, #16
 8008902:	46bd      	mov	sp, r7
 8008904:	bd80      	pop	{r7, pc}
 8008906:	bf00      	nop
 8008908:	e000e400 	.word	0xe000e400
 800890c:	2000062c 	.word	0x2000062c
 8008910:	20000630 	.word	0x20000630
 8008914:	e000ed20 	.word	0xe000ed20
 8008918:	2000000c 	.word	0x2000000c

0800891c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800891c:	b480      	push	{r7}
 800891e:	b083      	sub	sp, #12
 8008920:	af00      	add	r7, sp, #0
	__asm volatile
 8008922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008926:	f383 8811 	msr	BASEPRI, r3
 800892a:	f3bf 8f6f 	isb	sy
 800892e:	f3bf 8f4f 	dsb	sy
 8008932:	607b      	str	r3, [r7, #4]
}
 8008934:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008936:	4b0f      	ldr	r3, [pc, #60]	; (8008974 <vPortEnterCritical+0x58>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	3301      	adds	r3, #1
 800893c:	4a0d      	ldr	r2, [pc, #52]	; (8008974 <vPortEnterCritical+0x58>)
 800893e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008940:	4b0c      	ldr	r3, [pc, #48]	; (8008974 <vPortEnterCritical+0x58>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	2b01      	cmp	r3, #1
 8008946:	d10f      	bne.n	8008968 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008948:	4b0b      	ldr	r3, [pc, #44]	; (8008978 <vPortEnterCritical+0x5c>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	b2db      	uxtb	r3, r3
 800894e:	2b00      	cmp	r3, #0
 8008950:	d00a      	beq.n	8008968 <vPortEnterCritical+0x4c>
	__asm volatile
 8008952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008956:	f383 8811 	msr	BASEPRI, r3
 800895a:	f3bf 8f6f 	isb	sy
 800895e:	f3bf 8f4f 	dsb	sy
 8008962:	603b      	str	r3, [r7, #0]
}
 8008964:	bf00      	nop
 8008966:	e7fe      	b.n	8008966 <vPortEnterCritical+0x4a>
	}
}
 8008968:	bf00      	nop
 800896a:	370c      	adds	r7, #12
 800896c:	46bd      	mov	sp, r7
 800896e:	bc80      	pop	{r7}
 8008970:	4770      	bx	lr
 8008972:	bf00      	nop
 8008974:	2000000c 	.word	0x2000000c
 8008978:	e000ed04 	.word	0xe000ed04

0800897c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800897c:	b480      	push	{r7}
 800897e:	b083      	sub	sp, #12
 8008980:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008982:	4b11      	ldr	r3, [pc, #68]	; (80089c8 <vPortExitCritical+0x4c>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d10a      	bne.n	80089a0 <vPortExitCritical+0x24>
	__asm volatile
 800898a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800898e:	f383 8811 	msr	BASEPRI, r3
 8008992:	f3bf 8f6f 	isb	sy
 8008996:	f3bf 8f4f 	dsb	sy
 800899a:	607b      	str	r3, [r7, #4]
}
 800899c:	bf00      	nop
 800899e:	e7fe      	b.n	800899e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80089a0:	4b09      	ldr	r3, [pc, #36]	; (80089c8 <vPortExitCritical+0x4c>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	3b01      	subs	r3, #1
 80089a6:	4a08      	ldr	r2, [pc, #32]	; (80089c8 <vPortExitCritical+0x4c>)
 80089a8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80089aa:	4b07      	ldr	r3, [pc, #28]	; (80089c8 <vPortExitCritical+0x4c>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d105      	bne.n	80089be <vPortExitCritical+0x42>
 80089b2:	2300      	movs	r3, #0
 80089b4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	f383 8811 	msr	BASEPRI, r3
}
 80089bc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80089be:	bf00      	nop
 80089c0:	370c      	adds	r7, #12
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bc80      	pop	{r7}
 80089c6:	4770      	bx	lr
 80089c8:	2000000c 	.word	0x2000000c
 80089cc:	00000000 	.word	0x00000000

080089d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80089d0:	f3ef 8009 	mrs	r0, PSP
 80089d4:	f3bf 8f6f 	isb	sy
 80089d8:	4b0d      	ldr	r3, [pc, #52]	; (8008a10 <pxCurrentTCBConst>)
 80089da:	681a      	ldr	r2, [r3, #0]
 80089dc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80089e0:	6010      	str	r0, [r2, #0]
 80089e2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80089e6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80089ea:	f380 8811 	msr	BASEPRI, r0
 80089ee:	f7ff fa29 	bl	8007e44 <vTaskSwitchContext>
 80089f2:	f04f 0000 	mov.w	r0, #0
 80089f6:	f380 8811 	msr	BASEPRI, r0
 80089fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80089fe:	6819      	ldr	r1, [r3, #0]
 8008a00:	6808      	ldr	r0, [r1, #0]
 8008a02:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008a06:	f380 8809 	msr	PSP, r0
 8008a0a:	f3bf 8f6f 	isb	sy
 8008a0e:	4770      	bx	lr

08008a10 <pxCurrentTCBConst>:
 8008a10:	20000500 	.word	0x20000500
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008a14:	bf00      	nop
 8008a16:	bf00      	nop

08008a18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b082      	sub	sp, #8
 8008a1c:	af00      	add	r7, sp, #0
	__asm volatile
 8008a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a22:	f383 8811 	msr	BASEPRI, r3
 8008a26:	f3bf 8f6f 	isb	sy
 8008a2a:	f3bf 8f4f 	dsb	sy
 8008a2e:	607b      	str	r3, [r7, #4]
}
 8008a30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008a32:	f7ff f96d 	bl	8007d10 <xTaskIncrementTick>
 8008a36:	4603      	mov	r3, r0
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d003      	beq.n	8008a44 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008a3c:	4b06      	ldr	r3, [pc, #24]	; (8008a58 <SysTick_Handler+0x40>)
 8008a3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a42:	601a      	str	r2, [r3, #0]
 8008a44:	2300      	movs	r3, #0
 8008a46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	f383 8811 	msr	BASEPRI, r3
}
 8008a4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008a50:	bf00      	nop
 8008a52:	3708      	adds	r7, #8
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	e000ed04 	.word	0xe000ed04

08008a5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008a60:	4b0a      	ldr	r3, [pc, #40]	; (8008a8c <vPortSetupTimerInterrupt+0x30>)
 8008a62:	2200      	movs	r2, #0
 8008a64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008a66:	4b0a      	ldr	r3, [pc, #40]	; (8008a90 <vPortSetupTimerInterrupt+0x34>)
 8008a68:	2200      	movs	r2, #0
 8008a6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008a6c:	4b09      	ldr	r3, [pc, #36]	; (8008a94 <vPortSetupTimerInterrupt+0x38>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a09      	ldr	r2, [pc, #36]	; (8008a98 <vPortSetupTimerInterrupt+0x3c>)
 8008a72:	fba2 2303 	umull	r2, r3, r2, r3
 8008a76:	099b      	lsrs	r3, r3, #6
 8008a78:	4a08      	ldr	r2, [pc, #32]	; (8008a9c <vPortSetupTimerInterrupt+0x40>)
 8008a7a:	3b01      	subs	r3, #1
 8008a7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008a7e:	4b03      	ldr	r3, [pc, #12]	; (8008a8c <vPortSetupTimerInterrupt+0x30>)
 8008a80:	2207      	movs	r2, #7
 8008a82:	601a      	str	r2, [r3, #0]
}
 8008a84:	bf00      	nop
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bc80      	pop	{r7}
 8008a8a:	4770      	bx	lr
 8008a8c:	e000e010 	.word	0xe000e010
 8008a90:	e000e018 	.word	0xe000e018
 8008a94:	20000000 	.word	0x20000000
 8008a98:	10624dd3 	.word	0x10624dd3
 8008a9c:	e000e014 	.word	0xe000e014

08008aa0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008aa0:	b480      	push	{r7}
 8008aa2:	b085      	sub	sp, #20
 8008aa4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008aa6:	f3ef 8305 	mrs	r3, IPSR
 8008aaa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2b0f      	cmp	r3, #15
 8008ab0:	d914      	bls.n	8008adc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008ab2:	4a16      	ldr	r2, [pc, #88]	; (8008b0c <vPortValidateInterruptPriority+0x6c>)
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	4413      	add	r3, r2
 8008ab8:	781b      	ldrb	r3, [r3, #0]
 8008aba:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008abc:	4b14      	ldr	r3, [pc, #80]	; (8008b10 <vPortValidateInterruptPriority+0x70>)
 8008abe:	781b      	ldrb	r3, [r3, #0]
 8008ac0:	7afa      	ldrb	r2, [r7, #11]
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d20a      	bcs.n	8008adc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aca:	f383 8811 	msr	BASEPRI, r3
 8008ace:	f3bf 8f6f 	isb	sy
 8008ad2:	f3bf 8f4f 	dsb	sy
 8008ad6:	607b      	str	r3, [r7, #4]
}
 8008ad8:	bf00      	nop
 8008ada:	e7fe      	b.n	8008ada <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008adc:	4b0d      	ldr	r3, [pc, #52]	; (8008b14 <vPortValidateInterruptPriority+0x74>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008ae4:	4b0c      	ldr	r3, [pc, #48]	; (8008b18 <vPortValidateInterruptPriority+0x78>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	d90a      	bls.n	8008b02 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008af0:	f383 8811 	msr	BASEPRI, r3
 8008af4:	f3bf 8f6f 	isb	sy
 8008af8:	f3bf 8f4f 	dsb	sy
 8008afc:	603b      	str	r3, [r7, #0]
}
 8008afe:	bf00      	nop
 8008b00:	e7fe      	b.n	8008b00 <vPortValidateInterruptPriority+0x60>
	}
 8008b02:	bf00      	nop
 8008b04:	3714      	adds	r7, #20
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bc80      	pop	{r7}
 8008b0a:	4770      	bx	lr
 8008b0c:	e000e3f0 	.word	0xe000e3f0
 8008b10:	2000062c 	.word	0x2000062c
 8008b14:	e000ed0c 	.word	0xe000ed0c
 8008b18:	20000630 	.word	0x20000630

08008b1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b08a      	sub	sp, #40	; 0x28
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008b24:	2300      	movs	r3, #0
 8008b26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008b28:	f7ff f856 	bl	8007bd8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008b2c:	4b58      	ldr	r3, [pc, #352]	; (8008c90 <pvPortMalloc+0x174>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d101      	bne.n	8008b38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008b34:	f000 f910 	bl	8008d58 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008b38:	4b56      	ldr	r3, [pc, #344]	; (8008c94 <pvPortMalloc+0x178>)
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	4013      	ands	r3, r2
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	f040 808e 	bne.w	8008c62 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d01d      	beq.n	8008b88 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008b4c:	2208      	movs	r2, #8
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	4413      	add	r3, r2
 8008b52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f003 0307 	and.w	r3, r3, #7
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d014      	beq.n	8008b88 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	f023 0307 	bic.w	r3, r3, #7
 8008b64:	3308      	adds	r3, #8
 8008b66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f003 0307 	and.w	r3, r3, #7
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d00a      	beq.n	8008b88 <pvPortMalloc+0x6c>
	__asm volatile
 8008b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b76:	f383 8811 	msr	BASEPRI, r3
 8008b7a:	f3bf 8f6f 	isb	sy
 8008b7e:	f3bf 8f4f 	dsb	sy
 8008b82:	617b      	str	r3, [r7, #20]
}
 8008b84:	bf00      	nop
 8008b86:	e7fe      	b.n	8008b86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d069      	beq.n	8008c62 <pvPortMalloc+0x146>
 8008b8e:	4b42      	ldr	r3, [pc, #264]	; (8008c98 <pvPortMalloc+0x17c>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	687a      	ldr	r2, [r7, #4]
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d864      	bhi.n	8008c62 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008b98:	4b40      	ldr	r3, [pc, #256]	; (8008c9c <pvPortMalloc+0x180>)
 8008b9a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008b9c:	4b3f      	ldr	r3, [pc, #252]	; (8008c9c <pvPortMalloc+0x180>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008ba2:	e004      	b.n	8008bae <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ba6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb0:	685b      	ldr	r3, [r3, #4]
 8008bb2:	687a      	ldr	r2, [r7, #4]
 8008bb4:	429a      	cmp	r2, r3
 8008bb6:	d903      	bls.n	8008bc0 <pvPortMalloc+0xa4>
 8008bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d1f1      	bne.n	8008ba4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008bc0:	4b33      	ldr	r3, [pc, #204]	; (8008c90 <pvPortMalloc+0x174>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bc6:	429a      	cmp	r2, r3
 8008bc8:	d04b      	beq.n	8008c62 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008bca:	6a3b      	ldr	r3, [r7, #32]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	2208      	movs	r2, #8
 8008bd0:	4413      	add	r3, r2
 8008bd2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd6:	681a      	ldr	r2, [r3, #0]
 8008bd8:	6a3b      	ldr	r3, [r7, #32]
 8008bda:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bde:	685a      	ldr	r2, [r3, #4]
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	1ad2      	subs	r2, r2, r3
 8008be4:	2308      	movs	r3, #8
 8008be6:	005b      	lsls	r3, r3, #1
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d91f      	bls.n	8008c2c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008bec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	4413      	add	r3, r2
 8008bf2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008bf4:	69bb      	ldr	r3, [r7, #24]
 8008bf6:	f003 0307 	and.w	r3, r3, #7
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d00a      	beq.n	8008c14 <pvPortMalloc+0xf8>
	__asm volatile
 8008bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c02:	f383 8811 	msr	BASEPRI, r3
 8008c06:	f3bf 8f6f 	isb	sy
 8008c0a:	f3bf 8f4f 	dsb	sy
 8008c0e:	613b      	str	r3, [r7, #16]
}
 8008c10:	bf00      	nop
 8008c12:	e7fe      	b.n	8008c12 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c16:	685a      	ldr	r2, [r3, #4]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	1ad2      	subs	r2, r2, r3
 8008c1c:	69bb      	ldr	r3, [r7, #24]
 8008c1e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c22:	687a      	ldr	r2, [r7, #4]
 8008c24:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008c26:	69b8      	ldr	r0, [r7, #24]
 8008c28:	f000 f8f8 	bl	8008e1c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008c2c:	4b1a      	ldr	r3, [pc, #104]	; (8008c98 <pvPortMalloc+0x17c>)
 8008c2e:	681a      	ldr	r2, [r3, #0]
 8008c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	1ad3      	subs	r3, r2, r3
 8008c36:	4a18      	ldr	r2, [pc, #96]	; (8008c98 <pvPortMalloc+0x17c>)
 8008c38:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008c3a:	4b17      	ldr	r3, [pc, #92]	; (8008c98 <pvPortMalloc+0x17c>)
 8008c3c:	681a      	ldr	r2, [r3, #0]
 8008c3e:	4b18      	ldr	r3, [pc, #96]	; (8008ca0 <pvPortMalloc+0x184>)
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	429a      	cmp	r2, r3
 8008c44:	d203      	bcs.n	8008c4e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008c46:	4b14      	ldr	r3, [pc, #80]	; (8008c98 <pvPortMalloc+0x17c>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a15      	ldr	r2, [pc, #84]	; (8008ca0 <pvPortMalloc+0x184>)
 8008c4c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c50:	685a      	ldr	r2, [r3, #4]
 8008c52:	4b10      	ldr	r3, [pc, #64]	; (8008c94 <pvPortMalloc+0x178>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	431a      	orrs	r2, r3
 8008c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c5a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c5e:	2200      	movs	r2, #0
 8008c60:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008c62:	f7fe ffc7 	bl	8007bf4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c66:	69fb      	ldr	r3, [r7, #28]
 8008c68:	f003 0307 	and.w	r3, r3, #7
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d00a      	beq.n	8008c86 <pvPortMalloc+0x16a>
	__asm volatile
 8008c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c74:	f383 8811 	msr	BASEPRI, r3
 8008c78:	f3bf 8f6f 	isb	sy
 8008c7c:	f3bf 8f4f 	dsb	sy
 8008c80:	60fb      	str	r3, [r7, #12]
}
 8008c82:	bf00      	nop
 8008c84:	e7fe      	b.n	8008c84 <pvPortMalloc+0x168>
	return pvReturn;
 8008c86:	69fb      	ldr	r3, [r7, #28]
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3728      	adds	r7, #40	; 0x28
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}
 8008c90:	2000123c 	.word	0x2000123c
 8008c94:	20001248 	.word	0x20001248
 8008c98:	20001240 	.word	0x20001240
 8008c9c:	20001234 	.word	0x20001234
 8008ca0:	20001244 	.word	0x20001244

08008ca4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b086      	sub	sp, #24
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d048      	beq.n	8008d48 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008cb6:	2308      	movs	r3, #8
 8008cb8:	425b      	negs	r3, r3
 8008cba:	697a      	ldr	r2, [r7, #20]
 8008cbc:	4413      	add	r3, r2
 8008cbe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008cc0:	697b      	ldr	r3, [r7, #20]
 8008cc2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	685a      	ldr	r2, [r3, #4]
 8008cc8:	4b21      	ldr	r3, [pc, #132]	; (8008d50 <vPortFree+0xac>)
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4013      	ands	r3, r2
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d10a      	bne.n	8008ce8 <vPortFree+0x44>
	__asm volatile
 8008cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cd6:	f383 8811 	msr	BASEPRI, r3
 8008cda:	f3bf 8f6f 	isb	sy
 8008cde:	f3bf 8f4f 	dsb	sy
 8008ce2:	60fb      	str	r3, [r7, #12]
}
 8008ce4:	bf00      	nop
 8008ce6:	e7fe      	b.n	8008ce6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008ce8:	693b      	ldr	r3, [r7, #16]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d00a      	beq.n	8008d06 <vPortFree+0x62>
	__asm volatile
 8008cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cf4:	f383 8811 	msr	BASEPRI, r3
 8008cf8:	f3bf 8f6f 	isb	sy
 8008cfc:	f3bf 8f4f 	dsb	sy
 8008d00:	60bb      	str	r3, [r7, #8]
}
 8008d02:	bf00      	nop
 8008d04:	e7fe      	b.n	8008d04 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008d06:	693b      	ldr	r3, [r7, #16]
 8008d08:	685a      	ldr	r2, [r3, #4]
 8008d0a:	4b11      	ldr	r3, [pc, #68]	; (8008d50 <vPortFree+0xac>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4013      	ands	r3, r2
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d019      	beq.n	8008d48 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008d14:	693b      	ldr	r3, [r7, #16]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d115      	bne.n	8008d48 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	685a      	ldr	r2, [r3, #4]
 8008d20:	4b0b      	ldr	r3, [pc, #44]	; (8008d50 <vPortFree+0xac>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	43db      	mvns	r3, r3
 8008d26:	401a      	ands	r2, r3
 8008d28:	693b      	ldr	r3, [r7, #16]
 8008d2a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008d2c:	f7fe ff54 	bl	8007bd8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	685a      	ldr	r2, [r3, #4]
 8008d34:	4b07      	ldr	r3, [pc, #28]	; (8008d54 <vPortFree+0xb0>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4413      	add	r3, r2
 8008d3a:	4a06      	ldr	r2, [pc, #24]	; (8008d54 <vPortFree+0xb0>)
 8008d3c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008d3e:	6938      	ldr	r0, [r7, #16]
 8008d40:	f000 f86c 	bl	8008e1c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008d44:	f7fe ff56 	bl	8007bf4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008d48:	bf00      	nop
 8008d4a:	3718      	adds	r7, #24
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}
 8008d50:	20001248 	.word	0x20001248
 8008d54:	20001240 	.word	0x20001240

08008d58 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b085      	sub	sp, #20
 8008d5c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008d5e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008d62:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008d64:	4b27      	ldr	r3, [pc, #156]	; (8008e04 <prvHeapInit+0xac>)
 8008d66:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f003 0307 	and.w	r3, r3, #7
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d00c      	beq.n	8008d8c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	3307      	adds	r3, #7
 8008d76:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f023 0307 	bic.w	r3, r3, #7
 8008d7e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008d80:	68ba      	ldr	r2, [r7, #8]
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	1ad3      	subs	r3, r2, r3
 8008d86:	4a1f      	ldr	r2, [pc, #124]	; (8008e04 <prvHeapInit+0xac>)
 8008d88:	4413      	add	r3, r2
 8008d8a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008d90:	4a1d      	ldr	r2, [pc, #116]	; (8008e08 <prvHeapInit+0xb0>)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008d96:	4b1c      	ldr	r3, [pc, #112]	; (8008e08 <prvHeapInit+0xb0>)
 8008d98:	2200      	movs	r2, #0
 8008d9a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	68ba      	ldr	r2, [r7, #8]
 8008da0:	4413      	add	r3, r2
 8008da2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008da4:	2208      	movs	r2, #8
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	1a9b      	subs	r3, r3, r2
 8008daa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f023 0307 	bic.w	r3, r3, #7
 8008db2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	4a15      	ldr	r2, [pc, #84]	; (8008e0c <prvHeapInit+0xb4>)
 8008db8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008dba:	4b14      	ldr	r3, [pc, #80]	; (8008e0c <prvHeapInit+0xb4>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008dc2:	4b12      	ldr	r3, [pc, #72]	; (8008e0c <prvHeapInit+0xb4>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	68fa      	ldr	r2, [r7, #12]
 8008dd2:	1ad2      	subs	r2, r2, r3
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008dd8:	4b0c      	ldr	r3, [pc, #48]	; (8008e0c <prvHeapInit+0xb4>)
 8008dda:	681a      	ldr	r2, [r3, #0]
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	4a0a      	ldr	r2, [pc, #40]	; (8008e10 <prvHeapInit+0xb8>)
 8008de6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	4a09      	ldr	r2, [pc, #36]	; (8008e14 <prvHeapInit+0xbc>)
 8008dee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008df0:	4b09      	ldr	r3, [pc, #36]	; (8008e18 <prvHeapInit+0xc0>)
 8008df2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008df6:	601a      	str	r2, [r3, #0]
}
 8008df8:	bf00      	nop
 8008dfa:	3714      	adds	r7, #20
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bc80      	pop	{r7}
 8008e00:	4770      	bx	lr
 8008e02:	bf00      	nop
 8008e04:	20000634 	.word	0x20000634
 8008e08:	20001234 	.word	0x20001234
 8008e0c:	2000123c 	.word	0x2000123c
 8008e10:	20001244 	.word	0x20001244
 8008e14:	20001240 	.word	0x20001240
 8008e18:	20001248 	.word	0x20001248

08008e1c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b085      	sub	sp, #20
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008e24:	4b27      	ldr	r3, [pc, #156]	; (8008ec4 <prvInsertBlockIntoFreeList+0xa8>)
 8008e26:	60fb      	str	r3, [r7, #12]
 8008e28:	e002      	b.n	8008e30 <prvInsertBlockIntoFreeList+0x14>
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	60fb      	str	r3, [r7, #12]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	687a      	ldr	r2, [r7, #4]
 8008e36:	429a      	cmp	r2, r3
 8008e38:	d8f7      	bhi.n	8008e2a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	68ba      	ldr	r2, [r7, #8]
 8008e44:	4413      	add	r3, r2
 8008e46:	687a      	ldr	r2, [r7, #4]
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	d108      	bne.n	8008e5e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	685a      	ldr	r2, [r3, #4]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	441a      	add	r2, r3
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	685b      	ldr	r3, [r3, #4]
 8008e66:	68ba      	ldr	r2, [r7, #8]
 8008e68:	441a      	add	r2, r3
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	d118      	bne.n	8008ea4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681a      	ldr	r2, [r3, #0]
 8008e76:	4b14      	ldr	r3, [pc, #80]	; (8008ec8 <prvInsertBlockIntoFreeList+0xac>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d00d      	beq.n	8008e9a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	685a      	ldr	r2, [r3, #4]
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	685b      	ldr	r3, [r3, #4]
 8008e88:	441a      	add	r2, r3
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	681a      	ldr	r2, [r3, #0]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	601a      	str	r2, [r3, #0]
 8008e98:	e008      	b.n	8008eac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008e9a:	4b0b      	ldr	r3, [pc, #44]	; (8008ec8 <prvInsertBlockIntoFreeList+0xac>)
 8008e9c:	681a      	ldr	r2, [r3, #0]
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	601a      	str	r2, [r3, #0]
 8008ea2:	e003      	b.n	8008eac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008eac:	68fa      	ldr	r2, [r7, #12]
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	429a      	cmp	r2, r3
 8008eb2:	d002      	beq.n	8008eba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	687a      	ldr	r2, [r7, #4]
 8008eb8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008eba:	bf00      	nop
 8008ebc:	3714      	adds	r7, #20
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	bc80      	pop	{r7}
 8008ec2:	4770      	bx	lr
 8008ec4:	20001234 	.word	0x20001234
 8008ec8:	2000123c 	.word	0x2000123c

08008ecc <atoi>:
 8008ecc:	220a      	movs	r2, #10
 8008ece:	2100      	movs	r1, #0
 8008ed0:	f000 b8d6 	b.w	8009080 <strtol>

08008ed4 <__errno>:
 8008ed4:	4b01      	ldr	r3, [pc, #4]	; (8008edc <__errno+0x8>)
 8008ed6:	6818      	ldr	r0, [r3, #0]
 8008ed8:	4770      	bx	lr
 8008eda:	bf00      	nop
 8008edc:	20000010 	.word	0x20000010

08008ee0 <__libc_init_array>:
 8008ee0:	b570      	push	{r4, r5, r6, lr}
 8008ee2:	2600      	movs	r6, #0
 8008ee4:	4d0c      	ldr	r5, [pc, #48]	; (8008f18 <__libc_init_array+0x38>)
 8008ee6:	4c0d      	ldr	r4, [pc, #52]	; (8008f1c <__libc_init_array+0x3c>)
 8008ee8:	1b64      	subs	r4, r4, r5
 8008eea:	10a4      	asrs	r4, r4, #2
 8008eec:	42a6      	cmp	r6, r4
 8008eee:	d109      	bne.n	8008f04 <__libc_init_array+0x24>
 8008ef0:	f000 f912 	bl	8009118 <_init>
 8008ef4:	2600      	movs	r6, #0
 8008ef6:	4d0a      	ldr	r5, [pc, #40]	; (8008f20 <__libc_init_array+0x40>)
 8008ef8:	4c0a      	ldr	r4, [pc, #40]	; (8008f24 <__libc_init_array+0x44>)
 8008efa:	1b64      	subs	r4, r4, r5
 8008efc:	10a4      	asrs	r4, r4, #2
 8008efe:	42a6      	cmp	r6, r4
 8008f00:	d105      	bne.n	8008f0e <__libc_init_array+0x2e>
 8008f02:	bd70      	pop	{r4, r5, r6, pc}
 8008f04:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f08:	4798      	blx	r3
 8008f0a:	3601      	adds	r6, #1
 8008f0c:	e7ee      	b.n	8008eec <__libc_init_array+0xc>
 8008f0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f12:	4798      	blx	r3
 8008f14:	3601      	adds	r6, #1
 8008f16:	e7f2      	b.n	8008efe <__libc_init_array+0x1e>
 8008f18:	080093c0 	.word	0x080093c0
 8008f1c:	080093c0 	.word	0x080093c0
 8008f20:	080093c0 	.word	0x080093c0
 8008f24:	080093c4 	.word	0x080093c4

08008f28 <__itoa>:
 8008f28:	1e93      	subs	r3, r2, #2
 8008f2a:	2b22      	cmp	r3, #34	; 0x22
 8008f2c:	b510      	push	{r4, lr}
 8008f2e:	460c      	mov	r4, r1
 8008f30:	d904      	bls.n	8008f3c <__itoa+0x14>
 8008f32:	2300      	movs	r3, #0
 8008f34:	461c      	mov	r4, r3
 8008f36:	700b      	strb	r3, [r1, #0]
 8008f38:	4620      	mov	r0, r4
 8008f3a:	bd10      	pop	{r4, pc}
 8008f3c:	2a0a      	cmp	r2, #10
 8008f3e:	d109      	bne.n	8008f54 <__itoa+0x2c>
 8008f40:	2800      	cmp	r0, #0
 8008f42:	da07      	bge.n	8008f54 <__itoa+0x2c>
 8008f44:	232d      	movs	r3, #45	; 0x2d
 8008f46:	700b      	strb	r3, [r1, #0]
 8008f48:	2101      	movs	r1, #1
 8008f4a:	4240      	negs	r0, r0
 8008f4c:	4421      	add	r1, r4
 8008f4e:	f000 f8a1 	bl	8009094 <__utoa>
 8008f52:	e7f1      	b.n	8008f38 <__itoa+0x10>
 8008f54:	2100      	movs	r1, #0
 8008f56:	e7f9      	b.n	8008f4c <__itoa+0x24>

08008f58 <itoa>:
 8008f58:	f7ff bfe6 	b.w	8008f28 <__itoa>

08008f5c <memcpy>:
 8008f5c:	440a      	add	r2, r1
 8008f5e:	4291      	cmp	r1, r2
 8008f60:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f64:	d100      	bne.n	8008f68 <memcpy+0xc>
 8008f66:	4770      	bx	lr
 8008f68:	b510      	push	{r4, lr}
 8008f6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f6e:	4291      	cmp	r1, r2
 8008f70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f74:	d1f9      	bne.n	8008f6a <memcpy+0xe>
 8008f76:	bd10      	pop	{r4, pc}

08008f78 <memset>:
 8008f78:	4603      	mov	r3, r0
 8008f7a:	4402      	add	r2, r0
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d100      	bne.n	8008f82 <memset+0xa>
 8008f80:	4770      	bx	lr
 8008f82:	f803 1b01 	strb.w	r1, [r3], #1
 8008f86:	e7f9      	b.n	8008f7c <memset+0x4>

08008f88 <_strtol_l.constprop.0>:
 8008f88:	2b01      	cmp	r3, #1
 8008f8a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f8e:	4680      	mov	r8, r0
 8008f90:	d001      	beq.n	8008f96 <_strtol_l.constprop.0+0xe>
 8008f92:	2b24      	cmp	r3, #36	; 0x24
 8008f94:	d906      	bls.n	8008fa4 <_strtol_l.constprop.0+0x1c>
 8008f96:	f7ff ff9d 	bl	8008ed4 <__errno>
 8008f9a:	2316      	movs	r3, #22
 8008f9c:	6003      	str	r3, [r0, #0]
 8008f9e:	2000      	movs	r0, #0
 8008fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fa4:	460d      	mov	r5, r1
 8008fa6:	4f35      	ldr	r7, [pc, #212]	; (800907c <_strtol_l.constprop.0+0xf4>)
 8008fa8:	4628      	mov	r0, r5
 8008faa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008fae:	5de6      	ldrb	r6, [r4, r7]
 8008fb0:	f016 0608 	ands.w	r6, r6, #8
 8008fb4:	d1f8      	bne.n	8008fa8 <_strtol_l.constprop.0+0x20>
 8008fb6:	2c2d      	cmp	r4, #45	; 0x2d
 8008fb8:	d12f      	bne.n	800901a <_strtol_l.constprop.0+0x92>
 8008fba:	2601      	movs	r6, #1
 8008fbc:	782c      	ldrb	r4, [r5, #0]
 8008fbe:	1c85      	adds	r5, r0, #2
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d057      	beq.n	8009074 <_strtol_l.constprop.0+0xec>
 8008fc4:	2b10      	cmp	r3, #16
 8008fc6:	d109      	bne.n	8008fdc <_strtol_l.constprop.0+0x54>
 8008fc8:	2c30      	cmp	r4, #48	; 0x30
 8008fca:	d107      	bne.n	8008fdc <_strtol_l.constprop.0+0x54>
 8008fcc:	7828      	ldrb	r0, [r5, #0]
 8008fce:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008fd2:	2858      	cmp	r0, #88	; 0x58
 8008fd4:	d149      	bne.n	800906a <_strtol_l.constprop.0+0xe2>
 8008fd6:	2310      	movs	r3, #16
 8008fd8:	786c      	ldrb	r4, [r5, #1]
 8008fda:	3502      	adds	r5, #2
 8008fdc:	2700      	movs	r7, #0
 8008fde:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8008fe2:	f10e 3eff 	add.w	lr, lr, #4294967295
 8008fe6:	fbbe f9f3 	udiv	r9, lr, r3
 8008fea:	4638      	mov	r0, r7
 8008fec:	fb03 ea19 	mls	sl, r3, r9, lr
 8008ff0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008ff4:	f1bc 0f09 	cmp.w	ip, #9
 8008ff8:	d814      	bhi.n	8009024 <_strtol_l.constprop.0+0x9c>
 8008ffa:	4664      	mov	r4, ip
 8008ffc:	42a3      	cmp	r3, r4
 8008ffe:	dd22      	ble.n	8009046 <_strtol_l.constprop.0+0xbe>
 8009000:	2f00      	cmp	r7, #0
 8009002:	db1d      	blt.n	8009040 <_strtol_l.constprop.0+0xb8>
 8009004:	4581      	cmp	r9, r0
 8009006:	d31b      	bcc.n	8009040 <_strtol_l.constprop.0+0xb8>
 8009008:	d101      	bne.n	800900e <_strtol_l.constprop.0+0x86>
 800900a:	45a2      	cmp	sl, r4
 800900c:	db18      	blt.n	8009040 <_strtol_l.constprop.0+0xb8>
 800900e:	2701      	movs	r7, #1
 8009010:	fb00 4003 	mla	r0, r0, r3, r4
 8009014:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009018:	e7ea      	b.n	8008ff0 <_strtol_l.constprop.0+0x68>
 800901a:	2c2b      	cmp	r4, #43	; 0x2b
 800901c:	bf04      	itt	eq
 800901e:	782c      	ldrbeq	r4, [r5, #0]
 8009020:	1c85      	addeq	r5, r0, #2
 8009022:	e7cd      	b.n	8008fc0 <_strtol_l.constprop.0+0x38>
 8009024:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009028:	f1bc 0f19 	cmp.w	ip, #25
 800902c:	d801      	bhi.n	8009032 <_strtol_l.constprop.0+0xaa>
 800902e:	3c37      	subs	r4, #55	; 0x37
 8009030:	e7e4      	b.n	8008ffc <_strtol_l.constprop.0+0x74>
 8009032:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009036:	f1bc 0f19 	cmp.w	ip, #25
 800903a:	d804      	bhi.n	8009046 <_strtol_l.constprop.0+0xbe>
 800903c:	3c57      	subs	r4, #87	; 0x57
 800903e:	e7dd      	b.n	8008ffc <_strtol_l.constprop.0+0x74>
 8009040:	f04f 37ff 	mov.w	r7, #4294967295
 8009044:	e7e6      	b.n	8009014 <_strtol_l.constprop.0+0x8c>
 8009046:	2f00      	cmp	r7, #0
 8009048:	da07      	bge.n	800905a <_strtol_l.constprop.0+0xd2>
 800904a:	2322      	movs	r3, #34	; 0x22
 800904c:	4670      	mov	r0, lr
 800904e:	f8c8 3000 	str.w	r3, [r8]
 8009052:	2a00      	cmp	r2, #0
 8009054:	d0a4      	beq.n	8008fa0 <_strtol_l.constprop.0+0x18>
 8009056:	1e69      	subs	r1, r5, #1
 8009058:	e005      	b.n	8009066 <_strtol_l.constprop.0+0xde>
 800905a:	b106      	cbz	r6, 800905e <_strtol_l.constprop.0+0xd6>
 800905c:	4240      	negs	r0, r0
 800905e:	2a00      	cmp	r2, #0
 8009060:	d09e      	beq.n	8008fa0 <_strtol_l.constprop.0+0x18>
 8009062:	2f00      	cmp	r7, #0
 8009064:	d1f7      	bne.n	8009056 <_strtol_l.constprop.0+0xce>
 8009066:	6011      	str	r1, [r2, #0]
 8009068:	e79a      	b.n	8008fa0 <_strtol_l.constprop.0+0x18>
 800906a:	2430      	movs	r4, #48	; 0x30
 800906c:	2b00      	cmp	r3, #0
 800906e:	d1b5      	bne.n	8008fdc <_strtol_l.constprop.0+0x54>
 8009070:	2308      	movs	r3, #8
 8009072:	e7b3      	b.n	8008fdc <_strtol_l.constprop.0+0x54>
 8009074:	2c30      	cmp	r4, #48	; 0x30
 8009076:	d0a9      	beq.n	8008fcc <_strtol_l.constprop.0+0x44>
 8009078:	230a      	movs	r3, #10
 800907a:	e7af      	b.n	8008fdc <_strtol_l.constprop.0+0x54>
 800907c:	080092be 	.word	0x080092be

08009080 <strtol>:
 8009080:	4613      	mov	r3, r2
 8009082:	460a      	mov	r2, r1
 8009084:	4601      	mov	r1, r0
 8009086:	4802      	ldr	r0, [pc, #8]	; (8009090 <strtol+0x10>)
 8009088:	6800      	ldr	r0, [r0, #0]
 800908a:	f7ff bf7d 	b.w	8008f88 <_strtol_l.constprop.0>
 800908e:	bf00      	nop
 8009090:	20000010 	.word	0x20000010

08009094 <__utoa>:
 8009094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009096:	b08b      	sub	sp, #44	; 0x2c
 8009098:	4605      	mov	r5, r0
 800909a:	460b      	mov	r3, r1
 800909c:	466e      	mov	r6, sp
 800909e:	4c1d      	ldr	r4, [pc, #116]	; (8009114 <__utoa+0x80>)
 80090a0:	f104 0c20 	add.w	ip, r4, #32
 80090a4:	4637      	mov	r7, r6
 80090a6:	6820      	ldr	r0, [r4, #0]
 80090a8:	6861      	ldr	r1, [r4, #4]
 80090aa:	3408      	adds	r4, #8
 80090ac:	c703      	stmia	r7!, {r0, r1}
 80090ae:	4564      	cmp	r4, ip
 80090b0:	463e      	mov	r6, r7
 80090b2:	d1f7      	bne.n	80090a4 <__utoa+0x10>
 80090b4:	7921      	ldrb	r1, [r4, #4]
 80090b6:	6820      	ldr	r0, [r4, #0]
 80090b8:	7139      	strb	r1, [r7, #4]
 80090ba:	1e91      	subs	r1, r2, #2
 80090bc:	2922      	cmp	r1, #34	; 0x22
 80090be:	6038      	str	r0, [r7, #0]
 80090c0:	f04f 0100 	mov.w	r1, #0
 80090c4:	d904      	bls.n	80090d0 <__utoa+0x3c>
 80090c6:	7019      	strb	r1, [r3, #0]
 80090c8:	460b      	mov	r3, r1
 80090ca:	4618      	mov	r0, r3
 80090cc:	b00b      	add	sp, #44	; 0x2c
 80090ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090d0:	1e58      	subs	r0, r3, #1
 80090d2:	4684      	mov	ip, r0
 80090d4:	fbb5 f7f2 	udiv	r7, r5, r2
 80090d8:	fb02 5617 	mls	r6, r2, r7, r5
 80090dc:	3628      	adds	r6, #40	; 0x28
 80090de:	446e      	add	r6, sp
 80090e0:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 80090e4:	460c      	mov	r4, r1
 80090e6:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80090ea:	462e      	mov	r6, r5
 80090ec:	42b2      	cmp	r2, r6
 80090ee:	463d      	mov	r5, r7
 80090f0:	f101 0101 	add.w	r1, r1, #1
 80090f4:	d9ee      	bls.n	80090d4 <__utoa+0x40>
 80090f6:	2200      	movs	r2, #0
 80090f8:	545a      	strb	r2, [r3, r1]
 80090fa:	1919      	adds	r1, r3, r4
 80090fc:	1aa5      	subs	r5, r4, r2
 80090fe:	42aa      	cmp	r2, r5
 8009100:	dae3      	bge.n	80090ca <__utoa+0x36>
 8009102:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8009106:	780e      	ldrb	r6, [r1, #0]
 8009108:	3201      	adds	r2, #1
 800910a:	7006      	strb	r6, [r0, #0]
 800910c:	f801 5901 	strb.w	r5, [r1], #-1
 8009110:	e7f4      	b.n	80090fc <__utoa+0x68>
 8009112:	bf00      	nop
 8009114:	08009298 	.word	0x08009298

08009118 <_init>:
 8009118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800911a:	bf00      	nop
 800911c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800911e:	bc08      	pop	{r3}
 8009120:	469e      	mov	lr, r3
 8009122:	4770      	bx	lr

08009124 <_fini>:
 8009124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009126:	bf00      	nop
 8009128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800912a:	bc08      	pop	{r3}
 800912c:	469e      	mov	lr, r3
 800912e:	4770      	bx	lr
