#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021251d13960 .scope module, "tb_cpu" "tb_cpu" 2 4;
 .timescale -9 -9;
P_0000021251a19b90 .param/l "AWIDTH" 0 2 7, +C4<00000000000000000000000000000101>;
P_0000021251a19bc8 .param/l "WIDTH_DATA" 0 2 6, +C4<00000000000000000000000000010000>;
v0000021251d76880_0 .net "address_memory_data", 9 0, v0000021251d5d940_0;  1 drivers
v0000021251d76740_0 .net "address_memory_inst", 4 0, v0000021251d5d9e0_0;  1 drivers
v0000021251d77140_0 .var "clk", 0 0;
v0000021251d76060_0 .var "instruction", 15 0;
v0000021251d76100_0 .var "memory_data_in", 15 0;
v0000021251d764c0_0 .net "memory_data_out", 15 0, v0000021251d76b00_0;  1 drivers
v0000021251d76240_0 .net "op_ALU", 3 0, v0000021251d769c0_0;  1 drivers
v0000021251d762e0_0 .net "operand_a", 15 0, v0000021251d778c0_0;  1 drivers
v0000021251d767e0_0 .net "operand_b", 15 0, v0000021251d77820_0;  1 drivers
v0000021251d76420_0 .net "read_data_enable", 0 0, v0000021251d773c0_0;  1 drivers
v0000021251d76560_0 .net "read_inst_enable", 0 0, v0000021251d76c40_0;  1 drivers
v0000021251d76f60_0 .var "reset", 0 0;
v0000021251d76600_0 .var "result_alu", 15 0;
v0000021251d775a0_0 .net "stack_data_in_operations", 15 0, v0000021251d77460_0;  1 drivers
v0000021251d77280_0 .net "stack_data_in_subroutines", 15 0, v0000021251d766a0_0;  1 drivers
v0000021251d76920_0 .var "stack_data_out_operations", 15 0;
v0000021251d76ba0_0 .var "stack_data_out_subroutines", 15 0;
v0000021251d771e0_0 .var "stack_full_operations", 0 0;
v0000021251d77500_0 .var "stack_full_subroutines", 0 0;
v0000021251d77320_0 .net "stack_pop_operations", 0 0, v0000021251d77c80_0;  1 drivers
v0000021251d77640_0 .net "stack_pop_subroutines", 0 0, v0000021251d76ec0_0;  1 drivers
v0000021251d776e0_0 .net "stack_push_operations", 0 0, v0000021251d77dc0_0;  1 drivers
v0000021251d79c90_0 .net "stack_push_subroutines", 0 0, v0000021251d77f00_0;  1 drivers
v0000021251d79ab0_0 .net "write_data_enable", 0 0, v0000021251d770a0_0;  1 drivers
S_0000021251d1dad0 .scope module, "u_cpu" "cpu" 2 43, 3 4 0, S_0000021251d13960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "instruction";
    .port_info 3 /OUTPUT 5 "address_memory_inst";
    .port_info 4 /OUTPUT 1 "read_inst_enable";
    .port_info 5 /OUTPUT 16 "memory_data_out";
    .port_info 6 /INPUT 16 "memory_data_in";
    .port_info 7 /OUTPUT 1 "read_data_enable";
    .port_info 8 /OUTPUT 1 "write_data_enable";
    .port_info 9 /OUTPUT 10 "address_memory_data";
    .port_info 10 /INPUT 16 "result_alu";
    .port_info 11 /OUTPUT 16 "operand_a";
    .port_info 12 /OUTPUT 16 "operand_b";
    .port_info 13 /OUTPUT 4 "op_ALU";
    .port_info 14 /INPUT 1 "stack_full_operations";
    .port_info 15 /INPUT 1 "stack_empty_operations";
    .port_info 16 /OUTPUT 1 "stack_push_operations";
    .port_info 17 /OUTPUT 1 "stack_pop_operations";
    .port_info 18 /INPUT 16 "stack_data_out_operations";
    .port_info 19 /OUTPUT 16 "stack_data_in_operations";
    .port_info 20 /INPUT 1 "stack_full_subroutines";
    .port_info 21 /INPUT 1 "stack_empty_subroutines";
    .port_info 22 /OUTPUT 1 "stack_push_subroutines";
    .port_info 23 /OUTPUT 1 "stack_pop_subroutines";
    .port_info 24 /INPUT 16 "stack_data_out_subroutines";
    .port_info 25 /OUTPUT 16 "stack_data_in_subroutines";
P_0000021251d1eac0 .param/l "ADD" 1 3 51, +C4<00000000000000000000000000000100>;
P_0000021251d1eaf8 .param/l "AND" 1 3 55, +C4<00000000000000000000000000001000>;
P_0000021251d1eb30 .param/l "AWIDTH" 0 3 5, +C4<00000000000000000000000000000101>;
P_0000021251d1eb68 .param/l "CALL" 1 3 67, +C4<00000000000000000000000000010100>;
P_0000021251d1eba0 .param/l "CMP" 1 3 59, +C4<00000000000000000000000000001100>;
P_0000021251d1ebd8 .param/l "CMP_IF_EQ" 1 3 84, +C4<00000000000000000000000000001111>;
P_0000021251d1ec10 .param/l "CMP_IF_GE" 1 3 90, +C4<00000000000000000000000000010101>;
P_0000021251d1ec48 .param/l "CMP_IF_GT" 1 3 86, +C4<00000000000000000000000000010001>;
P_0000021251d1ec80 .param/l "CMP_IF_LE" 1 3 92, +C4<00000000000000000000000000010111>;
P_0000021251d1ecb8 .param/l "CMP_IF_LT" 1 3 88, +C4<00000000000000000000000000010011>;
P_0000021251d1ecf0 .param/l "DECODE" 1 3 74, +C4<00000000000000000000000000000011>;
P_0000021251d1ed28 .param/l "DIV" 1 3 54, +C4<00000000000000000000000000000111>;
P_0000021251d1ed60 .param/l "ENABLE_WRITE_DATA" 1 3 81, +C4<00000000000000000000000000001011>;
P_0000021251d1ed98 .param/l "GET_DATA" 1 3 79, +C4<00000000000000000000000000001000>;
P_0000021251d1edd0 .param/l "GET_INST" 1 3 72, +C4<00000000000000000000000000000001>;
P_0000021251d1ee08 .param/l "GET_TEMP1" 1 3 96, +C4<00000000000000000000000000011011>;
P_0000021251d1ee40 .param/l "GET_TEMP2" 1 3 97, +C4<00000000000000000000000000011100>;
P_0000021251d1ee78 .param/l "GOTO" 1 3 61, +C4<00000000000000000000000000001110>;
P_0000021251d1eeb0 .param/l "IF_EQ" 1 3 62, +C4<00000000000000000000000000001111>;
P_0000021251d1eee8 .param/l "IF_GE" 1 3 65, +C4<00000000000000000000000000010010>;
P_0000021251d1ef20 .param/l "IF_GT" 1 3 63, +C4<00000000000000000000000000010000>;
P_0000021251d1ef58 .param/l "IF_LE" 1 3 66, +C4<00000000000000000000000000010011>;
P_0000021251d1ef90 .param/l "IF_LT" 1 3 64, +C4<00000000000000000000000000010001>;
P_0000021251d1efc8 .param/l "LOAD_INST" 1 3 71, +C4<00000000000000000000000000000000>;
P_0000021251d1f000 .param/l "MUL" 1 3 53, +C4<00000000000000000000000000000110>;
P_0000021251d1f038 .param/l "NAND" 1 3 56, +C4<00000000000000000000000000001001>;
P_0000021251d1f070 .param/l "NOT" 1 3 60, +C4<00000000000000000000000000001101>;
P_0000021251d1f0a8 .param/l "OP_ALU" 1 3 77, +C4<00000000000000000000000000000110>;
P_0000021251d1f0e0 .param/l "OR" 1 3 57, +C4<00000000000000000000000000001010>;
P_0000021251d1f118 .param/l "PCOUNTER_INC" 1 3 73, +C4<00000000000000000000000000000010>;
P_0000021251d1f150 .param/l "POP" 1 3 50, +C4<00000000000000000000000000000011>;
P_0000021251d1f188 .param/l "POP_IF_EQ" 1 3 83, +C4<00000000000000000000000000001110>;
P_0000021251d1f1c0 .param/l "POP_IF_GE" 1 3 89, +C4<00000000000000000000000000010100>;
P_0000021251d1f1f8 .param/l "POP_IF_GT" 1 3 85, +C4<00000000000000000000000000010000>;
P_0000021251d1f230 .param/l "POP_IF_LE" 1 3 91, +C4<00000000000000000000000000010110>;
P_0000021251d1f268 .param/l "POP_IF_LT" 1 3 87, +C4<00000000000000000000000000010010>;
P_0000021251d1f2a0 .param/l "POP_SUBROUTINE" 1 3 94, +C4<00000000000000000000000000011001>;
P_0000021251d1f2d8 .param/l "POP_TEMP1" 1 3 75, +C4<00000000000000000000000000000100>;
P_0000021251d1f310 .param/l "POP_TEMP2" 1 3 76, +C4<00000000000000000000000000000101>;
P_0000021251d1f348 .param/l "PUSH" 1 3 47, +C4<00000000000000000000000000000000>;
P_0000021251d1f380 .param/l "PUSH_I" 1 3 48, +C4<00000000000000000000000000000001>;
P_0000021251d1f3b8 .param/l "PUSH_M" 1 3 80, +C4<00000000000000000000000000001001>;
P_0000021251d1f3f0 .param/l "PUSH_OP_RESULT" 1 3 78, +C4<00000000000000000000000000000111>;
P_0000021251d1f428 .param/l "PUSH_SUBROUTINE" 1 3 93, +C4<00000000000000000000000000011000>;
P_0000021251d1f460 .param/l "PUSH_T" 1 3 49, +C4<00000000000000000000000000000010>;
P_0000021251d1f498 .param/l "RET" 1 3 68, +C4<00000000000000000000000000010101>;
P_0000021251d1f4d0 .param/l "SUB" 1 3 52, +C4<00000000000000000000000000000101>;
P_0000021251d1f508 .param/l "UPDATE_PCOUNTER" 1 3 95, +C4<00000000000000000000000000011010>;
P_0000021251d1f540 .param/l "WIDTH_DATA" 0 3 5, +C4<00000000000000000000000000010000>;
P_0000021251d1f578 .param/l "WRITE_DATA" 1 3 82, +C4<00000000000000000000000000001101>;
P_0000021251d1f5b0 .param/l "XOR" 1 3 58, +C4<00000000000000000000000000001011>;
v0000021251d5e520_0 .var "TOS", 15 0;
v0000021251d5e480_0 .var "Temp1", 15 0;
v0000021251d5e5c0_0 .var "Temp2", 15 0;
v0000021251d5d940_0 .var "address_memory_data", 9 0;
v0000021251d5d9e0_0 .var "address_memory_inst", 4 0;
v0000021251d5db20_0 .net "clk", 0 0, v0000021251d77140_0;  1 drivers
v0000021251d5dbc0_0 .net "instruction", 15 0, v0000021251d76060_0;  1 drivers
v0000021251d76ce0_0 .net "memory_data_in", 15 0, v0000021251d76100_0;  1 drivers
v0000021251d76b00_0 .var "memory_data_out", 15 0;
v0000021251d77a00_0 .var "next_state", 5 0;
v0000021251d769c0_0 .var "op_ALU", 3 0;
v0000021251d77780_0 .var "operand", 10 0;
v0000021251d778c0_0 .var "operand_a", 15 0;
v0000021251d77820_0 .var "operand_b", 15 0;
v0000021251d761a0_0 .var "operation", 4 0;
v0000021251d76380_0 .var "pcounter", 4 0;
v0000021251d773c0_0 .var "read_data_enable", 0 0;
v0000021251d76c40_0 .var "read_inst_enable", 0 0;
v0000021251d76a60_0 .net "reset", 0 0, v0000021251d76f60_0;  1 drivers
RS_0000021251d1f688 .resolv tri, v0000021251c72e10_0, v0000021251d76600_0;
v0000021251d77aa0_0 .net8 "result_alu", 15 0, RS_0000021251d1f688;  2 drivers
v0000021251d77b40_0 .net "smp_empty_operations", 0 0, v0000021251cb8480_0;  1 drivers
v0000021251d77460_0 .var "stack_data_in_operations", 15 0;
v0000021251d766a0_0 .var "stack_data_in_subroutines", 15 0;
RS_0000021251d1f7d8 .resolv tri, v0000021251cb83e0_0, v0000021251d76920_0;
v0000021251d77d20_0 .net8 "stack_data_out_operations", 15 0, RS_0000021251d1f7d8;  2 drivers
RS_0000021251d1fb08 .resolv tri, v0000021251d5df80_0, v0000021251d76ba0_0;
v0000021251d77be0_0 .net8 "stack_data_out_subroutines", 15 0, RS_0000021251d1fb08;  2 drivers
o0000021251d200a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021251d77960_0 .net "stack_empty_operations", 0 0, o0000021251d200a8;  0 drivers
v0000021251d76d80_0 .net "stack_empty_subroutines", 0 0, v0000021251d5e2a0_0;  1 drivers
RS_0000021251d1f838 .resolv tri, v0000021251d5de40_0, v0000021251d771e0_0;
v0000021251d76e20_0 .net8 "stack_full_operations", 0 0, RS_0000021251d1f838;  2 drivers
RS_0000021251d1fb68 .resolv tri, v0000021251d5e020_0, v0000021251d77500_0;
v0000021251d77e60_0 .net8 "stack_full_subroutines", 0 0, RS_0000021251d1fb68;  2 drivers
v0000021251d77c80_0 .var "stack_pop_operations", 0 0;
v0000021251d76ec0_0 .var "stack_pop_subroutines", 0 0;
v0000021251d77dc0_0 .var "stack_push_operations", 0 0;
v0000021251d77f00_0 .var "stack_push_subroutines", 0 0;
v0000021251d77000_0 .var "state", 5 0;
v0000021251d770a0_0 .var "write_data_enable", 0 0;
E_0000021251d08b90/0 .event anyedge, v0000021251d77000_0, v0000021251d76380_0, v0000021251d761a0_0, v0000021251d77780_0;
E_0000021251d08b90/1 .event anyedge, v0000021251d5e480_0, v0000021251cb83e0_0, v0000021251d5e5c0_0, v0000021251c72e10_0;
E_0000021251d08b90/2 .event anyedge, v0000021251d76ce0_0, v0000021251d5e520_0, v0000021251d5df80_0;
E_0000021251d08b90 .event/or E_0000021251d08b90/0, E_0000021251d08b90/1, E_0000021251d08b90/2;
E_0000021251d09250 .event anyedge, v0000021251d5dbc0_0;
L_0000021251d79470 .part v0000021251d76060_0, 11, 5;
S_0000021251cee8b0 .scope module, "alu_cpu" "alu" 3 103, 4 1 0, S_0000021251d1dad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "operand_a";
    .port_info 1 /INPUT 16 "operand_b";
    .port_info 2 /INPUT 5 "op_code";
    .port_info 3 /OUTPUT 16 "result";
P_0000021251ceea40 .param/l "ADD" 1 4 12, +C4<00000000000000000000000000000100>;
P_0000021251ceea78 .param/l "AND" 1 4 16, +C4<00000000000000000000000000001000>;
P_0000021251ceeab0 .param/l "CMP" 1 4 20, +C4<00000000000000000000000000001100>;
P_0000021251ceeae8 .param/l "DIV" 1 4 15, +C4<00000000000000000000000000000111>;
P_0000021251ceeb20 .param/l "MUL" 1 4 14, +C4<00000000000000000000000000000110>;
P_0000021251ceeb58 .param/l "NAND" 1 4 17, +C4<00000000000000000000000000001001>;
P_0000021251ceeb90 .param/l "NOT" 1 4 21, +C4<00000000000000000000000000001101>;
P_0000021251ceebc8 .param/l "OR" 1 4 18, +C4<00000000000000000000000000001010>;
P_0000021251ceec00 .param/l "SUB" 1 4 13, +C4<00000000000000000000000000000101>;
P_0000021251ceec38 .param/l "WIDTH_DATA" 0 4 2, +C4<00000000000000000000000000010000>;
P_0000021251ceec70 .param/l "XOR" 1 4 19, +C4<00000000000000000000000000001011>;
v0000021251cfb810_0 .net "op_code", 4 0, L_0000021251d79470;  1 drivers
v0000021251cfdea0_0 .net "operand_a", 15 0, v0000021251d778c0_0;  alias, 1 drivers
v0000021251cf8040_0 .net "operand_b", 15 0, v0000021251d77820_0;  alias, 1 drivers
v0000021251c72e10_0 .var "result", 15 0;
E_0000021251d08a50 .event anyedge, v0000021251cfb810_0, v0000021251cfdea0_0, v0000021251cf8040_0;
S_0000021251cb81b0 .scope module, "stack_operations" "stack" 3 111, 5 1 0, S_0000021251d1dad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /OUTPUT 16 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0000021251a1a590 .param/l "DEPTH" 0 5 2, +C4<00000000000000000000000000100000>;
P_0000021251a1a5c8 .param/l "WIDTH_DATA" 0 5 2, +C4<00000000000000000000000000010000>;
v0000021251d03620_0 .net "clk", 0 0, v0000021251d77140_0;  alias, 1 drivers
v0000021251cb8340_0 .net "data_in", 15 0, v0000021251d77460_0;  alias, 1 drivers
v0000021251cb83e0_0 .var "data_out", 15 0;
v0000021251cb8480_0 .var "empty", 0 0;
v0000021251d5de40_0 .var "full", 0 0;
v0000021251d5e160_0 .net "pop", 0 0, v0000021251d77c80_0;  alias, 1 drivers
v0000021251d5e0c0_0 .net "push", 0 0, v0000021251d77dc0_0;  alias, 1 drivers
v0000021251d5dda0_0 .net "reset", 0 0, v0000021251d76f60_0;  alias, 1 drivers
v0000021251d5dc60 .array "stack", 0 31, 15 0;
v0000021251d5dd00_0 .var "topPositionStack", 31 0;
v0000021251d5e200_0 .var "topPositionStack_next", 31 0;
E_0000021251d087d0 .event posedge, v0000021251d03620_0;
E_0000021251d08e10/0 .event anyedge, v0000021251d5e0c0_0, v0000021251d5de40_0, v0000021251d5dd00_0, v0000021251d5e160_0;
E_0000021251d08e10/1 .event anyedge, v0000021251cb8480_0;
E_0000021251d08e10 .event/or E_0000021251d08e10/0, E_0000021251d08e10/1;
E_0000021251d08f90 .event anyedge, v0000021251d5dd00_0;
S_0000021251c727d0 .scope module, "stack_subroutines" "stack" 3 123, 5 1 0, S_0000021251d1dad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /OUTPUT 16 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0000021251a19990 .param/l "DEPTH" 0 5 2, +C4<00000000000000000000000000100000>;
P_0000021251a199c8 .param/l "WIDTH_DATA" 0 5 2, +C4<00000000000000000000000000010000>;
v0000021251d5da80_0 .net "clk", 0 0, v0000021251d77140_0;  alias, 1 drivers
v0000021251d5dee0_0 .net "data_in", 15 0, v0000021251d766a0_0;  alias, 1 drivers
v0000021251d5df80_0 .var "data_out", 15 0;
v0000021251d5e2a0_0 .var "empty", 0 0;
v0000021251d5e020_0 .var "full", 0 0;
v0000021251d5e340_0 .net "pop", 0 0, v0000021251d76ec0_0;  alias, 1 drivers
v0000021251d5d760_0 .net "push", 0 0, v0000021251d77f00_0;  alias, 1 drivers
v0000021251d5d800_0 .net "reset", 0 0, v0000021251d76f60_0;  alias, 1 drivers
v0000021251d5d8a0 .array "stack", 0 31, 15 0;
v0000021251d5e3e0_0 .var "topPositionStack", 31 0;
v0000021251d5d6c0_0 .var "topPositionStack_next", 31 0;
E_0000021251d08fd0/0 .event anyedge, v0000021251d5d760_0, v0000021251d5e020_0, v0000021251d5e3e0_0, v0000021251d5e340_0;
E_0000021251d08fd0/1 .event anyedge, v0000021251d5e2a0_0;
E_0000021251d08fd0 .event/or E_0000021251d08fd0/0, E_0000021251d08fd0/1;
E_0000021251d08810 .event anyedge, v0000021251d5e3e0_0;
    .scope S_0000021251cee8b0;
T_0 ;
    %wait E_0000021251d08a50;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021251c72e10_0, 0, 16;
    %load/vec4 v0000021251cfb810_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021251c72e10_0, 0, 16;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v0000021251cfdea0_0;
    %load/vec4 v0000021251cf8040_0;
    %add;
    %store/vec4 v0000021251c72e10_0, 0, 16;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v0000021251cfdea0_0;
    %load/vec4 v0000021251cf8040_0;
    %sub;
    %store/vec4 v0000021251c72e10_0, 0, 16;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v0000021251cfdea0_0;
    %load/vec4 v0000021251cf8040_0;
    %mul;
    %store/vec4 v0000021251c72e10_0, 0, 16;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0000021251cf8040_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %load/vec4 v0000021251cfdea0_0;
    %load/vec4 v0000021251cf8040_0;
    %div;
    %store/vec4 v0000021251c72e10_0, 0, 16;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021251c72e10_0, 0, 16;
T_0.12 ;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v0000021251cfdea0_0;
    %load/vec4 v0000021251cf8040_0;
    %and;
    %store/vec4 v0000021251c72e10_0, 0, 16;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v0000021251cfdea0_0;
    %load/vec4 v0000021251cf8040_0;
    %and;
    %inv;
    %store/vec4 v0000021251c72e10_0, 0, 16;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0000021251cfdea0_0;
    %load/vec4 v0000021251cf8040_0;
    %or;
    %store/vec4 v0000021251c72e10_0, 0, 16;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0000021251cfdea0_0;
    %inv;
    %store/vec4 v0000021251c72e10_0, 0, 16;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0000021251cfdea0_0;
    %load/vec4 v0000021251cf8040_0;
    %cmp/e;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021251c72e10_0, 0, 16;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0000021251cf8040_0;
    %load/vec4 v0000021251cfdea0_0;
    %cmp/u;
    %jmp/0xz  T_0.15, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0000021251c72e10_0, 0, 16;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000021251c72e10_0, 0, 16;
T_0.16 ;
T_0.14 ;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021251cb81b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021251d5dd00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021251d5e200_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000021251cb81b0;
T_2 ;
    %wait E_0000021251d08f90;
    %load/vec4 v0000021251d5dd00_0;
    %pushi/vec4 1023, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021251d5de40_0, 0, 1;
    %load/vec4 v0000021251d5dd00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021251cb8480_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021251cb81b0;
T_3 ;
    %wait E_0000021251d087d0;
    %vpi_call 5 26 "$display", "data_out: %d", v0000021251cb83e0_0 {0 0 0};
    %load/vec4 v0000021251d5dda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021251d5dd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021251d5de40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021251cb8480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021251cb83e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021251d5e0c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0000021251d5de40_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %vpi_call 5 35 "$display", "Pushing %d", v0000021251cb8340_0 {0 0 0};
    %load/vec4 v0000021251cb8340_0;
    %ix/getv 3, v0000021251d5dd00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021251d5dc60, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000021251d5e160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v0000021251cb8480_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0000021251d5dd00_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021251d5dc60, 4;
    %vpi_call 5 39 "$display", "Popping %d", S<0,vec4,u16> {1 0 0};
    %load/vec4 v0000021251d5dd00_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021251d5dc60, 4;
    %assign/vec4 v0000021251cb83e0_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021251cb81b0;
T_4 ;
    %wait E_0000021251d08e10;
    %load/vec4 v0000021251d5e0c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000021251d5de40_0;
    %nor/r;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000021251d5dd00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021251d5e200_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021251d5e160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v0000021251cb8480_0;
    %nor/r;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %load/vec4 v0000021251d5dd00_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021251d5e200_0, 0, 32;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0000021251d5dd00_0;
    %store/vec4 v0000021251d5e200_0, 0, 32;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021251cb81b0;
T_5 ;
    %wait E_0000021251d087d0;
    %load/vec4 v0000021251d5dda0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000021251d5e200_0;
    %assign/vec4 v0000021251d5dd00_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021251c727d0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021251d5e3e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021251d5d6c0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000021251c727d0;
T_7 ;
    %wait E_0000021251d08810;
    %load/vec4 v0000021251d5e3e0_0;
    %pushi/vec4 1023, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021251d5e020_0, 0, 1;
    %load/vec4 v0000021251d5e3e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021251d5e2a0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021251c727d0;
T_8 ;
    %wait E_0000021251d087d0;
    %vpi_call 5 26 "$display", "data_out: %d", v0000021251d5df80_0 {0 0 0};
    %load/vec4 v0000021251d5d800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021251d5e3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021251d5e020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021251d5e2a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021251d5df80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021251d5d760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0000021251d5e020_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call 5 35 "$display", "Pushing %d", v0000021251d5dee0_0 {0 0 0};
    %load/vec4 v0000021251d5dee0_0;
    %ix/getv 3, v0000021251d5e3e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021251d5d8a0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000021251d5e340_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0000021251d5e2a0_0;
    %nor/r;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0000021251d5e3e0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021251d5d8a0, 4;
    %vpi_call 5 39 "$display", "Popping %d", S<0,vec4,u16> {1 0 0};
    %load/vec4 v0000021251d5e3e0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000021251d5d8a0, 4;
    %assign/vec4 v0000021251d5df80_0, 0;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021251c727d0;
T_9 ;
    %wait E_0000021251d08fd0;
    %load/vec4 v0000021251d5d760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0000021251d5e020_0;
    %nor/r;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000021251d5e3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021251d5d6c0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021251d5e340_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.5, 9;
    %load/vec4 v0000021251d5e2a0_0;
    %nor/r;
    %and;
T_9.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.3, 8;
    %load/vec4 v0000021251d5e3e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000021251d5d6c0_0, 0, 32;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0000021251d5e3e0_0;
    %store/vec4 v0000021251d5d6c0_0, 0, 32;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000021251c727d0;
T_10 ;
    %wait E_0000021251d087d0;
    %load/vec4 v0000021251d5d800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000021251d5d6c0_0;
    %assign/vec4 v0000021251d5e3e0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021251d1dad0;
T_11 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021251d76380_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021251d5e480_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021251d5e5c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021251d5e520_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000021251d761a0_0, 0, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000021251d77780_0, 0, 11;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021251d77000_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %end;
    .thread T_11;
    .scope S_0000021251d1dad0;
T_12 ;
    %wait E_0000021251d09250;
    %load/vec4 v0000021251d5dbc0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000021251d761a0_0, 0, 5;
    %load/vec4 v0000021251d5dbc0_0;
    %parti/s 12, 0, 2;
    %pad/u 11;
    %store/vec4 v0000021251d77780_0, 0, 11;
    %vpi_call 3 147 "$display", "instruction: %b", v0000021251d5dbc0_0 {0 0 0};
    %vpi_call 3 148 "$display", "operation: %b", v0000021251d761a0_0 {0 0 0};
    %vpi_call 3 149 "$display", "operand: %b\012", v0000021251d77780_0 {0 0 0};
    %load/vec4 v0000021251d5dbc0_0;
    %parti/s 11, 0, 2;
    %store/vec4 v0000021251d77780_0, 0, 11;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000021251d1dad0;
T_13 ;
    %wait E_0000021251d087d0;
    %load/vec4 v0000021251d76a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021251d77000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021251d76380_0, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021251d5e480_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021251d5e5c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021251d5e520_0, 0, 16;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000021251d77a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021251d77dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021251d77c80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021251d77460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021251d77f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021251d76ec0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021251d766a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021251d778c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000021251d77820_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000021251d77a00_0;
    %assign/vec4 v0000021251d77000_0, 0;
    %load/vec4 v0000021251d77a00_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %load/vec4 v0000021251d76380_0;
    %assign/vec4 v0000021251d76380_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0000021251d76380_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000021251d76380_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000021251d1dad0;
T_14 ;
    %wait E_0000021251d08b90;
    %load/vec4 v0000021251d77000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_14.26, 6;
    %jmp T_14.27;
T_14.0 ;
    %vpi_call 3 189 "$display", "State - LOAD_INST" {0 0 0};
    %vpi_call 3 190 "$display", "pcounter: %d", v0000021251d76380_0 {0 0 0};
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d76380_0;
    %store/vec4 v0000021251d5d9e0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d76c40_0, 0, 1;
    %jmp T_14.27;
T_14.1 ;
    %vpi_call 3 196 "$display", "State - GET_INST" {0 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d76c40_0, 0, 1;
    %jmp T_14.27;
T_14.2 ;
    %vpi_call 3 202 "$display", "State - PCOUNTER_INC" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d77dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d770a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d77dc0_0, 0, 1;
    %jmp T_14.27;
T_14.3 ;
    %vpi_call 3 210 "$display", "State - DECODE" {0 0 0};
    %load/vec4 v0000021251d761a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_14.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_14.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_14.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_14.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_14.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_14.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_14.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_14.35, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_14.36, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_14.37, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_14.38, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_14.39, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_14.40, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_14.41, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_14.42, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_14.43, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_14.44, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_14.45, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_14.46, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_14.47, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_14.48, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_14.49, 6;
    %vpi_call 3 281 "$display", "OP - default" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %jmp T_14.51;
T_14.28 ;
    %vpi_call 3 213 "$display", "OP - PUSH" {0 0 0};
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d773c0_0, 0, 1;
    %load/vec4 v0000021251d77780_0;
    %pad/u 10;
    %store/vec4 v0000021251d5d940_0, 0, 10;
    %jmp T_14.51;
T_14.29 ;
    %vpi_call 3 219 "$display", "OP - PUSH_I" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77780_0;
    %pad/u 16;
    %store/vec4 v0000021251d77460_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d77dc0_0, 0, 1;
    %jmp T_14.51;
T_14.30 ;
    %vpi_call 3 225 "$display", "OP - PUSH_T" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d5e480_0;
    %store/vec4 v0000021251d77460_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d77dc0_0, 0, 1;
    %jmp T_14.51;
T_14.31 ;
    %vpi_call 3 231 "$display", "OP - POP" {0 0 0};
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %jmp T_14.51;
T_14.32 ;
    %vpi_call 3 236 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %jmp T_14.51;
T_14.33 ;
    %vpi_call 3 236 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %jmp T_14.51;
T_14.34 ;
    %vpi_call 3 236 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %jmp T_14.51;
T_14.35 ;
    %vpi_call 3 236 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %jmp T_14.51;
T_14.36 ;
    %vpi_call 3 236 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %jmp T_14.51;
T_14.37 ;
    %vpi_call 3 236 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %jmp T_14.51;
T_14.38 ;
    %vpi_call 3 236 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %jmp T_14.51;
T_14.39 ;
    %vpi_call 3 236 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %jmp T_14.51;
T_14.40 ;
    %vpi_call 3 236 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %jmp T_14.51;
T_14.41 ;
    %vpi_call 3 236 "$display", "OP - OP_ALU" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %jmp T_14.51;
T_14.42 ;
    %vpi_call 3 240 "$display", "OP - GOTO" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77780_0;
    %pad/u 5;
    %assign/vec4 v0000021251d76380_0, 0;
    %jmp T_14.51;
T_14.43 ;
    %vpi_call 3 245 "$display", "OP - IF_EQ" {0 0 0};
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %jmp T_14.51;
T_14.44 ;
    %vpi_call 3 250 "$display", "OP - IF_GT" {0 0 0};
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %jmp T_14.51;
T_14.45 ;
    %vpi_call 3 255 "$display", "OP - IF_LT" {0 0 0};
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %jmp T_14.51;
T_14.46 ;
    %vpi_call 3 260 "$display", "OP - IF_GE" {0 0 0};
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %jmp T_14.51;
T_14.47 ;
    %vpi_call 3 265 "$display", "OP - IF_LE" {0 0 0};
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %jmp T_14.51;
T_14.48 ;
    %vpi_call 3 270 "$display", "OP - CALL" {0 0 0};
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d76380_0;
    %pad/u 16;
    %store/vec4 v0000021251d766a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d77f00_0, 0, 1;
    %jmp T_14.51;
T_14.49 ;
    %vpi_call 3 276 "$display", "OP - RET" {0 0 0};
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d76ec0_0, 0, 1;
    %jmp T_14.51;
T_14.51 ;
    %pop/vec4 1;
    %jmp T_14.27;
T_14.4 ;
    %vpi_call 3 287 "$display", "State - POP_TEMP1" {0 0 0};
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %vpi_call 3 290 "$display", "stack_data_out_operations: %d", v0000021251d77d20_0 {0 0 0};
    %jmp T_14.27;
T_14.5 ;
    %vpi_call 3 293 "$display", "State - GET_TEMP1" {0 0 0};
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77d20_0;
    %store/vec4 v0000021251d5e480_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %vpi_call 3 297 "$display", "stack_data_out_operations: %d", v0000021251d77d20_0 {0 0 0};
    %jmp T_14.27;
T_14.6 ;
    %vpi_call 3 300 "$display", "State - POP_TEMP2" {0 0 0};
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %vpi_call 3 303 "$display", "stack_data_out_operations: %d", v0000021251d77d20_0 {0 0 0};
    %jmp T_14.27;
T_14.7 ;
    %vpi_call 3 306 "$display", "State - GET_TEMP2" {0 0 0};
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77d20_0;
    %store/vec4 v0000021251d5e5c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %vpi_call 3 310 "$display", "stack_data_out_operations: %d", v0000021251d77d20_0 {0 0 0};
    %jmp T_14.27;
T_14.8 ;
    %vpi_call 3 313 "$display", "State - OP_ALU" {0 0 0};
    %vpi_call 3 314 "$display", "Temp1: %d", v0000021251d5e480_0 {0 0 0};
    %vpi_call 3 315 "$display", "Temp2: %d", v0000021251d5e5c0_0 {0 0 0};
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d5e480_0;
    %store/vec4 v0000021251d778c0_0, 0, 16;
    %load/vec4 v0000021251d5e5c0_0;
    %store/vec4 v0000021251d77820_0, 0, 16;
    %load/vec4 v0000021251d761a0_0;
    %pad/u 4;
    %store/vec4 v0000021251d769c0_0, 0, 4;
    %jmp T_14.27;
T_14.9 ;
    %vpi_call 3 322 "$display", "State - PUSH_OP_RESULT" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77aa0_0;
    %store/vec4 v0000021251d77460_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d77dc0_0, 0, 1;
    %jmp T_14.27;
T_14.10 ;
    %vpi_call 3 328 "$display", "State - GET_DATA" {0 0 0};
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d77dc0_0, 0, 1;
    %jmp T_14.27;
T_14.11 ;
    %vpi_call 3 334 "$display", "State - PUSH_M" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d76ce0_0;
    %store/vec4 v0000021251d77460_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d77dc0_0, 0, 1;
    %jmp T_14.27;
T_14.12 ;
    %vpi_call 3 340 "$display", "State - ENABLE_WRITE_DATA" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77d20_0;
    %store/vec4 v0000021251d5e520_0, 0, 16;
    %vpi_call 3 343 "$display", "TOS: %d", v0000021251d5e520_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d770a0_0, 0, 1;
    %jmp T_14.27;
T_14.13 ;
    %vpi_call 3 347 "$display", "State - WRITE_DATA" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d5e520_0;
    %store/vec4 v0000021251d76b00_0, 0, 16;
    %jmp T_14.27;
T_14.14 ;
    %vpi_call 3 352 "$display", "State - POP_IF_EQ" {0 0 0};
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77d20_0;
    %store/vec4 v0000021251d5e480_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %jmp T_14.27;
T_14.15 ;
    %vpi_call 3 358 "$display", "State - CMP_IF_EQ" {0 0 0};
    %load/vec4 v0000021251d5e480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.52, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77780_0;
    %pad/u 5;
    %store/vec4 v0000021251d76380_0, 0, 5;
    %jmp T_14.53;
T_14.52 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
T_14.53 ;
    %jmp T_14.27;
T_14.16 ;
    %vpi_call 3 369 "$display", "State - POP_IF_GT" {0 0 0};
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77d20_0;
    %store/vec4 v0000021251d5e480_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %jmp T_14.27;
T_14.17 ;
    %vpi_call 3 375 "$display", "State - CMP_IF_GT" {0 0 0};
    %load/vec4 v0000021251d5e480_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_14.54, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77780_0;
    %pad/u 5;
    %store/vec4 v0000021251d76380_0, 0, 5;
    %jmp T_14.55;
T_14.54 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
T_14.55 ;
    %jmp T_14.27;
T_14.18 ;
    %vpi_call 3 386 "$display", "State - POP_IF_LT" {0 0 0};
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77d20_0;
    %store/vec4 v0000021251d5e480_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %jmp T_14.27;
T_14.19 ;
    %vpi_call 3 392 "$display", "State - CMP_IF_LT" {0 0 0};
    %load/vec4 v0000021251d5e480_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_14.56, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77780_0;
    %pad/u 5;
    %store/vec4 v0000021251d76380_0, 0, 5;
    %jmp T_14.57;
T_14.56 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
T_14.57 ;
    %jmp T_14.27;
T_14.20 ;
    %vpi_call 3 402 "$display", "State - POP_IF_GE" {0 0 0};
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77d20_0;
    %store/vec4 v0000021251d5e480_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %jmp T_14.27;
T_14.21 ;
    %vpi_call 3 408 "$display", "State - CMP_IF_GE" {0 0 0};
    %load/vec4 v0000021251d5e480_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.58, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77780_0;
    %pad/u 5;
    %store/vec4 v0000021251d76380_0, 0, 5;
    %jmp T_14.59;
T_14.58 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
T_14.59 ;
    %jmp T_14.27;
T_14.22 ;
    %vpi_call 3 418 "$display", "State - POP_IF_LE" {0 0 0};
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77d20_0;
    %store/vec4 v0000021251d5e480_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d77c80_0, 0, 1;
    %jmp T_14.27;
T_14.23 ;
    %vpi_call 3 424 "$display", "State - CMP_IF_LE" {0 0 0};
    %load/vec4 v0000021251d5e480_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_14.60, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77780_0;
    %pad/u 5;
    %store/vec4 v0000021251d76380_0, 0, 5;
    %jmp T_14.61;
T_14.60 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
T_14.61 ;
    %jmp T_14.27;
T_14.24 ;
    %vpi_call 3 434 "$display", "State - PUSH_SUBROUTINE" {0 0 0};
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d77f00_0, 0, 1;
    %jmp T_14.27;
T_14.25 ;
    %vpi_call 3 439 "$display", "State - POP_SUBROUTINE" {0 0 0};
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77be0_0;
    %pad/u 11;
    %store/vec4 v0000021251d77780_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d76ec0_0, 0, 1;
    %jmp T_14.27;
T_14.26 ;
    %vpi_call 3 445 "$display", "State - UPDATE_PCOUNTER" {0 0 0};
    %vpi_call 3 446 "$display", "operand: %d", v0000021251d77780_0 {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000021251d77a00_0, 0, 6;
    %load/vec4 v0000021251d77780_0;
    %pad/u 5;
    %store/vec4 v0000021251d76380_0, 0, 5;
    %jmp T_14.27;
T_14.27 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000021251d13960;
T_15 ;
    %delay 5, 0;
    %load/vec4 v0000021251d77140_0;
    %inv;
    %store/vec4 v0000021251d77140_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0000021251d13960;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d77140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021251d76f60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021251d76f60_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 88 "$display", "\012-------CPU reseted-------\012" {0 0 0};
    %pushi/vec4 40965, 0, 16;
    %store/vec4 v0000021251d76060_0, 0, 16;
    %delay 40, 0;
    %vpi_call 2 94 "$display", "\012-------END CALL-------\012" {0 0 0};
    %pushi/vec4 40965, 0, 16;
    %store/vec4 v0000021251d76060_0, 0, 16;
    %delay 40, 0;
    %vpi_call 2 98 "$display", "\012-------END CALL-------\012" {0 0 0};
    %pushi/vec4 43008, 0, 16;
    %store/vec4 v0000021251d76060_0, 0, 16;
    %delay 50, 0;
    %vpi_call 2 102 "$display", "\012-------END RET-------\012" {0 0 0};
    %vpi_call 2 120 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu/alu.v";
    "./stack/stack.v";
