// Seed: 3201566478
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input tri0 id_2
    , id_41,
    input tri id_3,
    output tri0 id_4,
    input supply0 id_5,
    output uwire id_6,
    output wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri id_10,
    output uwire id_11,
    output tri id_12,
    input supply1 id_13,
    output tri id_14,
    input wand id_15,
    input wand id_16,
    output supply0 id_17,
    input uwire id_18,
    output tri0 id_19,
    output wor id_20,
    output supply0 id_21,
    input wor id_22,
    input wor id_23,
    input supply0 id_24,
    output tri1 id_25
    , id_42,
    input supply0 id_26,
    input uwire id_27,
    input supply0 id_28
    , id_43,
    input tri1 id_29,
    output supply0 id_30
    , id_44,
    input wor id_31,
    input tri0 id_32,
    output tri0 id_33,
    input uwire id_34,
    input supply1 id_35,
    output tri id_36,
    input wand id_37,
    output wor id_38,
    output tri1 id_39
);
  wire id_45;
endmodule
module module_1 #(
    parameter id_9 = 32'd36
) (
    input wire id_0,
    output wire id_1,
    input supply0 id_2,
    output wire id_3,
    input wor id_4,
    input wand id_5,
    input wor id_6
);
  parameter time id_8 = -1;
  uwire _id_9 = -1, id_10;
  assign id_3 = id_8[(id_9&1==1'b0)];
  wire id_11, id_12;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_5,
      id_3,
      id_4,
      id_1,
      id_1,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_1,
      id_2,
      id_5,
      id_3,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_6,
      id_4,
      id_1,
      id_0,
      id_0,
      id_5,
      id_0,
      id_1,
      id_0,
      id_4,
      id_3,
      id_6,
      id_4,
      id_1,
      id_6,
      id_1,
      id_3
  );
  assign modCall_1.id_18 = 0;
  logic id_13;
  ;
  wire id_14;
  ;
endmodule
