
---------- Begin Simulation Statistics ----------
final_tick                               1476836847000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 259528                       # Simulator instruction rate (inst/s)
host_mem_usage                                4546340                       # Number of bytes of host memory used
host_op_rate                                   439827                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5393.78                       # Real time elapsed on the host
host_tick_rate                               61759045                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1399837585                       # Number of instructions simulated
sim_ops                                    2372328795                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.333114                       # Number of seconds simulated
sim_ticks                                333114478500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1559240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3118312                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           23                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     11005195                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    117542654                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     38408715                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     65253963                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     26845248                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     125019932                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2641652                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      6150893                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       361695901                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      314244381                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     11005738                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         57167651                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     34367624                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    424406596                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    349837583                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    591390416                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    603347812                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.980182                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.094826                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    425373907     70.50%     70.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     69484194     11.52%     82.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     22678641      3.76%     85.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     26446184      4.38%     90.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     13498294      2.24%     92.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4494781      0.74%     93.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3226994      0.53%     93.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3777193      0.63%     94.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     34367624      5.70%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    603347812                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           157352                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1587937                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       590654157                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           104027389                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       735700      0.12%      0.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    451836507     76.40%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          343      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          153      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            8      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           32      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           56      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          112      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    104027355     17.59%     94.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     34633036      5.86%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead           34      0.00%     99.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       157080      0.03%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    591390416                       # Class of committed instruction
system.switch_cpus_1.commit.refs            138817505                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         349837583                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           591390416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.904395                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.904395                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    422395839                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1178635325                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       67074821                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       135028665                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11038580                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     30648423                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         147543778                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1982364                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          44993515                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              516950                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         125019932                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        83254202                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           564795138                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2525574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            771133328                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          561                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles         7917                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      22077160                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.187653                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     90344104                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     41050367                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.157460                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    666186339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.925141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.175755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      460983128     69.20%     69.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11955251      1.79%     70.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       15162095      2.28%     73.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11636588      1.75%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       10090608      1.51%     76.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       18195657      2.73%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10813380      1.62%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9704374      1.46%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      117645258     17.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    666186339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          281018                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          79155                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 42618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     13227017                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       73922969                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.269991                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          195709092                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         44987181                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     162035425                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    181998366                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       961088                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     65197052                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1015680805                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    150721911                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     27026464                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    846104576                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1179885                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     44340153                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11038580                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     46496849                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1020999                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     14039239                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        71015                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        41430                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        53671                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     77970977                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     30406936                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        41430                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     11905409                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1321608                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       955758722                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           825951108                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.664426                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       635031132                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.239741                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            831737106                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1294264213                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     709336252                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.525101                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.525101                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3053928      0.35%      0.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    664336150     76.09%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          372      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          155      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           11      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         7088      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           38      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           66      0.00%     76.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       105516      0.01%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        40127      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    158167528     18.11%     94.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47262756      5.41%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead           69      0.00%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       157236      0.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    873131040                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        310249                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       623964                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       243094                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       965276                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           9456611                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.010831                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       7438395     78.66%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            7      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            1      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            3      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1942933     20.55%     99.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        75221      0.80%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            4      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           47      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    879223474                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2423606312                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    825708014                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1439044785                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1015680574                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       873131040                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          231                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    424290388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2325246                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          225                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    614663488                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    666186339                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.310641                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.052834                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    403986670     60.64%     60.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     61120946      9.17%     69.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     51782060      7.77%     77.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     37877884      5.69%     83.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     36012986      5.41%     88.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     29695517      4.46%     93.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     24771745      3.72%     96.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13855925      2.08%     98.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7082606      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    666186339                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.310557                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          83254880                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 743                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     30809592                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     17999026                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    181998366                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     65197052                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     361750714                       # number of misc regfile reads
system.switch_cpus_1.numCycles              666228957                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     275265249                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    743940138                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     46704989                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       83207439                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     23109376                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4481129                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2850681503                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1121267572                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1362500100                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       146913905                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     72942203                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11038580                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    149760525                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      618559962                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2405737                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1820251032                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          631                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            9                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       142780245                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            9                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1584774626                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2095269458                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5769081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1661                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11338738                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1661                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5002985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       164811                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      9919313                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         164811                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            1057105                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       604321                       # Transaction distribution
system.membus.trans_dist::CleanEvict           954915                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            501967                       # Transaction distribution
system.membus.trans_dist::ReadExResp           501967                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1057105                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      4677384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      4677384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4677384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    138457152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    138457152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               138457152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1559076                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1559076    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1559076                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6002510000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8487679250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1476836847000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1476836847000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4633841                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1916890                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          646                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4599433                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          199419                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         199419                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           935818                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          935818                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4633842                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17105877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17107816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        82688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    429044864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              429127552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          947310                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50052928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6716389                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000248                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015738                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6714725     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1664      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6716389                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6804828000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8453229000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            969000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           57                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       653271                       # number of demand (read+write) hits
system.l2.demand_hits::total                   653328                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           57                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       653271                       # number of overall hits
system.l2.overall_hits::total                  653328                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          590                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      4915742                       # number of demand (read+write) misses
system.l2.demand_misses::total                4916332                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          590                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      4915742                       # number of overall misses
system.l2.overall_misses::total               4916332                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     58509000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 259409361500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     259467870500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     58509000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 259409361500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    259467870500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          647                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5569013                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5569660                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          647                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5569013                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5569660                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.911901                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.882695                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.882699                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.911901                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.882695                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.882699                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 99167.796610                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 52771.150622                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52776.718598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 99167.796610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 52771.150622                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52776.718598                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              782068                       # number of writebacks
system.l2.writebacks::total                    782068                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      4915742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4916332                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      4915742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4916332                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     52619000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 210251941500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 210304560500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     52619000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 210251941500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 210304560500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.911901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.882695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.882699                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.911901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.882695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.882699                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89184.745763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 42771.150622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42776.720632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89184.745763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 42771.150622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42776.720632                       # average overall mshr miss latency
system.l2.replacements                         782499                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1134813                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1134813                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1134813                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1134813                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          646                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              646                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          646                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          646                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4133879                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4133879                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       112814                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               112814                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        86605                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              86605                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       199419                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           199419                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.434287                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.434287                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        86605                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         86605                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   1430571500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1430571500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.434287                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.434287                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16518.347670                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16518.347670                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       240089                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                240089                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       695729                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              695729                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  57402196000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   57402196000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       935818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            935818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.743445                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.743445                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82506.544933                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82506.544933                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       695729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         695729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  50444906000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  50444906000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.743445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.743445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72506.544933                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72506.544933                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       413182                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             413239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      4220013                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4220603                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     58509000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 202007165500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 202065674500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      4633195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4633842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.911901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.910821                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910822                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 99167.796610                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 47868.849101                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 47876.020204                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          590                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      4220013                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4220603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     52619000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 159807035500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 159859654500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.911901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.910821                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910822                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89184.745763                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 37868.849101                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 37876.022573                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4069.410626                       # Cycle average of tags in use
system.l2.tags.total_refs                     2207042                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1139550                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.936766                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4069.410626                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.993508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993508                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4091                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1966                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          879                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998779                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  91845363                       # Number of tag accesses
system.l2.tags.data_accesses                 91845363                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      3357259                       # number of demand (read+write) hits
system.l3.demand_hits::total                  3357259                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      3357259                       # number of overall hits
system.l3.overall_hits::total                 3357259                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          589                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1558483                       # number of demand (read+write) misses
system.l3.demand_misses::total                1559072                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          589                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1558483                       # number of overall misses
system.l3.overall_misses::total               1559072                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     49059500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 138486555000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     138535614500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     49059500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 138486555000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    138535614500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          589                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      4915742                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4916331                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          589                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      4915742                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4916331                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.317039                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.317121                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.317039                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.317121                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 83292.869270                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 88859.843194                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 88857.740053                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 83292.869270                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 88859.843194                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 88857.740053                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              604321                       # number of writebacks
system.l3.writebacks::total                    604321                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          589                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1558483                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1559072                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          589                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1558483                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1559072                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     43169500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 122901725000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 122944894500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     43169500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 122901725000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 122944894500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.317039                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.317121                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.317039                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.317121                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73292.869270                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78859.843194                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 78857.740053                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73292.869270                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78859.843194                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 78857.740053                       # average overall mshr miss latency
system.l3.replacements                        1723495                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       782067                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           782067                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       782067                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       782067                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          543                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           543                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        86601                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                86601                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            4                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        86605                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            86605                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000046                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000046                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            4                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        76000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        76000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000046                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19000                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19000                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       193762                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                193762                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       501967                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              501967                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  43845267500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   43845267500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       695729                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            695729                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.721498                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.721498                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87346.912247                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 87346.912247                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       501967                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         501967                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  38825597500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  38825597500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.721498                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.721498                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77346.912247                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 77346.912247                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      3163497                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            3163497                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          589                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data      1056516                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total          1057105                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     49059500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  94641287500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  94690347000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          589                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      4220013                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        4220602                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.250358                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.250463                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 83292.869270                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 89578.659954                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 89575.157624                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          589                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data      1056516                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total      1057105                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     43169500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  84076127500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  84119297000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.250358                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.250463                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73292.869270                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 79578.659954                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 79575.157624                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                    10000114                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1739879                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      5.747592                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1085.246877                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    70.113105                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     8.765917                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 15219.874101                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.066238                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.004279                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000535                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.928947                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          849                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3775                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        11583                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 160432503                       # Number of tag accesses
system.l3.tags.data_accesses                160432503                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           4220602                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1386388                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         5253484                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           86605                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          86605                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           695729                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          695729                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       4220602                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     14922249                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    364697472                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1723495                       # Total snoops (count)
system.tol3bus.snoopTraffic                  38676544                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          6726431                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.024502                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.154602                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                6561620     97.55%     97.55% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 164811      2.45%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            6726431                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5741723500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7417799000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        37696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     99742912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           99780608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        37696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     38676544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38676544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1558483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1559072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       604321                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             604321                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       113162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    299425328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             299538490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       113162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           113162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116105863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116105863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116105863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       113162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    299425328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            415644353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    604321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1557687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.037172238500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        36093                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        36093                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3721983                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             569030                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1559072                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     604321                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1559072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   604321                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    796                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             96099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             99733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            101215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             97875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            100627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             98588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             97456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             95418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            96313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            97737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            96686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            97854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            99742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             38254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            36393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37576                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  29372676000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7791380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             58590351000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18849.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37599.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   696120                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  208639                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1559072                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               604321                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1338773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  156978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   47706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  36813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  36554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  36121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1257803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.035928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.919533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   140.246838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       960804     76.39%     76.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       206655     16.43%     92.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34704      2.76%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16332      1.30%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11255      0.89%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6580      0.52%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4615      0.37%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3581      0.28%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13277      1.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1257803                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        36093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.171280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    183.629709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        36081     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            8      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36093                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.742665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.711392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.041155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23215     64.32%     64.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              857      2.37%     66.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10350     28.68%     95.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1473      4.08%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              167      0.46%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36093                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               99729664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   50944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38674752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                99780608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38676544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       299.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       116.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    299.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  333127279500                       # Total gap between requests
system.mem_ctrls.avgGap                     153983.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        37696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     99691968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     38674752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 113162.298347833610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 299272395.630801141262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 116100483.455869972706                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          589                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1558483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       604321                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     18913000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  58571438000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8094930012500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32110.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     37582.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13395083.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4437681360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2358675990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5561303160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1572258780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26295528480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     111048258420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34401636960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       185675343150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.391993                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  88386314250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11123320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 233604844250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4543082040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2414686395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5564787480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1582150680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26295528480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     112082505750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33530691840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       186013432665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.406928                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  86109913750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11123320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 235881244750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     83253026                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1508863642                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099136                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     83253026                       # number of overall hits
system.cpu.icache.overall_hits::total      1508863642                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1176                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3230                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2054                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1176                       # number of overall misses
system.cpu.icache.overall_misses::total          3230                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     97550000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     97550000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     97550000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     97550000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     83254202                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1508866872                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     83254202                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1508866872                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 82950.680272                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30201.238390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 82950.680272                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30201.238390                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          687                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    85.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2188                       # number of writebacks
system.cpu.icache.writebacks::total              2188                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          529                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          529                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          529                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          529                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          647                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          647                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          647                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          647                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     60094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     60094500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60094500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 92881.761978                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92881.761978                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 92881.761978                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92881.761978                       # average overall mshr miss latency
system.cpu.icache.replacements                   2188                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     83253026                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1508863642                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1176                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3230                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     97550000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     97550000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     83254202                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1508866872                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 82950.680272                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30201.238390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          529                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          529                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          647                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          647                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     60094500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60094500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 92881.761978                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92881.761978                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.350773                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1508866342                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          558839.385926                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   484.703857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    26.646916                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.946687                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.052045                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6035470188                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6035470188                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418699673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    159648353                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        599233617                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418699673                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885591                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    159648353                       # number of overall hits
system.cpu.dcache.overall_hits::total       599233617                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15095661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       594608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      8532552                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24222821                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15095661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       594608                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      8532552                       # number of overall misses
system.cpu.dcache.overall_misses::total      24222821                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  29201749000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 433473822714                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 462675571714                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  29201749000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 433473822714                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 462675571714                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    168180905                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    623456438                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    168180905                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    623456438                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.050734                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038852                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.050734                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038852                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49110.925181                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 50802.365191                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19100.812895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49110.925181                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 50802.365191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19100.812895                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     27710809                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          238                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1146244                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.175314                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    39.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5763122                       # number of writebacks
system.cpu.dcache.writebacks::total           5763122                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2764137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2764137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2764137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2764137                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       594608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5768415                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6363023                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       594608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5768415                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6363023                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  28607141000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 278252716714                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 306859857714                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  28607141000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 278252716714                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 306859857714                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.034299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010206                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.034299                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010206                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 48110.925181                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 48237.291650                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48225.483031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 48110.925181                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 48237.291650                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48225.483031                       # average overall mshr miss latency
system.cpu.dcache.replacements               19763295                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311145526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17716162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    125987228                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       454848916                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10610433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      7397315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18459252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  20868426000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 367466878000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 388335304000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    133384543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    473308168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.055459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 46219.803147                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 49675.710444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21037.434453                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2764118                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2764118                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      4633197                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5084701                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  20416922000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 213381034500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 233797956500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034736                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010743                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 45219.803147                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 46054.815822                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45980.669561                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     33661125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      144384701                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1135237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5763569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8333323000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  66006944714                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  74340267714                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     34796362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150148270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.032625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038386                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 58232.635007                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 58143.757395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12898.304456                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1135218                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1278322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8190219000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  64871682214                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  73061901214                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.032625                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008514                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 57232.635007                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 57144.691340                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57154.536348                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996019                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           620868463                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19763807                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.414416                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   355.828366                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    40.687814                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   115.479839                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.694977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.079468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.225547                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2513589559                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2513589559                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1476836847000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110788500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 450726058500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
