
_STG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a5c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08002b68  08002b68  00012b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c00  08002c00  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002c00  08002c00  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002c00  08002c00  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c00  08002c00  00012c00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c04  08002c04  00012c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002c08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  20000070  08002c78  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000168  08002c78  00020168  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b68e  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001dd6  00000000  00000000  0002b727  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c08  00000000  00000000  0002d500  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b00  00000000  00000000  0002e108  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000156e3  00000000  00000000  0002ec08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000909d  00000000  00000000  000442eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00072b03  00000000  00000000  0004d388  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bfe8b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003660  00000000  00000000  000bff08  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002b50 	.word	0x08002b50

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002b50 	.word	0x08002b50

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000160:	4b2d      	ldr	r3, [pc, #180]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a2c      	ldr	r2, [pc, #176]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b2a      	ldr	r3, [pc, #168]	; (8000218 <MX_GPIO_Init+0xcc>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0310 	and.w	r3, r3, #16
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000178:	4b27      	ldr	r3, [pc, #156]	; (8000218 <MX_GPIO_Init+0xcc>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a26      	ldr	r2, [pc, #152]	; (8000218 <MX_GPIO_Init+0xcc>)
 800017e:	f043 0320 	orr.w	r3, r3, #32
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b24      	ldr	r3, [pc, #144]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0320 	and.w	r3, r3, #32
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000190:	4b21      	ldr	r3, [pc, #132]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a20      	ldr	r2, [pc, #128]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000196:	f043 0304 	orr.w	r3, r3, #4
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b1e      	ldr	r3, [pc, #120]	; (8000218 <MX_GPIO_Init+0xcc>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0304 	and.w	r3, r3, #4
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001a8:	4b1b      	ldr	r3, [pc, #108]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	4a1a      	ldr	r2, [pc, #104]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001ae:	f043 0308 	orr.w	r3, r3, #8
 80001b2:	6193      	str	r3, [r2, #24]
 80001b4:	4b18      	ldr	r3, [pc, #96]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	f003 0308 	and.w	r3, r3, #8
 80001bc:	603b      	str	r3, [r7, #0]
 80001be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80001c0:	2200      	movs	r2, #0
 80001c2:	2120      	movs	r1, #32
 80001c4:	4815      	ldr	r0, [pc, #84]	; (800021c <MX_GPIO_Init+0xd0>)
 80001c6:	f000 fe4b 	bl	8000e60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80001ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80001d0:	4b13      	ldr	r3, [pc, #76]	; (8000220 <MX_GPIO_Init+0xd4>)
 80001d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001d4:	2300      	movs	r3, #0
 80001d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80001d8:	f107 0310 	add.w	r3, r7, #16
 80001dc:	4619      	mov	r1, r3
 80001de:	4811      	ldr	r0, [pc, #68]	; (8000224 <MX_GPIO_Init+0xd8>)
 80001e0:	f000 fce4 	bl	8000bac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80001e4:	2320      	movs	r3, #32
 80001e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001e8:	2301      	movs	r3, #1
 80001ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ec:	2300      	movs	r3, #0
 80001ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001f0:	2302      	movs	r3, #2
 80001f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80001f4:	f107 0310 	add.w	r3, r7, #16
 80001f8:	4619      	mov	r1, r3
 80001fa:	4808      	ldr	r0, [pc, #32]	; (800021c <MX_GPIO_Init+0xd0>)
 80001fc:	f000 fcd6 	bl	8000bac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000200:	2200      	movs	r2, #0
 8000202:	2100      	movs	r1, #0
 8000204:	2028      	movs	r0, #40	; 0x28
 8000206:	f000 fc9a 	bl	8000b3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800020a:	2028      	movs	r0, #40	; 0x28
 800020c:	f000 fcb3 	bl	8000b76 <HAL_NVIC_EnableIRQ>

}
 8000210:	bf00      	nop
 8000212:	3720      	adds	r7, #32
 8000214:	46bd      	mov	sp, r7
 8000216:	bd80      	pop	{r7, pc}
 8000218:	40021000 	.word	0x40021000
 800021c:	40010800 	.word	0x40010800
 8000220:	10110000 	.word	0x10110000
 8000224:	40011000 	.word	0x40011000

08000228 <_write>:
/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int _write(int file, char* p, int len){
 8000228:	b580      	push	{r7, lr}
 800022a:	b084      	sub	sp, #16
 800022c:	af00      	add	r7, sp, #0
 800022e:	60f8      	str	r0, [r7, #12]
 8000230:	60b9      	str	r1, [r7, #8]
 8000232:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, p, len, 10);
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	b29a      	uxth	r2, r3
 8000238:	230a      	movs	r3, #10
 800023a:	68b9      	ldr	r1, [r7, #8]
 800023c:	4803      	ldr	r0, [pc, #12]	; (800024c <_write+0x24>)
 800023e:	f001 fe32 	bl	8001ea6 <HAL_UART_Transmit>
	return len;
 8000242:	687b      	ldr	r3, [r7, #4]
}
 8000244:	4618      	mov	r0, r3
 8000246:	3710      	adds	r7, #16
 8000248:	46bd      	mov	sp, r7
 800024a:	bd80      	pop	{r7, pc}
 800024c:	20000120 	.word	0x20000120

08000250 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000254:	f000 fb3a 	bl	80008cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000258:	f000 f814 	bl	8000284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800025c:	f7ff ff76 	bl	800014c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000260:	f000 faa6 	bl	80007b0 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000264:	f000 f980 	bl	8000568 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000268:	f000 f9ce 	bl	8000608 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 800026c:	4803      	ldr	r0, [pc, #12]	; (800027c <main+0x2c>)
 800026e:	f001 fa78 	bl	8001762 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000272:	4803      	ldr	r0, [pc, #12]	; (8000280 <main+0x30>)
 8000274:	f001 fa75 	bl	8001762 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000278:	e7fe      	b.n	8000278 <main+0x28>
 800027a:	bf00      	nop
 800027c:	2000009c 	.word	0x2000009c
 8000280:	200000e0 	.word	0x200000e0

08000284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b090      	sub	sp, #64	; 0x40
 8000288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028a:	f107 0318 	add.w	r3, r7, #24
 800028e:	2228      	movs	r2, #40	; 0x28
 8000290:	2100      	movs	r1, #0
 8000292:	4618      	mov	r0, r3
 8000294:	f001 ffee 	bl	8002274 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000298:	1d3b      	adds	r3, r7, #4
 800029a:	2200      	movs	r2, #0
 800029c:	601a      	str	r2, [r3, #0]
 800029e:	605a      	str	r2, [r3, #4]
 80002a0:	609a      	str	r2, [r3, #8]
 80002a2:	60da      	str	r2, [r3, #12]
 80002a4:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002a6:	2301      	movs	r3, #1
 80002a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80002aa:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80002ae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002b0:	2300      	movs	r3, #0
 80002b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b4:	2301      	movs	r3, #1
 80002b6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b8:	2302      	movs	r3, #2
 80002ba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002c2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c8:	f107 0318 	add.w	r3, r7, #24
 80002cc:	4618      	mov	r0, r3
 80002ce:	f000 fe01 	bl	8000ed4 <HAL_RCC_OscConfig>
 80002d2:	4603      	mov	r3, r0
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d001      	beq.n	80002dc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002d8:	f000 f819 	bl	800030e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002dc:	230f      	movs	r3, #15
 80002de:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002e0:	2302      	movs	r3, #2
 80002e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e4:	2300      	movs	r3, #0
 80002e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ee:	2300      	movs	r3, #0
 80002f0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002f2:	1d3b      	adds	r3, r7, #4
 80002f4:	2102      	movs	r1, #2
 80002f6:	4618      	mov	r0, r3
 80002f8:	f001 f86c 	bl	80013d4 <HAL_RCC_ClockConfig>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d001      	beq.n	8000306 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000302:	f000 f804 	bl	800030e <Error_Handler>
  }
}
 8000306:	bf00      	nop
 8000308:	3740      	adds	r7, #64	; 0x40
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}

0800030e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800030e:	b480      	push	{r7}
 8000310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000312:	bf00      	nop
 8000314:	46bd      	mov	sp, r7
 8000316:	bc80      	pop	{r7}
 8000318:	4770      	bx	lr
	...

0800031c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800031c:	b480      	push	{r7}
 800031e:	b085      	sub	sp, #20
 8000320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000322:	4b15      	ldr	r3, [pc, #84]	; (8000378 <HAL_MspInit+0x5c>)
 8000324:	699b      	ldr	r3, [r3, #24]
 8000326:	4a14      	ldr	r2, [pc, #80]	; (8000378 <HAL_MspInit+0x5c>)
 8000328:	f043 0301 	orr.w	r3, r3, #1
 800032c:	6193      	str	r3, [r2, #24]
 800032e:	4b12      	ldr	r3, [pc, #72]	; (8000378 <HAL_MspInit+0x5c>)
 8000330:	699b      	ldr	r3, [r3, #24]
 8000332:	f003 0301 	and.w	r3, r3, #1
 8000336:	60bb      	str	r3, [r7, #8]
 8000338:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800033a:	4b0f      	ldr	r3, [pc, #60]	; (8000378 <HAL_MspInit+0x5c>)
 800033c:	69db      	ldr	r3, [r3, #28]
 800033e:	4a0e      	ldr	r2, [pc, #56]	; (8000378 <HAL_MspInit+0x5c>)
 8000340:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000344:	61d3      	str	r3, [r2, #28]
 8000346:	4b0c      	ldr	r3, [pc, #48]	; (8000378 <HAL_MspInit+0x5c>)
 8000348:	69db      	ldr	r3, [r3, #28]
 800034a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800034e:	607b      	str	r3, [r7, #4]
 8000350:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000352:	4b0a      	ldr	r3, [pc, #40]	; (800037c <HAL_MspInit+0x60>)
 8000354:	685b      	ldr	r3, [r3, #4]
 8000356:	60fb      	str	r3, [r7, #12]
 8000358:	68fb      	ldr	r3, [r7, #12]
 800035a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800035e:	60fb      	str	r3, [r7, #12]
 8000360:	68fb      	ldr	r3, [r7, #12]
 8000362:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000366:	60fb      	str	r3, [r7, #12]
 8000368:	4a04      	ldr	r2, [pc, #16]	; (800037c <HAL_MspInit+0x60>)
 800036a:	68fb      	ldr	r3, [r7, #12]
 800036c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800036e:	bf00      	nop
 8000370:	3714      	adds	r7, #20
 8000372:	46bd      	mov	sp, r7
 8000374:	bc80      	pop	{r7}
 8000376:	4770      	bx	lr
 8000378:	40021000 	.word	0x40021000
 800037c:	40010000 	.word	0x40010000

08000380 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000384:	bf00      	nop
 8000386:	46bd      	mov	sp, r7
 8000388:	bc80      	pop	{r7}
 800038a:	4770      	bx	lr

0800038c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000390:	e7fe      	b.n	8000390 <HardFault_Handler+0x4>

08000392 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000392:	b480      	push	{r7}
 8000394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000396:	e7fe      	b.n	8000396 <MemManage_Handler+0x4>

08000398 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800039c:	e7fe      	b.n	800039c <BusFault_Handler+0x4>

0800039e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800039e:	b480      	push	{r7}
 80003a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003a2:	e7fe      	b.n	80003a2 <UsageFault_Handler+0x4>

080003a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003a8:	bf00      	nop
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bc80      	pop	{r7}
 80003ae:	4770      	bx	lr

080003b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003b4:	bf00      	nop
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bc80      	pop	{r7}
 80003ba:	4770      	bx	lr

080003bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003c0:	bf00      	nop
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bc80      	pop	{r7}
 80003c6:	4770      	bx	lr

080003c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003cc:	f000 fac4 	bl	8000958 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003d0:	bf00      	nop
 80003d2:	bd80      	pop	{r7, pc}

080003d4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80003d8:	4802      	ldr	r0, [pc, #8]	; (80003e4 <TIM1_UP_IRQHandler+0x10>)
 80003da:	f001 f9e5 	bl	80017a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	2000009c 	.word	0x2000009c

080003e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80003ec:	4802      	ldr	r0, [pc, #8]	; (80003f8 <TIM2_IRQHandler+0x10>)
 80003ee:	f001 f9db 	bl	80017a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80003f2:	bf00      	nop
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	bf00      	nop
 80003f8:	200000e0 	.word	0x200000e0

080003fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000400:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000404:	f000 fd44 	bl	8000e90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000408:	bf00      	nop
 800040a:	bd80      	pop	{r7, pc}

0800040c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b086      	sub	sp, #24
 8000410:	af00      	add	r7, sp, #0
 8000412:	60f8      	str	r0, [r7, #12]
 8000414:	60b9      	str	r1, [r7, #8]
 8000416:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000418:	2300      	movs	r3, #0
 800041a:	617b      	str	r3, [r7, #20]
 800041c:	e00a      	b.n	8000434 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800041e:	f3af 8000 	nop.w
 8000422:	4601      	mov	r1, r0
 8000424:	68bb      	ldr	r3, [r7, #8]
 8000426:	1c5a      	adds	r2, r3, #1
 8000428:	60ba      	str	r2, [r7, #8]
 800042a:	b2ca      	uxtb	r2, r1
 800042c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800042e:	697b      	ldr	r3, [r7, #20]
 8000430:	3301      	adds	r3, #1
 8000432:	617b      	str	r3, [r7, #20]
 8000434:	697a      	ldr	r2, [r7, #20]
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	429a      	cmp	r2, r3
 800043a:	dbf0      	blt.n	800041e <_read+0x12>
	}

return len;
 800043c:	687b      	ldr	r3, [r7, #4]
}
 800043e:	4618      	mov	r0, r3
 8000440:	3718      	adds	r7, #24
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}

08000446 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000446:	b480      	push	{r7}
 8000448:	b083      	sub	sp, #12
 800044a:	af00      	add	r7, sp, #0
 800044c:	6078      	str	r0, [r7, #4]
	return -1;
 800044e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000452:	4618      	mov	r0, r3
 8000454:	370c      	adds	r7, #12
 8000456:	46bd      	mov	sp, r7
 8000458:	bc80      	pop	{r7}
 800045a:	4770      	bx	lr

0800045c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800045c:	b480      	push	{r7}
 800045e:	b083      	sub	sp, #12
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
 8000464:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000466:	683b      	ldr	r3, [r7, #0]
 8000468:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800046c:	605a      	str	r2, [r3, #4]
	return 0;
 800046e:	2300      	movs	r3, #0
}
 8000470:	4618      	mov	r0, r3
 8000472:	370c      	adds	r7, #12
 8000474:	46bd      	mov	sp, r7
 8000476:	bc80      	pop	{r7}
 8000478:	4770      	bx	lr

0800047a <_isatty>:

int _isatty(int file)
{
 800047a:	b480      	push	{r7}
 800047c:	b083      	sub	sp, #12
 800047e:	af00      	add	r7, sp, #0
 8000480:	6078      	str	r0, [r7, #4]
	return 1;
 8000482:	2301      	movs	r3, #1
}
 8000484:	4618      	mov	r0, r3
 8000486:	370c      	adds	r7, #12
 8000488:	46bd      	mov	sp, r7
 800048a:	bc80      	pop	{r7}
 800048c:	4770      	bx	lr

0800048e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800048e:	b480      	push	{r7}
 8000490:	b085      	sub	sp, #20
 8000492:	af00      	add	r7, sp, #0
 8000494:	60f8      	str	r0, [r7, #12]
 8000496:	60b9      	str	r1, [r7, #8]
 8000498:	607a      	str	r2, [r7, #4]
	return 0;
 800049a:	2300      	movs	r3, #0
}
 800049c:	4618      	mov	r0, r3
 800049e:	3714      	adds	r7, #20
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bc80      	pop	{r7}
 80004a4:	4770      	bx	lr
	...

080004a8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b084      	sub	sp, #16
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80004b0:	4b11      	ldr	r3, [pc, #68]	; (80004f8 <_sbrk+0x50>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d102      	bne.n	80004be <_sbrk+0x16>
		heap_end = &end;
 80004b8:	4b0f      	ldr	r3, [pc, #60]	; (80004f8 <_sbrk+0x50>)
 80004ba:	4a10      	ldr	r2, [pc, #64]	; (80004fc <_sbrk+0x54>)
 80004bc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80004be:	4b0e      	ldr	r3, [pc, #56]	; (80004f8 <_sbrk+0x50>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80004c4:	4b0c      	ldr	r3, [pc, #48]	; (80004f8 <_sbrk+0x50>)
 80004c6:	681a      	ldr	r2, [r3, #0]
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	4413      	add	r3, r2
 80004cc:	466a      	mov	r2, sp
 80004ce:	4293      	cmp	r3, r2
 80004d0:	d907      	bls.n	80004e2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80004d2:	f001 fea5 	bl	8002220 <__errno>
 80004d6:	4602      	mov	r2, r0
 80004d8:	230c      	movs	r3, #12
 80004da:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80004dc:	f04f 33ff 	mov.w	r3, #4294967295
 80004e0:	e006      	b.n	80004f0 <_sbrk+0x48>
	}

	heap_end += incr;
 80004e2:	4b05      	ldr	r3, [pc, #20]	; (80004f8 <_sbrk+0x50>)
 80004e4:	681a      	ldr	r2, [r3, #0]
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	4413      	add	r3, r2
 80004ea:	4a03      	ldr	r2, [pc, #12]	; (80004f8 <_sbrk+0x50>)
 80004ec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80004ee:	68fb      	ldr	r3, [r7, #12]
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	3710      	adds	r7, #16
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	2000008c 	.word	0x2000008c
 80004fc:	20000168 	.word	0x20000168

08000500 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000504:	4b15      	ldr	r3, [pc, #84]	; (800055c <SystemInit+0x5c>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a14      	ldr	r2, [pc, #80]	; (800055c <SystemInit+0x5c>)
 800050a:	f043 0301 	orr.w	r3, r3, #1
 800050e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000510:	4b12      	ldr	r3, [pc, #72]	; (800055c <SystemInit+0x5c>)
 8000512:	685a      	ldr	r2, [r3, #4]
 8000514:	4911      	ldr	r1, [pc, #68]	; (800055c <SystemInit+0x5c>)
 8000516:	4b12      	ldr	r3, [pc, #72]	; (8000560 <SystemInit+0x60>)
 8000518:	4013      	ands	r3, r2
 800051a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800051c:	4b0f      	ldr	r3, [pc, #60]	; (800055c <SystemInit+0x5c>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4a0e      	ldr	r2, [pc, #56]	; (800055c <SystemInit+0x5c>)
 8000522:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000526:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800052a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800052c:	4b0b      	ldr	r3, [pc, #44]	; (800055c <SystemInit+0x5c>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	4a0a      	ldr	r2, [pc, #40]	; (800055c <SystemInit+0x5c>)
 8000532:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000536:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000538:	4b08      	ldr	r3, [pc, #32]	; (800055c <SystemInit+0x5c>)
 800053a:	685b      	ldr	r3, [r3, #4]
 800053c:	4a07      	ldr	r2, [pc, #28]	; (800055c <SystemInit+0x5c>)
 800053e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000542:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000544:	4b05      	ldr	r3, [pc, #20]	; (800055c <SystemInit+0x5c>)
 8000546:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800054a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800054c:	4b05      	ldr	r3, [pc, #20]	; (8000564 <SystemInit+0x64>)
 800054e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000552:	609a      	str	r2, [r3, #8]
#endif 
}
 8000554:	bf00      	nop
 8000556:	46bd      	mov	sp, r7
 8000558:	bc80      	pop	{r7}
 800055a:	4770      	bx	lr
 800055c:	40021000 	.word	0x40021000
 8000560:	f8ff0000 	.word	0xf8ff0000
 8000564:	e000ed00 	.word	0xe000ed00

08000568 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b086      	sub	sp, #24
 800056c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800056e:	f107 0308 	add.w	r3, r7, #8
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	605a      	str	r2, [r3, #4]
 8000578:	609a      	str	r2, [r3, #8]
 800057a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800057c:	463b      	mov	r3, r7
 800057e:	2200      	movs	r2, #0
 8000580:	601a      	str	r2, [r3, #0]
 8000582:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8000584:	4b1e      	ldr	r3, [pc, #120]	; (8000600 <MX_TIM1_Init+0x98>)
 8000586:	4a1f      	ldr	r2, [pc, #124]	; (8000604 <MX_TIM1_Init+0x9c>)
 8000588:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 800058a:	4b1d      	ldr	r3, [pc, #116]	; (8000600 <MX_TIM1_Init+0x98>)
 800058c:	2248      	movs	r2, #72	; 0x48
 800058e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000590:	4b1b      	ldr	r3, [pc, #108]	; (8000600 <MX_TIM1_Init+0x98>)
 8000592:	2200      	movs	r2, #0
 8000594:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10;
 8000596:	4b1a      	ldr	r3, [pc, #104]	; (8000600 <MX_TIM1_Init+0x98>)
 8000598:	220a      	movs	r2, #10
 800059a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800059c:	4b18      	ldr	r3, [pc, #96]	; (8000600 <MX_TIM1_Init+0x98>)
 800059e:	2200      	movs	r2, #0
 80005a0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80005a2:	4b17      	ldr	r3, [pc, #92]	; (8000600 <MX_TIM1_Init+0x98>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005a8:	4b15      	ldr	r3, [pc, #84]	; (8000600 <MX_TIM1_Init+0x98>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80005ae:	4814      	ldr	r0, [pc, #80]	; (8000600 <MX_TIM1_Init+0x98>)
 80005b0:	f001 f8ac 	bl	800170c <HAL_TIM_Base_Init>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 80005ba:	f7ff fea8 	bl	800030e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80005c4:	f107 0308 	add.w	r3, r7, #8
 80005c8:	4619      	mov	r1, r3
 80005ca:	480d      	ldr	r0, [pc, #52]	; (8000600 <MX_TIM1_Init+0x98>)
 80005cc:	f001 f9f4 	bl	80019b8 <HAL_TIM_ConfigClockSource>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 80005d6:	f7ff fe9a 	bl	800030e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005da:	2300      	movs	r3, #0
 80005dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005de:	2300      	movs	r3, #0
 80005e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80005e2:	463b      	mov	r3, r7
 80005e4:	4619      	mov	r1, r3
 80005e6:	4806      	ldr	r0, [pc, #24]	; (8000600 <MX_TIM1_Init+0x98>)
 80005e8:	f001 fbba 	bl	8001d60 <HAL_TIMEx_MasterConfigSynchronization>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d001      	beq.n	80005f6 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 80005f2:	f7ff fe8c 	bl	800030e <Error_Handler>
  }

}
 80005f6:	bf00      	nop
 80005f8:	3718      	adds	r7, #24
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	2000009c 	.word	0x2000009c
 8000604:	40012c00 	.word	0x40012c00

08000608 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b086      	sub	sp, #24
 800060c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800060e:	f107 0308 	add.w	r3, r7, #8
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
 8000616:	605a      	str	r2, [r3, #4]
 8000618:	609a      	str	r2, [r3, #8]
 800061a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800061c:	463b      	mov	r3, r7
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]
 8000622:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8000624:	4b1d      	ldr	r3, [pc, #116]	; (800069c <MX_TIM2_Init+0x94>)
 8000626:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800062a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 800062c:	4b1b      	ldr	r3, [pc, #108]	; (800069c <MX_TIM2_Init+0x94>)
 800062e:	2248      	movs	r2, #72	; 0x48
 8000630:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000632:	4b1a      	ldr	r3, [pc, #104]	; (800069c <MX_TIM2_Init+0x94>)
 8000634:	2200      	movs	r2, #0
 8000636:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8000638:	4b18      	ldr	r3, [pc, #96]	; (800069c <MX_TIM2_Init+0x94>)
 800063a:	f242 7210 	movw	r2, #10000	; 0x2710
 800063e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000640:	4b16      	ldr	r3, [pc, #88]	; (800069c <MX_TIM2_Init+0x94>)
 8000642:	2200      	movs	r2, #0
 8000644:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000646:	4b15      	ldr	r3, [pc, #84]	; (800069c <MX_TIM2_Init+0x94>)
 8000648:	2200      	movs	r2, #0
 800064a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800064c:	4813      	ldr	r0, [pc, #76]	; (800069c <MX_TIM2_Init+0x94>)
 800064e:	f001 f85d 	bl	800170c <HAL_TIM_Base_Init>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000658:	f7ff fe59 	bl	800030e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800065c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000660:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000662:	f107 0308 	add.w	r3, r7, #8
 8000666:	4619      	mov	r1, r3
 8000668:	480c      	ldr	r0, [pc, #48]	; (800069c <MX_TIM2_Init+0x94>)
 800066a:	f001 f9a5 	bl	80019b8 <HAL_TIM_ConfigClockSource>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000674:	f7ff fe4b 	bl	800030e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000678:	2300      	movs	r3, #0
 800067a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800067c:	2300      	movs	r3, #0
 800067e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000680:	463b      	mov	r3, r7
 8000682:	4619      	mov	r1, r3
 8000684:	4805      	ldr	r0, [pc, #20]	; (800069c <MX_TIM2_Init+0x94>)
 8000686:	f001 fb6b 	bl	8001d60 <HAL_TIMEx_MasterConfigSynchronization>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000690:	f7ff fe3d 	bl	800030e <Error_Handler>
  }

}
 8000694:	bf00      	nop
 8000696:	3718      	adds	r7, #24
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	200000e0 	.word	0x200000e0

080006a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a1a      	ldr	r2, [pc, #104]	; (8000718 <HAL_TIM_Base_MspInit+0x78>)
 80006ae:	4293      	cmp	r3, r2
 80006b0:	d114      	bne.n	80006dc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80006b2:	4b1a      	ldr	r3, [pc, #104]	; (800071c <HAL_TIM_Base_MspInit+0x7c>)
 80006b4:	699b      	ldr	r3, [r3, #24]
 80006b6:	4a19      	ldr	r2, [pc, #100]	; (800071c <HAL_TIM_Base_MspInit+0x7c>)
 80006b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80006bc:	6193      	str	r3, [r2, #24]
 80006be:	4b17      	ldr	r3, [pc, #92]	; (800071c <HAL_TIM_Base_MspInit+0x7c>)
 80006c0:	699b      	ldr	r3, [r3, #24]
 80006c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80006c6:	60fb      	str	r3, [r7, #12]
 80006c8:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80006ca:	2200      	movs	r2, #0
 80006cc:	2100      	movs	r1, #0
 80006ce:	2019      	movs	r0, #25
 80006d0:	f000 fa35 	bl	8000b3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80006d4:	2019      	movs	r0, #25
 80006d6:	f000 fa4e 	bl	8000b76 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80006da:	e018      	b.n	800070e <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM2)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80006e4:	d113      	bne.n	800070e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80006e6:	4b0d      	ldr	r3, [pc, #52]	; (800071c <HAL_TIM_Base_MspInit+0x7c>)
 80006e8:	69db      	ldr	r3, [r3, #28]
 80006ea:	4a0c      	ldr	r2, [pc, #48]	; (800071c <HAL_TIM_Base_MspInit+0x7c>)
 80006ec:	f043 0301 	orr.w	r3, r3, #1
 80006f0:	61d3      	str	r3, [r2, #28]
 80006f2:	4b0a      	ldr	r3, [pc, #40]	; (800071c <HAL_TIM_Base_MspInit+0x7c>)
 80006f4:	69db      	ldr	r3, [r3, #28]
 80006f6:	f003 0301 	and.w	r3, r3, #1
 80006fa:	60bb      	str	r3, [r7, #8]
 80006fc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80006fe:	2200      	movs	r2, #0
 8000700:	2100      	movs	r1, #0
 8000702:	201c      	movs	r0, #28
 8000704:	f000 fa1b 	bl	8000b3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000708:	201c      	movs	r0, #28
 800070a:	f000 fa34 	bl	8000b76 <HAL_NVIC_EnableIRQ>
}
 800070e:	bf00      	nop
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	40012c00 	.word	0x40012c00
 800071c:	40021000 	.word	0x40021000

08000720 <HAL_TIM_PeriodElapsedCallback>:
  /* USER CODE END TIM2_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1){ // 10us
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a1b      	ldr	r2, [pc, #108]	; (800079c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800072e:	4293      	cmp	r3, r2
 8000730:	d11b      	bne.n	800076a <HAL_TIM_PeriodElapsedCallback+0x4a>
		count++;
 8000732:	4b1b      	ldr	r3, [pc, #108]	; (80007a0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	3301      	adds	r3, #1
 8000738:	4a19      	ldr	r2, [pc, #100]	; (80007a0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800073a:	6013      	str	r3, [r2, #0]
		if(count==100){
 800073c:	4b18      	ldr	r3, [pc, #96]	; (80007a0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	2b64      	cmp	r3, #100	; 0x64
 8000742:	d107      	bne.n	8000754 <HAL_TIM_PeriodElapsedCallback+0x34>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000744:	2201      	movs	r2, #1
 8000746:	2120      	movs	r1, #32
 8000748:	4816      	ldr	r0, [pc, #88]	; (80007a4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800074a:	f000 fb89 	bl	8000e60 <HAL_GPIO_WritePin>
			count=0;
 800074e:	4b14      	ldr	r3, [pc, #80]	; (80007a0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
		}
		if(count==duty_count){
 8000754:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	4b13      	ldr	r3, [pc, #76]	; (80007a8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	429a      	cmp	r2, r3
 800075e:	d104      	bne.n	800076a <HAL_TIM_PeriodElapsedCallback+0x4a>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000760:	2200      	movs	r2, #0
 8000762:	2120      	movs	r1, #32
 8000764:	480f      	ldr	r0, [pc, #60]	; (80007a4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000766:	f000 fb7b 	bl	8000e60 <HAL_GPIO_WritePin>
		}
	}
	if(htim->Instance == TIM2){ // 10ms
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000772:	d10e      	bne.n	8000792 <HAL_TIM_PeriodElapsedCallback+0x72>
		duty_count++;
 8000774:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	3301      	adds	r3, #1
 800077a:	4a0b      	ldr	r2, [pc, #44]	; (80007a8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800077c:	6013      	str	r3, [r2, #0]
		if(duty_count==100) duty_count=0;
 800077e:	4b0a      	ldr	r3, [pc, #40]	; (80007a8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	2b64      	cmp	r3, #100	; 0x64
 8000784:	d102      	bne.n	800078c <HAL_TIM_PeriodElapsedCallback+0x6c>
 8000786:	4b08      	ldr	r3, [pc, #32]	; (80007a8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
		printf("tim2\n");
 800078c:	4807      	ldr	r0, [pc, #28]	; (80007ac <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800078e:	f001 fdd5 	bl	800233c <puts>
	}
}
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40012c00 	.word	0x40012c00
 80007a0:	200000dc 	.word	0x200000dc
 80007a4:	40010800 	.word	0x40010800
 80007a8:	20000098 	.word	0x20000098
 80007ac:	08002b68 	.word	0x08002b68

080007b0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80007b4:	4b11      	ldr	r3, [pc, #68]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007b6:	4a12      	ldr	r2, [pc, #72]	; (8000800 <MX_USART2_UART_Init+0x50>)
 80007b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ba:	4b10      	ldr	r3, [pc, #64]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007c2:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007c8:	4b0c      	ldr	r3, [pc, #48]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007ce:	4b0b      	ldr	r3, [pc, #44]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007d4:	4b09      	ldr	r3, [pc, #36]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007d6:	220c      	movs	r2, #12
 80007d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007da:	4b08      	ldr	r3, [pc, #32]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007e0:	4b06      	ldr	r3, [pc, #24]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007e6:	4805      	ldr	r0, [pc, #20]	; (80007fc <MX_USART2_UART_Init+0x4c>)
 80007e8:	f001 fb10 	bl	8001e0c <HAL_UART_Init>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007f2:	f7ff fd8c 	bl	800030e <Error_Handler>
  }

}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20000120 	.word	0x20000120
 8000800:	40004400 	.word	0x40004400

08000804 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b088      	sub	sp, #32
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080c:	f107 0310 	add.w	r3, r7, #16
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	605a      	str	r2, [r3, #4]
 8000816:	609a      	str	r2, [r3, #8]
 8000818:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4a15      	ldr	r2, [pc, #84]	; (8000874 <HAL_UART_MspInit+0x70>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d123      	bne.n	800086c <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000824:	4b14      	ldr	r3, [pc, #80]	; (8000878 <HAL_UART_MspInit+0x74>)
 8000826:	69db      	ldr	r3, [r3, #28]
 8000828:	4a13      	ldr	r2, [pc, #76]	; (8000878 <HAL_UART_MspInit+0x74>)
 800082a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800082e:	61d3      	str	r3, [r2, #28]
 8000830:	4b11      	ldr	r3, [pc, #68]	; (8000878 <HAL_UART_MspInit+0x74>)
 8000832:	69db      	ldr	r3, [r3, #28]
 8000834:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000838:	60fb      	str	r3, [r7, #12]
 800083a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800083c:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <HAL_UART_MspInit+0x74>)
 800083e:	699b      	ldr	r3, [r3, #24]
 8000840:	4a0d      	ldr	r2, [pc, #52]	; (8000878 <HAL_UART_MspInit+0x74>)
 8000842:	f043 0304 	orr.w	r3, r3, #4
 8000846:	6193      	str	r3, [r2, #24]
 8000848:	4b0b      	ldr	r3, [pc, #44]	; (8000878 <HAL_UART_MspInit+0x74>)
 800084a:	699b      	ldr	r3, [r3, #24]
 800084c:	f003 0304 	and.w	r3, r3, #4
 8000850:	60bb      	str	r3, [r7, #8]
 8000852:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000854:	230c      	movs	r3, #12
 8000856:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000858:	2302      	movs	r3, #2
 800085a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085c:	2302      	movs	r3, #2
 800085e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000860:	f107 0310 	add.w	r3, r7, #16
 8000864:	4619      	mov	r1, r3
 8000866:	4805      	ldr	r0, [pc, #20]	; (800087c <HAL_UART_MspInit+0x78>)
 8000868:	f000 f9a0 	bl	8000bac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800086c:	bf00      	nop
 800086e:	3720      	adds	r7, #32
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	40004400 	.word	0x40004400
 8000878:	40021000 	.word	0x40021000
 800087c:	40010800 	.word	0x40010800

08000880 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000880:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000882:	e003      	b.n	800088c <LoopCopyDataInit>

08000884 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000884:	4b0b      	ldr	r3, [pc, #44]	; (80008b4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000886:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000888:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800088a:	3104      	adds	r1, #4

0800088c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800088c:	480a      	ldr	r0, [pc, #40]	; (80008b8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800088e:	4b0b      	ldr	r3, [pc, #44]	; (80008bc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000890:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000892:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000894:	d3f6      	bcc.n	8000884 <CopyDataInit>
  ldr r2, =_sbss
 8000896:	4a0a      	ldr	r2, [pc, #40]	; (80008c0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000898:	e002      	b.n	80008a0 <LoopFillZerobss>

0800089a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800089a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800089c:	f842 3b04 	str.w	r3, [r2], #4

080008a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80008a0:	4b08      	ldr	r3, [pc, #32]	; (80008c4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80008a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80008a4:	d3f9      	bcc.n	800089a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80008a6:	f7ff fe2b 	bl	8000500 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008aa:	f001 fcbf 	bl	800222c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008ae:	f7ff fccf 	bl	8000250 <main>
  bx lr
 80008b2:	4770      	bx	lr
  ldr r3, =_sidata
 80008b4:	08002c08 	.word	0x08002c08
  ldr r0, =_sdata
 80008b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80008bc:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 80008c0:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 80008c4:	20000168 	.word	0x20000168

080008c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008c8:	e7fe      	b.n	80008c8 <ADC1_2_IRQHandler>
	...

080008cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008d0:	4b08      	ldr	r3, [pc, #32]	; (80008f4 <HAL_Init+0x28>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a07      	ldr	r2, [pc, #28]	; (80008f4 <HAL_Init+0x28>)
 80008d6:	f043 0310 	orr.w	r3, r3, #16
 80008da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008dc:	2003      	movs	r0, #3
 80008de:	f000 f923 	bl	8000b28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008e2:	2000      	movs	r0, #0
 80008e4:	f000 f808 	bl	80008f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008e8:	f7ff fd18 	bl	800031c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008ec:	2300      	movs	r3, #0
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40022000 	.word	0x40022000

080008f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000900:	4b12      	ldr	r3, [pc, #72]	; (800094c <HAL_InitTick+0x54>)
 8000902:	681a      	ldr	r2, [r3, #0]
 8000904:	4b12      	ldr	r3, [pc, #72]	; (8000950 <HAL_InitTick+0x58>)
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	4619      	mov	r1, r3
 800090a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800090e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000912:	fbb2 f3f3 	udiv	r3, r2, r3
 8000916:	4618      	mov	r0, r3
 8000918:	f000 f93b 	bl	8000b92 <HAL_SYSTICK_Config>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000922:	2301      	movs	r3, #1
 8000924:	e00e      	b.n	8000944 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	2b0f      	cmp	r3, #15
 800092a:	d80a      	bhi.n	8000942 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800092c:	2200      	movs	r2, #0
 800092e:	6879      	ldr	r1, [r7, #4]
 8000930:	f04f 30ff 	mov.w	r0, #4294967295
 8000934:	f000 f903 	bl	8000b3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000938:	4a06      	ldr	r2, [pc, #24]	; (8000954 <HAL_InitTick+0x5c>)
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800093e:	2300      	movs	r3, #0
 8000940:	e000      	b.n	8000944 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000942:	2301      	movs	r3, #1
}
 8000944:	4618      	mov	r0, r3
 8000946:	3708      	adds	r7, #8
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20000000 	.word	0x20000000
 8000950:	20000008 	.word	0x20000008
 8000954:	20000004 	.word	0x20000004

08000958 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800095c:	4b05      	ldr	r3, [pc, #20]	; (8000974 <HAL_IncTick+0x1c>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	461a      	mov	r2, r3
 8000962:	4b05      	ldr	r3, [pc, #20]	; (8000978 <HAL_IncTick+0x20>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4413      	add	r3, r2
 8000968:	4a03      	ldr	r2, [pc, #12]	; (8000978 <HAL_IncTick+0x20>)
 800096a:	6013      	str	r3, [r2, #0]
}
 800096c:	bf00      	nop
 800096e:	46bd      	mov	sp, r7
 8000970:	bc80      	pop	{r7}
 8000972:	4770      	bx	lr
 8000974:	20000008 	.word	0x20000008
 8000978:	20000160 	.word	0x20000160

0800097c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  return uwTick;
 8000980:	4b02      	ldr	r3, [pc, #8]	; (800098c <HAL_GetTick+0x10>)
 8000982:	681b      	ldr	r3, [r3, #0]
}
 8000984:	4618      	mov	r0, r3
 8000986:	46bd      	mov	sp, r7
 8000988:	bc80      	pop	{r7}
 800098a:	4770      	bx	lr
 800098c:	20000160 	.word	0x20000160

08000990 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000990:	b480      	push	{r7}
 8000992:	b085      	sub	sp, #20
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	f003 0307 	and.w	r3, r3, #7
 800099e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009a0:	4b0c      	ldr	r3, [pc, #48]	; (80009d4 <__NVIC_SetPriorityGrouping+0x44>)
 80009a2:	68db      	ldr	r3, [r3, #12]
 80009a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009a6:	68ba      	ldr	r2, [r7, #8]
 80009a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009ac:	4013      	ands	r3, r2
 80009ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009b4:	68bb      	ldr	r3, [r7, #8]
 80009b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009c2:	4a04      	ldr	r2, [pc, #16]	; (80009d4 <__NVIC_SetPriorityGrouping+0x44>)
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	60d3      	str	r3, [r2, #12]
}
 80009c8:	bf00      	nop
 80009ca:	3714      	adds	r7, #20
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bc80      	pop	{r7}
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	e000ed00 	.word	0xe000ed00

080009d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009dc:	4b04      	ldr	r3, [pc, #16]	; (80009f0 <__NVIC_GetPriorityGrouping+0x18>)
 80009de:	68db      	ldr	r3, [r3, #12]
 80009e0:	0a1b      	lsrs	r3, r3, #8
 80009e2:	f003 0307 	and.w	r3, r3, #7
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bc80      	pop	{r7}
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	e000ed00 	.word	0xe000ed00

080009f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	4603      	mov	r3, r0
 80009fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	db0b      	blt.n	8000a1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a06:	79fb      	ldrb	r3, [r7, #7]
 8000a08:	f003 021f 	and.w	r2, r3, #31
 8000a0c:	4906      	ldr	r1, [pc, #24]	; (8000a28 <__NVIC_EnableIRQ+0x34>)
 8000a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a12:	095b      	lsrs	r3, r3, #5
 8000a14:	2001      	movs	r0, #1
 8000a16:	fa00 f202 	lsl.w	r2, r0, r2
 8000a1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a1e:	bf00      	nop
 8000a20:	370c      	adds	r7, #12
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bc80      	pop	{r7}
 8000a26:	4770      	bx	lr
 8000a28:	e000e100 	.word	0xe000e100

08000a2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	6039      	str	r1, [r7, #0]
 8000a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	db0a      	blt.n	8000a56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	b2da      	uxtb	r2, r3
 8000a44:	490c      	ldr	r1, [pc, #48]	; (8000a78 <__NVIC_SetPriority+0x4c>)
 8000a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a4a:	0112      	lsls	r2, r2, #4
 8000a4c:	b2d2      	uxtb	r2, r2
 8000a4e:	440b      	add	r3, r1
 8000a50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a54:	e00a      	b.n	8000a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	b2da      	uxtb	r2, r3
 8000a5a:	4908      	ldr	r1, [pc, #32]	; (8000a7c <__NVIC_SetPriority+0x50>)
 8000a5c:	79fb      	ldrb	r3, [r7, #7]
 8000a5e:	f003 030f 	and.w	r3, r3, #15
 8000a62:	3b04      	subs	r3, #4
 8000a64:	0112      	lsls	r2, r2, #4
 8000a66:	b2d2      	uxtb	r2, r2
 8000a68:	440b      	add	r3, r1
 8000a6a:	761a      	strb	r2, [r3, #24]
}
 8000a6c:	bf00      	nop
 8000a6e:	370c      	adds	r7, #12
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bc80      	pop	{r7}
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	e000e100 	.word	0xe000e100
 8000a7c:	e000ed00 	.word	0xe000ed00

08000a80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b089      	sub	sp, #36	; 0x24
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	60f8      	str	r0, [r7, #12]
 8000a88:	60b9      	str	r1, [r7, #8]
 8000a8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	f003 0307 	and.w	r3, r3, #7
 8000a92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a94:	69fb      	ldr	r3, [r7, #28]
 8000a96:	f1c3 0307 	rsb	r3, r3, #7
 8000a9a:	2b04      	cmp	r3, #4
 8000a9c:	bf28      	it	cs
 8000a9e:	2304      	movcs	r3, #4
 8000aa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aa2:	69fb      	ldr	r3, [r7, #28]
 8000aa4:	3304      	adds	r3, #4
 8000aa6:	2b06      	cmp	r3, #6
 8000aa8:	d902      	bls.n	8000ab0 <NVIC_EncodePriority+0x30>
 8000aaa:	69fb      	ldr	r3, [r7, #28]
 8000aac:	3b03      	subs	r3, #3
 8000aae:	e000      	b.n	8000ab2 <NVIC_EncodePriority+0x32>
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ab8:	69bb      	ldr	r3, [r7, #24]
 8000aba:	fa02 f303 	lsl.w	r3, r2, r3
 8000abe:	43da      	mvns	r2, r3
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	401a      	ands	r2, r3
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ac8:	f04f 31ff 	mov.w	r1, #4294967295
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad2:	43d9      	mvns	r1, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ad8:	4313      	orrs	r3, r2
         );
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3724      	adds	r7, #36	; 0x24
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bc80      	pop	{r7}
 8000ae2:	4770      	bx	lr

08000ae4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	3b01      	subs	r3, #1
 8000af0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000af4:	d301      	bcc.n	8000afa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000af6:	2301      	movs	r3, #1
 8000af8:	e00f      	b.n	8000b1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000afa:	4a0a      	ldr	r2, [pc, #40]	; (8000b24 <SysTick_Config+0x40>)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	3b01      	subs	r3, #1
 8000b00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b02:	210f      	movs	r1, #15
 8000b04:	f04f 30ff 	mov.w	r0, #4294967295
 8000b08:	f7ff ff90 	bl	8000a2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b0c:	4b05      	ldr	r3, [pc, #20]	; (8000b24 <SysTick_Config+0x40>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b12:	4b04      	ldr	r3, [pc, #16]	; (8000b24 <SysTick_Config+0x40>)
 8000b14:	2207      	movs	r2, #7
 8000b16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b18:	2300      	movs	r3, #0
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	e000e010 	.word	0xe000e010

08000b28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b30:	6878      	ldr	r0, [r7, #4]
 8000b32:	f7ff ff2d 	bl	8000990 <__NVIC_SetPriorityGrouping>
}
 8000b36:	bf00      	nop
 8000b38:	3708      	adds	r7, #8
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}

08000b3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b3e:	b580      	push	{r7, lr}
 8000b40:	b086      	sub	sp, #24
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	4603      	mov	r3, r0
 8000b46:	60b9      	str	r1, [r7, #8]
 8000b48:	607a      	str	r2, [r7, #4]
 8000b4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b50:	f7ff ff42 	bl	80009d8 <__NVIC_GetPriorityGrouping>
 8000b54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b56:	687a      	ldr	r2, [r7, #4]
 8000b58:	68b9      	ldr	r1, [r7, #8]
 8000b5a:	6978      	ldr	r0, [r7, #20]
 8000b5c:	f7ff ff90 	bl	8000a80 <NVIC_EncodePriority>
 8000b60:	4602      	mov	r2, r0
 8000b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b66:	4611      	mov	r1, r2
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff ff5f 	bl	8000a2c <__NVIC_SetPriority>
}
 8000b6e:	bf00      	nop
 8000b70:	3718      	adds	r7, #24
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b082      	sub	sp, #8
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b84:	4618      	mov	r0, r3
 8000b86:	f7ff ff35 	bl	80009f4 <__NVIC_EnableIRQ>
}
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b92:	b580      	push	{r7, lr}
 8000b94:	b082      	sub	sp, #8
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	f7ff ffa2 	bl	8000ae4 <SysTick_Config>
 8000ba0:	4603      	mov	r3, r0
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3708      	adds	r7, #8
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
	...

08000bac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b08b      	sub	sp, #44	; 0x2c
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bbe:	e127      	b.n	8000e10 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	69fa      	ldr	r2, [r7, #28]
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000bd4:	69ba      	ldr	r2, [r7, #24]
 8000bd6:	69fb      	ldr	r3, [r7, #28]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	f040 8116 	bne.w	8000e0a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	2b12      	cmp	r3, #18
 8000be4:	d034      	beq.n	8000c50 <HAL_GPIO_Init+0xa4>
 8000be6:	2b12      	cmp	r3, #18
 8000be8:	d80d      	bhi.n	8000c06 <HAL_GPIO_Init+0x5a>
 8000bea:	2b02      	cmp	r3, #2
 8000bec:	d02b      	beq.n	8000c46 <HAL_GPIO_Init+0x9a>
 8000bee:	2b02      	cmp	r3, #2
 8000bf0:	d804      	bhi.n	8000bfc <HAL_GPIO_Init+0x50>
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d031      	beq.n	8000c5a <HAL_GPIO_Init+0xae>
 8000bf6:	2b01      	cmp	r3, #1
 8000bf8:	d01c      	beq.n	8000c34 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000bfa:	e048      	b.n	8000c8e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000bfc:	2b03      	cmp	r3, #3
 8000bfe:	d043      	beq.n	8000c88 <HAL_GPIO_Init+0xdc>
 8000c00:	2b11      	cmp	r3, #17
 8000c02:	d01b      	beq.n	8000c3c <HAL_GPIO_Init+0x90>
          break;
 8000c04:	e043      	b.n	8000c8e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c06:	4a89      	ldr	r2, [pc, #548]	; (8000e2c <HAL_GPIO_Init+0x280>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d026      	beq.n	8000c5a <HAL_GPIO_Init+0xae>
 8000c0c:	4a87      	ldr	r2, [pc, #540]	; (8000e2c <HAL_GPIO_Init+0x280>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d806      	bhi.n	8000c20 <HAL_GPIO_Init+0x74>
 8000c12:	4a87      	ldr	r2, [pc, #540]	; (8000e30 <HAL_GPIO_Init+0x284>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d020      	beq.n	8000c5a <HAL_GPIO_Init+0xae>
 8000c18:	4a86      	ldr	r2, [pc, #536]	; (8000e34 <HAL_GPIO_Init+0x288>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d01d      	beq.n	8000c5a <HAL_GPIO_Init+0xae>
          break;
 8000c1e:	e036      	b.n	8000c8e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c20:	4a85      	ldr	r2, [pc, #532]	; (8000e38 <HAL_GPIO_Init+0x28c>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d019      	beq.n	8000c5a <HAL_GPIO_Init+0xae>
 8000c26:	4a85      	ldr	r2, [pc, #532]	; (8000e3c <HAL_GPIO_Init+0x290>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d016      	beq.n	8000c5a <HAL_GPIO_Init+0xae>
 8000c2c:	4a84      	ldr	r2, [pc, #528]	; (8000e40 <HAL_GPIO_Init+0x294>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d013      	beq.n	8000c5a <HAL_GPIO_Init+0xae>
          break;
 8000c32:	e02c      	b.n	8000c8e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	68db      	ldr	r3, [r3, #12]
 8000c38:	623b      	str	r3, [r7, #32]
          break;
 8000c3a:	e028      	b.n	8000c8e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	3304      	adds	r3, #4
 8000c42:	623b      	str	r3, [r7, #32]
          break;
 8000c44:	e023      	b.n	8000c8e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	68db      	ldr	r3, [r3, #12]
 8000c4a:	3308      	adds	r3, #8
 8000c4c:	623b      	str	r3, [r7, #32]
          break;
 8000c4e:	e01e      	b.n	8000c8e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	68db      	ldr	r3, [r3, #12]
 8000c54:	330c      	adds	r3, #12
 8000c56:	623b      	str	r3, [r7, #32]
          break;
 8000c58:	e019      	b.n	8000c8e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	689b      	ldr	r3, [r3, #8]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d102      	bne.n	8000c68 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000c62:	2304      	movs	r3, #4
 8000c64:	623b      	str	r3, [r7, #32]
          break;
 8000c66:	e012      	b.n	8000c8e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	689b      	ldr	r3, [r3, #8]
 8000c6c:	2b01      	cmp	r3, #1
 8000c6e:	d105      	bne.n	8000c7c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c70:	2308      	movs	r3, #8
 8000c72:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	69fa      	ldr	r2, [r7, #28]
 8000c78:	611a      	str	r2, [r3, #16]
          break;
 8000c7a:	e008      	b.n	8000c8e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c7c:	2308      	movs	r3, #8
 8000c7e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	69fa      	ldr	r2, [r7, #28]
 8000c84:	615a      	str	r2, [r3, #20]
          break;
 8000c86:	e002      	b.n	8000c8e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	623b      	str	r3, [r7, #32]
          break;
 8000c8c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c8e:	69bb      	ldr	r3, [r7, #24]
 8000c90:	2bff      	cmp	r3, #255	; 0xff
 8000c92:	d801      	bhi.n	8000c98 <HAL_GPIO_Init+0xec>
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	e001      	b.n	8000c9c <HAL_GPIO_Init+0xf0>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	3304      	adds	r3, #4
 8000c9c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c9e:	69bb      	ldr	r3, [r7, #24]
 8000ca0:	2bff      	cmp	r3, #255	; 0xff
 8000ca2:	d802      	bhi.n	8000caa <HAL_GPIO_Init+0xfe>
 8000ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca6:	009b      	lsls	r3, r3, #2
 8000ca8:	e002      	b.n	8000cb0 <HAL_GPIO_Init+0x104>
 8000caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cac:	3b08      	subs	r3, #8
 8000cae:	009b      	lsls	r3, r3, #2
 8000cb0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	210f      	movs	r1, #15
 8000cb8:	693b      	ldr	r3, [r7, #16]
 8000cba:	fa01 f303 	lsl.w	r3, r1, r3
 8000cbe:	43db      	mvns	r3, r3
 8000cc0:	401a      	ands	r2, r3
 8000cc2:	6a39      	ldr	r1, [r7, #32]
 8000cc4:	693b      	ldr	r3, [r7, #16]
 8000cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cca:	431a      	orrs	r2, r3
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	f000 8096 	beq.w	8000e0a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000cde:	4b59      	ldr	r3, [pc, #356]	; (8000e44 <HAL_GPIO_Init+0x298>)
 8000ce0:	699b      	ldr	r3, [r3, #24]
 8000ce2:	4a58      	ldr	r2, [pc, #352]	; (8000e44 <HAL_GPIO_Init+0x298>)
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	6193      	str	r3, [r2, #24]
 8000cea:	4b56      	ldr	r3, [pc, #344]	; (8000e44 <HAL_GPIO_Init+0x298>)
 8000cec:	699b      	ldr	r3, [r3, #24]
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	60bb      	str	r3, [r7, #8]
 8000cf4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000cf6:	4a54      	ldr	r2, [pc, #336]	; (8000e48 <HAL_GPIO_Init+0x29c>)
 8000cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cfa:	089b      	lsrs	r3, r3, #2
 8000cfc:	3302      	adds	r3, #2
 8000cfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d02:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d06:	f003 0303 	and.w	r3, r3, #3
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	220f      	movs	r2, #15
 8000d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d12:	43db      	mvns	r3, r3
 8000d14:	68fa      	ldr	r2, [r7, #12]
 8000d16:	4013      	ands	r3, r2
 8000d18:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	4a4b      	ldr	r2, [pc, #300]	; (8000e4c <HAL_GPIO_Init+0x2a0>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d013      	beq.n	8000d4a <HAL_GPIO_Init+0x19e>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	4a4a      	ldr	r2, [pc, #296]	; (8000e50 <HAL_GPIO_Init+0x2a4>)
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d00d      	beq.n	8000d46 <HAL_GPIO_Init+0x19a>
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	4a49      	ldr	r2, [pc, #292]	; (8000e54 <HAL_GPIO_Init+0x2a8>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d007      	beq.n	8000d42 <HAL_GPIO_Init+0x196>
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	4a48      	ldr	r2, [pc, #288]	; (8000e58 <HAL_GPIO_Init+0x2ac>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d101      	bne.n	8000d3e <HAL_GPIO_Init+0x192>
 8000d3a:	2303      	movs	r3, #3
 8000d3c:	e006      	b.n	8000d4c <HAL_GPIO_Init+0x1a0>
 8000d3e:	2304      	movs	r3, #4
 8000d40:	e004      	b.n	8000d4c <HAL_GPIO_Init+0x1a0>
 8000d42:	2302      	movs	r3, #2
 8000d44:	e002      	b.n	8000d4c <HAL_GPIO_Init+0x1a0>
 8000d46:	2301      	movs	r3, #1
 8000d48:	e000      	b.n	8000d4c <HAL_GPIO_Init+0x1a0>
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d4e:	f002 0203 	and.w	r2, r2, #3
 8000d52:	0092      	lsls	r2, r2, #2
 8000d54:	4093      	lsls	r3, r2
 8000d56:	68fa      	ldr	r2, [r7, #12]
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d5c:	493a      	ldr	r1, [pc, #232]	; (8000e48 <HAL_GPIO_Init+0x29c>)
 8000d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d60:	089b      	lsrs	r3, r3, #2
 8000d62:	3302      	adds	r3, #2
 8000d64:	68fa      	ldr	r2, [r7, #12]
 8000d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d006      	beq.n	8000d84 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d76:	4b39      	ldr	r3, [pc, #228]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	4938      	ldr	r1, [pc, #224]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000d7c:	69bb      	ldr	r3, [r7, #24]
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	600b      	str	r3, [r1, #0]
 8000d82:	e006      	b.n	8000d92 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d84:	4b35      	ldr	r3, [pc, #212]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	43db      	mvns	r3, r3
 8000d8c:	4933      	ldr	r1, [pc, #204]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000d8e:	4013      	ands	r3, r2
 8000d90:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d006      	beq.n	8000dac <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d9e:	4b2f      	ldr	r3, [pc, #188]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000da0:	685a      	ldr	r2, [r3, #4]
 8000da2:	492e      	ldr	r1, [pc, #184]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000da4:	69bb      	ldr	r3, [r7, #24]
 8000da6:	4313      	orrs	r3, r2
 8000da8:	604b      	str	r3, [r1, #4]
 8000daa:	e006      	b.n	8000dba <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000dac:	4b2b      	ldr	r3, [pc, #172]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000dae:	685a      	ldr	r2, [r3, #4]
 8000db0:	69bb      	ldr	r3, [r7, #24]
 8000db2:	43db      	mvns	r3, r3
 8000db4:	4929      	ldr	r1, [pc, #164]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000db6:	4013      	ands	r3, r2
 8000db8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d006      	beq.n	8000dd4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000dc6:	4b25      	ldr	r3, [pc, #148]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000dc8:	689a      	ldr	r2, [r3, #8]
 8000dca:	4924      	ldr	r1, [pc, #144]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000dcc:	69bb      	ldr	r3, [r7, #24]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	608b      	str	r3, [r1, #8]
 8000dd2:	e006      	b.n	8000de2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000dd4:	4b21      	ldr	r3, [pc, #132]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000dd6:	689a      	ldr	r2, [r3, #8]
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	43db      	mvns	r3, r3
 8000ddc:	491f      	ldr	r1, [pc, #124]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000dde:	4013      	ands	r3, r2
 8000de0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d006      	beq.n	8000dfc <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000dee:	4b1b      	ldr	r3, [pc, #108]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000df0:	68da      	ldr	r2, [r3, #12]
 8000df2:	491a      	ldr	r1, [pc, #104]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000df4:	69bb      	ldr	r3, [r7, #24]
 8000df6:	4313      	orrs	r3, r2
 8000df8:	60cb      	str	r3, [r1, #12]
 8000dfa:	e006      	b.n	8000e0a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000dfc:	4b17      	ldr	r3, [pc, #92]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000dfe:	68da      	ldr	r2, [r3, #12]
 8000e00:	69bb      	ldr	r3, [r7, #24]
 8000e02:	43db      	mvns	r3, r3
 8000e04:	4915      	ldr	r1, [pc, #84]	; (8000e5c <HAL_GPIO_Init+0x2b0>)
 8000e06:	4013      	ands	r3, r2
 8000e08:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e16:	fa22 f303 	lsr.w	r3, r2, r3
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	f47f aed0 	bne.w	8000bc0 <HAL_GPIO_Init+0x14>
  }
}
 8000e20:	bf00      	nop
 8000e22:	372c      	adds	r7, #44	; 0x2c
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	10210000 	.word	0x10210000
 8000e30:	10110000 	.word	0x10110000
 8000e34:	10120000 	.word	0x10120000
 8000e38:	10310000 	.word	0x10310000
 8000e3c:	10320000 	.word	0x10320000
 8000e40:	10220000 	.word	0x10220000
 8000e44:	40021000 	.word	0x40021000
 8000e48:	40010000 	.word	0x40010000
 8000e4c:	40010800 	.word	0x40010800
 8000e50:	40010c00 	.word	0x40010c00
 8000e54:	40011000 	.word	0x40011000
 8000e58:	40011400 	.word	0x40011400
 8000e5c:	40010400 	.word	0x40010400

08000e60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	460b      	mov	r3, r1
 8000e6a:	807b      	strh	r3, [r7, #2]
 8000e6c:	4613      	mov	r3, r2
 8000e6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e70:	787b      	ldrb	r3, [r7, #1]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d003      	beq.n	8000e7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e76:	887a      	ldrh	r2, [r7, #2]
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e7c:	e003      	b.n	8000e86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e7e:	887b      	ldrh	r3, [r7, #2]
 8000e80:	041a      	lsls	r2, r3, #16
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	611a      	str	r2, [r3, #16]
}
 8000e86:	bf00      	nop
 8000e88:	370c      	adds	r7, #12
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bc80      	pop	{r7}
 8000e8e:	4770      	bx	lr

08000e90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000e9a:	4b08      	ldr	r3, [pc, #32]	; (8000ebc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e9c:	695a      	ldr	r2, [r3, #20]
 8000e9e:	88fb      	ldrh	r3, [r7, #6]
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d006      	beq.n	8000eb4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000ea6:	4a05      	ldr	r2, [pc, #20]	; (8000ebc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ea8:	88fb      	ldrh	r3, [r7, #6]
 8000eaa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000eac:	88fb      	ldrh	r3, [r7, #6]
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 f806 	bl	8000ec0 <HAL_GPIO_EXTI_Callback>
  }
}
 8000eb4:	bf00      	nop
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	40010400 	.word	0x40010400

08000ec0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000eca:	bf00      	nop
 8000ecc:	370c      	adds	r7, #12
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bc80      	pop	{r7}
 8000ed2:	4770      	bx	lr

08000ed4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d101      	bne.n	8000ee6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e26c      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f000 8087 	beq.w	8001002 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ef4:	4b92      	ldr	r3, [pc, #584]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	f003 030c 	and.w	r3, r3, #12
 8000efc:	2b04      	cmp	r3, #4
 8000efe:	d00c      	beq.n	8000f1a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f00:	4b8f      	ldr	r3, [pc, #572]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f003 030c 	and.w	r3, r3, #12
 8000f08:	2b08      	cmp	r3, #8
 8000f0a:	d112      	bne.n	8000f32 <HAL_RCC_OscConfig+0x5e>
 8000f0c:	4b8c      	ldr	r3, [pc, #560]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f18:	d10b      	bne.n	8000f32 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f1a:	4b89      	ldr	r3, [pc, #548]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d06c      	beq.n	8001000 <HAL_RCC_OscConfig+0x12c>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d168      	bne.n	8001000 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e246      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f3a:	d106      	bne.n	8000f4a <HAL_RCC_OscConfig+0x76>
 8000f3c:	4b80      	ldr	r3, [pc, #512]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a7f      	ldr	r2, [pc, #508]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f46:	6013      	str	r3, [r2, #0]
 8000f48:	e02e      	b.n	8000fa8 <HAL_RCC_OscConfig+0xd4>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d10c      	bne.n	8000f6c <HAL_RCC_OscConfig+0x98>
 8000f52:	4b7b      	ldr	r3, [pc, #492]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4a7a      	ldr	r2, [pc, #488]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f5c:	6013      	str	r3, [r2, #0]
 8000f5e:	4b78      	ldr	r3, [pc, #480]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a77      	ldr	r2, [pc, #476]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f64:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f68:	6013      	str	r3, [r2, #0]
 8000f6a:	e01d      	b.n	8000fa8 <HAL_RCC_OscConfig+0xd4>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f74:	d10c      	bne.n	8000f90 <HAL_RCC_OscConfig+0xbc>
 8000f76:	4b72      	ldr	r3, [pc, #456]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a71      	ldr	r2, [pc, #452]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f80:	6013      	str	r3, [r2, #0]
 8000f82:	4b6f      	ldr	r3, [pc, #444]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a6e      	ldr	r2, [pc, #440]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f8c:	6013      	str	r3, [r2, #0]
 8000f8e:	e00b      	b.n	8000fa8 <HAL_RCC_OscConfig+0xd4>
 8000f90:	4b6b      	ldr	r3, [pc, #428]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a6a      	ldr	r2, [pc, #424]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f9a:	6013      	str	r3, [r2, #0]
 8000f9c:	4b68      	ldr	r3, [pc, #416]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a67      	ldr	r2, [pc, #412]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000fa2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fa6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d013      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb0:	f7ff fce4 	bl	800097c <HAL_GetTick>
 8000fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fb6:	e008      	b.n	8000fca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fb8:	f7ff fce0 	bl	800097c <HAL_GetTick>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	2b64      	cmp	r3, #100	; 0x64
 8000fc4:	d901      	bls.n	8000fca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	e1fa      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fca:	4b5d      	ldr	r3, [pc, #372]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d0f0      	beq.n	8000fb8 <HAL_RCC_OscConfig+0xe4>
 8000fd6:	e014      	b.n	8001002 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd8:	f7ff fcd0 	bl	800097c <HAL_GetTick>
 8000fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fde:	e008      	b.n	8000ff2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fe0:	f7ff fccc 	bl	800097c <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	2b64      	cmp	r3, #100	; 0x64
 8000fec:	d901      	bls.n	8000ff2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	e1e6      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ff2:	4b53      	ldr	r3, [pc, #332]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d1f0      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x10c>
 8000ffe:	e000      	b.n	8001002 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001000:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f003 0302 	and.w	r3, r3, #2
 800100a:	2b00      	cmp	r3, #0
 800100c:	d063      	beq.n	80010d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800100e:	4b4c      	ldr	r3, [pc, #304]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f003 030c 	and.w	r3, r3, #12
 8001016:	2b00      	cmp	r3, #0
 8001018:	d00b      	beq.n	8001032 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800101a:	4b49      	ldr	r3, [pc, #292]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f003 030c 	and.w	r3, r3, #12
 8001022:	2b08      	cmp	r3, #8
 8001024:	d11c      	bne.n	8001060 <HAL_RCC_OscConfig+0x18c>
 8001026:	4b46      	ldr	r3, [pc, #280]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800102e:	2b00      	cmp	r3, #0
 8001030:	d116      	bne.n	8001060 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001032:	4b43      	ldr	r3, [pc, #268]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	2b00      	cmp	r3, #0
 800103c:	d005      	beq.n	800104a <HAL_RCC_OscConfig+0x176>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	691b      	ldr	r3, [r3, #16]
 8001042:	2b01      	cmp	r3, #1
 8001044:	d001      	beq.n	800104a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	e1ba      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800104a:	4b3d      	ldr	r3, [pc, #244]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	00db      	lsls	r3, r3, #3
 8001058:	4939      	ldr	r1, [pc, #228]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 800105a:	4313      	orrs	r3, r2
 800105c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800105e:	e03a      	b.n	80010d6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	691b      	ldr	r3, [r3, #16]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d020      	beq.n	80010aa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001068:	4b36      	ldr	r3, [pc, #216]	; (8001144 <HAL_RCC_OscConfig+0x270>)
 800106a:	2201      	movs	r2, #1
 800106c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106e:	f7ff fc85 	bl	800097c <HAL_GetTick>
 8001072:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001074:	e008      	b.n	8001088 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001076:	f7ff fc81 	bl	800097c <HAL_GetTick>
 800107a:	4602      	mov	r2, r0
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	2b02      	cmp	r3, #2
 8001082:	d901      	bls.n	8001088 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001084:	2303      	movs	r3, #3
 8001086:	e19b      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001088:	4b2d      	ldr	r3, [pc, #180]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f003 0302 	and.w	r3, r3, #2
 8001090:	2b00      	cmp	r3, #0
 8001092:	d0f0      	beq.n	8001076 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001094:	4b2a      	ldr	r3, [pc, #168]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	695b      	ldr	r3, [r3, #20]
 80010a0:	00db      	lsls	r3, r3, #3
 80010a2:	4927      	ldr	r1, [pc, #156]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 80010a4:	4313      	orrs	r3, r2
 80010a6:	600b      	str	r3, [r1, #0]
 80010a8:	e015      	b.n	80010d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010aa:	4b26      	ldr	r3, [pc, #152]	; (8001144 <HAL_RCC_OscConfig+0x270>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b0:	f7ff fc64 	bl	800097c <HAL_GetTick>
 80010b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010b6:	e008      	b.n	80010ca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010b8:	f7ff fc60 	bl	800097c <HAL_GetTick>
 80010bc:	4602      	mov	r2, r0
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	2b02      	cmp	r3, #2
 80010c4:	d901      	bls.n	80010ca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80010c6:	2303      	movs	r3, #3
 80010c8:	e17a      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010ca:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1f0      	bne.n	80010b8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 0308 	and.w	r3, r3, #8
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d03a      	beq.n	8001158 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	699b      	ldr	r3, [r3, #24]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d019      	beq.n	800111e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010ea:	4b17      	ldr	r3, [pc, #92]	; (8001148 <HAL_RCC_OscConfig+0x274>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010f0:	f7ff fc44 	bl	800097c <HAL_GetTick>
 80010f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010f6:	e008      	b.n	800110a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010f8:	f7ff fc40 	bl	800097c <HAL_GetTick>
 80010fc:	4602      	mov	r2, r0
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	2b02      	cmp	r3, #2
 8001104:	d901      	bls.n	800110a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001106:	2303      	movs	r3, #3
 8001108:	e15a      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800110a:	4b0d      	ldr	r3, [pc, #52]	; (8001140 <HAL_RCC_OscConfig+0x26c>)
 800110c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800110e:	f003 0302 	and.w	r3, r3, #2
 8001112:	2b00      	cmp	r3, #0
 8001114:	d0f0      	beq.n	80010f8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001116:	2001      	movs	r0, #1
 8001118:	f000 fada 	bl	80016d0 <RCC_Delay>
 800111c:	e01c      	b.n	8001158 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800111e:	4b0a      	ldr	r3, [pc, #40]	; (8001148 <HAL_RCC_OscConfig+0x274>)
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001124:	f7ff fc2a 	bl	800097c <HAL_GetTick>
 8001128:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800112a:	e00f      	b.n	800114c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800112c:	f7ff fc26 	bl	800097c <HAL_GetTick>
 8001130:	4602      	mov	r2, r0
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	2b02      	cmp	r3, #2
 8001138:	d908      	bls.n	800114c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800113a:	2303      	movs	r3, #3
 800113c:	e140      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
 800113e:	bf00      	nop
 8001140:	40021000 	.word	0x40021000
 8001144:	42420000 	.word	0x42420000
 8001148:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800114c:	4b9e      	ldr	r3, [pc, #632]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 800114e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001150:	f003 0302 	and.w	r3, r3, #2
 8001154:	2b00      	cmp	r3, #0
 8001156:	d1e9      	bne.n	800112c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f003 0304 	and.w	r3, r3, #4
 8001160:	2b00      	cmp	r3, #0
 8001162:	f000 80a6 	beq.w	80012b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001166:	2300      	movs	r3, #0
 8001168:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800116a:	4b97      	ldr	r3, [pc, #604]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 800116c:	69db      	ldr	r3, [r3, #28]
 800116e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001172:	2b00      	cmp	r3, #0
 8001174:	d10d      	bne.n	8001192 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001176:	4b94      	ldr	r3, [pc, #592]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 8001178:	69db      	ldr	r3, [r3, #28]
 800117a:	4a93      	ldr	r2, [pc, #588]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 800117c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001180:	61d3      	str	r3, [r2, #28]
 8001182:	4b91      	ldr	r3, [pc, #580]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 8001184:	69db      	ldr	r3, [r3, #28]
 8001186:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800118a:	60bb      	str	r3, [r7, #8]
 800118c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800118e:	2301      	movs	r3, #1
 8001190:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001192:	4b8e      	ldr	r3, [pc, #568]	; (80013cc <HAL_RCC_OscConfig+0x4f8>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800119a:	2b00      	cmp	r3, #0
 800119c:	d118      	bne.n	80011d0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800119e:	4b8b      	ldr	r3, [pc, #556]	; (80013cc <HAL_RCC_OscConfig+0x4f8>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a8a      	ldr	r2, [pc, #552]	; (80013cc <HAL_RCC_OscConfig+0x4f8>)
 80011a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011aa:	f7ff fbe7 	bl	800097c <HAL_GetTick>
 80011ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011b0:	e008      	b.n	80011c4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011b2:	f7ff fbe3 	bl	800097c <HAL_GetTick>
 80011b6:	4602      	mov	r2, r0
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	1ad3      	subs	r3, r2, r3
 80011bc:	2b64      	cmp	r3, #100	; 0x64
 80011be:	d901      	bls.n	80011c4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80011c0:	2303      	movs	r3, #3
 80011c2:	e0fd      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011c4:	4b81      	ldr	r3, [pc, #516]	; (80013cc <HAL_RCC_OscConfig+0x4f8>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d0f0      	beq.n	80011b2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d106      	bne.n	80011e6 <HAL_RCC_OscConfig+0x312>
 80011d8:	4b7b      	ldr	r3, [pc, #492]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 80011da:	6a1b      	ldr	r3, [r3, #32]
 80011dc:	4a7a      	ldr	r2, [pc, #488]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 80011de:	f043 0301 	orr.w	r3, r3, #1
 80011e2:	6213      	str	r3, [r2, #32]
 80011e4:	e02d      	b.n	8001242 <HAL_RCC_OscConfig+0x36e>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	68db      	ldr	r3, [r3, #12]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d10c      	bne.n	8001208 <HAL_RCC_OscConfig+0x334>
 80011ee:	4b76      	ldr	r3, [pc, #472]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 80011f0:	6a1b      	ldr	r3, [r3, #32]
 80011f2:	4a75      	ldr	r2, [pc, #468]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 80011f4:	f023 0301 	bic.w	r3, r3, #1
 80011f8:	6213      	str	r3, [r2, #32]
 80011fa:	4b73      	ldr	r3, [pc, #460]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 80011fc:	6a1b      	ldr	r3, [r3, #32]
 80011fe:	4a72      	ldr	r2, [pc, #456]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 8001200:	f023 0304 	bic.w	r3, r3, #4
 8001204:	6213      	str	r3, [r2, #32]
 8001206:	e01c      	b.n	8001242 <HAL_RCC_OscConfig+0x36e>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	2b05      	cmp	r3, #5
 800120e:	d10c      	bne.n	800122a <HAL_RCC_OscConfig+0x356>
 8001210:	4b6d      	ldr	r3, [pc, #436]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 8001212:	6a1b      	ldr	r3, [r3, #32]
 8001214:	4a6c      	ldr	r2, [pc, #432]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 8001216:	f043 0304 	orr.w	r3, r3, #4
 800121a:	6213      	str	r3, [r2, #32]
 800121c:	4b6a      	ldr	r3, [pc, #424]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 800121e:	6a1b      	ldr	r3, [r3, #32]
 8001220:	4a69      	ldr	r2, [pc, #420]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 8001222:	f043 0301 	orr.w	r3, r3, #1
 8001226:	6213      	str	r3, [r2, #32]
 8001228:	e00b      	b.n	8001242 <HAL_RCC_OscConfig+0x36e>
 800122a:	4b67      	ldr	r3, [pc, #412]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 800122c:	6a1b      	ldr	r3, [r3, #32]
 800122e:	4a66      	ldr	r2, [pc, #408]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 8001230:	f023 0301 	bic.w	r3, r3, #1
 8001234:	6213      	str	r3, [r2, #32]
 8001236:	4b64      	ldr	r3, [pc, #400]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 8001238:	6a1b      	ldr	r3, [r3, #32]
 800123a:	4a63      	ldr	r2, [pc, #396]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 800123c:	f023 0304 	bic.w	r3, r3, #4
 8001240:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	68db      	ldr	r3, [r3, #12]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d015      	beq.n	8001276 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800124a:	f7ff fb97 	bl	800097c <HAL_GetTick>
 800124e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001250:	e00a      	b.n	8001268 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001252:	f7ff fb93 	bl	800097c <HAL_GetTick>
 8001256:	4602      	mov	r2, r0
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001260:	4293      	cmp	r3, r2
 8001262:	d901      	bls.n	8001268 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001264:	2303      	movs	r3, #3
 8001266:	e0ab      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001268:	4b57      	ldr	r3, [pc, #348]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 800126a:	6a1b      	ldr	r3, [r3, #32]
 800126c:	f003 0302 	and.w	r3, r3, #2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d0ee      	beq.n	8001252 <HAL_RCC_OscConfig+0x37e>
 8001274:	e014      	b.n	80012a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001276:	f7ff fb81 	bl	800097c <HAL_GetTick>
 800127a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800127c:	e00a      	b.n	8001294 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800127e:	f7ff fb7d 	bl	800097c <HAL_GetTick>
 8001282:	4602      	mov	r2, r0
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	f241 3288 	movw	r2, #5000	; 0x1388
 800128c:	4293      	cmp	r3, r2
 800128e:	d901      	bls.n	8001294 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001290:	2303      	movs	r3, #3
 8001292:	e095      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001294:	4b4c      	ldr	r3, [pc, #304]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 8001296:	6a1b      	ldr	r3, [r3, #32]
 8001298:	f003 0302 	and.w	r3, r3, #2
 800129c:	2b00      	cmp	r3, #0
 800129e:	d1ee      	bne.n	800127e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80012a0:	7dfb      	ldrb	r3, [r7, #23]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d105      	bne.n	80012b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012a6:	4b48      	ldr	r3, [pc, #288]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 80012a8:	69db      	ldr	r3, [r3, #28]
 80012aa:	4a47      	ldr	r2, [pc, #284]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 80012ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	69db      	ldr	r3, [r3, #28]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	f000 8081 	beq.w	80013be <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012bc:	4b42      	ldr	r3, [pc, #264]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f003 030c 	and.w	r3, r3, #12
 80012c4:	2b08      	cmp	r3, #8
 80012c6:	d061      	beq.n	800138c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	69db      	ldr	r3, [r3, #28]
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d146      	bne.n	800135e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012d0:	4b3f      	ldr	r3, [pc, #252]	; (80013d0 <HAL_RCC_OscConfig+0x4fc>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d6:	f7ff fb51 	bl	800097c <HAL_GetTick>
 80012da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012dc:	e008      	b.n	80012f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012de:	f7ff fb4d 	bl	800097c <HAL_GetTick>
 80012e2:	4602      	mov	r2, r0
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d901      	bls.n	80012f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80012ec:	2303      	movs	r3, #3
 80012ee:	e067      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012f0:	4b35      	ldr	r3, [pc, #212]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d1f0      	bne.n	80012de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6a1b      	ldr	r3, [r3, #32]
 8001300:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001304:	d108      	bne.n	8001318 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001306:	4b30      	ldr	r3, [pc, #192]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	492d      	ldr	r1, [pc, #180]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 8001314:	4313      	orrs	r3, r2
 8001316:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001318:	4b2b      	ldr	r3, [pc, #172]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6a19      	ldr	r1, [r3, #32]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001328:	430b      	orrs	r3, r1
 800132a:	4927      	ldr	r1, [pc, #156]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 800132c:	4313      	orrs	r3, r2
 800132e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001330:	4b27      	ldr	r3, [pc, #156]	; (80013d0 <HAL_RCC_OscConfig+0x4fc>)
 8001332:	2201      	movs	r2, #1
 8001334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001336:	f7ff fb21 	bl	800097c <HAL_GetTick>
 800133a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800133c:	e008      	b.n	8001350 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800133e:	f7ff fb1d 	bl	800097c <HAL_GetTick>
 8001342:	4602      	mov	r2, r0
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	2b02      	cmp	r3, #2
 800134a:	d901      	bls.n	8001350 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800134c:	2303      	movs	r3, #3
 800134e:	e037      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001350:	4b1d      	ldr	r3, [pc, #116]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001358:	2b00      	cmp	r3, #0
 800135a:	d0f0      	beq.n	800133e <HAL_RCC_OscConfig+0x46a>
 800135c:	e02f      	b.n	80013be <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800135e:	4b1c      	ldr	r3, [pc, #112]	; (80013d0 <HAL_RCC_OscConfig+0x4fc>)
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001364:	f7ff fb0a 	bl	800097c <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800136c:	f7ff fb06 	bl	800097c <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b02      	cmp	r3, #2
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e020      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800137e:	4b12      	ldr	r3, [pc, #72]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1f0      	bne.n	800136c <HAL_RCC_OscConfig+0x498>
 800138a:	e018      	b.n	80013be <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	69db      	ldr	r3, [r3, #28]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d101      	bne.n	8001398 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e013      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001398:	4b0b      	ldr	r3, [pc, #44]	; (80013c8 <HAL_RCC_OscConfig+0x4f4>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6a1b      	ldr	r3, [r3, #32]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d106      	bne.n	80013ba <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d001      	beq.n	80013be <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e000      	b.n	80013c0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80013be:	2300      	movs	r3, #0
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3718      	adds	r7, #24
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	40021000 	.word	0x40021000
 80013cc:	40007000 	.word	0x40007000
 80013d0:	42420060 	.word	0x42420060

080013d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
 80013dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d101      	bne.n	80013e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e0d0      	b.n	800158a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013e8:	4b6a      	ldr	r3, [pc, #424]	; (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 0307 	and.w	r3, r3, #7
 80013f0:	683a      	ldr	r2, [r7, #0]
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d910      	bls.n	8001418 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013f6:	4b67      	ldr	r3, [pc, #412]	; (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f023 0207 	bic.w	r2, r3, #7
 80013fe:	4965      	ldr	r1, [pc, #404]	; (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	4313      	orrs	r3, r2
 8001404:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001406:	4b63      	ldr	r3, [pc, #396]	; (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0307 	and.w	r3, r3, #7
 800140e:	683a      	ldr	r2, [r7, #0]
 8001410:	429a      	cmp	r2, r3
 8001412:	d001      	beq.n	8001418 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e0b8      	b.n	800158a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 0302 	and.w	r3, r3, #2
 8001420:	2b00      	cmp	r3, #0
 8001422:	d020      	beq.n	8001466 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 0304 	and.w	r3, r3, #4
 800142c:	2b00      	cmp	r3, #0
 800142e:	d005      	beq.n	800143c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001430:	4b59      	ldr	r3, [pc, #356]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	4a58      	ldr	r2, [pc, #352]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 8001436:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800143a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0308 	and.w	r3, r3, #8
 8001444:	2b00      	cmp	r3, #0
 8001446:	d005      	beq.n	8001454 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001448:	4b53      	ldr	r3, [pc, #332]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	4a52      	ldr	r2, [pc, #328]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 800144e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001452:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001454:	4b50      	ldr	r3, [pc, #320]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	494d      	ldr	r1, [pc, #308]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 8001462:	4313      	orrs	r3, r2
 8001464:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	2b00      	cmp	r3, #0
 8001470:	d040      	beq.n	80014f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d107      	bne.n	800148a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800147a:	4b47      	ldr	r3, [pc, #284]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d115      	bne.n	80014b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e07f      	b.n	800158a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	2b02      	cmp	r3, #2
 8001490:	d107      	bne.n	80014a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001492:	4b41      	ldr	r3, [pc, #260]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d109      	bne.n	80014b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e073      	b.n	800158a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014a2:	4b3d      	ldr	r3, [pc, #244]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d101      	bne.n	80014b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e06b      	b.n	800158a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014b2:	4b39      	ldr	r3, [pc, #228]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f023 0203 	bic.w	r2, r3, #3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	4936      	ldr	r1, [pc, #216]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 80014c0:	4313      	orrs	r3, r2
 80014c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014c4:	f7ff fa5a 	bl	800097c <HAL_GetTick>
 80014c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ca:	e00a      	b.n	80014e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014cc:	f7ff fa56 	bl	800097c <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80014da:	4293      	cmp	r3, r2
 80014dc:	d901      	bls.n	80014e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e053      	b.n	800158a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014e2:	4b2d      	ldr	r3, [pc, #180]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f003 020c 	and.w	r2, r3, #12
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d1eb      	bne.n	80014cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014f4:	4b27      	ldr	r3, [pc, #156]	; (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0307 	and.w	r3, r3, #7
 80014fc:	683a      	ldr	r2, [r7, #0]
 80014fe:	429a      	cmp	r2, r3
 8001500:	d210      	bcs.n	8001524 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001502:	4b24      	ldr	r3, [pc, #144]	; (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f023 0207 	bic.w	r2, r3, #7
 800150a:	4922      	ldr	r1, [pc, #136]	; (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	4313      	orrs	r3, r2
 8001510:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001512:	4b20      	ldr	r3, [pc, #128]	; (8001594 <HAL_RCC_ClockConfig+0x1c0>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0307 	and.w	r3, r3, #7
 800151a:	683a      	ldr	r2, [r7, #0]
 800151c:	429a      	cmp	r2, r3
 800151e:	d001      	beq.n	8001524 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001520:	2301      	movs	r3, #1
 8001522:	e032      	b.n	800158a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f003 0304 	and.w	r3, r3, #4
 800152c:	2b00      	cmp	r3, #0
 800152e:	d008      	beq.n	8001542 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001530:	4b19      	ldr	r3, [pc, #100]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	4916      	ldr	r1, [pc, #88]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 800153e:	4313      	orrs	r3, r2
 8001540:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0308 	and.w	r3, r3, #8
 800154a:	2b00      	cmp	r3, #0
 800154c:	d009      	beq.n	8001562 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800154e:	4b12      	ldr	r3, [pc, #72]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	691b      	ldr	r3, [r3, #16]
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	490e      	ldr	r1, [pc, #56]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 800155e:	4313      	orrs	r3, r2
 8001560:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001562:	f000 f821 	bl	80015a8 <HAL_RCC_GetSysClockFreq>
 8001566:	4601      	mov	r1, r0
 8001568:	4b0b      	ldr	r3, [pc, #44]	; (8001598 <HAL_RCC_ClockConfig+0x1c4>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	091b      	lsrs	r3, r3, #4
 800156e:	f003 030f 	and.w	r3, r3, #15
 8001572:	4a0a      	ldr	r2, [pc, #40]	; (800159c <HAL_RCC_ClockConfig+0x1c8>)
 8001574:	5cd3      	ldrb	r3, [r2, r3]
 8001576:	fa21 f303 	lsr.w	r3, r1, r3
 800157a:	4a09      	ldr	r2, [pc, #36]	; (80015a0 <HAL_RCC_ClockConfig+0x1cc>)
 800157c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800157e:	4b09      	ldr	r3, [pc, #36]	; (80015a4 <HAL_RCC_ClockConfig+0x1d0>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff f9b8 	bl	80008f8 <HAL_InitTick>

  return HAL_OK;
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40022000 	.word	0x40022000
 8001598:	40021000 	.word	0x40021000
 800159c:	08002b84 	.word	0x08002b84
 80015a0:	20000000 	.word	0x20000000
 80015a4:	20000004 	.word	0x20000004

080015a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015a8:	b490      	push	{r4, r7}
 80015aa:	b08a      	sub	sp, #40	; 0x28
 80015ac:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80015ae:	4b2a      	ldr	r3, [pc, #168]	; (8001658 <HAL_RCC_GetSysClockFreq+0xb0>)
 80015b0:	1d3c      	adds	r4, r7, #4
 80015b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80015b8:	4b28      	ldr	r3, [pc, #160]	; (800165c <HAL_RCC_GetSysClockFreq+0xb4>)
 80015ba:	881b      	ldrh	r3, [r3, #0]
 80015bc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015be:	2300      	movs	r3, #0
 80015c0:	61fb      	str	r3, [r7, #28]
 80015c2:	2300      	movs	r3, #0
 80015c4:	61bb      	str	r3, [r7, #24]
 80015c6:	2300      	movs	r3, #0
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24
 80015ca:	2300      	movs	r3, #0
 80015cc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80015ce:	2300      	movs	r3, #0
 80015d0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80015d2:	4b23      	ldr	r3, [pc, #140]	; (8001660 <HAL_RCC_GetSysClockFreq+0xb8>)
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	f003 030c 	and.w	r3, r3, #12
 80015de:	2b04      	cmp	r3, #4
 80015e0:	d002      	beq.n	80015e8 <HAL_RCC_GetSysClockFreq+0x40>
 80015e2:	2b08      	cmp	r3, #8
 80015e4:	d003      	beq.n	80015ee <HAL_RCC_GetSysClockFreq+0x46>
 80015e6:	e02d      	b.n	8001644 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015e8:	4b1e      	ldr	r3, [pc, #120]	; (8001664 <HAL_RCC_GetSysClockFreq+0xbc>)
 80015ea:	623b      	str	r3, [r7, #32]
      break;
 80015ec:	e02d      	b.n	800164a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	0c9b      	lsrs	r3, r3, #18
 80015f2:	f003 030f 	and.w	r3, r3, #15
 80015f6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015fa:	4413      	add	r3, r2
 80015fc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001600:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001608:	2b00      	cmp	r3, #0
 800160a:	d013      	beq.n	8001634 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800160c:	4b14      	ldr	r3, [pc, #80]	; (8001660 <HAL_RCC_GetSysClockFreq+0xb8>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	0c5b      	lsrs	r3, r3, #17
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800161a:	4413      	add	r3, r2
 800161c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001620:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	4a0f      	ldr	r2, [pc, #60]	; (8001664 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001626:	fb02 f203 	mul.w	r2, r2, r3
 800162a:	69bb      	ldr	r3, [r7, #24]
 800162c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001630:	627b      	str	r3, [r7, #36]	; 0x24
 8001632:	e004      	b.n	800163e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	4a0c      	ldr	r2, [pc, #48]	; (8001668 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001638:	fb02 f303 	mul.w	r3, r2, r3
 800163c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800163e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001640:	623b      	str	r3, [r7, #32]
      break;
 8001642:	e002      	b.n	800164a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001644:	4b07      	ldr	r3, [pc, #28]	; (8001664 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001646:	623b      	str	r3, [r7, #32]
      break;
 8001648:	bf00      	nop
    }
  }
  return sysclockfreq;
 800164a:	6a3b      	ldr	r3, [r7, #32]
}
 800164c:	4618      	mov	r0, r3
 800164e:	3728      	adds	r7, #40	; 0x28
 8001650:	46bd      	mov	sp, r7
 8001652:	bc90      	pop	{r4, r7}
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	08002b70 	.word	0x08002b70
 800165c:	08002b80 	.word	0x08002b80
 8001660:	40021000 	.word	0x40021000
 8001664:	007a1200 	.word	0x007a1200
 8001668:	003d0900 	.word	0x003d0900

0800166c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001670:	4b02      	ldr	r3, [pc, #8]	; (800167c <HAL_RCC_GetHCLKFreq+0x10>)
 8001672:	681b      	ldr	r3, [r3, #0]
}
 8001674:	4618      	mov	r0, r3
 8001676:	46bd      	mov	sp, r7
 8001678:	bc80      	pop	{r7}
 800167a:	4770      	bx	lr
 800167c:	20000000 	.word	0x20000000

08001680 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001684:	f7ff fff2 	bl	800166c <HAL_RCC_GetHCLKFreq>
 8001688:	4601      	mov	r1, r0
 800168a:	4b05      	ldr	r3, [pc, #20]	; (80016a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	0a1b      	lsrs	r3, r3, #8
 8001690:	f003 0307 	and.w	r3, r3, #7
 8001694:	4a03      	ldr	r2, [pc, #12]	; (80016a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001696:	5cd3      	ldrb	r3, [r2, r3]
 8001698:	fa21 f303 	lsr.w	r3, r1, r3
}
 800169c:	4618      	mov	r0, r3
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	40021000 	.word	0x40021000
 80016a4:	08002b94 	.word	0x08002b94

080016a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80016ac:	f7ff ffde 	bl	800166c <HAL_RCC_GetHCLKFreq>
 80016b0:	4601      	mov	r1, r0
 80016b2:	4b05      	ldr	r3, [pc, #20]	; (80016c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	0adb      	lsrs	r3, r3, #11
 80016b8:	f003 0307 	and.w	r3, r3, #7
 80016bc:	4a03      	ldr	r2, [pc, #12]	; (80016cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80016be:	5cd3      	ldrb	r3, [r2, r3]
 80016c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	40021000 	.word	0x40021000
 80016cc:	08002b94 	.word	0x08002b94

080016d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016d8:	4b0a      	ldr	r3, [pc, #40]	; (8001704 <RCC_Delay+0x34>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a0a      	ldr	r2, [pc, #40]	; (8001708 <RCC_Delay+0x38>)
 80016de:	fba2 2303 	umull	r2, r3, r2, r3
 80016e2:	0a5b      	lsrs	r3, r3, #9
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	fb02 f303 	mul.w	r3, r2, r3
 80016ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80016ec:	bf00      	nop
  }
  while (Delay --);
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	1e5a      	subs	r2, r3, #1
 80016f2:	60fa      	str	r2, [r7, #12]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1f9      	bne.n	80016ec <RCC_Delay+0x1c>
}
 80016f8:	bf00      	nop
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	20000000 	.word	0x20000000
 8001708:	10624dd3 	.word	0x10624dd3

0800170c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d101      	bne.n	800171e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e01d      	b.n	800175a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001724:	b2db      	uxtb	r3, r3
 8001726:	2b00      	cmp	r3, #0
 8001728:	d106      	bne.n	8001738 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2200      	movs	r2, #0
 800172e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f7fe ffb4 	bl	80006a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2202      	movs	r2, #2
 800173c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	3304      	adds	r3, #4
 8001748:	4619      	mov	r1, r3
 800174a:	4610      	mov	r0, r2
 800174c:	f000 fa10 	bl	8001b70 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2201      	movs	r2, #1
 8001754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001758:	2300      	movs	r3, #0
}
 800175a:	4618      	mov	r0, r3
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001762:	b480      	push	{r7}
 8001764:	b085      	sub	sp, #20
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	68da      	ldr	r2, [r3, #12]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f042 0201 	orr.w	r2, r2, #1
 8001778:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	f003 0307 	and.w	r3, r3, #7
 8001784:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2b06      	cmp	r3, #6
 800178a:	d007      	beq.n	800179c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f042 0201 	orr.w	r2, r2, #1
 800179a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3714      	adds	r7, #20
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr

080017a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	691b      	ldr	r3, [r3, #16]
 80017b6:	f003 0302 	and.w	r3, r3, #2
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d122      	bne.n	8001804 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	f003 0302 	and.w	r3, r3, #2
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d11b      	bne.n	8001804 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f06f 0202 	mvn.w	r2, #2
 80017d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2201      	movs	r2, #1
 80017da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	699b      	ldr	r3, [r3, #24]
 80017e2:	f003 0303 	and.w	r3, r3, #3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d003      	beq.n	80017f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f000 f9a4 	bl	8001b38 <HAL_TIM_IC_CaptureCallback>
 80017f0:	e005      	b.n	80017fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f000 f997 	bl	8001b26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f000 f9a6 	bl	8001b4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	f003 0304 	and.w	r3, r3, #4
 800180e:	2b04      	cmp	r3, #4
 8001810:	d122      	bne.n	8001858 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	f003 0304 	and.w	r3, r3, #4
 800181c:	2b04      	cmp	r3, #4
 800181e:	d11b      	bne.n	8001858 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f06f 0204 	mvn.w	r2, #4
 8001828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2202      	movs	r2, #2
 800182e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	699b      	ldr	r3, [r3, #24]
 8001836:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800183a:	2b00      	cmp	r3, #0
 800183c:	d003      	beq.n	8001846 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f000 f97a 	bl	8001b38 <HAL_TIM_IC_CaptureCallback>
 8001844:	e005      	b.n	8001852 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f000 f96d 	bl	8001b26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f000 f97c 	bl	8001b4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	691b      	ldr	r3, [r3, #16]
 800185e:	f003 0308 	and.w	r3, r3, #8
 8001862:	2b08      	cmp	r3, #8
 8001864:	d122      	bne.n	80018ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	f003 0308 	and.w	r3, r3, #8
 8001870:	2b08      	cmp	r3, #8
 8001872:	d11b      	bne.n	80018ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f06f 0208 	mvn.w	r2, #8
 800187c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2204      	movs	r2, #4
 8001882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	69db      	ldr	r3, [r3, #28]
 800188a:	f003 0303 	and.w	r3, r3, #3
 800188e:	2b00      	cmp	r3, #0
 8001890:	d003      	beq.n	800189a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f000 f950 	bl	8001b38 <HAL_TIM_IC_CaptureCallback>
 8001898:	e005      	b.n	80018a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f000 f943 	bl	8001b26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f000 f952 	bl	8001b4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	691b      	ldr	r3, [r3, #16]
 80018b2:	f003 0310 	and.w	r3, r3, #16
 80018b6:	2b10      	cmp	r3, #16
 80018b8:	d122      	bne.n	8001900 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	f003 0310 	and.w	r3, r3, #16
 80018c4:	2b10      	cmp	r3, #16
 80018c6:	d11b      	bne.n	8001900 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f06f 0210 	mvn.w	r2, #16
 80018d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2208      	movs	r2, #8
 80018d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	69db      	ldr	r3, [r3, #28]
 80018de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d003      	beq.n	80018ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f000 f926 	bl	8001b38 <HAL_TIM_IC_CaptureCallback>
 80018ec:	e005      	b.n	80018fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f000 f919 	bl	8001b26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f000 f928 	bl	8001b4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2200      	movs	r2, #0
 80018fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	691b      	ldr	r3, [r3, #16]
 8001906:	f003 0301 	and.w	r3, r3, #1
 800190a:	2b01      	cmp	r3, #1
 800190c:	d10e      	bne.n	800192c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	f003 0301 	and.w	r3, r3, #1
 8001918:	2b01      	cmp	r3, #1
 800191a:	d107      	bne.n	800192c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f06f 0201 	mvn.w	r2, #1
 8001924:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f7fe fefa 	bl	8000720 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001936:	2b80      	cmp	r3, #128	; 0x80
 8001938:	d10e      	bne.n	8001958 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001944:	2b80      	cmp	r3, #128	; 0x80
 8001946:	d107      	bne.n	8001958 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f000 fa51 	bl	8001dfa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	691b      	ldr	r3, [r3, #16]
 800195e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001962:	2b40      	cmp	r3, #64	; 0x40
 8001964:	d10e      	bne.n	8001984 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	68db      	ldr	r3, [r3, #12]
 800196c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001970:	2b40      	cmp	r3, #64	; 0x40
 8001972:	d107      	bne.n	8001984 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800197c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f000 f8ec 	bl	8001b5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	691b      	ldr	r3, [r3, #16]
 800198a:	f003 0320 	and.w	r3, r3, #32
 800198e:	2b20      	cmp	r3, #32
 8001990:	d10e      	bne.n	80019b0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	f003 0320 	and.w	r3, r3, #32
 800199c:	2b20      	cmp	r3, #32
 800199e:	d107      	bne.n	80019b0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f06f 0220 	mvn.w	r2, #32
 80019a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f000 fa1c 	bl	8001de8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80019b0:	bf00      	nop
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d101      	bne.n	80019d0 <HAL_TIM_ConfigClockSource+0x18>
 80019cc:	2302      	movs	r3, #2
 80019ce:	e0a6      	b.n	8001b1e <HAL_TIM_ConfigClockSource+0x166>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2201      	movs	r2, #1
 80019d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2202      	movs	r2, #2
 80019dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80019ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80019f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	68fa      	ldr	r2, [r7, #12]
 80019fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2b40      	cmp	r3, #64	; 0x40
 8001a06:	d067      	beq.n	8001ad8 <HAL_TIM_ConfigClockSource+0x120>
 8001a08:	2b40      	cmp	r3, #64	; 0x40
 8001a0a:	d80b      	bhi.n	8001a24 <HAL_TIM_ConfigClockSource+0x6c>
 8001a0c:	2b10      	cmp	r3, #16
 8001a0e:	d073      	beq.n	8001af8 <HAL_TIM_ConfigClockSource+0x140>
 8001a10:	2b10      	cmp	r3, #16
 8001a12:	d802      	bhi.n	8001a1a <HAL_TIM_ConfigClockSource+0x62>
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d06f      	beq.n	8001af8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8001a18:	e078      	b.n	8001b0c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001a1a:	2b20      	cmp	r3, #32
 8001a1c:	d06c      	beq.n	8001af8 <HAL_TIM_ConfigClockSource+0x140>
 8001a1e:	2b30      	cmp	r3, #48	; 0x30
 8001a20:	d06a      	beq.n	8001af8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8001a22:	e073      	b.n	8001b0c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001a24:	2b70      	cmp	r3, #112	; 0x70
 8001a26:	d00d      	beq.n	8001a44 <HAL_TIM_ConfigClockSource+0x8c>
 8001a28:	2b70      	cmp	r3, #112	; 0x70
 8001a2a:	d804      	bhi.n	8001a36 <HAL_TIM_ConfigClockSource+0x7e>
 8001a2c:	2b50      	cmp	r3, #80	; 0x50
 8001a2e:	d033      	beq.n	8001a98 <HAL_TIM_ConfigClockSource+0xe0>
 8001a30:	2b60      	cmp	r3, #96	; 0x60
 8001a32:	d041      	beq.n	8001ab8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8001a34:	e06a      	b.n	8001b0c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001a36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a3a:	d066      	beq.n	8001b0a <HAL_TIM_ConfigClockSource+0x152>
 8001a3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a40:	d017      	beq.n	8001a72 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8001a42:	e063      	b.n	8001b0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6818      	ldr	r0, [r3, #0]
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	6899      	ldr	r1, [r3, #8]
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685a      	ldr	r2, [r3, #4]
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	f000 f965 	bl	8001d22 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001a66:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	68fa      	ldr	r2, [r7, #12]
 8001a6e:	609a      	str	r2, [r3, #8]
      break;
 8001a70:	e04c      	b.n	8001b0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6818      	ldr	r0, [r3, #0]
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	6899      	ldr	r1, [r3, #8]
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685a      	ldr	r2, [r3, #4]
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	f000 f94e 	bl	8001d22 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	689a      	ldr	r2, [r3, #8]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001a94:	609a      	str	r2, [r3, #8]
      break;
 8001a96:	e039      	b.n	8001b0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6818      	ldr	r0, [r3, #0]
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	6859      	ldr	r1, [r3, #4]
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	f000 f8c5 	bl	8001c34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	2150      	movs	r1, #80	; 0x50
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f000 f91c 	bl	8001cee <TIM_ITRx_SetConfig>
      break;
 8001ab6:	e029      	b.n	8001b0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6818      	ldr	r0, [r3, #0]
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	6859      	ldr	r1, [r3, #4]
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	f000 f8e3 	bl	8001c90 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2160      	movs	r1, #96	; 0x60
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f000 f90c 	bl	8001cee <TIM_ITRx_SetConfig>
      break;
 8001ad6:	e019      	b.n	8001b0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6818      	ldr	r0, [r3, #0]
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	6859      	ldr	r1, [r3, #4]
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	f000 f8a5 	bl	8001c34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2140      	movs	r1, #64	; 0x40
 8001af0:	4618      	mov	r0, r3
 8001af2:	f000 f8fc 	bl	8001cee <TIM_ITRx_SetConfig>
      break;
 8001af6:	e009      	b.n	8001b0c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4619      	mov	r1, r3
 8001b02:	4610      	mov	r0, r2
 8001b04:	f000 f8f3 	bl	8001cee <TIM_ITRx_SetConfig>
      break;
 8001b08:	e000      	b.n	8001b0c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8001b0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2201      	movs	r2, #1
 8001b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3710      	adds	r7, #16
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b26:	b480      	push	{r7}
 8001b28:	b083      	sub	sp, #12
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001b2e:	bf00      	nop
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr

08001b38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001b40:	bf00      	nop
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bc80      	pop	{r7}
 8001b48:	4770      	bx	lr

08001b4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	b083      	sub	sp, #12
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr

08001b5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001b64:	bf00      	nop
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bc80      	pop	{r7}
 8001b6c:	4770      	bx	lr
	...

08001b70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a29      	ldr	r2, [pc, #164]	; (8001c28 <TIM_Base_SetConfig+0xb8>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d00b      	beq.n	8001ba0 <TIM_Base_SetConfig+0x30>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b8e:	d007      	beq.n	8001ba0 <TIM_Base_SetConfig+0x30>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4a26      	ldr	r2, [pc, #152]	; (8001c2c <TIM_Base_SetConfig+0xbc>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d003      	beq.n	8001ba0 <TIM_Base_SetConfig+0x30>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4a25      	ldr	r2, [pc, #148]	; (8001c30 <TIM_Base_SetConfig+0xc0>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d108      	bne.n	8001bb2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ba6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	68fa      	ldr	r2, [r7, #12]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a1c      	ldr	r2, [pc, #112]	; (8001c28 <TIM_Base_SetConfig+0xb8>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d00b      	beq.n	8001bd2 <TIM_Base_SetConfig+0x62>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bc0:	d007      	beq.n	8001bd2 <TIM_Base_SetConfig+0x62>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4a19      	ldr	r2, [pc, #100]	; (8001c2c <TIM_Base_SetConfig+0xbc>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d003      	beq.n	8001bd2 <TIM_Base_SetConfig+0x62>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4a18      	ldr	r2, [pc, #96]	; (8001c30 <TIM_Base_SetConfig+0xc0>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d108      	bne.n	8001be4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	68fa      	ldr	r2, [r7, #12]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	695b      	ldr	r3, [r3, #20]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	68fa      	ldr	r2, [r7, #12]
 8001bf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	689a      	ldr	r2, [r3, #8]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	4a07      	ldr	r2, [pc, #28]	; (8001c28 <TIM_Base_SetConfig+0xb8>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d103      	bne.n	8001c18 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	691a      	ldr	r2, [r3, #16]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	615a      	str	r2, [r3, #20]
}
 8001c1e:	bf00      	nop
 8001c20:	3714      	adds	r7, #20
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bc80      	pop	{r7}
 8001c26:	4770      	bx	lr
 8001c28:	40012c00 	.word	0x40012c00
 8001c2c:	40000400 	.word	0x40000400
 8001c30:	40000800 	.word	0x40000800

08001c34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b087      	sub	sp, #28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	60b9      	str	r1, [r7, #8]
 8001c3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	6a1b      	ldr	r3, [r3, #32]
 8001c44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	6a1b      	ldr	r3, [r3, #32]
 8001c4a:	f023 0201 	bic.w	r2, r3, #1
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	699b      	ldr	r3, [r3, #24]
 8001c56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	011b      	lsls	r3, r3, #4
 8001c64:	693a      	ldr	r2, [r7, #16]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	f023 030a 	bic.w	r3, r3, #10
 8001c70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001c72:	697a      	ldr	r2, [r7, #20]
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	621a      	str	r2, [r3, #32]
}
 8001c86:	bf00      	nop
 8001c88:	371c      	adds	r7, #28
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr

08001c90 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b087      	sub	sp, #28
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	60f8      	str	r0, [r7, #12]
 8001c98:	60b9      	str	r1, [r7, #8]
 8001c9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6a1b      	ldr	r3, [r3, #32]
 8001ca0:	f023 0210 	bic.w	r2, r3, #16
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	6a1b      	ldr	r3, [r3, #32]
 8001cb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001cba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	031b      	lsls	r3, r3, #12
 8001cc0:	697a      	ldr	r2, [r7, #20]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001ccc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	011b      	lsls	r3, r3, #4
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	697a      	ldr	r2, [r7, #20]
 8001cdc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	621a      	str	r2, [r3, #32]
}
 8001ce4:	bf00      	nop
 8001ce6:	371c      	adds	r7, #28
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr

08001cee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	b085      	sub	sp, #20
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
 8001cf6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001d06:	683a      	ldr	r2, [r7, #0]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	f043 0307 	orr.w	r3, r3, #7
 8001d10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	68fa      	ldr	r2, [r7, #12]
 8001d16:	609a      	str	r2, [r3, #8]
}
 8001d18:	bf00      	nop
 8001d1a:	3714      	adds	r7, #20
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bc80      	pop	{r7}
 8001d20:	4770      	bx	lr

08001d22 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001d22:	b480      	push	{r7}
 8001d24:	b087      	sub	sp, #28
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	60f8      	str	r0, [r7, #12]
 8001d2a:	60b9      	str	r1, [r7, #8]
 8001d2c:	607a      	str	r2, [r7, #4]
 8001d2e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001d3c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	021a      	lsls	r2, r3, #8
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	431a      	orrs	r2, r3
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	697a      	ldr	r2, [r7, #20]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	697a      	ldr	r2, [r7, #20]
 8001d54:	609a      	str	r2, [r3, #8]
}
 8001d56:	bf00      	nop
 8001d58:	371c      	adds	r7, #28
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bc80      	pop	{r7}
 8001d5e:	4770      	bx	lr

08001d60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d101      	bne.n	8001d78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001d74:	2302      	movs	r3, #2
 8001d76:	e032      	b.n	8001dde <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2202      	movs	r2, #2
 8001d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	68fa      	ldr	r2, [r7, #12]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001db0:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	68ba      	ldr	r2, [r7, #8]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	68fa      	ldr	r2, [r7, #12]
 8001dc2:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	68ba      	ldr	r2, [r7, #8]
 8001dca:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3714      	adds	r7, #20
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bc80      	pop	{r7}
 8001de6:	4770      	bx	lr

08001de8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr

08001dfa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	b083      	sub	sp, #12
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001e02:	bf00      	nop
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr

08001e0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d101      	bne.n	8001e1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e03f      	b.n	8001e9e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d106      	bne.n	8001e38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7fe fce6 	bl	8000804 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2224      	movs	r2, #36	; 0x24
 8001e3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	68da      	ldr	r2, [r3, #12]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f000 f90b 	bl	800206c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	691a      	ldr	r2, [r3, #16]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	695a      	ldr	r2, [r3, #20]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68da      	ldr	r2, [r3, #12]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2220      	movs	r2, #32
 8001e90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2220      	movs	r2, #32
 8001e98:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	b088      	sub	sp, #32
 8001eaa:	af02      	add	r7, sp, #8
 8001eac:	60f8      	str	r0, [r7, #12]
 8001eae:	60b9      	str	r1, [r7, #8]
 8001eb0:	603b      	str	r3, [r7, #0]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b20      	cmp	r3, #32
 8001ec4:	f040 8083 	bne.w	8001fce <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d002      	beq.n	8001ed4 <HAL_UART_Transmit+0x2e>
 8001ece:	88fb      	ldrh	r3, [r7, #6]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d101      	bne.n	8001ed8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e07b      	b.n	8001fd0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d101      	bne.n	8001ee6 <HAL_UART_Transmit+0x40>
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	e074      	b.n	8001fd0 <HAL_UART_Transmit+0x12a>
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	2221      	movs	r2, #33	; 0x21
 8001ef8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001efc:	f7fe fd3e 	bl	800097c <HAL_GetTick>
 8001f00:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	88fa      	ldrh	r2, [r7, #6]
 8001f06:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	88fa      	ldrh	r2, [r7, #6]
 8001f0c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001f0e:	e042      	b.n	8001f96 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	3b01      	subs	r3, #1
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f26:	d122      	bne.n	8001f6e <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	9300      	str	r3, [sp, #0]
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2180      	movs	r1, #128	; 0x80
 8001f32:	68f8      	ldr	r0, [r7, #12]
 8001f34:	f000 f850 	bl	8001fd8 <UART_WaitOnFlagUntilTimeout>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e046      	b.n	8001fd0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	881b      	ldrh	r3, [r3, #0]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f54:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d103      	bne.n	8001f66 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	3302      	adds	r3, #2
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	e017      	b.n	8001f96 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	60bb      	str	r3, [r7, #8]
 8001f6c:	e013      	b.n	8001f96 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	9300      	str	r3, [sp, #0]
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	2200      	movs	r2, #0
 8001f76:	2180      	movs	r1, #128	; 0x80
 8001f78:	68f8      	ldr	r0, [r7, #12]
 8001f7a:	f000 f82d 	bl	8001fd8 <UART_WaitOnFlagUntilTimeout>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e023      	b.n	8001fd0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	1c5a      	adds	r2, r3, #1
 8001f8c:	60ba      	str	r2, [r7, #8]
 8001f8e:	781a      	ldrb	r2, [r3, #0]
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d1b7      	bne.n	8001f10 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	2140      	movs	r1, #64	; 0x40
 8001faa:	68f8      	ldr	r0, [r7, #12]
 8001fac:	f000 f814 	bl	8001fd8 <UART_WaitOnFlagUntilTimeout>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e00a      	b.n	8001fd0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2220      	movs	r2, #32
 8001fbe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	e000      	b.n	8001fd0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001fce:	2302      	movs	r3, #2
  }
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3718      	adds	r7, #24
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	603b      	str	r3, [r7, #0]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001fe8:	e02c      	b.n	8002044 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fea:	69bb      	ldr	r3, [r7, #24]
 8001fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ff0:	d028      	beq.n	8002044 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d007      	beq.n	8002008 <UART_WaitOnFlagUntilTimeout+0x30>
 8001ff8:	f7fe fcc0 	bl	800097c <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	429a      	cmp	r2, r3
 8002006:	d21d      	bcs.n	8002044 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	68da      	ldr	r2, [r3, #12]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002016:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	695a      	ldr	r2, [r3, #20]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f022 0201 	bic.w	r2, r2, #1
 8002026:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	2220      	movs	r2, #32
 800202c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2220      	movs	r2, #32
 8002034:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002040:	2303      	movs	r3, #3
 8002042:	e00f      	b.n	8002064 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	4013      	ands	r3, r2
 800204e:	68ba      	ldr	r2, [r7, #8]
 8002050:	429a      	cmp	r2, r3
 8002052:	bf0c      	ite	eq
 8002054:	2301      	moveq	r3, #1
 8002056:	2300      	movne	r3, #0
 8002058:	b2db      	uxtb	r3, r3
 800205a:	461a      	mov	r2, r3
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	429a      	cmp	r2, r3
 8002060:	d0c3      	beq.n	8001fea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002062:	2300      	movs	r3, #0
}
 8002064:	4618      	mov	r0, r3
 8002066:	3710      	adds	r7, #16
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	68da      	ldr	r2, [r3, #12]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	430a      	orrs	r2, r1
 8002088:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689a      	ldr	r2, [r3, #8]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	691b      	ldr	r3, [r3, #16]
 8002092:	431a      	orrs	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	695b      	ldr	r3, [r3, #20]
 8002098:	4313      	orrs	r3, r2
 800209a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68db      	ldr	r3, [r3, #12]
 80020a2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80020a6:	f023 030c 	bic.w	r3, r3, #12
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	6812      	ldr	r2, [r2, #0]
 80020ae:	68f9      	ldr	r1, [r7, #12]
 80020b0:	430b      	orrs	r3, r1
 80020b2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	695b      	ldr	r3, [r3, #20]
 80020ba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	699a      	ldr	r2, [r3, #24]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	430a      	orrs	r2, r1
 80020c8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a52      	ldr	r2, [pc, #328]	; (8002218 <UART_SetConfig+0x1ac>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d14e      	bne.n	8002172 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80020d4:	f7ff fae8 	bl	80016a8 <HAL_RCC_GetPCLK2Freq>
 80020d8:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80020da:	68ba      	ldr	r2, [r7, #8]
 80020dc:	4613      	mov	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	009a      	lsls	r2, r3, #2
 80020e4:	441a      	add	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f0:	4a4a      	ldr	r2, [pc, #296]	; (800221c <UART_SetConfig+0x1b0>)
 80020f2:	fba2 2303 	umull	r2, r3, r2, r3
 80020f6:	095b      	lsrs	r3, r3, #5
 80020f8:	0119      	lsls	r1, r3, #4
 80020fa:	68ba      	ldr	r2, [r7, #8]
 80020fc:	4613      	mov	r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4413      	add	r3, r2
 8002102:	009a      	lsls	r2, r3, #2
 8002104:	441a      	add	r2, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002110:	4b42      	ldr	r3, [pc, #264]	; (800221c <UART_SetConfig+0x1b0>)
 8002112:	fba3 0302 	umull	r0, r3, r3, r2
 8002116:	095b      	lsrs	r3, r3, #5
 8002118:	2064      	movs	r0, #100	; 0x64
 800211a:	fb00 f303 	mul.w	r3, r0, r3
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	011b      	lsls	r3, r3, #4
 8002122:	3332      	adds	r3, #50	; 0x32
 8002124:	4a3d      	ldr	r2, [pc, #244]	; (800221c <UART_SetConfig+0x1b0>)
 8002126:	fba2 2303 	umull	r2, r3, r2, r3
 800212a:	095b      	lsrs	r3, r3, #5
 800212c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002130:	4419      	add	r1, r3
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	4613      	mov	r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	4413      	add	r3, r2
 800213a:	009a      	lsls	r2, r3, #2
 800213c:	441a      	add	r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	fbb2 f2f3 	udiv	r2, r2, r3
 8002148:	4b34      	ldr	r3, [pc, #208]	; (800221c <UART_SetConfig+0x1b0>)
 800214a:	fba3 0302 	umull	r0, r3, r3, r2
 800214e:	095b      	lsrs	r3, r3, #5
 8002150:	2064      	movs	r0, #100	; 0x64
 8002152:	fb00 f303 	mul.w	r3, r0, r3
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	011b      	lsls	r3, r3, #4
 800215a:	3332      	adds	r3, #50	; 0x32
 800215c:	4a2f      	ldr	r2, [pc, #188]	; (800221c <UART_SetConfig+0x1b0>)
 800215e:	fba2 2303 	umull	r2, r3, r2, r3
 8002162:	095b      	lsrs	r3, r3, #5
 8002164:	f003 020f 	and.w	r2, r3, #15
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	440a      	add	r2, r1
 800216e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002170:	e04d      	b.n	800220e <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8002172:	f7ff fa85 	bl	8001680 <HAL_RCC_GetPCLK1Freq>
 8002176:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002178:	68ba      	ldr	r2, [r7, #8]
 800217a:	4613      	mov	r3, r2
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	4413      	add	r3, r2
 8002180:	009a      	lsls	r2, r3, #2
 8002182:	441a      	add	r2, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	fbb2 f3f3 	udiv	r3, r2, r3
 800218e:	4a23      	ldr	r2, [pc, #140]	; (800221c <UART_SetConfig+0x1b0>)
 8002190:	fba2 2303 	umull	r2, r3, r2, r3
 8002194:	095b      	lsrs	r3, r3, #5
 8002196:	0119      	lsls	r1, r3, #4
 8002198:	68ba      	ldr	r2, [r7, #8]
 800219a:	4613      	mov	r3, r2
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	4413      	add	r3, r2
 80021a0:	009a      	lsls	r2, r3, #2
 80021a2:	441a      	add	r2, r3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	fbb2 f2f3 	udiv	r2, r2, r3
 80021ae:	4b1b      	ldr	r3, [pc, #108]	; (800221c <UART_SetConfig+0x1b0>)
 80021b0:	fba3 0302 	umull	r0, r3, r3, r2
 80021b4:	095b      	lsrs	r3, r3, #5
 80021b6:	2064      	movs	r0, #100	; 0x64
 80021b8:	fb00 f303 	mul.w	r3, r0, r3
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	011b      	lsls	r3, r3, #4
 80021c0:	3332      	adds	r3, #50	; 0x32
 80021c2:	4a16      	ldr	r2, [pc, #88]	; (800221c <UART_SetConfig+0x1b0>)
 80021c4:	fba2 2303 	umull	r2, r3, r2, r3
 80021c8:	095b      	lsrs	r3, r3, #5
 80021ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021ce:	4419      	add	r1, r3
 80021d0:	68ba      	ldr	r2, [r7, #8]
 80021d2:	4613      	mov	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	009a      	lsls	r2, r3, #2
 80021da:	441a      	add	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	fbb2 f2f3 	udiv	r2, r2, r3
 80021e6:	4b0d      	ldr	r3, [pc, #52]	; (800221c <UART_SetConfig+0x1b0>)
 80021e8:	fba3 0302 	umull	r0, r3, r3, r2
 80021ec:	095b      	lsrs	r3, r3, #5
 80021ee:	2064      	movs	r0, #100	; 0x64
 80021f0:	fb00 f303 	mul.w	r3, r0, r3
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	011b      	lsls	r3, r3, #4
 80021f8:	3332      	adds	r3, #50	; 0x32
 80021fa:	4a08      	ldr	r2, [pc, #32]	; (800221c <UART_SetConfig+0x1b0>)
 80021fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002200:	095b      	lsrs	r3, r3, #5
 8002202:	f003 020f 	and.w	r2, r3, #15
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	440a      	add	r2, r1
 800220c:	609a      	str	r2, [r3, #8]
}
 800220e:	bf00      	nop
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	40013800 	.word	0x40013800
 800221c:	51eb851f 	.word	0x51eb851f

08002220 <__errno>:
 8002220:	4b01      	ldr	r3, [pc, #4]	; (8002228 <__errno+0x8>)
 8002222:	6818      	ldr	r0, [r3, #0]
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	2000000c 	.word	0x2000000c

0800222c <__libc_init_array>:
 800222c:	b570      	push	{r4, r5, r6, lr}
 800222e:	2500      	movs	r5, #0
 8002230:	4e0c      	ldr	r6, [pc, #48]	; (8002264 <__libc_init_array+0x38>)
 8002232:	4c0d      	ldr	r4, [pc, #52]	; (8002268 <__libc_init_array+0x3c>)
 8002234:	1ba4      	subs	r4, r4, r6
 8002236:	10a4      	asrs	r4, r4, #2
 8002238:	42a5      	cmp	r5, r4
 800223a:	d109      	bne.n	8002250 <__libc_init_array+0x24>
 800223c:	f000 fc88 	bl	8002b50 <_init>
 8002240:	2500      	movs	r5, #0
 8002242:	4e0a      	ldr	r6, [pc, #40]	; (800226c <__libc_init_array+0x40>)
 8002244:	4c0a      	ldr	r4, [pc, #40]	; (8002270 <__libc_init_array+0x44>)
 8002246:	1ba4      	subs	r4, r4, r6
 8002248:	10a4      	asrs	r4, r4, #2
 800224a:	42a5      	cmp	r5, r4
 800224c:	d105      	bne.n	800225a <__libc_init_array+0x2e>
 800224e:	bd70      	pop	{r4, r5, r6, pc}
 8002250:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002254:	4798      	blx	r3
 8002256:	3501      	adds	r5, #1
 8002258:	e7ee      	b.n	8002238 <__libc_init_array+0xc>
 800225a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800225e:	4798      	blx	r3
 8002260:	3501      	adds	r5, #1
 8002262:	e7f2      	b.n	800224a <__libc_init_array+0x1e>
 8002264:	08002c00 	.word	0x08002c00
 8002268:	08002c00 	.word	0x08002c00
 800226c:	08002c00 	.word	0x08002c00
 8002270:	08002c04 	.word	0x08002c04

08002274 <memset>:
 8002274:	4603      	mov	r3, r0
 8002276:	4402      	add	r2, r0
 8002278:	4293      	cmp	r3, r2
 800227a:	d100      	bne.n	800227e <memset+0xa>
 800227c:	4770      	bx	lr
 800227e:	f803 1b01 	strb.w	r1, [r3], #1
 8002282:	e7f9      	b.n	8002278 <memset+0x4>

08002284 <_puts_r>:
 8002284:	b570      	push	{r4, r5, r6, lr}
 8002286:	460e      	mov	r6, r1
 8002288:	4605      	mov	r5, r0
 800228a:	b118      	cbz	r0, 8002294 <_puts_r+0x10>
 800228c:	6983      	ldr	r3, [r0, #24]
 800228e:	b90b      	cbnz	r3, 8002294 <_puts_r+0x10>
 8002290:	f000 fa0c 	bl	80026ac <__sinit>
 8002294:	69ab      	ldr	r3, [r5, #24]
 8002296:	68ac      	ldr	r4, [r5, #8]
 8002298:	b913      	cbnz	r3, 80022a0 <_puts_r+0x1c>
 800229a:	4628      	mov	r0, r5
 800229c:	f000 fa06 	bl	80026ac <__sinit>
 80022a0:	4b23      	ldr	r3, [pc, #140]	; (8002330 <_puts_r+0xac>)
 80022a2:	429c      	cmp	r4, r3
 80022a4:	d117      	bne.n	80022d6 <_puts_r+0x52>
 80022a6:	686c      	ldr	r4, [r5, #4]
 80022a8:	89a3      	ldrh	r3, [r4, #12]
 80022aa:	071b      	lsls	r3, r3, #28
 80022ac:	d51d      	bpl.n	80022ea <_puts_r+0x66>
 80022ae:	6923      	ldr	r3, [r4, #16]
 80022b0:	b1db      	cbz	r3, 80022ea <_puts_r+0x66>
 80022b2:	3e01      	subs	r6, #1
 80022b4:	68a3      	ldr	r3, [r4, #8]
 80022b6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80022ba:	3b01      	subs	r3, #1
 80022bc:	60a3      	str	r3, [r4, #8]
 80022be:	b9e9      	cbnz	r1, 80022fc <_puts_r+0x78>
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	da2e      	bge.n	8002322 <_puts_r+0x9e>
 80022c4:	4622      	mov	r2, r4
 80022c6:	210a      	movs	r1, #10
 80022c8:	4628      	mov	r0, r5
 80022ca:	f000 f83f 	bl	800234c <__swbuf_r>
 80022ce:	3001      	adds	r0, #1
 80022d0:	d011      	beq.n	80022f6 <_puts_r+0x72>
 80022d2:	200a      	movs	r0, #10
 80022d4:	e011      	b.n	80022fa <_puts_r+0x76>
 80022d6:	4b17      	ldr	r3, [pc, #92]	; (8002334 <_puts_r+0xb0>)
 80022d8:	429c      	cmp	r4, r3
 80022da:	d101      	bne.n	80022e0 <_puts_r+0x5c>
 80022dc:	68ac      	ldr	r4, [r5, #8]
 80022de:	e7e3      	b.n	80022a8 <_puts_r+0x24>
 80022e0:	4b15      	ldr	r3, [pc, #84]	; (8002338 <_puts_r+0xb4>)
 80022e2:	429c      	cmp	r4, r3
 80022e4:	bf08      	it	eq
 80022e6:	68ec      	ldreq	r4, [r5, #12]
 80022e8:	e7de      	b.n	80022a8 <_puts_r+0x24>
 80022ea:	4621      	mov	r1, r4
 80022ec:	4628      	mov	r0, r5
 80022ee:	f000 f87f 	bl	80023f0 <__swsetup_r>
 80022f2:	2800      	cmp	r0, #0
 80022f4:	d0dd      	beq.n	80022b2 <_puts_r+0x2e>
 80022f6:	f04f 30ff 	mov.w	r0, #4294967295
 80022fa:	bd70      	pop	{r4, r5, r6, pc}
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	da04      	bge.n	800230a <_puts_r+0x86>
 8002300:	69a2      	ldr	r2, [r4, #24]
 8002302:	429a      	cmp	r2, r3
 8002304:	dc06      	bgt.n	8002314 <_puts_r+0x90>
 8002306:	290a      	cmp	r1, #10
 8002308:	d004      	beq.n	8002314 <_puts_r+0x90>
 800230a:	6823      	ldr	r3, [r4, #0]
 800230c:	1c5a      	adds	r2, r3, #1
 800230e:	6022      	str	r2, [r4, #0]
 8002310:	7019      	strb	r1, [r3, #0]
 8002312:	e7cf      	b.n	80022b4 <_puts_r+0x30>
 8002314:	4622      	mov	r2, r4
 8002316:	4628      	mov	r0, r5
 8002318:	f000 f818 	bl	800234c <__swbuf_r>
 800231c:	3001      	adds	r0, #1
 800231e:	d1c9      	bne.n	80022b4 <_puts_r+0x30>
 8002320:	e7e9      	b.n	80022f6 <_puts_r+0x72>
 8002322:	200a      	movs	r0, #10
 8002324:	6823      	ldr	r3, [r4, #0]
 8002326:	1c5a      	adds	r2, r3, #1
 8002328:	6022      	str	r2, [r4, #0]
 800232a:	7018      	strb	r0, [r3, #0]
 800232c:	e7e5      	b.n	80022fa <_puts_r+0x76>
 800232e:	bf00      	nop
 8002330:	08002bc0 	.word	0x08002bc0
 8002334:	08002be0 	.word	0x08002be0
 8002338:	08002ba0 	.word	0x08002ba0

0800233c <puts>:
 800233c:	4b02      	ldr	r3, [pc, #8]	; (8002348 <puts+0xc>)
 800233e:	4601      	mov	r1, r0
 8002340:	6818      	ldr	r0, [r3, #0]
 8002342:	f7ff bf9f 	b.w	8002284 <_puts_r>
 8002346:	bf00      	nop
 8002348:	2000000c 	.word	0x2000000c

0800234c <__swbuf_r>:
 800234c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800234e:	460e      	mov	r6, r1
 8002350:	4614      	mov	r4, r2
 8002352:	4605      	mov	r5, r0
 8002354:	b118      	cbz	r0, 800235e <__swbuf_r+0x12>
 8002356:	6983      	ldr	r3, [r0, #24]
 8002358:	b90b      	cbnz	r3, 800235e <__swbuf_r+0x12>
 800235a:	f000 f9a7 	bl	80026ac <__sinit>
 800235e:	4b21      	ldr	r3, [pc, #132]	; (80023e4 <__swbuf_r+0x98>)
 8002360:	429c      	cmp	r4, r3
 8002362:	d12a      	bne.n	80023ba <__swbuf_r+0x6e>
 8002364:	686c      	ldr	r4, [r5, #4]
 8002366:	69a3      	ldr	r3, [r4, #24]
 8002368:	60a3      	str	r3, [r4, #8]
 800236a:	89a3      	ldrh	r3, [r4, #12]
 800236c:	071a      	lsls	r2, r3, #28
 800236e:	d52e      	bpl.n	80023ce <__swbuf_r+0x82>
 8002370:	6923      	ldr	r3, [r4, #16]
 8002372:	b363      	cbz	r3, 80023ce <__swbuf_r+0x82>
 8002374:	6923      	ldr	r3, [r4, #16]
 8002376:	6820      	ldr	r0, [r4, #0]
 8002378:	b2f6      	uxtb	r6, r6
 800237a:	1ac0      	subs	r0, r0, r3
 800237c:	6963      	ldr	r3, [r4, #20]
 800237e:	4637      	mov	r7, r6
 8002380:	4283      	cmp	r3, r0
 8002382:	dc04      	bgt.n	800238e <__swbuf_r+0x42>
 8002384:	4621      	mov	r1, r4
 8002386:	4628      	mov	r0, r5
 8002388:	f000 f926 	bl	80025d8 <_fflush_r>
 800238c:	bb28      	cbnz	r0, 80023da <__swbuf_r+0x8e>
 800238e:	68a3      	ldr	r3, [r4, #8]
 8002390:	3001      	adds	r0, #1
 8002392:	3b01      	subs	r3, #1
 8002394:	60a3      	str	r3, [r4, #8]
 8002396:	6823      	ldr	r3, [r4, #0]
 8002398:	1c5a      	adds	r2, r3, #1
 800239a:	6022      	str	r2, [r4, #0]
 800239c:	701e      	strb	r6, [r3, #0]
 800239e:	6963      	ldr	r3, [r4, #20]
 80023a0:	4283      	cmp	r3, r0
 80023a2:	d004      	beq.n	80023ae <__swbuf_r+0x62>
 80023a4:	89a3      	ldrh	r3, [r4, #12]
 80023a6:	07db      	lsls	r3, r3, #31
 80023a8:	d519      	bpl.n	80023de <__swbuf_r+0x92>
 80023aa:	2e0a      	cmp	r6, #10
 80023ac:	d117      	bne.n	80023de <__swbuf_r+0x92>
 80023ae:	4621      	mov	r1, r4
 80023b0:	4628      	mov	r0, r5
 80023b2:	f000 f911 	bl	80025d8 <_fflush_r>
 80023b6:	b190      	cbz	r0, 80023de <__swbuf_r+0x92>
 80023b8:	e00f      	b.n	80023da <__swbuf_r+0x8e>
 80023ba:	4b0b      	ldr	r3, [pc, #44]	; (80023e8 <__swbuf_r+0x9c>)
 80023bc:	429c      	cmp	r4, r3
 80023be:	d101      	bne.n	80023c4 <__swbuf_r+0x78>
 80023c0:	68ac      	ldr	r4, [r5, #8]
 80023c2:	e7d0      	b.n	8002366 <__swbuf_r+0x1a>
 80023c4:	4b09      	ldr	r3, [pc, #36]	; (80023ec <__swbuf_r+0xa0>)
 80023c6:	429c      	cmp	r4, r3
 80023c8:	bf08      	it	eq
 80023ca:	68ec      	ldreq	r4, [r5, #12]
 80023cc:	e7cb      	b.n	8002366 <__swbuf_r+0x1a>
 80023ce:	4621      	mov	r1, r4
 80023d0:	4628      	mov	r0, r5
 80023d2:	f000 f80d 	bl	80023f0 <__swsetup_r>
 80023d6:	2800      	cmp	r0, #0
 80023d8:	d0cc      	beq.n	8002374 <__swbuf_r+0x28>
 80023da:	f04f 37ff 	mov.w	r7, #4294967295
 80023de:	4638      	mov	r0, r7
 80023e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80023e2:	bf00      	nop
 80023e4:	08002bc0 	.word	0x08002bc0
 80023e8:	08002be0 	.word	0x08002be0
 80023ec:	08002ba0 	.word	0x08002ba0

080023f0 <__swsetup_r>:
 80023f0:	4b32      	ldr	r3, [pc, #200]	; (80024bc <__swsetup_r+0xcc>)
 80023f2:	b570      	push	{r4, r5, r6, lr}
 80023f4:	681d      	ldr	r5, [r3, #0]
 80023f6:	4606      	mov	r6, r0
 80023f8:	460c      	mov	r4, r1
 80023fa:	b125      	cbz	r5, 8002406 <__swsetup_r+0x16>
 80023fc:	69ab      	ldr	r3, [r5, #24]
 80023fe:	b913      	cbnz	r3, 8002406 <__swsetup_r+0x16>
 8002400:	4628      	mov	r0, r5
 8002402:	f000 f953 	bl	80026ac <__sinit>
 8002406:	4b2e      	ldr	r3, [pc, #184]	; (80024c0 <__swsetup_r+0xd0>)
 8002408:	429c      	cmp	r4, r3
 800240a:	d10f      	bne.n	800242c <__swsetup_r+0x3c>
 800240c:	686c      	ldr	r4, [r5, #4]
 800240e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002412:	b29a      	uxth	r2, r3
 8002414:	0715      	lsls	r5, r2, #28
 8002416:	d42c      	bmi.n	8002472 <__swsetup_r+0x82>
 8002418:	06d0      	lsls	r0, r2, #27
 800241a:	d411      	bmi.n	8002440 <__swsetup_r+0x50>
 800241c:	2209      	movs	r2, #9
 800241e:	6032      	str	r2, [r6, #0]
 8002420:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002424:	81a3      	strh	r3, [r4, #12]
 8002426:	f04f 30ff 	mov.w	r0, #4294967295
 800242a:	e03e      	b.n	80024aa <__swsetup_r+0xba>
 800242c:	4b25      	ldr	r3, [pc, #148]	; (80024c4 <__swsetup_r+0xd4>)
 800242e:	429c      	cmp	r4, r3
 8002430:	d101      	bne.n	8002436 <__swsetup_r+0x46>
 8002432:	68ac      	ldr	r4, [r5, #8]
 8002434:	e7eb      	b.n	800240e <__swsetup_r+0x1e>
 8002436:	4b24      	ldr	r3, [pc, #144]	; (80024c8 <__swsetup_r+0xd8>)
 8002438:	429c      	cmp	r4, r3
 800243a:	bf08      	it	eq
 800243c:	68ec      	ldreq	r4, [r5, #12]
 800243e:	e7e6      	b.n	800240e <__swsetup_r+0x1e>
 8002440:	0751      	lsls	r1, r2, #29
 8002442:	d512      	bpl.n	800246a <__swsetup_r+0x7a>
 8002444:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002446:	b141      	cbz	r1, 800245a <__swsetup_r+0x6a>
 8002448:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800244c:	4299      	cmp	r1, r3
 800244e:	d002      	beq.n	8002456 <__swsetup_r+0x66>
 8002450:	4630      	mov	r0, r6
 8002452:	f000 fa19 	bl	8002888 <_free_r>
 8002456:	2300      	movs	r3, #0
 8002458:	6363      	str	r3, [r4, #52]	; 0x34
 800245a:	89a3      	ldrh	r3, [r4, #12]
 800245c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002460:	81a3      	strh	r3, [r4, #12]
 8002462:	2300      	movs	r3, #0
 8002464:	6063      	str	r3, [r4, #4]
 8002466:	6923      	ldr	r3, [r4, #16]
 8002468:	6023      	str	r3, [r4, #0]
 800246a:	89a3      	ldrh	r3, [r4, #12]
 800246c:	f043 0308 	orr.w	r3, r3, #8
 8002470:	81a3      	strh	r3, [r4, #12]
 8002472:	6923      	ldr	r3, [r4, #16]
 8002474:	b94b      	cbnz	r3, 800248a <__swsetup_r+0x9a>
 8002476:	89a3      	ldrh	r3, [r4, #12]
 8002478:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800247c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002480:	d003      	beq.n	800248a <__swsetup_r+0x9a>
 8002482:	4621      	mov	r1, r4
 8002484:	4630      	mov	r0, r6
 8002486:	f000 f9bf 	bl	8002808 <__smakebuf_r>
 800248a:	89a2      	ldrh	r2, [r4, #12]
 800248c:	f012 0301 	ands.w	r3, r2, #1
 8002490:	d00c      	beq.n	80024ac <__swsetup_r+0xbc>
 8002492:	2300      	movs	r3, #0
 8002494:	60a3      	str	r3, [r4, #8]
 8002496:	6963      	ldr	r3, [r4, #20]
 8002498:	425b      	negs	r3, r3
 800249a:	61a3      	str	r3, [r4, #24]
 800249c:	6923      	ldr	r3, [r4, #16]
 800249e:	b953      	cbnz	r3, 80024b6 <__swsetup_r+0xc6>
 80024a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80024a4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80024a8:	d1ba      	bne.n	8002420 <__swsetup_r+0x30>
 80024aa:	bd70      	pop	{r4, r5, r6, pc}
 80024ac:	0792      	lsls	r2, r2, #30
 80024ae:	bf58      	it	pl
 80024b0:	6963      	ldrpl	r3, [r4, #20]
 80024b2:	60a3      	str	r3, [r4, #8]
 80024b4:	e7f2      	b.n	800249c <__swsetup_r+0xac>
 80024b6:	2000      	movs	r0, #0
 80024b8:	e7f7      	b.n	80024aa <__swsetup_r+0xba>
 80024ba:	bf00      	nop
 80024bc:	2000000c 	.word	0x2000000c
 80024c0:	08002bc0 	.word	0x08002bc0
 80024c4:	08002be0 	.word	0x08002be0
 80024c8:	08002ba0 	.word	0x08002ba0

080024cc <__sflush_r>:
 80024cc:	898a      	ldrh	r2, [r1, #12]
 80024ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024d2:	4605      	mov	r5, r0
 80024d4:	0710      	lsls	r0, r2, #28
 80024d6:	460c      	mov	r4, r1
 80024d8:	d458      	bmi.n	800258c <__sflush_r+0xc0>
 80024da:	684b      	ldr	r3, [r1, #4]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	dc05      	bgt.n	80024ec <__sflush_r+0x20>
 80024e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	dc02      	bgt.n	80024ec <__sflush_r+0x20>
 80024e6:	2000      	movs	r0, #0
 80024e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80024ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80024ee:	2e00      	cmp	r6, #0
 80024f0:	d0f9      	beq.n	80024e6 <__sflush_r+0x1a>
 80024f2:	2300      	movs	r3, #0
 80024f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80024f8:	682f      	ldr	r7, [r5, #0]
 80024fa:	6a21      	ldr	r1, [r4, #32]
 80024fc:	602b      	str	r3, [r5, #0]
 80024fe:	d032      	beq.n	8002566 <__sflush_r+0x9a>
 8002500:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002502:	89a3      	ldrh	r3, [r4, #12]
 8002504:	075a      	lsls	r2, r3, #29
 8002506:	d505      	bpl.n	8002514 <__sflush_r+0x48>
 8002508:	6863      	ldr	r3, [r4, #4]
 800250a:	1ac0      	subs	r0, r0, r3
 800250c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800250e:	b10b      	cbz	r3, 8002514 <__sflush_r+0x48>
 8002510:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002512:	1ac0      	subs	r0, r0, r3
 8002514:	2300      	movs	r3, #0
 8002516:	4602      	mov	r2, r0
 8002518:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800251a:	6a21      	ldr	r1, [r4, #32]
 800251c:	4628      	mov	r0, r5
 800251e:	47b0      	blx	r6
 8002520:	1c43      	adds	r3, r0, #1
 8002522:	89a3      	ldrh	r3, [r4, #12]
 8002524:	d106      	bne.n	8002534 <__sflush_r+0x68>
 8002526:	6829      	ldr	r1, [r5, #0]
 8002528:	291d      	cmp	r1, #29
 800252a:	d848      	bhi.n	80025be <__sflush_r+0xf2>
 800252c:	4a29      	ldr	r2, [pc, #164]	; (80025d4 <__sflush_r+0x108>)
 800252e:	40ca      	lsrs	r2, r1
 8002530:	07d6      	lsls	r6, r2, #31
 8002532:	d544      	bpl.n	80025be <__sflush_r+0xf2>
 8002534:	2200      	movs	r2, #0
 8002536:	6062      	str	r2, [r4, #4]
 8002538:	6922      	ldr	r2, [r4, #16]
 800253a:	04d9      	lsls	r1, r3, #19
 800253c:	6022      	str	r2, [r4, #0]
 800253e:	d504      	bpl.n	800254a <__sflush_r+0x7e>
 8002540:	1c42      	adds	r2, r0, #1
 8002542:	d101      	bne.n	8002548 <__sflush_r+0x7c>
 8002544:	682b      	ldr	r3, [r5, #0]
 8002546:	b903      	cbnz	r3, 800254a <__sflush_r+0x7e>
 8002548:	6560      	str	r0, [r4, #84]	; 0x54
 800254a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800254c:	602f      	str	r7, [r5, #0]
 800254e:	2900      	cmp	r1, #0
 8002550:	d0c9      	beq.n	80024e6 <__sflush_r+0x1a>
 8002552:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002556:	4299      	cmp	r1, r3
 8002558:	d002      	beq.n	8002560 <__sflush_r+0x94>
 800255a:	4628      	mov	r0, r5
 800255c:	f000 f994 	bl	8002888 <_free_r>
 8002560:	2000      	movs	r0, #0
 8002562:	6360      	str	r0, [r4, #52]	; 0x34
 8002564:	e7c0      	b.n	80024e8 <__sflush_r+0x1c>
 8002566:	2301      	movs	r3, #1
 8002568:	4628      	mov	r0, r5
 800256a:	47b0      	blx	r6
 800256c:	1c41      	adds	r1, r0, #1
 800256e:	d1c8      	bne.n	8002502 <__sflush_r+0x36>
 8002570:	682b      	ldr	r3, [r5, #0]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d0c5      	beq.n	8002502 <__sflush_r+0x36>
 8002576:	2b1d      	cmp	r3, #29
 8002578:	d001      	beq.n	800257e <__sflush_r+0xb2>
 800257a:	2b16      	cmp	r3, #22
 800257c:	d101      	bne.n	8002582 <__sflush_r+0xb6>
 800257e:	602f      	str	r7, [r5, #0]
 8002580:	e7b1      	b.n	80024e6 <__sflush_r+0x1a>
 8002582:	89a3      	ldrh	r3, [r4, #12]
 8002584:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002588:	81a3      	strh	r3, [r4, #12]
 800258a:	e7ad      	b.n	80024e8 <__sflush_r+0x1c>
 800258c:	690f      	ldr	r7, [r1, #16]
 800258e:	2f00      	cmp	r7, #0
 8002590:	d0a9      	beq.n	80024e6 <__sflush_r+0x1a>
 8002592:	0793      	lsls	r3, r2, #30
 8002594:	bf18      	it	ne
 8002596:	2300      	movne	r3, #0
 8002598:	680e      	ldr	r6, [r1, #0]
 800259a:	bf08      	it	eq
 800259c:	694b      	ldreq	r3, [r1, #20]
 800259e:	eba6 0807 	sub.w	r8, r6, r7
 80025a2:	600f      	str	r7, [r1, #0]
 80025a4:	608b      	str	r3, [r1, #8]
 80025a6:	f1b8 0f00 	cmp.w	r8, #0
 80025aa:	dd9c      	ble.n	80024e6 <__sflush_r+0x1a>
 80025ac:	4643      	mov	r3, r8
 80025ae:	463a      	mov	r2, r7
 80025b0:	6a21      	ldr	r1, [r4, #32]
 80025b2:	4628      	mov	r0, r5
 80025b4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80025b6:	47b0      	blx	r6
 80025b8:	2800      	cmp	r0, #0
 80025ba:	dc06      	bgt.n	80025ca <__sflush_r+0xfe>
 80025bc:	89a3      	ldrh	r3, [r4, #12]
 80025be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025c2:	81a3      	strh	r3, [r4, #12]
 80025c4:	f04f 30ff 	mov.w	r0, #4294967295
 80025c8:	e78e      	b.n	80024e8 <__sflush_r+0x1c>
 80025ca:	4407      	add	r7, r0
 80025cc:	eba8 0800 	sub.w	r8, r8, r0
 80025d0:	e7e9      	b.n	80025a6 <__sflush_r+0xda>
 80025d2:	bf00      	nop
 80025d4:	20400001 	.word	0x20400001

080025d8 <_fflush_r>:
 80025d8:	b538      	push	{r3, r4, r5, lr}
 80025da:	690b      	ldr	r3, [r1, #16]
 80025dc:	4605      	mov	r5, r0
 80025de:	460c      	mov	r4, r1
 80025e0:	b1db      	cbz	r3, 800261a <_fflush_r+0x42>
 80025e2:	b118      	cbz	r0, 80025ec <_fflush_r+0x14>
 80025e4:	6983      	ldr	r3, [r0, #24]
 80025e6:	b90b      	cbnz	r3, 80025ec <_fflush_r+0x14>
 80025e8:	f000 f860 	bl	80026ac <__sinit>
 80025ec:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <_fflush_r+0x48>)
 80025ee:	429c      	cmp	r4, r3
 80025f0:	d109      	bne.n	8002606 <_fflush_r+0x2e>
 80025f2:	686c      	ldr	r4, [r5, #4]
 80025f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80025f8:	b17b      	cbz	r3, 800261a <_fflush_r+0x42>
 80025fa:	4621      	mov	r1, r4
 80025fc:	4628      	mov	r0, r5
 80025fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002602:	f7ff bf63 	b.w	80024cc <__sflush_r>
 8002606:	4b07      	ldr	r3, [pc, #28]	; (8002624 <_fflush_r+0x4c>)
 8002608:	429c      	cmp	r4, r3
 800260a:	d101      	bne.n	8002610 <_fflush_r+0x38>
 800260c:	68ac      	ldr	r4, [r5, #8]
 800260e:	e7f1      	b.n	80025f4 <_fflush_r+0x1c>
 8002610:	4b05      	ldr	r3, [pc, #20]	; (8002628 <_fflush_r+0x50>)
 8002612:	429c      	cmp	r4, r3
 8002614:	bf08      	it	eq
 8002616:	68ec      	ldreq	r4, [r5, #12]
 8002618:	e7ec      	b.n	80025f4 <_fflush_r+0x1c>
 800261a:	2000      	movs	r0, #0
 800261c:	bd38      	pop	{r3, r4, r5, pc}
 800261e:	bf00      	nop
 8002620:	08002bc0 	.word	0x08002bc0
 8002624:	08002be0 	.word	0x08002be0
 8002628:	08002ba0 	.word	0x08002ba0

0800262c <std>:
 800262c:	2300      	movs	r3, #0
 800262e:	b510      	push	{r4, lr}
 8002630:	4604      	mov	r4, r0
 8002632:	e9c0 3300 	strd	r3, r3, [r0]
 8002636:	6083      	str	r3, [r0, #8]
 8002638:	8181      	strh	r1, [r0, #12]
 800263a:	6643      	str	r3, [r0, #100]	; 0x64
 800263c:	81c2      	strh	r2, [r0, #14]
 800263e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002642:	6183      	str	r3, [r0, #24]
 8002644:	4619      	mov	r1, r3
 8002646:	2208      	movs	r2, #8
 8002648:	305c      	adds	r0, #92	; 0x5c
 800264a:	f7ff fe13 	bl	8002274 <memset>
 800264e:	4b05      	ldr	r3, [pc, #20]	; (8002664 <std+0x38>)
 8002650:	6224      	str	r4, [r4, #32]
 8002652:	6263      	str	r3, [r4, #36]	; 0x24
 8002654:	4b04      	ldr	r3, [pc, #16]	; (8002668 <std+0x3c>)
 8002656:	62a3      	str	r3, [r4, #40]	; 0x28
 8002658:	4b04      	ldr	r3, [pc, #16]	; (800266c <std+0x40>)
 800265a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800265c:	4b04      	ldr	r3, [pc, #16]	; (8002670 <std+0x44>)
 800265e:	6323      	str	r3, [r4, #48]	; 0x30
 8002660:	bd10      	pop	{r4, pc}
 8002662:	bf00      	nop
 8002664:	080029f5 	.word	0x080029f5
 8002668:	08002a17 	.word	0x08002a17
 800266c:	08002a4f 	.word	0x08002a4f
 8002670:	08002a73 	.word	0x08002a73

08002674 <_cleanup_r>:
 8002674:	4901      	ldr	r1, [pc, #4]	; (800267c <_cleanup_r+0x8>)
 8002676:	f000 b885 	b.w	8002784 <_fwalk_reent>
 800267a:	bf00      	nop
 800267c:	080025d9 	.word	0x080025d9

08002680 <__sfmoreglue>:
 8002680:	b570      	push	{r4, r5, r6, lr}
 8002682:	2568      	movs	r5, #104	; 0x68
 8002684:	1e4a      	subs	r2, r1, #1
 8002686:	4355      	muls	r5, r2
 8002688:	460e      	mov	r6, r1
 800268a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800268e:	f000 f947 	bl	8002920 <_malloc_r>
 8002692:	4604      	mov	r4, r0
 8002694:	b140      	cbz	r0, 80026a8 <__sfmoreglue+0x28>
 8002696:	2100      	movs	r1, #0
 8002698:	e9c0 1600 	strd	r1, r6, [r0]
 800269c:	300c      	adds	r0, #12
 800269e:	60a0      	str	r0, [r4, #8]
 80026a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80026a4:	f7ff fde6 	bl	8002274 <memset>
 80026a8:	4620      	mov	r0, r4
 80026aa:	bd70      	pop	{r4, r5, r6, pc}

080026ac <__sinit>:
 80026ac:	6983      	ldr	r3, [r0, #24]
 80026ae:	b510      	push	{r4, lr}
 80026b0:	4604      	mov	r4, r0
 80026b2:	bb33      	cbnz	r3, 8002702 <__sinit+0x56>
 80026b4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80026b8:	6503      	str	r3, [r0, #80]	; 0x50
 80026ba:	4b12      	ldr	r3, [pc, #72]	; (8002704 <__sinit+0x58>)
 80026bc:	4a12      	ldr	r2, [pc, #72]	; (8002708 <__sinit+0x5c>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	6282      	str	r2, [r0, #40]	; 0x28
 80026c2:	4298      	cmp	r0, r3
 80026c4:	bf04      	itt	eq
 80026c6:	2301      	moveq	r3, #1
 80026c8:	6183      	streq	r3, [r0, #24]
 80026ca:	f000 f81f 	bl	800270c <__sfp>
 80026ce:	6060      	str	r0, [r4, #4]
 80026d0:	4620      	mov	r0, r4
 80026d2:	f000 f81b 	bl	800270c <__sfp>
 80026d6:	60a0      	str	r0, [r4, #8]
 80026d8:	4620      	mov	r0, r4
 80026da:	f000 f817 	bl	800270c <__sfp>
 80026de:	2200      	movs	r2, #0
 80026e0:	60e0      	str	r0, [r4, #12]
 80026e2:	2104      	movs	r1, #4
 80026e4:	6860      	ldr	r0, [r4, #4]
 80026e6:	f7ff ffa1 	bl	800262c <std>
 80026ea:	2201      	movs	r2, #1
 80026ec:	2109      	movs	r1, #9
 80026ee:	68a0      	ldr	r0, [r4, #8]
 80026f0:	f7ff ff9c 	bl	800262c <std>
 80026f4:	2202      	movs	r2, #2
 80026f6:	2112      	movs	r1, #18
 80026f8:	68e0      	ldr	r0, [r4, #12]
 80026fa:	f7ff ff97 	bl	800262c <std>
 80026fe:	2301      	movs	r3, #1
 8002700:	61a3      	str	r3, [r4, #24]
 8002702:	bd10      	pop	{r4, pc}
 8002704:	08002b9c 	.word	0x08002b9c
 8002708:	08002675 	.word	0x08002675

0800270c <__sfp>:
 800270c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800270e:	4b1b      	ldr	r3, [pc, #108]	; (800277c <__sfp+0x70>)
 8002710:	4607      	mov	r7, r0
 8002712:	681e      	ldr	r6, [r3, #0]
 8002714:	69b3      	ldr	r3, [r6, #24]
 8002716:	b913      	cbnz	r3, 800271e <__sfp+0x12>
 8002718:	4630      	mov	r0, r6
 800271a:	f7ff ffc7 	bl	80026ac <__sinit>
 800271e:	3648      	adds	r6, #72	; 0x48
 8002720:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002724:	3b01      	subs	r3, #1
 8002726:	d503      	bpl.n	8002730 <__sfp+0x24>
 8002728:	6833      	ldr	r3, [r6, #0]
 800272a:	b133      	cbz	r3, 800273a <__sfp+0x2e>
 800272c:	6836      	ldr	r6, [r6, #0]
 800272e:	e7f7      	b.n	8002720 <__sfp+0x14>
 8002730:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002734:	b16d      	cbz	r5, 8002752 <__sfp+0x46>
 8002736:	3468      	adds	r4, #104	; 0x68
 8002738:	e7f4      	b.n	8002724 <__sfp+0x18>
 800273a:	2104      	movs	r1, #4
 800273c:	4638      	mov	r0, r7
 800273e:	f7ff ff9f 	bl	8002680 <__sfmoreglue>
 8002742:	6030      	str	r0, [r6, #0]
 8002744:	2800      	cmp	r0, #0
 8002746:	d1f1      	bne.n	800272c <__sfp+0x20>
 8002748:	230c      	movs	r3, #12
 800274a:	4604      	mov	r4, r0
 800274c:	603b      	str	r3, [r7, #0]
 800274e:	4620      	mov	r0, r4
 8002750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002752:	4b0b      	ldr	r3, [pc, #44]	; (8002780 <__sfp+0x74>)
 8002754:	6665      	str	r5, [r4, #100]	; 0x64
 8002756:	e9c4 5500 	strd	r5, r5, [r4]
 800275a:	60a5      	str	r5, [r4, #8]
 800275c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002760:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002764:	2208      	movs	r2, #8
 8002766:	4629      	mov	r1, r5
 8002768:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800276c:	f7ff fd82 	bl	8002274 <memset>
 8002770:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002774:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002778:	e7e9      	b.n	800274e <__sfp+0x42>
 800277a:	bf00      	nop
 800277c:	08002b9c 	.word	0x08002b9c
 8002780:	ffff0001 	.word	0xffff0001

08002784 <_fwalk_reent>:
 8002784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002788:	4680      	mov	r8, r0
 800278a:	4689      	mov	r9, r1
 800278c:	2600      	movs	r6, #0
 800278e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002792:	b914      	cbnz	r4, 800279a <_fwalk_reent+0x16>
 8002794:	4630      	mov	r0, r6
 8002796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800279a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800279e:	3f01      	subs	r7, #1
 80027a0:	d501      	bpl.n	80027a6 <_fwalk_reent+0x22>
 80027a2:	6824      	ldr	r4, [r4, #0]
 80027a4:	e7f5      	b.n	8002792 <_fwalk_reent+0xe>
 80027a6:	89ab      	ldrh	r3, [r5, #12]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d907      	bls.n	80027bc <_fwalk_reent+0x38>
 80027ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80027b0:	3301      	adds	r3, #1
 80027b2:	d003      	beq.n	80027bc <_fwalk_reent+0x38>
 80027b4:	4629      	mov	r1, r5
 80027b6:	4640      	mov	r0, r8
 80027b8:	47c8      	blx	r9
 80027ba:	4306      	orrs	r6, r0
 80027bc:	3568      	adds	r5, #104	; 0x68
 80027be:	e7ee      	b.n	800279e <_fwalk_reent+0x1a>

080027c0 <__swhatbuf_r>:
 80027c0:	b570      	push	{r4, r5, r6, lr}
 80027c2:	460e      	mov	r6, r1
 80027c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027c8:	b096      	sub	sp, #88	; 0x58
 80027ca:	2900      	cmp	r1, #0
 80027cc:	4614      	mov	r4, r2
 80027ce:	461d      	mov	r5, r3
 80027d0:	da07      	bge.n	80027e2 <__swhatbuf_r+0x22>
 80027d2:	2300      	movs	r3, #0
 80027d4:	602b      	str	r3, [r5, #0]
 80027d6:	89b3      	ldrh	r3, [r6, #12]
 80027d8:	061a      	lsls	r2, r3, #24
 80027da:	d410      	bmi.n	80027fe <__swhatbuf_r+0x3e>
 80027dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027e0:	e00e      	b.n	8002800 <__swhatbuf_r+0x40>
 80027e2:	466a      	mov	r2, sp
 80027e4:	f000 f96c 	bl	8002ac0 <_fstat_r>
 80027e8:	2800      	cmp	r0, #0
 80027ea:	dbf2      	blt.n	80027d2 <__swhatbuf_r+0x12>
 80027ec:	9a01      	ldr	r2, [sp, #4]
 80027ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80027f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80027f6:	425a      	negs	r2, r3
 80027f8:	415a      	adcs	r2, r3
 80027fa:	602a      	str	r2, [r5, #0]
 80027fc:	e7ee      	b.n	80027dc <__swhatbuf_r+0x1c>
 80027fe:	2340      	movs	r3, #64	; 0x40
 8002800:	2000      	movs	r0, #0
 8002802:	6023      	str	r3, [r4, #0]
 8002804:	b016      	add	sp, #88	; 0x58
 8002806:	bd70      	pop	{r4, r5, r6, pc}

08002808 <__smakebuf_r>:
 8002808:	898b      	ldrh	r3, [r1, #12]
 800280a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800280c:	079d      	lsls	r5, r3, #30
 800280e:	4606      	mov	r6, r0
 8002810:	460c      	mov	r4, r1
 8002812:	d507      	bpl.n	8002824 <__smakebuf_r+0x1c>
 8002814:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002818:	6023      	str	r3, [r4, #0]
 800281a:	6123      	str	r3, [r4, #16]
 800281c:	2301      	movs	r3, #1
 800281e:	6163      	str	r3, [r4, #20]
 8002820:	b002      	add	sp, #8
 8002822:	bd70      	pop	{r4, r5, r6, pc}
 8002824:	ab01      	add	r3, sp, #4
 8002826:	466a      	mov	r2, sp
 8002828:	f7ff ffca 	bl	80027c0 <__swhatbuf_r>
 800282c:	9900      	ldr	r1, [sp, #0]
 800282e:	4605      	mov	r5, r0
 8002830:	4630      	mov	r0, r6
 8002832:	f000 f875 	bl	8002920 <_malloc_r>
 8002836:	b948      	cbnz	r0, 800284c <__smakebuf_r+0x44>
 8002838:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800283c:	059a      	lsls	r2, r3, #22
 800283e:	d4ef      	bmi.n	8002820 <__smakebuf_r+0x18>
 8002840:	f023 0303 	bic.w	r3, r3, #3
 8002844:	f043 0302 	orr.w	r3, r3, #2
 8002848:	81a3      	strh	r3, [r4, #12]
 800284a:	e7e3      	b.n	8002814 <__smakebuf_r+0xc>
 800284c:	4b0d      	ldr	r3, [pc, #52]	; (8002884 <__smakebuf_r+0x7c>)
 800284e:	62b3      	str	r3, [r6, #40]	; 0x28
 8002850:	89a3      	ldrh	r3, [r4, #12]
 8002852:	6020      	str	r0, [r4, #0]
 8002854:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002858:	81a3      	strh	r3, [r4, #12]
 800285a:	9b00      	ldr	r3, [sp, #0]
 800285c:	6120      	str	r0, [r4, #16]
 800285e:	6163      	str	r3, [r4, #20]
 8002860:	9b01      	ldr	r3, [sp, #4]
 8002862:	b15b      	cbz	r3, 800287c <__smakebuf_r+0x74>
 8002864:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002868:	4630      	mov	r0, r6
 800286a:	f000 f93b 	bl	8002ae4 <_isatty_r>
 800286e:	b128      	cbz	r0, 800287c <__smakebuf_r+0x74>
 8002870:	89a3      	ldrh	r3, [r4, #12]
 8002872:	f023 0303 	bic.w	r3, r3, #3
 8002876:	f043 0301 	orr.w	r3, r3, #1
 800287a:	81a3      	strh	r3, [r4, #12]
 800287c:	89a3      	ldrh	r3, [r4, #12]
 800287e:	431d      	orrs	r5, r3
 8002880:	81a5      	strh	r5, [r4, #12]
 8002882:	e7cd      	b.n	8002820 <__smakebuf_r+0x18>
 8002884:	08002675 	.word	0x08002675

08002888 <_free_r>:
 8002888:	b538      	push	{r3, r4, r5, lr}
 800288a:	4605      	mov	r5, r0
 800288c:	2900      	cmp	r1, #0
 800288e:	d043      	beq.n	8002918 <_free_r+0x90>
 8002890:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002894:	1f0c      	subs	r4, r1, #4
 8002896:	2b00      	cmp	r3, #0
 8002898:	bfb8      	it	lt
 800289a:	18e4      	addlt	r4, r4, r3
 800289c:	f000 f944 	bl	8002b28 <__malloc_lock>
 80028a0:	4a1e      	ldr	r2, [pc, #120]	; (800291c <_free_r+0x94>)
 80028a2:	6813      	ldr	r3, [r2, #0]
 80028a4:	4610      	mov	r0, r2
 80028a6:	b933      	cbnz	r3, 80028b6 <_free_r+0x2e>
 80028a8:	6063      	str	r3, [r4, #4]
 80028aa:	6014      	str	r4, [r2, #0]
 80028ac:	4628      	mov	r0, r5
 80028ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80028b2:	f000 b93a 	b.w	8002b2a <__malloc_unlock>
 80028b6:	42a3      	cmp	r3, r4
 80028b8:	d90b      	bls.n	80028d2 <_free_r+0x4a>
 80028ba:	6821      	ldr	r1, [r4, #0]
 80028bc:	1862      	adds	r2, r4, r1
 80028be:	4293      	cmp	r3, r2
 80028c0:	bf01      	itttt	eq
 80028c2:	681a      	ldreq	r2, [r3, #0]
 80028c4:	685b      	ldreq	r3, [r3, #4]
 80028c6:	1852      	addeq	r2, r2, r1
 80028c8:	6022      	streq	r2, [r4, #0]
 80028ca:	6063      	str	r3, [r4, #4]
 80028cc:	6004      	str	r4, [r0, #0]
 80028ce:	e7ed      	b.n	80028ac <_free_r+0x24>
 80028d0:	4613      	mov	r3, r2
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	b10a      	cbz	r2, 80028da <_free_r+0x52>
 80028d6:	42a2      	cmp	r2, r4
 80028d8:	d9fa      	bls.n	80028d0 <_free_r+0x48>
 80028da:	6819      	ldr	r1, [r3, #0]
 80028dc:	1858      	adds	r0, r3, r1
 80028de:	42a0      	cmp	r0, r4
 80028e0:	d10b      	bne.n	80028fa <_free_r+0x72>
 80028e2:	6820      	ldr	r0, [r4, #0]
 80028e4:	4401      	add	r1, r0
 80028e6:	1858      	adds	r0, r3, r1
 80028e8:	4282      	cmp	r2, r0
 80028ea:	6019      	str	r1, [r3, #0]
 80028ec:	d1de      	bne.n	80028ac <_free_r+0x24>
 80028ee:	6810      	ldr	r0, [r2, #0]
 80028f0:	6852      	ldr	r2, [r2, #4]
 80028f2:	4401      	add	r1, r0
 80028f4:	6019      	str	r1, [r3, #0]
 80028f6:	605a      	str	r2, [r3, #4]
 80028f8:	e7d8      	b.n	80028ac <_free_r+0x24>
 80028fa:	d902      	bls.n	8002902 <_free_r+0x7a>
 80028fc:	230c      	movs	r3, #12
 80028fe:	602b      	str	r3, [r5, #0]
 8002900:	e7d4      	b.n	80028ac <_free_r+0x24>
 8002902:	6820      	ldr	r0, [r4, #0]
 8002904:	1821      	adds	r1, r4, r0
 8002906:	428a      	cmp	r2, r1
 8002908:	bf01      	itttt	eq
 800290a:	6811      	ldreq	r1, [r2, #0]
 800290c:	6852      	ldreq	r2, [r2, #4]
 800290e:	1809      	addeq	r1, r1, r0
 8002910:	6021      	streq	r1, [r4, #0]
 8002912:	6062      	str	r2, [r4, #4]
 8002914:	605c      	str	r4, [r3, #4]
 8002916:	e7c9      	b.n	80028ac <_free_r+0x24>
 8002918:	bd38      	pop	{r3, r4, r5, pc}
 800291a:	bf00      	nop
 800291c:	20000090 	.word	0x20000090

08002920 <_malloc_r>:
 8002920:	b570      	push	{r4, r5, r6, lr}
 8002922:	1ccd      	adds	r5, r1, #3
 8002924:	f025 0503 	bic.w	r5, r5, #3
 8002928:	3508      	adds	r5, #8
 800292a:	2d0c      	cmp	r5, #12
 800292c:	bf38      	it	cc
 800292e:	250c      	movcc	r5, #12
 8002930:	2d00      	cmp	r5, #0
 8002932:	4606      	mov	r6, r0
 8002934:	db01      	blt.n	800293a <_malloc_r+0x1a>
 8002936:	42a9      	cmp	r1, r5
 8002938:	d903      	bls.n	8002942 <_malloc_r+0x22>
 800293a:	230c      	movs	r3, #12
 800293c:	6033      	str	r3, [r6, #0]
 800293e:	2000      	movs	r0, #0
 8002940:	bd70      	pop	{r4, r5, r6, pc}
 8002942:	f000 f8f1 	bl	8002b28 <__malloc_lock>
 8002946:	4a21      	ldr	r2, [pc, #132]	; (80029cc <_malloc_r+0xac>)
 8002948:	6814      	ldr	r4, [r2, #0]
 800294a:	4621      	mov	r1, r4
 800294c:	b991      	cbnz	r1, 8002974 <_malloc_r+0x54>
 800294e:	4c20      	ldr	r4, [pc, #128]	; (80029d0 <_malloc_r+0xb0>)
 8002950:	6823      	ldr	r3, [r4, #0]
 8002952:	b91b      	cbnz	r3, 800295c <_malloc_r+0x3c>
 8002954:	4630      	mov	r0, r6
 8002956:	f000 f83d 	bl	80029d4 <_sbrk_r>
 800295a:	6020      	str	r0, [r4, #0]
 800295c:	4629      	mov	r1, r5
 800295e:	4630      	mov	r0, r6
 8002960:	f000 f838 	bl	80029d4 <_sbrk_r>
 8002964:	1c43      	adds	r3, r0, #1
 8002966:	d124      	bne.n	80029b2 <_malloc_r+0x92>
 8002968:	230c      	movs	r3, #12
 800296a:	4630      	mov	r0, r6
 800296c:	6033      	str	r3, [r6, #0]
 800296e:	f000 f8dc 	bl	8002b2a <__malloc_unlock>
 8002972:	e7e4      	b.n	800293e <_malloc_r+0x1e>
 8002974:	680b      	ldr	r3, [r1, #0]
 8002976:	1b5b      	subs	r3, r3, r5
 8002978:	d418      	bmi.n	80029ac <_malloc_r+0x8c>
 800297a:	2b0b      	cmp	r3, #11
 800297c:	d90f      	bls.n	800299e <_malloc_r+0x7e>
 800297e:	600b      	str	r3, [r1, #0]
 8002980:	18cc      	adds	r4, r1, r3
 8002982:	50cd      	str	r5, [r1, r3]
 8002984:	4630      	mov	r0, r6
 8002986:	f000 f8d0 	bl	8002b2a <__malloc_unlock>
 800298a:	f104 000b 	add.w	r0, r4, #11
 800298e:	1d23      	adds	r3, r4, #4
 8002990:	f020 0007 	bic.w	r0, r0, #7
 8002994:	1ac3      	subs	r3, r0, r3
 8002996:	d0d3      	beq.n	8002940 <_malloc_r+0x20>
 8002998:	425a      	negs	r2, r3
 800299a:	50e2      	str	r2, [r4, r3]
 800299c:	e7d0      	b.n	8002940 <_malloc_r+0x20>
 800299e:	684b      	ldr	r3, [r1, #4]
 80029a0:	428c      	cmp	r4, r1
 80029a2:	bf16      	itet	ne
 80029a4:	6063      	strne	r3, [r4, #4]
 80029a6:	6013      	streq	r3, [r2, #0]
 80029a8:	460c      	movne	r4, r1
 80029aa:	e7eb      	b.n	8002984 <_malloc_r+0x64>
 80029ac:	460c      	mov	r4, r1
 80029ae:	6849      	ldr	r1, [r1, #4]
 80029b0:	e7cc      	b.n	800294c <_malloc_r+0x2c>
 80029b2:	1cc4      	adds	r4, r0, #3
 80029b4:	f024 0403 	bic.w	r4, r4, #3
 80029b8:	42a0      	cmp	r0, r4
 80029ba:	d005      	beq.n	80029c8 <_malloc_r+0xa8>
 80029bc:	1a21      	subs	r1, r4, r0
 80029be:	4630      	mov	r0, r6
 80029c0:	f000 f808 	bl	80029d4 <_sbrk_r>
 80029c4:	3001      	adds	r0, #1
 80029c6:	d0cf      	beq.n	8002968 <_malloc_r+0x48>
 80029c8:	6025      	str	r5, [r4, #0]
 80029ca:	e7db      	b.n	8002984 <_malloc_r+0x64>
 80029cc:	20000090 	.word	0x20000090
 80029d0:	20000094 	.word	0x20000094

080029d4 <_sbrk_r>:
 80029d4:	b538      	push	{r3, r4, r5, lr}
 80029d6:	2300      	movs	r3, #0
 80029d8:	4c05      	ldr	r4, [pc, #20]	; (80029f0 <_sbrk_r+0x1c>)
 80029da:	4605      	mov	r5, r0
 80029dc:	4608      	mov	r0, r1
 80029de:	6023      	str	r3, [r4, #0]
 80029e0:	f7fd fd62 	bl	80004a8 <_sbrk>
 80029e4:	1c43      	adds	r3, r0, #1
 80029e6:	d102      	bne.n	80029ee <_sbrk_r+0x1a>
 80029e8:	6823      	ldr	r3, [r4, #0]
 80029ea:	b103      	cbz	r3, 80029ee <_sbrk_r+0x1a>
 80029ec:	602b      	str	r3, [r5, #0]
 80029ee:	bd38      	pop	{r3, r4, r5, pc}
 80029f0:	20000164 	.word	0x20000164

080029f4 <__sread>:
 80029f4:	b510      	push	{r4, lr}
 80029f6:	460c      	mov	r4, r1
 80029f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029fc:	f000 f896 	bl	8002b2c <_read_r>
 8002a00:	2800      	cmp	r0, #0
 8002a02:	bfab      	itete	ge
 8002a04:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002a06:	89a3      	ldrhlt	r3, [r4, #12]
 8002a08:	181b      	addge	r3, r3, r0
 8002a0a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002a0e:	bfac      	ite	ge
 8002a10:	6563      	strge	r3, [r4, #84]	; 0x54
 8002a12:	81a3      	strhlt	r3, [r4, #12]
 8002a14:	bd10      	pop	{r4, pc}

08002a16 <__swrite>:
 8002a16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a1a:	461f      	mov	r7, r3
 8002a1c:	898b      	ldrh	r3, [r1, #12]
 8002a1e:	4605      	mov	r5, r0
 8002a20:	05db      	lsls	r3, r3, #23
 8002a22:	460c      	mov	r4, r1
 8002a24:	4616      	mov	r6, r2
 8002a26:	d505      	bpl.n	8002a34 <__swrite+0x1e>
 8002a28:	2302      	movs	r3, #2
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a30:	f000 f868 	bl	8002b04 <_lseek_r>
 8002a34:	89a3      	ldrh	r3, [r4, #12]
 8002a36:	4632      	mov	r2, r6
 8002a38:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002a3c:	81a3      	strh	r3, [r4, #12]
 8002a3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a42:	463b      	mov	r3, r7
 8002a44:	4628      	mov	r0, r5
 8002a46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002a4a:	f000 b817 	b.w	8002a7c <_write_r>

08002a4e <__sseek>:
 8002a4e:	b510      	push	{r4, lr}
 8002a50:	460c      	mov	r4, r1
 8002a52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a56:	f000 f855 	bl	8002b04 <_lseek_r>
 8002a5a:	1c43      	adds	r3, r0, #1
 8002a5c:	89a3      	ldrh	r3, [r4, #12]
 8002a5e:	bf15      	itete	ne
 8002a60:	6560      	strne	r0, [r4, #84]	; 0x54
 8002a62:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002a66:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002a6a:	81a3      	strheq	r3, [r4, #12]
 8002a6c:	bf18      	it	ne
 8002a6e:	81a3      	strhne	r3, [r4, #12]
 8002a70:	bd10      	pop	{r4, pc}

08002a72 <__sclose>:
 8002a72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a76:	f000 b813 	b.w	8002aa0 <_close_r>
	...

08002a7c <_write_r>:
 8002a7c:	b538      	push	{r3, r4, r5, lr}
 8002a7e:	4605      	mov	r5, r0
 8002a80:	4608      	mov	r0, r1
 8002a82:	4611      	mov	r1, r2
 8002a84:	2200      	movs	r2, #0
 8002a86:	4c05      	ldr	r4, [pc, #20]	; (8002a9c <_write_r+0x20>)
 8002a88:	6022      	str	r2, [r4, #0]
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	f7fd fbcc 	bl	8000228 <_write>
 8002a90:	1c43      	adds	r3, r0, #1
 8002a92:	d102      	bne.n	8002a9a <_write_r+0x1e>
 8002a94:	6823      	ldr	r3, [r4, #0]
 8002a96:	b103      	cbz	r3, 8002a9a <_write_r+0x1e>
 8002a98:	602b      	str	r3, [r5, #0]
 8002a9a:	bd38      	pop	{r3, r4, r5, pc}
 8002a9c:	20000164 	.word	0x20000164

08002aa0 <_close_r>:
 8002aa0:	b538      	push	{r3, r4, r5, lr}
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	4c05      	ldr	r4, [pc, #20]	; (8002abc <_close_r+0x1c>)
 8002aa6:	4605      	mov	r5, r0
 8002aa8:	4608      	mov	r0, r1
 8002aaa:	6023      	str	r3, [r4, #0]
 8002aac:	f7fd fccb 	bl	8000446 <_close>
 8002ab0:	1c43      	adds	r3, r0, #1
 8002ab2:	d102      	bne.n	8002aba <_close_r+0x1a>
 8002ab4:	6823      	ldr	r3, [r4, #0]
 8002ab6:	b103      	cbz	r3, 8002aba <_close_r+0x1a>
 8002ab8:	602b      	str	r3, [r5, #0]
 8002aba:	bd38      	pop	{r3, r4, r5, pc}
 8002abc:	20000164 	.word	0x20000164

08002ac0 <_fstat_r>:
 8002ac0:	b538      	push	{r3, r4, r5, lr}
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	4c06      	ldr	r4, [pc, #24]	; (8002ae0 <_fstat_r+0x20>)
 8002ac6:	4605      	mov	r5, r0
 8002ac8:	4608      	mov	r0, r1
 8002aca:	4611      	mov	r1, r2
 8002acc:	6023      	str	r3, [r4, #0]
 8002ace:	f7fd fcc5 	bl	800045c <_fstat>
 8002ad2:	1c43      	adds	r3, r0, #1
 8002ad4:	d102      	bne.n	8002adc <_fstat_r+0x1c>
 8002ad6:	6823      	ldr	r3, [r4, #0]
 8002ad8:	b103      	cbz	r3, 8002adc <_fstat_r+0x1c>
 8002ada:	602b      	str	r3, [r5, #0]
 8002adc:	bd38      	pop	{r3, r4, r5, pc}
 8002ade:	bf00      	nop
 8002ae0:	20000164 	.word	0x20000164

08002ae4 <_isatty_r>:
 8002ae4:	b538      	push	{r3, r4, r5, lr}
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	4c05      	ldr	r4, [pc, #20]	; (8002b00 <_isatty_r+0x1c>)
 8002aea:	4605      	mov	r5, r0
 8002aec:	4608      	mov	r0, r1
 8002aee:	6023      	str	r3, [r4, #0]
 8002af0:	f7fd fcc3 	bl	800047a <_isatty>
 8002af4:	1c43      	adds	r3, r0, #1
 8002af6:	d102      	bne.n	8002afe <_isatty_r+0x1a>
 8002af8:	6823      	ldr	r3, [r4, #0]
 8002afa:	b103      	cbz	r3, 8002afe <_isatty_r+0x1a>
 8002afc:	602b      	str	r3, [r5, #0]
 8002afe:	bd38      	pop	{r3, r4, r5, pc}
 8002b00:	20000164 	.word	0x20000164

08002b04 <_lseek_r>:
 8002b04:	b538      	push	{r3, r4, r5, lr}
 8002b06:	4605      	mov	r5, r0
 8002b08:	4608      	mov	r0, r1
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	4c05      	ldr	r4, [pc, #20]	; (8002b24 <_lseek_r+0x20>)
 8002b10:	6022      	str	r2, [r4, #0]
 8002b12:	461a      	mov	r2, r3
 8002b14:	f7fd fcbb 	bl	800048e <_lseek>
 8002b18:	1c43      	adds	r3, r0, #1
 8002b1a:	d102      	bne.n	8002b22 <_lseek_r+0x1e>
 8002b1c:	6823      	ldr	r3, [r4, #0]
 8002b1e:	b103      	cbz	r3, 8002b22 <_lseek_r+0x1e>
 8002b20:	602b      	str	r3, [r5, #0]
 8002b22:	bd38      	pop	{r3, r4, r5, pc}
 8002b24:	20000164 	.word	0x20000164

08002b28 <__malloc_lock>:
 8002b28:	4770      	bx	lr

08002b2a <__malloc_unlock>:
 8002b2a:	4770      	bx	lr

08002b2c <_read_r>:
 8002b2c:	b538      	push	{r3, r4, r5, lr}
 8002b2e:	4605      	mov	r5, r0
 8002b30:	4608      	mov	r0, r1
 8002b32:	4611      	mov	r1, r2
 8002b34:	2200      	movs	r2, #0
 8002b36:	4c05      	ldr	r4, [pc, #20]	; (8002b4c <_read_r+0x20>)
 8002b38:	6022      	str	r2, [r4, #0]
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	f7fd fc66 	bl	800040c <_read>
 8002b40:	1c43      	adds	r3, r0, #1
 8002b42:	d102      	bne.n	8002b4a <_read_r+0x1e>
 8002b44:	6823      	ldr	r3, [r4, #0]
 8002b46:	b103      	cbz	r3, 8002b4a <_read_r+0x1e>
 8002b48:	602b      	str	r3, [r5, #0]
 8002b4a:	bd38      	pop	{r3, r4, r5, pc}
 8002b4c:	20000164 	.word	0x20000164

08002b50 <_init>:
 8002b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b52:	bf00      	nop
 8002b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b56:	bc08      	pop	{r3}
 8002b58:	469e      	mov	lr, r3
 8002b5a:	4770      	bx	lr

08002b5c <_fini>:
 8002b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b5e:	bf00      	nop
 8002b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b62:	bc08      	pop	{r3}
 8002b64:	469e      	mov	lr, r3
 8002b66:	4770      	bx	lr
