
ynotag.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011250  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f68  08011310  08011310  00012310  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012278  08012278  00016c64  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012278  08012278  00013278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012280  08012280  00016c64  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012280  08012280  00013280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012284  08012284  00013284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00002c64  20000000  08012288  00014000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          00001470  20002c64  08014eec  00016c64  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200040d4  08014eec  000170d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00016c64  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cceb  00000000  00000000  00016c8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c63  00000000  00000000  00033977  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a70  00000000  00000000  000375e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000156a  00000000  00000000  00039050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000205a3  00000000  00000000  0003a5ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020b14  00000000  00000000  0005ab5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc115  00000000  00000000  0007b671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00147786  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007970  00000000  00000000  001477cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  0014f13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20002c64 	.word	0x20002c64
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080112e4 	.word	0x080112e4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20002c68 	.word	0x20002c68
 8000104:	080112e4 	.word	0x080112e4

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f002 f9f3 	bl	800283c <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f002 f937 	bl	80026d4 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f002 f9e5 	bl	800283c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f002 f9db 	bl	800283c <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f002 f961 	bl	800275c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f002 f957 	bl	800275c <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	0008      	movs	r0, r1
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fd6b 	bl	8000fa0 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 fcf3 	bl	8000ec0 <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fd5d 	bl	8000fa0 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fd53 	bl	8000fa0 <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fd01 	bl	8000f10 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fcf7 	bl	8000f10 <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			@ (mov r8, r8)

08000530 <__aeabi_uldivmod>:
 8000530:	2b00      	cmp	r3, #0
 8000532:	d111      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000534:	2a00      	cmp	r2, #0
 8000536:	d10f      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000538:	2900      	cmp	r1, #0
 800053a:	d100      	bne.n	800053e <__aeabi_uldivmod+0xe>
 800053c:	2800      	cmp	r0, #0
 800053e:	d002      	beq.n	8000546 <__aeabi_uldivmod+0x16>
 8000540:	2100      	movs	r1, #0
 8000542:	43c9      	mvns	r1, r1
 8000544:	0008      	movs	r0, r1
 8000546:	b407      	push	{r0, r1, r2}
 8000548:	4802      	ldr	r0, [pc, #8]	@ (8000554 <__aeabi_uldivmod+0x24>)
 800054a:	a102      	add	r1, pc, #8	@ (adr r1, 8000554 <__aeabi_uldivmod+0x24>)
 800054c:	1840      	adds	r0, r0, r1
 800054e:	9002      	str	r0, [sp, #8]
 8000550:	bd03      	pop	{r0, r1, pc}
 8000552:	46c0      	nop			@ (mov r8, r8)
 8000554:	fffffee9 	.word	0xfffffee9
 8000558:	b403      	push	{r0, r1}
 800055a:	4668      	mov	r0, sp
 800055c:	b501      	push	{r0, lr}
 800055e:	9802      	ldr	r0, [sp, #8]
 8000560:	f000 f8da 	bl	8000718 <__udivmoddi4>
 8000564:	9b01      	ldr	r3, [sp, #4]
 8000566:	469e      	mov	lr, r3
 8000568:	b002      	add	sp, #8
 800056a:	bc0c      	pop	{r2, r3}
 800056c:	4770      	bx	lr
 800056e:	46c0      	nop			@ (mov r8, r8)

08000570 <__aeabi_lmul>:
 8000570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000572:	46ce      	mov	lr, r9
 8000574:	4699      	mov	r9, r3
 8000576:	0c03      	lsrs	r3, r0, #16
 8000578:	469c      	mov	ip, r3
 800057a:	0413      	lsls	r3, r2, #16
 800057c:	4647      	mov	r7, r8
 800057e:	0c1b      	lsrs	r3, r3, #16
 8000580:	001d      	movs	r5, r3
 8000582:	000e      	movs	r6, r1
 8000584:	4661      	mov	r1, ip
 8000586:	0404      	lsls	r4, r0, #16
 8000588:	0c24      	lsrs	r4, r4, #16
 800058a:	b580      	push	{r7, lr}
 800058c:	0007      	movs	r7, r0
 800058e:	0c10      	lsrs	r0, r2, #16
 8000590:	434b      	muls	r3, r1
 8000592:	4365      	muls	r5, r4
 8000594:	4341      	muls	r1, r0
 8000596:	4360      	muls	r0, r4
 8000598:	0c2c      	lsrs	r4, r5, #16
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	1824      	adds	r4, r4, r0
 800059e:	468c      	mov	ip, r1
 80005a0:	42a3      	cmp	r3, r4
 80005a2:	d903      	bls.n	80005ac <__aeabi_lmul+0x3c>
 80005a4:	2380      	movs	r3, #128	@ 0x80
 80005a6:	025b      	lsls	r3, r3, #9
 80005a8:	4698      	mov	r8, r3
 80005aa:	44c4      	add	ip, r8
 80005ac:	4649      	mov	r1, r9
 80005ae:	4379      	muls	r1, r7
 80005b0:	4356      	muls	r6, r2
 80005b2:	0c23      	lsrs	r3, r4, #16
 80005b4:	042d      	lsls	r5, r5, #16
 80005b6:	0c2d      	lsrs	r5, r5, #16
 80005b8:	1989      	adds	r1, r1, r6
 80005ba:	4463      	add	r3, ip
 80005bc:	0424      	lsls	r4, r4, #16
 80005be:	1960      	adds	r0, r4, r5
 80005c0:	18c9      	adds	r1, r1, r3
 80005c2:	bcc0      	pop	{r6, r7}
 80005c4:	46b9      	mov	r9, r7
 80005c6:	46b0      	mov	r8, r6
 80005c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005ca:	46c0      	nop			@ (mov r8, r8)

080005cc <__aeabi_f2uiz>:
 80005cc:	219e      	movs	r1, #158	@ 0x9e
 80005ce:	b510      	push	{r4, lr}
 80005d0:	05c9      	lsls	r1, r1, #23
 80005d2:	1c04      	adds	r4, r0, #0
 80005d4:	f7ff ffa2 	bl	800051c <__aeabi_fcmpge>
 80005d8:	2800      	cmp	r0, #0
 80005da:	d103      	bne.n	80005e4 <__aeabi_f2uiz+0x18>
 80005dc:	1c20      	adds	r0, r4, #0
 80005de:	f001 f8e5 	bl	80017ac <__aeabi_f2iz>
 80005e2:	bd10      	pop	{r4, pc}
 80005e4:	219e      	movs	r1, #158	@ 0x9e
 80005e6:	1c20      	adds	r0, r4, #0
 80005e8:	05c9      	lsls	r1, r1, #23
 80005ea:	f000 fe7b 	bl	80012e4 <__aeabi_fsub>
 80005ee:	f001 f8dd 	bl	80017ac <__aeabi_f2iz>
 80005f2:	2380      	movs	r3, #128	@ 0x80
 80005f4:	061b      	lsls	r3, r3, #24
 80005f6:	469c      	mov	ip, r3
 80005f8:	4460      	add	r0, ip
 80005fa:	e7f2      	b.n	80005e2 <__aeabi_f2uiz+0x16>

080005fc <__aeabi_d2uiz>:
 80005fc:	b570      	push	{r4, r5, r6, lr}
 80005fe:	2200      	movs	r2, #0
 8000600:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <__aeabi_d2uiz+0x38>)
 8000602:	0004      	movs	r4, r0
 8000604:	000d      	movs	r5, r1
 8000606:	f7ff ff4f 	bl	80004a8 <__aeabi_dcmpge>
 800060a:	2800      	cmp	r0, #0
 800060c:	d104      	bne.n	8000618 <__aeabi_d2uiz+0x1c>
 800060e:	0020      	movs	r0, r4
 8000610:	0029      	movs	r1, r5
 8000612:	f003 f893 	bl	800373c <__aeabi_d2iz>
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	4b06      	ldr	r3, [pc, #24]	@ (8000634 <__aeabi_d2uiz+0x38>)
 800061a:	2200      	movs	r2, #0
 800061c:	0020      	movs	r0, r4
 800061e:	0029      	movs	r1, r5
 8000620:	f002 fc60 	bl	8002ee4 <__aeabi_dsub>
 8000624:	f003 f88a 	bl	800373c <__aeabi_d2iz>
 8000628:	2380      	movs	r3, #128	@ 0x80
 800062a:	061b      	lsls	r3, r3, #24
 800062c:	469c      	mov	ip, r3
 800062e:	4460      	add	r0, ip
 8000630:	e7f1      	b.n	8000616 <__aeabi_d2uiz+0x1a>
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	41e00000 	.word	0x41e00000

08000638 <__aeabi_d2lz>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	2200      	movs	r2, #0
 800063c:	2300      	movs	r3, #0
 800063e:	0004      	movs	r4, r0
 8000640:	000d      	movs	r5, r1
 8000642:	f7ff ff13 	bl	800046c <__aeabi_dcmplt>
 8000646:	2800      	cmp	r0, #0
 8000648:	d108      	bne.n	800065c <__aeabi_d2lz+0x24>
 800064a:	0020      	movs	r0, r4
 800064c:	0029      	movs	r1, r5
 800064e:	f000 f82f 	bl	80006b0 <__aeabi_d2ulz>
 8000652:	0002      	movs	r2, r0
 8000654:	000b      	movs	r3, r1
 8000656:	0010      	movs	r0, r2
 8000658:	0019      	movs	r1, r3
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	2380      	movs	r3, #128	@ 0x80
 800065e:	061b      	lsls	r3, r3, #24
 8000660:	18e9      	adds	r1, r5, r3
 8000662:	0020      	movs	r0, r4
 8000664:	f000 f824 	bl	80006b0 <__aeabi_d2ulz>
 8000668:	2300      	movs	r3, #0
 800066a:	4242      	negs	r2, r0
 800066c:	418b      	sbcs	r3, r1
 800066e:	e7f2      	b.n	8000656 <__aeabi_d2lz+0x1e>

08000670 <__aeabi_f2ulz>:
 8000670:	b570      	push	{r4, r5, r6, lr}
 8000672:	f003 f8f1 	bl	8003858 <__aeabi_f2d>
 8000676:	2200      	movs	r2, #0
 8000678:	4b0b      	ldr	r3, [pc, #44]	@ (80006a8 <__aeabi_f2ulz+0x38>)
 800067a:	000d      	movs	r5, r1
 800067c:	0004      	movs	r4, r0
 800067e:	f002 f94b 	bl	8002918 <__aeabi_dmul>
 8000682:	f7ff ffbb 	bl	80005fc <__aeabi_d2uiz>
 8000686:	0006      	movs	r6, r0
 8000688:	f003 f8c2 	bl	8003810 <__aeabi_ui2d>
 800068c:	2200      	movs	r2, #0
 800068e:	4b07      	ldr	r3, [pc, #28]	@ (80006ac <__aeabi_f2ulz+0x3c>)
 8000690:	f002 f942 	bl	8002918 <__aeabi_dmul>
 8000694:	0002      	movs	r2, r0
 8000696:	000b      	movs	r3, r1
 8000698:	0020      	movs	r0, r4
 800069a:	0029      	movs	r1, r5
 800069c:	f002 fc22 	bl	8002ee4 <__aeabi_dsub>
 80006a0:	f7ff ffac 	bl	80005fc <__aeabi_d2uiz>
 80006a4:	0031      	movs	r1, r6
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	3df00000 	.word	0x3df00000
 80006ac:	41f00000 	.word	0x41f00000

080006b0 <__aeabi_d2ulz>:
 80006b0:	b570      	push	{r4, r5, r6, lr}
 80006b2:	2200      	movs	r2, #0
 80006b4:	4b0b      	ldr	r3, [pc, #44]	@ (80006e4 <__aeabi_d2ulz+0x34>)
 80006b6:	000d      	movs	r5, r1
 80006b8:	0004      	movs	r4, r0
 80006ba:	f002 f92d 	bl	8002918 <__aeabi_dmul>
 80006be:	f7ff ff9d 	bl	80005fc <__aeabi_d2uiz>
 80006c2:	0006      	movs	r6, r0
 80006c4:	f003 f8a4 	bl	8003810 <__aeabi_ui2d>
 80006c8:	2200      	movs	r2, #0
 80006ca:	4b07      	ldr	r3, [pc, #28]	@ (80006e8 <__aeabi_d2ulz+0x38>)
 80006cc:	f002 f924 	bl	8002918 <__aeabi_dmul>
 80006d0:	0002      	movs	r2, r0
 80006d2:	000b      	movs	r3, r1
 80006d4:	0020      	movs	r0, r4
 80006d6:	0029      	movs	r1, r5
 80006d8:	f002 fc04 	bl	8002ee4 <__aeabi_dsub>
 80006dc:	f7ff ff8e 	bl	80005fc <__aeabi_d2uiz>
 80006e0:	0031      	movs	r1, r6
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	3df00000 	.word	0x3df00000
 80006e8:	41f00000 	.word	0x41f00000

080006ec <__aeabi_l2d>:
 80006ec:	b570      	push	{r4, r5, r6, lr}
 80006ee:	0006      	movs	r6, r0
 80006f0:	0008      	movs	r0, r1
 80006f2:	f003 f85f 	bl	80037b4 <__aeabi_i2d>
 80006f6:	2200      	movs	r2, #0
 80006f8:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <__aeabi_l2d+0x28>)
 80006fa:	f002 f90d 	bl	8002918 <__aeabi_dmul>
 80006fe:	000d      	movs	r5, r1
 8000700:	0004      	movs	r4, r0
 8000702:	0030      	movs	r0, r6
 8000704:	f003 f884 	bl	8003810 <__aeabi_ui2d>
 8000708:	002b      	movs	r3, r5
 800070a:	0022      	movs	r2, r4
 800070c:	f001 f904 	bl	8001918 <__aeabi_dadd>
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	46c0      	nop			@ (mov r8, r8)
 8000714:	41f00000 	.word	0x41f00000

08000718 <__udivmoddi4>:
 8000718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800071a:	4657      	mov	r7, sl
 800071c:	464e      	mov	r6, r9
 800071e:	4645      	mov	r5, r8
 8000720:	46de      	mov	lr, fp
 8000722:	b5e0      	push	{r5, r6, r7, lr}
 8000724:	0004      	movs	r4, r0
 8000726:	000d      	movs	r5, r1
 8000728:	4692      	mov	sl, r2
 800072a:	4699      	mov	r9, r3
 800072c:	b083      	sub	sp, #12
 800072e:	428b      	cmp	r3, r1
 8000730:	d830      	bhi.n	8000794 <__udivmoddi4+0x7c>
 8000732:	d02d      	beq.n	8000790 <__udivmoddi4+0x78>
 8000734:	4649      	mov	r1, r9
 8000736:	4650      	mov	r0, sl
 8000738:	f003 f976 	bl	8003a28 <__clzdi2>
 800073c:	0029      	movs	r1, r5
 800073e:	0006      	movs	r6, r0
 8000740:	0020      	movs	r0, r4
 8000742:	f003 f971 	bl	8003a28 <__clzdi2>
 8000746:	1a33      	subs	r3, r6, r0
 8000748:	4698      	mov	r8, r3
 800074a:	3b20      	subs	r3, #32
 800074c:	d434      	bmi.n	80007b8 <__udivmoddi4+0xa0>
 800074e:	469b      	mov	fp, r3
 8000750:	4653      	mov	r3, sl
 8000752:	465a      	mov	r2, fp
 8000754:	4093      	lsls	r3, r2
 8000756:	4642      	mov	r2, r8
 8000758:	001f      	movs	r7, r3
 800075a:	4653      	mov	r3, sl
 800075c:	4093      	lsls	r3, r2
 800075e:	001e      	movs	r6, r3
 8000760:	42af      	cmp	r7, r5
 8000762:	d83b      	bhi.n	80007dc <__udivmoddi4+0xc4>
 8000764:	42af      	cmp	r7, r5
 8000766:	d100      	bne.n	800076a <__udivmoddi4+0x52>
 8000768:	e079      	b.n	800085e <__udivmoddi4+0x146>
 800076a:	465b      	mov	r3, fp
 800076c:	1ba4      	subs	r4, r4, r6
 800076e:	41bd      	sbcs	r5, r7
 8000770:	2b00      	cmp	r3, #0
 8000772:	da00      	bge.n	8000776 <__udivmoddi4+0x5e>
 8000774:	e076      	b.n	8000864 <__udivmoddi4+0x14c>
 8000776:	2200      	movs	r2, #0
 8000778:	2300      	movs	r3, #0
 800077a:	9200      	str	r2, [sp, #0]
 800077c:	9301      	str	r3, [sp, #4]
 800077e:	2301      	movs	r3, #1
 8000780:	465a      	mov	r2, fp
 8000782:	4093      	lsls	r3, r2
 8000784:	9301      	str	r3, [sp, #4]
 8000786:	2301      	movs	r3, #1
 8000788:	4642      	mov	r2, r8
 800078a:	4093      	lsls	r3, r2
 800078c:	9300      	str	r3, [sp, #0]
 800078e:	e029      	b.n	80007e4 <__udivmoddi4+0xcc>
 8000790:	4282      	cmp	r2, r0
 8000792:	d9cf      	bls.n	8000734 <__udivmoddi4+0x1c>
 8000794:	2200      	movs	r2, #0
 8000796:	2300      	movs	r3, #0
 8000798:	9200      	str	r2, [sp, #0]
 800079a:	9301      	str	r3, [sp, #4]
 800079c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <__udivmoddi4+0x8e>
 80007a2:	601c      	str	r4, [r3, #0]
 80007a4:	605d      	str	r5, [r3, #4]
 80007a6:	9800      	ldr	r0, [sp, #0]
 80007a8:	9901      	ldr	r1, [sp, #4]
 80007aa:	b003      	add	sp, #12
 80007ac:	bcf0      	pop	{r4, r5, r6, r7}
 80007ae:	46bb      	mov	fp, r7
 80007b0:	46b2      	mov	sl, r6
 80007b2:	46a9      	mov	r9, r5
 80007b4:	46a0      	mov	r8, r4
 80007b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007b8:	4642      	mov	r2, r8
 80007ba:	469b      	mov	fp, r3
 80007bc:	2320      	movs	r3, #32
 80007be:	1a9b      	subs	r3, r3, r2
 80007c0:	4652      	mov	r2, sl
 80007c2:	40da      	lsrs	r2, r3
 80007c4:	4641      	mov	r1, r8
 80007c6:	0013      	movs	r3, r2
 80007c8:	464a      	mov	r2, r9
 80007ca:	408a      	lsls	r2, r1
 80007cc:	0017      	movs	r7, r2
 80007ce:	4642      	mov	r2, r8
 80007d0:	431f      	orrs	r7, r3
 80007d2:	4653      	mov	r3, sl
 80007d4:	4093      	lsls	r3, r2
 80007d6:	001e      	movs	r6, r3
 80007d8:	42af      	cmp	r7, r5
 80007da:	d9c3      	bls.n	8000764 <__udivmoddi4+0x4c>
 80007dc:	2200      	movs	r2, #0
 80007de:	2300      	movs	r3, #0
 80007e0:	9200      	str	r2, [sp, #0]
 80007e2:	9301      	str	r3, [sp, #4]
 80007e4:	4643      	mov	r3, r8
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d0d8      	beq.n	800079c <__udivmoddi4+0x84>
 80007ea:	07fb      	lsls	r3, r7, #31
 80007ec:	0872      	lsrs	r2, r6, #1
 80007ee:	431a      	orrs	r2, r3
 80007f0:	4646      	mov	r6, r8
 80007f2:	087b      	lsrs	r3, r7, #1
 80007f4:	e00e      	b.n	8000814 <__udivmoddi4+0xfc>
 80007f6:	42ab      	cmp	r3, r5
 80007f8:	d101      	bne.n	80007fe <__udivmoddi4+0xe6>
 80007fa:	42a2      	cmp	r2, r4
 80007fc:	d80c      	bhi.n	8000818 <__udivmoddi4+0x100>
 80007fe:	1aa4      	subs	r4, r4, r2
 8000800:	419d      	sbcs	r5, r3
 8000802:	2001      	movs	r0, #1
 8000804:	1924      	adds	r4, r4, r4
 8000806:	416d      	adcs	r5, r5
 8000808:	2100      	movs	r1, #0
 800080a:	3e01      	subs	r6, #1
 800080c:	1824      	adds	r4, r4, r0
 800080e:	414d      	adcs	r5, r1
 8000810:	2e00      	cmp	r6, #0
 8000812:	d006      	beq.n	8000822 <__udivmoddi4+0x10a>
 8000814:	42ab      	cmp	r3, r5
 8000816:	d9ee      	bls.n	80007f6 <__udivmoddi4+0xde>
 8000818:	3e01      	subs	r6, #1
 800081a:	1924      	adds	r4, r4, r4
 800081c:	416d      	adcs	r5, r5
 800081e:	2e00      	cmp	r6, #0
 8000820:	d1f8      	bne.n	8000814 <__udivmoddi4+0xfc>
 8000822:	9800      	ldr	r0, [sp, #0]
 8000824:	9901      	ldr	r1, [sp, #4]
 8000826:	465b      	mov	r3, fp
 8000828:	1900      	adds	r0, r0, r4
 800082a:	4169      	adcs	r1, r5
 800082c:	2b00      	cmp	r3, #0
 800082e:	db24      	blt.n	800087a <__udivmoddi4+0x162>
 8000830:	002b      	movs	r3, r5
 8000832:	465a      	mov	r2, fp
 8000834:	4644      	mov	r4, r8
 8000836:	40d3      	lsrs	r3, r2
 8000838:	002a      	movs	r2, r5
 800083a:	40e2      	lsrs	r2, r4
 800083c:	001c      	movs	r4, r3
 800083e:	465b      	mov	r3, fp
 8000840:	0015      	movs	r5, r2
 8000842:	2b00      	cmp	r3, #0
 8000844:	db2a      	blt.n	800089c <__udivmoddi4+0x184>
 8000846:	0026      	movs	r6, r4
 8000848:	409e      	lsls	r6, r3
 800084a:	0033      	movs	r3, r6
 800084c:	0026      	movs	r6, r4
 800084e:	4647      	mov	r7, r8
 8000850:	40be      	lsls	r6, r7
 8000852:	0032      	movs	r2, r6
 8000854:	1a80      	subs	r0, r0, r2
 8000856:	4199      	sbcs	r1, r3
 8000858:	9000      	str	r0, [sp, #0]
 800085a:	9101      	str	r1, [sp, #4]
 800085c:	e79e      	b.n	800079c <__udivmoddi4+0x84>
 800085e:	42a3      	cmp	r3, r4
 8000860:	d8bc      	bhi.n	80007dc <__udivmoddi4+0xc4>
 8000862:	e782      	b.n	800076a <__udivmoddi4+0x52>
 8000864:	4642      	mov	r2, r8
 8000866:	2320      	movs	r3, #32
 8000868:	2100      	movs	r1, #0
 800086a:	1a9b      	subs	r3, r3, r2
 800086c:	2200      	movs	r2, #0
 800086e:	9100      	str	r1, [sp, #0]
 8000870:	9201      	str	r2, [sp, #4]
 8000872:	2201      	movs	r2, #1
 8000874:	40da      	lsrs	r2, r3
 8000876:	9201      	str	r2, [sp, #4]
 8000878:	e785      	b.n	8000786 <__udivmoddi4+0x6e>
 800087a:	4642      	mov	r2, r8
 800087c:	2320      	movs	r3, #32
 800087e:	1a9b      	subs	r3, r3, r2
 8000880:	002a      	movs	r2, r5
 8000882:	4646      	mov	r6, r8
 8000884:	409a      	lsls	r2, r3
 8000886:	0023      	movs	r3, r4
 8000888:	40f3      	lsrs	r3, r6
 800088a:	4644      	mov	r4, r8
 800088c:	4313      	orrs	r3, r2
 800088e:	002a      	movs	r2, r5
 8000890:	40e2      	lsrs	r2, r4
 8000892:	001c      	movs	r4, r3
 8000894:	465b      	mov	r3, fp
 8000896:	0015      	movs	r5, r2
 8000898:	2b00      	cmp	r3, #0
 800089a:	dad4      	bge.n	8000846 <__udivmoddi4+0x12e>
 800089c:	4642      	mov	r2, r8
 800089e:	002f      	movs	r7, r5
 80008a0:	2320      	movs	r3, #32
 80008a2:	0026      	movs	r6, r4
 80008a4:	4097      	lsls	r7, r2
 80008a6:	1a9b      	subs	r3, r3, r2
 80008a8:	40de      	lsrs	r6, r3
 80008aa:	003b      	movs	r3, r7
 80008ac:	4333      	orrs	r3, r6
 80008ae:	e7cd      	b.n	800084c <__udivmoddi4+0x134>

080008b0 <__aeabi_fadd>:
 80008b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008b2:	024b      	lsls	r3, r1, #9
 80008b4:	0a5a      	lsrs	r2, r3, #9
 80008b6:	4694      	mov	ip, r2
 80008b8:	004a      	lsls	r2, r1, #1
 80008ba:	0fc9      	lsrs	r1, r1, #31
 80008bc:	46ce      	mov	lr, r9
 80008be:	4647      	mov	r7, r8
 80008c0:	4689      	mov	r9, r1
 80008c2:	0045      	lsls	r5, r0, #1
 80008c4:	0246      	lsls	r6, r0, #9
 80008c6:	0e2d      	lsrs	r5, r5, #24
 80008c8:	0e12      	lsrs	r2, r2, #24
 80008ca:	b580      	push	{r7, lr}
 80008cc:	0999      	lsrs	r1, r3, #6
 80008ce:	0a77      	lsrs	r7, r6, #9
 80008d0:	0fc4      	lsrs	r4, r0, #31
 80008d2:	09b6      	lsrs	r6, r6, #6
 80008d4:	1aab      	subs	r3, r5, r2
 80008d6:	454c      	cmp	r4, r9
 80008d8:	d020      	beq.n	800091c <__aeabi_fadd+0x6c>
 80008da:	2b00      	cmp	r3, #0
 80008dc:	dd0c      	ble.n	80008f8 <__aeabi_fadd+0x48>
 80008de:	2a00      	cmp	r2, #0
 80008e0:	d134      	bne.n	800094c <__aeabi_fadd+0x9c>
 80008e2:	2900      	cmp	r1, #0
 80008e4:	d02a      	beq.n	800093c <__aeabi_fadd+0x8c>
 80008e6:	1e5a      	subs	r2, r3, #1
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d100      	bne.n	80008ee <__aeabi_fadd+0x3e>
 80008ec:	e08f      	b.n	8000a0e <__aeabi_fadd+0x15e>
 80008ee:	2bff      	cmp	r3, #255	@ 0xff
 80008f0:	d100      	bne.n	80008f4 <__aeabi_fadd+0x44>
 80008f2:	e0cd      	b.n	8000a90 <__aeabi_fadd+0x1e0>
 80008f4:	0013      	movs	r3, r2
 80008f6:	e02f      	b.n	8000958 <__aeabi_fadd+0xa8>
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d060      	beq.n	80009be <__aeabi_fadd+0x10e>
 80008fc:	1b53      	subs	r3, r2, r5
 80008fe:	2d00      	cmp	r5, #0
 8000900:	d000      	beq.n	8000904 <__aeabi_fadd+0x54>
 8000902:	e0ee      	b.n	8000ae2 <__aeabi_fadd+0x232>
 8000904:	2e00      	cmp	r6, #0
 8000906:	d100      	bne.n	800090a <__aeabi_fadd+0x5a>
 8000908:	e13e      	b.n	8000b88 <__aeabi_fadd+0x2d8>
 800090a:	1e5c      	subs	r4, r3, #1
 800090c:	2b01      	cmp	r3, #1
 800090e:	d100      	bne.n	8000912 <__aeabi_fadd+0x62>
 8000910:	e16b      	b.n	8000bea <__aeabi_fadd+0x33a>
 8000912:	2bff      	cmp	r3, #255	@ 0xff
 8000914:	d100      	bne.n	8000918 <__aeabi_fadd+0x68>
 8000916:	e0b9      	b.n	8000a8c <__aeabi_fadd+0x1dc>
 8000918:	0023      	movs	r3, r4
 800091a:	e0e7      	b.n	8000aec <__aeabi_fadd+0x23c>
 800091c:	2b00      	cmp	r3, #0
 800091e:	dc00      	bgt.n	8000922 <__aeabi_fadd+0x72>
 8000920:	e0a4      	b.n	8000a6c <__aeabi_fadd+0x1bc>
 8000922:	2a00      	cmp	r2, #0
 8000924:	d069      	beq.n	80009fa <__aeabi_fadd+0x14a>
 8000926:	2dff      	cmp	r5, #255	@ 0xff
 8000928:	d100      	bne.n	800092c <__aeabi_fadd+0x7c>
 800092a:	e0b1      	b.n	8000a90 <__aeabi_fadd+0x1e0>
 800092c:	2280      	movs	r2, #128	@ 0x80
 800092e:	04d2      	lsls	r2, r2, #19
 8000930:	4311      	orrs	r1, r2
 8000932:	2b1b      	cmp	r3, #27
 8000934:	dc00      	bgt.n	8000938 <__aeabi_fadd+0x88>
 8000936:	e0e9      	b.n	8000b0c <__aeabi_fadd+0x25c>
 8000938:	002b      	movs	r3, r5
 800093a:	3605      	adds	r6, #5
 800093c:	08f7      	lsrs	r7, r6, #3
 800093e:	2bff      	cmp	r3, #255	@ 0xff
 8000940:	d100      	bne.n	8000944 <__aeabi_fadd+0x94>
 8000942:	e0a5      	b.n	8000a90 <__aeabi_fadd+0x1e0>
 8000944:	027a      	lsls	r2, r7, #9
 8000946:	0a52      	lsrs	r2, r2, #9
 8000948:	b2d8      	uxtb	r0, r3
 800094a:	e030      	b.n	80009ae <__aeabi_fadd+0xfe>
 800094c:	2dff      	cmp	r5, #255	@ 0xff
 800094e:	d100      	bne.n	8000952 <__aeabi_fadd+0xa2>
 8000950:	e09e      	b.n	8000a90 <__aeabi_fadd+0x1e0>
 8000952:	2280      	movs	r2, #128	@ 0x80
 8000954:	04d2      	lsls	r2, r2, #19
 8000956:	4311      	orrs	r1, r2
 8000958:	2001      	movs	r0, #1
 800095a:	2b1b      	cmp	r3, #27
 800095c:	dc08      	bgt.n	8000970 <__aeabi_fadd+0xc0>
 800095e:	0008      	movs	r0, r1
 8000960:	2220      	movs	r2, #32
 8000962:	40d8      	lsrs	r0, r3
 8000964:	1ad3      	subs	r3, r2, r3
 8000966:	4099      	lsls	r1, r3
 8000968:	000b      	movs	r3, r1
 800096a:	1e5a      	subs	r2, r3, #1
 800096c:	4193      	sbcs	r3, r2
 800096e:	4318      	orrs	r0, r3
 8000970:	1a36      	subs	r6, r6, r0
 8000972:	0173      	lsls	r3, r6, #5
 8000974:	d400      	bmi.n	8000978 <__aeabi_fadd+0xc8>
 8000976:	e071      	b.n	8000a5c <__aeabi_fadd+0x1ac>
 8000978:	01b6      	lsls	r6, r6, #6
 800097a:	09b7      	lsrs	r7, r6, #6
 800097c:	0038      	movs	r0, r7
 800097e:	f003 f835 	bl	80039ec <__clzsi2>
 8000982:	003b      	movs	r3, r7
 8000984:	3805      	subs	r0, #5
 8000986:	4083      	lsls	r3, r0
 8000988:	4285      	cmp	r5, r0
 800098a:	dd4d      	ble.n	8000a28 <__aeabi_fadd+0x178>
 800098c:	4eb4      	ldr	r6, [pc, #720]	@ (8000c60 <__aeabi_fadd+0x3b0>)
 800098e:	1a2d      	subs	r5, r5, r0
 8000990:	401e      	ands	r6, r3
 8000992:	075a      	lsls	r2, r3, #29
 8000994:	d068      	beq.n	8000a68 <__aeabi_fadd+0x1b8>
 8000996:	220f      	movs	r2, #15
 8000998:	4013      	ands	r3, r2
 800099a:	2b04      	cmp	r3, #4
 800099c:	d064      	beq.n	8000a68 <__aeabi_fadd+0x1b8>
 800099e:	3604      	adds	r6, #4
 80009a0:	0173      	lsls	r3, r6, #5
 80009a2:	d561      	bpl.n	8000a68 <__aeabi_fadd+0x1b8>
 80009a4:	1c68      	adds	r0, r5, #1
 80009a6:	2dfe      	cmp	r5, #254	@ 0xfe
 80009a8:	d154      	bne.n	8000a54 <__aeabi_fadd+0x1a4>
 80009aa:	20ff      	movs	r0, #255	@ 0xff
 80009ac:	2200      	movs	r2, #0
 80009ae:	05c0      	lsls	r0, r0, #23
 80009b0:	4310      	orrs	r0, r2
 80009b2:	07e4      	lsls	r4, r4, #31
 80009b4:	4320      	orrs	r0, r4
 80009b6:	bcc0      	pop	{r6, r7}
 80009b8:	46b9      	mov	r9, r7
 80009ba:	46b0      	mov	r8, r6
 80009bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80009be:	22fe      	movs	r2, #254	@ 0xfe
 80009c0:	4690      	mov	r8, r2
 80009c2:	1c68      	adds	r0, r5, #1
 80009c4:	0002      	movs	r2, r0
 80009c6:	4640      	mov	r0, r8
 80009c8:	4210      	tst	r0, r2
 80009ca:	d16b      	bne.n	8000aa4 <__aeabi_fadd+0x1f4>
 80009cc:	2d00      	cmp	r5, #0
 80009ce:	d000      	beq.n	80009d2 <__aeabi_fadd+0x122>
 80009d0:	e0dd      	b.n	8000b8e <__aeabi_fadd+0x2de>
 80009d2:	2e00      	cmp	r6, #0
 80009d4:	d100      	bne.n	80009d8 <__aeabi_fadd+0x128>
 80009d6:	e102      	b.n	8000bde <__aeabi_fadd+0x32e>
 80009d8:	2900      	cmp	r1, #0
 80009da:	d0b3      	beq.n	8000944 <__aeabi_fadd+0x94>
 80009dc:	2280      	movs	r2, #128	@ 0x80
 80009de:	1a77      	subs	r7, r6, r1
 80009e0:	04d2      	lsls	r2, r2, #19
 80009e2:	4217      	tst	r7, r2
 80009e4:	d100      	bne.n	80009e8 <__aeabi_fadd+0x138>
 80009e6:	e136      	b.n	8000c56 <__aeabi_fadd+0x3a6>
 80009e8:	464c      	mov	r4, r9
 80009ea:	1b8e      	subs	r6, r1, r6
 80009ec:	d061      	beq.n	8000ab2 <__aeabi_fadd+0x202>
 80009ee:	2001      	movs	r0, #1
 80009f0:	4216      	tst	r6, r2
 80009f2:	d130      	bne.n	8000a56 <__aeabi_fadd+0x1a6>
 80009f4:	2300      	movs	r3, #0
 80009f6:	08f7      	lsrs	r7, r6, #3
 80009f8:	e7a4      	b.n	8000944 <__aeabi_fadd+0x94>
 80009fa:	2900      	cmp	r1, #0
 80009fc:	d09e      	beq.n	800093c <__aeabi_fadd+0x8c>
 80009fe:	1e5a      	subs	r2, r3, #1
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d100      	bne.n	8000a06 <__aeabi_fadd+0x156>
 8000a04:	e0ca      	b.n	8000b9c <__aeabi_fadd+0x2ec>
 8000a06:	2bff      	cmp	r3, #255	@ 0xff
 8000a08:	d042      	beq.n	8000a90 <__aeabi_fadd+0x1e0>
 8000a0a:	0013      	movs	r3, r2
 8000a0c:	e791      	b.n	8000932 <__aeabi_fadd+0x82>
 8000a0e:	1a71      	subs	r1, r6, r1
 8000a10:	014b      	lsls	r3, r1, #5
 8000a12:	d400      	bmi.n	8000a16 <__aeabi_fadd+0x166>
 8000a14:	e0d1      	b.n	8000bba <__aeabi_fadd+0x30a>
 8000a16:	018f      	lsls	r7, r1, #6
 8000a18:	09bf      	lsrs	r7, r7, #6
 8000a1a:	0038      	movs	r0, r7
 8000a1c:	f002 ffe6 	bl	80039ec <__clzsi2>
 8000a20:	003b      	movs	r3, r7
 8000a22:	3805      	subs	r0, #5
 8000a24:	4083      	lsls	r3, r0
 8000a26:	2501      	movs	r5, #1
 8000a28:	2220      	movs	r2, #32
 8000a2a:	1b40      	subs	r0, r0, r5
 8000a2c:	3001      	adds	r0, #1
 8000a2e:	1a12      	subs	r2, r2, r0
 8000a30:	001e      	movs	r6, r3
 8000a32:	4093      	lsls	r3, r2
 8000a34:	40c6      	lsrs	r6, r0
 8000a36:	1e5a      	subs	r2, r3, #1
 8000a38:	4193      	sbcs	r3, r2
 8000a3a:	431e      	orrs	r6, r3
 8000a3c:	d039      	beq.n	8000ab2 <__aeabi_fadd+0x202>
 8000a3e:	0773      	lsls	r3, r6, #29
 8000a40:	d100      	bne.n	8000a44 <__aeabi_fadd+0x194>
 8000a42:	e11b      	b.n	8000c7c <__aeabi_fadd+0x3cc>
 8000a44:	230f      	movs	r3, #15
 8000a46:	2500      	movs	r5, #0
 8000a48:	4033      	ands	r3, r6
 8000a4a:	2b04      	cmp	r3, #4
 8000a4c:	d1a7      	bne.n	800099e <__aeabi_fadd+0xee>
 8000a4e:	2001      	movs	r0, #1
 8000a50:	0172      	lsls	r2, r6, #5
 8000a52:	d57c      	bpl.n	8000b4e <__aeabi_fadd+0x29e>
 8000a54:	b2c0      	uxtb	r0, r0
 8000a56:	01b2      	lsls	r2, r6, #6
 8000a58:	0a52      	lsrs	r2, r2, #9
 8000a5a:	e7a8      	b.n	80009ae <__aeabi_fadd+0xfe>
 8000a5c:	0773      	lsls	r3, r6, #29
 8000a5e:	d003      	beq.n	8000a68 <__aeabi_fadd+0x1b8>
 8000a60:	230f      	movs	r3, #15
 8000a62:	4033      	ands	r3, r6
 8000a64:	2b04      	cmp	r3, #4
 8000a66:	d19a      	bne.n	800099e <__aeabi_fadd+0xee>
 8000a68:	002b      	movs	r3, r5
 8000a6a:	e767      	b.n	800093c <__aeabi_fadd+0x8c>
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d023      	beq.n	8000ab8 <__aeabi_fadd+0x208>
 8000a70:	1b53      	subs	r3, r2, r5
 8000a72:	2d00      	cmp	r5, #0
 8000a74:	d17b      	bne.n	8000b6e <__aeabi_fadd+0x2be>
 8000a76:	2e00      	cmp	r6, #0
 8000a78:	d100      	bne.n	8000a7c <__aeabi_fadd+0x1cc>
 8000a7a:	e086      	b.n	8000b8a <__aeabi_fadd+0x2da>
 8000a7c:	1e5d      	subs	r5, r3, #1
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d100      	bne.n	8000a84 <__aeabi_fadd+0x1d4>
 8000a82:	e08b      	b.n	8000b9c <__aeabi_fadd+0x2ec>
 8000a84:	2bff      	cmp	r3, #255	@ 0xff
 8000a86:	d002      	beq.n	8000a8e <__aeabi_fadd+0x1de>
 8000a88:	002b      	movs	r3, r5
 8000a8a:	e075      	b.n	8000b78 <__aeabi_fadd+0x2c8>
 8000a8c:	464c      	mov	r4, r9
 8000a8e:	4667      	mov	r7, ip
 8000a90:	2f00      	cmp	r7, #0
 8000a92:	d100      	bne.n	8000a96 <__aeabi_fadd+0x1e6>
 8000a94:	e789      	b.n	80009aa <__aeabi_fadd+0xfa>
 8000a96:	2280      	movs	r2, #128	@ 0x80
 8000a98:	03d2      	lsls	r2, r2, #15
 8000a9a:	433a      	orrs	r2, r7
 8000a9c:	0252      	lsls	r2, r2, #9
 8000a9e:	20ff      	movs	r0, #255	@ 0xff
 8000aa0:	0a52      	lsrs	r2, r2, #9
 8000aa2:	e784      	b.n	80009ae <__aeabi_fadd+0xfe>
 8000aa4:	1a77      	subs	r7, r6, r1
 8000aa6:	017b      	lsls	r3, r7, #5
 8000aa8:	d46b      	bmi.n	8000b82 <__aeabi_fadd+0x2d2>
 8000aaa:	2f00      	cmp	r7, #0
 8000aac:	d000      	beq.n	8000ab0 <__aeabi_fadd+0x200>
 8000aae:	e765      	b.n	800097c <__aeabi_fadd+0xcc>
 8000ab0:	2400      	movs	r4, #0
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	e77a      	b.n	80009ae <__aeabi_fadd+0xfe>
 8000ab8:	22fe      	movs	r2, #254	@ 0xfe
 8000aba:	1c6b      	adds	r3, r5, #1
 8000abc:	421a      	tst	r2, r3
 8000abe:	d149      	bne.n	8000b54 <__aeabi_fadd+0x2a4>
 8000ac0:	2d00      	cmp	r5, #0
 8000ac2:	d000      	beq.n	8000ac6 <__aeabi_fadd+0x216>
 8000ac4:	e09f      	b.n	8000c06 <__aeabi_fadd+0x356>
 8000ac6:	2e00      	cmp	r6, #0
 8000ac8:	d100      	bne.n	8000acc <__aeabi_fadd+0x21c>
 8000aca:	e0ba      	b.n	8000c42 <__aeabi_fadd+0x392>
 8000acc:	2900      	cmp	r1, #0
 8000ace:	d100      	bne.n	8000ad2 <__aeabi_fadd+0x222>
 8000ad0:	e0cf      	b.n	8000c72 <__aeabi_fadd+0x3c2>
 8000ad2:	1872      	adds	r2, r6, r1
 8000ad4:	0153      	lsls	r3, r2, #5
 8000ad6:	d400      	bmi.n	8000ada <__aeabi_fadd+0x22a>
 8000ad8:	e0cd      	b.n	8000c76 <__aeabi_fadd+0x3c6>
 8000ada:	0192      	lsls	r2, r2, #6
 8000adc:	2001      	movs	r0, #1
 8000ade:	0a52      	lsrs	r2, r2, #9
 8000ae0:	e765      	b.n	80009ae <__aeabi_fadd+0xfe>
 8000ae2:	2aff      	cmp	r2, #255	@ 0xff
 8000ae4:	d0d2      	beq.n	8000a8c <__aeabi_fadd+0x1dc>
 8000ae6:	2080      	movs	r0, #128	@ 0x80
 8000ae8:	04c0      	lsls	r0, r0, #19
 8000aea:	4306      	orrs	r6, r0
 8000aec:	2001      	movs	r0, #1
 8000aee:	2b1b      	cmp	r3, #27
 8000af0:	dc08      	bgt.n	8000b04 <__aeabi_fadd+0x254>
 8000af2:	0030      	movs	r0, r6
 8000af4:	2420      	movs	r4, #32
 8000af6:	40d8      	lsrs	r0, r3
 8000af8:	1ae3      	subs	r3, r4, r3
 8000afa:	409e      	lsls	r6, r3
 8000afc:	0033      	movs	r3, r6
 8000afe:	1e5c      	subs	r4, r3, #1
 8000b00:	41a3      	sbcs	r3, r4
 8000b02:	4318      	orrs	r0, r3
 8000b04:	464c      	mov	r4, r9
 8000b06:	0015      	movs	r5, r2
 8000b08:	1a0e      	subs	r6, r1, r0
 8000b0a:	e732      	b.n	8000972 <__aeabi_fadd+0xc2>
 8000b0c:	0008      	movs	r0, r1
 8000b0e:	2220      	movs	r2, #32
 8000b10:	40d8      	lsrs	r0, r3
 8000b12:	1ad3      	subs	r3, r2, r3
 8000b14:	4099      	lsls	r1, r3
 8000b16:	000b      	movs	r3, r1
 8000b18:	1e5a      	subs	r2, r3, #1
 8000b1a:	4193      	sbcs	r3, r2
 8000b1c:	4303      	orrs	r3, r0
 8000b1e:	18f6      	adds	r6, r6, r3
 8000b20:	0173      	lsls	r3, r6, #5
 8000b22:	d59b      	bpl.n	8000a5c <__aeabi_fadd+0x1ac>
 8000b24:	3501      	adds	r5, #1
 8000b26:	2dff      	cmp	r5, #255	@ 0xff
 8000b28:	d100      	bne.n	8000b2c <__aeabi_fadd+0x27c>
 8000b2a:	e73e      	b.n	80009aa <__aeabi_fadd+0xfa>
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	494d      	ldr	r1, [pc, #308]	@ (8000c64 <__aeabi_fadd+0x3b4>)
 8000b30:	0872      	lsrs	r2, r6, #1
 8000b32:	4033      	ands	r3, r6
 8000b34:	400a      	ands	r2, r1
 8000b36:	431a      	orrs	r2, r3
 8000b38:	0016      	movs	r6, r2
 8000b3a:	0753      	lsls	r3, r2, #29
 8000b3c:	d004      	beq.n	8000b48 <__aeabi_fadd+0x298>
 8000b3e:	230f      	movs	r3, #15
 8000b40:	4013      	ands	r3, r2
 8000b42:	2b04      	cmp	r3, #4
 8000b44:	d000      	beq.n	8000b48 <__aeabi_fadd+0x298>
 8000b46:	e72a      	b.n	800099e <__aeabi_fadd+0xee>
 8000b48:	0173      	lsls	r3, r6, #5
 8000b4a:	d500      	bpl.n	8000b4e <__aeabi_fadd+0x29e>
 8000b4c:	e72a      	b.n	80009a4 <__aeabi_fadd+0xf4>
 8000b4e:	002b      	movs	r3, r5
 8000b50:	08f7      	lsrs	r7, r6, #3
 8000b52:	e6f7      	b.n	8000944 <__aeabi_fadd+0x94>
 8000b54:	2bff      	cmp	r3, #255	@ 0xff
 8000b56:	d100      	bne.n	8000b5a <__aeabi_fadd+0x2aa>
 8000b58:	e727      	b.n	80009aa <__aeabi_fadd+0xfa>
 8000b5a:	1871      	adds	r1, r6, r1
 8000b5c:	0849      	lsrs	r1, r1, #1
 8000b5e:	074a      	lsls	r2, r1, #29
 8000b60:	d02f      	beq.n	8000bc2 <__aeabi_fadd+0x312>
 8000b62:	220f      	movs	r2, #15
 8000b64:	400a      	ands	r2, r1
 8000b66:	2a04      	cmp	r2, #4
 8000b68:	d02b      	beq.n	8000bc2 <__aeabi_fadd+0x312>
 8000b6a:	1d0e      	adds	r6, r1, #4
 8000b6c:	e6e6      	b.n	800093c <__aeabi_fadd+0x8c>
 8000b6e:	2aff      	cmp	r2, #255	@ 0xff
 8000b70:	d08d      	beq.n	8000a8e <__aeabi_fadd+0x1de>
 8000b72:	2080      	movs	r0, #128	@ 0x80
 8000b74:	04c0      	lsls	r0, r0, #19
 8000b76:	4306      	orrs	r6, r0
 8000b78:	2b1b      	cmp	r3, #27
 8000b7a:	dd24      	ble.n	8000bc6 <__aeabi_fadd+0x316>
 8000b7c:	0013      	movs	r3, r2
 8000b7e:	1d4e      	adds	r6, r1, #5
 8000b80:	e6dc      	b.n	800093c <__aeabi_fadd+0x8c>
 8000b82:	464c      	mov	r4, r9
 8000b84:	1b8f      	subs	r7, r1, r6
 8000b86:	e6f9      	b.n	800097c <__aeabi_fadd+0xcc>
 8000b88:	464c      	mov	r4, r9
 8000b8a:	000e      	movs	r6, r1
 8000b8c:	e6d6      	b.n	800093c <__aeabi_fadd+0x8c>
 8000b8e:	2e00      	cmp	r6, #0
 8000b90:	d149      	bne.n	8000c26 <__aeabi_fadd+0x376>
 8000b92:	2900      	cmp	r1, #0
 8000b94:	d068      	beq.n	8000c68 <__aeabi_fadd+0x3b8>
 8000b96:	4667      	mov	r7, ip
 8000b98:	464c      	mov	r4, r9
 8000b9a:	e77c      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000b9c:	1870      	adds	r0, r6, r1
 8000b9e:	0143      	lsls	r3, r0, #5
 8000ba0:	d574      	bpl.n	8000c8c <__aeabi_fadd+0x3dc>
 8000ba2:	4930      	ldr	r1, [pc, #192]	@ (8000c64 <__aeabi_fadd+0x3b4>)
 8000ba4:	0840      	lsrs	r0, r0, #1
 8000ba6:	4001      	ands	r1, r0
 8000ba8:	0743      	lsls	r3, r0, #29
 8000baa:	d009      	beq.n	8000bc0 <__aeabi_fadd+0x310>
 8000bac:	230f      	movs	r3, #15
 8000bae:	4003      	ands	r3, r0
 8000bb0:	2b04      	cmp	r3, #4
 8000bb2:	d005      	beq.n	8000bc0 <__aeabi_fadd+0x310>
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	1d0e      	adds	r6, r1, #4
 8000bb8:	e6c0      	b.n	800093c <__aeabi_fadd+0x8c>
 8000bba:	2301      	movs	r3, #1
 8000bbc:	08cf      	lsrs	r7, r1, #3
 8000bbe:	e6c1      	b.n	8000944 <__aeabi_fadd+0x94>
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	08cf      	lsrs	r7, r1, #3
 8000bc4:	e6be      	b.n	8000944 <__aeabi_fadd+0x94>
 8000bc6:	2520      	movs	r5, #32
 8000bc8:	0030      	movs	r0, r6
 8000bca:	40d8      	lsrs	r0, r3
 8000bcc:	1aeb      	subs	r3, r5, r3
 8000bce:	409e      	lsls	r6, r3
 8000bd0:	0033      	movs	r3, r6
 8000bd2:	1e5d      	subs	r5, r3, #1
 8000bd4:	41ab      	sbcs	r3, r5
 8000bd6:	4303      	orrs	r3, r0
 8000bd8:	0015      	movs	r5, r2
 8000bda:	185e      	adds	r6, r3, r1
 8000bdc:	e7a0      	b.n	8000b20 <__aeabi_fadd+0x270>
 8000bde:	2900      	cmp	r1, #0
 8000be0:	d100      	bne.n	8000be4 <__aeabi_fadd+0x334>
 8000be2:	e765      	b.n	8000ab0 <__aeabi_fadd+0x200>
 8000be4:	464c      	mov	r4, r9
 8000be6:	4667      	mov	r7, ip
 8000be8:	e6ac      	b.n	8000944 <__aeabi_fadd+0x94>
 8000bea:	1b8f      	subs	r7, r1, r6
 8000bec:	017b      	lsls	r3, r7, #5
 8000bee:	d52e      	bpl.n	8000c4e <__aeabi_fadd+0x39e>
 8000bf0:	01bf      	lsls	r7, r7, #6
 8000bf2:	09bf      	lsrs	r7, r7, #6
 8000bf4:	0038      	movs	r0, r7
 8000bf6:	f002 fef9 	bl	80039ec <__clzsi2>
 8000bfa:	003b      	movs	r3, r7
 8000bfc:	3805      	subs	r0, #5
 8000bfe:	4083      	lsls	r3, r0
 8000c00:	464c      	mov	r4, r9
 8000c02:	3501      	adds	r5, #1
 8000c04:	e710      	b.n	8000a28 <__aeabi_fadd+0x178>
 8000c06:	2e00      	cmp	r6, #0
 8000c08:	d100      	bne.n	8000c0c <__aeabi_fadd+0x35c>
 8000c0a:	e740      	b.n	8000a8e <__aeabi_fadd+0x1de>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	d100      	bne.n	8000c12 <__aeabi_fadd+0x362>
 8000c10:	e741      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c12:	2380      	movs	r3, #128	@ 0x80
 8000c14:	03db      	lsls	r3, r3, #15
 8000c16:	429f      	cmp	r7, r3
 8000c18:	d200      	bcs.n	8000c1c <__aeabi_fadd+0x36c>
 8000c1a:	e73c      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c1c:	459c      	cmp	ip, r3
 8000c1e:	d300      	bcc.n	8000c22 <__aeabi_fadd+0x372>
 8000c20:	e739      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c22:	4667      	mov	r7, ip
 8000c24:	e737      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c26:	2900      	cmp	r1, #0
 8000c28:	d100      	bne.n	8000c2c <__aeabi_fadd+0x37c>
 8000c2a:	e734      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c2c:	2380      	movs	r3, #128	@ 0x80
 8000c2e:	03db      	lsls	r3, r3, #15
 8000c30:	429f      	cmp	r7, r3
 8000c32:	d200      	bcs.n	8000c36 <__aeabi_fadd+0x386>
 8000c34:	e72f      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c36:	459c      	cmp	ip, r3
 8000c38:	d300      	bcc.n	8000c3c <__aeabi_fadd+0x38c>
 8000c3a:	e72c      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c3c:	464c      	mov	r4, r9
 8000c3e:	4667      	mov	r7, ip
 8000c40:	e729      	b.n	8000a96 <__aeabi_fadd+0x1e6>
 8000c42:	2900      	cmp	r1, #0
 8000c44:	d100      	bne.n	8000c48 <__aeabi_fadd+0x398>
 8000c46:	e734      	b.n	8000ab2 <__aeabi_fadd+0x202>
 8000c48:	2300      	movs	r3, #0
 8000c4a:	08cf      	lsrs	r7, r1, #3
 8000c4c:	e67a      	b.n	8000944 <__aeabi_fadd+0x94>
 8000c4e:	464c      	mov	r4, r9
 8000c50:	2301      	movs	r3, #1
 8000c52:	08ff      	lsrs	r7, r7, #3
 8000c54:	e676      	b.n	8000944 <__aeabi_fadd+0x94>
 8000c56:	2f00      	cmp	r7, #0
 8000c58:	d100      	bne.n	8000c5c <__aeabi_fadd+0x3ac>
 8000c5a:	e729      	b.n	8000ab0 <__aeabi_fadd+0x200>
 8000c5c:	08ff      	lsrs	r7, r7, #3
 8000c5e:	e671      	b.n	8000944 <__aeabi_fadd+0x94>
 8000c60:	fbffffff 	.word	0xfbffffff
 8000c64:	7dffffff 	.word	0x7dffffff
 8000c68:	2280      	movs	r2, #128	@ 0x80
 8000c6a:	2400      	movs	r4, #0
 8000c6c:	20ff      	movs	r0, #255	@ 0xff
 8000c6e:	03d2      	lsls	r2, r2, #15
 8000c70:	e69d      	b.n	80009ae <__aeabi_fadd+0xfe>
 8000c72:	2300      	movs	r3, #0
 8000c74:	e666      	b.n	8000944 <__aeabi_fadd+0x94>
 8000c76:	2300      	movs	r3, #0
 8000c78:	08d7      	lsrs	r7, r2, #3
 8000c7a:	e663      	b.n	8000944 <__aeabi_fadd+0x94>
 8000c7c:	2001      	movs	r0, #1
 8000c7e:	0172      	lsls	r2, r6, #5
 8000c80:	d500      	bpl.n	8000c84 <__aeabi_fadd+0x3d4>
 8000c82:	e6e7      	b.n	8000a54 <__aeabi_fadd+0x1a4>
 8000c84:	0031      	movs	r1, r6
 8000c86:	2300      	movs	r3, #0
 8000c88:	08cf      	lsrs	r7, r1, #3
 8000c8a:	e65b      	b.n	8000944 <__aeabi_fadd+0x94>
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	08c7      	lsrs	r7, r0, #3
 8000c90:	e658      	b.n	8000944 <__aeabi_fadd+0x94>
 8000c92:	46c0      	nop			@ (mov r8, r8)

08000c94 <__aeabi_fdiv>:
 8000c94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c96:	4646      	mov	r6, r8
 8000c98:	464f      	mov	r7, r9
 8000c9a:	46d6      	mov	lr, sl
 8000c9c:	0245      	lsls	r5, r0, #9
 8000c9e:	b5c0      	push	{r6, r7, lr}
 8000ca0:	0fc3      	lsrs	r3, r0, #31
 8000ca2:	0047      	lsls	r7, r0, #1
 8000ca4:	4698      	mov	r8, r3
 8000ca6:	1c0e      	adds	r6, r1, #0
 8000ca8:	0a6d      	lsrs	r5, r5, #9
 8000caa:	0e3f      	lsrs	r7, r7, #24
 8000cac:	d05b      	beq.n	8000d66 <__aeabi_fdiv+0xd2>
 8000cae:	2fff      	cmp	r7, #255	@ 0xff
 8000cb0:	d021      	beq.n	8000cf6 <__aeabi_fdiv+0x62>
 8000cb2:	2380      	movs	r3, #128	@ 0x80
 8000cb4:	00ed      	lsls	r5, r5, #3
 8000cb6:	04db      	lsls	r3, r3, #19
 8000cb8:	431d      	orrs	r5, r3
 8000cba:	2300      	movs	r3, #0
 8000cbc:	4699      	mov	r9, r3
 8000cbe:	469a      	mov	sl, r3
 8000cc0:	3f7f      	subs	r7, #127	@ 0x7f
 8000cc2:	0274      	lsls	r4, r6, #9
 8000cc4:	0073      	lsls	r3, r6, #1
 8000cc6:	0a64      	lsrs	r4, r4, #9
 8000cc8:	0e1b      	lsrs	r3, r3, #24
 8000cca:	0ff6      	lsrs	r6, r6, #31
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d020      	beq.n	8000d12 <__aeabi_fdiv+0x7e>
 8000cd0:	2bff      	cmp	r3, #255	@ 0xff
 8000cd2:	d043      	beq.n	8000d5c <__aeabi_fdiv+0xc8>
 8000cd4:	2280      	movs	r2, #128	@ 0x80
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	00e4      	lsls	r4, r4, #3
 8000cda:	04d2      	lsls	r2, r2, #19
 8000cdc:	4314      	orrs	r4, r2
 8000cde:	3b7f      	subs	r3, #127	@ 0x7f
 8000ce0:	4642      	mov	r2, r8
 8000ce2:	1aff      	subs	r7, r7, r3
 8000ce4:	464b      	mov	r3, r9
 8000ce6:	4072      	eors	r2, r6
 8000ce8:	2b0f      	cmp	r3, #15
 8000cea:	d900      	bls.n	8000cee <__aeabi_fdiv+0x5a>
 8000cec:	e09d      	b.n	8000e2a <__aeabi_fdiv+0x196>
 8000cee:	4971      	ldr	r1, [pc, #452]	@ (8000eb4 <__aeabi_fdiv+0x220>)
 8000cf0:	009b      	lsls	r3, r3, #2
 8000cf2:	58cb      	ldr	r3, [r1, r3]
 8000cf4:	469f      	mov	pc, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d15a      	bne.n	8000db0 <__aeabi_fdiv+0x11c>
 8000cfa:	2308      	movs	r3, #8
 8000cfc:	4699      	mov	r9, r3
 8000cfe:	3b06      	subs	r3, #6
 8000d00:	0274      	lsls	r4, r6, #9
 8000d02:	469a      	mov	sl, r3
 8000d04:	0073      	lsls	r3, r6, #1
 8000d06:	27ff      	movs	r7, #255	@ 0xff
 8000d08:	0a64      	lsrs	r4, r4, #9
 8000d0a:	0e1b      	lsrs	r3, r3, #24
 8000d0c:	0ff6      	lsrs	r6, r6, #31
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d1de      	bne.n	8000cd0 <__aeabi_fdiv+0x3c>
 8000d12:	2c00      	cmp	r4, #0
 8000d14:	d13b      	bne.n	8000d8e <__aeabi_fdiv+0xfa>
 8000d16:	2301      	movs	r3, #1
 8000d18:	4642      	mov	r2, r8
 8000d1a:	4649      	mov	r1, r9
 8000d1c:	4072      	eors	r2, r6
 8000d1e:	4319      	orrs	r1, r3
 8000d20:	290e      	cmp	r1, #14
 8000d22:	d818      	bhi.n	8000d56 <__aeabi_fdiv+0xc2>
 8000d24:	4864      	ldr	r0, [pc, #400]	@ (8000eb8 <__aeabi_fdiv+0x224>)
 8000d26:	0089      	lsls	r1, r1, #2
 8000d28:	5841      	ldr	r1, [r0, r1]
 8000d2a:	468f      	mov	pc, r1
 8000d2c:	4653      	mov	r3, sl
 8000d2e:	2b02      	cmp	r3, #2
 8000d30:	d100      	bne.n	8000d34 <__aeabi_fdiv+0xa0>
 8000d32:	e0b8      	b.n	8000ea6 <__aeabi_fdiv+0x212>
 8000d34:	2b03      	cmp	r3, #3
 8000d36:	d06e      	beq.n	8000e16 <__aeabi_fdiv+0x182>
 8000d38:	4642      	mov	r2, r8
 8000d3a:	002c      	movs	r4, r5
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	d140      	bne.n	8000dc2 <__aeabi_fdiv+0x12e>
 8000d40:	2000      	movs	r0, #0
 8000d42:	2400      	movs	r4, #0
 8000d44:	05c0      	lsls	r0, r0, #23
 8000d46:	4320      	orrs	r0, r4
 8000d48:	07d2      	lsls	r2, r2, #31
 8000d4a:	4310      	orrs	r0, r2
 8000d4c:	bce0      	pop	{r5, r6, r7}
 8000d4e:	46ba      	mov	sl, r7
 8000d50:	46b1      	mov	r9, r6
 8000d52:	46a8      	mov	r8, r5
 8000d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d56:	20ff      	movs	r0, #255	@ 0xff
 8000d58:	2400      	movs	r4, #0
 8000d5a:	e7f3      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000d5c:	2c00      	cmp	r4, #0
 8000d5e:	d120      	bne.n	8000da2 <__aeabi_fdiv+0x10e>
 8000d60:	2302      	movs	r3, #2
 8000d62:	3fff      	subs	r7, #255	@ 0xff
 8000d64:	e7d8      	b.n	8000d18 <__aeabi_fdiv+0x84>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d105      	bne.n	8000d76 <__aeabi_fdiv+0xe2>
 8000d6a:	2304      	movs	r3, #4
 8000d6c:	4699      	mov	r9, r3
 8000d6e:	3b03      	subs	r3, #3
 8000d70:	2700      	movs	r7, #0
 8000d72:	469a      	mov	sl, r3
 8000d74:	e7a5      	b.n	8000cc2 <__aeabi_fdiv+0x2e>
 8000d76:	0028      	movs	r0, r5
 8000d78:	f002 fe38 	bl	80039ec <__clzsi2>
 8000d7c:	2776      	movs	r7, #118	@ 0x76
 8000d7e:	1f43      	subs	r3, r0, #5
 8000d80:	409d      	lsls	r5, r3
 8000d82:	2300      	movs	r3, #0
 8000d84:	427f      	negs	r7, r7
 8000d86:	4699      	mov	r9, r3
 8000d88:	469a      	mov	sl, r3
 8000d8a:	1a3f      	subs	r7, r7, r0
 8000d8c:	e799      	b.n	8000cc2 <__aeabi_fdiv+0x2e>
 8000d8e:	0020      	movs	r0, r4
 8000d90:	f002 fe2c 	bl	80039ec <__clzsi2>
 8000d94:	1f43      	subs	r3, r0, #5
 8000d96:	409c      	lsls	r4, r3
 8000d98:	2376      	movs	r3, #118	@ 0x76
 8000d9a:	425b      	negs	r3, r3
 8000d9c:	1a1b      	subs	r3, r3, r0
 8000d9e:	2000      	movs	r0, #0
 8000da0:	e79e      	b.n	8000ce0 <__aeabi_fdiv+0x4c>
 8000da2:	2303      	movs	r3, #3
 8000da4:	464a      	mov	r2, r9
 8000da6:	431a      	orrs	r2, r3
 8000da8:	4691      	mov	r9, r2
 8000daa:	2003      	movs	r0, #3
 8000dac:	33fc      	adds	r3, #252	@ 0xfc
 8000dae:	e797      	b.n	8000ce0 <__aeabi_fdiv+0x4c>
 8000db0:	230c      	movs	r3, #12
 8000db2:	4699      	mov	r9, r3
 8000db4:	3b09      	subs	r3, #9
 8000db6:	27ff      	movs	r7, #255	@ 0xff
 8000db8:	469a      	mov	sl, r3
 8000dba:	e782      	b.n	8000cc2 <__aeabi_fdiv+0x2e>
 8000dbc:	2803      	cmp	r0, #3
 8000dbe:	d02c      	beq.n	8000e1a <__aeabi_fdiv+0x186>
 8000dc0:	0032      	movs	r2, r6
 8000dc2:	0038      	movs	r0, r7
 8000dc4:	307f      	adds	r0, #127	@ 0x7f
 8000dc6:	2800      	cmp	r0, #0
 8000dc8:	dd47      	ble.n	8000e5a <__aeabi_fdiv+0x1c6>
 8000dca:	0763      	lsls	r3, r4, #29
 8000dcc:	d004      	beq.n	8000dd8 <__aeabi_fdiv+0x144>
 8000dce:	230f      	movs	r3, #15
 8000dd0:	4023      	ands	r3, r4
 8000dd2:	2b04      	cmp	r3, #4
 8000dd4:	d000      	beq.n	8000dd8 <__aeabi_fdiv+0x144>
 8000dd6:	3404      	adds	r4, #4
 8000dd8:	0123      	lsls	r3, r4, #4
 8000dda:	d503      	bpl.n	8000de4 <__aeabi_fdiv+0x150>
 8000ddc:	0038      	movs	r0, r7
 8000dde:	4b37      	ldr	r3, [pc, #220]	@ (8000ebc <__aeabi_fdiv+0x228>)
 8000de0:	3080      	adds	r0, #128	@ 0x80
 8000de2:	401c      	ands	r4, r3
 8000de4:	28fe      	cmp	r0, #254	@ 0xfe
 8000de6:	dcb6      	bgt.n	8000d56 <__aeabi_fdiv+0xc2>
 8000de8:	01a4      	lsls	r4, r4, #6
 8000dea:	0a64      	lsrs	r4, r4, #9
 8000dec:	b2c0      	uxtb	r0, r0
 8000dee:	e7a9      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000df0:	2480      	movs	r4, #128	@ 0x80
 8000df2:	2200      	movs	r2, #0
 8000df4:	20ff      	movs	r0, #255	@ 0xff
 8000df6:	03e4      	lsls	r4, r4, #15
 8000df8:	e7a4      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000dfa:	2380      	movs	r3, #128	@ 0x80
 8000dfc:	03db      	lsls	r3, r3, #15
 8000dfe:	421d      	tst	r5, r3
 8000e00:	d001      	beq.n	8000e06 <__aeabi_fdiv+0x172>
 8000e02:	421c      	tst	r4, r3
 8000e04:	d00b      	beq.n	8000e1e <__aeabi_fdiv+0x18a>
 8000e06:	2480      	movs	r4, #128	@ 0x80
 8000e08:	03e4      	lsls	r4, r4, #15
 8000e0a:	432c      	orrs	r4, r5
 8000e0c:	0264      	lsls	r4, r4, #9
 8000e0e:	4642      	mov	r2, r8
 8000e10:	20ff      	movs	r0, #255	@ 0xff
 8000e12:	0a64      	lsrs	r4, r4, #9
 8000e14:	e796      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000e16:	4646      	mov	r6, r8
 8000e18:	002c      	movs	r4, r5
 8000e1a:	2380      	movs	r3, #128	@ 0x80
 8000e1c:	03db      	lsls	r3, r3, #15
 8000e1e:	431c      	orrs	r4, r3
 8000e20:	0264      	lsls	r4, r4, #9
 8000e22:	0032      	movs	r2, r6
 8000e24:	20ff      	movs	r0, #255	@ 0xff
 8000e26:	0a64      	lsrs	r4, r4, #9
 8000e28:	e78c      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000e2a:	016d      	lsls	r5, r5, #5
 8000e2c:	0160      	lsls	r0, r4, #5
 8000e2e:	4285      	cmp	r5, r0
 8000e30:	d22d      	bcs.n	8000e8e <__aeabi_fdiv+0x1fa>
 8000e32:	231b      	movs	r3, #27
 8000e34:	2400      	movs	r4, #0
 8000e36:	3f01      	subs	r7, #1
 8000e38:	2601      	movs	r6, #1
 8000e3a:	0029      	movs	r1, r5
 8000e3c:	0064      	lsls	r4, r4, #1
 8000e3e:	006d      	lsls	r5, r5, #1
 8000e40:	2900      	cmp	r1, #0
 8000e42:	db01      	blt.n	8000e48 <__aeabi_fdiv+0x1b4>
 8000e44:	4285      	cmp	r5, r0
 8000e46:	d301      	bcc.n	8000e4c <__aeabi_fdiv+0x1b8>
 8000e48:	1a2d      	subs	r5, r5, r0
 8000e4a:	4334      	orrs	r4, r6
 8000e4c:	3b01      	subs	r3, #1
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d1f3      	bne.n	8000e3a <__aeabi_fdiv+0x1a6>
 8000e52:	1e6b      	subs	r3, r5, #1
 8000e54:	419d      	sbcs	r5, r3
 8000e56:	432c      	orrs	r4, r5
 8000e58:	e7b3      	b.n	8000dc2 <__aeabi_fdiv+0x12e>
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	1a1b      	subs	r3, r3, r0
 8000e5e:	2b1b      	cmp	r3, #27
 8000e60:	dd00      	ble.n	8000e64 <__aeabi_fdiv+0x1d0>
 8000e62:	e76d      	b.n	8000d40 <__aeabi_fdiv+0xac>
 8000e64:	0021      	movs	r1, r4
 8000e66:	379e      	adds	r7, #158	@ 0x9e
 8000e68:	40d9      	lsrs	r1, r3
 8000e6a:	40bc      	lsls	r4, r7
 8000e6c:	000b      	movs	r3, r1
 8000e6e:	1e61      	subs	r1, r4, #1
 8000e70:	418c      	sbcs	r4, r1
 8000e72:	4323      	orrs	r3, r4
 8000e74:	0759      	lsls	r1, r3, #29
 8000e76:	d004      	beq.n	8000e82 <__aeabi_fdiv+0x1ee>
 8000e78:	210f      	movs	r1, #15
 8000e7a:	4019      	ands	r1, r3
 8000e7c:	2904      	cmp	r1, #4
 8000e7e:	d000      	beq.n	8000e82 <__aeabi_fdiv+0x1ee>
 8000e80:	3304      	adds	r3, #4
 8000e82:	0159      	lsls	r1, r3, #5
 8000e84:	d413      	bmi.n	8000eae <__aeabi_fdiv+0x21a>
 8000e86:	019b      	lsls	r3, r3, #6
 8000e88:	2000      	movs	r0, #0
 8000e8a:	0a5c      	lsrs	r4, r3, #9
 8000e8c:	e75a      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000e8e:	231a      	movs	r3, #26
 8000e90:	2401      	movs	r4, #1
 8000e92:	1a2d      	subs	r5, r5, r0
 8000e94:	e7d0      	b.n	8000e38 <__aeabi_fdiv+0x1a4>
 8000e96:	1e98      	subs	r0, r3, #2
 8000e98:	4243      	negs	r3, r0
 8000e9a:	4158      	adcs	r0, r3
 8000e9c:	4240      	negs	r0, r0
 8000e9e:	0032      	movs	r2, r6
 8000ea0:	2400      	movs	r4, #0
 8000ea2:	b2c0      	uxtb	r0, r0
 8000ea4:	e74e      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000ea6:	4642      	mov	r2, r8
 8000ea8:	20ff      	movs	r0, #255	@ 0xff
 8000eaa:	2400      	movs	r4, #0
 8000eac:	e74a      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000eae:	2001      	movs	r0, #1
 8000eb0:	2400      	movs	r4, #0
 8000eb2:	e747      	b.n	8000d44 <__aeabi_fdiv+0xb0>
 8000eb4:	080115f8 	.word	0x080115f8
 8000eb8:	08011638 	.word	0x08011638
 8000ebc:	f7ffffff 	.word	0xf7ffffff

08000ec0 <__eqsf2>:
 8000ec0:	b570      	push	{r4, r5, r6, lr}
 8000ec2:	0042      	lsls	r2, r0, #1
 8000ec4:	024e      	lsls	r6, r1, #9
 8000ec6:	004c      	lsls	r4, r1, #1
 8000ec8:	0245      	lsls	r5, r0, #9
 8000eca:	0a6d      	lsrs	r5, r5, #9
 8000ecc:	0e12      	lsrs	r2, r2, #24
 8000ece:	0fc3      	lsrs	r3, r0, #31
 8000ed0:	0a76      	lsrs	r6, r6, #9
 8000ed2:	0e24      	lsrs	r4, r4, #24
 8000ed4:	0fc9      	lsrs	r1, r1, #31
 8000ed6:	2aff      	cmp	r2, #255	@ 0xff
 8000ed8:	d010      	beq.n	8000efc <__eqsf2+0x3c>
 8000eda:	2cff      	cmp	r4, #255	@ 0xff
 8000edc:	d00c      	beq.n	8000ef8 <__eqsf2+0x38>
 8000ede:	2001      	movs	r0, #1
 8000ee0:	42a2      	cmp	r2, r4
 8000ee2:	d10a      	bne.n	8000efa <__eqsf2+0x3a>
 8000ee4:	42b5      	cmp	r5, r6
 8000ee6:	d108      	bne.n	8000efa <__eqsf2+0x3a>
 8000ee8:	428b      	cmp	r3, r1
 8000eea:	d00f      	beq.n	8000f0c <__eqsf2+0x4c>
 8000eec:	2a00      	cmp	r2, #0
 8000eee:	d104      	bne.n	8000efa <__eqsf2+0x3a>
 8000ef0:	0028      	movs	r0, r5
 8000ef2:	1e43      	subs	r3, r0, #1
 8000ef4:	4198      	sbcs	r0, r3
 8000ef6:	e000      	b.n	8000efa <__eqsf2+0x3a>
 8000ef8:	2001      	movs	r0, #1
 8000efa:	bd70      	pop	{r4, r5, r6, pc}
 8000efc:	2001      	movs	r0, #1
 8000efe:	2cff      	cmp	r4, #255	@ 0xff
 8000f00:	d1fb      	bne.n	8000efa <__eqsf2+0x3a>
 8000f02:	4335      	orrs	r5, r6
 8000f04:	d1f9      	bne.n	8000efa <__eqsf2+0x3a>
 8000f06:	404b      	eors	r3, r1
 8000f08:	0018      	movs	r0, r3
 8000f0a:	e7f6      	b.n	8000efa <__eqsf2+0x3a>
 8000f0c:	2000      	movs	r0, #0
 8000f0e:	e7f4      	b.n	8000efa <__eqsf2+0x3a>

08000f10 <__gesf2>:
 8000f10:	b530      	push	{r4, r5, lr}
 8000f12:	0042      	lsls	r2, r0, #1
 8000f14:	0244      	lsls	r4, r0, #9
 8000f16:	024d      	lsls	r5, r1, #9
 8000f18:	0fc3      	lsrs	r3, r0, #31
 8000f1a:	0048      	lsls	r0, r1, #1
 8000f1c:	0a64      	lsrs	r4, r4, #9
 8000f1e:	0e12      	lsrs	r2, r2, #24
 8000f20:	0a6d      	lsrs	r5, r5, #9
 8000f22:	0e00      	lsrs	r0, r0, #24
 8000f24:	0fc9      	lsrs	r1, r1, #31
 8000f26:	2aff      	cmp	r2, #255	@ 0xff
 8000f28:	d018      	beq.n	8000f5c <__gesf2+0x4c>
 8000f2a:	28ff      	cmp	r0, #255	@ 0xff
 8000f2c:	d00a      	beq.n	8000f44 <__gesf2+0x34>
 8000f2e:	2a00      	cmp	r2, #0
 8000f30:	d11e      	bne.n	8000f70 <__gesf2+0x60>
 8000f32:	2800      	cmp	r0, #0
 8000f34:	d10a      	bne.n	8000f4c <__gesf2+0x3c>
 8000f36:	2d00      	cmp	r5, #0
 8000f38:	d029      	beq.n	8000f8e <__gesf2+0x7e>
 8000f3a:	2c00      	cmp	r4, #0
 8000f3c:	d12d      	bne.n	8000f9a <__gesf2+0x8a>
 8000f3e:	0048      	lsls	r0, r1, #1
 8000f40:	3801      	subs	r0, #1
 8000f42:	bd30      	pop	{r4, r5, pc}
 8000f44:	2d00      	cmp	r5, #0
 8000f46:	d125      	bne.n	8000f94 <__gesf2+0x84>
 8000f48:	2a00      	cmp	r2, #0
 8000f4a:	d101      	bne.n	8000f50 <__gesf2+0x40>
 8000f4c:	2c00      	cmp	r4, #0
 8000f4e:	d0f6      	beq.n	8000f3e <__gesf2+0x2e>
 8000f50:	428b      	cmp	r3, r1
 8000f52:	d019      	beq.n	8000f88 <__gesf2+0x78>
 8000f54:	2001      	movs	r0, #1
 8000f56:	425b      	negs	r3, r3
 8000f58:	4318      	orrs	r0, r3
 8000f5a:	e7f2      	b.n	8000f42 <__gesf2+0x32>
 8000f5c:	2c00      	cmp	r4, #0
 8000f5e:	d119      	bne.n	8000f94 <__gesf2+0x84>
 8000f60:	28ff      	cmp	r0, #255	@ 0xff
 8000f62:	d1f7      	bne.n	8000f54 <__gesf2+0x44>
 8000f64:	2d00      	cmp	r5, #0
 8000f66:	d115      	bne.n	8000f94 <__gesf2+0x84>
 8000f68:	2000      	movs	r0, #0
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	d1f2      	bne.n	8000f54 <__gesf2+0x44>
 8000f6e:	e7e8      	b.n	8000f42 <__gesf2+0x32>
 8000f70:	2800      	cmp	r0, #0
 8000f72:	d0ef      	beq.n	8000f54 <__gesf2+0x44>
 8000f74:	428b      	cmp	r3, r1
 8000f76:	d1ed      	bne.n	8000f54 <__gesf2+0x44>
 8000f78:	4282      	cmp	r2, r0
 8000f7a:	dceb      	bgt.n	8000f54 <__gesf2+0x44>
 8000f7c:	db04      	blt.n	8000f88 <__gesf2+0x78>
 8000f7e:	42ac      	cmp	r4, r5
 8000f80:	d8e8      	bhi.n	8000f54 <__gesf2+0x44>
 8000f82:	2000      	movs	r0, #0
 8000f84:	42ac      	cmp	r4, r5
 8000f86:	d2dc      	bcs.n	8000f42 <__gesf2+0x32>
 8000f88:	0058      	lsls	r0, r3, #1
 8000f8a:	3801      	subs	r0, #1
 8000f8c:	e7d9      	b.n	8000f42 <__gesf2+0x32>
 8000f8e:	2c00      	cmp	r4, #0
 8000f90:	d0d7      	beq.n	8000f42 <__gesf2+0x32>
 8000f92:	e7df      	b.n	8000f54 <__gesf2+0x44>
 8000f94:	2002      	movs	r0, #2
 8000f96:	4240      	negs	r0, r0
 8000f98:	e7d3      	b.n	8000f42 <__gesf2+0x32>
 8000f9a:	428b      	cmp	r3, r1
 8000f9c:	d1da      	bne.n	8000f54 <__gesf2+0x44>
 8000f9e:	e7ee      	b.n	8000f7e <__gesf2+0x6e>

08000fa0 <__lesf2>:
 8000fa0:	b530      	push	{r4, r5, lr}
 8000fa2:	0042      	lsls	r2, r0, #1
 8000fa4:	0244      	lsls	r4, r0, #9
 8000fa6:	024d      	lsls	r5, r1, #9
 8000fa8:	0fc3      	lsrs	r3, r0, #31
 8000faa:	0048      	lsls	r0, r1, #1
 8000fac:	0a64      	lsrs	r4, r4, #9
 8000fae:	0e12      	lsrs	r2, r2, #24
 8000fb0:	0a6d      	lsrs	r5, r5, #9
 8000fb2:	0e00      	lsrs	r0, r0, #24
 8000fb4:	0fc9      	lsrs	r1, r1, #31
 8000fb6:	2aff      	cmp	r2, #255	@ 0xff
 8000fb8:	d017      	beq.n	8000fea <__lesf2+0x4a>
 8000fba:	28ff      	cmp	r0, #255	@ 0xff
 8000fbc:	d00a      	beq.n	8000fd4 <__lesf2+0x34>
 8000fbe:	2a00      	cmp	r2, #0
 8000fc0:	d11b      	bne.n	8000ffa <__lesf2+0x5a>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	d10a      	bne.n	8000fdc <__lesf2+0x3c>
 8000fc6:	2d00      	cmp	r5, #0
 8000fc8:	d01d      	beq.n	8001006 <__lesf2+0x66>
 8000fca:	2c00      	cmp	r4, #0
 8000fcc:	d12d      	bne.n	800102a <__lesf2+0x8a>
 8000fce:	0048      	lsls	r0, r1, #1
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e011      	b.n	8000ff8 <__lesf2+0x58>
 8000fd4:	2d00      	cmp	r5, #0
 8000fd6:	d10e      	bne.n	8000ff6 <__lesf2+0x56>
 8000fd8:	2a00      	cmp	r2, #0
 8000fda:	d101      	bne.n	8000fe0 <__lesf2+0x40>
 8000fdc:	2c00      	cmp	r4, #0
 8000fde:	d0f6      	beq.n	8000fce <__lesf2+0x2e>
 8000fe0:	428b      	cmp	r3, r1
 8000fe2:	d10c      	bne.n	8000ffe <__lesf2+0x5e>
 8000fe4:	0058      	lsls	r0, r3, #1
 8000fe6:	3801      	subs	r0, #1
 8000fe8:	e006      	b.n	8000ff8 <__lesf2+0x58>
 8000fea:	2c00      	cmp	r4, #0
 8000fec:	d103      	bne.n	8000ff6 <__lesf2+0x56>
 8000fee:	28ff      	cmp	r0, #255	@ 0xff
 8000ff0:	d105      	bne.n	8000ffe <__lesf2+0x5e>
 8000ff2:	2d00      	cmp	r5, #0
 8000ff4:	d015      	beq.n	8001022 <__lesf2+0x82>
 8000ff6:	2002      	movs	r0, #2
 8000ff8:	bd30      	pop	{r4, r5, pc}
 8000ffa:	2800      	cmp	r0, #0
 8000ffc:	d106      	bne.n	800100c <__lesf2+0x6c>
 8000ffe:	2001      	movs	r0, #1
 8001000:	425b      	negs	r3, r3
 8001002:	4318      	orrs	r0, r3
 8001004:	e7f8      	b.n	8000ff8 <__lesf2+0x58>
 8001006:	2c00      	cmp	r4, #0
 8001008:	d0f6      	beq.n	8000ff8 <__lesf2+0x58>
 800100a:	e7f8      	b.n	8000ffe <__lesf2+0x5e>
 800100c:	428b      	cmp	r3, r1
 800100e:	d1f6      	bne.n	8000ffe <__lesf2+0x5e>
 8001010:	4282      	cmp	r2, r0
 8001012:	dcf4      	bgt.n	8000ffe <__lesf2+0x5e>
 8001014:	dbe6      	blt.n	8000fe4 <__lesf2+0x44>
 8001016:	42ac      	cmp	r4, r5
 8001018:	d8f1      	bhi.n	8000ffe <__lesf2+0x5e>
 800101a:	2000      	movs	r0, #0
 800101c:	42ac      	cmp	r4, r5
 800101e:	d2eb      	bcs.n	8000ff8 <__lesf2+0x58>
 8001020:	e7e0      	b.n	8000fe4 <__lesf2+0x44>
 8001022:	2000      	movs	r0, #0
 8001024:	428b      	cmp	r3, r1
 8001026:	d1ea      	bne.n	8000ffe <__lesf2+0x5e>
 8001028:	e7e6      	b.n	8000ff8 <__lesf2+0x58>
 800102a:	428b      	cmp	r3, r1
 800102c:	d1e7      	bne.n	8000ffe <__lesf2+0x5e>
 800102e:	e7f2      	b.n	8001016 <__lesf2+0x76>

08001030 <__aeabi_fmul>:
 8001030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001032:	464f      	mov	r7, r9
 8001034:	4646      	mov	r6, r8
 8001036:	46d6      	mov	lr, sl
 8001038:	0044      	lsls	r4, r0, #1
 800103a:	b5c0      	push	{r6, r7, lr}
 800103c:	0246      	lsls	r6, r0, #9
 800103e:	1c0f      	adds	r7, r1, #0
 8001040:	0a76      	lsrs	r6, r6, #9
 8001042:	0e24      	lsrs	r4, r4, #24
 8001044:	0fc5      	lsrs	r5, r0, #31
 8001046:	2c00      	cmp	r4, #0
 8001048:	d100      	bne.n	800104c <__aeabi_fmul+0x1c>
 800104a:	e0da      	b.n	8001202 <__aeabi_fmul+0x1d2>
 800104c:	2cff      	cmp	r4, #255	@ 0xff
 800104e:	d074      	beq.n	800113a <__aeabi_fmul+0x10a>
 8001050:	2380      	movs	r3, #128	@ 0x80
 8001052:	00f6      	lsls	r6, r6, #3
 8001054:	04db      	lsls	r3, r3, #19
 8001056:	431e      	orrs	r6, r3
 8001058:	2300      	movs	r3, #0
 800105a:	4699      	mov	r9, r3
 800105c:	469a      	mov	sl, r3
 800105e:	3c7f      	subs	r4, #127	@ 0x7f
 8001060:	027b      	lsls	r3, r7, #9
 8001062:	0a5b      	lsrs	r3, r3, #9
 8001064:	4698      	mov	r8, r3
 8001066:	007b      	lsls	r3, r7, #1
 8001068:	0e1b      	lsrs	r3, r3, #24
 800106a:	0fff      	lsrs	r7, r7, #31
 800106c:	2b00      	cmp	r3, #0
 800106e:	d074      	beq.n	800115a <__aeabi_fmul+0x12a>
 8001070:	2bff      	cmp	r3, #255	@ 0xff
 8001072:	d100      	bne.n	8001076 <__aeabi_fmul+0x46>
 8001074:	e08e      	b.n	8001194 <__aeabi_fmul+0x164>
 8001076:	4642      	mov	r2, r8
 8001078:	2180      	movs	r1, #128	@ 0x80
 800107a:	00d2      	lsls	r2, r2, #3
 800107c:	04c9      	lsls	r1, r1, #19
 800107e:	4311      	orrs	r1, r2
 8001080:	3b7f      	subs	r3, #127	@ 0x7f
 8001082:	002a      	movs	r2, r5
 8001084:	18e4      	adds	r4, r4, r3
 8001086:	464b      	mov	r3, r9
 8001088:	407a      	eors	r2, r7
 800108a:	4688      	mov	r8, r1
 800108c:	b2d2      	uxtb	r2, r2
 800108e:	2b0a      	cmp	r3, #10
 8001090:	dc75      	bgt.n	800117e <__aeabi_fmul+0x14e>
 8001092:	464b      	mov	r3, r9
 8001094:	2000      	movs	r0, #0
 8001096:	2b02      	cmp	r3, #2
 8001098:	dd0f      	ble.n	80010ba <__aeabi_fmul+0x8a>
 800109a:	4649      	mov	r1, r9
 800109c:	2301      	movs	r3, #1
 800109e:	408b      	lsls	r3, r1
 80010a0:	21a6      	movs	r1, #166	@ 0xa6
 80010a2:	00c9      	lsls	r1, r1, #3
 80010a4:	420b      	tst	r3, r1
 80010a6:	d169      	bne.n	800117c <__aeabi_fmul+0x14c>
 80010a8:	2190      	movs	r1, #144	@ 0x90
 80010aa:	0089      	lsls	r1, r1, #2
 80010ac:	420b      	tst	r3, r1
 80010ae:	d000      	beq.n	80010b2 <__aeabi_fmul+0x82>
 80010b0:	e100      	b.n	80012b4 <__aeabi_fmul+0x284>
 80010b2:	2188      	movs	r1, #136	@ 0x88
 80010b4:	4219      	tst	r1, r3
 80010b6:	d000      	beq.n	80010ba <__aeabi_fmul+0x8a>
 80010b8:	e0f5      	b.n	80012a6 <__aeabi_fmul+0x276>
 80010ba:	4641      	mov	r1, r8
 80010bc:	0409      	lsls	r1, r1, #16
 80010be:	0c09      	lsrs	r1, r1, #16
 80010c0:	4643      	mov	r3, r8
 80010c2:	0008      	movs	r0, r1
 80010c4:	0c35      	lsrs	r5, r6, #16
 80010c6:	0436      	lsls	r6, r6, #16
 80010c8:	0c1b      	lsrs	r3, r3, #16
 80010ca:	0c36      	lsrs	r6, r6, #16
 80010cc:	4370      	muls	r0, r6
 80010ce:	4369      	muls	r1, r5
 80010d0:	435e      	muls	r6, r3
 80010d2:	435d      	muls	r5, r3
 80010d4:	1876      	adds	r6, r6, r1
 80010d6:	0c03      	lsrs	r3, r0, #16
 80010d8:	199b      	adds	r3, r3, r6
 80010da:	4299      	cmp	r1, r3
 80010dc:	d903      	bls.n	80010e6 <__aeabi_fmul+0xb6>
 80010de:	2180      	movs	r1, #128	@ 0x80
 80010e0:	0249      	lsls	r1, r1, #9
 80010e2:	468c      	mov	ip, r1
 80010e4:	4465      	add	r5, ip
 80010e6:	0400      	lsls	r0, r0, #16
 80010e8:	0419      	lsls	r1, r3, #16
 80010ea:	0c00      	lsrs	r0, r0, #16
 80010ec:	1809      	adds	r1, r1, r0
 80010ee:	018e      	lsls	r6, r1, #6
 80010f0:	1e70      	subs	r0, r6, #1
 80010f2:	4186      	sbcs	r6, r0
 80010f4:	0c1b      	lsrs	r3, r3, #16
 80010f6:	0e89      	lsrs	r1, r1, #26
 80010f8:	195b      	adds	r3, r3, r5
 80010fa:	430e      	orrs	r6, r1
 80010fc:	019b      	lsls	r3, r3, #6
 80010fe:	431e      	orrs	r6, r3
 8001100:	011b      	lsls	r3, r3, #4
 8001102:	d46c      	bmi.n	80011de <__aeabi_fmul+0x1ae>
 8001104:	0023      	movs	r3, r4
 8001106:	337f      	adds	r3, #127	@ 0x7f
 8001108:	2b00      	cmp	r3, #0
 800110a:	dc00      	bgt.n	800110e <__aeabi_fmul+0xde>
 800110c:	e0b1      	b.n	8001272 <__aeabi_fmul+0x242>
 800110e:	0015      	movs	r5, r2
 8001110:	0771      	lsls	r1, r6, #29
 8001112:	d00b      	beq.n	800112c <__aeabi_fmul+0xfc>
 8001114:	200f      	movs	r0, #15
 8001116:	0021      	movs	r1, r4
 8001118:	4030      	ands	r0, r6
 800111a:	2804      	cmp	r0, #4
 800111c:	d006      	beq.n	800112c <__aeabi_fmul+0xfc>
 800111e:	3604      	adds	r6, #4
 8001120:	0132      	lsls	r2, r6, #4
 8001122:	d503      	bpl.n	800112c <__aeabi_fmul+0xfc>
 8001124:	4b6e      	ldr	r3, [pc, #440]	@ (80012e0 <__aeabi_fmul+0x2b0>)
 8001126:	401e      	ands	r6, r3
 8001128:	000b      	movs	r3, r1
 800112a:	3380      	adds	r3, #128	@ 0x80
 800112c:	2bfe      	cmp	r3, #254	@ 0xfe
 800112e:	dd00      	ble.n	8001132 <__aeabi_fmul+0x102>
 8001130:	e0bd      	b.n	80012ae <__aeabi_fmul+0x27e>
 8001132:	01b2      	lsls	r2, r6, #6
 8001134:	0a52      	lsrs	r2, r2, #9
 8001136:	b2db      	uxtb	r3, r3
 8001138:	e048      	b.n	80011cc <__aeabi_fmul+0x19c>
 800113a:	2e00      	cmp	r6, #0
 800113c:	d000      	beq.n	8001140 <__aeabi_fmul+0x110>
 800113e:	e092      	b.n	8001266 <__aeabi_fmul+0x236>
 8001140:	2308      	movs	r3, #8
 8001142:	4699      	mov	r9, r3
 8001144:	3b06      	subs	r3, #6
 8001146:	469a      	mov	sl, r3
 8001148:	027b      	lsls	r3, r7, #9
 800114a:	0a5b      	lsrs	r3, r3, #9
 800114c:	4698      	mov	r8, r3
 800114e:	007b      	lsls	r3, r7, #1
 8001150:	24ff      	movs	r4, #255	@ 0xff
 8001152:	0e1b      	lsrs	r3, r3, #24
 8001154:	0fff      	lsrs	r7, r7, #31
 8001156:	2b00      	cmp	r3, #0
 8001158:	d18a      	bne.n	8001070 <__aeabi_fmul+0x40>
 800115a:	4642      	mov	r2, r8
 800115c:	2a00      	cmp	r2, #0
 800115e:	d164      	bne.n	800122a <__aeabi_fmul+0x1fa>
 8001160:	4649      	mov	r1, r9
 8001162:	3201      	adds	r2, #1
 8001164:	4311      	orrs	r1, r2
 8001166:	4689      	mov	r9, r1
 8001168:	290a      	cmp	r1, #10
 800116a:	dc08      	bgt.n	800117e <__aeabi_fmul+0x14e>
 800116c:	407d      	eors	r5, r7
 800116e:	2001      	movs	r0, #1
 8001170:	b2ea      	uxtb	r2, r5
 8001172:	2902      	cmp	r1, #2
 8001174:	dc91      	bgt.n	800109a <__aeabi_fmul+0x6a>
 8001176:	0015      	movs	r5, r2
 8001178:	2200      	movs	r2, #0
 800117a:	e027      	b.n	80011cc <__aeabi_fmul+0x19c>
 800117c:	0015      	movs	r5, r2
 800117e:	4653      	mov	r3, sl
 8001180:	2b02      	cmp	r3, #2
 8001182:	d100      	bne.n	8001186 <__aeabi_fmul+0x156>
 8001184:	e093      	b.n	80012ae <__aeabi_fmul+0x27e>
 8001186:	2b03      	cmp	r3, #3
 8001188:	d01a      	beq.n	80011c0 <__aeabi_fmul+0x190>
 800118a:	2b01      	cmp	r3, #1
 800118c:	d12c      	bne.n	80011e8 <__aeabi_fmul+0x1b8>
 800118e:	2300      	movs	r3, #0
 8001190:	2200      	movs	r2, #0
 8001192:	e01b      	b.n	80011cc <__aeabi_fmul+0x19c>
 8001194:	4643      	mov	r3, r8
 8001196:	34ff      	adds	r4, #255	@ 0xff
 8001198:	2b00      	cmp	r3, #0
 800119a:	d055      	beq.n	8001248 <__aeabi_fmul+0x218>
 800119c:	2103      	movs	r1, #3
 800119e:	464b      	mov	r3, r9
 80011a0:	430b      	orrs	r3, r1
 80011a2:	0019      	movs	r1, r3
 80011a4:	2b0a      	cmp	r3, #10
 80011a6:	dc00      	bgt.n	80011aa <__aeabi_fmul+0x17a>
 80011a8:	e092      	b.n	80012d0 <__aeabi_fmul+0x2a0>
 80011aa:	2b0f      	cmp	r3, #15
 80011ac:	d000      	beq.n	80011b0 <__aeabi_fmul+0x180>
 80011ae:	e08c      	b.n	80012ca <__aeabi_fmul+0x29a>
 80011b0:	2280      	movs	r2, #128	@ 0x80
 80011b2:	03d2      	lsls	r2, r2, #15
 80011b4:	4216      	tst	r6, r2
 80011b6:	d003      	beq.n	80011c0 <__aeabi_fmul+0x190>
 80011b8:	4643      	mov	r3, r8
 80011ba:	4213      	tst	r3, r2
 80011bc:	d100      	bne.n	80011c0 <__aeabi_fmul+0x190>
 80011be:	e07d      	b.n	80012bc <__aeabi_fmul+0x28c>
 80011c0:	2280      	movs	r2, #128	@ 0x80
 80011c2:	03d2      	lsls	r2, r2, #15
 80011c4:	4332      	orrs	r2, r6
 80011c6:	0252      	lsls	r2, r2, #9
 80011c8:	0a52      	lsrs	r2, r2, #9
 80011ca:	23ff      	movs	r3, #255	@ 0xff
 80011cc:	05d8      	lsls	r0, r3, #23
 80011ce:	07ed      	lsls	r5, r5, #31
 80011d0:	4310      	orrs	r0, r2
 80011d2:	4328      	orrs	r0, r5
 80011d4:	bce0      	pop	{r5, r6, r7}
 80011d6:	46ba      	mov	sl, r7
 80011d8:	46b1      	mov	r9, r6
 80011da:	46a8      	mov	r8, r5
 80011dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011de:	2301      	movs	r3, #1
 80011e0:	0015      	movs	r5, r2
 80011e2:	0871      	lsrs	r1, r6, #1
 80011e4:	401e      	ands	r6, r3
 80011e6:	430e      	orrs	r6, r1
 80011e8:	0023      	movs	r3, r4
 80011ea:	3380      	adds	r3, #128	@ 0x80
 80011ec:	1c61      	adds	r1, r4, #1
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	dd41      	ble.n	8001276 <__aeabi_fmul+0x246>
 80011f2:	0772      	lsls	r2, r6, #29
 80011f4:	d094      	beq.n	8001120 <__aeabi_fmul+0xf0>
 80011f6:	220f      	movs	r2, #15
 80011f8:	4032      	ands	r2, r6
 80011fa:	2a04      	cmp	r2, #4
 80011fc:	d000      	beq.n	8001200 <__aeabi_fmul+0x1d0>
 80011fe:	e78e      	b.n	800111e <__aeabi_fmul+0xee>
 8001200:	e78e      	b.n	8001120 <__aeabi_fmul+0xf0>
 8001202:	2e00      	cmp	r6, #0
 8001204:	d105      	bne.n	8001212 <__aeabi_fmul+0x1e2>
 8001206:	2304      	movs	r3, #4
 8001208:	4699      	mov	r9, r3
 800120a:	3b03      	subs	r3, #3
 800120c:	2400      	movs	r4, #0
 800120e:	469a      	mov	sl, r3
 8001210:	e726      	b.n	8001060 <__aeabi_fmul+0x30>
 8001212:	0030      	movs	r0, r6
 8001214:	f002 fbea 	bl	80039ec <__clzsi2>
 8001218:	2476      	movs	r4, #118	@ 0x76
 800121a:	1f43      	subs	r3, r0, #5
 800121c:	409e      	lsls	r6, r3
 800121e:	2300      	movs	r3, #0
 8001220:	4264      	negs	r4, r4
 8001222:	4699      	mov	r9, r3
 8001224:	469a      	mov	sl, r3
 8001226:	1a24      	subs	r4, r4, r0
 8001228:	e71a      	b.n	8001060 <__aeabi_fmul+0x30>
 800122a:	4640      	mov	r0, r8
 800122c:	f002 fbde 	bl	80039ec <__clzsi2>
 8001230:	464b      	mov	r3, r9
 8001232:	1a24      	subs	r4, r4, r0
 8001234:	3c76      	subs	r4, #118	@ 0x76
 8001236:	2b0a      	cmp	r3, #10
 8001238:	dca1      	bgt.n	800117e <__aeabi_fmul+0x14e>
 800123a:	4643      	mov	r3, r8
 800123c:	3805      	subs	r0, #5
 800123e:	4083      	lsls	r3, r0
 8001240:	407d      	eors	r5, r7
 8001242:	4698      	mov	r8, r3
 8001244:	b2ea      	uxtb	r2, r5
 8001246:	e724      	b.n	8001092 <__aeabi_fmul+0x62>
 8001248:	464a      	mov	r2, r9
 800124a:	3302      	adds	r3, #2
 800124c:	4313      	orrs	r3, r2
 800124e:	002a      	movs	r2, r5
 8001250:	407a      	eors	r2, r7
 8001252:	b2d2      	uxtb	r2, r2
 8001254:	2b0a      	cmp	r3, #10
 8001256:	dc92      	bgt.n	800117e <__aeabi_fmul+0x14e>
 8001258:	4649      	mov	r1, r9
 800125a:	0015      	movs	r5, r2
 800125c:	2900      	cmp	r1, #0
 800125e:	d026      	beq.n	80012ae <__aeabi_fmul+0x27e>
 8001260:	4699      	mov	r9, r3
 8001262:	2002      	movs	r0, #2
 8001264:	e719      	b.n	800109a <__aeabi_fmul+0x6a>
 8001266:	230c      	movs	r3, #12
 8001268:	4699      	mov	r9, r3
 800126a:	3b09      	subs	r3, #9
 800126c:	24ff      	movs	r4, #255	@ 0xff
 800126e:	469a      	mov	sl, r3
 8001270:	e6f6      	b.n	8001060 <__aeabi_fmul+0x30>
 8001272:	0015      	movs	r5, r2
 8001274:	0021      	movs	r1, r4
 8001276:	2201      	movs	r2, #1
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	2b1b      	cmp	r3, #27
 800127c:	dd00      	ble.n	8001280 <__aeabi_fmul+0x250>
 800127e:	e786      	b.n	800118e <__aeabi_fmul+0x15e>
 8001280:	319e      	adds	r1, #158	@ 0x9e
 8001282:	0032      	movs	r2, r6
 8001284:	408e      	lsls	r6, r1
 8001286:	40da      	lsrs	r2, r3
 8001288:	1e73      	subs	r3, r6, #1
 800128a:	419e      	sbcs	r6, r3
 800128c:	4332      	orrs	r2, r6
 800128e:	0753      	lsls	r3, r2, #29
 8001290:	d004      	beq.n	800129c <__aeabi_fmul+0x26c>
 8001292:	230f      	movs	r3, #15
 8001294:	4013      	ands	r3, r2
 8001296:	2b04      	cmp	r3, #4
 8001298:	d000      	beq.n	800129c <__aeabi_fmul+0x26c>
 800129a:	3204      	adds	r2, #4
 800129c:	0153      	lsls	r3, r2, #5
 800129e:	d510      	bpl.n	80012c2 <__aeabi_fmul+0x292>
 80012a0:	2301      	movs	r3, #1
 80012a2:	2200      	movs	r2, #0
 80012a4:	e792      	b.n	80011cc <__aeabi_fmul+0x19c>
 80012a6:	003d      	movs	r5, r7
 80012a8:	4646      	mov	r6, r8
 80012aa:	4682      	mov	sl, r0
 80012ac:	e767      	b.n	800117e <__aeabi_fmul+0x14e>
 80012ae:	23ff      	movs	r3, #255	@ 0xff
 80012b0:	2200      	movs	r2, #0
 80012b2:	e78b      	b.n	80011cc <__aeabi_fmul+0x19c>
 80012b4:	2280      	movs	r2, #128	@ 0x80
 80012b6:	2500      	movs	r5, #0
 80012b8:	03d2      	lsls	r2, r2, #15
 80012ba:	e786      	b.n	80011ca <__aeabi_fmul+0x19a>
 80012bc:	003d      	movs	r5, r7
 80012be:	431a      	orrs	r2, r3
 80012c0:	e783      	b.n	80011ca <__aeabi_fmul+0x19a>
 80012c2:	0192      	lsls	r2, r2, #6
 80012c4:	2300      	movs	r3, #0
 80012c6:	0a52      	lsrs	r2, r2, #9
 80012c8:	e780      	b.n	80011cc <__aeabi_fmul+0x19c>
 80012ca:	003d      	movs	r5, r7
 80012cc:	4646      	mov	r6, r8
 80012ce:	e777      	b.n	80011c0 <__aeabi_fmul+0x190>
 80012d0:	002a      	movs	r2, r5
 80012d2:	2301      	movs	r3, #1
 80012d4:	407a      	eors	r2, r7
 80012d6:	408b      	lsls	r3, r1
 80012d8:	2003      	movs	r0, #3
 80012da:	b2d2      	uxtb	r2, r2
 80012dc:	e6e9      	b.n	80010b2 <__aeabi_fmul+0x82>
 80012de:	46c0      	nop			@ (mov r8, r8)
 80012e0:	f7ffffff 	.word	0xf7ffffff

080012e4 <__aeabi_fsub>:
 80012e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012e6:	4647      	mov	r7, r8
 80012e8:	46ce      	mov	lr, r9
 80012ea:	0243      	lsls	r3, r0, #9
 80012ec:	b580      	push	{r7, lr}
 80012ee:	0a5f      	lsrs	r7, r3, #9
 80012f0:	099b      	lsrs	r3, r3, #6
 80012f2:	0045      	lsls	r5, r0, #1
 80012f4:	004a      	lsls	r2, r1, #1
 80012f6:	469c      	mov	ip, r3
 80012f8:	024b      	lsls	r3, r1, #9
 80012fa:	0fc4      	lsrs	r4, r0, #31
 80012fc:	0fce      	lsrs	r6, r1, #31
 80012fe:	0e2d      	lsrs	r5, r5, #24
 8001300:	0a58      	lsrs	r0, r3, #9
 8001302:	0e12      	lsrs	r2, r2, #24
 8001304:	0999      	lsrs	r1, r3, #6
 8001306:	2aff      	cmp	r2, #255	@ 0xff
 8001308:	d06b      	beq.n	80013e2 <__aeabi_fsub+0xfe>
 800130a:	2301      	movs	r3, #1
 800130c:	405e      	eors	r6, r3
 800130e:	1aab      	subs	r3, r5, r2
 8001310:	42b4      	cmp	r4, r6
 8001312:	d04b      	beq.n	80013ac <__aeabi_fsub+0xc8>
 8001314:	2b00      	cmp	r3, #0
 8001316:	dc00      	bgt.n	800131a <__aeabi_fsub+0x36>
 8001318:	e0ff      	b.n	800151a <__aeabi_fsub+0x236>
 800131a:	2a00      	cmp	r2, #0
 800131c:	d100      	bne.n	8001320 <__aeabi_fsub+0x3c>
 800131e:	e088      	b.n	8001432 <__aeabi_fsub+0x14e>
 8001320:	2dff      	cmp	r5, #255	@ 0xff
 8001322:	d100      	bne.n	8001326 <__aeabi_fsub+0x42>
 8001324:	e0ef      	b.n	8001506 <__aeabi_fsub+0x222>
 8001326:	2280      	movs	r2, #128	@ 0x80
 8001328:	04d2      	lsls	r2, r2, #19
 800132a:	4311      	orrs	r1, r2
 800132c:	2001      	movs	r0, #1
 800132e:	2b1b      	cmp	r3, #27
 8001330:	dc08      	bgt.n	8001344 <__aeabi_fsub+0x60>
 8001332:	0008      	movs	r0, r1
 8001334:	2220      	movs	r2, #32
 8001336:	40d8      	lsrs	r0, r3
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	4099      	lsls	r1, r3
 800133c:	000b      	movs	r3, r1
 800133e:	1e5a      	subs	r2, r3, #1
 8001340:	4193      	sbcs	r3, r2
 8001342:	4318      	orrs	r0, r3
 8001344:	4663      	mov	r3, ip
 8001346:	1a1b      	subs	r3, r3, r0
 8001348:	469c      	mov	ip, r3
 800134a:	4663      	mov	r3, ip
 800134c:	015b      	lsls	r3, r3, #5
 800134e:	d400      	bmi.n	8001352 <__aeabi_fsub+0x6e>
 8001350:	e0cd      	b.n	80014ee <__aeabi_fsub+0x20a>
 8001352:	4663      	mov	r3, ip
 8001354:	019f      	lsls	r7, r3, #6
 8001356:	09bf      	lsrs	r7, r7, #6
 8001358:	0038      	movs	r0, r7
 800135a:	f002 fb47 	bl	80039ec <__clzsi2>
 800135e:	003b      	movs	r3, r7
 8001360:	3805      	subs	r0, #5
 8001362:	4083      	lsls	r3, r0
 8001364:	4285      	cmp	r5, r0
 8001366:	dc00      	bgt.n	800136a <__aeabi_fsub+0x86>
 8001368:	e0a2      	b.n	80014b0 <__aeabi_fsub+0x1cc>
 800136a:	4ab7      	ldr	r2, [pc, #732]	@ (8001648 <__aeabi_fsub+0x364>)
 800136c:	1a2d      	subs	r5, r5, r0
 800136e:	401a      	ands	r2, r3
 8001370:	4694      	mov	ip, r2
 8001372:	075a      	lsls	r2, r3, #29
 8001374:	d100      	bne.n	8001378 <__aeabi_fsub+0x94>
 8001376:	e0c3      	b.n	8001500 <__aeabi_fsub+0x21c>
 8001378:	220f      	movs	r2, #15
 800137a:	4013      	ands	r3, r2
 800137c:	2b04      	cmp	r3, #4
 800137e:	d100      	bne.n	8001382 <__aeabi_fsub+0x9e>
 8001380:	e0be      	b.n	8001500 <__aeabi_fsub+0x21c>
 8001382:	2304      	movs	r3, #4
 8001384:	4698      	mov	r8, r3
 8001386:	44c4      	add	ip, r8
 8001388:	4663      	mov	r3, ip
 800138a:	015b      	lsls	r3, r3, #5
 800138c:	d400      	bmi.n	8001390 <__aeabi_fsub+0xac>
 800138e:	e0b7      	b.n	8001500 <__aeabi_fsub+0x21c>
 8001390:	1c68      	adds	r0, r5, #1
 8001392:	2dfe      	cmp	r5, #254	@ 0xfe
 8001394:	d000      	beq.n	8001398 <__aeabi_fsub+0xb4>
 8001396:	e0a5      	b.n	80014e4 <__aeabi_fsub+0x200>
 8001398:	20ff      	movs	r0, #255	@ 0xff
 800139a:	2200      	movs	r2, #0
 800139c:	05c0      	lsls	r0, r0, #23
 800139e:	4310      	orrs	r0, r2
 80013a0:	07e4      	lsls	r4, r4, #31
 80013a2:	4320      	orrs	r0, r4
 80013a4:	bcc0      	pop	{r6, r7}
 80013a6:	46b9      	mov	r9, r7
 80013a8:	46b0      	mov	r8, r6
 80013aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	dc00      	bgt.n	80013b2 <__aeabi_fsub+0xce>
 80013b0:	e1eb      	b.n	800178a <__aeabi_fsub+0x4a6>
 80013b2:	2a00      	cmp	r2, #0
 80013b4:	d046      	beq.n	8001444 <__aeabi_fsub+0x160>
 80013b6:	2dff      	cmp	r5, #255	@ 0xff
 80013b8:	d100      	bne.n	80013bc <__aeabi_fsub+0xd8>
 80013ba:	e0a4      	b.n	8001506 <__aeabi_fsub+0x222>
 80013bc:	2280      	movs	r2, #128	@ 0x80
 80013be:	04d2      	lsls	r2, r2, #19
 80013c0:	4311      	orrs	r1, r2
 80013c2:	2b1b      	cmp	r3, #27
 80013c4:	dc00      	bgt.n	80013c8 <__aeabi_fsub+0xe4>
 80013c6:	e0fb      	b.n	80015c0 <__aeabi_fsub+0x2dc>
 80013c8:	2305      	movs	r3, #5
 80013ca:	4698      	mov	r8, r3
 80013cc:	002b      	movs	r3, r5
 80013ce:	44c4      	add	ip, r8
 80013d0:	4662      	mov	r2, ip
 80013d2:	08d7      	lsrs	r7, r2, #3
 80013d4:	2bff      	cmp	r3, #255	@ 0xff
 80013d6:	d100      	bne.n	80013da <__aeabi_fsub+0xf6>
 80013d8:	e095      	b.n	8001506 <__aeabi_fsub+0x222>
 80013da:	027a      	lsls	r2, r7, #9
 80013dc:	0a52      	lsrs	r2, r2, #9
 80013de:	b2d8      	uxtb	r0, r3
 80013e0:	e7dc      	b.n	800139c <__aeabi_fsub+0xb8>
 80013e2:	002b      	movs	r3, r5
 80013e4:	3bff      	subs	r3, #255	@ 0xff
 80013e6:	4699      	mov	r9, r3
 80013e8:	2900      	cmp	r1, #0
 80013ea:	d118      	bne.n	800141e <__aeabi_fsub+0x13a>
 80013ec:	2301      	movs	r3, #1
 80013ee:	405e      	eors	r6, r3
 80013f0:	42b4      	cmp	r4, r6
 80013f2:	d100      	bne.n	80013f6 <__aeabi_fsub+0x112>
 80013f4:	e0ca      	b.n	800158c <__aeabi_fsub+0x2a8>
 80013f6:	464b      	mov	r3, r9
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d02d      	beq.n	8001458 <__aeabi_fsub+0x174>
 80013fc:	2d00      	cmp	r5, #0
 80013fe:	d000      	beq.n	8001402 <__aeabi_fsub+0x11e>
 8001400:	e13c      	b.n	800167c <__aeabi_fsub+0x398>
 8001402:	23ff      	movs	r3, #255	@ 0xff
 8001404:	4664      	mov	r4, ip
 8001406:	2c00      	cmp	r4, #0
 8001408:	d100      	bne.n	800140c <__aeabi_fsub+0x128>
 800140a:	e15f      	b.n	80016cc <__aeabi_fsub+0x3e8>
 800140c:	1e5d      	subs	r5, r3, #1
 800140e:	2b01      	cmp	r3, #1
 8001410:	d100      	bne.n	8001414 <__aeabi_fsub+0x130>
 8001412:	e174      	b.n	80016fe <__aeabi_fsub+0x41a>
 8001414:	0034      	movs	r4, r6
 8001416:	2bff      	cmp	r3, #255	@ 0xff
 8001418:	d074      	beq.n	8001504 <__aeabi_fsub+0x220>
 800141a:	002b      	movs	r3, r5
 800141c:	e103      	b.n	8001626 <__aeabi_fsub+0x342>
 800141e:	42b4      	cmp	r4, r6
 8001420:	d100      	bne.n	8001424 <__aeabi_fsub+0x140>
 8001422:	e09c      	b.n	800155e <__aeabi_fsub+0x27a>
 8001424:	2b00      	cmp	r3, #0
 8001426:	d017      	beq.n	8001458 <__aeabi_fsub+0x174>
 8001428:	2d00      	cmp	r5, #0
 800142a:	d0ea      	beq.n	8001402 <__aeabi_fsub+0x11e>
 800142c:	0007      	movs	r7, r0
 800142e:	0034      	movs	r4, r6
 8001430:	e06c      	b.n	800150c <__aeabi_fsub+0x228>
 8001432:	2900      	cmp	r1, #0
 8001434:	d0cc      	beq.n	80013d0 <__aeabi_fsub+0xec>
 8001436:	1e5a      	subs	r2, r3, #1
 8001438:	2b01      	cmp	r3, #1
 800143a:	d02b      	beq.n	8001494 <__aeabi_fsub+0x1b0>
 800143c:	2bff      	cmp	r3, #255	@ 0xff
 800143e:	d062      	beq.n	8001506 <__aeabi_fsub+0x222>
 8001440:	0013      	movs	r3, r2
 8001442:	e773      	b.n	800132c <__aeabi_fsub+0x48>
 8001444:	2900      	cmp	r1, #0
 8001446:	d0c3      	beq.n	80013d0 <__aeabi_fsub+0xec>
 8001448:	1e5a      	subs	r2, r3, #1
 800144a:	2b01      	cmp	r3, #1
 800144c:	d100      	bne.n	8001450 <__aeabi_fsub+0x16c>
 800144e:	e11e      	b.n	800168e <__aeabi_fsub+0x3aa>
 8001450:	2bff      	cmp	r3, #255	@ 0xff
 8001452:	d058      	beq.n	8001506 <__aeabi_fsub+0x222>
 8001454:	0013      	movs	r3, r2
 8001456:	e7b4      	b.n	80013c2 <__aeabi_fsub+0xde>
 8001458:	22fe      	movs	r2, #254	@ 0xfe
 800145a:	1c6b      	adds	r3, r5, #1
 800145c:	421a      	tst	r2, r3
 800145e:	d10d      	bne.n	800147c <__aeabi_fsub+0x198>
 8001460:	2d00      	cmp	r5, #0
 8001462:	d060      	beq.n	8001526 <__aeabi_fsub+0x242>
 8001464:	4663      	mov	r3, ip
 8001466:	2b00      	cmp	r3, #0
 8001468:	d000      	beq.n	800146c <__aeabi_fsub+0x188>
 800146a:	e120      	b.n	80016ae <__aeabi_fsub+0x3ca>
 800146c:	2900      	cmp	r1, #0
 800146e:	d000      	beq.n	8001472 <__aeabi_fsub+0x18e>
 8001470:	e128      	b.n	80016c4 <__aeabi_fsub+0x3e0>
 8001472:	2280      	movs	r2, #128	@ 0x80
 8001474:	2400      	movs	r4, #0
 8001476:	20ff      	movs	r0, #255	@ 0xff
 8001478:	03d2      	lsls	r2, r2, #15
 800147a:	e78f      	b.n	800139c <__aeabi_fsub+0xb8>
 800147c:	4663      	mov	r3, ip
 800147e:	1a5f      	subs	r7, r3, r1
 8001480:	017b      	lsls	r3, r7, #5
 8001482:	d500      	bpl.n	8001486 <__aeabi_fsub+0x1a2>
 8001484:	e0fe      	b.n	8001684 <__aeabi_fsub+0x3a0>
 8001486:	2f00      	cmp	r7, #0
 8001488:	d000      	beq.n	800148c <__aeabi_fsub+0x1a8>
 800148a:	e765      	b.n	8001358 <__aeabi_fsub+0x74>
 800148c:	2400      	movs	r4, #0
 800148e:	2000      	movs	r0, #0
 8001490:	2200      	movs	r2, #0
 8001492:	e783      	b.n	800139c <__aeabi_fsub+0xb8>
 8001494:	4663      	mov	r3, ip
 8001496:	1a59      	subs	r1, r3, r1
 8001498:	014b      	lsls	r3, r1, #5
 800149a:	d400      	bmi.n	800149e <__aeabi_fsub+0x1ba>
 800149c:	e119      	b.n	80016d2 <__aeabi_fsub+0x3ee>
 800149e:	018f      	lsls	r7, r1, #6
 80014a0:	09bf      	lsrs	r7, r7, #6
 80014a2:	0038      	movs	r0, r7
 80014a4:	f002 faa2 	bl	80039ec <__clzsi2>
 80014a8:	003b      	movs	r3, r7
 80014aa:	3805      	subs	r0, #5
 80014ac:	4083      	lsls	r3, r0
 80014ae:	2501      	movs	r5, #1
 80014b0:	2220      	movs	r2, #32
 80014b2:	1b40      	subs	r0, r0, r5
 80014b4:	3001      	adds	r0, #1
 80014b6:	1a12      	subs	r2, r2, r0
 80014b8:	0019      	movs	r1, r3
 80014ba:	4093      	lsls	r3, r2
 80014bc:	40c1      	lsrs	r1, r0
 80014be:	1e5a      	subs	r2, r3, #1
 80014c0:	4193      	sbcs	r3, r2
 80014c2:	4319      	orrs	r1, r3
 80014c4:	468c      	mov	ip, r1
 80014c6:	1e0b      	subs	r3, r1, #0
 80014c8:	d0e1      	beq.n	800148e <__aeabi_fsub+0x1aa>
 80014ca:	075b      	lsls	r3, r3, #29
 80014cc:	d100      	bne.n	80014d0 <__aeabi_fsub+0x1ec>
 80014ce:	e152      	b.n	8001776 <__aeabi_fsub+0x492>
 80014d0:	230f      	movs	r3, #15
 80014d2:	2500      	movs	r5, #0
 80014d4:	400b      	ands	r3, r1
 80014d6:	2b04      	cmp	r3, #4
 80014d8:	d000      	beq.n	80014dc <__aeabi_fsub+0x1f8>
 80014da:	e752      	b.n	8001382 <__aeabi_fsub+0x9e>
 80014dc:	2001      	movs	r0, #1
 80014de:	014a      	lsls	r2, r1, #5
 80014e0:	d400      	bmi.n	80014e4 <__aeabi_fsub+0x200>
 80014e2:	e092      	b.n	800160a <__aeabi_fsub+0x326>
 80014e4:	b2c0      	uxtb	r0, r0
 80014e6:	4663      	mov	r3, ip
 80014e8:	019a      	lsls	r2, r3, #6
 80014ea:	0a52      	lsrs	r2, r2, #9
 80014ec:	e756      	b.n	800139c <__aeabi_fsub+0xb8>
 80014ee:	4663      	mov	r3, ip
 80014f0:	075b      	lsls	r3, r3, #29
 80014f2:	d005      	beq.n	8001500 <__aeabi_fsub+0x21c>
 80014f4:	230f      	movs	r3, #15
 80014f6:	4662      	mov	r2, ip
 80014f8:	4013      	ands	r3, r2
 80014fa:	2b04      	cmp	r3, #4
 80014fc:	d000      	beq.n	8001500 <__aeabi_fsub+0x21c>
 80014fe:	e740      	b.n	8001382 <__aeabi_fsub+0x9e>
 8001500:	002b      	movs	r3, r5
 8001502:	e765      	b.n	80013d0 <__aeabi_fsub+0xec>
 8001504:	0007      	movs	r7, r0
 8001506:	2f00      	cmp	r7, #0
 8001508:	d100      	bne.n	800150c <__aeabi_fsub+0x228>
 800150a:	e745      	b.n	8001398 <__aeabi_fsub+0xb4>
 800150c:	2280      	movs	r2, #128	@ 0x80
 800150e:	03d2      	lsls	r2, r2, #15
 8001510:	433a      	orrs	r2, r7
 8001512:	0252      	lsls	r2, r2, #9
 8001514:	20ff      	movs	r0, #255	@ 0xff
 8001516:	0a52      	lsrs	r2, r2, #9
 8001518:	e740      	b.n	800139c <__aeabi_fsub+0xb8>
 800151a:	2b00      	cmp	r3, #0
 800151c:	d179      	bne.n	8001612 <__aeabi_fsub+0x32e>
 800151e:	22fe      	movs	r2, #254	@ 0xfe
 8001520:	1c6b      	adds	r3, r5, #1
 8001522:	421a      	tst	r2, r3
 8001524:	d1aa      	bne.n	800147c <__aeabi_fsub+0x198>
 8001526:	4663      	mov	r3, ip
 8001528:	2b00      	cmp	r3, #0
 800152a:	d100      	bne.n	800152e <__aeabi_fsub+0x24a>
 800152c:	e0f5      	b.n	800171a <__aeabi_fsub+0x436>
 800152e:	2900      	cmp	r1, #0
 8001530:	d100      	bne.n	8001534 <__aeabi_fsub+0x250>
 8001532:	e0d1      	b.n	80016d8 <__aeabi_fsub+0x3f4>
 8001534:	1a5f      	subs	r7, r3, r1
 8001536:	2380      	movs	r3, #128	@ 0x80
 8001538:	04db      	lsls	r3, r3, #19
 800153a:	421f      	tst	r7, r3
 800153c:	d100      	bne.n	8001540 <__aeabi_fsub+0x25c>
 800153e:	e10e      	b.n	800175e <__aeabi_fsub+0x47a>
 8001540:	4662      	mov	r2, ip
 8001542:	2401      	movs	r4, #1
 8001544:	1a8a      	subs	r2, r1, r2
 8001546:	4694      	mov	ip, r2
 8001548:	2000      	movs	r0, #0
 800154a:	4034      	ands	r4, r6
 800154c:	2a00      	cmp	r2, #0
 800154e:	d100      	bne.n	8001552 <__aeabi_fsub+0x26e>
 8001550:	e724      	b.n	800139c <__aeabi_fsub+0xb8>
 8001552:	2001      	movs	r0, #1
 8001554:	421a      	tst	r2, r3
 8001556:	d1c6      	bne.n	80014e6 <__aeabi_fsub+0x202>
 8001558:	2300      	movs	r3, #0
 800155a:	08d7      	lsrs	r7, r2, #3
 800155c:	e73d      	b.n	80013da <__aeabi_fsub+0xf6>
 800155e:	2b00      	cmp	r3, #0
 8001560:	d017      	beq.n	8001592 <__aeabi_fsub+0x2ae>
 8001562:	2d00      	cmp	r5, #0
 8001564:	d000      	beq.n	8001568 <__aeabi_fsub+0x284>
 8001566:	e0af      	b.n	80016c8 <__aeabi_fsub+0x3e4>
 8001568:	23ff      	movs	r3, #255	@ 0xff
 800156a:	4665      	mov	r5, ip
 800156c:	2d00      	cmp	r5, #0
 800156e:	d100      	bne.n	8001572 <__aeabi_fsub+0x28e>
 8001570:	e0ad      	b.n	80016ce <__aeabi_fsub+0x3ea>
 8001572:	1e5e      	subs	r6, r3, #1
 8001574:	2b01      	cmp	r3, #1
 8001576:	d100      	bne.n	800157a <__aeabi_fsub+0x296>
 8001578:	e089      	b.n	800168e <__aeabi_fsub+0x3aa>
 800157a:	2bff      	cmp	r3, #255	@ 0xff
 800157c:	d0c2      	beq.n	8001504 <__aeabi_fsub+0x220>
 800157e:	2e1b      	cmp	r6, #27
 8001580:	dc00      	bgt.n	8001584 <__aeabi_fsub+0x2a0>
 8001582:	e0ab      	b.n	80016dc <__aeabi_fsub+0x3f8>
 8001584:	1d4b      	adds	r3, r1, #5
 8001586:	469c      	mov	ip, r3
 8001588:	0013      	movs	r3, r2
 800158a:	e721      	b.n	80013d0 <__aeabi_fsub+0xec>
 800158c:	464b      	mov	r3, r9
 800158e:	2b00      	cmp	r3, #0
 8001590:	d170      	bne.n	8001674 <__aeabi_fsub+0x390>
 8001592:	22fe      	movs	r2, #254	@ 0xfe
 8001594:	1c6b      	adds	r3, r5, #1
 8001596:	421a      	tst	r2, r3
 8001598:	d15e      	bne.n	8001658 <__aeabi_fsub+0x374>
 800159a:	2d00      	cmp	r5, #0
 800159c:	d000      	beq.n	80015a0 <__aeabi_fsub+0x2bc>
 800159e:	e0c3      	b.n	8001728 <__aeabi_fsub+0x444>
 80015a0:	4663      	mov	r3, ip
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d100      	bne.n	80015a8 <__aeabi_fsub+0x2c4>
 80015a6:	e0d0      	b.n	800174a <__aeabi_fsub+0x466>
 80015a8:	2900      	cmp	r1, #0
 80015aa:	d100      	bne.n	80015ae <__aeabi_fsub+0x2ca>
 80015ac:	e094      	b.n	80016d8 <__aeabi_fsub+0x3f4>
 80015ae:	000a      	movs	r2, r1
 80015b0:	4462      	add	r2, ip
 80015b2:	0153      	lsls	r3, r2, #5
 80015b4:	d400      	bmi.n	80015b8 <__aeabi_fsub+0x2d4>
 80015b6:	e0d8      	b.n	800176a <__aeabi_fsub+0x486>
 80015b8:	0192      	lsls	r2, r2, #6
 80015ba:	2001      	movs	r0, #1
 80015bc:	0a52      	lsrs	r2, r2, #9
 80015be:	e6ed      	b.n	800139c <__aeabi_fsub+0xb8>
 80015c0:	0008      	movs	r0, r1
 80015c2:	2220      	movs	r2, #32
 80015c4:	40d8      	lsrs	r0, r3
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	4099      	lsls	r1, r3
 80015ca:	000b      	movs	r3, r1
 80015cc:	1e5a      	subs	r2, r3, #1
 80015ce:	4193      	sbcs	r3, r2
 80015d0:	4303      	orrs	r3, r0
 80015d2:	449c      	add	ip, r3
 80015d4:	4663      	mov	r3, ip
 80015d6:	015b      	lsls	r3, r3, #5
 80015d8:	d589      	bpl.n	80014ee <__aeabi_fsub+0x20a>
 80015da:	3501      	adds	r5, #1
 80015dc:	2dff      	cmp	r5, #255	@ 0xff
 80015de:	d100      	bne.n	80015e2 <__aeabi_fsub+0x2fe>
 80015e0:	e6da      	b.n	8001398 <__aeabi_fsub+0xb4>
 80015e2:	4662      	mov	r2, ip
 80015e4:	2301      	movs	r3, #1
 80015e6:	4919      	ldr	r1, [pc, #100]	@ (800164c <__aeabi_fsub+0x368>)
 80015e8:	4013      	ands	r3, r2
 80015ea:	0852      	lsrs	r2, r2, #1
 80015ec:	400a      	ands	r2, r1
 80015ee:	431a      	orrs	r2, r3
 80015f0:	0013      	movs	r3, r2
 80015f2:	4694      	mov	ip, r2
 80015f4:	075b      	lsls	r3, r3, #29
 80015f6:	d004      	beq.n	8001602 <__aeabi_fsub+0x31e>
 80015f8:	230f      	movs	r3, #15
 80015fa:	4013      	ands	r3, r2
 80015fc:	2b04      	cmp	r3, #4
 80015fe:	d000      	beq.n	8001602 <__aeabi_fsub+0x31e>
 8001600:	e6bf      	b.n	8001382 <__aeabi_fsub+0x9e>
 8001602:	4663      	mov	r3, ip
 8001604:	015b      	lsls	r3, r3, #5
 8001606:	d500      	bpl.n	800160a <__aeabi_fsub+0x326>
 8001608:	e6c2      	b.n	8001390 <__aeabi_fsub+0xac>
 800160a:	4663      	mov	r3, ip
 800160c:	08df      	lsrs	r7, r3, #3
 800160e:	002b      	movs	r3, r5
 8001610:	e6e3      	b.n	80013da <__aeabi_fsub+0xf6>
 8001612:	1b53      	subs	r3, r2, r5
 8001614:	2d00      	cmp	r5, #0
 8001616:	d100      	bne.n	800161a <__aeabi_fsub+0x336>
 8001618:	e6f4      	b.n	8001404 <__aeabi_fsub+0x120>
 800161a:	2080      	movs	r0, #128	@ 0x80
 800161c:	4664      	mov	r4, ip
 800161e:	04c0      	lsls	r0, r0, #19
 8001620:	4304      	orrs	r4, r0
 8001622:	46a4      	mov	ip, r4
 8001624:	0034      	movs	r4, r6
 8001626:	2001      	movs	r0, #1
 8001628:	2b1b      	cmp	r3, #27
 800162a:	dc09      	bgt.n	8001640 <__aeabi_fsub+0x35c>
 800162c:	2520      	movs	r5, #32
 800162e:	4660      	mov	r0, ip
 8001630:	40d8      	lsrs	r0, r3
 8001632:	1aeb      	subs	r3, r5, r3
 8001634:	4665      	mov	r5, ip
 8001636:	409d      	lsls	r5, r3
 8001638:	002b      	movs	r3, r5
 800163a:	1e5d      	subs	r5, r3, #1
 800163c:	41ab      	sbcs	r3, r5
 800163e:	4318      	orrs	r0, r3
 8001640:	1a0b      	subs	r3, r1, r0
 8001642:	469c      	mov	ip, r3
 8001644:	0015      	movs	r5, r2
 8001646:	e680      	b.n	800134a <__aeabi_fsub+0x66>
 8001648:	fbffffff 	.word	0xfbffffff
 800164c:	7dffffff 	.word	0x7dffffff
 8001650:	22fe      	movs	r2, #254	@ 0xfe
 8001652:	1c6b      	adds	r3, r5, #1
 8001654:	4213      	tst	r3, r2
 8001656:	d0a3      	beq.n	80015a0 <__aeabi_fsub+0x2bc>
 8001658:	2bff      	cmp	r3, #255	@ 0xff
 800165a:	d100      	bne.n	800165e <__aeabi_fsub+0x37a>
 800165c:	e69c      	b.n	8001398 <__aeabi_fsub+0xb4>
 800165e:	4461      	add	r1, ip
 8001660:	0849      	lsrs	r1, r1, #1
 8001662:	074a      	lsls	r2, r1, #29
 8001664:	d049      	beq.n	80016fa <__aeabi_fsub+0x416>
 8001666:	220f      	movs	r2, #15
 8001668:	400a      	ands	r2, r1
 800166a:	2a04      	cmp	r2, #4
 800166c:	d045      	beq.n	80016fa <__aeabi_fsub+0x416>
 800166e:	1d0a      	adds	r2, r1, #4
 8001670:	4694      	mov	ip, r2
 8001672:	e6ad      	b.n	80013d0 <__aeabi_fsub+0xec>
 8001674:	2d00      	cmp	r5, #0
 8001676:	d100      	bne.n	800167a <__aeabi_fsub+0x396>
 8001678:	e776      	b.n	8001568 <__aeabi_fsub+0x284>
 800167a:	e68d      	b.n	8001398 <__aeabi_fsub+0xb4>
 800167c:	0034      	movs	r4, r6
 800167e:	20ff      	movs	r0, #255	@ 0xff
 8001680:	2200      	movs	r2, #0
 8001682:	e68b      	b.n	800139c <__aeabi_fsub+0xb8>
 8001684:	4663      	mov	r3, ip
 8001686:	2401      	movs	r4, #1
 8001688:	1acf      	subs	r7, r1, r3
 800168a:	4034      	ands	r4, r6
 800168c:	e664      	b.n	8001358 <__aeabi_fsub+0x74>
 800168e:	4461      	add	r1, ip
 8001690:	014b      	lsls	r3, r1, #5
 8001692:	d56d      	bpl.n	8001770 <__aeabi_fsub+0x48c>
 8001694:	0848      	lsrs	r0, r1, #1
 8001696:	4944      	ldr	r1, [pc, #272]	@ (80017a8 <__aeabi_fsub+0x4c4>)
 8001698:	4001      	ands	r1, r0
 800169a:	0743      	lsls	r3, r0, #29
 800169c:	d02c      	beq.n	80016f8 <__aeabi_fsub+0x414>
 800169e:	230f      	movs	r3, #15
 80016a0:	4003      	ands	r3, r0
 80016a2:	2b04      	cmp	r3, #4
 80016a4:	d028      	beq.n	80016f8 <__aeabi_fsub+0x414>
 80016a6:	1d0b      	adds	r3, r1, #4
 80016a8:	469c      	mov	ip, r3
 80016aa:	2302      	movs	r3, #2
 80016ac:	e690      	b.n	80013d0 <__aeabi_fsub+0xec>
 80016ae:	2900      	cmp	r1, #0
 80016b0:	d100      	bne.n	80016b4 <__aeabi_fsub+0x3d0>
 80016b2:	e72b      	b.n	800150c <__aeabi_fsub+0x228>
 80016b4:	2380      	movs	r3, #128	@ 0x80
 80016b6:	03db      	lsls	r3, r3, #15
 80016b8:	429f      	cmp	r7, r3
 80016ba:	d200      	bcs.n	80016be <__aeabi_fsub+0x3da>
 80016bc:	e726      	b.n	800150c <__aeabi_fsub+0x228>
 80016be:	4298      	cmp	r0, r3
 80016c0:	d300      	bcc.n	80016c4 <__aeabi_fsub+0x3e0>
 80016c2:	e723      	b.n	800150c <__aeabi_fsub+0x228>
 80016c4:	2401      	movs	r4, #1
 80016c6:	4034      	ands	r4, r6
 80016c8:	0007      	movs	r7, r0
 80016ca:	e71f      	b.n	800150c <__aeabi_fsub+0x228>
 80016cc:	0034      	movs	r4, r6
 80016ce:	468c      	mov	ip, r1
 80016d0:	e67e      	b.n	80013d0 <__aeabi_fsub+0xec>
 80016d2:	2301      	movs	r3, #1
 80016d4:	08cf      	lsrs	r7, r1, #3
 80016d6:	e680      	b.n	80013da <__aeabi_fsub+0xf6>
 80016d8:	2300      	movs	r3, #0
 80016da:	e67e      	b.n	80013da <__aeabi_fsub+0xf6>
 80016dc:	2020      	movs	r0, #32
 80016de:	4665      	mov	r5, ip
 80016e0:	1b80      	subs	r0, r0, r6
 80016e2:	4085      	lsls	r5, r0
 80016e4:	4663      	mov	r3, ip
 80016e6:	0028      	movs	r0, r5
 80016e8:	40f3      	lsrs	r3, r6
 80016ea:	1e45      	subs	r5, r0, #1
 80016ec:	41a8      	sbcs	r0, r5
 80016ee:	4303      	orrs	r3, r0
 80016f0:	469c      	mov	ip, r3
 80016f2:	0015      	movs	r5, r2
 80016f4:	448c      	add	ip, r1
 80016f6:	e76d      	b.n	80015d4 <__aeabi_fsub+0x2f0>
 80016f8:	2302      	movs	r3, #2
 80016fa:	08cf      	lsrs	r7, r1, #3
 80016fc:	e66d      	b.n	80013da <__aeabi_fsub+0xf6>
 80016fe:	1b0f      	subs	r7, r1, r4
 8001700:	017b      	lsls	r3, r7, #5
 8001702:	d528      	bpl.n	8001756 <__aeabi_fsub+0x472>
 8001704:	01bf      	lsls	r7, r7, #6
 8001706:	09bf      	lsrs	r7, r7, #6
 8001708:	0038      	movs	r0, r7
 800170a:	f002 f96f 	bl	80039ec <__clzsi2>
 800170e:	003b      	movs	r3, r7
 8001710:	3805      	subs	r0, #5
 8001712:	4083      	lsls	r3, r0
 8001714:	0034      	movs	r4, r6
 8001716:	2501      	movs	r5, #1
 8001718:	e6ca      	b.n	80014b0 <__aeabi_fsub+0x1cc>
 800171a:	2900      	cmp	r1, #0
 800171c:	d100      	bne.n	8001720 <__aeabi_fsub+0x43c>
 800171e:	e6b5      	b.n	800148c <__aeabi_fsub+0x1a8>
 8001720:	2401      	movs	r4, #1
 8001722:	0007      	movs	r7, r0
 8001724:	4034      	ands	r4, r6
 8001726:	e658      	b.n	80013da <__aeabi_fsub+0xf6>
 8001728:	4663      	mov	r3, ip
 800172a:	2b00      	cmp	r3, #0
 800172c:	d100      	bne.n	8001730 <__aeabi_fsub+0x44c>
 800172e:	e6e9      	b.n	8001504 <__aeabi_fsub+0x220>
 8001730:	2900      	cmp	r1, #0
 8001732:	d100      	bne.n	8001736 <__aeabi_fsub+0x452>
 8001734:	e6ea      	b.n	800150c <__aeabi_fsub+0x228>
 8001736:	2380      	movs	r3, #128	@ 0x80
 8001738:	03db      	lsls	r3, r3, #15
 800173a:	429f      	cmp	r7, r3
 800173c:	d200      	bcs.n	8001740 <__aeabi_fsub+0x45c>
 800173e:	e6e5      	b.n	800150c <__aeabi_fsub+0x228>
 8001740:	4298      	cmp	r0, r3
 8001742:	d300      	bcc.n	8001746 <__aeabi_fsub+0x462>
 8001744:	e6e2      	b.n	800150c <__aeabi_fsub+0x228>
 8001746:	0007      	movs	r7, r0
 8001748:	e6e0      	b.n	800150c <__aeabi_fsub+0x228>
 800174a:	2900      	cmp	r1, #0
 800174c:	d100      	bne.n	8001750 <__aeabi_fsub+0x46c>
 800174e:	e69e      	b.n	800148e <__aeabi_fsub+0x1aa>
 8001750:	2300      	movs	r3, #0
 8001752:	08cf      	lsrs	r7, r1, #3
 8001754:	e641      	b.n	80013da <__aeabi_fsub+0xf6>
 8001756:	0034      	movs	r4, r6
 8001758:	2301      	movs	r3, #1
 800175a:	08ff      	lsrs	r7, r7, #3
 800175c:	e63d      	b.n	80013da <__aeabi_fsub+0xf6>
 800175e:	2f00      	cmp	r7, #0
 8001760:	d100      	bne.n	8001764 <__aeabi_fsub+0x480>
 8001762:	e693      	b.n	800148c <__aeabi_fsub+0x1a8>
 8001764:	2300      	movs	r3, #0
 8001766:	08ff      	lsrs	r7, r7, #3
 8001768:	e637      	b.n	80013da <__aeabi_fsub+0xf6>
 800176a:	2300      	movs	r3, #0
 800176c:	08d7      	lsrs	r7, r2, #3
 800176e:	e634      	b.n	80013da <__aeabi_fsub+0xf6>
 8001770:	2301      	movs	r3, #1
 8001772:	08cf      	lsrs	r7, r1, #3
 8001774:	e631      	b.n	80013da <__aeabi_fsub+0xf6>
 8001776:	2280      	movs	r2, #128	@ 0x80
 8001778:	000b      	movs	r3, r1
 800177a:	04d2      	lsls	r2, r2, #19
 800177c:	2001      	movs	r0, #1
 800177e:	4013      	ands	r3, r2
 8001780:	4211      	tst	r1, r2
 8001782:	d000      	beq.n	8001786 <__aeabi_fsub+0x4a2>
 8001784:	e6ae      	b.n	80014e4 <__aeabi_fsub+0x200>
 8001786:	08cf      	lsrs	r7, r1, #3
 8001788:	e627      	b.n	80013da <__aeabi_fsub+0xf6>
 800178a:	2b00      	cmp	r3, #0
 800178c:	d100      	bne.n	8001790 <__aeabi_fsub+0x4ac>
 800178e:	e75f      	b.n	8001650 <__aeabi_fsub+0x36c>
 8001790:	1b56      	subs	r6, r2, r5
 8001792:	2d00      	cmp	r5, #0
 8001794:	d101      	bne.n	800179a <__aeabi_fsub+0x4b6>
 8001796:	0033      	movs	r3, r6
 8001798:	e6e7      	b.n	800156a <__aeabi_fsub+0x286>
 800179a:	2380      	movs	r3, #128	@ 0x80
 800179c:	4660      	mov	r0, ip
 800179e:	04db      	lsls	r3, r3, #19
 80017a0:	4318      	orrs	r0, r3
 80017a2:	4684      	mov	ip, r0
 80017a4:	e6eb      	b.n	800157e <__aeabi_fsub+0x29a>
 80017a6:	46c0      	nop			@ (mov r8, r8)
 80017a8:	7dffffff 	.word	0x7dffffff

080017ac <__aeabi_f2iz>:
 80017ac:	0241      	lsls	r1, r0, #9
 80017ae:	0042      	lsls	r2, r0, #1
 80017b0:	0fc3      	lsrs	r3, r0, #31
 80017b2:	0a49      	lsrs	r1, r1, #9
 80017b4:	2000      	movs	r0, #0
 80017b6:	0e12      	lsrs	r2, r2, #24
 80017b8:	2a7e      	cmp	r2, #126	@ 0x7e
 80017ba:	dd03      	ble.n	80017c4 <__aeabi_f2iz+0x18>
 80017bc:	2a9d      	cmp	r2, #157	@ 0x9d
 80017be:	dd02      	ble.n	80017c6 <__aeabi_f2iz+0x1a>
 80017c0:	4a09      	ldr	r2, [pc, #36]	@ (80017e8 <__aeabi_f2iz+0x3c>)
 80017c2:	1898      	adds	r0, r3, r2
 80017c4:	4770      	bx	lr
 80017c6:	2080      	movs	r0, #128	@ 0x80
 80017c8:	0400      	lsls	r0, r0, #16
 80017ca:	4301      	orrs	r1, r0
 80017cc:	2a95      	cmp	r2, #149	@ 0x95
 80017ce:	dc07      	bgt.n	80017e0 <__aeabi_f2iz+0x34>
 80017d0:	2096      	movs	r0, #150	@ 0x96
 80017d2:	1a82      	subs	r2, r0, r2
 80017d4:	40d1      	lsrs	r1, r2
 80017d6:	4248      	negs	r0, r1
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d1f3      	bne.n	80017c4 <__aeabi_f2iz+0x18>
 80017dc:	0008      	movs	r0, r1
 80017de:	e7f1      	b.n	80017c4 <__aeabi_f2iz+0x18>
 80017e0:	3a96      	subs	r2, #150	@ 0x96
 80017e2:	4091      	lsls	r1, r2
 80017e4:	e7f7      	b.n	80017d6 <__aeabi_f2iz+0x2a>
 80017e6:	46c0      	nop			@ (mov r8, r8)
 80017e8:	7fffffff 	.word	0x7fffffff

080017ec <__aeabi_i2f>:
 80017ec:	b570      	push	{r4, r5, r6, lr}
 80017ee:	2800      	cmp	r0, #0
 80017f0:	d012      	beq.n	8001818 <__aeabi_i2f+0x2c>
 80017f2:	17c3      	asrs	r3, r0, #31
 80017f4:	18c5      	adds	r5, r0, r3
 80017f6:	405d      	eors	r5, r3
 80017f8:	0fc4      	lsrs	r4, r0, #31
 80017fa:	0028      	movs	r0, r5
 80017fc:	f002 f8f6 	bl	80039ec <__clzsi2>
 8001800:	239e      	movs	r3, #158	@ 0x9e
 8001802:	1a1b      	subs	r3, r3, r0
 8001804:	2b96      	cmp	r3, #150	@ 0x96
 8001806:	dc0f      	bgt.n	8001828 <__aeabi_i2f+0x3c>
 8001808:	2808      	cmp	r0, #8
 800180a:	d038      	beq.n	800187e <__aeabi_i2f+0x92>
 800180c:	3808      	subs	r0, #8
 800180e:	4085      	lsls	r5, r0
 8001810:	026d      	lsls	r5, r5, #9
 8001812:	0a6d      	lsrs	r5, r5, #9
 8001814:	b2d8      	uxtb	r0, r3
 8001816:	e002      	b.n	800181e <__aeabi_i2f+0x32>
 8001818:	2400      	movs	r4, #0
 800181a:	2000      	movs	r0, #0
 800181c:	2500      	movs	r5, #0
 800181e:	05c0      	lsls	r0, r0, #23
 8001820:	4328      	orrs	r0, r5
 8001822:	07e4      	lsls	r4, r4, #31
 8001824:	4320      	orrs	r0, r4
 8001826:	bd70      	pop	{r4, r5, r6, pc}
 8001828:	2b99      	cmp	r3, #153	@ 0x99
 800182a:	dc14      	bgt.n	8001856 <__aeabi_i2f+0x6a>
 800182c:	1f42      	subs	r2, r0, #5
 800182e:	4095      	lsls	r5, r2
 8001830:	002a      	movs	r2, r5
 8001832:	4915      	ldr	r1, [pc, #84]	@ (8001888 <__aeabi_i2f+0x9c>)
 8001834:	4011      	ands	r1, r2
 8001836:	0755      	lsls	r5, r2, #29
 8001838:	d01c      	beq.n	8001874 <__aeabi_i2f+0x88>
 800183a:	250f      	movs	r5, #15
 800183c:	402a      	ands	r2, r5
 800183e:	2a04      	cmp	r2, #4
 8001840:	d018      	beq.n	8001874 <__aeabi_i2f+0x88>
 8001842:	3104      	adds	r1, #4
 8001844:	08ca      	lsrs	r2, r1, #3
 8001846:	0149      	lsls	r1, r1, #5
 8001848:	d515      	bpl.n	8001876 <__aeabi_i2f+0x8a>
 800184a:	239f      	movs	r3, #159	@ 0x9f
 800184c:	0252      	lsls	r2, r2, #9
 800184e:	1a18      	subs	r0, r3, r0
 8001850:	0a55      	lsrs	r5, r2, #9
 8001852:	b2c0      	uxtb	r0, r0
 8001854:	e7e3      	b.n	800181e <__aeabi_i2f+0x32>
 8001856:	2205      	movs	r2, #5
 8001858:	0029      	movs	r1, r5
 800185a:	1a12      	subs	r2, r2, r0
 800185c:	40d1      	lsrs	r1, r2
 800185e:	0002      	movs	r2, r0
 8001860:	321b      	adds	r2, #27
 8001862:	4095      	lsls	r5, r2
 8001864:	002a      	movs	r2, r5
 8001866:	1e55      	subs	r5, r2, #1
 8001868:	41aa      	sbcs	r2, r5
 800186a:	430a      	orrs	r2, r1
 800186c:	4906      	ldr	r1, [pc, #24]	@ (8001888 <__aeabi_i2f+0x9c>)
 800186e:	4011      	ands	r1, r2
 8001870:	0755      	lsls	r5, r2, #29
 8001872:	d1e2      	bne.n	800183a <__aeabi_i2f+0x4e>
 8001874:	08ca      	lsrs	r2, r1, #3
 8001876:	0252      	lsls	r2, r2, #9
 8001878:	0a55      	lsrs	r5, r2, #9
 800187a:	b2d8      	uxtb	r0, r3
 800187c:	e7cf      	b.n	800181e <__aeabi_i2f+0x32>
 800187e:	026d      	lsls	r5, r5, #9
 8001880:	0a6d      	lsrs	r5, r5, #9
 8001882:	308e      	adds	r0, #142	@ 0x8e
 8001884:	e7cb      	b.n	800181e <__aeabi_i2f+0x32>
 8001886:	46c0      	nop			@ (mov r8, r8)
 8001888:	fbffffff 	.word	0xfbffffff

0800188c <__aeabi_ui2f>:
 800188c:	b510      	push	{r4, lr}
 800188e:	1e04      	subs	r4, r0, #0
 8001890:	d00d      	beq.n	80018ae <__aeabi_ui2f+0x22>
 8001892:	f002 f8ab 	bl	80039ec <__clzsi2>
 8001896:	239e      	movs	r3, #158	@ 0x9e
 8001898:	1a1b      	subs	r3, r3, r0
 800189a:	2b96      	cmp	r3, #150	@ 0x96
 800189c:	dc0c      	bgt.n	80018b8 <__aeabi_ui2f+0x2c>
 800189e:	2808      	cmp	r0, #8
 80018a0:	d034      	beq.n	800190c <__aeabi_ui2f+0x80>
 80018a2:	3808      	subs	r0, #8
 80018a4:	4084      	lsls	r4, r0
 80018a6:	0264      	lsls	r4, r4, #9
 80018a8:	0a64      	lsrs	r4, r4, #9
 80018aa:	b2d8      	uxtb	r0, r3
 80018ac:	e001      	b.n	80018b2 <__aeabi_ui2f+0x26>
 80018ae:	2000      	movs	r0, #0
 80018b0:	2400      	movs	r4, #0
 80018b2:	05c0      	lsls	r0, r0, #23
 80018b4:	4320      	orrs	r0, r4
 80018b6:	bd10      	pop	{r4, pc}
 80018b8:	2b99      	cmp	r3, #153	@ 0x99
 80018ba:	dc13      	bgt.n	80018e4 <__aeabi_ui2f+0x58>
 80018bc:	1f42      	subs	r2, r0, #5
 80018be:	4094      	lsls	r4, r2
 80018c0:	4a14      	ldr	r2, [pc, #80]	@ (8001914 <__aeabi_ui2f+0x88>)
 80018c2:	4022      	ands	r2, r4
 80018c4:	0761      	lsls	r1, r4, #29
 80018c6:	d01c      	beq.n	8001902 <__aeabi_ui2f+0x76>
 80018c8:	210f      	movs	r1, #15
 80018ca:	4021      	ands	r1, r4
 80018cc:	2904      	cmp	r1, #4
 80018ce:	d018      	beq.n	8001902 <__aeabi_ui2f+0x76>
 80018d0:	3204      	adds	r2, #4
 80018d2:	08d4      	lsrs	r4, r2, #3
 80018d4:	0152      	lsls	r2, r2, #5
 80018d6:	d515      	bpl.n	8001904 <__aeabi_ui2f+0x78>
 80018d8:	239f      	movs	r3, #159	@ 0x9f
 80018da:	0264      	lsls	r4, r4, #9
 80018dc:	1a18      	subs	r0, r3, r0
 80018de:	0a64      	lsrs	r4, r4, #9
 80018e0:	b2c0      	uxtb	r0, r0
 80018e2:	e7e6      	b.n	80018b2 <__aeabi_ui2f+0x26>
 80018e4:	0002      	movs	r2, r0
 80018e6:	0021      	movs	r1, r4
 80018e8:	321b      	adds	r2, #27
 80018ea:	4091      	lsls	r1, r2
 80018ec:	000a      	movs	r2, r1
 80018ee:	1e51      	subs	r1, r2, #1
 80018f0:	418a      	sbcs	r2, r1
 80018f2:	2105      	movs	r1, #5
 80018f4:	1a09      	subs	r1, r1, r0
 80018f6:	40cc      	lsrs	r4, r1
 80018f8:	4314      	orrs	r4, r2
 80018fa:	4a06      	ldr	r2, [pc, #24]	@ (8001914 <__aeabi_ui2f+0x88>)
 80018fc:	4022      	ands	r2, r4
 80018fe:	0761      	lsls	r1, r4, #29
 8001900:	d1e2      	bne.n	80018c8 <__aeabi_ui2f+0x3c>
 8001902:	08d4      	lsrs	r4, r2, #3
 8001904:	0264      	lsls	r4, r4, #9
 8001906:	0a64      	lsrs	r4, r4, #9
 8001908:	b2d8      	uxtb	r0, r3
 800190a:	e7d2      	b.n	80018b2 <__aeabi_ui2f+0x26>
 800190c:	0264      	lsls	r4, r4, #9
 800190e:	0a64      	lsrs	r4, r4, #9
 8001910:	308e      	adds	r0, #142	@ 0x8e
 8001912:	e7ce      	b.n	80018b2 <__aeabi_ui2f+0x26>
 8001914:	fbffffff 	.word	0xfbffffff

08001918 <__aeabi_dadd>:
 8001918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800191a:	464f      	mov	r7, r9
 800191c:	4646      	mov	r6, r8
 800191e:	46d6      	mov	lr, sl
 8001920:	b5c0      	push	{r6, r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	9000      	str	r0, [sp, #0]
 8001926:	9101      	str	r1, [sp, #4]
 8001928:	030e      	lsls	r6, r1, #12
 800192a:	004c      	lsls	r4, r1, #1
 800192c:	0fcd      	lsrs	r5, r1, #31
 800192e:	0a71      	lsrs	r1, r6, #9
 8001930:	9e00      	ldr	r6, [sp, #0]
 8001932:	005f      	lsls	r7, r3, #1
 8001934:	0f76      	lsrs	r6, r6, #29
 8001936:	430e      	orrs	r6, r1
 8001938:	9900      	ldr	r1, [sp, #0]
 800193a:	9200      	str	r2, [sp, #0]
 800193c:	9301      	str	r3, [sp, #4]
 800193e:	00c9      	lsls	r1, r1, #3
 8001940:	4689      	mov	r9, r1
 8001942:	0319      	lsls	r1, r3, #12
 8001944:	0d7b      	lsrs	r3, r7, #21
 8001946:	4698      	mov	r8, r3
 8001948:	9b01      	ldr	r3, [sp, #4]
 800194a:	0a49      	lsrs	r1, r1, #9
 800194c:	0fdb      	lsrs	r3, r3, #31
 800194e:	469c      	mov	ip, r3
 8001950:	9b00      	ldr	r3, [sp, #0]
 8001952:	9a00      	ldr	r2, [sp, #0]
 8001954:	0f5b      	lsrs	r3, r3, #29
 8001956:	430b      	orrs	r3, r1
 8001958:	4641      	mov	r1, r8
 800195a:	0d64      	lsrs	r4, r4, #21
 800195c:	00d2      	lsls	r2, r2, #3
 800195e:	1a61      	subs	r1, r4, r1
 8001960:	4565      	cmp	r5, ip
 8001962:	d100      	bne.n	8001966 <__aeabi_dadd+0x4e>
 8001964:	e0a6      	b.n	8001ab4 <__aeabi_dadd+0x19c>
 8001966:	2900      	cmp	r1, #0
 8001968:	dd72      	ble.n	8001a50 <__aeabi_dadd+0x138>
 800196a:	4647      	mov	r7, r8
 800196c:	2f00      	cmp	r7, #0
 800196e:	d100      	bne.n	8001972 <__aeabi_dadd+0x5a>
 8001970:	e0dd      	b.n	8001b2e <__aeabi_dadd+0x216>
 8001972:	4fcc      	ldr	r7, [pc, #816]	@ (8001ca4 <__aeabi_dadd+0x38c>)
 8001974:	42bc      	cmp	r4, r7
 8001976:	d100      	bne.n	800197a <__aeabi_dadd+0x62>
 8001978:	e19a      	b.n	8001cb0 <__aeabi_dadd+0x398>
 800197a:	2701      	movs	r7, #1
 800197c:	2938      	cmp	r1, #56	@ 0x38
 800197e:	dc17      	bgt.n	80019b0 <__aeabi_dadd+0x98>
 8001980:	2780      	movs	r7, #128	@ 0x80
 8001982:	043f      	lsls	r7, r7, #16
 8001984:	433b      	orrs	r3, r7
 8001986:	291f      	cmp	r1, #31
 8001988:	dd00      	ble.n	800198c <__aeabi_dadd+0x74>
 800198a:	e1dd      	b.n	8001d48 <__aeabi_dadd+0x430>
 800198c:	2720      	movs	r7, #32
 800198e:	1a78      	subs	r0, r7, r1
 8001990:	001f      	movs	r7, r3
 8001992:	4087      	lsls	r7, r0
 8001994:	46ba      	mov	sl, r7
 8001996:	0017      	movs	r7, r2
 8001998:	40cf      	lsrs	r7, r1
 800199a:	4684      	mov	ip, r0
 800199c:	0038      	movs	r0, r7
 800199e:	4657      	mov	r7, sl
 80019a0:	4307      	orrs	r7, r0
 80019a2:	4660      	mov	r0, ip
 80019a4:	4082      	lsls	r2, r0
 80019a6:	40cb      	lsrs	r3, r1
 80019a8:	1e50      	subs	r0, r2, #1
 80019aa:	4182      	sbcs	r2, r0
 80019ac:	1af6      	subs	r6, r6, r3
 80019ae:	4317      	orrs	r7, r2
 80019b0:	464b      	mov	r3, r9
 80019b2:	1bdf      	subs	r7, r3, r7
 80019b4:	45b9      	cmp	r9, r7
 80019b6:	4180      	sbcs	r0, r0
 80019b8:	4240      	negs	r0, r0
 80019ba:	1a36      	subs	r6, r6, r0
 80019bc:	0233      	lsls	r3, r6, #8
 80019be:	d400      	bmi.n	80019c2 <__aeabi_dadd+0xaa>
 80019c0:	e0ff      	b.n	8001bc2 <__aeabi_dadd+0x2aa>
 80019c2:	0276      	lsls	r6, r6, #9
 80019c4:	0a76      	lsrs	r6, r6, #9
 80019c6:	2e00      	cmp	r6, #0
 80019c8:	d100      	bne.n	80019cc <__aeabi_dadd+0xb4>
 80019ca:	e13c      	b.n	8001c46 <__aeabi_dadd+0x32e>
 80019cc:	0030      	movs	r0, r6
 80019ce:	f002 f80d 	bl	80039ec <__clzsi2>
 80019d2:	0003      	movs	r3, r0
 80019d4:	3b08      	subs	r3, #8
 80019d6:	2120      	movs	r1, #32
 80019d8:	0038      	movs	r0, r7
 80019da:	1aca      	subs	r2, r1, r3
 80019dc:	40d0      	lsrs	r0, r2
 80019de:	409e      	lsls	r6, r3
 80019e0:	0002      	movs	r2, r0
 80019e2:	409f      	lsls	r7, r3
 80019e4:	4332      	orrs	r2, r6
 80019e6:	429c      	cmp	r4, r3
 80019e8:	dd00      	ble.n	80019ec <__aeabi_dadd+0xd4>
 80019ea:	e1a6      	b.n	8001d3a <__aeabi_dadd+0x422>
 80019ec:	1b18      	subs	r0, r3, r4
 80019ee:	3001      	adds	r0, #1
 80019f0:	1a09      	subs	r1, r1, r0
 80019f2:	003e      	movs	r6, r7
 80019f4:	408f      	lsls	r7, r1
 80019f6:	40c6      	lsrs	r6, r0
 80019f8:	1e7b      	subs	r3, r7, #1
 80019fa:	419f      	sbcs	r7, r3
 80019fc:	0013      	movs	r3, r2
 80019fe:	408b      	lsls	r3, r1
 8001a00:	4337      	orrs	r7, r6
 8001a02:	431f      	orrs	r7, r3
 8001a04:	40c2      	lsrs	r2, r0
 8001a06:	003b      	movs	r3, r7
 8001a08:	0016      	movs	r6, r2
 8001a0a:	2400      	movs	r4, #0
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	d100      	bne.n	8001a12 <__aeabi_dadd+0xfa>
 8001a10:	e1df      	b.n	8001dd2 <__aeabi_dadd+0x4ba>
 8001a12:	077b      	lsls	r3, r7, #29
 8001a14:	d100      	bne.n	8001a18 <__aeabi_dadd+0x100>
 8001a16:	e332      	b.n	800207e <__aeabi_dadd+0x766>
 8001a18:	230f      	movs	r3, #15
 8001a1a:	003a      	movs	r2, r7
 8001a1c:	403b      	ands	r3, r7
 8001a1e:	2b04      	cmp	r3, #4
 8001a20:	d004      	beq.n	8001a2c <__aeabi_dadd+0x114>
 8001a22:	1d3a      	adds	r2, r7, #4
 8001a24:	42ba      	cmp	r2, r7
 8001a26:	41bf      	sbcs	r7, r7
 8001a28:	427f      	negs	r7, r7
 8001a2a:	19f6      	adds	r6, r6, r7
 8001a2c:	0233      	lsls	r3, r6, #8
 8001a2e:	d400      	bmi.n	8001a32 <__aeabi_dadd+0x11a>
 8001a30:	e323      	b.n	800207a <__aeabi_dadd+0x762>
 8001a32:	4b9c      	ldr	r3, [pc, #624]	@ (8001ca4 <__aeabi_dadd+0x38c>)
 8001a34:	3401      	adds	r4, #1
 8001a36:	429c      	cmp	r4, r3
 8001a38:	d100      	bne.n	8001a3c <__aeabi_dadd+0x124>
 8001a3a:	e0b4      	b.n	8001ba6 <__aeabi_dadd+0x28e>
 8001a3c:	4b9a      	ldr	r3, [pc, #616]	@ (8001ca8 <__aeabi_dadd+0x390>)
 8001a3e:	0564      	lsls	r4, r4, #21
 8001a40:	401e      	ands	r6, r3
 8001a42:	0d64      	lsrs	r4, r4, #21
 8001a44:	0777      	lsls	r7, r6, #29
 8001a46:	08d2      	lsrs	r2, r2, #3
 8001a48:	0276      	lsls	r6, r6, #9
 8001a4a:	4317      	orrs	r7, r2
 8001a4c:	0b36      	lsrs	r6, r6, #12
 8001a4e:	e0ac      	b.n	8001baa <__aeabi_dadd+0x292>
 8001a50:	2900      	cmp	r1, #0
 8001a52:	d100      	bne.n	8001a56 <__aeabi_dadd+0x13e>
 8001a54:	e07e      	b.n	8001b54 <__aeabi_dadd+0x23c>
 8001a56:	4641      	mov	r1, r8
 8001a58:	1b09      	subs	r1, r1, r4
 8001a5a:	2c00      	cmp	r4, #0
 8001a5c:	d000      	beq.n	8001a60 <__aeabi_dadd+0x148>
 8001a5e:	e160      	b.n	8001d22 <__aeabi_dadd+0x40a>
 8001a60:	0034      	movs	r4, r6
 8001a62:	4648      	mov	r0, r9
 8001a64:	4304      	orrs	r4, r0
 8001a66:	d100      	bne.n	8001a6a <__aeabi_dadd+0x152>
 8001a68:	e1c9      	b.n	8001dfe <__aeabi_dadd+0x4e6>
 8001a6a:	1e4c      	subs	r4, r1, #1
 8001a6c:	2901      	cmp	r1, #1
 8001a6e:	d100      	bne.n	8001a72 <__aeabi_dadd+0x15a>
 8001a70:	e22e      	b.n	8001ed0 <__aeabi_dadd+0x5b8>
 8001a72:	4d8c      	ldr	r5, [pc, #560]	@ (8001ca4 <__aeabi_dadd+0x38c>)
 8001a74:	42a9      	cmp	r1, r5
 8001a76:	d100      	bne.n	8001a7a <__aeabi_dadd+0x162>
 8001a78:	e224      	b.n	8001ec4 <__aeabi_dadd+0x5ac>
 8001a7a:	2701      	movs	r7, #1
 8001a7c:	2c38      	cmp	r4, #56	@ 0x38
 8001a7e:	dc11      	bgt.n	8001aa4 <__aeabi_dadd+0x18c>
 8001a80:	0021      	movs	r1, r4
 8001a82:	291f      	cmp	r1, #31
 8001a84:	dd00      	ble.n	8001a88 <__aeabi_dadd+0x170>
 8001a86:	e20b      	b.n	8001ea0 <__aeabi_dadd+0x588>
 8001a88:	2420      	movs	r4, #32
 8001a8a:	0037      	movs	r7, r6
 8001a8c:	4648      	mov	r0, r9
 8001a8e:	1a64      	subs	r4, r4, r1
 8001a90:	40a7      	lsls	r7, r4
 8001a92:	40c8      	lsrs	r0, r1
 8001a94:	4307      	orrs	r7, r0
 8001a96:	4648      	mov	r0, r9
 8001a98:	40a0      	lsls	r0, r4
 8001a9a:	40ce      	lsrs	r6, r1
 8001a9c:	1e44      	subs	r4, r0, #1
 8001a9e:	41a0      	sbcs	r0, r4
 8001aa0:	1b9b      	subs	r3, r3, r6
 8001aa2:	4307      	orrs	r7, r0
 8001aa4:	1bd7      	subs	r7, r2, r7
 8001aa6:	42ba      	cmp	r2, r7
 8001aa8:	4192      	sbcs	r2, r2
 8001aaa:	4252      	negs	r2, r2
 8001aac:	4665      	mov	r5, ip
 8001aae:	4644      	mov	r4, r8
 8001ab0:	1a9e      	subs	r6, r3, r2
 8001ab2:	e783      	b.n	80019bc <__aeabi_dadd+0xa4>
 8001ab4:	2900      	cmp	r1, #0
 8001ab6:	dc00      	bgt.n	8001aba <__aeabi_dadd+0x1a2>
 8001ab8:	e09c      	b.n	8001bf4 <__aeabi_dadd+0x2dc>
 8001aba:	4647      	mov	r7, r8
 8001abc:	2f00      	cmp	r7, #0
 8001abe:	d167      	bne.n	8001b90 <__aeabi_dadd+0x278>
 8001ac0:	001f      	movs	r7, r3
 8001ac2:	4317      	orrs	r7, r2
 8001ac4:	d100      	bne.n	8001ac8 <__aeabi_dadd+0x1b0>
 8001ac6:	e0e4      	b.n	8001c92 <__aeabi_dadd+0x37a>
 8001ac8:	1e48      	subs	r0, r1, #1
 8001aca:	2901      	cmp	r1, #1
 8001acc:	d100      	bne.n	8001ad0 <__aeabi_dadd+0x1b8>
 8001ace:	e19b      	b.n	8001e08 <__aeabi_dadd+0x4f0>
 8001ad0:	4f74      	ldr	r7, [pc, #464]	@ (8001ca4 <__aeabi_dadd+0x38c>)
 8001ad2:	42b9      	cmp	r1, r7
 8001ad4:	d100      	bne.n	8001ad8 <__aeabi_dadd+0x1c0>
 8001ad6:	e0eb      	b.n	8001cb0 <__aeabi_dadd+0x398>
 8001ad8:	2701      	movs	r7, #1
 8001ada:	0001      	movs	r1, r0
 8001adc:	2838      	cmp	r0, #56	@ 0x38
 8001ade:	dc11      	bgt.n	8001b04 <__aeabi_dadd+0x1ec>
 8001ae0:	291f      	cmp	r1, #31
 8001ae2:	dd00      	ble.n	8001ae6 <__aeabi_dadd+0x1ce>
 8001ae4:	e1c7      	b.n	8001e76 <__aeabi_dadd+0x55e>
 8001ae6:	2720      	movs	r7, #32
 8001ae8:	1a78      	subs	r0, r7, r1
 8001aea:	001f      	movs	r7, r3
 8001aec:	4684      	mov	ip, r0
 8001aee:	4087      	lsls	r7, r0
 8001af0:	0010      	movs	r0, r2
 8001af2:	40c8      	lsrs	r0, r1
 8001af4:	4307      	orrs	r7, r0
 8001af6:	4660      	mov	r0, ip
 8001af8:	4082      	lsls	r2, r0
 8001afa:	40cb      	lsrs	r3, r1
 8001afc:	1e50      	subs	r0, r2, #1
 8001afe:	4182      	sbcs	r2, r0
 8001b00:	18f6      	adds	r6, r6, r3
 8001b02:	4317      	orrs	r7, r2
 8001b04:	444f      	add	r7, r9
 8001b06:	454f      	cmp	r7, r9
 8001b08:	4180      	sbcs	r0, r0
 8001b0a:	4240      	negs	r0, r0
 8001b0c:	1836      	adds	r6, r6, r0
 8001b0e:	0233      	lsls	r3, r6, #8
 8001b10:	d557      	bpl.n	8001bc2 <__aeabi_dadd+0x2aa>
 8001b12:	4b64      	ldr	r3, [pc, #400]	@ (8001ca4 <__aeabi_dadd+0x38c>)
 8001b14:	3401      	adds	r4, #1
 8001b16:	429c      	cmp	r4, r3
 8001b18:	d045      	beq.n	8001ba6 <__aeabi_dadd+0x28e>
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	4b62      	ldr	r3, [pc, #392]	@ (8001ca8 <__aeabi_dadd+0x390>)
 8001b1e:	087a      	lsrs	r2, r7, #1
 8001b20:	401e      	ands	r6, r3
 8001b22:	4039      	ands	r1, r7
 8001b24:	430a      	orrs	r2, r1
 8001b26:	07f7      	lsls	r7, r6, #31
 8001b28:	4317      	orrs	r7, r2
 8001b2a:	0876      	lsrs	r6, r6, #1
 8001b2c:	e771      	b.n	8001a12 <__aeabi_dadd+0xfa>
 8001b2e:	001f      	movs	r7, r3
 8001b30:	4317      	orrs	r7, r2
 8001b32:	d100      	bne.n	8001b36 <__aeabi_dadd+0x21e>
 8001b34:	e0ad      	b.n	8001c92 <__aeabi_dadd+0x37a>
 8001b36:	1e4f      	subs	r7, r1, #1
 8001b38:	46bc      	mov	ip, r7
 8001b3a:	2901      	cmp	r1, #1
 8001b3c:	d100      	bne.n	8001b40 <__aeabi_dadd+0x228>
 8001b3e:	e182      	b.n	8001e46 <__aeabi_dadd+0x52e>
 8001b40:	4f58      	ldr	r7, [pc, #352]	@ (8001ca4 <__aeabi_dadd+0x38c>)
 8001b42:	42b9      	cmp	r1, r7
 8001b44:	d100      	bne.n	8001b48 <__aeabi_dadd+0x230>
 8001b46:	e190      	b.n	8001e6a <__aeabi_dadd+0x552>
 8001b48:	4661      	mov	r1, ip
 8001b4a:	2701      	movs	r7, #1
 8001b4c:	2938      	cmp	r1, #56	@ 0x38
 8001b4e:	dd00      	ble.n	8001b52 <__aeabi_dadd+0x23a>
 8001b50:	e72e      	b.n	80019b0 <__aeabi_dadd+0x98>
 8001b52:	e718      	b.n	8001986 <__aeabi_dadd+0x6e>
 8001b54:	4f55      	ldr	r7, [pc, #340]	@ (8001cac <__aeabi_dadd+0x394>)
 8001b56:	1c61      	adds	r1, r4, #1
 8001b58:	4239      	tst	r1, r7
 8001b5a:	d000      	beq.n	8001b5e <__aeabi_dadd+0x246>
 8001b5c:	e0d0      	b.n	8001d00 <__aeabi_dadd+0x3e8>
 8001b5e:	0031      	movs	r1, r6
 8001b60:	4648      	mov	r0, r9
 8001b62:	001f      	movs	r7, r3
 8001b64:	4301      	orrs	r1, r0
 8001b66:	4317      	orrs	r7, r2
 8001b68:	2c00      	cmp	r4, #0
 8001b6a:	d000      	beq.n	8001b6e <__aeabi_dadd+0x256>
 8001b6c:	e13d      	b.n	8001dea <__aeabi_dadd+0x4d2>
 8001b6e:	2900      	cmp	r1, #0
 8001b70:	d100      	bne.n	8001b74 <__aeabi_dadd+0x25c>
 8001b72:	e1bc      	b.n	8001eee <__aeabi_dadd+0x5d6>
 8001b74:	2f00      	cmp	r7, #0
 8001b76:	d000      	beq.n	8001b7a <__aeabi_dadd+0x262>
 8001b78:	e1bf      	b.n	8001efa <__aeabi_dadd+0x5e2>
 8001b7a:	464b      	mov	r3, r9
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	08d8      	lsrs	r0, r3, #3
 8001b80:	0777      	lsls	r7, r6, #29
 8001b82:	4307      	orrs	r7, r0
 8001b84:	08f0      	lsrs	r0, r6, #3
 8001b86:	0306      	lsls	r6, r0, #12
 8001b88:	054c      	lsls	r4, r1, #21
 8001b8a:	0b36      	lsrs	r6, r6, #12
 8001b8c:	0d64      	lsrs	r4, r4, #21
 8001b8e:	e00c      	b.n	8001baa <__aeabi_dadd+0x292>
 8001b90:	4f44      	ldr	r7, [pc, #272]	@ (8001ca4 <__aeabi_dadd+0x38c>)
 8001b92:	42bc      	cmp	r4, r7
 8001b94:	d100      	bne.n	8001b98 <__aeabi_dadd+0x280>
 8001b96:	e08b      	b.n	8001cb0 <__aeabi_dadd+0x398>
 8001b98:	2701      	movs	r7, #1
 8001b9a:	2938      	cmp	r1, #56	@ 0x38
 8001b9c:	dcb2      	bgt.n	8001b04 <__aeabi_dadd+0x1ec>
 8001b9e:	2780      	movs	r7, #128	@ 0x80
 8001ba0:	043f      	lsls	r7, r7, #16
 8001ba2:	433b      	orrs	r3, r7
 8001ba4:	e79c      	b.n	8001ae0 <__aeabi_dadd+0x1c8>
 8001ba6:	2600      	movs	r6, #0
 8001ba8:	2700      	movs	r7, #0
 8001baa:	0524      	lsls	r4, r4, #20
 8001bac:	4334      	orrs	r4, r6
 8001bae:	07ed      	lsls	r5, r5, #31
 8001bb0:	432c      	orrs	r4, r5
 8001bb2:	0038      	movs	r0, r7
 8001bb4:	0021      	movs	r1, r4
 8001bb6:	b002      	add	sp, #8
 8001bb8:	bce0      	pop	{r5, r6, r7}
 8001bba:	46ba      	mov	sl, r7
 8001bbc:	46b1      	mov	r9, r6
 8001bbe:	46a8      	mov	r8, r5
 8001bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bc2:	077b      	lsls	r3, r7, #29
 8001bc4:	d004      	beq.n	8001bd0 <__aeabi_dadd+0x2b8>
 8001bc6:	230f      	movs	r3, #15
 8001bc8:	403b      	ands	r3, r7
 8001bca:	2b04      	cmp	r3, #4
 8001bcc:	d000      	beq.n	8001bd0 <__aeabi_dadd+0x2b8>
 8001bce:	e728      	b.n	8001a22 <__aeabi_dadd+0x10a>
 8001bd0:	08f8      	lsrs	r0, r7, #3
 8001bd2:	4b34      	ldr	r3, [pc, #208]	@ (8001ca4 <__aeabi_dadd+0x38c>)
 8001bd4:	0777      	lsls	r7, r6, #29
 8001bd6:	4307      	orrs	r7, r0
 8001bd8:	08f0      	lsrs	r0, r6, #3
 8001bda:	429c      	cmp	r4, r3
 8001bdc:	d000      	beq.n	8001be0 <__aeabi_dadd+0x2c8>
 8001bde:	e24a      	b.n	8002076 <__aeabi_dadd+0x75e>
 8001be0:	003b      	movs	r3, r7
 8001be2:	4303      	orrs	r3, r0
 8001be4:	d059      	beq.n	8001c9a <__aeabi_dadd+0x382>
 8001be6:	2680      	movs	r6, #128	@ 0x80
 8001be8:	0336      	lsls	r6, r6, #12
 8001bea:	4306      	orrs	r6, r0
 8001bec:	0336      	lsls	r6, r6, #12
 8001bee:	4c2d      	ldr	r4, [pc, #180]	@ (8001ca4 <__aeabi_dadd+0x38c>)
 8001bf0:	0b36      	lsrs	r6, r6, #12
 8001bf2:	e7da      	b.n	8001baa <__aeabi_dadd+0x292>
 8001bf4:	2900      	cmp	r1, #0
 8001bf6:	d061      	beq.n	8001cbc <__aeabi_dadd+0x3a4>
 8001bf8:	4641      	mov	r1, r8
 8001bfa:	1b09      	subs	r1, r1, r4
 8001bfc:	2c00      	cmp	r4, #0
 8001bfe:	d100      	bne.n	8001c02 <__aeabi_dadd+0x2ea>
 8001c00:	e0b9      	b.n	8001d76 <__aeabi_dadd+0x45e>
 8001c02:	4c28      	ldr	r4, [pc, #160]	@ (8001ca4 <__aeabi_dadd+0x38c>)
 8001c04:	45a0      	cmp	r8, r4
 8001c06:	d100      	bne.n	8001c0a <__aeabi_dadd+0x2f2>
 8001c08:	e1a5      	b.n	8001f56 <__aeabi_dadd+0x63e>
 8001c0a:	2701      	movs	r7, #1
 8001c0c:	2938      	cmp	r1, #56	@ 0x38
 8001c0e:	dc13      	bgt.n	8001c38 <__aeabi_dadd+0x320>
 8001c10:	2480      	movs	r4, #128	@ 0x80
 8001c12:	0424      	lsls	r4, r4, #16
 8001c14:	4326      	orrs	r6, r4
 8001c16:	291f      	cmp	r1, #31
 8001c18:	dd00      	ble.n	8001c1c <__aeabi_dadd+0x304>
 8001c1a:	e1c8      	b.n	8001fae <__aeabi_dadd+0x696>
 8001c1c:	2420      	movs	r4, #32
 8001c1e:	0037      	movs	r7, r6
 8001c20:	4648      	mov	r0, r9
 8001c22:	1a64      	subs	r4, r4, r1
 8001c24:	40a7      	lsls	r7, r4
 8001c26:	40c8      	lsrs	r0, r1
 8001c28:	4307      	orrs	r7, r0
 8001c2a:	4648      	mov	r0, r9
 8001c2c:	40a0      	lsls	r0, r4
 8001c2e:	40ce      	lsrs	r6, r1
 8001c30:	1e44      	subs	r4, r0, #1
 8001c32:	41a0      	sbcs	r0, r4
 8001c34:	199b      	adds	r3, r3, r6
 8001c36:	4307      	orrs	r7, r0
 8001c38:	18bf      	adds	r7, r7, r2
 8001c3a:	4297      	cmp	r7, r2
 8001c3c:	4192      	sbcs	r2, r2
 8001c3e:	4252      	negs	r2, r2
 8001c40:	4644      	mov	r4, r8
 8001c42:	18d6      	adds	r6, r2, r3
 8001c44:	e763      	b.n	8001b0e <__aeabi_dadd+0x1f6>
 8001c46:	0038      	movs	r0, r7
 8001c48:	f001 fed0 	bl	80039ec <__clzsi2>
 8001c4c:	0003      	movs	r3, r0
 8001c4e:	3318      	adds	r3, #24
 8001c50:	2b1f      	cmp	r3, #31
 8001c52:	dc00      	bgt.n	8001c56 <__aeabi_dadd+0x33e>
 8001c54:	e6bf      	b.n	80019d6 <__aeabi_dadd+0xbe>
 8001c56:	003a      	movs	r2, r7
 8001c58:	3808      	subs	r0, #8
 8001c5a:	4082      	lsls	r2, r0
 8001c5c:	429c      	cmp	r4, r3
 8001c5e:	dd00      	ble.n	8001c62 <__aeabi_dadd+0x34a>
 8001c60:	e083      	b.n	8001d6a <__aeabi_dadd+0x452>
 8001c62:	1b1b      	subs	r3, r3, r4
 8001c64:	1c58      	adds	r0, r3, #1
 8001c66:	281f      	cmp	r0, #31
 8001c68:	dc00      	bgt.n	8001c6c <__aeabi_dadd+0x354>
 8001c6a:	e1b4      	b.n	8001fd6 <__aeabi_dadd+0x6be>
 8001c6c:	0017      	movs	r7, r2
 8001c6e:	3b1f      	subs	r3, #31
 8001c70:	40df      	lsrs	r7, r3
 8001c72:	2820      	cmp	r0, #32
 8001c74:	d005      	beq.n	8001c82 <__aeabi_dadd+0x36a>
 8001c76:	2340      	movs	r3, #64	@ 0x40
 8001c78:	1a1b      	subs	r3, r3, r0
 8001c7a:	409a      	lsls	r2, r3
 8001c7c:	1e53      	subs	r3, r2, #1
 8001c7e:	419a      	sbcs	r2, r3
 8001c80:	4317      	orrs	r7, r2
 8001c82:	2400      	movs	r4, #0
 8001c84:	2f00      	cmp	r7, #0
 8001c86:	d00a      	beq.n	8001c9e <__aeabi_dadd+0x386>
 8001c88:	077b      	lsls	r3, r7, #29
 8001c8a:	d000      	beq.n	8001c8e <__aeabi_dadd+0x376>
 8001c8c:	e6c4      	b.n	8001a18 <__aeabi_dadd+0x100>
 8001c8e:	0026      	movs	r6, r4
 8001c90:	e79e      	b.n	8001bd0 <__aeabi_dadd+0x2b8>
 8001c92:	464b      	mov	r3, r9
 8001c94:	000c      	movs	r4, r1
 8001c96:	08d8      	lsrs	r0, r3, #3
 8001c98:	e79b      	b.n	8001bd2 <__aeabi_dadd+0x2ba>
 8001c9a:	2700      	movs	r7, #0
 8001c9c:	4c01      	ldr	r4, [pc, #4]	@ (8001ca4 <__aeabi_dadd+0x38c>)
 8001c9e:	2600      	movs	r6, #0
 8001ca0:	e783      	b.n	8001baa <__aeabi_dadd+0x292>
 8001ca2:	46c0      	nop			@ (mov r8, r8)
 8001ca4:	000007ff 	.word	0x000007ff
 8001ca8:	ff7fffff 	.word	0xff7fffff
 8001cac:	000007fe 	.word	0x000007fe
 8001cb0:	464b      	mov	r3, r9
 8001cb2:	0777      	lsls	r7, r6, #29
 8001cb4:	08d8      	lsrs	r0, r3, #3
 8001cb6:	4307      	orrs	r7, r0
 8001cb8:	08f0      	lsrs	r0, r6, #3
 8001cba:	e791      	b.n	8001be0 <__aeabi_dadd+0x2c8>
 8001cbc:	4fcd      	ldr	r7, [pc, #820]	@ (8001ff4 <__aeabi_dadd+0x6dc>)
 8001cbe:	1c61      	adds	r1, r4, #1
 8001cc0:	4239      	tst	r1, r7
 8001cc2:	d16b      	bne.n	8001d9c <__aeabi_dadd+0x484>
 8001cc4:	0031      	movs	r1, r6
 8001cc6:	4648      	mov	r0, r9
 8001cc8:	4301      	orrs	r1, r0
 8001cca:	2c00      	cmp	r4, #0
 8001ccc:	d000      	beq.n	8001cd0 <__aeabi_dadd+0x3b8>
 8001cce:	e14b      	b.n	8001f68 <__aeabi_dadd+0x650>
 8001cd0:	001f      	movs	r7, r3
 8001cd2:	4317      	orrs	r7, r2
 8001cd4:	2900      	cmp	r1, #0
 8001cd6:	d100      	bne.n	8001cda <__aeabi_dadd+0x3c2>
 8001cd8:	e181      	b.n	8001fde <__aeabi_dadd+0x6c6>
 8001cda:	2f00      	cmp	r7, #0
 8001cdc:	d100      	bne.n	8001ce0 <__aeabi_dadd+0x3c8>
 8001cde:	e74c      	b.n	8001b7a <__aeabi_dadd+0x262>
 8001ce0:	444a      	add	r2, r9
 8001ce2:	454a      	cmp	r2, r9
 8001ce4:	4180      	sbcs	r0, r0
 8001ce6:	18f6      	adds	r6, r6, r3
 8001ce8:	4240      	negs	r0, r0
 8001cea:	1836      	adds	r6, r6, r0
 8001cec:	0233      	lsls	r3, r6, #8
 8001cee:	d500      	bpl.n	8001cf2 <__aeabi_dadd+0x3da>
 8001cf0:	e1b0      	b.n	8002054 <__aeabi_dadd+0x73c>
 8001cf2:	0017      	movs	r7, r2
 8001cf4:	4691      	mov	r9, r2
 8001cf6:	4337      	orrs	r7, r6
 8001cf8:	d000      	beq.n	8001cfc <__aeabi_dadd+0x3e4>
 8001cfa:	e73e      	b.n	8001b7a <__aeabi_dadd+0x262>
 8001cfc:	2600      	movs	r6, #0
 8001cfe:	e754      	b.n	8001baa <__aeabi_dadd+0x292>
 8001d00:	4649      	mov	r1, r9
 8001d02:	1a89      	subs	r1, r1, r2
 8001d04:	4688      	mov	r8, r1
 8001d06:	45c1      	cmp	r9, r8
 8001d08:	41bf      	sbcs	r7, r7
 8001d0a:	1af1      	subs	r1, r6, r3
 8001d0c:	427f      	negs	r7, r7
 8001d0e:	1bc9      	subs	r1, r1, r7
 8001d10:	020f      	lsls	r7, r1, #8
 8001d12:	d461      	bmi.n	8001dd8 <__aeabi_dadd+0x4c0>
 8001d14:	4647      	mov	r7, r8
 8001d16:	430f      	orrs	r7, r1
 8001d18:	d100      	bne.n	8001d1c <__aeabi_dadd+0x404>
 8001d1a:	e0bd      	b.n	8001e98 <__aeabi_dadd+0x580>
 8001d1c:	000e      	movs	r6, r1
 8001d1e:	4647      	mov	r7, r8
 8001d20:	e651      	b.n	80019c6 <__aeabi_dadd+0xae>
 8001d22:	4cb5      	ldr	r4, [pc, #724]	@ (8001ff8 <__aeabi_dadd+0x6e0>)
 8001d24:	45a0      	cmp	r8, r4
 8001d26:	d100      	bne.n	8001d2a <__aeabi_dadd+0x412>
 8001d28:	e100      	b.n	8001f2c <__aeabi_dadd+0x614>
 8001d2a:	2701      	movs	r7, #1
 8001d2c:	2938      	cmp	r1, #56	@ 0x38
 8001d2e:	dd00      	ble.n	8001d32 <__aeabi_dadd+0x41a>
 8001d30:	e6b8      	b.n	8001aa4 <__aeabi_dadd+0x18c>
 8001d32:	2480      	movs	r4, #128	@ 0x80
 8001d34:	0424      	lsls	r4, r4, #16
 8001d36:	4326      	orrs	r6, r4
 8001d38:	e6a3      	b.n	8001a82 <__aeabi_dadd+0x16a>
 8001d3a:	4eb0      	ldr	r6, [pc, #704]	@ (8001ffc <__aeabi_dadd+0x6e4>)
 8001d3c:	1ae4      	subs	r4, r4, r3
 8001d3e:	4016      	ands	r6, r2
 8001d40:	077b      	lsls	r3, r7, #29
 8001d42:	d000      	beq.n	8001d46 <__aeabi_dadd+0x42e>
 8001d44:	e73f      	b.n	8001bc6 <__aeabi_dadd+0x2ae>
 8001d46:	e743      	b.n	8001bd0 <__aeabi_dadd+0x2b8>
 8001d48:	000f      	movs	r7, r1
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	3f20      	subs	r7, #32
 8001d4e:	40f8      	lsrs	r0, r7
 8001d50:	4684      	mov	ip, r0
 8001d52:	2920      	cmp	r1, #32
 8001d54:	d003      	beq.n	8001d5e <__aeabi_dadd+0x446>
 8001d56:	2740      	movs	r7, #64	@ 0x40
 8001d58:	1a79      	subs	r1, r7, r1
 8001d5a:	408b      	lsls	r3, r1
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	1e53      	subs	r3, r2, #1
 8001d60:	419a      	sbcs	r2, r3
 8001d62:	4663      	mov	r3, ip
 8001d64:	0017      	movs	r7, r2
 8001d66:	431f      	orrs	r7, r3
 8001d68:	e622      	b.n	80019b0 <__aeabi_dadd+0x98>
 8001d6a:	48a4      	ldr	r0, [pc, #656]	@ (8001ffc <__aeabi_dadd+0x6e4>)
 8001d6c:	1ae1      	subs	r1, r4, r3
 8001d6e:	4010      	ands	r0, r2
 8001d70:	0747      	lsls	r7, r0, #29
 8001d72:	08c0      	lsrs	r0, r0, #3
 8001d74:	e707      	b.n	8001b86 <__aeabi_dadd+0x26e>
 8001d76:	0034      	movs	r4, r6
 8001d78:	4648      	mov	r0, r9
 8001d7a:	4304      	orrs	r4, r0
 8001d7c:	d100      	bne.n	8001d80 <__aeabi_dadd+0x468>
 8001d7e:	e0fa      	b.n	8001f76 <__aeabi_dadd+0x65e>
 8001d80:	1e4c      	subs	r4, r1, #1
 8001d82:	2901      	cmp	r1, #1
 8001d84:	d100      	bne.n	8001d88 <__aeabi_dadd+0x470>
 8001d86:	e0d7      	b.n	8001f38 <__aeabi_dadd+0x620>
 8001d88:	4f9b      	ldr	r7, [pc, #620]	@ (8001ff8 <__aeabi_dadd+0x6e0>)
 8001d8a:	42b9      	cmp	r1, r7
 8001d8c:	d100      	bne.n	8001d90 <__aeabi_dadd+0x478>
 8001d8e:	e0e2      	b.n	8001f56 <__aeabi_dadd+0x63e>
 8001d90:	2701      	movs	r7, #1
 8001d92:	2c38      	cmp	r4, #56	@ 0x38
 8001d94:	dd00      	ble.n	8001d98 <__aeabi_dadd+0x480>
 8001d96:	e74f      	b.n	8001c38 <__aeabi_dadd+0x320>
 8001d98:	0021      	movs	r1, r4
 8001d9a:	e73c      	b.n	8001c16 <__aeabi_dadd+0x2fe>
 8001d9c:	4c96      	ldr	r4, [pc, #600]	@ (8001ff8 <__aeabi_dadd+0x6e0>)
 8001d9e:	42a1      	cmp	r1, r4
 8001da0:	d100      	bne.n	8001da4 <__aeabi_dadd+0x48c>
 8001da2:	e0dd      	b.n	8001f60 <__aeabi_dadd+0x648>
 8001da4:	444a      	add	r2, r9
 8001da6:	454a      	cmp	r2, r9
 8001da8:	4180      	sbcs	r0, r0
 8001daa:	18f3      	adds	r3, r6, r3
 8001dac:	4240      	negs	r0, r0
 8001dae:	1818      	adds	r0, r3, r0
 8001db0:	07c7      	lsls	r7, r0, #31
 8001db2:	0852      	lsrs	r2, r2, #1
 8001db4:	4317      	orrs	r7, r2
 8001db6:	0846      	lsrs	r6, r0, #1
 8001db8:	0752      	lsls	r2, r2, #29
 8001dba:	d005      	beq.n	8001dc8 <__aeabi_dadd+0x4b0>
 8001dbc:	220f      	movs	r2, #15
 8001dbe:	000c      	movs	r4, r1
 8001dc0:	403a      	ands	r2, r7
 8001dc2:	2a04      	cmp	r2, #4
 8001dc4:	d000      	beq.n	8001dc8 <__aeabi_dadd+0x4b0>
 8001dc6:	e62c      	b.n	8001a22 <__aeabi_dadd+0x10a>
 8001dc8:	0776      	lsls	r6, r6, #29
 8001dca:	08ff      	lsrs	r7, r7, #3
 8001dcc:	4337      	orrs	r7, r6
 8001dce:	0900      	lsrs	r0, r0, #4
 8001dd0:	e6d9      	b.n	8001b86 <__aeabi_dadd+0x26e>
 8001dd2:	2700      	movs	r7, #0
 8001dd4:	2600      	movs	r6, #0
 8001dd6:	e6e8      	b.n	8001baa <__aeabi_dadd+0x292>
 8001dd8:	4649      	mov	r1, r9
 8001dda:	1a57      	subs	r7, r2, r1
 8001ddc:	42ba      	cmp	r2, r7
 8001dde:	4192      	sbcs	r2, r2
 8001de0:	1b9e      	subs	r6, r3, r6
 8001de2:	4252      	negs	r2, r2
 8001de4:	4665      	mov	r5, ip
 8001de6:	1ab6      	subs	r6, r6, r2
 8001de8:	e5ed      	b.n	80019c6 <__aeabi_dadd+0xae>
 8001dea:	2900      	cmp	r1, #0
 8001dec:	d000      	beq.n	8001df0 <__aeabi_dadd+0x4d8>
 8001dee:	e0c6      	b.n	8001f7e <__aeabi_dadd+0x666>
 8001df0:	2f00      	cmp	r7, #0
 8001df2:	d167      	bne.n	8001ec4 <__aeabi_dadd+0x5ac>
 8001df4:	2680      	movs	r6, #128	@ 0x80
 8001df6:	2500      	movs	r5, #0
 8001df8:	4c7f      	ldr	r4, [pc, #508]	@ (8001ff8 <__aeabi_dadd+0x6e0>)
 8001dfa:	0336      	lsls	r6, r6, #12
 8001dfc:	e6d5      	b.n	8001baa <__aeabi_dadd+0x292>
 8001dfe:	4665      	mov	r5, ip
 8001e00:	000c      	movs	r4, r1
 8001e02:	001e      	movs	r6, r3
 8001e04:	08d0      	lsrs	r0, r2, #3
 8001e06:	e6e4      	b.n	8001bd2 <__aeabi_dadd+0x2ba>
 8001e08:	444a      	add	r2, r9
 8001e0a:	454a      	cmp	r2, r9
 8001e0c:	4180      	sbcs	r0, r0
 8001e0e:	18f3      	adds	r3, r6, r3
 8001e10:	4240      	negs	r0, r0
 8001e12:	1818      	adds	r0, r3, r0
 8001e14:	0011      	movs	r1, r2
 8001e16:	0203      	lsls	r3, r0, #8
 8001e18:	d400      	bmi.n	8001e1c <__aeabi_dadd+0x504>
 8001e1a:	e096      	b.n	8001f4a <__aeabi_dadd+0x632>
 8001e1c:	4b77      	ldr	r3, [pc, #476]	@ (8001ffc <__aeabi_dadd+0x6e4>)
 8001e1e:	0849      	lsrs	r1, r1, #1
 8001e20:	4018      	ands	r0, r3
 8001e22:	07c3      	lsls	r3, r0, #31
 8001e24:	430b      	orrs	r3, r1
 8001e26:	0844      	lsrs	r4, r0, #1
 8001e28:	0749      	lsls	r1, r1, #29
 8001e2a:	d100      	bne.n	8001e2e <__aeabi_dadd+0x516>
 8001e2c:	e129      	b.n	8002082 <__aeabi_dadd+0x76a>
 8001e2e:	220f      	movs	r2, #15
 8001e30:	401a      	ands	r2, r3
 8001e32:	2a04      	cmp	r2, #4
 8001e34:	d100      	bne.n	8001e38 <__aeabi_dadd+0x520>
 8001e36:	e0ea      	b.n	800200e <__aeabi_dadd+0x6f6>
 8001e38:	1d1f      	adds	r7, r3, #4
 8001e3a:	429f      	cmp	r7, r3
 8001e3c:	41b6      	sbcs	r6, r6
 8001e3e:	4276      	negs	r6, r6
 8001e40:	1936      	adds	r6, r6, r4
 8001e42:	2402      	movs	r4, #2
 8001e44:	e6c4      	b.n	8001bd0 <__aeabi_dadd+0x2b8>
 8001e46:	4649      	mov	r1, r9
 8001e48:	1a8f      	subs	r7, r1, r2
 8001e4a:	45b9      	cmp	r9, r7
 8001e4c:	4180      	sbcs	r0, r0
 8001e4e:	1af6      	subs	r6, r6, r3
 8001e50:	4240      	negs	r0, r0
 8001e52:	1a36      	subs	r6, r6, r0
 8001e54:	0233      	lsls	r3, r6, #8
 8001e56:	d406      	bmi.n	8001e66 <__aeabi_dadd+0x54e>
 8001e58:	0773      	lsls	r3, r6, #29
 8001e5a:	08ff      	lsrs	r7, r7, #3
 8001e5c:	2101      	movs	r1, #1
 8001e5e:	431f      	orrs	r7, r3
 8001e60:	08f0      	lsrs	r0, r6, #3
 8001e62:	e690      	b.n	8001b86 <__aeabi_dadd+0x26e>
 8001e64:	4665      	mov	r5, ip
 8001e66:	2401      	movs	r4, #1
 8001e68:	e5ab      	b.n	80019c2 <__aeabi_dadd+0xaa>
 8001e6a:	464b      	mov	r3, r9
 8001e6c:	0777      	lsls	r7, r6, #29
 8001e6e:	08d8      	lsrs	r0, r3, #3
 8001e70:	4307      	orrs	r7, r0
 8001e72:	08f0      	lsrs	r0, r6, #3
 8001e74:	e6b4      	b.n	8001be0 <__aeabi_dadd+0x2c8>
 8001e76:	000f      	movs	r7, r1
 8001e78:	0018      	movs	r0, r3
 8001e7a:	3f20      	subs	r7, #32
 8001e7c:	40f8      	lsrs	r0, r7
 8001e7e:	4684      	mov	ip, r0
 8001e80:	2920      	cmp	r1, #32
 8001e82:	d003      	beq.n	8001e8c <__aeabi_dadd+0x574>
 8001e84:	2740      	movs	r7, #64	@ 0x40
 8001e86:	1a79      	subs	r1, r7, r1
 8001e88:	408b      	lsls	r3, r1
 8001e8a:	431a      	orrs	r2, r3
 8001e8c:	1e53      	subs	r3, r2, #1
 8001e8e:	419a      	sbcs	r2, r3
 8001e90:	4663      	mov	r3, ip
 8001e92:	0017      	movs	r7, r2
 8001e94:	431f      	orrs	r7, r3
 8001e96:	e635      	b.n	8001b04 <__aeabi_dadd+0x1ec>
 8001e98:	2500      	movs	r5, #0
 8001e9a:	2400      	movs	r4, #0
 8001e9c:	2600      	movs	r6, #0
 8001e9e:	e684      	b.n	8001baa <__aeabi_dadd+0x292>
 8001ea0:	000c      	movs	r4, r1
 8001ea2:	0035      	movs	r5, r6
 8001ea4:	3c20      	subs	r4, #32
 8001ea6:	40e5      	lsrs	r5, r4
 8001ea8:	2920      	cmp	r1, #32
 8001eaa:	d005      	beq.n	8001eb8 <__aeabi_dadd+0x5a0>
 8001eac:	2440      	movs	r4, #64	@ 0x40
 8001eae:	1a61      	subs	r1, r4, r1
 8001eb0:	408e      	lsls	r6, r1
 8001eb2:	4649      	mov	r1, r9
 8001eb4:	4331      	orrs	r1, r6
 8001eb6:	4689      	mov	r9, r1
 8001eb8:	4648      	mov	r0, r9
 8001eba:	1e41      	subs	r1, r0, #1
 8001ebc:	4188      	sbcs	r0, r1
 8001ebe:	0007      	movs	r7, r0
 8001ec0:	432f      	orrs	r7, r5
 8001ec2:	e5ef      	b.n	8001aa4 <__aeabi_dadd+0x18c>
 8001ec4:	08d2      	lsrs	r2, r2, #3
 8001ec6:	075f      	lsls	r7, r3, #29
 8001ec8:	4665      	mov	r5, ip
 8001eca:	4317      	orrs	r7, r2
 8001ecc:	08d8      	lsrs	r0, r3, #3
 8001ece:	e687      	b.n	8001be0 <__aeabi_dadd+0x2c8>
 8001ed0:	1a17      	subs	r7, r2, r0
 8001ed2:	42ba      	cmp	r2, r7
 8001ed4:	4192      	sbcs	r2, r2
 8001ed6:	1b9e      	subs	r6, r3, r6
 8001ed8:	4252      	negs	r2, r2
 8001eda:	1ab6      	subs	r6, r6, r2
 8001edc:	0233      	lsls	r3, r6, #8
 8001ede:	d4c1      	bmi.n	8001e64 <__aeabi_dadd+0x54c>
 8001ee0:	0773      	lsls	r3, r6, #29
 8001ee2:	08ff      	lsrs	r7, r7, #3
 8001ee4:	4665      	mov	r5, ip
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	431f      	orrs	r7, r3
 8001eea:	08f0      	lsrs	r0, r6, #3
 8001eec:	e64b      	b.n	8001b86 <__aeabi_dadd+0x26e>
 8001eee:	2f00      	cmp	r7, #0
 8001ef0:	d07b      	beq.n	8001fea <__aeabi_dadd+0x6d2>
 8001ef2:	4665      	mov	r5, ip
 8001ef4:	001e      	movs	r6, r3
 8001ef6:	4691      	mov	r9, r2
 8001ef8:	e63f      	b.n	8001b7a <__aeabi_dadd+0x262>
 8001efa:	1a81      	subs	r1, r0, r2
 8001efc:	4688      	mov	r8, r1
 8001efe:	45c1      	cmp	r9, r8
 8001f00:	41a4      	sbcs	r4, r4
 8001f02:	1af1      	subs	r1, r6, r3
 8001f04:	4264      	negs	r4, r4
 8001f06:	1b09      	subs	r1, r1, r4
 8001f08:	2480      	movs	r4, #128	@ 0x80
 8001f0a:	0424      	lsls	r4, r4, #16
 8001f0c:	4221      	tst	r1, r4
 8001f0e:	d077      	beq.n	8002000 <__aeabi_dadd+0x6e8>
 8001f10:	1a10      	subs	r0, r2, r0
 8001f12:	4282      	cmp	r2, r0
 8001f14:	4192      	sbcs	r2, r2
 8001f16:	0007      	movs	r7, r0
 8001f18:	1b9e      	subs	r6, r3, r6
 8001f1a:	4252      	negs	r2, r2
 8001f1c:	1ab6      	subs	r6, r6, r2
 8001f1e:	4337      	orrs	r7, r6
 8001f20:	d000      	beq.n	8001f24 <__aeabi_dadd+0x60c>
 8001f22:	e0a0      	b.n	8002066 <__aeabi_dadd+0x74e>
 8001f24:	4665      	mov	r5, ip
 8001f26:	2400      	movs	r4, #0
 8001f28:	2600      	movs	r6, #0
 8001f2a:	e63e      	b.n	8001baa <__aeabi_dadd+0x292>
 8001f2c:	075f      	lsls	r7, r3, #29
 8001f2e:	08d2      	lsrs	r2, r2, #3
 8001f30:	4665      	mov	r5, ip
 8001f32:	4317      	orrs	r7, r2
 8001f34:	08d8      	lsrs	r0, r3, #3
 8001f36:	e653      	b.n	8001be0 <__aeabi_dadd+0x2c8>
 8001f38:	1881      	adds	r1, r0, r2
 8001f3a:	4291      	cmp	r1, r2
 8001f3c:	4192      	sbcs	r2, r2
 8001f3e:	18f0      	adds	r0, r6, r3
 8001f40:	4252      	negs	r2, r2
 8001f42:	1880      	adds	r0, r0, r2
 8001f44:	0203      	lsls	r3, r0, #8
 8001f46:	d500      	bpl.n	8001f4a <__aeabi_dadd+0x632>
 8001f48:	e768      	b.n	8001e1c <__aeabi_dadd+0x504>
 8001f4a:	0747      	lsls	r7, r0, #29
 8001f4c:	08c9      	lsrs	r1, r1, #3
 8001f4e:	430f      	orrs	r7, r1
 8001f50:	08c0      	lsrs	r0, r0, #3
 8001f52:	2101      	movs	r1, #1
 8001f54:	e617      	b.n	8001b86 <__aeabi_dadd+0x26e>
 8001f56:	08d2      	lsrs	r2, r2, #3
 8001f58:	075f      	lsls	r7, r3, #29
 8001f5a:	4317      	orrs	r7, r2
 8001f5c:	08d8      	lsrs	r0, r3, #3
 8001f5e:	e63f      	b.n	8001be0 <__aeabi_dadd+0x2c8>
 8001f60:	000c      	movs	r4, r1
 8001f62:	2600      	movs	r6, #0
 8001f64:	2700      	movs	r7, #0
 8001f66:	e620      	b.n	8001baa <__aeabi_dadd+0x292>
 8001f68:	2900      	cmp	r1, #0
 8001f6a:	d156      	bne.n	800201a <__aeabi_dadd+0x702>
 8001f6c:	075f      	lsls	r7, r3, #29
 8001f6e:	08d2      	lsrs	r2, r2, #3
 8001f70:	4317      	orrs	r7, r2
 8001f72:	08d8      	lsrs	r0, r3, #3
 8001f74:	e634      	b.n	8001be0 <__aeabi_dadd+0x2c8>
 8001f76:	000c      	movs	r4, r1
 8001f78:	001e      	movs	r6, r3
 8001f7a:	08d0      	lsrs	r0, r2, #3
 8001f7c:	e629      	b.n	8001bd2 <__aeabi_dadd+0x2ba>
 8001f7e:	08c1      	lsrs	r1, r0, #3
 8001f80:	0770      	lsls	r0, r6, #29
 8001f82:	4301      	orrs	r1, r0
 8001f84:	08f0      	lsrs	r0, r6, #3
 8001f86:	2f00      	cmp	r7, #0
 8001f88:	d062      	beq.n	8002050 <__aeabi_dadd+0x738>
 8001f8a:	2480      	movs	r4, #128	@ 0x80
 8001f8c:	0324      	lsls	r4, r4, #12
 8001f8e:	4220      	tst	r0, r4
 8001f90:	d007      	beq.n	8001fa2 <__aeabi_dadd+0x68a>
 8001f92:	08de      	lsrs	r6, r3, #3
 8001f94:	4226      	tst	r6, r4
 8001f96:	d104      	bne.n	8001fa2 <__aeabi_dadd+0x68a>
 8001f98:	4665      	mov	r5, ip
 8001f9a:	0030      	movs	r0, r6
 8001f9c:	08d1      	lsrs	r1, r2, #3
 8001f9e:	075b      	lsls	r3, r3, #29
 8001fa0:	4319      	orrs	r1, r3
 8001fa2:	0f4f      	lsrs	r7, r1, #29
 8001fa4:	00c9      	lsls	r1, r1, #3
 8001fa6:	08c9      	lsrs	r1, r1, #3
 8001fa8:	077f      	lsls	r7, r7, #29
 8001faa:	430f      	orrs	r7, r1
 8001fac:	e618      	b.n	8001be0 <__aeabi_dadd+0x2c8>
 8001fae:	000c      	movs	r4, r1
 8001fb0:	0030      	movs	r0, r6
 8001fb2:	3c20      	subs	r4, #32
 8001fb4:	40e0      	lsrs	r0, r4
 8001fb6:	4684      	mov	ip, r0
 8001fb8:	2920      	cmp	r1, #32
 8001fba:	d005      	beq.n	8001fc8 <__aeabi_dadd+0x6b0>
 8001fbc:	2440      	movs	r4, #64	@ 0x40
 8001fbe:	1a61      	subs	r1, r4, r1
 8001fc0:	408e      	lsls	r6, r1
 8001fc2:	4649      	mov	r1, r9
 8001fc4:	4331      	orrs	r1, r6
 8001fc6:	4689      	mov	r9, r1
 8001fc8:	4648      	mov	r0, r9
 8001fca:	1e41      	subs	r1, r0, #1
 8001fcc:	4188      	sbcs	r0, r1
 8001fce:	4661      	mov	r1, ip
 8001fd0:	0007      	movs	r7, r0
 8001fd2:	430f      	orrs	r7, r1
 8001fd4:	e630      	b.n	8001c38 <__aeabi_dadd+0x320>
 8001fd6:	2120      	movs	r1, #32
 8001fd8:	2700      	movs	r7, #0
 8001fda:	1a09      	subs	r1, r1, r0
 8001fdc:	e50e      	b.n	80019fc <__aeabi_dadd+0xe4>
 8001fde:	001e      	movs	r6, r3
 8001fe0:	2f00      	cmp	r7, #0
 8001fe2:	d000      	beq.n	8001fe6 <__aeabi_dadd+0x6ce>
 8001fe4:	e522      	b.n	8001a2c <__aeabi_dadd+0x114>
 8001fe6:	2400      	movs	r4, #0
 8001fe8:	e758      	b.n	8001e9c <__aeabi_dadd+0x584>
 8001fea:	2500      	movs	r5, #0
 8001fec:	2400      	movs	r4, #0
 8001fee:	2600      	movs	r6, #0
 8001ff0:	e5db      	b.n	8001baa <__aeabi_dadd+0x292>
 8001ff2:	46c0      	nop			@ (mov r8, r8)
 8001ff4:	000007fe 	.word	0x000007fe
 8001ff8:	000007ff 	.word	0x000007ff
 8001ffc:	ff7fffff 	.word	0xff7fffff
 8002000:	4647      	mov	r7, r8
 8002002:	430f      	orrs	r7, r1
 8002004:	d100      	bne.n	8002008 <__aeabi_dadd+0x6f0>
 8002006:	e747      	b.n	8001e98 <__aeabi_dadd+0x580>
 8002008:	000e      	movs	r6, r1
 800200a:	46c1      	mov	r9, r8
 800200c:	e5b5      	b.n	8001b7a <__aeabi_dadd+0x262>
 800200e:	08df      	lsrs	r7, r3, #3
 8002010:	0764      	lsls	r4, r4, #29
 8002012:	2102      	movs	r1, #2
 8002014:	4327      	orrs	r7, r4
 8002016:	0900      	lsrs	r0, r0, #4
 8002018:	e5b5      	b.n	8001b86 <__aeabi_dadd+0x26e>
 800201a:	0019      	movs	r1, r3
 800201c:	08c0      	lsrs	r0, r0, #3
 800201e:	0777      	lsls	r7, r6, #29
 8002020:	4307      	orrs	r7, r0
 8002022:	4311      	orrs	r1, r2
 8002024:	08f0      	lsrs	r0, r6, #3
 8002026:	2900      	cmp	r1, #0
 8002028:	d100      	bne.n	800202c <__aeabi_dadd+0x714>
 800202a:	e5d9      	b.n	8001be0 <__aeabi_dadd+0x2c8>
 800202c:	2180      	movs	r1, #128	@ 0x80
 800202e:	0309      	lsls	r1, r1, #12
 8002030:	4208      	tst	r0, r1
 8002032:	d007      	beq.n	8002044 <__aeabi_dadd+0x72c>
 8002034:	08dc      	lsrs	r4, r3, #3
 8002036:	420c      	tst	r4, r1
 8002038:	d104      	bne.n	8002044 <__aeabi_dadd+0x72c>
 800203a:	08d2      	lsrs	r2, r2, #3
 800203c:	075b      	lsls	r3, r3, #29
 800203e:	431a      	orrs	r2, r3
 8002040:	0017      	movs	r7, r2
 8002042:	0020      	movs	r0, r4
 8002044:	0f7b      	lsrs	r3, r7, #29
 8002046:	00ff      	lsls	r7, r7, #3
 8002048:	08ff      	lsrs	r7, r7, #3
 800204a:	075b      	lsls	r3, r3, #29
 800204c:	431f      	orrs	r7, r3
 800204e:	e5c7      	b.n	8001be0 <__aeabi_dadd+0x2c8>
 8002050:	000f      	movs	r7, r1
 8002052:	e5c5      	b.n	8001be0 <__aeabi_dadd+0x2c8>
 8002054:	4b12      	ldr	r3, [pc, #72]	@ (80020a0 <__aeabi_dadd+0x788>)
 8002056:	08d2      	lsrs	r2, r2, #3
 8002058:	4033      	ands	r3, r6
 800205a:	075f      	lsls	r7, r3, #29
 800205c:	025b      	lsls	r3, r3, #9
 800205e:	2401      	movs	r4, #1
 8002060:	4317      	orrs	r7, r2
 8002062:	0b1e      	lsrs	r6, r3, #12
 8002064:	e5a1      	b.n	8001baa <__aeabi_dadd+0x292>
 8002066:	4226      	tst	r6, r4
 8002068:	d012      	beq.n	8002090 <__aeabi_dadd+0x778>
 800206a:	4b0d      	ldr	r3, [pc, #52]	@ (80020a0 <__aeabi_dadd+0x788>)
 800206c:	4665      	mov	r5, ip
 800206e:	0002      	movs	r2, r0
 8002070:	2401      	movs	r4, #1
 8002072:	401e      	ands	r6, r3
 8002074:	e4e6      	b.n	8001a44 <__aeabi_dadd+0x12c>
 8002076:	0021      	movs	r1, r4
 8002078:	e585      	b.n	8001b86 <__aeabi_dadd+0x26e>
 800207a:	0017      	movs	r7, r2
 800207c:	e5a8      	b.n	8001bd0 <__aeabi_dadd+0x2b8>
 800207e:	003a      	movs	r2, r7
 8002080:	e4d4      	b.n	8001a2c <__aeabi_dadd+0x114>
 8002082:	08db      	lsrs	r3, r3, #3
 8002084:	0764      	lsls	r4, r4, #29
 8002086:	431c      	orrs	r4, r3
 8002088:	0027      	movs	r7, r4
 800208a:	2102      	movs	r1, #2
 800208c:	0900      	lsrs	r0, r0, #4
 800208e:	e57a      	b.n	8001b86 <__aeabi_dadd+0x26e>
 8002090:	08c0      	lsrs	r0, r0, #3
 8002092:	0777      	lsls	r7, r6, #29
 8002094:	4307      	orrs	r7, r0
 8002096:	4665      	mov	r5, ip
 8002098:	2100      	movs	r1, #0
 800209a:	08f0      	lsrs	r0, r6, #3
 800209c:	e573      	b.n	8001b86 <__aeabi_dadd+0x26e>
 800209e:	46c0      	nop			@ (mov r8, r8)
 80020a0:	ff7fffff 	.word	0xff7fffff

080020a4 <__aeabi_ddiv>:
 80020a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020a6:	46de      	mov	lr, fp
 80020a8:	4645      	mov	r5, r8
 80020aa:	4657      	mov	r7, sl
 80020ac:	464e      	mov	r6, r9
 80020ae:	b5e0      	push	{r5, r6, r7, lr}
 80020b0:	b087      	sub	sp, #28
 80020b2:	9200      	str	r2, [sp, #0]
 80020b4:	9301      	str	r3, [sp, #4]
 80020b6:	030b      	lsls	r3, r1, #12
 80020b8:	0b1b      	lsrs	r3, r3, #12
 80020ba:	469b      	mov	fp, r3
 80020bc:	0fca      	lsrs	r2, r1, #31
 80020be:	004b      	lsls	r3, r1, #1
 80020c0:	0004      	movs	r4, r0
 80020c2:	4680      	mov	r8, r0
 80020c4:	0d5b      	lsrs	r3, r3, #21
 80020c6:	9202      	str	r2, [sp, #8]
 80020c8:	d100      	bne.n	80020cc <__aeabi_ddiv+0x28>
 80020ca:	e098      	b.n	80021fe <__aeabi_ddiv+0x15a>
 80020cc:	4a7c      	ldr	r2, [pc, #496]	@ (80022c0 <__aeabi_ddiv+0x21c>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d037      	beq.n	8002142 <__aeabi_ddiv+0x9e>
 80020d2:	4659      	mov	r1, fp
 80020d4:	0f42      	lsrs	r2, r0, #29
 80020d6:	00c9      	lsls	r1, r1, #3
 80020d8:	430a      	orrs	r2, r1
 80020da:	2180      	movs	r1, #128	@ 0x80
 80020dc:	0409      	lsls	r1, r1, #16
 80020de:	4311      	orrs	r1, r2
 80020e0:	00c2      	lsls	r2, r0, #3
 80020e2:	4690      	mov	r8, r2
 80020e4:	4a77      	ldr	r2, [pc, #476]	@ (80022c4 <__aeabi_ddiv+0x220>)
 80020e6:	4689      	mov	r9, r1
 80020e8:	4692      	mov	sl, r2
 80020ea:	449a      	add	sl, r3
 80020ec:	2300      	movs	r3, #0
 80020ee:	2400      	movs	r4, #0
 80020f0:	9303      	str	r3, [sp, #12]
 80020f2:	9e00      	ldr	r6, [sp, #0]
 80020f4:	9f01      	ldr	r7, [sp, #4]
 80020f6:	033b      	lsls	r3, r7, #12
 80020f8:	0b1b      	lsrs	r3, r3, #12
 80020fa:	469b      	mov	fp, r3
 80020fc:	007b      	lsls	r3, r7, #1
 80020fe:	0030      	movs	r0, r6
 8002100:	0d5b      	lsrs	r3, r3, #21
 8002102:	0ffd      	lsrs	r5, r7, #31
 8002104:	2b00      	cmp	r3, #0
 8002106:	d059      	beq.n	80021bc <__aeabi_ddiv+0x118>
 8002108:	4a6d      	ldr	r2, [pc, #436]	@ (80022c0 <__aeabi_ddiv+0x21c>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d048      	beq.n	80021a0 <__aeabi_ddiv+0xfc>
 800210e:	4659      	mov	r1, fp
 8002110:	0f72      	lsrs	r2, r6, #29
 8002112:	00c9      	lsls	r1, r1, #3
 8002114:	430a      	orrs	r2, r1
 8002116:	2180      	movs	r1, #128	@ 0x80
 8002118:	0409      	lsls	r1, r1, #16
 800211a:	4311      	orrs	r1, r2
 800211c:	468b      	mov	fp, r1
 800211e:	4969      	ldr	r1, [pc, #420]	@ (80022c4 <__aeabi_ddiv+0x220>)
 8002120:	00f2      	lsls	r2, r6, #3
 8002122:	468c      	mov	ip, r1
 8002124:	4651      	mov	r1, sl
 8002126:	4463      	add	r3, ip
 8002128:	1acb      	subs	r3, r1, r3
 800212a:	469a      	mov	sl, r3
 800212c:	2100      	movs	r1, #0
 800212e:	9e02      	ldr	r6, [sp, #8]
 8002130:	406e      	eors	r6, r5
 8002132:	b2f6      	uxtb	r6, r6
 8002134:	2c0f      	cmp	r4, #15
 8002136:	d900      	bls.n	800213a <__aeabi_ddiv+0x96>
 8002138:	e0ce      	b.n	80022d8 <__aeabi_ddiv+0x234>
 800213a:	4b63      	ldr	r3, [pc, #396]	@ (80022c8 <__aeabi_ddiv+0x224>)
 800213c:	00a4      	lsls	r4, r4, #2
 800213e:	591b      	ldr	r3, [r3, r4]
 8002140:	469f      	mov	pc, r3
 8002142:	465a      	mov	r2, fp
 8002144:	4302      	orrs	r2, r0
 8002146:	4691      	mov	r9, r2
 8002148:	d000      	beq.n	800214c <__aeabi_ddiv+0xa8>
 800214a:	e090      	b.n	800226e <__aeabi_ddiv+0x1ca>
 800214c:	469a      	mov	sl, r3
 800214e:	2302      	movs	r3, #2
 8002150:	4690      	mov	r8, r2
 8002152:	2408      	movs	r4, #8
 8002154:	9303      	str	r3, [sp, #12]
 8002156:	e7cc      	b.n	80020f2 <__aeabi_ddiv+0x4e>
 8002158:	46cb      	mov	fp, r9
 800215a:	4642      	mov	r2, r8
 800215c:	9d02      	ldr	r5, [sp, #8]
 800215e:	9903      	ldr	r1, [sp, #12]
 8002160:	2902      	cmp	r1, #2
 8002162:	d100      	bne.n	8002166 <__aeabi_ddiv+0xc2>
 8002164:	e1de      	b.n	8002524 <__aeabi_ddiv+0x480>
 8002166:	2903      	cmp	r1, #3
 8002168:	d100      	bne.n	800216c <__aeabi_ddiv+0xc8>
 800216a:	e08d      	b.n	8002288 <__aeabi_ddiv+0x1e4>
 800216c:	2901      	cmp	r1, #1
 800216e:	d000      	beq.n	8002172 <__aeabi_ddiv+0xce>
 8002170:	e179      	b.n	8002466 <__aeabi_ddiv+0x3c2>
 8002172:	002e      	movs	r6, r5
 8002174:	2200      	movs	r2, #0
 8002176:	2300      	movs	r3, #0
 8002178:	2400      	movs	r4, #0
 800217a:	4690      	mov	r8, r2
 800217c:	051b      	lsls	r3, r3, #20
 800217e:	4323      	orrs	r3, r4
 8002180:	07f6      	lsls	r6, r6, #31
 8002182:	4333      	orrs	r3, r6
 8002184:	4640      	mov	r0, r8
 8002186:	0019      	movs	r1, r3
 8002188:	b007      	add	sp, #28
 800218a:	bcf0      	pop	{r4, r5, r6, r7}
 800218c:	46bb      	mov	fp, r7
 800218e:	46b2      	mov	sl, r6
 8002190:	46a9      	mov	r9, r5
 8002192:	46a0      	mov	r8, r4
 8002194:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002196:	2200      	movs	r2, #0
 8002198:	2400      	movs	r4, #0
 800219a:	4690      	mov	r8, r2
 800219c:	4b48      	ldr	r3, [pc, #288]	@ (80022c0 <__aeabi_ddiv+0x21c>)
 800219e:	e7ed      	b.n	800217c <__aeabi_ddiv+0xd8>
 80021a0:	465a      	mov	r2, fp
 80021a2:	9b00      	ldr	r3, [sp, #0]
 80021a4:	431a      	orrs	r2, r3
 80021a6:	4b49      	ldr	r3, [pc, #292]	@ (80022cc <__aeabi_ddiv+0x228>)
 80021a8:	469c      	mov	ip, r3
 80021aa:	44e2      	add	sl, ip
 80021ac:	2a00      	cmp	r2, #0
 80021ae:	d159      	bne.n	8002264 <__aeabi_ddiv+0x1c0>
 80021b0:	2302      	movs	r3, #2
 80021b2:	431c      	orrs	r4, r3
 80021b4:	2300      	movs	r3, #0
 80021b6:	2102      	movs	r1, #2
 80021b8:	469b      	mov	fp, r3
 80021ba:	e7b8      	b.n	800212e <__aeabi_ddiv+0x8a>
 80021bc:	465a      	mov	r2, fp
 80021be:	9b00      	ldr	r3, [sp, #0]
 80021c0:	431a      	orrs	r2, r3
 80021c2:	d049      	beq.n	8002258 <__aeabi_ddiv+0x1b4>
 80021c4:	465b      	mov	r3, fp
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d100      	bne.n	80021cc <__aeabi_ddiv+0x128>
 80021ca:	e19c      	b.n	8002506 <__aeabi_ddiv+0x462>
 80021cc:	4658      	mov	r0, fp
 80021ce:	f001 fc0d 	bl	80039ec <__clzsi2>
 80021d2:	0002      	movs	r2, r0
 80021d4:	0003      	movs	r3, r0
 80021d6:	3a0b      	subs	r2, #11
 80021d8:	271d      	movs	r7, #29
 80021da:	9e00      	ldr	r6, [sp, #0]
 80021dc:	1aba      	subs	r2, r7, r2
 80021de:	0019      	movs	r1, r3
 80021e0:	4658      	mov	r0, fp
 80021e2:	40d6      	lsrs	r6, r2
 80021e4:	3908      	subs	r1, #8
 80021e6:	4088      	lsls	r0, r1
 80021e8:	0032      	movs	r2, r6
 80021ea:	4302      	orrs	r2, r0
 80021ec:	4693      	mov	fp, r2
 80021ee:	9a00      	ldr	r2, [sp, #0]
 80021f0:	408a      	lsls	r2, r1
 80021f2:	4937      	ldr	r1, [pc, #220]	@ (80022d0 <__aeabi_ddiv+0x22c>)
 80021f4:	4453      	add	r3, sl
 80021f6:	468a      	mov	sl, r1
 80021f8:	2100      	movs	r1, #0
 80021fa:	449a      	add	sl, r3
 80021fc:	e797      	b.n	800212e <__aeabi_ddiv+0x8a>
 80021fe:	465b      	mov	r3, fp
 8002200:	4303      	orrs	r3, r0
 8002202:	4699      	mov	r9, r3
 8002204:	d021      	beq.n	800224a <__aeabi_ddiv+0x1a6>
 8002206:	465b      	mov	r3, fp
 8002208:	2b00      	cmp	r3, #0
 800220a:	d100      	bne.n	800220e <__aeabi_ddiv+0x16a>
 800220c:	e169      	b.n	80024e2 <__aeabi_ddiv+0x43e>
 800220e:	4658      	mov	r0, fp
 8002210:	f001 fbec 	bl	80039ec <__clzsi2>
 8002214:	230b      	movs	r3, #11
 8002216:	425b      	negs	r3, r3
 8002218:	469c      	mov	ip, r3
 800221a:	0002      	movs	r2, r0
 800221c:	4484      	add	ip, r0
 800221e:	4666      	mov	r6, ip
 8002220:	231d      	movs	r3, #29
 8002222:	1b9b      	subs	r3, r3, r6
 8002224:	0026      	movs	r6, r4
 8002226:	0011      	movs	r1, r2
 8002228:	4658      	mov	r0, fp
 800222a:	40de      	lsrs	r6, r3
 800222c:	3908      	subs	r1, #8
 800222e:	4088      	lsls	r0, r1
 8002230:	0033      	movs	r3, r6
 8002232:	4303      	orrs	r3, r0
 8002234:	4699      	mov	r9, r3
 8002236:	0023      	movs	r3, r4
 8002238:	408b      	lsls	r3, r1
 800223a:	4698      	mov	r8, r3
 800223c:	4b25      	ldr	r3, [pc, #148]	@ (80022d4 <__aeabi_ddiv+0x230>)
 800223e:	2400      	movs	r4, #0
 8002240:	1a9b      	subs	r3, r3, r2
 8002242:	469a      	mov	sl, r3
 8002244:	2300      	movs	r3, #0
 8002246:	9303      	str	r3, [sp, #12]
 8002248:	e753      	b.n	80020f2 <__aeabi_ddiv+0x4e>
 800224a:	2300      	movs	r3, #0
 800224c:	4698      	mov	r8, r3
 800224e:	469a      	mov	sl, r3
 8002250:	3301      	adds	r3, #1
 8002252:	2404      	movs	r4, #4
 8002254:	9303      	str	r3, [sp, #12]
 8002256:	e74c      	b.n	80020f2 <__aeabi_ddiv+0x4e>
 8002258:	2301      	movs	r3, #1
 800225a:	431c      	orrs	r4, r3
 800225c:	2300      	movs	r3, #0
 800225e:	2101      	movs	r1, #1
 8002260:	469b      	mov	fp, r3
 8002262:	e764      	b.n	800212e <__aeabi_ddiv+0x8a>
 8002264:	2303      	movs	r3, #3
 8002266:	0032      	movs	r2, r6
 8002268:	2103      	movs	r1, #3
 800226a:	431c      	orrs	r4, r3
 800226c:	e75f      	b.n	800212e <__aeabi_ddiv+0x8a>
 800226e:	469a      	mov	sl, r3
 8002270:	2303      	movs	r3, #3
 8002272:	46d9      	mov	r9, fp
 8002274:	240c      	movs	r4, #12
 8002276:	9303      	str	r3, [sp, #12]
 8002278:	e73b      	b.n	80020f2 <__aeabi_ddiv+0x4e>
 800227a:	2300      	movs	r3, #0
 800227c:	2480      	movs	r4, #128	@ 0x80
 800227e:	4698      	mov	r8, r3
 8002280:	2600      	movs	r6, #0
 8002282:	4b0f      	ldr	r3, [pc, #60]	@ (80022c0 <__aeabi_ddiv+0x21c>)
 8002284:	0324      	lsls	r4, r4, #12
 8002286:	e779      	b.n	800217c <__aeabi_ddiv+0xd8>
 8002288:	2480      	movs	r4, #128	@ 0x80
 800228a:	465b      	mov	r3, fp
 800228c:	0324      	lsls	r4, r4, #12
 800228e:	431c      	orrs	r4, r3
 8002290:	0324      	lsls	r4, r4, #12
 8002292:	002e      	movs	r6, r5
 8002294:	4690      	mov	r8, r2
 8002296:	4b0a      	ldr	r3, [pc, #40]	@ (80022c0 <__aeabi_ddiv+0x21c>)
 8002298:	0b24      	lsrs	r4, r4, #12
 800229a:	e76f      	b.n	800217c <__aeabi_ddiv+0xd8>
 800229c:	2480      	movs	r4, #128	@ 0x80
 800229e:	464b      	mov	r3, r9
 80022a0:	0324      	lsls	r4, r4, #12
 80022a2:	4223      	tst	r3, r4
 80022a4:	d002      	beq.n	80022ac <__aeabi_ddiv+0x208>
 80022a6:	465b      	mov	r3, fp
 80022a8:	4223      	tst	r3, r4
 80022aa:	d0f0      	beq.n	800228e <__aeabi_ddiv+0x1ea>
 80022ac:	2480      	movs	r4, #128	@ 0x80
 80022ae:	464b      	mov	r3, r9
 80022b0:	0324      	lsls	r4, r4, #12
 80022b2:	431c      	orrs	r4, r3
 80022b4:	0324      	lsls	r4, r4, #12
 80022b6:	9e02      	ldr	r6, [sp, #8]
 80022b8:	4b01      	ldr	r3, [pc, #4]	@ (80022c0 <__aeabi_ddiv+0x21c>)
 80022ba:	0b24      	lsrs	r4, r4, #12
 80022bc:	e75e      	b.n	800217c <__aeabi_ddiv+0xd8>
 80022be:	46c0      	nop			@ (mov r8, r8)
 80022c0:	000007ff 	.word	0x000007ff
 80022c4:	fffffc01 	.word	0xfffffc01
 80022c8:	08011674 	.word	0x08011674
 80022cc:	fffff801 	.word	0xfffff801
 80022d0:	000003f3 	.word	0x000003f3
 80022d4:	fffffc0d 	.word	0xfffffc0d
 80022d8:	45cb      	cmp	fp, r9
 80022da:	d200      	bcs.n	80022de <__aeabi_ddiv+0x23a>
 80022dc:	e0f8      	b.n	80024d0 <__aeabi_ddiv+0x42c>
 80022de:	d100      	bne.n	80022e2 <__aeabi_ddiv+0x23e>
 80022e0:	e0f3      	b.n	80024ca <__aeabi_ddiv+0x426>
 80022e2:	2301      	movs	r3, #1
 80022e4:	425b      	negs	r3, r3
 80022e6:	469c      	mov	ip, r3
 80022e8:	4644      	mov	r4, r8
 80022ea:	4648      	mov	r0, r9
 80022ec:	2500      	movs	r5, #0
 80022ee:	44e2      	add	sl, ip
 80022f0:	465b      	mov	r3, fp
 80022f2:	0e17      	lsrs	r7, r2, #24
 80022f4:	021b      	lsls	r3, r3, #8
 80022f6:	431f      	orrs	r7, r3
 80022f8:	0c19      	lsrs	r1, r3, #16
 80022fa:	043b      	lsls	r3, r7, #16
 80022fc:	0212      	lsls	r2, r2, #8
 80022fe:	9700      	str	r7, [sp, #0]
 8002300:	0c1f      	lsrs	r7, r3, #16
 8002302:	4691      	mov	r9, r2
 8002304:	9102      	str	r1, [sp, #8]
 8002306:	9703      	str	r7, [sp, #12]
 8002308:	f7fd ffaa 	bl	8000260 <__aeabi_uidivmod>
 800230c:	0002      	movs	r2, r0
 800230e:	437a      	muls	r2, r7
 8002310:	040b      	lsls	r3, r1, #16
 8002312:	0c21      	lsrs	r1, r4, #16
 8002314:	4680      	mov	r8, r0
 8002316:	4319      	orrs	r1, r3
 8002318:	428a      	cmp	r2, r1
 800231a:	d909      	bls.n	8002330 <__aeabi_ddiv+0x28c>
 800231c:	9f00      	ldr	r7, [sp, #0]
 800231e:	2301      	movs	r3, #1
 8002320:	46bc      	mov	ip, r7
 8002322:	425b      	negs	r3, r3
 8002324:	4461      	add	r1, ip
 8002326:	469c      	mov	ip, r3
 8002328:	44e0      	add	r8, ip
 800232a:	428f      	cmp	r7, r1
 800232c:	d800      	bhi.n	8002330 <__aeabi_ddiv+0x28c>
 800232e:	e15c      	b.n	80025ea <__aeabi_ddiv+0x546>
 8002330:	1a88      	subs	r0, r1, r2
 8002332:	9902      	ldr	r1, [sp, #8]
 8002334:	f7fd ff94 	bl	8000260 <__aeabi_uidivmod>
 8002338:	9a03      	ldr	r2, [sp, #12]
 800233a:	0424      	lsls	r4, r4, #16
 800233c:	4342      	muls	r2, r0
 800233e:	0409      	lsls	r1, r1, #16
 8002340:	0c24      	lsrs	r4, r4, #16
 8002342:	0003      	movs	r3, r0
 8002344:	430c      	orrs	r4, r1
 8002346:	42a2      	cmp	r2, r4
 8002348:	d906      	bls.n	8002358 <__aeabi_ddiv+0x2b4>
 800234a:	9900      	ldr	r1, [sp, #0]
 800234c:	3b01      	subs	r3, #1
 800234e:	468c      	mov	ip, r1
 8002350:	4464      	add	r4, ip
 8002352:	42a1      	cmp	r1, r4
 8002354:	d800      	bhi.n	8002358 <__aeabi_ddiv+0x2b4>
 8002356:	e142      	b.n	80025de <__aeabi_ddiv+0x53a>
 8002358:	1aa0      	subs	r0, r4, r2
 800235a:	4642      	mov	r2, r8
 800235c:	0412      	lsls	r2, r2, #16
 800235e:	431a      	orrs	r2, r3
 8002360:	4693      	mov	fp, r2
 8002362:	464b      	mov	r3, r9
 8002364:	4659      	mov	r1, fp
 8002366:	0c1b      	lsrs	r3, r3, #16
 8002368:	001f      	movs	r7, r3
 800236a:	9304      	str	r3, [sp, #16]
 800236c:	040b      	lsls	r3, r1, #16
 800236e:	4649      	mov	r1, r9
 8002370:	0409      	lsls	r1, r1, #16
 8002372:	0c09      	lsrs	r1, r1, #16
 8002374:	000c      	movs	r4, r1
 8002376:	0c1b      	lsrs	r3, r3, #16
 8002378:	435c      	muls	r4, r3
 800237a:	0c12      	lsrs	r2, r2, #16
 800237c:	437b      	muls	r3, r7
 800237e:	4688      	mov	r8, r1
 8002380:	4351      	muls	r1, r2
 8002382:	437a      	muls	r2, r7
 8002384:	0c27      	lsrs	r7, r4, #16
 8002386:	46bc      	mov	ip, r7
 8002388:	185b      	adds	r3, r3, r1
 800238a:	4463      	add	r3, ip
 800238c:	4299      	cmp	r1, r3
 800238e:	d903      	bls.n	8002398 <__aeabi_ddiv+0x2f4>
 8002390:	2180      	movs	r1, #128	@ 0x80
 8002392:	0249      	lsls	r1, r1, #9
 8002394:	468c      	mov	ip, r1
 8002396:	4462      	add	r2, ip
 8002398:	0c19      	lsrs	r1, r3, #16
 800239a:	0424      	lsls	r4, r4, #16
 800239c:	041b      	lsls	r3, r3, #16
 800239e:	0c24      	lsrs	r4, r4, #16
 80023a0:	188a      	adds	r2, r1, r2
 80023a2:	191c      	adds	r4, r3, r4
 80023a4:	4290      	cmp	r0, r2
 80023a6:	d302      	bcc.n	80023ae <__aeabi_ddiv+0x30a>
 80023a8:	d116      	bne.n	80023d8 <__aeabi_ddiv+0x334>
 80023aa:	42a5      	cmp	r5, r4
 80023ac:	d214      	bcs.n	80023d8 <__aeabi_ddiv+0x334>
 80023ae:	465b      	mov	r3, fp
 80023b0:	9f00      	ldr	r7, [sp, #0]
 80023b2:	3b01      	subs	r3, #1
 80023b4:	444d      	add	r5, r9
 80023b6:	9305      	str	r3, [sp, #20]
 80023b8:	454d      	cmp	r5, r9
 80023ba:	419b      	sbcs	r3, r3
 80023bc:	46bc      	mov	ip, r7
 80023be:	425b      	negs	r3, r3
 80023c0:	4463      	add	r3, ip
 80023c2:	18c0      	adds	r0, r0, r3
 80023c4:	4287      	cmp	r7, r0
 80023c6:	d300      	bcc.n	80023ca <__aeabi_ddiv+0x326>
 80023c8:	e102      	b.n	80025d0 <__aeabi_ddiv+0x52c>
 80023ca:	4282      	cmp	r2, r0
 80023cc:	d900      	bls.n	80023d0 <__aeabi_ddiv+0x32c>
 80023ce:	e129      	b.n	8002624 <__aeabi_ddiv+0x580>
 80023d0:	d100      	bne.n	80023d4 <__aeabi_ddiv+0x330>
 80023d2:	e124      	b.n	800261e <__aeabi_ddiv+0x57a>
 80023d4:	9b05      	ldr	r3, [sp, #20]
 80023d6:	469b      	mov	fp, r3
 80023d8:	1b2c      	subs	r4, r5, r4
 80023da:	42a5      	cmp	r5, r4
 80023dc:	41ad      	sbcs	r5, r5
 80023de:	9b00      	ldr	r3, [sp, #0]
 80023e0:	1a80      	subs	r0, r0, r2
 80023e2:	426d      	negs	r5, r5
 80023e4:	1b40      	subs	r0, r0, r5
 80023e6:	4283      	cmp	r3, r0
 80023e8:	d100      	bne.n	80023ec <__aeabi_ddiv+0x348>
 80023ea:	e10f      	b.n	800260c <__aeabi_ddiv+0x568>
 80023ec:	9902      	ldr	r1, [sp, #8]
 80023ee:	f7fd ff37 	bl	8000260 <__aeabi_uidivmod>
 80023f2:	9a03      	ldr	r2, [sp, #12]
 80023f4:	040b      	lsls	r3, r1, #16
 80023f6:	4342      	muls	r2, r0
 80023f8:	0c21      	lsrs	r1, r4, #16
 80023fa:	0005      	movs	r5, r0
 80023fc:	4319      	orrs	r1, r3
 80023fe:	428a      	cmp	r2, r1
 8002400:	d900      	bls.n	8002404 <__aeabi_ddiv+0x360>
 8002402:	e0cb      	b.n	800259c <__aeabi_ddiv+0x4f8>
 8002404:	1a88      	subs	r0, r1, r2
 8002406:	9902      	ldr	r1, [sp, #8]
 8002408:	f7fd ff2a 	bl	8000260 <__aeabi_uidivmod>
 800240c:	9a03      	ldr	r2, [sp, #12]
 800240e:	0424      	lsls	r4, r4, #16
 8002410:	4342      	muls	r2, r0
 8002412:	0409      	lsls	r1, r1, #16
 8002414:	0c24      	lsrs	r4, r4, #16
 8002416:	0003      	movs	r3, r0
 8002418:	430c      	orrs	r4, r1
 800241a:	42a2      	cmp	r2, r4
 800241c:	d900      	bls.n	8002420 <__aeabi_ddiv+0x37c>
 800241e:	e0ca      	b.n	80025b6 <__aeabi_ddiv+0x512>
 8002420:	4641      	mov	r1, r8
 8002422:	1aa4      	subs	r4, r4, r2
 8002424:	042a      	lsls	r2, r5, #16
 8002426:	431a      	orrs	r2, r3
 8002428:	9f04      	ldr	r7, [sp, #16]
 800242a:	0413      	lsls	r3, r2, #16
 800242c:	0c1b      	lsrs	r3, r3, #16
 800242e:	4359      	muls	r1, r3
 8002430:	4640      	mov	r0, r8
 8002432:	437b      	muls	r3, r7
 8002434:	469c      	mov	ip, r3
 8002436:	0c15      	lsrs	r5, r2, #16
 8002438:	4368      	muls	r0, r5
 800243a:	0c0b      	lsrs	r3, r1, #16
 800243c:	4484      	add	ip, r0
 800243e:	4463      	add	r3, ip
 8002440:	437d      	muls	r5, r7
 8002442:	4298      	cmp	r0, r3
 8002444:	d903      	bls.n	800244e <__aeabi_ddiv+0x3aa>
 8002446:	2080      	movs	r0, #128	@ 0x80
 8002448:	0240      	lsls	r0, r0, #9
 800244a:	4684      	mov	ip, r0
 800244c:	4465      	add	r5, ip
 800244e:	0c18      	lsrs	r0, r3, #16
 8002450:	0409      	lsls	r1, r1, #16
 8002452:	041b      	lsls	r3, r3, #16
 8002454:	0c09      	lsrs	r1, r1, #16
 8002456:	1940      	adds	r0, r0, r5
 8002458:	185b      	adds	r3, r3, r1
 800245a:	4284      	cmp	r4, r0
 800245c:	d327      	bcc.n	80024ae <__aeabi_ddiv+0x40a>
 800245e:	d023      	beq.n	80024a8 <__aeabi_ddiv+0x404>
 8002460:	2301      	movs	r3, #1
 8002462:	0035      	movs	r5, r6
 8002464:	431a      	orrs	r2, r3
 8002466:	4b94      	ldr	r3, [pc, #592]	@ (80026b8 <__aeabi_ddiv+0x614>)
 8002468:	4453      	add	r3, sl
 800246a:	2b00      	cmp	r3, #0
 800246c:	dd60      	ble.n	8002530 <__aeabi_ddiv+0x48c>
 800246e:	0751      	lsls	r1, r2, #29
 8002470:	d000      	beq.n	8002474 <__aeabi_ddiv+0x3d0>
 8002472:	e086      	b.n	8002582 <__aeabi_ddiv+0x4de>
 8002474:	002e      	movs	r6, r5
 8002476:	08d1      	lsrs	r1, r2, #3
 8002478:	465a      	mov	r2, fp
 800247a:	01d2      	lsls	r2, r2, #7
 800247c:	d506      	bpl.n	800248c <__aeabi_ddiv+0x3e8>
 800247e:	465a      	mov	r2, fp
 8002480:	4b8e      	ldr	r3, [pc, #568]	@ (80026bc <__aeabi_ddiv+0x618>)
 8002482:	401a      	ands	r2, r3
 8002484:	2380      	movs	r3, #128	@ 0x80
 8002486:	4693      	mov	fp, r2
 8002488:	00db      	lsls	r3, r3, #3
 800248a:	4453      	add	r3, sl
 800248c:	4a8c      	ldr	r2, [pc, #560]	@ (80026c0 <__aeabi_ddiv+0x61c>)
 800248e:	4293      	cmp	r3, r2
 8002490:	dd00      	ble.n	8002494 <__aeabi_ddiv+0x3f0>
 8002492:	e680      	b.n	8002196 <__aeabi_ddiv+0xf2>
 8002494:	465a      	mov	r2, fp
 8002496:	0752      	lsls	r2, r2, #29
 8002498:	430a      	orrs	r2, r1
 800249a:	4690      	mov	r8, r2
 800249c:	465a      	mov	r2, fp
 800249e:	055b      	lsls	r3, r3, #21
 80024a0:	0254      	lsls	r4, r2, #9
 80024a2:	0b24      	lsrs	r4, r4, #12
 80024a4:	0d5b      	lsrs	r3, r3, #21
 80024a6:	e669      	b.n	800217c <__aeabi_ddiv+0xd8>
 80024a8:	0035      	movs	r5, r6
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d0db      	beq.n	8002466 <__aeabi_ddiv+0x3c2>
 80024ae:	9d00      	ldr	r5, [sp, #0]
 80024b0:	1e51      	subs	r1, r2, #1
 80024b2:	46ac      	mov	ip, r5
 80024b4:	4464      	add	r4, ip
 80024b6:	42ac      	cmp	r4, r5
 80024b8:	d200      	bcs.n	80024bc <__aeabi_ddiv+0x418>
 80024ba:	e09e      	b.n	80025fa <__aeabi_ddiv+0x556>
 80024bc:	4284      	cmp	r4, r0
 80024be:	d200      	bcs.n	80024c2 <__aeabi_ddiv+0x41e>
 80024c0:	e0e1      	b.n	8002686 <__aeabi_ddiv+0x5e2>
 80024c2:	d100      	bne.n	80024c6 <__aeabi_ddiv+0x422>
 80024c4:	e0ee      	b.n	80026a4 <__aeabi_ddiv+0x600>
 80024c6:	000a      	movs	r2, r1
 80024c8:	e7ca      	b.n	8002460 <__aeabi_ddiv+0x3bc>
 80024ca:	4542      	cmp	r2, r8
 80024cc:	d900      	bls.n	80024d0 <__aeabi_ddiv+0x42c>
 80024ce:	e708      	b.n	80022e2 <__aeabi_ddiv+0x23e>
 80024d0:	464b      	mov	r3, r9
 80024d2:	07dc      	lsls	r4, r3, #31
 80024d4:	0858      	lsrs	r0, r3, #1
 80024d6:	4643      	mov	r3, r8
 80024d8:	085b      	lsrs	r3, r3, #1
 80024da:	431c      	orrs	r4, r3
 80024dc:	4643      	mov	r3, r8
 80024de:	07dd      	lsls	r5, r3, #31
 80024e0:	e706      	b.n	80022f0 <__aeabi_ddiv+0x24c>
 80024e2:	f001 fa83 	bl	80039ec <__clzsi2>
 80024e6:	2315      	movs	r3, #21
 80024e8:	469c      	mov	ip, r3
 80024ea:	4484      	add	ip, r0
 80024ec:	0002      	movs	r2, r0
 80024ee:	4663      	mov	r3, ip
 80024f0:	3220      	adds	r2, #32
 80024f2:	2b1c      	cmp	r3, #28
 80024f4:	dc00      	bgt.n	80024f8 <__aeabi_ddiv+0x454>
 80024f6:	e692      	b.n	800221e <__aeabi_ddiv+0x17a>
 80024f8:	0023      	movs	r3, r4
 80024fa:	3808      	subs	r0, #8
 80024fc:	4083      	lsls	r3, r0
 80024fe:	4699      	mov	r9, r3
 8002500:	2300      	movs	r3, #0
 8002502:	4698      	mov	r8, r3
 8002504:	e69a      	b.n	800223c <__aeabi_ddiv+0x198>
 8002506:	f001 fa71 	bl	80039ec <__clzsi2>
 800250a:	0002      	movs	r2, r0
 800250c:	0003      	movs	r3, r0
 800250e:	3215      	adds	r2, #21
 8002510:	3320      	adds	r3, #32
 8002512:	2a1c      	cmp	r2, #28
 8002514:	dc00      	bgt.n	8002518 <__aeabi_ddiv+0x474>
 8002516:	e65f      	b.n	80021d8 <__aeabi_ddiv+0x134>
 8002518:	9900      	ldr	r1, [sp, #0]
 800251a:	3808      	subs	r0, #8
 800251c:	4081      	lsls	r1, r0
 800251e:	2200      	movs	r2, #0
 8002520:	468b      	mov	fp, r1
 8002522:	e666      	b.n	80021f2 <__aeabi_ddiv+0x14e>
 8002524:	2200      	movs	r2, #0
 8002526:	002e      	movs	r6, r5
 8002528:	2400      	movs	r4, #0
 800252a:	4690      	mov	r8, r2
 800252c:	4b65      	ldr	r3, [pc, #404]	@ (80026c4 <__aeabi_ddiv+0x620>)
 800252e:	e625      	b.n	800217c <__aeabi_ddiv+0xd8>
 8002530:	002e      	movs	r6, r5
 8002532:	2101      	movs	r1, #1
 8002534:	1ac9      	subs	r1, r1, r3
 8002536:	2938      	cmp	r1, #56	@ 0x38
 8002538:	dd00      	ble.n	800253c <__aeabi_ddiv+0x498>
 800253a:	e61b      	b.n	8002174 <__aeabi_ddiv+0xd0>
 800253c:	291f      	cmp	r1, #31
 800253e:	dc7e      	bgt.n	800263e <__aeabi_ddiv+0x59a>
 8002540:	4861      	ldr	r0, [pc, #388]	@ (80026c8 <__aeabi_ddiv+0x624>)
 8002542:	0014      	movs	r4, r2
 8002544:	4450      	add	r0, sl
 8002546:	465b      	mov	r3, fp
 8002548:	4082      	lsls	r2, r0
 800254a:	4083      	lsls	r3, r0
 800254c:	40cc      	lsrs	r4, r1
 800254e:	1e50      	subs	r0, r2, #1
 8002550:	4182      	sbcs	r2, r0
 8002552:	4323      	orrs	r3, r4
 8002554:	431a      	orrs	r2, r3
 8002556:	465b      	mov	r3, fp
 8002558:	40cb      	lsrs	r3, r1
 800255a:	0751      	lsls	r1, r2, #29
 800255c:	d009      	beq.n	8002572 <__aeabi_ddiv+0x4ce>
 800255e:	210f      	movs	r1, #15
 8002560:	4011      	ands	r1, r2
 8002562:	2904      	cmp	r1, #4
 8002564:	d005      	beq.n	8002572 <__aeabi_ddiv+0x4ce>
 8002566:	1d11      	adds	r1, r2, #4
 8002568:	4291      	cmp	r1, r2
 800256a:	4192      	sbcs	r2, r2
 800256c:	4252      	negs	r2, r2
 800256e:	189b      	adds	r3, r3, r2
 8002570:	000a      	movs	r2, r1
 8002572:	0219      	lsls	r1, r3, #8
 8002574:	d400      	bmi.n	8002578 <__aeabi_ddiv+0x4d4>
 8002576:	e09b      	b.n	80026b0 <__aeabi_ddiv+0x60c>
 8002578:	2200      	movs	r2, #0
 800257a:	2301      	movs	r3, #1
 800257c:	2400      	movs	r4, #0
 800257e:	4690      	mov	r8, r2
 8002580:	e5fc      	b.n	800217c <__aeabi_ddiv+0xd8>
 8002582:	210f      	movs	r1, #15
 8002584:	4011      	ands	r1, r2
 8002586:	2904      	cmp	r1, #4
 8002588:	d100      	bne.n	800258c <__aeabi_ddiv+0x4e8>
 800258a:	e773      	b.n	8002474 <__aeabi_ddiv+0x3d0>
 800258c:	1d11      	adds	r1, r2, #4
 800258e:	4291      	cmp	r1, r2
 8002590:	4192      	sbcs	r2, r2
 8002592:	4252      	negs	r2, r2
 8002594:	002e      	movs	r6, r5
 8002596:	08c9      	lsrs	r1, r1, #3
 8002598:	4493      	add	fp, r2
 800259a:	e76d      	b.n	8002478 <__aeabi_ddiv+0x3d4>
 800259c:	9b00      	ldr	r3, [sp, #0]
 800259e:	3d01      	subs	r5, #1
 80025a0:	469c      	mov	ip, r3
 80025a2:	4461      	add	r1, ip
 80025a4:	428b      	cmp	r3, r1
 80025a6:	d900      	bls.n	80025aa <__aeabi_ddiv+0x506>
 80025a8:	e72c      	b.n	8002404 <__aeabi_ddiv+0x360>
 80025aa:	428a      	cmp	r2, r1
 80025ac:	d800      	bhi.n	80025b0 <__aeabi_ddiv+0x50c>
 80025ae:	e729      	b.n	8002404 <__aeabi_ddiv+0x360>
 80025b0:	1e85      	subs	r5, r0, #2
 80025b2:	4461      	add	r1, ip
 80025b4:	e726      	b.n	8002404 <__aeabi_ddiv+0x360>
 80025b6:	9900      	ldr	r1, [sp, #0]
 80025b8:	3b01      	subs	r3, #1
 80025ba:	468c      	mov	ip, r1
 80025bc:	4464      	add	r4, ip
 80025be:	42a1      	cmp	r1, r4
 80025c0:	d900      	bls.n	80025c4 <__aeabi_ddiv+0x520>
 80025c2:	e72d      	b.n	8002420 <__aeabi_ddiv+0x37c>
 80025c4:	42a2      	cmp	r2, r4
 80025c6:	d800      	bhi.n	80025ca <__aeabi_ddiv+0x526>
 80025c8:	e72a      	b.n	8002420 <__aeabi_ddiv+0x37c>
 80025ca:	1e83      	subs	r3, r0, #2
 80025cc:	4464      	add	r4, ip
 80025ce:	e727      	b.n	8002420 <__aeabi_ddiv+0x37c>
 80025d0:	4287      	cmp	r7, r0
 80025d2:	d000      	beq.n	80025d6 <__aeabi_ddiv+0x532>
 80025d4:	e6fe      	b.n	80023d4 <__aeabi_ddiv+0x330>
 80025d6:	45a9      	cmp	r9, r5
 80025d8:	d900      	bls.n	80025dc <__aeabi_ddiv+0x538>
 80025da:	e6fb      	b.n	80023d4 <__aeabi_ddiv+0x330>
 80025dc:	e6f5      	b.n	80023ca <__aeabi_ddiv+0x326>
 80025de:	42a2      	cmp	r2, r4
 80025e0:	d800      	bhi.n	80025e4 <__aeabi_ddiv+0x540>
 80025e2:	e6b9      	b.n	8002358 <__aeabi_ddiv+0x2b4>
 80025e4:	1e83      	subs	r3, r0, #2
 80025e6:	4464      	add	r4, ip
 80025e8:	e6b6      	b.n	8002358 <__aeabi_ddiv+0x2b4>
 80025ea:	428a      	cmp	r2, r1
 80025ec:	d800      	bhi.n	80025f0 <__aeabi_ddiv+0x54c>
 80025ee:	e69f      	b.n	8002330 <__aeabi_ddiv+0x28c>
 80025f0:	46bc      	mov	ip, r7
 80025f2:	1e83      	subs	r3, r0, #2
 80025f4:	4698      	mov	r8, r3
 80025f6:	4461      	add	r1, ip
 80025f8:	e69a      	b.n	8002330 <__aeabi_ddiv+0x28c>
 80025fa:	000a      	movs	r2, r1
 80025fc:	4284      	cmp	r4, r0
 80025fe:	d000      	beq.n	8002602 <__aeabi_ddiv+0x55e>
 8002600:	e72e      	b.n	8002460 <__aeabi_ddiv+0x3bc>
 8002602:	454b      	cmp	r3, r9
 8002604:	d000      	beq.n	8002608 <__aeabi_ddiv+0x564>
 8002606:	e72b      	b.n	8002460 <__aeabi_ddiv+0x3bc>
 8002608:	0035      	movs	r5, r6
 800260a:	e72c      	b.n	8002466 <__aeabi_ddiv+0x3c2>
 800260c:	4b2a      	ldr	r3, [pc, #168]	@ (80026b8 <__aeabi_ddiv+0x614>)
 800260e:	4a2f      	ldr	r2, [pc, #188]	@ (80026cc <__aeabi_ddiv+0x628>)
 8002610:	4453      	add	r3, sl
 8002612:	4592      	cmp	sl, r2
 8002614:	db43      	blt.n	800269e <__aeabi_ddiv+0x5fa>
 8002616:	2201      	movs	r2, #1
 8002618:	2100      	movs	r1, #0
 800261a:	4493      	add	fp, r2
 800261c:	e72c      	b.n	8002478 <__aeabi_ddiv+0x3d4>
 800261e:	42ac      	cmp	r4, r5
 8002620:	d800      	bhi.n	8002624 <__aeabi_ddiv+0x580>
 8002622:	e6d7      	b.n	80023d4 <__aeabi_ddiv+0x330>
 8002624:	2302      	movs	r3, #2
 8002626:	425b      	negs	r3, r3
 8002628:	469c      	mov	ip, r3
 800262a:	9900      	ldr	r1, [sp, #0]
 800262c:	444d      	add	r5, r9
 800262e:	454d      	cmp	r5, r9
 8002630:	419b      	sbcs	r3, r3
 8002632:	44e3      	add	fp, ip
 8002634:	468c      	mov	ip, r1
 8002636:	425b      	negs	r3, r3
 8002638:	4463      	add	r3, ip
 800263a:	18c0      	adds	r0, r0, r3
 800263c:	e6cc      	b.n	80023d8 <__aeabi_ddiv+0x334>
 800263e:	201f      	movs	r0, #31
 8002640:	4240      	negs	r0, r0
 8002642:	1ac3      	subs	r3, r0, r3
 8002644:	4658      	mov	r0, fp
 8002646:	40d8      	lsrs	r0, r3
 8002648:	2920      	cmp	r1, #32
 800264a:	d004      	beq.n	8002656 <__aeabi_ddiv+0x5b2>
 800264c:	4659      	mov	r1, fp
 800264e:	4b20      	ldr	r3, [pc, #128]	@ (80026d0 <__aeabi_ddiv+0x62c>)
 8002650:	4453      	add	r3, sl
 8002652:	4099      	lsls	r1, r3
 8002654:	430a      	orrs	r2, r1
 8002656:	1e53      	subs	r3, r2, #1
 8002658:	419a      	sbcs	r2, r3
 800265a:	2307      	movs	r3, #7
 800265c:	0019      	movs	r1, r3
 800265e:	4302      	orrs	r2, r0
 8002660:	2400      	movs	r4, #0
 8002662:	4011      	ands	r1, r2
 8002664:	4213      	tst	r3, r2
 8002666:	d009      	beq.n	800267c <__aeabi_ddiv+0x5d8>
 8002668:	3308      	adds	r3, #8
 800266a:	4013      	ands	r3, r2
 800266c:	2b04      	cmp	r3, #4
 800266e:	d01d      	beq.n	80026ac <__aeabi_ddiv+0x608>
 8002670:	1d13      	adds	r3, r2, #4
 8002672:	4293      	cmp	r3, r2
 8002674:	4189      	sbcs	r1, r1
 8002676:	001a      	movs	r2, r3
 8002678:	4249      	negs	r1, r1
 800267a:	0749      	lsls	r1, r1, #29
 800267c:	08d2      	lsrs	r2, r2, #3
 800267e:	430a      	orrs	r2, r1
 8002680:	4690      	mov	r8, r2
 8002682:	2300      	movs	r3, #0
 8002684:	e57a      	b.n	800217c <__aeabi_ddiv+0xd8>
 8002686:	4649      	mov	r1, r9
 8002688:	9f00      	ldr	r7, [sp, #0]
 800268a:	004d      	lsls	r5, r1, #1
 800268c:	454d      	cmp	r5, r9
 800268e:	4189      	sbcs	r1, r1
 8002690:	46bc      	mov	ip, r7
 8002692:	4249      	negs	r1, r1
 8002694:	4461      	add	r1, ip
 8002696:	46a9      	mov	r9, r5
 8002698:	3a02      	subs	r2, #2
 800269a:	1864      	adds	r4, r4, r1
 800269c:	e7ae      	b.n	80025fc <__aeabi_ddiv+0x558>
 800269e:	2201      	movs	r2, #1
 80026a0:	4252      	negs	r2, r2
 80026a2:	e746      	b.n	8002532 <__aeabi_ddiv+0x48e>
 80026a4:	4599      	cmp	r9, r3
 80026a6:	d3ee      	bcc.n	8002686 <__aeabi_ddiv+0x5e2>
 80026a8:	000a      	movs	r2, r1
 80026aa:	e7aa      	b.n	8002602 <__aeabi_ddiv+0x55e>
 80026ac:	2100      	movs	r1, #0
 80026ae:	e7e5      	b.n	800267c <__aeabi_ddiv+0x5d8>
 80026b0:	0759      	lsls	r1, r3, #29
 80026b2:	025b      	lsls	r3, r3, #9
 80026b4:	0b1c      	lsrs	r4, r3, #12
 80026b6:	e7e1      	b.n	800267c <__aeabi_ddiv+0x5d8>
 80026b8:	000003ff 	.word	0x000003ff
 80026bc:	feffffff 	.word	0xfeffffff
 80026c0:	000007fe 	.word	0x000007fe
 80026c4:	000007ff 	.word	0x000007ff
 80026c8:	0000041e 	.word	0x0000041e
 80026cc:	fffffc02 	.word	0xfffffc02
 80026d0:	0000043e 	.word	0x0000043e

080026d4 <__eqdf2>:
 80026d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026d6:	4657      	mov	r7, sl
 80026d8:	46de      	mov	lr, fp
 80026da:	464e      	mov	r6, r9
 80026dc:	4645      	mov	r5, r8
 80026de:	b5e0      	push	{r5, r6, r7, lr}
 80026e0:	000d      	movs	r5, r1
 80026e2:	0004      	movs	r4, r0
 80026e4:	0fe8      	lsrs	r0, r5, #31
 80026e6:	4683      	mov	fp, r0
 80026e8:	0309      	lsls	r1, r1, #12
 80026ea:	0fd8      	lsrs	r0, r3, #31
 80026ec:	0b09      	lsrs	r1, r1, #12
 80026ee:	4682      	mov	sl, r0
 80026f0:	4819      	ldr	r0, [pc, #100]	@ (8002758 <__eqdf2+0x84>)
 80026f2:	468c      	mov	ip, r1
 80026f4:	031f      	lsls	r7, r3, #12
 80026f6:	0069      	lsls	r1, r5, #1
 80026f8:	005e      	lsls	r6, r3, #1
 80026fa:	0d49      	lsrs	r1, r1, #21
 80026fc:	0b3f      	lsrs	r7, r7, #12
 80026fe:	0d76      	lsrs	r6, r6, #21
 8002700:	4281      	cmp	r1, r0
 8002702:	d018      	beq.n	8002736 <__eqdf2+0x62>
 8002704:	4286      	cmp	r6, r0
 8002706:	d00f      	beq.n	8002728 <__eqdf2+0x54>
 8002708:	2001      	movs	r0, #1
 800270a:	42b1      	cmp	r1, r6
 800270c:	d10d      	bne.n	800272a <__eqdf2+0x56>
 800270e:	45bc      	cmp	ip, r7
 8002710:	d10b      	bne.n	800272a <__eqdf2+0x56>
 8002712:	4294      	cmp	r4, r2
 8002714:	d109      	bne.n	800272a <__eqdf2+0x56>
 8002716:	45d3      	cmp	fp, sl
 8002718:	d01c      	beq.n	8002754 <__eqdf2+0x80>
 800271a:	2900      	cmp	r1, #0
 800271c:	d105      	bne.n	800272a <__eqdf2+0x56>
 800271e:	4660      	mov	r0, ip
 8002720:	4320      	orrs	r0, r4
 8002722:	1e43      	subs	r3, r0, #1
 8002724:	4198      	sbcs	r0, r3
 8002726:	e000      	b.n	800272a <__eqdf2+0x56>
 8002728:	2001      	movs	r0, #1
 800272a:	bcf0      	pop	{r4, r5, r6, r7}
 800272c:	46bb      	mov	fp, r7
 800272e:	46b2      	mov	sl, r6
 8002730:	46a9      	mov	r9, r5
 8002732:	46a0      	mov	r8, r4
 8002734:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002736:	2001      	movs	r0, #1
 8002738:	428e      	cmp	r6, r1
 800273a:	d1f6      	bne.n	800272a <__eqdf2+0x56>
 800273c:	4661      	mov	r1, ip
 800273e:	4339      	orrs	r1, r7
 8002740:	000f      	movs	r7, r1
 8002742:	4317      	orrs	r7, r2
 8002744:	4327      	orrs	r7, r4
 8002746:	d1f0      	bne.n	800272a <__eqdf2+0x56>
 8002748:	465b      	mov	r3, fp
 800274a:	4652      	mov	r2, sl
 800274c:	1a98      	subs	r0, r3, r2
 800274e:	1e43      	subs	r3, r0, #1
 8002750:	4198      	sbcs	r0, r3
 8002752:	e7ea      	b.n	800272a <__eqdf2+0x56>
 8002754:	2000      	movs	r0, #0
 8002756:	e7e8      	b.n	800272a <__eqdf2+0x56>
 8002758:	000007ff 	.word	0x000007ff

0800275c <__gedf2>:
 800275c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800275e:	4657      	mov	r7, sl
 8002760:	464e      	mov	r6, r9
 8002762:	4645      	mov	r5, r8
 8002764:	46de      	mov	lr, fp
 8002766:	b5e0      	push	{r5, r6, r7, lr}
 8002768:	000d      	movs	r5, r1
 800276a:	030e      	lsls	r6, r1, #12
 800276c:	0049      	lsls	r1, r1, #1
 800276e:	0d49      	lsrs	r1, r1, #21
 8002770:	468a      	mov	sl, r1
 8002772:	0fdf      	lsrs	r7, r3, #31
 8002774:	0fe9      	lsrs	r1, r5, #31
 8002776:	46bc      	mov	ip, r7
 8002778:	b083      	sub	sp, #12
 800277a:	4f2f      	ldr	r7, [pc, #188]	@ (8002838 <__gedf2+0xdc>)
 800277c:	0004      	movs	r4, r0
 800277e:	4680      	mov	r8, r0
 8002780:	9101      	str	r1, [sp, #4]
 8002782:	0058      	lsls	r0, r3, #1
 8002784:	0319      	lsls	r1, r3, #12
 8002786:	4691      	mov	r9, r2
 8002788:	0b36      	lsrs	r6, r6, #12
 800278a:	0b09      	lsrs	r1, r1, #12
 800278c:	0d40      	lsrs	r0, r0, #21
 800278e:	45ba      	cmp	sl, r7
 8002790:	d01d      	beq.n	80027ce <__gedf2+0x72>
 8002792:	42b8      	cmp	r0, r7
 8002794:	d00d      	beq.n	80027b2 <__gedf2+0x56>
 8002796:	4657      	mov	r7, sl
 8002798:	2f00      	cmp	r7, #0
 800279a:	d12a      	bne.n	80027f2 <__gedf2+0x96>
 800279c:	4334      	orrs	r4, r6
 800279e:	2800      	cmp	r0, #0
 80027a0:	d124      	bne.n	80027ec <__gedf2+0x90>
 80027a2:	430a      	orrs	r2, r1
 80027a4:	d036      	beq.n	8002814 <__gedf2+0xb8>
 80027a6:	2c00      	cmp	r4, #0
 80027a8:	d141      	bne.n	800282e <__gedf2+0xd2>
 80027aa:	4663      	mov	r3, ip
 80027ac:	0058      	lsls	r0, r3, #1
 80027ae:	3801      	subs	r0, #1
 80027b0:	e015      	b.n	80027de <__gedf2+0x82>
 80027b2:	4311      	orrs	r1, r2
 80027b4:	d138      	bne.n	8002828 <__gedf2+0xcc>
 80027b6:	4653      	mov	r3, sl
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d101      	bne.n	80027c0 <__gedf2+0x64>
 80027bc:	4326      	orrs	r6, r4
 80027be:	d0f4      	beq.n	80027aa <__gedf2+0x4e>
 80027c0:	9b01      	ldr	r3, [sp, #4]
 80027c2:	4563      	cmp	r3, ip
 80027c4:	d107      	bne.n	80027d6 <__gedf2+0x7a>
 80027c6:	9b01      	ldr	r3, [sp, #4]
 80027c8:	0058      	lsls	r0, r3, #1
 80027ca:	3801      	subs	r0, #1
 80027cc:	e007      	b.n	80027de <__gedf2+0x82>
 80027ce:	4326      	orrs	r6, r4
 80027d0:	d12a      	bne.n	8002828 <__gedf2+0xcc>
 80027d2:	4550      	cmp	r0, sl
 80027d4:	d021      	beq.n	800281a <__gedf2+0xbe>
 80027d6:	2001      	movs	r0, #1
 80027d8:	9b01      	ldr	r3, [sp, #4]
 80027da:	425f      	negs	r7, r3
 80027dc:	4338      	orrs	r0, r7
 80027de:	b003      	add	sp, #12
 80027e0:	bcf0      	pop	{r4, r5, r6, r7}
 80027e2:	46bb      	mov	fp, r7
 80027e4:	46b2      	mov	sl, r6
 80027e6:	46a9      	mov	r9, r5
 80027e8:	46a0      	mov	r8, r4
 80027ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027ec:	2c00      	cmp	r4, #0
 80027ee:	d0dc      	beq.n	80027aa <__gedf2+0x4e>
 80027f0:	e7e6      	b.n	80027c0 <__gedf2+0x64>
 80027f2:	2800      	cmp	r0, #0
 80027f4:	d0ef      	beq.n	80027d6 <__gedf2+0x7a>
 80027f6:	9b01      	ldr	r3, [sp, #4]
 80027f8:	4563      	cmp	r3, ip
 80027fa:	d1ec      	bne.n	80027d6 <__gedf2+0x7a>
 80027fc:	4582      	cmp	sl, r0
 80027fe:	dcea      	bgt.n	80027d6 <__gedf2+0x7a>
 8002800:	dbe1      	blt.n	80027c6 <__gedf2+0x6a>
 8002802:	428e      	cmp	r6, r1
 8002804:	d8e7      	bhi.n	80027d6 <__gedf2+0x7a>
 8002806:	d1de      	bne.n	80027c6 <__gedf2+0x6a>
 8002808:	45c8      	cmp	r8, r9
 800280a:	d8e4      	bhi.n	80027d6 <__gedf2+0x7a>
 800280c:	2000      	movs	r0, #0
 800280e:	45c8      	cmp	r8, r9
 8002810:	d2e5      	bcs.n	80027de <__gedf2+0x82>
 8002812:	e7d8      	b.n	80027c6 <__gedf2+0x6a>
 8002814:	2c00      	cmp	r4, #0
 8002816:	d0e2      	beq.n	80027de <__gedf2+0x82>
 8002818:	e7dd      	b.n	80027d6 <__gedf2+0x7a>
 800281a:	4311      	orrs	r1, r2
 800281c:	d104      	bne.n	8002828 <__gedf2+0xcc>
 800281e:	9b01      	ldr	r3, [sp, #4]
 8002820:	4563      	cmp	r3, ip
 8002822:	d1d8      	bne.n	80027d6 <__gedf2+0x7a>
 8002824:	2000      	movs	r0, #0
 8002826:	e7da      	b.n	80027de <__gedf2+0x82>
 8002828:	2002      	movs	r0, #2
 800282a:	4240      	negs	r0, r0
 800282c:	e7d7      	b.n	80027de <__gedf2+0x82>
 800282e:	9b01      	ldr	r3, [sp, #4]
 8002830:	4563      	cmp	r3, ip
 8002832:	d0e6      	beq.n	8002802 <__gedf2+0xa6>
 8002834:	e7cf      	b.n	80027d6 <__gedf2+0x7a>
 8002836:	46c0      	nop			@ (mov r8, r8)
 8002838:	000007ff 	.word	0x000007ff

0800283c <__ledf2>:
 800283c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800283e:	4657      	mov	r7, sl
 8002840:	464e      	mov	r6, r9
 8002842:	4645      	mov	r5, r8
 8002844:	46de      	mov	lr, fp
 8002846:	b5e0      	push	{r5, r6, r7, lr}
 8002848:	000d      	movs	r5, r1
 800284a:	030e      	lsls	r6, r1, #12
 800284c:	0049      	lsls	r1, r1, #1
 800284e:	0d49      	lsrs	r1, r1, #21
 8002850:	468a      	mov	sl, r1
 8002852:	0fdf      	lsrs	r7, r3, #31
 8002854:	0fe9      	lsrs	r1, r5, #31
 8002856:	46bc      	mov	ip, r7
 8002858:	b083      	sub	sp, #12
 800285a:	4f2e      	ldr	r7, [pc, #184]	@ (8002914 <__ledf2+0xd8>)
 800285c:	0004      	movs	r4, r0
 800285e:	4680      	mov	r8, r0
 8002860:	9101      	str	r1, [sp, #4]
 8002862:	0058      	lsls	r0, r3, #1
 8002864:	0319      	lsls	r1, r3, #12
 8002866:	4691      	mov	r9, r2
 8002868:	0b36      	lsrs	r6, r6, #12
 800286a:	0b09      	lsrs	r1, r1, #12
 800286c:	0d40      	lsrs	r0, r0, #21
 800286e:	45ba      	cmp	sl, r7
 8002870:	d01e      	beq.n	80028b0 <__ledf2+0x74>
 8002872:	42b8      	cmp	r0, r7
 8002874:	d00d      	beq.n	8002892 <__ledf2+0x56>
 8002876:	4657      	mov	r7, sl
 8002878:	2f00      	cmp	r7, #0
 800287a:	d127      	bne.n	80028cc <__ledf2+0x90>
 800287c:	4334      	orrs	r4, r6
 800287e:	2800      	cmp	r0, #0
 8002880:	d133      	bne.n	80028ea <__ledf2+0xae>
 8002882:	430a      	orrs	r2, r1
 8002884:	d034      	beq.n	80028f0 <__ledf2+0xb4>
 8002886:	2c00      	cmp	r4, #0
 8002888:	d140      	bne.n	800290c <__ledf2+0xd0>
 800288a:	4663      	mov	r3, ip
 800288c:	0058      	lsls	r0, r3, #1
 800288e:	3801      	subs	r0, #1
 8002890:	e015      	b.n	80028be <__ledf2+0x82>
 8002892:	4311      	orrs	r1, r2
 8002894:	d112      	bne.n	80028bc <__ledf2+0x80>
 8002896:	4653      	mov	r3, sl
 8002898:	2b00      	cmp	r3, #0
 800289a:	d101      	bne.n	80028a0 <__ledf2+0x64>
 800289c:	4326      	orrs	r6, r4
 800289e:	d0f4      	beq.n	800288a <__ledf2+0x4e>
 80028a0:	9b01      	ldr	r3, [sp, #4]
 80028a2:	4563      	cmp	r3, ip
 80028a4:	d01d      	beq.n	80028e2 <__ledf2+0xa6>
 80028a6:	2001      	movs	r0, #1
 80028a8:	9b01      	ldr	r3, [sp, #4]
 80028aa:	425f      	negs	r7, r3
 80028ac:	4338      	orrs	r0, r7
 80028ae:	e006      	b.n	80028be <__ledf2+0x82>
 80028b0:	4326      	orrs	r6, r4
 80028b2:	d103      	bne.n	80028bc <__ledf2+0x80>
 80028b4:	4550      	cmp	r0, sl
 80028b6:	d1f6      	bne.n	80028a6 <__ledf2+0x6a>
 80028b8:	4311      	orrs	r1, r2
 80028ba:	d01c      	beq.n	80028f6 <__ledf2+0xba>
 80028bc:	2002      	movs	r0, #2
 80028be:	b003      	add	sp, #12
 80028c0:	bcf0      	pop	{r4, r5, r6, r7}
 80028c2:	46bb      	mov	fp, r7
 80028c4:	46b2      	mov	sl, r6
 80028c6:	46a9      	mov	r9, r5
 80028c8:	46a0      	mov	r8, r4
 80028ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028cc:	2800      	cmp	r0, #0
 80028ce:	d0ea      	beq.n	80028a6 <__ledf2+0x6a>
 80028d0:	9b01      	ldr	r3, [sp, #4]
 80028d2:	4563      	cmp	r3, ip
 80028d4:	d1e7      	bne.n	80028a6 <__ledf2+0x6a>
 80028d6:	4582      	cmp	sl, r0
 80028d8:	dce5      	bgt.n	80028a6 <__ledf2+0x6a>
 80028da:	db02      	blt.n	80028e2 <__ledf2+0xa6>
 80028dc:	428e      	cmp	r6, r1
 80028de:	d8e2      	bhi.n	80028a6 <__ledf2+0x6a>
 80028e0:	d00e      	beq.n	8002900 <__ledf2+0xc4>
 80028e2:	9b01      	ldr	r3, [sp, #4]
 80028e4:	0058      	lsls	r0, r3, #1
 80028e6:	3801      	subs	r0, #1
 80028e8:	e7e9      	b.n	80028be <__ledf2+0x82>
 80028ea:	2c00      	cmp	r4, #0
 80028ec:	d0cd      	beq.n	800288a <__ledf2+0x4e>
 80028ee:	e7d7      	b.n	80028a0 <__ledf2+0x64>
 80028f0:	2c00      	cmp	r4, #0
 80028f2:	d0e4      	beq.n	80028be <__ledf2+0x82>
 80028f4:	e7d7      	b.n	80028a6 <__ledf2+0x6a>
 80028f6:	9b01      	ldr	r3, [sp, #4]
 80028f8:	2000      	movs	r0, #0
 80028fa:	4563      	cmp	r3, ip
 80028fc:	d0df      	beq.n	80028be <__ledf2+0x82>
 80028fe:	e7d2      	b.n	80028a6 <__ledf2+0x6a>
 8002900:	45c8      	cmp	r8, r9
 8002902:	d8d0      	bhi.n	80028a6 <__ledf2+0x6a>
 8002904:	2000      	movs	r0, #0
 8002906:	45c8      	cmp	r8, r9
 8002908:	d2d9      	bcs.n	80028be <__ledf2+0x82>
 800290a:	e7ea      	b.n	80028e2 <__ledf2+0xa6>
 800290c:	9b01      	ldr	r3, [sp, #4]
 800290e:	4563      	cmp	r3, ip
 8002910:	d0e4      	beq.n	80028dc <__ledf2+0xa0>
 8002912:	e7c8      	b.n	80028a6 <__ledf2+0x6a>
 8002914:	000007ff 	.word	0x000007ff

08002918 <__aeabi_dmul>:
 8002918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800291a:	4657      	mov	r7, sl
 800291c:	464e      	mov	r6, r9
 800291e:	46de      	mov	lr, fp
 8002920:	4645      	mov	r5, r8
 8002922:	b5e0      	push	{r5, r6, r7, lr}
 8002924:	001f      	movs	r7, r3
 8002926:	030b      	lsls	r3, r1, #12
 8002928:	0b1b      	lsrs	r3, r3, #12
 800292a:	0016      	movs	r6, r2
 800292c:	469a      	mov	sl, r3
 800292e:	0fca      	lsrs	r2, r1, #31
 8002930:	004b      	lsls	r3, r1, #1
 8002932:	0004      	movs	r4, r0
 8002934:	4691      	mov	r9, r2
 8002936:	b085      	sub	sp, #20
 8002938:	0d5b      	lsrs	r3, r3, #21
 800293a:	d100      	bne.n	800293e <__aeabi_dmul+0x26>
 800293c:	e1cf      	b.n	8002cde <__aeabi_dmul+0x3c6>
 800293e:	4acd      	ldr	r2, [pc, #820]	@ (8002c74 <__aeabi_dmul+0x35c>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d055      	beq.n	80029f0 <__aeabi_dmul+0xd8>
 8002944:	4651      	mov	r1, sl
 8002946:	0f42      	lsrs	r2, r0, #29
 8002948:	00c9      	lsls	r1, r1, #3
 800294a:	430a      	orrs	r2, r1
 800294c:	2180      	movs	r1, #128	@ 0x80
 800294e:	0409      	lsls	r1, r1, #16
 8002950:	4311      	orrs	r1, r2
 8002952:	00c2      	lsls	r2, r0, #3
 8002954:	4690      	mov	r8, r2
 8002956:	4ac8      	ldr	r2, [pc, #800]	@ (8002c78 <__aeabi_dmul+0x360>)
 8002958:	468a      	mov	sl, r1
 800295a:	4693      	mov	fp, r2
 800295c:	449b      	add	fp, r3
 800295e:	2300      	movs	r3, #0
 8002960:	2500      	movs	r5, #0
 8002962:	9302      	str	r3, [sp, #8]
 8002964:	033c      	lsls	r4, r7, #12
 8002966:	007b      	lsls	r3, r7, #1
 8002968:	0ffa      	lsrs	r2, r7, #31
 800296a:	9601      	str	r6, [sp, #4]
 800296c:	0b24      	lsrs	r4, r4, #12
 800296e:	0d5b      	lsrs	r3, r3, #21
 8002970:	9200      	str	r2, [sp, #0]
 8002972:	d100      	bne.n	8002976 <__aeabi_dmul+0x5e>
 8002974:	e188      	b.n	8002c88 <__aeabi_dmul+0x370>
 8002976:	4abf      	ldr	r2, [pc, #764]	@ (8002c74 <__aeabi_dmul+0x35c>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d100      	bne.n	800297e <__aeabi_dmul+0x66>
 800297c:	e092      	b.n	8002aa4 <__aeabi_dmul+0x18c>
 800297e:	4abe      	ldr	r2, [pc, #760]	@ (8002c78 <__aeabi_dmul+0x360>)
 8002980:	4694      	mov	ip, r2
 8002982:	4463      	add	r3, ip
 8002984:	449b      	add	fp, r3
 8002986:	2d0a      	cmp	r5, #10
 8002988:	dc42      	bgt.n	8002a10 <__aeabi_dmul+0xf8>
 800298a:	00e4      	lsls	r4, r4, #3
 800298c:	0f73      	lsrs	r3, r6, #29
 800298e:	4323      	orrs	r3, r4
 8002990:	2480      	movs	r4, #128	@ 0x80
 8002992:	4649      	mov	r1, r9
 8002994:	0424      	lsls	r4, r4, #16
 8002996:	431c      	orrs	r4, r3
 8002998:	00f3      	lsls	r3, r6, #3
 800299a:	9301      	str	r3, [sp, #4]
 800299c:	9b00      	ldr	r3, [sp, #0]
 800299e:	2000      	movs	r0, #0
 80029a0:	4059      	eors	r1, r3
 80029a2:	b2cb      	uxtb	r3, r1
 80029a4:	9303      	str	r3, [sp, #12]
 80029a6:	2d02      	cmp	r5, #2
 80029a8:	dc00      	bgt.n	80029ac <__aeabi_dmul+0x94>
 80029aa:	e094      	b.n	8002ad6 <__aeabi_dmul+0x1be>
 80029ac:	2301      	movs	r3, #1
 80029ae:	40ab      	lsls	r3, r5
 80029b0:	001d      	movs	r5, r3
 80029b2:	23a6      	movs	r3, #166	@ 0xa6
 80029b4:	002a      	movs	r2, r5
 80029b6:	00db      	lsls	r3, r3, #3
 80029b8:	401a      	ands	r2, r3
 80029ba:	421d      	tst	r5, r3
 80029bc:	d000      	beq.n	80029c0 <__aeabi_dmul+0xa8>
 80029be:	e229      	b.n	8002e14 <__aeabi_dmul+0x4fc>
 80029c0:	2390      	movs	r3, #144	@ 0x90
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	421d      	tst	r5, r3
 80029c6:	d100      	bne.n	80029ca <__aeabi_dmul+0xb2>
 80029c8:	e24d      	b.n	8002e66 <__aeabi_dmul+0x54e>
 80029ca:	2300      	movs	r3, #0
 80029cc:	2480      	movs	r4, #128	@ 0x80
 80029ce:	4699      	mov	r9, r3
 80029d0:	0324      	lsls	r4, r4, #12
 80029d2:	4ba8      	ldr	r3, [pc, #672]	@ (8002c74 <__aeabi_dmul+0x35c>)
 80029d4:	0010      	movs	r0, r2
 80029d6:	464a      	mov	r2, r9
 80029d8:	051b      	lsls	r3, r3, #20
 80029da:	4323      	orrs	r3, r4
 80029dc:	07d2      	lsls	r2, r2, #31
 80029de:	4313      	orrs	r3, r2
 80029e0:	0019      	movs	r1, r3
 80029e2:	b005      	add	sp, #20
 80029e4:	bcf0      	pop	{r4, r5, r6, r7}
 80029e6:	46bb      	mov	fp, r7
 80029e8:	46b2      	mov	sl, r6
 80029ea:	46a9      	mov	r9, r5
 80029ec:	46a0      	mov	r8, r4
 80029ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029f0:	4652      	mov	r2, sl
 80029f2:	4302      	orrs	r2, r0
 80029f4:	4690      	mov	r8, r2
 80029f6:	d000      	beq.n	80029fa <__aeabi_dmul+0xe2>
 80029f8:	e1ac      	b.n	8002d54 <__aeabi_dmul+0x43c>
 80029fa:	469b      	mov	fp, r3
 80029fc:	2302      	movs	r3, #2
 80029fe:	4692      	mov	sl, r2
 8002a00:	2508      	movs	r5, #8
 8002a02:	9302      	str	r3, [sp, #8]
 8002a04:	e7ae      	b.n	8002964 <__aeabi_dmul+0x4c>
 8002a06:	9b00      	ldr	r3, [sp, #0]
 8002a08:	46a2      	mov	sl, r4
 8002a0a:	4699      	mov	r9, r3
 8002a0c:	9b01      	ldr	r3, [sp, #4]
 8002a0e:	4698      	mov	r8, r3
 8002a10:	9b02      	ldr	r3, [sp, #8]
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d100      	bne.n	8002a18 <__aeabi_dmul+0x100>
 8002a16:	e1ca      	b.n	8002dae <__aeabi_dmul+0x496>
 8002a18:	2b03      	cmp	r3, #3
 8002a1a:	d100      	bne.n	8002a1e <__aeabi_dmul+0x106>
 8002a1c:	e192      	b.n	8002d44 <__aeabi_dmul+0x42c>
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d110      	bne.n	8002a44 <__aeabi_dmul+0x12c>
 8002a22:	2300      	movs	r3, #0
 8002a24:	2400      	movs	r4, #0
 8002a26:	2200      	movs	r2, #0
 8002a28:	e7d4      	b.n	80029d4 <__aeabi_dmul+0xbc>
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	087b      	lsrs	r3, r7, #1
 8002a2e:	403a      	ands	r2, r7
 8002a30:	4313      	orrs	r3, r2
 8002a32:	4652      	mov	r2, sl
 8002a34:	07d2      	lsls	r2, r2, #31
 8002a36:	4313      	orrs	r3, r2
 8002a38:	4698      	mov	r8, r3
 8002a3a:	4653      	mov	r3, sl
 8002a3c:	085b      	lsrs	r3, r3, #1
 8002a3e:	469a      	mov	sl, r3
 8002a40:	9b03      	ldr	r3, [sp, #12]
 8002a42:	4699      	mov	r9, r3
 8002a44:	465b      	mov	r3, fp
 8002a46:	1c58      	adds	r0, r3, #1
 8002a48:	2380      	movs	r3, #128	@ 0x80
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	445b      	add	r3, fp
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	dc00      	bgt.n	8002a54 <__aeabi_dmul+0x13c>
 8002a52:	e1b1      	b.n	8002db8 <__aeabi_dmul+0x4a0>
 8002a54:	4642      	mov	r2, r8
 8002a56:	0752      	lsls	r2, r2, #29
 8002a58:	d00b      	beq.n	8002a72 <__aeabi_dmul+0x15a>
 8002a5a:	220f      	movs	r2, #15
 8002a5c:	4641      	mov	r1, r8
 8002a5e:	400a      	ands	r2, r1
 8002a60:	2a04      	cmp	r2, #4
 8002a62:	d006      	beq.n	8002a72 <__aeabi_dmul+0x15a>
 8002a64:	4642      	mov	r2, r8
 8002a66:	1d11      	adds	r1, r2, #4
 8002a68:	4541      	cmp	r1, r8
 8002a6a:	4192      	sbcs	r2, r2
 8002a6c:	4688      	mov	r8, r1
 8002a6e:	4252      	negs	r2, r2
 8002a70:	4492      	add	sl, r2
 8002a72:	4652      	mov	r2, sl
 8002a74:	01d2      	lsls	r2, r2, #7
 8002a76:	d506      	bpl.n	8002a86 <__aeabi_dmul+0x16e>
 8002a78:	4652      	mov	r2, sl
 8002a7a:	4b80      	ldr	r3, [pc, #512]	@ (8002c7c <__aeabi_dmul+0x364>)
 8002a7c:	401a      	ands	r2, r3
 8002a7e:	2380      	movs	r3, #128	@ 0x80
 8002a80:	4692      	mov	sl, r2
 8002a82:	00db      	lsls	r3, r3, #3
 8002a84:	18c3      	adds	r3, r0, r3
 8002a86:	4a7e      	ldr	r2, [pc, #504]	@ (8002c80 <__aeabi_dmul+0x368>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	dd00      	ble.n	8002a8e <__aeabi_dmul+0x176>
 8002a8c:	e18f      	b.n	8002dae <__aeabi_dmul+0x496>
 8002a8e:	4642      	mov	r2, r8
 8002a90:	08d1      	lsrs	r1, r2, #3
 8002a92:	4652      	mov	r2, sl
 8002a94:	0752      	lsls	r2, r2, #29
 8002a96:	430a      	orrs	r2, r1
 8002a98:	4651      	mov	r1, sl
 8002a9a:	055b      	lsls	r3, r3, #21
 8002a9c:	024c      	lsls	r4, r1, #9
 8002a9e:	0b24      	lsrs	r4, r4, #12
 8002aa0:	0d5b      	lsrs	r3, r3, #21
 8002aa2:	e797      	b.n	80029d4 <__aeabi_dmul+0xbc>
 8002aa4:	4b73      	ldr	r3, [pc, #460]	@ (8002c74 <__aeabi_dmul+0x35c>)
 8002aa6:	4326      	orrs	r6, r4
 8002aa8:	469c      	mov	ip, r3
 8002aaa:	44e3      	add	fp, ip
 8002aac:	2e00      	cmp	r6, #0
 8002aae:	d100      	bne.n	8002ab2 <__aeabi_dmul+0x19a>
 8002ab0:	e16f      	b.n	8002d92 <__aeabi_dmul+0x47a>
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	4649      	mov	r1, r9
 8002ab6:	431d      	orrs	r5, r3
 8002ab8:	9b00      	ldr	r3, [sp, #0]
 8002aba:	4059      	eors	r1, r3
 8002abc:	b2cb      	uxtb	r3, r1
 8002abe:	9303      	str	r3, [sp, #12]
 8002ac0:	2d0a      	cmp	r5, #10
 8002ac2:	dd00      	ble.n	8002ac6 <__aeabi_dmul+0x1ae>
 8002ac4:	e133      	b.n	8002d2e <__aeabi_dmul+0x416>
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	40ab      	lsls	r3, r5
 8002aca:	001d      	movs	r5, r3
 8002acc:	2303      	movs	r3, #3
 8002ace:	9302      	str	r3, [sp, #8]
 8002ad0:	2288      	movs	r2, #136	@ 0x88
 8002ad2:	422a      	tst	r2, r5
 8002ad4:	d197      	bne.n	8002a06 <__aeabi_dmul+0xee>
 8002ad6:	4642      	mov	r2, r8
 8002ad8:	4643      	mov	r3, r8
 8002ada:	0412      	lsls	r2, r2, #16
 8002adc:	0c12      	lsrs	r2, r2, #16
 8002ade:	0016      	movs	r6, r2
 8002ae0:	9801      	ldr	r0, [sp, #4]
 8002ae2:	0c1d      	lsrs	r5, r3, #16
 8002ae4:	0c03      	lsrs	r3, r0, #16
 8002ae6:	0400      	lsls	r0, r0, #16
 8002ae8:	0c00      	lsrs	r0, r0, #16
 8002aea:	4346      	muls	r6, r0
 8002aec:	46b4      	mov	ip, r6
 8002aee:	001e      	movs	r6, r3
 8002af0:	436e      	muls	r6, r5
 8002af2:	9600      	str	r6, [sp, #0]
 8002af4:	0016      	movs	r6, r2
 8002af6:	0007      	movs	r7, r0
 8002af8:	435e      	muls	r6, r3
 8002afa:	4661      	mov	r1, ip
 8002afc:	46b0      	mov	r8, r6
 8002afe:	436f      	muls	r7, r5
 8002b00:	0c0e      	lsrs	r6, r1, #16
 8002b02:	44b8      	add	r8, r7
 8002b04:	4446      	add	r6, r8
 8002b06:	42b7      	cmp	r7, r6
 8002b08:	d905      	bls.n	8002b16 <__aeabi_dmul+0x1fe>
 8002b0a:	2180      	movs	r1, #128	@ 0x80
 8002b0c:	0249      	lsls	r1, r1, #9
 8002b0e:	4688      	mov	r8, r1
 8002b10:	9f00      	ldr	r7, [sp, #0]
 8002b12:	4447      	add	r7, r8
 8002b14:	9700      	str	r7, [sp, #0]
 8002b16:	4661      	mov	r1, ip
 8002b18:	0409      	lsls	r1, r1, #16
 8002b1a:	0c09      	lsrs	r1, r1, #16
 8002b1c:	0c37      	lsrs	r7, r6, #16
 8002b1e:	0436      	lsls	r6, r6, #16
 8002b20:	468c      	mov	ip, r1
 8002b22:	0031      	movs	r1, r6
 8002b24:	4461      	add	r1, ip
 8002b26:	9101      	str	r1, [sp, #4]
 8002b28:	0011      	movs	r1, r2
 8002b2a:	0c26      	lsrs	r6, r4, #16
 8002b2c:	0424      	lsls	r4, r4, #16
 8002b2e:	0c24      	lsrs	r4, r4, #16
 8002b30:	4361      	muls	r1, r4
 8002b32:	468c      	mov	ip, r1
 8002b34:	0021      	movs	r1, r4
 8002b36:	4369      	muls	r1, r5
 8002b38:	4689      	mov	r9, r1
 8002b3a:	4661      	mov	r1, ip
 8002b3c:	0c09      	lsrs	r1, r1, #16
 8002b3e:	4688      	mov	r8, r1
 8002b40:	4372      	muls	r2, r6
 8002b42:	444a      	add	r2, r9
 8002b44:	4442      	add	r2, r8
 8002b46:	4375      	muls	r5, r6
 8002b48:	4591      	cmp	r9, r2
 8002b4a:	d903      	bls.n	8002b54 <__aeabi_dmul+0x23c>
 8002b4c:	2180      	movs	r1, #128	@ 0x80
 8002b4e:	0249      	lsls	r1, r1, #9
 8002b50:	4688      	mov	r8, r1
 8002b52:	4445      	add	r5, r8
 8002b54:	0c11      	lsrs	r1, r2, #16
 8002b56:	4688      	mov	r8, r1
 8002b58:	4661      	mov	r1, ip
 8002b5a:	0409      	lsls	r1, r1, #16
 8002b5c:	0c09      	lsrs	r1, r1, #16
 8002b5e:	468c      	mov	ip, r1
 8002b60:	0412      	lsls	r2, r2, #16
 8002b62:	4462      	add	r2, ip
 8002b64:	18b9      	adds	r1, r7, r2
 8002b66:	9102      	str	r1, [sp, #8]
 8002b68:	4651      	mov	r1, sl
 8002b6a:	0c09      	lsrs	r1, r1, #16
 8002b6c:	468c      	mov	ip, r1
 8002b6e:	4651      	mov	r1, sl
 8002b70:	040f      	lsls	r7, r1, #16
 8002b72:	0c3f      	lsrs	r7, r7, #16
 8002b74:	0039      	movs	r1, r7
 8002b76:	4341      	muls	r1, r0
 8002b78:	4445      	add	r5, r8
 8002b7a:	4688      	mov	r8, r1
 8002b7c:	4661      	mov	r1, ip
 8002b7e:	4341      	muls	r1, r0
 8002b80:	468a      	mov	sl, r1
 8002b82:	4641      	mov	r1, r8
 8002b84:	4660      	mov	r0, ip
 8002b86:	0c09      	lsrs	r1, r1, #16
 8002b88:	4689      	mov	r9, r1
 8002b8a:	4358      	muls	r0, r3
 8002b8c:	437b      	muls	r3, r7
 8002b8e:	4453      	add	r3, sl
 8002b90:	444b      	add	r3, r9
 8002b92:	459a      	cmp	sl, r3
 8002b94:	d903      	bls.n	8002b9e <__aeabi_dmul+0x286>
 8002b96:	2180      	movs	r1, #128	@ 0x80
 8002b98:	0249      	lsls	r1, r1, #9
 8002b9a:	4689      	mov	r9, r1
 8002b9c:	4448      	add	r0, r9
 8002b9e:	0c19      	lsrs	r1, r3, #16
 8002ba0:	4689      	mov	r9, r1
 8002ba2:	4641      	mov	r1, r8
 8002ba4:	0409      	lsls	r1, r1, #16
 8002ba6:	0c09      	lsrs	r1, r1, #16
 8002ba8:	4688      	mov	r8, r1
 8002baa:	0039      	movs	r1, r7
 8002bac:	4361      	muls	r1, r4
 8002bae:	041b      	lsls	r3, r3, #16
 8002bb0:	4443      	add	r3, r8
 8002bb2:	4688      	mov	r8, r1
 8002bb4:	4661      	mov	r1, ip
 8002bb6:	434c      	muls	r4, r1
 8002bb8:	4371      	muls	r1, r6
 8002bba:	468c      	mov	ip, r1
 8002bbc:	4641      	mov	r1, r8
 8002bbe:	4377      	muls	r7, r6
 8002bc0:	0c0e      	lsrs	r6, r1, #16
 8002bc2:	193f      	adds	r7, r7, r4
 8002bc4:	19f6      	adds	r6, r6, r7
 8002bc6:	4448      	add	r0, r9
 8002bc8:	42b4      	cmp	r4, r6
 8002bca:	d903      	bls.n	8002bd4 <__aeabi_dmul+0x2bc>
 8002bcc:	2180      	movs	r1, #128	@ 0x80
 8002bce:	0249      	lsls	r1, r1, #9
 8002bd0:	4689      	mov	r9, r1
 8002bd2:	44cc      	add	ip, r9
 8002bd4:	9902      	ldr	r1, [sp, #8]
 8002bd6:	9f00      	ldr	r7, [sp, #0]
 8002bd8:	4689      	mov	r9, r1
 8002bda:	0431      	lsls	r1, r6, #16
 8002bdc:	444f      	add	r7, r9
 8002bde:	4689      	mov	r9, r1
 8002be0:	4641      	mov	r1, r8
 8002be2:	4297      	cmp	r7, r2
 8002be4:	4192      	sbcs	r2, r2
 8002be6:	040c      	lsls	r4, r1, #16
 8002be8:	0c24      	lsrs	r4, r4, #16
 8002bea:	444c      	add	r4, r9
 8002bec:	18ff      	adds	r7, r7, r3
 8002bee:	4252      	negs	r2, r2
 8002bf0:	1964      	adds	r4, r4, r5
 8002bf2:	18a1      	adds	r1, r4, r2
 8002bf4:	429f      	cmp	r7, r3
 8002bf6:	419b      	sbcs	r3, r3
 8002bf8:	4688      	mov	r8, r1
 8002bfa:	4682      	mov	sl, r0
 8002bfc:	425b      	negs	r3, r3
 8002bfe:	4699      	mov	r9, r3
 8002c00:	4590      	cmp	r8, r2
 8002c02:	4192      	sbcs	r2, r2
 8002c04:	42ac      	cmp	r4, r5
 8002c06:	41a4      	sbcs	r4, r4
 8002c08:	44c2      	add	sl, r8
 8002c0a:	44d1      	add	r9, sl
 8002c0c:	4252      	negs	r2, r2
 8002c0e:	4264      	negs	r4, r4
 8002c10:	4314      	orrs	r4, r2
 8002c12:	4599      	cmp	r9, r3
 8002c14:	419b      	sbcs	r3, r3
 8002c16:	4582      	cmp	sl, r0
 8002c18:	4192      	sbcs	r2, r2
 8002c1a:	425b      	negs	r3, r3
 8002c1c:	4252      	negs	r2, r2
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	464a      	mov	r2, r9
 8002c22:	0c36      	lsrs	r6, r6, #16
 8002c24:	19a4      	adds	r4, r4, r6
 8002c26:	18e3      	adds	r3, r4, r3
 8002c28:	4463      	add	r3, ip
 8002c2a:	025b      	lsls	r3, r3, #9
 8002c2c:	0dd2      	lsrs	r2, r2, #23
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	9901      	ldr	r1, [sp, #4]
 8002c32:	4692      	mov	sl, r2
 8002c34:	027a      	lsls	r2, r7, #9
 8002c36:	430a      	orrs	r2, r1
 8002c38:	1e50      	subs	r0, r2, #1
 8002c3a:	4182      	sbcs	r2, r0
 8002c3c:	0dff      	lsrs	r7, r7, #23
 8002c3e:	4317      	orrs	r7, r2
 8002c40:	464a      	mov	r2, r9
 8002c42:	0252      	lsls	r2, r2, #9
 8002c44:	4317      	orrs	r7, r2
 8002c46:	46b8      	mov	r8, r7
 8002c48:	01db      	lsls	r3, r3, #7
 8002c4a:	d500      	bpl.n	8002c4e <__aeabi_dmul+0x336>
 8002c4c:	e6ed      	b.n	8002a2a <__aeabi_dmul+0x112>
 8002c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002c84 <__aeabi_dmul+0x36c>)
 8002c50:	9a03      	ldr	r2, [sp, #12]
 8002c52:	445b      	add	r3, fp
 8002c54:	4691      	mov	r9, r2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	dc00      	bgt.n	8002c5c <__aeabi_dmul+0x344>
 8002c5a:	e0ac      	b.n	8002db6 <__aeabi_dmul+0x49e>
 8002c5c:	003a      	movs	r2, r7
 8002c5e:	0752      	lsls	r2, r2, #29
 8002c60:	d100      	bne.n	8002c64 <__aeabi_dmul+0x34c>
 8002c62:	e710      	b.n	8002a86 <__aeabi_dmul+0x16e>
 8002c64:	220f      	movs	r2, #15
 8002c66:	4658      	mov	r0, fp
 8002c68:	403a      	ands	r2, r7
 8002c6a:	2a04      	cmp	r2, #4
 8002c6c:	d000      	beq.n	8002c70 <__aeabi_dmul+0x358>
 8002c6e:	e6f9      	b.n	8002a64 <__aeabi_dmul+0x14c>
 8002c70:	e709      	b.n	8002a86 <__aeabi_dmul+0x16e>
 8002c72:	46c0      	nop			@ (mov r8, r8)
 8002c74:	000007ff 	.word	0x000007ff
 8002c78:	fffffc01 	.word	0xfffffc01
 8002c7c:	feffffff 	.word	0xfeffffff
 8002c80:	000007fe 	.word	0x000007fe
 8002c84:	000003ff 	.word	0x000003ff
 8002c88:	0022      	movs	r2, r4
 8002c8a:	4332      	orrs	r2, r6
 8002c8c:	d06f      	beq.n	8002d6e <__aeabi_dmul+0x456>
 8002c8e:	2c00      	cmp	r4, #0
 8002c90:	d100      	bne.n	8002c94 <__aeabi_dmul+0x37c>
 8002c92:	e0c2      	b.n	8002e1a <__aeabi_dmul+0x502>
 8002c94:	0020      	movs	r0, r4
 8002c96:	f000 fea9 	bl	80039ec <__clzsi2>
 8002c9a:	0002      	movs	r2, r0
 8002c9c:	0003      	movs	r3, r0
 8002c9e:	3a0b      	subs	r2, #11
 8002ca0:	201d      	movs	r0, #29
 8002ca2:	1a82      	subs	r2, r0, r2
 8002ca4:	0030      	movs	r0, r6
 8002ca6:	0019      	movs	r1, r3
 8002ca8:	40d0      	lsrs	r0, r2
 8002caa:	3908      	subs	r1, #8
 8002cac:	408c      	lsls	r4, r1
 8002cae:	0002      	movs	r2, r0
 8002cb0:	4322      	orrs	r2, r4
 8002cb2:	0034      	movs	r4, r6
 8002cb4:	408c      	lsls	r4, r1
 8002cb6:	4659      	mov	r1, fp
 8002cb8:	1acb      	subs	r3, r1, r3
 8002cba:	4986      	ldr	r1, [pc, #536]	@ (8002ed4 <__aeabi_dmul+0x5bc>)
 8002cbc:	468b      	mov	fp, r1
 8002cbe:	449b      	add	fp, r3
 8002cc0:	2d0a      	cmp	r5, #10
 8002cc2:	dd00      	ble.n	8002cc6 <__aeabi_dmul+0x3ae>
 8002cc4:	e6a4      	b.n	8002a10 <__aeabi_dmul+0xf8>
 8002cc6:	4649      	mov	r1, r9
 8002cc8:	9b00      	ldr	r3, [sp, #0]
 8002cca:	9401      	str	r4, [sp, #4]
 8002ccc:	4059      	eors	r1, r3
 8002cce:	b2cb      	uxtb	r3, r1
 8002cd0:	0014      	movs	r4, r2
 8002cd2:	2000      	movs	r0, #0
 8002cd4:	9303      	str	r3, [sp, #12]
 8002cd6:	2d02      	cmp	r5, #2
 8002cd8:	dd00      	ble.n	8002cdc <__aeabi_dmul+0x3c4>
 8002cda:	e667      	b.n	80029ac <__aeabi_dmul+0x94>
 8002cdc:	e6fb      	b.n	8002ad6 <__aeabi_dmul+0x1be>
 8002cde:	4653      	mov	r3, sl
 8002ce0:	4303      	orrs	r3, r0
 8002ce2:	4698      	mov	r8, r3
 8002ce4:	d03c      	beq.n	8002d60 <__aeabi_dmul+0x448>
 8002ce6:	4653      	mov	r3, sl
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d100      	bne.n	8002cee <__aeabi_dmul+0x3d6>
 8002cec:	e0a3      	b.n	8002e36 <__aeabi_dmul+0x51e>
 8002cee:	4650      	mov	r0, sl
 8002cf0:	f000 fe7c 	bl	80039ec <__clzsi2>
 8002cf4:	230b      	movs	r3, #11
 8002cf6:	425b      	negs	r3, r3
 8002cf8:	469c      	mov	ip, r3
 8002cfa:	0002      	movs	r2, r0
 8002cfc:	4484      	add	ip, r0
 8002cfe:	0011      	movs	r1, r2
 8002d00:	4650      	mov	r0, sl
 8002d02:	3908      	subs	r1, #8
 8002d04:	4088      	lsls	r0, r1
 8002d06:	231d      	movs	r3, #29
 8002d08:	4680      	mov	r8, r0
 8002d0a:	4660      	mov	r0, ip
 8002d0c:	1a1b      	subs	r3, r3, r0
 8002d0e:	0020      	movs	r0, r4
 8002d10:	40d8      	lsrs	r0, r3
 8002d12:	0003      	movs	r3, r0
 8002d14:	4640      	mov	r0, r8
 8002d16:	4303      	orrs	r3, r0
 8002d18:	469a      	mov	sl, r3
 8002d1a:	0023      	movs	r3, r4
 8002d1c:	408b      	lsls	r3, r1
 8002d1e:	4698      	mov	r8, r3
 8002d20:	4b6c      	ldr	r3, [pc, #432]	@ (8002ed4 <__aeabi_dmul+0x5bc>)
 8002d22:	2500      	movs	r5, #0
 8002d24:	1a9b      	subs	r3, r3, r2
 8002d26:	469b      	mov	fp, r3
 8002d28:	2300      	movs	r3, #0
 8002d2a:	9302      	str	r3, [sp, #8]
 8002d2c:	e61a      	b.n	8002964 <__aeabi_dmul+0x4c>
 8002d2e:	2d0f      	cmp	r5, #15
 8002d30:	d000      	beq.n	8002d34 <__aeabi_dmul+0x41c>
 8002d32:	e0c9      	b.n	8002ec8 <__aeabi_dmul+0x5b0>
 8002d34:	2380      	movs	r3, #128	@ 0x80
 8002d36:	4652      	mov	r2, sl
 8002d38:	031b      	lsls	r3, r3, #12
 8002d3a:	421a      	tst	r2, r3
 8002d3c:	d002      	beq.n	8002d44 <__aeabi_dmul+0x42c>
 8002d3e:	421c      	tst	r4, r3
 8002d40:	d100      	bne.n	8002d44 <__aeabi_dmul+0x42c>
 8002d42:	e092      	b.n	8002e6a <__aeabi_dmul+0x552>
 8002d44:	2480      	movs	r4, #128	@ 0x80
 8002d46:	4653      	mov	r3, sl
 8002d48:	0324      	lsls	r4, r4, #12
 8002d4a:	431c      	orrs	r4, r3
 8002d4c:	0324      	lsls	r4, r4, #12
 8002d4e:	4642      	mov	r2, r8
 8002d50:	0b24      	lsrs	r4, r4, #12
 8002d52:	e63e      	b.n	80029d2 <__aeabi_dmul+0xba>
 8002d54:	469b      	mov	fp, r3
 8002d56:	2303      	movs	r3, #3
 8002d58:	4680      	mov	r8, r0
 8002d5a:	250c      	movs	r5, #12
 8002d5c:	9302      	str	r3, [sp, #8]
 8002d5e:	e601      	b.n	8002964 <__aeabi_dmul+0x4c>
 8002d60:	2300      	movs	r3, #0
 8002d62:	469a      	mov	sl, r3
 8002d64:	469b      	mov	fp, r3
 8002d66:	3301      	adds	r3, #1
 8002d68:	2504      	movs	r5, #4
 8002d6a:	9302      	str	r3, [sp, #8]
 8002d6c:	e5fa      	b.n	8002964 <__aeabi_dmul+0x4c>
 8002d6e:	2101      	movs	r1, #1
 8002d70:	430d      	orrs	r5, r1
 8002d72:	2d0a      	cmp	r5, #10
 8002d74:	dd00      	ble.n	8002d78 <__aeabi_dmul+0x460>
 8002d76:	e64b      	b.n	8002a10 <__aeabi_dmul+0xf8>
 8002d78:	4649      	mov	r1, r9
 8002d7a:	9800      	ldr	r0, [sp, #0]
 8002d7c:	4041      	eors	r1, r0
 8002d7e:	b2c9      	uxtb	r1, r1
 8002d80:	9103      	str	r1, [sp, #12]
 8002d82:	2d02      	cmp	r5, #2
 8002d84:	dc00      	bgt.n	8002d88 <__aeabi_dmul+0x470>
 8002d86:	e096      	b.n	8002eb6 <__aeabi_dmul+0x59e>
 8002d88:	2300      	movs	r3, #0
 8002d8a:	2400      	movs	r4, #0
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	9301      	str	r3, [sp, #4]
 8002d90:	e60c      	b.n	80029ac <__aeabi_dmul+0x94>
 8002d92:	4649      	mov	r1, r9
 8002d94:	2302      	movs	r3, #2
 8002d96:	9a00      	ldr	r2, [sp, #0]
 8002d98:	432b      	orrs	r3, r5
 8002d9a:	4051      	eors	r1, r2
 8002d9c:	b2ca      	uxtb	r2, r1
 8002d9e:	9203      	str	r2, [sp, #12]
 8002da0:	2b0a      	cmp	r3, #10
 8002da2:	dd00      	ble.n	8002da6 <__aeabi_dmul+0x48e>
 8002da4:	e634      	b.n	8002a10 <__aeabi_dmul+0xf8>
 8002da6:	2d00      	cmp	r5, #0
 8002da8:	d157      	bne.n	8002e5a <__aeabi_dmul+0x542>
 8002daa:	9b03      	ldr	r3, [sp, #12]
 8002dac:	4699      	mov	r9, r3
 8002dae:	2400      	movs	r4, #0
 8002db0:	2200      	movs	r2, #0
 8002db2:	4b49      	ldr	r3, [pc, #292]	@ (8002ed8 <__aeabi_dmul+0x5c0>)
 8002db4:	e60e      	b.n	80029d4 <__aeabi_dmul+0xbc>
 8002db6:	4658      	mov	r0, fp
 8002db8:	2101      	movs	r1, #1
 8002dba:	1ac9      	subs	r1, r1, r3
 8002dbc:	2938      	cmp	r1, #56	@ 0x38
 8002dbe:	dd00      	ble.n	8002dc2 <__aeabi_dmul+0x4aa>
 8002dc0:	e62f      	b.n	8002a22 <__aeabi_dmul+0x10a>
 8002dc2:	291f      	cmp	r1, #31
 8002dc4:	dd56      	ble.n	8002e74 <__aeabi_dmul+0x55c>
 8002dc6:	221f      	movs	r2, #31
 8002dc8:	4654      	mov	r4, sl
 8002dca:	4252      	negs	r2, r2
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	40dc      	lsrs	r4, r3
 8002dd0:	2920      	cmp	r1, #32
 8002dd2:	d007      	beq.n	8002de4 <__aeabi_dmul+0x4cc>
 8002dd4:	4b41      	ldr	r3, [pc, #260]	@ (8002edc <__aeabi_dmul+0x5c4>)
 8002dd6:	4642      	mov	r2, r8
 8002dd8:	469c      	mov	ip, r3
 8002dda:	4653      	mov	r3, sl
 8002ddc:	4460      	add	r0, ip
 8002dde:	4083      	lsls	r3, r0
 8002de0:	431a      	orrs	r2, r3
 8002de2:	4690      	mov	r8, r2
 8002de4:	4642      	mov	r2, r8
 8002de6:	2107      	movs	r1, #7
 8002de8:	1e53      	subs	r3, r2, #1
 8002dea:	419a      	sbcs	r2, r3
 8002dec:	000b      	movs	r3, r1
 8002dee:	4322      	orrs	r2, r4
 8002df0:	4013      	ands	r3, r2
 8002df2:	2400      	movs	r4, #0
 8002df4:	4211      	tst	r1, r2
 8002df6:	d009      	beq.n	8002e0c <__aeabi_dmul+0x4f4>
 8002df8:	230f      	movs	r3, #15
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	2b04      	cmp	r3, #4
 8002dfe:	d05d      	beq.n	8002ebc <__aeabi_dmul+0x5a4>
 8002e00:	1d11      	adds	r1, r2, #4
 8002e02:	4291      	cmp	r1, r2
 8002e04:	419b      	sbcs	r3, r3
 8002e06:	000a      	movs	r2, r1
 8002e08:	425b      	negs	r3, r3
 8002e0a:	075b      	lsls	r3, r3, #29
 8002e0c:	08d2      	lsrs	r2, r2, #3
 8002e0e:	431a      	orrs	r2, r3
 8002e10:	2300      	movs	r3, #0
 8002e12:	e5df      	b.n	80029d4 <__aeabi_dmul+0xbc>
 8002e14:	9b03      	ldr	r3, [sp, #12]
 8002e16:	4699      	mov	r9, r3
 8002e18:	e5fa      	b.n	8002a10 <__aeabi_dmul+0xf8>
 8002e1a:	9801      	ldr	r0, [sp, #4]
 8002e1c:	f000 fde6 	bl	80039ec <__clzsi2>
 8002e20:	0002      	movs	r2, r0
 8002e22:	0003      	movs	r3, r0
 8002e24:	3215      	adds	r2, #21
 8002e26:	3320      	adds	r3, #32
 8002e28:	2a1c      	cmp	r2, #28
 8002e2a:	dc00      	bgt.n	8002e2e <__aeabi_dmul+0x516>
 8002e2c:	e738      	b.n	8002ca0 <__aeabi_dmul+0x388>
 8002e2e:	9a01      	ldr	r2, [sp, #4]
 8002e30:	3808      	subs	r0, #8
 8002e32:	4082      	lsls	r2, r0
 8002e34:	e73f      	b.n	8002cb6 <__aeabi_dmul+0x39e>
 8002e36:	f000 fdd9 	bl	80039ec <__clzsi2>
 8002e3a:	2315      	movs	r3, #21
 8002e3c:	469c      	mov	ip, r3
 8002e3e:	4484      	add	ip, r0
 8002e40:	0002      	movs	r2, r0
 8002e42:	4663      	mov	r3, ip
 8002e44:	3220      	adds	r2, #32
 8002e46:	2b1c      	cmp	r3, #28
 8002e48:	dc00      	bgt.n	8002e4c <__aeabi_dmul+0x534>
 8002e4a:	e758      	b.n	8002cfe <__aeabi_dmul+0x3e6>
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	4698      	mov	r8, r3
 8002e50:	0023      	movs	r3, r4
 8002e52:	3808      	subs	r0, #8
 8002e54:	4083      	lsls	r3, r0
 8002e56:	469a      	mov	sl, r3
 8002e58:	e762      	b.n	8002d20 <__aeabi_dmul+0x408>
 8002e5a:	001d      	movs	r5, r3
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	2400      	movs	r4, #0
 8002e60:	2002      	movs	r0, #2
 8002e62:	9301      	str	r3, [sp, #4]
 8002e64:	e5a2      	b.n	80029ac <__aeabi_dmul+0x94>
 8002e66:	9002      	str	r0, [sp, #8]
 8002e68:	e632      	b.n	8002ad0 <__aeabi_dmul+0x1b8>
 8002e6a:	431c      	orrs	r4, r3
 8002e6c:	9b00      	ldr	r3, [sp, #0]
 8002e6e:	9a01      	ldr	r2, [sp, #4]
 8002e70:	4699      	mov	r9, r3
 8002e72:	e5ae      	b.n	80029d2 <__aeabi_dmul+0xba>
 8002e74:	4b1a      	ldr	r3, [pc, #104]	@ (8002ee0 <__aeabi_dmul+0x5c8>)
 8002e76:	4652      	mov	r2, sl
 8002e78:	18c3      	adds	r3, r0, r3
 8002e7a:	4640      	mov	r0, r8
 8002e7c:	409a      	lsls	r2, r3
 8002e7e:	40c8      	lsrs	r0, r1
 8002e80:	4302      	orrs	r2, r0
 8002e82:	4640      	mov	r0, r8
 8002e84:	4098      	lsls	r0, r3
 8002e86:	0003      	movs	r3, r0
 8002e88:	1e58      	subs	r0, r3, #1
 8002e8a:	4183      	sbcs	r3, r0
 8002e8c:	4654      	mov	r4, sl
 8002e8e:	431a      	orrs	r2, r3
 8002e90:	40cc      	lsrs	r4, r1
 8002e92:	0753      	lsls	r3, r2, #29
 8002e94:	d009      	beq.n	8002eaa <__aeabi_dmul+0x592>
 8002e96:	230f      	movs	r3, #15
 8002e98:	4013      	ands	r3, r2
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d005      	beq.n	8002eaa <__aeabi_dmul+0x592>
 8002e9e:	1d13      	adds	r3, r2, #4
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	4192      	sbcs	r2, r2
 8002ea4:	4252      	negs	r2, r2
 8002ea6:	18a4      	adds	r4, r4, r2
 8002ea8:	001a      	movs	r2, r3
 8002eaa:	0223      	lsls	r3, r4, #8
 8002eac:	d508      	bpl.n	8002ec0 <__aeabi_dmul+0x5a8>
 8002eae:	2301      	movs	r3, #1
 8002eb0:	2400      	movs	r4, #0
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	e58e      	b.n	80029d4 <__aeabi_dmul+0xbc>
 8002eb6:	4689      	mov	r9, r1
 8002eb8:	2400      	movs	r4, #0
 8002eba:	e58b      	b.n	80029d4 <__aeabi_dmul+0xbc>
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	e7a5      	b.n	8002e0c <__aeabi_dmul+0x4f4>
 8002ec0:	0763      	lsls	r3, r4, #29
 8002ec2:	0264      	lsls	r4, r4, #9
 8002ec4:	0b24      	lsrs	r4, r4, #12
 8002ec6:	e7a1      	b.n	8002e0c <__aeabi_dmul+0x4f4>
 8002ec8:	9b00      	ldr	r3, [sp, #0]
 8002eca:	46a2      	mov	sl, r4
 8002ecc:	4699      	mov	r9, r3
 8002ece:	9b01      	ldr	r3, [sp, #4]
 8002ed0:	4698      	mov	r8, r3
 8002ed2:	e737      	b.n	8002d44 <__aeabi_dmul+0x42c>
 8002ed4:	fffffc0d 	.word	0xfffffc0d
 8002ed8:	000007ff 	.word	0x000007ff
 8002edc:	0000043e 	.word	0x0000043e
 8002ee0:	0000041e 	.word	0x0000041e

08002ee4 <__aeabi_dsub>:
 8002ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ee6:	4657      	mov	r7, sl
 8002ee8:	464e      	mov	r6, r9
 8002eea:	4645      	mov	r5, r8
 8002eec:	46de      	mov	lr, fp
 8002eee:	b5e0      	push	{r5, r6, r7, lr}
 8002ef0:	b083      	sub	sp, #12
 8002ef2:	9000      	str	r0, [sp, #0]
 8002ef4:	9101      	str	r1, [sp, #4]
 8002ef6:	030c      	lsls	r4, r1, #12
 8002ef8:	004d      	lsls	r5, r1, #1
 8002efa:	0fce      	lsrs	r6, r1, #31
 8002efc:	0a61      	lsrs	r1, r4, #9
 8002efe:	9c00      	ldr	r4, [sp, #0]
 8002f00:	005f      	lsls	r7, r3, #1
 8002f02:	0f64      	lsrs	r4, r4, #29
 8002f04:	430c      	orrs	r4, r1
 8002f06:	9900      	ldr	r1, [sp, #0]
 8002f08:	9200      	str	r2, [sp, #0]
 8002f0a:	9301      	str	r3, [sp, #4]
 8002f0c:	00c8      	lsls	r0, r1, #3
 8002f0e:	0319      	lsls	r1, r3, #12
 8002f10:	0d7b      	lsrs	r3, r7, #21
 8002f12:	4699      	mov	r9, r3
 8002f14:	9b01      	ldr	r3, [sp, #4]
 8002f16:	4fcc      	ldr	r7, [pc, #816]	@ (8003248 <__aeabi_dsub+0x364>)
 8002f18:	0fdb      	lsrs	r3, r3, #31
 8002f1a:	469c      	mov	ip, r3
 8002f1c:	0a4b      	lsrs	r3, r1, #9
 8002f1e:	9900      	ldr	r1, [sp, #0]
 8002f20:	4680      	mov	r8, r0
 8002f22:	0f49      	lsrs	r1, r1, #29
 8002f24:	4319      	orrs	r1, r3
 8002f26:	9b00      	ldr	r3, [sp, #0]
 8002f28:	468b      	mov	fp, r1
 8002f2a:	00da      	lsls	r2, r3, #3
 8002f2c:	4692      	mov	sl, r2
 8002f2e:	0d6d      	lsrs	r5, r5, #21
 8002f30:	45b9      	cmp	r9, r7
 8002f32:	d100      	bne.n	8002f36 <__aeabi_dsub+0x52>
 8002f34:	e0bf      	b.n	80030b6 <__aeabi_dsub+0x1d2>
 8002f36:	2301      	movs	r3, #1
 8002f38:	4661      	mov	r1, ip
 8002f3a:	4059      	eors	r1, r3
 8002f3c:	464b      	mov	r3, r9
 8002f3e:	468c      	mov	ip, r1
 8002f40:	1aeb      	subs	r3, r5, r3
 8002f42:	428e      	cmp	r6, r1
 8002f44:	d075      	beq.n	8003032 <__aeabi_dsub+0x14e>
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	dc00      	bgt.n	8002f4c <__aeabi_dsub+0x68>
 8002f4a:	e2a3      	b.n	8003494 <__aeabi_dsub+0x5b0>
 8002f4c:	4649      	mov	r1, r9
 8002f4e:	2900      	cmp	r1, #0
 8002f50:	d100      	bne.n	8002f54 <__aeabi_dsub+0x70>
 8002f52:	e0ce      	b.n	80030f2 <__aeabi_dsub+0x20e>
 8002f54:	42bd      	cmp	r5, r7
 8002f56:	d100      	bne.n	8002f5a <__aeabi_dsub+0x76>
 8002f58:	e200      	b.n	800335c <__aeabi_dsub+0x478>
 8002f5a:	2701      	movs	r7, #1
 8002f5c:	2b38      	cmp	r3, #56	@ 0x38
 8002f5e:	dc19      	bgt.n	8002f94 <__aeabi_dsub+0xb0>
 8002f60:	2780      	movs	r7, #128	@ 0x80
 8002f62:	4659      	mov	r1, fp
 8002f64:	043f      	lsls	r7, r7, #16
 8002f66:	4339      	orrs	r1, r7
 8002f68:	468b      	mov	fp, r1
 8002f6a:	2b1f      	cmp	r3, #31
 8002f6c:	dd00      	ble.n	8002f70 <__aeabi_dsub+0x8c>
 8002f6e:	e1fa      	b.n	8003366 <__aeabi_dsub+0x482>
 8002f70:	2720      	movs	r7, #32
 8002f72:	1af9      	subs	r1, r7, r3
 8002f74:	468c      	mov	ip, r1
 8002f76:	4659      	mov	r1, fp
 8002f78:	4667      	mov	r7, ip
 8002f7a:	40b9      	lsls	r1, r7
 8002f7c:	000f      	movs	r7, r1
 8002f7e:	0011      	movs	r1, r2
 8002f80:	40d9      	lsrs	r1, r3
 8002f82:	430f      	orrs	r7, r1
 8002f84:	4661      	mov	r1, ip
 8002f86:	408a      	lsls	r2, r1
 8002f88:	1e51      	subs	r1, r2, #1
 8002f8a:	418a      	sbcs	r2, r1
 8002f8c:	4659      	mov	r1, fp
 8002f8e:	40d9      	lsrs	r1, r3
 8002f90:	4317      	orrs	r7, r2
 8002f92:	1a64      	subs	r4, r4, r1
 8002f94:	1bc7      	subs	r7, r0, r7
 8002f96:	42b8      	cmp	r0, r7
 8002f98:	4180      	sbcs	r0, r0
 8002f9a:	4240      	negs	r0, r0
 8002f9c:	1a24      	subs	r4, r4, r0
 8002f9e:	0223      	lsls	r3, r4, #8
 8002fa0:	d400      	bmi.n	8002fa4 <__aeabi_dsub+0xc0>
 8002fa2:	e140      	b.n	8003226 <__aeabi_dsub+0x342>
 8002fa4:	0264      	lsls	r4, r4, #9
 8002fa6:	0a64      	lsrs	r4, r4, #9
 8002fa8:	2c00      	cmp	r4, #0
 8002faa:	d100      	bne.n	8002fae <__aeabi_dsub+0xca>
 8002fac:	e154      	b.n	8003258 <__aeabi_dsub+0x374>
 8002fae:	0020      	movs	r0, r4
 8002fb0:	f000 fd1c 	bl	80039ec <__clzsi2>
 8002fb4:	0003      	movs	r3, r0
 8002fb6:	3b08      	subs	r3, #8
 8002fb8:	2120      	movs	r1, #32
 8002fba:	0038      	movs	r0, r7
 8002fbc:	1aca      	subs	r2, r1, r3
 8002fbe:	40d0      	lsrs	r0, r2
 8002fc0:	409c      	lsls	r4, r3
 8002fc2:	0002      	movs	r2, r0
 8002fc4:	409f      	lsls	r7, r3
 8002fc6:	4322      	orrs	r2, r4
 8002fc8:	429d      	cmp	r5, r3
 8002fca:	dd00      	ble.n	8002fce <__aeabi_dsub+0xea>
 8002fcc:	e1a6      	b.n	800331c <__aeabi_dsub+0x438>
 8002fce:	1b58      	subs	r0, r3, r5
 8002fd0:	3001      	adds	r0, #1
 8002fd2:	1a09      	subs	r1, r1, r0
 8002fd4:	003c      	movs	r4, r7
 8002fd6:	408f      	lsls	r7, r1
 8002fd8:	40c4      	lsrs	r4, r0
 8002fda:	1e7b      	subs	r3, r7, #1
 8002fdc:	419f      	sbcs	r7, r3
 8002fde:	0013      	movs	r3, r2
 8002fe0:	408b      	lsls	r3, r1
 8002fe2:	4327      	orrs	r7, r4
 8002fe4:	431f      	orrs	r7, r3
 8002fe6:	40c2      	lsrs	r2, r0
 8002fe8:	003b      	movs	r3, r7
 8002fea:	0014      	movs	r4, r2
 8002fec:	2500      	movs	r5, #0
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	d100      	bne.n	8002ff4 <__aeabi_dsub+0x110>
 8002ff2:	e1f7      	b.n	80033e4 <__aeabi_dsub+0x500>
 8002ff4:	077b      	lsls	r3, r7, #29
 8002ff6:	d100      	bne.n	8002ffa <__aeabi_dsub+0x116>
 8002ff8:	e377      	b.n	80036ea <__aeabi_dsub+0x806>
 8002ffa:	230f      	movs	r3, #15
 8002ffc:	0038      	movs	r0, r7
 8002ffe:	403b      	ands	r3, r7
 8003000:	2b04      	cmp	r3, #4
 8003002:	d004      	beq.n	800300e <__aeabi_dsub+0x12a>
 8003004:	1d38      	adds	r0, r7, #4
 8003006:	42b8      	cmp	r0, r7
 8003008:	41bf      	sbcs	r7, r7
 800300a:	427f      	negs	r7, r7
 800300c:	19e4      	adds	r4, r4, r7
 800300e:	0223      	lsls	r3, r4, #8
 8003010:	d400      	bmi.n	8003014 <__aeabi_dsub+0x130>
 8003012:	e368      	b.n	80036e6 <__aeabi_dsub+0x802>
 8003014:	4b8c      	ldr	r3, [pc, #560]	@ (8003248 <__aeabi_dsub+0x364>)
 8003016:	3501      	adds	r5, #1
 8003018:	429d      	cmp	r5, r3
 800301a:	d100      	bne.n	800301e <__aeabi_dsub+0x13a>
 800301c:	e0f4      	b.n	8003208 <__aeabi_dsub+0x324>
 800301e:	4b8b      	ldr	r3, [pc, #556]	@ (800324c <__aeabi_dsub+0x368>)
 8003020:	056d      	lsls	r5, r5, #21
 8003022:	401c      	ands	r4, r3
 8003024:	0d6d      	lsrs	r5, r5, #21
 8003026:	0767      	lsls	r7, r4, #29
 8003028:	08c0      	lsrs	r0, r0, #3
 800302a:	0264      	lsls	r4, r4, #9
 800302c:	4307      	orrs	r7, r0
 800302e:	0b24      	lsrs	r4, r4, #12
 8003030:	e0ec      	b.n	800320c <__aeabi_dsub+0x328>
 8003032:	2b00      	cmp	r3, #0
 8003034:	dc00      	bgt.n	8003038 <__aeabi_dsub+0x154>
 8003036:	e329      	b.n	800368c <__aeabi_dsub+0x7a8>
 8003038:	4649      	mov	r1, r9
 800303a:	2900      	cmp	r1, #0
 800303c:	d000      	beq.n	8003040 <__aeabi_dsub+0x15c>
 800303e:	e0d6      	b.n	80031ee <__aeabi_dsub+0x30a>
 8003040:	4659      	mov	r1, fp
 8003042:	4311      	orrs	r1, r2
 8003044:	d100      	bne.n	8003048 <__aeabi_dsub+0x164>
 8003046:	e12e      	b.n	80032a6 <__aeabi_dsub+0x3c2>
 8003048:	1e59      	subs	r1, r3, #1
 800304a:	2b01      	cmp	r3, #1
 800304c:	d100      	bne.n	8003050 <__aeabi_dsub+0x16c>
 800304e:	e1e6      	b.n	800341e <__aeabi_dsub+0x53a>
 8003050:	42bb      	cmp	r3, r7
 8003052:	d100      	bne.n	8003056 <__aeabi_dsub+0x172>
 8003054:	e182      	b.n	800335c <__aeabi_dsub+0x478>
 8003056:	2701      	movs	r7, #1
 8003058:	000b      	movs	r3, r1
 800305a:	2938      	cmp	r1, #56	@ 0x38
 800305c:	dc14      	bgt.n	8003088 <__aeabi_dsub+0x1a4>
 800305e:	2b1f      	cmp	r3, #31
 8003060:	dd00      	ble.n	8003064 <__aeabi_dsub+0x180>
 8003062:	e23c      	b.n	80034de <__aeabi_dsub+0x5fa>
 8003064:	2720      	movs	r7, #32
 8003066:	1af9      	subs	r1, r7, r3
 8003068:	468c      	mov	ip, r1
 800306a:	4659      	mov	r1, fp
 800306c:	4667      	mov	r7, ip
 800306e:	40b9      	lsls	r1, r7
 8003070:	000f      	movs	r7, r1
 8003072:	0011      	movs	r1, r2
 8003074:	40d9      	lsrs	r1, r3
 8003076:	430f      	orrs	r7, r1
 8003078:	4661      	mov	r1, ip
 800307a:	408a      	lsls	r2, r1
 800307c:	1e51      	subs	r1, r2, #1
 800307e:	418a      	sbcs	r2, r1
 8003080:	4659      	mov	r1, fp
 8003082:	40d9      	lsrs	r1, r3
 8003084:	4317      	orrs	r7, r2
 8003086:	1864      	adds	r4, r4, r1
 8003088:	183f      	adds	r7, r7, r0
 800308a:	4287      	cmp	r7, r0
 800308c:	4180      	sbcs	r0, r0
 800308e:	4240      	negs	r0, r0
 8003090:	1824      	adds	r4, r4, r0
 8003092:	0223      	lsls	r3, r4, #8
 8003094:	d400      	bmi.n	8003098 <__aeabi_dsub+0x1b4>
 8003096:	e0c6      	b.n	8003226 <__aeabi_dsub+0x342>
 8003098:	4b6b      	ldr	r3, [pc, #428]	@ (8003248 <__aeabi_dsub+0x364>)
 800309a:	3501      	adds	r5, #1
 800309c:	429d      	cmp	r5, r3
 800309e:	d100      	bne.n	80030a2 <__aeabi_dsub+0x1be>
 80030a0:	e0b2      	b.n	8003208 <__aeabi_dsub+0x324>
 80030a2:	2101      	movs	r1, #1
 80030a4:	4b69      	ldr	r3, [pc, #420]	@ (800324c <__aeabi_dsub+0x368>)
 80030a6:	087a      	lsrs	r2, r7, #1
 80030a8:	401c      	ands	r4, r3
 80030aa:	4039      	ands	r1, r7
 80030ac:	430a      	orrs	r2, r1
 80030ae:	07e7      	lsls	r7, r4, #31
 80030b0:	4317      	orrs	r7, r2
 80030b2:	0864      	lsrs	r4, r4, #1
 80030b4:	e79e      	b.n	8002ff4 <__aeabi_dsub+0x110>
 80030b6:	4b66      	ldr	r3, [pc, #408]	@ (8003250 <__aeabi_dsub+0x36c>)
 80030b8:	4311      	orrs	r1, r2
 80030ba:	468a      	mov	sl, r1
 80030bc:	18eb      	adds	r3, r5, r3
 80030be:	2900      	cmp	r1, #0
 80030c0:	d028      	beq.n	8003114 <__aeabi_dsub+0x230>
 80030c2:	4566      	cmp	r6, ip
 80030c4:	d02c      	beq.n	8003120 <__aeabi_dsub+0x23c>
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d05b      	beq.n	8003182 <__aeabi_dsub+0x29e>
 80030ca:	2d00      	cmp	r5, #0
 80030cc:	d100      	bne.n	80030d0 <__aeabi_dsub+0x1ec>
 80030ce:	e12c      	b.n	800332a <__aeabi_dsub+0x446>
 80030d0:	465b      	mov	r3, fp
 80030d2:	4666      	mov	r6, ip
 80030d4:	075f      	lsls	r7, r3, #29
 80030d6:	08d2      	lsrs	r2, r2, #3
 80030d8:	4317      	orrs	r7, r2
 80030da:	08dd      	lsrs	r5, r3, #3
 80030dc:	003b      	movs	r3, r7
 80030de:	432b      	orrs	r3, r5
 80030e0:	d100      	bne.n	80030e4 <__aeabi_dsub+0x200>
 80030e2:	e0e2      	b.n	80032aa <__aeabi_dsub+0x3c6>
 80030e4:	2480      	movs	r4, #128	@ 0x80
 80030e6:	0324      	lsls	r4, r4, #12
 80030e8:	432c      	orrs	r4, r5
 80030ea:	0324      	lsls	r4, r4, #12
 80030ec:	4d56      	ldr	r5, [pc, #344]	@ (8003248 <__aeabi_dsub+0x364>)
 80030ee:	0b24      	lsrs	r4, r4, #12
 80030f0:	e08c      	b.n	800320c <__aeabi_dsub+0x328>
 80030f2:	4659      	mov	r1, fp
 80030f4:	4311      	orrs	r1, r2
 80030f6:	d100      	bne.n	80030fa <__aeabi_dsub+0x216>
 80030f8:	e0d5      	b.n	80032a6 <__aeabi_dsub+0x3c2>
 80030fa:	1e59      	subs	r1, r3, #1
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d100      	bne.n	8003102 <__aeabi_dsub+0x21e>
 8003100:	e1b9      	b.n	8003476 <__aeabi_dsub+0x592>
 8003102:	42bb      	cmp	r3, r7
 8003104:	d100      	bne.n	8003108 <__aeabi_dsub+0x224>
 8003106:	e1b1      	b.n	800346c <__aeabi_dsub+0x588>
 8003108:	2701      	movs	r7, #1
 800310a:	000b      	movs	r3, r1
 800310c:	2938      	cmp	r1, #56	@ 0x38
 800310e:	dd00      	ble.n	8003112 <__aeabi_dsub+0x22e>
 8003110:	e740      	b.n	8002f94 <__aeabi_dsub+0xb0>
 8003112:	e72a      	b.n	8002f6a <__aeabi_dsub+0x86>
 8003114:	4661      	mov	r1, ip
 8003116:	2701      	movs	r7, #1
 8003118:	4079      	eors	r1, r7
 800311a:	468c      	mov	ip, r1
 800311c:	4566      	cmp	r6, ip
 800311e:	d1d2      	bne.n	80030c6 <__aeabi_dsub+0x1e2>
 8003120:	2b00      	cmp	r3, #0
 8003122:	d100      	bne.n	8003126 <__aeabi_dsub+0x242>
 8003124:	e0c5      	b.n	80032b2 <__aeabi_dsub+0x3ce>
 8003126:	2d00      	cmp	r5, #0
 8003128:	d000      	beq.n	800312c <__aeabi_dsub+0x248>
 800312a:	e155      	b.n	80033d8 <__aeabi_dsub+0x4f4>
 800312c:	464b      	mov	r3, r9
 800312e:	0025      	movs	r5, r4
 8003130:	4305      	orrs	r5, r0
 8003132:	d100      	bne.n	8003136 <__aeabi_dsub+0x252>
 8003134:	e212      	b.n	800355c <__aeabi_dsub+0x678>
 8003136:	1e59      	subs	r1, r3, #1
 8003138:	468c      	mov	ip, r1
 800313a:	2b01      	cmp	r3, #1
 800313c:	d100      	bne.n	8003140 <__aeabi_dsub+0x25c>
 800313e:	e249      	b.n	80035d4 <__aeabi_dsub+0x6f0>
 8003140:	4d41      	ldr	r5, [pc, #260]	@ (8003248 <__aeabi_dsub+0x364>)
 8003142:	42ab      	cmp	r3, r5
 8003144:	d100      	bne.n	8003148 <__aeabi_dsub+0x264>
 8003146:	e28f      	b.n	8003668 <__aeabi_dsub+0x784>
 8003148:	2701      	movs	r7, #1
 800314a:	2938      	cmp	r1, #56	@ 0x38
 800314c:	dc11      	bgt.n	8003172 <__aeabi_dsub+0x28e>
 800314e:	4663      	mov	r3, ip
 8003150:	2b1f      	cmp	r3, #31
 8003152:	dd00      	ble.n	8003156 <__aeabi_dsub+0x272>
 8003154:	e25b      	b.n	800360e <__aeabi_dsub+0x72a>
 8003156:	4661      	mov	r1, ip
 8003158:	2320      	movs	r3, #32
 800315a:	0027      	movs	r7, r4
 800315c:	1a5b      	subs	r3, r3, r1
 800315e:	0005      	movs	r5, r0
 8003160:	4098      	lsls	r0, r3
 8003162:	409f      	lsls	r7, r3
 8003164:	40cd      	lsrs	r5, r1
 8003166:	1e43      	subs	r3, r0, #1
 8003168:	4198      	sbcs	r0, r3
 800316a:	40cc      	lsrs	r4, r1
 800316c:	432f      	orrs	r7, r5
 800316e:	4307      	orrs	r7, r0
 8003170:	44a3      	add	fp, r4
 8003172:	18bf      	adds	r7, r7, r2
 8003174:	4297      	cmp	r7, r2
 8003176:	4192      	sbcs	r2, r2
 8003178:	4252      	negs	r2, r2
 800317a:	445a      	add	r2, fp
 800317c:	0014      	movs	r4, r2
 800317e:	464d      	mov	r5, r9
 8003180:	e787      	b.n	8003092 <__aeabi_dsub+0x1ae>
 8003182:	4f34      	ldr	r7, [pc, #208]	@ (8003254 <__aeabi_dsub+0x370>)
 8003184:	1c6b      	adds	r3, r5, #1
 8003186:	423b      	tst	r3, r7
 8003188:	d000      	beq.n	800318c <__aeabi_dsub+0x2a8>
 800318a:	e0b6      	b.n	80032fa <__aeabi_dsub+0x416>
 800318c:	4659      	mov	r1, fp
 800318e:	0023      	movs	r3, r4
 8003190:	4311      	orrs	r1, r2
 8003192:	000f      	movs	r7, r1
 8003194:	4303      	orrs	r3, r0
 8003196:	2d00      	cmp	r5, #0
 8003198:	d000      	beq.n	800319c <__aeabi_dsub+0x2b8>
 800319a:	e126      	b.n	80033ea <__aeabi_dsub+0x506>
 800319c:	2b00      	cmp	r3, #0
 800319e:	d100      	bne.n	80031a2 <__aeabi_dsub+0x2be>
 80031a0:	e1c0      	b.n	8003524 <__aeabi_dsub+0x640>
 80031a2:	2900      	cmp	r1, #0
 80031a4:	d100      	bne.n	80031a8 <__aeabi_dsub+0x2c4>
 80031a6:	e0a1      	b.n	80032ec <__aeabi_dsub+0x408>
 80031a8:	1a83      	subs	r3, r0, r2
 80031aa:	4698      	mov	r8, r3
 80031ac:	465b      	mov	r3, fp
 80031ae:	4540      	cmp	r0, r8
 80031b0:	41ad      	sbcs	r5, r5
 80031b2:	1ae3      	subs	r3, r4, r3
 80031b4:	426d      	negs	r5, r5
 80031b6:	1b5b      	subs	r3, r3, r5
 80031b8:	2580      	movs	r5, #128	@ 0x80
 80031ba:	042d      	lsls	r5, r5, #16
 80031bc:	422b      	tst	r3, r5
 80031be:	d100      	bne.n	80031c2 <__aeabi_dsub+0x2de>
 80031c0:	e14b      	b.n	800345a <__aeabi_dsub+0x576>
 80031c2:	465b      	mov	r3, fp
 80031c4:	1a10      	subs	r0, r2, r0
 80031c6:	4282      	cmp	r2, r0
 80031c8:	4192      	sbcs	r2, r2
 80031ca:	1b1c      	subs	r4, r3, r4
 80031cc:	0007      	movs	r7, r0
 80031ce:	2601      	movs	r6, #1
 80031d0:	4663      	mov	r3, ip
 80031d2:	4252      	negs	r2, r2
 80031d4:	1aa4      	subs	r4, r4, r2
 80031d6:	4327      	orrs	r7, r4
 80031d8:	401e      	ands	r6, r3
 80031da:	2f00      	cmp	r7, #0
 80031dc:	d100      	bne.n	80031e0 <__aeabi_dsub+0x2fc>
 80031de:	e142      	b.n	8003466 <__aeabi_dsub+0x582>
 80031e0:	422c      	tst	r4, r5
 80031e2:	d100      	bne.n	80031e6 <__aeabi_dsub+0x302>
 80031e4:	e26d      	b.n	80036c2 <__aeabi_dsub+0x7de>
 80031e6:	4b19      	ldr	r3, [pc, #100]	@ (800324c <__aeabi_dsub+0x368>)
 80031e8:	2501      	movs	r5, #1
 80031ea:	401c      	ands	r4, r3
 80031ec:	e71b      	b.n	8003026 <__aeabi_dsub+0x142>
 80031ee:	42bd      	cmp	r5, r7
 80031f0:	d100      	bne.n	80031f4 <__aeabi_dsub+0x310>
 80031f2:	e13b      	b.n	800346c <__aeabi_dsub+0x588>
 80031f4:	2701      	movs	r7, #1
 80031f6:	2b38      	cmp	r3, #56	@ 0x38
 80031f8:	dd00      	ble.n	80031fc <__aeabi_dsub+0x318>
 80031fa:	e745      	b.n	8003088 <__aeabi_dsub+0x1a4>
 80031fc:	2780      	movs	r7, #128	@ 0x80
 80031fe:	4659      	mov	r1, fp
 8003200:	043f      	lsls	r7, r7, #16
 8003202:	4339      	orrs	r1, r7
 8003204:	468b      	mov	fp, r1
 8003206:	e72a      	b.n	800305e <__aeabi_dsub+0x17a>
 8003208:	2400      	movs	r4, #0
 800320a:	2700      	movs	r7, #0
 800320c:	052d      	lsls	r5, r5, #20
 800320e:	4325      	orrs	r5, r4
 8003210:	07f6      	lsls	r6, r6, #31
 8003212:	4335      	orrs	r5, r6
 8003214:	0038      	movs	r0, r7
 8003216:	0029      	movs	r1, r5
 8003218:	b003      	add	sp, #12
 800321a:	bcf0      	pop	{r4, r5, r6, r7}
 800321c:	46bb      	mov	fp, r7
 800321e:	46b2      	mov	sl, r6
 8003220:	46a9      	mov	r9, r5
 8003222:	46a0      	mov	r8, r4
 8003224:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003226:	077b      	lsls	r3, r7, #29
 8003228:	d004      	beq.n	8003234 <__aeabi_dsub+0x350>
 800322a:	230f      	movs	r3, #15
 800322c:	403b      	ands	r3, r7
 800322e:	2b04      	cmp	r3, #4
 8003230:	d000      	beq.n	8003234 <__aeabi_dsub+0x350>
 8003232:	e6e7      	b.n	8003004 <__aeabi_dsub+0x120>
 8003234:	002b      	movs	r3, r5
 8003236:	08f8      	lsrs	r0, r7, #3
 8003238:	4a03      	ldr	r2, [pc, #12]	@ (8003248 <__aeabi_dsub+0x364>)
 800323a:	0767      	lsls	r7, r4, #29
 800323c:	4307      	orrs	r7, r0
 800323e:	08e5      	lsrs	r5, r4, #3
 8003240:	4293      	cmp	r3, r2
 8003242:	d100      	bne.n	8003246 <__aeabi_dsub+0x362>
 8003244:	e74a      	b.n	80030dc <__aeabi_dsub+0x1f8>
 8003246:	e0a5      	b.n	8003394 <__aeabi_dsub+0x4b0>
 8003248:	000007ff 	.word	0x000007ff
 800324c:	ff7fffff 	.word	0xff7fffff
 8003250:	fffff801 	.word	0xfffff801
 8003254:	000007fe 	.word	0x000007fe
 8003258:	0038      	movs	r0, r7
 800325a:	f000 fbc7 	bl	80039ec <__clzsi2>
 800325e:	0003      	movs	r3, r0
 8003260:	3318      	adds	r3, #24
 8003262:	2b1f      	cmp	r3, #31
 8003264:	dc00      	bgt.n	8003268 <__aeabi_dsub+0x384>
 8003266:	e6a7      	b.n	8002fb8 <__aeabi_dsub+0xd4>
 8003268:	003a      	movs	r2, r7
 800326a:	3808      	subs	r0, #8
 800326c:	4082      	lsls	r2, r0
 800326e:	429d      	cmp	r5, r3
 8003270:	dd00      	ble.n	8003274 <__aeabi_dsub+0x390>
 8003272:	e08a      	b.n	800338a <__aeabi_dsub+0x4a6>
 8003274:	1b5b      	subs	r3, r3, r5
 8003276:	1c58      	adds	r0, r3, #1
 8003278:	281f      	cmp	r0, #31
 800327a:	dc00      	bgt.n	800327e <__aeabi_dsub+0x39a>
 800327c:	e1d8      	b.n	8003630 <__aeabi_dsub+0x74c>
 800327e:	0017      	movs	r7, r2
 8003280:	3b1f      	subs	r3, #31
 8003282:	40df      	lsrs	r7, r3
 8003284:	2820      	cmp	r0, #32
 8003286:	d005      	beq.n	8003294 <__aeabi_dsub+0x3b0>
 8003288:	2340      	movs	r3, #64	@ 0x40
 800328a:	1a1b      	subs	r3, r3, r0
 800328c:	409a      	lsls	r2, r3
 800328e:	1e53      	subs	r3, r2, #1
 8003290:	419a      	sbcs	r2, r3
 8003292:	4317      	orrs	r7, r2
 8003294:	2500      	movs	r5, #0
 8003296:	2f00      	cmp	r7, #0
 8003298:	d100      	bne.n	800329c <__aeabi_dsub+0x3b8>
 800329a:	e0e5      	b.n	8003468 <__aeabi_dsub+0x584>
 800329c:	077b      	lsls	r3, r7, #29
 800329e:	d000      	beq.n	80032a2 <__aeabi_dsub+0x3be>
 80032a0:	e6ab      	b.n	8002ffa <__aeabi_dsub+0x116>
 80032a2:	002c      	movs	r4, r5
 80032a4:	e7c6      	b.n	8003234 <__aeabi_dsub+0x350>
 80032a6:	08c0      	lsrs	r0, r0, #3
 80032a8:	e7c6      	b.n	8003238 <__aeabi_dsub+0x354>
 80032aa:	2700      	movs	r7, #0
 80032ac:	2400      	movs	r4, #0
 80032ae:	4dd1      	ldr	r5, [pc, #836]	@ (80035f4 <__aeabi_dsub+0x710>)
 80032b0:	e7ac      	b.n	800320c <__aeabi_dsub+0x328>
 80032b2:	4fd1      	ldr	r7, [pc, #836]	@ (80035f8 <__aeabi_dsub+0x714>)
 80032b4:	1c6b      	adds	r3, r5, #1
 80032b6:	423b      	tst	r3, r7
 80032b8:	d171      	bne.n	800339e <__aeabi_dsub+0x4ba>
 80032ba:	0023      	movs	r3, r4
 80032bc:	4303      	orrs	r3, r0
 80032be:	2d00      	cmp	r5, #0
 80032c0:	d000      	beq.n	80032c4 <__aeabi_dsub+0x3e0>
 80032c2:	e14e      	b.n	8003562 <__aeabi_dsub+0x67e>
 80032c4:	4657      	mov	r7, sl
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d100      	bne.n	80032cc <__aeabi_dsub+0x3e8>
 80032ca:	e1b5      	b.n	8003638 <__aeabi_dsub+0x754>
 80032cc:	2f00      	cmp	r7, #0
 80032ce:	d00d      	beq.n	80032ec <__aeabi_dsub+0x408>
 80032d0:	1883      	adds	r3, r0, r2
 80032d2:	4283      	cmp	r3, r0
 80032d4:	4180      	sbcs	r0, r0
 80032d6:	445c      	add	r4, fp
 80032d8:	4240      	negs	r0, r0
 80032da:	1824      	adds	r4, r4, r0
 80032dc:	0222      	lsls	r2, r4, #8
 80032de:	d500      	bpl.n	80032e2 <__aeabi_dsub+0x3fe>
 80032e0:	e1c8      	b.n	8003674 <__aeabi_dsub+0x790>
 80032e2:	001f      	movs	r7, r3
 80032e4:	4698      	mov	r8, r3
 80032e6:	4327      	orrs	r7, r4
 80032e8:	d100      	bne.n	80032ec <__aeabi_dsub+0x408>
 80032ea:	e0bc      	b.n	8003466 <__aeabi_dsub+0x582>
 80032ec:	4643      	mov	r3, r8
 80032ee:	0767      	lsls	r7, r4, #29
 80032f0:	08db      	lsrs	r3, r3, #3
 80032f2:	431f      	orrs	r7, r3
 80032f4:	08e5      	lsrs	r5, r4, #3
 80032f6:	2300      	movs	r3, #0
 80032f8:	e04c      	b.n	8003394 <__aeabi_dsub+0x4b0>
 80032fa:	1a83      	subs	r3, r0, r2
 80032fc:	4698      	mov	r8, r3
 80032fe:	465b      	mov	r3, fp
 8003300:	4540      	cmp	r0, r8
 8003302:	41bf      	sbcs	r7, r7
 8003304:	1ae3      	subs	r3, r4, r3
 8003306:	427f      	negs	r7, r7
 8003308:	1bdb      	subs	r3, r3, r7
 800330a:	021f      	lsls	r7, r3, #8
 800330c:	d47c      	bmi.n	8003408 <__aeabi_dsub+0x524>
 800330e:	4647      	mov	r7, r8
 8003310:	431f      	orrs	r7, r3
 8003312:	d100      	bne.n	8003316 <__aeabi_dsub+0x432>
 8003314:	e0a6      	b.n	8003464 <__aeabi_dsub+0x580>
 8003316:	001c      	movs	r4, r3
 8003318:	4647      	mov	r7, r8
 800331a:	e645      	b.n	8002fa8 <__aeabi_dsub+0xc4>
 800331c:	4cb7      	ldr	r4, [pc, #732]	@ (80035fc <__aeabi_dsub+0x718>)
 800331e:	1aed      	subs	r5, r5, r3
 8003320:	4014      	ands	r4, r2
 8003322:	077b      	lsls	r3, r7, #29
 8003324:	d000      	beq.n	8003328 <__aeabi_dsub+0x444>
 8003326:	e780      	b.n	800322a <__aeabi_dsub+0x346>
 8003328:	e784      	b.n	8003234 <__aeabi_dsub+0x350>
 800332a:	464b      	mov	r3, r9
 800332c:	0025      	movs	r5, r4
 800332e:	4305      	orrs	r5, r0
 8003330:	d066      	beq.n	8003400 <__aeabi_dsub+0x51c>
 8003332:	1e5f      	subs	r7, r3, #1
 8003334:	2b01      	cmp	r3, #1
 8003336:	d100      	bne.n	800333a <__aeabi_dsub+0x456>
 8003338:	e0fc      	b.n	8003534 <__aeabi_dsub+0x650>
 800333a:	4dae      	ldr	r5, [pc, #696]	@ (80035f4 <__aeabi_dsub+0x710>)
 800333c:	42ab      	cmp	r3, r5
 800333e:	d100      	bne.n	8003342 <__aeabi_dsub+0x45e>
 8003340:	e15e      	b.n	8003600 <__aeabi_dsub+0x71c>
 8003342:	4666      	mov	r6, ip
 8003344:	2f38      	cmp	r7, #56	@ 0x38
 8003346:	dc00      	bgt.n	800334a <__aeabi_dsub+0x466>
 8003348:	e0b4      	b.n	80034b4 <__aeabi_dsub+0x5d0>
 800334a:	2001      	movs	r0, #1
 800334c:	1a17      	subs	r7, r2, r0
 800334e:	42ba      	cmp	r2, r7
 8003350:	4192      	sbcs	r2, r2
 8003352:	465b      	mov	r3, fp
 8003354:	4252      	negs	r2, r2
 8003356:	464d      	mov	r5, r9
 8003358:	1a9c      	subs	r4, r3, r2
 800335a:	e620      	b.n	8002f9e <__aeabi_dsub+0xba>
 800335c:	0767      	lsls	r7, r4, #29
 800335e:	08c0      	lsrs	r0, r0, #3
 8003360:	4307      	orrs	r7, r0
 8003362:	08e5      	lsrs	r5, r4, #3
 8003364:	e6ba      	b.n	80030dc <__aeabi_dsub+0x1f8>
 8003366:	001f      	movs	r7, r3
 8003368:	4659      	mov	r1, fp
 800336a:	3f20      	subs	r7, #32
 800336c:	40f9      	lsrs	r1, r7
 800336e:	000f      	movs	r7, r1
 8003370:	2b20      	cmp	r3, #32
 8003372:	d005      	beq.n	8003380 <__aeabi_dsub+0x49c>
 8003374:	2140      	movs	r1, #64	@ 0x40
 8003376:	1acb      	subs	r3, r1, r3
 8003378:	4659      	mov	r1, fp
 800337a:	4099      	lsls	r1, r3
 800337c:	430a      	orrs	r2, r1
 800337e:	4692      	mov	sl, r2
 8003380:	4653      	mov	r3, sl
 8003382:	1e5a      	subs	r2, r3, #1
 8003384:	4193      	sbcs	r3, r2
 8003386:	431f      	orrs	r7, r3
 8003388:	e604      	b.n	8002f94 <__aeabi_dsub+0xb0>
 800338a:	1aeb      	subs	r3, r5, r3
 800338c:	4d9b      	ldr	r5, [pc, #620]	@ (80035fc <__aeabi_dsub+0x718>)
 800338e:	4015      	ands	r5, r2
 8003390:	076f      	lsls	r7, r5, #29
 8003392:	08ed      	lsrs	r5, r5, #3
 8003394:	032c      	lsls	r4, r5, #12
 8003396:	055d      	lsls	r5, r3, #21
 8003398:	0b24      	lsrs	r4, r4, #12
 800339a:	0d6d      	lsrs	r5, r5, #21
 800339c:	e736      	b.n	800320c <__aeabi_dsub+0x328>
 800339e:	4d95      	ldr	r5, [pc, #596]	@ (80035f4 <__aeabi_dsub+0x710>)
 80033a0:	42ab      	cmp	r3, r5
 80033a2:	d100      	bne.n	80033a6 <__aeabi_dsub+0x4c2>
 80033a4:	e0d6      	b.n	8003554 <__aeabi_dsub+0x670>
 80033a6:	1882      	adds	r2, r0, r2
 80033a8:	0021      	movs	r1, r4
 80033aa:	4282      	cmp	r2, r0
 80033ac:	4180      	sbcs	r0, r0
 80033ae:	4459      	add	r1, fp
 80033b0:	4240      	negs	r0, r0
 80033b2:	1808      	adds	r0, r1, r0
 80033b4:	07c7      	lsls	r7, r0, #31
 80033b6:	0852      	lsrs	r2, r2, #1
 80033b8:	4317      	orrs	r7, r2
 80033ba:	0844      	lsrs	r4, r0, #1
 80033bc:	0752      	lsls	r2, r2, #29
 80033be:	d400      	bmi.n	80033c2 <__aeabi_dsub+0x4de>
 80033c0:	e185      	b.n	80036ce <__aeabi_dsub+0x7ea>
 80033c2:	220f      	movs	r2, #15
 80033c4:	001d      	movs	r5, r3
 80033c6:	403a      	ands	r2, r7
 80033c8:	2a04      	cmp	r2, #4
 80033ca:	d000      	beq.n	80033ce <__aeabi_dsub+0x4ea>
 80033cc:	e61a      	b.n	8003004 <__aeabi_dsub+0x120>
 80033ce:	08ff      	lsrs	r7, r7, #3
 80033d0:	0764      	lsls	r4, r4, #29
 80033d2:	4327      	orrs	r7, r4
 80033d4:	0905      	lsrs	r5, r0, #4
 80033d6:	e7dd      	b.n	8003394 <__aeabi_dsub+0x4b0>
 80033d8:	465b      	mov	r3, fp
 80033da:	08d2      	lsrs	r2, r2, #3
 80033dc:	075f      	lsls	r7, r3, #29
 80033de:	4317      	orrs	r7, r2
 80033e0:	08dd      	lsrs	r5, r3, #3
 80033e2:	e67b      	b.n	80030dc <__aeabi_dsub+0x1f8>
 80033e4:	2700      	movs	r7, #0
 80033e6:	2400      	movs	r4, #0
 80033e8:	e710      	b.n	800320c <__aeabi_dsub+0x328>
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d000      	beq.n	80033f0 <__aeabi_dsub+0x50c>
 80033ee:	e0d6      	b.n	800359e <__aeabi_dsub+0x6ba>
 80033f0:	2900      	cmp	r1, #0
 80033f2:	d000      	beq.n	80033f6 <__aeabi_dsub+0x512>
 80033f4:	e12f      	b.n	8003656 <__aeabi_dsub+0x772>
 80033f6:	2480      	movs	r4, #128	@ 0x80
 80033f8:	2600      	movs	r6, #0
 80033fa:	4d7e      	ldr	r5, [pc, #504]	@ (80035f4 <__aeabi_dsub+0x710>)
 80033fc:	0324      	lsls	r4, r4, #12
 80033fe:	e705      	b.n	800320c <__aeabi_dsub+0x328>
 8003400:	4666      	mov	r6, ip
 8003402:	465c      	mov	r4, fp
 8003404:	08d0      	lsrs	r0, r2, #3
 8003406:	e717      	b.n	8003238 <__aeabi_dsub+0x354>
 8003408:	465b      	mov	r3, fp
 800340a:	1a17      	subs	r7, r2, r0
 800340c:	42ba      	cmp	r2, r7
 800340e:	4192      	sbcs	r2, r2
 8003410:	1b1c      	subs	r4, r3, r4
 8003412:	2601      	movs	r6, #1
 8003414:	4663      	mov	r3, ip
 8003416:	4252      	negs	r2, r2
 8003418:	1aa4      	subs	r4, r4, r2
 800341a:	401e      	ands	r6, r3
 800341c:	e5c4      	b.n	8002fa8 <__aeabi_dsub+0xc4>
 800341e:	1883      	adds	r3, r0, r2
 8003420:	4283      	cmp	r3, r0
 8003422:	4180      	sbcs	r0, r0
 8003424:	445c      	add	r4, fp
 8003426:	4240      	negs	r0, r0
 8003428:	1825      	adds	r5, r4, r0
 800342a:	022a      	lsls	r2, r5, #8
 800342c:	d400      	bmi.n	8003430 <__aeabi_dsub+0x54c>
 800342e:	e0da      	b.n	80035e6 <__aeabi_dsub+0x702>
 8003430:	4a72      	ldr	r2, [pc, #456]	@ (80035fc <__aeabi_dsub+0x718>)
 8003432:	085b      	lsrs	r3, r3, #1
 8003434:	4015      	ands	r5, r2
 8003436:	07ea      	lsls	r2, r5, #31
 8003438:	431a      	orrs	r2, r3
 800343a:	0869      	lsrs	r1, r5, #1
 800343c:	075b      	lsls	r3, r3, #29
 800343e:	d400      	bmi.n	8003442 <__aeabi_dsub+0x55e>
 8003440:	e14a      	b.n	80036d8 <__aeabi_dsub+0x7f4>
 8003442:	230f      	movs	r3, #15
 8003444:	4013      	ands	r3, r2
 8003446:	2b04      	cmp	r3, #4
 8003448:	d100      	bne.n	800344c <__aeabi_dsub+0x568>
 800344a:	e0fc      	b.n	8003646 <__aeabi_dsub+0x762>
 800344c:	1d17      	adds	r7, r2, #4
 800344e:	4297      	cmp	r7, r2
 8003450:	41a4      	sbcs	r4, r4
 8003452:	4264      	negs	r4, r4
 8003454:	2502      	movs	r5, #2
 8003456:	1864      	adds	r4, r4, r1
 8003458:	e6ec      	b.n	8003234 <__aeabi_dsub+0x350>
 800345a:	4647      	mov	r7, r8
 800345c:	001c      	movs	r4, r3
 800345e:	431f      	orrs	r7, r3
 8003460:	d000      	beq.n	8003464 <__aeabi_dsub+0x580>
 8003462:	e743      	b.n	80032ec <__aeabi_dsub+0x408>
 8003464:	2600      	movs	r6, #0
 8003466:	2500      	movs	r5, #0
 8003468:	2400      	movs	r4, #0
 800346a:	e6cf      	b.n	800320c <__aeabi_dsub+0x328>
 800346c:	08c0      	lsrs	r0, r0, #3
 800346e:	0767      	lsls	r7, r4, #29
 8003470:	4307      	orrs	r7, r0
 8003472:	08e5      	lsrs	r5, r4, #3
 8003474:	e632      	b.n	80030dc <__aeabi_dsub+0x1f8>
 8003476:	1a87      	subs	r7, r0, r2
 8003478:	465b      	mov	r3, fp
 800347a:	42b8      	cmp	r0, r7
 800347c:	4180      	sbcs	r0, r0
 800347e:	1ae4      	subs	r4, r4, r3
 8003480:	4240      	negs	r0, r0
 8003482:	1a24      	subs	r4, r4, r0
 8003484:	0223      	lsls	r3, r4, #8
 8003486:	d428      	bmi.n	80034da <__aeabi_dsub+0x5f6>
 8003488:	0763      	lsls	r3, r4, #29
 800348a:	08ff      	lsrs	r7, r7, #3
 800348c:	431f      	orrs	r7, r3
 800348e:	08e5      	lsrs	r5, r4, #3
 8003490:	2301      	movs	r3, #1
 8003492:	e77f      	b.n	8003394 <__aeabi_dsub+0x4b0>
 8003494:	2b00      	cmp	r3, #0
 8003496:	d100      	bne.n	800349a <__aeabi_dsub+0x5b6>
 8003498:	e673      	b.n	8003182 <__aeabi_dsub+0x29e>
 800349a:	464b      	mov	r3, r9
 800349c:	1b5f      	subs	r7, r3, r5
 800349e:	003b      	movs	r3, r7
 80034a0:	2d00      	cmp	r5, #0
 80034a2:	d100      	bne.n	80034a6 <__aeabi_dsub+0x5c2>
 80034a4:	e742      	b.n	800332c <__aeabi_dsub+0x448>
 80034a6:	2f38      	cmp	r7, #56	@ 0x38
 80034a8:	dd00      	ble.n	80034ac <__aeabi_dsub+0x5c8>
 80034aa:	e0ec      	b.n	8003686 <__aeabi_dsub+0x7a2>
 80034ac:	2380      	movs	r3, #128	@ 0x80
 80034ae:	000e      	movs	r6, r1
 80034b0:	041b      	lsls	r3, r3, #16
 80034b2:	431c      	orrs	r4, r3
 80034b4:	2f1f      	cmp	r7, #31
 80034b6:	dc25      	bgt.n	8003504 <__aeabi_dsub+0x620>
 80034b8:	2520      	movs	r5, #32
 80034ba:	0023      	movs	r3, r4
 80034bc:	1bed      	subs	r5, r5, r7
 80034be:	0001      	movs	r1, r0
 80034c0:	40a8      	lsls	r0, r5
 80034c2:	40ab      	lsls	r3, r5
 80034c4:	40f9      	lsrs	r1, r7
 80034c6:	1e45      	subs	r5, r0, #1
 80034c8:	41a8      	sbcs	r0, r5
 80034ca:	430b      	orrs	r3, r1
 80034cc:	40fc      	lsrs	r4, r7
 80034ce:	4318      	orrs	r0, r3
 80034d0:	465b      	mov	r3, fp
 80034d2:	1b1b      	subs	r3, r3, r4
 80034d4:	469b      	mov	fp, r3
 80034d6:	e739      	b.n	800334c <__aeabi_dsub+0x468>
 80034d8:	4666      	mov	r6, ip
 80034da:	2501      	movs	r5, #1
 80034dc:	e562      	b.n	8002fa4 <__aeabi_dsub+0xc0>
 80034de:	001f      	movs	r7, r3
 80034e0:	4659      	mov	r1, fp
 80034e2:	3f20      	subs	r7, #32
 80034e4:	40f9      	lsrs	r1, r7
 80034e6:	468c      	mov	ip, r1
 80034e8:	2b20      	cmp	r3, #32
 80034ea:	d005      	beq.n	80034f8 <__aeabi_dsub+0x614>
 80034ec:	2740      	movs	r7, #64	@ 0x40
 80034ee:	4659      	mov	r1, fp
 80034f0:	1afb      	subs	r3, r7, r3
 80034f2:	4099      	lsls	r1, r3
 80034f4:	430a      	orrs	r2, r1
 80034f6:	4692      	mov	sl, r2
 80034f8:	4657      	mov	r7, sl
 80034fa:	1e7b      	subs	r3, r7, #1
 80034fc:	419f      	sbcs	r7, r3
 80034fe:	4663      	mov	r3, ip
 8003500:	431f      	orrs	r7, r3
 8003502:	e5c1      	b.n	8003088 <__aeabi_dsub+0x1a4>
 8003504:	003b      	movs	r3, r7
 8003506:	0025      	movs	r5, r4
 8003508:	3b20      	subs	r3, #32
 800350a:	40dd      	lsrs	r5, r3
 800350c:	2f20      	cmp	r7, #32
 800350e:	d004      	beq.n	800351a <__aeabi_dsub+0x636>
 8003510:	2340      	movs	r3, #64	@ 0x40
 8003512:	1bdb      	subs	r3, r3, r7
 8003514:	409c      	lsls	r4, r3
 8003516:	4320      	orrs	r0, r4
 8003518:	4680      	mov	r8, r0
 800351a:	4640      	mov	r0, r8
 800351c:	1e43      	subs	r3, r0, #1
 800351e:	4198      	sbcs	r0, r3
 8003520:	4328      	orrs	r0, r5
 8003522:	e713      	b.n	800334c <__aeabi_dsub+0x468>
 8003524:	2900      	cmp	r1, #0
 8003526:	d09d      	beq.n	8003464 <__aeabi_dsub+0x580>
 8003528:	2601      	movs	r6, #1
 800352a:	4663      	mov	r3, ip
 800352c:	465c      	mov	r4, fp
 800352e:	4690      	mov	r8, r2
 8003530:	401e      	ands	r6, r3
 8003532:	e6db      	b.n	80032ec <__aeabi_dsub+0x408>
 8003534:	1a17      	subs	r7, r2, r0
 8003536:	465b      	mov	r3, fp
 8003538:	42ba      	cmp	r2, r7
 800353a:	4192      	sbcs	r2, r2
 800353c:	1b1c      	subs	r4, r3, r4
 800353e:	4252      	negs	r2, r2
 8003540:	1aa4      	subs	r4, r4, r2
 8003542:	0223      	lsls	r3, r4, #8
 8003544:	d4c8      	bmi.n	80034d8 <__aeabi_dsub+0x5f4>
 8003546:	0763      	lsls	r3, r4, #29
 8003548:	08ff      	lsrs	r7, r7, #3
 800354a:	431f      	orrs	r7, r3
 800354c:	4666      	mov	r6, ip
 800354e:	2301      	movs	r3, #1
 8003550:	08e5      	lsrs	r5, r4, #3
 8003552:	e71f      	b.n	8003394 <__aeabi_dsub+0x4b0>
 8003554:	001d      	movs	r5, r3
 8003556:	2400      	movs	r4, #0
 8003558:	2700      	movs	r7, #0
 800355a:	e657      	b.n	800320c <__aeabi_dsub+0x328>
 800355c:	465c      	mov	r4, fp
 800355e:	08d0      	lsrs	r0, r2, #3
 8003560:	e66a      	b.n	8003238 <__aeabi_dsub+0x354>
 8003562:	2b00      	cmp	r3, #0
 8003564:	d100      	bne.n	8003568 <__aeabi_dsub+0x684>
 8003566:	e737      	b.n	80033d8 <__aeabi_dsub+0x4f4>
 8003568:	4653      	mov	r3, sl
 800356a:	08c0      	lsrs	r0, r0, #3
 800356c:	0767      	lsls	r7, r4, #29
 800356e:	4307      	orrs	r7, r0
 8003570:	08e5      	lsrs	r5, r4, #3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d100      	bne.n	8003578 <__aeabi_dsub+0x694>
 8003576:	e5b1      	b.n	80030dc <__aeabi_dsub+0x1f8>
 8003578:	2380      	movs	r3, #128	@ 0x80
 800357a:	031b      	lsls	r3, r3, #12
 800357c:	421d      	tst	r5, r3
 800357e:	d008      	beq.n	8003592 <__aeabi_dsub+0x6ae>
 8003580:	4659      	mov	r1, fp
 8003582:	08c8      	lsrs	r0, r1, #3
 8003584:	4218      	tst	r0, r3
 8003586:	d104      	bne.n	8003592 <__aeabi_dsub+0x6ae>
 8003588:	08d2      	lsrs	r2, r2, #3
 800358a:	0749      	lsls	r1, r1, #29
 800358c:	430a      	orrs	r2, r1
 800358e:	0017      	movs	r7, r2
 8003590:	0005      	movs	r5, r0
 8003592:	0f7b      	lsrs	r3, r7, #29
 8003594:	00ff      	lsls	r7, r7, #3
 8003596:	08ff      	lsrs	r7, r7, #3
 8003598:	075b      	lsls	r3, r3, #29
 800359a:	431f      	orrs	r7, r3
 800359c:	e59e      	b.n	80030dc <__aeabi_dsub+0x1f8>
 800359e:	08c0      	lsrs	r0, r0, #3
 80035a0:	0763      	lsls	r3, r4, #29
 80035a2:	4318      	orrs	r0, r3
 80035a4:	08e5      	lsrs	r5, r4, #3
 80035a6:	2900      	cmp	r1, #0
 80035a8:	d053      	beq.n	8003652 <__aeabi_dsub+0x76e>
 80035aa:	2380      	movs	r3, #128	@ 0x80
 80035ac:	031b      	lsls	r3, r3, #12
 80035ae:	421d      	tst	r5, r3
 80035b0:	d00a      	beq.n	80035c8 <__aeabi_dsub+0x6e4>
 80035b2:	4659      	mov	r1, fp
 80035b4:	08cc      	lsrs	r4, r1, #3
 80035b6:	421c      	tst	r4, r3
 80035b8:	d106      	bne.n	80035c8 <__aeabi_dsub+0x6e4>
 80035ba:	2601      	movs	r6, #1
 80035bc:	4663      	mov	r3, ip
 80035be:	0025      	movs	r5, r4
 80035c0:	08d0      	lsrs	r0, r2, #3
 80035c2:	0749      	lsls	r1, r1, #29
 80035c4:	4308      	orrs	r0, r1
 80035c6:	401e      	ands	r6, r3
 80035c8:	0f47      	lsrs	r7, r0, #29
 80035ca:	00c0      	lsls	r0, r0, #3
 80035cc:	08c0      	lsrs	r0, r0, #3
 80035ce:	077f      	lsls	r7, r7, #29
 80035d0:	4307      	orrs	r7, r0
 80035d2:	e583      	b.n	80030dc <__aeabi_dsub+0x1f8>
 80035d4:	1883      	adds	r3, r0, r2
 80035d6:	4293      	cmp	r3, r2
 80035d8:	4192      	sbcs	r2, r2
 80035da:	445c      	add	r4, fp
 80035dc:	4252      	negs	r2, r2
 80035de:	18a5      	adds	r5, r4, r2
 80035e0:	022a      	lsls	r2, r5, #8
 80035e2:	d500      	bpl.n	80035e6 <__aeabi_dsub+0x702>
 80035e4:	e724      	b.n	8003430 <__aeabi_dsub+0x54c>
 80035e6:	076f      	lsls	r7, r5, #29
 80035e8:	08db      	lsrs	r3, r3, #3
 80035ea:	431f      	orrs	r7, r3
 80035ec:	08ed      	lsrs	r5, r5, #3
 80035ee:	2301      	movs	r3, #1
 80035f0:	e6d0      	b.n	8003394 <__aeabi_dsub+0x4b0>
 80035f2:	46c0      	nop			@ (mov r8, r8)
 80035f4:	000007ff 	.word	0x000007ff
 80035f8:	000007fe 	.word	0x000007fe
 80035fc:	ff7fffff 	.word	0xff7fffff
 8003600:	465b      	mov	r3, fp
 8003602:	08d2      	lsrs	r2, r2, #3
 8003604:	075f      	lsls	r7, r3, #29
 8003606:	4666      	mov	r6, ip
 8003608:	4317      	orrs	r7, r2
 800360a:	08dd      	lsrs	r5, r3, #3
 800360c:	e566      	b.n	80030dc <__aeabi_dsub+0x1f8>
 800360e:	0025      	movs	r5, r4
 8003610:	3b20      	subs	r3, #32
 8003612:	40dd      	lsrs	r5, r3
 8003614:	4663      	mov	r3, ip
 8003616:	2b20      	cmp	r3, #32
 8003618:	d005      	beq.n	8003626 <__aeabi_dsub+0x742>
 800361a:	2340      	movs	r3, #64	@ 0x40
 800361c:	4661      	mov	r1, ip
 800361e:	1a5b      	subs	r3, r3, r1
 8003620:	409c      	lsls	r4, r3
 8003622:	4320      	orrs	r0, r4
 8003624:	4680      	mov	r8, r0
 8003626:	4647      	mov	r7, r8
 8003628:	1e7b      	subs	r3, r7, #1
 800362a:	419f      	sbcs	r7, r3
 800362c:	432f      	orrs	r7, r5
 800362e:	e5a0      	b.n	8003172 <__aeabi_dsub+0x28e>
 8003630:	2120      	movs	r1, #32
 8003632:	2700      	movs	r7, #0
 8003634:	1a09      	subs	r1, r1, r0
 8003636:	e4d2      	b.n	8002fde <__aeabi_dsub+0xfa>
 8003638:	2f00      	cmp	r7, #0
 800363a:	d100      	bne.n	800363e <__aeabi_dsub+0x75a>
 800363c:	e713      	b.n	8003466 <__aeabi_dsub+0x582>
 800363e:	465c      	mov	r4, fp
 8003640:	0017      	movs	r7, r2
 8003642:	2500      	movs	r5, #0
 8003644:	e5f6      	b.n	8003234 <__aeabi_dsub+0x350>
 8003646:	08d7      	lsrs	r7, r2, #3
 8003648:	0749      	lsls	r1, r1, #29
 800364a:	2302      	movs	r3, #2
 800364c:	430f      	orrs	r7, r1
 800364e:	092d      	lsrs	r5, r5, #4
 8003650:	e6a0      	b.n	8003394 <__aeabi_dsub+0x4b0>
 8003652:	0007      	movs	r7, r0
 8003654:	e542      	b.n	80030dc <__aeabi_dsub+0x1f8>
 8003656:	465b      	mov	r3, fp
 8003658:	2601      	movs	r6, #1
 800365a:	075f      	lsls	r7, r3, #29
 800365c:	08dd      	lsrs	r5, r3, #3
 800365e:	4663      	mov	r3, ip
 8003660:	08d2      	lsrs	r2, r2, #3
 8003662:	4317      	orrs	r7, r2
 8003664:	401e      	ands	r6, r3
 8003666:	e539      	b.n	80030dc <__aeabi_dsub+0x1f8>
 8003668:	465b      	mov	r3, fp
 800366a:	08d2      	lsrs	r2, r2, #3
 800366c:	075f      	lsls	r7, r3, #29
 800366e:	4317      	orrs	r7, r2
 8003670:	08dd      	lsrs	r5, r3, #3
 8003672:	e533      	b.n	80030dc <__aeabi_dsub+0x1f8>
 8003674:	4a1e      	ldr	r2, [pc, #120]	@ (80036f0 <__aeabi_dsub+0x80c>)
 8003676:	08db      	lsrs	r3, r3, #3
 8003678:	4022      	ands	r2, r4
 800367a:	0757      	lsls	r7, r2, #29
 800367c:	0252      	lsls	r2, r2, #9
 800367e:	2501      	movs	r5, #1
 8003680:	431f      	orrs	r7, r3
 8003682:	0b14      	lsrs	r4, r2, #12
 8003684:	e5c2      	b.n	800320c <__aeabi_dsub+0x328>
 8003686:	000e      	movs	r6, r1
 8003688:	2001      	movs	r0, #1
 800368a:	e65f      	b.n	800334c <__aeabi_dsub+0x468>
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00d      	beq.n	80036ac <__aeabi_dsub+0x7c8>
 8003690:	464b      	mov	r3, r9
 8003692:	1b5b      	subs	r3, r3, r5
 8003694:	469c      	mov	ip, r3
 8003696:	2d00      	cmp	r5, #0
 8003698:	d100      	bne.n	800369c <__aeabi_dsub+0x7b8>
 800369a:	e548      	b.n	800312e <__aeabi_dsub+0x24a>
 800369c:	2701      	movs	r7, #1
 800369e:	2b38      	cmp	r3, #56	@ 0x38
 80036a0:	dd00      	ble.n	80036a4 <__aeabi_dsub+0x7c0>
 80036a2:	e566      	b.n	8003172 <__aeabi_dsub+0x28e>
 80036a4:	2380      	movs	r3, #128	@ 0x80
 80036a6:	041b      	lsls	r3, r3, #16
 80036a8:	431c      	orrs	r4, r3
 80036aa:	e550      	b.n	800314e <__aeabi_dsub+0x26a>
 80036ac:	1c6b      	adds	r3, r5, #1
 80036ae:	4d11      	ldr	r5, [pc, #68]	@ (80036f4 <__aeabi_dsub+0x810>)
 80036b0:	422b      	tst	r3, r5
 80036b2:	d000      	beq.n	80036b6 <__aeabi_dsub+0x7d2>
 80036b4:	e673      	b.n	800339e <__aeabi_dsub+0x4ba>
 80036b6:	4659      	mov	r1, fp
 80036b8:	0023      	movs	r3, r4
 80036ba:	4311      	orrs	r1, r2
 80036bc:	468a      	mov	sl, r1
 80036be:	4303      	orrs	r3, r0
 80036c0:	e600      	b.n	80032c4 <__aeabi_dsub+0x3e0>
 80036c2:	0767      	lsls	r7, r4, #29
 80036c4:	08c0      	lsrs	r0, r0, #3
 80036c6:	2300      	movs	r3, #0
 80036c8:	4307      	orrs	r7, r0
 80036ca:	08e5      	lsrs	r5, r4, #3
 80036cc:	e662      	b.n	8003394 <__aeabi_dsub+0x4b0>
 80036ce:	0764      	lsls	r4, r4, #29
 80036d0:	08ff      	lsrs	r7, r7, #3
 80036d2:	4327      	orrs	r7, r4
 80036d4:	0905      	lsrs	r5, r0, #4
 80036d6:	e65d      	b.n	8003394 <__aeabi_dsub+0x4b0>
 80036d8:	08d2      	lsrs	r2, r2, #3
 80036da:	0749      	lsls	r1, r1, #29
 80036dc:	4311      	orrs	r1, r2
 80036de:	000f      	movs	r7, r1
 80036e0:	2302      	movs	r3, #2
 80036e2:	092d      	lsrs	r5, r5, #4
 80036e4:	e656      	b.n	8003394 <__aeabi_dsub+0x4b0>
 80036e6:	0007      	movs	r7, r0
 80036e8:	e5a4      	b.n	8003234 <__aeabi_dsub+0x350>
 80036ea:	0038      	movs	r0, r7
 80036ec:	e48f      	b.n	800300e <__aeabi_dsub+0x12a>
 80036ee:	46c0      	nop			@ (mov r8, r8)
 80036f0:	ff7fffff 	.word	0xff7fffff
 80036f4:	000007fe 	.word	0x000007fe

080036f8 <__aeabi_dcmpun>:
 80036f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036fa:	46c6      	mov	lr, r8
 80036fc:	031e      	lsls	r6, r3, #12
 80036fe:	0b36      	lsrs	r6, r6, #12
 8003700:	46b0      	mov	r8, r6
 8003702:	4e0d      	ldr	r6, [pc, #52]	@ (8003738 <__aeabi_dcmpun+0x40>)
 8003704:	030c      	lsls	r4, r1, #12
 8003706:	004d      	lsls	r5, r1, #1
 8003708:	005f      	lsls	r7, r3, #1
 800370a:	b500      	push	{lr}
 800370c:	0b24      	lsrs	r4, r4, #12
 800370e:	0d6d      	lsrs	r5, r5, #21
 8003710:	0d7f      	lsrs	r7, r7, #21
 8003712:	42b5      	cmp	r5, r6
 8003714:	d00b      	beq.n	800372e <__aeabi_dcmpun+0x36>
 8003716:	4908      	ldr	r1, [pc, #32]	@ (8003738 <__aeabi_dcmpun+0x40>)
 8003718:	2000      	movs	r0, #0
 800371a:	428f      	cmp	r7, r1
 800371c:	d104      	bne.n	8003728 <__aeabi_dcmpun+0x30>
 800371e:	4646      	mov	r6, r8
 8003720:	4316      	orrs	r6, r2
 8003722:	0030      	movs	r0, r6
 8003724:	1e43      	subs	r3, r0, #1
 8003726:	4198      	sbcs	r0, r3
 8003728:	bc80      	pop	{r7}
 800372a:	46b8      	mov	r8, r7
 800372c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800372e:	4304      	orrs	r4, r0
 8003730:	2001      	movs	r0, #1
 8003732:	2c00      	cmp	r4, #0
 8003734:	d1f8      	bne.n	8003728 <__aeabi_dcmpun+0x30>
 8003736:	e7ee      	b.n	8003716 <__aeabi_dcmpun+0x1e>
 8003738:	000007ff 	.word	0x000007ff

0800373c <__aeabi_d2iz>:
 800373c:	000b      	movs	r3, r1
 800373e:	0002      	movs	r2, r0
 8003740:	b570      	push	{r4, r5, r6, lr}
 8003742:	4d16      	ldr	r5, [pc, #88]	@ (800379c <__aeabi_d2iz+0x60>)
 8003744:	030c      	lsls	r4, r1, #12
 8003746:	b082      	sub	sp, #8
 8003748:	0049      	lsls	r1, r1, #1
 800374a:	2000      	movs	r0, #0
 800374c:	9200      	str	r2, [sp, #0]
 800374e:	9301      	str	r3, [sp, #4]
 8003750:	0b24      	lsrs	r4, r4, #12
 8003752:	0d49      	lsrs	r1, r1, #21
 8003754:	0fde      	lsrs	r6, r3, #31
 8003756:	42a9      	cmp	r1, r5
 8003758:	dd04      	ble.n	8003764 <__aeabi_d2iz+0x28>
 800375a:	4811      	ldr	r0, [pc, #68]	@ (80037a0 <__aeabi_d2iz+0x64>)
 800375c:	4281      	cmp	r1, r0
 800375e:	dd03      	ble.n	8003768 <__aeabi_d2iz+0x2c>
 8003760:	4b10      	ldr	r3, [pc, #64]	@ (80037a4 <__aeabi_d2iz+0x68>)
 8003762:	18f0      	adds	r0, r6, r3
 8003764:	b002      	add	sp, #8
 8003766:	bd70      	pop	{r4, r5, r6, pc}
 8003768:	2080      	movs	r0, #128	@ 0x80
 800376a:	0340      	lsls	r0, r0, #13
 800376c:	4320      	orrs	r0, r4
 800376e:	4c0e      	ldr	r4, [pc, #56]	@ (80037a8 <__aeabi_d2iz+0x6c>)
 8003770:	1a64      	subs	r4, r4, r1
 8003772:	2c1f      	cmp	r4, #31
 8003774:	dd08      	ble.n	8003788 <__aeabi_d2iz+0x4c>
 8003776:	4b0d      	ldr	r3, [pc, #52]	@ (80037ac <__aeabi_d2iz+0x70>)
 8003778:	1a5b      	subs	r3, r3, r1
 800377a:	40d8      	lsrs	r0, r3
 800377c:	0003      	movs	r3, r0
 800377e:	4258      	negs	r0, r3
 8003780:	2e00      	cmp	r6, #0
 8003782:	d1ef      	bne.n	8003764 <__aeabi_d2iz+0x28>
 8003784:	0018      	movs	r0, r3
 8003786:	e7ed      	b.n	8003764 <__aeabi_d2iz+0x28>
 8003788:	4b09      	ldr	r3, [pc, #36]	@ (80037b0 <__aeabi_d2iz+0x74>)
 800378a:	9a00      	ldr	r2, [sp, #0]
 800378c:	469c      	mov	ip, r3
 800378e:	0003      	movs	r3, r0
 8003790:	4461      	add	r1, ip
 8003792:	408b      	lsls	r3, r1
 8003794:	40e2      	lsrs	r2, r4
 8003796:	4313      	orrs	r3, r2
 8003798:	e7f1      	b.n	800377e <__aeabi_d2iz+0x42>
 800379a:	46c0      	nop			@ (mov r8, r8)
 800379c:	000003fe 	.word	0x000003fe
 80037a0:	0000041d 	.word	0x0000041d
 80037a4:	7fffffff 	.word	0x7fffffff
 80037a8:	00000433 	.word	0x00000433
 80037ac:	00000413 	.word	0x00000413
 80037b0:	fffffbed 	.word	0xfffffbed

080037b4 <__aeabi_i2d>:
 80037b4:	b570      	push	{r4, r5, r6, lr}
 80037b6:	2800      	cmp	r0, #0
 80037b8:	d016      	beq.n	80037e8 <__aeabi_i2d+0x34>
 80037ba:	17c3      	asrs	r3, r0, #31
 80037bc:	18c5      	adds	r5, r0, r3
 80037be:	405d      	eors	r5, r3
 80037c0:	0fc4      	lsrs	r4, r0, #31
 80037c2:	0028      	movs	r0, r5
 80037c4:	f000 f912 	bl	80039ec <__clzsi2>
 80037c8:	4b10      	ldr	r3, [pc, #64]	@ (800380c <__aeabi_i2d+0x58>)
 80037ca:	1a1b      	subs	r3, r3, r0
 80037cc:	055b      	lsls	r3, r3, #21
 80037ce:	0d5b      	lsrs	r3, r3, #21
 80037d0:	280a      	cmp	r0, #10
 80037d2:	dc14      	bgt.n	80037fe <__aeabi_i2d+0x4a>
 80037d4:	0002      	movs	r2, r0
 80037d6:	002e      	movs	r6, r5
 80037d8:	3215      	adds	r2, #21
 80037da:	4096      	lsls	r6, r2
 80037dc:	220b      	movs	r2, #11
 80037de:	1a12      	subs	r2, r2, r0
 80037e0:	40d5      	lsrs	r5, r2
 80037e2:	032d      	lsls	r5, r5, #12
 80037e4:	0b2d      	lsrs	r5, r5, #12
 80037e6:	e003      	b.n	80037f0 <__aeabi_i2d+0x3c>
 80037e8:	2400      	movs	r4, #0
 80037ea:	2300      	movs	r3, #0
 80037ec:	2500      	movs	r5, #0
 80037ee:	2600      	movs	r6, #0
 80037f0:	051b      	lsls	r3, r3, #20
 80037f2:	432b      	orrs	r3, r5
 80037f4:	07e4      	lsls	r4, r4, #31
 80037f6:	4323      	orrs	r3, r4
 80037f8:	0030      	movs	r0, r6
 80037fa:	0019      	movs	r1, r3
 80037fc:	bd70      	pop	{r4, r5, r6, pc}
 80037fe:	380b      	subs	r0, #11
 8003800:	4085      	lsls	r5, r0
 8003802:	032d      	lsls	r5, r5, #12
 8003804:	2600      	movs	r6, #0
 8003806:	0b2d      	lsrs	r5, r5, #12
 8003808:	e7f2      	b.n	80037f0 <__aeabi_i2d+0x3c>
 800380a:	46c0      	nop			@ (mov r8, r8)
 800380c:	0000041e 	.word	0x0000041e

08003810 <__aeabi_ui2d>:
 8003810:	b510      	push	{r4, lr}
 8003812:	1e04      	subs	r4, r0, #0
 8003814:	d010      	beq.n	8003838 <__aeabi_ui2d+0x28>
 8003816:	f000 f8e9 	bl	80039ec <__clzsi2>
 800381a:	4b0e      	ldr	r3, [pc, #56]	@ (8003854 <__aeabi_ui2d+0x44>)
 800381c:	1a1b      	subs	r3, r3, r0
 800381e:	055b      	lsls	r3, r3, #21
 8003820:	0d5b      	lsrs	r3, r3, #21
 8003822:	280a      	cmp	r0, #10
 8003824:	dc0f      	bgt.n	8003846 <__aeabi_ui2d+0x36>
 8003826:	220b      	movs	r2, #11
 8003828:	0021      	movs	r1, r4
 800382a:	1a12      	subs	r2, r2, r0
 800382c:	40d1      	lsrs	r1, r2
 800382e:	3015      	adds	r0, #21
 8003830:	030a      	lsls	r2, r1, #12
 8003832:	4084      	lsls	r4, r0
 8003834:	0b12      	lsrs	r2, r2, #12
 8003836:	e001      	b.n	800383c <__aeabi_ui2d+0x2c>
 8003838:	2300      	movs	r3, #0
 800383a:	2200      	movs	r2, #0
 800383c:	051b      	lsls	r3, r3, #20
 800383e:	4313      	orrs	r3, r2
 8003840:	0020      	movs	r0, r4
 8003842:	0019      	movs	r1, r3
 8003844:	bd10      	pop	{r4, pc}
 8003846:	0022      	movs	r2, r4
 8003848:	380b      	subs	r0, #11
 800384a:	4082      	lsls	r2, r0
 800384c:	0312      	lsls	r2, r2, #12
 800384e:	2400      	movs	r4, #0
 8003850:	0b12      	lsrs	r2, r2, #12
 8003852:	e7f3      	b.n	800383c <__aeabi_ui2d+0x2c>
 8003854:	0000041e 	.word	0x0000041e

08003858 <__aeabi_f2d>:
 8003858:	b570      	push	{r4, r5, r6, lr}
 800385a:	0242      	lsls	r2, r0, #9
 800385c:	0043      	lsls	r3, r0, #1
 800385e:	0fc4      	lsrs	r4, r0, #31
 8003860:	20fe      	movs	r0, #254	@ 0xfe
 8003862:	0e1b      	lsrs	r3, r3, #24
 8003864:	1c59      	adds	r1, r3, #1
 8003866:	0a55      	lsrs	r5, r2, #9
 8003868:	4208      	tst	r0, r1
 800386a:	d00c      	beq.n	8003886 <__aeabi_f2d+0x2e>
 800386c:	21e0      	movs	r1, #224	@ 0xe0
 800386e:	0089      	lsls	r1, r1, #2
 8003870:	468c      	mov	ip, r1
 8003872:	076d      	lsls	r5, r5, #29
 8003874:	0b12      	lsrs	r2, r2, #12
 8003876:	4463      	add	r3, ip
 8003878:	051b      	lsls	r3, r3, #20
 800387a:	4313      	orrs	r3, r2
 800387c:	07e4      	lsls	r4, r4, #31
 800387e:	4323      	orrs	r3, r4
 8003880:	0028      	movs	r0, r5
 8003882:	0019      	movs	r1, r3
 8003884:	bd70      	pop	{r4, r5, r6, pc}
 8003886:	2b00      	cmp	r3, #0
 8003888:	d114      	bne.n	80038b4 <__aeabi_f2d+0x5c>
 800388a:	2d00      	cmp	r5, #0
 800388c:	d01b      	beq.n	80038c6 <__aeabi_f2d+0x6e>
 800388e:	0028      	movs	r0, r5
 8003890:	f000 f8ac 	bl	80039ec <__clzsi2>
 8003894:	280a      	cmp	r0, #10
 8003896:	dc1c      	bgt.n	80038d2 <__aeabi_f2d+0x7a>
 8003898:	230b      	movs	r3, #11
 800389a:	002a      	movs	r2, r5
 800389c:	1a1b      	subs	r3, r3, r0
 800389e:	40da      	lsrs	r2, r3
 80038a0:	0003      	movs	r3, r0
 80038a2:	3315      	adds	r3, #21
 80038a4:	409d      	lsls	r5, r3
 80038a6:	4b0e      	ldr	r3, [pc, #56]	@ (80038e0 <__aeabi_f2d+0x88>)
 80038a8:	0312      	lsls	r2, r2, #12
 80038aa:	1a1b      	subs	r3, r3, r0
 80038ac:	055b      	lsls	r3, r3, #21
 80038ae:	0b12      	lsrs	r2, r2, #12
 80038b0:	0d5b      	lsrs	r3, r3, #21
 80038b2:	e7e1      	b.n	8003878 <__aeabi_f2d+0x20>
 80038b4:	2d00      	cmp	r5, #0
 80038b6:	d009      	beq.n	80038cc <__aeabi_f2d+0x74>
 80038b8:	0b13      	lsrs	r3, r2, #12
 80038ba:	2280      	movs	r2, #128	@ 0x80
 80038bc:	0312      	lsls	r2, r2, #12
 80038be:	431a      	orrs	r2, r3
 80038c0:	076d      	lsls	r5, r5, #29
 80038c2:	4b08      	ldr	r3, [pc, #32]	@ (80038e4 <__aeabi_f2d+0x8c>)
 80038c4:	e7d8      	b.n	8003878 <__aeabi_f2d+0x20>
 80038c6:	2300      	movs	r3, #0
 80038c8:	2200      	movs	r2, #0
 80038ca:	e7d5      	b.n	8003878 <__aeabi_f2d+0x20>
 80038cc:	2200      	movs	r2, #0
 80038ce:	4b05      	ldr	r3, [pc, #20]	@ (80038e4 <__aeabi_f2d+0x8c>)
 80038d0:	e7d2      	b.n	8003878 <__aeabi_f2d+0x20>
 80038d2:	0003      	movs	r3, r0
 80038d4:	002a      	movs	r2, r5
 80038d6:	3b0b      	subs	r3, #11
 80038d8:	409a      	lsls	r2, r3
 80038da:	2500      	movs	r5, #0
 80038dc:	e7e3      	b.n	80038a6 <__aeabi_f2d+0x4e>
 80038de:	46c0      	nop			@ (mov r8, r8)
 80038e0:	00000389 	.word	0x00000389
 80038e4:	000007ff 	.word	0x000007ff

080038e8 <__aeabi_d2f>:
 80038e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038ea:	004b      	lsls	r3, r1, #1
 80038ec:	030f      	lsls	r7, r1, #12
 80038ee:	0d5b      	lsrs	r3, r3, #21
 80038f0:	4c3a      	ldr	r4, [pc, #232]	@ (80039dc <__aeabi_d2f+0xf4>)
 80038f2:	0f45      	lsrs	r5, r0, #29
 80038f4:	b083      	sub	sp, #12
 80038f6:	0a7f      	lsrs	r7, r7, #9
 80038f8:	1c5e      	adds	r6, r3, #1
 80038fa:	432f      	orrs	r7, r5
 80038fc:	9000      	str	r0, [sp, #0]
 80038fe:	9101      	str	r1, [sp, #4]
 8003900:	0fca      	lsrs	r2, r1, #31
 8003902:	00c5      	lsls	r5, r0, #3
 8003904:	4226      	tst	r6, r4
 8003906:	d00b      	beq.n	8003920 <__aeabi_d2f+0x38>
 8003908:	4935      	ldr	r1, [pc, #212]	@ (80039e0 <__aeabi_d2f+0xf8>)
 800390a:	185c      	adds	r4, r3, r1
 800390c:	2cfe      	cmp	r4, #254	@ 0xfe
 800390e:	dd13      	ble.n	8003938 <__aeabi_d2f+0x50>
 8003910:	20ff      	movs	r0, #255	@ 0xff
 8003912:	2300      	movs	r3, #0
 8003914:	05c0      	lsls	r0, r0, #23
 8003916:	4318      	orrs	r0, r3
 8003918:	07d2      	lsls	r2, r2, #31
 800391a:	4310      	orrs	r0, r2
 800391c:	b003      	add	sp, #12
 800391e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003920:	433d      	orrs	r5, r7
 8003922:	2b00      	cmp	r3, #0
 8003924:	d101      	bne.n	800392a <__aeabi_d2f+0x42>
 8003926:	2000      	movs	r0, #0
 8003928:	e7f4      	b.n	8003914 <__aeabi_d2f+0x2c>
 800392a:	2d00      	cmp	r5, #0
 800392c:	d0f0      	beq.n	8003910 <__aeabi_d2f+0x28>
 800392e:	2380      	movs	r3, #128	@ 0x80
 8003930:	03db      	lsls	r3, r3, #15
 8003932:	20ff      	movs	r0, #255	@ 0xff
 8003934:	433b      	orrs	r3, r7
 8003936:	e7ed      	b.n	8003914 <__aeabi_d2f+0x2c>
 8003938:	2c00      	cmp	r4, #0
 800393a:	dd0c      	ble.n	8003956 <__aeabi_d2f+0x6e>
 800393c:	9b00      	ldr	r3, [sp, #0]
 800393e:	00ff      	lsls	r7, r7, #3
 8003940:	019b      	lsls	r3, r3, #6
 8003942:	1e58      	subs	r0, r3, #1
 8003944:	4183      	sbcs	r3, r0
 8003946:	0f69      	lsrs	r1, r5, #29
 8003948:	433b      	orrs	r3, r7
 800394a:	430b      	orrs	r3, r1
 800394c:	0759      	lsls	r1, r3, #29
 800394e:	d127      	bne.n	80039a0 <__aeabi_d2f+0xb8>
 8003950:	08db      	lsrs	r3, r3, #3
 8003952:	b2e0      	uxtb	r0, r4
 8003954:	e7de      	b.n	8003914 <__aeabi_d2f+0x2c>
 8003956:	0021      	movs	r1, r4
 8003958:	3117      	adds	r1, #23
 800395a:	db31      	blt.n	80039c0 <__aeabi_d2f+0xd8>
 800395c:	2180      	movs	r1, #128	@ 0x80
 800395e:	201e      	movs	r0, #30
 8003960:	0409      	lsls	r1, r1, #16
 8003962:	4339      	orrs	r1, r7
 8003964:	1b00      	subs	r0, r0, r4
 8003966:	281f      	cmp	r0, #31
 8003968:	dd2d      	ble.n	80039c6 <__aeabi_d2f+0xde>
 800396a:	2602      	movs	r6, #2
 800396c:	4276      	negs	r6, r6
 800396e:	1b34      	subs	r4, r6, r4
 8003970:	000e      	movs	r6, r1
 8003972:	40e6      	lsrs	r6, r4
 8003974:	0034      	movs	r4, r6
 8003976:	2820      	cmp	r0, #32
 8003978:	d004      	beq.n	8003984 <__aeabi_d2f+0x9c>
 800397a:	481a      	ldr	r0, [pc, #104]	@ (80039e4 <__aeabi_d2f+0xfc>)
 800397c:	4684      	mov	ip, r0
 800397e:	4463      	add	r3, ip
 8003980:	4099      	lsls	r1, r3
 8003982:	430d      	orrs	r5, r1
 8003984:	002b      	movs	r3, r5
 8003986:	1e59      	subs	r1, r3, #1
 8003988:	418b      	sbcs	r3, r1
 800398a:	4323      	orrs	r3, r4
 800398c:	0759      	lsls	r1, r3, #29
 800398e:	d003      	beq.n	8003998 <__aeabi_d2f+0xb0>
 8003990:	210f      	movs	r1, #15
 8003992:	4019      	ands	r1, r3
 8003994:	2904      	cmp	r1, #4
 8003996:	d10b      	bne.n	80039b0 <__aeabi_d2f+0xc8>
 8003998:	019b      	lsls	r3, r3, #6
 800399a:	2000      	movs	r0, #0
 800399c:	0a5b      	lsrs	r3, r3, #9
 800399e:	e7b9      	b.n	8003914 <__aeabi_d2f+0x2c>
 80039a0:	210f      	movs	r1, #15
 80039a2:	4019      	ands	r1, r3
 80039a4:	2904      	cmp	r1, #4
 80039a6:	d104      	bne.n	80039b2 <__aeabi_d2f+0xca>
 80039a8:	019b      	lsls	r3, r3, #6
 80039aa:	0a5b      	lsrs	r3, r3, #9
 80039ac:	b2e0      	uxtb	r0, r4
 80039ae:	e7b1      	b.n	8003914 <__aeabi_d2f+0x2c>
 80039b0:	2400      	movs	r4, #0
 80039b2:	3304      	adds	r3, #4
 80039b4:	0159      	lsls	r1, r3, #5
 80039b6:	d5f7      	bpl.n	80039a8 <__aeabi_d2f+0xc0>
 80039b8:	3401      	adds	r4, #1
 80039ba:	2300      	movs	r3, #0
 80039bc:	b2e0      	uxtb	r0, r4
 80039be:	e7a9      	b.n	8003914 <__aeabi_d2f+0x2c>
 80039c0:	2000      	movs	r0, #0
 80039c2:	2300      	movs	r3, #0
 80039c4:	e7a6      	b.n	8003914 <__aeabi_d2f+0x2c>
 80039c6:	4c08      	ldr	r4, [pc, #32]	@ (80039e8 <__aeabi_d2f+0x100>)
 80039c8:	191c      	adds	r4, r3, r4
 80039ca:	002b      	movs	r3, r5
 80039cc:	40a5      	lsls	r5, r4
 80039ce:	40c3      	lsrs	r3, r0
 80039d0:	40a1      	lsls	r1, r4
 80039d2:	1e68      	subs	r0, r5, #1
 80039d4:	4185      	sbcs	r5, r0
 80039d6:	4329      	orrs	r1, r5
 80039d8:	430b      	orrs	r3, r1
 80039da:	e7d7      	b.n	800398c <__aeabi_d2f+0xa4>
 80039dc:	000007fe 	.word	0x000007fe
 80039e0:	fffffc80 	.word	0xfffffc80
 80039e4:	fffffca2 	.word	0xfffffca2
 80039e8:	fffffc82 	.word	0xfffffc82

080039ec <__clzsi2>:
 80039ec:	211c      	movs	r1, #28
 80039ee:	2301      	movs	r3, #1
 80039f0:	041b      	lsls	r3, r3, #16
 80039f2:	4298      	cmp	r0, r3
 80039f4:	d301      	bcc.n	80039fa <__clzsi2+0xe>
 80039f6:	0c00      	lsrs	r0, r0, #16
 80039f8:	3910      	subs	r1, #16
 80039fa:	0a1b      	lsrs	r3, r3, #8
 80039fc:	4298      	cmp	r0, r3
 80039fe:	d301      	bcc.n	8003a04 <__clzsi2+0x18>
 8003a00:	0a00      	lsrs	r0, r0, #8
 8003a02:	3908      	subs	r1, #8
 8003a04:	091b      	lsrs	r3, r3, #4
 8003a06:	4298      	cmp	r0, r3
 8003a08:	d301      	bcc.n	8003a0e <__clzsi2+0x22>
 8003a0a:	0900      	lsrs	r0, r0, #4
 8003a0c:	3904      	subs	r1, #4
 8003a0e:	a202      	add	r2, pc, #8	@ (adr r2, 8003a18 <__clzsi2+0x2c>)
 8003a10:	5c10      	ldrb	r0, [r2, r0]
 8003a12:	1840      	adds	r0, r0, r1
 8003a14:	4770      	bx	lr
 8003a16:	46c0      	nop			@ (mov r8, r8)
 8003a18:	02020304 	.word	0x02020304
 8003a1c:	01010101 	.word	0x01010101
	...

08003a28 <__clzdi2>:
 8003a28:	b510      	push	{r4, lr}
 8003a2a:	2900      	cmp	r1, #0
 8003a2c:	d103      	bne.n	8003a36 <__clzdi2+0xe>
 8003a2e:	f7ff ffdd 	bl	80039ec <__clzsi2>
 8003a32:	3020      	adds	r0, #32
 8003a34:	e002      	b.n	8003a3c <__clzdi2+0x14>
 8003a36:	0008      	movs	r0, r1
 8003a38:	f7ff ffd8 	bl	80039ec <__clzsi2>
 8003a3c:	bd10      	pop	{r4, pc}
 8003a3e:	46c0      	nop			@ (mov r8, r8)

08003a40 <drawPixel>:
extern uint8_t _rowstart;       ///< Some displays need this changed to offset
extern uint8_t _xstart;
extern uint8_t _ystart;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 8003a40:	b590      	push	{r4, r7, lr}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	0004      	movs	r4, r0
 8003a48:	0008      	movs	r0, r1
 8003a4a:	0011      	movs	r1, r2
 8003a4c:	1dbb      	adds	r3, r7, #6
 8003a4e:	1c22      	adds	r2, r4, #0
 8003a50:	801a      	strh	r2, [r3, #0]
 8003a52:	1d3b      	adds	r3, r7, #4
 8003a54:	1c02      	adds	r2, r0, #0
 8003a56:	801a      	strh	r2, [r3, #0]
 8003a58:	1cbb      	adds	r3, r7, #2
 8003a5a:	1c0a      	adds	r2, r1, #0
 8003a5c:	801a      	strh	r2, [r3, #0]
	ST7735_DrawPixel(y,x, color);
 8003a5e:	1d3b      	adds	r3, r7, #4
 8003a60:	8818      	ldrh	r0, [r3, #0]
 8003a62:	1dbb      	adds	r3, r7, #6
 8003a64:	8819      	ldrh	r1, [r3, #0]
 8003a66:	1cbb      	adds	r3, r7, #2
 8003a68:	881b      	ldrh	r3, [r3, #0]
 8003a6a:	001a      	movs	r2, r3
 8003a6c:	f000 fefa 	bl	8004864 <ST7735_DrawPixel>
}
 8003a70:	46c0      	nop			@ (mov r8, r8)
 8003a72:	46bd      	mov	sp, r7
 8003a74:	b003      	add	sp, #12
 8003a76:	bd90      	pop	{r4, r7, pc}

08003a78 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8003a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a7a:	46c6      	mov	lr, r8
 8003a7c:	b500      	push	{lr}
 8003a7e:	b090      	sub	sp, #64	@ 0x40
 8003a80:	af04      	add	r7, sp, #16
 8003a82:	468c      	mov	ip, r1
 8003a84:	0016      	movs	r6, r2
 8003a86:	0019      	movs	r1, r3
 8003a88:	221e      	movs	r2, #30
 8003a8a:	18ba      	adds	r2, r7, r2
 8003a8c:	1c03      	adds	r3, r0, #0
 8003a8e:	8013      	strh	r3, [r2, #0]
 8003a90:	231c      	movs	r3, #28
 8003a92:	18fb      	adds	r3, r7, r3
 8003a94:	4662      	mov	r2, ip
 8003a96:	801a      	strh	r2, [r3, #0]
 8003a98:	201a      	movs	r0, #26
 8003a9a:	183b      	adds	r3, r7, r0
 8003a9c:	1c32      	adds	r2, r6, #0
 8003a9e:	801a      	strh	r2, [r3, #0]
 8003aa0:	2018      	movs	r0, #24
 8003aa2:	183b      	adds	r3, r7, r0
 8003aa4:	1c0a      	adds	r2, r1, #0
 8003aa6:	801a      	strh	r2, [r3, #0]
 8003aa8:	466b      	mov	r3, sp
 8003aaa:	4698      	mov	r8, r3
	uint16_t pallette[] = {color};
 8003aac:	230c      	movs	r3, #12
 8003aae:	0001      	movs	r1, r0
 8003ab0:	185e      	adds	r6, r3, r1
 8003ab2:	19f2      	adds	r2, r6, r7
 8003ab4:	2030      	movs	r0, #48	@ 0x30
 8003ab6:	1846      	adds	r6, r0, r1
 8003ab8:	19f3      	adds	r3, r6, r7
 8003aba:	881b      	ldrh	r3, [r3, #0]
 8003abc:	8013      	strh	r3, [r2, #0]
	    uint16_t pixels[w*h][2];
 8003abe:	201a      	movs	r0, #26
 8003ac0:	183b      	adds	r3, r7, r0
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	5e9b      	ldrsh	r3, [r3, r2]
 8003ac6:	187a      	adds	r2, r7, r1
 8003ac8:	2000      	movs	r0, #0
 8003aca:	5e12      	ldrsh	r2, [r2, r0]
 8003acc:	4353      	muls	r3, r2
 8003ace:	1e5a      	subs	r2, r3, #1
 8003ad0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ad2:	001a      	movs	r2, r3
 8003ad4:	60ba      	str	r2, [r7, #8]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	60fa      	str	r2, [r7, #12]
 8003ada:	68b8      	ldr	r0, [r7, #8]
 8003adc:	68f9      	ldr	r1, [r7, #12]
 8003ade:	0002      	movs	r2, r0
 8003ae0:	0ed2      	lsrs	r2, r2, #27
 8003ae2:	000e      	movs	r6, r1
 8003ae4:	0176      	lsls	r6, r6, #5
 8003ae6:	617e      	str	r6, [r7, #20]
 8003ae8:	697e      	ldr	r6, [r7, #20]
 8003aea:	4316      	orrs	r6, r2
 8003aec:	617e      	str	r6, [r7, #20]
 8003aee:	0002      	movs	r2, r0
 8003af0:	0152      	lsls	r2, r2, #5
 8003af2:	613a      	str	r2, [r7, #16]
 8003af4:	001a      	movs	r2, r3
 8003af6:	603a      	str	r2, [r7, #0]
 8003af8:	2200      	movs	r2, #0
 8003afa:	607a      	str	r2, [r7, #4]
 8003afc:	6838      	ldr	r0, [r7, #0]
 8003afe:	6879      	ldr	r1, [r7, #4]
 8003b00:	0002      	movs	r2, r0
 8003b02:	0ed2      	lsrs	r2, r2, #27
 8003b04:	000e      	movs	r6, r1
 8003b06:	0175      	lsls	r5, r6, #5
 8003b08:	4315      	orrs	r5, r2
 8003b0a:	0002      	movs	r2, r0
 8003b0c:	0154      	lsls	r4, r2, #5
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	3307      	adds	r3, #7
 8003b12:	08db      	lsrs	r3, r3, #3
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	466a      	mov	r2, sp
 8003b18:	1ad2      	subs	r2, r2, r3
 8003b1a:	4695      	mov	sp, r2
 8003b1c:	ab04      	add	r3, sp, #16
 8003b1e:	3301      	adds	r3, #1
 8003b20:	085b      	lsrs	r3, r3, #1
 8003b22:	005b      	lsls	r3, r3, #1
 8003b24:	62bb      	str	r3, [r7, #40]	@ 0x28

	    pixels[0][0] = 0;
 8003b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b28:	2200      	movs	r2, #0
 8003b2a:	801a      	strh	r2, [r3, #0]
	    pixels[0][1] = w*h;
 8003b2c:	201a      	movs	r0, #26
 8003b2e:	183b      	adds	r3, r7, r0
 8003b30:	881b      	ldrh	r3, [r3, #0]
 8003b32:	2118      	movs	r1, #24
 8003b34:	187a      	adds	r2, r7, r1
 8003b36:	8812      	ldrh	r2, [r2, #0]
 8003b38:	4353      	muls	r3, r2
 8003b3a:	b29a      	uxth	r2, r3
 8003b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b3e:	805a      	strh	r2, [r3, #2]
	    drawImage(pixels, pallette, x, y, w, h, 1);
 8003b40:	221e      	movs	r2, #30
 8003b42:	18bb      	adds	r3, r7, r2
 8003b44:	881c      	ldrh	r4, [r3, #0]
 8003b46:	231c      	movs	r3, #28
 8003b48:	18fb      	adds	r3, r7, r3
 8003b4a:	881d      	ldrh	r5, [r3, #0]
 8003b4c:	183b      	adds	r3, r7, r0
 8003b4e:	881b      	ldrh	r3, [r3, #0]
 8003b50:	0008      	movs	r0, r1
 8003b52:	187a      	adds	r2, r7, r1
 8003b54:	8812      	ldrh	r2, [r2, #0]
 8003b56:	210c      	movs	r1, #12
 8003b58:	1809      	adds	r1, r1, r0
 8003b5a:	19c9      	adds	r1, r1, r7
 8003b5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b5e:	2601      	movs	r6, #1
 8003b60:	46b4      	mov	ip, r6
 8003b62:	4666      	mov	r6, ip
 8003b64:	9602      	str	r6, [sp, #8]
 8003b66:	9201      	str	r2, [sp, #4]
 8003b68:	9300      	str	r3, [sp, #0]
 8003b6a:	002b      	movs	r3, r5
 8003b6c:	0022      	movs	r2, r4
 8003b6e:	f000 fbc5 	bl	80042fc <drawImage>
 8003b72:	46c5      	mov	sp, r8

	//ST7735_FillRectangle(x, y, w, h, color);
}
 8003b74:	46c0      	nop			@ (mov r8, r8)
 8003b76:	46bd      	mov	sp, r7
 8003b78:	b00c      	add	sp, #48	@ 0x30
 8003b7a:	bc80      	pop	{r7}
 8003b7c:	46b8      	mov	r8, r7
 8003b7e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003b80 <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8003b80:	b590      	push	{r4, r7, lr}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	0004      	movs	r4, r0
 8003b88:	0008      	movs	r0, r1
 8003b8a:	0011      	movs	r1, r2
 8003b8c:	1dbb      	adds	r3, r7, #6
 8003b8e:	1c22      	adds	r2, r4, #0
 8003b90:	801a      	strh	r2, [r3, #0]
 8003b92:	1d3b      	adds	r3, r7, #4
 8003b94:	1c02      	adds	r2, r0, #0
 8003b96:	801a      	strh	r2, [r3, #0]
 8003b98:	1cbb      	adds	r3, r7, #2
 8003b9a:	1c0a      	adds	r2, r1, #0
 8003b9c:	801a      	strh	r2, [r3, #0]
    drawPixel(x, y, color);
 8003b9e:	1cbb      	adds	r3, r7, #2
 8003ba0:	881a      	ldrh	r2, [r3, #0]
 8003ba2:	1d3b      	adds	r3, r7, #4
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	5e59      	ldrsh	r1, [r3, r1]
 8003ba8:	1dbb      	adds	r3, r7, #6
 8003baa:	2000      	movs	r0, #0
 8003bac:	5e1b      	ldrsh	r3, [r3, r0]
 8003bae:	0018      	movs	r0, r3
 8003bb0:	f7ff ff46 	bl	8003a40 <drawPixel>
}
 8003bb4:	46c0      	nop			@ (mov r8, r8)
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	b003      	add	sp, #12
 8003bba:	bd90      	pop	{r4, r7, pc}

08003bbc <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8003bbc:	b5b0      	push	{r4, r5, r7, lr}
 8003bbe:	b088      	sub	sp, #32
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	0005      	movs	r5, r0
 8003bc4:	000c      	movs	r4, r1
 8003bc6:	0010      	movs	r0, r2
 8003bc8:	0019      	movs	r1, r3
 8003bca:	1dbb      	adds	r3, r7, #6
 8003bcc:	1c2a      	adds	r2, r5, #0
 8003bce:	801a      	strh	r2, [r3, #0]
 8003bd0:	1d3b      	adds	r3, r7, #4
 8003bd2:	1c22      	adds	r2, r4, #0
 8003bd4:	801a      	strh	r2, [r3, #0]
 8003bd6:	1cbb      	adds	r3, r7, #2
 8003bd8:	1c02      	adds	r2, r0, #0
 8003bda:	801a      	strh	r2, [r3, #0]
 8003bdc:	003b      	movs	r3, r7
 8003bde:	1c0a      	adds	r2, r1, #0
 8003be0:	801a      	strh	r2, [r3, #0]
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8003be2:	003b      	movs	r3, r7
 8003be4:	2200      	movs	r2, #0
 8003be6:	5e9a      	ldrsh	r2, [r3, r2]
 8003be8:	1d3b      	adds	r3, r7, #4
 8003bea:	2100      	movs	r1, #0
 8003bec:	5e5b      	ldrsh	r3, [r3, r1]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	17d9      	asrs	r1, r3, #31
 8003bf2:	185a      	adds	r2, r3, r1
 8003bf4:	404a      	eors	r2, r1
 8003bf6:	1cbb      	adds	r3, r7, #2
 8003bf8:	2100      	movs	r1, #0
 8003bfa:	5e59      	ldrsh	r1, [r3, r1]
 8003bfc:	1dbb      	adds	r3, r7, #6
 8003bfe:	2000      	movs	r0, #0
 8003c00:	5e1b      	ldrsh	r3, [r3, r0]
 8003c02:	1acb      	subs	r3, r1, r3
 8003c04:	17d9      	asrs	r1, r3, #31
 8003c06:	185b      	adds	r3, r3, r1
 8003c08:	404b      	eors	r3, r1
 8003c0a:	2101      	movs	r1, #1
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	dc01      	bgt.n	8003c14 <writeLine+0x58>
 8003c10:	2300      	movs	r3, #0
 8003c12:	1c19      	adds	r1, r3, #0
 8003c14:	b2ca      	uxtb	r2, r1
 8003c16:	211a      	movs	r1, #26
 8003c18:	187b      	adds	r3, r7, r1
 8003c1a:	801a      	strh	r2, [r3, #0]
    if (steep) {
 8003c1c:	187b      	adds	r3, r7, r1
 8003c1e:	2200      	movs	r2, #0
 8003c20:	5e9b      	ldrsh	r3, [r3, r2]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d019      	beq.n	8003c5a <writeLine+0x9e>
        _swap_int16_t(x0, y0);
 8003c26:	2118      	movs	r1, #24
 8003c28:	187b      	adds	r3, r7, r1
 8003c2a:	1dba      	adds	r2, r7, #6
 8003c2c:	8812      	ldrh	r2, [r2, #0]
 8003c2e:	801a      	strh	r2, [r3, #0]
 8003c30:	1dbb      	adds	r3, r7, #6
 8003c32:	1d3a      	adds	r2, r7, #4
 8003c34:	8812      	ldrh	r2, [r2, #0]
 8003c36:	801a      	strh	r2, [r3, #0]
 8003c38:	1d3b      	adds	r3, r7, #4
 8003c3a:	187a      	adds	r2, r7, r1
 8003c3c:	8812      	ldrh	r2, [r2, #0]
 8003c3e:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(x1, y1);
 8003c40:	2116      	movs	r1, #22
 8003c42:	187b      	adds	r3, r7, r1
 8003c44:	1cba      	adds	r2, r7, #2
 8003c46:	8812      	ldrh	r2, [r2, #0]
 8003c48:	801a      	strh	r2, [r3, #0]
 8003c4a:	1cbb      	adds	r3, r7, #2
 8003c4c:	003a      	movs	r2, r7
 8003c4e:	8812      	ldrh	r2, [r2, #0]
 8003c50:	801a      	strh	r2, [r3, #0]
 8003c52:	003b      	movs	r3, r7
 8003c54:	187a      	adds	r2, r7, r1
 8003c56:	8812      	ldrh	r2, [r2, #0]
 8003c58:	801a      	strh	r2, [r3, #0]
    }

    if (x0 > x1) {
 8003c5a:	1dba      	adds	r2, r7, #6
 8003c5c:	1cbb      	adds	r3, r7, #2
 8003c5e:	2100      	movs	r1, #0
 8003c60:	5e52      	ldrsh	r2, [r2, r1]
 8003c62:	2100      	movs	r1, #0
 8003c64:	5e5b      	ldrsh	r3, [r3, r1]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	dd19      	ble.n	8003c9e <writeLine+0xe2>
        _swap_int16_t(x0, x1);
 8003c6a:	2114      	movs	r1, #20
 8003c6c:	187b      	adds	r3, r7, r1
 8003c6e:	1dba      	adds	r2, r7, #6
 8003c70:	8812      	ldrh	r2, [r2, #0]
 8003c72:	801a      	strh	r2, [r3, #0]
 8003c74:	1dbb      	adds	r3, r7, #6
 8003c76:	1cba      	adds	r2, r7, #2
 8003c78:	8812      	ldrh	r2, [r2, #0]
 8003c7a:	801a      	strh	r2, [r3, #0]
 8003c7c:	1cbb      	adds	r3, r7, #2
 8003c7e:	187a      	adds	r2, r7, r1
 8003c80:	8812      	ldrh	r2, [r2, #0]
 8003c82:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(y0, y1);
 8003c84:	2112      	movs	r1, #18
 8003c86:	187b      	adds	r3, r7, r1
 8003c88:	1d3a      	adds	r2, r7, #4
 8003c8a:	8812      	ldrh	r2, [r2, #0]
 8003c8c:	801a      	strh	r2, [r3, #0]
 8003c8e:	1d3b      	adds	r3, r7, #4
 8003c90:	003a      	movs	r2, r7
 8003c92:	8812      	ldrh	r2, [r2, #0]
 8003c94:	801a      	strh	r2, [r3, #0]
 8003c96:	003b      	movs	r3, r7
 8003c98:	187a      	adds	r2, r7, r1
 8003c9a:	8812      	ldrh	r2, [r2, #0]
 8003c9c:	801a      	strh	r2, [r3, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 8003c9e:	1cbb      	adds	r3, r7, #2
 8003ca0:	881a      	ldrh	r2, [r3, #0]
 8003ca2:	1dbb      	adds	r3, r7, #6
 8003ca4:	881b      	ldrh	r3, [r3, #0]
 8003ca6:	1ad3      	subs	r3, r2, r3
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	2010      	movs	r0, #16
 8003cac:	183b      	adds	r3, r7, r0
 8003cae:	801a      	strh	r2, [r3, #0]
    dy = abs(y1 - y0);
 8003cb0:	003b      	movs	r3, r7
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	5e9a      	ldrsh	r2, [r3, r2]
 8003cb6:	1d3b      	adds	r3, r7, #4
 8003cb8:	2100      	movs	r1, #0
 8003cba:	5e5b      	ldrsh	r3, [r3, r1]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	17d9      	asrs	r1, r3, #31
 8003cc0:	185a      	adds	r2, r3, r1
 8003cc2:	404a      	eors	r2, r1
 8003cc4:	230e      	movs	r3, #14
 8003cc6:	18fb      	adds	r3, r7, r3
 8003cc8:	801a      	strh	r2, [r3, #0]

    int16_t err = dx / 2;
 8003cca:	231e      	movs	r3, #30
 8003ccc:	18fa      	adds	r2, r7, r3
 8003cce:	183b      	adds	r3, r7, r0
 8003cd0:	2100      	movs	r1, #0
 8003cd2:	5e5b      	ldrsh	r3, [r3, r1]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	da00      	bge.n	8003cda <writeLine+0x11e>
 8003cd8:	3301      	adds	r3, #1
 8003cda:	105b      	asrs	r3, r3, #1
 8003cdc:	8013      	strh	r3, [r2, #0]
    int16_t ystep;

    if (y0 < y1) {
 8003cde:	1d3a      	adds	r2, r7, #4
 8003ce0:	003b      	movs	r3, r7
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	5e52      	ldrsh	r2, [r2, r1]
 8003ce6:	2100      	movs	r1, #0
 8003ce8:	5e5b      	ldrsh	r3, [r3, r1]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	da04      	bge.n	8003cf8 <writeLine+0x13c>
        ystep = 1;
 8003cee:	231c      	movs	r3, #28
 8003cf0:	18fb      	adds	r3, r7, r3
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	801a      	strh	r2, [r3, #0]
 8003cf6:	e04d      	b.n	8003d94 <writeLine+0x1d8>
    } else {
        ystep = -1;
 8003cf8:	231c      	movs	r3, #28
 8003cfa:	18fb      	adds	r3, r7, r3
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	4252      	negs	r2, r2
 8003d00:	801a      	strh	r2, [r3, #0]
    }

    for (; x0<=x1; x0++) {
 8003d02:	e047      	b.n	8003d94 <writeLine+0x1d8>
        if (steep) {
 8003d04:	231a      	movs	r3, #26
 8003d06:	18fb      	adds	r3, r7, r3
 8003d08:	2200      	movs	r2, #0
 8003d0a:	5e9b      	ldrsh	r3, [r3, r2]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d00c      	beq.n	8003d2a <writeLine+0x16e>
            writePixel(y0, x0, color);
 8003d10:	2330      	movs	r3, #48	@ 0x30
 8003d12:	18fb      	adds	r3, r7, r3
 8003d14:	881a      	ldrh	r2, [r3, #0]
 8003d16:	1dbb      	adds	r3, r7, #6
 8003d18:	2100      	movs	r1, #0
 8003d1a:	5e59      	ldrsh	r1, [r3, r1]
 8003d1c:	1d3b      	adds	r3, r7, #4
 8003d1e:	2000      	movs	r0, #0
 8003d20:	5e1b      	ldrsh	r3, [r3, r0]
 8003d22:	0018      	movs	r0, r3
 8003d24:	f7ff ff2c 	bl	8003b80 <writePixel>
 8003d28:	e00b      	b.n	8003d42 <writeLine+0x186>
        } else {
            writePixel(x0, y0, color);
 8003d2a:	2330      	movs	r3, #48	@ 0x30
 8003d2c:	18fb      	adds	r3, r7, r3
 8003d2e:	881a      	ldrh	r2, [r3, #0]
 8003d30:	1d3b      	adds	r3, r7, #4
 8003d32:	2100      	movs	r1, #0
 8003d34:	5e59      	ldrsh	r1, [r3, r1]
 8003d36:	1dbb      	adds	r3, r7, #6
 8003d38:	2000      	movs	r0, #0
 8003d3a:	5e1b      	ldrsh	r3, [r3, r0]
 8003d3c:	0018      	movs	r0, r3
 8003d3e:	f7ff ff1f 	bl	8003b80 <writePixel>
        }
        err -= dy;
 8003d42:	211e      	movs	r1, #30
 8003d44:	187b      	adds	r3, r7, r1
 8003d46:	881a      	ldrh	r2, [r3, #0]
 8003d48:	230e      	movs	r3, #14
 8003d4a:	18fb      	adds	r3, r7, r3
 8003d4c:	881b      	ldrh	r3, [r3, #0]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	b29a      	uxth	r2, r3
 8003d52:	187b      	adds	r3, r7, r1
 8003d54:	801a      	strh	r2, [r3, #0]
        if (err < 0) {
 8003d56:	187b      	adds	r3, r7, r1
 8003d58:	2200      	movs	r2, #0
 8003d5a:	5e9b      	ldrsh	r3, [r3, r2]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	da11      	bge.n	8003d84 <writeLine+0x1c8>
            y0 += ystep;
 8003d60:	1d3b      	adds	r3, r7, #4
 8003d62:	881a      	ldrh	r2, [r3, #0]
 8003d64:	231c      	movs	r3, #28
 8003d66:	18fb      	adds	r3, r7, r3
 8003d68:	881b      	ldrh	r3, [r3, #0]
 8003d6a:	18d3      	adds	r3, r2, r3
 8003d6c:	b29a      	uxth	r2, r3
 8003d6e:	1d3b      	adds	r3, r7, #4
 8003d70:	801a      	strh	r2, [r3, #0]
            err += dx;
 8003d72:	187b      	adds	r3, r7, r1
 8003d74:	881a      	ldrh	r2, [r3, #0]
 8003d76:	2310      	movs	r3, #16
 8003d78:	18fb      	adds	r3, r7, r3
 8003d7a:	881b      	ldrh	r3, [r3, #0]
 8003d7c:	18d3      	adds	r3, r2, r3
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	187b      	adds	r3, r7, r1
 8003d82:	801a      	strh	r2, [r3, #0]
    for (; x0<=x1; x0++) {
 8003d84:	1dbb      	adds	r3, r7, #6
 8003d86:	2200      	movs	r2, #0
 8003d88:	5e9b      	ldrsh	r3, [r3, r2]
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	3301      	adds	r3, #1
 8003d8e:	b29a      	uxth	r2, r3
 8003d90:	1dbb      	adds	r3, r7, #6
 8003d92:	801a      	strh	r2, [r3, #0]
 8003d94:	1dba      	adds	r2, r7, #6
 8003d96:	1cbb      	adds	r3, r7, #2
 8003d98:	2100      	movs	r1, #0
 8003d9a:	5e52      	ldrsh	r2, [r2, r1]
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	5e5b      	ldrsh	r3, [r3, r1]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	ddaf      	ble.n	8003d04 <writeLine+0x148>
        }
    }
}
 8003da4:	46c0      	nop			@ (mov r8, r8)
 8003da6:	46c0      	nop			@ (mov r8, r8)
 8003da8:	46bd      	mov	sp, r7
 8003daa:	b008      	add	sp, #32
 8003dac:	bdb0      	pop	{r4, r5, r7, pc}

08003dae <drawFastVLine>:

void  drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8003dae:	b5b0      	push	{r4, r5, r7, lr}
 8003db0:	b084      	sub	sp, #16
 8003db2:	af02      	add	r7, sp, #8
 8003db4:	0005      	movs	r5, r0
 8003db6:	000c      	movs	r4, r1
 8003db8:	0010      	movs	r0, r2
 8003dba:	0019      	movs	r1, r3
 8003dbc:	1dbb      	adds	r3, r7, #6
 8003dbe:	1c2a      	adds	r2, r5, #0
 8003dc0:	801a      	strh	r2, [r3, #0]
 8003dc2:	1d3b      	adds	r3, r7, #4
 8003dc4:	1c22      	adds	r2, r4, #0
 8003dc6:	801a      	strh	r2, [r3, #0]
 8003dc8:	1cbb      	adds	r3, r7, #2
 8003dca:	1c02      	adds	r2, r0, #0
 8003dcc:	801a      	strh	r2, [r3, #0]
 8003dce:	003b      	movs	r3, r7
 8003dd0:	1c0a      	adds	r2, r1, #0
 8003dd2:	801a      	strh	r2, [r3, #0]
	writeLine(x, y, x, y + h - 1, color);
 8003dd4:	1d3b      	adds	r3, r7, #4
 8003dd6:	881a      	ldrh	r2, [r3, #0]
 8003dd8:	1cbb      	adds	r3, r7, #2
 8003dda:	881b      	ldrh	r3, [r3, #0]
 8003ddc:	18d3      	adds	r3, r2, r3
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	3b01      	subs	r3, #1
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	b21c      	sxth	r4, r3
 8003de6:	1dbb      	adds	r3, r7, #6
 8003de8:	2200      	movs	r2, #0
 8003dea:	5e9a      	ldrsh	r2, [r3, r2]
 8003dec:	1d3b      	adds	r3, r7, #4
 8003dee:	2100      	movs	r1, #0
 8003df0:	5e59      	ldrsh	r1, [r3, r1]
 8003df2:	1dbb      	adds	r3, r7, #6
 8003df4:	2000      	movs	r0, #0
 8003df6:	5e18      	ldrsh	r0, [r3, r0]
 8003df8:	003b      	movs	r3, r7
 8003dfa:	881b      	ldrh	r3, [r3, #0]
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	0023      	movs	r3, r4
 8003e00:	f7ff fedc 	bl	8003bbc <writeLine>
}
 8003e04:	46c0      	nop			@ (mov r8, r8)
 8003e06:	46bd      	mov	sp, r7
 8003e08:	b002      	add	sp, #8
 8003e0a:	bdb0      	pop	{r4, r5, r7, pc}

08003e0c <drawFastHLine>:
void  drawFastHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8003e0c:	b5b0      	push	{r4, r5, r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af02      	add	r7, sp, #8
 8003e12:	0005      	movs	r5, r0
 8003e14:	000c      	movs	r4, r1
 8003e16:	0010      	movs	r0, r2
 8003e18:	0019      	movs	r1, r3
 8003e1a:	1dbb      	adds	r3, r7, #6
 8003e1c:	1c2a      	adds	r2, r5, #0
 8003e1e:	801a      	strh	r2, [r3, #0]
 8003e20:	1d3b      	adds	r3, r7, #4
 8003e22:	1c22      	adds	r2, r4, #0
 8003e24:	801a      	strh	r2, [r3, #0]
 8003e26:	1cbb      	adds	r3, r7, #2
 8003e28:	1c02      	adds	r2, r0, #0
 8003e2a:	801a      	strh	r2, [r3, #0]
 8003e2c:	003b      	movs	r3, r7
 8003e2e:	1c0a      	adds	r2, r1, #0
 8003e30:	801a      	strh	r2, [r3, #0]
	writeLine(x, y, x + w - 1, y, color);
 8003e32:	1dbb      	adds	r3, r7, #6
 8003e34:	881a      	ldrh	r2, [r3, #0]
 8003e36:	1cbb      	adds	r3, r7, #2
 8003e38:	881b      	ldrh	r3, [r3, #0]
 8003e3a:	18d3      	adds	r3, r2, r3
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	b21a      	sxth	r2, r3
 8003e44:	1d3b      	adds	r3, r7, #4
 8003e46:	2400      	movs	r4, #0
 8003e48:	5f1c      	ldrsh	r4, [r3, r4]
 8003e4a:	1d3b      	adds	r3, r7, #4
 8003e4c:	2100      	movs	r1, #0
 8003e4e:	5e59      	ldrsh	r1, [r3, r1]
 8003e50:	1dbb      	adds	r3, r7, #6
 8003e52:	2000      	movs	r0, #0
 8003e54:	5e18      	ldrsh	r0, [r3, r0]
 8003e56:	003b      	movs	r3, r7
 8003e58:	881b      	ldrh	r3, [r3, #0]
 8003e5a:	9300      	str	r3, [sp, #0]
 8003e5c:	0023      	movs	r3, r4
 8003e5e:	f7ff fead 	bl	8003bbc <writeLine>
}
 8003e62:	46c0      	nop			@ (mov r8, r8)
 8003e64:	46bd      	mov	sp, r7
 8003e66:	b002      	add	sp, #8
 8003e68:	bdb0      	pop	{r4, r5, r7, pc}

08003e6a <drawLine>:

void drawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8003e6a:	b5b0      	push	{r4, r5, r7, lr}
 8003e6c:	b086      	sub	sp, #24
 8003e6e:	af02      	add	r7, sp, #8
 8003e70:	0005      	movs	r5, r0
 8003e72:	000c      	movs	r4, r1
 8003e74:	0010      	movs	r0, r2
 8003e76:	0019      	movs	r1, r3
 8003e78:	1dbb      	adds	r3, r7, #6
 8003e7a:	1c2a      	adds	r2, r5, #0
 8003e7c:	801a      	strh	r2, [r3, #0]
 8003e7e:	1d3b      	adds	r3, r7, #4
 8003e80:	1c22      	adds	r2, r4, #0
 8003e82:	801a      	strh	r2, [r3, #0]
 8003e84:	1cbb      	adds	r3, r7, #2
 8003e86:	1c02      	adds	r2, r0, #0
 8003e88:	801a      	strh	r2, [r3, #0]
 8003e8a:	003b      	movs	r3, r7
 8003e8c:	1c0a      	adds	r2, r1, #0
 8003e8e:	801a      	strh	r2, [r3, #0]
    if(x0 == x1){
 8003e90:	1dba      	adds	r2, r7, #6
 8003e92:	1cbb      	adds	r3, r7, #2
 8003e94:	2100      	movs	r1, #0
 8003e96:	5e52      	ldrsh	r2, [r2, r1]
 8003e98:	2100      	movs	r1, #0
 8003e9a:	5e5b      	ldrsh	r3, [r3, r1]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d12a      	bne.n	8003ef6 <drawLine+0x8c>
        if(y0 > y1) _swap_int16_t(y0, y1);
 8003ea0:	1d3a      	adds	r2, r7, #4
 8003ea2:	003b      	movs	r3, r7
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	5e52      	ldrsh	r2, [r2, r1]
 8003ea8:	2100      	movs	r1, #0
 8003eaa:	5e5b      	ldrsh	r3, [r3, r1]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	dd0c      	ble.n	8003eca <drawLine+0x60>
 8003eb0:	210c      	movs	r1, #12
 8003eb2:	187b      	adds	r3, r7, r1
 8003eb4:	1d3a      	adds	r2, r7, #4
 8003eb6:	8812      	ldrh	r2, [r2, #0]
 8003eb8:	801a      	strh	r2, [r3, #0]
 8003eba:	1d3b      	adds	r3, r7, #4
 8003ebc:	003a      	movs	r2, r7
 8003ebe:	8812      	ldrh	r2, [r2, #0]
 8003ec0:	801a      	strh	r2, [r3, #0]
 8003ec2:	003b      	movs	r3, r7
 8003ec4:	187a      	adds	r2, r7, r1
 8003ec6:	8812      	ldrh	r2, [r2, #0]
 8003ec8:	801a      	strh	r2, [r3, #0]
        drawFastVLine(x0, y0, y1 - y0 + 1, color);
 8003eca:	003b      	movs	r3, r7
 8003ecc:	881a      	ldrh	r2, [r3, #0]
 8003ece:	1d3b      	adds	r3, r7, #4
 8003ed0:	881b      	ldrh	r3, [r3, #0]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	b21a      	sxth	r2, r3
 8003edc:	2320      	movs	r3, #32
 8003ede:	18fb      	adds	r3, r7, r3
 8003ee0:	881c      	ldrh	r4, [r3, #0]
 8003ee2:	1d3b      	adds	r3, r7, #4
 8003ee4:	2100      	movs	r1, #0
 8003ee6:	5e59      	ldrsh	r1, [r3, r1]
 8003ee8:	1dbb      	adds	r3, r7, #6
 8003eea:	2000      	movs	r0, #0
 8003eec:	5e18      	ldrsh	r0, [r3, r0]
 8003eee:	0023      	movs	r3, r4
 8003ef0:	f7ff ff5d 	bl	8003dae <drawFastVLine>
        if(x0 > x1) _swap_int16_t(x0, x1);
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
    } else {
        writeLine(x0, y0, x1, y1, color);
    }
}
 8003ef4:	e045      	b.n	8003f82 <drawLine+0x118>
    } else if(y0 == y1){
 8003ef6:	1d3a      	adds	r2, r7, #4
 8003ef8:	003b      	movs	r3, r7
 8003efa:	2100      	movs	r1, #0
 8003efc:	5e52      	ldrsh	r2, [r2, r1]
 8003efe:	2100      	movs	r1, #0
 8003f00:	5e5b      	ldrsh	r3, [r3, r1]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d12a      	bne.n	8003f5c <drawLine+0xf2>
        if(x0 > x1) _swap_int16_t(x0, x1);
 8003f06:	1dba      	adds	r2, r7, #6
 8003f08:	1cbb      	adds	r3, r7, #2
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	5e52      	ldrsh	r2, [r2, r1]
 8003f0e:	2100      	movs	r1, #0
 8003f10:	5e5b      	ldrsh	r3, [r3, r1]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	dd0c      	ble.n	8003f30 <drawLine+0xc6>
 8003f16:	210e      	movs	r1, #14
 8003f18:	187b      	adds	r3, r7, r1
 8003f1a:	1dba      	adds	r2, r7, #6
 8003f1c:	8812      	ldrh	r2, [r2, #0]
 8003f1e:	801a      	strh	r2, [r3, #0]
 8003f20:	1dbb      	adds	r3, r7, #6
 8003f22:	1cba      	adds	r2, r7, #2
 8003f24:	8812      	ldrh	r2, [r2, #0]
 8003f26:	801a      	strh	r2, [r3, #0]
 8003f28:	1cbb      	adds	r3, r7, #2
 8003f2a:	187a      	adds	r2, r7, r1
 8003f2c:	8812      	ldrh	r2, [r2, #0]
 8003f2e:	801a      	strh	r2, [r3, #0]
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
 8003f30:	1cbb      	adds	r3, r7, #2
 8003f32:	881a      	ldrh	r2, [r3, #0]
 8003f34:	1dbb      	adds	r3, r7, #6
 8003f36:	881b      	ldrh	r3, [r3, #0]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	b21a      	sxth	r2, r3
 8003f42:	2320      	movs	r3, #32
 8003f44:	18fb      	adds	r3, r7, r3
 8003f46:	881c      	ldrh	r4, [r3, #0]
 8003f48:	1d3b      	adds	r3, r7, #4
 8003f4a:	2100      	movs	r1, #0
 8003f4c:	5e59      	ldrsh	r1, [r3, r1]
 8003f4e:	1dbb      	adds	r3, r7, #6
 8003f50:	2000      	movs	r0, #0
 8003f52:	5e18      	ldrsh	r0, [r3, r0]
 8003f54:	0023      	movs	r3, r4
 8003f56:	f7ff ff59 	bl	8003e0c <drawFastHLine>
}
 8003f5a:	e012      	b.n	8003f82 <drawLine+0x118>
        writeLine(x0, y0, x1, y1, color);
 8003f5c:	003b      	movs	r3, r7
 8003f5e:	2400      	movs	r4, #0
 8003f60:	5f1c      	ldrsh	r4, [r3, r4]
 8003f62:	1cbb      	adds	r3, r7, #2
 8003f64:	2200      	movs	r2, #0
 8003f66:	5e9a      	ldrsh	r2, [r3, r2]
 8003f68:	1d3b      	adds	r3, r7, #4
 8003f6a:	2100      	movs	r1, #0
 8003f6c:	5e59      	ldrsh	r1, [r3, r1]
 8003f6e:	1dbb      	adds	r3, r7, #6
 8003f70:	2000      	movs	r0, #0
 8003f72:	5e18      	ldrsh	r0, [r3, r0]
 8003f74:	2320      	movs	r3, #32
 8003f76:	18fb      	adds	r3, r7, r3
 8003f78:	881b      	ldrh	r3, [r3, #0]
 8003f7a:	9300      	str	r3, [sp, #0]
 8003f7c:	0023      	movs	r3, r4
 8003f7e:	f7ff fe1d 	bl	8003bbc <writeLine>
}
 8003f82:	46c0      	nop			@ (mov r8, r8)
 8003f84:	46bd      	mov	sp, r7
 8003f86:	b004      	add	sp, #16
 8003f88:	bdb0      	pop	{r4, r5, r7, pc}

08003f8a <drawString>:
void drawString(int16_t x, int16_t y, char* c, int16_t textColor, int16_t bgColor, uint8_t size, uint8_t spacing)
{
 8003f8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f8c:	b089      	sub	sp, #36	@ 0x24
 8003f8e:	af02      	add	r7, sp, #8
 8003f90:	0004      	movs	r4, r0
 8003f92:	0008      	movs	r0, r1
 8003f94:	60ba      	str	r2, [r7, #8]
 8003f96:	0019      	movs	r1, r3
 8003f98:	230e      	movs	r3, #14
 8003f9a:	18fb      	adds	r3, r7, r3
 8003f9c:	1c22      	adds	r2, r4, #0
 8003f9e:	801a      	strh	r2, [r3, #0]
 8003fa0:	230c      	movs	r3, #12
 8003fa2:	18fb      	adds	r3, r7, r3
 8003fa4:	1c02      	adds	r2, r0, #0
 8003fa6:	801a      	strh	r2, [r3, #0]
 8003fa8:	1dbb      	adds	r3, r7, #6
 8003faa:	1c0a      	adds	r2, r1, #0
 8003fac:	801a      	strh	r2, [r3, #0]
	uint16_t i =0;
 8003fae:	2316      	movs	r3, #22
 8003fb0:	18fb      	adds	r3, r7, r3
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	801a      	strh	r2, [r3, #0]

	while(c[i])
 8003fb6:	e03f      	b.n	8004038 <drawString+0xae>
	{
		drawChar(x, y, c[i], textColor, bgColor, size);
 8003fb8:	2516      	movs	r5, #22
 8003fba:	197b      	adds	r3, r7, r5
 8003fbc:	881b      	ldrh	r3, [r3, #0]
 8003fbe:	68ba      	ldr	r2, [r7, #8]
 8003fc0:	18d3      	adds	r3, r2, r3
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	469c      	mov	ip, r3
 8003fc6:	1dbb      	adds	r3, r7, #6
 8003fc8:	2400      	movs	r4, #0
 8003fca:	5f1c      	ldrsh	r4, [r3, r4]
 8003fcc:	230c      	movs	r3, #12
 8003fce:	18fb      	adds	r3, r7, r3
 8003fd0:	2100      	movs	r1, #0
 8003fd2:	5e59      	ldrsh	r1, [r3, r1]
 8003fd4:	260e      	movs	r6, #14
 8003fd6:	19bb      	adds	r3, r7, r6
 8003fd8:	2000      	movs	r0, #0
 8003fda:	5e18      	ldrsh	r0, [r3, r0]
 8003fdc:	232c      	movs	r3, #44	@ 0x2c
 8003fde:	2208      	movs	r2, #8
 8003fe0:	189b      	adds	r3, r3, r2
 8003fe2:	19db      	adds	r3, r3, r7
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	9301      	str	r3, [sp, #4]
 8003fe8:	2328      	movs	r3, #40	@ 0x28
 8003fea:	189b      	adds	r3, r3, r2
 8003fec:	19db      	adds	r3, r3, r7
 8003fee:	2200      	movs	r2, #0
 8003ff0:	5e9b      	ldrsh	r3, [r3, r2]
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	0023      	movs	r3, r4
 8003ff6:	4662      	mov	r2, ip
 8003ff8:	f000 f82c 	bl	8004054 <drawChar>
		x+=(size*6)+spacing;
 8003ffc:	232c      	movs	r3, #44	@ 0x2c
 8003ffe:	2108      	movs	r1, #8
 8004000:	185b      	adds	r3, r3, r1
 8004002:	19db      	adds	r3, r3, r7
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	b29b      	uxth	r3, r3
 8004008:	1c1a      	adds	r2, r3, #0
 800400a:	1c13      	adds	r3, r2, #0
 800400c:	18db      	adds	r3, r3, r3
 800400e:	189b      	adds	r3, r3, r2
 8004010:	18db      	adds	r3, r3, r3
 8004012:	b29a      	uxth	r2, r3
 8004014:	2330      	movs	r3, #48	@ 0x30
 8004016:	185b      	adds	r3, r3, r1
 8004018:	19db      	adds	r3, r3, r7
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	b29b      	uxth	r3, r3
 800401e:	18d3      	adds	r3, r2, r3
 8004020:	b29a      	uxth	r2, r3
 8004022:	19bb      	adds	r3, r7, r6
 8004024:	881b      	ldrh	r3, [r3, #0]
 8004026:	18d3      	adds	r3, r2, r3
 8004028:	b29a      	uxth	r2, r3
 800402a:	19bb      	adds	r3, r7, r6
 800402c:	801a      	strh	r2, [r3, #0]
		i++;
 800402e:	197b      	adds	r3, r7, r5
 8004030:	881a      	ldrh	r2, [r3, #0]
 8004032:	197b      	adds	r3, r7, r5
 8004034:	3201      	adds	r2, #1
 8004036:	801a      	strh	r2, [r3, #0]
	while(c[i])
 8004038:	2316      	movs	r3, #22
 800403a:	18fb      	adds	r3, r7, r3
 800403c:	881b      	ldrh	r3, [r3, #0]
 800403e:	68ba      	ldr	r2, [r7, #8]
 8004040:	18d3      	adds	r3, r2, r3
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d1b7      	bne.n	8003fb8 <drawString+0x2e>
	}
}
 8004048:	46c0      	nop			@ (mov r8, r8)
 800404a:	46c0      	nop			@ (mov r8, r8)
 800404c:	46bd      	mov	sp, r7
 800404e:	b007      	add	sp, #28
 8004050:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004054 <drawChar>:
void drawChar(int16_t x, int16_t y, char c, int16_t textColor, int16_t bgColor, uint8_t size){
 8004054:	b5b0      	push	{r4, r5, r7, lr}
 8004056:	b088      	sub	sp, #32
 8004058:	af02      	add	r7, sp, #8
 800405a:	0005      	movs	r5, r0
 800405c:	000c      	movs	r4, r1
 800405e:	0010      	movs	r0, r2
 8004060:	0019      	movs	r1, r3
 8004062:	1dbb      	adds	r3, r7, #6
 8004064:	1c2a      	adds	r2, r5, #0
 8004066:	801a      	strh	r2, [r3, #0]
 8004068:	1d3b      	adds	r3, r7, #4
 800406a:	1c22      	adds	r2, r4, #0
 800406c:	801a      	strh	r2, [r3, #0]
 800406e:	1cfb      	adds	r3, r7, #3
 8004070:	1c02      	adds	r2, r0, #0
 8004072:	701a      	strb	r2, [r3, #0]
 8004074:	003b      	movs	r3, r7
 8004076:	1c0a      	adds	r2, r1, #0
 8004078:	801a      	strh	r2, [r3, #0]
     //(y >= _height))           //||
     //((x + 5 * size - 1) < 0) ||
     //((y + 8 * size - 1) < 0))
   // return;

  for (i=0; i<6; i++ ) {
 800407a:	2300      	movs	r3, #0
 800407c:	613b      	str	r3, [r7, #16]
 800407e:	e0bd      	b.n	80041fc <drawChar+0x1a8>
    if ((i) == 5)
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	2b05      	cmp	r3, #5
 8004084:	d104      	bne.n	8004090 <drawChar+0x3c>
      line = 0x0;
 8004086:	2317      	movs	r3, #23
 8004088:	18fb      	adds	r3, r7, r3
 800408a:	2200      	movs	r2, #0
 800408c:	701a      	strb	r2, [r3, #0]
 800408e:	e00b      	b.n	80040a8 <drawChar+0x54>
    else
      line = Font[(c*5)+(i)];
 8004090:	1cfb      	adds	r3, r7, #3
 8004092:	781a      	ldrb	r2, [r3, #0]
 8004094:	0013      	movs	r3, r2
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	189a      	adds	r2, r3, r2
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	18d2      	adds	r2, r2, r3
 800409e:	2317      	movs	r3, #23
 80040a0:	18fb      	adds	r3, r7, r3
 80040a2:	495b      	ldr	r1, [pc, #364]	@ (8004210 <drawChar+0x1bc>)
 80040a4:	5c8a      	ldrb	r2, [r1, r2]
 80040a6:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 80040a8:	2300      	movs	r3, #0
 80040aa:	60fb      	str	r3, [r7, #12]
 80040ac:	e09f      	b.n	80041ee <drawChar+0x19a>
      if (line & 0x1) {
 80040ae:	2317      	movs	r3, #23
 80040b0:	18fb      	adds	r3, r7, r3
 80040b2:	781b      	ldrb	r3, [r3, #0]
 80040b4:	2201      	movs	r2, #1
 80040b6:	4013      	ands	r3, r2
 80040b8:	d043      	beq.n	8004142 <drawChar+0xee>
        if (size == 1)
 80040ba:	232c      	movs	r3, #44	@ 0x2c
 80040bc:	18fb      	adds	r3, r7, r3
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d115      	bne.n	80040f0 <drawChar+0x9c>
          writePixel(x+(i), y+(7-j), textColor);
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	b29a      	uxth	r2, r3
 80040c8:	1dbb      	adds	r3, r7, #6
 80040ca:	881b      	ldrh	r3, [r3, #0]
 80040cc:	18d3      	adds	r3, r2, r3
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	b218      	sxth	r0, r3
 80040d2:	1d3b      	adds	r3, r7, #4
 80040d4:	881a      	ldrh	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	b29b      	uxth	r3, r3
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	b29b      	uxth	r3, r3
 80040de:	3307      	adds	r3, #7
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	b219      	sxth	r1, r3
 80040e4:	003b      	movs	r3, r7
 80040e6:	881b      	ldrh	r3, [r3, #0]
 80040e8:	001a      	movs	r2, r3
 80040ea:	f7ff fd49 	bl	8003b80 <writePixel>
 80040ee:	e075      	b.n	80041dc <drawChar+0x188>
        else {
          fillRect(x+((i)*size), y+((7-j)*size), size, size, textColor);
 80040f0:	212c      	movs	r1, #44	@ 0x2c
 80040f2:	187b      	adds	r3, r7, r1
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	693a      	ldr	r2, [r7, #16]
 80040fa:	b292      	uxth	r2, r2
 80040fc:	4353      	muls	r3, r2
 80040fe:	b29a      	uxth	r2, r3
 8004100:	1dbb      	adds	r3, r7, #6
 8004102:	881b      	ldrh	r3, [r3, #0]
 8004104:	18d3      	adds	r3, r2, r3
 8004106:	b29b      	uxth	r3, r3
 8004108:	b218      	sxth	r0, r3
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2207      	movs	r2, #7
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	b29b      	uxth	r3, r3
 8004112:	000c      	movs	r4, r1
 8004114:	187a      	adds	r2, r7, r1
 8004116:	7812      	ldrb	r2, [r2, #0]
 8004118:	b292      	uxth	r2, r2
 800411a:	4353      	muls	r3, r2
 800411c:	b29a      	uxth	r2, r3
 800411e:	1d3b      	adds	r3, r7, #4
 8004120:	881b      	ldrh	r3, [r3, #0]
 8004122:	18d3      	adds	r3, r2, r3
 8004124:	b29b      	uxth	r3, r3
 8004126:	b219      	sxth	r1, r3
 8004128:	193b      	adds	r3, r7, r4
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	b21a      	sxth	r2, r3
 800412e:	193b      	adds	r3, r7, r4
 8004130:	781b      	ldrb	r3, [r3, #0]
 8004132:	b21c      	sxth	r4, r3
 8004134:	003b      	movs	r3, r7
 8004136:	881b      	ldrh	r3, [r3, #0]
 8004138:	9300      	str	r3, [sp, #0]
 800413a:	0023      	movs	r3, r4
 800413c:	f7ff fc9c 	bl	8003a78 <fillRect>
 8004140:	e04c      	b.n	80041dc <drawChar+0x188>
        }
      } else if (bgColor != textColor) {
 8004142:	2428      	movs	r4, #40	@ 0x28
 8004144:	193b      	adds	r3, r7, r4
 8004146:	0039      	movs	r1, r7
 8004148:	2200      	movs	r2, #0
 800414a:	5e9a      	ldrsh	r2, [r3, r2]
 800414c:	2300      	movs	r3, #0
 800414e:	5ecb      	ldrsh	r3, [r1, r3]
 8004150:	429a      	cmp	r2, r3
 8004152:	d043      	beq.n	80041dc <drawChar+0x188>
        if (size == 1) // default size
 8004154:	232c      	movs	r3, #44	@ 0x2c
 8004156:	18fb      	adds	r3, r7, r3
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	2b01      	cmp	r3, #1
 800415c:	d115      	bne.n	800418a <drawChar+0x136>
          writePixel(x+(i), y+(7-j), bgColor);
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	b29a      	uxth	r2, r3
 8004162:	1dbb      	adds	r3, r7, #6
 8004164:	881b      	ldrh	r3, [r3, #0]
 8004166:	18d3      	adds	r3, r2, r3
 8004168:	b29b      	uxth	r3, r3
 800416a:	b218      	sxth	r0, r3
 800416c:	1d3b      	adds	r3, r7, #4
 800416e:	881a      	ldrh	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	b29b      	uxth	r3, r3
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	b29b      	uxth	r3, r3
 8004178:	3307      	adds	r3, #7
 800417a:	b29b      	uxth	r3, r3
 800417c:	b219      	sxth	r1, r3
 800417e:	193b      	adds	r3, r7, r4
 8004180:	881b      	ldrh	r3, [r3, #0]
 8004182:	001a      	movs	r2, r3
 8004184:	f7ff fcfc 	bl	8003b80 <writePixel>
 8004188:	e028      	b.n	80041dc <drawChar+0x188>
        else {  // big size
          fillRect(x+(i)*size, y+(7-j)*size, size, size, bgColor);
 800418a:	212c      	movs	r1, #44	@ 0x2c
 800418c:	187b      	adds	r3, r7, r1
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	b29b      	uxth	r3, r3
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	b292      	uxth	r2, r2
 8004196:	4353      	muls	r3, r2
 8004198:	b29a      	uxth	r2, r3
 800419a:	1dbb      	adds	r3, r7, #6
 800419c:	881b      	ldrh	r3, [r3, #0]
 800419e:	18d3      	adds	r3, r2, r3
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	b218      	sxth	r0, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2207      	movs	r2, #7
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	000c      	movs	r4, r1
 80041ae:	187a      	adds	r2, r7, r1
 80041b0:	7812      	ldrb	r2, [r2, #0]
 80041b2:	b292      	uxth	r2, r2
 80041b4:	4353      	muls	r3, r2
 80041b6:	b29a      	uxth	r2, r3
 80041b8:	1d3b      	adds	r3, r7, #4
 80041ba:	881b      	ldrh	r3, [r3, #0]
 80041bc:	18d3      	adds	r3, r2, r3
 80041be:	b29b      	uxth	r3, r3
 80041c0:	b219      	sxth	r1, r3
 80041c2:	193b      	adds	r3, r7, r4
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	b21a      	sxth	r2, r3
 80041c8:	193b      	adds	r3, r7, r4
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	b21c      	sxth	r4, r3
 80041ce:	2328      	movs	r3, #40	@ 0x28
 80041d0:	18fb      	adds	r3, r7, r3
 80041d2:	881b      	ldrh	r3, [r3, #0]
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	0023      	movs	r3, r4
 80041d8:	f7ff fc4e 	bl	8003a78 <fillRect>
        }
      }
      line >>= 1;
 80041dc:	2217      	movs	r2, #23
 80041de:	18bb      	adds	r3, r7, r2
 80041e0:	18ba      	adds	r2, r7, r2
 80041e2:	7812      	ldrb	r2, [r2, #0]
 80041e4:	0852      	lsrs	r2, r2, #1
 80041e6:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	3301      	adds	r3, #1
 80041ec:	60fb      	str	r3, [r7, #12]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2b07      	cmp	r3, #7
 80041f2:	dc00      	bgt.n	80041f6 <drawChar+0x1a2>
 80041f4:	e75b      	b.n	80040ae <drawChar+0x5a>
  for (i=0; i<6; i++ ) {
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	3301      	adds	r3, #1
 80041fa:	613b      	str	r3, [r7, #16]
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	2b05      	cmp	r3, #5
 8004200:	dc00      	bgt.n	8004204 <drawChar+0x1b0>
 8004202:	e73d      	b.n	8004080 <drawChar+0x2c>
    }
  }
}
 8004204:	46c0      	nop			@ (mov r8, r8)
 8004206:	46c0      	nop			@ (mov r8, r8)
 8004208:	46bd      	mov	sp, r7
 800420a:	b006      	add	sp, #24
 800420c:	bdb0      	pop	{r4, r5, r7, pc}
 800420e:	46c0      	nop			@ (mov r8, r8)
 8004210:	080116b4 	.word	0x080116b4

08004214 <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 8004214:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004216:	b091      	sub	sp, #68	@ 0x44
 8004218:	af04      	add	r7, sp, #16
 800421a:	231e      	movs	r3, #30
 800421c:	18f9      	adds	r1, r7, r3
 800421e:	8008      	strh	r0, [r1, #0]
 8004220:	4669      	mov	r1, sp
 8004222:	000e      	movs	r6, r1
    uint16_t pallette[] = {color};
 8004224:	210c      	movs	r1, #12
 8004226:	2318      	movs	r3, #24
 8004228:	18cb      	adds	r3, r1, r3
 800422a:	19d9      	adds	r1, r3, r7
 800422c:	231e      	movs	r3, #30
 800422e:	18f8      	adds	r0, r7, r3
 8004230:	8800      	ldrh	r0, [r0, #0]
 8004232:	8008      	strh	r0, [r1, #0]
    uint16_t pixels[_width*_height][2];
 8004234:	492f      	ldr	r1, [pc, #188]	@ (80042f4 <fillScreen+0xe0>)
 8004236:	2300      	movs	r3, #0
 8004238:	5ec9      	ldrsh	r1, [r1, r3]
 800423a:	0008      	movs	r0, r1
 800423c:	492e      	ldr	r1, [pc, #184]	@ (80042f8 <fillScreen+0xe4>)
 800423e:	2300      	movs	r3, #0
 8004240:	5ec9      	ldrsh	r1, [r1, r3]
 8004242:	4341      	muls	r1, r0
 8004244:	1e48      	subs	r0, r1, #1
 8004246:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8004248:	0008      	movs	r0, r1
 800424a:	6138      	str	r0, [r7, #16]
 800424c:	2000      	movs	r0, #0
 800424e:	6178      	str	r0, [r7, #20]
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	0010      	movs	r0, r2
 8004256:	0ec0      	lsrs	r0, r0, #27
 8004258:	613a      	str	r2, [r7, #16]
 800425a:	617b      	str	r3, [r7, #20]
 800425c:	015d      	lsls	r5, r3, #5
 800425e:	4305      	orrs	r5, r0
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	015c      	lsls	r4, r3, #5
 8004264:	0008      	movs	r0, r1
 8004266:	6038      	str	r0, [r7, #0]
 8004268:	2000      	movs	r0, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	683c      	ldr	r4, [r7, #0]
 800426e:	687d      	ldr	r5, [r7, #4]
 8004270:	0023      	movs	r3, r4
 8004272:	0ed8      	lsrs	r0, r3, #27
 8004274:	002b      	movs	r3, r5
 8004276:	015b      	lsls	r3, r3, #5
 8004278:	60fb      	str	r3, [r7, #12]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	4303      	orrs	r3, r0
 800427e:	60fb      	str	r3, [r7, #12]
 8004280:	0023      	movs	r3, r4
 8004282:	015b      	lsls	r3, r3, #5
 8004284:	60bb      	str	r3, [r7, #8]
 8004286:	000b      	movs	r3, r1
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	3307      	adds	r3, #7
 800428c:	08db      	lsrs	r3, r3, #3
 800428e:	00db      	lsls	r3, r3, #3
 8004290:	466a      	mov	r2, sp
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	469d      	mov	sp, r3
 8004296:	ab04      	add	r3, sp, #16
 8004298:	3301      	adds	r3, #1
 800429a:	085b      	lsrs	r3, r3, #1
 800429c:	005b      	lsls	r3, r3, #1
 800429e:	62bb      	str	r3, [r7, #40]	@ 0x28

    pixels[0][0] = 0;
 80042a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a2:	2200      	movs	r2, #0
 80042a4:	801a      	strh	r2, [r3, #0]
    pixels[0][1] = _width*_height;
 80042a6:	4b13      	ldr	r3, [pc, #76]	@ (80042f4 <fillScreen+0xe0>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	5e9b      	ldrsh	r3, [r3, r2]
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	4a12      	ldr	r2, [pc, #72]	@ (80042f8 <fillScreen+0xe4>)
 80042b0:	2000      	movs	r0, #0
 80042b2:	5e12      	ldrsh	r2, [r2, r0]
 80042b4:	b292      	uxth	r2, r2
 80042b6:	4353      	muls	r3, r2
 80042b8:	b29a      	uxth	r2, r3
 80042ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042bc:	805a      	strh	r2, [r3, #2]
    drawImage(pixels, pallette, 0, 0, _width, _height, 1);
 80042be:	4b0d      	ldr	r3, [pc, #52]	@ (80042f4 <fillScreen+0xe0>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	5e9b      	ldrsh	r3, [r3, r2]
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	4a0c      	ldr	r2, [pc, #48]	@ (80042f8 <fillScreen+0xe4>)
 80042c8:	2000      	movs	r0, #0
 80042ca:	5e12      	ldrsh	r2, [r2, r0]
 80042cc:	b292      	uxth	r2, r2
 80042ce:	210c      	movs	r1, #12
 80042d0:	2018      	movs	r0, #24
 80042d2:	1809      	adds	r1, r1, r0
 80042d4:	19c9      	adds	r1, r1, r7
 80042d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80042d8:	2401      	movs	r4, #1
 80042da:	9402      	str	r4, [sp, #8]
 80042dc:	9201      	str	r2, [sp, #4]
 80042de:	9300      	str	r3, [sp, #0]
 80042e0:	2300      	movs	r3, #0
 80042e2:	2200      	movs	r2, #0
 80042e4:	f000 f80a 	bl	80042fc <drawImage>
 80042e8:	46b5      	mov	sp, r6
	//fillRect(0, 0, _width, _height, color);
}
 80042ea:	46c0      	nop			@ (mov r8, r8)
 80042ec:	46bd      	mov	sp, r7
 80042ee:	b00d      	add	sp, #52	@ 0x34
 80042f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042f2:	46c0      	nop			@ (mov r8, r8)
 80042f4:	20002c80 	.word	0x20002c80
 80042f8:	20002c82 	.word	0x20002c82

080042fc <drawImage>:

void drawImage(uint16_t image[][2], uint16_t palette[], uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t c)
{
 80042fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042fe:	46c6      	mov	lr, r8
 8004300:	b500      	push	{lr}
 8004302:	b092      	sub	sp, #72	@ 0x48
 8004304:	af02      	add	r7, sp, #8
 8004306:	6278      	str	r0, [r7, #36]	@ 0x24
 8004308:	6239      	str	r1, [r7, #32]
 800430a:	0019      	movs	r1, r3
 800430c:	231e      	movs	r3, #30
 800430e:	18fb      	adds	r3, r7, r3
 8004310:	801a      	strh	r2, [r3, #0]
 8004312:	231c      	movs	r3, #28
 8004314:	18fb      	adds	r3, r7, r3
 8004316:	1c0a      	adds	r2, r1, #0
 8004318:	801a      	strh	r2, [r3, #0]
 800431a:	466b      	mov	r3, sp
 800431c:	4698      	mov	r8, r3
	uint16_t i;
	uint16_t j;
	uint16_t totalInd =0;
 800431e:	2322      	movs	r3, #34	@ 0x22
 8004320:	2118      	movs	r1, #24
 8004322:	185b      	adds	r3, r3, r1
 8004324:	19db      	adds	r3, r3, r7
 8004326:	2200      	movs	r2, #0
 8004328:	801a      	strh	r2, [r3, #0]
	uint16_t ind;
	uint16_t count;
	uint16_t pixelBuffer[w*h];
 800432a:	2340      	movs	r3, #64	@ 0x40
 800432c:	185b      	adds	r3, r3, r1
 800432e:	19db      	adds	r3, r3, r7
 8004330:	881b      	ldrh	r3, [r3, #0]
 8004332:	2244      	movs	r2, #68	@ 0x44
 8004334:	1852      	adds	r2, r2, r1
 8004336:	19d2      	adds	r2, r2, r7
 8004338:	8812      	ldrh	r2, [r2, #0]
 800433a:	4353      	muls	r3, r2
 800433c:	1e5a      	subs	r2, r3, #1
 800433e:	637a      	str	r2, [r7, #52]	@ 0x34
 8004340:	001a      	movs	r2, r3
 8004342:	60ba      	str	r2, [r7, #8]
 8004344:	2200      	movs	r2, #0
 8004346:	60fa      	str	r2, [r7, #12]
 8004348:	68b8      	ldr	r0, [r7, #8]
 800434a:	68f9      	ldr	r1, [r7, #12]
 800434c:	0002      	movs	r2, r0
 800434e:	0f12      	lsrs	r2, r2, #28
 8004350:	000e      	movs	r6, r1
 8004352:	0136      	lsls	r6, r6, #4
 8004354:	617e      	str	r6, [r7, #20]
 8004356:	697e      	ldr	r6, [r7, #20]
 8004358:	4316      	orrs	r6, r2
 800435a:	617e      	str	r6, [r7, #20]
 800435c:	0002      	movs	r2, r0
 800435e:	0112      	lsls	r2, r2, #4
 8004360:	613a      	str	r2, [r7, #16]
 8004362:	001a      	movs	r2, r3
 8004364:	603a      	str	r2, [r7, #0]
 8004366:	2200      	movs	r2, #0
 8004368:	607a      	str	r2, [r7, #4]
 800436a:	6838      	ldr	r0, [r7, #0]
 800436c:	6879      	ldr	r1, [r7, #4]
 800436e:	0002      	movs	r2, r0
 8004370:	0f12      	lsrs	r2, r2, #28
 8004372:	000e      	movs	r6, r1
 8004374:	0135      	lsls	r5, r6, #4
 8004376:	4315      	orrs	r5, r2
 8004378:	0002      	movs	r2, r0
 800437a:	0114      	lsls	r4, r2, #4
 800437c:	005b      	lsls	r3, r3, #1
 800437e:	3307      	adds	r3, #7
 8004380:	08db      	lsrs	r3, r3, #3
 8004382:	00db      	lsls	r3, r3, #3
 8004384:	466a      	mov	r2, sp
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	469d      	mov	sp, r3
 800438a:	ab02      	add	r3, sp, #8
 800438c:	3301      	adds	r3, #1
 800438e:	085b      	lsrs	r3, r3, #1
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	633b      	str	r3, [r7, #48]	@ 0x30

for(i=0; i<c; i++)
 8004394:	2326      	movs	r3, #38	@ 0x26
 8004396:	2118      	movs	r1, #24
 8004398:	185b      	adds	r3, r3, r1
 800439a:	19db      	adds	r3, r3, r7
 800439c:	2200      	movs	r2, #0
 800439e:	801a      	strh	r2, [r3, #0]
 80043a0:	e05e      	b.n	8004460 <drawImage+0x164>
{
	ind = image[i][0];
 80043a2:	2126      	movs	r1, #38	@ 0x26
 80043a4:	2018      	movs	r0, #24
 80043a6:	180b      	adds	r3, r1, r0
 80043a8:	19db      	adds	r3, r3, r7
 80043aa:	881b      	ldrh	r3, [r3, #0]
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043b0:	18d2      	adds	r2, r2, r3
 80043b2:	2316      	movs	r3, #22
 80043b4:	181b      	adds	r3, r3, r0
 80043b6:	19db      	adds	r3, r3, r7
 80043b8:	8812      	ldrh	r2, [r2, #0]
 80043ba:	801a      	strh	r2, [r3, #0]
	count = image[i][1];
 80043bc:	180b      	adds	r3, r1, r0
 80043be:	19db      	adds	r3, r3, r7
 80043c0:	881b      	ldrh	r3, [r3, #0]
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043c6:	18d2      	adds	r2, r2, r3
 80043c8:	2314      	movs	r3, #20
 80043ca:	181b      	adds	r3, r3, r0
 80043cc:	19db      	adds	r3, r3, r7
 80043ce:	8852      	ldrh	r2, [r2, #2]
 80043d0:	801a      	strh	r2, [r3, #0]

	for(j=0; j<count; j++)
 80043d2:	2324      	movs	r3, #36	@ 0x24
 80043d4:	181b      	adds	r3, r3, r0
 80043d6:	19db      	adds	r3, r3, r7
 80043d8:	2200      	movs	r2, #0
 80043da:	801a      	strh	r2, [r3, #0]
 80043dc:	e02d      	b.n	800443a <drawImage+0x13e>
	{
		pixelBuffer[totalInd++] = ((palette[ind] & 0xFF)<<8) | (palette[ind] >> 8);
 80043de:	2116      	movs	r1, #22
 80043e0:	2018      	movs	r0, #24
 80043e2:	180b      	adds	r3, r1, r0
 80043e4:	19db      	adds	r3, r3, r7
 80043e6:	881b      	ldrh	r3, [r3, #0]
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	6a3a      	ldr	r2, [r7, #32]
 80043ec:	18d3      	adds	r3, r2, r3
 80043ee:	881b      	ldrh	r3, [r3, #0]
 80043f0:	b21b      	sxth	r3, r3
 80043f2:	021b      	lsls	r3, r3, #8
 80043f4:	b21a      	sxth	r2, r3
 80043f6:	180b      	adds	r3, r1, r0
 80043f8:	19db      	adds	r3, r3, r7
 80043fa:	881b      	ldrh	r3, [r3, #0]
 80043fc:	005b      	lsls	r3, r3, #1
 80043fe:	6a39      	ldr	r1, [r7, #32]
 8004400:	18cb      	adds	r3, r1, r3
 8004402:	881b      	ldrh	r3, [r3, #0]
 8004404:	0a1b      	lsrs	r3, r3, #8
 8004406:	b29b      	uxth	r3, r3
 8004408:	b21b      	sxth	r3, r3
 800440a:	4313      	orrs	r3, r2
 800440c:	b219      	sxth	r1, r3
 800440e:	2222      	movs	r2, #34	@ 0x22
 8004410:	1813      	adds	r3, r2, r0
 8004412:	19db      	adds	r3, r3, r7
 8004414:	881b      	ldrh	r3, [r3, #0]
 8004416:	0004      	movs	r4, r0
 8004418:	1812      	adds	r2, r2, r0
 800441a:	19d2      	adds	r2, r2, r7
 800441c:	1c58      	adds	r0, r3, #1
 800441e:	8010      	strh	r0, [r2, #0]
 8004420:	001a      	movs	r2, r3
 8004422:	b289      	uxth	r1, r1
 8004424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004426:	0052      	lsls	r2, r2, #1
 8004428:	52d1      	strh	r1, [r2, r3]
	for(j=0; j<count; j++)
 800442a:	2124      	movs	r1, #36	@ 0x24
 800442c:	190b      	adds	r3, r1, r4
 800442e:	19db      	adds	r3, r3, r7
 8004430:	881a      	ldrh	r2, [r3, #0]
 8004432:	190b      	adds	r3, r1, r4
 8004434:	19db      	adds	r3, r3, r7
 8004436:	3201      	adds	r2, #1
 8004438:	801a      	strh	r2, [r3, #0]
 800443a:	2324      	movs	r3, #36	@ 0x24
 800443c:	2018      	movs	r0, #24
 800443e:	181b      	adds	r3, r3, r0
 8004440:	19da      	adds	r2, r3, r7
 8004442:	2314      	movs	r3, #20
 8004444:	181b      	adds	r3, r3, r0
 8004446:	19db      	adds	r3, r3, r7
 8004448:	8812      	ldrh	r2, [r2, #0]
 800444a:	881b      	ldrh	r3, [r3, #0]
 800444c:	429a      	cmp	r2, r3
 800444e:	d3c6      	bcc.n	80043de <drawImage+0xe2>
for(i=0; i<c; i++)
 8004450:	2126      	movs	r1, #38	@ 0x26
 8004452:	180b      	adds	r3, r1, r0
 8004454:	19db      	adds	r3, r3, r7
 8004456:	881a      	ldrh	r2, [r3, #0]
 8004458:	180b      	adds	r3, r1, r0
 800445a:	19db      	adds	r3, r3, r7
 800445c:	3201      	adds	r2, #1
 800445e:	801a      	strh	r2, [r3, #0]
 8004460:	2326      	movs	r3, #38	@ 0x26
 8004462:	2118      	movs	r1, #24
 8004464:	185b      	adds	r3, r3, r1
 8004466:	19da      	adds	r2, r3, r7
 8004468:	2348      	movs	r3, #72	@ 0x48
 800446a:	185b      	adds	r3, r3, r1
 800446c:	19db      	adds	r3, r3, r7
 800446e:	8812      	ldrh	r2, [r2, #0]
 8004470:	881b      	ldrh	r3, [r3, #0]
 8004472:	429a      	cmp	r2, r3
 8004474:	d395      	bcc.n	80043a2 <drawImage+0xa6>
	}
}
ST7735_DrawImage(y, x, w, h, pixelBuffer);
 8004476:	2344      	movs	r3, #68	@ 0x44
 8004478:	185b      	adds	r3, r3, r1
 800447a:	19db      	adds	r3, r3, r7
 800447c:	881c      	ldrh	r4, [r3, #0]
 800447e:	2340      	movs	r3, #64	@ 0x40
 8004480:	185b      	adds	r3, r3, r1
 8004482:	19db      	adds	r3, r3, r7
 8004484:	881a      	ldrh	r2, [r3, #0]
 8004486:	231e      	movs	r3, #30
 8004488:	18fb      	adds	r3, r7, r3
 800448a:	8819      	ldrh	r1, [r3, #0]
 800448c:	231c      	movs	r3, #28
 800448e:	18fb      	adds	r3, r7, r3
 8004490:	8818      	ldrh	r0, [r3, #0]
 8004492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004494:	9300      	str	r3, [sp, #0]
 8004496:	0023      	movs	r3, r4
 8004498:	f000 fa32 	bl	8004900 <ST7735_DrawImage>
 800449c:	46c5      	mov	sp, r8
}
 800449e:	46c0      	nop			@ (mov r8, r8)
 80044a0:	46bd      	mov	sp, r7
 80044a2:	b010      	add	sp, #64	@ 0x40
 80044a4:	bc80      	pop	{r7}
 80044a6:	46b8      	mov	r8, r7
 80044a8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080044aa <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 80044ae:	23a0      	movs	r3, #160	@ 0xa0
 80044b0:	05db      	lsls	r3, r3, #23
 80044b2:	2200      	movs	r2, #0
 80044b4:	2120      	movs	r1, #32
 80044b6:	0018      	movs	r0, r3
 80044b8:	f005 f85b 	bl	8009572 <HAL_GPIO_WritePin>
}
 80044bc:	46c0      	nop			@ (mov r8, r8)
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}

080044c2 <ST7735_Unselect>:

void ST7735_Unselect()
{
 80044c2:	b580      	push	{r7, lr}
 80044c4:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 80044c6:	23a0      	movs	r3, #160	@ 0xa0
 80044c8:	05db      	lsls	r3, r3, #23
 80044ca:	2201      	movs	r2, #1
 80044cc:	2120      	movs	r1, #32
 80044ce:	0018      	movs	r0, r3
 80044d0:	f005 f84f 	bl	8009572 <HAL_GPIO_WritePin>
}
 80044d4:	46c0      	nop			@ (mov r8, r8)
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <ST7735_Reset>:

void ST7735_Reset()
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 80044de:	2380      	movs	r3, #128	@ 0x80
 80044e0:	0219      	lsls	r1, r3, #8
 80044e2:	23a0      	movs	r3, #160	@ 0xa0
 80044e4:	05db      	lsls	r3, r3, #23
 80044e6:	2200      	movs	r2, #0
 80044e8:	0018      	movs	r0, r3
 80044ea:	f005 f842 	bl	8009572 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80044ee:	2005      	movs	r0, #5
 80044f0:	f004 fbec 	bl	8008ccc <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 80044f4:	2380      	movs	r3, #128	@ 0x80
 80044f6:	0219      	lsls	r1, r3, #8
 80044f8:	23a0      	movs	r3, #160	@ 0xa0
 80044fa:	05db      	lsls	r3, r3, #23
 80044fc:	2201      	movs	r2, #1
 80044fe:	0018      	movs	r0, r3
 8004500:	f005 f837 	bl	8009572 <HAL_GPIO_WritePin>
}
 8004504:	46c0      	nop			@ (mov r8, r8)
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
	...

0800450c <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 800450c:	b580      	push	{r7, lr}
 800450e:	b082      	sub	sp, #8
 8004510:	af00      	add	r7, sp, #0
 8004512:	0002      	movs	r2, r0
 8004514:	1dfb      	adds	r3, r7, #7
 8004516:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 8004518:	23a0      	movs	r3, #160	@ 0xa0
 800451a:	05db      	lsls	r3, r3, #23
 800451c:	2200      	movs	r2, #0
 800451e:	2110      	movs	r1, #16
 8004520:	0018      	movs	r0, r3
 8004522:	f005 f826 	bl	8009572 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8004526:	2301      	movs	r3, #1
 8004528:	425b      	negs	r3, r3
 800452a:	1df9      	adds	r1, r7, #7
 800452c:	4803      	ldr	r0, [pc, #12]	@ (800453c <ST7735_WriteCommand+0x30>)
 800452e:	2201      	movs	r2, #1
 8004530:	f007 f84c 	bl	800b5cc <HAL_SPI_Transmit>
}
 8004534:	46c0      	nop			@ (mov r8, r8)
 8004536:	46bd      	mov	sp, r7
 8004538:	b002      	add	sp, #8
 800453a:	bd80      	pop	{r7, pc}
 800453c:	20003d8c 	.word	0x20003d8c

08004540 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 800454a:	23a0      	movs	r3, #160	@ 0xa0
 800454c:	05db      	lsls	r3, r3, #23
 800454e:	2201      	movs	r2, #1
 8004550:	2110      	movs	r1, #16
 8004552:	0018      	movs	r0, r3
 8004554:	f005 f80d 	bl	8009572 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	b29a      	uxth	r2, r3
 800455c:	2301      	movs	r3, #1
 800455e:	425b      	negs	r3, r3
 8004560:	6879      	ldr	r1, [r7, #4]
 8004562:	4803      	ldr	r0, [pc, #12]	@ (8004570 <ST7735_WriteData+0x30>)
 8004564:	f007 f832 	bl	800b5cc <HAL_SPI_Transmit>
}
 8004568:	46c0      	nop			@ (mov r8, r8)
 800456a:	46bd      	mov	sp, r7
 800456c:	b002      	add	sp, #8
 800456e:	bd80      	pop	{r7, pc}
 8004570:	20003d8c 	.word	0x20003d8c

08004574 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8004574:	b590      	push	{r4, r7, lr}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	1c5a      	adds	r2, r3, #1
 8004580:	607a      	str	r2, [r7, #4]
 8004582:	220f      	movs	r2, #15
 8004584:	18ba      	adds	r2, r7, r2
 8004586:	781b      	ldrb	r3, [r3, #0]
 8004588:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 800458a:	e04a      	b.n	8004622 <DisplayInit+0xae>
        uint8_t cmd = *addr++;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	1c5a      	adds	r2, r3, #1
 8004590:	607a      	str	r2, [r7, #4]
 8004592:	210b      	movs	r1, #11
 8004594:	187a      	adds	r2, r7, r1
 8004596:	781b      	ldrb	r3, [r3, #0]
 8004598:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 800459a:	187b      	adds	r3, r7, r1
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	0018      	movs	r0, r3
 80045a0:	f7ff ffb4 	bl	800450c <ST7735_WriteCommand>

        numArgs = *addr++;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	1c5a      	adds	r2, r3, #1
 80045a8:	607a      	str	r2, [r7, #4]
 80045aa:	200a      	movs	r0, #10
 80045ac:	183a      	adds	r2, r7, r0
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80045b2:	183b      	adds	r3, r7, r0
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	b29a      	uxth	r2, r3
 80045b8:	230c      	movs	r3, #12
 80045ba:	18fb      	adds	r3, r7, r3
 80045bc:	2180      	movs	r1, #128	@ 0x80
 80045be:	400a      	ands	r2, r1
 80045c0:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 80045c2:	183b      	adds	r3, r7, r0
 80045c4:	183a      	adds	r2, r7, r0
 80045c6:	7812      	ldrb	r2, [r2, #0]
 80045c8:	217f      	movs	r1, #127	@ 0x7f
 80045ca:	400a      	ands	r2, r1
 80045cc:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 80045ce:	183b      	adds	r3, r7, r0
 80045d0:	781b      	ldrb	r3, [r3, #0]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d00c      	beq.n	80045f0 <DisplayInit+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 80045d6:	0004      	movs	r4, r0
 80045d8:	183b      	adds	r3, r7, r0
 80045da:	781a      	ldrb	r2, [r3, #0]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	0011      	movs	r1, r2
 80045e0:	0018      	movs	r0, r3
 80045e2:	f7ff ffad 	bl	8004540 <ST7735_WriteData>
            addr += numArgs;
 80045e6:	193b      	adds	r3, r7, r4
 80045e8:	781b      	ldrb	r3, [r3, #0]
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	18d3      	adds	r3, r2, r3
 80045ee:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 80045f0:	210c      	movs	r1, #12
 80045f2:	187b      	adds	r3, r7, r1
 80045f4:	881b      	ldrh	r3, [r3, #0]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d013      	beq.n	8004622 <DisplayInit+0xae>
            ms = *addr++;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	1c5a      	adds	r2, r3, #1
 80045fe:	607a      	str	r2, [r7, #4]
 8004600:	781a      	ldrb	r2, [r3, #0]
 8004602:	187b      	adds	r3, r7, r1
 8004604:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 8004606:	187b      	adds	r3, r7, r1
 8004608:	881b      	ldrh	r3, [r3, #0]
 800460a:	2bff      	cmp	r3, #255	@ 0xff
 800460c:	d103      	bne.n	8004616 <DisplayInit+0xa2>
 800460e:	187b      	adds	r3, r7, r1
 8004610:	22fa      	movs	r2, #250	@ 0xfa
 8004612:	0052      	lsls	r2, r2, #1
 8004614:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 8004616:	230c      	movs	r3, #12
 8004618:	18fb      	adds	r3, r7, r3
 800461a:	881b      	ldrh	r3, [r3, #0]
 800461c:	0018      	movs	r0, r3
 800461e:	f004 fb55 	bl	8008ccc <HAL_Delay>
    while(numCommands--) {
 8004622:	220f      	movs	r2, #15
 8004624:	18bb      	adds	r3, r7, r2
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	18ba      	adds	r2, r7, r2
 800462a:	1e59      	subs	r1, r3, #1
 800462c:	7011      	strb	r1, [r2, #0]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d1ac      	bne.n	800458c <DisplayInit+0x18>
        }
    }
}
 8004632:	46c0      	nop			@ (mov r8, r8)
 8004634:	46c0      	nop			@ (mov r8, r8)
 8004636:	46bd      	mov	sp, r7
 8004638:	b005      	add	sp, #20
 800463a:	bd90      	pop	{r4, r7, pc}

0800463c <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 800463c:	b5b0      	push	{r4, r5, r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	0005      	movs	r5, r0
 8004644:	000c      	movs	r4, r1
 8004646:	0010      	movs	r0, r2
 8004648:	0019      	movs	r1, r3
 800464a:	1dfb      	adds	r3, r7, #7
 800464c:	1c2a      	adds	r2, r5, #0
 800464e:	701a      	strb	r2, [r3, #0]
 8004650:	1dbb      	adds	r3, r7, #6
 8004652:	1c22      	adds	r2, r4, #0
 8004654:	701a      	strb	r2, [r3, #0]
 8004656:	1d7b      	adds	r3, r7, #5
 8004658:	1c02      	adds	r2, r0, #0
 800465a:	701a      	strb	r2, [r3, #0]
 800465c:	1d3b      	adds	r3, r7, #4
 800465e:	1c0a      	adds	r2, r1, #0
 8004660:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8004662:	202a      	movs	r0, #42	@ 0x2a
 8004664:	f7ff ff52 	bl	800450c <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8004668:	210c      	movs	r1, #12
 800466a:	187b      	adds	r3, r7, r1
 800466c:	2200      	movs	r2, #0
 800466e:	701a      	strb	r2, [r3, #0]
 8004670:	4b1c      	ldr	r3, [pc, #112]	@ (80046e4 <ST7735_SetAddressWindow+0xa8>)
 8004672:	781a      	ldrb	r2, [r3, #0]
 8004674:	1dfb      	adds	r3, r7, #7
 8004676:	781b      	ldrb	r3, [r3, #0]
 8004678:	18d3      	adds	r3, r2, r3
 800467a:	b2da      	uxtb	r2, r3
 800467c:	187b      	adds	r3, r7, r1
 800467e:	705a      	strb	r2, [r3, #1]
 8004680:	187b      	adds	r3, r7, r1
 8004682:	2200      	movs	r2, #0
 8004684:	709a      	strb	r2, [r3, #2]
 8004686:	4b17      	ldr	r3, [pc, #92]	@ (80046e4 <ST7735_SetAddressWindow+0xa8>)
 8004688:	781a      	ldrb	r2, [r3, #0]
 800468a:	1d7b      	adds	r3, r7, #5
 800468c:	781b      	ldrb	r3, [r3, #0]
 800468e:	18d3      	adds	r3, r2, r3
 8004690:	b2da      	uxtb	r2, r3
 8004692:	187b      	adds	r3, r7, r1
 8004694:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 8004696:	000c      	movs	r4, r1
 8004698:	187b      	adds	r3, r7, r1
 800469a:	2104      	movs	r1, #4
 800469c:	0018      	movs	r0, r3
 800469e:	f7ff ff4f 	bl	8004540 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80046a2:	202b      	movs	r0, #43	@ 0x2b
 80046a4:	f7ff ff32 	bl	800450c <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 80046a8:	4b0f      	ldr	r3, [pc, #60]	@ (80046e8 <ST7735_SetAddressWindow+0xac>)
 80046aa:	781a      	ldrb	r2, [r3, #0]
 80046ac:	1dbb      	adds	r3, r7, #6
 80046ae:	781b      	ldrb	r3, [r3, #0]
 80046b0:	18d3      	adds	r3, r2, r3
 80046b2:	b2da      	uxtb	r2, r3
 80046b4:	0021      	movs	r1, r4
 80046b6:	187b      	adds	r3, r7, r1
 80046b8:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + _ystart;
 80046ba:	4b0b      	ldr	r3, [pc, #44]	@ (80046e8 <ST7735_SetAddressWindow+0xac>)
 80046bc:	781a      	ldrb	r2, [r3, #0]
 80046be:	1d3b      	adds	r3, r7, #4
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	18d3      	adds	r3, r2, r3
 80046c4:	b2da      	uxtb	r2, r3
 80046c6:	187b      	adds	r3, r7, r1
 80046c8:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 80046ca:	187b      	adds	r3, r7, r1
 80046cc:	2104      	movs	r1, #4
 80046ce:	0018      	movs	r0, r3
 80046d0:	f7ff ff36 	bl	8004540 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80046d4:	202c      	movs	r0, #44	@ 0x2c
 80046d6:	f7ff ff19 	bl	800450c <ST7735_WriteCommand>
}
 80046da:	46c0      	nop			@ (mov r8, r8)
 80046dc:	46bd      	mov	sp, r7
 80046de:	b004      	add	sp, #16
 80046e0:	bdb0      	pop	{r4, r5, r7, pc}
 80046e2:	46c0      	nop			@ (mov r8, r8)
 80046e4:	20002c87 	.word	0x20002c87
 80046e8:	20002c88 	.word	0x20002c88

080046ec <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b082      	sub	sp, #8
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	0002      	movs	r2, r0
 80046f4:	1dfb      	adds	r3, r7, #7
 80046f6:	701a      	strb	r2, [r3, #0]
    ST7735_Select();
 80046f8:	f7ff fed7 	bl	80044aa <ST7735_Select>
    ST7735_Reset();
 80046fc:	f7ff feed 	bl	80044da <ST7735_Reset>
    DisplayInit(init_cmds1);
 8004700:	4b0e      	ldr	r3, [pc, #56]	@ (800473c <ST7735_Init+0x50>)
 8004702:	0018      	movs	r0, r3
 8004704:	f7ff ff36 	bl	8004574 <DisplayInit>
    DisplayInit(init_cmds2);
 8004708:	4b0d      	ldr	r3, [pc, #52]	@ (8004740 <ST7735_Init+0x54>)
 800470a:	0018      	movs	r0, r3
 800470c:	f7ff ff32 	bl	8004574 <DisplayInit>
    DisplayInit(init_cmds3);
 8004710:	4b0c      	ldr	r3, [pc, #48]	@ (8004744 <ST7735_Init+0x58>)
 8004712:	0018      	movs	r0, r3
 8004714:	f7ff ff2e 	bl	8004574 <DisplayInit>
    ST7735_Select();
    ST7735_WriteCommand(ST7735_MADCTL);
    ST7735_WriteData(&data,1);
    ST7735_Unselect();
#else
    _colstart = 0;
 8004718:	4b0b      	ldr	r3, [pc, #44]	@ (8004748 <ST7735_Init+0x5c>)
 800471a:	2200      	movs	r2, #0
 800471c:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 800471e:	4b0b      	ldr	r3, [pc, #44]	@ (800474c <ST7735_Init+0x60>)
 8004720:	2200      	movs	r2, #0
 8004722:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8004724:	1dfb      	adds	r3, r7, #7
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	0018      	movs	r0, r3
 800472a:	f000 f811 	bl	8004750 <ST7735_SetRotation>
    ST7735_Unselect();
 800472e:	f7ff fec8 	bl	80044c2 <ST7735_Unselect>

}
 8004732:	46c0      	nop			@ (mov r8, r8)
 8004734:	46bd      	mov	sp, r7
 8004736:	b002      	add	sp, #8
 8004738:	bd80      	pop	{r7, pc}
 800473a:	46c0      	nop			@ (mov r8, r8)
 800473c:	08011bb0 	.word	0x08011bb0
 8004740:	08011be8 	.word	0x08011be8
 8004744:	08011bf8 	.word	0x08011bf8
 8004748:	20002c85 	.word	0x20002c85
 800474c:	20002c86 	.word	0x20002c86

08004750 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	0002      	movs	r2, r0
 8004758:	1dfb      	adds	r3, r7, #7
 800475a:	701a      	strb	r2, [r3, #0]

  uint8_t madctl = 0;
 800475c:	230f      	movs	r3, #15
 800475e:	18fb      	adds	r3, r7, r3
 8004760:	2200      	movs	r2, #0
 8004762:	701a      	strb	r2, [r3, #0]

  rotation = m % 4; // can't be higher than 3
 8004764:	1dfb      	adds	r3, r7, #7
 8004766:	781b      	ldrb	r3, [r3, #0]
 8004768:	2203      	movs	r2, #3
 800476a:	4013      	ands	r3, r2
 800476c:	b2da      	uxtb	r2, r3
 800476e:	4b36      	ldr	r3, [pc, #216]	@ (8004848 <ST7735_SetRotation+0xf8>)
 8004770:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 8004772:	4b35      	ldr	r3, [pc, #212]	@ (8004848 <ST7735_SetRotation+0xf8>)
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	2b03      	cmp	r3, #3
 8004778:	d041      	beq.n	80047fe <ST7735_SetRotation+0xae>
 800477a:	dc53      	bgt.n	8004824 <ST7735_SetRotation+0xd4>
 800477c:	2b02      	cmp	r3, #2
 800477e:	d02b      	beq.n	80047d8 <ST7735_SetRotation+0x88>
 8004780:	dc50      	bgt.n	8004824 <ST7735_SetRotation+0xd4>
 8004782:	2b00      	cmp	r3, #0
 8004784:	d002      	beq.n	800478c <ST7735_SetRotation+0x3c>
 8004786:	2b01      	cmp	r3, #1
 8004788:	d013      	beq.n	80047b2 <ST7735_SetRotation+0x62>
 800478a:	e04b      	b.n	8004824 <ST7735_SetRotation+0xd4>
  {
  case 0:
#ifdef ST7735_IS_180X128
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 800478c:	230f      	movs	r3, #15
 800478e:	18fb      	adds	r3, r7, r3
 8004790:	22c0      	movs	r2, #192	@ 0xc0
 8004792:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 8004794:	4b2d      	ldr	r3, [pc, #180]	@ (800484c <ST7735_SetRotation+0xfc>)
 8004796:	22a0      	movs	r2, #160	@ 0xa0
 8004798:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 800479a:	4b2d      	ldr	r3, [pc, #180]	@ (8004850 <ST7735_SetRotation+0x100>)
 800479c:	2280      	movs	r2, #128	@ 0x80
 800479e:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 80047a0:	4b2c      	ldr	r3, [pc, #176]	@ (8004854 <ST7735_SetRotation+0x104>)
 80047a2:	781a      	ldrb	r2, [r3, #0]
 80047a4:	4b2c      	ldr	r3, [pc, #176]	@ (8004858 <ST7735_SetRotation+0x108>)
 80047a6:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 80047a8:	4b2c      	ldr	r3, [pc, #176]	@ (800485c <ST7735_SetRotation+0x10c>)
 80047aa:	781a      	ldrb	r2, [r3, #0]
 80047ac:	4b2c      	ldr	r3, [pc, #176]	@ (8004860 <ST7735_SetRotation+0x110>)
 80047ae:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80047b0:	e038      	b.n	8004824 <ST7735_SetRotation+0xd4>
  case 1:
#if ST7735_IS_180X128
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80047b2:	230f      	movs	r3, #15
 80047b4:	18fb      	adds	r3, r7, r3
 80047b6:	22a0      	movs	r2, #160	@ 0xa0
 80047b8:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 80047ba:	4b25      	ldr	r3, [pc, #148]	@ (8004850 <ST7735_SetRotation+0x100>)
 80047bc:	22a0      	movs	r2, #160	@ 0xa0
 80047be:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80047c0:	4b22      	ldr	r3, [pc, #136]	@ (800484c <ST7735_SetRotation+0xfc>)
 80047c2:	2280      	movs	r2, #128	@ 0x80
 80047c4:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80047c6:	4b23      	ldr	r3, [pc, #140]	@ (8004854 <ST7735_SetRotation+0x104>)
 80047c8:	781a      	ldrb	r2, [r3, #0]
 80047ca:	4b25      	ldr	r3, [pc, #148]	@ (8004860 <ST7735_SetRotation+0x110>)
 80047cc:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 80047ce:	4b23      	ldr	r3, [pc, #140]	@ (800485c <ST7735_SetRotation+0x10c>)
 80047d0:	781a      	ldrb	r2, [r3, #0]
 80047d2:	4b21      	ldr	r3, [pc, #132]	@ (8004858 <ST7735_SetRotation+0x108>)
 80047d4:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80047d6:	e025      	b.n	8004824 <ST7735_SetRotation+0xd4>
  case 2:
#if ST7735_IS_180X128
	  madctl = ST7735_MADCTL_RGB;
#else
      madctl = ST7735_MADCTL_RGB;
 80047d8:	230f      	movs	r3, #15
 80047da:	18fb      	adds	r3, r7, r3
 80047dc:	2200      	movs	r2, #0
 80047de:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 80047e0:	4b1a      	ldr	r3, [pc, #104]	@ (800484c <ST7735_SetRotation+0xfc>)
 80047e2:	22a0      	movs	r2, #160	@ 0xa0
 80047e4:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80047e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004850 <ST7735_SetRotation+0x100>)
 80047e8:	2280      	movs	r2, #128	@ 0x80
 80047ea:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 80047ec:	4b19      	ldr	r3, [pc, #100]	@ (8004854 <ST7735_SetRotation+0x104>)
 80047ee:	781a      	ldrb	r2, [r3, #0]
 80047f0:	4b19      	ldr	r3, [pc, #100]	@ (8004858 <ST7735_SetRotation+0x108>)
 80047f2:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 80047f4:	4b19      	ldr	r3, [pc, #100]	@ (800485c <ST7735_SetRotation+0x10c>)
 80047f6:	781a      	ldrb	r2, [r3, #0]
 80047f8:	4b19      	ldr	r3, [pc, #100]	@ (8004860 <ST7735_SetRotation+0x110>)
 80047fa:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80047fc:	e012      	b.n	8004824 <ST7735_SetRotation+0xd4>
  case 3:
#if ST7735_IS_180X128
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80047fe:	230f      	movs	r3, #15
 8004800:	18fb      	adds	r3, r7, r3
 8004802:	2260      	movs	r2, #96	@ 0x60
 8004804:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 8004806:	4b12      	ldr	r3, [pc, #72]	@ (8004850 <ST7735_SetRotation+0x100>)
 8004808:	22a0      	movs	r2, #160	@ 0xa0
 800480a:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 800480c:	4b0f      	ldr	r3, [pc, #60]	@ (800484c <ST7735_SetRotation+0xfc>)
 800480e:	2280      	movs	r2, #128	@ 0x80
 8004810:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8004812:	4b10      	ldr	r3, [pc, #64]	@ (8004854 <ST7735_SetRotation+0x104>)
 8004814:	781a      	ldrb	r2, [r3, #0]
 8004816:	4b12      	ldr	r3, [pc, #72]	@ (8004860 <ST7735_SetRotation+0x110>)
 8004818:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 800481a:	4b10      	ldr	r3, [pc, #64]	@ (800485c <ST7735_SetRotation+0x10c>)
 800481c:	781a      	ldrb	r2, [r3, #0]
 800481e:	4b0e      	ldr	r3, [pc, #56]	@ (8004858 <ST7735_SetRotation+0x108>)
 8004820:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8004822:	46c0      	nop			@ (mov r8, r8)
  }
  ST7735_Select();
 8004824:	f7ff fe41 	bl	80044aa <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 8004828:	2036      	movs	r0, #54	@ 0x36
 800482a:	f7ff fe6f 	bl	800450c <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 800482e:	230f      	movs	r3, #15
 8004830:	18fb      	adds	r3, r7, r3
 8004832:	2101      	movs	r1, #1
 8004834:	0018      	movs	r0, r3
 8004836:	f7ff fe83 	bl	8004540 <ST7735_WriteData>
  ST7735_Unselect();
 800483a:	f7ff fe42 	bl	80044c2 <ST7735_Unselect>
}
 800483e:	46c0      	nop			@ (mov r8, r8)
 8004840:	46bd      	mov	sp, r7
 8004842:	b004      	add	sp, #16
 8004844:	bd80      	pop	{r7, pc}
 8004846:	46c0      	nop			@ (mov r8, r8)
 8004848:	20002c84 	.word	0x20002c84
 800484c:	20002c82 	.word	0x20002c82
 8004850:	20002c80 	.word	0x20002c80
 8004854:	20002c85 	.word	0x20002c85
 8004858:	20002c87 	.word	0x20002c87
 800485c:	20002c86 	.word	0x20002c86
 8004860:	20002c88 	.word	0x20002c88

08004864 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8004864:	b590      	push	{r4, r7, lr}
 8004866:	b085      	sub	sp, #20
 8004868:	af00      	add	r7, sp, #0
 800486a:	0004      	movs	r4, r0
 800486c:	0008      	movs	r0, r1
 800486e:	0011      	movs	r1, r2
 8004870:	1dbb      	adds	r3, r7, #6
 8004872:	1c22      	adds	r2, r4, #0
 8004874:	801a      	strh	r2, [r3, #0]
 8004876:	1d3b      	adds	r3, r7, #4
 8004878:	1c02      	adds	r2, r0, #0
 800487a:	801a      	strh	r2, [r3, #0]
 800487c:	1cbb      	adds	r3, r7, #2
 800487e:	1c0a      	adds	r2, r1, #0
 8004880:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height))
 8004882:	1dbb      	adds	r3, r7, #6
 8004884:	881b      	ldrh	r3, [r3, #0]
 8004886:	4a1c      	ldr	r2, [pc, #112]	@ (80048f8 <ST7735_DrawPixel+0x94>)
 8004888:	2100      	movs	r1, #0
 800488a:	5e52      	ldrsh	r2, [r2, r1]
 800488c:	4293      	cmp	r3, r2
 800488e:	da2f      	bge.n	80048f0 <ST7735_DrawPixel+0x8c>
 8004890:	1d3b      	adds	r3, r7, #4
 8004892:	881b      	ldrh	r3, [r3, #0]
 8004894:	4a19      	ldr	r2, [pc, #100]	@ (80048fc <ST7735_DrawPixel+0x98>)
 8004896:	2100      	movs	r1, #0
 8004898:	5e52      	ldrsh	r2, [r2, r1]
 800489a:	4293      	cmp	r3, r2
 800489c:	da28      	bge.n	80048f0 <ST7735_DrawPixel+0x8c>
        return;

    ST7735_Select();
 800489e:	f7ff fe04 	bl	80044aa <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 80048a2:	1dbb      	adds	r3, r7, #6
 80048a4:	881b      	ldrh	r3, [r3, #0]
 80048a6:	b2d8      	uxtb	r0, r3
 80048a8:	1d3b      	adds	r3, r7, #4
 80048aa:	881b      	ldrh	r3, [r3, #0]
 80048ac:	b2d9      	uxtb	r1, r3
 80048ae:	1dbb      	adds	r3, r7, #6
 80048b0:	881b      	ldrh	r3, [r3, #0]
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	3301      	adds	r3, #1
 80048b6:	b2da      	uxtb	r2, r3
 80048b8:	1d3b      	adds	r3, r7, #4
 80048ba:	881b      	ldrh	r3, [r3, #0]
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	3301      	adds	r3, #1
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	f7ff febb 	bl	800463c <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 80048c6:	1cbb      	adds	r3, r7, #2
 80048c8:	881b      	ldrh	r3, [r3, #0]
 80048ca:	0a1b      	lsrs	r3, r3, #8
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	b2da      	uxtb	r2, r3
 80048d0:	210c      	movs	r1, #12
 80048d2:	187b      	adds	r3, r7, r1
 80048d4:	701a      	strb	r2, [r3, #0]
 80048d6:	1cbb      	adds	r3, r7, #2
 80048d8:	881b      	ldrh	r3, [r3, #0]
 80048da:	b2da      	uxtb	r2, r3
 80048dc:	187b      	adds	r3, r7, r1
 80048de:	705a      	strb	r2, [r3, #1]
    ST7735_WriteData(data, sizeof(data));
 80048e0:	187b      	adds	r3, r7, r1
 80048e2:	2102      	movs	r1, #2
 80048e4:	0018      	movs	r0, r3
 80048e6:	f7ff fe2b 	bl	8004540 <ST7735_WriteData>

    ST7735_Unselect();
 80048ea:	f7ff fdea 	bl	80044c2 <ST7735_Unselect>
 80048ee:	e000      	b.n	80048f2 <ST7735_DrawPixel+0x8e>
        return;
 80048f0:	46c0      	nop			@ (mov r8, r8)
}
 80048f2:	46bd      	mov	sp, r7
 80048f4:	b005      	add	sp, #20
 80048f6:	bd90      	pop	{r4, r7, pc}
 80048f8:	20002c80 	.word	0x20002c80
 80048fc:	20002c82 	.word	0x20002c82

08004900 <ST7735_DrawImage>:
    }

    ST7735_Unselect();
}

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8004900:	b5b0      	push	{r4, r5, r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	0005      	movs	r5, r0
 8004908:	000c      	movs	r4, r1
 800490a:	0010      	movs	r0, r2
 800490c:	0019      	movs	r1, r3
 800490e:	1dbb      	adds	r3, r7, #6
 8004910:	1c2a      	adds	r2, r5, #0
 8004912:	801a      	strh	r2, [r3, #0]
 8004914:	1d3b      	adds	r3, r7, #4
 8004916:	1c22      	adds	r2, r4, #0
 8004918:	801a      	strh	r2, [r3, #0]
 800491a:	1cbb      	adds	r3, r7, #2
 800491c:	1c02      	adds	r2, r0, #0
 800491e:	801a      	strh	r2, [r3, #0]
 8004920:	003b      	movs	r3, r7
 8004922:	1c0a      	adds	r2, r1, #0
 8004924:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height)) return;
 8004926:	1dbb      	adds	r3, r7, #6
 8004928:	881b      	ldrh	r3, [r3, #0]
 800492a:	4a2a      	ldr	r2, [pc, #168]	@ (80049d4 <ST7735_DrawImage+0xd4>)
 800492c:	2100      	movs	r1, #0
 800492e:	5e52      	ldrsh	r2, [r2, r1]
 8004930:	4293      	cmp	r3, r2
 8004932:	da47      	bge.n	80049c4 <ST7735_DrawImage+0xc4>
 8004934:	1d3b      	adds	r3, r7, #4
 8004936:	881b      	ldrh	r3, [r3, #0]
 8004938:	4a27      	ldr	r2, [pc, #156]	@ (80049d8 <ST7735_DrawImage+0xd8>)
 800493a:	2100      	movs	r1, #0
 800493c:	5e52      	ldrsh	r2, [r2, r1]
 800493e:	4293      	cmp	r3, r2
 8004940:	da40      	bge.n	80049c4 <ST7735_DrawImage+0xc4>
    if((x + w - 1) >= _width) return;
 8004942:	1dbb      	adds	r3, r7, #6
 8004944:	881a      	ldrh	r2, [r3, #0]
 8004946:	1cbb      	adds	r3, r7, #2
 8004948:	881b      	ldrh	r3, [r3, #0]
 800494a:	18d3      	adds	r3, r2, r3
 800494c:	4a21      	ldr	r2, [pc, #132]	@ (80049d4 <ST7735_DrawImage+0xd4>)
 800494e:	2100      	movs	r1, #0
 8004950:	5e52      	ldrsh	r2, [r2, r1]
 8004952:	4293      	cmp	r3, r2
 8004954:	dc38      	bgt.n	80049c8 <ST7735_DrawImage+0xc8>
    if((y + h - 1) >= _height) return;
 8004956:	1d3b      	adds	r3, r7, #4
 8004958:	881a      	ldrh	r2, [r3, #0]
 800495a:	003b      	movs	r3, r7
 800495c:	881b      	ldrh	r3, [r3, #0]
 800495e:	18d3      	adds	r3, r2, r3
 8004960:	4a1d      	ldr	r2, [pc, #116]	@ (80049d8 <ST7735_DrawImage+0xd8>)
 8004962:	2100      	movs	r1, #0
 8004964:	5e52      	ldrsh	r2, [r2, r1]
 8004966:	4293      	cmp	r3, r2
 8004968:	dc30      	bgt.n	80049cc <ST7735_DrawImage+0xcc>

    ST7735_Select();
 800496a:	f7ff fd9e 	bl	80044aa <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800496e:	1dbb      	adds	r3, r7, #6
 8004970:	881b      	ldrh	r3, [r3, #0]
 8004972:	b2d8      	uxtb	r0, r3
 8004974:	1d3b      	adds	r3, r7, #4
 8004976:	881b      	ldrh	r3, [r3, #0]
 8004978:	b2d9      	uxtb	r1, r3
 800497a:	1dbb      	adds	r3, r7, #6
 800497c:	881b      	ldrh	r3, [r3, #0]
 800497e:	b2da      	uxtb	r2, r3
 8004980:	1cbb      	adds	r3, r7, #2
 8004982:	881b      	ldrh	r3, [r3, #0]
 8004984:	b2db      	uxtb	r3, r3
 8004986:	18d3      	adds	r3, r2, r3
 8004988:	b2db      	uxtb	r3, r3
 800498a:	3b01      	subs	r3, #1
 800498c:	b2dc      	uxtb	r4, r3
 800498e:	1d3b      	adds	r3, r7, #4
 8004990:	881b      	ldrh	r3, [r3, #0]
 8004992:	b2da      	uxtb	r2, r3
 8004994:	003b      	movs	r3, r7
 8004996:	881b      	ldrh	r3, [r3, #0]
 8004998:	b2db      	uxtb	r3, r3
 800499a:	18d3      	adds	r3, r2, r3
 800499c:	b2db      	uxtb	r3, r3
 800499e:	3b01      	subs	r3, #1
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	0022      	movs	r2, r4
 80049a4:	f7ff fe4a 	bl	800463c <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 80049a8:	1cbb      	adds	r3, r7, #2
 80049aa:	881b      	ldrh	r3, [r3, #0]
 80049ac:	003a      	movs	r2, r7
 80049ae:	8812      	ldrh	r2, [r2, #0]
 80049b0:	4353      	muls	r3, r2
 80049b2:	005a      	lsls	r2, r3, #1
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	0011      	movs	r1, r2
 80049b8:	0018      	movs	r0, r3
 80049ba:	f7ff fdc1 	bl	8004540 <ST7735_WriteData>
    ST7735_Unselect();
 80049be:	f7ff fd80 	bl	80044c2 <ST7735_Unselect>
 80049c2:	e004      	b.n	80049ce <ST7735_DrawImage+0xce>
    if((x >= _width) || (y >= _height)) return;
 80049c4:	46c0      	nop			@ (mov r8, r8)
 80049c6:	e002      	b.n	80049ce <ST7735_DrawImage+0xce>
    if((x + w - 1) >= _width) return;
 80049c8:	46c0      	nop			@ (mov r8, r8)
 80049ca:	e000      	b.n	80049ce <ST7735_DrawImage+0xce>
    if((y + h - 1) >= _height) return;
 80049cc:	46c0      	nop			@ (mov r8, r8)
}
 80049ce:	46bd      	mov	sp, r7
 80049d0:	b002      	add	sp, #8
 80049d2:	bdb0      	pop	{r4, r5, r7, pc}
 80049d4:	20002c80 	.word	0x20002c80
 80049d8:	20002c82 	.word	0x20002c82

080049dc <minmea_tocoord>:
/**
 * Convert a raw coordinate to a floating point DD.DDD... value.
 * Returns NaN for "unknown" values.
 */
static inline float minmea_tocoord(struct minmea_float *f)
{
 80049dc:	b5b0      	push	{r4, r5, r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
    if (f->scale == 0)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d101      	bne.n	80049f0 <minmea_tocoord+0x14>
        return NAN;
 80049ec:	4b1c      	ldr	r3, [pc, #112]	@ (8004a60 <minmea_tocoord+0x84>)
 80049ee:	e033      	b.n	8004a58 <minmea_tocoord+0x7c>
    int_least32_t degrees = f->value / (f->scale * 100);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	2164      	movs	r1, #100	@ 0x64
 80049fa:	434b      	muls	r3, r1
 80049fc:	0019      	movs	r1, r3
 80049fe:	0010      	movs	r0, r2
 8004a00:	f7fb fc32 	bl	8000268 <__divsi3>
 8004a04:	0003      	movs	r3, r0
 8004a06:	60fb      	str	r3, [r7, #12]
    int_least32_t minutes = f->value % (f->scale * 100);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	2164      	movs	r1, #100	@ 0x64
 8004a12:	434b      	muls	r3, r1
 8004a14:	0019      	movs	r1, r3
 8004a16:	0010      	movs	r0, r2
 8004a18:	f7fb fd0c 	bl	8000434 <__aeabi_idivmod>
 8004a1c:	000b      	movs	r3, r1
 8004a1e:	60bb      	str	r3, [r7, #8]
    return (float) degrees + (float) minutes / (60 * f->scale);
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f7fc fee3 	bl	80017ec <__aeabi_i2f>
 8004a26:	1c04      	adds	r4, r0, #0
 8004a28:	68b8      	ldr	r0, [r7, #8]
 8004a2a:	f7fc fedf 	bl	80017ec <__aeabi_i2f>
 8004a2e:	1c05      	adds	r5, r0, #0
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685a      	ldr	r2, [r3, #4]
 8004a34:	0013      	movs	r3, r2
 8004a36:	011b      	lsls	r3, r3, #4
 8004a38:	1a9b      	subs	r3, r3, r2
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	0018      	movs	r0, r3
 8004a3e:	f7fc fed5 	bl	80017ec <__aeabi_i2f>
 8004a42:	1c03      	adds	r3, r0, #0
 8004a44:	1c19      	adds	r1, r3, #0
 8004a46:	1c28      	adds	r0, r5, #0
 8004a48:	f7fc f924 	bl	8000c94 <__aeabi_fdiv>
 8004a4c:	1c03      	adds	r3, r0, #0
 8004a4e:	1c19      	adds	r1, r3, #0
 8004a50:	1c20      	adds	r0, r4, #0
 8004a52:	f7fb ff2d 	bl	80008b0 <__aeabi_fadd>
 8004a56:	1c03      	adds	r3, r0, #0
}
 8004a58:	1c18      	adds	r0, r3, #0
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	b004      	add	sp, #16
 8004a5e:	bdb0      	pop	{r4, r5, r7, pc}
 8004a60:	7fc00000 	.word	0x7fc00000

08004a64 <json_getSibling>:

/** Get the next sibling of a JSON property that is within a JSON object or array.
  * @param json A valid handler of a json property.
  * @retval The handler of the next sibling if found.
  * @retval Null pointer if the json property is the last one. */
static inline json_t const* json_getSibling( json_t const* json ) {
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
    return json->sibling;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
}
 8004a70:	0018      	movs	r0, r3
 8004a72:	46bd      	mov	sp, r7
 8004a74:	b002      	add	sp, #8
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <json_getChild>:
/** Get the first property of a JSON object or array.
  * @param json A valid handler of a json property.
  *             Its type must be JSON_OBJ or JSON_ARRAY.
  * @retval The handler of the first property if there is.
  * @retval Null pointer if the json object has not properties. */
static inline json_t const* json_getChild( json_t const* json ) {
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b082      	sub	sp, #8
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
    return json->u.c.child;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	689b      	ldr	r3, [r3, #8]
}
 8004a84:	0018      	movs	r0, r3
 8004a86:	46bd      	mov	sp, r7
 8004a88:	b002      	add	sp, #8
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <json_getInteger>:
}

/** Get the value of a json integer property.
  * @param property A valid handler of a json object. Its type must be JSON_INTEGER.
  * @return The value stdint. */
static inline int64_t json_getInteger( json_t const* property ) {
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  return strtoll( property->u.value,(char**)NULL, 10);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	220a      	movs	r2, #10
 8004a9a:	2100      	movs	r1, #0
 8004a9c:	0018      	movs	r0, r3
 8004a9e:	f009 ff9d 	bl	800e9dc <strtoll>
 8004aa2:	0002      	movs	r2, r0
 8004aa4:	000b      	movs	r3, r1
}
 8004aa6:	0010      	movs	r0, r2
 8004aa8:	0019      	movs	r1, r3
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	b002      	add	sp, #8
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <json_getReal>:

/** Get the value of a json real property.
  * @param property A valid handler of a json object. Its type must be JSON_REAL.
  * @return The value. */
static inline double json_getReal( json_t const* property ) {
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  return strtod( property->u.value,(char**)NULL );
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	2100      	movs	r1, #0
 8004abe:	0018      	movs	r0, r3
 8004ac0:	f009 fe44 	bl	800e74c <strtod>
 8004ac4:	0002      	movs	r2, r0
 8004ac6:	000b      	movs	r3, r1
}
 8004ac8:	0010      	movs	r0, r2
 8004aca:	0019      	movs	r1, r3
 8004acc:	46bd      	mov	sp, r7
 8004ace:	b002      	add	sp, #8
 8004ad0:	bd80      	pop	{r7, pc}
	...

08004ad4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004ad4:	b5b0      	push	{r4, r5, r7, lr}
 8004ad6:	b08e      	sub	sp, #56	@ 0x38
 8004ad8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004ada:	f004 f871 	bl	8008bc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004ade:	f000 fc9d 	bl	800541c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	StructInit();
 8004ae2:	f001 f93f 	bl	8005d64 <StructInit>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004ae6:	f000 fecd 	bl	8005884 <MX_GPIO_Init>
  MX_I2C1_Init();
 8004aea:	f000 fcf9 	bl	80054e0 <MX_I2C1_Init>
  MX_SPI1_Init();
 8004aee:	f000 fd65 	bl	80055bc <MX_SPI1_Init>
  MX_TIM17_Init();
 8004af2:	f000 fda3 	bl	800563c <MX_TIM17_Init>
  MX_USART1_UART_Init();
 8004af6:	f000 fe29 	bl	800574c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004afa:	f000 fe75 	bl	80057e8 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8004afe:	f000 fd2f 	bl	8005560 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	PeripheralInit();
 8004b02:	f001 f8f1 	bl	8005ce8 <PeripheralInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	//Before entering the while, fill the screen to clear it once
	fillScreen(BLACK);
 8004b06:	2000      	movs	r0, #0
 8004b08:	f7ff fb84 	bl	8004214 <fillScreen>
	while (1) {
		if ((totalFrames) % 200 == 0){
 8004b0c:	4bac      	ldr	r3, [pc, #688]	@ (8004dc0 <main+0x2ec>)
 8004b0e:	881b      	ldrh	r3, [r3, #0]
 8004b10:	21c8      	movs	r1, #200	@ 0xc8
 8004b12:	0018      	movs	r0, r3
 8004b14:	f7fb fba4 	bl	8000260 <__aeabi_uidivmod>
 8004b18:	000b      	movs	r3, r1
 8004b1a:	b29b      	uxth	r3, r3
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d104      	bne.n	8004b2a <main+0x56>
						GetLatLon();
 8004b20:	f002 f90a 	bl	8006d38 <GetLatLon>
						checkTime=1;
 8004b24:	4ba7      	ldr	r3, [pc, #668]	@ (8004dc4 <main+0x2f0>)
 8004b26:	2201      	movs	r2, #1
 8004b28:	801a      	strh	r2, [r3, #0]
					}
		game.weeklyGoal = game.dailyGoal*(game.evo+1);
 8004b2a:	4aa7      	ldr	r2, [pc, #668]	@ (8004dc8 <main+0x2f4>)
 8004b2c:	2392      	movs	r3, #146	@ 0x92
 8004b2e:	005b      	lsls	r3, r3, #1
 8004b30:	58d3      	ldr	r3, [r2, r3]
 8004b32:	4aa5      	ldr	r2, [pc, #660]	@ (8004dc8 <main+0x2f4>)
 8004b34:	7c12      	ldrb	r2, [r2, #16]
 8004b36:	3201      	adds	r2, #1
 8004b38:	435a      	muls	r2, r3
 8004b3a:	0011      	movs	r1, r2
 8004b3c:	4aa2      	ldr	r2, [pc, #648]	@ (8004dc8 <main+0x2f4>)
 8004b3e:	2394      	movs	r3, #148	@ 0x94
 8004b40:	005b      	lsls	r3, r3, #1
 8004b42:	50d1      	str	r1, [r2, r3]
		_ADXL343_ReadReg8(0x15, &steps, 2);
 8004b44:	4ba1      	ldr	r3, [pc, #644]	@ (8004dcc <main+0x2f8>)
 8004b46:	2202      	movs	r2, #2
 8004b48:	0019      	movs	r1, r3
 8004b4a:	2015      	movs	r0, #21
 8004b4c:	f001 fda2 	bl	8006694 <_ADXL343_ReadReg8>

		//SendData();
		//ReceiveData();
		//_ADXL343_ReadReg8(0x00, &steps, 1);
		if (CheckExp(game.dailyGoal, game.stepsToday) == 1) {
 8004b50:	4a9d      	ldr	r2, [pc, #628]	@ (8004dc8 <main+0x2f4>)
 8004b52:	2392      	movs	r3, #146	@ 0x92
 8004b54:	005b      	lsls	r3, r3, #1
 8004b56:	58d3      	ldr	r3, [r2, r3]
 8004b58:	0018      	movs	r0, r3
 8004b5a:	4a9b      	ldr	r2, [pc, #620]	@ (8004dc8 <main+0x2f4>)
 8004b5c:	2390      	movs	r3, #144	@ 0x90
 8004b5e:	005b      	lsls	r3, r3, #1
 8004b60:	58d3      	ldr	r3, [r2, r3]
 8004b62:	0019      	movs	r1, r3
 8004b64:	f002 f8a4 	bl	8006cb0 <CheckExp>
 8004b68:	0003      	movs	r3, r0
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d10c      	bne.n	8004b88 <main+0xb4>
			game.mood += moodIncrementUp;
 8004b6e:	4b96      	ldr	r3, [pc, #600]	@ (8004dc8 <main+0x2f4>)
 8004b70:	7c5a      	ldrb	r2, [r3, #17]
 8004b72:	2301      	movs	r3, #1
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	18d3      	adds	r3, r2, r3
 8004b78:	b2da      	uxtb	r2, r3
 8004b7a:	4b93      	ldr	r3, [pc, #588]	@ (8004dc8 <main+0x2f4>)
 8004b7c:	745a      	strb	r2, [r3, #17]
			game.stepsToday = 0;
 8004b7e:	4a92      	ldr	r2, [pc, #584]	@ (8004dc8 <main+0x2f4>)
 8004b80:	2390      	movs	r3, #144	@ 0x90
 8004b82:	005b      	lsls	r3, r3, #1
 8004b84:	2100      	movs	r1, #0
 8004b86:	50d1      	str	r1, [r2, r3]
		}
		if(CheckExp(game.weeklyGoal, game.weeklySteps)==1) {
 8004b88:	4a8f      	ldr	r2, [pc, #572]	@ (8004dc8 <main+0x2f4>)
 8004b8a:	2394      	movs	r3, #148	@ 0x94
 8004b8c:	005b      	lsls	r3, r3, #1
 8004b8e:	58d3      	ldr	r3, [r2, r3]
 8004b90:	0018      	movs	r0, r3
 8004b92:	4a8d      	ldr	r2, [pc, #564]	@ (8004dc8 <main+0x2f4>)
 8004b94:	238e      	movs	r3, #142	@ 0x8e
 8004b96:	005b      	lsls	r3, r3, #1
 8004b98:	58d3      	ldr	r3, [r2, r3]
 8004b9a:	0019      	movs	r1, r3
 8004b9c:	f002 f888 	bl	8006cb0 <CheckExp>
 8004ba0:	0003      	movs	r3, r0
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d106      	bne.n	8004bb4 <main+0xe0>
			Evolve();
 8004ba6:	f001 fa83 	bl	80060b0 <Evolve>
			game.weeklySteps=0;
 8004baa:	4a87      	ldr	r2, [pc, #540]	@ (8004dc8 <main+0x2f4>)
 8004bac:	238e      	movs	r3, #142	@ 0x8e
 8004bae:	005b      	lsls	r3, r3, #1
 8004bb0:	2100      	movs	r1, #0
 8004bb2:	50d1      	str	r1, [r2, r3]
		}

		if (checkTime) {
 8004bb4:	4b83      	ldr	r3, [pc, #524]	@ (8004dc4 <main+0x2f0>)
 8004bb6:	881b      	ldrh	r3, [r3, #0]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d04f      	beq.n	8004c5c <main+0x188>
			checkTime=0;
 8004bbc:	4b81      	ldr	r3, [pc, #516]	@ (8004dc4 <main+0x2f0>)
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	801a      	strh	r2, [r3, #0]
                  			FlashWrite();
 8004bc2:	f001 faaf 	bl	8006124 <FlashWrite>
			if (((game.time.minutes % dayLength) == 0)
 8004bc6:	4b80      	ldr	r3, [pc, #512]	@ (8004dc8 <main+0x2f4>)
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	2218      	movs	r2, #24
 8004bcc:	0011      	movs	r1, r2
 8004bce:	0018      	movs	r0, r3
 8004bd0:	f7fb fc30 	bl	8000434 <__aeabi_idivmod>
 8004bd4:	1e0b      	subs	r3, r1, #0
 8004bd6:	d12c      	bne.n	8004c32 <main+0x15e>
					&& game.time.seconds > 0) {
 8004bd8:	4b7b      	ldr	r3, [pc, #492]	@ (8004dc8 <main+0x2f4>)
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	dd28      	ble.n	8004c32 <main+0x15e>
				if (CheckExp(game.dailyGoal, game.stepsToday) == -1)
 8004be0:	4a79      	ldr	r2, [pc, #484]	@ (8004dc8 <main+0x2f4>)
 8004be2:	2392      	movs	r3, #146	@ 0x92
 8004be4:	005b      	lsls	r3, r3, #1
 8004be6:	58d3      	ldr	r3, [r2, r3]
 8004be8:	0018      	movs	r0, r3
 8004bea:	4a77      	ldr	r2, [pc, #476]	@ (8004dc8 <main+0x2f4>)
 8004bec:	2390      	movs	r3, #144	@ 0x90
 8004bee:	005b      	lsls	r3, r3, #1
 8004bf0:	58d3      	ldr	r3, [r2, r3]
 8004bf2:	0019      	movs	r1, r3
 8004bf4:	f002 f85c 	bl	8006cb0 <CheckExp>
 8004bf8:	0003      	movs	r3, r0
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	d107      	bne.n	8004c0e <main+0x13a>
					game.mood -= moodIncrementDown;
 8004bfe:	4b72      	ldr	r3, [pc, #456]	@ (8004dc8 <main+0x2f4>)
 8004c00:	7c5a      	ldrb	r2, [r3, #17]
 8004c02:	2301      	movs	r3, #1
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	b2da      	uxtb	r2, r3
 8004c0a:	4b6f      	ldr	r3, [pc, #444]	@ (8004dc8 <main+0x2f4>)
 8004c0c:	745a      	strb	r2, [r3, #17]
				game.stepsToday = 0;
 8004c0e:	4a6e      	ldr	r2, [pc, #440]	@ (8004dc8 <main+0x2f4>)
 8004c10:	2390      	movs	r3, #144	@ 0x90
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	2100      	movs	r1, #0
 8004c16:	50d1      	str	r1, [r2, r3]
				memset(&game.positions, 0, sizeof(game.positions));
 8004c18:	2380      	movs	r3, #128	@ 0x80
 8004c1a:	005a      	lsls	r2, r3, #1
 8004c1c:	4b6c      	ldr	r3, [pc, #432]	@ (8004dd0 <main+0x2fc>)
 8004c1e:	2100      	movs	r1, #0
 8004c20:	0018      	movs	r0, r3
 8004c22:	f00a f819 	bl	800ec58 <memset>
				game.numLocations = 0;
 8004c26:	4b68      	ldr	r3, [pc, #416]	@ (8004dc8 <main+0x2f4>)
 8004c28:	2200      	movs	r2, #0
 8004c2a:	615a      	str	r2, [r3, #20]
				checkTime = 0;
 8004c2c:	4b65      	ldr	r3, [pc, #404]	@ (8004dc4 <main+0x2f0>)
 8004c2e:	2200      	movs	r2, #0
 8004c30:	801a      	strh	r2, [r3, #0]
			}

			if (((game.time.minutes % weekLength) == 0)
 8004c32:	4b65      	ldr	r3, [pc, #404]	@ (8004dc8 <main+0x2f4>)
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	22a8      	movs	r2, #168	@ 0xa8
 8004c38:	0011      	movs	r1, r2
 8004c3a:	0018      	movs	r0, r3
 8004c3c:	f7fb fbfa 	bl	8000434 <__aeabi_idivmod>
 8004c40:	1e0b      	subs	r3, r1, #0
 8004c42:	d10b      	bne.n	8004c5c <main+0x188>
					&& game.time.seconds > 0) {
 8004c44:	4b60      	ldr	r3, [pc, #384]	@ (8004dc8 <main+0x2f4>)
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	dd07      	ble.n	8004c5c <main+0x188>
				game.weeklySteps = 0;
 8004c4c:	4a5e      	ldr	r2, [pc, #376]	@ (8004dc8 <main+0x2f4>)
 8004c4e:	238e      	movs	r3, #142	@ 0x8e
 8004c50:	005b      	lsls	r3, r3, #1
 8004c52:	2100      	movs	r1, #0
 8004c54:	50d1      	str	r1, [r2, r3]
				checkTime = 0;
 8004c56:	4b5b      	ldr	r3, [pc, #364]	@ (8004dc4 <main+0x2f0>)
 8004c58:	2200      	movs	r2, #0
 8004c5a:	801a      	strh	r2, [r3, #0]
			}
		}
		if (steps != 0) {
 8004c5c:	4b5b      	ldr	r3, [pc, #364]	@ (8004dcc <main+0x2f8>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d027      	beq.n	8004cb4 <main+0x1e0>
			game.stepsToday += steps;
 8004c64:	4a58      	ldr	r2, [pc, #352]	@ (8004dc8 <main+0x2f4>)
 8004c66:	2390      	movs	r3, #144	@ 0x90
 8004c68:	005b      	lsls	r3, r3, #1
 8004c6a:	58d2      	ldr	r2, [r2, r3]
 8004c6c:	4b57      	ldr	r3, [pc, #348]	@ (8004dcc <main+0x2f8>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	18d1      	adds	r1, r2, r3
 8004c72:	4a55      	ldr	r2, [pc, #340]	@ (8004dc8 <main+0x2f4>)
 8004c74:	2390      	movs	r3, #144	@ 0x90
 8004c76:	005b      	lsls	r3, r3, #1
 8004c78:	50d1      	str	r1, [r2, r3]
			game.weeklySteps += steps;
 8004c7a:	4a53      	ldr	r2, [pc, #332]	@ (8004dc8 <main+0x2f4>)
 8004c7c:	238e      	movs	r3, #142	@ 0x8e
 8004c7e:	005b      	lsls	r3, r3, #1
 8004c80:	58d2      	ldr	r2, [r2, r3]
 8004c82:	4b52      	ldr	r3, [pc, #328]	@ (8004dcc <main+0x2f8>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	18d1      	adds	r1, r2, r3
 8004c88:	4a4f      	ldr	r2, [pc, #316]	@ (8004dc8 <main+0x2f4>)
 8004c8a:	238e      	movs	r3, #142	@ 0x8e
 8004c8c:	005b      	lsls	r3, r3, #1
 8004c8e:	50d1      	str	r1, [r2, r3]
			game.allSteps += steps;
 8004c90:	4a4d      	ldr	r2, [pc, #308]	@ (8004dc8 <main+0x2f4>)
 8004c92:	238c      	movs	r3, #140	@ 0x8c
 8004c94:	005b      	lsls	r3, r3, #1
 8004c96:	58d2      	ldr	r2, [r2, r3]
 8004c98:	4b4c      	ldr	r3, [pc, #304]	@ (8004dcc <main+0x2f8>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	18d1      	adds	r1, r2, r3
 8004c9e:	4a4a      	ldr	r2, [pc, #296]	@ (8004dc8 <main+0x2f4>)
 8004ca0:	238c      	movs	r3, #140	@ 0x8c
 8004ca2:	005b      	lsls	r3, r3, #1
 8004ca4:	50d1      	str	r1, [r2, r3]
			steps = 0;
 8004ca6:	4b49      	ldr	r3, [pc, #292]	@ (8004dcc <main+0x2f8>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	601a      	str	r2, [r3, #0]
			_ADXL343_WriteReg8(0x7E, 0xB1);
 8004cac:	21b1      	movs	r1, #177	@ 0xb1
 8004cae:	207e      	movs	r0, #126	@ 0x7e
 8004cb0:	f001 fd22 	bl	80066f8 <_ADXL343_WriteReg8>
		}
		++updateScreen;
 8004cb4:	4b47      	ldr	r3, [pc, #284]	@ (8004dd4 <main+0x300>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	1c5a      	adds	r2, r3, #1
 8004cba:	4b46      	ldr	r3, [pc, #280]	@ (8004dd4 <main+0x300>)
 8004cbc:	601a      	str	r2, [r3, #0]
		//SendData();
		//HAL_UART_Transmit(&huart2, "hello", 5, 100);
		switch (currentMenu) {
 8004cbe:	4b46      	ldr	r3, [pc, #280]	@ (8004dd8 <main+0x304>)
 8004cc0:	781b      	ldrb	r3, [r3, #0]
 8004cc2:	2b04      	cmp	r3, #4
 8004cc4:	d100      	bne.n	8004cc8 <main+0x1f4>
 8004cc6:	e21d      	b.n	8005104 <main+0x630>
 8004cc8:	dd00      	ble.n	8004ccc <main+0x1f8>
 8004cca:	e37e      	b.n	80053ca <main+0x8f6>
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d100      	bne.n	8004cd2 <main+0x1fe>
 8004cd0:	e096      	b.n	8004e00 <main+0x32c>
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d000      	beq.n	8004cd8 <main+0x204>
 8004cd6:	e378      	b.n	80053ca <main+0x8f6>
		case Main:


			if (updateScreen >= 3) {
 8004cd8:	4b3e      	ldr	r3, [pc, #248]	@ (8004dd4 <main+0x300>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d92a      	bls.n	8004d36 <main+0x262>
				updateScreen = 0;
 8004ce0:	4b3c      	ldr	r3, [pc, #240]	@ (8004dd4 <main+0x300>)
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	601a      	str	r2, [r3, #0]

				AnimateCharacterSitting(imgPalette);
 8004ce6:	4b3d      	ldr	r3, [pc, #244]	@ (8004ddc <main+0x308>)
 8004ce8:	0018      	movs	r0, r3
 8004cea:	f001 fc49 	bl	8006580 <AnimateCharacterSitting>
				//Update steps
				drawString(0, 150, "-SILLY LITTLE GUY-", WHITE, BLACK, 1, 1);
 8004cee:	2301      	movs	r3, #1
 8004cf0:	425b      	negs	r3, r3
 8004cf2:	4a3b      	ldr	r2, [pc, #236]	@ (8004de0 <main+0x30c>)
 8004cf4:	2101      	movs	r1, #1
 8004cf6:	9102      	str	r1, [sp, #8]
 8004cf8:	2101      	movs	r1, #1
 8004cfa:	9101      	str	r1, [sp, #4]
 8004cfc:	2100      	movs	r1, #0
 8004cfe:	9100      	str	r1, [sp, #0]
 8004d00:	2196      	movs	r1, #150	@ 0x96
 8004d02:	2000      	movs	r0, #0
 8004d04:	f7ff f941 	bl	8003f8a <drawString>
				sprintf(buffer2, "Steps: %d ", game.stepsToday);
 8004d08:	4a2f      	ldr	r2, [pc, #188]	@ (8004dc8 <main+0x2f4>)
 8004d0a:	2390      	movs	r3, #144	@ 0x90
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	58d2      	ldr	r2, [r2, r3]
 8004d10:	4934      	ldr	r1, [pc, #208]	@ (8004de4 <main+0x310>)
 8004d12:	4b35      	ldr	r3, [pc, #212]	@ (8004de8 <main+0x314>)
 8004d14:	0018      	movs	r0, r3
 8004d16:	f009 ff31 	bl	800eb7c <siprintf>
				drawString(0, 10, buffer2, BLACK, GREEN, 1, 1);
 8004d1a:	4a33      	ldr	r2, [pc, #204]	@ (8004de8 <main+0x314>)
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	9302      	str	r3, [sp, #8]
 8004d20:	2301      	movs	r3, #1
 8004d22:	9301      	str	r3, [sp, #4]
 8004d24:	4b31      	ldr	r3, [pc, #196]	@ (8004dec <main+0x318>)
 8004d26:	9300      	str	r3, [sp, #0]
 8004d28:	2300      	movs	r3, #0
 8004d2a:	210a      	movs	r1, #10
 8004d2c:	2000      	movs	r0, #0
 8004d2e:	f7ff f92c 	bl	8003f8a <drawString>
				Emote();
 8004d32:	f002 f90d 	bl	8006f50 <Emote>
			}

			//Interact with the SLG
			if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_SET) {
 8004d36:	4b2e      	ldr	r3, [pc, #184]	@ (8004df0 <main+0x31c>)
 8004d38:	2102      	movs	r1, #2
 8004d3a:	0018      	movs	r0, r3
 8004d3c:	f004 fbfc 	bl	8009538 <HAL_GPIO_ReadPin>
 8004d40:	0003      	movs	r3, r0
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d101      	bne.n	8004d4a <main+0x276>
				//if(game.weeklySteps == game.weeklyGoal)
				//{
					//Evolve();
				//}
				//Evolve();
				FlashErase();
 8004d46:	f001 f9cf 	bl	80060e8 <FlashErase>
				//FlashWrite();
				//StructInit();
			}

			//Change current Menu
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET) {
 8004d4a:	4b2a      	ldr	r3, [pc, #168]	@ (8004df4 <main+0x320>)
 8004d4c:	2104      	movs	r1, #4
 8004d4e:	0018      	movs	r0, r3
 8004d50:	f004 fbf2 	bl	8009538 <HAL_GPIO_ReadPin>
 8004d54:	0003      	movs	r3, r0
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d111      	bne.n	8004d7e <main+0x2aa>
				effect = MenuBeep;
 8004d5a:	4b27      	ldr	r3, [pc, #156]	@ (8004df8 <main+0x324>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 8004d60:	4b25      	ldr	r3, [pc, #148]	@ (8004df8 <main+0x324>)
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	0018      	movs	r0, r3
 8004d66:	f000 fe5b 	bl	8005a20 <PlayEffect>

				currentMenu = Settings;
 8004d6a:	4b1b      	ldr	r3, [pc, #108]	@ (8004dd8 <main+0x304>)
 8004d6c:	2204      	movs	r2, #4
 8004d6e:	701a      	strb	r2, [r3, #0]
				canChange = 0;
 8004d70:	4b22      	ldr	r3, [pc, #136]	@ (8004dfc <main+0x328>)
 8004d72:	2200      	movs	r2, #0
 8004d74:	701a      	strb	r2, [r3, #0]
				fillScreen(BLACK);
 8004d76:	2000      	movs	r0, #0
 8004d78:	f7ff fa4c 	bl	8004214 <fillScreen>
				canChange = 0;
				fillScreen(BLACK);
			} else
				canChange = 1;

			break;
 8004d7c:	e325      	b.n	80053ca <main+0x8f6>
			} else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET) {
 8004d7e:	2380      	movs	r3, #128	@ 0x80
 8004d80:	011a      	lsls	r2, r3, #4
 8004d82:	23a0      	movs	r3, #160	@ 0xa0
 8004d84:	05db      	lsls	r3, r3, #23
 8004d86:	0011      	movs	r1, r2
 8004d88:	0018      	movs	r0, r3
 8004d8a:	f004 fbd5 	bl	8009538 <HAL_GPIO_ReadPin>
 8004d8e:	0003      	movs	r3, r0
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d111      	bne.n	8004db8 <main+0x2e4>
				effect = MenuBeep;
 8004d94:	4b18      	ldr	r3, [pc, #96]	@ (8004df8 <main+0x324>)
 8004d96:	2200      	movs	r2, #0
 8004d98:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 8004d9a:	4b17      	ldr	r3, [pc, #92]	@ (8004df8 <main+0x324>)
 8004d9c:	781b      	ldrb	r3, [r3, #0]
 8004d9e:	0018      	movs	r0, r3
 8004da0:	f000 fe3e 	bl	8005a20 <PlayEffect>
				currentMenu = StatsDisplay;
 8004da4:	4b0c      	ldr	r3, [pc, #48]	@ (8004dd8 <main+0x304>)
 8004da6:	2200      	movs	r2, #0
 8004da8:	701a      	strb	r2, [r3, #0]
				canChange = 0;
 8004daa:	4b14      	ldr	r3, [pc, #80]	@ (8004dfc <main+0x328>)
 8004dac:	2200      	movs	r2, #0
 8004dae:	701a      	strb	r2, [r3, #0]
				fillScreen(BLACK);
 8004db0:	2000      	movs	r0, #0
 8004db2:	f7ff fa2f 	bl	8004214 <fillScreen>
			break;
 8004db6:	e308      	b.n	80053ca <main+0x8f6>
				canChange = 1;
 8004db8:	4b10      	ldr	r3, [pc, #64]	@ (8004dfc <main+0x328>)
 8004dba:	2201      	movs	r2, #1
 8004dbc:	701a      	strb	r2, [r3, #0]
			break;
 8004dbe:	e304      	b.n	80053ca <main+0x8f6>
 8004dc0:	20002ecc 	.word	0x20002ecc
 8004dc4:	20002a04 	.word	0x20002a04
 8004dc8:	20002d28 	.word	0x20002d28
 8004dcc:	20003cfc 	.word	0x20003cfc
 8004dd0:	20002d40 	.word	0x20002d40
 8004dd4:	20002c90 	.word	0x20002c90
 8004dd8:	20002a06 	.word	0x20002a06
 8004ddc:	20000000 	.word	0x20000000
 8004de0:	08011310 	.word	0x08011310
 8004de4:	08011324 	.word	0x08011324
 8004de8:	20003c98 	.word	0x20003c98
 8004dec:	ffff96cd 	.word	0xffff96cd
 8004df0:	50000800 	.word	0x50000800
 8004df4:	50000400 	.word	0x50000400
 8004df8:	20002c8c 	.word	0x20002c8c
 8004dfc:	20002a07 	.word	0x20002a07
		case StatsDisplay:

			if (updateScreen >= 5) {
 8004e00:	4bec      	ldr	r3, [pc, #944]	@ (80051b4 <main+0x6e0>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2b04      	cmp	r3, #4
 8004e06:	d800      	bhi.n	8004e0a <main+0x336>
 8004e08:	e15e      	b.n	80050c8 <main+0x5f4>
				//fillScreen(BLACK);

				drawString(0, 150, "STEPS", WHITE, BLACK, 1, 1);
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	425b      	negs	r3, r3
 8004e0e:	4aea      	ldr	r2, [pc, #936]	@ (80051b8 <main+0x6e4>)
 8004e10:	2101      	movs	r1, #1
 8004e12:	9102      	str	r1, [sp, #8]
 8004e14:	2101      	movs	r1, #1
 8004e16:	9101      	str	r1, [sp, #4]
 8004e18:	2100      	movs	r1, #0
 8004e1a:	9100      	str	r1, [sp, #0]
 8004e1c:	2196      	movs	r1, #150	@ 0x96
 8004e1e:	2000      	movs	r0, #0
 8004e20:	f7ff f8b3 	bl	8003f8a <drawString>
				sprintf(buffer2, "Today: %d ", game.stepsToday);
 8004e24:	4ae5      	ldr	r2, [pc, #916]	@ (80051bc <main+0x6e8>)
 8004e26:	2390      	movs	r3, #144	@ 0x90
 8004e28:	005b      	lsls	r3, r3, #1
 8004e2a:	58d2      	ldr	r2, [r2, r3]
 8004e2c:	49e4      	ldr	r1, [pc, #912]	@ (80051c0 <main+0x6ec>)
 8004e2e:	4be5      	ldr	r3, [pc, #916]	@ (80051c4 <main+0x6f0>)
 8004e30:	0018      	movs	r0, r3
 8004e32:	f009 fea3 	bl	800eb7c <siprintf>
				drawString(0, 140, buffer2, WHITE, BLACK, 1, 1);
 8004e36:	2301      	movs	r3, #1
 8004e38:	425b      	negs	r3, r3
 8004e3a:	4ae2      	ldr	r2, [pc, #904]	@ (80051c4 <main+0x6f0>)
 8004e3c:	2101      	movs	r1, #1
 8004e3e:	9102      	str	r1, [sp, #8]
 8004e40:	2101      	movs	r1, #1
 8004e42:	9101      	str	r1, [sp, #4]
 8004e44:	2100      	movs	r1, #0
 8004e46:	9100      	str	r1, [sp, #0]
 8004e48:	218c      	movs	r1, #140	@ 0x8c
 8004e4a:	2000      	movs	r0, #0
 8004e4c:	f7ff f89d 	bl	8003f8a <drawString>
				sprintf(buffer2, "This week: %d ", game.weeklySteps);
 8004e50:	4ada      	ldr	r2, [pc, #872]	@ (80051bc <main+0x6e8>)
 8004e52:	238e      	movs	r3, #142	@ 0x8e
 8004e54:	005b      	lsls	r3, r3, #1
 8004e56:	58d2      	ldr	r2, [r2, r3]
 8004e58:	49db      	ldr	r1, [pc, #876]	@ (80051c8 <main+0x6f4>)
 8004e5a:	4bda      	ldr	r3, [pc, #872]	@ (80051c4 <main+0x6f0>)
 8004e5c:	0018      	movs	r0, r3
 8004e5e:	f009 fe8d 	bl	800eb7c <siprintf>
				drawString(0, 130, buffer2, WHITE, BLACK, 1, 1);
 8004e62:	2301      	movs	r3, #1
 8004e64:	425b      	negs	r3, r3
 8004e66:	4ad7      	ldr	r2, [pc, #860]	@ (80051c4 <main+0x6f0>)
 8004e68:	2101      	movs	r1, #1
 8004e6a:	9102      	str	r1, [sp, #8]
 8004e6c:	2101      	movs	r1, #1
 8004e6e:	9101      	str	r1, [sp, #4]
 8004e70:	2100      	movs	r1, #0
 8004e72:	9100      	str	r1, [sp, #0]
 8004e74:	2182      	movs	r1, #130	@ 0x82
 8004e76:	2000      	movs	r0, #0
 8004e78:	f7ff f887 	bl	8003f8a <drawString>
				sprintf(buffer2, "All time: %d ", game.allSteps);
 8004e7c:	4acf      	ldr	r2, [pc, #828]	@ (80051bc <main+0x6e8>)
 8004e7e:	238c      	movs	r3, #140	@ 0x8c
 8004e80:	005b      	lsls	r3, r3, #1
 8004e82:	58d2      	ldr	r2, [r2, r3]
 8004e84:	49d1      	ldr	r1, [pc, #836]	@ (80051cc <main+0x6f8>)
 8004e86:	4bcf      	ldr	r3, [pc, #828]	@ (80051c4 <main+0x6f0>)
 8004e88:	0018      	movs	r0, r3
 8004e8a:	f009 fe77 	bl	800eb7c <siprintf>
				drawString(0, 120, buffer2, WHITE, BLACK, 1, 1);
 8004e8e:	2301      	movs	r3, #1
 8004e90:	425b      	negs	r3, r3
 8004e92:	4acc      	ldr	r2, [pc, #816]	@ (80051c4 <main+0x6f0>)
 8004e94:	2101      	movs	r1, #1
 8004e96:	9102      	str	r1, [sp, #8]
 8004e98:	2101      	movs	r1, #1
 8004e9a:	9101      	str	r1, [sp, #4]
 8004e9c:	2100      	movs	r1, #0
 8004e9e:	9100      	str	r1, [sp, #0]
 8004ea0:	2178      	movs	r1, #120	@ 0x78
 8004ea2:	2000      	movs	r0, #0
 8004ea4:	f7ff f871 	bl	8003f8a <drawString>
				drawString(0, 110, "POSITIONS", WHITE, BLACK, 1, 1);
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	425b      	negs	r3, r3
 8004eac:	4ac8      	ldr	r2, [pc, #800]	@ (80051d0 <main+0x6fc>)
 8004eae:	2101      	movs	r1, #1
 8004eb0:	9102      	str	r1, [sp, #8]
 8004eb2:	2101      	movs	r1, #1
 8004eb4:	9101      	str	r1, [sp, #4]
 8004eb6:	2100      	movs	r1, #0
 8004eb8:	9100      	str	r1, [sp, #0]
 8004eba:	216e      	movs	r1, #110	@ 0x6e
 8004ebc:	2000      	movs	r0, #0
 8004ebe:	f7ff f864 	bl	8003f8a <drawString>
				sprintf(buffer2, "Count/Mult: %d", game.numLocations);
 8004ec2:	4bbe      	ldr	r3, [pc, #760]	@ (80051bc <main+0x6e8>)
 8004ec4:	695a      	ldr	r2, [r3, #20]
 8004ec6:	49c3      	ldr	r1, [pc, #780]	@ (80051d4 <main+0x700>)
 8004ec8:	4bbe      	ldr	r3, [pc, #760]	@ (80051c4 <main+0x6f0>)
 8004eca:	0018      	movs	r0, r3
 8004ecc:	f009 fe56 	bl	800eb7c <siprintf>
				drawString(0, 100, buffer2, WHITE, BLACK, 1, 1);
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	425b      	negs	r3, r3
 8004ed4:	4abb      	ldr	r2, [pc, #748]	@ (80051c4 <main+0x6f0>)
 8004ed6:	2101      	movs	r1, #1
 8004ed8:	9102      	str	r1, [sp, #8]
 8004eda:	2101      	movs	r1, #1
 8004edc:	9101      	str	r1, [sp, #4]
 8004ede:	2100      	movs	r1, #0
 8004ee0:	9100      	str	r1, [sp, #0]
 8004ee2:	2164      	movs	r1, #100	@ 0x64
 8004ee4:	2000      	movs	r0, #0
 8004ee6:	f7ff f850 	bl	8003f8a <drawString>
				sprintf(buffer2, "Old Lat: %d.%d",
						(int) (game.positions[game.numLocations - 1].lat),
 8004eea:	4bb4      	ldr	r3, [pc, #720]	@ (80051bc <main+0x6e8>)
 8004eec:	695b      	ldr	r3, [r3, #20]
 8004eee:	1e5a      	subs	r2, r3, #1
 8004ef0:	4bb2      	ldr	r3, [pc, #712]	@ (80051bc <main+0x6e8>)
 8004ef2:	3203      	adds	r2, #3
 8004ef4:	00d2      	lsls	r2, r2, #3
 8004ef6:	58d3      	ldr	r3, [r2, r3]
				sprintf(buffer2, "Old Lat: %d.%d",
 8004ef8:	1c18      	adds	r0, r3, #0
 8004efa:	f7fc fc57 	bl	80017ac <__aeabi_f2iz>
 8004efe:	0004      	movs	r4, r0
						abs(
								(int) (((game.positions[game.numLocations - 1].lat)
 8004f00:	4bae      	ldr	r3, [pc, #696]	@ (80051bc <main+0x6e8>)
 8004f02:	695b      	ldr	r3, [r3, #20]
 8004f04:	1e5a      	subs	r2, r3, #1
 8004f06:	4bad      	ldr	r3, [pc, #692]	@ (80051bc <main+0x6e8>)
 8004f08:	3203      	adds	r2, #3
 8004f0a:	00d2      	lsls	r2, r2, #3
 8004f0c:	58d3      	ldr	r3, [r2, r3]
										* 10000)) % 10000));
 8004f0e:	49b2      	ldr	r1, [pc, #712]	@ (80051d8 <main+0x704>)
 8004f10:	1c18      	adds	r0, r3, #0
 8004f12:	f7fc f88d 	bl	8001030 <__aeabi_fmul>
 8004f16:	1c03      	adds	r3, r0, #0
								(int) (((game.positions[game.numLocations - 1].lat)
 8004f18:	1c18      	adds	r0, r3, #0
 8004f1a:	f7fc fc47 	bl	80017ac <__aeabi_f2iz>
 8004f1e:	0003      	movs	r3, r0
										* 10000)) % 10000));
 8004f20:	49ae      	ldr	r1, [pc, #696]	@ (80051dc <main+0x708>)
 8004f22:	0018      	movs	r0, r3
 8004f24:	f7fb fa86 	bl	8000434 <__aeabi_idivmod>
 8004f28:	000b      	movs	r3, r1
				sprintf(buffer2, "Old Lat: %d.%d",
 8004f2a:	17da      	asrs	r2, r3, #31
 8004f2c:	189b      	adds	r3, r3, r2
 8004f2e:	4053      	eors	r3, r2
 8004f30:	49ab      	ldr	r1, [pc, #684]	@ (80051e0 <main+0x70c>)
 8004f32:	48a4      	ldr	r0, [pc, #656]	@ (80051c4 <main+0x6f0>)
 8004f34:	0022      	movs	r2, r4
 8004f36:	f009 fe21 	bl	800eb7c <siprintf>
				drawString(0, 90, buffer2, WHITE, BLACK, 1, 1);
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	425b      	negs	r3, r3
 8004f3e:	4aa1      	ldr	r2, [pc, #644]	@ (80051c4 <main+0x6f0>)
 8004f40:	2101      	movs	r1, #1
 8004f42:	9102      	str	r1, [sp, #8]
 8004f44:	2101      	movs	r1, #1
 8004f46:	9101      	str	r1, [sp, #4]
 8004f48:	2100      	movs	r1, #0
 8004f4a:	9100      	str	r1, [sp, #0]
 8004f4c:	215a      	movs	r1, #90	@ 0x5a
 8004f4e:	2000      	movs	r0, #0
 8004f50:	f7ff f81b 	bl	8003f8a <drawString>
				sprintf(buffer2, "Old Lon: %d.%d",
						(int) (game.positions[game.numLocations - 1].lon),
 8004f54:	4b99      	ldr	r3, [pc, #612]	@ (80051bc <main+0x6e8>)
 8004f56:	695b      	ldr	r3, [r3, #20]
 8004f58:	3b01      	subs	r3, #1
 8004f5a:	4a98      	ldr	r2, [pc, #608]	@ (80051bc <main+0x6e8>)
 8004f5c:	3303      	adds	r3, #3
 8004f5e:	00db      	lsls	r3, r3, #3
 8004f60:	18d3      	adds	r3, r2, r3
 8004f62:	3304      	adds	r3, #4
 8004f64:	681b      	ldr	r3, [r3, #0]
				sprintf(buffer2, "Old Lon: %d.%d",
 8004f66:	1c18      	adds	r0, r3, #0
 8004f68:	f7fc fc20 	bl	80017ac <__aeabi_f2iz>
 8004f6c:	0004      	movs	r4, r0
						abs(
								(int) (((game.positions[game.numLocations - 1].lon)
 8004f6e:	4b93      	ldr	r3, [pc, #588]	@ (80051bc <main+0x6e8>)
 8004f70:	695b      	ldr	r3, [r3, #20]
 8004f72:	3b01      	subs	r3, #1
 8004f74:	4a91      	ldr	r2, [pc, #580]	@ (80051bc <main+0x6e8>)
 8004f76:	3303      	adds	r3, #3
 8004f78:	00db      	lsls	r3, r3, #3
 8004f7a:	18d3      	adds	r3, r2, r3
 8004f7c:	3304      	adds	r3, #4
 8004f7e:	681b      	ldr	r3, [r3, #0]
										* 10000)) % 10000));
 8004f80:	4995      	ldr	r1, [pc, #596]	@ (80051d8 <main+0x704>)
 8004f82:	1c18      	adds	r0, r3, #0
 8004f84:	f7fc f854 	bl	8001030 <__aeabi_fmul>
 8004f88:	1c03      	adds	r3, r0, #0
								(int) (((game.positions[game.numLocations - 1].lon)
 8004f8a:	1c18      	adds	r0, r3, #0
 8004f8c:	f7fc fc0e 	bl	80017ac <__aeabi_f2iz>
 8004f90:	0003      	movs	r3, r0
										* 10000)) % 10000));
 8004f92:	4992      	ldr	r1, [pc, #584]	@ (80051dc <main+0x708>)
 8004f94:	0018      	movs	r0, r3
 8004f96:	f7fb fa4d 	bl	8000434 <__aeabi_idivmod>
 8004f9a:	000b      	movs	r3, r1
				sprintf(buffer2, "Old Lon: %d.%d",
 8004f9c:	17da      	asrs	r2, r3, #31
 8004f9e:	189b      	adds	r3, r3, r2
 8004fa0:	4053      	eors	r3, r2
 8004fa2:	4990      	ldr	r1, [pc, #576]	@ (80051e4 <main+0x710>)
 8004fa4:	4887      	ldr	r0, [pc, #540]	@ (80051c4 <main+0x6f0>)
 8004fa6:	0022      	movs	r2, r4
 8004fa8:	f009 fde8 	bl	800eb7c <siprintf>
				drawString(0, 80, buffer2, WHITE, BLACK, 1, 1);
 8004fac:	2301      	movs	r3, #1
 8004fae:	425b      	negs	r3, r3
 8004fb0:	4a84      	ldr	r2, [pc, #528]	@ (80051c4 <main+0x6f0>)
 8004fb2:	2101      	movs	r1, #1
 8004fb4:	9102      	str	r1, [sp, #8]
 8004fb6:	2101      	movs	r1, #1
 8004fb8:	9101      	str	r1, [sp, #4]
 8004fba:	2100      	movs	r1, #0
 8004fbc:	9100      	str	r1, [sp, #0]
 8004fbe:	2150      	movs	r1, #80	@ 0x50
 8004fc0:	2000      	movs	r0, #0
 8004fc2:	f7fe ffe2 	bl	8003f8a <drawString>
				if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_SET) {
 8004fc6:	4b88      	ldr	r3, [pc, #544]	@ (80051e8 <main+0x714>)
 8004fc8:	2102      	movs	r1, #2
 8004fca:	0018      	movs	r0, r3
 8004fcc:	f004 fab4 	bl	8009538 <HAL_GPIO_ReadPin>
 8004fd0:	0003      	movs	r3, r0
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d175      	bne.n	80050c2 <main+0x5ee>
					if(GetJustLatLon().lat<2000.0f){
 8004fd6:	003b      	movs	r3, r7
 8004fd8:	0018      	movs	r0, r3
 8004fda:	f002 f875 	bl	80070c8 <GetJustLatLon>
 8004fde:	003b      	movs	r3, r7
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4982      	ldr	r1, [pc, #520]	@ (80051ec <main+0x718>)
 8004fe4:	1c18      	adds	r0, r3, #0
 8004fe6:	f7fb fa7b 	bl	80004e0 <__aeabi_fcmplt>
 8004fea:	1e03      	subs	r3, r0, #0
 8004fec:	d069      	beq.n	80050c2 <main+0x5ee>
					sprintf(buffer2, "Lat: %d.%d", (int) (GetJustLatLon().lat),
 8004fee:	2408      	movs	r4, #8
 8004ff0:	193b      	adds	r3, r7, r4
 8004ff2:	0018      	movs	r0, r3
 8004ff4:	f002 f868 	bl	80070c8 <GetJustLatLon>
 8004ff8:	193b      	adds	r3, r7, r4
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	1c18      	adds	r0, r3, #0
 8004ffe:	f7fc fbd5 	bl	80017ac <__aeabi_f2iz>
 8005002:	0004      	movs	r4, r0
							abs(
									((int) ((GetJustLatLon().lat) * 10000))
 8005004:	2510      	movs	r5, #16
 8005006:	197b      	adds	r3, r7, r5
 8005008:	0018      	movs	r0, r3
 800500a:	f002 f85d 	bl	80070c8 <GetJustLatLon>
 800500e:	197b      	adds	r3, r7, r5
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4971      	ldr	r1, [pc, #452]	@ (80051d8 <main+0x704>)
 8005014:	1c18      	adds	r0, r3, #0
 8005016:	f7fc f80b 	bl	8001030 <__aeabi_fmul>
 800501a:	1c03      	adds	r3, r0, #0
 800501c:	1c18      	adds	r0, r3, #0
 800501e:	f7fc fbc5 	bl	80017ac <__aeabi_f2iz>
 8005022:	0003      	movs	r3, r0
											% 10000));
 8005024:	496d      	ldr	r1, [pc, #436]	@ (80051dc <main+0x708>)
 8005026:	0018      	movs	r0, r3
 8005028:	f7fb fa04 	bl	8000434 <__aeabi_idivmod>
 800502c:	000b      	movs	r3, r1
					sprintf(buffer2, "Lat: %d.%d", (int) (GetJustLatLon().lat),
 800502e:	17da      	asrs	r2, r3, #31
 8005030:	189b      	adds	r3, r3, r2
 8005032:	4053      	eors	r3, r2
 8005034:	496e      	ldr	r1, [pc, #440]	@ (80051f0 <main+0x71c>)
 8005036:	4863      	ldr	r0, [pc, #396]	@ (80051c4 <main+0x6f0>)
 8005038:	0022      	movs	r2, r4
 800503a:	f009 fd9f 	bl	800eb7c <siprintf>
					drawString(0, 70, buffer2, WHITE, BLACK, 1, 1);
 800503e:	2301      	movs	r3, #1
 8005040:	425b      	negs	r3, r3
 8005042:	4a60      	ldr	r2, [pc, #384]	@ (80051c4 <main+0x6f0>)
 8005044:	2101      	movs	r1, #1
 8005046:	9102      	str	r1, [sp, #8]
 8005048:	2101      	movs	r1, #1
 800504a:	9101      	str	r1, [sp, #4]
 800504c:	2100      	movs	r1, #0
 800504e:	9100      	str	r1, [sp, #0]
 8005050:	2146      	movs	r1, #70	@ 0x46
 8005052:	2000      	movs	r0, #0
 8005054:	f7fe ff99 	bl	8003f8a <drawString>
					sprintf(buffer2, "Lon: %d.%d", (int) (GetJustLatLon().lon),
 8005058:	2418      	movs	r4, #24
 800505a:	193b      	adds	r3, r7, r4
 800505c:	0018      	movs	r0, r3
 800505e:	f002 f833 	bl	80070c8 <GetJustLatLon>
 8005062:	193b      	adds	r3, r7, r4
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	1c18      	adds	r0, r3, #0
 8005068:	f7fc fba0 	bl	80017ac <__aeabi_f2iz>
 800506c:	0004      	movs	r4, r0
							abs(
									(int) (((GetJustLatLon().lon) * 10000))
 800506e:	2520      	movs	r5, #32
 8005070:	197b      	adds	r3, r7, r5
 8005072:	0018      	movs	r0, r3
 8005074:	f002 f828 	bl	80070c8 <GetJustLatLon>
 8005078:	197b      	adds	r3, r7, r5
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	4956      	ldr	r1, [pc, #344]	@ (80051d8 <main+0x704>)
 800507e:	1c18      	adds	r0, r3, #0
 8005080:	f7fb ffd6 	bl	8001030 <__aeabi_fmul>
 8005084:	1c03      	adds	r3, r0, #0
 8005086:	1c18      	adds	r0, r3, #0
 8005088:	f7fc fb90 	bl	80017ac <__aeabi_f2iz>
 800508c:	0003      	movs	r3, r0
											% 10000));
 800508e:	4953      	ldr	r1, [pc, #332]	@ (80051dc <main+0x708>)
 8005090:	0018      	movs	r0, r3
 8005092:	f7fb f9cf 	bl	8000434 <__aeabi_idivmod>
 8005096:	000b      	movs	r3, r1
					sprintf(buffer2, "Lon: %d.%d", (int) (GetJustLatLon().lon),
 8005098:	17da      	asrs	r2, r3, #31
 800509a:	189b      	adds	r3, r3, r2
 800509c:	4053      	eors	r3, r2
 800509e:	4955      	ldr	r1, [pc, #340]	@ (80051f4 <main+0x720>)
 80050a0:	4848      	ldr	r0, [pc, #288]	@ (80051c4 <main+0x6f0>)
 80050a2:	0022      	movs	r2, r4
 80050a4:	f009 fd6a 	bl	800eb7c <siprintf>
					drawString(0, 60, buffer2, WHITE, BLACK, 1, 1);
 80050a8:	2301      	movs	r3, #1
 80050aa:	425b      	negs	r3, r3
 80050ac:	4a45      	ldr	r2, [pc, #276]	@ (80051c4 <main+0x6f0>)
 80050ae:	2101      	movs	r1, #1
 80050b0:	9102      	str	r1, [sp, #8]
 80050b2:	2101      	movs	r1, #1
 80050b4:	9101      	str	r1, [sp, #4]
 80050b6:	2100      	movs	r1, #0
 80050b8:	9100      	str	r1, [sp, #0]
 80050ba:	213c      	movs	r1, #60	@ 0x3c
 80050bc:	2000      	movs	r0, #0
 80050be:	f7fe ff64 	bl	8003f8a <drawString>
				}
				}
				updateScreen = 0;
 80050c2:	4b3c      	ldr	r3, [pc, #240]	@ (80051b4 <main+0x6e0>)
 80050c4:	2200      	movs	r2, #0
 80050c6:	601a      	str	r2, [r3, #0]
			}
			if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET) {
 80050c8:	4b4b      	ldr	r3, [pc, #300]	@ (80051f8 <main+0x724>)
 80050ca:	2104      	movs	r1, #4
 80050cc:	0018      	movs	r0, r3
 80050ce:	f004 fa33 	bl	8009538 <HAL_GPIO_ReadPin>
 80050d2:	0003      	movs	r3, r0
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d111      	bne.n	80050fc <main+0x628>
				effect = MenuBeep;
 80050d8:	4b48      	ldr	r3, [pc, #288]	@ (80051fc <main+0x728>)
 80050da:	2200      	movs	r2, #0
 80050dc:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 80050de:	4b47      	ldr	r3, [pc, #284]	@ (80051fc <main+0x728>)
 80050e0:	781b      	ldrb	r3, [r3, #0]
 80050e2:	0018      	movs	r0, r3
 80050e4:	f000 fc9c 	bl	8005a20 <PlayEffect>

				currentMenu = Main;
 80050e8:	4b45      	ldr	r3, [pc, #276]	@ (8005200 <main+0x72c>)
 80050ea:	2201      	movs	r2, #1
 80050ec:	701a      	strb	r2, [r3, #0]
				canChange = 0;
 80050ee:	4b45      	ldr	r3, [pc, #276]	@ (8005204 <main+0x730>)
 80050f0:	2200      	movs	r2, #0
 80050f2:	701a      	strb	r2, [r3, #0]
				fillScreen(BLACK);
 80050f4:	2000      	movs	r0, #0
 80050f6:	f7ff f88d 	bl	8004214 <fillScreen>
			} else
				canChange = 1;

			break;
 80050fa:	e166      	b.n	80053ca <main+0x8f6>
				canChange = 1;
 80050fc:	4b41      	ldr	r3, [pc, #260]	@ (8005204 <main+0x730>)
 80050fe:	2201      	movs	r2, #1
 8005100:	701a      	strb	r2, [r3, #0]
			break;
 8005102:	e162      	b.n	80053ca <main+0x8f6>
			//{
			//SendData();
			//ReceiveData();
			//}

			if (updateScreen >= 2) {
 8005104:	4b2b      	ldr	r3, [pc, #172]	@ (80051b4 <main+0x6e0>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2b01      	cmp	r3, #1
 800510a:	d800      	bhi.n	800510e <main+0x63a>
 800510c:	e138      	b.n	8005380 <main+0x8ac>
				updateScreen = 0;
 800510e:	4b29      	ldr	r3, [pc, #164]	@ (80051b4 <main+0x6e0>)
 8005110:	2200      	movs	r2, #0
 8005112:	601a      	str	r2, [r3, #0]
				drawString(0, 150, "-OPTIONS-", WHITE, BLACK, 1, 1);
 8005114:	2301      	movs	r3, #1
 8005116:	425b      	negs	r3, r3
 8005118:	4a3b      	ldr	r2, [pc, #236]	@ (8005208 <main+0x734>)
 800511a:	2101      	movs	r1, #1
 800511c:	9102      	str	r1, [sp, #8]
 800511e:	2101      	movs	r1, #1
 8005120:	9101      	str	r1, [sp, #4]
 8005122:	2100      	movs	r1, #0
 8005124:	9100      	str	r1, [sp, #0]
 8005126:	2196      	movs	r1, #150	@ 0x96
 8005128:	2000      	movs	r0, #0
 800512a:	f7fe ff2e 	bl	8003f8a <drawString>
				sprintf(buffer2, "GOAL: %d ", game.dailyGoal);
 800512e:	4a23      	ldr	r2, [pc, #140]	@ (80051bc <main+0x6e8>)
 8005130:	2392      	movs	r3, #146	@ 0x92
 8005132:	005b      	lsls	r3, r3, #1
 8005134:	58d2      	ldr	r2, [r2, r3]
 8005136:	4935      	ldr	r1, [pc, #212]	@ (800520c <main+0x738>)
 8005138:	4b22      	ldr	r3, [pc, #136]	@ (80051c4 <main+0x6f0>)
 800513a:	0018      	movs	r0, r3
 800513c:	f009 fd1e 	bl	800eb7c <siprintf>
				drawString(0, 130, buffer2, WHITE, BLACK, 1, 1); //Display the current difficulty
 8005140:	2301      	movs	r3, #1
 8005142:	425b      	negs	r3, r3
 8005144:	4a1f      	ldr	r2, [pc, #124]	@ (80051c4 <main+0x6f0>)
 8005146:	2101      	movs	r1, #1
 8005148:	9102      	str	r1, [sp, #8]
 800514a:	2101      	movs	r1, #1
 800514c:	9101      	str	r1, [sp, #4]
 800514e:	2100      	movs	r1, #0
 8005150:	9100      	str	r1, [sp, #0]
 8005152:	2182      	movs	r1, #130	@ 0x82
 8005154:	2000      	movs	r0, #0
 8005156:	f7fe ff18 	bl	8003f8a <drawString>
				drawString(0, 110, "UPLOAD DATA", WHITE, BLACK, 1, 1);
 800515a:	2301      	movs	r3, #1
 800515c:	425b      	negs	r3, r3
 800515e:	4a2c      	ldr	r2, [pc, #176]	@ (8005210 <main+0x73c>)
 8005160:	2101      	movs	r1, #1
 8005162:	9102      	str	r1, [sp, #8]
 8005164:	2101      	movs	r1, #1
 8005166:	9101      	str	r1, [sp, #4]
 8005168:	2100      	movs	r1, #0
 800516a:	9100      	str	r1, [sp, #0]
 800516c:	216e      	movs	r1, #110	@ 0x6e
 800516e:	2000      	movs	r0, #0
 8005170:	f7fe ff0b 	bl	8003f8a <drawString>
				if (editDifficulty) {
 8005174:	4b27      	ldr	r3, [pc, #156]	@ (8005214 <main+0x740>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d100      	bne.n	800517e <main+0x6aa>
 800517c:	e097      	b.n	80052ae <main+0x7da>
					//Editing difficulty
					drawLine(0, 125, 128, 125, WHITE);
 800517e:	4b26      	ldr	r3, [pc, #152]	@ (8005218 <main+0x744>)
 8005180:	9300      	str	r3, [sp, #0]
 8005182:	237d      	movs	r3, #125	@ 0x7d
 8005184:	2280      	movs	r2, #128	@ 0x80
 8005186:	217d      	movs	r1, #125	@ 0x7d
 8005188:	2000      	movs	r0, #0
 800518a:	f7fe fe6e 	bl	8003e6a <drawLine>
					//GET OUT when the center button is pressed!
					if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1)) {
 800518e:	4b16      	ldr	r3, [pc, #88]	@ (80051e8 <main+0x714>)
 8005190:	2102      	movs	r1, #2
 8005192:	0018      	movs	r0, r3
 8005194:	f004 f9d0 	bl	8009538 <HAL_GPIO_ReadPin>
 8005198:	1e03      	subs	r3, r0, #0
 800519a:	d03f      	beq.n	800521c <main+0x748>
						editDifficulty = 0;
 800519c:	4b1d      	ldr	r3, [pc, #116]	@ (8005214 <main+0x740>)
 800519e:	2200      	movs	r2, #0
 80051a0:	601a      	str	r2, [r3, #0]
						drawLine(0, 125, 128, 125, BLACK);
 80051a2:	2300      	movs	r3, #0
 80051a4:	9300      	str	r3, [sp, #0]
 80051a6:	237d      	movs	r3, #125	@ 0x7d
 80051a8:	2280      	movs	r2, #128	@ 0x80
 80051aa:	217d      	movs	r1, #125	@ 0x7d
 80051ac:	2000      	movs	r0, #0
 80051ae:	f7fe fe5c 	bl	8003e6a <drawLine>
 80051b2:	e05a      	b.n	800526a <main+0x796>
 80051b4:	20002c90 	.word	0x20002c90
 80051b8:	08011330 	.word	0x08011330
 80051bc:	20002d28 	.word	0x20002d28
 80051c0:	08011338 	.word	0x08011338
 80051c4:	20003c98 	.word	0x20003c98
 80051c8:	08011344 	.word	0x08011344
 80051cc:	08011354 	.word	0x08011354
 80051d0:	08011364 	.word	0x08011364
 80051d4:	08011370 	.word	0x08011370
 80051d8:	461c4000 	.word	0x461c4000
 80051dc:	00002710 	.word	0x00002710
 80051e0:	08011380 	.word	0x08011380
 80051e4:	08011390 	.word	0x08011390
 80051e8:	50000800 	.word	0x50000800
 80051ec:	44fa0000 	.word	0x44fa0000
 80051f0:	080113a0 	.word	0x080113a0
 80051f4:	080113ac 	.word	0x080113ac
 80051f8:	50000400 	.word	0x50000400
 80051fc:	20002c8c 	.word	0x20002c8c
 8005200:	20002a06 	.word	0x20002a06
 8005204:	20002a07 	.word	0x20002a07
 8005208:	080113b8 	.word	0x080113b8
 800520c:	080113c4 	.word	0x080113c4
 8005210:	080113d0 	.word	0x080113d0
 8005214:	20003d04 	.word	0x20003d04
 8005218:	0000ffff 	.word	0x0000ffff
					}
					//Right increments the goal
					else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)) {
 800521c:	4b6f      	ldr	r3, [pc, #444]	@ (80053dc <main+0x908>)
 800521e:	2104      	movs	r1, #4
 8005220:	0018      	movs	r0, r3
 8005222:	f004 f989 	bl	8009538 <HAL_GPIO_ReadPin>
 8005226:	1e03      	subs	r3, r0, #0
 8005228:	d00b      	beq.n	8005242 <main+0x76e>
						game.dailyGoal += 1000;
 800522a:	4a6d      	ldr	r2, [pc, #436]	@ (80053e0 <main+0x90c>)
 800522c:	2392      	movs	r3, #146	@ 0x92
 800522e:	005b      	lsls	r3, r3, #1
 8005230:	58d3      	ldr	r3, [r2, r3]
 8005232:	22fa      	movs	r2, #250	@ 0xfa
 8005234:	0092      	lsls	r2, r2, #2
 8005236:	1899      	adds	r1, r3, r2
 8005238:	4a69      	ldr	r2, [pc, #420]	@ (80053e0 <main+0x90c>)
 800523a:	2392      	movs	r3, #146	@ 0x92
 800523c:	005b      	lsls	r3, r3, #1
 800523e:	50d1      	str	r1, [r2, r3]
 8005240:	e013      	b.n	800526a <main+0x796>
					}
					//Left decrements the goal
					else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11)) {
 8005242:	2380      	movs	r3, #128	@ 0x80
 8005244:	011a      	lsls	r2, r3, #4
 8005246:	23a0      	movs	r3, #160	@ 0xa0
 8005248:	05db      	lsls	r3, r3, #23
 800524a:	0011      	movs	r1, r2
 800524c:	0018      	movs	r0, r3
 800524e:	f004 f973 	bl	8009538 <HAL_GPIO_ReadPin>
 8005252:	1e03      	subs	r3, r0, #0
 8005254:	d009      	beq.n	800526a <main+0x796>
						game.dailyGoal -= 1000;
 8005256:	4a62      	ldr	r2, [pc, #392]	@ (80053e0 <main+0x90c>)
 8005258:	2392      	movs	r3, #146	@ 0x92
 800525a:	005b      	lsls	r3, r3, #1
 800525c:	58d3      	ldr	r3, [r2, r3]
 800525e:	4a61      	ldr	r2, [pc, #388]	@ (80053e4 <main+0x910>)
 8005260:	1899      	adds	r1, r3, r2
 8005262:	4a5f      	ldr	r2, [pc, #380]	@ (80053e0 <main+0x90c>)
 8005264:	2392      	movs	r3, #146	@ 0x92
 8005266:	005b      	lsls	r3, r3, #1
 8005268:	50d1      	str	r1, [r2, r3]
					}

					if (game.dailyGoal >= 999000) {
 800526a:	4a5d      	ldr	r2, [pc, #372]	@ (80053e0 <main+0x90c>)
 800526c:	2392      	movs	r3, #146	@ 0x92
 800526e:	005b      	lsls	r3, r3, #1
 8005270:	58d3      	ldr	r3, [r2, r3]
 8005272:	4a5d      	ldr	r2, [pc, #372]	@ (80053e8 <main+0x914>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d905      	bls.n	8005284 <main+0x7b0>
						game.dailyGoal = 0;
 8005278:	4a59      	ldr	r2, [pc, #356]	@ (80053e0 <main+0x90c>)
 800527a:	2392      	movs	r3, #146	@ 0x92
 800527c:	005b      	lsls	r3, r3, #1
 800527e:	2100      	movs	r1, #0
 8005280:	50d1      	str	r1, [r2, r3]
 8005282:	e00a      	b.n	800529a <main+0x7c6>
					} else if (game.dailyGoal <= 0) {
 8005284:	4a56      	ldr	r2, [pc, #344]	@ (80053e0 <main+0x90c>)
 8005286:	2392      	movs	r3, #146	@ 0x92
 8005288:	005b      	lsls	r3, r3, #1
 800528a:	58d3      	ldr	r3, [r2, r3]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d104      	bne.n	800529a <main+0x7c6>
						game.dailyGoal = 999000;
 8005290:	4a53      	ldr	r2, [pc, #332]	@ (80053e0 <main+0x90c>)
 8005292:	2392      	movs	r3, #146	@ 0x92
 8005294:	005b      	lsls	r3, r3, #1
 8005296:	4955      	ldr	r1, [pc, #340]	@ (80053ec <main+0x918>)
 8005298:	50d1      	str	r1, [r2, r3]
					}
					sprintf(buffer2, "DIFFICULTY: %d ", game.dailyGoal);
 800529a:	4a51      	ldr	r2, [pc, #324]	@ (80053e0 <main+0x90c>)
 800529c:	2392      	movs	r3, #146	@ 0x92
 800529e:	005b      	lsls	r3, r3, #1
 80052a0:	58d2      	ldr	r2, [r2, r3]
 80052a2:	4953      	ldr	r1, [pc, #332]	@ (80053f0 <main+0x91c>)
 80052a4:	4b53      	ldr	r3, [pc, #332]	@ (80053f4 <main+0x920>)
 80052a6:	0018      	movs	r0, r3
 80052a8:	f009 fc68 	bl	800eb7c <siprintf>
 80052ac:	e068      	b.n	8005380 <main+0x8ac>

				} else if (userUpload) {
 80052ae:	4b52      	ldr	r3, [pc, #328]	@ (80053f8 <main+0x924>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d009      	beq.n	80052ca <main+0x7f6>
					FlashWrite();
 80052b6:	f000 ff35 	bl	8006124 <FlashWrite>

					userUpload = 0;
 80052ba:	4b4f      	ldr	r3, [pc, #316]	@ (80053f8 <main+0x924>)
 80052bc:	2200      	movs	r2, #0
 80052be:	601a      	str	r2, [r3, #0]
					SendData();
 80052c0:	f001 fa42 	bl	8006748 <SendData>
					ReceiveData();
 80052c4:	f001 fb08 	bl	80068d8 <ReceiveData>
 80052c8:	e05a      	b.n	8005380 <main+0x8ac>
				} else {
					//Difficulty
					if (currentSetting == 0) {
 80052ca:	4b4c      	ldr	r3, [pc, #304]	@ (80053fc <main+0x928>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d110      	bne.n	80052f4 <main+0x820>
						//Try to underline the option being selected
						drawLine(0, 125, 20, 125, WHITE);
 80052d2:	4b4b      	ldr	r3, [pc, #300]	@ (8005400 <main+0x92c>)
 80052d4:	9300      	str	r3, [sp, #0]
 80052d6:	237d      	movs	r3, #125	@ 0x7d
 80052d8:	2214      	movs	r2, #20
 80052da:	217d      	movs	r1, #125	@ 0x7d
 80052dc:	2000      	movs	r0, #0
 80052de:	f7fe fdc4 	bl	8003e6a <drawLine>
						//Then erase the highlight under the other option not being selected
						drawLine(0, 105, 20, 105, BLACK);
 80052e2:	2300      	movs	r3, #0
 80052e4:	9300      	str	r3, [sp, #0]
 80052e6:	2369      	movs	r3, #105	@ 0x69
 80052e8:	2214      	movs	r2, #20
 80052ea:	2169      	movs	r1, #105	@ 0x69
 80052ec:	2000      	movs	r0, #0
 80052ee:	f7fe fdbc 	bl	8003e6a <drawLine>
 80052f2:	e013      	b.n	800531c <main+0x848>
					}
					//Upload
					else if (currentSetting == 1) {
 80052f4:	4b41      	ldr	r3, [pc, #260]	@ (80053fc <main+0x928>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d10f      	bne.n	800531c <main+0x848>
						drawLine(0, 105, 20, 105, WHITE);
 80052fc:	4b40      	ldr	r3, [pc, #256]	@ (8005400 <main+0x92c>)
 80052fe:	9300      	str	r3, [sp, #0]
 8005300:	2369      	movs	r3, #105	@ 0x69
 8005302:	2214      	movs	r2, #20
 8005304:	2169      	movs	r1, #105	@ 0x69
 8005306:	2000      	movs	r0, #0
 8005308:	f7fe fdaf 	bl	8003e6a <drawLine>
						drawLine(0, 125, 20, 125, BLACK);
 800530c:	2300      	movs	r3, #0
 800530e:	9300      	str	r3, [sp, #0]
 8005310:	237d      	movs	r3, #125	@ 0x7d
 8005312:	2214      	movs	r2, #20
 8005314:	217d      	movs	r1, #125	@ 0x7d
 8005316:	2000      	movs	r0, #0
 8005318:	f7fe fda7 	bl	8003e6a <drawLine>
					}
					//IF RIGHT BUTTON IS PRESSED, INCREMENT THE SETTINGS MENU
					if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET) {
 800531c:	4b2f      	ldr	r3, [pc, #188]	@ (80053dc <main+0x908>)
 800531e:	2104      	movs	r1, #4
 8005320:	0018      	movs	r0, r3
 8005322:	f004 f909 	bl	8009538 <HAL_GPIO_ReadPin>
 8005326:	0003      	movs	r3, r0
 8005328:	2b01      	cmp	r3, #1
 800532a:	d10c      	bne.n	8005346 <main+0x872>
						++currentSetting;
 800532c:	4b33      	ldr	r3, [pc, #204]	@ (80053fc <main+0x928>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	1c5a      	adds	r2, r3, #1
 8005332:	4b32      	ldr	r3, [pc, #200]	@ (80053fc <main+0x928>)
 8005334:	601a      	str	r2, [r3, #0]
						if (currentSetting > 1)
 8005336:	4b31      	ldr	r3, [pc, #196]	@ (80053fc <main+0x928>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2b01      	cmp	r3, #1
 800533c:	d920      	bls.n	8005380 <main+0x8ac>
							currentSetting = 0;
 800533e:	4b2f      	ldr	r3, [pc, #188]	@ (80053fc <main+0x928>)
 8005340:	2200      	movs	r2, #0
 8005342:	601a      	str	r2, [r3, #0]
 8005344:	e01c      	b.n	8005380 <main+0x8ac>
					}
					//PD6=Center button
					else if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1)
 8005346:	4b2f      	ldr	r3, [pc, #188]	@ (8005404 <main+0x930>)
 8005348:	2102      	movs	r1, #2
 800534a:	0018      	movs	r0, r3
 800534c:	f004 f8f4 	bl	8009538 <HAL_GPIO_ReadPin>
 8005350:	1e03      	subs	r3, r0, #0
 8005352:	d007      	beq.n	8005364 <main+0x890>
							&& currentSetting == 0) {
 8005354:	4b29      	ldr	r3, [pc, #164]	@ (80053fc <main+0x928>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d103      	bne.n	8005364 <main+0x890>
						editDifficulty = 1;
 800535c:	4b2a      	ldr	r3, [pc, #168]	@ (8005408 <main+0x934>)
 800535e:	2201      	movs	r2, #1
 8005360:	601a      	str	r2, [r3, #0]
 8005362:	e00d      	b.n	8005380 <main+0x8ac>
					} else if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1)
 8005364:	4b27      	ldr	r3, [pc, #156]	@ (8005404 <main+0x930>)
 8005366:	2102      	movs	r1, #2
 8005368:	0018      	movs	r0, r3
 800536a:	f004 f8e5 	bl	8009538 <HAL_GPIO_ReadPin>
 800536e:	1e03      	subs	r3, r0, #0
 8005370:	d006      	beq.n	8005380 <main+0x8ac>
							&& currentSetting == 1) {
 8005372:	4b22      	ldr	r3, [pc, #136]	@ (80053fc <main+0x928>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	2b01      	cmp	r3, #1
 8005378:	d102      	bne.n	8005380 <main+0x8ac>
						userUpload = 1;
 800537a:	4b1f      	ldr	r3, [pc, #124]	@ (80053f8 <main+0x924>)
 800537c:	2201      	movs	r2, #1
 800537e:	601a      	str	r2, [r3, #0]
					}
				}
			}

			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET
 8005380:	2380      	movs	r3, #128	@ 0x80
 8005382:	011a      	lsls	r2, r3, #4
 8005384:	23a0      	movs	r3, #160	@ 0xa0
 8005386:	05db      	lsls	r3, r3, #23
 8005388:	0011      	movs	r1, r2
 800538a:	0018      	movs	r0, r3
 800538c:	f004 f8d4 	bl	8009538 <HAL_GPIO_ReadPin>
 8005390:	0003      	movs	r3, r0
 8005392:	2b01      	cmp	r3, #1
 8005394:	d115      	bne.n	80053c2 <main+0x8ee>
					&& !editDifficulty) {
 8005396:	4b1c      	ldr	r3, [pc, #112]	@ (8005408 <main+0x934>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d111      	bne.n	80053c2 <main+0x8ee>
				effect = MenuBeep;
 800539e:	4b1b      	ldr	r3, [pc, #108]	@ (800540c <main+0x938>)
 80053a0:	2200      	movs	r2, #0
 80053a2:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 80053a4:	4b19      	ldr	r3, [pc, #100]	@ (800540c <main+0x938>)
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	0018      	movs	r0, r3
 80053aa:	f000 fb39 	bl	8005a20 <PlayEffect>

				currentMenu = Main;
 80053ae:	4b18      	ldr	r3, [pc, #96]	@ (8005410 <main+0x93c>)
 80053b0:	2201      	movs	r2, #1
 80053b2:	701a      	strb	r2, [r3, #0]
				canChange = 0;
 80053b4:	4b17      	ldr	r3, [pc, #92]	@ (8005414 <main+0x940>)
 80053b6:	2200      	movs	r2, #0
 80053b8:	701a      	strb	r2, [r3, #0]
				fillScreen(BLACK);
 80053ba:	2000      	movs	r0, #0
 80053bc:	f7fe ff2a 	bl	8004214 <fillScreen>
			} else
				canChange = 1;
			break;
 80053c0:	e002      	b.n	80053c8 <main+0x8f4>
				canChange = 1;
 80053c2:	4b14      	ldr	r3, [pc, #80]	@ (8005414 <main+0x940>)
 80053c4:	2201      	movs	r2, #1
 80053c6:	701a      	strb	r2, [r3, #0]
			break;
 80053c8:	46c0      	nop			@ (mov r8, r8)

		}
		totalFrames++;
 80053ca:	4b13      	ldr	r3, [pc, #76]	@ (8005418 <main+0x944>)
 80053cc:	881b      	ldrh	r3, [r3, #0]
 80053ce:	3301      	adds	r3, #1
 80053d0:	b29a      	uxth	r2, r3
 80053d2:	4b11      	ldr	r3, [pc, #68]	@ (8005418 <main+0x944>)
 80053d4:	801a      	strh	r2, [r3, #0]
		if ((totalFrames) % 200 == 0){
 80053d6:	f7ff fb99 	bl	8004b0c <main+0x38>
 80053da:	46c0      	nop			@ (mov r8, r8)
 80053dc:	50000400 	.word	0x50000400
 80053e0:	20002d28 	.word	0x20002d28
 80053e4:	fffffc18 	.word	0xfffffc18
 80053e8:	000f3e57 	.word	0x000f3e57
 80053ec:	000f3e58 	.word	0x000f3e58
 80053f0:	080113dc 	.word	0x080113dc
 80053f4:	20003c98 	.word	0x20003c98
 80053f8:	20003d08 	.word	0x20003d08
 80053fc:	20003d00 	.word	0x20003d00
 8005400:	0000ffff 	.word	0x0000ffff
 8005404:	50000800 	.word	0x50000800
 8005408:	20003d04 	.word	0x20003d04
 800540c:	20002c8c 	.word	0x20002c8c
 8005410:	20002a06 	.word	0x20002a06
 8005414:	20002a07 	.word	0x20002a07
 8005418:	20002ecc 	.word	0x20002ecc

0800541c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800541c:	b590      	push	{r4, r7, lr}
 800541e:	b095      	sub	sp, #84	@ 0x54
 8005420:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005422:	2414      	movs	r4, #20
 8005424:	193b      	adds	r3, r7, r4
 8005426:	0018      	movs	r0, r3
 8005428:	233c      	movs	r3, #60	@ 0x3c
 800542a:	001a      	movs	r2, r3
 800542c:	2100      	movs	r1, #0
 800542e:	f009 fc13 	bl	800ec58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005432:	1d3b      	adds	r3, r7, #4
 8005434:	0018      	movs	r0, r3
 8005436:	2310      	movs	r3, #16
 8005438:	001a      	movs	r2, r3
 800543a:	2100      	movs	r1, #0
 800543c:	f009 fc0c 	bl	800ec58 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005440:	2380      	movs	r3, #128	@ 0x80
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	0018      	movs	r0, r3
 8005446:	f004 ff29 	bl	800a29c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800544a:	193b      	adds	r3, r7, r4
 800544c:	220a      	movs	r2, #10
 800544e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005450:	193b      	adds	r3, r7, r4
 8005452:	2280      	movs	r2, #128	@ 0x80
 8005454:	0052      	lsls	r2, r2, #1
 8005456:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8005458:	0021      	movs	r1, r4
 800545a:	187b      	adds	r3, r7, r1
 800545c:	2200      	movs	r2, #0
 800545e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005460:	187b      	adds	r3, r7, r1
 8005462:	2240      	movs	r2, #64	@ 0x40
 8005464:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8005466:	187b      	adds	r3, r7, r1
 8005468:	2201      	movs	r2, #1
 800546a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800546c:	187b      	adds	r3, r7, r1
 800546e:	2202      	movs	r2, #2
 8005470:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005472:	187b      	adds	r3, r7, r1
 8005474:	2202      	movs	r2, #2
 8005476:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8005478:	187b      	adds	r3, r7, r1
 800547a:	2200      	movs	r2, #0
 800547c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 800547e:	187b      	adds	r3, r7, r1
 8005480:	2208      	movs	r2, #8
 8005482:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005484:	187b      	adds	r3, r7, r1
 8005486:	2280      	movs	r2, #128	@ 0x80
 8005488:	0292      	lsls	r2, r2, #10
 800548a:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800548c:	187b      	adds	r3, r7, r1
 800548e:	2280      	movs	r2, #128	@ 0x80
 8005490:	0492      	lsls	r2, r2, #18
 8005492:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005494:	187b      	adds	r3, r7, r1
 8005496:	2280      	movs	r2, #128	@ 0x80
 8005498:	0592      	lsls	r2, r2, #22
 800549a:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800549c:	187b      	adds	r3, r7, r1
 800549e:	0018      	movs	r0, r3
 80054a0:	f004 ff48 	bl	800a334 <HAL_RCC_OscConfig>
 80054a4:	1e03      	subs	r3, r0, #0
 80054a6:	d001      	beq.n	80054ac <SystemClock_Config+0x90>
  {
    Error_Handler();
 80054a8:	f001 fe90 	bl	80071cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80054ac:	1d3b      	adds	r3, r7, #4
 80054ae:	2207      	movs	r2, #7
 80054b0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80054b2:	1d3b      	adds	r3, r7, #4
 80054b4:	2202      	movs	r2, #2
 80054b6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80054b8:	1d3b      	adds	r3, r7, #4
 80054ba:	2200      	movs	r2, #0
 80054bc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80054be:	1d3b      	adds	r3, r7, #4
 80054c0:	2200      	movs	r2, #0
 80054c2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80054c4:	1d3b      	adds	r3, r7, #4
 80054c6:	2102      	movs	r1, #2
 80054c8:	0018      	movs	r0, r3
 80054ca:	f005 fa93 	bl	800a9f4 <HAL_RCC_ClockConfig>
 80054ce:	1e03      	subs	r3, r0, #0
 80054d0:	d001      	beq.n	80054d6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80054d2:	f001 fe7b 	bl	80071cc <Error_Handler>
  }
}
 80054d6:	46c0      	nop			@ (mov r8, r8)
 80054d8:	46bd      	mov	sp, r7
 80054da:	b015      	add	sp, #84	@ 0x54
 80054dc:	bd90      	pop	{r4, r7, pc}
	...

080054e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80054e4:	4b1b      	ldr	r3, [pc, #108]	@ (8005554 <MX_I2C1_Init+0x74>)
 80054e6:	4a1c      	ldr	r2, [pc, #112]	@ (8005558 <MX_I2C1_Init+0x78>)
 80054e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 80054ea:	4b1a      	ldr	r3, [pc, #104]	@ (8005554 <MX_I2C1_Init+0x74>)
 80054ec:	4a1b      	ldr	r2, [pc, #108]	@ (800555c <MX_I2C1_Init+0x7c>)
 80054ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80054f0:	4b18      	ldr	r3, [pc, #96]	@ (8005554 <MX_I2C1_Init+0x74>)
 80054f2:	2200      	movs	r2, #0
 80054f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80054f6:	4b17      	ldr	r3, [pc, #92]	@ (8005554 <MX_I2C1_Init+0x74>)
 80054f8:	2201      	movs	r2, #1
 80054fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80054fc:	4b15      	ldr	r3, [pc, #84]	@ (8005554 <MX_I2C1_Init+0x74>)
 80054fe:	2200      	movs	r2, #0
 8005500:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8005502:	4b14      	ldr	r3, [pc, #80]	@ (8005554 <MX_I2C1_Init+0x74>)
 8005504:	2200      	movs	r2, #0
 8005506:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005508:	4b12      	ldr	r3, [pc, #72]	@ (8005554 <MX_I2C1_Init+0x74>)
 800550a:	2200      	movs	r2, #0
 800550c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800550e:	4b11      	ldr	r3, [pc, #68]	@ (8005554 <MX_I2C1_Init+0x74>)
 8005510:	2200      	movs	r2, #0
 8005512:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005514:	4b0f      	ldr	r3, [pc, #60]	@ (8005554 <MX_I2C1_Init+0x74>)
 8005516:	2200      	movs	r2, #0
 8005518:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800551a:	4b0e      	ldr	r3, [pc, #56]	@ (8005554 <MX_I2C1_Init+0x74>)
 800551c:	0018      	movs	r0, r3
 800551e:	f004 f879 	bl	8009614 <HAL_I2C_Init>
 8005522:	1e03      	subs	r3, r0, #0
 8005524:	d001      	beq.n	800552a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8005526:	f001 fe51 	bl	80071cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800552a:	4b0a      	ldr	r3, [pc, #40]	@ (8005554 <MX_I2C1_Init+0x74>)
 800552c:	2100      	movs	r1, #0
 800552e:	0018      	movs	r0, r3
 8005530:	f004 fe1c 	bl	800a16c <HAL_I2CEx_ConfigAnalogFilter>
 8005534:	1e03      	subs	r3, r0, #0
 8005536:	d001      	beq.n	800553c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8005538:	f001 fe48 	bl	80071cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800553c:	4b05      	ldr	r3, [pc, #20]	@ (8005554 <MX_I2C1_Init+0x74>)
 800553e:	2100      	movs	r1, #0
 8005540:	0018      	movs	r0, r3
 8005542:	f004 fe5f 	bl	800a204 <HAL_I2CEx_ConfigDigitalFilter>
 8005546:	1e03      	subs	r3, r0, #0
 8005548:	d001      	beq.n	800554e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800554a:	f001 fe3f 	bl	80071cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800554e:	46c0      	nop			@ (mov r8, r8)
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}
 8005554:	20003d0c 	.word	0x20003d0c
 8005558:	40005400 	.word	0x40005400
 800555c:	10b17db5 	.word	0x10b17db5

08005560 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8005564:	4b13      	ldr	r3, [pc, #76]	@ (80055b4 <MX_RTC_Init+0x54>)
 8005566:	4a14      	ldr	r2, [pc, #80]	@ (80055b8 <MX_RTC_Init+0x58>)
 8005568:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800556a:	4b12      	ldr	r3, [pc, #72]	@ (80055b4 <MX_RTC_Init+0x54>)
 800556c:	2200      	movs	r2, #0
 800556e:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8005570:	4b10      	ldr	r3, [pc, #64]	@ (80055b4 <MX_RTC_Init+0x54>)
 8005572:	227f      	movs	r2, #127	@ 0x7f
 8005574:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8005576:	4b0f      	ldr	r3, [pc, #60]	@ (80055b4 <MX_RTC_Init+0x54>)
 8005578:	22ff      	movs	r2, #255	@ 0xff
 800557a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800557c:	4b0d      	ldr	r3, [pc, #52]	@ (80055b4 <MX_RTC_Init+0x54>)
 800557e:	2200      	movs	r2, #0
 8005580:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8005582:	4b0c      	ldr	r3, [pc, #48]	@ (80055b4 <MX_RTC_Init+0x54>)
 8005584:	2200      	movs	r2, #0
 8005586:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005588:	4b0a      	ldr	r3, [pc, #40]	@ (80055b4 <MX_RTC_Init+0x54>)
 800558a:	2200      	movs	r2, #0
 800558c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800558e:	4b09      	ldr	r3, [pc, #36]	@ (80055b4 <MX_RTC_Init+0x54>)
 8005590:	2280      	movs	r2, #128	@ 0x80
 8005592:	05d2      	lsls	r2, r2, #23
 8005594:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8005596:	4b07      	ldr	r3, [pc, #28]	@ (80055b4 <MX_RTC_Init+0x54>)
 8005598:	2200      	movs	r2, #0
 800559a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800559c:	4b05      	ldr	r3, [pc, #20]	@ (80055b4 <MX_RTC_Init+0x54>)
 800559e:	0018      	movs	r0, r3
 80055a0:	f005 fe0e 	bl	800b1c0 <HAL_RTC_Init>
 80055a4:	1e03      	subs	r3, r0, #0
 80055a6:	d001      	beq.n	80055ac <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 80055a8:	f001 fe10 	bl	80071cc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80055ac:	46c0      	nop			@ (mov r8, r8)
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	46c0      	nop			@ (mov r8, r8)
 80055b4:	20003d60 	.word	0x20003d60
 80055b8:	40002800 	.word	0x40002800

080055bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80055c0:	4b1c      	ldr	r3, [pc, #112]	@ (8005634 <MX_SPI1_Init+0x78>)
 80055c2:	4a1d      	ldr	r2, [pc, #116]	@ (8005638 <MX_SPI1_Init+0x7c>)
 80055c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80055c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005634 <MX_SPI1_Init+0x78>)
 80055c8:	2282      	movs	r2, #130	@ 0x82
 80055ca:	0052      	lsls	r2, r2, #1
 80055cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80055ce:	4b19      	ldr	r3, [pc, #100]	@ (8005634 <MX_SPI1_Init+0x78>)
 80055d0:	2280      	movs	r2, #128	@ 0x80
 80055d2:	0212      	lsls	r2, r2, #8
 80055d4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80055d6:	4b17      	ldr	r3, [pc, #92]	@ (8005634 <MX_SPI1_Init+0x78>)
 80055d8:	22e0      	movs	r2, #224	@ 0xe0
 80055da:	00d2      	lsls	r2, r2, #3
 80055dc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80055de:	4b15      	ldr	r3, [pc, #84]	@ (8005634 <MX_SPI1_Init+0x78>)
 80055e0:	2200      	movs	r2, #0
 80055e2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80055e4:	4b13      	ldr	r3, [pc, #76]	@ (8005634 <MX_SPI1_Init+0x78>)
 80055e6:	2200      	movs	r2, #0
 80055e8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80055ea:	4b12      	ldr	r3, [pc, #72]	@ (8005634 <MX_SPI1_Init+0x78>)
 80055ec:	2280      	movs	r2, #128	@ 0x80
 80055ee:	0092      	lsls	r2, r2, #2
 80055f0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80055f2:	4b10      	ldr	r3, [pc, #64]	@ (8005634 <MX_SPI1_Init+0x78>)
 80055f4:	2220      	movs	r2, #32
 80055f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80055f8:	4b0e      	ldr	r3, [pc, #56]	@ (8005634 <MX_SPI1_Init+0x78>)
 80055fa:	2200      	movs	r2, #0
 80055fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80055fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005634 <MX_SPI1_Init+0x78>)
 8005600:	2200      	movs	r2, #0
 8005602:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005604:	4b0b      	ldr	r3, [pc, #44]	@ (8005634 <MX_SPI1_Init+0x78>)
 8005606:	2200      	movs	r2, #0
 8005608:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800560a:	4b0a      	ldr	r3, [pc, #40]	@ (8005634 <MX_SPI1_Init+0x78>)
 800560c:	2207      	movs	r2, #7
 800560e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005610:	4b08      	ldr	r3, [pc, #32]	@ (8005634 <MX_SPI1_Init+0x78>)
 8005612:	2200      	movs	r2, #0
 8005614:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005616:	4b07      	ldr	r3, [pc, #28]	@ (8005634 <MX_SPI1_Init+0x78>)
 8005618:	2208      	movs	r2, #8
 800561a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800561c:	4b05      	ldr	r3, [pc, #20]	@ (8005634 <MX_SPI1_Init+0x78>)
 800561e:	0018      	movs	r0, r3
 8005620:	f005 ff1c 	bl	800b45c <HAL_SPI_Init>
 8005624:	1e03      	subs	r3, r0, #0
 8005626:	d001      	beq.n	800562c <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8005628:	f001 fdd0 	bl	80071cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800562c:	46c0      	nop			@ (mov r8, r8)
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
 8005632:	46c0      	nop			@ (mov r8, r8)
 8005634:	20003d8c 	.word	0x20003d8c
 8005638:	40013000 	.word	0x40013000

0800563c <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b094      	sub	sp, #80	@ 0x50
 8005640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8005642:	2334      	movs	r3, #52	@ 0x34
 8005644:	18fb      	adds	r3, r7, r3
 8005646:	0018      	movs	r0, r3
 8005648:	231c      	movs	r3, #28
 800564a:	001a      	movs	r2, r3
 800564c:	2100      	movs	r1, #0
 800564e:	f009 fb03 	bl	800ec58 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005652:	003b      	movs	r3, r7
 8005654:	0018      	movs	r0, r3
 8005656:	2334      	movs	r3, #52	@ 0x34
 8005658:	001a      	movs	r2, r3
 800565a:	2100      	movs	r1, #0
 800565c:	f009 fafc 	bl	800ec58 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8005660:	4b37      	ldr	r3, [pc, #220]	@ (8005740 <MX_TIM17_Init+0x104>)
 8005662:	4a38      	ldr	r2, [pc, #224]	@ (8005744 <MX_TIM17_Init+0x108>)
 8005664:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8005666:	4b36      	ldr	r3, [pc, #216]	@ (8005740 <MX_TIM17_Init+0x104>)
 8005668:	2200      	movs	r2, #0
 800566a:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800566c:	4b34      	ldr	r3, [pc, #208]	@ (8005740 <MX_TIM17_Init+0x104>)
 800566e:	2200      	movs	r2, #0
 8005670:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8005672:	4b33      	ldr	r3, [pc, #204]	@ (8005740 <MX_TIM17_Init+0x104>)
 8005674:	4a34      	ldr	r2, [pc, #208]	@ (8005748 <MX_TIM17_Init+0x10c>)
 8005676:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005678:	4b31      	ldr	r3, [pc, #196]	@ (8005740 <MX_TIM17_Init+0x104>)
 800567a:	2200      	movs	r2, #0
 800567c:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800567e:	4b30      	ldr	r3, [pc, #192]	@ (8005740 <MX_TIM17_Init+0x104>)
 8005680:	2200      	movs	r2, #0
 8005682:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005684:	4b2e      	ldr	r3, [pc, #184]	@ (8005740 <MX_TIM17_Init+0x104>)
 8005686:	2200      	movs	r2, #0
 8005688:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800568a:	4b2d      	ldr	r3, [pc, #180]	@ (8005740 <MX_TIM17_Init+0x104>)
 800568c:	0018      	movs	r0, r3
 800568e:	f006 fa73 	bl	800bb78 <HAL_TIM_Base_Init>
 8005692:	1e03      	subs	r3, r0, #0
 8005694:	d001      	beq.n	800569a <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 8005696:	f001 fd99 	bl	80071cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800569a:	4b29      	ldr	r3, [pc, #164]	@ (8005740 <MX_TIM17_Init+0x104>)
 800569c:	0018      	movs	r0, r3
 800569e:	f006 fac3 	bl	800bc28 <HAL_TIM_PWM_Init>
 80056a2:	1e03      	subs	r3, r0, #0
 80056a4:	d001      	beq.n	80056aa <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 80056a6:	f001 fd91 	bl	80071cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80056aa:	2134      	movs	r1, #52	@ 0x34
 80056ac:	187b      	adds	r3, r7, r1
 80056ae:	2260      	movs	r2, #96	@ 0x60
 80056b0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80056b2:	187b      	adds	r3, r7, r1
 80056b4:	2200      	movs	r2, #0
 80056b6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80056b8:	187b      	adds	r3, r7, r1
 80056ba:	2200      	movs	r2, #0
 80056bc:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80056be:	187b      	adds	r3, r7, r1
 80056c0:	2200      	movs	r2, #0
 80056c2:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80056c4:	187b      	adds	r3, r7, r1
 80056c6:	2200      	movs	r2, #0
 80056c8:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80056ca:	187b      	adds	r3, r7, r1
 80056cc:	2200      	movs	r2, #0
 80056ce:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80056d0:	187b      	adds	r3, r7, r1
 80056d2:	2200      	movs	r2, #0
 80056d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80056d6:	1879      	adds	r1, r7, r1
 80056d8:	4b19      	ldr	r3, [pc, #100]	@ (8005740 <MX_TIM17_Init+0x104>)
 80056da:	2200      	movs	r2, #0
 80056dc:	0018      	movs	r0, r3
 80056de:	f006 fc7f 	bl	800bfe0 <HAL_TIM_PWM_ConfigChannel>
 80056e2:	1e03      	subs	r3, r0, #0
 80056e4:	d001      	beq.n	80056ea <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 80056e6:	f001 fd71 	bl	80071cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80056ea:	003b      	movs	r3, r7
 80056ec:	2200      	movs	r2, #0
 80056ee:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80056f0:	003b      	movs	r3, r7
 80056f2:	2200      	movs	r2, #0
 80056f4:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80056f6:	003b      	movs	r3, r7
 80056f8:	2200      	movs	r2, #0
 80056fa:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80056fc:	003b      	movs	r3, r7
 80056fe:	2200      	movs	r2, #0
 8005700:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005702:	003b      	movs	r3, r7
 8005704:	2200      	movs	r2, #0
 8005706:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005708:	003b      	movs	r3, r7
 800570a:	2280      	movs	r2, #128	@ 0x80
 800570c:	0192      	lsls	r2, r2, #6
 800570e:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005710:	003b      	movs	r3, r7
 8005712:	2200      	movs	r2, #0
 8005714:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005716:	003b      	movs	r3, r7
 8005718:	2200      	movs	r2, #0
 800571a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 800571c:	003a      	movs	r2, r7
 800571e:	4b08      	ldr	r3, [pc, #32]	@ (8005740 <MX_TIM17_Init+0x104>)
 8005720:	0011      	movs	r1, r2
 8005722:	0018      	movs	r0, r3
 8005724:	f007 f8dc 	bl	800c8e0 <HAL_TIMEx_ConfigBreakDeadTime>
 8005728:	1e03      	subs	r3, r0, #0
 800572a:	d001      	beq.n	8005730 <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 800572c:	f001 fd4e 	bl	80071cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8005730:	4b03      	ldr	r3, [pc, #12]	@ (8005740 <MX_TIM17_Init+0x104>)
 8005732:	0018      	movs	r0, r3
 8005734:	f002 faf2 	bl	8007d1c <HAL_TIM_MspPostInit>

}
 8005738:	46c0      	nop			@ (mov r8, r8)
 800573a:	46bd      	mov	sp, r7
 800573c:	b014      	add	sp, #80	@ 0x50
 800573e:	bd80      	pop	{r7, pc}
 8005740:	20003df0 	.word	0x20003df0
 8005744:	40014800 	.word	0x40014800
 8005748:	0000ffff 	.word	0x0000ffff

0800574c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005750:	4b23      	ldr	r3, [pc, #140]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 8005752:	4a24      	ldr	r2, [pc, #144]	@ (80057e4 <MX_USART1_UART_Init+0x98>)
 8005754:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8005756:	4b22      	ldr	r3, [pc, #136]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 8005758:	2296      	movs	r2, #150	@ 0x96
 800575a:	0192      	lsls	r2, r2, #6
 800575c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800575e:	4b20      	ldr	r3, [pc, #128]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 8005760:	2200      	movs	r2, #0
 8005762:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005764:	4b1e      	ldr	r3, [pc, #120]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 8005766:	2200      	movs	r2, #0
 8005768:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800576a:	4b1d      	ldr	r3, [pc, #116]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 800576c:	2200      	movs	r2, #0
 800576e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005770:	4b1b      	ldr	r3, [pc, #108]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 8005772:	220c      	movs	r2, #12
 8005774:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005776:	4b1a      	ldr	r3, [pc, #104]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 8005778:	2200      	movs	r2, #0
 800577a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800577c:	4b18      	ldr	r3, [pc, #96]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 800577e:	2200      	movs	r2, #0
 8005780:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005782:	4b17      	ldr	r3, [pc, #92]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 8005784:	2200      	movs	r2, #0
 8005786:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005788:	4b15      	ldr	r3, [pc, #84]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 800578a:	2200      	movs	r2, #0
 800578c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800578e:	4b14      	ldr	r3, [pc, #80]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 8005790:	2200      	movs	r2, #0
 8005792:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005794:	4b12      	ldr	r3, [pc, #72]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 8005796:	0018      	movs	r0, r3
 8005798:	f007 f93e 	bl	800ca18 <HAL_UART_Init>
 800579c:	1e03      	subs	r3, r0, #0
 800579e:	d001      	beq.n	80057a4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80057a0:	f001 fd14 	bl	80071cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80057a4:	4b0e      	ldr	r3, [pc, #56]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 80057a6:	2100      	movs	r1, #0
 80057a8:	0018      	movs	r0, r3
 80057aa:	f008 f8d9 	bl	800d960 <HAL_UARTEx_SetTxFifoThreshold>
 80057ae:	1e03      	subs	r3, r0, #0
 80057b0:	d001      	beq.n	80057b6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80057b2:	f001 fd0b 	bl	80071cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80057b6:	4b0a      	ldr	r3, [pc, #40]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 80057b8:	2100      	movs	r1, #0
 80057ba:	0018      	movs	r0, r3
 80057bc:	f008 f910 	bl	800d9e0 <HAL_UARTEx_SetRxFifoThreshold>
 80057c0:	1e03      	subs	r3, r0, #0
 80057c2:	d001      	beq.n	80057c8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80057c4:	f001 fd02 	bl	80071cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80057c8:	4b05      	ldr	r3, [pc, #20]	@ (80057e0 <MX_USART1_UART_Init+0x94>)
 80057ca:	0018      	movs	r0, r3
 80057cc:	f008 f88e 	bl	800d8ec <HAL_UARTEx_DisableFifoMode>
 80057d0:	1e03      	subs	r3, r0, #0
 80057d2:	d001      	beq.n	80057d8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80057d4:	f001 fcfa 	bl	80071cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80057d8:	46c0      	nop			@ (mov r8, r8)
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	46c0      	nop			@ (mov r8, r8)
 80057e0:	20003e3c 	.word	0x20003e3c
 80057e4:	40013800 	.word	0x40013800

080057e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80057ec:	4b23      	ldr	r3, [pc, #140]	@ (800587c <MX_USART2_UART_Init+0x94>)
 80057ee:	4a24      	ldr	r2, [pc, #144]	@ (8005880 <MX_USART2_UART_Init+0x98>)
 80057f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80057f2:	4b22      	ldr	r3, [pc, #136]	@ (800587c <MX_USART2_UART_Init+0x94>)
 80057f4:	22e1      	movs	r2, #225	@ 0xe1
 80057f6:	0252      	lsls	r2, r2, #9
 80057f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80057fa:	4b20      	ldr	r3, [pc, #128]	@ (800587c <MX_USART2_UART_Init+0x94>)
 80057fc:	2200      	movs	r2, #0
 80057fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005800:	4b1e      	ldr	r3, [pc, #120]	@ (800587c <MX_USART2_UART_Init+0x94>)
 8005802:	2200      	movs	r2, #0
 8005804:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005806:	4b1d      	ldr	r3, [pc, #116]	@ (800587c <MX_USART2_UART_Init+0x94>)
 8005808:	2200      	movs	r2, #0
 800580a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800580c:	4b1b      	ldr	r3, [pc, #108]	@ (800587c <MX_USART2_UART_Init+0x94>)
 800580e:	220c      	movs	r2, #12
 8005810:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005812:	4b1a      	ldr	r3, [pc, #104]	@ (800587c <MX_USART2_UART_Init+0x94>)
 8005814:	2200      	movs	r2, #0
 8005816:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005818:	4b18      	ldr	r3, [pc, #96]	@ (800587c <MX_USART2_UART_Init+0x94>)
 800581a:	2200      	movs	r2, #0
 800581c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800581e:	4b17      	ldr	r3, [pc, #92]	@ (800587c <MX_USART2_UART_Init+0x94>)
 8005820:	2200      	movs	r2, #0
 8005822:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005824:	4b15      	ldr	r3, [pc, #84]	@ (800587c <MX_USART2_UART_Init+0x94>)
 8005826:	2200      	movs	r2, #0
 8005828:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800582a:	4b14      	ldr	r3, [pc, #80]	@ (800587c <MX_USART2_UART_Init+0x94>)
 800582c:	2200      	movs	r2, #0
 800582e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005830:	4b12      	ldr	r3, [pc, #72]	@ (800587c <MX_USART2_UART_Init+0x94>)
 8005832:	0018      	movs	r0, r3
 8005834:	f007 f8f0 	bl	800ca18 <HAL_UART_Init>
 8005838:	1e03      	subs	r3, r0, #0
 800583a:	d001      	beq.n	8005840 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800583c:	f001 fcc6 	bl	80071cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005840:	4b0e      	ldr	r3, [pc, #56]	@ (800587c <MX_USART2_UART_Init+0x94>)
 8005842:	2100      	movs	r1, #0
 8005844:	0018      	movs	r0, r3
 8005846:	f008 f88b 	bl	800d960 <HAL_UARTEx_SetTxFifoThreshold>
 800584a:	1e03      	subs	r3, r0, #0
 800584c:	d001      	beq.n	8005852 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800584e:	f001 fcbd 	bl	80071cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005852:	4b0a      	ldr	r3, [pc, #40]	@ (800587c <MX_USART2_UART_Init+0x94>)
 8005854:	2100      	movs	r1, #0
 8005856:	0018      	movs	r0, r3
 8005858:	f008 f8c2 	bl	800d9e0 <HAL_UARTEx_SetRxFifoThreshold>
 800585c:	1e03      	subs	r3, r0, #0
 800585e:	d001      	beq.n	8005864 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005860:	f001 fcb4 	bl	80071cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005864:	4b05      	ldr	r3, [pc, #20]	@ (800587c <MX_USART2_UART_Init+0x94>)
 8005866:	0018      	movs	r0, r3
 8005868:	f008 f840 	bl	800d8ec <HAL_UARTEx_DisableFifoMode>
 800586c:	1e03      	subs	r3, r0, #0
 800586e:	d001      	beq.n	8005874 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005870:	f001 fcac 	bl	80071cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005874:	46c0      	nop			@ (mov r8, r8)
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	46c0      	nop			@ (mov r8, r8)
 800587c:	20003ed0 	.word	0x20003ed0
 8005880:	40004400 	.word	0x40004400

08005884 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005884:	b590      	push	{r4, r7, lr}
 8005886:	b08b      	sub	sp, #44	@ 0x2c
 8005888:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800588a:	2414      	movs	r4, #20
 800588c:	193b      	adds	r3, r7, r4
 800588e:	0018      	movs	r0, r3
 8005890:	2314      	movs	r3, #20
 8005892:	001a      	movs	r2, r3
 8005894:	2100      	movs	r1, #0
 8005896:	f009 f9df 	bl	800ec58 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800589a:	4b4d      	ldr	r3, [pc, #308]	@ (80059d0 <MX_GPIO_Init+0x14c>)
 800589c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800589e:	4b4c      	ldr	r3, [pc, #304]	@ (80059d0 <MX_GPIO_Init+0x14c>)
 80058a0:	2104      	movs	r1, #4
 80058a2:	430a      	orrs	r2, r1
 80058a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80058a6:	4b4a      	ldr	r3, [pc, #296]	@ (80059d0 <MX_GPIO_Init+0x14c>)
 80058a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058aa:	2204      	movs	r2, #4
 80058ac:	4013      	ands	r3, r2
 80058ae:	613b      	str	r3, [r7, #16]
 80058b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80058b2:	4b47      	ldr	r3, [pc, #284]	@ (80059d0 <MX_GPIO_Init+0x14c>)
 80058b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058b6:	4b46      	ldr	r3, [pc, #280]	@ (80059d0 <MX_GPIO_Init+0x14c>)
 80058b8:	2101      	movs	r1, #1
 80058ba:	430a      	orrs	r2, r1
 80058bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80058be:	4b44      	ldr	r3, [pc, #272]	@ (80059d0 <MX_GPIO_Init+0x14c>)
 80058c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058c2:	2201      	movs	r2, #1
 80058c4:	4013      	ands	r3, r2
 80058c6:	60fb      	str	r3, [r7, #12]
 80058c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80058ca:	4b41      	ldr	r3, [pc, #260]	@ (80059d0 <MX_GPIO_Init+0x14c>)
 80058cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058ce:	4b40      	ldr	r3, [pc, #256]	@ (80059d0 <MX_GPIO_Init+0x14c>)
 80058d0:	2102      	movs	r1, #2
 80058d2:	430a      	orrs	r2, r1
 80058d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80058d6:	4b3e      	ldr	r3, [pc, #248]	@ (80059d0 <MX_GPIO_Init+0x14c>)
 80058d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058da:	2202      	movs	r2, #2
 80058dc:	4013      	ands	r3, r2
 80058de:	60bb      	str	r3, [r7, #8]
 80058e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80058e2:	4b3b      	ldr	r3, [pc, #236]	@ (80059d0 <MX_GPIO_Init+0x14c>)
 80058e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058e6:	4b3a      	ldr	r3, [pc, #232]	@ (80059d0 <MX_GPIO_Init+0x14c>)
 80058e8:	2108      	movs	r1, #8
 80058ea:	430a      	orrs	r2, r1
 80058ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80058ee:	4b38      	ldr	r3, [pc, #224]	@ (80059d0 <MX_GPIO_Init+0x14c>)
 80058f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058f2:	2208      	movs	r2, #8
 80058f4:	4013      	ands	r3, r2
 80058f6:	607b      	str	r3, [r7, #4]
 80058f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15, GPIO_PIN_RESET);
 80058fa:	4936      	ldr	r1, [pc, #216]	@ (80059d4 <MX_GPIO_Init+0x150>)
 80058fc:	23a0      	movs	r3, #160	@ 0xa0
 80058fe:	05db      	lsls	r3, r3, #23
 8005900:	2200      	movs	r2, #0
 8005902:	0018      	movs	r0, r3
 8005904:	f003 fe35 	bl	8009572 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005908:	193b      	adds	r3, r7, r4
 800590a:	2202      	movs	r2, #2
 800590c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800590e:	193b      	adds	r3, r7, r4
 8005910:	2288      	movs	r2, #136	@ 0x88
 8005912:	0352      	lsls	r2, r2, #13
 8005914:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005916:	193b      	adds	r3, r7, r4
 8005918:	2200      	movs	r2, #0
 800591a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800591c:	193b      	adds	r3, r7, r4
 800591e:	4a2e      	ldr	r2, [pc, #184]	@ (80059d8 <MX_GPIO_Init+0x154>)
 8005920:	0019      	movs	r1, r3
 8005922:	0010      	movs	r0, r2
 8005924:	f003 fc9c 	bl	8009260 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA4 PA5 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15;
 8005928:	193b      	adds	r3, r7, r4
 800592a:	4a2a      	ldr	r2, [pc, #168]	@ (80059d4 <MX_GPIO_Init+0x150>)
 800592c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800592e:	193b      	adds	r3, r7, r4
 8005930:	2201      	movs	r2, #1
 8005932:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005934:	193b      	adds	r3, r7, r4
 8005936:	2200      	movs	r2, #0
 8005938:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800593a:	193b      	adds	r3, r7, r4
 800593c:	2200      	movs	r2, #0
 800593e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005940:	193a      	adds	r2, r7, r4
 8005942:	23a0      	movs	r3, #160	@ 0xa0
 8005944:	05db      	lsls	r3, r3, #23
 8005946:	0011      	movs	r1, r2
 8005948:	0018      	movs	r0, r3
 800594a:	f003 fc89 	bl	8009260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800594e:	0021      	movs	r1, r4
 8005950:	187b      	adds	r3, r7, r1
 8005952:	2204      	movs	r2, #4
 8005954:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005956:	187b      	adds	r3, r7, r1
 8005958:	2288      	movs	r2, #136	@ 0x88
 800595a:	0352      	lsls	r2, r2, #13
 800595c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800595e:	187b      	adds	r3, r7, r1
 8005960:	2200      	movs	r2, #0
 8005962:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005964:	000c      	movs	r4, r1
 8005966:	187b      	adds	r3, r7, r1
 8005968:	4a1c      	ldr	r2, [pc, #112]	@ (80059dc <MX_GPIO_Init+0x158>)
 800596a:	0019      	movs	r1, r3
 800596c:	0010      	movs	r0, r2
 800596e:	f003 fc77 	bl	8009260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005972:	0021      	movs	r1, r4
 8005974:	187b      	adds	r3, r7, r1
 8005976:	2280      	movs	r2, #128	@ 0x80
 8005978:	0112      	lsls	r2, r2, #4
 800597a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800597c:	187b      	adds	r3, r7, r1
 800597e:	2288      	movs	r2, #136	@ 0x88
 8005980:	0352      	lsls	r2, r2, #13
 8005982:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005984:	187b      	adds	r3, r7, r1
 8005986:	2200      	movs	r2, #0
 8005988:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800598a:	187a      	adds	r2, r7, r1
 800598c:	23a0      	movs	r3, #160	@ 0xa0
 800598e:	05db      	lsls	r3, r3, #23
 8005990:	0011      	movs	r1, r2
 8005992:	0018      	movs	r0, r3
 8005994:	f003 fc64 	bl	8009260 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8005998:	2200      	movs	r2, #0
 800599a:	2100      	movs	r1, #0
 800599c:	2005      	movs	r0, #5
 800599e:	f003 fa7b 	bl	8008e98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80059a2:	2005      	movs	r0, #5
 80059a4:	f003 fa8d 	bl	8008ec2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80059a8:	2200      	movs	r2, #0
 80059aa:	2100      	movs	r1, #0
 80059ac:	2006      	movs	r0, #6
 80059ae:	f003 fa73 	bl	8008e98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80059b2:	2006      	movs	r0, #6
 80059b4:	f003 fa85 	bl	8008ec2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80059b8:	2200      	movs	r2, #0
 80059ba:	2100      	movs	r1, #0
 80059bc:	2007      	movs	r0, #7
 80059be:	f003 fa6b 	bl	8008e98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80059c2:	2007      	movs	r0, #7
 80059c4:	f003 fa7d 	bl	8008ec2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80059c8:	46c0      	nop			@ (mov r8, r8)
 80059ca:	46bd      	mov	sp, r7
 80059cc:	b00b      	add	sp, #44	@ 0x2c
 80059ce:	bd90      	pop	{r4, r7, pc}
 80059d0:	40021000 	.word	0x40021000
 80059d4:	00008031 	.word	0x00008031
 80059d8:	50000800 	.word	0x50000800
 80059dc:	50000400 	.word	0x50000400

080059e0 <ChangeNote>:

/* USER CODE BEGIN 4 */
void ChangeNote(enum Scale freq) {
 80059e0:	b590      	push	{r4, r7, lr}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	0002      	movs	r2, r0
 80059e8:	1dbb      	adds	r3, r7, #6
 80059ea:	801a      	strh	r2, [r3, #0]
	TIM17->ARR = (uint32_t) (987 * (float) 1000 / (float) freq);
 80059ec:	1dbb      	adds	r3, r7, #6
 80059ee:	881b      	ldrh	r3, [r3, #0]
 80059f0:	0018      	movs	r0, r3
 80059f2:	f7fb ff4b 	bl	800188c <__aeabi_ui2f>
 80059f6:	1c03      	adds	r3, r0, #0
 80059f8:	1c19      	adds	r1, r3, #0
 80059fa:	4807      	ldr	r0, [pc, #28]	@ (8005a18 <ChangeNote+0x38>)
 80059fc:	f7fb f94a 	bl	8000c94 <__aeabi_fdiv>
 8005a00:	1c03      	adds	r3, r0, #0
 8005a02:	4c06      	ldr	r4, [pc, #24]	@ (8005a1c <ChangeNote+0x3c>)
 8005a04:	1c18      	adds	r0, r3, #0
 8005a06:	f7fa fde1 	bl	80005cc <__aeabi_f2uiz>
 8005a0a:	0003      	movs	r3, r0
 8005a0c:	62e3      	str	r3, [r4, #44]	@ 0x2c
}
 8005a0e:	46c0      	nop			@ (mov r8, r8)
 8005a10:	46bd      	mov	sp, r7
 8005a12:	b003      	add	sp, #12
 8005a14:	bd90      	pop	{r4, r7, pc}
 8005a16:	46c0      	nop			@ (mov r8, r8)
 8005a18:	4970f780 	.word	0x4970f780
 8005a1c:	40014800 	.word	0x40014800

08005a20 <PlayEffect>:
void PlayEffect(enum SoundEffects effect) {
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b082      	sub	sp, #8
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	0002      	movs	r2, r0
 8005a28:	1dfb      	adds	r3, r7, #7
 8005a2a:	701a      	strb	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8005a2c:	4ba0      	ldr	r3, [pc, #640]	@ (8005cb0 <PlayEffect+0x290>)
 8005a2e:	2100      	movs	r1, #0
 8005a30:	0018      	movs	r0, r3
 8005a32:	f006 f959 	bl	800bce8 <HAL_TIM_PWM_Start>
	HAL_Delay(5);
 8005a36:	2005      	movs	r0, #5
 8005a38:	f003 f948 	bl	8008ccc <HAL_Delay>
	switch (effect) {
 8005a3c:	1dfb      	adds	r3, r7, #7
 8005a3e:	781b      	ldrb	r3, [r3, #0]
 8005a40:	2b06      	cmp	r3, #6
 8005a42:	d900      	bls.n	8005a46 <PlayEffect+0x26>
 8005a44:	e12a      	b.n	8005c9c <PlayEffect+0x27c>
 8005a46:	009a      	lsls	r2, r3, #2
 8005a48:	4b9a      	ldr	r3, [pc, #616]	@ (8005cb4 <PlayEffect+0x294>)
 8005a4a:	18d3      	adds	r3, r2, r3
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	469f      	mov	pc, r3
	case MenuBeep:

		curNote = G * 3;
 8005a50:	4b99      	ldr	r3, [pc, #612]	@ (8005cb8 <PlayEffect+0x298>)
 8005a52:	2293      	movs	r2, #147	@ 0x93
 8005a54:	0112      	lsls	r2, r2, #4
 8005a56:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005a58:	4b97      	ldr	r3, [pc, #604]	@ (8005cb8 <PlayEffect+0x298>)
 8005a5a:	881b      	ldrh	r3, [r3, #0]
 8005a5c:	0018      	movs	r0, r3
 8005a5e:	f7ff ffbf 	bl	80059e0 <ChangeNote>
		HAL_Delay(25);
 8005a62:	2019      	movs	r0, #25
 8005a64:	f003 f932 	bl	8008ccc <HAL_Delay>

		curNote = G * 2;
 8005a68:	4b93      	ldr	r3, [pc, #588]	@ (8005cb8 <PlayEffect+0x298>)
 8005a6a:	22c4      	movs	r2, #196	@ 0xc4
 8005a6c:	00d2      	lsls	r2, r2, #3
 8005a6e:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005a70:	4b91      	ldr	r3, [pc, #580]	@ (8005cb8 <PlayEffect+0x298>)
 8005a72:	881b      	ldrh	r3, [r3, #0]
 8005a74:	0018      	movs	r0, r3
 8005a76:	f7ff ffb3 	bl	80059e0 <ChangeNote>
		HAL_Delay(25);
 8005a7a:	2019      	movs	r0, #25
 8005a7c:	f003 f926 	bl	8008ccc <HAL_Delay>

		break;
 8005a80:	e10c      	b.n	8005c9c <PlayEffect+0x27c>
	case EggNoise:

		curNote = A;
 8005a82:	4b8d      	ldr	r3, [pc, #564]	@ (8005cb8 <PlayEffect+0x298>)
 8005a84:	22dc      	movs	r2, #220	@ 0xdc
 8005a86:	0052      	lsls	r2, r2, #1
 8005a88:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005a8a:	4b8b      	ldr	r3, [pc, #556]	@ (8005cb8 <PlayEffect+0x298>)
 8005a8c:	881b      	ldrh	r3, [r3, #0]
 8005a8e:	0018      	movs	r0, r3
 8005a90:	f7ff ffa6 	bl	80059e0 <ChangeNote>
		HAL_Delay(20);
 8005a94:	2014      	movs	r0, #20
 8005a96:	f003 f919 	bl	8008ccc <HAL_Delay>

		curNote = C;
 8005a9a:	4b87      	ldr	r3, [pc, #540]	@ (8005cb8 <PlayEffect+0x298>)
 8005a9c:	4a87      	ldr	r2, [pc, #540]	@ (8005cbc <PlayEffect+0x29c>)
 8005a9e:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005aa0:	4b85      	ldr	r3, [pc, #532]	@ (8005cb8 <PlayEffect+0x298>)
 8005aa2:	881b      	ldrh	r3, [r3, #0]
 8005aa4:	0018      	movs	r0, r3
 8005aa6:	f7ff ff9b 	bl	80059e0 <ChangeNote>
		HAL_Delay(20);
 8005aaa:	2014      	movs	r0, #20
 8005aac:	f003 f90e 	bl	8008ccc <HAL_Delay>

		curNote = A;
 8005ab0:	4b81      	ldr	r3, [pc, #516]	@ (8005cb8 <PlayEffect+0x298>)
 8005ab2:	22dc      	movs	r2, #220	@ 0xdc
 8005ab4:	0052      	lsls	r2, r2, #1
 8005ab6:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005ab8:	4b7f      	ldr	r3, [pc, #508]	@ (8005cb8 <PlayEffect+0x298>)
 8005aba:	881b      	ldrh	r3, [r3, #0]
 8005abc:	0018      	movs	r0, r3
 8005abe:	f7ff ff8f 	bl	80059e0 <ChangeNote>
		HAL_Delay(20);
 8005ac2:	2014      	movs	r0, #20
 8005ac4:	f003 f902 	bl	8008ccc <HAL_Delay>

		curNote = C;
 8005ac8:	4b7b      	ldr	r3, [pc, #492]	@ (8005cb8 <PlayEffect+0x298>)
 8005aca:	4a7c      	ldr	r2, [pc, #496]	@ (8005cbc <PlayEffect+0x29c>)
 8005acc:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005ace:	4b7a      	ldr	r3, [pc, #488]	@ (8005cb8 <PlayEffect+0x298>)
 8005ad0:	881b      	ldrh	r3, [r3, #0]
 8005ad2:	0018      	movs	r0, r3
 8005ad4:	f7ff ff84 	bl	80059e0 <ChangeNote>
		HAL_Delay(20);
 8005ad8:	2014      	movs	r0, #20
 8005ada:	f003 f8f7 	bl	8008ccc <HAL_Delay>

		break;
 8005ade:	e0dd      	b.n	8005c9c <PlayEffect+0x27c>
	case YoungNoiseHappy:

		curNote = F * 4;
 8005ae0:	4b75      	ldr	r3, [pc, #468]	@ (8005cb8 <PlayEffect+0x298>)
 8005ae2:	4a77      	ldr	r2, [pc, #476]	@ (8005cc0 <PlayEffect+0x2a0>)
 8005ae4:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005ae6:	4b74      	ldr	r3, [pc, #464]	@ (8005cb8 <PlayEffect+0x298>)
 8005ae8:	881b      	ldrh	r3, [r3, #0]
 8005aea:	0018      	movs	r0, r3
 8005aec:	f7ff ff78 	bl	80059e0 <ChangeNote>
		HAL_Delay(35);
 8005af0:	2023      	movs	r0, #35	@ 0x23
 8005af2:	f003 f8eb 	bl	8008ccc <HAL_Delay>

		curNote = B * 4;
 8005af6:	4b70      	ldr	r3, [pc, #448]	@ (8005cb8 <PlayEffect+0x298>)
 8005af8:	22f7      	movs	r2, #247	@ 0xf7
 8005afa:	00d2      	lsls	r2, r2, #3
 8005afc:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005afe:	4b6e      	ldr	r3, [pc, #440]	@ (8005cb8 <PlayEffect+0x298>)
 8005b00:	881b      	ldrh	r3, [r3, #0]
 8005b02:	0018      	movs	r0, r3
 8005b04:	f7ff ff6c 	bl	80059e0 <ChangeNote>
		HAL_Delay(15);
 8005b08:	200f      	movs	r0, #15
 8005b0a:	f003 f8df 	bl	8008ccc <HAL_Delay>

		break;
 8005b0e:	e0c5      	b.n	8005c9c <PlayEffect+0x27c>
	case YoungNoiseSad:

		curNote = B * 4;
 8005b10:	4b69      	ldr	r3, [pc, #420]	@ (8005cb8 <PlayEffect+0x298>)
 8005b12:	22f7      	movs	r2, #247	@ 0xf7
 8005b14:	00d2      	lsls	r2, r2, #3
 8005b16:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005b18:	4b67      	ldr	r3, [pc, #412]	@ (8005cb8 <PlayEffect+0x298>)
 8005b1a:	881b      	ldrh	r3, [r3, #0]
 8005b1c:	0018      	movs	r0, r3
 8005b1e:	f7ff ff5f 	bl	80059e0 <ChangeNote>
		HAL_Delay(35);
 8005b22:	2023      	movs	r0, #35	@ 0x23
 8005b24:	f003 f8d2 	bl	8008ccc <HAL_Delay>

		curNote = B * 3;
 8005b28:	4b63      	ldr	r3, [pc, #396]	@ (8005cb8 <PlayEffect+0x298>)
 8005b2a:	4a66      	ldr	r2, [pc, #408]	@ (8005cc4 <PlayEffect+0x2a4>)
 8005b2c:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005b2e:	4b62      	ldr	r3, [pc, #392]	@ (8005cb8 <PlayEffect+0x298>)
 8005b30:	881b      	ldrh	r3, [r3, #0]
 8005b32:	0018      	movs	r0, r3
 8005b34:	f7ff ff54 	bl	80059e0 <ChangeNote>
		HAL_Delay(15);
 8005b38:	200f      	movs	r0, #15
 8005b3a:	f003 f8c7 	bl	8008ccc <HAL_Delay>

		break;
 8005b3e:	e0ad      	b.n	8005c9c <PlayEffect+0x27c>
	case AdultNoiseHappy:

		curNote = F / 4;
 8005b40:	4b5d      	ldr	r3, [pc, #372]	@ (8005cb8 <PlayEffect+0x298>)
 8005b42:	22ae      	movs	r2, #174	@ 0xae
 8005b44:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005b46:	4b5c      	ldr	r3, [pc, #368]	@ (8005cb8 <PlayEffect+0x298>)
 8005b48:	881b      	ldrh	r3, [r3, #0]
 8005b4a:	0018      	movs	r0, r3
 8005b4c:	f7ff ff48 	bl	80059e0 <ChangeNote>
		HAL_Delay(35);
 8005b50:	2023      	movs	r0, #35	@ 0x23
 8005b52:	f003 f8bb 	bl	8008ccc <HAL_Delay>

		curNote = B / 4;
 8005b56:	4b58      	ldr	r3, [pc, #352]	@ (8005cb8 <PlayEffect+0x298>)
 8005b58:	227b      	movs	r2, #123	@ 0x7b
 8005b5a:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005b5c:	4b56      	ldr	r3, [pc, #344]	@ (8005cb8 <PlayEffect+0x298>)
 8005b5e:	881b      	ldrh	r3, [r3, #0]
 8005b60:	0018      	movs	r0, r3
 8005b62:	f7ff ff3d 	bl	80059e0 <ChangeNote>
		HAL_Delay(15);
 8005b66:	200f      	movs	r0, #15
 8005b68:	f003 f8b0 	bl	8008ccc <HAL_Delay>

		break;
 8005b6c:	e096      	b.n	8005c9c <PlayEffect+0x27c>
	case AdultNoiseSad:

		curNote = C / 4;
 8005b6e:	4b52      	ldr	r3, [pc, #328]	@ (8005cb8 <PlayEffect+0x298>)
 8005b70:	2282      	movs	r2, #130	@ 0x82
 8005b72:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005b74:	4b50      	ldr	r3, [pc, #320]	@ (8005cb8 <PlayEffect+0x298>)
 8005b76:	881b      	ldrh	r3, [r3, #0]
 8005b78:	0018      	movs	r0, r3
 8005b7a:	f7ff ff31 	bl	80059e0 <ChangeNote>
		HAL_Delay(35);
 8005b7e:	2023      	movs	r0, #35	@ 0x23
 8005b80:	f003 f8a4 	bl	8008ccc <HAL_Delay>

		curNote = A / 4;
 8005b84:	4b4c      	ldr	r3, [pc, #304]	@ (8005cb8 <PlayEffect+0x298>)
 8005b86:	226e      	movs	r2, #110	@ 0x6e
 8005b88:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005b8a:	4b4b      	ldr	r3, [pc, #300]	@ (8005cb8 <PlayEffect+0x298>)
 8005b8c:	881b      	ldrh	r3, [r3, #0]
 8005b8e:	0018      	movs	r0, r3
 8005b90:	f7ff ff26 	bl	80059e0 <ChangeNote>
		HAL_Delay(15);
 8005b94:	200f      	movs	r0, #15
 8005b96:	f003 f899 	bl	8008ccc <HAL_Delay>

		break;
 8005b9a:	e07f      	b.n	8005c9c <PlayEffect+0x27c>
	case Evolution:

		curNote = A * 2;
 8005b9c:	4b46      	ldr	r3, [pc, #280]	@ (8005cb8 <PlayEffect+0x298>)
 8005b9e:	22dc      	movs	r2, #220	@ 0xdc
 8005ba0:	0092      	lsls	r2, r2, #2
 8005ba2:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005ba4:	4b44      	ldr	r3, [pc, #272]	@ (8005cb8 <PlayEffect+0x298>)
 8005ba6:	881b      	ldrh	r3, [r3, #0]
 8005ba8:	0018      	movs	r0, r3
 8005baa:	f7ff ff19 	bl	80059e0 <ChangeNote>
		HAL_Delay(50);
 8005bae:	2032      	movs	r0, #50	@ 0x32
 8005bb0:	f003 f88c 	bl	8008ccc <HAL_Delay>

		curNote = B * 2;
 8005bb4:	4b40      	ldr	r3, [pc, #256]	@ (8005cb8 <PlayEffect+0x298>)
 8005bb6:	22f7      	movs	r2, #247	@ 0xf7
 8005bb8:	0092      	lsls	r2, r2, #2
 8005bba:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005bbc:	4b3e      	ldr	r3, [pc, #248]	@ (8005cb8 <PlayEffect+0x298>)
 8005bbe:	881b      	ldrh	r3, [r3, #0]
 8005bc0:	0018      	movs	r0, r3
 8005bc2:	f7ff ff0d 	bl	80059e0 <ChangeNote>
		HAL_Delay(50);
 8005bc6:	2032      	movs	r0, #50	@ 0x32
 8005bc8:	f003 f880 	bl	8008ccc <HAL_Delay>

		curNote = C * 2;
 8005bcc:	4b3a      	ldr	r3, [pc, #232]	@ (8005cb8 <PlayEffect+0x298>)
 8005bce:	4a3e      	ldr	r2, [pc, #248]	@ (8005cc8 <PlayEffect+0x2a8>)
 8005bd0:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005bd2:	4b39      	ldr	r3, [pc, #228]	@ (8005cb8 <PlayEffect+0x298>)
 8005bd4:	881b      	ldrh	r3, [r3, #0]
 8005bd6:	0018      	movs	r0, r3
 8005bd8:	f7ff ff02 	bl	80059e0 <ChangeNote>
		HAL_Delay(50);
 8005bdc:	2032      	movs	r0, #50	@ 0x32
 8005bde:	f003 f875 	bl	8008ccc <HAL_Delay>

		curNote = A * 2;
 8005be2:	4b35      	ldr	r3, [pc, #212]	@ (8005cb8 <PlayEffect+0x298>)
 8005be4:	22dc      	movs	r2, #220	@ 0xdc
 8005be6:	0092      	lsls	r2, r2, #2
 8005be8:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005bea:	4b33      	ldr	r3, [pc, #204]	@ (8005cb8 <PlayEffect+0x298>)
 8005bec:	881b      	ldrh	r3, [r3, #0]
 8005bee:	0018      	movs	r0, r3
 8005bf0:	f7ff fef6 	bl	80059e0 <ChangeNote>
		HAL_Delay(50);
 8005bf4:	2032      	movs	r0, #50	@ 0x32
 8005bf6:	f003 f869 	bl	8008ccc <HAL_Delay>

		curNote = C * 2;
 8005bfa:	4b2f      	ldr	r3, [pc, #188]	@ (8005cb8 <PlayEffect+0x298>)
 8005bfc:	4a32      	ldr	r2, [pc, #200]	@ (8005cc8 <PlayEffect+0x2a8>)
 8005bfe:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005c00:	4b2d      	ldr	r3, [pc, #180]	@ (8005cb8 <PlayEffect+0x298>)
 8005c02:	881b      	ldrh	r3, [r3, #0]
 8005c04:	0018      	movs	r0, r3
 8005c06:	f7ff feeb 	bl	80059e0 <ChangeNote>
		HAL_Delay(50);
 8005c0a:	2032      	movs	r0, #50	@ 0x32
 8005c0c:	f003 f85e 	bl	8008ccc <HAL_Delay>

		curNote = D * 2;
 8005c10:	4b29      	ldr	r3, [pc, #164]	@ (8005cb8 <PlayEffect+0x298>)
 8005c12:	4a2e      	ldr	r2, [pc, #184]	@ (8005ccc <PlayEffect+0x2ac>)
 8005c14:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005c16:	4b28      	ldr	r3, [pc, #160]	@ (8005cb8 <PlayEffect+0x298>)
 8005c18:	881b      	ldrh	r3, [r3, #0]
 8005c1a:	0018      	movs	r0, r3
 8005c1c:	f7ff fee0 	bl	80059e0 <ChangeNote>
		HAL_Delay(50);
 8005c20:	2032      	movs	r0, #50	@ 0x32
 8005c22:	f003 f853 	bl	8008ccc <HAL_Delay>

		curNote = B * 2;
 8005c26:	4b24      	ldr	r3, [pc, #144]	@ (8005cb8 <PlayEffect+0x298>)
 8005c28:	22f7      	movs	r2, #247	@ 0xf7
 8005c2a:	0092      	lsls	r2, r2, #2
 8005c2c:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005c2e:	4b22      	ldr	r3, [pc, #136]	@ (8005cb8 <PlayEffect+0x298>)
 8005c30:	881b      	ldrh	r3, [r3, #0]
 8005c32:	0018      	movs	r0, r3
 8005c34:	f7ff fed4 	bl	80059e0 <ChangeNote>
		HAL_Delay(50);
 8005c38:	2032      	movs	r0, #50	@ 0x32
 8005c3a:	f003 f847 	bl	8008ccc <HAL_Delay>

		curNote = D * 2;
 8005c3e:	4b1e      	ldr	r3, [pc, #120]	@ (8005cb8 <PlayEffect+0x298>)
 8005c40:	4a22      	ldr	r2, [pc, #136]	@ (8005ccc <PlayEffect+0x2ac>)
 8005c42:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005c44:	4b1c      	ldr	r3, [pc, #112]	@ (8005cb8 <PlayEffect+0x298>)
 8005c46:	881b      	ldrh	r3, [r3, #0]
 8005c48:	0018      	movs	r0, r3
 8005c4a:	f7ff fec9 	bl	80059e0 <ChangeNote>
		HAL_Delay(50);
 8005c4e:	2032      	movs	r0, #50	@ 0x32
 8005c50:	f003 f83c 	bl	8008ccc <HAL_Delay>

		curNote = E * 2;
 8005c54:	4b18      	ldr	r3, [pc, #96]	@ (8005cb8 <PlayEffect+0x298>)
 8005c56:	4a1e      	ldr	r2, [pc, #120]	@ (8005cd0 <PlayEffect+0x2b0>)
 8005c58:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005c5a:	4b17      	ldr	r3, [pc, #92]	@ (8005cb8 <PlayEffect+0x298>)
 8005c5c:	881b      	ldrh	r3, [r3, #0]
 8005c5e:	0018      	movs	r0, r3
 8005c60:	f7ff febe 	bl	80059e0 <ChangeNote>
		HAL_Delay(50);
 8005c64:	2032      	movs	r0, #50	@ 0x32
 8005c66:	f003 f831 	bl	8008ccc <HAL_Delay>

		curNote = G * 2;
 8005c6a:	4b13      	ldr	r3, [pc, #76]	@ (8005cb8 <PlayEffect+0x298>)
 8005c6c:	22c4      	movs	r2, #196	@ 0xc4
 8005c6e:	00d2      	lsls	r2, r2, #3
 8005c70:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005c72:	4b11      	ldr	r3, [pc, #68]	@ (8005cb8 <PlayEffect+0x298>)
 8005c74:	881b      	ldrh	r3, [r3, #0]
 8005c76:	0018      	movs	r0, r3
 8005c78:	f7ff feb2 	bl	80059e0 <ChangeNote>
		HAL_Delay(50);
 8005c7c:	2032      	movs	r0, #50	@ 0x32
 8005c7e:	f003 f825 	bl	8008ccc <HAL_Delay>

		curNote = G * 2;
 8005c82:	4b0d      	ldr	r3, [pc, #52]	@ (8005cb8 <PlayEffect+0x298>)
 8005c84:	22c4      	movs	r2, #196	@ 0xc4
 8005c86:	00d2      	lsls	r2, r2, #3
 8005c88:	801a      	strh	r2, [r3, #0]
		ChangeNote(curNote);
 8005c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8005cb8 <PlayEffect+0x298>)
 8005c8c:	881b      	ldrh	r3, [r3, #0]
 8005c8e:	0018      	movs	r0, r3
 8005c90:	f7ff fea6 	bl	80059e0 <ChangeNote>
		HAL_Delay(50);
 8005c94:	2032      	movs	r0, #50	@ 0x32
 8005c96:	f003 f819 	bl	8008ccc <HAL_Delay>

		break;
 8005c9a:	46c0      	nop			@ (mov r8, r8)
	}
	HAL_TIM_PWM_Stop(&htim17, TIM_CHANNEL_1);
 8005c9c:	4b04      	ldr	r3, [pc, #16]	@ (8005cb0 <PlayEffect+0x290>)
 8005c9e:	2100      	movs	r1, #0
 8005ca0:	0018      	movs	r0, r3
 8005ca2:	f006 f911 	bl	800bec8 <HAL_TIM_PWM_Stop>
}
 8005ca6:	46c0      	nop			@ (mov r8, r8)
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	b002      	add	sp, #8
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	46c0      	nop			@ (mov r8, r8)
 8005cb0:	20003df0 	.word	0x20003df0
 8005cb4:	08011c24 	.word	0x08011c24
 8005cb8:	20002c8a 	.word	0x20002c8a
 8005cbc:	0000020b 	.word	0x0000020b
 8005cc0:	00000ae8 	.word	0x00000ae8
 8005cc4:	000005ca 	.word	0x000005ca
 8005cc8:	00000416 	.word	0x00000416
 8005ccc:	00000496 	.word	0x00000496
 8005cd0:	00000526 	.word	0x00000526

08005cd4 <HAL_GPIO_EXTI_Rising_Callback>:
//INTERRUPTS ARE CALLED BACK HERE
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b082      	sub	sp, #8
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	0002      	movs	r2, r0
 8005cdc:	1dbb      	adds	r3, r7, #6
 8005cde:	801a      	strh	r2, [r3, #0]
	 //Left=2048
	 else if(GPIO_PIN==2048)
	 {

	 }*/
}
 8005ce0:	46c0      	nop			@ (mov r8, r8)
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	b002      	add	sp, #8
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <PeripheralInit>:

//AURORA: Put custom functions here!
void PeripheralInit(void) {
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	af00      	add	r7, sp, #0
	ST7735_Unselect();
 8005cec:	f7fe fbe9 	bl	80044c2 <ST7735_Unselect>
	ST7735_Init(1);
 8005cf0:	2001      	movs	r0, #1
 8005cf2:	f7fe fcfb 	bl	80046ec <ST7735_Init>

	fillScreen(BLACK);
 8005cf6:	2000      	movs	r0, #0
 8005cf8:	f7fe fa8c 	bl	8004214 <fillScreen>
	buffer[0] = 'A';
 8005cfc:	4b17      	ldr	r3, [pc, #92]	@ (8005d5c <PeripheralInit+0x74>)
 8005cfe:	2241      	movs	r2, #65	@ 0x41
 8005d00:	701a      	strb	r2, [r3, #0]
	buffer[1] = 'B';
 8005d02:	4b16      	ldr	r3, [pc, #88]	@ (8005d5c <PeripheralInit+0x74>)
 8005d04:	2242      	movs	r2, #66	@ 0x42
 8005d06:	705a      	strb	r2, [r3, #1]
	TIM17->CCR1 = 5;
 8005d08:	4b15      	ldr	r3, [pc, #84]	@ (8005d60 <PeripheralInit+0x78>)
 8005d0a:	2205      	movs	r2, #5
 8005d0c:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM17->PSC = 64;
 8005d0e:	4b14      	ldr	r3, [pc, #80]	@ (8005d60 <PeripheralInit+0x78>)
 8005d10:	2240      	movs	r2, #64	@ 0x40
 8005d12:	629a      	str	r2, [r3, #40]	@ 0x28
	//uint8_t ret=0;
	//_ADXL343_Init();

	//Pedometer Setup
	_ADXL343_WriteReg8(0x19, 0x02);
 8005d14:	2102      	movs	r1, #2
 8005d16:	2019      	movs	r0, #25
 8005d18:	f000 fcee 	bl	80066f8 <_ADXL343_WriteReg8>
	////wait

	_ADXL343_WriteReg8(0x7C, 0x01);
 8005d1c:	2101      	movs	r1, #1
 8005d1e:	207c      	movs	r0, #124	@ 0x7c
 8005d20:	f000 fcea 	bl	80066f8 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x1A, 0x38);
 8005d24:	2138      	movs	r1, #56	@ 0x38
 8005d26:	201a      	movs	r0, #26
 8005d28:	f000 fce6 	bl	80066f8 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x1B, 0x04);
 8005d2c:	2104      	movs	r1, #4
 8005d2e:	201b      	movs	r0, #27
 8005d30:	f000 fce2 	bl	80066f8 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x1F, 0x80);
 8005d34:	2180      	movs	r1, #128	@ 0x80
 8005d36:	201f      	movs	r0, #31
 8005d38:	f000 fcde 	bl	80066f8 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x21, 0x80);
 8005d3c:	2180      	movs	r1, #128	@ 0x80
 8005d3e:	2021      	movs	r0, #33	@ 0x21
 8005d40:	f000 fcda 	bl	80066f8 <_ADXL343_WriteReg8>

	//  //Step Counter
	_ADXL343_WriteReg8(0x18, 0x01); // enable walking mode
 8005d44:	2101      	movs	r1, #1
 8005d46:	2018      	movs	r0, #24
 8005d48:	f000 fcd6 	bl	80066f8 <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x20, 0x01); // enable step interrupt
 8005d4c:	2101      	movs	r1, #1
 8005d4e:	2020      	movs	r0, #32
 8005d50:	f000 fcd2 	bl	80066f8 <_ADXL343_WriteReg8>
}
 8005d54:	46c0      	nop			@ (mov r8, r8)
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	46c0      	nop			@ (mov r8, r8)
 8005d5c:	20002ed0 	.word	0x20002ed0
 8005d60:	40014800 	.word	0x40014800

08005d64 <StructInit>:
//INITIALIZE GAME VALUES
void StructInit(void) {
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
	steps = 0;
 8005d6a:	4bb4      	ldr	r3, [pc, #720]	@ (800603c <StructInit+0x2d8>)
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	601a      	str	r2, [r3, #0]
	uint32_t Address = 0x0803F800;
 8005d70:	4bb3      	ldr	r3, [pc, #716]	@ (8006040 <StructInit+0x2dc>)
 8005d72:	60fb      	str	r3, [r7, #12]

	//ANIMATIONS FOR EGG
	//Sitting
	eggSitting0.Body = *imgEggSitting0;
 8005d74:	4bb3      	ldr	r3, [pc, #716]	@ (8006044 <StructInit+0x2e0>)
 8005d76:	4ab4      	ldr	r2, [pc, #720]	@ (8006048 <StructInit+0x2e4>)
 8005d78:	601a      	str	r2, [r3, #0]
	eggSitting0.Size = 226;
 8005d7a:	4bb2      	ldr	r3, [pc, #712]	@ (8006044 <StructInit+0x2e0>)
 8005d7c:	22e2      	movs	r2, #226	@ 0xe2
 8005d7e:	605a      	str	r2, [r3, #4]
	animEggSitting[0] = eggSitting0;
 8005d80:	4bb2      	ldr	r3, [pc, #712]	@ (800604c <StructInit+0x2e8>)
 8005d82:	4ab0      	ldr	r2, [pc, #704]	@ (8006044 <StructInit+0x2e0>)
 8005d84:	ca03      	ldmia	r2!, {r0, r1}
 8005d86:	c303      	stmia	r3!, {r0, r1}
	eggSitting1.Body = *imgEggSitting1;
 8005d88:	4bb1      	ldr	r3, [pc, #708]	@ (8006050 <StructInit+0x2ec>)
 8005d8a:	4ab2      	ldr	r2, [pc, #712]	@ (8006054 <StructInit+0x2f0>)
 8005d8c:	601a      	str	r2, [r3, #0]
	eggSitting1.Size = 227;
 8005d8e:	4bb0      	ldr	r3, [pc, #704]	@ (8006050 <StructInit+0x2ec>)
 8005d90:	22e3      	movs	r2, #227	@ 0xe3
 8005d92:	605a      	str	r2, [r3, #4]
	animEggSitting[1] = eggSitting1;
 8005d94:	4bad      	ldr	r3, [pc, #692]	@ (800604c <StructInit+0x2e8>)
 8005d96:	4aae      	ldr	r2, [pc, #696]	@ (8006050 <StructInit+0x2ec>)
 8005d98:	3308      	adds	r3, #8
 8005d9a:	ca03      	ldmia	r2!, {r0, r1}
 8005d9c:	c303      	stmia	r3!, {r0, r1}
	eggSitting2.Body = *imgEggSitting2;
 8005d9e:	4bae      	ldr	r3, [pc, #696]	@ (8006058 <StructInit+0x2f4>)
 8005da0:	4aae      	ldr	r2, [pc, #696]	@ (800605c <StructInit+0x2f8>)
 8005da2:	601a      	str	r2, [r3, #0]
	eggSitting2.Size = 221;
 8005da4:	4bac      	ldr	r3, [pc, #688]	@ (8006058 <StructInit+0x2f4>)
 8005da6:	22dd      	movs	r2, #221	@ 0xdd
 8005da8:	605a      	str	r2, [r3, #4]
	animEggSitting[2] = eggSitting2;
 8005daa:	4ba8      	ldr	r3, [pc, #672]	@ (800604c <StructInit+0x2e8>)
 8005dac:	4aaa      	ldr	r2, [pc, #680]	@ (8006058 <StructInit+0x2f4>)
 8005dae:	3310      	adds	r3, #16
 8005db0:	ca03      	ldmia	r2!, {r0, r1}
 8005db2:	c303      	stmia	r3!, {r0, r1}
	eggSitting3.Body = *imgEggSitting3;
 8005db4:	4baa      	ldr	r3, [pc, #680]	@ (8006060 <StructInit+0x2fc>)
 8005db6:	4aab      	ldr	r2, [pc, #684]	@ (8006064 <StructInit+0x300>)
 8005db8:	601a      	str	r2, [r3, #0]
	eggSitting3.Size = 217;
 8005dba:	4ba9      	ldr	r3, [pc, #676]	@ (8006060 <StructInit+0x2fc>)
 8005dbc:	22d9      	movs	r2, #217	@ 0xd9
 8005dbe:	605a      	str	r2, [r3, #4]
	animEggSitting[3] = eggSitting3;
 8005dc0:	4ba2      	ldr	r3, [pc, #648]	@ (800604c <StructInit+0x2e8>)
 8005dc2:	4aa7      	ldr	r2, [pc, #668]	@ (8006060 <StructInit+0x2fc>)
 8005dc4:	3318      	adds	r3, #24
 8005dc6:	ca03      	ldmia	r2!, {r0, r1}
 8005dc8:	c303      	stmia	r3!, {r0, r1}
	eggSitting4.Body = *imgEggSitting4;
 8005dca:	4ba7      	ldr	r3, [pc, #668]	@ (8006068 <StructInit+0x304>)
 8005dcc:	4aa7      	ldr	r2, [pc, #668]	@ (800606c <StructInit+0x308>)
 8005dce:	601a      	str	r2, [r3, #0]
	eggSitting4.Size = 221;
 8005dd0:	4ba5      	ldr	r3, [pc, #660]	@ (8006068 <StructInit+0x304>)
 8005dd2:	22dd      	movs	r2, #221	@ 0xdd
 8005dd4:	605a      	str	r2, [r3, #4]
	animEggSitting[4] = eggSitting4;
 8005dd6:	4b9d      	ldr	r3, [pc, #628]	@ (800604c <StructInit+0x2e8>)
 8005dd8:	4aa3      	ldr	r2, [pc, #652]	@ (8006068 <StructInit+0x304>)
 8005dda:	3320      	adds	r3, #32
 8005ddc:	ca03      	ldmia	r2!, {r0, r1}
 8005dde:	c303      	stmia	r3!, {r0, r1}
	//ANIMATIONS FOR BABY DRAGON

	//Sitting
	sitting0.Body = *imgSitting0;
 8005de0:	4ba3      	ldr	r3, [pc, #652]	@ (8006070 <StructInit+0x30c>)
 8005de2:	4aa4      	ldr	r2, [pc, #656]	@ (8006074 <StructInit+0x310>)
 8005de4:	601a      	str	r2, [r3, #0]
	sitting0.Size = 307;
 8005de6:	4ba2      	ldr	r3, [pc, #648]	@ (8006070 <StructInit+0x30c>)
 8005de8:	2234      	movs	r2, #52	@ 0x34
 8005dea:	32ff      	adds	r2, #255	@ 0xff
 8005dec:	605a      	str	r2, [r3, #4]
	sitting1.Body = *imgSitting1;
 8005dee:	4ba2      	ldr	r3, [pc, #648]	@ (8006078 <StructInit+0x314>)
 8005df0:	4aa2      	ldr	r2, [pc, #648]	@ (800607c <StructInit+0x318>)
 8005df2:	601a      	str	r2, [r3, #0]
	sitting1.Size = 305;
 8005df4:	4ba0      	ldr	r3, [pc, #640]	@ (8006078 <StructInit+0x314>)
 8005df6:	2232      	movs	r2, #50	@ 0x32
 8005df8:	32ff      	adds	r2, #255	@ 0xff
 8005dfa:	605a      	str	r2, [r3, #4]
	animSitting[0] = sitting0;
 8005dfc:	4ba0      	ldr	r3, [pc, #640]	@ (8006080 <StructInit+0x31c>)
 8005dfe:	4a9c      	ldr	r2, [pc, #624]	@ (8006070 <StructInit+0x30c>)
 8005e00:	ca03      	ldmia	r2!, {r0, r1}
 8005e02:	c303      	stmia	r3!, {r0, r1}
	animSitting[1] = sitting1;
 8005e04:	4b9e      	ldr	r3, [pc, #632]	@ (8006080 <StructInit+0x31c>)
 8005e06:	4a9c      	ldr	r2, [pc, #624]	@ (8006078 <StructInit+0x314>)
 8005e08:	3308      	adds	r3, #8
 8005e0a:	ca03      	ldmia	r2!, {r0, r1}
 8005e0c:	c303      	stmia	r3!, {r0, r1}
	//animYoungWalking[3] = youngWalking3;
	//animYoungWalking[4] = youngWalking4;
	//animYoungWalking[5] = youngWalking5;
	//animYoungWalking[6] = youngWalking6;
	//ANIMATIONS FOR ADULT DRAGON
	adultSitting0.Body = *imgAdultSitting0;
 8005e0e:	4b9d      	ldr	r3, [pc, #628]	@ (8006084 <StructInit+0x320>)
 8005e10:	4a9d      	ldr	r2, [pc, #628]	@ (8006088 <StructInit+0x324>)
 8005e12:	601a      	str	r2, [r3, #0]
	adultSitting0.Size = 481;
 8005e14:	4b9b      	ldr	r3, [pc, #620]	@ (8006084 <StructInit+0x320>)
 8005e16:	22e2      	movs	r2, #226	@ 0xe2
 8005e18:	32ff      	adds	r2, #255	@ 0xff
 8005e1a:	605a      	str	r2, [r3, #4]
	animAdultSitting[0] = adultSitting0;
 8005e1c:	4b9b      	ldr	r3, [pc, #620]	@ (800608c <StructInit+0x328>)
 8005e1e:	4a99      	ldr	r2, [pc, #612]	@ (8006084 <StructInit+0x320>)
 8005e20:	ca03      	ldmia	r2!, {r0, r1}
 8005e22:	c303      	stmia	r3!, {r0, r1}
	adultSitting1.Body = *imgAdultSitting1;
 8005e24:	4b9a      	ldr	r3, [pc, #616]	@ (8006090 <StructInit+0x32c>)
 8005e26:	4a9b      	ldr	r2, [pc, #620]	@ (8006094 <StructInit+0x330>)
 8005e28:	601a      	str	r2, [r3, #0]
	adultSitting1.Size = 479;
 8005e2a:	4b99      	ldr	r3, [pc, #612]	@ (8006090 <StructInit+0x32c>)
 8005e2c:	22e0      	movs	r2, #224	@ 0xe0
 8005e2e:	32ff      	adds	r2, #255	@ 0xff
 8005e30:	605a      	str	r2, [r3, #4]
	animAdultSitting[1] = adultSitting1;
 8005e32:	4b96      	ldr	r3, [pc, #600]	@ (800608c <StructInit+0x328>)
 8005e34:	4a96      	ldr	r2, [pc, #600]	@ (8006090 <StructInit+0x32c>)
 8005e36:	3308      	adds	r3, #8
 8005e38:	ca03      	ldmia	r2!, {r0, r1}
 8005e3a:	c303      	stmia	r3!, {r0, r1}

	//walking
	///adultWalking0.Body = *imgAdultWalking0;
	//adultWalking0.Size = 568;
	//animAdultWalking[0] = adultWalking0;
	if ((*(__IO uint64_t*) (Address)) == (uint64_t) 0x12345678) {
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	4995      	ldr	r1, [pc, #596]	@ (8006098 <StructInit+0x334>)
 8005e44:	428a      	cmp	r2, r1
 8005e46:	d000      	beq.n	8005e4a <StructInit+0xe6>
 8005e48:	e0a7      	b.n	8005f9a <StructInit+0x236>
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d000      	beq.n	8005e50 <StructInit+0xec>
 8005e4e:	e0a4      	b.n	8005f9a <StructInit+0x236>
		Address += 8;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	3308      	adds	r3, #8
 8005e54:	60fb      	str	r3, [r7, #12]
		game.allSteps = (unsigned int) (*(__IO uint64_t*) (Address));
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	0011      	movs	r1, r2
 8005e5e:	4a8f      	ldr	r2, [pc, #572]	@ (800609c <StructInit+0x338>)
 8005e60:	238c      	movs	r3, #140	@ 0x8c
 8005e62:	005b      	lsls	r3, r3, #1
 8005e64:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	3308      	adds	r3, #8
 8005e6a:	60fb      	str	r3, [r7, #12]
		game.stepsToday = (unsigned int) (*(__IO uint64_t*) (Address));
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	0011      	movs	r1, r2
 8005e74:	4a89      	ldr	r2, [pc, #548]	@ (800609c <StructInit+0x338>)
 8005e76:	2390      	movs	r3, #144	@ 0x90
 8005e78:	005b      	lsls	r3, r3, #1
 8005e7a:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	3308      	adds	r3, #8
 8005e80:	60fb      	str	r3, [r7, #12]
		game.weeklySteps = (unsigned int) (*(__IO uint64_t*) (Address));
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	0011      	movs	r1, r2
 8005e8a:	4a84      	ldr	r2, [pc, #528]	@ (800609c <StructInit+0x338>)
 8005e8c:	238e      	movs	r3, #142	@ 0x8e
 8005e8e:	005b      	lsls	r3, r3, #1
 8005e90:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	3308      	adds	r3, #8
 8005e96:	60fb      	str	r3, [r7, #12]
		game.dailyGoal = (unsigned int) (*(__IO uint64_t*) (Address));
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	0011      	movs	r1, r2
 8005ea0:	4a7e      	ldr	r2, [pc, #504]	@ (800609c <StructInit+0x338>)
 8005ea2:	2392      	movs	r3, #146	@ 0x92
 8005ea4:	005b      	lsls	r3, r3, #1
 8005ea6:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	3308      	adds	r3, #8
 8005eac:	60fb      	str	r3, [r7, #12]
		game.weeklyGoal = game.dailyGoal*(game.evo+1);
 8005eae:	4a7b      	ldr	r2, [pc, #492]	@ (800609c <StructInit+0x338>)
 8005eb0:	2392      	movs	r3, #146	@ 0x92
 8005eb2:	005b      	lsls	r3, r3, #1
 8005eb4:	58d3      	ldr	r3, [r2, r3]
 8005eb6:	4a79      	ldr	r2, [pc, #484]	@ (800609c <StructInit+0x338>)
 8005eb8:	7c12      	ldrb	r2, [r2, #16]
 8005eba:	3201      	adds	r2, #1
 8005ebc:	435a      	muls	r2, r3
 8005ebe:	0011      	movs	r1, r2
 8005ec0:	4a76      	ldr	r2, [pc, #472]	@ (800609c <StructInit+0x338>)
 8005ec2:	2394      	movs	r3, #148	@ 0x94
 8005ec4:	005b      	lsls	r3, r3, #1
 8005ec6:	50d1      	str	r1, [r2, r3]
		Address += 8;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	3308      	adds	r3, #8
 8005ecc:	60fb      	str	r3, [r7, #12]
		game.evo = (unsigned char) (*(__IO uint64_t*) (Address));
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	b2d2      	uxtb	r2, r2
 8005ed6:	4b71      	ldr	r3, [pc, #452]	@ (800609c <StructInit+0x338>)
 8005ed8:	741a      	strb	r2, [r3, #16]
		Address += 8;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	3308      	adds	r3, #8
 8005ede:	60fb      	str	r3, [r7, #12]
		game.mood = (unsigned char) (*(__IO uint64_t*) (Address));
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	b2d2      	uxtb	r2, r2
 8005ee8:	4b6c      	ldr	r3, [pc, #432]	@ (800609c <StructInit+0x338>)
 8005eea:	745a      	strb	r2, [r3, #17]
		Address += 8;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	3308      	adds	r3, #8
 8005ef0:	60fb      	str	r3, [r7, #12]
		game.numLocations = (unsigned int) (*(__IO uint64_t*) (Address));
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	4b68      	ldr	r3, [pc, #416]	@ (800609c <StructInit+0x338>)
 8005efa:	615a      	str	r2, [r3, #20]
		for (int flashI = 0; flashI < 32; flashI++) {
 8005efc:	2300      	movs	r3, #0
 8005efe:	60bb      	str	r3, [r7, #8]
 8005f00:	e010      	b.n	8005f24 <StructInit+0x1c0>
			Address += 1;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	3301      	adds	r3, #1
 8005f06:	60fb      	str	r3, [r7, #12]
			game.uid[flashI] = (char) (*(__IO uint8_t*) (Address));
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	b2d8      	uxtb	r0, r3
 8005f0e:	4963      	ldr	r1, [pc, #396]	@ (800609c <StructInit+0x338>)
 8005f10:	2396      	movs	r3, #150	@ 0x96
 8005f12:	005b      	lsls	r3, r3, #1
 8005f14:	68ba      	ldr	r2, [r7, #8]
 8005f16:	188a      	adds	r2, r1, r2
 8005f18:	18d3      	adds	r3, r2, r3
 8005f1a:	1c02      	adds	r2, r0, #0
 8005f1c:	701a      	strb	r2, [r3, #0]
		for (int flashI = 0; flashI < 32; flashI++) {
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	3301      	adds	r3, #1
 8005f22:	60bb      	str	r3, [r7, #8]
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	2b1f      	cmp	r3, #31
 8005f28:	ddeb      	ble.n	8005f02 <StructInit+0x19e>
		}
		for (int flashI = 0; flashI < 32; flashI++) {
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	607b      	str	r3, [r7, #4]
 8005f2e:	e030      	b.n	8005f92 <StructInit+0x22e>
			Address += 8;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	3308      	adds	r3, #8
 8005f34:	60fb      	str	r3, [r7, #12]
			game.positions[flashI].lat =
					((float) ((int) (*(__IO uint64_t*) (Address)))) / 100000;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	0013      	movs	r3, r2
 8005f3e:	0018      	movs	r0, r3
 8005f40:	f7fb fc54 	bl	80017ec <__aeabi_i2f>
 8005f44:	1c03      	adds	r3, r0, #0
 8005f46:	4956      	ldr	r1, [pc, #344]	@ (80060a0 <StructInit+0x33c>)
 8005f48:	1c18      	adds	r0, r3, #0
 8005f4a:	f7fa fea3 	bl	8000c94 <__aeabi_fdiv>
 8005f4e:	1c03      	adds	r3, r0, #0
 8005f50:	1c19      	adds	r1, r3, #0
			game.positions[flashI].lat =
 8005f52:	4b52      	ldr	r3, [pc, #328]	@ (800609c <StructInit+0x338>)
 8005f54:	687a      	ldr	r2, [r7, #4]
 8005f56:	3203      	adds	r2, #3
 8005f58:	00d2      	lsls	r2, r2, #3
 8005f5a:	50d1      	str	r1, [r2, r3]
			Address += 8;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	3308      	adds	r3, #8
 8005f60:	60fb      	str	r3, [r7, #12]
			game.positions[flashI].lon =
					((float) ((int) (*(__IO uint64_t*) (Address)))) / 100000;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	0013      	movs	r3, r2
 8005f6a:	0018      	movs	r0, r3
 8005f6c:	f7fb fc3e 	bl	80017ec <__aeabi_i2f>
 8005f70:	1c03      	adds	r3, r0, #0
 8005f72:	494b      	ldr	r1, [pc, #300]	@ (80060a0 <StructInit+0x33c>)
 8005f74:	1c18      	adds	r0, r3, #0
 8005f76:	f7fa fe8d 	bl	8000c94 <__aeabi_fdiv>
 8005f7a:	1c03      	adds	r3, r0, #0
 8005f7c:	1c19      	adds	r1, r3, #0
			game.positions[flashI].lon =
 8005f7e:	4a47      	ldr	r2, [pc, #284]	@ (800609c <StructInit+0x338>)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	3303      	adds	r3, #3
 8005f84:	00db      	lsls	r3, r3, #3
 8005f86:	18d3      	adds	r3, r2, r3
 8005f88:	3304      	adds	r3, #4
 8005f8a:	6019      	str	r1, [r3, #0]
		for (int flashI = 0; flashI < 32; flashI++) {
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	3301      	adds	r3, #1
 8005f90:	607b      	str	r3, [r7, #4]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2b1f      	cmp	r3, #31
 8005f96:	ddcb      	ble.n	8005f30 <StructInit+0x1cc>
		game.positions[0] = dummy;
		game.positions[1] = dummy;
		game.positions[2] = dummy;
		game.time.hours = 0;
	}
}
 8005f98:	e04b      	b.n	8006032 <StructInit+0x2ce>
		game.evo = 0;
 8005f9a:	4b40      	ldr	r3, [pc, #256]	@ (800609c <StructInit+0x338>)
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	741a      	strb	r2, [r3, #16]
		game.uid[0] = 'h';
 8005fa0:	4a3e      	ldr	r2, [pc, #248]	@ (800609c <StructInit+0x338>)
 8005fa2:	2396      	movs	r3, #150	@ 0x96
 8005fa4:	005b      	lsls	r3, r3, #1
 8005fa6:	2168      	movs	r1, #104	@ 0x68
 8005fa8:	54d1      	strb	r1, [r2, r3]
		game.uid[1] = 'i';
 8005faa:	4a3c      	ldr	r2, [pc, #240]	@ (800609c <StructInit+0x338>)
 8005fac:	232e      	movs	r3, #46	@ 0x2e
 8005fae:	33ff      	adds	r3, #255	@ 0xff
 8005fb0:	2169      	movs	r1, #105	@ 0x69
 8005fb2:	54d1      	strb	r1, [r2, r3]
		game.allSteps = 0;
 8005fb4:	4a39      	ldr	r2, [pc, #228]	@ (800609c <StructInit+0x338>)
 8005fb6:	238c      	movs	r3, #140	@ 0x8c
 8005fb8:	005b      	lsls	r3, r3, #1
 8005fba:	2100      	movs	r1, #0
 8005fbc:	50d1      	str	r1, [r2, r3]
		game.mood = 1;
 8005fbe:	4b37      	ldr	r3, [pc, #220]	@ (800609c <StructInit+0x338>)
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	745a      	strb	r2, [r3, #17]
		game.numLocations = 3;
 8005fc4:	4b35      	ldr	r3, [pc, #212]	@ (800609c <StructInit+0x338>)
 8005fc6:	2203      	movs	r2, #3
 8005fc8:	615a      	str	r2, [r3, #20]
		game.stepsToday = 0;
 8005fca:	4a34      	ldr	r2, [pc, #208]	@ (800609c <StructInit+0x338>)
 8005fcc:	2390      	movs	r3, #144	@ 0x90
 8005fce:	005b      	lsls	r3, r3, #1
 8005fd0:	2100      	movs	r1, #0
 8005fd2:	50d1      	str	r1, [r2, r3]
		game.weeklySteps = 0;
 8005fd4:	4a31      	ldr	r2, [pc, #196]	@ (800609c <StructInit+0x338>)
 8005fd6:	238e      	movs	r3, #142	@ 0x8e
 8005fd8:	005b      	lsls	r3, r3, #1
 8005fda:	2100      	movs	r1, #0
 8005fdc:	50d1      	str	r1, [r2, r3]
		game.dailyGoal = 50;
 8005fde:	4a2f      	ldr	r2, [pc, #188]	@ (800609c <StructInit+0x338>)
 8005fe0:	2392      	movs	r3, #146	@ 0x92
 8005fe2:	005b      	lsls	r3, r3, #1
 8005fe4:	2132      	movs	r1, #50	@ 0x32
 8005fe6:	50d1      	str	r1, [r2, r3]
		game.weeklyGoal = game.dailyGoal*(game.evo+1);
 8005fe8:	4a2c      	ldr	r2, [pc, #176]	@ (800609c <StructInit+0x338>)
 8005fea:	2392      	movs	r3, #146	@ 0x92
 8005fec:	005b      	lsls	r3, r3, #1
 8005fee:	58d3      	ldr	r3, [r2, r3]
 8005ff0:	4a2a      	ldr	r2, [pc, #168]	@ (800609c <StructInit+0x338>)
 8005ff2:	7c12      	ldrb	r2, [r2, #16]
 8005ff4:	3201      	adds	r2, #1
 8005ff6:	435a      	muls	r2, r3
 8005ff8:	0011      	movs	r1, r2
 8005ffa:	4a28      	ldr	r2, [pc, #160]	@ (800609c <StructInit+0x338>)
 8005ffc:	2394      	movs	r3, #148	@ 0x94
 8005ffe:	005b      	lsls	r3, r3, #1
 8006000:	50d1      	str	r1, [r2, r3]
		dummy.lat = 12.34567;
 8006002:	4b28      	ldr	r3, [pc, #160]	@ (80060a4 <StructInit+0x340>)
 8006004:	4a28      	ldr	r2, [pc, #160]	@ (80060a8 <StructInit+0x344>)
 8006006:	601a      	str	r2, [r3, #0]
		dummy.lon = -89.10111;
 8006008:	4b26      	ldr	r3, [pc, #152]	@ (80060a4 <StructInit+0x340>)
 800600a:	4a28      	ldr	r2, [pc, #160]	@ (80060ac <StructInit+0x348>)
 800600c:	605a      	str	r2, [r3, #4]
		game.positions[0] = dummy;
 800600e:	4b23      	ldr	r3, [pc, #140]	@ (800609c <StructInit+0x338>)
 8006010:	4a24      	ldr	r2, [pc, #144]	@ (80060a4 <StructInit+0x340>)
 8006012:	3318      	adds	r3, #24
 8006014:	ca03      	ldmia	r2!, {r0, r1}
 8006016:	c303      	stmia	r3!, {r0, r1}
		game.positions[1] = dummy;
 8006018:	4b20      	ldr	r3, [pc, #128]	@ (800609c <StructInit+0x338>)
 800601a:	4a22      	ldr	r2, [pc, #136]	@ (80060a4 <StructInit+0x340>)
 800601c:	3320      	adds	r3, #32
 800601e:	ca03      	ldmia	r2!, {r0, r1}
 8006020:	c303      	stmia	r3!, {r0, r1}
		game.positions[2] = dummy;
 8006022:	4b1e      	ldr	r3, [pc, #120]	@ (800609c <StructInit+0x338>)
 8006024:	4a1f      	ldr	r2, [pc, #124]	@ (80060a4 <StructInit+0x340>)
 8006026:	3328      	adds	r3, #40	@ 0x28
 8006028:	ca03      	ldmia	r2!, {r0, r1}
 800602a:	c303      	stmia	r3!, {r0, r1}
		game.time.hours = 0;
 800602c:	4b1b      	ldr	r3, [pc, #108]	@ (800609c <StructInit+0x338>)
 800602e:	2200      	movs	r2, #0
 8006030:	601a      	str	r2, [r3, #0]
}
 8006032:	46c0      	nop			@ (mov r8, r8)
 8006034:	46bd      	mov	sp, r7
 8006036:	b004      	add	sp, #16
 8006038:	bd80      	pop	{r7, pc}
 800603a:	46c0      	nop			@ (mov r8, r8)
 800603c:	20003cfc 	.word	0x20003cfc
 8006040:	0803f800 	.word	0x0803f800
 8006044:	20002c94 	.word	0x20002c94
 8006048:	20000014 	.word	0x20000014
 800604c:	20002cbc 	.word	0x20002cbc
 8006050:	20002c9c 	.word	0x20002c9c
 8006054:	2000039c 	.word	0x2000039c
 8006058:	20002ca4 	.word	0x20002ca4
 800605c:	20000728 	.word	0x20000728
 8006060:	20002cac 	.word	0x20002cac
 8006064:	20000a9c 	.word	0x20000a9c
 8006068:	20002cb4 	.word	0x20002cb4
 800606c:	20000e00 	.word	0x20000e00
 8006070:	20002ce4 	.word	0x20002ce4
 8006074:	20001174 	.word	0x20001174
 8006078:	20002cec 	.word	0x20002cec
 800607c:	20001640 	.word	0x20001640
 8006080:	20002cf4 	.word	0x20002cf4
 8006084:	20002d04 	.word	0x20002d04
 8006088:	20001b04 	.word	0x20001b04
 800608c:	20002d14 	.word	0x20002d14
 8006090:	20002d0c 	.word	0x20002d0c
 8006094:	20002288 	.word	0x20002288
 8006098:	12345678 	.word	0x12345678
 800609c:	20002d28 	.word	0x20002d28
 80060a0:	47c35000 	.word	0x47c35000
 80060a4:	20002e74 	.word	0x20002e74
 80060a8:	414587dd 	.word	0x414587dd
 80060ac:	c2b233c5 	.word	0xc2b233c5

080060b0 <Evolve>:
//Method for displaying the evolution animation
void Evolve() {
 80060b0:	b580      	push	{r7, lr}
 80060b2:	af00      	add	r7, sp, #0
	if (game.evo < 2)
 80060b4:	4b0a      	ldr	r3, [pc, #40]	@ (80060e0 <Evolve+0x30>)
 80060b6:	7c1b      	ldrb	r3, [r3, #16]
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d80d      	bhi.n	80060d8 <Evolve+0x28>
	{
		effect = Evolution;
 80060bc:	4b09      	ldr	r3, [pc, #36]	@ (80060e4 <Evolve+0x34>)
 80060be:	2206      	movs	r2, #6
 80060c0:	701a      	strb	r2, [r3, #0]
		PlayEffect(effect);
 80060c2:	4b08      	ldr	r3, [pc, #32]	@ (80060e4 <Evolve+0x34>)
 80060c4:	781b      	ldrb	r3, [r3, #0]
 80060c6:	0018      	movs	r0, r3
 80060c8:	f7ff fcaa 	bl	8005a20 <PlayEffect>
		game.evo += 1;
 80060cc:	4b04      	ldr	r3, [pc, #16]	@ (80060e0 <Evolve+0x30>)
 80060ce:	7c1b      	ldrb	r3, [r3, #16]
 80060d0:	3301      	adds	r3, #1
 80060d2:	b2da      	uxtb	r2, r3
 80060d4:	4b02      	ldr	r3, [pc, #8]	@ (80060e0 <Evolve+0x30>)
 80060d6:	741a      	strb	r2, [r3, #16]
	}
}
 80060d8:	46c0      	nop			@ (mov r8, r8)
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	46c0      	nop			@ (mov r8, r8)
 80060e0:	20002d28 	.word	0x20002d28
 80060e4:	20002c8c 	.word	0x20002c8c

080060e8 <FlashErase>:
void FlashErase() {
 80060e8:	b590      	push	{r4, r7, lr}
 80060ea:	b087      	sub	sp, #28
 80060ec:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef tryit;
	tryit.Banks = FLASH_BANK_1;
 80060ee:	2408      	movs	r4, #8
 80060f0:	193b      	adds	r3, r7, r4
 80060f2:	2204      	movs	r2, #4
 80060f4:	605a      	str	r2, [r3, #4]
	tryit.NbPages = 1;
 80060f6:	193b      	adds	r3, r7, r4
 80060f8:	2201      	movs	r2, #1
 80060fa:	60da      	str	r2, [r3, #12]
	tryit.Page = 127;
 80060fc:	193b      	adds	r3, r7, r4
 80060fe:	227f      	movs	r2, #127	@ 0x7f
 8006100:	609a      	str	r2, [r3, #8]
	tryit.TypeErase = FLASH_TYPEERASE_PAGES;
 8006102:	193b      	adds	r3, r7, r4
 8006104:	2202      	movs	r2, #2
 8006106:	601a      	str	r2, [r3, #0]
	uint32_t pgerror;
	HAL_FLASH_Unlock();
 8006108:	f002 ff46 	bl	8008f98 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&tryit, &pgerror);
 800610c:	1d3a      	adds	r2, r7, #4
 800610e:	193b      	adds	r3, r7, r4
 8006110:	0011      	movs	r1, r2
 8006112:	0018      	movs	r0, r3
 8006114:	f002 fff4 	bl	8009100 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();
 8006118:	f002 ff62 	bl	8008fe0 <HAL_FLASH_Lock>
}
 800611c:	46c0      	nop			@ (mov r8, r8)
 800611e:	46bd      	mov	sp, r7
 8006120:	b007      	add	sp, #28
 8006122:	bd90      	pop	{r4, r7, pc}

08006124 <FlashWrite>:
void FlashWrite() {
 8006124:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006126:	4cce      	ldr	r4, [pc, #824]	@ (8006460 <FlashWrite+0x33c>)
 8006128:	44a5      	add	sp, r4
 800612a:	af00      	add	r7, sp, #0
	uint32_t Address = 0x0803F800;
 800612c:	4bcd      	ldr	r3, [pc, #820]	@ (8006464 <FlashWrite+0x340>)
 800612e:	4cce      	ldr	r4, [pc, #824]	@ (8006468 <FlashWrite+0x344>)
 8006130:	2140      	movs	r1, #64	@ 0x40
 8006132:	1862      	adds	r2, r4, r1
 8006134:	19d2      	adds	r2, r2, r7
 8006136:	6013      	str	r3, [r2, #0]
	uint8_t flashBuffer[496] = "I am the very model of a modern major general.";
 8006138:	4bcc      	ldr	r3, [pc, #816]	@ (800646c <FlashWrite+0x348>)
 800613a:	48cd      	ldr	r0, [pc, #820]	@ (8006470 <FlashWrite+0x34c>)
 800613c:	181b      	adds	r3, r3, r0
 800613e:	187a      	adds	r2, r7, r1
 8006140:	189c      	adds	r4, r3, r2
 8006142:	4bcc      	ldr	r3, [pc, #816]	@ (8006474 <FlashWrite+0x350>)
 8006144:	0020      	movs	r0, r4
 8006146:	0019      	movs	r1, r3
 8006148:	232f      	movs	r3, #47	@ 0x2f
 800614a:	001a      	movs	r2, r3
 800614c:	f008 fe19 	bl	800ed82 <memcpy>
 8006150:	232f      	movs	r3, #47	@ 0x2f
 8006152:	18e0      	adds	r0, r4, r3
 8006154:	23c2      	movs	r3, #194	@ 0xc2
 8006156:	33ff      	adds	r3, #255	@ 0xff
 8006158:	001a      	movs	r2, r3
 800615a:	2100      	movs	r1, #0
 800615c:	f008 fd7c 	bl	800ec58 <memset>
	uint64_t flashTestBuffer[496];
	uint64_t xyz = 0;
 8006160:	2200      	movs	r2, #0
 8006162:	2300      	movs	r3, #0
 8006164:	49c4      	ldr	r1, [pc, #784]	@ (8006478 <FlashWrite+0x354>)
 8006166:	2040      	movs	r0, #64	@ 0x40
 8006168:	1809      	adds	r1, r1, r0
 800616a:	19c9      	adds	r1, r1, r7
 800616c:	600a      	str	r2, [r1, #0]
 800616e:	604b      	str	r3, [r1, #4]
	int chunkI = 8;
 8006170:	2308      	movs	r3, #8
 8006172:	4ac2      	ldr	r2, [pc, #776]	@ (800647c <FlashWrite+0x358>)
 8006174:	0001      	movs	r1, r0
 8006176:	1852      	adds	r2, r2, r1
 8006178:	19d2      	adds	r2, r2, r7
 800617a:	6013      	str	r3, [r2, #0]

	FLASH_EraseInitTypeDef tryit;
	tryit.Banks = FLASH_BANK_1;
 800617c:	4bc0      	ldr	r3, [pc, #768]	@ (8006480 <FlashWrite+0x35c>)
 800617e:	48bc      	ldr	r0, [pc, #752]	@ (8006470 <FlashWrite+0x34c>)
 8006180:	181b      	adds	r3, r3, r0
 8006182:	187a      	adds	r2, r7, r1
 8006184:	189a      	adds	r2, r3, r2
 8006186:	2304      	movs	r3, #4
 8006188:	6053      	str	r3, [r2, #4]
	tryit.NbPages = 1;
 800618a:	4bbd      	ldr	r3, [pc, #756]	@ (8006480 <FlashWrite+0x35c>)
 800618c:	181b      	adds	r3, r3, r0
 800618e:	187a      	adds	r2, r7, r1
 8006190:	189a      	adds	r2, r3, r2
 8006192:	2301      	movs	r3, #1
 8006194:	60d3      	str	r3, [r2, #12]
	tryit.Page = 127;
 8006196:	4bba      	ldr	r3, [pc, #744]	@ (8006480 <FlashWrite+0x35c>)
 8006198:	181b      	adds	r3, r3, r0
 800619a:	187a      	adds	r2, r7, r1
 800619c:	189a      	adds	r2, r3, r2
 800619e:	237f      	movs	r3, #127	@ 0x7f
 80061a0:	6093      	str	r3, [r2, #8]
	tryit.TypeErase = FLASH_TYPEERASE_PAGES;
 80061a2:	4bb7      	ldr	r3, [pc, #732]	@ (8006480 <FlashWrite+0x35c>)
 80061a4:	181b      	adds	r3, r3, r0
 80061a6:	000c      	movs	r4, r1
 80061a8:	187a      	adds	r2, r7, r1
 80061aa:	189a      	adds	r2, r3, r2
 80061ac:	2302      	movs	r3, #2
 80061ae:	6013      	str	r3, [r2, #0]
	uint32_t pgerror;
	HAL_FLASH_Unlock();
 80061b0:	f002 fef2 	bl	8008f98 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&tryit, &pgerror);
 80061b4:	2344      	movs	r3, #68	@ 0x44
 80061b6:	18fa      	adds	r2, r7, r3
 80061b8:	2308      	movs	r3, #8
 80061ba:	191b      	adds	r3, r3, r4
 80061bc:	19db      	adds	r3, r3, r7
 80061be:	0011      	movs	r1, r2
 80061c0:	0018      	movs	r0, r3
 80061c2:	f002 ff9d 	bl	8009100 <HAL_FLASHEx_Erase>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 80061c6:	4aaf      	ldr	r2, [pc, #700]	@ (8006484 <FlashWrite+0x360>)
 80061c8:	2300      	movs	r3, #0
 80061ca:	4ca7      	ldr	r4, [pc, #668]	@ (8006468 <FlashWrite+0x344>)
 80061cc:	2040      	movs	r0, #64	@ 0x40
 80061ce:	1821      	adds	r1, r4, r0
 80061d0:	19c9      	adds	r1, r1, r7
 80061d2:	6809      	ldr	r1, [r1, #0]
 80061d4:	2001      	movs	r0, #1
 80061d6:	f002 fe91 	bl	8008efc <HAL_FLASH_Program>
			(uint64_t) 0x12345678);
	Address += 8;
 80061da:	0021      	movs	r1, r4
 80061dc:	2040      	movs	r0, #64	@ 0x40
 80061de:	180b      	adds	r3, r1, r0
 80061e0:	19db      	adds	r3, r3, r7
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	3308      	adds	r3, #8
 80061e6:	180a      	adds	r2, r1, r0
 80061e8:	19d2      	adds	r2, r2, r7
 80061ea:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.allSteps);
 80061ec:	4aa6      	ldr	r2, [pc, #664]	@ (8006488 <FlashWrite+0x364>)
 80061ee:	238c      	movs	r3, #140	@ 0x8c
 80061f0:	005b      	lsls	r3, r3, #1
 80061f2:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 80061f4:	001d      	movs	r5, r3
 80061f6:	2300      	movs	r3, #0
 80061f8:	001e      	movs	r6, r3
 80061fa:	000c      	movs	r4, r1
 80061fc:	180b      	adds	r3, r1, r0
 80061fe:	19db      	adds	r3, r3, r7
 8006200:	6819      	ldr	r1, [r3, #0]
 8006202:	002a      	movs	r2, r5
 8006204:	0033      	movs	r3, r6
 8006206:	2001      	movs	r0, #1
 8006208:	f002 fe78 	bl	8008efc <HAL_FLASH_Program>
	Address += 8;
 800620c:	0021      	movs	r1, r4
 800620e:	2040      	movs	r0, #64	@ 0x40
 8006210:	180b      	adds	r3, r1, r0
 8006212:	19db      	adds	r3, r3, r7
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	3308      	adds	r3, #8
 8006218:	180a      	adds	r2, r1, r0
 800621a:	19d2      	adds	r2, r2, r7
 800621c:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.stepsToday);
 800621e:	4a9a      	ldr	r2, [pc, #616]	@ (8006488 <FlashWrite+0x364>)
 8006220:	2390      	movs	r3, #144	@ 0x90
 8006222:	005b      	lsls	r3, r3, #1
 8006224:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 8006226:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006228:	2300      	movs	r3, #0
 800622a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800622c:	000c      	movs	r4, r1
 800622e:	0005      	movs	r5, r0
 8006230:	180b      	adds	r3, r1, r0
 8006232:	19db      	adds	r3, r3, r7
 8006234:	6819      	ldr	r1, [r3, #0]
 8006236:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006238:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800623a:	2001      	movs	r0, #1
 800623c:	f002 fe5e 	bl	8008efc <HAL_FLASH_Program>
	Address += 8;
 8006240:	0021      	movs	r1, r4
 8006242:	0028      	movs	r0, r5
 8006244:	180b      	adds	r3, r1, r0
 8006246:	19db      	adds	r3, r3, r7
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	3308      	adds	r3, #8
 800624c:	180a      	adds	r2, r1, r0
 800624e:	19d2      	adds	r2, r2, r7
 8006250:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.weeklySteps);
 8006252:	4a8d      	ldr	r2, [pc, #564]	@ (8006488 <FlashWrite+0x364>)
 8006254:	238e      	movs	r3, #142	@ 0x8e
 8006256:	005b      	lsls	r3, r3, #1
 8006258:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 800625a:	633b      	str	r3, [r7, #48]	@ 0x30
 800625c:	2300      	movs	r3, #0
 800625e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006260:	000c      	movs	r4, r1
 8006262:	0005      	movs	r5, r0
 8006264:	180b      	adds	r3, r1, r0
 8006266:	19db      	adds	r3, r3, r7
 8006268:	6819      	ldr	r1, [r3, #0]
 800626a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800626c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800626e:	2001      	movs	r0, #1
 8006270:	f002 fe44 	bl	8008efc <HAL_FLASH_Program>
	Address += 8;
 8006274:	0021      	movs	r1, r4
 8006276:	0028      	movs	r0, r5
 8006278:	180b      	adds	r3, r1, r0
 800627a:	19db      	adds	r3, r3, r7
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	3308      	adds	r3, #8
 8006280:	180a      	adds	r2, r1, r0
 8006282:	19d2      	adds	r2, r2, r7
 8006284:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.dailyGoal);
 8006286:	4a80      	ldr	r2, [pc, #512]	@ (8006488 <FlashWrite+0x364>)
 8006288:	2392      	movs	r3, #146	@ 0x92
 800628a:	005b      	lsls	r3, r3, #1
 800628c:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 800628e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006290:	2300      	movs	r3, #0
 8006292:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006294:	000c      	movs	r4, r1
 8006296:	0005      	movs	r5, r0
 8006298:	180b      	adds	r3, r1, r0
 800629a:	19db      	adds	r3, r3, r7
 800629c:	6819      	ldr	r1, [r3, #0]
 800629e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062a2:	2001      	movs	r0, #1
 80062a4:	f002 fe2a 	bl	8008efc <HAL_FLASH_Program>
	Address += 8;
 80062a8:	0021      	movs	r1, r4
 80062aa:	0028      	movs	r0, r5
 80062ac:	180b      	adds	r3, r1, r0
 80062ae:	19db      	adds	r3, r3, r7
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	3308      	adds	r3, #8
 80062b4:	180a      	adds	r2, r1, r0
 80062b6:	19d2      	adds	r2, r2, r7
 80062b8:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.weeklyGoal);
 80062ba:	4a73      	ldr	r2, [pc, #460]	@ (8006488 <FlashWrite+0x364>)
 80062bc:	2394      	movs	r3, #148	@ 0x94
 80062be:	005b      	lsls	r3, r3, #1
 80062c0:	58d3      	ldr	r3, [r2, r3]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 80062c2:	623b      	str	r3, [r7, #32]
 80062c4:	2300      	movs	r3, #0
 80062c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80062c8:	000c      	movs	r4, r1
 80062ca:	0005      	movs	r5, r0
 80062cc:	180b      	adds	r3, r1, r0
 80062ce:	19db      	adds	r3, r3, r7
 80062d0:	6819      	ldr	r1, [r3, #0]
 80062d2:	6a3a      	ldr	r2, [r7, #32]
 80062d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d6:	2001      	movs	r0, #1
 80062d8:	f002 fe10 	bl	8008efc <HAL_FLASH_Program>
	Address += 8;
 80062dc:	0022      	movs	r2, r4
 80062de:	0028      	movs	r0, r5
 80062e0:	1813      	adds	r3, r2, r0
 80062e2:	19db      	adds	r3, r3, r7
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	3308      	adds	r3, #8
 80062e8:	1811      	adds	r1, r2, r0
 80062ea:	19c9      	adds	r1, r1, r7
 80062ec:	600b      	str	r3, [r1, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.evo);
 80062ee:	4b66      	ldr	r3, [pc, #408]	@ (8006488 <FlashWrite+0x364>)
 80062f0:	7c1b      	ldrb	r3, [r3, #16]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 80062f2:	61bb      	str	r3, [r7, #24]
 80062f4:	2300      	movs	r3, #0
 80062f6:	61fb      	str	r3, [r7, #28]
 80062f8:	0014      	movs	r4, r2
 80062fa:	0005      	movs	r5, r0
 80062fc:	1813      	adds	r3, r2, r0
 80062fe:	19db      	adds	r3, r3, r7
 8006300:	6819      	ldr	r1, [r3, #0]
 8006302:	69ba      	ldr	r2, [r7, #24]
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	2001      	movs	r0, #1
 8006308:	f002 fdf8 	bl	8008efc <HAL_FLASH_Program>
	Address += 8;
 800630c:	0022      	movs	r2, r4
 800630e:	0028      	movs	r0, r5
 8006310:	1813      	adds	r3, r2, r0
 8006312:	19db      	adds	r3, r3, r7
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	3308      	adds	r3, #8
 8006318:	1811      	adds	r1, r2, r0
 800631a:	19c9      	adds	r1, r1, r7
 800631c:	600b      	str	r3, [r1, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.mood);
 800631e:	4b5a      	ldr	r3, [pc, #360]	@ (8006488 <FlashWrite+0x364>)
 8006320:	7c5b      	ldrb	r3, [r3, #17]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 8006322:	613b      	str	r3, [r7, #16]
 8006324:	2300      	movs	r3, #0
 8006326:	617b      	str	r3, [r7, #20]
 8006328:	0014      	movs	r4, r2
 800632a:	0005      	movs	r5, r0
 800632c:	1813      	adds	r3, r2, r0
 800632e:	19db      	adds	r3, r3, r7
 8006330:	6819      	ldr	r1, [r3, #0]
 8006332:	693a      	ldr	r2, [r7, #16]
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	2001      	movs	r0, #1
 8006338:	f002 fde0 	bl	8008efc <HAL_FLASH_Program>
	Address += 8;
 800633c:	0022      	movs	r2, r4
 800633e:	0028      	movs	r0, r5
 8006340:	1813      	adds	r3, r2, r0
 8006342:	19db      	adds	r3, r3, r7
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	3308      	adds	r3, #8
 8006348:	1811      	adds	r1, r2, r0
 800634a:	19c9      	adds	r1, r1, r7
 800634c:	600b      	str	r3, [r1, #0]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
			(uint64_t) game.numLocations);
 800634e:	4b4e      	ldr	r3, [pc, #312]	@ (8006488 <FlashWrite+0x364>)
 8006350:	695b      	ldr	r3, [r3, #20]
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 8006352:	60bb      	str	r3, [r7, #8]
 8006354:	2300      	movs	r3, #0
 8006356:	60fb      	str	r3, [r7, #12]
 8006358:	0014      	movs	r4, r2
 800635a:	0005      	movs	r5, r0
 800635c:	1813      	adds	r3, r2, r0
 800635e:	19db      	adds	r3, r3, r7
 8006360:	6819      	ldr	r1, [r3, #0]
 8006362:	68ba      	ldr	r2, [r7, #8]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2001      	movs	r0, #1
 8006368:	f002 fdc8 	bl	8008efc <HAL_FLASH_Program>
	Address += 8;
 800636c:	0022      	movs	r2, r4
 800636e:	0028      	movs	r0, r5
 8006370:	1813      	adds	r3, r2, r0
 8006372:	19db      	adds	r3, r3, r7
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	3308      	adds	r3, #8
 8006378:	1812      	adds	r2, r2, r0
 800637a:	19d2      	adds	r2, r2, r7
 800637c:	6013      	str	r3, [r2, #0]
	for (int flashI = 0; flashI < 32; flashI++) {
 800637e:	2300      	movs	r3, #0
 8006380:	4a42      	ldr	r2, [pc, #264]	@ (800648c <FlashWrite+0x368>)
 8006382:	1812      	adds	r2, r2, r0
 8006384:	19d2      	adds	r2, r2, r7
 8006386:	6013      	str	r3, [r2, #0]
 8006388:	e05c      	b.n	8006444 <FlashWrite+0x320>
		xyz += (game.uid[flashI]) << ((8 - (chunkI)) * 8);
 800638a:	493f      	ldr	r1, [pc, #252]	@ (8006488 <FlashWrite+0x364>)
 800638c:	2396      	movs	r3, #150	@ 0x96
 800638e:	005b      	lsls	r3, r3, #1
 8006390:	4a3e      	ldr	r2, [pc, #248]	@ (800648c <FlashWrite+0x368>)
 8006392:	2040      	movs	r0, #64	@ 0x40
 8006394:	1812      	adds	r2, r2, r0
 8006396:	19d2      	adds	r2, r2, r7
 8006398:	6812      	ldr	r2, [r2, #0]
 800639a:	188a      	adds	r2, r1, r2
 800639c:	18d3      	adds	r3, r2, r3
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	0019      	movs	r1, r3
 80063a2:	4c36      	ldr	r4, [pc, #216]	@ (800647c <FlashWrite+0x358>)
 80063a4:	1823      	adds	r3, r4, r0
 80063a6:	19db      	adds	r3, r3, r7
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	2208      	movs	r2, #8
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	00db      	lsls	r3, r3, #3
 80063b0:	4099      	lsls	r1, r3
 80063b2:	000b      	movs	r3, r1
 80063b4:	603b      	str	r3, [r7, #0]
 80063b6:	17db      	asrs	r3, r3, #31
 80063b8:	607b      	str	r3, [r7, #4]
 80063ba:	4d2f      	ldr	r5, [pc, #188]	@ (8006478 <FlashWrite+0x354>)
 80063bc:	0006      	movs	r6, r0
 80063be:	182b      	adds	r3, r5, r0
 80063c0:	19db      	adds	r3, r3, r7
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	6838      	ldr	r0, [r7, #0]
 80063c8:	6879      	ldr	r1, [r7, #4]
 80063ca:	1812      	adds	r2, r2, r0
 80063cc:	414b      	adcs	r3, r1
 80063ce:	0029      	movs	r1, r5
 80063d0:	1988      	adds	r0, r1, r6
 80063d2:	19c0      	adds	r0, r0, r7
 80063d4:	6002      	str	r2, [r0, #0]
 80063d6:	6043      	str	r3, [r0, #4]
		if (--chunkI == 0) {
 80063d8:	0030      	movs	r0, r6
 80063da:	19a3      	adds	r3, r4, r6
 80063dc:	19db      	adds	r3, r3, r7
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	3b01      	subs	r3, #1
 80063e2:	1822      	adds	r2, r4, r0
 80063e4:	19d2      	adds	r2, r2, r7
 80063e6:	6013      	str	r3, [r2, #0]
 80063e8:	1823      	adds	r3, r4, r0
 80063ea:	19db      	adds	r3, r3, r7
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d11f      	bne.n	8006432 <FlashWrite+0x30e>
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, xyz);
 80063f2:	000d      	movs	r5, r1
 80063f4:	180b      	adds	r3, r1, r0
 80063f6:	19db      	adds	r3, r3, r7
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	4e1a      	ldr	r6, [pc, #104]	@ (8006468 <FlashWrite+0x344>)
 80063fe:	1831      	adds	r1, r6, r0
 8006400:	19c9      	adds	r1, r1, r7
 8006402:	6809      	ldr	r1, [r1, #0]
 8006404:	2001      	movs	r0, #1
 8006406:	f002 fd79 	bl	8008efc <HAL_FLASH_Program>
			chunkI = 8;
 800640a:	2308      	movs	r3, #8
 800640c:	2140      	movs	r1, #64	@ 0x40
 800640e:	1862      	adds	r2, r4, r1
 8006410:	19d2      	adds	r2, r2, r7
 8006412:	6013      	str	r3, [r2, #0]
			xyz = 0;
 8006414:	2200      	movs	r2, #0
 8006416:	2300      	movs	r3, #0
 8006418:	0008      	movs	r0, r1
 800641a:	1869      	adds	r1, r5, r1
 800641c:	19c9      	adds	r1, r1, r7
 800641e:	600a      	str	r2, [r1, #0]
 8006420:	604b      	str	r3, [r1, #4]
			Address += 8;
 8006422:	0002      	movs	r2, r0
 8006424:	18b3      	adds	r3, r6, r2
 8006426:	19db      	adds	r3, r3, r7
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	3308      	adds	r3, #8
 800642c:	18b2      	adds	r2, r6, r2
 800642e:	19d2      	adds	r2, r2, r7
 8006430:	6013      	str	r3, [r2, #0]
	for (int flashI = 0; flashI < 32; flashI++) {
 8006432:	4a16      	ldr	r2, [pc, #88]	@ (800648c <FlashWrite+0x368>)
 8006434:	2140      	movs	r1, #64	@ 0x40
 8006436:	1853      	adds	r3, r2, r1
 8006438:	19db      	adds	r3, r3, r7
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	3301      	adds	r3, #1
 800643e:	1852      	adds	r2, r2, r1
 8006440:	19d2      	adds	r2, r2, r7
 8006442:	6013      	str	r3, [r2, #0]
 8006444:	4b11      	ldr	r3, [pc, #68]	@ (800648c <FlashWrite+0x368>)
 8006446:	2140      	movs	r1, #64	@ 0x40
 8006448:	185b      	adds	r3, r3, r1
 800644a:	19db      	adds	r3, r3, r7
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	2b1f      	cmp	r3, #31
 8006450:	dd9b      	ble.n	800638a <FlashWrite+0x266>
		}
	}
	for (int flashI = 0; flashI < 32; flashI++) {
 8006452:	2300      	movs	r3, #0
 8006454:	4a0e      	ldr	r2, [pc, #56]	@ (8006490 <FlashWrite+0x36c>)
 8006456:	1852      	adds	r2, r2, r1
 8006458:	19d2      	adds	r2, r2, r7
 800645a:	6013      	str	r3, [r2, #0]
 800645c:	e065      	b.n	800652a <FlashWrite+0x406>
 800645e:	46c0      	nop			@ (mov r8, r8)
 8006460:	ffffee14 	.word	0xffffee14
 8006464:	0803f800 	.word	0x0803f800
 8006468:	000011a4 	.word	0x000011a4
 800646c:	fffffdf4 	.word	0xfffffdf4
 8006470:	000011a8 	.word	0x000011a8
 8006474:	080113ec 	.word	0x080113ec
 8006478:	00001198 	.word	0x00001198
 800647c:	00001194 	.word	0x00001194
 8006480:	ffffee60 	.word	0xffffee60
 8006484:	12345678 	.word	0x12345678
 8006488:	20002d28 	.word	0x20002d28
 800648c:	00001190 	.word	0x00001190
 8006490:	0000118c 	.word	0x0000118c
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
				(uint64_t) (game.positions[flashI].lat * 100000));
 8006494:	4b33      	ldr	r3, [pc, #204]	@ (8006564 <FlashWrite+0x440>)
 8006496:	4d34      	ldr	r5, [pc, #208]	@ (8006568 <FlashWrite+0x444>)
 8006498:	2640      	movs	r6, #64	@ 0x40
 800649a:	19aa      	adds	r2, r5, r6
 800649c:	19d2      	adds	r2, r2, r7
 800649e:	6812      	ldr	r2, [r2, #0]
 80064a0:	3203      	adds	r2, #3
 80064a2:	00d2      	lsls	r2, r2, #3
 80064a4:	58d3      	ldr	r3, [r2, r3]
 80064a6:	4931      	ldr	r1, [pc, #196]	@ (800656c <FlashWrite+0x448>)
 80064a8:	1c18      	adds	r0, r3, #0
 80064aa:	f7fa fdc1 	bl	8001030 <__aeabi_fmul>
 80064ae:	1c03      	adds	r3, r0, #0
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 80064b0:	1c18      	adds	r0, r3, #0
 80064b2:	f7fa f8dd 	bl	8000670 <__aeabi_f2ulz>
 80064b6:	0002      	movs	r2, r0
 80064b8:	000b      	movs	r3, r1
 80064ba:	4c2d      	ldr	r4, [pc, #180]	@ (8006570 <FlashWrite+0x44c>)
 80064bc:	19a1      	adds	r1, r4, r6
 80064be:	19c9      	adds	r1, r1, r7
 80064c0:	6809      	ldr	r1, [r1, #0]
 80064c2:	2001      	movs	r0, #1
 80064c4:	f002 fd1a 	bl	8008efc <HAL_FLASH_Program>
		Address += 8;
 80064c8:	19a3      	adds	r3, r4, r6
 80064ca:	19db      	adds	r3, r3, r7
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	3308      	adds	r3, #8
 80064d0:	19a2      	adds	r2, r4, r6
 80064d2:	19d2      	adds	r2, r2, r7
 80064d4:	6013      	str	r3, [r2, #0]
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
				(uint64_t) (game.positions[flashI].lon * 100000));
 80064d6:	4a23      	ldr	r2, [pc, #140]	@ (8006564 <FlashWrite+0x440>)
 80064d8:	19ab      	adds	r3, r5, r6
 80064da:	19db      	adds	r3, r3, r7
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	3303      	adds	r3, #3
 80064e0:	00db      	lsls	r3, r3, #3
 80064e2:	18d3      	adds	r3, r2, r3
 80064e4:	3304      	adds	r3, #4
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4920      	ldr	r1, [pc, #128]	@ (800656c <FlashWrite+0x448>)
 80064ea:	1c18      	adds	r0, r3, #0
 80064ec:	f7fa fda0 	bl	8001030 <__aeabi_fmul>
 80064f0:	1c03      	adds	r3, r0, #0
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address,
 80064f2:	1c18      	adds	r0, r3, #0
 80064f4:	f7fa f8bc 	bl	8000670 <__aeabi_f2ulz>
 80064f8:	0002      	movs	r2, r0
 80064fa:	000b      	movs	r3, r1
 80064fc:	19a1      	adds	r1, r4, r6
 80064fe:	19c9      	adds	r1, r1, r7
 8006500:	6809      	ldr	r1, [r1, #0]
 8006502:	2001      	movs	r0, #1
 8006504:	f002 fcfa 	bl	8008efc <HAL_FLASH_Program>
		Address += 8;
 8006508:	0032      	movs	r2, r6
 800650a:	19a3      	adds	r3, r4, r6
 800650c:	19db      	adds	r3, r3, r7
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	3308      	adds	r3, #8
 8006512:	0016      	movs	r6, r2
 8006514:	18a2      	adds	r2, r4, r2
 8006516:	19d2      	adds	r2, r2, r7
 8006518:	6013      	str	r3, [r2, #0]
	for (int flashI = 0; flashI < 32; flashI++) {
 800651a:	0032      	movs	r2, r6
 800651c:	18ab      	adds	r3, r5, r2
 800651e:	19db      	adds	r3, r3, r7
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	3301      	adds	r3, #1
 8006524:	18aa      	adds	r2, r5, r2
 8006526:	19d2      	adds	r2, r2, r7
 8006528:	6013      	str	r3, [r2, #0]
 800652a:	4b0f      	ldr	r3, [pc, #60]	@ (8006568 <FlashWrite+0x444>)
 800652c:	2040      	movs	r0, #64	@ 0x40
 800652e:	181b      	adds	r3, r3, r0
 8006530:	19db      	adds	r3, r3, r7
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	2b1f      	cmp	r3, #31
 8006536:	ddad      	ble.n	8006494 <FlashWrite+0x370>
	}
	Address = 0x0803F808;
 8006538:	4b0e      	ldr	r3, [pc, #56]	@ (8006574 <FlashWrite+0x450>)
 800653a:	4a0d      	ldr	r2, [pc, #52]	@ (8006570 <FlashWrite+0x44c>)
 800653c:	1811      	adds	r1, r2, r0
 800653e:	19c9      	adds	r1, r1, r7
 8006540:	600b      	str	r3, [r1, #0]
	xyz = *(__IO uint64_t*) (Address);
 8006542:	1813      	adds	r3, r2, r0
 8006544:	19db      	adds	r3, r3, r7
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	490a      	ldr	r1, [pc, #40]	@ (8006578 <FlashWrite+0x454>)
 800654e:	1809      	adds	r1, r1, r0
 8006550:	19c9      	adds	r1, r1, r7
 8006552:	600a      	str	r2, [r1, #0]
 8006554:	604b      	str	r3, [r1, #4]
	HAL_FLASH_Lock();
 8006556:	f002 fd43 	bl	8008fe0 <HAL_FLASH_Lock>
}
 800655a:	46c0      	nop			@ (mov r8, r8)
 800655c:	46bd      	mov	sp, r7
 800655e:	4b07      	ldr	r3, [pc, #28]	@ (800657c <FlashWrite+0x458>)
 8006560:	449d      	add	sp, r3
 8006562:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006564:	20002d28 	.word	0x20002d28
 8006568:	0000118c 	.word	0x0000118c
 800656c:	47c35000 	.word	0x47c35000
 8006570:	000011a4 	.word	0x000011a4
 8006574:	0803f808 	.word	0x0803f808
 8006578:	00001198 	.word	0x00001198
 800657c:	000011ec 	.word	0x000011ec

08006580 <AnimateCharacterSitting>:
void AnimateCharacterSitting(uint16_t palette[])
{
 8006580:	b590      	push	{r4, r7, lr}
 8006582:	b089      	sub	sp, #36	@ 0x24
 8006584:	af04      	add	r7, sp, #16
 8006586:	6078      	str	r0, [r7, #4]
	unsigned char walkingCheck;
	_ADXL343_ReadReg8(0x18, &walkingCheck, 1);
 8006588:	240e      	movs	r4, #14
 800658a:	193b      	adds	r3, r7, r4
 800658c:	2201      	movs	r2, #1
 800658e:	0019      	movs	r1, r3
 8006590:	2018      	movs	r0, #24
 8006592:	f000 f87f 	bl	8006694 <_ADXL343_ReadReg8>
	unsigned char walkingYes = walkingCheck>0;
 8006596:	193b      	adds	r3, r7, r4
 8006598:	781b      	ldrb	r3, [r3, #0]
 800659a:	1e5a      	subs	r2, r3, #1
 800659c:	4193      	sbcs	r3, r2
 800659e:	b2da      	uxtb	r2, r3
 80065a0:	230f      	movs	r3, #15
 80065a2:	18fb      	adds	r3, r7, r3
 80065a4:	701a      	strb	r2, [r3, #0]
	switch(game.evo)
 80065a6:	4b1a      	ldr	r3, [pc, #104]	@ (8006610 <AnimateCharacterSitting+0x90>)
 80065a8:	7c1b      	ldrb	r3, [r3, #16]
 80065aa:	2b02      	cmp	r3, #2
 80065ac:	d01f      	beq.n	80065ee <AnimateCharacterSitting+0x6e>
 80065ae:	dc2b      	bgt.n	8006608 <AnimateCharacterSitting+0x88>
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d002      	beq.n	80065ba <AnimateCharacterSitting+0x3a>
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	d00d      	beq.n	80065d4 <AnimateCharacterSitting+0x54>
		break;
	case 2:
		Animate(animAdultSitting,palette,1,30,30,80,80);
		break;
		}
}/*
 80065b8:	e026      	b.n	8006608 <AnimateCharacterSitting+0x88>
		Animate(animEggSitting,palette,4,30,30,64,64);
 80065ba:	6879      	ldr	r1, [r7, #4]
 80065bc:	4815      	ldr	r0, [pc, #84]	@ (8006614 <AnimateCharacterSitting+0x94>)
 80065be:	2340      	movs	r3, #64	@ 0x40
 80065c0:	9302      	str	r3, [sp, #8]
 80065c2:	2340      	movs	r3, #64	@ 0x40
 80065c4:	9301      	str	r3, [sp, #4]
 80065c6:	231e      	movs	r3, #30
 80065c8:	9300      	str	r3, [sp, #0]
 80065ca:	231e      	movs	r3, #30
 80065cc:	2204      	movs	r2, #4
 80065ce:	f000 f827 	bl	8006620 <Animate>
		break;
 80065d2:	e019      	b.n	8006608 <AnimateCharacterSitting+0x88>
		Animate(animSitting,palette,1,30,30,64,64);
 80065d4:	6879      	ldr	r1, [r7, #4]
 80065d6:	4810      	ldr	r0, [pc, #64]	@ (8006618 <AnimateCharacterSitting+0x98>)
 80065d8:	2340      	movs	r3, #64	@ 0x40
 80065da:	9302      	str	r3, [sp, #8]
 80065dc:	2340      	movs	r3, #64	@ 0x40
 80065de:	9301      	str	r3, [sp, #4]
 80065e0:	231e      	movs	r3, #30
 80065e2:	9300      	str	r3, [sp, #0]
 80065e4:	231e      	movs	r3, #30
 80065e6:	2201      	movs	r2, #1
 80065e8:	f000 f81a 	bl	8006620 <Animate>
		break;
 80065ec:	e00c      	b.n	8006608 <AnimateCharacterSitting+0x88>
		Animate(animAdultSitting,palette,1,30,30,80,80);
 80065ee:	6879      	ldr	r1, [r7, #4]
 80065f0:	480a      	ldr	r0, [pc, #40]	@ (800661c <AnimateCharacterSitting+0x9c>)
 80065f2:	2350      	movs	r3, #80	@ 0x50
 80065f4:	9302      	str	r3, [sp, #8]
 80065f6:	2350      	movs	r3, #80	@ 0x50
 80065f8:	9301      	str	r3, [sp, #4]
 80065fa:	231e      	movs	r3, #30
 80065fc:	9300      	str	r3, [sp, #0]
 80065fe:	231e      	movs	r3, #30
 8006600:	2201      	movs	r2, #1
 8006602:	f000 f80d 	bl	8006620 <Animate>
		break;
 8006606:	46c0      	nop			@ (mov r8, r8)
}/*
 8006608:	46c0      	nop			@ (mov r8, r8)
 800660a:	46bd      	mov	sp, r7
 800660c:	b005      	add	sp, #20
 800660e:	bd90      	pop	{r4, r7, pc}
 8006610:	20002d28 	.word	0x20002d28
 8006614:	20002cbc 	.word	0x20002cbc
 8006618:	20002cf4 	.word	0x20002cf4
 800661c:	20002d14 	.word	0x20002d14

08006620 <Animate>:
		Animate(animAdultWalking,palette,0,30,30,80,80);
		break;
		}
}*/
void Animate(struct Img *animation, uint16_t palette[], unsigned int frameCount, unsigned int xPos,
		unsigned int yPos, unsigned int xSize, unsigned int ySize) {
 8006620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006622:	b089      	sub	sp, #36	@ 0x24
 8006624:	af04      	add	r7, sp, #16
 8006626:	60f8      	str	r0, [r7, #12]
 8006628:	60b9      	str	r1, [r7, #8]
 800662a:	607a      	str	r2, [r7, #4]
 800662c:	603b      	str	r3, [r7, #0]
	++currentFrame;
 800662e:	4b18      	ldr	r3, [pc, #96]	@ (8006690 <Animate+0x70>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	1c5a      	adds	r2, r3, #1
 8006634:	4b16      	ldr	r3, [pc, #88]	@ (8006690 <Animate+0x70>)
 8006636:	601a      	str	r2, [r3, #0]
	if (currentFrame > frameCount) {
 8006638:	4b15      	ldr	r3, [pc, #84]	@ (8006690 <Animate+0x70>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	429a      	cmp	r2, r3
 8006640:	d202      	bcs.n	8006648 <Animate+0x28>
		currentFrame = 0;
 8006642:	4b13      	ldr	r3, [pc, #76]	@ (8006690 <Animate+0x70>)
 8006644:	2200      	movs	r2, #0
 8006646:	601a      	str	r2, [r3, #0]
	}
	drawImage(animation[currentFrame].Body, palette, xPos, yPos, xSize, ySize,
 8006648:	4b11      	ldr	r3, [pc, #68]	@ (8006690 <Animate+0x70>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	00db      	lsls	r3, r3, #3
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	18d3      	adds	r3, r2, r3
 8006652:	681c      	ldr	r4, [r3, #0]
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	b29d      	uxth	r5, r3
 8006658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800665a:	b29e      	uxth	r6, r3
 800665c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800665e:	b29a      	uxth	r2, r3
 8006660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006662:	b299      	uxth	r1, r3
			animation[currentFrame].Size);
 8006664:	4b0a      	ldr	r3, [pc, #40]	@ (8006690 <Animate+0x70>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	00db      	lsls	r3, r3, #3
 800666a:	68f8      	ldr	r0, [r7, #12]
 800666c:	18c3      	adds	r3, r0, r3
 800666e:	685b      	ldr	r3, [r3, #4]
	drawImage(animation[currentFrame].Body, palette, xPos, yPos, xSize, ySize,
 8006670:	b29b      	uxth	r3, r3
 8006672:	68b8      	ldr	r0, [r7, #8]
 8006674:	9302      	str	r3, [sp, #8]
 8006676:	9101      	str	r1, [sp, #4]
 8006678:	9200      	str	r2, [sp, #0]
 800667a:	0033      	movs	r3, r6
 800667c:	002a      	movs	r2, r5
 800667e:	0001      	movs	r1, r0
 8006680:	0020      	movs	r0, r4
 8006682:	f7fd fe3b 	bl	80042fc <drawImage>
	return;
 8006686:	46c0      	nop			@ (mov r8, r8)
}
 8006688:	46bd      	mov	sp, r7
 800668a:	b005      	add	sp, #20
 800668c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800668e:	46c0      	nop			@ (mov r8, r8)
 8006690:	20002d24 	.word	0x20002d24

08006694 <_ADXL343_ReadReg8>:

int _ADXL343_ReadReg8(unsigned char TargetRegister, unsigned char *TargetValue,
		uint8_t size) {
 8006694:	b580      	push	{r7, lr}
 8006696:	b084      	sub	sp, #16
 8006698:	af02      	add	r7, sp, #8
 800669a:	6039      	str	r1, [r7, #0]
 800669c:	0011      	movs	r1, r2
 800669e:	1dfb      	adds	r3, r7, #7
 80066a0:	1c02      	adds	r2, r0, #0
 80066a2:	701a      	strb	r2, [r3, #0]
 80066a4:	1dbb      	adds	r3, r7, #6
 80066a6:	1c0a      	adds	r2, r1, #0
 80066a8:	701a      	strb	r2, [r3, #0]
	if (!HAL_I2C_Master_Transmit(&hi2c1, 0x14 << 1, &TargetRegister, 1, 1000)
 80066aa:	1dfa      	adds	r2, r7, #7
 80066ac:	4811      	ldr	r0, [pc, #68]	@ (80066f4 <_ADXL343_ReadReg8+0x60>)
 80066ae:	23fa      	movs	r3, #250	@ 0xfa
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	9300      	str	r3, [sp, #0]
 80066b4:	2301      	movs	r3, #1
 80066b6:	2128      	movs	r1, #40	@ 0x28
 80066b8:	f003 f852 	bl	8009760 <HAL_I2C_Master_Transmit>
 80066bc:	1e03      	subs	r3, r0, #0
 80066be:	d002      	beq.n	80066c6 <_ADXL343_ReadReg8+0x32>
			== HAL_OK)
		return -1;
 80066c0:	2301      	movs	r3, #1
 80066c2:	425b      	negs	r3, r3
 80066c4:	e011      	b.n	80066ea <_ADXL343_ReadReg8+0x56>

	if (!HAL_I2C_Master_Receive(&hi2c1, 0x14 << 1, TargetValue, size, 1000)
 80066c6:	1dbb      	adds	r3, r7, #6
 80066c8:	781b      	ldrb	r3, [r3, #0]
 80066ca:	b299      	uxth	r1, r3
 80066cc:	683a      	ldr	r2, [r7, #0]
 80066ce:	4809      	ldr	r0, [pc, #36]	@ (80066f4 <_ADXL343_ReadReg8+0x60>)
 80066d0:	23fa      	movs	r3, #250	@ 0xfa
 80066d2:	009b      	lsls	r3, r3, #2
 80066d4:	9300      	str	r3, [sp, #0]
 80066d6:	000b      	movs	r3, r1
 80066d8:	2128      	movs	r1, #40	@ 0x28
 80066da:	f003 f96b 	bl	80099b4 <HAL_I2C_Master_Receive>
 80066de:	1e03      	subs	r3, r0, #0
 80066e0:	d002      	beq.n	80066e8 <_ADXL343_ReadReg8+0x54>
			== HAL_OK)
		return -2;
 80066e2:	2302      	movs	r3, #2
 80066e4:	425b      	negs	r3, r3
 80066e6:	e000      	b.n	80066ea <_ADXL343_ReadReg8+0x56>

	return 0;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	0018      	movs	r0, r3
 80066ec:	46bd      	mov	sp, r7
 80066ee:	b002      	add	sp, #8
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	46c0      	nop			@ (mov r8, r8)
 80066f4:	20003d0c 	.word	0x20003d0c

080066f8 <_ADXL343_WriteReg8>:

int _ADXL343_WriteReg8(unsigned char TargetRegister, unsigned char TargetValue) {
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b086      	sub	sp, #24
 80066fc:	af02      	add	r7, sp, #8
 80066fe:	0002      	movs	r2, r0
 8006700:	1dfb      	adds	r3, r7, #7
 8006702:	701a      	strb	r2, [r3, #0]
 8006704:	1dbb      	adds	r3, r7, #6
 8006706:	1c0a      	adds	r2, r1, #0
 8006708:	701a      	strb	r2, [r3, #0]
	unsigned char buff[2];
	buff[0] = TargetRegister;
 800670a:	210c      	movs	r1, #12
 800670c:	187b      	adds	r3, r7, r1
 800670e:	1dfa      	adds	r2, r7, #7
 8006710:	7812      	ldrb	r2, [r2, #0]
 8006712:	701a      	strb	r2, [r3, #0]
	buff[1] = TargetValue;
 8006714:	187b      	adds	r3, r7, r1
 8006716:	1dba      	adds	r2, r7, #6
 8006718:	7812      	ldrb	r2, [r2, #0]
 800671a:	705a      	strb	r2, [r3, #1]

	if (HAL_I2C_Master_Transmit(&hi2c1, 0x14 << 1, buff, 2, 1000) == HAL_OK)
 800671c:	187a      	adds	r2, r7, r1
 800671e:	4809      	ldr	r0, [pc, #36]	@ (8006744 <_ADXL343_WriteReg8+0x4c>)
 8006720:	23fa      	movs	r3, #250	@ 0xfa
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	9300      	str	r3, [sp, #0]
 8006726:	2302      	movs	r3, #2
 8006728:	2128      	movs	r1, #40	@ 0x28
 800672a:	f003 f819 	bl	8009760 <HAL_I2C_Master_Transmit>
 800672e:	1e03      	subs	r3, r0, #0
 8006730:	d102      	bne.n	8006738 <_ADXL343_WriteReg8+0x40>
		return -1;
 8006732:	2301      	movs	r3, #1
 8006734:	425b      	negs	r3, r3
 8006736:	e000      	b.n	800673a <_ADXL343_WriteReg8+0x42>

	return 0;
 8006738:	2300      	movs	r3, #0
}
 800673a:	0018      	movs	r0, r3
 800673c:	46bd      	mov	sp, r7
 800673e:	b004      	add	sp, #16
 8006740:	bd80      	pop	{r7, pc}
 8006742:	46c0      	nop			@ (mov r8, r8)
 8006744:	20003d0c 	.word	0x20003d0c

08006748 <SendData>:
void SendData() {
 8006748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800674a:	46c6      	mov	lr, r8
 800674c:	b500      	push	{lr}
 800674e:	b088      	sub	sp, #32
 8006750:	af06      	add	r7, sp, #24
	unsigned int posIndex;
	unsigned int clrIndex;
	sprintf(sendBuffer,
 8006752:	4a59      	ldr	r2, [pc, #356]	@ (80068b8 <SendData+0x170>)
 8006754:	238c      	movs	r3, #140	@ 0x8c
 8006756:	005b      	lsls	r3, r3, #1
 8006758:	58d4      	ldr	r4, [r2, r3]
 800675a:	4a57      	ldr	r2, [pc, #348]	@ (80068b8 <SendData+0x170>)
 800675c:	238e      	movs	r3, #142	@ 0x8e
 800675e:	005b      	lsls	r3, r3, #1
 8006760:	58d5      	ldr	r5, [r2, r3]
 8006762:	4a55      	ldr	r2, [pc, #340]	@ (80068b8 <SendData+0x170>)
 8006764:	2390      	movs	r3, #144	@ 0x90
 8006766:	005b      	lsls	r3, r3, #1
 8006768:	58d3      	ldr	r3, [r2, r3]
 800676a:	4698      	mov	r8, r3
			"(lifeSteps:%d),(weeklySteps:%d),(dailySteps:%d),(uid:%s),(friendship:%d),(password:password),(difficulty:%d),(evolution:%d) \n\r",
			game.allSteps, game.weeklySteps, game.stepsToday, game.uid,
			game.mood, game.dailyGoal, game.evo);
 800676c:	4a52      	ldr	r2, [pc, #328]	@ (80068b8 <SendData+0x170>)
 800676e:	7c52      	ldrb	r2, [r2, #17]
	sprintf(sendBuffer,
 8006770:	0016      	movs	r6, r2
 8006772:	4951      	ldr	r1, [pc, #324]	@ (80068b8 <SendData+0x170>)
 8006774:	2292      	movs	r2, #146	@ 0x92
 8006776:	0052      	lsls	r2, r2, #1
 8006778:	588a      	ldr	r2, [r1, r2]
			game.mood, game.dailyGoal, game.evo);
 800677a:	494f      	ldr	r1, [pc, #316]	@ (80068b8 <SendData+0x170>)
 800677c:	7c09      	ldrb	r1, [r1, #16]
	sprintf(sendBuffer,
 800677e:	468c      	mov	ip, r1
 8006780:	494e      	ldr	r1, [pc, #312]	@ (80068bc <SendData+0x174>)
 8006782:	484f      	ldr	r0, [pc, #316]	@ (80068c0 <SendData+0x178>)
 8006784:	4663      	mov	r3, ip
 8006786:	9304      	str	r3, [sp, #16]
 8006788:	9203      	str	r2, [sp, #12]
 800678a:	9602      	str	r6, [sp, #8]
 800678c:	4a4d      	ldr	r2, [pc, #308]	@ (80068c4 <SendData+0x17c>)
 800678e:	9201      	str	r2, [sp, #4]
 8006790:	4643      	mov	r3, r8
 8006792:	9300      	str	r3, [sp, #0]
 8006794:	002b      	movs	r3, r5
 8006796:	0022      	movs	r2, r4
 8006798:	f008 f9f0 	bl	800eb7c <siprintf>
	HAL_UART_Transmit(&huart2, sendBuffer, strlen(sendBuffer), 200);
 800679c:	4b48      	ldr	r3, [pc, #288]	@ (80068c0 <SendData+0x178>)
 800679e:	0018      	movs	r0, r3
 80067a0:	f7f9 fcbc 	bl	800011c <strlen>
 80067a4:	0003      	movs	r3, r0
 80067a6:	b29a      	uxth	r2, r3
 80067a8:	4945      	ldr	r1, [pc, #276]	@ (80068c0 <SendData+0x178>)
 80067aa:	4847      	ldr	r0, [pc, #284]	@ (80068c8 <SendData+0x180>)
 80067ac:	23c8      	movs	r3, #200	@ 0xc8
 80067ae:	f006 f989 	bl	800cac4 <HAL_UART_Transmit>
	for (posIndex = 0; posIndex < game.numLocations; posIndex++) {
 80067b2:	2300      	movs	r3, #0
 80067b4:	607b      	str	r3, [r7, #4]
 80067b6:	e072      	b.n	800689e <SendData+0x156>
		HAL_Delay(5);
 80067b8:	2005      	movs	r0, #5
 80067ba:	f002 fa87 	bl	8008ccc <HAL_Delay>
		for (clrIndex = 0; clrIndex < 400; clrIndex++)
 80067be:	2300      	movs	r3, #0
 80067c0:	603b      	str	r3, [r7, #0]
 80067c2:	e007      	b.n	80067d4 <SendData+0x8c>
			sendBuffer[clrIndex] = 0;
 80067c4:	4a3e      	ldr	r2, [pc, #248]	@ (80068c0 <SendData+0x178>)
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	18d3      	adds	r3, r2, r3
 80067ca:	2200      	movs	r2, #0
 80067cc:	701a      	strb	r2, [r3, #0]
		for (clrIndex = 0; clrIndex < 400; clrIndex++)
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	3301      	adds	r3, #1
 80067d2:	603b      	str	r3, [r7, #0]
 80067d4:	683a      	ldr	r2, [r7, #0]
 80067d6:	23c8      	movs	r3, #200	@ 0xc8
 80067d8:	005b      	lsls	r3, r3, #1
 80067da:	429a      	cmp	r2, r3
 80067dc:	d3f2      	bcc.n	80067c4 <SendData+0x7c>
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
				((int) game.positions[posIndex].lat),
 80067de:	4b36      	ldr	r3, [pc, #216]	@ (80068b8 <SendData+0x170>)
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	3203      	adds	r2, #3
 80067e4:	00d2      	lsls	r2, r2, #3
 80067e6:	58d3      	ldr	r3, [r2, r3]
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
 80067e8:	1c18      	adds	r0, r3, #0
 80067ea:	f7fa ffdf 	bl	80017ac <__aeabi_f2iz>
 80067ee:	0006      	movs	r6, r0
				abs(
						(int) ((fmod((double) game.positions[posIndex].lat,
 80067f0:	4b31      	ldr	r3, [pc, #196]	@ (80068b8 <SendData+0x170>)
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	3203      	adds	r2, #3
 80067f6:	00d2      	lsls	r2, r2, #3
 80067f8:	58d3      	ldr	r3, [r2, r3]
 80067fa:	1c18      	adds	r0, r3, #0
 80067fc:	f7fd f82c 	bl	8003858 <__aeabi_f2d>
 8006800:	2200      	movs	r2, #0
 8006802:	4b32      	ldr	r3, [pc, #200]	@ (80068cc <SendData+0x184>)
 8006804:	f00a fb22 	bl	8010e4c <fmod>
								(double) 1)) * 10000)),
 8006808:	2200      	movs	r2, #0
 800680a:	4b31      	ldr	r3, [pc, #196]	@ (80068d0 <SendData+0x188>)
 800680c:	f7fc f884 	bl	8002918 <__aeabi_dmul>
 8006810:	0002      	movs	r2, r0
 8006812:	000b      	movs	r3, r1
						(int) ((fmod((double) game.positions[posIndex].lat,
 8006814:	0010      	movs	r0, r2
 8006816:	0019      	movs	r1, r3
 8006818:	f7fc ff90 	bl	800373c <__aeabi_d2iz>
 800681c:	0003      	movs	r3, r0
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
 800681e:	17da      	asrs	r2, r3, #31
 8006820:	189c      	adds	r4, r3, r2
 8006822:	4054      	eors	r4, r2
				((int) game.positions[posIndex].lon),
 8006824:	4a24      	ldr	r2, [pc, #144]	@ (80068b8 <SendData+0x170>)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	3303      	adds	r3, #3
 800682a:	00db      	lsls	r3, r3, #3
 800682c:	18d3      	adds	r3, r2, r3
 800682e:	3304      	adds	r3, #4
 8006830:	681b      	ldr	r3, [r3, #0]
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
 8006832:	1c18      	adds	r0, r3, #0
 8006834:	f7fa ffba 	bl	80017ac <__aeabi_f2iz>
 8006838:	0005      	movs	r5, r0
				abs(
						(int) ((fmod((double) game.positions[posIndex].lon,
 800683a:	4a1f      	ldr	r2, [pc, #124]	@ (80068b8 <SendData+0x170>)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	3303      	adds	r3, #3
 8006840:	00db      	lsls	r3, r3, #3
 8006842:	18d3      	adds	r3, r2, r3
 8006844:	3304      	adds	r3, #4
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	1c18      	adds	r0, r3, #0
 800684a:	f7fd f805 	bl	8003858 <__aeabi_f2d>
 800684e:	2200      	movs	r2, #0
 8006850:	4b1e      	ldr	r3, [pc, #120]	@ (80068cc <SendData+0x184>)
 8006852:	f00a fafb 	bl	8010e4c <fmod>
								(double) 1)) * 10000)));
 8006856:	2200      	movs	r2, #0
 8006858:	4b1d      	ldr	r3, [pc, #116]	@ (80068d0 <SendData+0x188>)
 800685a:	f7fc f85d 	bl	8002918 <__aeabi_dmul>
 800685e:	0002      	movs	r2, r0
 8006860:	000b      	movs	r3, r1
						(int) ((fmod((double) game.positions[posIndex].lon,
 8006862:	0010      	movs	r0, r2
 8006864:	0019      	movs	r1, r3
 8006866:	f7fc ff69 	bl	800373c <__aeabi_d2iz>
 800686a:	0003      	movs	r3, r0
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),",
 800686c:	17da      	asrs	r2, r3, #31
 800686e:	189b      	adds	r3, r3, r2
 8006870:	4053      	eors	r3, r2
 8006872:	4918      	ldr	r1, [pc, #96]	@ (80068d4 <SendData+0x18c>)
 8006874:	4812      	ldr	r0, [pc, #72]	@ (80068c0 <SendData+0x178>)
 8006876:	9301      	str	r3, [sp, #4]
 8006878:	9500      	str	r5, [sp, #0]
 800687a:	0023      	movs	r3, r4
 800687c:	0032      	movs	r2, r6
 800687e:	f008 f97d 	bl	800eb7c <siprintf>
		HAL_UART_Transmit(&huart2, sendBuffer, strlen(sendBuffer), 200);
 8006882:	4b0f      	ldr	r3, [pc, #60]	@ (80068c0 <SendData+0x178>)
 8006884:	0018      	movs	r0, r3
 8006886:	f7f9 fc49 	bl	800011c <strlen>
 800688a:	0003      	movs	r3, r0
 800688c:	b29a      	uxth	r2, r3
 800688e:	490c      	ldr	r1, [pc, #48]	@ (80068c0 <SendData+0x178>)
 8006890:	480d      	ldr	r0, [pc, #52]	@ (80068c8 <SendData+0x180>)
 8006892:	23c8      	movs	r3, #200	@ 0xc8
 8006894:	f006 f916 	bl	800cac4 <HAL_UART_Transmit>
	for (posIndex = 0; posIndex < game.numLocations; posIndex++) {
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	3301      	adds	r3, #1
 800689c:	607b      	str	r3, [r7, #4]
 800689e:	4b06      	ldr	r3, [pc, #24]	@ (80068b8 <SendData+0x170>)
 80068a0:	695b      	ldr	r3, [r3, #20]
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d387      	bcc.n	80067b8 <SendData+0x70>

	}
}
 80068a8:	46c0      	nop			@ (mov r8, r8)
 80068aa:	46c0      	nop			@ (mov r8, r8)
 80068ac:	46bd      	mov	sp, r7
 80068ae:	b002      	add	sp, #8
 80068b0:	bc80      	pop	{r7}
 80068b2:	46b8      	mov	r8, r7
 80068b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068b6:	46c0      	nop			@ (mov r8, r8)
 80068b8:	20002d28 	.word	0x20002d28
 80068bc:	0801141c 	.word	0x0801141c
 80068c0:	20002f50 	.word	0x20002f50
 80068c4:	20002e54 	.word	0x20002e54
 80068c8:	20003ed0 	.word	0x20003ed0
 80068cc:	3ff00000 	.word	0x3ff00000
 80068d0:	40c38800 	.word	0x40c38800
 80068d4:	0801149c 	.word	0x0801149c

080068d8 <ReceiveData>:
void ReceiveData() {
 80068d8:	b5b0      	push	{r4, r5, r7, lr}
 80068da:	4cda      	ldr	r4, [pc, #872]	@ (8006c44 <ReceiveData+0x36c>)
 80068dc:	44a5      	add	sp, r4
 80068de:	af00      	add	r7, sp, #0
	int rI = 0;
 80068e0:	2300      	movs	r3, #0
 80068e2:	4ad9      	ldr	r2, [pc, #868]	@ (8006c48 <ReceiveData+0x370>)
 80068e4:	18ba      	adds	r2, r7, r2
 80068e6:	6013      	str	r3, [r2, #0]
	while (HAL_UART_Receive(&huart2, &(syncBuffer[rI]), 1, 1000) == HAL_OK) {
 80068e8:	e197      	b.n	8006c1a <ReceiveData+0x342>
		if (syncBuffer[rI] && syncBuffer[rI] == '\r') {
 80068ea:	4ad8      	ldr	r2, [pc, #864]	@ (8006c4c <ReceiveData+0x374>)
 80068ec:	49d6      	ldr	r1, [pc, #856]	@ (8006c48 <ReceiveData+0x370>)
 80068ee:	187b      	adds	r3, r7, r1
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	18d3      	adds	r3, r2, r3
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d100      	bne.n	80068fc <ReceiveData+0x24>
 80068fa:	e188      	b.n	8006c0e <ReceiveData+0x336>
 80068fc:	4ad3      	ldr	r2, [pc, #844]	@ (8006c4c <ReceiveData+0x374>)
 80068fe:	187b      	adds	r3, r7, r1
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	18d3      	adds	r3, r2, r3
 8006904:	781b      	ldrb	r3, [r3, #0]
 8006906:	2b0d      	cmp	r3, #13
 8006908:	d000      	beq.n	800690c <ReceiveData+0x34>
 800690a:	e180      	b.n	8006c0e <ReceiveData+0x336>
			enum {
				MAX_FIELDS = 255
			};
			json_t pool[MAX_FIELDS];
			json_t const *parent = json_create(syncBuffer, pool, MAX_FIELDS);
 800690c:	0039      	movs	r1, r7
 800690e:	4bcf      	ldr	r3, [pc, #828]	@ (8006c4c <ReceiveData+0x374>)
 8006910:	22ff      	movs	r2, #255	@ 0xff
 8006912:	0018      	movs	r0, r3
 8006914:	f001 fc7a 	bl	800820c <json_create>
 8006918:	0003      	movs	r3, r0
 800691a:	49cd      	ldr	r1, [pc, #820]	@ (8006c50 <ReceiveData+0x378>)
 800691c:	187a      	adds	r2, r7, r1
 800691e:	6013      	str	r3, [r2, #0]
			if (parent) {
 8006920:	187b      	adds	r3, r7, r1
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d100      	bne.n	800692a <ReceiveData+0x52>
 8006928:	e152      	b.n	8006bd0 <ReceiveData+0x2f8>
				int locI = 0;
 800692a:	2300      	movs	r3, #0
 800692c:	4ac9      	ldr	r2, [pc, #804]	@ (8006c54 <ReceiveData+0x37c>)
 800692e:	18ba      	adds	r2, r7, r2
 8006930:	6013      	str	r3, [r2, #0]
				struct latLon tempLoc;
				char const *uidRxStr = json_getPropertyValue(parent, "uid");
 8006932:	4ac9      	ldr	r2, [pc, #804]	@ (8006c58 <ReceiveData+0x380>)
 8006934:	187b      	adds	r3, r7, r1
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	0011      	movs	r1, r2
 800693a:	0018      	movs	r0, r3
 800693c:	f001 fc02 	bl	8008144 <json_getPropertyValue>
 8006940:	0003      	movs	r3, r0
 8006942:	4ac6      	ldr	r2, [pc, #792]	@ (8006c5c <ReceiveData+0x384>)
 8006944:	18ba      	adds	r2, r7, r2
 8006946:	6013      	str	r3, [r2, #0]
				//HAL_UART_Transmit(&huart2, json_getPropertyValue(parent, "uid"), strlen(json_getPropertyValue(parent, "uid")), 1000);
				for (int strI = 0; strI < strlen(uidRxStr); strI++)
 8006948:	2300      	movs	r3, #0
 800694a:	4ac5      	ldr	r2, [pc, #788]	@ (8006c60 <ReceiveData+0x388>)
 800694c:	18ba      	adds	r2, r7, r2
 800694e:	6013      	str	r3, [r2, #0]
 8006950:	e015      	b.n	800697e <ReceiveData+0xa6>
					game.uid[strI] = uidRxStr[strI];
 8006952:	4cc3      	ldr	r4, [pc, #780]	@ (8006c60 <ReceiveData+0x388>)
 8006954:	193b      	adds	r3, r7, r4
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4ac0      	ldr	r2, [pc, #768]	@ (8006c5c <ReceiveData+0x384>)
 800695a:	18ba      	adds	r2, r7, r2
 800695c:	6812      	ldr	r2, [r2, #0]
 800695e:	18d3      	adds	r3, r2, r3
 8006960:	7818      	ldrb	r0, [r3, #0]
 8006962:	49c0      	ldr	r1, [pc, #768]	@ (8006c64 <ReceiveData+0x38c>)
 8006964:	2396      	movs	r3, #150	@ 0x96
 8006966:	005b      	lsls	r3, r3, #1
 8006968:	193a      	adds	r2, r7, r4
 800696a:	6812      	ldr	r2, [r2, #0]
 800696c:	188a      	adds	r2, r1, r2
 800696e:	18d3      	adds	r3, r2, r3
 8006970:	1c02      	adds	r2, r0, #0
 8006972:	701a      	strb	r2, [r3, #0]
				for (int strI = 0; strI < strlen(uidRxStr); strI++)
 8006974:	193b      	adds	r3, r7, r4
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	3301      	adds	r3, #1
 800697a:	193a      	adds	r2, r7, r4
 800697c:	6013      	str	r3, [r2, #0]
 800697e:	4bb7      	ldr	r3, [pc, #732]	@ (8006c5c <ReceiveData+0x384>)
 8006980:	18fb      	adds	r3, r7, r3
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	0018      	movs	r0, r3
 8006986:	f7f9 fbc9 	bl	800011c <strlen>
 800698a:	0002      	movs	r2, r0
 800698c:	4bb4      	ldr	r3, [pc, #720]	@ (8006c60 <ReceiveData+0x388>)
 800698e:	18fb      	adds	r3, r7, r3
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	429a      	cmp	r2, r3
 8006994:	d8dd      	bhi.n	8006952 <ReceiveData+0x7a>
				game.allSteps = (unsigned int) json_getInteger(
 8006996:	4ab4      	ldr	r2, [pc, #720]	@ (8006c68 <ReceiveData+0x390>)
 8006998:	4cad      	ldr	r4, [pc, #692]	@ (8006c50 <ReceiveData+0x378>)
 800699a:	193b      	adds	r3, r7, r4
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	0011      	movs	r1, r2
 80069a0:	0018      	movs	r0, r3
 80069a2:	f001 fbac 	bl	80080fe <json_getProperty>
 80069a6:	0003      	movs	r3, r0
 80069a8:	0018      	movs	r0, r3
 80069aa:	f7fe f86f 	bl	8004a8c <json_getInteger>
 80069ae:	0002      	movs	r2, r0
 80069b0:	000b      	movs	r3, r1
 80069b2:	0011      	movs	r1, r2
 80069b4:	4aab      	ldr	r2, [pc, #684]	@ (8006c64 <ReceiveData+0x38c>)
 80069b6:	238c      	movs	r3, #140	@ 0x8c
 80069b8:	005b      	lsls	r3, r3, #1
 80069ba:	50d1      	str	r1, [r2, r3]
						json_getProperty(parent, "lifeSteps"));
				game.dailyGoal = (unsigned int) json_getInteger(
 80069bc:	4aab      	ldr	r2, [pc, #684]	@ (8006c6c <ReceiveData+0x394>)
 80069be:	193b      	adds	r3, r7, r4
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	0011      	movs	r1, r2
 80069c4:	0018      	movs	r0, r3
 80069c6:	f001 fb9a 	bl	80080fe <json_getProperty>
 80069ca:	0003      	movs	r3, r0
 80069cc:	0018      	movs	r0, r3
 80069ce:	f7fe f85d 	bl	8004a8c <json_getInteger>
 80069d2:	0002      	movs	r2, r0
 80069d4:	000b      	movs	r3, r1
 80069d6:	0011      	movs	r1, r2
 80069d8:	4aa2      	ldr	r2, [pc, #648]	@ (8006c64 <ReceiveData+0x38c>)
 80069da:	2392      	movs	r3, #146	@ 0x92
 80069dc:	005b      	lsls	r3, r3, #1
 80069de:	50d1      	str	r1, [r2, r3]
						json_getProperty(parent, "difficulty"));
				game.evo = (unsigned int) json_getInteger(
 80069e0:	4aa3      	ldr	r2, [pc, #652]	@ (8006c70 <ReceiveData+0x398>)
 80069e2:	193b      	adds	r3, r7, r4
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	0011      	movs	r1, r2
 80069e8:	0018      	movs	r0, r3
 80069ea:	f001 fb88 	bl	80080fe <json_getProperty>
 80069ee:	0003      	movs	r3, r0
 80069f0:	0018      	movs	r0, r3
 80069f2:	f7fe f84b 	bl	8004a8c <json_getInteger>
 80069f6:	0002      	movs	r2, r0
 80069f8:	000b      	movs	r3, r1
 80069fa:	b2d2      	uxtb	r2, r2
 80069fc:	4b99      	ldr	r3, [pc, #612]	@ (8006c64 <ReceiveData+0x38c>)
 80069fe:	741a      	strb	r2, [r3, #16]
						json_getProperty(parent, "evolution"));
				game.mood = (unsigned int) json_getInteger(
 8006a00:	4a9c      	ldr	r2, [pc, #624]	@ (8006c74 <ReceiveData+0x39c>)
 8006a02:	193b      	adds	r3, r7, r4
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	0011      	movs	r1, r2
 8006a08:	0018      	movs	r0, r3
 8006a0a:	f001 fb78 	bl	80080fe <json_getProperty>
 8006a0e:	0003      	movs	r3, r0
 8006a10:	0018      	movs	r0, r3
 8006a12:	f7fe f83b 	bl	8004a8c <json_getInteger>
 8006a16:	0002      	movs	r2, r0
 8006a18:	000b      	movs	r3, r1
 8006a1a:	b2d2      	uxtb	r2, r2
 8006a1c:	4b91      	ldr	r3, [pc, #580]	@ (8006c64 <ReceiveData+0x38c>)
 8006a1e:	745a      	strb	r2, [r3, #17]
						json_getProperty(parent, "friendship"));
				game.stepsToday = (unsigned int) json_getInteger(
 8006a20:	4a95      	ldr	r2, [pc, #596]	@ (8006c78 <ReceiveData+0x3a0>)
 8006a22:	193b      	adds	r3, r7, r4
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	0011      	movs	r1, r2
 8006a28:	0018      	movs	r0, r3
 8006a2a:	f001 fb68 	bl	80080fe <json_getProperty>
 8006a2e:	0003      	movs	r3, r0
 8006a30:	0018      	movs	r0, r3
 8006a32:	f7fe f82b 	bl	8004a8c <json_getInteger>
 8006a36:	0002      	movs	r2, r0
 8006a38:	000b      	movs	r3, r1
 8006a3a:	0011      	movs	r1, r2
 8006a3c:	4a89      	ldr	r2, [pc, #548]	@ (8006c64 <ReceiveData+0x38c>)
 8006a3e:	2390      	movs	r3, #144	@ 0x90
 8006a40:	005b      	lsls	r3, r3, #1
 8006a42:	50d1      	str	r1, [r2, r3]
						json_getProperty(parent, "dailySteps"));
				game.weeklySteps = (unsigned int) json_getInteger(
 8006a44:	4a8d      	ldr	r2, [pc, #564]	@ (8006c7c <ReceiveData+0x3a4>)
 8006a46:	193b      	adds	r3, r7, r4
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	0011      	movs	r1, r2
 8006a4c:	0018      	movs	r0, r3
 8006a4e:	f001 fb56 	bl	80080fe <json_getProperty>
 8006a52:	0003      	movs	r3, r0
 8006a54:	0018      	movs	r0, r3
 8006a56:	f7fe f819 	bl	8004a8c <json_getInteger>
 8006a5a:	0002      	movs	r2, r0
 8006a5c:	000b      	movs	r3, r1
 8006a5e:	0011      	movs	r1, r2
 8006a60:	4a80      	ldr	r2, [pc, #512]	@ (8006c64 <ReceiveData+0x38c>)
 8006a62:	238e      	movs	r3, #142	@ 0x8e
 8006a64:	005b      	lsls	r3, r3, #1
 8006a66:	50d1      	str	r1, [r2, r3]
						json_getProperty(parent, "weeklySteps"));
				json_t const *location;
				json_t const *locations = json_getProperty(parent, "locations");
 8006a68:	4a85      	ldr	r2, [pc, #532]	@ (8006c80 <ReceiveData+0x3a8>)
 8006a6a:	193b      	adds	r3, r7, r4
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	0011      	movs	r1, r2
 8006a70:	0018      	movs	r0, r3
 8006a72:	f001 fb44 	bl	80080fe <json_getProperty>
 8006a76:	0003      	movs	r3, r0
 8006a78:	4a82      	ldr	r2, [pc, #520]	@ (8006c84 <ReceiveData+0x3ac>)
 8006a7a:	18b9      	adds	r1, r7, r2
 8006a7c:	600b      	str	r3, [r1, #0]
				for (location = json_getChild(locations); location; location =
 8006a7e:	18bb      	adds	r3, r7, r2
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	0018      	movs	r0, r3
 8006a84:	f7fd fff8 	bl	8004a78 <json_getChild>
 8006a88:	0003      	movs	r3, r0
 8006a8a:	22a0      	movs	r2, #160	@ 0xa0
 8006a8c:	0152      	lsls	r2, r2, #5
 8006a8e:	18ba      	adds	r2, r7, r2
 8006a90:	6013      	str	r3, [r2, #0]
 8006a92:	e07a      	b.n	8006b8a <ReceiveData+0x2b2>
						json_getSibling(location)) {
					tempLoc.lat = (float) json_getReal(
 8006a94:	4a7c      	ldr	r2, [pc, #496]	@ (8006c88 <ReceiveData+0x3b0>)
 8006a96:	25a0      	movs	r5, #160	@ 0xa0
 8006a98:	016d      	lsls	r5, r5, #5
 8006a9a:	197b      	adds	r3, r7, r5
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	0011      	movs	r1, r2
 8006aa0:	0018      	movs	r0, r3
 8006aa2:	f001 fb2c 	bl	80080fe <json_getProperty>
 8006aa6:	0003      	movs	r3, r0
 8006aa8:	0018      	movs	r0, r3
 8006aaa:	f7fe f801 	bl	8004ab0 <json_getReal>
 8006aae:	0002      	movs	r2, r0
 8006ab0:	000b      	movs	r3, r1
 8006ab2:	0010      	movs	r0, r2
 8006ab4:	0019      	movs	r1, r3
 8006ab6:	f7fc ff17 	bl	80038e8 <__aeabi_d2f>
 8006aba:	1c02      	adds	r2, r0, #0
 8006abc:	4c73      	ldr	r4, [pc, #460]	@ (8006c8c <ReceiveData+0x3b4>)
 8006abe:	193b      	adds	r3, r7, r4
 8006ac0:	601a      	str	r2, [r3, #0]
							json_getProperty(location, "lat"));
					tempLoc.lon = (float) json_getReal(
 8006ac2:	4a73      	ldr	r2, [pc, #460]	@ (8006c90 <ReceiveData+0x3b8>)
 8006ac4:	197b      	adds	r3, r7, r5
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	0011      	movs	r1, r2
 8006aca:	0018      	movs	r0, r3
 8006acc:	f001 fb17 	bl	80080fe <json_getProperty>
 8006ad0:	0003      	movs	r3, r0
 8006ad2:	0018      	movs	r0, r3
 8006ad4:	f7fd ffec 	bl	8004ab0 <json_getReal>
 8006ad8:	0002      	movs	r2, r0
 8006ada:	000b      	movs	r3, r1
 8006adc:	0010      	movs	r0, r2
 8006ade:	0019      	movs	r1, r3
 8006ae0:	f7fc ff02 	bl	80038e8 <__aeabi_d2f>
 8006ae4:	1c02      	adds	r2, r0, #0
 8006ae6:	193b      	adds	r3, r7, r4
 8006ae8:	605a      	str	r2, [r3, #4]
							json_getProperty(location, "lng"));
					if (fabs(tempLoc.lat) < .00001) {
 8006aea:	193b      	adds	r3, r7, r4
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	005b      	lsls	r3, r3, #1
 8006af0:	085b      	lsrs	r3, r3, #1
 8006af2:	1c18      	adds	r0, r3, #0
 8006af4:	f7fc feb0 	bl	8003858 <__aeabi_f2d>
 8006af8:	4a66      	ldr	r2, [pc, #408]	@ (8006c94 <ReceiveData+0x3bc>)
 8006afa:	4b67      	ldr	r3, [pc, #412]	@ (8006c98 <ReceiveData+0x3c0>)
 8006afc:	f7f9 fcb6 	bl	800046c <__aeabi_dcmplt>
 8006b00:	1e03      	subs	r3, r0, #0
 8006b02:	d027      	beq.n	8006b54 <ReceiveData+0x27c>

						tempLoc.lat = (float) json_getReal(
 8006b04:	4a65      	ldr	r2, [pc, #404]	@ (8006c9c <ReceiveData+0x3c4>)
 8006b06:	197b      	adds	r3, r7, r5
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	0011      	movs	r1, r2
 8006b0c:	0018      	movs	r0, r3
 8006b0e:	f001 faf6 	bl	80080fe <json_getProperty>
 8006b12:	0003      	movs	r3, r0
 8006b14:	0018      	movs	r0, r3
 8006b16:	f7fd ffcb 	bl	8004ab0 <json_getReal>
 8006b1a:	0002      	movs	r2, r0
 8006b1c:	000b      	movs	r3, r1
 8006b1e:	0010      	movs	r0, r2
 8006b20:	0019      	movs	r1, r3
 8006b22:	f7fc fee1 	bl	80038e8 <__aeabi_d2f>
 8006b26:	1c02      	adds	r2, r0, #0
 8006b28:	193b      	adds	r3, r7, r4
 8006b2a:	601a      	str	r2, [r3, #0]
								json_getProperty(location, "Lat"));
						tempLoc.lon = (float) json_getReal(
 8006b2c:	4a5c      	ldr	r2, [pc, #368]	@ (8006ca0 <ReceiveData+0x3c8>)
 8006b2e:	197b      	adds	r3, r7, r5
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	0011      	movs	r1, r2
 8006b34:	0018      	movs	r0, r3
 8006b36:	f001 fae2 	bl	80080fe <json_getProperty>
 8006b3a:	0003      	movs	r3, r0
 8006b3c:	0018      	movs	r0, r3
 8006b3e:	f7fd ffb7 	bl	8004ab0 <json_getReal>
 8006b42:	0002      	movs	r2, r0
 8006b44:	000b      	movs	r3, r1
 8006b46:	0010      	movs	r0, r2
 8006b48:	0019      	movs	r1, r3
 8006b4a:	f7fc fecd 	bl	80038e8 <__aeabi_d2f>
 8006b4e:	1c02      	adds	r2, r0, #0
 8006b50:	193b      	adds	r3, r7, r4
 8006b52:	605a      	str	r2, [r3, #4]
								json_getProperty(location, "Lng"));
					}
					game.positions[locI] = tempLoc;
 8006b54:	4a43      	ldr	r2, [pc, #268]	@ (8006c64 <ReceiveData+0x38c>)
 8006b56:	4c3f      	ldr	r4, [pc, #252]	@ (8006c54 <ReceiveData+0x37c>)
 8006b58:	193b      	adds	r3, r7, r4
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	3303      	adds	r3, #3
 8006b5e:	00db      	lsls	r3, r3, #3
 8006b60:	494a      	ldr	r1, [pc, #296]	@ (8006c8c <ReceiveData+0x3b4>)
 8006b62:	1879      	adds	r1, r7, r1
 8006b64:	18d3      	adds	r3, r2, r3
 8006b66:	000a      	movs	r2, r1
 8006b68:	ca03      	ldmia	r2!, {r0, r1}
 8006b6a:	c303      	stmia	r3!, {r0, r1}
					locI++;
 8006b6c:	193b      	adds	r3, r7, r4
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	3301      	adds	r3, #1
 8006b72:	193a      	adds	r2, r7, r4
 8006b74:	6013      	str	r3, [r2, #0]
						json_getSibling(location)) {
 8006b76:	24a0      	movs	r4, #160	@ 0xa0
 8006b78:	0164      	lsls	r4, r4, #5
 8006b7a:	193b      	adds	r3, r7, r4
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	0018      	movs	r0, r3
 8006b80:	f7fd ff70 	bl	8004a64 <json_getSibling>
 8006b84:	0003      	movs	r3, r0
 8006b86:	193a      	adds	r2, r7, r4
 8006b88:	6013      	str	r3, [r2, #0]
				for (location = json_getChild(locations); location; location =
 8006b8a:	23a0      	movs	r3, #160	@ 0xa0
 8006b8c:	015b      	lsls	r3, r3, #5
 8006b8e:	18fb      	adds	r3, r7, r3
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d000      	beq.n	8006b98 <ReceiveData+0x2c0>
 8006b96:	e77d      	b.n	8006a94 <ReceiveData+0x1bc>
				}
				game.numLocations = locI;
 8006b98:	4b2e      	ldr	r3, [pc, #184]	@ (8006c54 <ReceiveData+0x37c>)
 8006b9a:	18fb      	adds	r3, r7, r3
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	4b31      	ldr	r3, [pc, #196]	@ (8006c64 <ReceiveData+0x38c>)
 8006ba0:	615a      	str	r2, [r3, #20]
				for (locI = locI; locI < 32; locI++) {
 8006ba2:	e010      	b.n	8006bc6 <ReceiveData+0x2ee>
					memset(&game.positions[locI], 0,
 8006ba4:	4c2b      	ldr	r4, [pc, #172]	@ (8006c54 <ReceiveData+0x37c>)
 8006ba6:	193b      	adds	r3, r7, r4
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	3303      	adds	r3, #3
 8006bac:	00da      	lsls	r2, r3, #3
 8006bae:	4b2d      	ldr	r3, [pc, #180]	@ (8006c64 <ReceiveData+0x38c>)
 8006bb0:	18d3      	adds	r3, r2, r3
 8006bb2:	2208      	movs	r2, #8
 8006bb4:	2100      	movs	r1, #0
 8006bb6:	0018      	movs	r0, r3
 8006bb8:	f008 f84e 	bl	800ec58 <memset>
				for (locI = locI; locI < 32; locI++) {
 8006bbc:	193b      	adds	r3, r7, r4
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	3301      	adds	r3, #1
 8006bc2:	193a      	adds	r2, r7, r4
 8006bc4:	6013      	str	r3, [r2, #0]
 8006bc6:	4b23      	ldr	r3, [pc, #140]	@ (8006c54 <ReceiveData+0x37c>)
 8006bc8:	18fb      	adds	r3, r7, r3
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2b1f      	cmp	r3, #31
 8006bce:	dde9      	ble.n	8006ba4 <ReceiveData+0x2cc>
							sizeof(game.positions[locI]));
				}
				//SendData();
			}
			for (ii = 0; ii <= rI; ii++)
 8006bd0:	4b34      	ldr	r3, [pc, #208]	@ (8006ca4 <ReceiveData+0x3cc>)
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	801a      	strh	r2, [r3, #0]
 8006bd6:	e00d      	b.n	8006bf4 <ReceiveData+0x31c>
				syncBuffer[ii] = 0;
 8006bd8:	4b32      	ldr	r3, [pc, #200]	@ (8006ca4 <ReceiveData+0x3cc>)
 8006bda:	881b      	ldrh	r3, [r3, #0]
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	001a      	movs	r2, r3
 8006be0:	4b1a      	ldr	r3, [pc, #104]	@ (8006c4c <ReceiveData+0x374>)
 8006be2:	2100      	movs	r1, #0
 8006be4:	5499      	strb	r1, [r3, r2]
			for (ii = 0; ii <= rI; ii++)
 8006be6:	4b2f      	ldr	r3, [pc, #188]	@ (8006ca4 <ReceiveData+0x3cc>)
 8006be8:	881b      	ldrh	r3, [r3, #0]
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	3301      	adds	r3, #1
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	4b2c      	ldr	r3, [pc, #176]	@ (8006ca4 <ReceiveData+0x3cc>)
 8006bf2:	801a      	strh	r2, [r3, #0]
 8006bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8006ca4 <ReceiveData+0x3cc>)
 8006bf6:	881b      	ldrh	r3, [r3, #0]
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	001a      	movs	r2, r3
 8006bfc:	4912      	ldr	r1, [pc, #72]	@ (8006c48 <ReceiveData+0x370>)
 8006bfe:	187b      	adds	r3, r7, r1
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4293      	cmp	r3, r2
 8006c04:	dae8      	bge.n	8006bd8 <ReceiveData+0x300>
			rI = 0;
 8006c06:	2300      	movs	r3, #0
 8006c08:	187a      	adds	r2, r7, r1
 8006c0a:	6013      	str	r3, [r2, #0]
			break;
 8006c0c:	e014      	b.n	8006c38 <ReceiveData+0x360>
		} else {
			rI++;
 8006c0e:	4a0e      	ldr	r2, [pc, #56]	@ (8006c48 <ReceiveData+0x370>)
 8006c10:	18bb      	adds	r3, r7, r2
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	3301      	adds	r3, #1
 8006c16:	18ba      	adds	r2, r7, r2
 8006c18:	6013      	str	r3, [r2, #0]
	while (HAL_UART_Receive(&huart2, &(syncBuffer[rI]), 1, 1000) == HAL_OK) {
 8006c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8006c48 <ReceiveData+0x370>)
 8006c1c:	18fb      	adds	r3, r7, r3
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	4b0a      	ldr	r3, [pc, #40]	@ (8006c4c <ReceiveData+0x374>)
 8006c22:	18d1      	adds	r1, r2, r3
 8006c24:	23fa      	movs	r3, #250	@ 0xfa
 8006c26:	009b      	lsls	r3, r3, #2
 8006c28:	481f      	ldr	r0, [pc, #124]	@ (8006ca8 <ReceiveData+0x3d0>)
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f005 ffee 	bl	800cc0c <HAL_UART_Receive>
 8006c30:	1e03      	subs	r3, r0, #0
 8006c32:	d100      	bne.n	8006c36 <ReceiveData+0x35e>
 8006c34:	e659      	b.n	80068ea <ReceiveData+0x12>
		}
	}

}
 8006c36:	46c0      	nop			@ (mov r8, r8)
 8006c38:	46c0      	nop			@ (mov r8, r8)
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	4b1b      	ldr	r3, [pc, #108]	@ (8006cac <ReceiveData+0x3d4>)
 8006c3e:	449d      	add	sp, r3
 8006c40:	bdb0      	pop	{r4, r5, r7, pc}
 8006c42:	46c0      	nop			@ (mov r8, r8)
 8006c44:	ffffebf0 	.word	0xffffebf0
 8006c48:	0000140c 	.word	0x0000140c
 8006c4c:	200030e0 	.word	0x200030e0
 8006c50:	000013fc 	.word	0x000013fc
 8006c54:	00001408 	.word	0x00001408
 8006c58:	080114b8 	.word	0x080114b8
 8006c5c:	000013f8 	.word	0x000013f8
 8006c60:	00001404 	.word	0x00001404
 8006c64:	20002d28 	.word	0x20002d28
 8006c68:	080114bc 	.word	0x080114bc
 8006c6c:	080114c8 	.word	0x080114c8
 8006c70:	080114d4 	.word	0x080114d4
 8006c74:	080114e0 	.word	0x080114e0
 8006c78:	080114ec 	.word	0x080114ec
 8006c7c:	080114f8 	.word	0x080114f8
 8006c80:	08011504 	.word	0x08011504
 8006c84:	000013f4 	.word	0x000013f4
 8006c88:	08011510 	.word	0x08011510
 8006c8c:	000013ec 	.word	0x000013ec
 8006c90:	08011514 	.word	0x08011514
 8006c94:	88e368f1 	.word	0x88e368f1
 8006c98:	3ee4f8b5 	.word	0x3ee4f8b5
 8006c9c:	08011518 	.word	0x08011518
 8006ca0:	0801151c 	.word	0x0801151c
 8006ca4:	20002e7c 	.word	0x20002e7c
 8006ca8:	20003ed0 	.word	0x20003ed0
 8006cac:	00001410 	.word	0x00001410

08006cb0 <CheckExp>:
int CheckExp(int threshold, int comparer) {
 8006cb0:	b590      	push	{r4, r7, lr}
 8006cb2:	b085      	sub	sp, #20
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	6039      	str	r1, [r7, #0]
	int value = (int) ((float) comparer
 8006cba:	6838      	ldr	r0, [r7, #0]
 8006cbc:	f7fa fd96 	bl	80017ec <__aeabi_i2f>
 8006cc0:	1c04      	adds	r4, r0, #0
			* (1.0f + ((float) game.numLocations) / expDivisor));
 8006cc2:	4b1c      	ldr	r3, [pc, #112]	@ (8006d34 <CheckExp+0x84>)
 8006cc4:	695b      	ldr	r3, [r3, #20]
 8006cc6:	0018      	movs	r0, r3
 8006cc8:	f7fa fde0 	bl	800188c <__aeabi_ui2f>
 8006ccc:	1c03      	adds	r3, r0, #0
 8006cce:	2281      	movs	r2, #129	@ 0x81
 8006cd0:	05d2      	lsls	r2, r2, #23
 8006cd2:	1c11      	adds	r1, r2, #0
 8006cd4:	1c18      	adds	r0, r3, #0
 8006cd6:	f7f9 ffdd 	bl	8000c94 <__aeabi_fdiv>
 8006cda:	1c03      	adds	r3, r0, #0
 8006cdc:	21fe      	movs	r1, #254	@ 0xfe
 8006cde:	0589      	lsls	r1, r1, #22
 8006ce0:	1c18      	adds	r0, r3, #0
 8006ce2:	f7f9 fde5 	bl	80008b0 <__aeabi_fadd>
 8006ce6:	1c03      	adds	r3, r0, #0
 8006ce8:	1c19      	adds	r1, r3, #0
 8006cea:	1c20      	adds	r0, r4, #0
 8006cec:	f7fa f9a0 	bl	8001030 <__aeabi_fmul>
 8006cf0:	1c03      	adds	r3, r0, #0
	int value = (int) ((float) comparer
 8006cf2:	1c18      	adds	r0, r3, #0
 8006cf4:	f7fa fd5a 	bl	80017ac <__aeabi_f2iz>
 8006cf8:	0003      	movs	r3, r0
 8006cfa:	60fb      	str	r3, [r7, #12]
	if (value < (threshold / 4))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	da00      	bge.n	8006d04 <CheckExp+0x54>
 8006d02:	3303      	adds	r3, #3
 8006d04:	109b      	asrs	r3, r3, #2
 8006d06:	001a      	movs	r2, r3
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	da02      	bge.n	8006d14 <CheckExp+0x64>
		return -1;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	425b      	negs	r3, r3
 8006d12:	e00b      	b.n	8006d2c <CheckExp+0x7c>
	if (value < threshold)
 8006d14:	68fa      	ldr	r2, [r7, #12]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	da01      	bge.n	8006d20 <CheckExp+0x70>
		return 0;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	e005      	b.n	8006d2c <CheckExp+0x7c>
	if (value >= threshold)
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	db01      	blt.n	8006d2c <CheckExp+0x7c>
		return 1;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	e7ff      	b.n	8006d2c <CheckExp+0x7c>
}
 8006d2c:	0018      	movs	r0, r3
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	b005      	add	sp, #20
 8006d32:	bd90      	pop	{r4, r7, pc}
 8006d34:	20002d28 	.word	0x20002d28

08006d38 <GetLatLon>:
void GetLatLon() {
 8006d38:	b5b0      	push	{r4, r5, r7, lr}
 8006d3a:	b08c      	sub	sp, #48	@ 0x30
 8006d3c:	af00      	add	r7, sp, #0
	int gpsI = 0;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
	struct latLon pos;
	struct latLon tempPos;
	double checkW;
	double checkH;
	int posCheckI = 0;
 8006d42:	2300      	movs	r3, #0
 8006d44:	62bb      	str	r3, [r7, #40]	@ 0x28
	double gpsThreshold = 0.00383;
 8006d46:	4a78      	ldr	r2, [pc, #480]	@ (8006f28 <GetLatLon+0x1f0>)
 8006d48:	4b78      	ldr	r3, [pc, #480]	@ (8006f2c <GetLatLon+0x1f4>)
 8006d4a:	623a      	str	r2, [r7, #32]
 8006d4c:	627b      	str	r3, [r7, #36]	@ 0x24
	//HAL_UART_Recieve();
	while (HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000) == HAL_OK || 1) {
 8006d4e:	e0d3      	b.n	8006ef8 <GetLatLon+0x1c0>
		if (buffer[gpsI] == '$') {
			for (ii = 0; ii <= 127; ii++)
 8006d50:	4b77      	ldr	r3, [pc, #476]	@ (8006f30 <GetLatLon+0x1f8>)
 8006d52:	2200      	movs	r2, #0
 8006d54:	801a      	strh	r2, [r3, #0]
 8006d56:	e00d      	b.n	8006d74 <GetLatLon+0x3c>
				buffer[ii] = 0;
 8006d58:	4b75      	ldr	r3, [pc, #468]	@ (8006f30 <GetLatLon+0x1f8>)
 8006d5a:	881b      	ldrh	r3, [r3, #0]
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	001a      	movs	r2, r3
 8006d60:	4b74      	ldr	r3, [pc, #464]	@ (8006f34 <GetLatLon+0x1fc>)
 8006d62:	2100      	movs	r1, #0
 8006d64:	5499      	strb	r1, [r3, r2]
			for (ii = 0; ii <= 127; ii++)
 8006d66:	4b72      	ldr	r3, [pc, #456]	@ (8006f30 <GetLatLon+0x1f8>)
 8006d68:	881b      	ldrh	r3, [r3, #0]
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	3301      	adds	r3, #1
 8006d6e:	b29a      	uxth	r2, r3
 8006d70:	4b6f      	ldr	r3, [pc, #444]	@ (8006f30 <GetLatLon+0x1f8>)
 8006d72:	801a      	strh	r2, [r3, #0]
 8006d74:	4b6e      	ldr	r3, [pc, #440]	@ (8006f30 <GetLatLon+0x1f8>)
 8006d76:	881b      	ldrh	r3, [r3, #0]
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d7c:	d9ec      	bls.n	8006d58 <GetLatLon+0x20>
			buffer[0] = '$';
 8006d7e:	4b6d      	ldr	r3, [pc, #436]	@ (8006f34 <GetLatLon+0x1fc>)
 8006d80:	2224      	movs	r2, #36	@ 0x24
 8006d82:	701a      	strb	r2, [r3, #0]
			gpsI = 0;
 8006d84:	2300      	movs	r3, #0
 8006d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}	  //HAL_UART_Transmit(&huart2, buffer[i], 1, 1000);
		if (buffer[gpsI] == '\n') {
 8006d88:	4a6a      	ldr	r2, [pc, #424]	@ (8006f34 <GetLatLon+0x1fc>)
 8006d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d8c:	18d3      	adds	r3, r2, r3
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	2b0a      	cmp	r3, #10
 8006d92:	d000      	beq.n	8006d96 <GetLatLon+0x5e>
 8006d94:	e0ad      	b.n	8006ef2 <GetLatLon+0x1ba>
			 else return;
			 }

			 break;
			 }*/
			if (minmea_parse_gga(&ggaStruct, &(buffer))) {
 8006d96:	4a67      	ldr	r2, [pc, #412]	@ (8006f34 <GetLatLon+0x1fc>)
 8006d98:	4b67      	ldr	r3, [pc, #412]	@ (8006f38 <GetLatLon+0x200>)
 8006d9a:	0011      	movs	r1, r2
 8006d9c:	0018      	movs	r0, r3
 8006d9e:	f000 fdd1 	bl	8007944 <minmea_parse_gga>
 8006da2:	1e03      	subs	r3, r0, #0
 8006da4:	d100      	bne.n	8006da8 <GetLatLon+0x70>
 8006da6:	e08d      	b.n	8006ec4 <GetLatLon+0x18c>
				pos.lat = minmea_tocoord(&ggaStruct.latitude);
 8006da8:	4b64      	ldr	r3, [pc, #400]	@ (8006f3c <GetLatLon+0x204>)
 8006daa:	0018      	movs	r0, r3
 8006dac:	f7fd fe16 	bl	80049dc <minmea_tocoord>
 8006db0:	1c02      	adds	r2, r0, #0
 8006db2:	2408      	movs	r4, #8
 8006db4:	193b      	adds	r3, r7, r4
 8006db6:	601a      	str	r2, [r3, #0]
				pos.lon = minmea_tocoord(&ggaStruct.longitude);
 8006db8:	4b61      	ldr	r3, [pc, #388]	@ (8006f40 <GetLatLon+0x208>)
 8006dba:	0018      	movs	r0, r3
 8006dbc:	f7fd fe0e 	bl	80049dc <minmea_tocoord>
 8006dc0:	1c02      	adds	r2, r0, #0
 8006dc2:	193b      	adds	r3, r7, r4
 8006dc4:	605a      	str	r2, [r3, #4]
				game.time = ggaStruct.time;
 8006dc6:	4b5f      	ldr	r3, [pc, #380]	@ (8006f44 <GetLatLon+0x20c>)
 8006dc8:	4a5b      	ldr	r2, [pc, #364]	@ (8006f38 <GetLatLon+0x200>)
 8006dca:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006dcc:	c313      	stmia	r3!, {r0, r1, r4}
 8006dce:	6812      	ldr	r2, [r2, #0]
 8006dd0:	601a      	str	r2, [r3, #0]
				frameGot = 1;
 8006dd2:	4b5d      	ldr	r3, [pc, #372]	@ (8006f48 <GetLatLon+0x210>)
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	701a      	strb	r2, [r3, #0]
				posCheckI = 0;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	62bb      	str	r3, [r7, #40]	@ 0x28
				for (posCheckI = 0; posCheckI < game.numLocations;
 8006ddc:	2300      	movs	r3, #0
 8006dde:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006de0:	e053      	b.n	8006e8a <GetLatLon+0x152>
						posCheckI++) {
					tempPos = game.positions[posCheckI];
 8006de2:	003a      	movs	r2, r7
 8006de4:	4957      	ldr	r1, [pc, #348]	@ (8006f44 <GetLatLon+0x20c>)
 8006de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de8:	3303      	adds	r3, #3
 8006dea:	00db      	lsls	r3, r3, #3
 8006dec:	18cb      	adds	r3, r1, r3
 8006dee:	cb03      	ldmia	r3!, {r0, r1}
 8006df0:	c203      	stmia	r2!, {r0, r1}
						checkW = fabs(tempPos.lat - pos.lat);
 8006df2:	003b      	movs	r3, r7
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	2408      	movs	r4, #8
 8006df8:	193b      	adds	r3, r7, r4
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	1c19      	adds	r1, r3, #0
 8006dfe:	1c10      	adds	r0, r2, #0
 8006e00:	f7fa fa70 	bl	80012e4 <__aeabi_fsub>
 8006e04:	1c03      	adds	r3, r0, #0
 8006e06:	005b      	lsls	r3, r3, #1
 8006e08:	085b      	lsrs	r3, r3, #1
 8006e0a:	1c18      	adds	r0, r3, #0
 8006e0c:	f7fc fd24 	bl	8003858 <__aeabi_f2d>
 8006e10:	0002      	movs	r2, r0
 8006e12:	000b      	movs	r3, r1
 8006e14:	61ba      	str	r2, [r7, #24]
 8006e16:	61fb      	str	r3, [r7, #28]
						checkH = fabs(tempPos.lon - pos.lon);
 8006e18:	003b      	movs	r3, r7
 8006e1a:	685a      	ldr	r2, [r3, #4]
 8006e1c:	193b      	adds	r3, r7, r4
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	1c19      	adds	r1, r3, #0
 8006e22:	1c10      	adds	r0, r2, #0
 8006e24:	f7fa fa5e 	bl	80012e4 <__aeabi_fsub>
 8006e28:	1c03      	adds	r3, r0, #0
 8006e2a:	005b      	lsls	r3, r3, #1
 8006e2c:	085b      	lsrs	r3, r3, #1
 8006e2e:	1c18      	adds	r0, r3, #0
 8006e30:	f7fc fd12 	bl	8003858 <__aeabi_f2d>
 8006e34:	0002      	movs	r2, r0
 8006e36:	000b      	movs	r3, r1
 8006e38:	613a      	str	r2, [r7, #16]
 8006e3a:	617b      	str	r3, [r7, #20]
						if ((double)sqrt((checkW * checkW) + (checkH * checkH))
 8006e3c:	69ba      	ldr	r2, [r7, #24]
 8006e3e:	69fb      	ldr	r3, [r7, #28]
 8006e40:	69b8      	ldr	r0, [r7, #24]
 8006e42:	69f9      	ldr	r1, [r7, #28]
 8006e44:	f7fb fd68 	bl	8002918 <__aeabi_dmul>
 8006e48:	0002      	movs	r2, r0
 8006e4a:	000b      	movs	r3, r1
 8006e4c:	0014      	movs	r4, r2
 8006e4e:	001d      	movs	r5, r3
 8006e50:	693a      	ldr	r2, [r7, #16]
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	6938      	ldr	r0, [r7, #16]
 8006e56:	6979      	ldr	r1, [r7, #20]
 8006e58:	f7fb fd5e 	bl	8002918 <__aeabi_dmul>
 8006e5c:	0002      	movs	r2, r0
 8006e5e:	000b      	movs	r3, r1
 8006e60:	0020      	movs	r0, r4
 8006e62:	0029      	movs	r1, r5
 8006e64:	f7fa fd58 	bl	8001918 <__aeabi_dadd>
 8006e68:	0002      	movs	r2, r0
 8006e6a:	000b      	movs	r3, r1
 8006e6c:	0010      	movs	r0, r2
 8006e6e:	0019      	movs	r1, r3
 8006e70:	f00a f815 	bl	8010e9e <sqrt>
 8006e74:	0002      	movs	r2, r0
 8006e76:	000b      	movs	r3, r1
 8006e78:	6a38      	ldr	r0, [r7, #32]
 8006e7a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006e7c:	f7f9 fb0a 	bl	8000494 <__aeabi_dcmpgt>
 8006e80:	1e03      	subs	r3, r0, #0
 8006e82:	d14a      	bne.n	8006f1a <GetLatLon+0x1e2>
						posCheckI++) {
 8006e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e86:	3301      	adds	r3, #1
 8006e88:	62bb      	str	r3, [r7, #40]	@ 0x28
				for (posCheckI = 0; posCheckI < game.numLocations;
 8006e8a:	4b2e      	ldr	r3, [pc, #184]	@ (8006f44 <GetLatLon+0x20c>)
 8006e8c:	695a      	ldr	r2, [r3, #20]
 8006e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d8a6      	bhi.n	8006de2 <GetLatLon+0xaa>
								< gpsThreshold)
							return;

					}
game.positions[game.numLocations] = pos;
 8006e94:	4b2b      	ldr	r3, [pc, #172]	@ (8006f44 <GetLatLon+0x20c>)
 8006e96:	695b      	ldr	r3, [r3, #20]
 8006e98:	4a2a      	ldr	r2, [pc, #168]	@ (8006f44 <GetLatLon+0x20c>)
 8006e9a:	3303      	adds	r3, #3
 8006e9c:	00db      	lsls	r3, r3, #3
 8006e9e:	2108      	movs	r1, #8
 8006ea0:	1879      	adds	r1, r7, r1
 8006ea2:	18d3      	adds	r3, r2, r3
 8006ea4:	000a      	movs	r2, r1
 8006ea6:	ca03      	ldmia	r2!, {r0, r1}
 8006ea8:	c303      	stmia	r3!, {r0, r1}
				game.numLocations++;
 8006eaa:	4b26      	ldr	r3, [pc, #152]	@ (8006f44 <GetLatLon+0x20c>)
 8006eac:	695b      	ldr	r3, [r3, #20]
 8006eae:	1c5a      	adds	r2, r3, #1
 8006eb0:	4b24      	ldr	r3, [pc, #144]	@ (8006f44 <GetLatLon+0x20c>)
 8006eb2:	615a      	str	r2, [r3, #20]
				if (game.numLocations > 31)
 8006eb4:	4b23      	ldr	r3, [pc, #140]	@ (8006f44 <GetLatLon+0x20c>)
 8006eb6:	695b      	ldr	r3, [r3, #20]
 8006eb8:	2b1f      	cmp	r3, #31
 8006eba:	d930      	bls.n	8006f1e <GetLatLon+0x1e6>
					game.numLocations = 0;
 8006ebc:	4b21      	ldr	r3, [pc, #132]	@ (8006f44 <GetLatLon+0x20c>)
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	615a      	str	r2, [r3, #20]
				break;
 8006ec2:	e02c      	b.n	8006f1e <GetLatLon+0x1e6>
				}
				for (ii = 0; ii <= 127; ii++)
 8006ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8006f30 <GetLatLon+0x1f8>)
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	801a      	strh	r2, [r3, #0]
 8006eca:	e00d      	b.n	8006ee8 <GetLatLon+0x1b0>
				buffer[ii] = 0;
 8006ecc:	4b18      	ldr	r3, [pc, #96]	@ (8006f30 <GetLatLon+0x1f8>)
 8006ece:	881b      	ldrh	r3, [r3, #0]
 8006ed0:	b29b      	uxth	r3, r3
 8006ed2:	001a      	movs	r2, r3
 8006ed4:	4b17      	ldr	r3, [pc, #92]	@ (8006f34 <GetLatLon+0x1fc>)
 8006ed6:	2100      	movs	r1, #0
 8006ed8:	5499      	strb	r1, [r3, r2]
				for (ii = 0; ii <= 127; ii++)
 8006eda:	4b15      	ldr	r3, [pc, #84]	@ (8006f30 <GetLatLon+0x1f8>)
 8006edc:	881b      	ldrh	r3, [r3, #0]
 8006ede:	b29b      	uxth	r3, r3
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	b29a      	uxth	r2, r3
 8006ee4:	4b12      	ldr	r3, [pc, #72]	@ (8006f30 <GetLatLon+0x1f8>)
 8006ee6:	801a      	strh	r2, [r3, #0]
 8006ee8:	4b11      	ldr	r3, [pc, #68]	@ (8006f30 <GetLatLon+0x1f8>)
 8006eea:	881b      	ldrh	r3, [r3, #0]
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ef0:	d9ec      	bls.n	8006ecc <GetLatLon+0x194>
			}

			gpsI++;
 8006ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while (HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000) == HAL_OK || 1) {
 8006ef8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006efa:	4b0e      	ldr	r3, [pc, #56]	@ (8006f34 <GetLatLon+0x1fc>)
 8006efc:	18d1      	adds	r1, r2, r3
 8006efe:	23fa      	movs	r3, #250	@ 0xfa
 8006f00:	009b      	lsls	r3, r3, #2
 8006f02:	4812      	ldr	r0, [pc, #72]	@ (8006f4c <GetLatLon+0x214>)
 8006f04:	2201      	movs	r2, #1
 8006f06:	f005 fe81 	bl	800cc0c <HAL_UART_Receive>
		if (buffer[gpsI] == '$') {
 8006f0a:	4a0a      	ldr	r2, [pc, #40]	@ (8006f34 <GetLatLon+0x1fc>)
 8006f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f0e:	18d3      	adds	r3, r2, r3
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	2b24      	cmp	r3, #36	@ 0x24
 8006f14:	d000      	beq.n	8006f18 <GetLatLon+0x1e0>
 8006f16:	e737      	b.n	8006d88 <GetLatLon+0x50>
 8006f18:	e71a      	b.n	8006d50 <GetLatLon+0x18>
							return;
 8006f1a:	46c0      	nop			@ (mov r8, r8)
 8006f1c:	e000      	b.n	8006f20 <GetLatLon+0x1e8>
				break;
 8006f1e:	46c0      	nop			@ (mov r8, r8)
		}


	}
 8006f20:	46bd      	mov	sp, r7
 8006f22:	b00c      	add	sp, #48	@ 0x30
 8006f24:	bdb0      	pop	{r4, r5, r7, pc}
 8006f26:	46c0      	nop			@ (mov r8, r8)
 8006f28:	97cc3a00 	.word	0x97cc3a00
 8006f2c:	3f6f6017 	.word	0x3f6f6017
 8006f30:	20002e7c 	.word	0x20002e7c
 8006f34:	20002ed0 	.word	0x20002ed0
 8006f38:	20002e80 	.word	0x20002e80
 8006f3c:	20002e90 	.word	0x20002e90
 8006f40:	20002e98 	.word	0x20002e98
 8006f44:	20002d28 	.word	0x20002d28
 8006f48:	20002ece 	.word	0x20002ece
 8006f4c:	20003e3c 	.word	0x20003e3c

08006f50 <Emote>:

void Emote() {
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af04      	add	r7, sp, #16
	switch (game.evo) {
 8006f56:	4b57      	ldr	r3, [pc, #348]	@ (80070b4 <Emote+0x164>)
 8006f58:	7c1b      	ldrb	r3, [r3, #16]
 8006f5a:	2b02      	cmp	r3, #2
 8006f5c:	d041      	beq.n	8006fe2 <Emote+0x92>
 8006f5e:	dd00      	ble.n	8006f62 <Emote+0x12>
 8006f60:	e069      	b.n	8007036 <Emote+0xe6>
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d002      	beq.n	8006f6c <Emote+0x1c>
 8006f66:	2b01      	cmp	r3, #1
 8006f68:	d016      	beq.n	8006f98 <Emote+0x48>
 8006f6a:	e064      	b.n	8007036 <Emote+0xe6>
	case 0:
		if (game.time.seconds % 3 == 0) {
 8006f6c:	4b51      	ldr	r3, [pc, #324]	@ (80070b4 <Emote+0x164>)
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	2103      	movs	r1, #3
 8006f72:	0018      	movs	r0, r3
 8006f74:	f7f9 fa5e 	bl	8000434 <__aeabi_idivmod>
 8006f78:	1e0b      	subs	r3, r1, #0
 8006f7a:	d157      	bne.n	800702c <Emote+0xdc>
			game.time.seconds++;
 8006f7c:	4b4d      	ldr	r3, [pc, #308]	@ (80070b4 <Emote+0x164>)
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	1c5a      	adds	r2, r3, #1
 8006f82:	4b4c      	ldr	r3, [pc, #304]	@ (80070b4 <Emote+0x164>)
 8006f84:	609a      	str	r2, [r3, #8]
			effect = EggNoise;
 8006f86:	4b4c      	ldr	r3, [pc, #304]	@ (80070b8 <Emote+0x168>)
 8006f88:	2201      	movs	r2, #1
 8006f8a:	701a      	strb	r2, [r3, #0]
			PlayEffect(effect);
 8006f8c:	4b4a      	ldr	r3, [pc, #296]	@ (80070b8 <Emote+0x168>)
 8006f8e:	781b      	ldrb	r3, [r3, #0]
 8006f90:	0018      	movs	r0, r3
 8006f92:	f7fe fd45 	bl	8005a20 <PlayEffect>
		}
		break;
 8006f96:	e049      	b.n	800702c <Emote+0xdc>
	case 1:
		if (game.time.seconds % 3 == 0) {
 8006f98:	4b46      	ldr	r3, [pc, #280]	@ (80070b4 <Emote+0x164>)
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	2103      	movs	r1, #3
 8006f9e:	0018      	movs	r0, r3
 8006fa0:	f7f9 fa48 	bl	8000434 <__aeabi_idivmod>
 8006fa4:	1e0b      	subs	r3, r1, #0
 8006fa6:	d143      	bne.n	8007030 <Emote+0xe0>
			game.time.seconds++;
 8006fa8:	4b42      	ldr	r3, [pc, #264]	@ (80070b4 <Emote+0x164>)
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	1c5a      	adds	r2, r3, #1
 8006fae:	4b41      	ldr	r3, [pc, #260]	@ (80070b4 <Emote+0x164>)
 8006fb0:	609a      	str	r2, [r3, #8]
			if (game.mood > sadMood) {
 8006fb2:	4b40      	ldr	r3, [pc, #256]	@ (80070b4 <Emote+0x164>)
 8006fb4:	7c5b      	ldrb	r3, [r3, #17]
 8006fb6:	001a      	movs	r2, r3
 8006fb8:	2300      	movs	r3, #0
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	dd08      	ble.n	8006fd0 <Emote+0x80>
				effect = YoungNoiseHappy;
 8006fbe:	4b3e      	ldr	r3, [pc, #248]	@ (80070b8 <Emote+0x168>)
 8006fc0:	2202      	movs	r2, #2
 8006fc2:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 8006fc4:	4b3c      	ldr	r3, [pc, #240]	@ (80070b8 <Emote+0x168>)
 8006fc6:	781b      	ldrb	r3, [r3, #0]
 8006fc8:	0018      	movs	r0, r3
 8006fca:	f7fe fd29 	bl	8005a20 <PlayEffect>
				effect = YoungNoiseSad;
				PlayEffect(effect);

			}
		}
		break;
 8006fce:	e02f      	b.n	8007030 <Emote+0xe0>
				effect = YoungNoiseSad;
 8006fd0:	4b39      	ldr	r3, [pc, #228]	@ (80070b8 <Emote+0x168>)
 8006fd2:	2203      	movs	r2, #3
 8006fd4:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 8006fd6:	4b38      	ldr	r3, [pc, #224]	@ (80070b8 <Emote+0x168>)
 8006fd8:	781b      	ldrb	r3, [r3, #0]
 8006fda:	0018      	movs	r0, r3
 8006fdc:	f7fe fd20 	bl	8005a20 <PlayEffect>
		break;
 8006fe0:	e026      	b.n	8007030 <Emote+0xe0>
	case 2:
		if (game.time.seconds % 3 == 0) {
 8006fe2:	4b34      	ldr	r3, [pc, #208]	@ (80070b4 <Emote+0x164>)
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	2103      	movs	r1, #3
 8006fe8:	0018      	movs	r0, r3
 8006fea:	f7f9 fa23 	bl	8000434 <__aeabi_idivmod>
 8006fee:	1e0b      	subs	r3, r1, #0
 8006ff0:	d120      	bne.n	8007034 <Emote+0xe4>
			game.time.seconds++;
 8006ff2:	4b30      	ldr	r3, [pc, #192]	@ (80070b4 <Emote+0x164>)
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	1c5a      	adds	r2, r3, #1
 8006ff8:	4b2e      	ldr	r3, [pc, #184]	@ (80070b4 <Emote+0x164>)
 8006ffa:	609a      	str	r2, [r3, #8]
			if (game.mood > sadMood) {
 8006ffc:	4b2d      	ldr	r3, [pc, #180]	@ (80070b4 <Emote+0x164>)
 8006ffe:	7c5b      	ldrb	r3, [r3, #17]
 8007000:	001a      	movs	r2, r3
 8007002:	2300      	movs	r3, #0
 8007004:	429a      	cmp	r2, r3
 8007006:	dd08      	ble.n	800701a <Emote+0xca>
				effect = AdultNoiseHappy;
 8007008:	4b2b      	ldr	r3, [pc, #172]	@ (80070b8 <Emote+0x168>)
 800700a:	2204      	movs	r2, #4
 800700c:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 800700e:	4b2a      	ldr	r3, [pc, #168]	@ (80070b8 <Emote+0x168>)
 8007010:	781b      	ldrb	r3, [r3, #0]
 8007012:	0018      	movs	r0, r3
 8007014:	f7fe fd04 	bl	8005a20 <PlayEffect>
				effect = AdultNoiseSad;
				PlayEffect(effect);

			}
		}
		break;
 8007018:	e00c      	b.n	8007034 <Emote+0xe4>
				effect = AdultNoiseSad;
 800701a:	4b27      	ldr	r3, [pc, #156]	@ (80070b8 <Emote+0x168>)
 800701c:	2205      	movs	r2, #5
 800701e:	701a      	strb	r2, [r3, #0]
				PlayEffect(effect);
 8007020:	4b25      	ldr	r3, [pc, #148]	@ (80070b8 <Emote+0x168>)
 8007022:	781b      	ldrb	r3, [r3, #0]
 8007024:	0018      	movs	r0, r3
 8007026:	f7fe fcfb 	bl	8005a20 <PlayEffect>
		break;
 800702a:	e003      	b.n	8007034 <Emote+0xe4>
		break;
 800702c:	46c0      	nop			@ (mov r8, r8)
 800702e:	e002      	b.n	8007036 <Emote+0xe6>
		break;
 8007030:	46c0      	nop			@ (mov r8, r8)
 8007032:	e000      	b.n	8007036 <Emote+0xe6>
		break;
 8007034:	46c0      	nop			@ (mov r8, r8)
	}
	if (game.mood <= sadMood) {
 8007036:	4b1f      	ldr	r3, [pc, #124]	@ (80070b4 <Emote+0x164>)
 8007038:	7c5b      	ldrb	r3, [r3, #17]
 800703a:	001a      	movs	r2, r3
 800703c:	2300      	movs	r3, #0
 800703e:	429a      	cmp	r2, r3
 8007040:	dc0d      	bgt.n	800705e <Emote+0x10e>
		drawString(0, 140, "Emotional State :(", WHITE, BLACK, 1, 1);
 8007042:	2301      	movs	r3, #1
 8007044:	425b      	negs	r3, r3
 8007046:	4a1d      	ldr	r2, [pc, #116]	@ (80070bc <Emote+0x16c>)
 8007048:	2101      	movs	r1, #1
 800704a:	9102      	str	r1, [sp, #8]
 800704c:	2101      	movs	r1, #1
 800704e:	9101      	str	r1, [sp, #4]
 8007050:	2100      	movs	r1, #0
 8007052:	9100      	str	r1, [sp, #0]
 8007054:	218c      	movs	r1, #140	@ 0x8c
 8007056:	2000      	movs	r0, #0
 8007058:	f7fc ff97 	bl	8003f8a <drawString>
	} else if (game.mood <= mehMood) {
		drawString(0, 140, "Emotional State :/", WHITE, BLACK, 1, 1);
	} else if (game.mood >= happyMood) {
		drawString(0, 140, "Emotional State :)", WHITE, BLACK, 1, 1);
	}
}
 800705c:	e026      	b.n	80070ac <Emote+0x15c>
	} else if (game.mood <= mehMood) {
 800705e:	4b15      	ldr	r3, [pc, #84]	@ (80070b4 <Emote+0x164>)
 8007060:	7c5b      	ldrb	r3, [r3, #17]
 8007062:	001a      	movs	r2, r3
 8007064:	2301      	movs	r3, #1
 8007066:	429a      	cmp	r2, r3
 8007068:	dc0d      	bgt.n	8007086 <Emote+0x136>
		drawString(0, 140, "Emotional State :/", WHITE, BLACK, 1, 1);
 800706a:	2301      	movs	r3, #1
 800706c:	425b      	negs	r3, r3
 800706e:	4a14      	ldr	r2, [pc, #80]	@ (80070c0 <Emote+0x170>)
 8007070:	2101      	movs	r1, #1
 8007072:	9102      	str	r1, [sp, #8]
 8007074:	2101      	movs	r1, #1
 8007076:	9101      	str	r1, [sp, #4]
 8007078:	2100      	movs	r1, #0
 800707a:	9100      	str	r1, [sp, #0]
 800707c:	218c      	movs	r1, #140	@ 0x8c
 800707e:	2000      	movs	r0, #0
 8007080:	f7fc ff83 	bl	8003f8a <drawString>
}
 8007084:	e012      	b.n	80070ac <Emote+0x15c>
	} else if (game.mood >= happyMood) {
 8007086:	4b0b      	ldr	r3, [pc, #44]	@ (80070b4 <Emote+0x164>)
 8007088:	7c5b      	ldrb	r3, [r3, #17]
 800708a:	001a      	movs	r2, r3
 800708c:	2302      	movs	r3, #2
 800708e:	429a      	cmp	r2, r3
 8007090:	db0c      	blt.n	80070ac <Emote+0x15c>
		drawString(0, 140, "Emotional State :)", WHITE, BLACK, 1, 1);
 8007092:	2301      	movs	r3, #1
 8007094:	425b      	negs	r3, r3
 8007096:	4a0b      	ldr	r2, [pc, #44]	@ (80070c4 <Emote+0x174>)
 8007098:	2101      	movs	r1, #1
 800709a:	9102      	str	r1, [sp, #8]
 800709c:	2101      	movs	r1, #1
 800709e:	9101      	str	r1, [sp, #4]
 80070a0:	2100      	movs	r1, #0
 80070a2:	9100      	str	r1, [sp, #0]
 80070a4:	218c      	movs	r1, #140	@ 0x8c
 80070a6:	2000      	movs	r0, #0
 80070a8:	f7fc ff6f 	bl	8003f8a <drawString>
}
 80070ac:	46c0      	nop			@ (mov r8, r8)
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}
 80070b2:	46c0      	nop			@ (mov r8, r8)
 80070b4:	20002d28 	.word	0x20002d28
 80070b8:	20002c8c 	.word	0x20002c8c
 80070bc:	08011520 	.word	0x08011520
 80070c0:	08011534 	.word	0x08011534
 80070c4:	08011548 	.word	0x08011548

080070c8 <GetJustLatLon>:
struct latLon GetJustLatLon() {
 80070c8:	b590      	push	{r4, r7, lr}
 80070ca:	b089      	sub	sp, #36	@ 0x24
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
	int gpsI = 0;
 80070d0:	2300      	movs	r3, #0
 80070d2:	61fb      	str	r3, [r7, #28]
	struct latLon pos;
	struct latLon tempPos;
	double checkW;
	double checkH;
	int posCheckI = 0;
 80070d4:	2300      	movs	r3, #0
 80070d6:	61bb      	str	r3, [r7, #24]
	//HAL_UART_Recieve();
	while (HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000) == HAL_OK || 1) {
 80070d8:	e057      	b.n	800718a <GetJustLatLon+0xc2>
		if (buffer[gpsI] == '$') {
			for (ii = 0; ii <= 127; ii++)
 80070da:	4b36      	ldr	r3, [pc, #216]	@ (80071b4 <GetJustLatLon+0xec>)
 80070dc:	2200      	movs	r2, #0
 80070de:	801a      	strh	r2, [r3, #0]
 80070e0:	e00d      	b.n	80070fe <GetJustLatLon+0x36>
				buffer[ii] = 0;
 80070e2:	4b34      	ldr	r3, [pc, #208]	@ (80071b4 <GetJustLatLon+0xec>)
 80070e4:	881b      	ldrh	r3, [r3, #0]
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	001a      	movs	r2, r3
 80070ea:	4b33      	ldr	r3, [pc, #204]	@ (80071b8 <GetJustLatLon+0xf0>)
 80070ec:	2100      	movs	r1, #0
 80070ee:	5499      	strb	r1, [r3, r2]
			for (ii = 0; ii <= 127; ii++)
 80070f0:	4b30      	ldr	r3, [pc, #192]	@ (80071b4 <GetJustLatLon+0xec>)
 80070f2:	881b      	ldrh	r3, [r3, #0]
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	3301      	adds	r3, #1
 80070f8:	b29a      	uxth	r2, r3
 80070fa:	4b2e      	ldr	r3, [pc, #184]	@ (80071b4 <GetJustLatLon+0xec>)
 80070fc:	801a      	strh	r2, [r3, #0]
 80070fe:	4b2d      	ldr	r3, [pc, #180]	@ (80071b4 <GetJustLatLon+0xec>)
 8007100:	881b      	ldrh	r3, [r3, #0]
 8007102:	b29b      	uxth	r3, r3
 8007104:	2b7f      	cmp	r3, #127	@ 0x7f
 8007106:	d9ec      	bls.n	80070e2 <GetJustLatLon+0x1a>
			buffer[0] = '$';
 8007108:	4b2b      	ldr	r3, [pc, #172]	@ (80071b8 <GetJustLatLon+0xf0>)
 800710a:	2224      	movs	r2, #36	@ 0x24
 800710c:	701a      	strb	r2, [r3, #0]
			gpsI = 0;
 800710e:	2300      	movs	r3, #0
 8007110:	61fb      	str	r3, [r7, #28]
		}	  //HAL_UART_Transmit(&huart2, buffer[i], 1, 1000);
		if (buffer[gpsI] == '\n') {
 8007112:	4a29      	ldr	r2, [pc, #164]	@ (80071b8 <GetJustLatLon+0xf0>)
 8007114:	69fb      	ldr	r3, [r7, #28]
 8007116:	18d3      	adds	r3, r2, r3
 8007118:	781b      	ldrb	r3, [r3, #0]
 800711a:	2b0a      	cmp	r3, #10
 800711c:	d132      	bne.n	8007184 <GetJustLatLon+0xbc>
			 else return;
			 }

			 break;
			 }*/
			if (minmea_parse_gga(&ggaStruct, &(buffer))) {
 800711e:	4a26      	ldr	r2, [pc, #152]	@ (80071b8 <GetJustLatLon+0xf0>)
 8007120:	4b26      	ldr	r3, [pc, #152]	@ (80071bc <GetJustLatLon+0xf4>)
 8007122:	0011      	movs	r1, r2
 8007124:	0018      	movs	r0, r3
 8007126:	f000 fc0d 	bl	8007944 <minmea_parse_gga>
 800712a:	1e03      	subs	r3, r0, #0
 800712c:	d013      	beq.n	8007156 <GetJustLatLon+0x8e>
				pos.lat = minmea_tocoord(&ggaStruct.latitude);
 800712e:	4b24      	ldr	r3, [pc, #144]	@ (80071c0 <GetJustLatLon+0xf8>)
 8007130:	0018      	movs	r0, r3
 8007132:	f7fd fc53 	bl	80049dc <minmea_tocoord>
 8007136:	1c02      	adds	r2, r0, #0
 8007138:	2410      	movs	r4, #16
 800713a:	193b      	adds	r3, r7, r4
 800713c:	601a      	str	r2, [r3, #0]
				pos.lon = minmea_tocoord(&ggaStruct.longitude);
 800713e:	4b21      	ldr	r3, [pc, #132]	@ (80071c4 <GetJustLatLon+0xfc>)
 8007140:	0018      	movs	r0, r3
 8007142:	f7fd fc4b 	bl	80049dc <minmea_tocoord>
 8007146:	1c02      	adds	r2, r0, #0
 8007148:	193b      	adds	r3, r7, r4
 800714a:	605a      	str	r2, [r3, #4]
				return pos;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	193a      	adds	r2, r7, r4
 8007150:	ca03      	ldmia	r2!, {r0, r1}
 8007152:	c303      	stmia	r3!, {r0, r1}
 8007154:	e029      	b.n	80071aa <GetJustLatLon+0xe2>
				break;
			}

			for (ii = 0; ii <= 127; ii++)
 8007156:	4b17      	ldr	r3, [pc, #92]	@ (80071b4 <GetJustLatLon+0xec>)
 8007158:	2200      	movs	r2, #0
 800715a:	801a      	strh	r2, [r3, #0]
 800715c:	e00d      	b.n	800717a <GetJustLatLon+0xb2>
				buffer[ii] = 0;
 800715e:	4b15      	ldr	r3, [pc, #84]	@ (80071b4 <GetJustLatLon+0xec>)
 8007160:	881b      	ldrh	r3, [r3, #0]
 8007162:	b29b      	uxth	r3, r3
 8007164:	001a      	movs	r2, r3
 8007166:	4b14      	ldr	r3, [pc, #80]	@ (80071b8 <GetJustLatLon+0xf0>)
 8007168:	2100      	movs	r1, #0
 800716a:	5499      	strb	r1, [r3, r2]
			for (ii = 0; ii <= 127; ii++)
 800716c:	4b11      	ldr	r3, [pc, #68]	@ (80071b4 <GetJustLatLon+0xec>)
 800716e:	881b      	ldrh	r3, [r3, #0]
 8007170:	b29b      	uxth	r3, r3
 8007172:	3301      	adds	r3, #1
 8007174:	b29a      	uxth	r2, r3
 8007176:	4b0f      	ldr	r3, [pc, #60]	@ (80071b4 <GetJustLatLon+0xec>)
 8007178:	801a      	strh	r2, [r3, #0]
 800717a:	4b0e      	ldr	r3, [pc, #56]	@ (80071b4 <GetJustLatLon+0xec>)
 800717c:	881b      	ldrh	r3, [r3, #0]
 800717e:	b29b      	uxth	r3, r3
 8007180:	2b7f      	cmp	r3, #127	@ 0x7f
 8007182:	d9ec      	bls.n	800715e <GetJustLatLon+0x96>
		}
		gpsI++;
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	3301      	adds	r3, #1
 8007188:	61fb      	str	r3, [r7, #28]
	while (HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000) == HAL_OK || 1) {
 800718a:	69fa      	ldr	r2, [r7, #28]
 800718c:	4b0a      	ldr	r3, [pc, #40]	@ (80071b8 <GetJustLatLon+0xf0>)
 800718e:	18d1      	adds	r1, r2, r3
 8007190:	23fa      	movs	r3, #250	@ 0xfa
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	480c      	ldr	r0, [pc, #48]	@ (80071c8 <GetJustLatLon+0x100>)
 8007196:	2201      	movs	r2, #1
 8007198:	f005 fd38 	bl	800cc0c <HAL_UART_Receive>
		if (buffer[gpsI] == '$') {
 800719c:	4a06      	ldr	r2, [pc, #24]	@ (80071b8 <GetJustLatLon+0xf0>)
 800719e:	69fb      	ldr	r3, [r7, #28]
 80071a0:	18d3      	adds	r3, r2, r3
 80071a2:	781b      	ldrb	r3, [r3, #0]
 80071a4:	2b24      	cmp	r3, #36	@ 0x24
 80071a6:	d1b4      	bne.n	8007112 <GetJustLatLon+0x4a>
 80071a8:	e797      	b.n	80070da <GetJustLatLon+0x12>
				return pos;
 80071aa:	46c0      	nop			@ (mov r8, r8)

	}

}
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	46bd      	mov	sp, r7
 80071b0:	b009      	add	sp, #36	@ 0x24
 80071b2:	bd90      	pop	{r4, r7, pc}
 80071b4:	20002e7c 	.word	0x20002e7c
 80071b8:	20002ed0 	.word	0x20002ed0
 80071bc:	20002e80 	.word	0x20002e80
 80071c0:	20002e90 	.word	0x20002e90
 80071c4:	20002e98 	.word	0x20002e98
 80071c8:	20003e3c 	.word	0x20003e3c

080071cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80071d0:	b672      	cpsid	i
}
 80071d2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80071d4:	46c0      	nop			@ (mov r8, r8)
 80071d6:	e7fd      	b.n	80071d4 <Error_Handler+0x8>

080071d8 <minmea_isfield>:
        return false;

    return true;
}

static inline bool minmea_isfield(char c) {
 80071d8:	b580      	push	{r7, lr}
 80071da:	b082      	sub	sp, #8
 80071dc:	af00      	add	r7, sp, #0
 80071de:	0002      	movs	r2, r0
 80071e0:	1dfb      	adds	r3, r7, #7
 80071e2:	701a      	strb	r2, [r3, #0]
    return isprint((unsigned char) c) && c != ',' && c != '*';
 80071e4:	1dfb      	adds	r3, r7, #7
 80071e6:	781b      	ldrb	r3, [r3, #0]
 80071e8:	1c5a      	adds	r2, r3, #1
 80071ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007220 <minmea_isfield+0x48>)
 80071ec:	18d3      	adds	r3, r2, r3
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	001a      	movs	r2, r3
 80071f2:	2397      	movs	r3, #151	@ 0x97
 80071f4:	4013      	ands	r3, r2
 80071f6:	d009      	beq.n	800720c <minmea_isfield+0x34>
 80071f8:	1dfb      	adds	r3, r7, #7
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	2b2c      	cmp	r3, #44	@ 0x2c
 80071fe:	d005      	beq.n	800720c <minmea_isfield+0x34>
 8007200:	1dfb      	adds	r3, r7, #7
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	2b2a      	cmp	r3, #42	@ 0x2a
 8007206:	d001      	beq.n	800720c <minmea_isfield+0x34>
 8007208:	2301      	movs	r3, #1
 800720a:	e000      	b.n	800720e <minmea_isfield+0x36>
 800720c:	2300      	movs	r3, #0
 800720e:	1c1a      	adds	r2, r3, #0
 8007210:	2301      	movs	r3, #1
 8007212:	4013      	ands	r3, r2
 8007214:	b2db      	uxtb	r3, r3
}
 8007216:	0018      	movs	r0, r3
 8007218:	46bd      	mov	sp, r7
 800721a:	b002      	add	sp, #8
 800721c:	bd80      	pop	{r7, pc}
 800721e:	46c0      	nop			@ (mov r8, r8)
 8007220:	08012058 	.word	0x08012058

08007224 <minmea_scan>:

bool minmea_scan(const char *sentence, const char *format, ...)
{
 8007224:	b40e      	push	{r1, r2, r3}
 8007226:	b5b0      	push	{r4, r5, r7, lr}
 8007228:	b0a7      	sub	sp, #156	@ 0x9c
 800722a:	af00      	add	r7, sp, #0
 800722c:	6078      	str	r0, [r7, #4]
    bool result = false;
 800722e:	2397      	movs	r3, #151	@ 0x97
 8007230:	18fb      	adds	r3, r7, r3
 8007232:	2200      	movs	r2, #0
 8007234:	701a      	strb	r2, [r3, #0]
    bool optional = false;
 8007236:	2396      	movs	r3, #150	@ 0x96
 8007238:	18fb      	adds	r3, r7, r3
 800723a:	2200      	movs	r2, #0
 800723c:	701a      	strb	r2, [r3, #0]
    va_list ap;
    va_start(ap, format);
 800723e:	23a8      	movs	r3, #168	@ 0xa8
 8007240:	2208      	movs	r2, #8
 8007242:	189b      	adds	r3, r3, r2
 8007244:	19db      	adds	r3, r3, r7
 8007246:	62fb      	str	r3, [r7, #44]	@ 0x2c

    const char *field = sentence;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2290      	movs	r2, #144	@ 0x90
 800724c:	18ba      	adds	r2, r7, r2
 800724e:	6013      	str	r3, [r2, #0]
        } else { \
            field = NULL; \
        } \
    } while (0)

    while (*format) {
 8007250:	e345      	b.n	80078de <minmea_scan+0x6ba>
        char type = *format++;
 8007252:	21a4      	movs	r1, #164	@ 0xa4
 8007254:	2008      	movs	r0, #8
 8007256:	180b      	adds	r3, r1, r0
 8007258:	19db      	adds	r3, r3, r7
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	1c5a      	adds	r2, r3, #1
 800725e:	1809      	adds	r1, r1, r0
 8007260:	19c9      	adds	r1, r1, r7
 8007262:	600a      	str	r2, [r1, #0]
 8007264:	2143      	movs	r1, #67	@ 0x43
 8007266:	187a      	adds	r2, r7, r1
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	7013      	strb	r3, [r2, #0]

        if (type == ';') {
 800726c:	187b      	adds	r3, r7, r1
 800726e:	781b      	ldrb	r3, [r3, #0]
 8007270:	2b3b      	cmp	r3, #59	@ 0x3b
 8007272:	d104      	bne.n	800727e <minmea_scan+0x5a>
            // All further fields are optional.
            optional = true;
 8007274:	2396      	movs	r3, #150	@ 0x96
 8007276:	18fb      	adds	r3, r7, r3
 8007278:	2201      	movs	r2, #1
 800727a:	701a      	strb	r2, [r3, #0]
            continue;
 800727c:	e32f      	b.n	80078de <minmea_scan+0x6ba>
        }

        if (!field && !optional) {
 800727e:	2390      	movs	r3, #144	@ 0x90
 8007280:	18fb      	adds	r3, r7, r3
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d108      	bne.n	800729a <minmea_scan+0x76>
 8007288:	2396      	movs	r3, #150	@ 0x96
 800728a:	18fb      	adds	r3, r7, r3
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	2201      	movs	r2, #1
 8007290:	4053      	eors	r3, r2
 8007292:	b2db      	uxtb	r3, r3
 8007294:	2b00      	cmp	r3, #0
 8007296:	d000      	beq.n	800729a <minmea_scan+0x76>
 8007298:	e32f      	b.n	80078fa <minmea_scan+0x6d6>
            // Field requested but we ran out if input. Bail out.
            goto parse_error;
        }

        switch (type) {
 800729a:	2343      	movs	r3, #67	@ 0x43
 800729c:	18fb      	adds	r3, r7, r3
 800729e:	781b      	ldrb	r3, [r3, #0]
 80072a0:	3b44      	subs	r3, #68	@ 0x44
 80072a2:	2b30      	cmp	r3, #48	@ 0x30
 80072a4:	d900      	bls.n	80072a8 <minmea_scan+0x84>
 80072a6:	e32a      	b.n	80078fe <minmea_scan+0x6da>
 80072a8:	009a      	lsls	r2, r3, #2
 80072aa:	4bbd      	ldr	r3, [pc, #756]	@ (80075a0 <minmea_scan+0x37c>)
 80072ac:	18d3      	adds	r3, r2, r3
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	469f      	mov	pc, r3
            case 'c': { // Single character field (char).
                char value = '\0';
 80072b2:	258f      	movs	r5, #143	@ 0x8f
 80072b4:	197b      	adds	r3, r7, r5
 80072b6:	2200      	movs	r2, #0
 80072b8:	701a      	strb	r2, [r3, #0]

                if (field && minmea_isfield(*field))
 80072ba:	2490      	movs	r4, #144	@ 0x90
 80072bc:	193b      	adds	r3, r7, r4
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d00c      	beq.n	80072de <minmea_scan+0xba>
 80072c4:	193b      	adds	r3, r7, r4
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	781b      	ldrb	r3, [r3, #0]
 80072ca:	0018      	movs	r0, r3
 80072cc:	f7ff ff84 	bl	80071d8 <minmea_isfield>
 80072d0:	1e03      	subs	r3, r0, #0
 80072d2:	d004      	beq.n	80072de <minmea_scan+0xba>
                    value = *field;
 80072d4:	197b      	adds	r3, r7, r5
 80072d6:	193a      	adds	r2, r7, r4
 80072d8:	6812      	ldr	r2, [r2, #0]
 80072da:	7812      	ldrb	r2, [r2, #0]
 80072dc:	701a      	strb	r2, [r3, #0]

                *va_arg(ap, char *) = value;
 80072de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072e0:	1d1a      	adds	r2, r3, #4
 80072e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	228f      	movs	r2, #143	@ 0x8f
 80072e8:	18ba      	adds	r2, r7, r2
 80072ea:	7812      	ldrb	r2, [r2, #0]
 80072ec:	701a      	strb	r2, [r3, #0]
            } break;
 80072ee:	e2db      	b.n	80078a8 <minmea_scan+0x684>

            case 'd': { // Single character direction field (int).
                int value = 0;
 80072f0:	2300      	movs	r3, #0
 80072f2:	2288      	movs	r2, #136	@ 0x88
 80072f4:	18ba      	adds	r2, r7, r2
 80072f6:	6013      	str	r3, [r2, #0]

                if (field && minmea_isfield(*field)) {
 80072f8:	2490      	movs	r4, #144	@ 0x90
 80072fa:	193b      	adds	r3, r7, r4
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d022      	beq.n	8007348 <minmea_scan+0x124>
 8007302:	193b      	adds	r3, r7, r4
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	781b      	ldrb	r3, [r3, #0]
 8007308:	0018      	movs	r0, r3
 800730a:	f7ff ff65 	bl	80071d8 <minmea_isfield>
 800730e:	1e03      	subs	r3, r0, #0
 8007310:	d01a      	beq.n	8007348 <minmea_scan+0x124>
                    switch (*field) {
 8007312:	193b      	adds	r3, r7, r4
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	2b57      	cmp	r3, #87	@ 0x57
 800731a:	d00f      	beq.n	800733c <minmea_scan+0x118>
 800731c:	dd00      	ble.n	8007320 <minmea_scan+0xfc>
 800731e:	e2f0      	b.n	8007902 <minmea_scan+0x6de>
 8007320:	2b53      	cmp	r3, #83	@ 0x53
 8007322:	d00b      	beq.n	800733c <minmea_scan+0x118>
 8007324:	dd00      	ble.n	8007328 <minmea_scan+0x104>
 8007326:	e2ec      	b.n	8007902 <minmea_scan+0x6de>
 8007328:	2b45      	cmp	r3, #69	@ 0x45
 800732a:	d002      	beq.n	8007332 <minmea_scan+0x10e>
 800732c:	2b4e      	cmp	r3, #78	@ 0x4e
 800732e:	d000      	beq.n	8007332 <minmea_scan+0x10e>
 8007330:	e2e7      	b.n	8007902 <minmea_scan+0x6de>
                        case 'N':
                        case 'E':
                            value = 1;
 8007332:	2301      	movs	r3, #1
 8007334:	2288      	movs	r2, #136	@ 0x88
 8007336:	18ba      	adds	r2, r7, r2
 8007338:	6013      	str	r3, [r2, #0]
                            break;
 800733a:	e005      	b.n	8007348 <minmea_scan+0x124>
                        case 'S':
                        case 'W':
                            value = -1;
 800733c:	2301      	movs	r3, #1
 800733e:	425b      	negs	r3, r3
 8007340:	2288      	movs	r2, #136	@ 0x88
 8007342:	18ba      	adds	r2, r7, r2
 8007344:	6013      	str	r3, [r2, #0]
                            break;
 8007346:	46c0      	nop			@ (mov r8, r8)
                        default:
                            goto parse_error;
                    }
                }

                *va_arg(ap, int *) = value;
 8007348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800734a:	1d1a      	adds	r2, r3, #4
 800734c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2288      	movs	r2, #136	@ 0x88
 8007352:	18ba      	adds	r2, r7, r2
 8007354:	6812      	ldr	r2, [r2, #0]
 8007356:	601a      	str	r2, [r3, #0]
            } break;
 8007358:	e2a6      	b.n	80078a8 <minmea_scan+0x684>

            case 'f': { // Fractional value with scale (struct minmea_float).
                int sign = 0;
 800735a:	2300      	movs	r3, #0
 800735c:	2284      	movs	r2, #132	@ 0x84
 800735e:	18ba      	adds	r2, r7, r2
 8007360:	6013      	str	r3, [r2, #0]
                int_least32_t value = -1;
 8007362:	2301      	movs	r3, #1
 8007364:	425b      	negs	r3, r3
 8007366:	2280      	movs	r2, #128	@ 0x80
 8007368:	18ba      	adds	r2, r7, r2
 800736a:	6013      	str	r3, [r2, #0]
                int_least32_t scale = 0;
 800736c:	2300      	movs	r3, #0
 800736e:	67fb      	str	r3, [r7, #124]	@ 0x7c

                if (field) {
 8007370:	2390      	movs	r3, #144	@ 0x90
 8007372:	18fb      	adds	r3, r7, r3
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d100      	bne.n	800737c <minmea_scan+0x158>
 800737a:	e088      	b.n	800748e <minmea_scan+0x26a>
                    while (minmea_isfield(*field)) {
 800737c:	e07d      	b.n	800747a <minmea_scan+0x256>
                        if (*field == '+' && !sign && value == -1) {
 800737e:	2390      	movs	r3, #144	@ 0x90
 8007380:	18fb      	adds	r3, r7, r3
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	2b2b      	cmp	r3, #43	@ 0x2b
 8007388:	d10d      	bne.n	80073a6 <minmea_scan+0x182>
 800738a:	2284      	movs	r2, #132	@ 0x84
 800738c:	18bb      	adds	r3, r7, r2
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d108      	bne.n	80073a6 <minmea_scan+0x182>
 8007394:	2380      	movs	r3, #128	@ 0x80
 8007396:	18fb      	adds	r3, r7, r3
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	3301      	adds	r3, #1
 800739c:	d103      	bne.n	80073a6 <minmea_scan+0x182>
                            sign = 1;
 800739e:	2301      	movs	r3, #1
 80073a0:	18ba      	adds	r2, r7, r2
 80073a2:	6013      	str	r3, [r2, #0]
 80073a4:	e063      	b.n	800746e <minmea_scan+0x24a>
                        } else if (*field == '-' && !sign && value == -1) {
 80073a6:	2390      	movs	r3, #144	@ 0x90
 80073a8:	18fb      	adds	r3, r7, r3
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	781b      	ldrb	r3, [r3, #0]
 80073ae:	2b2d      	cmp	r3, #45	@ 0x2d
 80073b0:	d10e      	bne.n	80073d0 <minmea_scan+0x1ac>
 80073b2:	2284      	movs	r2, #132	@ 0x84
 80073b4:	18bb      	adds	r3, r7, r2
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d109      	bne.n	80073d0 <minmea_scan+0x1ac>
 80073bc:	2380      	movs	r3, #128	@ 0x80
 80073be:	18fb      	adds	r3, r7, r3
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	3301      	adds	r3, #1
 80073c4:	d104      	bne.n	80073d0 <minmea_scan+0x1ac>
                            sign = -1;
 80073c6:	2301      	movs	r3, #1
 80073c8:	425b      	negs	r3, r3
 80073ca:	18ba      	adds	r2, r7, r2
 80073cc:	6013      	str	r3, [r2, #0]
 80073ce:	e04e      	b.n	800746e <minmea_scan+0x24a>
                        } else if (isdigit((unsigned char) *field)) {
 80073d0:	2190      	movs	r1, #144	@ 0x90
 80073d2:	187b      	adds	r3, r7, r1
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	781b      	ldrb	r3, [r3, #0]
 80073d8:	1c5a      	adds	r2, r3, #1
 80073da:	4b72      	ldr	r3, [pc, #456]	@ (80075a4 <minmea_scan+0x380>)
 80073dc:	18d3      	adds	r3, r2, r3
 80073de:	781b      	ldrb	r3, [r3, #0]
 80073e0:	001a      	movs	r2, r3
 80073e2:	2304      	movs	r3, #4
 80073e4:	4013      	ands	r3, r2
 80073e6:	d035      	beq.n	8007454 <minmea_scan+0x230>
                            int digit = *field - '0';
 80073e8:	187b      	adds	r3, r7, r1
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	781b      	ldrb	r3, [r3, #0]
 80073ee:	3b30      	subs	r3, #48	@ 0x30
 80073f0:	63bb      	str	r3, [r7, #56]	@ 0x38
                            if (value == -1)
 80073f2:	2280      	movs	r2, #128	@ 0x80
 80073f4:	18bb      	adds	r3, r7, r2
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	3301      	adds	r3, #1
 80073fa:	d102      	bne.n	8007402 <minmea_scan+0x1de>
                                value = 0;
 80073fc:	2300      	movs	r3, #0
 80073fe:	18ba      	adds	r2, r7, r2
 8007400:	6013      	str	r3, [r2, #0]
                            if (value > (INT_LEAST32_MAX-digit) / 10) {
 8007402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007404:	4a68      	ldr	r2, [pc, #416]	@ (80075a8 <minmea_scan+0x384>)
 8007406:	1ad3      	subs	r3, r2, r3
 8007408:	210a      	movs	r1, #10
 800740a:	0018      	movs	r0, r3
 800740c:	f7f8 ff2c 	bl	8000268 <__divsi3>
 8007410:	0003      	movs	r3, r0
 8007412:	001a      	movs	r2, r3
 8007414:	2380      	movs	r3, #128	@ 0x80
 8007416:	18fb      	adds	r3, r7, r3
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4293      	cmp	r3, r2
 800741c:	dd04      	ble.n	8007428 <minmea_scan+0x204>
                                /* we ran out of bits, what do we do? */
                                if (scale) {
 800741e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007420:	2b00      	cmp	r3, #0
 8007422:	d100      	bne.n	8007426 <minmea_scan+0x202>
 8007424:	e26f      	b.n	8007906 <minmea_scan+0x6e2>
                                    /* truncate extra precision */
                                    break;
 8007426:	e032      	b.n	800748e <minmea_scan+0x26a>
                                } else {
                                    /* integer overflow. bail out. */
                                    goto parse_error;
                                }
                            }
                            value = (10 * value) + digit;
 8007428:	2180      	movs	r1, #128	@ 0x80
 800742a:	187b      	adds	r3, r7, r1
 800742c:	681a      	ldr	r2, [r3, #0]
 800742e:	0013      	movs	r3, r2
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	189b      	adds	r3, r3, r2
 8007434:	005b      	lsls	r3, r3, #1
 8007436:	001a      	movs	r2, r3
 8007438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800743a:	189b      	adds	r3, r3, r2
 800743c:	187a      	adds	r2, r7, r1
 800743e:	6013      	str	r3, [r2, #0]
                            if (scale)
 8007440:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007442:	2b00      	cmp	r3, #0
 8007444:	d013      	beq.n	800746e <minmea_scan+0x24a>
                                scale *= 10;
 8007446:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007448:	0013      	movs	r3, r2
 800744a:	009b      	lsls	r3, r3, #2
 800744c:	189b      	adds	r3, r3, r2
 800744e:	005b      	lsls	r3, r3, #1
 8007450:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007452:	e00c      	b.n	800746e <minmea_scan+0x24a>
                        } else if (*field == '.' && scale == 0) {
 8007454:	2390      	movs	r3, #144	@ 0x90
 8007456:	18fb      	adds	r3, r7, r3
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	2b2e      	cmp	r3, #46	@ 0x2e
 800745e:	d000      	beq.n	8007462 <minmea_scan+0x23e>
 8007460:	e253      	b.n	800790a <minmea_scan+0x6e6>
 8007462:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007464:	2b00      	cmp	r3, #0
 8007466:	d000      	beq.n	800746a <minmea_scan+0x246>
 8007468:	e24f      	b.n	800790a <minmea_scan+0x6e6>
                            scale = 1;
 800746a:	2301      	movs	r3, #1
 800746c:	67fb      	str	r3, [r7, #124]	@ 0x7c
                        } else {
                            goto parse_error;
                        }
                        field++;
 800746e:	2290      	movs	r2, #144	@ 0x90
 8007470:	18bb      	adds	r3, r7, r2
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	3301      	adds	r3, #1
 8007476:	18ba      	adds	r2, r7, r2
 8007478:	6013      	str	r3, [r2, #0]
                    while (minmea_isfield(*field)) {
 800747a:	2390      	movs	r3, #144	@ 0x90
 800747c:	18fb      	adds	r3, r7, r3
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	0018      	movs	r0, r3
 8007484:	f7ff fea8 	bl	80071d8 <minmea_isfield>
 8007488:	1e03      	subs	r3, r0, #0
 800748a:	d000      	beq.n	800748e <minmea_scan+0x26a>
 800748c:	e777      	b.n	800737e <minmea_scan+0x15a>
                    }
                }

                if ((sign || scale) && value == -1)
 800748e:	2384      	movs	r3, #132	@ 0x84
 8007490:	18fb      	adds	r3, r7, r3
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d102      	bne.n	800749e <minmea_scan+0x27a>
 8007498:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800749a:	2b00      	cmp	r3, #0
 800749c:	d005      	beq.n	80074aa <minmea_scan+0x286>
 800749e:	2380      	movs	r3, #128	@ 0x80
 80074a0:	18fb      	adds	r3, r7, r3
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	3301      	adds	r3, #1
 80074a6:	d100      	bne.n	80074aa <minmea_scan+0x286>
 80074a8:	e231      	b.n	800790e <minmea_scan+0x6ea>
                    goto parse_error;

                if (value == -1) {
 80074aa:	2280      	movs	r2, #128	@ 0x80
 80074ac:	18bb      	adds	r3, r7, r2
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	3301      	adds	r3, #1
 80074b2:	d105      	bne.n	80074c0 <minmea_scan+0x29c>
                    /* No digits were scanned. */
                    value = 0;
 80074b4:	2300      	movs	r3, #0
 80074b6:	18ba      	adds	r2, r7, r2
 80074b8:	6013      	str	r3, [r2, #0]
                    scale = 0;
 80074ba:	2300      	movs	r3, #0
 80074bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80074be:	e004      	b.n	80074ca <minmea_scan+0x2a6>
                } else if (scale == 0) {
 80074c0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d101      	bne.n	80074ca <minmea_scan+0x2a6>
                    /* No decimal point. */
                    scale = 1;
 80074c6:	2301      	movs	r3, #1
 80074c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
                }
                if (sign)
 80074ca:	2284      	movs	r2, #132	@ 0x84
 80074cc:	18bb      	adds	r3, r7, r2
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d007      	beq.n	80074e4 <minmea_scan+0x2c0>
                    value *= sign;
 80074d4:	2180      	movs	r1, #128	@ 0x80
 80074d6:	187b      	adds	r3, r7, r1
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	18ba      	adds	r2, r7, r2
 80074dc:	6812      	ldr	r2, [r2, #0]
 80074de:	4353      	muls	r3, r2
 80074e0:	187a      	adds	r2, r7, r1
 80074e2:	6013      	str	r3, [r2, #0]

                *va_arg(ap, struct minmea_float *) = (struct minmea_float) {value, scale};
 80074e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074e6:	1d1a      	adds	r2, r3, #4
 80074e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	2280      	movs	r2, #128	@ 0x80
 80074ee:	18ba      	adds	r2, r7, r2
 80074f0:	6812      	ldr	r2, [r2, #0]
 80074f2:	601a      	str	r2, [r3, #0]
 80074f4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80074f6:	605a      	str	r2, [r3, #4]
            } break;
 80074f8:	e1d6      	b.n	80078a8 <minmea_scan+0x684>

            case 'i': { // Integer value, default 0 (int).
                int value = 0;
 80074fa:	2300      	movs	r3, #0
 80074fc:	67bb      	str	r3, [r7, #120]	@ 0x78

                if (field) {
 80074fe:	2290      	movs	r2, #144	@ 0x90
 8007500:	18bb      	adds	r3, r7, r2
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d011      	beq.n	800752c <minmea_scan+0x308>
                    char *endptr;
                    value = strtol(field, &endptr, 10);
 8007508:	2320      	movs	r3, #32
 800750a:	18f9      	adds	r1, r7, r3
 800750c:	18bb      	adds	r3, r7, r2
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	220a      	movs	r2, #10
 8007512:	0018      	movs	r0, r3
 8007514:	f007 f9b2 	bl	800e87c <strtol>
 8007518:	0003      	movs	r3, r0
 800751a:	67bb      	str	r3, [r7, #120]	@ 0x78
                    if (minmea_isfield(*endptr))
 800751c:	6a3b      	ldr	r3, [r7, #32]
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	0018      	movs	r0, r3
 8007522:	f7ff fe59 	bl	80071d8 <minmea_isfield>
 8007526:	1e03      	subs	r3, r0, #0
 8007528:	d000      	beq.n	800752c <minmea_scan+0x308>
 800752a:	e1f2      	b.n	8007912 <minmea_scan+0x6ee>
                        goto parse_error;
                }

                *va_arg(ap, int *) = value;
 800752c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800752e:	1d1a      	adds	r2, r3, #4
 8007530:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8007536:	601a      	str	r2, [r3, #0]
            } break;
 8007538:	e1b6      	b.n	80078a8 <minmea_scan+0x684>

            case 's': { // String value (char *).
                char *buf = va_arg(ap, char *);
 800753a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800753c:	1d1a      	adds	r2, r3, #4
 800753e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	677b      	str	r3, [r7, #116]	@ 0x74

                if (field) {
 8007544:	2390      	movs	r3, #144	@ 0x90
 8007546:	18fb      	adds	r3, r7, r3
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d014      	beq.n	8007578 <minmea_scan+0x354>
                    while (minmea_isfield(*field))
 800754e:	e00a      	b.n	8007566 <minmea_scan+0x342>
                        *buf++ = *field++;
 8007550:	2190      	movs	r1, #144	@ 0x90
 8007552:	187b      	adds	r3, r7, r1
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	1c53      	adds	r3, r2, #1
 8007558:	1879      	adds	r1, r7, r1
 800755a:	600b      	str	r3, [r1, #0]
 800755c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800755e:	1c59      	adds	r1, r3, #1
 8007560:	6779      	str	r1, [r7, #116]	@ 0x74
 8007562:	7812      	ldrb	r2, [r2, #0]
 8007564:	701a      	strb	r2, [r3, #0]
                    while (minmea_isfield(*field))
 8007566:	2390      	movs	r3, #144	@ 0x90
 8007568:	18fb      	adds	r3, r7, r3
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	0018      	movs	r0, r3
 8007570:	f7ff fe32 	bl	80071d8 <minmea_isfield>
 8007574:	1e03      	subs	r3, r0, #0
 8007576:	d1eb      	bne.n	8007550 <minmea_scan+0x32c>
                }

                *buf = '\0';
 8007578:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800757a:	2200      	movs	r2, #0
 800757c:	701a      	strb	r2, [r3, #0]
            } break;
 800757e:	e193      	b.n	80078a8 <minmea_scan+0x684>

            case 't': { // NMEA talker+sentence identifier (char *).
                // This field is always mandatory.
                if (!field)
 8007580:	2290      	movs	r2, #144	@ 0x90
 8007582:	18bb      	adds	r3, r7, r2
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d100      	bne.n	800758c <minmea_scan+0x368>
 800758a:	e1c4      	b.n	8007916 <minmea_scan+0x6f2>
                    goto parse_error;

                if (field[0] != '$')
 800758c:	18bb      	adds	r3, r7, r2
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	781b      	ldrb	r3, [r3, #0]
 8007592:	2b24      	cmp	r3, #36	@ 0x24
 8007594:	d000      	beq.n	8007598 <minmea_scan+0x374>
 8007596:	e1c0      	b.n	800791a <minmea_scan+0x6f6>
                    goto parse_error;
                for (int i=0; i<5; i++)
 8007598:	2300      	movs	r3, #0
 800759a:	673b      	str	r3, [r7, #112]	@ 0x70
 800759c:	e01c      	b.n	80075d8 <minmea_scan+0x3b4>
 800759e:	46c0      	nop			@ (mov r8, r8)
 80075a0:	08011c40 	.word	0x08011c40
 80075a4:	08012058 	.word	0x08012058
 80075a8:	7fffffff 	.word	0x7fffffff
                    if (!minmea_isfield(field[1+i]))
 80075ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075ae:	3301      	adds	r3, #1
 80075b0:	001a      	movs	r2, r3
 80075b2:	2390      	movs	r3, #144	@ 0x90
 80075b4:	18fb      	adds	r3, r7, r3
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	189b      	adds	r3, r3, r2
 80075ba:	781b      	ldrb	r3, [r3, #0]
 80075bc:	0018      	movs	r0, r3
 80075be:	f7ff fe0b 	bl	80071d8 <minmea_isfield>
 80075c2:	0003      	movs	r3, r0
 80075c4:	001a      	movs	r2, r3
 80075c6:	2301      	movs	r3, #1
 80075c8:	4053      	eors	r3, r2
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d000      	beq.n	80075d2 <minmea_scan+0x3ae>
 80075d0:	e1a5      	b.n	800791e <minmea_scan+0x6fa>
                for (int i=0; i<5; i++)
 80075d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075d4:	3301      	adds	r3, #1
 80075d6:	673b      	str	r3, [r7, #112]	@ 0x70
 80075d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80075da:	2b04      	cmp	r3, #4
 80075dc:	dde6      	ble.n	80075ac <minmea_scan+0x388>
                        goto parse_error;

                char *buf = va_arg(ap, char *);
 80075de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075e0:	1d1a      	adds	r2, r3, #4
 80075e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
                memcpy(buf, field+1, 5);
 80075e8:	2390      	movs	r3, #144	@ 0x90
 80075ea:	18fb      	adds	r3, r7, r3
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	1c59      	adds	r1, r3, #1
 80075f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075f2:	2205      	movs	r2, #5
 80075f4:	0018      	movs	r0, r3
 80075f6:	f007 fbc4 	bl	800ed82 <memcpy>
                buf[5] = '\0';
 80075fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075fc:	3305      	adds	r3, #5
 80075fe:	2200      	movs	r2, #0
 8007600:	701a      	strb	r2, [r3, #0]
            } break;
 8007602:	e151      	b.n	80078a8 <minmea_scan+0x684>

            case 'D': { // Date (int, int, int), -1 if empty.
                struct minmea_date *date = va_arg(ap, struct minmea_date *);
 8007604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007606:	1d1a      	adds	r2, r3, #4
 8007608:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	633b      	str	r3, [r7, #48]	@ 0x30

                int d = -1, m = -1, y = -1;
 800760e:	2301      	movs	r3, #1
 8007610:	425b      	negs	r3, r3
 8007612:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007614:	2301      	movs	r3, #1
 8007616:	425b      	negs	r3, r3
 8007618:	66bb      	str	r3, [r7, #104]	@ 0x68
 800761a:	2301      	movs	r3, #1
 800761c:	425b      	negs	r3, r3
 800761e:	667b      	str	r3, [r7, #100]	@ 0x64

                if (field && minmea_isfield(*field)) {
 8007620:	2290      	movs	r2, #144	@ 0x90
 8007622:	18bb      	adds	r3, r7, r2
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d067      	beq.n	80076fa <minmea_scan+0x4d6>
 800762a:	18bb      	adds	r3, r7, r2
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	0018      	movs	r0, r3
 8007632:	f7ff fdd1 	bl	80071d8 <minmea_isfield>
 8007636:	1e03      	subs	r3, r0, #0
 8007638:	d05f      	beq.n	80076fa <minmea_scan+0x4d6>
                    // Always six digits.
                    for (int i=0; i<6; i++)
 800763a:	2300      	movs	r3, #0
 800763c:	663b      	str	r3, [r7, #96]	@ 0x60
 800763e:	e011      	b.n	8007664 <minmea_scan+0x440>
                        if (!isdigit((unsigned char) field[i]))
 8007640:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007642:	2290      	movs	r2, #144	@ 0x90
 8007644:	18ba      	adds	r2, r7, r2
 8007646:	6812      	ldr	r2, [r2, #0]
 8007648:	18d3      	adds	r3, r2, r3
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	1c5a      	adds	r2, r3, #1
 800764e:	4bbb      	ldr	r3, [pc, #748]	@ (800793c <minmea_scan+0x718>)
 8007650:	18d3      	adds	r3, r2, r3
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	001a      	movs	r2, r3
 8007656:	2304      	movs	r3, #4
 8007658:	4013      	ands	r3, r2
 800765a:	d100      	bne.n	800765e <minmea_scan+0x43a>
 800765c:	e161      	b.n	8007922 <minmea_scan+0x6fe>
                    for (int i=0; i<6; i++)
 800765e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007660:	3301      	adds	r3, #1
 8007662:	663b      	str	r3, [r7, #96]	@ 0x60
 8007664:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007666:	2b05      	cmp	r3, #5
 8007668:	ddea      	ble.n	8007640 <minmea_scan+0x41c>
                            goto parse_error;

                    d = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 800766a:	2490      	movs	r4, #144	@ 0x90
 800766c:	193b      	adds	r3, r7, r4
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	781a      	ldrb	r2, [r3, #0]
 8007672:	211c      	movs	r1, #28
 8007674:	187b      	adds	r3, r7, r1
 8007676:	701a      	strb	r2, [r3, #0]
 8007678:	193b      	adds	r3, r7, r4
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	3301      	adds	r3, #1
 800767e:	781a      	ldrb	r2, [r3, #0]
 8007680:	187b      	adds	r3, r7, r1
 8007682:	705a      	strb	r2, [r3, #1]
 8007684:	187b      	adds	r3, r7, r1
 8007686:	2200      	movs	r2, #0
 8007688:	709a      	strb	r2, [r3, #2]
 800768a:	187b      	adds	r3, r7, r1
 800768c:	220a      	movs	r2, #10
 800768e:	2100      	movs	r1, #0
 8007690:	0018      	movs	r0, r3
 8007692:	f007 f8f3 	bl	800e87c <strtol>
 8007696:	0003      	movs	r3, r0
 8007698:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    m = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 800769a:	193b      	adds	r3, r7, r4
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	3302      	adds	r3, #2
 80076a0:	781a      	ldrb	r2, [r3, #0]
 80076a2:	2118      	movs	r1, #24
 80076a4:	187b      	adds	r3, r7, r1
 80076a6:	701a      	strb	r2, [r3, #0]
 80076a8:	193b      	adds	r3, r7, r4
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	3303      	adds	r3, #3
 80076ae:	781a      	ldrb	r2, [r3, #0]
 80076b0:	187b      	adds	r3, r7, r1
 80076b2:	705a      	strb	r2, [r3, #1]
 80076b4:	187b      	adds	r3, r7, r1
 80076b6:	2200      	movs	r2, #0
 80076b8:	709a      	strb	r2, [r3, #2]
 80076ba:	187b      	adds	r3, r7, r1
 80076bc:	220a      	movs	r2, #10
 80076be:	2100      	movs	r1, #0
 80076c0:	0018      	movs	r0, r3
 80076c2:	f007 f8db 	bl	800e87c <strtol>
 80076c6:	0003      	movs	r3, r0
 80076c8:	66bb      	str	r3, [r7, #104]	@ 0x68
                    y = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 80076ca:	193b      	adds	r3, r7, r4
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	3304      	adds	r3, #4
 80076d0:	781a      	ldrb	r2, [r3, #0]
 80076d2:	2114      	movs	r1, #20
 80076d4:	187b      	adds	r3, r7, r1
 80076d6:	701a      	strb	r2, [r3, #0]
 80076d8:	193b      	adds	r3, r7, r4
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	3305      	adds	r3, #5
 80076de:	781a      	ldrb	r2, [r3, #0]
 80076e0:	187b      	adds	r3, r7, r1
 80076e2:	705a      	strb	r2, [r3, #1]
 80076e4:	187b      	adds	r3, r7, r1
 80076e6:	2200      	movs	r2, #0
 80076e8:	709a      	strb	r2, [r3, #2]
 80076ea:	187b      	adds	r3, r7, r1
 80076ec:	220a      	movs	r2, #10
 80076ee:	2100      	movs	r1, #0
 80076f0:	0018      	movs	r0, r3
 80076f2:	f007 f8c3 	bl	800e87c <strtol>
 80076f6:	0003      	movs	r3, r0
 80076f8:	667b      	str	r3, [r7, #100]	@ 0x64
                }

                date->day = d;
 80076fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80076fe:	601a      	str	r2, [r3, #0]
                date->month = m;
 8007700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007702:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007704:	605a      	str	r2, [r3, #4]
                date->year = y;
 8007706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007708:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800770a:	609a      	str	r2, [r3, #8]
            } break;
 800770c:	e0cc      	b.n	80078a8 <minmea_scan+0x684>

            case 'T': { // Time (int, int, int, int), -1 if empty.
                struct minmea_time *time = va_arg(ap, struct minmea_time *);
 800770e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007710:	1d1a      	adds	r2, r3, #4
 8007712:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	637b      	str	r3, [r7, #52]	@ 0x34

                int h = -1, i = -1, s = -1, u = -1;
 8007718:	2301      	movs	r3, #1
 800771a:	425b      	negs	r3, r3
 800771c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800771e:	2301      	movs	r3, #1
 8007720:	425b      	negs	r3, r3
 8007722:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007724:	2301      	movs	r3, #1
 8007726:	425b      	negs	r3, r3
 8007728:	657b      	str	r3, [r7, #84]	@ 0x54
 800772a:	2301      	movs	r3, #1
 800772c:	425b      	negs	r3, r3
 800772e:	653b      	str	r3, [r7, #80]	@ 0x50

                if (field && minmea_isfield(*field)) {
 8007730:	2290      	movs	r2, #144	@ 0x90
 8007732:	18bb      	adds	r3, r7, r2
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d100      	bne.n	800773c <minmea_scan+0x518>
 800773a:	e0a7      	b.n	800788c <minmea_scan+0x668>
 800773c:	18bb      	adds	r3, r7, r2
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	781b      	ldrb	r3, [r3, #0]
 8007742:	0018      	movs	r0, r3
 8007744:	f7ff fd48 	bl	80071d8 <minmea_isfield>
 8007748:	1e03      	subs	r3, r0, #0
 800774a:	d100      	bne.n	800774e <minmea_scan+0x52a>
 800774c:	e09e      	b.n	800788c <minmea_scan+0x668>
                    // Minimum required: integer time.
                    for (int i=0; i<6; i++)
 800774e:	2300      	movs	r3, #0
 8007750:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007752:	e011      	b.n	8007778 <minmea_scan+0x554>
                        if (!isdigit((unsigned char) field[i]))
 8007754:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007756:	2290      	movs	r2, #144	@ 0x90
 8007758:	18ba      	adds	r2, r7, r2
 800775a:	6812      	ldr	r2, [r2, #0]
 800775c:	18d3      	adds	r3, r2, r3
 800775e:	781b      	ldrb	r3, [r3, #0]
 8007760:	1c5a      	adds	r2, r3, #1
 8007762:	4b76      	ldr	r3, [pc, #472]	@ (800793c <minmea_scan+0x718>)
 8007764:	18d3      	adds	r3, r2, r3
 8007766:	781b      	ldrb	r3, [r3, #0]
 8007768:	001a      	movs	r2, r3
 800776a:	2304      	movs	r3, #4
 800776c:	4013      	ands	r3, r2
 800776e:	d100      	bne.n	8007772 <minmea_scan+0x54e>
 8007770:	e0d9      	b.n	8007926 <minmea_scan+0x702>
                    for (int i=0; i<6; i++)
 8007772:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007774:	3301      	adds	r3, #1
 8007776:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007778:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800777a:	2b05      	cmp	r3, #5
 800777c:	ddea      	ble.n	8007754 <minmea_scan+0x530>
                            goto parse_error;

                    h = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 800777e:	2490      	movs	r4, #144	@ 0x90
 8007780:	193b      	adds	r3, r7, r4
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	781a      	ldrb	r2, [r3, #0]
 8007786:	2110      	movs	r1, #16
 8007788:	187b      	adds	r3, r7, r1
 800778a:	701a      	strb	r2, [r3, #0]
 800778c:	193b      	adds	r3, r7, r4
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	3301      	adds	r3, #1
 8007792:	781a      	ldrb	r2, [r3, #0]
 8007794:	187b      	adds	r3, r7, r1
 8007796:	705a      	strb	r2, [r3, #1]
 8007798:	187b      	adds	r3, r7, r1
 800779a:	2200      	movs	r2, #0
 800779c:	709a      	strb	r2, [r3, #2]
 800779e:	187b      	adds	r3, r7, r1
 80077a0:	220a      	movs	r2, #10
 80077a2:	2100      	movs	r1, #0
 80077a4:	0018      	movs	r0, r3
 80077a6:	f007 f869 	bl	800e87c <strtol>
 80077aa:	0003      	movs	r3, r0
 80077ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    i = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 80077ae:	193b      	adds	r3, r7, r4
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	3302      	adds	r3, #2
 80077b4:	781a      	ldrb	r2, [r3, #0]
 80077b6:	210c      	movs	r1, #12
 80077b8:	187b      	adds	r3, r7, r1
 80077ba:	701a      	strb	r2, [r3, #0]
 80077bc:	193b      	adds	r3, r7, r4
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	3303      	adds	r3, #3
 80077c2:	781a      	ldrb	r2, [r3, #0]
 80077c4:	187b      	adds	r3, r7, r1
 80077c6:	705a      	strb	r2, [r3, #1]
 80077c8:	187b      	adds	r3, r7, r1
 80077ca:	2200      	movs	r2, #0
 80077cc:	709a      	strb	r2, [r3, #2]
 80077ce:	187b      	adds	r3, r7, r1
 80077d0:	220a      	movs	r2, #10
 80077d2:	2100      	movs	r1, #0
 80077d4:	0018      	movs	r0, r3
 80077d6:	f007 f851 	bl	800e87c <strtol>
 80077da:	0003      	movs	r3, r0
 80077dc:	65bb      	str	r3, [r7, #88]	@ 0x58
                    s = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 80077de:	193b      	adds	r3, r7, r4
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	3304      	adds	r3, #4
 80077e4:	781a      	ldrb	r2, [r3, #0]
 80077e6:	2108      	movs	r1, #8
 80077e8:	187b      	adds	r3, r7, r1
 80077ea:	701a      	strb	r2, [r3, #0]
 80077ec:	193b      	adds	r3, r7, r4
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	3305      	adds	r3, #5
 80077f2:	781a      	ldrb	r2, [r3, #0]
 80077f4:	187b      	adds	r3, r7, r1
 80077f6:	705a      	strb	r2, [r3, #1]
 80077f8:	187b      	adds	r3, r7, r1
 80077fa:	2200      	movs	r2, #0
 80077fc:	709a      	strb	r2, [r3, #2]
 80077fe:	187b      	adds	r3, r7, r1
 8007800:	220a      	movs	r2, #10
 8007802:	2100      	movs	r1, #0
 8007804:	0018      	movs	r0, r3
 8007806:	f007 f839 	bl	800e87c <strtol>
 800780a:	0003      	movs	r3, r0
 800780c:	657b      	str	r3, [r7, #84]	@ 0x54
                    field += 6;
 800780e:	193b      	adds	r3, r7, r4
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	3306      	adds	r3, #6
 8007814:	193a      	adds	r2, r7, r4
 8007816:	6013      	str	r3, [r2, #0]

                    // Extra: fractional time. Saved as microseconds.
                    if (*field++ == '.') {
 8007818:	193b      	adds	r3, r7, r4
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	1c5a      	adds	r2, r3, #1
 800781e:	1939      	adds	r1, r7, r4
 8007820:	600a      	str	r2, [r1, #0]
 8007822:	781b      	ldrb	r3, [r3, #0]
 8007824:	2b2e      	cmp	r3, #46	@ 0x2e
 8007826:	d12f      	bne.n	8007888 <minmea_scan+0x664>
                        int value = 0;
 8007828:	2300      	movs	r3, #0
 800782a:	64bb      	str	r3, [r7, #72]	@ 0x48
                        int scale = 1000000;
 800782c:	4b44      	ldr	r3, [pc, #272]	@ (8007940 <minmea_scan+0x71c>)
 800782e:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 8007830:	e016      	b.n	8007860 <minmea_scan+0x63c>
                            value = (value * 10) + (*field++ - '0');
 8007832:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007834:	0013      	movs	r3, r2
 8007836:	009b      	lsls	r3, r3, #2
 8007838:	189b      	adds	r3, r3, r2
 800783a:	005b      	lsls	r3, r3, #1
 800783c:	0019      	movs	r1, r3
 800783e:	2090      	movs	r0, #144	@ 0x90
 8007840:	183b      	adds	r3, r7, r0
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	1c5a      	adds	r2, r3, #1
 8007846:	1838      	adds	r0, r7, r0
 8007848:	6002      	str	r2, [r0, #0]
 800784a:	781b      	ldrb	r3, [r3, #0]
 800784c:	3b30      	subs	r3, #48	@ 0x30
 800784e:	18cb      	adds	r3, r1, r3
 8007850:	64bb      	str	r3, [r7, #72]	@ 0x48
                            scale /= 10;
 8007852:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007854:	210a      	movs	r1, #10
 8007856:	0018      	movs	r0, r3
 8007858:	f7f8 fd06 	bl	8000268 <__divsi3>
 800785c:	0003      	movs	r3, r0
 800785e:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 8007860:	2390      	movs	r3, #144	@ 0x90
 8007862:	18fb      	adds	r3, r7, r3
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	1c5a      	adds	r2, r3, #1
 800786a:	4b34      	ldr	r3, [pc, #208]	@ (800793c <minmea_scan+0x718>)
 800786c:	18d3      	adds	r3, r2, r3
 800786e:	781b      	ldrb	r3, [r3, #0]
 8007870:	001a      	movs	r2, r3
 8007872:	2304      	movs	r3, #4
 8007874:	4013      	ands	r3, r2
 8007876:	d002      	beq.n	800787e <minmea_scan+0x65a>
 8007878:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800787a:	2b01      	cmp	r3, #1
 800787c:	dcd9      	bgt.n	8007832 <minmea_scan+0x60e>
                        }
                        u = value * scale;
 800787e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007880:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007882:	4353      	muls	r3, r2
 8007884:	653b      	str	r3, [r7, #80]	@ 0x50
 8007886:	e001      	b.n	800788c <minmea_scan+0x668>
                    } else {
                        u = 0;
 8007888:	2300      	movs	r3, #0
 800788a:	653b      	str	r3, [r7, #80]	@ 0x50
                    }
                }

                time->hours = h;
 800788c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800788e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007890:	601a      	str	r2, [r3, #0]
                time->minutes = i;
 8007892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007894:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007896:	605a      	str	r2, [r3, #4]
                time->seconds = s;
 8007898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800789a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800789c:	609a      	str	r2, [r3, #8]
                time->microseconds = u;
 800789e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078a0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80078a2:	60da      	str	r2, [r3, #12]
            } break;
 80078a4:	e000      	b.n	80078a8 <minmea_scan+0x684>

            case '_': { // Ignore the field.
            } break;
 80078a6:	46c0      	nop			@ (mov r8, r8)
            default: { // Unknown.
                goto parse_error;
            } break;
        }

        next_field();
 80078a8:	e002      	b.n	80078b0 <minmea_scan+0x68c>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	3301      	adds	r3, #1
 80078ae:	607b      	str	r3, [r7, #4]
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	781b      	ldrb	r3, [r3, #0]
 80078b4:	0018      	movs	r0, r3
 80078b6:	f7ff fc8f 	bl	80071d8 <minmea_isfield>
 80078ba:	1e03      	subs	r3, r0, #0
 80078bc:	d1f5      	bne.n	80078aa <minmea_scan+0x686>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	781b      	ldrb	r3, [r3, #0]
 80078c2:	2b2c      	cmp	r3, #44	@ 0x2c
 80078c4:	d107      	bne.n	80078d6 <minmea_scan+0x6b2>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	3301      	adds	r3, #1
 80078ca:	607b      	str	r3, [r7, #4]
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2290      	movs	r2, #144	@ 0x90
 80078d0:	18ba      	adds	r2, r7, r2
 80078d2:	6013      	str	r3, [r2, #0]
 80078d4:	e003      	b.n	80078de <minmea_scan+0x6ba>
 80078d6:	2300      	movs	r3, #0
 80078d8:	2290      	movs	r2, #144	@ 0x90
 80078da:	18ba      	adds	r2, r7, r2
 80078dc:	6013      	str	r3, [r2, #0]
    while (*format) {
 80078de:	23a4      	movs	r3, #164	@ 0xa4
 80078e0:	2208      	movs	r2, #8
 80078e2:	189b      	adds	r3, r3, r2
 80078e4:	19db      	adds	r3, r3, r7
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	781b      	ldrb	r3, [r3, #0]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d000      	beq.n	80078f0 <minmea_scan+0x6cc>
 80078ee:	e4b0      	b.n	8007252 <minmea_scan+0x2e>
    }

    result = true;
 80078f0:	2397      	movs	r3, #151	@ 0x97
 80078f2:	18fb      	adds	r3, r7, r3
 80078f4:	2201      	movs	r2, #1
 80078f6:	701a      	strb	r2, [r3, #0]
 80078f8:	e016      	b.n	8007928 <minmea_scan+0x704>
            goto parse_error;
 80078fa:	46c0      	nop			@ (mov r8, r8)
 80078fc:	e014      	b.n	8007928 <minmea_scan+0x704>
                goto parse_error;
 80078fe:	46c0      	nop			@ (mov r8, r8)
 8007900:	e012      	b.n	8007928 <minmea_scan+0x704>
                            goto parse_error;
 8007902:	46c0      	nop			@ (mov r8, r8)
 8007904:	e010      	b.n	8007928 <minmea_scan+0x704>
                                    goto parse_error;
 8007906:	46c0      	nop			@ (mov r8, r8)
 8007908:	e00e      	b.n	8007928 <minmea_scan+0x704>
                            goto parse_error;
 800790a:	46c0      	nop			@ (mov r8, r8)
 800790c:	e00c      	b.n	8007928 <minmea_scan+0x704>
                    goto parse_error;
 800790e:	46c0      	nop			@ (mov r8, r8)
 8007910:	e00a      	b.n	8007928 <minmea_scan+0x704>
                        goto parse_error;
 8007912:	46c0      	nop			@ (mov r8, r8)
 8007914:	e008      	b.n	8007928 <minmea_scan+0x704>
                    goto parse_error;
 8007916:	46c0      	nop			@ (mov r8, r8)
 8007918:	e006      	b.n	8007928 <minmea_scan+0x704>
                    goto parse_error;
 800791a:	46c0      	nop			@ (mov r8, r8)
 800791c:	e004      	b.n	8007928 <minmea_scan+0x704>
                        goto parse_error;
 800791e:	46c0      	nop			@ (mov r8, r8)
 8007920:	e002      	b.n	8007928 <minmea_scan+0x704>
                            goto parse_error;
 8007922:	46c0      	nop			@ (mov r8, r8)
 8007924:	e000      	b.n	8007928 <minmea_scan+0x704>
                            goto parse_error;
 8007926:	46c0      	nop			@ (mov r8, r8)

parse_error:
    va_end(ap);
    return result;
 8007928:	2397      	movs	r3, #151	@ 0x97
 800792a:	18fb      	adds	r3, r7, r3
 800792c:	781b      	ldrb	r3, [r3, #0]
}
 800792e:	0018      	movs	r0, r3
 8007930:	46bd      	mov	sp, r7
 8007932:	b027      	add	sp, #156	@ 0x9c
 8007934:	bcb0      	pop	{r4, r5, r7}
 8007936:	bc08      	pop	{r3}
 8007938:	b003      	add	sp, #12
 800793a:	4718      	bx	r3
 800793c:	08012058 	.word	0x08012058
 8007940:	000f4240 	.word	0x000f4240

08007944 <minmea_parse_gga>:

    return true;
}

bool minmea_parse_gga(struct minmea_sentence_gga *frame, const char *sentence)
{
 8007944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007946:	46de      	mov	lr, fp
 8007948:	4657      	mov	r7, sl
 800794a:	464e      	mov	r6, r9
 800794c:	4645      	mov	r5, r8
 800794e:	b5e0      	push	{r5, r6, r7, lr}
 8007950:	b097      	sub	sp, #92	@ 0x5c
 8007952:	af0c      	add	r7, sp, #48	@ 0x30
 8007954:	6178      	str	r0, [r7, #20]
 8007956:	6139      	str	r1, [r7, #16]
    // $GPGGA,123519,4807.038,N,01131.000,E,1,08,0.9,545.4,M,46.9,M,,*47
    char type[6];
    int latitude_direction;
    int longitude_direction;

    if (!minmea_scan(sentence, "tTfdfdiiffcfci_",
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	60fb      	str	r3, [r7, #12]
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	001a      	movs	r2, r3
 8007960:	3210      	adds	r2, #16
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	0019      	movs	r1, r3
 8007966:	3118      	adds	r1, #24
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	001c      	movs	r4, r3
 800796c:	3420      	adds	r4, #32
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	001d      	movs	r5, r3
 8007972:	3524      	adds	r5, #36	@ 0x24
 8007974:	697b      	ldr	r3, [r7, #20]
 8007976:	001e      	movs	r6, r3
 8007978:	3628      	adds	r6, #40	@ 0x28
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	2030      	movs	r0, #48	@ 0x30
 800797e:	4684      	mov	ip, r0
 8007980:	449c      	add	ip, r3
 8007982:	4663      	mov	r3, ip
 8007984:	607b      	str	r3, [r7, #4]
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	2038      	movs	r0, #56	@ 0x38
 800798a:	4680      	mov	r8, r0
 800798c:	4498      	add	r8, r3
 800798e:	4643      	mov	r3, r8
 8007990:	603b      	str	r3, [r7, #0]
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	203c      	movs	r0, #60	@ 0x3c
 8007996:	4681      	mov	r9, r0
 8007998:	4499      	add	r9, r3
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	2044      	movs	r0, #68	@ 0x44
 800799e:	4682      	mov	sl, r0
 80079a0:	449a      	add	sl, r3
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	3348      	adds	r3, #72	@ 0x48
 80079a6:	2010      	movs	r0, #16
 80079a8:	4683      	mov	fp, r0
 80079aa:	2008      	movs	r0, #8
 80079ac:	4684      	mov	ip, r0
 80079ae:	2008      	movs	r0, #8
 80079b0:	4680      	mov	r8, r0
 80079b2:	44b8      	add	r8, r7
 80079b4:	44c4      	add	ip, r8
 80079b6:	44e3      	add	fp, ip
 80079b8:	4658      	mov	r0, fp
 80079ba:	60b8      	str	r0, [r7, #8]
 80079bc:	482a      	ldr	r0, [pc, #168]	@ (8007a68 <minmea_parse_gga+0x124>)
 80079be:	4683      	mov	fp, r0
 80079c0:	6938      	ldr	r0, [r7, #16]
 80079c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80079c4:	4653      	mov	r3, sl
 80079c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80079c8:	464b      	mov	r3, r9
 80079ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	9308      	str	r3, [sp, #32]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	9307      	str	r3, [sp, #28]
 80079d4:	9606      	str	r6, [sp, #24]
 80079d6:	9505      	str	r5, [sp, #20]
 80079d8:	9404      	str	r4, [sp, #16]
 80079da:	2408      	movs	r4, #8
 80079dc:	2508      	movs	r5, #8
 80079de:	1963      	adds	r3, r4, r5
 80079e0:	2408      	movs	r4, #8
 80079e2:	46a4      	mov	ip, r4
 80079e4:	44bc      	add	ip, r7
 80079e6:	4463      	add	r3, ip
 80079e8:	9303      	str	r3, [sp, #12]
 80079ea:	9102      	str	r1, [sp, #8]
 80079ec:	210c      	movs	r1, #12
 80079ee:	194b      	adds	r3, r1, r5
 80079f0:	2108      	movs	r1, #8
 80079f2:	468c      	mov	ip, r1
 80079f4:	44bc      	add	ip, r7
 80079f6:	4463      	add	r3, ip
 80079f8:	9301      	str	r3, [sp, #4]
 80079fa:	9200      	str	r2, [sp, #0]
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	68ba      	ldr	r2, [r7, #8]
 8007a00:	4659      	mov	r1, fp
 8007a02:	f7ff fc0f 	bl	8007224 <minmea_scan>
 8007a06:	0003      	movs	r3, r0
 8007a08:	001a      	movs	r2, r3
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	4053      	eors	r3, r2
 8007a0e:	b2db      	uxtb	r3, r3
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d001      	beq.n	8007a18 <minmea_parse_gga+0xd4>
            &frame->satellites_tracked,
            &frame->hdop,
            &frame->altitude, &frame->altitude_units,
            &frame->height, &frame->height_units,
            &frame->dgps_age))
        return false;
 8007a14:	2300      	movs	r3, #0
 8007a16:	e01d      	b.n	8007a54 <minmea_parse_gga+0x110>
    if (strcmp(type+2, "GGA"))
 8007a18:	2310      	movs	r3, #16
 8007a1a:	2208      	movs	r2, #8
 8007a1c:	189b      	adds	r3, r3, r2
 8007a1e:	2208      	movs	r2, #8
 8007a20:	4694      	mov	ip, r2
 8007a22:	44bc      	add	ip, r7
 8007a24:	4463      	add	r3, ip
 8007a26:	3302      	adds	r3, #2
 8007a28:	4a10      	ldr	r2, [pc, #64]	@ (8007a6c <minmea_parse_gga+0x128>)
 8007a2a:	0011      	movs	r1, r2
 8007a2c:	0018      	movs	r0, r3
 8007a2e:	f7f8 fb6b 	bl	8000108 <strcmp>
 8007a32:	1e03      	subs	r3, r0, #0
 8007a34:	d001      	beq.n	8007a3a <minmea_parse_gga+0xf6>
        return false;
 8007a36:	2300      	movs	r3, #0
 8007a38:	e00c      	b.n	8007a54 <minmea_parse_gga+0x110>

    frame->latitude.value *= latitude_direction;
 8007a3a:	697b      	ldr	r3, [r7, #20]
 8007a3c:	691b      	ldr	r3, [r3, #16]
 8007a3e:	69fa      	ldr	r2, [r7, #28]
 8007a40:	435a      	muls	r2, r3
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	611a      	str	r2, [r3, #16]
    frame->longitude.value *= longitude_direction;
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	69ba      	ldr	r2, [r7, #24]
 8007a4c:	435a      	muls	r2, r3
 8007a4e:	697b      	ldr	r3, [r7, #20]
 8007a50:	619a      	str	r2, [r3, #24]

    return true;
 8007a52:	2301      	movs	r3, #1
}
 8007a54:	0018      	movs	r0, r3
 8007a56:	46bd      	mov	sp, r7
 8007a58:	b00b      	add	sp, #44	@ 0x2c
 8007a5a:	bcf0      	pop	{r4, r5, r6, r7}
 8007a5c:	46bb      	mov	fp, r7
 8007a5e:	46b2      	mov	sl, r6
 8007a60:	46a9      	mov	r9, r5
 8007a62:	46a0      	mov	r8, r4
 8007a64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a66:	46c0      	nop			@ (mov r8, r8)
 8007a68:	0801158c 	.word	0x0801158c
 8007a6c:	0801156c 	.word	0x0801156c

08007a70 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b082      	sub	sp, #8
 8007a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a76:	4b11      	ldr	r3, [pc, #68]	@ (8007abc <HAL_MspInit+0x4c>)
 8007a78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a7a:	4b10      	ldr	r3, [pc, #64]	@ (8007abc <HAL_MspInit+0x4c>)
 8007a7c:	2101      	movs	r1, #1
 8007a7e:	430a      	orrs	r2, r1
 8007a80:	641a      	str	r2, [r3, #64]	@ 0x40
 8007a82:	4b0e      	ldr	r3, [pc, #56]	@ (8007abc <HAL_MspInit+0x4c>)
 8007a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a86:	2201      	movs	r2, #1
 8007a88:	4013      	ands	r3, r2
 8007a8a:	607b      	str	r3, [r7, #4]
 8007a8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8007abc <HAL_MspInit+0x4c>)
 8007a90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a92:	4b0a      	ldr	r3, [pc, #40]	@ (8007abc <HAL_MspInit+0x4c>)
 8007a94:	2180      	movs	r1, #128	@ 0x80
 8007a96:	0549      	lsls	r1, r1, #21
 8007a98:	430a      	orrs	r2, r1
 8007a9a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007a9c:	4b07      	ldr	r3, [pc, #28]	@ (8007abc <HAL_MspInit+0x4c>)
 8007a9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007aa0:	2380      	movs	r3, #128	@ 0x80
 8007aa2:	055b      	lsls	r3, r3, #21
 8007aa4:	4013      	ands	r3, r2
 8007aa6:	603b      	str	r3, [r7, #0]
 8007aa8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8007aaa:	23c0      	movs	r3, #192	@ 0xc0
 8007aac:	00db      	lsls	r3, r3, #3
 8007aae:	0018      	movs	r0, r3
 8007ab0:	f001 f930 	bl	8008d14 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007ab4:	46c0      	nop			@ (mov r8, r8)
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	b002      	add	sp, #8
 8007aba:	bd80      	pop	{r7, pc}
 8007abc:	40021000 	.word	0x40021000

08007ac0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007ac0:	b590      	push	{r4, r7, lr}
 8007ac2:	b09d      	sub	sp, #116	@ 0x74
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ac8:	235c      	movs	r3, #92	@ 0x5c
 8007aca:	18fb      	adds	r3, r7, r3
 8007acc:	0018      	movs	r0, r3
 8007ace:	2314      	movs	r3, #20
 8007ad0:	001a      	movs	r2, r3
 8007ad2:	2100      	movs	r1, #0
 8007ad4:	f007 f8c0 	bl	800ec58 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007ad8:	2410      	movs	r4, #16
 8007ada:	193b      	adds	r3, r7, r4
 8007adc:	0018      	movs	r0, r3
 8007ade:	234c      	movs	r3, #76	@ 0x4c
 8007ae0:	001a      	movs	r2, r3
 8007ae2:	2100      	movs	r1, #0
 8007ae4:	f007 f8b8 	bl	800ec58 <memset>
  if(hi2c->Instance==I2C1)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	4a23      	ldr	r2, [pc, #140]	@ (8007b7c <HAL_I2C_MspInit+0xbc>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d13f      	bne.n	8007b72 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8007af2:	193b      	adds	r3, r7, r4
 8007af4:	2220      	movs	r2, #32
 8007af6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8007af8:	193b      	adds	r3, r7, r4
 8007afa:	2200      	movs	r2, #0
 8007afc:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007afe:	193b      	adds	r3, r7, r4
 8007b00:	0018      	movs	r0, r3
 8007b02:	f003 f921 	bl	800ad48 <HAL_RCCEx_PeriphCLKConfig>
 8007b06:	1e03      	subs	r3, r0, #0
 8007b08:	d001      	beq.n	8007b0e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8007b0a:	f7ff fb5f 	bl	80071cc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b0e:	4b1c      	ldr	r3, [pc, #112]	@ (8007b80 <HAL_I2C_MspInit+0xc0>)
 8007b10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b12:	4b1b      	ldr	r3, [pc, #108]	@ (8007b80 <HAL_I2C_MspInit+0xc0>)
 8007b14:	2101      	movs	r1, #1
 8007b16:	430a      	orrs	r2, r1
 8007b18:	635a      	str	r2, [r3, #52]	@ 0x34
 8007b1a:	4b19      	ldr	r3, [pc, #100]	@ (8007b80 <HAL_I2C_MspInit+0xc0>)
 8007b1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b1e:	2201      	movs	r2, #1
 8007b20:	4013      	ands	r3, r2
 8007b22:	60fb      	str	r3, [r7, #12]
 8007b24:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007b26:	215c      	movs	r1, #92	@ 0x5c
 8007b28:	187b      	adds	r3, r7, r1
 8007b2a:	22c0      	movs	r2, #192	@ 0xc0
 8007b2c:	00d2      	lsls	r2, r2, #3
 8007b2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007b30:	187b      	adds	r3, r7, r1
 8007b32:	2212      	movs	r2, #18
 8007b34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b36:	187b      	adds	r3, r7, r1
 8007b38:	2200      	movs	r2, #0
 8007b3a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b3c:	187b      	adds	r3, r7, r1
 8007b3e:	2200      	movs	r2, #0
 8007b40:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8007b42:	187b      	adds	r3, r7, r1
 8007b44:	2206      	movs	r2, #6
 8007b46:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b48:	187a      	adds	r2, r7, r1
 8007b4a:	23a0      	movs	r3, #160	@ 0xa0
 8007b4c:	05db      	lsls	r3, r3, #23
 8007b4e:	0011      	movs	r1, r2
 8007b50:	0018      	movs	r0, r3
 8007b52:	f001 fb85 	bl	8009260 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007b56:	4b0a      	ldr	r3, [pc, #40]	@ (8007b80 <HAL_I2C_MspInit+0xc0>)
 8007b58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b5a:	4b09      	ldr	r3, [pc, #36]	@ (8007b80 <HAL_I2C_MspInit+0xc0>)
 8007b5c:	2180      	movs	r1, #128	@ 0x80
 8007b5e:	0389      	lsls	r1, r1, #14
 8007b60:	430a      	orrs	r2, r1
 8007b62:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007b64:	4b06      	ldr	r3, [pc, #24]	@ (8007b80 <HAL_I2C_MspInit+0xc0>)
 8007b66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b68:	2380      	movs	r3, #128	@ 0x80
 8007b6a:	039b      	lsls	r3, r3, #14
 8007b6c:	4013      	ands	r3, r2
 8007b6e:	60bb      	str	r3, [r7, #8]
 8007b70:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8007b72:	46c0      	nop			@ (mov r8, r8)
 8007b74:	46bd      	mov	sp, r7
 8007b76:	b01d      	add	sp, #116	@ 0x74
 8007b78:	bd90      	pop	{r4, r7, pc}
 8007b7a:	46c0      	nop			@ (mov r8, r8)
 8007b7c:	40005400 	.word	0x40005400
 8007b80:	40021000 	.word	0x40021000

08007b84 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8007b84:	b590      	push	{r4, r7, lr}
 8007b86:	b097      	sub	sp, #92	@ 0x5c
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007b8c:	240c      	movs	r4, #12
 8007b8e:	193b      	adds	r3, r7, r4
 8007b90:	0018      	movs	r0, r3
 8007b92:	234c      	movs	r3, #76	@ 0x4c
 8007b94:	001a      	movs	r2, r3
 8007b96:	2100      	movs	r1, #0
 8007b98:	f007 f85e 	bl	800ec58 <memset>
  if(hrtc->Instance==RTC)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a15      	ldr	r2, [pc, #84]	@ (8007bf8 <HAL_RTC_MspInit+0x74>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d124      	bne.n	8007bf0 <HAL_RTC_MspInit+0x6c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8007ba6:	193b      	adds	r3, r7, r4
 8007ba8:	2280      	movs	r2, #128	@ 0x80
 8007baa:	0292      	lsls	r2, r2, #10
 8007bac:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8007bae:	193b      	adds	r3, r7, r4
 8007bb0:	2280      	movs	r2, #128	@ 0x80
 8007bb2:	0092      	lsls	r2, r2, #2
 8007bb4:	641a      	str	r2, [r3, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007bb6:	193b      	adds	r3, r7, r4
 8007bb8:	0018      	movs	r0, r3
 8007bba:	f003 f8c5 	bl	800ad48 <HAL_RCCEx_PeriphCLKConfig>
 8007bbe:	1e03      	subs	r3, r0, #0
 8007bc0:	d001      	beq.n	8007bc6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8007bc2:	f7ff fb03 	bl	80071cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8007bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8007bfc <HAL_RTC_MspInit+0x78>)
 8007bc8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007bca:	4b0c      	ldr	r3, [pc, #48]	@ (8007bfc <HAL_RTC_MspInit+0x78>)
 8007bcc:	2180      	movs	r1, #128	@ 0x80
 8007bce:	0209      	lsls	r1, r1, #8
 8007bd0:	430a      	orrs	r2, r1
 8007bd2:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8007bd4:	4b09      	ldr	r3, [pc, #36]	@ (8007bfc <HAL_RTC_MspInit+0x78>)
 8007bd6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007bd8:	4b08      	ldr	r3, [pc, #32]	@ (8007bfc <HAL_RTC_MspInit+0x78>)
 8007bda:	2180      	movs	r1, #128	@ 0x80
 8007bdc:	00c9      	lsls	r1, r1, #3
 8007bde:	430a      	orrs	r2, r1
 8007be0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007be2:	4b06      	ldr	r3, [pc, #24]	@ (8007bfc <HAL_RTC_MspInit+0x78>)
 8007be4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007be6:	2380      	movs	r3, #128	@ 0x80
 8007be8:	00db      	lsls	r3, r3, #3
 8007bea:	4013      	ands	r3, r2
 8007bec:	60bb      	str	r3, [r7, #8]
 8007bee:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8007bf0:	46c0      	nop			@ (mov r8, r8)
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	b017      	add	sp, #92	@ 0x5c
 8007bf6:	bd90      	pop	{r4, r7, pc}
 8007bf8:	40002800 	.word	0x40002800
 8007bfc:	40021000 	.word	0x40021000

08007c00 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007c00:	b590      	push	{r4, r7, lr}
 8007c02:	b08b      	sub	sp, #44	@ 0x2c
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c08:	2414      	movs	r4, #20
 8007c0a:	193b      	adds	r3, r7, r4
 8007c0c:	0018      	movs	r0, r3
 8007c0e:	2314      	movs	r3, #20
 8007c10:	001a      	movs	r2, r3
 8007c12:	2100      	movs	r1, #0
 8007c14:	f007 f820 	bl	800ec58 <memset>
  if(hspi->Instance==SPI1)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a2c      	ldr	r2, [pc, #176]	@ (8007cd0 <HAL_SPI_MspInit+0xd0>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d151      	bne.n	8007cc6 <HAL_SPI_MspInit+0xc6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8007c22:	4b2c      	ldr	r3, [pc, #176]	@ (8007cd4 <HAL_SPI_MspInit+0xd4>)
 8007c24:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c26:	4b2b      	ldr	r3, [pc, #172]	@ (8007cd4 <HAL_SPI_MspInit+0xd4>)
 8007c28:	2180      	movs	r1, #128	@ 0x80
 8007c2a:	0149      	lsls	r1, r1, #5
 8007c2c:	430a      	orrs	r2, r1
 8007c2e:	641a      	str	r2, [r3, #64]	@ 0x40
 8007c30:	4b28      	ldr	r3, [pc, #160]	@ (8007cd4 <HAL_SPI_MspInit+0xd4>)
 8007c32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c34:	2380      	movs	r3, #128	@ 0x80
 8007c36:	015b      	lsls	r3, r3, #5
 8007c38:	4013      	ands	r3, r2
 8007c3a:	613b      	str	r3, [r7, #16]
 8007c3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c3e:	4b25      	ldr	r3, [pc, #148]	@ (8007cd4 <HAL_SPI_MspInit+0xd4>)
 8007c40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c42:	4b24      	ldr	r3, [pc, #144]	@ (8007cd4 <HAL_SPI_MspInit+0xd4>)
 8007c44:	2101      	movs	r1, #1
 8007c46:	430a      	orrs	r2, r1
 8007c48:	635a      	str	r2, [r3, #52]	@ 0x34
 8007c4a:	4b22      	ldr	r3, [pc, #136]	@ (8007cd4 <HAL_SPI_MspInit+0xd4>)
 8007c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c4e:	2201      	movs	r2, #1
 8007c50:	4013      	ands	r3, r2
 8007c52:	60fb      	str	r3, [r7, #12]
 8007c54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007c56:	4b1f      	ldr	r3, [pc, #124]	@ (8007cd4 <HAL_SPI_MspInit+0xd4>)
 8007c58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c5a:	4b1e      	ldr	r3, [pc, #120]	@ (8007cd4 <HAL_SPI_MspInit+0xd4>)
 8007c5c:	2108      	movs	r1, #8
 8007c5e:	430a      	orrs	r2, r1
 8007c60:	635a      	str	r2, [r3, #52]	@ 0x34
 8007c62:	4b1c      	ldr	r3, [pc, #112]	@ (8007cd4 <HAL_SPI_MspInit+0xd4>)
 8007c64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c66:	2208      	movs	r2, #8
 8007c68:	4013      	ands	r3, r2
 8007c6a:	60bb      	str	r3, [r7, #8]
 8007c6c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PD5     ------> SPI1_MISO
    PD6     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8007c6e:	193b      	adds	r3, r7, r4
 8007c70:	2202      	movs	r2, #2
 8007c72:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c74:	193b      	adds	r3, r7, r4
 8007c76:	2202      	movs	r2, #2
 8007c78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c7a:	193b      	adds	r3, r7, r4
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c80:	193b      	adds	r3, r7, r4
 8007c82:	2200      	movs	r2, #0
 8007c84:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8007c86:	193b      	adds	r3, r7, r4
 8007c88:	2200      	movs	r2, #0
 8007c8a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007c8c:	193a      	adds	r2, r7, r4
 8007c8e:	23a0      	movs	r3, #160	@ 0xa0
 8007c90:	05db      	lsls	r3, r3, #23
 8007c92:	0011      	movs	r1, r2
 8007c94:	0018      	movs	r0, r3
 8007c96:	f001 fae3 	bl	8009260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8007c9a:	0021      	movs	r1, r4
 8007c9c:	187b      	adds	r3, r7, r1
 8007c9e:	2260      	movs	r2, #96	@ 0x60
 8007ca0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ca2:	187b      	adds	r3, r7, r1
 8007ca4:	2202      	movs	r2, #2
 8007ca6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ca8:	187b      	adds	r3, r7, r1
 8007caa:	2200      	movs	r2, #0
 8007cac:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007cae:	187b      	adds	r3, r7, r1
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 8007cb4:	187b      	adds	r3, r7, r1
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007cba:	187b      	adds	r3, r7, r1
 8007cbc:	4a06      	ldr	r2, [pc, #24]	@ (8007cd8 <HAL_SPI_MspInit+0xd8>)
 8007cbe:	0019      	movs	r1, r3
 8007cc0:	0010      	movs	r0, r2
 8007cc2:	f001 facd 	bl	8009260 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8007cc6:	46c0      	nop			@ (mov r8, r8)
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	b00b      	add	sp, #44	@ 0x2c
 8007ccc:	bd90      	pop	{r4, r7, pc}
 8007cce:	46c0      	nop			@ (mov r8, r8)
 8007cd0:	40013000 	.word	0x40013000
 8007cd4:	40021000 	.word	0x40021000
 8007cd8:	50000c00 	.word	0x50000c00

08007cdc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b084      	sub	sp, #16
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a0a      	ldr	r2, [pc, #40]	@ (8007d14 <HAL_TIM_Base_MspInit+0x38>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d10d      	bne.n	8007d0a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8007cee:	4b0a      	ldr	r3, [pc, #40]	@ (8007d18 <HAL_TIM_Base_MspInit+0x3c>)
 8007cf0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007cf2:	4b09      	ldr	r3, [pc, #36]	@ (8007d18 <HAL_TIM_Base_MspInit+0x3c>)
 8007cf4:	2180      	movs	r1, #128	@ 0x80
 8007cf6:	02c9      	lsls	r1, r1, #11
 8007cf8:	430a      	orrs	r2, r1
 8007cfa:	641a      	str	r2, [r3, #64]	@ 0x40
 8007cfc:	4b06      	ldr	r3, [pc, #24]	@ (8007d18 <HAL_TIM_Base_MspInit+0x3c>)
 8007cfe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d00:	2380      	movs	r3, #128	@ 0x80
 8007d02:	02db      	lsls	r3, r3, #11
 8007d04:	4013      	ands	r3, r2
 8007d06:	60fb      	str	r3, [r7, #12]
 8007d08:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 8007d0a:	46c0      	nop			@ (mov r8, r8)
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	b004      	add	sp, #16
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	46c0      	nop			@ (mov r8, r8)
 8007d14:	40014800 	.word	0x40014800
 8007d18:	40021000 	.word	0x40021000

08007d1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007d1c:	b590      	push	{r4, r7, lr}
 8007d1e:	b089      	sub	sp, #36	@ 0x24
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d24:	240c      	movs	r4, #12
 8007d26:	193b      	adds	r3, r7, r4
 8007d28:	0018      	movs	r0, r3
 8007d2a:	2314      	movs	r3, #20
 8007d2c:	001a      	movs	r2, r3
 8007d2e:	2100      	movs	r1, #0
 8007d30:	f006 ff92 	bl	800ec58 <memset>
  if(htim->Instance==TIM17)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a14      	ldr	r2, [pc, #80]	@ (8007d8c <HAL_TIM_MspPostInit+0x70>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d122      	bne.n	8007d84 <HAL_TIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN TIM17_MspPostInit 0 */

    /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007d3e:	4b14      	ldr	r3, [pc, #80]	@ (8007d90 <HAL_TIM_MspPostInit+0x74>)
 8007d40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d42:	4b13      	ldr	r3, [pc, #76]	@ (8007d90 <HAL_TIM_MspPostInit+0x74>)
 8007d44:	2101      	movs	r1, #1
 8007d46:	430a      	orrs	r2, r1
 8007d48:	635a      	str	r2, [r3, #52]	@ 0x34
 8007d4a:	4b11      	ldr	r3, [pc, #68]	@ (8007d90 <HAL_TIM_MspPostInit+0x74>)
 8007d4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d4e:	2201      	movs	r2, #1
 8007d50:	4013      	ands	r3, r2
 8007d52:	60bb      	str	r3, [r7, #8]
 8007d54:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PA7     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8007d56:	0021      	movs	r1, r4
 8007d58:	187b      	adds	r3, r7, r1
 8007d5a:	2280      	movs	r2, #128	@ 0x80
 8007d5c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d5e:	187b      	adds	r3, r7, r1
 8007d60:	2202      	movs	r2, #2
 8007d62:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d64:	187b      	adds	r3, r7, r1
 8007d66:	2200      	movs	r2, #0
 8007d68:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007d6a:	187b      	adds	r3, r7, r1
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 8007d70:	187b      	adds	r3, r7, r1
 8007d72:	2205      	movs	r2, #5
 8007d74:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007d76:	187a      	adds	r2, r7, r1
 8007d78:	23a0      	movs	r3, #160	@ 0xa0
 8007d7a:	05db      	lsls	r3, r3, #23
 8007d7c:	0011      	movs	r1, r2
 8007d7e:	0018      	movs	r0, r3
 8007d80:	f001 fa6e 	bl	8009260 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8007d84:	46c0      	nop			@ (mov r8, r8)
 8007d86:	46bd      	mov	sp, r7
 8007d88:	b009      	add	sp, #36	@ 0x24
 8007d8a:	bd90      	pop	{r4, r7, pc}
 8007d8c:	40014800 	.word	0x40014800
 8007d90:	40021000 	.word	0x40021000

08007d94 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007d94:	b590      	push	{r4, r7, lr}
 8007d96:	b09f      	sub	sp, #124	@ 0x7c
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d9c:	2364      	movs	r3, #100	@ 0x64
 8007d9e:	18fb      	adds	r3, r7, r3
 8007da0:	0018      	movs	r0, r3
 8007da2:	2314      	movs	r3, #20
 8007da4:	001a      	movs	r2, r3
 8007da6:	2100      	movs	r1, #0
 8007da8:	f006 ff56 	bl	800ec58 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007dac:	2418      	movs	r4, #24
 8007dae:	193b      	adds	r3, r7, r4
 8007db0:	0018      	movs	r0, r3
 8007db2:	234c      	movs	r3, #76	@ 0x4c
 8007db4:	001a      	movs	r2, r3
 8007db6:	2100      	movs	r1, #0
 8007db8:	f006 ff4e 	bl	800ec58 <memset>
  if(huart->Instance==USART1)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a45      	ldr	r2, [pc, #276]	@ (8007ed8 <HAL_UART_MspInit+0x144>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d13e      	bne.n	8007e44 <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007dc6:	193b      	adds	r3, r7, r4
 8007dc8:	2201      	movs	r2, #1
 8007dca:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8007dcc:	193b      	adds	r3, r7, r4
 8007dce:	2200      	movs	r2, #0
 8007dd0:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007dd2:	193b      	adds	r3, r7, r4
 8007dd4:	0018      	movs	r0, r3
 8007dd6:	f002 ffb7 	bl	800ad48 <HAL_RCCEx_PeriphCLKConfig>
 8007dda:	1e03      	subs	r3, r0, #0
 8007ddc:	d001      	beq.n	8007de2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8007dde:	f7ff f9f5 	bl	80071cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007de2:	4b3e      	ldr	r3, [pc, #248]	@ (8007edc <HAL_UART_MspInit+0x148>)
 8007de4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007de6:	4b3d      	ldr	r3, [pc, #244]	@ (8007edc <HAL_UART_MspInit+0x148>)
 8007de8:	2180      	movs	r1, #128	@ 0x80
 8007dea:	01c9      	lsls	r1, r1, #7
 8007dec:	430a      	orrs	r2, r1
 8007dee:	641a      	str	r2, [r3, #64]	@ 0x40
 8007df0:	4b3a      	ldr	r3, [pc, #232]	@ (8007edc <HAL_UART_MspInit+0x148>)
 8007df2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007df4:	2380      	movs	r3, #128	@ 0x80
 8007df6:	01db      	lsls	r3, r3, #7
 8007df8:	4013      	ands	r3, r2
 8007dfa:	617b      	str	r3, [r7, #20]
 8007dfc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007dfe:	4b37      	ldr	r3, [pc, #220]	@ (8007edc <HAL_UART_MspInit+0x148>)
 8007e00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e02:	4b36      	ldr	r3, [pc, #216]	@ (8007edc <HAL_UART_MspInit+0x148>)
 8007e04:	2104      	movs	r1, #4
 8007e06:	430a      	orrs	r2, r1
 8007e08:	635a      	str	r2, [r3, #52]	@ 0x34
 8007e0a:	4b34      	ldr	r3, [pc, #208]	@ (8007edc <HAL_UART_MspInit+0x148>)
 8007e0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e0e:	2204      	movs	r2, #4
 8007e10:	4013      	ands	r3, r2
 8007e12:	613b      	str	r3, [r7, #16]
 8007e14:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8007e16:	2164      	movs	r1, #100	@ 0x64
 8007e18:	187b      	adds	r3, r7, r1
 8007e1a:	2230      	movs	r2, #48	@ 0x30
 8007e1c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e1e:	187b      	adds	r3, r7, r1
 8007e20:	2202      	movs	r2, #2
 8007e22:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e24:	187b      	adds	r3, r7, r1
 8007e26:	2200      	movs	r2, #0
 8007e28:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e2a:	187b      	adds	r3, r7, r1
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8007e30:	187b      	adds	r3, r7, r1
 8007e32:	2201      	movs	r2, #1
 8007e34:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007e36:	187b      	adds	r3, r7, r1
 8007e38:	4a29      	ldr	r2, [pc, #164]	@ (8007ee0 <HAL_UART_MspInit+0x14c>)
 8007e3a:	0019      	movs	r1, r3
 8007e3c:	0010      	movs	r0, r2
 8007e3e:	f001 fa0f 	bl	8009260 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8007e42:	e044      	b.n	8007ece <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a26      	ldr	r2, [pc, #152]	@ (8007ee4 <HAL_UART_MspInit+0x150>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d13f      	bne.n	8007ece <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8007e4e:	2118      	movs	r1, #24
 8007e50:	187b      	adds	r3, r7, r1
 8007e52:	2202      	movs	r2, #2
 8007e54:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8007e56:	187b      	adds	r3, r7, r1
 8007e58:	2200      	movs	r2, #0
 8007e5a:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007e5c:	187b      	adds	r3, r7, r1
 8007e5e:	0018      	movs	r0, r3
 8007e60:	f002 ff72 	bl	800ad48 <HAL_RCCEx_PeriphCLKConfig>
 8007e64:	1e03      	subs	r3, r0, #0
 8007e66:	d001      	beq.n	8007e6c <HAL_UART_MspInit+0xd8>
      Error_Handler();
 8007e68:	f7ff f9b0 	bl	80071cc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8007e6c:	4b1b      	ldr	r3, [pc, #108]	@ (8007edc <HAL_UART_MspInit+0x148>)
 8007e6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e70:	4b1a      	ldr	r3, [pc, #104]	@ (8007edc <HAL_UART_MspInit+0x148>)
 8007e72:	2180      	movs	r1, #128	@ 0x80
 8007e74:	0289      	lsls	r1, r1, #10
 8007e76:	430a      	orrs	r2, r1
 8007e78:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007e7a:	4b18      	ldr	r3, [pc, #96]	@ (8007edc <HAL_UART_MspInit+0x148>)
 8007e7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e7e:	2380      	movs	r3, #128	@ 0x80
 8007e80:	029b      	lsls	r3, r3, #10
 8007e82:	4013      	ands	r3, r2
 8007e84:	60fb      	str	r3, [r7, #12]
 8007e86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e88:	4b14      	ldr	r3, [pc, #80]	@ (8007edc <HAL_UART_MspInit+0x148>)
 8007e8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e8c:	4b13      	ldr	r3, [pc, #76]	@ (8007edc <HAL_UART_MspInit+0x148>)
 8007e8e:	2101      	movs	r1, #1
 8007e90:	430a      	orrs	r2, r1
 8007e92:	635a      	str	r2, [r3, #52]	@ 0x34
 8007e94:	4b11      	ldr	r3, [pc, #68]	@ (8007edc <HAL_UART_MspInit+0x148>)
 8007e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e98:	2201      	movs	r2, #1
 8007e9a:	4013      	ands	r3, r2
 8007e9c:	60bb      	str	r3, [r7, #8]
 8007e9e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007ea0:	2164      	movs	r1, #100	@ 0x64
 8007ea2:	187b      	adds	r3, r7, r1
 8007ea4:	220c      	movs	r2, #12
 8007ea6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ea8:	187b      	adds	r3, r7, r1
 8007eaa:	2202      	movs	r2, #2
 8007eac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007eae:	187b      	adds	r3, r7, r1
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007eb4:	187b      	adds	r3, r7, r1
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8007eba:	187b      	adds	r3, r7, r1
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ec0:	187a      	adds	r2, r7, r1
 8007ec2:	23a0      	movs	r3, #160	@ 0xa0
 8007ec4:	05db      	lsls	r3, r3, #23
 8007ec6:	0011      	movs	r1, r2
 8007ec8:	0018      	movs	r0, r3
 8007eca:	f001 f9c9 	bl	8009260 <HAL_GPIO_Init>
}
 8007ece:	46c0      	nop			@ (mov r8, r8)
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	b01f      	add	sp, #124	@ 0x7c
 8007ed4:	bd90      	pop	{r4, r7, pc}
 8007ed6:	46c0      	nop			@ (mov r8, r8)
 8007ed8:	40013800 	.word	0x40013800
 8007edc:	40021000 	.word	0x40021000
 8007ee0:	50000800 	.word	0x50000800
 8007ee4:	40004400 	.word	0x40004400

08007ee8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007eec:	46c0      	nop			@ (mov r8, r8)
 8007eee:	e7fd      	b.n	8007eec <NMI_Handler+0x4>

08007ef0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	//drawString(0, 150, "ERROR", WHITE, BLACK, 10, 10);
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007ef4:	46c0      	nop			@ (mov r8, r8)
 8007ef6:	e7fd      	b.n	8007ef4 <HardFault_Handler+0x4>

08007ef8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8007efc:	46c0      	nop			@ (mov r8, r8)
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}

08007f02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007f02:	b580      	push	{r7, lr}
 8007f04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007f06:	46c0      	nop			@ (mov r8, r8)
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}

08007f0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007f10:	f000 fec0 	bl	8008c94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007f14:	46c0      	nop			@ (mov r8, r8)
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}

08007f1a <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8007f1a:	b580      	push	{r7, lr}
 8007f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8007f1e:	2002      	movs	r0, #2
 8007f20:	f001 fb44 	bl	80095ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8007f24:	46c0      	nop			@ (mov r8, r8)
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bd80      	pop	{r7, pc}

08007f2a <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8007f2a:	b580      	push	{r7, lr}
 8007f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8007f2e:	2004      	movs	r0, #4
 8007f30:	f001 fb3c 	bl	80095ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8007f34:	46c0      	nop			@ (mov r8, r8)
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}

08007f3a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8007f3a:	b580      	push	{r7, lr}
 8007f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8007f3e:	2380      	movs	r3, #128	@ 0x80
 8007f40:	011b      	lsls	r3, r3, #4
 8007f42:	0018      	movs	r0, r3
 8007f44:	f001 fb32 	bl	80095ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8007f48:	46c0      	nop			@ (mov r8, r8)
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}

08007f4e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007f4e:	b580      	push	{r7, lr}
 8007f50:	af00      	add	r7, sp, #0
  return 1;
 8007f52:	2301      	movs	r3, #1
}
 8007f54:	0018      	movs	r0, r3
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}

08007f5a <_kill>:

int _kill(int pid, int sig)
{
 8007f5a:	b580      	push	{r7, lr}
 8007f5c:	b082      	sub	sp, #8
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
 8007f62:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007f64:	f006 fee0 	bl	800ed28 <__errno>
 8007f68:	0003      	movs	r3, r0
 8007f6a:	2216      	movs	r2, #22
 8007f6c:	601a      	str	r2, [r3, #0]
  return -1;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	425b      	negs	r3, r3
}
 8007f72:	0018      	movs	r0, r3
 8007f74:	46bd      	mov	sp, r7
 8007f76:	b002      	add	sp, #8
 8007f78:	bd80      	pop	{r7, pc}

08007f7a <_exit>:

void _exit (int status)
{
 8007f7a:	b580      	push	{r7, lr}
 8007f7c:	b082      	sub	sp, #8
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007f82:	2301      	movs	r3, #1
 8007f84:	425a      	negs	r2, r3
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	0011      	movs	r1, r2
 8007f8a:	0018      	movs	r0, r3
 8007f8c:	f7ff ffe5 	bl	8007f5a <_kill>
  while (1) {}    /* Make sure we hang here */
 8007f90:	46c0      	nop			@ (mov r8, r8)
 8007f92:	e7fd      	b.n	8007f90 <_exit+0x16>

08007f94 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b086      	sub	sp, #24
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	60f8      	str	r0, [r7, #12]
 8007f9c:	60b9      	str	r1, [r7, #8]
 8007f9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	617b      	str	r3, [r7, #20]
 8007fa4:	e00a      	b.n	8007fbc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007fa6:	e000      	b.n	8007faa <_read+0x16>
 8007fa8:	bf00      	nop
 8007faa:	0001      	movs	r1, r0
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	1c5a      	adds	r2, r3, #1
 8007fb0:	60ba      	str	r2, [r7, #8]
 8007fb2:	b2ca      	uxtb	r2, r1
 8007fb4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	3301      	adds	r3, #1
 8007fba:	617b      	str	r3, [r7, #20]
 8007fbc:	697a      	ldr	r2, [r7, #20]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	dbf0      	blt.n	8007fa6 <_read+0x12>
  }

  return len;
 8007fc4:	687b      	ldr	r3, [r7, #4]
}
 8007fc6:	0018      	movs	r0, r3
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	b006      	add	sp, #24
 8007fcc:	bd80      	pop	{r7, pc}

08007fce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007fce:	b580      	push	{r7, lr}
 8007fd0:	b086      	sub	sp, #24
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	60f8      	str	r0, [r7, #12]
 8007fd6:	60b9      	str	r1, [r7, #8]
 8007fd8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007fda:	2300      	movs	r3, #0
 8007fdc:	617b      	str	r3, [r7, #20]
 8007fde:	e009      	b.n	8007ff4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	1c5a      	adds	r2, r3, #1
 8007fe4:	60ba      	str	r2, [r7, #8]
 8007fe6:	781b      	ldrb	r3, [r3, #0]
 8007fe8:	0018      	movs	r0, r3
 8007fea:	e000      	b.n	8007fee <_write+0x20>
 8007fec:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	617b      	str	r3, [r7, #20]
 8007ff4:	697a      	ldr	r2, [r7, #20]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	429a      	cmp	r2, r3
 8007ffa:	dbf1      	blt.n	8007fe0 <_write+0x12>
  }
  return len;
 8007ffc:	687b      	ldr	r3, [r7, #4]
}
 8007ffe:	0018      	movs	r0, r3
 8008000:	46bd      	mov	sp, r7
 8008002:	b006      	add	sp, #24
 8008004:	bd80      	pop	{r7, pc}

08008006 <_close>:

int _close(int file)
{
 8008006:	b580      	push	{r7, lr}
 8008008:	b082      	sub	sp, #8
 800800a:	af00      	add	r7, sp, #0
 800800c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800800e:	2301      	movs	r3, #1
 8008010:	425b      	negs	r3, r3
}
 8008012:	0018      	movs	r0, r3
 8008014:	46bd      	mov	sp, r7
 8008016:	b002      	add	sp, #8
 8008018:	bd80      	pop	{r7, pc}

0800801a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800801a:	b580      	push	{r7, lr}
 800801c:	b082      	sub	sp, #8
 800801e:	af00      	add	r7, sp, #0
 8008020:	6078      	str	r0, [r7, #4]
 8008022:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	2280      	movs	r2, #128	@ 0x80
 8008028:	0192      	lsls	r2, r2, #6
 800802a:	605a      	str	r2, [r3, #4]
  return 0;
 800802c:	2300      	movs	r3, #0
}
 800802e:	0018      	movs	r0, r3
 8008030:	46bd      	mov	sp, r7
 8008032:	b002      	add	sp, #8
 8008034:	bd80      	pop	{r7, pc}

08008036 <_isatty>:

int _isatty(int file)
{
 8008036:	b580      	push	{r7, lr}
 8008038:	b082      	sub	sp, #8
 800803a:	af00      	add	r7, sp, #0
 800803c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800803e:	2301      	movs	r3, #1
}
 8008040:	0018      	movs	r0, r3
 8008042:	46bd      	mov	sp, r7
 8008044:	b002      	add	sp, #8
 8008046:	bd80      	pop	{r7, pc}

08008048 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b084      	sub	sp, #16
 800804c:	af00      	add	r7, sp, #0
 800804e:	60f8      	str	r0, [r7, #12]
 8008050:	60b9      	str	r1, [r7, #8]
 8008052:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8008054:	2300      	movs	r3, #0
}
 8008056:	0018      	movs	r0, r3
 8008058:	46bd      	mov	sp, r7
 800805a:	b004      	add	sp, #16
 800805c:	bd80      	pop	{r7, pc}
	...

08008060 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b086      	sub	sp, #24
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008068:	4a14      	ldr	r2, [pc, #80]	@ (80080bc <_sbrk+0x5c>)
 800806a:	4b15      	ldr	r3, [pc, #84]	@ (80080c0 <_sbrk+0x60>)
 800806c:	1ad3      	subs	r3, r2, r3
 800806e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008074:	4b13      	ldr	r3, [pc, #76]	@ (80080c4 <_sbrk+0x64>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d102      	bne.n	8008082 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800807c:	4b11      	ldr	r3, [pc, #68]	@ (80080c4 <_sbrk+0x64>)
 800807e:	4a12      	ldr	r2, [pc, #72]	@ (80080c8 <_sbrk+0x68>)
 8008080:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008082:	4b10      	ldr	r3, [pc, #64]	@ (80080c4 <_sbrk+0x64>)
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	18d3      	adds	r3, r2, r3
 800808a:	693a      	ldr	r2, [r7, #16]
 800808c:	429a      	cmp	r2, r3
 800808e:	d207      	bcs.n	80080a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008090:	f006 fe4a 	bl	800ed28 <__errno>
 8008094:	0003      	movs	r3, r0
 8008096:	220c      	movs	r2, #12
 8008098:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800809a:	2301      	movs	r3, #1
 800809c:	425b      	negs	r3, r3
 800809e:	e009      	b.n	80080b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80080a0:	4b08      	ldr	r3, [pc, #32]	@ (80080c4 <_sbrk+0x64>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80080a6:	4b07      	ldr	r3, [pc, #28]	@ (80080c4 <_sbrk+0x64>)
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	18d2      	adds	r2, r2, r3
 80080ae:	4b05      	ldr	r3, [pc, #20]	@ (80080c4 <_sbrk+0x64>)
 80080b0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80080b2:	68fb      	ldr	r3, [r7, #12]
}
 80080b4:	0018      	movs	r0, r3
 80080b6:	46bd      	mov	sp, r7
 80080b8:	b006      	add	sp, #24
 80080ba:	bd80      	pop	{r7, pc}
 80080bc:	20024000 	.word	0x20024000
 80080c0:	00000400 	.word	0x00000400
 80080c4:	20003f64 	.word	0x20003f64
 80080c8:	200040d8 	.word	0x200040d8

080080cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80080d0:	46c0      	nop			@ (mov r8, r8)
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}

080080d6 <json_getValue>:
static inline char const* json_getValue( json_t const* property ) {
 80080d6:	b580      	push	{r7, lr}
 80080d8:	b082      	sub	sp, #8
 80080da:	af00      	add	r7, sp, #0
 80080dc:	6078      	str	r0, [r7, #4]
    return property->u.value;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	689b      	ldr	r3, [r3, #8]
}
 80080e2:	0018      	movs	r0, r3
 80080e4:	46bd      	mov	sp, r7
 80080e6:	b002      	add	sp, #8
 80080e8:	bd80      	pop	{r7, pc}

080080ea <json_getType>:
static inline jsonType_t json_getType( json_t const* json ) {
 80080ea:	b580      	push	{r7, lr}
 80080ec:	b082      	sub	sp, #8
 80080ee:	af00      	add	r7, sp, #0
 80080f0:	6078      	str	r0, [r7, #4]
    return json->type;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	7c1b      	ldrb	r3, [r3, #16]
}
 80080f6:	0018      	movs	r0, r3
 80080f8:	46bd      	mov	sp, r7
 80080fa:	b002      	add	sp, #8
 80080fc:	bd80      	pop	{r7, pc}

080080fe <json_getProperty>:
    unsigned int nextFree;  /**< The index of the next free json property. */
    jsonPool_t pool;
} jsonStaticPool_t;

/* Search a property by its name in a JSON object. */
json_t const* json_getProperty( json_t const* obj, char const* property ) {
 80080fe:	b580      	push	{r7, lr}
 8008100:	b084      	sub	sp, #16
 8008102:	af00      	add	r7, sp, #0
 8008104:	6078      	str	r0, [r7, #4]
 8008106:	6039      	str	r1, [r7, #0]
    json_t const* sibling;
    for( sibling = obj->u.c.child; sibling; sibling = sibling->sibling )
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	689b      	ldr	r3, [r3, #8]
 800810c:	60fb      	str	r3, [r7, #12]
 800810e:	e011      	b.n	8008134 <json_getProperty+0x36>
        if ( sibling->name && !strcmp( sibling->name, property ) )
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d00a      	beq.n	800812e <json_getProperty+0x30>
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	683a      	ldr	r2, [r7, #0]
 800811e:	0011      	movs	r1, r2
 8008120:	0018      	movs	r0, r3
 8008122:	f7f7 fff1 	bl	8000108 <strcmp>
 8008126:	1e03      	subs	r3, r0, #0
 8008128:	d101      	bne.n	800812e <json_getProperty+0x30>
            return sibling;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	e006      	b.n	800813c <json_getProperty+0x3e>
    for( sibling = obj->u.c.child; sibling; sibling = sibling->sibling )
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	60fb      	str	r3, [r7, #12]
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d1ea      	bne.n	8008110 <json_getProperty+0x12>
    return 0;
 800813a:	2300      	movs	r3, #0
}
 800813c:	0018      	movs	r0, r3
 800813e:	46bd      	mov	sp, r7
 8008140:	b004      	add	sp, #16
 8008142:	bd80      	pop	{r7, pc}

08008144 <json_getPropertyValue>:

/* Search a property by its name in a JSON object and return its value. */
char const* json_getPropertyValue( json_t const* obj, char const* property ) {
 8008144:	b5b0      	push	{r4, r5, r7, lr}
 8008146:	b084      	sub	sp, #16
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
 800814c:	6039      	str	r1, [r7, #0]
	json_t const* field = json_getProperty( obj, property );
 800814e:	683a      	ldr	r2, [r7, #0]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	0011      	movs	r1, r2
 8008154:	0018      	movs	r0, r3
 8008156:	f7ff ffd2 	bl	80080fe <json_getProperty>
 800815a:	0003      	movs	r3, r0
 800815c:	60fb      	str	r3, [r7, #12]
	if ( !field ) return 0;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d101      	bne.n	8008168 <json_getPropertyValue+0x24>
 8008164:	2300      	movs	r3, #0
 8008166:	e012      	b.n	800818e <json_getPropertyValue+0x4a>
        jsonType_t type = json_getType( field );
 8008168:	250b      	movs	r5, #11
 800816a:	197c      	adds	r4, r7, r5
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	0018      	movs	r0, r3
 8008170:	f7ff ffbb 	bl	80080ea <json_getType>
 8008174:	0003      	movs	r3, r0
 8008176:	7023      	strb	r3, [r4, #0]
        if ( JSON_ARRAY >= type ) return 0;
 8008178:	197b      	adds	r3, r7, r5
 800817a:	781b      	ldrb	r3, [r3, #0]
 800817c:	2b01      	cmp	r3, #1
 800817e:	d801      	bhi.n	8008184 <json_getPropertyValue+0x40>
 8008180:	2300      	movs	r3, #0
 8008182:	e004      	b.n	800818e <json_getPropertyValue+0x4a>
	return json_getValue( field );
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	0018      	movs	r0, r3
 8008188:	f7ff ffa5 	bl	80080d6 <json_getValue>
 800818c:	0003      	movs	r3, r0
}
 800818e:	0018      	movs	r0, r3
 8008190:	46bd      	mov	sp, r7
 8008192:	b004      	add	sp, #16
 8008194:	bdb0      	pop	{r4, r5, r7, pc}

08008196 <json_createWithPool>:
static char* objValue( char* ptr, json_t* obj, jsonPool_t* pool );
static char* setToNull( char* ch );
static bool isEndOfPrimitive( char ch );

/* Parse a string to get a json. */
json_t const* json_createWithPool( char *str, jsonPool_t *pool ) {
 8008196:	b580      	push	{r7, lr}
 8008198:	b084      	sub	sp, #16
 800819a:	af00      	add	r7, sp, #0
 800819c:	6078      	str	r0, [r7, #4]
 800819e:	6039      	str	r1, [r7, #0]
    char* ptr = goBlank( str );
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	0018      	movs	r0, r3
 80081a4:	f000 fc66 	bl	8008a74 <goBlank>
 80081a8:	0003      	movs	r3, r0
 80081aa:	60fb      	str	r3, [r7, #12]
    if ( !ptr || (*ptr != '{' && *ptr != '[') ) return 0;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d007      	beq.n	80081c2 <json_createWithPool+0x2c>
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	781b      	ldrb	r3, [r3, #0]
 80081b6:	2b7b      	cmp	r3, #123	@ 0x7b
 80081b8:	d005      	beq.n	80081c6 <json_createWithPool+0x30>
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	2b5b      	cmp	r3, #91	@ 0x5b
 80081c0:	d001      	beq.n	80081c6 <json_createWithPool+0x30>
 80081c2:	2300      	movs	r3, #0
 80081c4:	e01d      	b.n	8008202 <json_createWithPool+0x6c>
    json_t* obj = pool->init( pool );
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	683a      	ldr	r2, [r7, #0]
 80081cc:	0010      	movs	r0, r2
 80081ce:	4798      	blx	r3
 80081d0:	0003      	movs	r3, r0
 80081d2:	60bb      	str	r3, [r7, #8]
    obj->name    = 0;
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	2200      	movs	r2, #0
 80081d8:	605a      	str	r2, [r3, #4]
    obj->sibling = 0;
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	2200      	movs	r2, #0
 80081de:	601a      	str	r2, [r3, #0]
    obj->u.c.child = 0;
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	2200      	movs	r2, #0
 80081e4:	609a      	str	r2, [r3, #8]
    ptr = objValue( ptr, obj, pool );
 80081e6:	683a      	ldr	r2, [r7, #0]
 80081e8:	68b9      	ldr	r1, [r7, #8]
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	0018      	movs	r0, r3
 80081ee:	f000 faeb 	bl	80087c8 <objValue>
 80081f2:	0003      	movs	r3, r0
 80081f4:	60fb      	str	r3, [r7, #12]
    if ( !ptr ) return 0;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d101      	bne.n	8008200 <json_createWithPool+0x6a>
 80081fc:	2300      	movs	r3, #0
 80081fe:	e000      	b.n	8008202 <json_createWithPool+0x6c>
    return obj;
 8008200:	68bb      	ldr	r3, [r7, #8]
}
 8008202:	0018      	movs	r0, r3
 8008204:	46bd      	mov	sp, r7
 8008206:	b004      	add	sp, #16
 8008208:	bd80      	pop	{r7, pc}
	...

0800820c <json_create>:

/* Parse a string to get a json. */
json_t const* json_create( char* str, json_t mem[], unsigned int qty ) {
 800820c:	b580      	push	{r7, lr}
 800820e:	b08a      	sub	sp, #40	@ 0x28
 8008210:	af00      	add	r7, sp, #0
 8008212:	60f8      	str	r0, [r7, #12]
 8008214:	60b9      	str	r1, [r7, #8]
 8008216:	607a      	str	r2, [r7, #4]
    jsonStaticPool_t spool;
    spool.mem = mem;
 8008218:	2114      	movs	r1, #20
 800821a:	187b      	adds	r3, r7, r1
 800821c:	68ba      	ldr	r2, [r7, #8]
 800821e:	601a      	str	r2, [r3, #0]
    spool.qty = qty;
 8008220:	187b      	adds	r3, r7, r1
 8008222:	687a      	ldr	r2, [r7, #4]
 8008224:	605a      	str	r2, [r3, #4]
    spool.pool.init = poolInit;
 8008226:	187b      	adds	r3, r7, r1
 8008228:	4a08      	ldr	r2, [pc, #32]	@ (800824c <json_create+0x40>)
 800822a:	60da      	str	r2, [r3, #12]
    spool.pool.alloc = poolAlloc;
 800822c:	187b      	adds	r3, r7, r1
 800822e:	4a08      	ldr	r2, [pc, #32]	@ (8008250 <json_create+0x44>)
 8008230:	611a      	str	r2, [r3, #16]
    return json_createWithPool( str, &spool.pool );
 8008232:	187b      	adds	r3, r7, r1
 8008234:	330c      	adds	r3, #12
 8008236:	001a      	movs	r2, r3
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	0011      	movs	r1, r2
 800823c:	0018      	movs	r0, r3
 800823e:	f7ff ffaa 	bl	8008196 <json_createWithPool>
 8008242:	0003      	movs	r3, r0
}
 8008244:	0018      	movs	r0, r3
 8008246:	46bd      	mov	sp, r7
 8008248:	b00a      	add	sp, #40	@ 0x28
 800824a:	bd80      	pop	{r7, pc}
 800824c:	0800899d 	.word	0x0800899d
 8008250:	080089bd 	.word	0x080089bd

08008254 <getEscape>:

/** Get a special character with its escape character. Examples:
  * 'b' -> '\\b', 'n' -> '\\n', 't' -> '\\t'
  * @param ch The escape character.
  * @retval  The character code. */
static char getEscape( char ch ) {
 8008254:	b580      	push	{r7, lr}
 8008256:	b084      	sub	sp, #16
 8008258:	af00      	add	r7, sp, #0
 800825a:	0002      	movs	r2, r0
 800825c:	1dfb      	adds	r3, r7, #7
 800825e:	701a      	strb	r2, [r3, #0]
        { '/',  '/'  }, { 'b',  '\b' },
        { 'f',  '\f' }, { 'n',  '\n' },
        { 'r',  '\r' }, { 't',  '\t' },
    };
    unsigned int i;
    for( i = 0; i < sizeof pair / sizeof *pair; ++i )
 8008260:	2300      	movs	r3, #0
 8008262:	60fb      	str	r3, [r7, #12]
 8008264:	e011      	b.n	800828a <getEscape+0x36>
        if ( pair[i].ch == ch )
 8008266:	4b0d      	ldr	r3, [pc, #52]	@ (800829c <getEscape+0x48>)
 8008268:	68fa      	ldr	r2, [r7, #12]
 800826a:	0052      	lsls	r2, r2, #1
 800826c:	5cd3      	ldrb	r3, [r2, r3]
 800826e:	1dfa      	adds	r2, r7, #7
 8008270:	7812      	ldrb	r2, [r2, #0]
 8008272:	429a      	cmp	r2, r3
 8008274:	d106      	bne.n	8008284 <getEscape+0x30>
            return pair[i].code;
 8008276:	4a09      	ldr	r2, [pc, #36]	@ (800829c <getEscape+0x48>)
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	005b      	lsls	r3, r3, #1
 800827c:	18d3      	adds	r3, r2, r3
 800827e:	3301      	adds	r3, #1
 8008280:	781b      	ldrb	r3, [r3, #0]
 8008282:	e006      	b.n	8008292 <getEscape+0x3e>
    for( i = 0; i < sizeof pair / sizeof *pair; ++i )
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	3301      	adds	r3, #1
 8008288:	60fb      	str	r3, [r7, #12]
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2b07      	cmp	r3, #7
 800828e:	d9ea      	bls.n	8008266 <getEscape+0x12>
    return '\0';
 8008290:	2300      	movs	r3, #0
}
 8008292:	0018      	movs	r0, r3
 8008294:	46bd      	mov	sp, r7
 8008296:	b004      	add	sp, #16
 8008298:	bd80      	pop	{r7, pc}
 800829a:	46c0      	nop			@ (mov r8, r8)
 800829c:	08011de8 	.word	0x08011de8

080082a0 <getCharFromUnicode>:

/** Parse 4 characters.
  * @param str Pointer to  first digit.
  * @retval '?' If the four characters are hexadecimal digits.
  * @retval '\0' In other cases. */
static unsigned char getCharFromUnicode( unsigned char const* str ) {
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b084      	sub	sp, #16
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
    unsigned int i;
    for( i = 0; i < 4; ++i )
 80082a8:	2300      	movs	r3, #0
 80082aa:	60fb      	str	r3, [r7, #12]
 80082ac:	e010      	b.n	80082d0 <getCharFromUnicode+0x30>
        if ( !isxdigit( str[i] ) )
 80082ae:	687a      	ldr	r2, [r7, #4]
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	18d3      	adds	r3, r2, r3
 80082b4:	781b      	ldrb	r3, [r3, #0]
 80082b6:	1c5a      	adds	r2, r3, #1
 80082b8:	4b09      	ldr	r3, [pc, #36]	@ (80082e0 <getCharFromUnicode+0x40>)
 80082ba:	18d3      	adds	r3, r2, r3
 80082bc:	781b      	ldrb	r3, [r3, #0]
 80082be:	001a      	movs	r2, r3
 80082c0:	2344      	movs	r3, #68	@ 0x44
 80082c2:	4013      	ands	r3, r2
 80082c4:	d101      	bne.n	80082ca <getCharFromUnicode+0x2a>
            return '\0';
 80082c6:	2300      	movs	r3, #0
 80082c8:	e006      	b.n	80082d8 <getCharFromUnicode+0x38>
    for( i = 0; i < 4; ++i )
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	3301      	adds	r3, #1
 80082ce:	60fb      	str	r3, [r7, #12]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2b03      	cmp	r3, #3
 80082d4:	d9eb      	bls.n	80082ae <getCharFromUnicode+0xe>
    return '?';
 80082d6:	233f      	movs	r3, #63	@ 0x3f
}
 80082d8:	0018      	movs	r0, r3
 80082da:	46bd      	mov	sp, r7
 80082dc:	b004      	add	sp, #16
 80082de:	bd80      	pop	{r7, pc}
 80082e0:	08012058 	.word	0x08012058

080082e4 <parseString>:
/** Parse a string and replace the scape characters by their meaning characters.
  * This parser stops when finds the character '\"'. Then replaces '\"' by '\0'.
  * @param str Pointer to first character.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* parseString( char* str ) {
 80082e4:	b5b0      	push	{r4, r5, r7, lr}
 80082e6:	b086      	sub	sp, #24
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
    unsigned char* head = (unsigned char*)str;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	617b      	str	r3, [r7, #20]
    unsigned char* tail = (unsigned char*)str;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	613b      	str	r3, [r7, #16]
    for( ; *head; ++head, ++tail ) {
 80082f4:	e04f      	b.n	8008396 <parseString+0xb2>
        if ( *head == '\"' ) {
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	781b      	ldrb	r3, [r3, #0]
 80082fa:	2b22      	cmp	r3, #34	@ 0x22
 80082fc:	d107      	bne.n	800830e <parseString+0x2a>
            *tail = '\0';
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	2200      	movs	r2, #0
 8008302:	701a      	strb	r2, [r3, #0]
            return (char*)++head;
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	3301      	adds	r3, #1
 8008308:	617b      	str	r3, [r7, #20]
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	e048      	b.n	80083a0 <parseString+0xbc>
        }
        if ( *head == '\\' ) {
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	781b      	ldrb	r3, [r3, #0]
 8008312:	2b5c      	cmp	r3, #92	@ 0x5c
 8008314:	d135      	bne.n	8008382 <parseString+0x9e>
            if ( *++head == 'u' ) {
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	3301      	adds	r3, #1
 800831a:	617b      	str	r3, [r7, #20]
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	781b      	ldrb	r3, [r3, #0]
 8008320:	2b75      	cmp	r3, #117	@ 0x75
 8008322:	d119      	bne.n	8008358 <parseString+0x74>
                char const ch = getCharFromUnicode( ++head );
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	3301      	adds	r3, #1
 8008328:	617b      	str	r3, [r7, #20]
 800832a:	250e      	movs	r5, #14
 800832c:	197c      	adds	r4, r7, r5
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	0018      	movs	r0, r3
 8008332:	f7ff ffb5 	bl	80082a0 <getCharFromUnicode>
 8008336:	0003      	movs	r3, r0
 8008338:	7023      	strb	r3, [r4, #0]
                if ( ch == '\0' ) return 0;
 800833a:	197b      	adds	r3, r7, r5
 800833c:	781b      	ldrb	r3, [r3, #0]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d101      	bne.n	8008346 <parseString+0x62>
 8008342:	2300      	movs	r3, #0
 8008344:	e02c      	b.n	80083a0 <parseString+0xbc>
                *tail = ch;
 8008346:	693b      	ldr	r3, [r7, #16]
 8008348:	220e      	movs	r2, #14
 800834a:	18ba      	adds	r2, r7, r2
 800834c:	7812      	ldrb	r2, [r2, #0]
 800834e:	701a      	strb	r2, [r3, #0]
                head += 3;
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	3303      	adds	r3, #3
 8008354:	617b      	str	r3, [r7, #20]
 8008356:	e018      	b.n	800838a <parseString+0xa6>
            }
            else {
                char const esc = getEscape( *head );
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	250f      	movs	r5, #15
 800835e:	197c      	adds	r4, r7, r5
 8008360:	0018      	movs	r0, r3
 8008362:	f7ff ff77 	bl	8008254 <getEscape>
 8008366:	0003      	movs	r3, r0
 8008368:	7023      	strb	r3, [r4, #0]
                if ( esc == '\0' ) return 0;
 800836a:	197b      	adds	r3, r7, r5
 800836c:	781b      	ldrb	r3, [r3, #0]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d101      	bne.n	8008376 <parseString+0x92>
 8008372:	2300      	movs	r3, #0
 8008374:	e014      	b.n	80083a0 <parseString+0xbc>
                *tail = esc;
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	220f      	movs	r2, #15
 800837a:	18ba      	adds	r2, r7, r2
 800837c:	7812      	ldrb	r2, [r2, #0]
 800837e:	701a      	strb	r2, [r3, #0]
 8008380:	e003      	b.n	800838a <parseString+0xa6>
            }
        }
        else *tail = *head;
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	781a      	ldrb	r2, [r3, #0]
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	701a      	strb	r2, [r3, #0]
    for( ; *head; ++head, ++tail ) {
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	3301      	adds	r3, #1
 800838e:	617b      	str	r3, [r7, #20]
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	3301      	adds	r3, #1
 8008394:	613b      	str	r3, [r7, #16]
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	781b      	ldrb	r3, [r3, #0]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d1ab      	bne.n	80082f6 <parseString+0x12>
    }
    return 0;
 800839e:	2300      	movs	r3, #0
}
 80083a0:	0018      	movs	r0, r3
 80083a2:	46bd      	mov	sp, r7
 80083a4:	b006      	add	sp, #24
 80083a6:	bdb0      	pop	{r4, r5, r7, pc}

080083a8 <propertyName>:
/** Parse a string to get the name of a property.
  * @param ptr Pointer to first character.
  * @param property The property to assign the name.
  * @retval Pointer to first of property value. If success.
  * @retval Null pointer if any error occur. */
static char* propertyName( char* ptr, json_t* property ) {
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b082      	sub	sp, #8
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
 80083b0:	6039      	str	r1, [r7, #0]
    property->name = ++ptr;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	3301      	adds	r3, #1
 80083b6:	607b      	str	r3, [r7, #4]
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	687a      	ldr	r2, [r7, #4]
 80083bc:	605a      	str	r2, [r3, #4]
    ptr = parseString( ptr );
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	0018      	movs	r0, r3
 80083c2:	f7ff ff8f 	bl	80082e4 <parseString>
 80083c6:	0003      	movs	r3, r0
 80083c8:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d101      	bne.n	80083d4 <propertyName+0x2c>
 80083d0:	2300      	movs	r3, #0
 80083d2:	e017      	b.n	8008404 <propertyName+0x5c>
    ptr = goBlank( ptr );
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	0018      	movs	r0, r3
 80083d8:	f000 fb4c 	bl	8008a74 <goBlank>
 80083dc:	0003      	movs	r3, r0
 80083de:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d101      	bne.n	80083ea <propertyName+0x42>
 80083e6:	2300      	movs	r3, #0
 80083e8:	e00c      	b.n	8008404 <propertyName+0x5c>
    if ( *ptr++ != ':' ) return 0;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	1c5a      	adds	r2, r3, #1
 80083ee:	607a      	str	r2, [r7, #4]
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	2b3a      	cmp	r3, #58	@ 0x3a
 80083f4:	d001      	beq.n	80083fa <propertyName+0x52>
 80083f6:	2300      	movs	r3, #0
 80083f8:	e004      	b.n	8008404 <propertyName+0x5c>
    return goBlank( ptr );
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	0018      	movs	r0, r3
 80083fe:	f000 fb39 	bl	8008a74 <goBlank>
 8008402:	0003      	movs	r3, r0
}
 8008404:	0018      	movs	r0, r3
 8008406:	46bd      	mov	sp, r7
 8008408:	b002      	add	sp, #8
 800840a:	bd80      	pop	{r7, pc}

0800840c <textValue>:
/** Parse a string to get the value of a property when its type is JSON_TEXT.
  * @param ptr Pointer to first character ('\"').
  * @param property The property to assign the name.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* textValue( char* ptr, json_t* property ) {
 800840c:	b580      	push	{r7, lr}
 800840e:	b082      	sub	sp, #8
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
 8008414:	6039      	str	r1, [r7, #0]
    ++property->u.value;
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	689b      	ldr	r3, [r3, #8]
 800841a:	1c5a      	adds	r2, r3, #1
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	609a      	str	r2, [r3, #8]
    ptr = parseString( ++ptr );
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	3301      	adds	r3, #1
 8008424:	607b      	str	r3, [r7, #4]
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	0018      	movs	r0, r3
 800842a:	f7ff ff5b 	bl	80082e4 <parseString>
 800842e:	0003      	movs	r3, r0
 8008430:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d101      	bne.n	800843c <textValue+0x30>
 8008438:	2300      	movs	r3, #0
 800843a:	e003      	b.n	8008444 <textValue+0x38>
    property->type = JSON_TEXT;
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	2202      	movs	r2, #2
 8008440:	741a      	strb	r2, [r3, #16]
    return ptr;
 8008442:	687b      	ldr	r3, [r7, #4]
}
 8008444:	0018      	movs	r0, r3
 8008446:	46bd      	mov	sp, r7
 8008448:	b002      	add	sp, #8
 800844a:	bd80      	pop	{r7, pc}

0800844c <checkStr>:
/** Compare two strings until get the null character in the second one.
  * @param ptr sub string
  * @param str main string
  * @retval Pointer to next character.
  * @retval Null pointer if any error occur. */
static char* checkStr( char* ptr, char const* str ) {
 800844c:	b580      	push	{r7, lr}
 800844e:	b082      	sub	sp, #8
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	6039      	str	r1, [r7, #0]
    while( *str )
 8008456:	e00b      	b.n	8008470 <checkStr+0x24>
        if ( *ptr++ != *str++ )
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	1c5a      	adds	r2, r3, #1
 800845c:	607a      	str	r2, [r7, #4]
 800845e:	781a      	ldrb	r2, [r3, #0]
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	1c59      	adds	r1, r3, #1
 8008464:	6039      	str	r1, [r7, #0]
 8008466:	781b      	ldrb	r3, [r3, #0]
 8008468:	429a      	cmp	r2, r3
 800846a:	d001      	beq.n	8008470 <checkStr+0x24>
            return 0;
 800846c:	2300      	movs	r3, #0
 800846e:	e004      	b.n	800847a <checkStr+0x2e>
    while( *str )
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	781b      	ldrb	r3, [r3, #0]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d1ef      	bne.n	8008458 <checkStr+0xc>
    return ptr;
 8008478:	687b      	ldr	r3, [r7, #4]
}
 800847a:	0018      	movs	r0, r3
 800847c:	46bd      	mov	sp, r7
 800847e:	b002      	add	sp, #8
 8008480:	bd80      	pop	{r7, pc}

08008482 <primitiveValue>:
  * @param property Property handler to set the value and the type, (true, false or null).
  * @param value String with the primitive literal.
  * @param type The code of the type. ( JSON_BOOLEAN or JSON_NULL )
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* primitiveValue( char* ptr, json_t* property, char const* value, jsonType_t type ) {
 8008482:	b580      	push	{r7, lr}
 8008484:	b084      	sub	sp, #16
 8008486:	af00      	add	r7, sp, #0
 8008488:	60f8      	str	r0, [r7, #12]
 800848a:	60b9      	str	r1, [r7, #8]
 800848c:	607a      	str	r2, [r7, #4]
 800848e:	001a      	movs	r2, r3
 8008490:	1cfb      	adds	r3, r7, #3
 8008492:	701a      	strb	r2, [r3, #0]
    ptr = checkStr( ptr, value );
 8008494:	687a      	ldr	r2, [r7, #4]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	0011      	movs	r1, r2
 800849a:	0018      	movs	r0, r3
 800849c:	f7ff ffd6 	bl	800844c <checkStr>
 80084a0:	0003      	movs	r3, r0
 80084a2:	60fb      	str	r3, [r7, #12]
    if ( !ptr || !isEndOfPrimitive( *ptr ) ) return 0;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d00b      	beq.n	80084c2 <primitiveValue+0x40>
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	781b      	ldrb	r3, [r3, #0]
 80084ae:	0018      	movs	r0, r3
 80084b0:	f000 fb30 	bl	8008b14 <isEndOfPrimitive>
 80084b4:	0003      	movs	r3, r0
 80084b6:	001a      	movs	r2, r3
 80084b8:	2301      	movs	r3, #1
 80084ba:	4053      	eors	r3, r2
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d001      	beq.n	80084c6 <primitiveValue+0x44>
 80084c2:	2300      	movs	r3, #0
 80084c4:	e00a      	b.n	80084dc <primitiveValue+0x5a>
    ptr = setToNull( ptr );
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	0018      	movs	r0, r3
 80084ca:	f000 fb05 	bl	8008ad8 <setToNull>
 80084ce:	0003      	movs	r3, r0
 80084d0:	60fb      	str	r3, [r7, #12]
    property->type = type;
 80084d2:	68bb      	ldr	r3, [r7, #8]
 80084d4:	1cfa      	adds	r2, r7, #3
 80084d6:	7812      	ldrb	r2, [r2, #0]
 80084d8:	741a      	strb	r2, [r3, #16]
    return ptr;
 80084da:	68fb      	ldr	r3, [r7, #12]
}
 80084dc:	0018      	movs	r0, r3
 80084de:	46bd      	mov	sp, r7
 80084e0:	b004      	add	sp, #16
 80084e2:	bd80      	pop	{r7, pc}

080084e4 <trueValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* trueValue( char* ptr, json_t* property ) {
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b082      	sub	sp, #8
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "true", JSON_BOOLEAN );
 80084ee:	4a05      	ldr	r2, [pc, #20]	@ (8008504 <trueValue+0x20>)
 80084f0:	6839      	ldr	r1, [r7, #0]
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	2303      	movs	r3, #3
 80084f6:	f7ff ffc4 	bl	8008482 <primitiveValue>
 80084fa:	0003      	movs	r3, r0
}
 80084fc:	0018      	movs	r0, r3
 80084fe:	46bd      	mov	sp, r7
 8008500:	b002      	add	sp, #8
 8008502:	bd80      	pop	{r7, pc}
 8008504:	080115d4 	.word	0x080115d4

08008508 <falseValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* falseValue( char* ptr, json_t* property ) {
 8008508:	b580      	push	{r7, lr}
 800850a:	b082      	sub	sp, #8
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "false", JSON_BOOLEAN );
 8008512:	4a05      	ldr	r2, [pc, #20]	@ (8008528 <falseValue+0x20>)
 8008514:	6839      	ldr	r1, [r7, #0]
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	2303      	movs	r3, #3
 800851a:	f7ff ffb2 	bl	8008482 <primitiveValue>
 800851e:	0003      	movs	r3, r0
}
 8008520:	0018      	movs	r0, r3
 8008522:	46bd      	mov	sp, r7
 8008524:	b002      	add	sp, #8
 8008526:	bd80      	pop	{r7, pc}
 8008528:	080115dc 	.word	0x080115dc

0800852c <nullValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* nullValue( char* ptr, json_t* property ) {
 800852c:	b580      	push	{r7, lr}
 800852e:	b082      	sub	sp, #8
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "null", JSON_NULL );
 8008536:	4a05      	ldr	r2, [pc, #20]	@ (800854c <nullValue+0x20>)
 8008538:	6839      	ldr	r1, [r7, #0]
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	2306      	movs	r3, #6
 800853e:	f7ff ffa0 	bl	8008482 <primitiveValue>
 8008542:	0003      	movs	r3, r0
}
 8008544:	0018      	movs	r0, r3
 8008546:	46bd      	mov	sp, r7
 8008548:	b002      	add	sp, #8
 800854a:	bd80      	pop	{r7, pc}
 800854c:	080115e4 	.word	0x080115e4

08008550 <expValue>:

/** Analyze the exponential part of a real number.
  * @param ptr Pointer to first character.
  * @retval Pointer to first non numerical after the string. If success.
  * @retval Null pointer if any error occur. */
static char* expValue( char* ptr ) {
 8008550:	b580      	push	{r7, lr}
 8008552:	b082      	sub	sp, #8
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
    if ( *ptr == '-' || *ptr == '+' ) ++ptr;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	2b2d      	cmp	r3, #45	@ 0x2d
 800855e:	d003      	beq.n	8008568 <expValue+0x18>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	781b      	ldrb	r3, [r3, #0]
 8008564:	2b2b      	cmp	r3, #43	@ 0x2b
 8008566:	d102      	bne.n	800856e <expValue+0x1e>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	3301      	adds	r3, #1
 800856c:	607b      	str	r3, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	781b      	ldrb	r3, [r3, #0]
 8008572:	1c5a      	adds	r2, r3, #1
 8008574:	4b0b      	ldr	r3, [pc, #44]	@ (80085a4 <expValue+0x54>)
 8008576:	18d3      	adds	r3, r2, r3
 8008578:	781b      	ldrb	r3, [r3, #0]
 800857a:	001a      	movs	r2, r3
 800857c:	2304      	movs	r3, #4
 800857e:	4013      	ands	r3, r2
 8008580:	d101      	bne.n	8008586 <expValue+0x36>
 8008582:	2300      	movs	r3, #0
 8008584:	e009      	b.n	800859a <expValue+0x4a>
    ptr = goNum( ++ptr );
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	3301      	adds	r3, #1
 800858a:	607b      	str	r3, [r7, #4]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	0018      	movs	r0, r3
 8008590:	f000 fa82 	bl	8008a98 <goNum>
 8008594:	0003      	movs	r3, r0
 8008596:	607b      	str	r3, [r7, #4]
    return ptr;
 8008598:	687b      	ldr	r3, [r7, #4]
}
 800859a:	0018      	movs	r0, r3
 800859c:	46bd      	mov	sp, r7
 800859e:	b002      	add	sp, #8
 80085a0:	bd80      	pop	{r7, pc}
 80085a2:	46c0      	nop			@ (mov r8, r8)
 80085a4:	08012058 	.word	0x08012058

080085a8 <fraqValue>:

/** Analyze the decimal part of a real number.
  * @param ptr Pointer to first character.
  * @retval Pointer to first non numerical after the string. If success.
  * @retval Null pointer if any error occur. */
static char* fraqValue( char* ptr ) {
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b082      	sub	sp, #8
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	781b      	ldrb	r3, [r3, #0]
 80085b4:	1c5a      	adds	r2, r3, #1
 80085b6:	4b0e      	ldr	r3, [pc, #56]	@ (80085f0 <fraqValue+0x48>)
 80085b8:	18d3      	adds	r3, r2, r3
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	001a      	movs	r2, r3
 80085be:	2304      	movs	r3, #4
 80085c0:	4013      	ands	r3, r2
 80085c2:	d101      	bne.n	80085c8 <fraqValue+0x20>
 80085c4:	2300      	movs	r3, #0
 80085c6:	e00e      	b.n	80085e6 <fraqValue+0x3e>
    ptr = goNum( ++ptr );
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	3301      	adds	r3, #1
 80085cc:	607b      	str	r3, [r7, #4]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	0018      	movs	r0, r3
 80085d2:	f000 fa61 	bl	8008a98 <goNum>
 80085d6:	0003      	movs	r3, r0
 80085d8:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d101      	bne.n	80085e4 <fraqValue+0x3c>
 80085e0:	2300      	movs	r3, #0
 80085e2:	e000      	b.n	80085e6 <fraqValue+0x3e>
    return ptr;
 80085e4:	687b      	ldr	r3, [r7, #4]
}
 80085e6:	0018      	movs	r0, r3
 80085e8:	46bd      	mov	sp, r7
 80085ea:	b002      	add	sp, #8
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	46c0      	nop			@ (mov r8, r8)
 80085f0:	08012058 	.word	0x08012058

080085f4 <numValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type: JSON_REAL or JSON_INTEGER.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* numValue( char* ptr, json_t* property ) {
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b088      	sub	sp, #32
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	6039      	str	r1, [r7, #0]
    if ( *ptr == '-' ) ++ptr;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	781b      	ldrb	r3, [r3, #0]
 8008602:	2b2d      	cmp	r3, #45	@ 0x2d
 8008604:	d102      	bne.n	800860c <numValue+0x18>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	3301      	adds	r3, #1
 800860a:	607b      	str	r3, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	1c5a      	adds	r2, r3, #1
 8008612:	4b5b      	ldr	r3, [pc, #364]	@ (8008780 <numValue+0x18c>)
 8008614:	18d3      	adds	r3, r2, r3
 8008616:	781b      	ldrb	r3, [r3, #0]
 8008618:	001a      	movs	r2, r3
 800861a:	2304      	movs	r3, #4
 800861c:	4013      	ands	r3, r2
 800861e:	d101      	bne.n	8008624 <numValue+0x30>
 8008620:	2300      	movs	r3, #0
 8008622:	e0a8      	b.n	8008776 <numValue+0x182>
    if ( *ptr != '0' ) {
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	781b      	ldrb	r3, [r3, #0]
 8008628:	2b30      	cmp	r3, #48	@ 0x30
 800862a:	d00a      	beq.n	8008642 <numValue+0x4e>
        ptr = goNum( ptr );
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	0018      	movs	r0, r3
 8008630:	f000 fa32 	bl	8008a98 <goNum>
 8008634:	0003      	movs	r3, r0
 8008636:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d110      	bne.n	8008660 <numValue+0x6c>
 800863e:	2300      	movs	r3, #0
 8008640:	e099      	b.n	8008776 <numValue+0x182>
    }
    else if ( isdigit( (int)(*++ptr) ) ) return 0;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	3301      	adds	r3, #1
 8008646:	607b      	str	r3, [r7, #4]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	1c5a      	adds	r2, r3, #1
 800864e:	4b4c      	ldr	r3, [pc, #304]	@ (8008780 <numValue+0x18c>)
 8008650:	18d3      	adds	r3, r2, r3
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	001a      	movs	r2, r3
 8008656:	2304      	movs	r3, #4
 8008658:	4013      	ands	r3, r2
 800865a:	d001      	beq.n	8008660 <numValue+0x6c>
 800865c:	2300      	movs	r3, #0
 800865e:	e08a      	b.n	8008776 <numValue+0x182>
    property->type = JSON_INTEGER;
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	2204      	movs	r2, #4
 8008664:	741a      	strb	r2, [r3, #16]
    if ( *ptr == '.' ) {
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	781b      	ldrb	r3, [r3, #0]
 800866a:	2b2e      	cmp	r3, #46	@ 0x2e
 800866c:	d110      	bne.n	8008690 <numValue+0x9c>
        ptr = fraqValue( ++ptr );
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	3301      	adds	r3, #1
 8008672:	607b      	str	r3, [r7, #4]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	0018      	movs	r0, r3
 8008678:	f7ff ff96 	bl	80085a8 <fraqValue>
 800867c:	0003      	movs	r3, r0
 800867e:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d101      	bne.n	800868a <numValue+0x96>
 8008686:	2300      	movs	r3, #0
 8008688:	e075      	b.n	8008776 <numValue+0x182>
        property->type = JSON_REAL;
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	2205      	movs	r2, #5
 800868e:	741a      	strb	r2, [r3, #16]
    }
    if ( *ptr == 'e' || *ptr == 'E' ) {
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	781b      	ldrb	r3, [r3, #0]
 8008694:	2b65      	cmp	r3, #101	@ 0x65
 8008696:	d003      	beq.n	80086a0 <numValue+0xac>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	781b      	ldrb	r3, [r3, #0]
 800869c:	2b45      	cmp	r3, #69	@ 0x45
 800869e:	d110      	bne.n	80086c2 <numValue+0xce>
        ptr = expValue( ++ptr );
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	3301      	adds	r3, #1
 80086a4:	607b      	str	r3, [r7, #4]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	0018      	movs	r0, r3
 80086aa:	f7ff ff51 	bl	8008550 <expValue>
 80086ae:	0003      	movs	r3, r0
 80086b0:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d101      	bne.n	80086bc <numValue+0xc8>
 80086b8:	2300      	movs	r3, #0
 80086ba:	e05c      	b.n	8008776 <numValue+0x182>
        property->type = JSON_REAL;
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	2205      	movs	r2, #5
 80086c0:	741a      	strb	r2, [r3, #16]
    }
    if ( !isEndOfPrimitive( *ptr ) ) return 0;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	0018      	movs	r0, r3
 80086c8:	f000 fa24 	bl	8008b14 <isEndOfPrimitive>
 80086cc:	0003      	movs	r3, r0
 80086ce:	001a      	movs	r2, r3
 80086d0:	2301      	movs	r3, #1
 80086d2:	4053      	eors	r3, r2
 80086d4:	b2db      	uxtb	r3, r3
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d001      	beq.n	80086de <numValue+0xea>
 80086da:	2300      	movs	r3, #0
 80086dc:	e04b      	b.n	8008776 <numValue+0x182>
    if ( JSON_INTEGER == property->type ) {
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	7c1b      	ldrb	r3, [r3, #16]
 80086e2:	2b04      	cmp	r3, #4
 80086e4:	d140      	bne.n	8008768 <numValue+0x174>
        char const* value = property->u.value;
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	689b      	ldr	r3, [r3, #8]
 80086ea:	61fb      	str	r3, [r7, #28]
        bool const negative = *value == '-';
 80086ec:	69fb      	ldr	r3, [r7, #28]
 80086ee:	781a      	ldrb	r2, [r3, #0]
 80086f0:	201b      	movs	r0, #27
 80086f2:	183b      	adds	r3, r7, r0
 80086f4:	3a2d      	subs	r2, #45	@ 0x2d
 80086f6:	4251      	negs	r1, r2
 80086f8:	414a      	adcs	r2, r1
 80086fa:	701a      	strb	r2, [r3, #0]
        static char const min[] = "-9223372036854775808";
        static char const max[] = "9223372036854775807";
        unsigned int const maxdigits = ( negative? sizeof min: sizeof max ) - 1;
 80086fc:	183b      	adds	r3, r7, r0
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d001      	beq.n	8008708 <numValue+0x114>
 8008704:	2314      	movs	r3, #20
 8008706:	e000      	b.n	800870a <numValue+0x116>
 8008708:	2313      	movs	r3, #19
 800870a:	617b      	str	r3, [r7, #20]
        unsigned int const len = ( unsigned int const ) ( ptr - value );
 800870c:	687a      	ldr	r2, [r7, #4]
 800870e:	69fb      	ldr	r3, [r7, #28]
 8008710:	1ad3      	subs	r3, r2, r3
 8008712:	613b      	str	r3, [r7, #16]
        if ( len > maxdigits ) return 0;
 8008714:	693a      	ldr	r2, [r7, #16]
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	429a      	cmp	r2, r3
 800871a:	d901      	bls.n	8008720 <numValue+0x12c>
 800871c:	2300      	movs	r3, #0
 800871e:	e02a      	b.n	8008776 <numValue+0x182>
        if ( len == maxdigits ) {
 8008720:	693a      	ldr	r2, [r7, #16]
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	429a      	cmp	r2, r3
 8008726:	d11f      	bne.n	8008768 <numValue+0x174>
            char const tmp = *ptr;
 8008728:	230f      	movs	r3, #15
 800872a:	18fb      	adds	r3, r7, r3
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	7812      	ldrb	r2, [r2, #0]
 8008730:	701a      	strb	r2, [r3, #0]
            *ptr = '\0';
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2200      	movs	r2, #0
 8008736:	701a      	strb	r2, [r3, #0]
            char const* const threshold = negative ? min: max;
 8008738:	231b      	movs	r3, #27
 800873a:	18fb      	adds	r3, r7, r3
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d001      	beq.n	8008746 <numValue+0x152>
 8008742:	4b10      	ldr	r3, [pc, #64]	@ (8008784 <numValue+0x190>)
 8008744:	e000      	b.n	8008748 <numValue+0x154>
 8008746:	4b10      	ldr	r3, [pc, #64]	@ (8008788 <numValue+0x194>)
 8008748:	60bb      	str	r3, [r7, #8]
            if ( 0 > strcmp( threshold, value ) ) return 0;
 800874a:	69fa      	ldr	r2, [r7, #28]
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	0011      	movs	r1, r2
 8008750:	0018      	movs	r0, r3
 8008752:	f7f7 fcd9 	bl	8000108 <strcmp>
 8008756:	1e03      	subs	r3, r0, #0
 8008758:	da01      	bge.n	800875e <numValue+0x16a>
 800875a:	2300      	movs	r3, #0
 800875c:	e00b      	b.n	8008776 <numValue+0x182>
            *ptr = tmp;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	220f      	movs	r2, #15
 8008762:	18ba      	adds	r2, r7, r2
 8008764:	7812      	ldrb	r2, [r2, #0]
 8008766:	701a      	strb	r2, [r3, #0]
        }
    }
    ptr = setToNull( ptr );
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	0018      	movs	r0, r3
 800876c:	f000 f9b4 	bl	8008ad8 <setToNull>
 8008770:	0003      	movs	r3, r0
 8008772:	607b      	str	r3, [r7, #4]
    return ptr;
 8008774:	687b      	ldr	r3, [r7, #4]
}
 8008776:	0018      	movs	r0, r3
 8008778:	46bd      	mov	sp, r7
 800877a:	b008      	add	sp, #32
 800877c:	bd80      	pop	{r7, pc}
 800877e:	46c0      	nop			@ (mov r8, r8)
 8008780:	08012058 	.word	0x08012058
 8008784:	08011df8 	.word	0x08011df8
 8008788:	08011e10 	.word	0x08011e10

0800878c <add>:

/** Add a property to a JSON object or array.
  * @param obj The handler of the JSON object or array.
  * @param property The handler of the property to be added. */
static void add( json_t* obj, json_t* property ) {
 800878c:	b580      	push	{r7, lr}
 800878e:	b082      	sub	sp, #8
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	6039      	str	r1, [r7, #0]
    property->sibling = 0;
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	2200      	movs	r2, #0
 800879a:	601a      	str	r2, [r3, #0]
    if ( !obj->u.c.child ){
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d106      	bne.n	80087b2 <add+0x26>
	    obj->u.c.child = property;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	683a      	ldr	r2, [r7, #0]
 80087a8:	609a      	str	r2, [r3, #8]
	    obj->u.c.last_child = property;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	683a      	ldr	r2, [r7, #0]
 80087ae:	60da      	str	r2, [r3, #12]
    } else {
	    obj->u.c.last_child->sibling = property;
	    obj->u.c.last_child = property;
    }
}
 80087b0:	e006      	b.n	80087c0 <add+0x34>
	    obj->u.c.last_child->sibling = property;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	68db      	ldr	r3, [r3, #12]
 80087b6:	683a      	ldr	r2, [r7, #0]
 80087b8:	601a      	str	r2, [r3, #0]
	    obj->u.c.last_child = property;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	683a      	ldr	r2, [r7, #0]
 80087be:	60da      	str	r2, [r3, #12]
}
 80087c0:	46c0      	nop			@ (mov r8, r8)
 80087c2:	46bd      	mov	sp, r7
 80087c4:	b002      	add	sp, #8
 80087c6:	bd80      	pop	{r7, pc}

080087c8 <objValue>:
  * @param ptr Pointer to first character.
  * @param obj The handler of the JSON root object or array.
  * @param pool The handler of a json pool for creating json instances.
  * @retval Pointer to first character after the value. If success.
  * @retval Null pointer if any error occur. */
static char* objValue( char* ptr, json_t* obj, jsonPool_t* pool ) {
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b088      	sub	sp, #32
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	60f8      	str	r0, [r7, #12]
 80087d0:	60b9      	str	r1, [r7, #8]
 80087d2:	607a      	str	r2, [r7, #4]
    obj->type    = *ptr == '{' ? JSON_OBJ : JSON_ARRAY;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	781b      	ldrb	r3, [r3, #0]
 80087d8:	3b7b      	subs	r3, #123	@ 0x7b
 80087da:	1e5a      	subs	r2, r3, #1
 80087dc:	4193      	sbcs	r3, r2
 80087de:	b2db      	uxtb	r3, r3
 80087e0:	001a      	movs	r2, r3
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	741a      	strb	r2, [r3, #16]
    obj->u.c.child = 0;
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	2200      	movs	r2, #0
 80087ea:	609a      	str	r2, [r3, #8]
    obj->sibling = 0;
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	2200      	movs	r2, #0
 80087f0:	601a      	str	r2, [r3, #0]
    ptr++;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	3301      	adds	r3, #1
 80087f6:	60fb      	str	r3, [r7, #12]
    for(;;) {
        ptr = goBlank( ptr );
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	0018      	movs	r0, r3
 80087fc:	f000 f93a 	bl	8008a74 <goBlank>
 8008800:	0003      	movs	r3, r0
 8008802:	60fb      	str	r3, [r7, #12]
        if ( !ptr ) return 0;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d101      	bne.n	800880e <objValue+0x46>
 800880a:	2300      	movs	r3, #0
 800880c:	e0c0      	b.n	8008990 <objValue+0x1c8>
        if ( *ptr == ',' ) {
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	781b      	ldrb	r3, [r3, #0]
 8008812:	2b2c      	cmp	r3, #44	@ 0x2c
 8008814:	d103      	bne.n	800881e <objValue+0x56>
            ++ptr;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	3301      	adds	r3, #1
 800881a:	60fb      	str	r3, [r7, #12]
            continue;
 800881c:	e0b7      	b.n	800898e <objValue+0x1c6>
        }
        char const endchar = ( obj->type == JSON_OBJ )? '}': ']';
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	7c1b      	ldrb	r3, [r3, #16]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d101      	bne.n	800882a <objValue+0x62>
 8008826:	227d      	movs	r2, #125	@ 0x7d
 8008828:	e000      	b.n	800882c <objValue+0x64>
 800882a:	225d      	movs	r2, #93	@ 0x5d
 800882c:	211f      	movs	r1, #31
 800882e:	187b      	adds	r3, r7, r1
 8008830:	701a      	strb	r2, [r3, #0]
        if ( *ptr == endchar ) {
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	781b      	ldrb	r3, [r3, #0]
 8008836:	187a      	adds	r2, r7, r1
 8008838:	7812      	ldrb	r2, [r2, #0]
 800883a:	429a      	cmp	r2, r3
 800883c:	d116      	bne.n	800886c <objValue+0xa4>
            *ptr = '\0';
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2200      	movs	r2, #0
 8008842:	701a      	strb	r2, [r3, #0]
            json_t* parentObj = obj->sibling;
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	617b      	str	r3, [r7, #20]
            if ( !parentObj ) return ++ptr;
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d104      	bne.n	800885a <objValue+0x92>
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	3301      	adds	r3, #1
 8008854:	60fb      	str	r3, [r7, #12]
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	e09a      	b.n	8008990 <objValue+0x1c8>
            obj->sibling = 0;
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	2200      	movs	r2, #0
 800885e:	601a      	str	r2, [r3, #0]
            obj = parentObj;
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	60bb      	str	r3, [r7, #8]
            ++ptr;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	3301      	adds	r3, #1
 8008868:	60fb      	str	r3, [r7, #12]
            continue;
 800886a:	e090      	b.n	800898e <objValue+0x1c6>
        }
        json_t* property = pool->alloc( pool );
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	687a      	ldr	r2, [r7, #4]
 8008872:	0010      	movs	r0, r2
 8008874:	4798      	blx	r3
 8008876:	0003      	movs	r3, r0
 8008878:	61bb      	str	r3, [r7, #24]
        if ( !property ) return 0;
 800887a:	69bb      	ldr	r3, [r7, #24]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d101      	bne.n	8008884 <objValue+0xbc>
 8008880:	2300      	movs	r3, #0
 8008882:	e085      	b.n	8008990 <objValue+0x1c8>
        if( obj->type != JSON_ARRAY ) {
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	7c1b      	ldrb	r3, [r3, #16]
 8008888:	2b01      	cmp	r3, #1
 800888a:	d012      	beq.n	80088b2 <objValue+0xea>
            if ( *ptr != '\"' ) return 0;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	781b      	ldrb	r3, [r3, #0]
 8008890:	2b22      	cmp	r3, #34	@ 0x22
 8008892:	d001      	beq.n	8008898 <objValue+0xd0>
 8008894:	2300      	movs	r3, #0
 8008896:	e07b      	b.n	8008990 <objValue+0x1c8>
            ptr = propertyName( ptr, property );
 8008898:	69ba      	ldr	r2, [r7, #24]
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	0011      	movs	r1, r2
 800889e:	0018      	movs	r0, r3
 80088a0:	f7ff fd82 	bl	80083a8 <propertyName>
 80088a4:	0003      	movs	r3, r0
 80088a6:	60fb      	str	r3, [r7, #12]
            if ( !ptr ) return 0;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d104      	bne.n	80088b8 <objValue+0xf0>
 80088ae:	2300      	movs	r3, #0
 80088b0:	e06e      	b.n	8008990 <objValue+0x1c8>
        }
        else property->name = 0;
 80088b2:	69bb      	ldr	r3, [r7, #24]
 80088b4:	2200      	movs	r2, #0
 80088b6:	605a      	str	r2, [r3, #4]
        add( obj, property );
 80088b8:	69ba      	ldr	r2, [r7, #24]
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	0011      	movs	r1, r2
 80088be:	0018      	movs	r0, r3
 80088c0:	f7ff ff64 	bl	800878c <add>
        property->u.value = ptr;
 80088c4:	69bb      	ldr	r3, [r7, #24]
 80088c6:	68fa      	ldr	r2, [r7, #12]
 80088c8:	609a      	str	r2, [r3, #8]
        switch( *ptr ) {
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	781b      	ldrb	r3, [r3, #0]
 80088ce:	2b22      	cmp	r3, #34	@ 0x22
 80088d0:	d02a      	beq.n	8008928 <objValue+0x160>
 80088d2:	db4d      	blt.n	8008970 <objValue+0x1a8>
 80088d4:	2b7b      	cmp	r3, #123	@ 0x7b
 80088d6:	dc4b      	bgt.n	8008970 <objValue+0x1a8>
 80088d8:	2b5b      	cmp	r3, #91	@ 0x5b
 80088da:	db49      	blt.n	8008970 <objValue+0x1a8>
 80088dc:	3b5b      	subs	r3, #91	@ 0x5b
 80088de:	2b20      	cmp	r3, #32
 80088e0:	d846      	bhi.n	8008970 <objValue+0x1a8>
 80088e2:	009a      	lsls	r2, r3, #2
 80088e4:	4b2c      	ldr	r3, [pc, #176]	@ (8008998 <objValue+0x1d0>)
 80088e6:	18d3      	adds	r3, r2, r3
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	469f      	mov	pc, r3
            case '{':
                property->type    = JSON_OBJ;
 80088ec:	69bb      	ldr	r3, [r7, #24]
 80088ee:	2200      	movs	r2, #0
 80088f0:	741a      	strb	r2, [r3, #16]
                property->u.c.child = 0;
 80088f2:	69bb      	ldr	r3, [r7, #24]
 80088f4:	2200      	movs	r2, #0
 80088f6:	609a      	str	r2, [r3, #8]
                property->sibling = obj;
 80088f8:	69bb      	ldr	r3, [r7, #24]
 80088fa:	68ba      	ldr	r2, [r7, #8]
 80088fc:	601a      	str	r2, [r3, #0]
                obj = property;
 80088fe:	69bb      	ldr	r3, [r7, #24]
 8008900:	60bb      	str	r3, [r7, #8]
                ++ptr;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	3301      	adds	r3, #1
 8008906:	60fb      	str	r3, [r7, #12]
                break;
 8008908:	e03b      	b.n	8008982 <objValue+0x1ba>
            case '[':
                property->type    = JSON_ARRAY;
 800890a:	69bb      	ldr	r3, [r7, #24]
 800890c:	2201      	movs	r2, #1
 800890e:	741a      	strb	r2, [r3, #16]
                property->u.c.child = 0;
 8008910:	69bb      	ldr	r3, [r7, #24]
 8008912:	2200      	movs	r2, #0
 8008914:	609a      	str	r2, [r3, #8]
                property->sibling = obj;
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	68ba      	ldr	r2, [r7, #8]
 800891a:	601a      	str	r2, [r3, #0]
                obj = property;
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	60bb      	str	r3, [r7, #8]
                ++ptr;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	3301      	adds	r3, #1
 8008924:	60fb      	str	r3, [r7, #12]
                break;
 8008926:	e02c      	b.n	8008982 <objValue+0x1ba>
            case '\"': ptr = textValue( ptr, property );  break;
 8008928:	69ba      	ldr	r2, [r7, #24]
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	0011      	movs	r1, r2
 800892e:	0018      	movs	r0, r3
 8008930:	f7ff fd6c 	bl	800840c <textValue>
 8008934:	0003      	movs	r3, r0
 8008936:	60fb      	str	r3, [r7, #12]
 8008938:	e023      	b.n	8008982 <objValue+0x1ba>
            case 't':  ptr = trueValue( ptr, property );  break;
 800893a:	69ba      	ldr	r2, [r7, #24]
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	0011      	movs	r1, r2
 8008940:	0018      	movs	r0, r3
 8008942:	f7ff fdcf 	bl	80084e4 <trueValue>
 8008946:	0003      	movs	r3, r0
 8008948:	60fb      	str	r3, [r7, #12]
 800894a:	e01a      	b.n	8008982 <objValue+0x1ba>
            case 'f':  ptr = falseValue( ptr, property ); break;
 800894c:	69ba      	ldr	r2, [r7, #24]
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	0011      	movs	r1, r2
 8008952:	0018      	movs	r0, r3
 8008954:	f7ff fdd8 	bl	8008508 <falseValue>
 8008958:	0003      	movs	r3, r0
 800895a:	60fb      	str	r3, [r7, #12]
 800895c:	e011      	b.n	8008982 <objValue+0x1ba>
            case 'n':  ptr = nullValue( ptr, property );  break;
 800895e:	69ba      	ldr	r2, [r7, #24]
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	0011      	movs	r1, r2
 8008964:	0018      	movs	r0, r3
 8008966:	f7ff fde1 	bl	800852c <nullValue>
 800896a:	0003      	movs	r3, r0
 800896c:	60fb      	str	r3, [r7, #12]
 800896e:	e008      	b.n	8008982 <objValue+0x1ba>
            default:   ptr = numValue( ptr, property );   break;
 8008970:	69ba      	ldr	r2, [r7, #24]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	0011      	movs	r1, r2
 8008976:	0018      	movs	r0, r3
 8008978:	f7ff fe3c 	bl	80085f4 <numValue>
 800897c:	0003      	movs	r3, r0
 800897e:	60fb      	str	r3, [r7, #12]
 8008980:	46c0      	nop			@ (mov r8, r8)
        }
        if ( !ptr ) return 0;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d000      	beq.n	800898a <objValue+0x1c2>
 8008988:	e736      	b.n	80087f8 <objValue+0x30>
 800898a:	2300      	movs	r3, #0
 800898c:	e000      	b.n	8008990 <objValue+0x1c8>
    for(;;) {
 800898e:	e733      	b.n	80087f8 <objValue+0x30>
    }
}
 8008990:	0018      	movs	r0, r3
 8008992:	46bd      	mov	sp, r7
 8008994:	b008      	add	sp, #32
 8008996:	bd80      	pop	{r7, pc}
 8008998:	08011d64 	.word	0x08011d64

0800899c <poolInit>:

/** Initialize a json pool.
  * @param pool The handler of the pool.
  * @return a instance of a json. */
static json_t* poolInit( jsonPool_t* pool ) {
 800899c:	b580      	push	{r7, lr}
 800899e:	b084      	sub	sp, #16
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
    jsonStaticPool_t *spool = json_containerOf( pool, jsonStaticPool_t, pool );
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	3b0c      	subs	r3, #12
 80089a8:	60fb      	str	r3, [r7, #12]
    spool->nextFree = 1;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	2201      	movs	r2, #1
 80089ae:	609a      	str	r2, [r3, #8]
    return spool->mem;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
}
 80089b4:	0018      	movs	r0, r3
 80089b6:	46bd      	mov	sp, r7
 80089b8:	b004      	add	sp, #16
 80089ba:	bd80      	pop	{r7, pc}

080089bc <poolAlloc>:

/** Create an instance of a json from a pool.
  * @param pool The handler of the pool.
  * @retval The handler of the new instance if success.
  * @retval Null pointer if the pool was empty. */
static json_t* poolAlloc( jsonPool_t* pool ) {
 80089bc:	b580      	push	{r7, lr}
 80089be:	b084      	sub	sp, #16
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
    jsonStaticPool_t *spool = json_containerOf( pool, jsonStaticPool_t, pool );
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	3b0c      	subs	r3, #12
 80089c8:	60fb      	str	r3, [r7, #12]
    if ( spool->nextFree >= spool->qty ) return 0;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	689a      	ldr	r2, [r3, #8]
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	685b      	ldr	r3, [r3, #4]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d301      	bcc.n	80089da <poolAlloc+0x1e>
 80089d6:	2300      	movs	r3, #0
 80089d8:	e00b      	b.n	80089f2 <poolAlloc+0x36>
    return spool->mem + spool->nextFree++;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	6819      	ldr	r1, [r3, #0]
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	689a      	ldr	r2, [r3, #8]
 80089e2:	1c50      	adds	r0, r2, #1
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	6098      	str	r0, [r3, #8]
 80089e8:	0013      	movs	r3, r2
 80089ea:	009b      	lsls	r3, r3, #2
 80089ec:	189b      	adds	r3, r3, r2
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	18cb      	adds	r3, r1, r3
}
 80089f2:	0018      	movs	r0, r3
 80089f4:	46bd      	mov	sp, r7
 80089f6:	b004      	add	sp, #16
 80089f8:	bd80      	pop	{r7, pc}

080089fa <isOneOfThem>:

/** Checks whether an character belongs to set.
  * @param ch Character value to be checked.
  * @param set Set of characters. It is just a null-terminated string.
  * @return true or false there is membership or not. */
static bool isOneOfThem( char ch, char const* set ) {
 80089fa:	b580      	push	{r7, lr}
 80089fc:	b082      	sub	sp, #8
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	0002      	movs	r2, r0
 8008a02:	6039      	str	r1, [r7, #0]
 8008a04:	1dfb      	adds	r3, r7, #7
 8008a06:	701a      	strb	r2, [r3, #0]
    while( *set != '\0' )
 8008a08:	e009      	b.n	8008a1e <isOneOfThem+0x24>
        if ( ch == *set++ )
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	1c5a      	adds	r2, r3, #1
 8008a0e:	603a      	str	r2, [r7, #0]
 8008a10:	781b      	ldrb	r3, [r3, #0]
 8008a12:	1dfa      	adds	r2, r7, #7
 8008a14:	7812      	ldrb	r2, [r2, #0]
 8008a16:	429a      	cmp	r2, r3
 8008a18:	d101      	bne.n	8008a1e <isOneOfThem+0x24>
            return true;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e004      	b.n	8008a28 <isOneOfThem+0x2e>
    while( *set != '\0' )
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	781b      	ldrb	r3, [r3, #0]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d1f1      	bne.n	8008a0a <isOneOfThem+0x10>
    return false;
 8008a26:	2300      	movs	r3, #0
}
 8008a28:	0018      	movs	r0, r3
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	b002      	add	sp, #8
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <goWhile>:

/** Increases a pointer while it points to a character that belongs to a set.
  * @param str The initial pointer value.
  * @param set Set of characters. It is just a null-terminated string.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goWhile( char* str, char const* set ) {
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b082      	sub	sp, #8
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
    for(; *str != '\0'; ++str ) {
 8008a3a:	e012      	b.n	8008a62 <goWhile+0x32>
        if ( !isOneOfThem( *str, set ) )
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	683a      	ldr	r2, [r7, #0]
 8008a42:	0011      	movs	r1, r2
 8008a44:	0018      	movs	r0, r3
 8008a46:	f7ff ffd8 	bl	80089fa <isOneOfThem>
 8008a4a:	0003      	movs	r3, r0
 8008a4c:	001a      	movs	r2, r3
 8008a4e:	2301      	movs	r3, #1
 8008a50:	4053      	eors	r3, r2
 8008a52:	b2db      	uxtb	r3, r3
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d001      	beq.n	8008a5c <goWhile+0x2c>
            return str;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	e007      	b.n	8008a6c <goWhile+0x3c>
    for(; *str != '\0'; ++str ) {
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	3301      	adds	r3, #1
 8008a60:	607b      	str	r3, [r7, #4]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	781b      	ldrb	r3, [r3, #0]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d1e8      	bne.n	8008a3c <goWhile+0xc>
    }
    return 0;
 8008a6a:	2300      	movs	r3, #0
}
 8008a6c:	0018      	movs	r0, r3
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	b002      	add	sp, #8
 8008a72:	bd80      	pop	{r7, pc}

08008a74 <goBlank>:
static char const* const blank = " \n\r\t\f";

/** Increases a pointer while it points to a white space character.
  * @param str The initial pointer value.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goBlank( char* str ) {
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b082      	sub	sp, #8
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
    return goWhile( str, blank );
 8008a7c:	4a05      	ldr	r2, [pc, #20]	@ (8008a94 <goBlank+0x20>)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	0011      	movs	r1, r2
 8008a82:	0018      	movs	r0, r3
 8008a84:	f7ff ffd4 	bl	8008a30 <goWhile>
 8008a88:	0003      	movs	r3, r0
}
 8008a8a:	0018      	movs	r0, r3
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	b002      	add	sp, #8
 8008a90:	bd80      	pop	{r7, pc}
 8008a92:	46c0      	nop			@ (mov r8, r8)
 8008a94:	080115ec 	.word	0x080115ec

08008a98 <goNum>:

/** Increases a pointer while it points to a decimal digit character.
  * @param str The initial pointer value.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goNum( char* str ) {
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b082      	sub	sp, #8
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
    for( ; *str != '\0'; ++str ) {
 8008aa0:	e00e      	b.n	8008ac0 <goNum+0x28>
        if ( !isdigit( (int)(*str) ) )
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	1c5a      	adds	r2, r3, #1
 8008aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8008ad4 <goNum+0x3c>)
 8008aaa:	18d3      	adds	r3, r2, r3
 8008aac:	781b      	ldrb	r3, [r3, #0]
 8008aae:	001a      	movs	r2, r3
 8008ab0:	2304      	movs	r3, #4
 8008ab2:	4013      	ands	r3, r2
 8008ab4:	d101      	bne.n	8008aba <goNum+0x22>
            return str;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	e007      	b.n	8008aca <goNum+0x32>
    for( ; *str != '\0'; ++str ) {
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	3301      	adds	r3, #1
 8008abe:	607b      	str	r3, [r7, #4]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d1ec      	bne.n	8008aa2 <goNum+0xa>
    }
    return 0;
 8008ac8:	2300      	movs	r3, #0
}
 8008aca:	0018      	movs	r0, r3
 8008acc:	46bd      	mov	sp, r7
 8008ace:	b002      	add	sp, #8
 8008ad0:	bd80      	pop	{r7, pc}
 8008ad2:	46c0      	nop			@ (mov r8, r8)
 8008ad4:	08012058 	.word	0x08012058

08008ad8 <setToNull>:
static char const* const endofblock = "}]";

/** Set a char to '\0' and increase its pointer if the char is different to '}' or ']'.
  * @param ch Pointer to character.
  * @return  Final value pointer. */
static char* setToNull( char* ch ) {
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b082      	sub	sp, #8
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
    if ( !isOneOfThem( *ch, endofblock ) ) *ch++ = '\0';
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	781b      	ldrb	r3, [r3, #0]
 8008ae4:	4a0a      	ldr	r2, [pc, #40]	@ (8008b10 <setToNull+0x38>)
 8008ae6:	0011      	movs	r1, r2
 8008ae8:	0018      	movs	r0, r3
 8008aea:	f7ff ff86 	bl	80089fa <isOneOfThem>
 8008aee:	0003      	movs	r3, r0
 8008af0:	001a      	movs	r2, r3
 8008af2:	2301      	movs	r3, #1
 8008af4:	4053      	eors	r3, r2
 8008af6:	b2db      	uxtb	r3, r3
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d004      	beq.n	8008b06 <setToNull+0x2e>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	1c5a      	adds	r2, r3, #1
 8008b00:	607a      	str	r2, [r7, #4]
 8008b02:	2200      	movs	r2, #0
 8008b04:	701a      	strb	r2, [r3, #0]
    return ch;
 8008b06:	687b      	ldr	r3, [r7, #4]
}
 8008b08:	0018      	movs	r0, r3
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	b002      	add	sp, #8
 8008b0e:	bd80      	pop	{r7, pc}
 8008b10:	080115f4 	.word	0x080115f4

08008b14 <isEndOfPrimitive>:

/** Indicate if a character is the end of a primitive value. */
static bool isEndOfPrimitive( char ch ) {
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b082      	sub	sp, #8
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	0002      	movs	r2, r0
 8008b1c:	1dfb      	adds	r3, r7, #7
 8008b1e:	701a      	strb	r2, [r3, #0]
    return ch == ',' || isOneOfThem( ch, blank ) || isOneOfThem( ch, endofblock );
 8008b20:	1dfb      	adds	r3, r7, #7
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	2b2c      	cmp	r3, #44	@ 0x2c
 8008b26:	d011      	beq.n	8008b4c <isEndOfPrimitive+0x38>
 8008b28:	4a0e      	ldr	r2, [pc, #56]	@ (8008b64 <isEndOfPrimitive+0x50>)
 8008b2a:	1dfb      	adds	r3, r7, #7
 8008b2c:	781b      	ldrb	r3, [r3, #0]
 8008b2e:	0011      	movs	r1, r2
 8008b30:	0018      	movs	r0, r3
 8008b32:	f7ff ff62 	bl	80089fa <isOneOfThem>
 8008b36:	1e03      	subs	r3, r0, #0
 8008b38:	d108      	bne.n	8008b4c <isEndOfPrimitive+0x38>
 8008b3a:	4a0b      	ldr	r2, [pc, #44]	@ (8008b68 <isEndOfPrimitive+0x54>)
 8008b3c:	1dfb      	adds	r3, r7, #7
 8008b3e:	781b      	ldrb	r3, [r3, #0]
 8008b40:	0011      	movs	r1, r2
 8008b42:	0018      	movs	r0, r3
 8008b44:	f7ff ff59 	bl	80089fa <isOneOfThem>
 8008b48:	1e03      	subs	r3, r0, #0
 8008b4a:	d001      	beq.n	8008b50 <isEndOfPrimitive+0x3c>
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	e000      	b.n	8008b52 <isEndOfPrimitive+0x3e>
 8008b50:	2300      	movs	r3, #0
 8008b52:	1c1a      	adds	r2, r3, #0
 8008b54:	2301      	movs	r3, #1
 8008b56:	4013      	ands	r3, r2
 8008b58:	b2db      	uxtb	r3, r3
}
 8008b5a:	0018      	movs	r0, r3
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	b002      	add	sp, #8
 8008b60:	bd80      	pop	{r7, pc}
 8008b62:	46c0      	nop			@ (mov r8, r8)
 8008b64:	080115ec 	.word	0x080115ec
 8008b68:	080115f4 	.word	0x080115f4

08008b6c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008b6c:	480d      	ldr	r0, [pc, #52]	@ (8008ba4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008b6e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8008b70:	f7ff faac 	bl	80080cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008b74:	480c      	ldr	r0, [pc, #48]	@ (8008ba8 <LoopForever+0x6>)
  ldr r1, =_edata
 8008b76:	490d      	ldr	r1, [pc, #52]	@ (8008bac <LoopForever+0xa>)
  ldr r2, =_sidata
 8008b78:	4a0d      	ldr	r2, [pc, #52]	@ (8008bb0 <LoopForever+0xe>)
  movs r3, #0
 8008b7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008b7c:	e002      	b.n	8008b84 <LoopCopyDataInit>

08008b7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008b7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008b80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008b82:	3304      	adds	r3, #4

08008b84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008b84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008b86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008b88:	d3f9      	bcc.n	8008b7e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8008bb4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008b8c:	4c0a      	ldr	r4, [pc, #40]	@ (8008bb8 <LoopForever+0x16>)
  movs r3, #0
 8008b8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008b90:	e001      	b.n	8008b96 <LoopFillZerobss>

08008b92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008b92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008b94:	3204      	adds	r2, #4

08008b96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008b96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008b98:	d3fb      	bcc.n	8008b92 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8008b9a:	f006 f8cb 	bl	800ed34 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8008b9e:	f7fb ff99 	bl	8004ad4 <main>

08008ba2 <LoopForever>:

LoopForever:
  b LoopForever
 8008ba2:	e7fe      	b.n	8008ba2 <LoopForever>
  ldr   r0, =_estack
 8008ba4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8008ba8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008bac:	20002c64 	.word	0x20002c64
  ldr r2, =_sidata
 8008bb0:	08012288 	.word	0x08012288
  ldr r2, =_sbss
 8008bb4:	20002c64 	.word	0x20002c64
  ldr r4, =_ebss
 8008bb8:	200040d4 	.word	0x200040d4

08008bbc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008bbc:	e7fe      	b.n	8008bbc <ADC1_COMP_IRQHandler>
	...

08008bc0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b082      	sub	sp, #8
 8008bc4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008bc6:	1dfb      	adds	r3, r7, #7
 8008bc8:	2200      	movs	r2, #0
 8008bca:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8008bfc <HAL_Init+0x3c>)
 8008bce:	681a      	ldr	r2, [r3, #0]
 8008bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8008bfc <HAL_Init+0x3c>)
 8008bd2:	2180      	movs	r1, #128	@ 0x80
 8008bd4:	0049      	lsls	r1, r1, #1
 8008bd6:	430a      	orrs	r2, r1
 8008bd8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008bda:	2003      	movs	r0, #3
 8008bdc:	f000 f810 	bl	8008c00 <HAL_InitTick>
 8008be0:	1e03      	subs	r3, r0, #0
 8008be2:	d003      	beq.n	8008bec <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8008be4:	1dfb      	adds	r3, r7, #7
 8008be6:	2201      	movs	r2, #1
 8008be8:	701a      	strb	r2, [r3, #0]
 8008bea:	e001      	b.n	8008bf0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8008bec:	f7fe ff40 	bl	8007a70 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008bf0:	1dfb      	adds	r3, r7, #7
 8008bf2:	781b      	ldrb	r3, [r3, #0]
}
 8008bf4:	0018      	movs	r0, r3
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	b002      	add	sp, #8
 8008bfa:	bd80      	pop	{r7, pc}
 8008bfc:	40022000 	.word	0x40022000

08008c00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008c00:	b590      	push	{r4, r7, lr}
 8008c02:	b085      	sub	sp, #20
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008c08:	230f      	movs	r3, #15
 8008c0a:	18fb      	adds	r3, r7, r3
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8008c10:	4b1d      	ldr	r3, [pc, #116]	@ (8008c88 <HAL_InitTick+0x88>)
 8008c12:	781b      	ldrb	r3, [r3, #0]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d02b      	beq.n	8008c70 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8008c18:	4b1c      	ldr	r3, [pc, #112]	@ (8008c8c <HAL_InitTick+0x8c>)
 8008c1a:	681c      	ldr	r4, [r3, #0]
 8008c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8008c88 <HAL_InitTick+0x88>)
 8008c1e:	781b      	ldrb	r3, [r3, #0]
 8008c20:	0019      	movs	r1, r3
 8008c22:	23fa      	movs	r3, #250	@ 0xfa
 8008c24:	0098      	lsls	r0, r3, #2
 8008c26:	f7f7 fa95 	bl	8000154 <__udivsi3>
 8008c2a:	0003      	movs	r3, r0
 8008c2c:	0019      	movs	r1, r3
 8008c2e:	0020      	movs	r0, r4
 8008c30:	f7f7 fa90 	bl	8000154 <__udivsi3>
 8008c34:	0003      	movs	r3, r0
 8008c36:	0018      	movs	r0, r3
 8008c38:	f000 f953 	bl	8008ee2 <HAL_SYSTICK_Config>
 8008c3c:	1e03      	subs	r3, r0, #0
 8008c3e:	d112      	bne.n	8008c66 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2b03      	cmp	r3, #3
 8008c44:	d80a      	bhi.n	8008c5c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008c46:	6879      	ldr	r1, [r7, #4]
 8008c48:	2301      	movs	r3, #1
 8008c4a:	425b      	negs	r3, r3
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	0018      	movs	r0, r3
 8008c50:	f000 f922 	bl	8008e98 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008c54:	4b0e      	ldr	r3, [pc, #56]	@ (8008c90 <HAL_InitTick+0x90>)
 8008c56:	687a      	ldr	r2, [r7, #4]
 8008c58:	601a      	str	r2, [r3, #0]
 8008c5a:	e00d      	b.n	8008c78 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8008c5c:	230f      	movs	r3, #15
 8008c5e:	18fb      	adds	r3, r7, r3
 8008c60:	2201      	movs	r2, #1
 8008c62:	701a      	strb	r2, [r3, #0]
 8008c64:	e008      	b.n	8008c78 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008c66:	230f      	movs	r3, #15
 8008c68:	18fb      	adds	r3, r7, r3
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	701a      	strb	r2, [r3, #0]
 8008c6e:	e003      	b.n	8008c78 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008c70:	230f      	movs	r3, #15
 8008c72:	18fb      	adds	r3, r7, r3
 8008c74:	2201      	movs	r2, #1
 8008c76:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8008c78:	230f      	movs	r3, #15
 8008c7a:	18fb      	adds	r3, r7, r3
 8008c7c:	781b      	ldrb	r3, [r3, #0]
}
 8008c7e:	0018      	movs	r0, r3
 8008c80:	46bd      	mov	sp, r7
 8008c82:	b005      	add	sp, #20
 8008c84:	bd90      	pop	{r4, r7, pc}
 8008c86:	46c0      	nop			@ (mov r8, r8)
 8008c88:	20002a10 	.word	0x20002a10
 8008c8c:	20002a08 	.word	0x20002a08
 8008c90:	20002a0c 	.word	0x20002a0c

08008c94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008c98:	4b05      	ldr	r3, [pc, #20]	@ (8008cb0 <HAL_IncTick+0x1c>)
 8008c9a:	781b      	ldrb	r3, [r3, #0]
 8008c9c:	001a      	movs	r2, r3
 8008c9e:	4b05      	ldr	r3, [pc, #20]	@ (8008cb4 <HAL_IncTick+0x20>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	18d2      	adds	r2, r2, r3
 8008ca4:	4b03      	ldr	r3, [pc, #12]	@ (8008cb4 <HAL_IncTick+0x20>)
 8008ca6:	601a      	str	r2, [r3, #0]
}
 8008ca8:	46c0      	nop			@ (mov r8, r8)
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}
 8008cae:	46c0      	nop			@ (mov r8, r8)
 8008cb0:	20002a10 	.word	0x20002a10
 8008cb4:	20003f68 	.word	0x20003f68

08008cb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	af00      	add	r7, sp, #0
  return uwTick;
 8008cbc:	4b02      	ldr	r3, [pc, #8]	@ (8008cc8 <HAL_GetTick+0x10>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
}
 8008cc0:	0018      	movs	r0, r3
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}
 8008cc6:	46c0      	nop			@ (mov r8, r8)
 8008cc8:	20003f68 	.word	0x20003f68

08008ccc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b084      	sub	sp, #16
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008cd4:	f7ff fff0 	bl	8008cb8 <HAL_GetTick>
 8008cd8:	0003      	movs	r3, r0
 8008cda:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	d005      	beq.n	8008cf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8008d10 <HAL_Delay+0x44>)
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	001a      	movs	r2, r3
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	189b      	adds	r3, r3, r2
 8008cf0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008cf2:	46c0      	nop			@ (mov r8, r8)
 8008cf4:	f7ff ffe0 	bl	8008cb8 <HAL_GetTick>
 8008cf8:	0002      	movs	r2, r0
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	1ad3      	subs	r3, r2, r3
 8008cfe:	68fa      	ldr	r2, [r7, #12]
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d8f7      	bhi.n	8008cf4 <HAL_Delay+0x28>
  {
  }
}
 8008d04:	46c0      	nop			@ (mov r8, r8)
 8008d06:	46c0      	nop			@ (mov r8, r8)
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	b004      	add	sp, #16
 8008d0c:	bd80      	pop	{r7, pc}
 8008d0e:	46c0      	nop			@ (mov r8, r8)
 8008d10:	20002a10 	.word	0x20002a10

08008d14 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b082      	sub	sp, #8
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8008d1c:	4b06      	ldr	r3, [pc, #24]	@ (8008d38 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	4a06      	ldr	r2, [pc, #24]	@ (8008d3c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8008d22:	4013      	ands	r3, r2
 8008d24:	0019      	movs	r1, r3
 8008d26:	4b04      	ldr	r3, [pc, #16]	@ (8008d38 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8008d28:	687a      	ldr	r2, [r7, #4]
 8008d2a:	430a      	orrs	r2, r1
 8008d2c:	601a      	str	r2, [r3, #0]
}
 8008d2e:	46c0      	nop			@ (mov r8, r8)
 8008d30:	46bd      	mov	sp, r7
 8008d32:	b002      	add	sp, #8
 8008d34:	bd80      	pop	{r7, pc}
 8008d36:	46c0      	nop			@ (mov r8, r8)
 8008d38:	40010000 	.word	0x40010000
 8008d3c:	fffff9ff 	.word	0xfffff9ff

08008d40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b082      	sub	sp, #8
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	0002      	movs	r2, r0
 8008d48:	1dfb      	adds	r3, r7, #7
 8008d4a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008d4c:	1dfb      	adds	r3, r7, #7
 8008d4e:	781b      	ldrb	r3, [r3, #0]
 8008d50:	2b7f      	cmp	r3, #127	@ 0x7f
 8008d52:	d809      	bhi.n	8008d68 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008d54:	1dfb      	adds	r3, r7, #7
 8008d56:	781b      	ldrb	r3, [r3, #0]
 8008d58:	001a      	movs	r2, r3
 8008d5a:	231f      	movs	r3, #31
 8008d5c:	401a      	ands	r2, r3
 8008d5e:	4b04      	ldr	r3, [pc, #16]	@ (8008d70 <__NVIC_EnableIRQ+0x30>)
 8008d60:	2101      	movs	r1, #1
 8008d62:	4091      	lsls	r1, r2
 8008d64:	000a      	movs	r2, r1
 8008d66:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8008d68:	46c0      	nop			@ (mov r8, r8)
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	b002      	add	sp, #8
 8008d6e:	bd80      	pop	{r7, pc}
 8008d70:	e000e100 	.word	0xe000e100

08008d74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008d74:	b590      	push	{r4, r7, lr}
 8008d76:	b083      	sub	sp, #12
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	0002      	movs	r2, r0
 8008d7c:	6039      	str	r1, [r7, #0]
 8008d7e:	1dfb      	adds	r3, r7, #7
 8008d80:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008d82:	1dfb      	adds	r3, r7, #7
 8008d84:	781b      	ldrb	r3, [r3, #0]
 8008d86:	2b7f      	cmp	r3, #127	@ 0x7f
 8008d88:	d828      	bhi.n	8008ddc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008d8a:	4a2f      	ldr	r2, [pc, #188]	@ (8008e48 <__NVIC_SetPriority+0xd4>)
 8008d8c:	1dfb      	adds	r3, r7, #7
 8008d8e:	781b      	ldrb	r3, [r3, #0]
 8008d90:	b25b      	sxtb	r3, r3
 8008d92:	089b      	lsrs	r3, r3, #2
 8008d94:	33c0      	adds	r3, #192	@ 0xc0
 8008d96:	009b      	lsls	r3, r3, #2
 8008d98:	589b      	ldr	r3, [r3, r2]
 8008d9a:	1dfa      	adds	r2, r7, #7
 8008d9c:	7812      	ldrb	r2, [r2, #0]
 8008d9e:	0011      	movs	r1, r2
 8008da0:	2203      	movs	r2, #3
 8008da2:	400a      	ands	r2, r1
 8008da4:	00d2      	lsls	r2, r2, #3
 8008da6:	21ff      	movs	r1, #255	@ 0xff
 8008da8:	4091      	lsls	r1, r2
 8008daa:	000a      	movs	r2, r1
 8008dac:	43d2      	mvns	r2, r2
 8008dae:	401a      	ands	r2, r3
 8008db0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	019b      	lsls	r3, r3, #6
 8008db6:	22ff      	movs	r2, #255	@ 0xff
 8008db8:	401a      	ands	r2, r3
 8008dba:	1dfb      	adds	r3, r7, #7
 8008dbc:	781b      	ldrb	r3, [r3, #0]
 8008dbe:	0018      	movs	r0, r3
 8008dc0:	2303      	movs	r3, #3
 8008dc2:	4003      	ands	r3, r0
 8008dc4:	00db      	lsls	r3, r3, #3
 8008dc6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008dc8:	481f      	ldr	r0, [pc, #124]	@ (8008e48 <__NVIC_SetPriority+0xd4>)
 8008dca:	1dfb      	adds	r3, r7, #7
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	b25b      	sxtb	r3, r3
 8008dd0:	089b      	lsrs	r3, r3, #2
 8008dd2:	430a      	orrs	r2, r1
 8008dd4:	33c0      	adds	r3, #192	@ 0xc0
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8008dda:	e031      	b.n	8008e40 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008ddc:	4a1b      	ldr	r2, [pc, #108]	@ (8008e4c <__NVIC_SetPriority+0xd8>)
 8008dde:	1dfb      	adds	r3, r7, #7
 8008de0:	781b      	ldrb	r3, [r3, #0]
 8008de2:	0019      	movs	r1, r3
 8008de4:	230f      	movs	r3, #15
 8008de6:	400b      	ands	r3, r1
 8008de8:	3b08      	subs	r3, #8
 8008dea:	089b      	lsrs	r3, r3, #2
 8008dec:	3306      	adds	r3, #6
 8008dee:	009b      	lsls	r3, r3, #2
 8008df0:	18d3      	adds	r3, r2, r3
 8008df2:	3304      	adds	r3, #4
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	1dfa      	adds	r2, r7, #7
 8008df8:	7812      	ldrb	r2, [r2, #0]
 8008dfa:	0011      	movs	r1, r2
 8008dfc:	2203      	movs	r2, #3
 8008dfe:	400a      	ands	r2, r1
 8008e00:	00d2      	lsls	r2, r2, #3
 8008e02:	21ff      	movs	r1, #255	@ 0xff
 8008e04:	4091      	lsls	r1, r2
 8008e06:	000a      	movs	r2, r1
 8008e08:	43d2      	mvns	r2, r2
 8008e0a:	401a      	ands	r2, r3
 8008e0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	019b      	lsls	r3, r3, #6
 8008e12:	22ff      	movs	r2, #255	@ 0xff
 8008e14:	401a      	ands	r2, r3
 8008e16:	1dfb      	adds	r3, r7, #7
 8008e18:	781b      	ldrb	r3, [r3, #0]
 8008e1a:	0018      	movs	r0, r3
 8008e1c:	2303      	movs	r3, #3
 8008e1e:	4003      	ands	r3, r0
 8008e20:	00db      	lsls	r3, r3, #3
 8008e22:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008e24:	4809      	ldr	r0, [pc, #36]	@ (8008e4c <__NVIC_SetPriority+0xd8>)
 8008e26:	1dfb      	adds	r3, r7, #7
 8008e28:	781b      	ldrb	r3, [r3, #0]
 8008e2a:	001c      	movs	r4, r3
 8008e2c:	230f      	movs	r3, #15
 8008e2e:	4023      	ands	r3, r4
 8008e30:	3b08      	subs	r3, #8
 8008e32:	089b      	lsrs	r3, r3, #2
 8008e34:	430a      	orrs	r2, r1
 8008e36:	3306      	adds	r3, #6
 8008e38:	009b      	lsls	r3, r3, #2
 8008e3a:	18c3      	adds	r3, r0, r3
 8008e3c:	3304      	adds	r3, #4
 8008e3e:	601a      	str	r2, [r3, #0]
}
 8008e40:	46c0      	nop			@ (mov r8, r8)
 8008e42:	46bd      	mov	sp, r7
 8008e44:	b003      	add	sp, #12
 8008e46:	bd90      	pop	{r4, r7, pc}
 8008e48:	e000e100 	.word	0xe000e100
 8008e4c:	e000ed00 	.word	0xe000ed00

08008e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b082      	sub	sp, #8
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	1e5a      	subs	r2, r3, #1
 8008e5c:	2380      	movs	r3, #128	@ 0x80
 8008e5e:	045b      	lsls	r3, r3, #17
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d301      	bcc.n	8008e68 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008e64:	2301      	movs	r3, #1
 8008e66:	e010      	b.n	8008e8a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008e68:	4b0a      	ldr	r3, [pc, #40]	@ (8008e94 <SysTick_Config+0x44>)
 8008e6a:	687a      	ldr	r2, [r7, #4]
 8008e6c:	3a01      	subs	r2, #1
 8008e6e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008e70:	2301      	movs	r3, #1
 8008e72:	425b      	negs	r3, r3
 8008e74:	2103      	movs	r1, #3
 8008e76:	0018      	movs	r0, r3
 8008e78:	f7ff ff7c 	bl	8008d74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008e7c:	4b05      	ldr	r3, [pc, #20]	@ (8008e94 <SysTick_Config+0x44>)
 8008e7e:	2200      	movs	r2, #0
 8008e80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008e82:	4b04      	ldr	r3, [pc, #16]	@ (8008e94 <SysTick_Config+0x44>)
 8008e84:	2207      	movs	r2, #7
 8008e86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008e88:	2300      	movs	r3, #0
}
 8008e8a:	0018      	movs	r0, r3
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	b002      	add	sp, #8
 8008e90:	bd80      	pop	{r7, pc}
 8008e92:	46c0      	nop			@ (mov r8, r8)
 8008e94:	e000e010 	.word	0xe000e010

08008e98 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	60b9      	str	r1, [r7, #8]
 8008ea0:	607a      	str	r2, [r7, #4]
 8008ea2:	210f      	movs	r1, #15
 8008ea4:	187b      	adds	r3, r7, r1
 8008ea6:	1c02      	adds	r2, r0, #0
 8008ea8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8008eaa:	68ba      	ldr	r2, [r7, #8]
 8008eac:	187b      	adds	r3, r7, r1
 8008eae:	781b      	ldrb	r3, [r3, #0]
 8008eb0:	b25b      	sxtb	r3, r3
 8008eb2:	0011      	movs	r1, r2
 8008eb4:	0018      	movs	r0, r3
 8008eb6:	f7ff ff5d 	bl	8008d74 <__NVIC_SetPriority>
}
 8008eba:	46c0      	nop			@ (mov r8, r8)
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	b004      	add	sp, #16
 8008ec0:	bd80      	pop	{r7, pc}

08008ec2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008ec2:	b580      	push	{r7, lr}
 8008ec4:	b082      	sub	sp, #8
 8008ec6:	af00      	add	r7, sp, #0
 8008ec8:	0002      	movs	r2, r0
 8008eca:	1dfb      	adds	r3, r7, #7
 8008ecc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008ece:	1dfb      	adds	r3, r7, #7
 8008ed0:	781b      	ldrb	r3, [r3, #0]
 8008ed2:	b25b      	sxtb	r3, r3
 8008ed4:	0018      	movs	r0, r3
 8008ed6:	f7ff ff33 	bl	8008d40 <__NVIC_EnableIRQ>
}
 8008eda:	46c0      	nop			@ (mov r8, r8)
 8008edc:	46bd      	mov	sp, r7
 8008ede:	b002      	add	sp, #8
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008ee2:	b580      	push	{r7, lr}
 8008ee4:	b082      	sub	sp, #8
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	0018      	movs	r0, r3
 8008eee:	f7ff ffaf 	bl	8008e50 <SysTick_Config>
 8008ef2:	0003      	movs	r3, r0
}
 8008ef4:	0018      	movs	r0, r3
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	b002      	add	sp, #8
 8008efa:	bd80      	pop	{r7, pc}

08008efc <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8008efc:	b5b0      	push	{r4, r5, r7, lr}
 8008efe:	b086      	sub	sp, #24
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	60f8      	str	r0, [r7, #12]
 8008f04:	60b9      	str	r1, [r7, #8]
 8008f06:	603a      	str	r2, [r7, #0]
 8008f08:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8008f0a:	4b21      	ldr	r3, [pc, #132]	@ (8008f90 <HAL_FLASH_Program+0x94>)
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	2b01      	cmp	r3, #1
 8008f10:	d101      	bne.n	8008f16 <HAL_FLASH_Program+0x1a>
 8008f12:	2302      	movs	r3, #2
 8008f14:	e038      	b.n	8008f88 <HAL_FLASH_Program+0x8c>
 8008f16:	4b1e      	ldr	r3, [pc, #120]	@ (8008f90 <HAL_FLASH_Program+0x94>)
 8008f18:	2201      	movs	r2, #1
 8008f1a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8008f1c:	4b1c      	ldr	r3, [pc, #112]	@ (8008f90 <HAL_FLASH_Program+0x94>)
 8008f1e:	2200      	movs	r2, #0
 8008f20:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8008f22:	2517      	movs	r5, #23
 8008f24:	197c      	adds	r4, r7, r5
 8008f26:	23fa      	movs	r3, #250	@ 0xfa
 8008f28:	009b      	lsls	r3, r3, #2
 8008f2a:	0018      	movs	r0, r3
 8008f2c:	f000 f87a 	bl	8009024 <FLASH_WaitForLastOperation>
 8008f30:	0003      	movs	r3, r0
 8008f32:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8008f34:	197b      	adds	r3, r7, r5
 8008f36:	781b      	ldrb	r3, [r3, #0]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d11f      	bne.n	8008f7c <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	d106      	bne.n	8008f50 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8008f42:	683a      	ldr	r2, [r7, #0]
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	68b9      	ldr	r1, [r7, #8]
 8008f48:	0008      	movs	r0, r1
 8008f4a:	f000 f8b9 	bl	80090c0 <FLASH_Program_DoubleWord>
 8008f4e:	e005      	b.n	8008f5c <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8008f50:	683a      	ldr	r2, [r7, #0]
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	0011      	movs	r1, r2
 8008f56:	0018      	movs	r0, r3
 8008f58:	f008 f9d2 	bl	8011300 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8008f5c:	2317      	movs	r3, #23
 8008f5e:	18fc      	adds	r4, r7, r3
 8008f60:	23fa      	movs	r3, #250	@ 0xfa
 8008f62:	009b      	lsls	r3, r3, #2
 8008f64:	0018      	movs	r0, r3
 8008f66:	f000 f85d 	bl	8009024 <FLASH_WaitForLastOperation>
 8008f6a:	0003      	movs	r3, r0
 8008f6c:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8008f6e:	4b09      	ldr	r3, [pc, #36]	@ (8008f94 <HAL_FLASH_Program+0x98>)
 8008f70:	695a      	ldr	r2, [r3, #20]
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	43d9      	mvns	r1, r3
 8008f76:	4b07      	ldr	r3, [pc, #28]	@ (8008f94 <HAL_FLASH_Program+0x98>)
 8008f78:	400a      	ands	r2, r1
 8008f7a:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8008f7c:	4b04      	ldr	r3, [pc, #16]	@ (8008f90 <HAL_FLASH_Program+0x94>)
 8008f7e:	2200      	movs	r2, #0
 8008f80:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8008f82:	2317      	movs	r3, #23
 8008f84:	18fb      	adds	r3, r7, r3
 8008f86:	781b      	ldrb	r3, [r3, #0]
}
 8008f88:	0018      	movs	r0, r3
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	b006      	add	sp, #24
 8008f8e:	bdb0      	pop	{r4, r5, r7, pc}
 8008f90:	20003f6c 	.word	0x20003f6c
 8008f94:	40022000 	.word	0x40022000

08008f98 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008f9e:	1dfb      	adds	r3, r7, #7
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8008fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8008fd4 <HAL_FLASH_Unlock+0x3c>)
 8008fa6:	695b      	ldr	r3, [r3, #20]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	da0c      	bge.n	8008fc6 <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8008fac:	4b09      	ldr	r3, [pc, #36]	@ (8008fd4 <HAL_FLASH_Unlock+0x3c>)
 8008fae:	4a0a      	ldr	r2, [pc, #40]	@ (8008fd8 <HAL_FLASH_Unlock+0x40>)
 8008fb0:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8008fb2:	4b08      	ldr	r3, [pc, #32]	@ (8008fd4 <HAL_FLASH_Unlock+0x3c>)
 8008fb4:	4a09      	ldr	r2, [pc, #36]	@ (8008fdc <HAL_FLASH_Unlock+0x44>)
 8008fb6:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8008fb8:	4b06      	ldr	r3, [pc, #24]	@ (8008fd4 <HAL_FLASH_Unlock+0x3c>)
 8008fba:	695b      	ldr	r3, [r3, #20]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	da02      	bge.n	8008fc6 <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8008fc0:	1dfb      	adds	r3, r7, #7
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8008fc6:	1dfb      	adds	r3, r7, #7
 8008fc8:	781b      	ldrb	r3, [r3, #0]
}
 8008fca:	0018      	movs	r0, r3
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	b002      	add	sp, #8
 8008fd0:	bd80      	pop	{r7, pc}
 8008fd2:	46c0      	nop			@ (mov r8, r8)
 8008fd4:	40022000 	.word	0x40022000
 8008fd8:	45670123 	.word	0x45670123
 8008fdc:	cdef89ab 	.word	0xcdef89ab

08008fe0 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b082      	sub	sp, #8
 8008fe4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8008fe6:	1dfb      	adds	r3, r7, #7
 8008fe8:	2201      	movs	r2, #1
 8008fea:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8008fec:	23fa      	movs	r3, #250	@ 0xfa
 8008fee:	009b      	lsls	r3, r3, #2
 8008ff0:	0018      	movs	r0, r3
 8008ff2:	f000 f817 	bl	8009024 <FLASH_WaitForLastOperation>

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8008ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8009020 <HAL_FLASH_Lock+0x40>)
 8008ff8:	695a      	ldr	r2, [r3, #20]
 8008ffa:	4b09      	ldr	r3, [pc, #36]	@ (8009020 <HAL_FLASH_Lock+0x40>)
 8008ffc:	2180      	movs	r1, #128	@ 0x80
 8008ffe:	0609      	lsls	r1, r1, #24
 8009000:	430a      	orrs	r2, r1
 8009002:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8009004:	4b06      	ldr	r3, [pc, #24]	@ (8009020 <HAL_FLASH_Lock+0x40>)
 8009006:	695b      	ldr	r3, [r3, #20]
 8009008:	2b00      	cmp	r3, #0
 800900a:	da02      	bge.n	8009012 <HAL_FLASH_Lock+0x32>
  {
    status = HAL_OK;
 800900c:	1dfb      	adds	r3, r7, #7
 800900e:	2200      	movs	r2, #0
 8009010:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8009012:	1dfb      	adds	r3, r7, #7
 8009014:	781b      	ldrb	r3, [r3, #0]
}
 8009016:	0018      	movs	r0, r3
 8009018:	46bd      	mov	sp, r7
 800901a:	b002      	add	sp, #8
 800901c:	bd80      	pop	{r7, pc}
 800901e:	46c0      	nop			@ (mov r8, r8)
 8009020:	40022000 	.word	0x40022000

08009024 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b084      	sub	sp, #16
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 800902c:	f7ff fe44 	bl	8008cb8 <HAL_GetTick>
 8009030:	0003      	movs	r3, r0
 8009032:	60fb      	str	r3, [r7, #12]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
 8009034:	23c0      	movs	r3, #192	@ 0xc0
 8009036:	029b      	lsls	r3, r3, #10
 8009038:	60bb      	str	r3, [r7, #8]
#else
  error = FLASH_SR_BSY1;
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 800903a:	e00c      	b.n	8009056 <FLASH_WaitForLastOperation+0x32>
  {
    if(Timeout != HAL_MAX_DELAY)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	3301      	adds	r3, #1
 8009040:	d009      	beq.n	8009056 <FLASH_WaitForLastOperation+0x32>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8009042:	f7ff fe39 	bl	8008cb8 <HAL_GetTick>
 8009046:	0002      	movs	r2, r0
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	1ad3      	subs	r3, r2, r3
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	429a      	cmp	r2, r3
 8009050:	d801      	bhi.n	8009056 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8009052:	2303      	movs	r3, #3
 8009054:	e028      	b.n	80090a8 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & error) != 0x00U)
 8009056:	4b16      	ldr	r3, [pc, #88]	@ (80090b0 <FLASH_WaitForLastOperation+0x8c>)
 8009058:	691b      	ldr	r3, [r3, #16]
 800905a:	68ba      	ldr	r2, [r7, #8]
 800905c:	4013      	ands	r3, r2
 800905e:	d1ed      	bne.n	800903c <FLASH_WaitForLastOperation+0x18>
      }
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8009060:	4b13      	ldr	r3, [pc, #76]	@ (80090b0 <FLASH_WaitForLastOperation+0x8c>)
 8009062:	691b      	ldr	r3, [r3, #16]
 8009064:	4a13      	ldr	r2, [pc, #76]	@ (80090b4 <FLASH_WaitForLastOperation+0x90>)
 8009066:	4013      	ands	r3, r2
 8009068:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 800906a:	4b11      	ldr	r3, [pc, #68]	@ (80090b0 <FLASH_WaitForLastOperation+0x8c>)
 800906c:	4a12      	ldr	r2, [pc, #72]	@ (80090b8 <FLASH_WaitForLastOperation+0x94>)
 800906e:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d011      	beq.n	800909a <FLASH_WaitForLastOperation+0x76>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8009076:	4b11      	ldr	r3, [pc, #68]	@ (80090bc <FLASH_WaitForLastOperation+0x98>)
 8009078:	68ba      	ldr	r2, [r7, #8]
 800907a:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 800907c:	2301      	movs	r3, #1
 800907e:	e013      	b.n	80090a8 <FLASH_WaitForLastOperation+0x84>
  }

  /* Wait for control register to be written */
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
  {
    if(Timeout != HAL_MAX_DELAY)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	3301      	adds	r3, #1
 8009084:	d009      	beq.n	800909a <FLASH_WaitForLastOperation+0x76>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8009086:	f7ff fe17 	bl	8008cb8 <HAL_GetTick>
 800908a:	0002      	movs	r2, r0
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	1ad3      	subs	r3, r2, r3
 8009090:	687a      	ldr	r2, [r7, #4]
 8009092:	429a      	cmp	r2, r3
 8009094:	d801      	bhi.n	800909a <FLASH_WaitForLastOperation+0x76>
      {
        return HAL_TIMEOUT;
 8009096:	2303      	movs	r3, #3
 8009098:	e006      	b.n	80090a8 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800909a:	4b05      	ldr	r3, [pc, #20]	@ (80090b0 <FLASH_WaitForLastOperation+0x8c>)
 800909c:	691a      	ldr	r2, [r3, #16]
 800909e:	2380      	movs	r3, #128	@ 0x80
 80090a0:	02db      	lsls	r3, r3, #11
 80090a2:	4013      	ands	r3, r2
 80090a4:	d1ec      	bne.n	8009080 <FLASH_WaitForLastOperation+0x5c>
      }
    }
  }

  return HAL_OK;
 80090a6:	2300      	movs	r3, #0
}
 80090a8:	0018      	movs	r0, r3
 80090aa:	46bd      	mov	sp, r7
 80090ac:	b004      	add	sp, #16
 80090ae:	bd80      	pop	{r7, pc}
 80090b0:	40022000 	.word	0x40022000
 80090b4:	0000c3fa 	.word	0x0000c3fa
 80090b8:	0008c3fb 	.word	0x0008c3fb
 80090bc:	20003f6c 	.word	0x20003f6c

080090c0 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80090c0:	b5b0      	push	{r4, r5, r7, lr}
 80090c2:	b084      	sub	sp, #16
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	60f8      	str	r0, [r7, #12]
 80090c8:	603a      	str	r2, [r7, #0]
 80090ca:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80090cc:	4b0b      	ldr	r3, [pc, #44]	@ (80090fc <FLASH_Program_DoubleWord+0x3c>)
 80090ce:	695a      	ldr	r2, [r3, #20]
 80090d0:	4b0a      	ldr	r3, [pc, #40]	@ (80090fc <FLASH_Program_DoubleWord+0x3c>)
 80090d2:	2101      	movs	r1, #1
 80090d4:	430a      	orrs	r2, r1
 80090d6:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	683a      	ldr	r2, [r7, #0]
 80090dc:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80090de:	f3bf 8f6f 	isb	sy
}
 80090e2:	46c0      	nop			@ (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	001c      	movs	r4, r3
 80090e8:	2300      	movs	r3, #0
 80090ea:	001d      	movs	r5, r3
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	3304      	adds	r3, #4
 80090f0:	0022      	movs	r2, r4
 80090f2:	601a      	str	r2, [r3, #0]
}
 80090f4:	46c0      	nop			@ (mov r8, r8)
 80090f6:	46bd      	mov	sp, r7
 80090f8:	b004      	add	sp, #16
 80090fa:	bdb0      	pop	{r4, r5, r7, pc}
 80090fc:	40022000 	.word	0x40022000

08009100 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8009100:	b5b0      	push	{r4, r5, r7, lr}
 8009102:	b084      	sub	sp, #16
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
 8009108:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800910a:	4b33      	ldr	r3, [pc, #204]	@ (80091d8 <HAL_FLASHEx_Erase+0xd8>)
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	2b01      	cmp	r3, #1
 8009110:	d101      	bne.n	8009116 <HAL_FLASHEx_Erase+0x16>
 8009112:	2302      	movs	r3, #2
 8009114:	e05c      	b.n	80091d0 <HAL_FLASHEx_Erase+0xd0>
 8009116:	4b30      	ldr	r3, [pc, #192]	@ (80091d8 <HAL_FLASHEx_Erase+0xd8>)
 8009118:	2201      	movs	r2, #1
 800911a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800911c:	4b2e      	ldr	r3, [pc, #184]	@ (80091d8 <HAL_FLASHEx_Erase+0xd8>)
 800911e:	2200      	movs	r2, #0
 8009120:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009122:	250f      	movs	r5, #15
 8009124:	197c      	adds	r4, r7, r5
 8009126:	23fa      	movs	r3, #250	@ 0xfa
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	0018      	movs	r0, r3
 800912c:	f7ff ff7a 	bl	8009024 <FLASH_WaitForLastOperation>
 8009130:	0003      	movs	r3, r0
 8009132:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8009134:	002c      	movs	r4, r5
 8009136:	193b      	adds	r3, r7, r4
 8009138:	781b      	ldrb	r3, [r3, #0]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d142      	bne.n	80091c4 <HAL_FLASHEx_Erase+0xc4>
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
#endif /* FLASH_DBANK_SUPPORT */

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	2b04      	cmp	r3, #4
 8009144:	d10d      	bne.n	8009162 <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase(pEraseInit->Banks);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	0018      	movs	r0, r3
 800914c:	f000 f848 	bl	80091e0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009150:	193c      	adds	r4, r7, r4
 8009152:	23fa      	movs	r3, #250	@ 0xfa
 8009154:	009b      	lsls	r3, r3, #2
 8009156:	0018      	movs	r0, r3
 8009158:	f7ff ff64 	bl	8009024 <FLASH_WaitForLastOperation>
 800915c:	0003      	movs	r3, r0
 800915e:	7023      	strb	r3, [r4, #0]
 8009160:	e030      	b.n	80091c4 <HAL_FLASHEx_Erase+0xc4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	2201      	movs	r2, #1
 8009166:	4252      	negs	r2, r2
 8009168:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	689b      	ldr	r3, [r3, #8]
 800916e:	60bb      	str	r3, [r7, #8]
 8009170:	e01a      	b.n	80091a8 <HAL_FLASHEx_Erase+0xa8>
      {
        /* Start erase page */
        FLASH_PageErase(pEraseInit->Banks, index);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	68ba      	ldr	r2, [r7, #8]
 8009178:	0011      	movs	r1, r2
 800917a:	0018      	movs	r0, r3
 800917c:	f000 f844 	bl	8009208 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8009180:	250f      	movs	r5, #15
 8009182:	197c      	adds	r4, r7, r5
 8009184:	23fa      	movs	r3, #250	@ 0xfa
 8009186:	009b      	lsls	r3, r3, #2
 8009188:	0018      	movs	r0, r3
 800918a:	f7ff ff4b 	bl	8009024 <FLASH_WaitForLastOperation>
 800918e:	0003      	movs	r3, r0
 8009190:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 8009192:	197b      	adds	r3, r7, r5
 8009194:	781b      	ldrb	r3, [r3, #0]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d003      	beq.n	80091a2 <HAL_FLASHEx_Erase+0xa2>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	68ba      	ldr	r2, [r7, #8]
 800919e:	601a      	str	r2, [r3, #0]
          break;
 80091a0:	e00a      	b.n	80091b8 <HAL_FLASHEx_Erase+0xb8>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	3301      	adds	r3, #1
 80091a6:	60bb      	str	r3, [r7, #8]
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	689a      	ldr	r2, [r3, #8]
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	18d3      	adds	r3, r2, r3
 80091b2:	68ba      	ldr	r2, [r7, #8]
 80091b4:	429a      	cmp	r2, r3
 80091b6:	d3dc      	bcc.n	8009172 <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80091b8:	4b08      	ldr	r3, [pc, #32]	@ (80091dc <HAL_FLASHEx_Erase+0xdc>)
 80091ba:	695a      	ldr	r2, [r3, #20]
 80091bc:	4b07      	ldr	r3, [pc, #28]	@ (80091dc <HAL_FLASHEx_Erase+0xdc>)
 80091be:	2102      	movs	r1, #2
 80091c0:	438a      	bics	r2, r1
 80091c2:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80091c4:	4b04      	ldr	r3, [pc, #16]	@ (80091d8 <HAL_FLASHEx_Erase+0xd8>)
 80091c6:	2200      	movs	r2, #0
 80091c8:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80091ca:	230f      	movs	r3, #15
 80091cc:	18fb      	adds	r3, r7, r3
 80091ce:	781b      	ldrb	r3, [r3, #0]
}
 80091d0:	0018      	movs	r0, r3
 80091d2:	46bd      	mov	sp, r7
 80091d4:	b004      	add	sp, #16
 80091d6:	bdb0      	pop	{r4, r5, r7, pc}
 80091d8:	20003f6c 	.word	0x20003f6c
 80091dc:	40022000 	.word	0x40022000

080091e0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased*
  * @note (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b082      	sub	sp, #8
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 80091e8:	4b06      	ldr	r3, [pc, #24]	@ (8009204 <FLASH_MassErase+0x24>)
 80091ea:	695a      	ldr	r2, [r3, #20]
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	431a      	orrs	r2, r3
 80091f0:	4b04      	ldr	r3, [pc, #16]	@ (8009204 <FLASH_MassErase+0x24>)
 80091f2:	2180      	movs	r1, #128	@ 0x80
 80091f4:	0249      	lsls	r1, r1, #9
 80091f6:	430a      	orrs	r2, r1
 80091f8:	615a      	str	r2, [r3, #20]
}
 80091fa:	46c0      	nop			@ (mov r8, r8)
 80091fc:	46bd      	mov	sp, r7
 80091fe:	b002      	add	sp, #8
 8009200:	bd80      	pop	{r7, pc}
 8009202:	46c0      	nop			@ (mov r8, r8)
 8009204:	40022000 	.word	0x40022000

08009208 <FLASH_PageErase>:
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @note (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Banks, uint32_t Page)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b084      	sub	sp, #16
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
 8009210:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8009212:	4b0f      	ldr	r3, [pc, #60]	@ (8009250 <FLASH_PageErase+0x48>)
 8009214:	695b      	ldr	r3, [r3, #20]
 8009216:	4a0f      	ldr	r2, [pc, #60]	@ (8009254 <FLASH_PageErase+0x4c>)
 8009218:	4013      	ands	r3, r2
 800921a:	60fb      	str	r3, [r7, #12]

#if defined(FLASH_DBANK_SUPPORT)
  /* Check if page has to be erased in bank 1 or 2 */
  if (Banks != FLASH_BANK_1)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2b04      	cmp	r3, #4
 8009220:	d005      	beq.n	800922e <FLASH_PageErase+0x26>
  {
    tmp |= FLASH_CR_BKER;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	2280      	movs	r2, #128	@ 0x80
 8009226:	0192      	lsls	r2, r2, #6
 8009228:	4313      	orrs	r3, r2
 800922a:	60fb      	str	r3, [r7, #12]
 800922c:	e003      	b.n	8009236 <FLASH_PageErase+0x2e>
  }
  else
  {
    tmp &= ~FLASH_CR_BKER;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	4a09      	ldr	r2, [pc, #36]	@ (8009258 <FLASH_PageErase+0x50>)
 8009232:	4013      	ands	r3, r2
 8009234:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	00da      	lsls	r2, r3, #3
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	431a      	orrs	r2, r3
 800923e:	4b04      	ldr	r3, [pc, #16]	@ (8009250 <FLASH_PageErase+0x48>)
 8009240:	4906      	ldr	r1, [pc, #24]	@ (800925c <FLASH_PageErase+0x54>)
 8009242:	430a      	orrs	r2, r1
 8009244:	615a      	str	r2, [r3, #20]
}
 8009246:	46c0      	nop			@ (mov r8, r8)
 8009248:	46bd      	mov	sp, r7
 800924a:	b004      	add	sp, #16
 800924c:	bd80      	pop	{r7, pc}
 800924e:	46c0      	nop			@ (mov r8, r8)
 8009250:	40022000 	.word	0x40022000
 8009254:	ffffe007 	.word	0xffffe007
 8009258:	ffffdfff 	.word	0xffffdfff
 800925c:	00010002 	.word	0x00010002

08009260 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b086      	sub	sp, #24
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
 8009268:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800926a:	2300      	movs	r3, #0
 800926c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800926e:	e14d      	b.n	800950c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	2101      	movs	r1, #1
 8009276:	697a      	ldr	r2, [r7, #20]
 8009278:	4091      	lsls	r1, r2
 800927a:	000a      	movs	r2, r1
 800927c:	4013      	ands	r3, r2
 800927e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d100      	bne.n	8009288 <HAL_GPIO_Init+0x28>
 8009286:	e13e      	b.n	8009506 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	2203      	movs	r2, #3
 800928e:	4013      	ands	r3, r2
 8009290:	2b01      	cmp	r3, #1
 8009292:	d005      	beq.n	80092a0 <HAL_GPIO_Init+0x40>
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	2203      	movs	r2, #3
 800929a:	4013      	ands	r3, r2
 800929c:	2b02      	cmp	r3, #2
 800929e:	d130      	bne.n	8009302 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	689b      	ldr	r3, [r3, #8]
 80092a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80092a6:	697b      	ldr	r3, [r7, #20]
 80092a8:	005b      	lsls	r3, r3, #1
 80092aa:	2203      	movs	r2, #3
 80092ac:	409a      	lsls	r2, r3
 80092ae:	0013      	movs	r3, r2
 80092b0:	43da      	mvns	r2, r3
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	4013      	ands	r3, r2
 80092b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	68da      	ldr	r2, [r3, #12]
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	005b      	lsls	r3, r3, #1
 80092c0:	409a      	lsls	r2, r3
 80092c2:	0013      	movs	r3, r2
 80092c4:	693a      	ldr	r2, [r7, #16]
 80092c6:	4313      	orrs	r3, r2
 80092c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	693a      	ldr	r2, [r7, #16]
 80092ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	685b      	ldr	r3, [r3, #4]
 80092d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80092d6:	2201      	movs	r2, #1
 80092d8:	697b      	ldr	r3, [r7, #20]
 80092da:	409a      	lsls	r2, r3
 80092dc:	0013      	movs	r3, r2
 80092de:	43da      	mvns	r2, r3
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	4013      	ands	r3, r2
 80092e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	685b      	ldr	r3, [r3, #4]
 80092ea:	091b      	lsrs	r3, r3, #4
 80092ec:	2201      	movs	r2, #1
 80092ee:	401a      	ands	r2, r3
 80092f0:	697b      	ldr	r3, [r7, #20]
 80092f2:	409a      	lsls	r2, r3
 80092f4:	0013      	movs	r3, r2
 80092f6:	693a      	ldr	r2, [r7, #16]
 80092f8:	4313      	orrs	r3, r2
 80092fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	693a      	ldr	r2, [r7, #16]
 8009300:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	685b      	ldr	r3, [r3, #4]
 8009306:	2203      	movs	r2, #3
 8009308:	4013      	ands	r3, r2
 800930a:	2b03      	cmp	r3, #3
 800930c:	d017      	beq.n	800933e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	68db      	ldr	r3, [r3, #12]
 8009312:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	005b      	lsls	r3, r3, #1
 8009318:	2203      	movs	r2, #3
 800931a:	409a      	lsls	r2, r3
 800931c:	0013      	movs	r3, r2
 800931e:	43da      	mvns	r2, r3
 8009320:	693b      	ldr	r3, [r7, #16]
 8009322:	4013      	ands	r3, r2
 8009324:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	689a      	ldr	r2, [r3, #8]
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	005b      	lsls	r3, r3, #1
 800932e:	409a      	lsls	r2, r3
 8009330:	0013      	movs	r3, r2
 8009332:	693a      	ldr	r2, [r7, #16]
 8009334:	4313      	orrs	r3, r2
 8009336:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	693a      	ldr	r2, [r7, #16]
 800933c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	685b      	ldr	r3, [r3, #4]
 8009342:	2203      	movs	r2, #3
 8009344:	4013      	ands	r3, r2
 8009346:	2b02      	cmp	r3, #2
 8009348:	d123      	bne.n	8009392 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	08da      	lsrs	r2, r3, #3
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	3208      	adds	r2, #8
 8009352:	0092      	lsls	r2, r2, #2
 8009354:	58d3      	ldr	r3, [r2, r3]
 8009356:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8009358:	697b      	ldr	r3, [r7, #20]
 800935a:	2207      	movs	r2, #7
 800935c:	4013      	ands	r3, r2
 800935e:	009b      	lsls	r3, r3, #2
 8009360:	220f      	movs	r2, #15
 8009362:	409a      	lsls	r2, r3
 8009364:	0013      	movs	r3, r2
 8009366:	43da      	mvns	r2, r3
 8009368:	693b      	ldr	r3, [r7, #16]
 800936a:	4013      	ands	r3, r2
 800936c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	691a      	ldr	r2, [r3, #16]
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	2107      	movs	r1, #7
 8009376:	400b      	ands	r3, r1
 8009378:	009b      	lsls	r3, r3, #2
 800937a:	409a      	lsls	r2, r3
 800937c:	0013      	movs	r3, r2
 800937e:	693a      	ldr	r2, [r7, #16]
 8009380:	4313      	orrs	r3, r2
 8009382:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	08da      	lsrs	r2, r3, #3
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	3208      	adds	r2, #8
 800938c:	0092      	lsls	r2, r2, #2
 800938e:	6939      	ldr	r1, [r7, #16]
 8009390:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	005b      	lsls	r3, r3, #1
 800939c:	2203      	movs	r2, #3
 800939e:	409a      	lsls	r2, r3
 80093a0:	0013      	movs	r3, r2
 80093a2:	43da      	mvns	r2, r3
 80093a4:	693b      	ldr	r3, [r7, #16]
 80093a6:	4013      	ands	r3, r2
 80093a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	685b      	ldr	r3, [r3, #4]
 80093ae:	2203      	movs	r2, #3
 80093b0:	401a      	ands	r2, r3
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	005b      	lsls	r3, r3, #1
 80093b6:	409a      	lsls	r2, r3
 80093b8:	0013      	movs	r3, r2
 80093ba:	693a      	ldr	r2, [r7, #16]
 80093bc:	4313      	orrs	r3, r2
 80093be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	693a      	ldr	r2, [r7, #16]
 80093c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	685a      	ldr	r2, [r3, #4]
 80093ca:	23c0      	movs	r3, #192	@ 0xc0
 80093cc:	029b      	lsls	r3, r3, #10
 80093ce:	4013      	ands	r3, r2
 80093d0:	d100      	bne.n	80093d4 <HAL_GPIO_Init+0x174>
 80093d2:	e098      	b.n	8009506 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80093d4:	4a53      	ldr	r2, [pc, #332]	@ (8009524 <HAL_GPIO_Init+0x2c4>)
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	089b      	lsrs	r3, r3, #2
 80093da:	3318      	adds	r3, #24
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	589b      	ldr	r3, [r3, r2]
 80093e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	2203      	movs	r2, #3
 80093e6:	4013      	ands	r3, r2
 80093e8:	00db      	lsls	r3, r3, #3
 80093ea:	220f      	movs	r2, #15
 80093ec:	409a      	lsls	r2, r3
 80093ee:	0013      	movs	r3, r2
 80093f0:	43da      	mvns	r2, r3
 80093f2:	693b      	ldr	r3, [r7, #16]
 80093f4:	4013      	ands	r3, r2
 80093f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80093f8:	687a      	ldr	r2, [r7, #4]
 80093fa:	23a0      	movs	r3, #160	@ 0xa0
 80093fc:	05db      	lsls	r3, r3, #23
 80093fe:	429a      	cmp	r2, r3
 8009400:	d019      	beq.n	8009436 <HAL_GPIO_Init+0x1d6>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	4a48      	ldr	r2, [pc, #288]	@ (8009528 <HAL_GPIO_Init+0x2c8>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d013      	beq.n	8009432 <HAL_GPIO_Init+0x1d2>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	4a47      	ldr	r2, [pc, #284]	@ (800952c <HAL_GPIO_Init+0x2cc>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d00d      	beq.n	800942e <HAL_GPIO_Init+0x1ce>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	4a46      	ldr	r2, [pc, #280]	@ (8009530 <HAL_GPIO_Init+0x2d0>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d007      	beq.n	800942a <HAL_GPIO_Init+0x1ca>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	4a45      	ldr	r2, [pc, #276]	@ (8009534 <HAL_GPIO_Init+0x2d4>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d101      	bne.n	8009426 <HAL_GPIO_Init+0x1c6>
 8009422:	2304      	movs	r3, #4
 8009424:	e008      	b.n	8009438 <HAL_GPIO_Init+0x1d8>
 8009426:	2305      	movs	r3, #5
 8009428:	e006      	b.n	8009438 <HAL_GPIO_Init+0x1d8>
 800942a:	2303      	movs	r3, #3
 800942c:	e004      	b.n	8009438 <HAL_GPIO_Init+0x1d8>
 800942e:	2302      	movs	r3, #2
 8009430:	e002      	b.n	8009438 <HAL_GPIO_Init+0x1d8>
 8009432:	2301      	movs	r3, #1
 8009434:	e000      	b.n	8009438 <HAL_GPIO_Init+0x1d8>
 8009436:	2300      	movs	r3, #0
 8009438:	697a      	ldr	r2, [r7, #20]
 800943a:	2103      	movs	r1, #3
 800943c:	400a      	ands	r2, r1
 800943e:	00d2      	lsls	r2, r2, #3
 8009440:	4093      	lsls	r3, r2
 8009442:	693a      	ldr	r2, [r7, #16]
 8009444:	4313      	orrs	r3, r2
 8009446:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8009448:	4936      	ldr	r1, [pc, #216]	@ (8009524 <HAL_GPIO_Init+0x2c4>)
 800944a:	697b      	ldr	r3, [r7, #20]
 800944c:	089b      	lsrs	r3, r3, #2
 800944e:	3318      	adds	r3, #24
 8009450:	009b      	lsls	r3, r3, #2
 8009452:	693a      	ldr	r2, [r7, #16]
 8009454:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009456:	4b33      	ldr	r3, [pc, #204]	@ (8009524 <HAL_GPIO_Init+0x2c4>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	43da      	mvns	r2, r3
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	4013      	ands	r3, r2
 8009464:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	685a      	ldr	r2, [r3, #4]
 800946a:	2380      	movs	r3, #128	@ 0x80
 800946c:	035b      	lsls	r3, r3, #13
 800946e:	4013      	ands	r3, r2
 8009470:	d003      	beq.n	800947a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8009472:	693a      	ldr	r2, [r7, #16]
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	4313      	orrs	r3, r2
 8009478:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800947a:	4b2a      	ldr	r3, [pc, #168]	@ (8009524 <HAL_GPIO_Init+0x2c4>)
 800947c:	693a      	ldr	r2, [r7, #16]
 800947e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8009480:	4b28      	ldr	r3, [pc, #160]	@ (8009524 <HAL_GPIO_Init+0x2c4>)
 8009482:	685b      	ldr	r3, [r3, #4]
 8009484:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	43da      	mvns	r2, r3
 800948a:	693b      	ldr	r3, [r7, #16]
 800948c:	4013      	ands	r3, r2
 800948e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	685a      	ldr	r2, [r3, #4]
 8009494:	2380      	movs	r3, #128	@ 0x80
 8009496:	039b      	lsls	r3, r3, #14
 8009498:	4013      	ands	r3, r2
 800949a:	d003      	beq.n	80094a4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 800949c:	693a      	ldr	r2, [r7, #16]
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	4313      	orrs	r3, r2
 80094a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80094a4:	4b1f      	ldr	r3, [pc, #124]	@ (8009524 <HAL_GPIO_Init+0x2c4>)
 80094a6:	693a      	ldr	r2, [r7, #16]
 80094a8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80094aa:	4a1e      	ldr	r2, [pc, #120]	@ (8009524 <HAL_GPIO_Init+0x2c4>)
 80094ac:	2384      	movs	r3, #132	@ 0x84
 80094ae:	58d3      	ldr	r3, [r2, r3]
 80094b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	43da      	mvns	r2, r3
 80094b6:	693b      	ldr	r3, [r7, #16]
 80094b8:	4013      	ands	r3, r2
 80094ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	685a      	ldr	r2, [r3, #4]
 80094c0:	2380      	movs	r3, #128	@ 0x80
 80094c2:	029b      	lsls	r3, r3, #10
 80094c4:	4013      	ands	r3, r2
 80094c6:	d003      	beq.n	80094d0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80094c8:	693a      	ldr	r2, [r7, #16]
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	4313      	orrs	r3, r2
 80094ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80094d0:	4914      	ldr	r1, [pc, #80]	@ (8009524 <HAL_GPIO_Init+0x2c4>)
 80094d2:	2284      	movs	r2, #132	@ 0x84
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80094d8:	4a12      	ldr	r2, [pc, #72]	@ (8009524 <HAL_GPIO_Init+0x2c4>)
 80094da:	2380      	movs	r3, #128	@ 0x80
 80094dc:	58d3      	ldr	r3, [r2, r3]
 80094de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	43da      	mvns	r2, r3
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	4013      	ands	r3, r2
 80094e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	685a      	ldr	r2, [r3, #4]
 80094ee:	2380      	movs	r3, #128	@ 0x80
 80094f0:	025b      	lsls	r3, r3, #9
 80094f2:	4013      	ands	r3, r2
 80094f4:	d003      	beq.n	80094fe <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80094f6:	693a      	ldr	r2, [r7, #16]
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	4313      	orrs	r3, r2
 80094fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80094fe:	4909      	ldr	r1, [pc, #36]	@ (8009524 <HAL_GPIO_Init+0x2c4>)
 8009500:	2280      	movs	r2, #128	@ 0x80
 8009502:	693b      	ldr	r3, [r7, #16]
 8009504:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8009506:	697b      	ldr	r3, [r7, #20]
 8009508:	3301      	adds	r3, #1
 800950a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	681a      	ldr	r2, [r3, #0]
 8009510:	697b      	ldr	r3, [r7, #20]
 8009512:	40da      	lsrs	r2, r3
 8009514:	1e13      	subs	r3, r2, #0
 8009516:	d000      	beq.n	800951a <HAL_GPIO_Init+0x2ba>
 8009518:	e6aa      	b.n	8009270 <HAL_GPIO_Init+0x10>
  }
}
 800951a:	46c0      	nop			@ (mov r8, r8)
 800951c:	46c0      	nop			@ (mov r8, r8)
 800951e:	46bd      	mov	sp, r7
 8009520:	b006      	add	sp, #24
 8009522:	bd80      	pop	{r7, pc}
 8009524:	40021800 	.word	0x40021800
 8009528:	50000400 	.word	0x50000400
 800952c:	50000800 	.word	0x50000800
 8009530:	50000c00 	.word	0x50000c00
 8009534:	50001000 	.word	0x50001000

08009538 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b084      	sub	sp, #16
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	000a      	movs	r2, r1
 8009542:	1cbb      	adds	r3, r7, #2
 8009544:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	691b      	ldr	r3, [r3, #16]
 800954a:	1cba      	adds	r2, r7, #2
 800954c:	8812      	ldrh	r2, [r2, #0]
 800954e:	4013      	ands	r3, r2
 8009550:	d004      	beq.n	800955c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8009552:	230f      	movs	r3, #15
 8009554:	18fb      	adds	r3, r7, r3
 8009556:	2201      	movs	r2, #1
 8009558:	701a      	strb	r2, [r3, #0]
 800955a:	e003      	b.n	8009564 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800955c:	230f      	movs	r3, #15
 800955e:	18fb      	adds	r3, r7, r3
 8009560:	2200      	movs	r2, #0
 8009562:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8009564:	230f      	movs	r3, #15
 8009566:	18fb      	adds	r3, r7, r3
 8009568:	781b      	ldrb	r3, [r3, #0]
}
 800956a:	0018      	movs	r0, r3
 800956c:	46bd      	mov	sp, r7
 800956e:	b004      	add	sp, #16
 8009570:	bd80      	pop	{r7, pc}

08009572 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009572:	b580      	push	{r7, lr}
 8009574:	b082      	sub	sp, #8
 8009576:	af00      	add	r7, sp, #0
 8009578:	6078      	str	r0, [r7, #4]
 800957a:	0008      	movs	r0, r1
 800957c:	0011      	movs	r1, r2
 800957e:	1cbb      	adds	r3, r7, #2
 8009580:	1c02      	adds	r2, r0, #0
 8009582:	801a      	strh	r2, [r3, #0]
 8009584:	1c7b      	adds	r3, r7, #1
 8009586:	1c0a      	adds	r2, r1, #0
 8009588:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800958a:	1c7b      	adds	r3, r7, #1
 800958c:	781b      	ldrb	r3, [r3, #0]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d004      	beq.n	800959c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009592:	1cbb      	adds	r3, r7, #2
 8009594:	881a      	ldrh	r2, [r3, #0]
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800959a:	e003      	b.n	80095a4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800959c:	1cbb      	adds	r3, r7, #2
 800959e:	881a      	ldrh	r2, [r3, #0]
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80095a4:	46c0      	nop			@ (mov r8, r8)
 80095a6:	46bd      	mov	sp, r7
 80095a8:	b002      	add	sp, #8
 80095aa:	bd80      	pop	{r7, pc}

080095ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b082      	sub	sp, #8
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	0002      	movs	r2, r0
 80095b4:	1dbb      	adds	r3, r7, #6
 80095b6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80095b8:	4b10      	ldr	r3, [pc, #64]	@ (80095fc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80095ba:	68db      	ldr	r3, [r3, #12]
 80095bc:	1dba      	adds	r2, r7, #6
 80095be:	8812      	ldrh	r2, [r2, #0]
 80095c0:	4013      	ands	r3, r2
 80095c2:	d008      	beq.n	80095d6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80095c4:	4b0d      	ldr	r3, [pc, #52]	@ (80095fc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80095c6:	1dba      	adds	r2, r7, #6
 80095c8:	8812      	ldrh	r2, [r2, #0]
 80095ca:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80095cc:	1dbb      	adds	r3, r7, #6
 80095ce:	881b      	ldrh	r3, [r3, #0]
 80095d0:	0018      	movs	r0, r3
 80095d2:	f7fc fb7f 	bl	8005cd4 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80095d6:	4b09      	ldr	r3, [pc, #36]	@ (80095fc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80095d8:	691b      	ldr	r3, [r3, #16]
 80095da:	1dba      	adds	r2, r7, #6
 80095dc:	8812      	ldrh	r2, [r2, #0]
 80095de:	4013      	ands	r3, r2
 80095e0:	d008      	beq.n	80095f4 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80095e2:	4b06      	ldr	r3, [pc, #24]	@ (80095fc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80095e4:	1dba      	adds	r2, r7, #6
 80095e6:	8812      	ldrh	r2, [r2, #0]
 80095e8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80095ea:	1dbb      	adds	r3, r7, #6
 80095ec:	881b      	ldrh	r3, [r3, #0]
 80095ee:	0018      	movs	r0, r3
 80095f0:	f000 f806 	bl	8009600 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80095f4:	46c0      	nop			@ (mov r8, r8)
 80095f6:	46bd      	mov	sp, r7
 80095f8:	b002      	add	sp, #8
 80095fa:	bd80      	pop	{r7, pc}
 80095fc:	40021800 	.word	0x40021800

08009600 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b082      	sub	sp, #8
 8009604:	af00      	add	r7, sp, #0
 8009606:	0002      	movs	r2, r0
 8009608:	1dbb      	adds	r3, r7, #6
 800960a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 800960c:	46c0      	nop			@ (mov r8, r8)
 800960e:	46bd      	mov	sp, r7
 8009610:	b002      	add	sp, #8
 8009612:	bd80      	pop	{r7, pc}

08009614 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b082      	sub	sp, #8
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d101      	bne.n	8009626 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009622:	2301      	movs	r3, #1
 8009624:	e08f      	b.n	8009746 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2241      	movs	r2, #65	@ 0x41
 800962a:	5c9b      	ldrb	r3, [r3, r2]
 800962c:	b2db      	uxtb	r3, r3
 800962e:	2b00      	cmp	r3, #0
 8009630:	d107      	bne.n	8009642 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2240      	movs	r2, #64	@ 0x40
 8009636:	2100      	movs	r1, #0
 8009638:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	0018      	movs	r0, r3
 800963e:	f7fe fa3f 	bl	8007ac0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2241      	movs	r2, #65	@ 0x41
 8009646:	2124      	movs	r1, #36	@ 0x24
 8009648:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	681a      	ldr	r2, [r3, #0]
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	2101      	movs	r1, #1
 8009656:	438a      	bics	r2, r1
 8009658:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	685a      	ldr	r2, [r3, #4]
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	493b      	ldr	r1, [pc, #236]	@ (8009750 <HAL_I2C_Init+0x13c>)
 8009664:	400a      	ands	r2, r1
 8009666:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	689a      	ldr	r2, [r3, #8]
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4938      	ldr	r1, [pc, #224]	@ (8009754 <HAL_I2C_Init+0x140>)
 8009674:	400a      	ands	r2, r1
 8009676:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	68db      	ldr	r3, [r3, #12]
 800967c:	2b01      	cmp	r3, #1
 800967e:	d108      	bne.n	8009692 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	689a      	ldr	r2, [r3, #8]
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	2180      	movs	r1, #128	@ 0x80
 800968a:	0209      	lsls	r1, r1, #8
 800968c:	430a      	orrs	r2, r1
 800968e:	609a      	str	r2, [r3, #8]
 8009690:	e007      	b.n	80096a2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	689a      	ldr	r2, [r3, #8]
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	2184      	movs	r1, #132	@ 0x84
 800969c:	0209      	lsls	r1, r1, #8
 800969e:	430a      	orrs	r2, r1
 80096a0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	68db      	ldr	r3, [r3, #12]
 80096a6:	2b02      	cmp	r3, #2
 80096a8:	d109      	bne.n	80096be <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	685a      	ldr	r2, [r3, #4]
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	2180      	movs	r1, #128	@ 0x80
 80096b6:	0109      	lsls	r1, r1, #4
 80096b8:	430a      	orrs	r2, r1
 80096ba:	605a      	str	r2, [r3, #4]
 80096bc:	e007      	b.n	80096ce <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	685a      	ldr	r2, [r3, #4]
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	4923      	ldr	r1, [pc, #140]	@ (8009758 <HAL_I2C_Init+0x144>)
 80096ca:	400a      	ands	r2, r1
 80096cc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	685a      	ldr	r2, [r3, #4]
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4920      	ldr	r1, [pc, #128]	@ (800975c <HAL_I2C_Init+0x148>)
 80096da:	430a      	orrs	r2, r1
 80096dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	68da      	ldr	r2, [r3, #12]
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	491a      	ldr	r1, [pc, #104]	@ (8009754 <HAL_I2C_Init+0x140>)
 80096ea:	400a      	ands	r2, r1
 80096ec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	691a      	ldr	r2, [r3, #16]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	695b      	ldr	r3, [r3, #20]
 80096f6:	431a      	orrs	r2, r3
 80096f8:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	699b      	ldr	r3, [r3, #24]
 80096fe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	430a      	orrs	r2, r1
 8009706:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	69d9      	ldr	r1, [r3, #28]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6a1a      	ldr	r2, [r3, #32]
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	430a      	orrs	r2, r1
 8009716:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	681a      	ldr	r2, [r3, #0]
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	2101      	movs	r1, #1
 8009724:	430a      	orrs	r2, r1
 8009726:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2200      	movs	r2, #0
 800972c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2241      	movs	r2, #65	@ 0x41
 8009732:	2120      	movs	r1, #32
 8009734:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2200      	movs	r2, #0
 800973a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2242      	movs	r2, #66	@ 0x42
 8009740:	2100      	movs	r1, #0
 8009742:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009744:	2300      	movs	r3, #0
}
 8009746:	0018      	movs	r0, r3
 8009748:	46bd      	mov	sp, r7
 800974a:	b002      	add	sp, #8
 800974c:	bd80      	pop	{r7, pc}
 800974e:	46c0      	nop			@ (mov r8, r8)
 8009750:	f0ffffff 	.word	0xf0ffffff
 8009754:	ffff7fff 	.word	0xffff7fff
 8009758:	fffff7ff 	.word	0xfffff7ff
 800975c:	02008000 	.word	0x02008000

08009760 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009760:	b590      	push	{r4, r7, lr}
 8009762:	b089      	sub	sp, #36	@ 0x24
 8009764:	af02      	add	r7, sp, #8
 8009766:	60f8      	str	r0, [r7, #12]
 8009768:	0008      	movs	r0, r1
 800976a:	607a      	str	r2, [r7, #4]
 800976c:	0019      	movs	r1, r3
 800976e:	230a      	movs	r3, #10
 8009770:	18fb      	adds	r3, r7, r3
 8009772:	1c02      	adds	r2, r0, #0
 8009774:	801a      	strh	r2, [r3, #0]
 8009776:	2308      	movs	r3, #8
 8009778:	18fb      	adds	r3, r7, r3
 800977a:	1c0a      	adds	r2, r1, #0
 800977c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	2241      	movs	r2, #65	@ 0x41
 8009782:	5c9b      	ldrb	r3, [r3, r2]
 8009784:	b2db      	uxtb	r3, r3
 8009786:	2b20      	cmp	r3, #32
 8009788:	d000      	beq.n	800978c <HAL_I2C_Master_Transmit+0x2c>
 800978a:	e10a      	b.n	80099a2 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2240      	movs	r2, #64	@ 0x40
 8009790:	5c9b      	ldrb	r3, [r3, r2]
 8009792:	2b01      	cmp	r3, #1
 8009794:	d101      	bne.n	800979a <HAL_I2C_Master_Transmit+0x3a>
 8009796:	2302      	movs	r3, #2
 8009798:	e104      	b.n	80099a4 <HAL_I2C_Master_Transmit+0x244>
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2240      	movs	r2, #64	@ 0x40
 800979e:	2101      	movs	r1, #1
 80097a0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80097a2:	f7ff fa89 	bl	8008cb8 <HAL_GetTick>
 80097a6:	0003      	movs	r3, r0
 80097a8:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80097aa:	2380      	movs	r3, #128	@ 0x80
 80097ac:	0219      	lsls	r1, r3, #8
 80097ae:	68f8      	ldr	r0, [r7, #12]
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	9300      	str	r3, [sp, #0]
 80097b4:	2319      	movs	r3, #25
 80097b6:	2201      	movs	r2, #1
 80097b8:	f000 fa26 	bl	8009c08 <I2C_WaitOnFlagUntilTimeout>
 80097bc:	1e03      	subs	r3, r0, #0
 80097be:	d001      	beq.n	80097c4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80097c0:	2301      	movs	r3, #1
 80097c2:	e0ef      	b.n	80099a4 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2241      	movs	r2, #65	@ 0x41
 80097c8:	2121      	movs	r1, #33	@ 0x21
 80097ca:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	2242      	movs	r2, #66	@ 0x42
 80097d0:	2110      	movs	r1, #16
 80097d2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	2200      	movs	r2, #0
 80097d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	687a      	ldr	r2, [r7, #4]
 80097de:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	2208      	movs	r2, #8
 80097e4:	18ba      	adds	r2, r7, r2
 80097e6:	8812      	ldrh	r2, [r2, #0]
 80097e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	2200      	movs	r2, #0
 80097ee:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097f4:	b29b      	uxth	r3, r3
 80097f6:	2bff      	cmp	r3, #255	@ 0xff
 80097f8:	d906      	bls.n	8009808 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	22ff      	movs	r2, #255	@ 0xff
 80097fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8009800:	2380      	movs	r3, #128	@ 0x80
 8009802:	045b      	lsls	r3, r3, #17
 8009804:	617b      	str	r3, [r7, #20]
 8009806:	e007      	b.n	8009818 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800980c:	b29a      	uxth	r2, r3
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8009812:	2380      	movs	r3, #128	@ 0x80
 8009814:	049b      	lsls	r3, r3, #18
 8009816:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800981c:	2b00      	cmp	r3, #0
 800981e:	d027      	beq.n	8009870 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009824:	781a      	ldrb	r2, [r3, #0]
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009830:	1c5a      	adds	r2, r3, #1
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800983a:	b29b      	uxth	r3, r3
 800983c:	3b01      	subs	r3, #1
 800983e:	b29a      	uxth	r2, r3
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009848:	3b01      	subs	r3, #1
 800984a:	b29a      	uxth	r2, r3
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009854:	b2db      	uxtb	r3, r3
 8009856:	3301      	adds	r3, #1
 8009858:	b2da      	uxtb	r2, r3
 800985a:	697c      	ldr	r4, [r7, #20]
 800985c:	230a      	movs	r3, #10
 800985e:	18fb      	adds	r3, r7, r3
 8009860:	8819      	ldrh	r1, [r3, #0]
 8009862:	68f8      	ldr	r0, [r7, #12]
 8009864:	4b51      	ldr	r3, [pc, #324]	@ (80099ac <HAL_I2C_Master_Transmit+0x24c>)
 8009866:	9300      	str	r3, [sp, #0]
 8009868:	0023      	movs	r3, r4
 800986a:	f000 fc45 	bl	800a0f8 <I2C_TransferConfig>
 800986e:	e06f      	b.n	8009950 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009874:	b2da      	uxtb	r2, r3
 8009876:	697c      	ldr	r4, [r7, #20]
 8009878:	230a      	movs	r3, #10
 800987a:	18fb      	adds	r3, r7, r3
 800987c:	8819      	ldrh	r1, [r3, #0]
 800987e:	68f8      	ldr	r0, [r7, #12]
 8009880:	4b4a      	ldr	r3, [pc, #296]	@ (80099ac <HAL_I2C_Master_Transmit+0x24c>)
 8009882:	9300      	str	r3, [sp, #0]
 8009884:	0023      	movs	r3, r4
 8009886:	f000 fc37 	bl	800a0f8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800988a:	e061      	b.n	8009950 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800988c:	693a      	ldr	r2, [r7, #16]
 800988e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	0018      	movs	r0, r3
 8009894:	f000 fa10 	bl	8009cb8 <I2C_WaitOnTXISFlagUntilTimeout>
 8009898:	1e03      	subs	r3, r0, #0
 800989a:	d001      	beq.n	80098a0 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 800989c:	2301      	movs	r3, #1
 800989e:	e081      	b.n	80099a4 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098a4:	781a      	ldrb	r2, [r3, #0]
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098b0:	1c5a      	adds	r2, r3, #1
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098ba:	b29b      	uxth	r3, r3
 80098bc:	3b01      	subs	r3, #1
 80098be:	b29a      	uxth	r2, r3
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098c8:	3b01      	subs	r3, #1
 80098ca:	b29a      	uxth	r2, r3
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098d4:	b29b      	uxth	r3, r3
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d03a      	beq.n	8009950 <HAL_I2C_Master_Transmit+0x1f0>
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d136      	bne.n	8009950 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80098e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80098e4:	68f8      	ldr	r0, [r7, #12]
 80098e6:	693b      	ldr	r3, [r7, #16]
 80098e8:	9300      	str	r3, [sp, #0]
 80098ea:	0013      	movs	r3, r2
 80098ec:	2200      	movs	r2, #0
 80098ee:	2180      	movs	r1, #128	@ 0x80
 80098f0:	f000 f98a 	bl	8009c08 <I2C_WaitOnFlagUntilTimeout>
 80098f4:	1e03      	subs	r3, r0, #0
 80098f6:	d001      	beq.n	80098fc <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 80098f8:	2301      	movs	r3, #1
 80098fa:	e053      	b.n	80099a4 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009900:	b29b      	uxth	r3, r3
 8009902:	2bff      	cmp	r3, #255	@ 0xff
 8009904:	d911      	bls.n	800992a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	22ff      	movs	r2, #255	@ 0xff
 800990a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009910:	b2da      	uxtb	r2, r3
 8009912:	2380      	movs	r3, #128	@ 0x80
 8009914:	045c      	lsls	r4, r3, #17
 8009916:	230a      	movs	r3, #10
 8009918:	18fb      	adds	r3, r7, r3
 800991a:	8819      	ldrh	r1, [r3, #0]
 800991c:	68f8      	ldr	r0, [r7, #12]
 800991e:	2300      	movs	r3, #0
 8009920:	9300      	str	r3, [sp, #0]
 8009922:	0023      	movs	r3, r4
 8009924:	f000 fbe8 	bl	800a0f8 <I2C_TransferConfig>
 8009928:	e012      	b.n	8009950 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800992e:	b29a      	uxth	r2, r3
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009938:	b2da      	uxtb	r2, r3
 800993a:	2380      	movs	r3, #128	@ 0x80
 800993c:	049c      	lsls	r4, r3, #18
 800993e:	230a      	movs	r3, #10
 8009940:	18fb      	adds	r3, r7, r3
 8009942:	8819      	ldrh	r1, [r3, #0]
 8009944:	68f8      	ldr	r0, [r7, #12]
 8009946:	2300      	movs	r3, #0
 8009948:	9300      	str	r3, [sp, #0]
 800994a:	0023      	movs	r3, r4
 800994c:	f000 fbd4 	bl	800a0f8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009954:	b29b      	uxth	r3, r3
 8009956:	2b00      	cmp	r3, #0
 8009958:	d198      	bne.n	800988c <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800995a:	693a      	ldr	r2, [r7, #16]
 800995c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	0018      	movs	r0, r3
 8009962:	f000 f9ef 	bl	8009d44 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009966:	1e03      	subs	r3, r0, #0
 8009968:	d001      	beq.n	800996e <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 800996a:	2301      	movs	r3, #1
 800996c:	e01a      	b.n	80099a4 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	2220      	movs	r2, #32
 8009974:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	685a      	ldr	r2, [r3, #4]
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	490b      	ldr	r1, [pc, #44]	@ (80099b0 <HAL_I2C_Master_Transmit+0x250>)
 8009982:	400a      	ands	r2, r1
 8009984:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	2241      	movs	r2, #65	@ 0x41
 800998a:	2120      	movs	r1, #32
 800998c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	2242      	movs	r2, #66	@ 0x42
 8009992:	2100      	movs	r1, #0
 8009994:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2240      	movs	r2, #64	@ 0x40
 800999a:	2100      	movs	r1, #0
 800999c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800999e:	2300      	movs	r3, #0
 80099a0:	e000      	b.n	80099a4 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80099a2:	2302      	movs	r3, #2
  }
}
 80099a4:	0018      	movs	r0, r3
 80099a6:	46bd      	mov	sp, r7
 80099a8:	b007      	add	sp, #28
 80099aa:	bd90      	pop	{r4, r7, pc}
 80099ac:	80002000 	.word	0x80002000
 80099b0:	fe00e800 	.word	0xfe00e800

080099b4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80099b4:	b590      	push	{r4, r7, lr}
 80099b6:	b089      	sub	sp, #36	@ 0x24
 80099b8:	af02      	add	r7, sp, #8
 80099ba:	60f8      	str	r0, [r7, #12]
 80099bc:	0008      	movs	r0, r1
 80099be:	607a      	str	r2, [r7, #4]
 80099c0:	0019      	movs	r1, r3
 80099c2:	230a      	movs	r3, #10
 80099c4:	18fb      	adds	r3, r7, r3
 80099c6:	1c02      	adds	r2, r0, #0
 80099c8:	801a      	strh	r2, [r3, #0]
 80099ca:	2308      	movs	r3, #8
 80099cc:	18fb      	adds	r3, r7, r3
 80099ce:	1c0a      	adds	r2, r1, #0
 80099d0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	2241      	movs	r2, #65	@ 0x41
 80099d6:	5c9b      	ldrb	r3, [r3, r2]
 80099d8:	b2db      	uxtb	r3, r3
 80099da:	2b20      	cmp	r3, #32
 80099dc:	d000      	beq.n	80099e0 <HAL_I2C_Master_Receive+0x2c>
 80099de:	e0e8      	b.n	8009bb2 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	2240      	movs	r2, #64	@ 0x40
 80099e4:	5c9b      	ldrb	r3, [r3, r2]
 80099e6:	2b01      	cmp	r3, #1
 80099e8:	d101      	bne.n	80099ee <HAL_I2C_Master_Receive+0x3a>
 80099ea:	2302      	movs	r3, #2
 80099ec:	e0e2      	b.n	8009bb4 <HAL_I2C_Master_Receive+0x200>
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2240      	movs	r2, #64	@ 0x40
 80099f2:	2101      	movs	r1, #1
 80099f4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80099f6:	f7ff f95f 	bl	8008cb8 <HAL_GetTick>
 80099fa:	0003      	movs	r3, r0
 80099fc:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80099fe:	2380      	movs	r3, #128	@ 0x80
 8009a00:	0219      	lsls	r1, r3, #8
 8009a02:	68f8      	ldr	r0, [r7, #12]
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	9300      	str	r3, [sp, #0]
 8009a08:	2319      	movs	r3, #25
 8009a0a:	2201      	movs	r2, #1
 8009a0c:	f000 f8fc 	bl	8009c08 <I2C_WaitOnFlagUntilTimeout>
 8009a10:	1e03      	subs	r3, r0, #0
 8009a12:	d001      	beq.n	8009a18 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8009a14:	2301      	movs	r3, #1
 8009a16:	e0cd      	b.n	8009bb4 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	2241      	movs	r2, #65	@ 0x41
 8009a1c:	2122      	movs	r1, #34	@ 0x22
 8009a1e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	2242      	movs	r2, #66	@ 0x42
 8009a24:	2110      	movs	r1, #16
 8009a26:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	687a      	ldr	r2, [r7, #4]
 8009a32:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	2208      	movs	r2, #8
 8009a38:	18ba      	adds	r2, r7, r2
 8009a3a:	8812      	ldrh	r2, [r2, #0]
 8009a3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	2200      	movs	r2, #0
 8009a42:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a48:	b29b      	uxth	r3, r3
 8009a4a:	2bff      	cmp	r3, #255	@ 0xff
 8009a4c:	d911      	bls.n	8009a72 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	22ff      	movs	r2, #255	@ 0xff
 8009a52:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a58:	b2da      	uxtb	r2, r3
 8009a5a:	2380      	movs	r3, #128	@ 0x80
 8009a5c:	045c      	lsls	r4, r3, #17
 8009a5e:	230a      	movs	r3, #10
 8009a60:	18fb      	adds	r3, r7, r3
 8009a62:	8819      	ldrh	r1, [r3, #0]
 8009a64:	68f8      	ldr	r0, [r7, #12]
 8009a66:	4b55      	ldr	r3, [pc, #340]	@ (8009bbc <HAL_I2C_Master_Receive+0x208>)
 8009a68:	9300      	str	r3, [sp, #0]
 8009a6a:	0023      	movs	r3, r4
 8009a6c:	f000 fb44 	bl	800a0f8 <I2C_TransferConfig>
 8009a70:	e076      	b.n	8009b60 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a76:	b29a      	uxth	r2, r3
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a80:	b2da      	uxtb	r2, r3
 8009a82:	2380      	movs	r3, #128	@ 0x80
 8009a84:	049c      	lsls	r4, r3, #18
 8009a86:	230a      	movs	r3, #10
 8009a88:	18fb      	adds	r3, r7, r3
 8009a8a:	8819      	ldrh	r1, [r3, #0]
 8009a8c:	68f8      	ldr	r0, [r7, #12]
 8009a8e:	4b4b      	ldr	r3, [pc, #300]	@ (8009bbc <HAL_I2C_Master_Receive+0x208>)
 8009a90:	9300      	str	r3, [sp, #0]
 8009a92:	0023      	movs	r3, r4
 8009a94:	f000 fb30 	bl	800a0f8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8009a98:	e062      	b.n	8009b60 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009a9a:	697a      	ldr	r2, [r7, #20]
 8009a9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	0018      	movs	r0, r3
 8009aa2:	f000 f993 	bl	8009dcc <I2C_WaitOnRXNEFlagUntilTimeout>
 8009aa6:	1e03      	subs	r3, r0, #0
 8009aa8:	d001      	beq.n	8009aae <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8009aaa:	2301      	movs	r3, #1
 8009aac:	e082      	b.n	8009bb4 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ab8:	b2d2      	uxtb	r2, r2
 8009aba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ac0:	1c5a      	adds	r2, r3, #1
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009aca:	3b01      	subs	r3, #1
 8009acc:	b29a      	uxth	r2, r3
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ad6:	b29b      	uxth	r3, r3
 8009ad8:	3b01      	subs	r3, #1
 8009ada:	b29a      	uxth	r2, r3
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ae4:	b29b      	uxth	r3, r3
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d03a      	beq.n	8009b60 <HAL_I2C_Master_Receive+0x1ac>
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d136      	bne.n	8009b60 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009af2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009af4:	68f8      	ldr	r0, [r7, #12]
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	9300      	str	r3, [sp, #0]
 8009afa:	0013      	movs	r3, r2
 8009afc:	2200      	movs	r2, #0
 8009afe:	2180      	movs	r1, #128	@ 0x80
 8009b00:	f000 f882 	bl	8009c08 <I2C_WaitOnFlagUntilTimeout>
 8009b04:	1e03      	subs	r3, r0, #0
 8009b06:	d001      	beq.n	8009b0c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8009b08:	2301      	movs	r3, #1
 8009b0a:	e053      	b.n	8009bb4 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b10:	b29b      	uxth	r3, r3
 8009b12:	2bff      	cmp	r3, #255	@ 0xff
 8009b14:	d911      	bls.n	8009b3a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	22ff      	movs	r2, #255	@ 0xff
 8009b1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b20:	b2da      	uxtb	r2, r3
 8009b22:	2380      	movs	r3, #128	@ 0x80
 8009b24:	045c      	lsls	r4, r3, #17
 8009b26:	230a      	movs	r3, #10
 8009b28:	18fb      	adds	r3, r7, r3
 8009b2a:	8819      	ldrh	r1, [r3, #0]
 8009b2c:	68f8      	ldr	r0, [r7, #12]
 8009b2e:	2300      	movs	r3, #0
 8009b30:	9300      	str	r3, [sp, #0]
 8009b32:	0023      	movs	r3, r4
 8009b34:	f000 fae0 	bl	800a0f8 <I2C_TransferConfig>
 8009b38:	e012      	b.n	8009b60 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b3e:	b29a      	uxth	r2, r3
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009b48:	b2da      	uxtb	r2, r3
 8009b4a:	2380      	movs	r3, #128	@ 0x80
 8009b4c:	049c      	lsls	r4, r3, #18
 8009b4e:	230a      	movs	r3, #10
 8009b50:	18fb      	adds	r3, r7, r3
 8009b52:	8819      	ldrh	r1, [r3, #0]
 8009b54:	68f8      	ldr	r0, [r7, #12]
 8009b56:	2300      	movs	r3, #0
 8009b58:	9300      	str	r3, [sp, #0]
 8009b5a:	0023      	movs	r3, r4
 8009b5c:	f000 facc 	bl	800a0f8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009b64:	b29b      	uxth	r3, r3
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d197      	bne.n	8009a9a <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009b6a:	697a      	ldr	r2, [r7, #20]
 8009b6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	0018      	movs	r0, r3
 8009b72:	f000 f8e7 	bl	8009d44 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009b76:	1e03      	subs	r3, r0, #0
 8009b78:	d001      	beq.n	8009b7e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	e01a      	b.n	8009bb4 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	2220      	movs	r2, #32
 8009b84:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	685a      	ldr	r2, [r3, #4]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	490b      	ldr	r1, [pc, #44]	@ (8009bc0 <HAL_I2C_Master_Receive+0x20c>)
 8009b92:	400a      	ands	r2, r1
 8009b94:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	2241      	movs	r2, #65	@ 0x41
 8009b9a:	2120      	movs	r1, #32
 8009b9c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	2242      	movs	r2, #66	@ 0x42
 8009ba2:	2100      	movs	r1, #0
 8009ba4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	2240      	movs	r2, #64	@ 0x40
 8009baa:	2100      	movs	r1, #0
 8009bac:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	e000      	b.n	8009bb4 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8009bb2:	2302      	movs	r3, #2
  }
}
 8009bb4:	0018      	movs	r0, r3
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	b007      	add	sp, #28
 8009bba:	bd90      	pop	{r4, r7, pc}
 8009bbc:	80002400 	.word	0x80002400
 8009bc0:	fe00e800 	.word	0xfe00e800

08009bc4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b082      	sub	sp, #8
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	699b      	ldr	r3, [r3, #24]
 8009bd2:	2202      	movs	r2, #2
 8009bd4:	4013      	ands	r3, r2
 8009bd6:	2b02      	cmp	r3, #2
 8009bd8:	d103      	bne.n	8009be2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	2200      	movs	r2, #0
 8009be0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	699b      	ldr	r3, [r3, #24]
 8009be8:	2201      	movs	r2, #1
 8009bea:	4013      	ands	r3, r2
 8009bec:	2b01      	cmp	r3, #1
 8009bee:	d007      	beq.n	8009c00 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	699a      	ldr	r2, [r3, #24]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	2101      	movs	r1, #1
 8009bfc:	430a      	orrs	r2, r1
 8009bfe:	619a      	str	r2, [r3, #24]
  }
}
 8009c00:	46c0      	nop			@ (mov r8, r8)
 8009c02:	46bd      	mov	sp, r7
 8009c04:	b002      	add	sp, #8
 8009c06:	bd80      	pop	{r7, pc}

08009c08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b084      	sub	sp, #16
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	60f8      	str	r0, [r7, #12]
 8009c10:	60b9      	str	r1, [r7, #8]
 8009c12:	603b      	str	r3, [r7, #0]
 8009c14:	1dfb      	adds	r3, r7, #7
 8009c16:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c18:	e03a      	b.n	8009c90 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009c1a:	69ba      	ldr	r2, [r7, #24]
 8009c1c:	6839      	ldr	r1, [r7, #0]
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	0018      	movs	r0, r3
 8009c22:	f000 f971 	bl	8009f08 <I2C_IsErrorOccurred>
 8009c26:	1e03      	subs	r3, r0, #0
 8009c28:	d001      	beq.n	8009c2e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	e040      	b.n	8009cb0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	3301      	adds	r3, #1
 8009c32:	d02d      	beq.n	8009c90 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c34:	f7ff f840 	bl	8008cb8 <HAL_GetTick>
 8009c38:	0002      	movs	r2, r0
 8009c3a:	69bb      	ldr	r3, [r7, #24]
 8009c3c:	1ad3      	subs	r3, r2, r3
 8009c3e:	683a      	ldr	r2, [r7, #0]
 8009c40:	429a      	cmp	r2, r3
 8009c42:	d302      	bcc.n	8009c4a <I2C_WaitOnFlagUntilTimeout+0x42>
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d122      	bne.n	8009c90 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	699b      	ldr	r3, [r3, #24]
 8009c50:	68ba      	ldr	r2, [r7, #8]
 8009c52:	4013      	ands	r3, r2
 8009c54:	68ba      	ldr	r2, [r7, #8]
 8009c56:	1ad3      	subs	r3, r2, r3
 8009c58:	425a      	negs	r2, r3
 8009c5a:	4153      	adcs	r3, r2
 8009c5c:	b2db      	uxtb	r3, r3
 8009c5e:	001a      	movs	r2, r3
 8009c60:	1dfb      	adds	r3, r7, #7
 8009c62:	781b      	ldrb	r3, [r3, #0]
 8009c64:	429a      	cmp	r2, r3
 8009c66:	d113      	bne.n	8009c90 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c6c:	2220      	movs	r2, #32
 8009c6e:	431a      	orrs	r2, r3
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	2241      	movs	r2, #65	@ 0x41
 8009c78:	2120      	movs	r1, #32
 8009c7a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	2242      	movs	r2, #66	@ 0x42
 8009c80:	2100      	movs	r1, #0
 8009c82:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	2240      	movs	r2, #64	@ 0x40
 8009c88:	2100      	movs	r1, #0
 8009c8a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	e00f      	b.n	8009cb0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	699b      	ldr	r3, [r3, #24]
 8009c96:	68ba      	ldr	r2, [r7, #8]
 8009c98:	4013      	ands	r3, r2
 8009c9a:	68ba      	ldr	r2, [r7, #8]
 8009c9c:	1ad3      	subs	r3, r2, r3
 8009c9e:	425a      	negs	r2, r3
 8009ca0:	4153      	adcs	r3, r2
 8009ca2:	b2db      	uxtb	r3, r3
 8009ca4:	001a      	movs	r2, r3
 8009ca6:	1dfb      	adds	r3, r7, #7
 8009ca8:	781b      	ldrb	r3, [r3, #0]
 8009caa:	429a      	cmp	r2, r3
 8009cac:	d0b5      	beq.n	8009c1a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009cae:	2300      	movs	r3, #0
}
 8009cb0:	0018      	movs	r0, r3
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	b004      	add	sp, #16
 8009cb6:	bd80      	pop	{r7, pc}

08009cb8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b084      	sub	sp, #16
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	60f8      	str	r0, [r7, #12]
 8009cc0:	60b9      	str	r1, [r7, #8]
 8009cc2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009cc4:	e032      	b.n	8009d2c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009cc6:	687a      	ldr	r2, [r7, #4]
 8009cc8:	68b9      	ldr	r1, [r7, #8]
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	0018      	movs	r0, r3
 8009cce:	f000 f91b 	bl	8009f08 <I2C_IsErrorOccurred>
 8009cd2:	1e03      	subs	r3, r0, #0
 8009cd4:	d001      	beq.n	8009cda <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	e030      	b.n	8009d3c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	3301      	adds	r3, #1
 8009cde:	d025      	beq.n	8009d2c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ce0:	f7fe ffea 	bl	8008cb8 <HAL_GetTick>
 8009ce4:	0002      	movs	r2, r0
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	1ad3      	subs	r3, r2, r3
 8009cea:	68ba      	ldr	r2, [r7, #8]
 8009cec:	429a      	cmp	r2, r3
 8009cee:	d302      	bcc.n	8009cf6 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d11a      	bne.n	8009d2c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	699b      	ldr	r3, [r3, #24]
 8009cfc:	2202      	movs	r2, #2
 8009cfe:	4013      	ands	r3, r2
 8009d00:	2b02      	cmp	r3, #2
 8009d02:	d013      	beq.n	8009d2c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d08:	2220      	movs	r2, #32
 8009d0a:	431a      	orrs	r2, r3
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2241      	movs	r2, #65	@ 0x41
 8009d14:	2120      	movs	r1, #32
 8009d16:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	2242      	movs	r2, #66	@ 0x42
 8009d1c:	2100      	movs	r1, #0
 8009d1e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2240      	movs	r2, #64	@ 0x40
 8009d24:	2100      	movs	r1, #0
 8009d26:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8009d28:	2301      	movs	r3, #1
 8009d2a:	e007      	b.n	8009d3c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	699b      	ldr	r3, [r3, #24]
 8009d32:	2202      	movs	r2, #2
 8009d34:	4013      	ands	r3, r2
 8009d36:	2b02      	cmp	r3, #2
 8009d38:	d1c5      	bne.n	8009cc6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009d3a:	2300      	movs	r3, #0
}
 8009d3c:	0018      	movs	r0, r3
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	b004      	add	sp, #16
 8009d42:	bd80      	pop	{r7, pc}

08009d44 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b084      	sub	sp, #16
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	60f8      	str	r0, [r7, #12]
 8009d4c:	60b9      	str	r1, [r7, #8]
 8009d4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009d50:	e02f      	b.n	8009db2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d52:	687a      	ldr	r2, [r7, #4]
 8009d54:	68b9      	ldr	r1, [r7, #8]
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	0018      	movs	r0, r3
 8009d5a:	f000 f8d5 	bl	8009f08 <I2C_IsErrorOccurred>
 8009d5e:	1e03      	subs	r3, r0, #0
 8009d60:	d001      	beq.n	8009d66 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009d62:	2301      	movs	r3, #1
 8009d64:	e02d      	b.n	8009dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d66:	f7fe ffa7 	bl	8008cb8 <HAL_GetTick>
 8009d6a:	0002      	movs	r2, r0
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	1ad3      	subs	r3, r2, r3
 8009d70:	68ba      	ldr	r2, [r7, #8]
 8009d72:	429a      	cmp	r2, r3
 8009d74:	d302      	bcc.n	8009d7c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d11a      	bne.n	8009db2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	699b      	ldr	r3, [r3, #24]
 8009d82:	2220      	movs	r2, #32
 8009d84:	4013      	ands	r3, r2
 8009d86:	2b20      	cmp	r3, #32
 8009d88:	d013      	beq.n	8009db2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d8e:	2220      	movs	r2, #32
 8009d90:	431a      	orrs	r2, r3
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2241      	movs	r2, #65	@ 0x41
 8009d9a:	2120      	movs	r1, #32
 8009d9c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	2242      	movs	r2, #66	@ 0x42
 8009da2:	2100      	movs	r1, #0
 8009da4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	2240      	movs	r2, #64	@ 0x40
 8009daa:	2100      	movs	r1, #0
 8009dac:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8009dae:	2301      	movs	r3, #1
 8009db0:	e007      	b.n	8009dc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	699b      	ldr	r3, [r3, #24]
 8009db8:	2220      	movs	r2, #32
 8009dba:	4013      	ands	r3, r2
 8009dbc:	2b20      	cmp	r3, #32
 8009dbe:	d1c8      	bne.n	8009d52 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009dc0:	2300      	movs	r3, #0
}
 8009dc2:	0018      	movs	r0, r3
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	b004      	add	sp, #16
 8009dc8:	bd80      	pop	{r7, pc}
	...

08009dcc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b086      	sub	sp, #24
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	60f8      	str	r0, [r7, #12]
 8009dd4:	60b9      	str	r1, [r7, #8]
 8009dd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009dd8:	2317      	movs	r3, #23
 8009dda:	18fb      	adds	r3, r7, r3
 8009ddc:	2200      	movs	r2, #0
 8009dde:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009de0:	e07b      	b.n	8009eda <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009de2:	687a      	ldr	r2, [r7, #4]
 8009de4:	68b9      	ldr	r1, [r7, #8]
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	0018      	movs	r0, r3
 8009dea:	f000 f88d 	bl	8009f08 <I2C_IsErrorOccurred>
 8009dee:	1e03      	subs	r3, r0, #0
 8009df0:	d003      	beq.n	8009dfa <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8009df2:	2317      	movs	r3, #23
 8009df4:	18fb      	adds	r3, r7, r3
 8009df6:	2201      	movs	r2, #1
 8009df8:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	699b      	ldr	r3, [r3, #24]
 8009e00:	2220      	movs	r2, #32
 8009e02:	4013      	ands	r3, r2
 8009e04:	2b20      	cmp	r3, #32
 8009e06:	d140      	bne.n	8009e8a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8009e08:	2117      	movs	r1, #23
 8009e0a:	187b      	adds	r3, r7, r1
 8009e0c:	781b      	ldrb	r3, [r3, #0]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d13b      	bne.n	8009e8a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	699b      	ldr	r3, [r3, #24]
 8009e18:	2204      	movs	r2, #4
 8009e1a:	4013      	ands	r3, r2
 8009e1c:	2b04      	cmp	r3, #4
 8009e1e:	d106      	bne.n	8009e2e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d002      	beq.n	8009e2e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8009e28:	187b      	adds	r3, r7, r1
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	699b      	ldr	r3, [r3, #24]
 8009e34:	2210      	movs	r2, #16
 8009e36:	4013      	ands	r3, r2
 8009e38:	2b10      	cmp	r3, #16
 8009e3a:	d123      	bne.n	8009e84 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	2210      	movs	r2, #16
 8009e42:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	2204      	movs	r2, #4
 8009e48:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	2220      	movs	r2, #32
 8009e50:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	685a      	ldr	r2, [r3, #4]
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	4929      	ldr	r1, [pc, #164]	@ (8009f04 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8009e5e:	400a      	ands	r2, r1
 8009e60:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	2241      	movs	r2, #65	@ 0x41
 8009e66:	2120      	movs	r1, #32
 8009e68:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	2242      	movs	r2, #66	@ 0x42
 8009e6e:	2100      	movs	r1, #0
 8009e70:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	2240      	movs	r2, #64	@ 0x40
 8009e76:	2100      	movs	r1, #0
 8009e78:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8009e7a:	2317      	movs	r3, #23
 8009e7c:	18fb      	adds	r3, r7, r3
 8009e7e:	2201      	movs	r2, #1
 8009e80:	701a      	strb	r2, [r3, #0]
 8009e82:	e002      	b.n	8009e8a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2200      	movs	r2, #0
 8009e88:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009e8a:	f7fe ff15 	bl	8008cb8 <HAL_GetTick>
 8009e8e:	0002      	movs	r2, r0
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	1ad3      	subs	r3, r2, r3
 8009e94:	68ba      	ldr	r2, [r7, #8]
 8009e96:	429a      	cmp	r2, r3
 8009e98:	d302      	bcc.n	8009ea0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d11c      	bne.n	8009eda <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8009ea0:	2017      	movs	r0, #23
 8009ea2:	183b      	adds	r3, r7, r0
 8009ea4:	781b      	ldrb	r3, [r3, #0]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d117      	bne.n	8009eda <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	699b      	ldr	r3, [r3, #24]
 8009eb0:	2204      	movs	r2, #4
 8009eb2:	4013      	ands	r3, r2
 8009eb4:	2b04      	cmp	r3, #4
 8009eb6:	d010      	beq.n	8009eda <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ebc:	2220      	movs	r2, #32
 8009ebe:	431a      	orrs	r2, r3
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	2241      	movs	r2, #65	@ 0x41
 8009ec8:	2120      	movs	r1, #32
 8009eca:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	2240      	movs	r2, #64	@ 0x40
 8009ed0:	2100      	movs	r1, #0
 8009ed2:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8009ed4:	183b      	adds	r3, r7, r0
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	699b      	ldr	r3, [r3, #24]
 8009ee0:	2204      	movs	r2, #4
 8009ee2:	4013      	ands	r3, r2
 8009ee4:	2b04      	cmp	r3, #4
 8009ee6:	d005      	beq.n	8009ef4 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8009ee8:	2317      	movs	r3, #23
 8009eea:	18fb      	adds	r3, r7, r3
 8009eec:	781b      	ldrb	r3, [r3, #0]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d100      	bne.n	8009ef4 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8009ef2:	e776      	b.n	8009de2 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8009ef4:	2317      	movs	r3, #23
 8009ef6:	18fb      	adds	r3, r7, r3
 8009ef8:	781b      	ldrb	r3, [r3, #0]
}
 8009efa:	0018      	movs	r0, r3
 8009efc:	46bd      	mov	sp, r7
 8009efe:	b006      	add	sp, #24
 8009f00:	bd80      	pop	{r7, pc}
 8009f02:	46c0      	nop			@ (mov r8, r8)
 8009f04:	fe00e800 	.word	0xfe00e800

08009f08 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b08a      	sub	sp, #40	@ 0x28
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	60f8      	str	r0, [r7, #12]
 8009f10:	60b9      	str	r1, [r7, #8]
 8009f12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f14:	2327      	movs	r3, #39	@ 0x27
 8009f16:	18fb      	adds	r3, r7, r3
 8009f18:	2200      	movs	r2, #0
 8009f1a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	699b      	ldr	r3, [r3, #24]
 8009f22:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009f24:	2300      	movs	r3, #0
 8009f26:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009f2c:	69bb      	ldr	r3, [r7, #24]
 8009f2e:	2210      	movs	r2, #16
 8009f30:	4013      	ands	r3, r2
 8009f32:	d100      	bne.n	8009f36 <I2C_IsErrorOccurred+0x2e>
 8009f34:	e079      	b.n	800a02a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	2210      	movs	r2, #16
 8009f3c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009f3e:	e057      	b.n	8009ff0 <I2C_IsErrorOccurred+0xe8>
 8009f40:	2227      	movs	r2, #39	@ 0x27
 8009f42:	18bb      	adds	r3, r7, r2
 8009f44:	18ba      	adds	r2, r7, r2
 8009f46:	7812      	ldrb	r2, [r2, #0]
 8009f48:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	3301      	adds	r3, #1
 8009f4e:	d04f      	beq.n	8009ff0 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009f50:	f7fe feb2 	bl	8008cb8 <HAL_GetTick>
 8009f54:	0002      	movs	r2, r0
 8009f56:	69fb      	ldr	r3, [r7, #28]
 8009f58:	1ad3      	subs	r3, r2, r3
 8009f5a:	68ba      	ldr	r2, [r7, #8]
 8009f5c:	429a      	cmp	r2, r3
 8009f5e:	d302      	bcc.n	8009f66 <I2C_IsErrorOccurred+0x5e>
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d144      	bne.n	8009ff0 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	685a      	ldr	r2, [r3, #4]
 8009f6c:	2380      	movs	r3, #128	@ 0x80
 8009f6e:	01db      	lsls	r3, r3, #7
 8009f70:	4013      	ands	r3, r2
 8009f72:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009f74:	2013      	movs	r0, #19
 8009f76:	183b      	adds	r3, r7, r0
 8009f78:	68fa      	ldr	r2, [r7, #12]
 8009f7a:	2142      	movs	r1, #66	@ 0x42
 8009f7c:	5c52      	ldrb	r2, [r2, r1]
 8009f7e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	699a      	ldr	r2, [r3, #24]
 8009f86:	2380      	movs	r3, #128	@ 0x80
 8009f88:	021b      	lsls	r3, r3, #8
 8009f8a:	401a      	ands	r2, r3
 8009f8c:	2380      	movs	r3, #128	@ 0x80
 8009f8e:	021b      	lsls	r3, r3, #8
 8009f90:	429a      	cmp	r2, r3
 8009f92:	d126      	bne.n	8009fe2 <I2C_IsErrorOccurred+0xda>
 8009f94:	697a      	ldr	r2, [r7, #20]
 8009f96:	2380      	movs	r3, #128	@ 0x80
 8009f98:	01db      	lsls	r3, r3, #7
 8009f9a:	429a      	cmp	r2, r3
 8009f9c:	d021      	beq.n	8009fe2 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8009f9e:	183b      	adds	r3, r7, r0
 8009fa0:	781b      	ldrb	r3, [r3, #0]
 8009fa2:	2b20      	cmp	r3, #32
 8009fa4:	d01d      	beq.n	8009fe2 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	685a      	ldr	r2, [r3, #4]
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	2180      	movs	r1, #128	@ 0x80
 8009fb2:	01c9      	lsls	r1, r1, #7
 8009fb4:	430a      	orrs	r2, r1
 8009fb6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009fb8:	f7fe fe7e 	bl	8008cb8 <HAL_GetTick>
 8009fbc:	0003      	movs	r3, r0
 8009fbe:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009fc0:	e00f      	b.n	8009fe2 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009fc2:	f7fe fe79 	bl	8008cb8 <HAL_GetTick>
 8009fc6:	0002      	movs	r2, r0
 8009fc8:	69fb      	ldr	r3, [r7, #28]
 8009fca:	1ad3      	subs	r3, r2, r3
 8009fcc:	2b19      	cmp	r3, #25
 8009fce:	d908      	bls.n	8009fe2 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009fd0:	6a3b      	ldr	r3, [r7, #32]
 8009fd2:	2220      	movs	r2, #32
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009fd8:	2327      	movs	r3, #39	@ 0x27
 8009fda:	18fb      	adds	r3, r7, r3
 8009fdc:	2201      	movs	r2, #1
 8009fde:	701a      	strb	r2, [r3, #0]

              break;
 8009fe0:	e006      	b.n	8009ff0 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	699b      	ldr	r3, [r3, #24]
 8009fe8:	2220      	movs	r2, #32
 8009fea:	4013      	ands	r3, r2
 8009fec:	2b20      	cmp	r3, #32
 8009fee:	d1e8      	bne.n	8009fc2 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	699b      	ldr	r3, [r3, #24]
 8009ff6:	2220      	movs	r2, #32
 8009ff8:	4013      	ands	r3, r2
 8009ffa:	2b20      	cmp	r3, #32
 8009ffc:	d004      	beq.n	800a008 <I2C_IsErrorOccurred+0x100>
 8009ffe:	2327      	movs	r3, #39	@ 0x27
 800a000:	18fb      	adds	r3, r7, r3
 800a002:	781b      	ldrb	r3, [r3, #0]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d09b      	beq.n	8009f40 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a008:	2327      	movs	r3, #39	@ 0x27
 800a00a:	18fb      	adds	r3, r7, r3
 800a00c:	781b      	ldrb	r3, [r3, #0]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d103      	bne.n	800a01a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	2220      	movs	r2, #32
 800a018:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a01a:	6a3b      	ldr	r3, [r7, #32]
 800a01c:	2204      	movs	r2, #4
 800a01e:	4313      	orrs	r3, r2
 800a020:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a022:	2327      	movs	r3, #39	@ 0x27
 800a024:	18fb      	adds	r3, r7, r3
 800a026:	2201      	movs	r2, #1
 800a028:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	699b      	ldr	r3, [r3, #24]
 800a030:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a032:	69ba      	ldr	r2, [r7, #24]
 800a034:	2380      	movs	r3, #128	@ 0x80
 800a036:	005b      	lsls	r3, r3, #1
 800a038:	4013      	ands	r3, r2
 800a03a:	d00c      	beq.n	800a056 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a03c:	6a3b      	ldr	r3, [r7, #32]
 800a03e:	2201      	movs	r2, #1
 800a040:	4313      	orrs	r3, r2
 800a042:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	2280      	movs	r2, #128	@ 0x80
 800a04a:	0052      	lsls	r2, r2, #1
 800a04c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a04e:	2327      	movs	r3, #39	@ 0x27
 800a050:	18fb      	adds	r3, r7, r3
 800a052:	2201      	movs	r2, #1
 800a054:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a056:	69ba      	ldr	r2, [r7, #24]
 800a058:	2380      	movs	r3, #128	@ 0x80
 800a05a:	00db      	lsls	r3, r3, #3
 800a05c:	4013      	ands	r3, r2
 800a05e:	d00c      	beq.n	800a07a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a060:	6a3b      	ldr	r3, [r7, #32]
 800a062:	2208      	movs	r2, #8
 800a064:	4313      	orrs	r3, r2
 800a066:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	2280      	movs	r2, #128	@ 0x80
 800a06e:	00d2      	lsls	r2, r2, #3
 800a070:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a072:	2327      	movs	r3, #39	@ 0x27
 800a074:	18fb      	adds	r3, r7, r3
 800a076:	2201      	movs	r2, #1
 800a078:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a07a:	69ba      	ldr	r2, [r7, #24]
 800a07c:	2380      	movs	r3, #128	@ 0x80
 800a07e:	009b      	lsls	r3, r3, #2
 800a080:	4013      	ands	r3, r2
 800a082:	d00c      	beq.n	800a09e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a084:	6a3b      	ldr	r3, [r7, #32]
 800a086:	2202      	movs	r2, #2
 800a088:	4313      	orrs	r3, r2
 800a08a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	2280      	movs	r2, #128	@ 0x80
 800a092:	0092      	lsls	r2, r2, #2
 800a094:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a096:	2327      	movs	r3, #39	@ 0x27
 800a098:	18fb      	adds	r3, r7, r3
 800a09a:	2201      	movs	r2, #1
 800a09c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800a09e:	2327      	movs	r3, #39	@ 0x27
 800a0a0:	18fb      	adds	r3, r7, r3
 800a0a2:	781b      	ldrb	r3, [r3, #0]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d01d      	beq.n	800a0e4 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	0018      	movs	r0, r3
 800a0ac:	f7ff fd8a 	bl	8009bc4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	685a      	ldr	r2, [r3, #4]
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	490e      	ldr	r1, [pc, #56]	@ (800a0f4 <I2C_IsErrorOccurred+0x1ec>)
 800a0bc:	400a      	ands	r2, r1
 800a0be:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a0c4:	6a3b      	ldr	r3, [r7, #32]
 800a0c6:	431a      	orrs	r2, r3
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	2241      	movs	r2, #65	@ 0x41
 800a0d0:	2120      	movs	r1, #32
 800a0d2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	2242      	movs	r2, #66	@ 0x42
 800a0d8:	2100      	movs	r1, #0
 800a0da:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	2240      	movs	r2, #64	@ 0x40
 800a0e0:	2100      	movs	r1, #0
 800a0e2:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800a0e4:	2327      	movs	r3, #39	@ 0x27
 800a0e6:	18fb      	adds	r3, r7, r3
 800a0e8:	781b      	ldrb	r3, [r3, #0]
}
 800a0ea:	0018      	movs	r0, r3
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	b00a      	add	sp, #40	@ 0x28
 800a0f0:	bd80      	pop	{r7, pc}
 800a0f2:	46c0      	nop			@ (mov r8, r8)
 800a0f4:	fe00e800 	.word	0xfe00e800

0800a0f8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a0f8:	b590      	push	{r4, r7, lr}
 800a0fa:	b087      	sub	sp, #28
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	60f8      	str	r0, [r7, #12]
 800a100:	0008      	movs	r0, r1
 800a102:	0011      	movs	r1, r2
 800a104:	607b      	str	r3, [r7, #4]
 800a106:	240a      	movs	r4, #10
 800a108:	193b      	adds	r3, r7, r4
 800a10a:	1c02      	adds	r2, r0, #0
 800a10c:	801a      	strh	r2, [r3, #0]
 800a10e:	2009      	movs	r0, #9
 800a110:	183b      	adds	r3, r7, r0
 800a112:	1c0a      	adds	r2, r1, #0
 800a114:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a116:	193b      	adds	r3, r7, r4
 800a118:	881b      	ldrh	r3, [r3, #0]
 800a11a:	059b      	lsls	r3, r3, #22
 800a11c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a11e:	183b      	adds	r3, r7, r0
 800a120:	781b      	ldrb	r3, [r3, #0]
 800a122:	0419      	lsls	r1, r3, #16
 800a124:	23ff      	movs	r3, #255	@ 0xff
 800a126:	041b      	lsls	r3, r3, #16
 800a128:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a12a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a132:	4313      	orrs	r3, r2
 800a134:	005b      	lsls	r3, r3, #1
 800a136:	085b      	lsrs	r3, r3, #1
 800a138:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	685b      	ldr	r3, [r3, #4]
 800a140:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a142:	0d51      	lsrs	r1, r2, #21
 800a144:	2280      	movs	r2, #128	@ 0x80
 800a146:	00d2      	lsls	r2, r2, #3
 800a148:	400a      	ands	r2, r1
 800a14a:	4907      	ldr	r1, [pc, #28]	@ (800a168 <I2C_TransferConfig+0x70>)
 800a14c:	430a      	orrs	r2, r1
 800a14e:	43d2      	mvns	r2, r2
 800a150:	401a      	ands	r2, r3
 800a152:	0011      	movs	r1, r2
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	697a      	ldr	r2, [r7, #20]
 800a15a:	430a      	orrs	r2, r1
 800a15c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a15e:	46c0      	nop			@ (mov r8, r8)
 800a160:	46bd      	mov	sp, r7
 800a162:	b007      	add	sp, #28
 800a164:	bd90      	pop	{r4, r7, pc}
 800a166:	46c0      	nop			@ (mov r8, r8)
 800a168:	03ff63ff 	.word	0x03ff63ff

0800a16c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b082      	sub	sp, #8
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
 800a174:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2241      	movs	r2, #65	@ 0x41
 800a17a:	5c9b      	ldrb	r3, [r3, r2]
 800a17c:	b2db      	uxtb	r3, r3
 800a17e:	2b20      	cmp	r3, #32
 800a180:	d138      	bne.n	800a1f4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	2240      	movs	r2, #64	@ 0x40
 800a186:	5c9b      	ldrb	r3, [r3, r2]
 800a188:	2b01      	cmp	r3, #1
 800a18a:	d101      	bne.n	800a190 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a18c:	2302      	movs	r3, #2
 800a18e:	e032      	b.n	800a1f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2240      	movs	r2, #64	@ 0x40
 800a194:	2101      	movs	r1, #1
 800a196:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2241      	movs	r2, #65	@ 0x41
 800a19c:	2124      	movs	r1, #36	@ 0x24
 800a19e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	681a      	ldr	r2, [r3, #0]
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	2101      	movs	r1, #1
 800a1ac:	438a      	bics	r2, r1
 800a1ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	681a      	ldr	r2, [r3, #0]
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	4911      	ldr	r1, [pc, #68]	@ (800a200 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800a1bc:	400a      	ands	r2, r1
 800a1be:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	6819      	ldr	r1, [r3, #0]
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	683a      	ldr	r2, [r7, #0]
 800a1cc:	430a      	orrs	r2, r1
 800a1ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	681a      	ldr	r2, [r3, #0]
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	2101      	movs	r1, #1
 800a1dc:	430a      	orrs	r2, r1
 800a1de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2241      	movs	r2, #65	@ 0x41
 800a1e4:	2120      	movs	r1, #32
 800a1e6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2240      	movs	r2, #64	@ 0x40
 800a1ec:	2100      	movs	r1, #0
 800a1ee:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	e000      	b.n	800a1f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a1f4:	2302      	movs	r3, #2
  }
}
 800a1f6:	0018      	movs	r0, r3
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	b002      	add	sp, #8
 800a1fc:	bd80      	pop	{r7, pc}
 800a1fe:	46c0      	nop			@ (mov r8, r8)
 800a200:	ffffefff 	.word	0xffffefff

0800a204 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b084      	sub	sp, #16
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
 800a20c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2241      	movs	r2, #65	@ 0x41
 800a212:	5c9b      	ldrb	r3, [r3, r2]
 800a214:	b2db      	uxtb	r3, r3
 800a216:	2b20      	cmp	r3, #32
 800a218:	d139      	bne.n	800a28e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2240      	movs	r2, #64	@ 0x40
 800a21e:	5c9b      	ldrb	r3, [r3, r2]
 800a220:	2b01      	cmp	r3, #1
 800a222:	d101      	bne.n	800a228 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a224:	2302      	movs	r3, #2
 800a226:	e033      	b.n	800a290 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	2240      	movs	r2, #64	@ 0x40
 800a22c:	2101      	movs	r1, #1
 800a22e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2241      	movs	r2, #65	@ 0x41
 800a234:	2124      	movs	r1, #36	@ 0x24
 800a236:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	681a      	ldr	r2, [r3, #0]
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	2101      	movs	r1, #1
 800a244:	438a      	bics	r2, r1
 800a246:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	4a11      	ldr	r2, [pc, #68]	@ (800a298 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800a254:	4013      	ands	r3, r2
 800a256:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	021b      	lsls	r3, r3, #8
 800a25c:	68fa      	ldr	r2, [r7, #12]
 800a25e:	4313      	orrs	r3, r2
 800a260:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	68fa      	ldr	r2, [r7, #12]
 800a268:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	681a      	ldr	r2, [r3, #0]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	2101      	movs	r1, #1
 800a276:	430a      	orrs	r2, r1
 800a278:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2241      	movs	r2, #65	@ 0x41
 800a27e:	2120      	movs	r1, #32
 800a280:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2240      	movs	r2, #64	@ 0x40
 800a286:	2100      	movs	r1, #0
 800a288:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800a28a:	2300      	movs	r3, #0
 800a28c:	e000      	b.n	800a290 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a28e:	2302      	movs	r3, #2
  }
}
 800a290:	0018      	movs	r0, r3
 800a292:	46bd      	mov	sp, r7
 800a294:	b004      	add	sp, #16
 800a296:	bd80      	pop	{r7, pc}
 800a298:	fffff0ff 	.word	0xfffff0ff

0800a29c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b084      	sub	sp, #16
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800a2a4:	4b19      	ldr	r3, [pc, #100]	@ (800a30c <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	4a19      	ldr	r2, [pc, #100]	@ (800a310 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800a2aa:	4013      	ands	r3, r2
 800a2ac:	0019      	movs	r1, r3
 800a2ae:	4b17      	ldr	r3, [pc, #92]	@ (800a30c <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a2b0:	687a      	ldr	r2, [r7, #4]
 800a2b2:	430a      	orrs	r2, r1
 800a2b4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a2b6:	687a      	ldr	r2, [r7, #4]
 800a2b8:	2380      	movs	r3, #128	@ 0x80
 800a2ba:	009b      	lsls	r3, r3, #2
 800a2bc:	429a      	cmp	r2, r3
 800a2be:	d11f      	bne.n	800a300 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800a2c0:	4b14      	ldr	r3, [pc, #80]	@ (800a314 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800a2c2:	681a      	ldr	r2, [r3, #0]
 800a2c4:	0013      	movs	r3, r2
 800a2c6:	005b      	lsls	r3, r3, #1
 800a2c8:	189b      	adds	r3, r3, r2
 800a2ca:	005b      	lsls	r3, r3, #1
 800a2cc:	4912      	ldr	r1, [pc, #72]	@ (800a318 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800a2ce:	0018      	movs	r0, r3
 800a2d0:	f7f5 ff40 	bl	8000154 <__udivsi3>
 800a2d4:	0003      	movs	r3, r0
 800a2d6:	3301      	adds	r3, #1
 800a2d8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a2da:	e008      	b.n	800a2ee <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d003      	beq.n	800a2ea <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	3b01      	subs	r3, #1
 800a2e6:	60fb      	str	r3, [r7, #12]
 800a2e8:	e001      	b.n	800a2ee <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800a2ea:	2303      	movs	r3, #3
 800a2ec:	e009      	b.n	800a302 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800a2ee:	4b07      	ldr	r3, [pc, #28]	@ (800a30c <HAL_PWREx_ControlVoltageScaling+0x70>)
 800a2f0:	695a      	ldr	r2, [r3, #20]
 800a2f2:	2380      	movs	r3, #128	@ 0x80
 800a2f4:	00db      	lsls	r3, r3, #3
 800a2f6:	401a      	ands	r2, r3
 800a2f8:	2380      	movs	r3, #128	@ 0x80
 800a2fa:	00db      	lsls	r3, r3, #3
 800a2fc:	429a      	cmp	r2, r3
 800a2fe:	d0ed      	beq.n	800a2dc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800a300:	2300      	movs	r3, #0
}
 800a302:	0018      	movs	r0, r3
 800a304:	46bd      	mov	sp, r7
 800a306:	b004      	add	sp, #16
 800a308:	bd80      	pop	{r7, pc}
 800a30a:	46c0      	nop			@ (mov r8, r8)
 800a30c:	40007000 	.word	0x40007000
 800a310:	fffff9ff 	.word	0xfffff9ff
 800a314:	20002a08 	.word	0x20002a08
 800a318:	000f4240 	.word	0x000f4240

0800a31c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800a320:	4b03      	ldr	r3, [pc, #12]	@ (800a330 <LL_RCC_GetAPB1Prescaler+0x14>)
 800a322:	689a      	ldr	r2, [r3, #8]
 800a324:	23e0      	movs	r3, #224	@ 0xe0
 800a326:	01db      	lsls	r3, r3, #7
 800a328:	4013      	ands	r3, r2
}
 800a32a:	0018      	movs	r0, r3
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}
 800a330:	40021000 	.word	0x40021000

0800a334 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b088      	sub	sp, #32
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d102      	bne.n	800a348 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a342:	2301      	movs	r3, #1
 800a344:	f000 fb50 	bl	800a9e8 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	2201      	movs	r2, #1
 800a34e:	4013      	ands	r3, r2
 800a350:	d100      	bne.n	800a354 <HAL_RCC_OscConfig+0x20>
 800a352:	e07c      	b.n	800a44e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a354:	4bc3      	ldr	r3, [pc, #780]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a356:	689b      	ldr	r3, [r3, #8]
 800a358:	2238      	movs	r2, #56	@ 0x38
 800a35a:	4013      	ands	r3, r2
 800a35c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a35e:	4bc1      	ldr	r3, [pc, #772]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a360:	68db      	ldr	r3, [r3, #12]
 800a362:	2203      	movs	r2, #3
 800a364:	4013      	ands	r3, r2
 800a366:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800a368:	69bb      	ldr	r3, [r7, #24]
 800a36a:	2b10      	cmp	r3, #16
 800a36c:	d102      	bne.n	800a374 <HAL_RCC_OscConfig+0x40>
 800a36e:	697b      	ldr	r3, [r7, #20]
 800a370:	2b03      	cmp	r3, #3
 800a372:	d002      	beq.n	800a37a <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800a374:	69bb      	ldr	r3, [r7, #24]
 800a376:	2b08      	cmp	r3, #8
 800a378:	d10b      	bne.n	800a392 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a37a:	4bba      	ldr	r3, [pc, #744]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a37c:	681a      	ldr	r2, [r3, #0]
 800a37e:	2380      	movs	r3, #128	@ 0x80
 800a380:	029b      	lsls	r3, r3, #10
 800a382:	4013      	ands	r3, r2
 800a384:	d062      	beq.n	800a44c <HAL_RCC_OscConfig+0x118>
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	685b      	ldr	r3, [r3, #4]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d15e      	bne.n	800a44c <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800a38e:	2301      	movs	r3, #1
 800a390:	e32a      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	685a      	ldr	r2, [r3, #4]
 800a396:	2380      	movs	r3, #128	@ 0x80
 800a398:	025b      	lsls	r3, r3, #9
 800a39a:	429a      	cmp	r2, r3
 800a39c:	d107      	bne.n	800a3ae <HAL_RCC_OscConfig+0x7a>
 800a39e:	4bb1      	ldr	r3, [pc, #708]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a3a0:	681a      	ldr	r2, [r3, #0]
 800a3a2:	4bb0      	ldr	r3, [pc, #704]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a3a4:	2180      	movs	r1, #128	@ 0x80
 800a3a6:	0249      	lsls	r1, r1, #9
 800a3a8:	430a      	orrs	r2, r1
 800a3aa:	601a      	str	r2, [r3, #0]
 800a3ac:	e020      	b.n	800a3f0 <HAL_RCC_OscConfig+0xbc>
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	685a      	ldr	r2, [r3, #4]
 800a3b2:	23a0      	movs	r3, #160	@ 0xa0
 800a3b4:	02db      	lsls	r3, r3, #11
 800a3b6:	429a      	cmp	r2, r3
 800a3b8:	d10e      	bne.n	800a3d8 <HAL_RCC_OscConfig+0xa4>
 800a3ba:	4baa      	ldr	r3, [pc, #680]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a3bc:	681a      	ldr	r2, [r3, #0]
 800a3be:	4ba9      	ldr	r3, [pc, #676]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a3c0:	2180      	movs	r1, #128	@ 0x80
 800a3c2:	02c9      	lsls	r1, r1, #11
 800a3c4:	430a      	orrs	r2, r1
 800a3c6:	601a      	str	r2, [r3, #0]
 800a3c8:	4ba6      	ldr	r3, [pc, #664]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a3ca:	681a      	ldr	r2, [r3, #0]
 800a3cc:	4ba5      	ldr	r3, [pc, #660]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a3ce:	2180      	movs	r1, #128	@ 0x80
 800a3d0:	0249      	lsls	r1, r1, #9
 800a3d2:	430a      	orrs	r2, r1
 800a3d4:	601a      	str	r2, [r3, #0]
 800a3d6:	e00b      	b.n	800a3f0 <HAL_RCC_OscConfig+0xbc>
 800a3d8:	4ba2      	ldr	r3, [pc, #648]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a3da:	681a      	ldr	r2, [r3, #0]
 800a3dc:	4ba1      	ldr	r3, [pc, #644]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a3de:	49a2      	ldr	r1, [pc, #648]	@ (800a668 <HAL_RCC_OscConfig+0x334>)
 800a3e0:	400a      	ands	r2, r1
 800a3e2:	601a      	str	r2, [r3, #0]
 800a3e4:	4b9f      	ldr	r3, [pc, #636]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a3e6:	681a      	ldr	r2, [r3, #0]
 800a3e8:	4b9e      	ldr	r3, [pc, #632]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a3ea:	49a0      	ldr	r1, [pc, #640]	@ (800a66c <HAL_RCC_OscConfig+0x338>)
 800a3ec:	400a      	ands	r2, r1
 800a3ee:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	685b      	ldr	r3, [r3, #4]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d014      	beq.n	800a422 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3f8:	f7fe fc5e 	bl	8008cb8 <HAL_GetTick>
 800a3fc:	0003      	movs	r3, r0
 800a3fe:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a400:	e008      	b.n	800a414 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a402:	f7fe fc59 	bl	8008cb8 <HAL_GetTick>
 800a406:	0002      	movs	r2, r0
 800a408:	693b      	ldr	r3, [r7, #16]
 800a40a:	1ad3      	subs	r3, r2, r3
 800a40c:	2b64      	cmp	r3, #100	@ 0x64
 800a40e:	d901      	bls.n	800a414 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800a410:	2303      	movs	r3, #3
 800a412:	e2e9      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a414:	4b93      	ldr	r3, [pc, #588]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a416:	681a      	ldr	r2, [r3, #0]
 800a418:	2380      	movs	r3, #128	@ 0x80
 800a41a:	029b      	lsls	r3, r3, #10
 800a41c:	4013      	ands	r3, r2
 800a41e:	d0f0      	beq.n	800a402 <HAL_RCC_OscConfig+0xce>
 800a420:	e015      	b.n	800a44e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a422:	f7fe fc49 	bl	8008cb8 <HAL_GetTick>
 800a426:	0003      	movs	r3, r0
 800a428:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a42a:	e008      	b.n	800a43e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a42c:	f7fe fc44 	bl	8008cb8 <HAL_GetTick>
 800a430:	0002      	movs	r2, r0
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	1ad3      	subs	r3, r2, r3
 800a436:	2b64      	cmp	r3, #100	@ 0x64
 800a438:	d901      	bls.n	800a43e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800a43a:	2303      	movs	r3, #3
 800a43c:	e2d4      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800a43e:	4b89      	ldr	r3, [pc, #548]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a440:	681a      	ldr	r2, [r3, #0]
 800a442:	2380      	movs	r3, #128	@ 0x80
 800a444:	029b      	lsls	r3, r3, #10
 800a446:	4013      	ands	r3, r2
 800a448:	d1f0      	bne.n	800a42c <HAL_RCC_OscConfig+0xf8>
 800a44a:	e000      	b.n	800a44e <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a44c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	2202      	movs	r2, #2
 800a454:	4013      	ands	r3, r2
 800a456:	d100      	bne.n	800a45a <HAL_RCC_OscConfig+0x126>
 800a458:	e099      	b.n	800a58e <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a45a:	4b82      	ldr	r3, [pc, #520]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a45c:	689b      	ldr	r3, [r3, #8]
 800a45e:	2238      	movs	r2, #56	@ 0x38
 800a460:	4013      	ands	r3, r2
 800a462:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a464:	4b7f      	ldr	r3, [pc, #508]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a466:	68db      	ldr	r3, [r3, #12]
 800a468:	2203      	movs	r2, #3
 800a46a:	4013      	ands	r3, r2
 800a46c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800a46e:	69bb      	ldr	r3, [r7, #24]
 800a470:	2b10      	cmp	r3, #16
 800a472:	d102      	bne.n	800a47a <HAL_RCC_OscConfig+0x146>
 800a474:	697b      	ldr	r3, [r7, #20]
 800a476:	2b02      	cmp	r3, #2
 800a478:	d002      	beq.n	800a480 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800a47a:	69bb      	ldr	r3, [r7, #24]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d135      	bne.n	800a4ec <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a480:	4b78      	ldr	r3, [pc, #480]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a482:	681a      	ldr	r2, [r3, #0]
 800a484:	2380      	movs	r3, #128	@ 0x80
 800a486:	00db      	lsls	r3, r3, #3
 800a488:	4013      	ands	r3, r2
 800a48a:	d005      	beq.n	800a498 <HAL_RCC_OscConfig+0x164>
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	68db      	ldr	r3, [r3, #12]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d101      	bne.n	800a498 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800a494:	2301      	movs	r3, #1
 800a496:	e2a7      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a498:	4b72      	ldr	r3, [pc, #456]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a49a:	685b      	ldr	r3, [r3, #4]
 800a49c:	4a74      	ldr	r2, [pc, #464]	@ (800a670 <HAL_RCC_OscConfig+0x33c>)
 800a49e:	4013      	ands	r3, r2
 800a4a0:	0019      	movs	r1, r3
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	695b      	ldr	r3, [r3, #20]
 800a4a6:	021a      	lsls	r2, r3, #8
 800a4a8:	4b6e      	ldr	r3, [pc, #440]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a4aa:	430a      	orrs	r2, r1
 800a4ac:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a4ae:	69bb      	ldr	r3, [r7, #24]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d112      	bne.n	800a4da <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800a4b4:	4b6b      	ldr	r3, [pc, #428]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	4a6e      	ldr	r2, [pc, #440]	@ (800a674 <HAL_RCC_OscConfig+0x340>)
 800a4ba:	4013      	ands	r3, r2
 800a4bc:	0019      	movs	r1, r3
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	691a      	ldr	r2, [r3, #16]
 800a4c2:	4b68      	ldr	r3, [pc, #416]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a4c4:	430a      	orrs	r2, r1
 800a4c6:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800a4c8:	4b66      	ldr	r3, [pc, #408]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	0adb      	lsrs	r3, r3, #11
 800a4ce:	2207      	movs	r2, #7
 800a4d0:	4013      	ands	r3, r2
 800a4d2:	4a69      	ldr	r2, [pc, #420]	@ (800a678 <HAL_RCC_OscConfig+0x344>)
 800a4d4:	40da      	lsrs	r2, r3
 800a4d6:	4b69      	ldr	r3, [pc, #420]	@ (800a67c <HAL_RCC_OscConfig+0x348>)
 800a4d8:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a4da:	4b69      	ldr	r3, [pc, #420]	@ (800a680 <HAL_RCC_OscConfig+0x34c>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	0018      	movs	r0, r3
 800a4e0:	f7fe fb8e 	bl	8008c00 <HAL_InitTick>
 800a4e4:	1e03      	subs	r3, r0, #0
 800a4e6:	d051      	beq.n	800a58c <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	e27d      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	68db      	ldr	r3, [r3, #12]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d030      	beq.n	800a556 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800a4f4:	4b5b      	ldr	r3, [pc, #364]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	4a5e      	ldr	r2, [pc, #376]	@ (800a674 <HAL_RCC_OscConfig+0x340>)
 800a4fa:	4013      	ands	r3, r2
 800a4fc:	0019      	movs	r1, r3
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	691a      	ldr	r2, [r3, #16]
 800a502:	4b58      	ldr	r3, [pc, #352]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a504:	430a      	orrs	r2, r1
 800a506:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800a508:	4b56      	ldr	r3, [pc, #344]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a50a:	681a      	ldr	r2, [r3, #0]
 800a50c:	4b55      	ldr	r3, [pc, #340]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a50e:	2180      	movs	r1, #128	@ 0x80
 800a510:	0049      	lsls	r1, r1, #1
 800a512:	430a      	orrs	r2, r1
 800a514:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a516:	f7fe fbcf 	bl	8008cb8 <HAL_GetTick>
 800a51a:	0003      	movs	r3, r0
 800a51c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a51e:	e008      	b.n	800a532 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a520:	f7fe fbca 	bl	8008cb8 <HAL_GetTick>
 800a524:	0002      	movs	r2, r0
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	1ad3      	subs	r3, r2, r3
 800a52a:	2b02      	cmp	r3, #2
 800a52c:	d901      	bls.n	800a532 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800a52e:	2303      	movs	r3, #3
 800a530:	e25a      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a532:	4b4c      	ldr	r3, [pc, #304]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a534:	681a      	ldr	r2, [r3, #0]
 800a536:	2380      	movs	r3, #128	@ 0x80
 800a538:	00db      	lsls	r3, r3, #3
 800a53a:	4013      	ands	r3, r2
 800a53c:	d0f0      	beq.n	800a520 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a53e:	4b49      	ldr	r3, [pc, #292]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a540:	685b      	ldr	r3, [r3, #4]
 800a542:	4a4b      	ldr	r2, [pc, #300]	@ (800a670 <HAL_RCC_OscConfig+0x33c>)
 800a544:	4013      	ands	r3, r2
 800a546:	0019      	movs	r1, r3
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	695b      	ldr	r3, [r3, #20]
 800a54c:	021a      	lsls	r2, r3, #8
 800a54e:	4b45      	ldr	r3, [pc, #276]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a550:	430a      	orrs	r2, r1
 800a552:	605a      	str	r2, [r3, #4]
 800a554:	e01b      	b.n	800a58e <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800a556:	4b43      	ldr	r3, [pc, #268]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a558:	681a      	ldr	r2, [r3, #0]
 800a55a:	4b42      	ldr	r3, [pc, #264]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a55c:	4949      	ldr	r1, [pc, #292]	@ (800a684 <HAL_RCC_OscConfig+0x350>)
 800a55e:	400a      	ands	r2, r1
 800a560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a562:	f7fe fba9 	bl	8008cb8 <HAL_GetTick>
 800a566:	0003      	movs	r3, r0
 800a568:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a56a:	e008      	b.n	800a57e <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a56c:	f7fe fba4 	bl	8008cb8 <HAL_GetTick>
 800a570:	0002      	movs	r2, r0
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	1ad3      	subs	r3, r2, r3
 800a576:	2b02      	cmp	r3, #2
 800a578:	d901      	bls.n	800a57e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800a57a:	2303      	movs	r3, #3
 800a57c:	e234      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800a57e:	4b39      	ldr	r3, [pc, #228]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a580:	681a      	ldr	r2, [r3, #0]
 800a582:	2380      	movs	r3, #128	@ 0x80
 800a584:	00db      	lsls	r3, r3, #3
 800a586:	4013      	ands	r3, r2
 800a588:	d1f0      	bne.n	800a56c <HAL_RCC_OscConfig+0x238>
 800a58a:	e000      	b.n	800a58e <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a58c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	2208      	movs	r2, #8
 800a594:	4013      	ands	r3, r2
 800a596:	d047      	beq.n	800a628 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800a598:	4b32      	ldr	r3, [pc, #200]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a59a:	689b      	ldr	r3, [r3, #8]
 800a59c:	2238      	movs	r2, #56	@ 0x38
 800a59e:	4013      	ands	r3, r2
 800a5a0:	2b18      	cmp	r3, #24
 800a5a2:	d10a      	bne.n	800a5ba <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800a5a4:	4b2f      	ldr	r3, [pc, #188]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a5a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a5a8:	2202      	movs	r2, #2
 800a5aa:	4013      	ands	r3, r2
 800a5ac:	d03c      	beq.n	800a628 <HAL_RCC_OscConfig+0x2f4>
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	699b      	ldr	r3, [r3, #24]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d138      	bne.n	800a628 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	e216      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	699b      	ldr	r3, [r3, #24]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d019      	beq.n	800a5f6 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800a5c2:	4b28      	ldr	r3, [pc, #160]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a5c4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a5c6:	4b27      	ldr	r3, [pc, #156]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a5c8:	2101      	movs	r1, #1
 800a5ca:	430a      	orrs	r2, r1
 800a5cc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5ce:	f7fe fb73 	bl	8008cb8 <HAL_GetTick>
 800a5d2:	0003      	movs	r3, r0
 800a5d4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a5d6:	e008      	b.n	800a5ea <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a5d8:	f7fe fb6e 	bl	8008cb8 <HAL_GetTick>
 800a5dc:	0002      	movs	r2, r0
 800a5de:	693b      	ldr	r3, [r7, #16]
 800a5e0:	1ad3      	subs	r3, r2, r3
 800a5e2:	2b02      	cmp	r3, #2
 800a5e4:	d901      	bls.n	800a5ea <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800a5e6:	2303      	movs	r3, #3
 800a5e8:	e1fe      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a5ea:	4b1e      	ldr	r3, [pc, #120]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a5ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a5ee:	2202      	movs	r2, #2
 800a5f0:	4013      	ands	r3, r2
 800a5f2:	d0f1      	beq.n	800a5d8 <HAL_RCC_OscConfig+0x2a4>
 800a5f4:	e018      	b.n	800a628 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800a5f6:	4b1b      	ldr	r3, [pc, #108]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a5f8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a5fa:	4b1a      	ldr	r3, [pc, #104]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a5fc:	2101      	movs	r1, #1
 800a5fe:	438a      	bics	r2, r1
 800a600:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a602:	f7fe fb59 	bl	8008cb8 <HAL_GetTick>
 800a606:	0003      	movs	r3, r0
 800a608:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a60a:	e008      	b.n	800a61e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a60c:	f7fe fb54 	bl	8008cb8 <HAL_GetTick>
 800a610:	0002      	movs	r2, r0
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	1ad3      	subs	r3, r2, r3
 800a616:	2b02      	cmp	r3, #2
 800a618:	d901      	bls.n	800a61e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800a61a:	2303      	movs	r3, #3
 800a61c:	e1e4      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a61e:	4b11      	ldr	r3, [pc, #68]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a622:	2202      	movs	r2, #2
 800a624:	4013      	ands	r3, r2
 800a626:	d1f1      	bne.n	800a60c <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	2204      	movs	r2, #4
 800a62e:	4013      	ands	r3, r2
 800a630:	d100      	bne.n	800a634 <HAL_RCC_OscConfig+0x300>
 800a632:	e0c7      	b.n	800a7c4 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a634:	231f      	movs	r3, #31
 800a636:	18fb      	adds	r3, r7, r3
 800a638:	2200      	movs	r2, #0
 800a63a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a63c:	4b09      	ldr	r3, [pc, #36]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a63e:	689b      	ldr	r3, [r3, #8]
 800a640:	2238      	movs	r2, #56	@ 0x38
 800a642:	4013      	ands	r3, r2
 800a644:	2b20      	cmp	r3, #32
 800a646:	d11f      	bne.n	800a688 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800a648:	4b06      	ldr	r3, [pc, #24]	@ (800a664 <HAL_RCC_OscConfig+0x330>)
 800a64a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a64c:	2202      	movs	r2, #2
 800a64e:	4013      	ands	r3, r2
 800a650:	d100      	bne.n	800a654 <HAL_RCC_OscConfig+0x320>
 800a652:	e0b7      	b.n	800a7c4 <HAL_RCC_OscConfig+0x490>
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	689b      	ldr	r3, [r3, #8]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d000      	beq.n	800a65e <HAL_RCC_OscConfig+0x32a>
 800a65c:	e0b2      	b.n	800a7c4 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800a65e:	2301      	movs	r3, #1
 800a660:	e1c2      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
 800a662:	46c0      	nop			@ (mov r8, r8)
 800a664:	40021000 	.word	0x40021000
 800a668:	fffeffff 	.word	0xfffeffff
 800a66c:	fffbffff 	.word	0xfffbffff
 800a670:	ffff80ff 	.word	0xffff80ff
 800a674:	ffffc7ff 	.word	0xffffc7ff
 800a678:	00f42400 	.word	0x00f42400
 800a67c:	20002a08 	.word	0x20002a08
 800a680:	20002a0c 	.word	0x20002a0c
 800a684:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a688:	4bb5      	ldr	r3, [pc, #724]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a68a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a68c:	2380      	movs	r3, #128	@ 0x80
 800a68e:	055b      	lsls	r3, r3, #21
 800a690:	4013      	ands	r3, r2
 800a692:	d101      	bne.n	800a698 <HAL_RCC_OscConfig+0x364>
 800a694:	2301      	movs	r3, #1
 800a696:	e000      	b.n	800a69a <HAL_RCC_OscConfig+0x366>
 800a698:	2300      	movs	r3, #0
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d011      	beq.n	800a6c2 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800a69e:	4bb0      	ldr	r3, [pc, #704]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a6a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a6a2:	4baf      	ldr	r3, [pc, #700]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a6a4:	2180      	movs	r1, #128	@ 0x80
 800a6a6:	0549      	lsls	r1, r1, #21
 800a6a8:	430a      	orrs	r2, r1
 800a6aa:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a6ac:	4bac      	ldr	r3, [pc, #688]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a6ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a6b0:	2380      	movs	r3, #128	@ 0x80
 800a6b2:	055b      	lsls	r3, r3, #21
 800a6b4:	4013      	ands	r3, r2
 800a6b6:	60fb      	str	r3, [r7, #12]
 800a6b8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800a6ba:	231f      	movs	r3, #31
 800a6bc:	18fb      	adds	r3, r7, r3
 800a6be:	2201      	movs	r2, #1
 800a6c0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a6c2:	4ba8      	ldr	r3, [pc, #672]	@ (800a964 <HAL_RCC_OscConfig+0x630>)
 800a6c4:	681a      	ldr	r2, [r3, #0]
 800a6c6:	2380      	movs	r3, #128	@ 0x80
 800a6c8:	005b      	lsls	r3, r3, #1
 800a6ca:	4013      	ands	r3, r2
 800a6cc:	d11a      	bne.n	800a704 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a6ce:	4ba5      	ldr	r3, [pc, #660]	@ (800a964 <HAL_RCC_OscConfig+0x630>)
 800a6d0:	681a      	ldr	r2, [r3, #0]
 800a6d2:	4ba4      	ldr	r3, [pc, #656]	@ (800a964 <HAL_RCC_OscConfig+0x630>)
 800a6d4:	2180      	movs	r1, #128	@ 0x80
 800a6d6:	0049      	lsls	r1, r1, #1
 800a6d8:	430a      	orrs	r2, r1
 800a6da:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800a6dc:	f7fe faec 	bl	8008cb8 <HAL_GetTick>
 800a6e0:	0003      	movs	r3, r0
 800a6e2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a6e4:	e008      	b.n	800a6f8 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a6e6:	f7fe fae7 	bl	8008cb8 <HAL_GetTick>
 800a6ea:	0002      	movs	r2, r0
 800a6ec:	693b      	ldr	r3, [r7, #16]
 800a6ee:	1ad3      	subs	r3, r2, r3
 800a6f0:	2b02      	cmp	r3, #2
 800a6f2:	d901      	bls.n	800a6f8 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800a6f4:	2303      	movs	r3, #3
 800a6f6:	e177      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a6f8:	4b9a      	ldr	r3, [pc, #616]	@ (800a964 <HAL_RCC_OscConfig+0x630>)
 800a6fa:	681a      	ldr	r2, [r3, #0]
 800a6fc:	2380      	movs	r3, #128	@ 0x80
 800a6fe:	005b      	lsls	r3, r3, #1
 800a700:	4013      	ands	r3, r2
 800a702:	d0f0      	beq.n	800a6e6 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	689b      	ldr	r3, [r3, #8]
 800a708:	2b01      	cmp	r3, #1
 800a70a:	d106      	bne.n	800a71a <HAL_RCC_OscConfig+0x3e6>
 800a70c:	4b94      	ldr	r3, [pc, #592]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a70e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a710:	4b93      	ldr	r3, [pc, #588]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a712:	2101      	movs	r1, #1
 800a714:	430a      	orrs	r2, r1
 800a716:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a718:	e01c      	b.n	800a754 <HAL_RCC_OscConfig+0x420>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	689b      	ldr	r3, [r3, #8]
 800a71e:	2b05      	cmp	r3, #5
 800a720:	d10c      	bne.n	800a73c <HAL_RCC_OscConfig+0x408>
 800a722:	4b8f      	ldr	r3, [pc, #572]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a724:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a726:	4b8e      	ldr	r3, [pc, #568]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a728:	2104      	movs	r1, #4
 800a72a:	430a      	orrs	r2, r1
 800a72c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a72e:	4b8c      	ldr	r3, [pc, #560]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a730:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a732:	4b8b      	ldr	r3, [pc, #556]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a734:	2101      	movs	r1, #1
 800a736:	430a      	orrs	r2, r1
 800a738:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a73a:	e00b      	b.n	800a754 <HAL_RCC_OscConfig+0x420>
 800a73c:	4b88      	ldr	r3, [pc, #544]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a73e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a740:	4b87      	ldr	r3, [pc, #540]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a742:	2101      	movs	r1, #1
 800a744:	438a      	bics	r2, r1
 800a746:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a748:	4b85      	ldr	r3, [pc, #532]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a74a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a74c:	4b84      	ldr	r3, [pc, #528]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a74e:	2104      	movs	r1, #4
 800a750:	438a      	bics	r2, r1
 800a752:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	689b      	ldr	r3, [r3, #8]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d014      	beq.n	800a786 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a75c:	f7fe faac 	bl	8008cb8 <HAL_GetTick>
 800a760:	0003      	movs	r3, r0
 800a762:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a764:	e009      	b.n	800a77a <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a766:	f7fe faa7 	bl	8008cb8 <HAL_GetTick>
 800a76a:	0002      	movs	r2, r0
 800a76c:	693b      	ldr	r3, [r7, #16]
 800a76e:	1ad3      	subs	r3, r2, r3
 800a770:	4a7d      	ldr	r2, [pc, #500]	@ (800a968 <HAL_RCC_OscConfig+0x634>)
 800a772:	4293      	cmp	r3, r2
 800a774:	d901      	bls.n	800a77a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800a776:	2303      	movs	r3, #3
 800a778:	e136      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a77a:	4b79      	ldr	r3, [pc, #484]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a77c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a77e:	2202      	movs	r2, #2
 800a780:	4013      	ands	r3, r2
 800a782:	d0f0      	beq.n	800a766 <HAL_RCC_OscConfig+0x432>
 800a784:	e013      	b.n	800a7ae <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a786:	f7fe fa97 	bl	8008cb8 <HAL_GetTick>
 800a78a:	0003      	movs	r3, r0
 800a78c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a78e:	e009      	b.n	800a7a4 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a790:	f7fe fa92 	bl	8008cb8 <HAL_GetTick>
 800a794:	0002      	movs	r2, r0
 800a796:	693b      	ldr	r3, [r7, #16]
 800a798:	1ad3      	subs	r3, r2, r3
 800a79a:	4a73      	ldr	r2, [pc, #460]	@ (800a968 <HAL_RCC_OscConfig+0x634>)
 800a79c:	4293      	cmp	r3, r2
 800a79e:	d901      	bls.n	800a7a4 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800a7a0:	2303      	movs	r3, #3
 800a7a2:	e121      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a7a4:	4b6e      	ldr	r3, [pc, #440]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a7a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a7a8:	2202      	movs	r2, #2
 800a7aa:	4013      	ands	r3, r2
 800a7ac:	d1f0      	bne.n	800a790 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800a7ae:	231f      	movs	r3, #31
 800a7b0:	18fb      	adds	r3, r7, r3
 800a7b2:	781b      	ldrb	r3, [r3, #0]
 800a7b4:	2b01      	cmp	r3, #1
 800a7b6:	d105      	bne.n	800a7c4 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800a7b8:	4b69      	ldr	r3, [pc, #420]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a7ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a7bc:	4b68      	ldr	r3, [pc, #416]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a7be:	496b      	ldr	r1, [pc, #428]	@ (800a96c <HAL_RCC_OscConfig+0x638>)
 800a7c0:	400a      	ands	r2, r1
 800a7c2:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	2220      	movs	r2, #32
 800a7ca:	4013      	ands	r3, r2
 800a7cc:	d039      	beq.n	800a842 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	69db      	ldr	r3, [r3, #28]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d01b      	beq.n	800a80e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a7d6:	4b62      	ldr	r3, [pc, #392]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a7d8:	681a      	ldr	r2, [r3, #0]
 800a7da:	4b61      	ldr	r3, [pc, #388]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a7dc:	2180      	movs	r1, #128	@ 0x80
 800a7de:	03c9      	lsls	r1, r1, #15
 800a7e0:	430a      	orrs	r2, r1
 800a7e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a7e4:	f7fe fa68 	bl	8008cb8 <HAL_GetTick>
 800a7e8:	0003      	movs	r3, r0
 800a7ea:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800a7ec:	e008      	b.n	800a800 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a7ee:	f7fe fa63 	bl	8008cb8 <HAL_GetTick>
 800a7f2:	0002      	movs	r2, r0
 800a7f4:	693b      	ldr	r3, [r7, #16]
 800a7f6:	1ad3      	subs	r3, r2, r3
 800a7f8:	2b02      	cmp	r3, #2
 800a7fa:	d901      	bls.n	800a800 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800a7fc:	2303      	movs	r3, #3
 800a7fe:	e0f3      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800a800:	4b57      	ldr	r3, [pc, #348]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a802:	681a      	ldr	r2, [r3, #0]
 800a804:	2380      	movs	r3, #128	@ 0x80
 800a806:	041b      	lsls	r3, r3, #16
 800a808:	4013      	ands	r3, r2
 800a80a:	d0f0      	beq.n	800a7ee <HAL_RCC_OscConfig+0x4ba>
 800a80c:	e019      	b.n	800a842 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a80e:	4b54      	ldr	r3, [pc, #336]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a810:	681a      	ldr	r2, [r3, #0]
 800a812:	4b53      	ldr	r3, [pc, #332]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a814:	4956      	ldr	r1, [pc, #344]	@ (800a970 <HAL_RCC_OscConfig+0x63c>)
 800a816:	400a      	ands	r2, r1
 800a818:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a81a:	f7fe fa4d 	bl	8008cb8 <HAL_GetTick>
 800a81e:	0003      	movs	r3, r0
 800a820:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800a822:	e008      	b.n	800a836 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a824:	f7fe fa48 	bl	8008cb8 <HAL_GetTick>
 800a828:	0002      	movs	r2, r0
 800a82a:	693b      	ldr	r3, [r7, #16]
 800a82c:	1ad3      	subs	r3, r2, r3
 800a82e:	2b02      	cmp	r3, #2
 800a830:	d901      	bls.n	800a836 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800a832:	2303      	movs	r3, #3
 800a834:	e0d8      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800a836:	4b4a      	ldr	r3, [pc, #296]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a838:	681a      	ldr	r2, [r3, #0]
 800a83a:	2380      	movs	r3, #128	@ 0x80
 800a83c:	041b      	lsls	r3, r3, #16
 800a83e:	4013      	ands	r3, r2
 800a840:	d1f0      	bne.n	800a824 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	6a1b      	ldr	r3, [r3, #32]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d100      	bne.n	800a84c <HAL_RCC_OscConfig+0x518>
 800a84a:	e0cc      	b.n	800a9e6 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a84c:	4b44      	ldr	r3, [pc, #272]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a84e:	689b      	ldr	r3, [r3, #8]
 800a850:	2238      	movs	r2, #56	@ 0x38
 800a852:	4013      	ands	r3, r2
 800a854:	2b10      	cmp	r3, #16
 800a856:	d100      	bne.n	800a85a <HAL_RCC_OscConfig+0x526>
 800a858:	e07b      	b.n	800a952 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6a1b      	ldr	r3, [r3, #32]
 800a85e:	2b02      	cmp	r3, #2
 800a860:	d156      	bne.n	800a910 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a862:	4b3f      	ldr	r3, [pc, #252]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a864:	681a      	ldr	r2, [r3, #0]
 800a866:	4b3e      	ldr	r3, [pc, #248]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a868:	4942      	ldr	r1, [pc, #264]	@ (800a974 <HAL_RCC_OscConfig+0x640>)
 800a86a:	400a      	ands	r2, r1
 800a86c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a86e:	f7fe fa23 	bl	8008cb8 <HAL_GetTick>
 800a872:	0003      	movs	r3, r0
 800a874:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a876:	e008      	b.n	800a88a <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a878:	f7fe fa1e 	bl	8008cb8 <HAL_GetTick>
 800a87c:	0002      	movs	r2, r0
 800a87e:	693b      	ldr	r3, [r7, #16]
 800a880:	1ad3      	subs	r3, r2, r3
 800a882:	2b02      	cmp	r3, #2
 800a884:	d901      	bls.n	800a88a <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800a886:	2303      	movs	r3, #3
 800a888:	e0ae      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a88a:	4b35      	ldr	r3, [pc, #212]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a88c:	681a      	ldr	r2, [r3, #0]
 800a88e:	2380      	movs	r3, #128	@ 0x80
 800a890:	049b      	lsls	r3, r3, #18
 800a892:	4013      	ands	r3, r2
 800a894:	d1f0      	bne.n	800a878 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a896:	4b32      	ldr	r3, [pc, #200]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a898:	68db      	ldr	r3, [r3, #12]
 800a89a:	4a37      	ldr	r2, [pc, #220]	@ (800a978 <HAL_RCC_OscConfig+0x644>)
 800a89c:	4013      	ands	r3, r2
 800a89e:	0019      	movs	r1, r3
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8a8:	431a      	orrs	r2, r3
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ae:	021b      	lsls	r3, r3, #8
 800a8b0:	431a      	orrs	r2, r3
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8b6:	431a      	orrs	r2, r3
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8bc:	431a      	orrs	r2, r3
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8c2:	431a      	orrs	r2, r3
 800a8c4:	4b26      	ldr	r3, [pc, #152]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a8c6:	430a      	orrs	r2, r1
 800a8c8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a8ca:	4b25      	ldr	r3, [pc, #148]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a8cc:	681a      	ldr	r2, [r3, #0]
 800a8ce:	4b24      	ldr	r3, [pc, #144]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a8d0:	2180      	movs	r1, #128	@ 0x80
 800a8d2:	0449      	lsls	r1, r1, #17
 800a8d4:	430a      	orrs	r2, r1
 800a8d6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800a8d8:	4b21      	ldr	r3, [pc, #132]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a8da:	68da      	ldr	r2, [r3, #12]
 800a8dc:	4b20      	ldr	r3, [pc, #128]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a8de:	2180      	movs	r1, #128	@ 0x80
 800a8e0:	0549      	lsls	r1, r1, #21
 800a8e2:	430a      	orrs	r2, r1
 800a8e4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8e6:	f7fe f9e7 	bl	8008cb8 <HAL_GetTick>
 800a8ea:	0003      	movs	r3, r0
 800a8ec:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a8ee:	e008      	b.n	800a902 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a8f0:	f7fe f9e2 	bl	8008cb8 <HAL_GetTick>
 800a8f4:	0002      	movs	r2, r0
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	1ad3      	subs	r3, r2, r3
 800a8fa:	2b02      	cmp	r3, #2
 800a8fc:	d901      	bls.n	800a902 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800a8fe:	2303      	movs	r3, #3
 800a900:	e072      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a902:	4b17      	ldr	r3, [pc, #92]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a904:	681a      	ldr	r2, [r3, #0]
 800a906:	2380      	movs	r3, #128	@ 0x80
 800a908:	049b      	lsls	r3, r3, #18
 800a90a:	4013      	ands	r3, r2
 800a90c:	d0f0      	beq.n	800a8f0 <HAL_RCC_OscConfig+0x5bc>
 800a90e:	e06a      	b.n	800a9e6 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a910:	4b13      	ldr	r3, [pc, #76]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a912:	681a      	ldr	r2, [r3, #0]
 800a914:	4b12      	ldr	r3, [pc, #72]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a916:	4917      	ldr	r1, [pc, #92]	@ (800a974 <HAL_RCC_OscConfig+0x640>)
 800a918:	400a      	ands	r2, r1
 800a91a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a91c:	f7fe f9cc 	bl	8008cb8 <HAL_GetTick>
 800a920:	0003      	movs	r3, r0
 800a922:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a924:	e008      	b.n	800a938 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a926:	f7fe f9c7 	bl	8008cb8 <HAL_GetTick>
 800a92a:	0002      	movs	r2, r0
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	1ad3      	subs	r3, r2, r3
 800a930:	2b02      	cmp	r3, #2
 800a932:	d901      	bls.n	800a938 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 800a934:	2303      	movs	r3, #3
 800a936:	e057      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a938:	4b09      	ldr	r3, [pc, #36]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a93a:	681a      	ldr	r2, [r3, #0]
 800a93c:	2380      	movs	r3, #128	@ 0x80
 800a93e:	049b      	lsls	r3, r3, #18
 800a940:	4013      	ands	r3, r2
 800a942:	d1f0      	bne.n	800a926 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800a944:	4b06      	ldr	r3, [pc, #24]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a946:	68da      	ldr	r2, [r3, #12]
 800a948:	4b05      	ldr	r3, [pc, #20]	@ (800a960 <HAL_RCC_OscConfig+0x62c>)
 800a94a:	490c      	ldr	r1, [pc, #48]	@ (800a97c <HAL_RCC_OscConfig+0x648>)
 800a94c:	400a      	ands	r2, r1
 800a94e:	60da      	str	r2, [r3, #12]
 800a950:	e049      	b.n	800a9e6 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6a1b      	ldr	r3, [r3, #32]
 800a956:	2b01      	cmp	r3, #1
 800a958:	d112      	bne.n	800a980 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800a95a:	2301      	movs	r3, #1
 800a95c:	e044      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
 800a95e:	46c0      	nop			@ (mov r8, r8)
 800a960:	40021000 	.word	0x40021000
 800a964:	40007000 	.word	0x40007000
 800a968:	00001388 	.word	0x00001388
 800a96c:	efffffff 	.word	0xefffffff
 800a970:	ffbfffff 	.word	0xffbfffff
 800a974:	feffffff 	.word	0xfeffffff
 800a978:	11c1808c 	.word	0x11c1808c
 800a97c:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800a980:	4b1b      	ldr	r3, [pc, #108]	@ (800a9f0 <HAL_RCC_OscConfig+0x6bc>)
 800a982:	68db      	ldr	r3, [r3, #12]
 800a984:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a986:	697b      	ldr	r3, [r7, #20]
 800a988:	2203      	movs	r2, #3
 800a98a:	401a      	ands	r2, r3
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a990:	429a      	cmp	r2, r3
 800a992:	d126      	bne.n	800a9e2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a994:	697b      	ldr	r3, [r7, #20]
 800a996:	2270      	movs	r2, #112	@ 0x70
 800a998:	401a      	ands	r2, r3
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a99e:	429a      	cmp	r2, r3
 800a9a0:	d11f      	bne.n	800a9e2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a9a2:	697a      	ldr	r2, [r7, #20]
 800a9a4:	23fe      	movs	r3, #254	@ 0xfe
 800a9a6:	01db      	lsls	r3, r3, #7
 800a9a8:	401a      	ands	r2, r3
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9ae:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a9b0:	429a      	cmp	r2, r3
 800a9b2:	d116      	bne.n	800a9e2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a9b4:	697a      	ldr	r2, [r7, #20]
 800a9b6:	23f8      	movs	r3, #248	@ 0xf8
 800a9b8:	039b      	lsls	r3, r3, #14
 800a9ba:	401a      	ands	r2, r3
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a9c0:	429a      	cmp	r2, r3
 800a9c2:	d10e      	bne.n	800a9e2 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a9c4:	697a      	ldr	r2, [r7, #20]
 800a9c6:	23e0      	movs	r3, #224	@ 0xe0
 800a9c8:	051b      	lsls	r3, r3, #20
 800a9ca:	401a      	ands	r2, r3
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a9d0:	429a      	cmp	r2, r3
 800a9d2:	d106      	bne.n	800a9e2 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800a9d4:	697b      	ldr	r3, [r7, #20]
 800a9d6:	0f5b      	lsrs	r3, r3, #29
 800a9d8:	075a      	lsls	r2, r3, #29
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a9de:	429a      	cmp	r2, r3
 800a9e0:	d001      	beq.n	800a9e6 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800a9e2:	2301      	movs	r3, #1
 800a9e4:	e000      	b.n	800a9e8 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800a9e6:	2300      	movs	r3, #0
}
 800a9e8:	0018      	movs	r0, r3
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	b008      	add	sp, #32
 800a9ee:	bd80      	pop	{r7, pc}
 800a9f0:	40021000 	.word	0x40021000

0800a9f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b084      	sub	sp, #16
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
 800a9fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d101      	bne.n	800aa08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800aa04:	2301      	movs	r3, #1
 800aa06:	e0e9      	b.n	800abdc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800aa08:	4b76      	ldr	r3, [pc, #472]	@ (800abe4 <HAL_RCC_ClockConfig+0x1f0>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	2207      	movs	r2, #7
 800aa0e:	4013      	ands	r3, r2
 800aa10:	683a      	ldr	r2, [r7, #0]
 800aa12:	429a      	cmp	r2, r3
 800aa14:	d91e      	bls.n	800aa54 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aa16:	4b73      	ldr	r3, [pc, #460]	@ (800abe4 <HAL_RCC_ClockConfig+0x1f0>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	2207      	movs	r2, #7
 800aa1c:	4393      	bics	r3, r2
 800aa1e:	0019      	movs	r1, r3
 800aa20:	4b70      	ldr	r3, [pc, #448]	@ (800abe4 <HAL_RCC_ClockConfig+0x1f0>)
 800aa22:	683a      	ldr	r2, [r7, #0]
 800aa24:	430a      	orrs	r2, r1
 800aa26:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800aa28:	f7fe f946 	bl	8008cb8 <HAL_GetTick>
 800aa2c:	0003      	movs	r3, r0
 800aa2e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800aa30:	e009      	b.n	800aa46 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800aa32:	f7fe f941 	bl	8008cb8 <HAL_GetTick>
 800aa36:	0002      	movs	r2, r0
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	1ad3      	subs	r3, r2, r3
 800aa3c:	4a6a      	ldr	r2, [pc, #424]	@ (800abe8 <HAL_RCC_ClockConfig+0x1f4>)
 800aa3e:	4293      	cmp	r3, r2
 800aa40:	d901      	bls.n	800aa46 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800aa42:	2303      	movs	r3, #3
 800aa44:	e0ca      	b.n	800abdc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800aa46:	4b67      	ldr	r3, [pc, #412]	@ (800abe4 <HAL_RCC_ClockConfig+0x1f0>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	2207      	movs	r2, #7
 800aa4c:	4013      	ands	r3, r2
 800aa4e:	683a      	ldr	r2, [r7, #0]
 800aa50:	429a      	cmp	r2, r3
 800aa52:	d1ee      	bne.n	800aa32 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	2202      	movs	r2, #2
 800aa5a:	4013      	ands	r3, r2
 800aa5c:	d015      	beq.n	800aa8a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	2204      	movs	r2, #4
 800aa64:	4013      	ands	r3, r2
 800aa66:	d006      	beq.n	800aa76 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800aa68:	4b60      	ldr	r3, [pc, #384]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800aa6a:	689a      	ldr	r2, [r3, #8]
 800aa6c:	4b5f      	ldr	r3, [pc, #380]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800aa6e:	21e0      	movs	r1, #224	@ 0xe0
 800aa70:	01c9      	lsls	r1, r1, #7
 800aa72:	430a      	orrs	r2, r1
 800aa74:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800aa76:	4b5d      	ldr	r3, [pc, #372]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800aa78:	689b      	ldr	r3, [r3, #8]
 800aa7a:	4a5d      	ldr	r2, [pc, #372]	@ (800abf0 <HAL_RCC_ClockConfig+0x1fc>)
 800aa7c:	4013      	ands	r3, r2
 800aa7e:	0019      	movs	r1, r3
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	689a      	ldr	r2, [r3, #8]
 800aa84:	4b59      	ldr	r3, [pc, #356]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800aa86:	430a      	orrs	r2, r1
 800aa88:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	2201      	movs	r2, #1
 800aa90:	4013      	ands	r3, r2
 800aa92:	d057      	beq.n	800ab44 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	685b      	ldr	r3, [r3, #4]
 800aa98:	2b01      	cmp	r3, #1
 800aa9a:	d107      	bne.n	800aaac <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800aa9c:	4b53      	ldr	r3, [pc, #332]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800aa9e:	681a      	ldr	r2, [r3, #0]
 800aaa0:	2380      	movs	r3, #128	@ 0x80
 800aaa2:	029b      	lsls	r3, r3, #10
 800aaa4:	4013      	ands	r3, r2
 800aaa6:	d12b      	bne.n	800ab00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800aaa8:	2301      	movs	r3, #1
 800aaaa:	e097      	b.n	800abdc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	685b      	ldr	r3, [r3, #4]
 800aab0:	2b02      	cmp	r3, #2
 800aab2:	d107      	bne.n	800aac4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aab4:	4b4d      	ldr	r3, [pc, #308]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800aab6:	681a      	ldr	r2, [r3, #0]
 800aab8:	2380      	movs	r3, #128	@ 0x80
 800aaba:	049b      	lsls	r3, r3, #18
 800aabc:	4013      	ands	r3, r2
 800aabe:	d11f      	bne.n	800ab00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800aac0:	2301      	movs	r3, #1
 800aac2:	e08b      	b.n	800abdc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	685b      	ldr	r3, [r3, #4]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d107      	bne.n	800aadc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800aacc:	4b47      	ldr	r3, [pc, #284]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800aace:	681a      	ldr	r2, [r3, #0]
 800aad0:	2380      	movs	r3, #128	@ 0x80
 800aad2:	00db      	lsls	r3, r3, #3
 800aad4:	4013      	ands	r3, r2
 800aad6:	d113      	bne.n	800ab00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800aad8:	2301      	movs	r3, #1
 800aada:	e07f      	b.n	800abdc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	685b      	ldr	r3, [r3, #4]
 800aae0:	2b03      	cmp	r3, #3
 800aae2:	d106      	bne.n	800aaf2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800aae4:	4b41      	ldr	r3, [pc, #260]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800aae6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aae8:	2202      	movs	r2, #2
 800aaea:	4013      	ands	r3, r2
 800aaec:	d108      	bne.n	800ab00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800aaee:	2301      	movs	r3, #1
 800aaf0:	e074      	b.n	800abdc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800aaf2:	4b3e      	ldr	r3, [pc, #248]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800aaf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aaf6:	2202      	movs	r2, #2
 800aaf8:	4013      	ands	r3, r2
 800aafa:	d101      	bne.n	800ab00 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800aafc:	2301      	movs	r3, #1
 800aafe:	e06d      	b.n	800abdc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ab00:	4b3a      	ldr	r3, [pc, #232]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800ab02:	689b      	ldr	r3, [r3, #8]
 800ab04:	2207      	movs	r2, #7
 800ab06:	4393      	bics	r3, r2
 800ab08:	0019      	movs	r1, r3
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	685a      	ldr	r2, [r3, #4]
 800ab0e:	4b37      	ldr	r3, [pc, #220]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800ab10:	430a      	orrs	r2, r1
 800ab12:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ab14:	f7fe f8d0 	bl	8008cb8 <HAL_GetTick>
 800ab18:	0003      	movs	r3, r0
 800ab1a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab1c:	e009      	b.n	800ab32 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ab1e:	f7fe f8cb 	bl	8008cb8 <HAL_GetTick>
 800ab22:	0002      	movs	r2, r0
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	1ad3      	subs	r3, r2, r3
 800ab28:	4a2f      	ldr	r2, [pc, #188]	@ (800abe8 <HAL_RCC_ClockConfig+0x1f4>)
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	d901      	bls.n	800ab32 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800ab2e:	2303      	movs	r3, #3
 800ab30:	e054      	b.n	800abdc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ab32:	4b2e      	ldr	r3, [pc, #184]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800ab34:	689b      	ldr	r3, [r3, #8]
 800ab36:	2238      	movs	r2, #56	@ 0x38
 800ab38:	401a      	ands	r2, r3
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	685b      	ldr	r3, [r3, #4]
 800ab3e:	00db      	lsls	r3, r3, #3
 800ab40:	429a      	cmp	r2, r3
 800ab42:	d1ec      	bne.n	800ab1e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ab44:	4b27      	ldr	r3, [pc, #156]	@ (800abe4 <HAL_RCC_ClockConfig+0x1f0>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	2207      	movs	r2, #7
 800ab4a:	4013      	ands	r3, r2
 800ab4c:	683a      	ldr	r2, [r7, #0]
 800ab4e:	429a      	cmp	r2, r3
 800ab50:	d21e      	bcs.n	800ab90 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab52:	4b24      	ldr	r3, [pc, #144]	@ (800abe4 <HAL_RCC_ClockConfig+0x1f0>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	2207      	movs	r2, #7
 800ab58:	4393      	bics	r3, r2
 800ab5a:	0019      	movs	r1, r3
 800ab5c:	4b21      	ldr	r3, [pc, #132]	@ (800abe4 <HAL_RCC_ClockConfig+0x1f0>)
 800ab5e:	683a      	ldr	r2, [r7, #0]
 800ab60:	430a      	orrs	r2, r1
 800ab62:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800ab64:	f7fe f8a8 	bl	8008cb8 <HAL_GetTick>
 800ab68:	0003      	movs	r3, r0
 800ab6a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800ab6c:	e009      	b.n	800ab82 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ab6e:	f7fe f8a3 	bl	8008cb8 <HAL_GetTick>
 800ab72:	0002      	movs	r2, r0
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	1ad3      	subs	r3, r2, r3
 800ab78:	4a1b      	ldr	r2, [pc, #108]	@ (800abe8 <HAL_RCC_ClockConfig+0x1f4>)
 800ab7a:	4293      	cmp	r3, r2
 800ab7c:	d901      	bls.n	800ab82 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800ab7e:	2303      	movs	r3, #3
 800ab80:	e02c      	b.n	800abdc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800ab82:	4b18      	ldr	r3, [pc, #96]	@ (800abe4 <HAL_RCC_ClockConfig+0x1f0>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	2207      	movs	r2, #7
 800ab88:	4013      	ands	r3, r2
 800ab8a:	683a      	ldr	r2, [r7, #0]
 800ab8c:	429a      	cmp	r2, r3
 800ab8e:	d1ee      	bne.n	800ab6e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	2204      	movs	r2, #4
 800ab96:	4013      	ands	r3, r2
 800ab98:	d009      	beq.n	800abae <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800ab9a:	4b14      	ldr	r3, [pc, #80]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800ab9c:	689b      	ldr	r3, [r3, #8]
 800ab9e:	4a15      	ldr	r2, [pc, #84]	@ (800abf4 <HAL_RCC_ClockConfig+0x200>)
 800aba0:	4013      	ands	r3, r2
 800aba2:	0019      	movs	r1, r3
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	68da      	ldr	r2, [r3, #12]
 800aba8:	4b10      	ldr	r3, [pc, #64]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800abaa:	430a      	orrs	r2, r1
 800abac:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800abae:	f000 f829 	bl	800ac04 <HAL_RCC_GetSysClockFreq>
 800abb2:	0001      	movs	r1, r0
 800abb4:	4b0d      	ldr	r3, [pc, #52]	@ (800abec <HAL_RCC_ClockConfig+0x1f8>)
 800abb6:	689b      	ldr	r3, [r3, #8]
 800abb8:	0a1b      	lsrs	r3, r3, #8
 800abba:	220f      	movs	r2, #15
 800abbc:	401a      	ands	r2, r3
 800abbe:	4b0e      	ldr	r3, [pc, #56]	@ (800abf8 <HAL_RCC_ClockConfig+0x204>)
 800abc0:	0092      	lsls	r2, r2, #2
 800abc2:	58d3      	ldr	r3, [r2, r3]
 800abc4:	221f      	movs	r2, #31
 800abc6:	4013      	ands	r3, r2
 800abc8:	000a      	movs	r2, r1
 800abca:	40da      	lsrs	r2, r3
 800abcc:	4b0b      	ldr	r3, [pc, #44]	@ (800abfc <HAL_RCC_ClockConfig+0x208>)
 800abce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800abd0:	4b0b      	ldr	r3, [pc, #44]	@ (800ac00 <HAL_RCC_ClockConfig+0x20c>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	0018      	movs	r0, r3
 800abd6:	f7fe f813 	bl	8008c00 <HAL_InitTick>
 800abda:	0003      	movs	r3, r0
}
 800abdc:	0018      	movs	r0, r3
 800abde:	46bd      	mov	sp, r7
 800abe0:	b004      	add	sp, #16
 800abe2:	bd80      	pop	{r7, pc}
 800abe4:	40022000 	.word	0x40022000
 800abe8:	00001388 	.word	0x00001388
 800abec:	40021000 	.word	0x40021000
 800abf0:	fffff0ff 	.word	0xfffff0ff
 800abf4:	ffff8fff 	.word	0xffff8fff
 800abf8:	08011d04 	.word	0x08011d04
 800abfc:	20002a08 	.word	0x20002a08
 800ac00:	20002a0c 	.word	0x20002a0c

0800ac04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b086      	sub	sp, #24
 800ac08:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800ac0a:	4b3c      	ldr	r3, [pc, #240]	@ (800acfc <HAL_RCC_GetSysClockFreq+0xf8>)
 800ac0c:	689b      	ldr	r3, [r3, #8]
 800ac0e:	2238      	movs	r2, #56	@ 0x38
 800ac10:	4013      	ands	r3, r2
 800ac12:	d10f      	bne.n	800ac34 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800ac14:	4b39      	ldr	r3, [pc, #228]	@ (800acfc <HAL_RCC_GetSysClockFreq+0xf8>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	0adb      	lsrs	r3, r3, #11
 800ac1a:	2207      	movs	r2, #7
 800ac1c:	4013      	ands	r3, r2
 800ac1e:	2201      	movs	r2, #1
 800ac20:	409a      	lsls	r2, r3
 800ac22:	0013      	movs	r3, r2
 800ac24:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800ac26:	6839      	ldr	r1, [r7, #0]
 800ac28:	4835      	ldr	r0, [pc, #212]	@ (800ad00 <HAL_RCC_GetSysClockFreq+0xfc>)
 800ac2a:	f7f5 fa93 	bl	8000154 <__udivsi3>
 800ac2e:	0003      	movs	r3, r0
 800ac30:	613b      	str	r3, [r7, #16]
 800ac32:	e05d      	b.n	800acf0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800ac34:	4b31      	ldr	r3, [pc, #196]	@ (800acfc <HAL_RCC_GetSysClockFreq+0xf8>)
 800ac36:	689b      	ldr	r3, [r3, #8]
 800ac38:	2238      	movs	r2, #56	@ 0x38
 800ac3a:	4013      	ands	r3, r2
 800ac3c:	2b08      	cmp	r3, #8
 800ac3e:	d102      	bne.n	800ac46 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800ac40:	4b30      	ldr	r3, [pc, #192]	@ (800ad04 <HAL_RCC_GetSysClockFreq+0x100>)
 800ac42:	613b      	str	r3, [r7, #16]
 800ac44:	e054      	b.n	800acf0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800ac46:	4b2d      	ldr	r3, [pc, #180]	@ (800acfc <HAL_RCC_GetSysClockFreq+0xf8>)
 800ac48:	689b      	ldr	r3, [r3, #8]
 800ac4a:	2238      	movs	r2, #56	@ 0x38
 800ac4c:	4013      	ands	r3, r2
 800ac4e:	2b10      	cmp	r3, #16
 800ac50:	d138      	bne.n	800acc4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800ac52:	4b2a      	ldr	r3, [pc, #168]	@ (800acfc <HAL_RCC_GetSysClockFreq+0xf8>)
 800ac54:	68db      	ldr	r3, [r3, #12]
 800ac56:	2203      	movs	r2, #3
 800ac58:	4013      	ands	r3, r2
 800ac5a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800ac5c:	4b27      	ldr	r3, [pc, #156]	@ (800acfc <HAL_RCC_GetSysClockFreq+0xf8>)
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	091b      	lsrs	r3, r3, #4
 800ac62:	2207      	movs	r2, #7
 800ac64:	4013      	ands	r3, r2
 800ac66:	3301      	adds	r3, #1
 800ac68:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	2b03      	cmp	r3, #3
 800ac6e:	d10d      	bne.n	800ac8c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800ac70:	68b9      	ldr	r1, [r7, #8]
 800ac72:	4824      	ldr	r0, [pc, #144]	@ (800ad04 <HAL_RCC_GetSysClockFreq+0x100>)
 800ac74:	f7f5 fa6e 	bl	8000154 <__udivsi3>
 800ac78:	0003      	movs	r3, r0
 800ac7a:	0019      	movs	r1, r3
 800ac7c:	4b1f      	ldr	r3, [pc, #124]	@ (800acfc <HAL_RCC_GetSysClockFreq+0xf8>)
 800ac7e:	68db      	ldr	r3, [r3, #12]
 800ac80:	0a1b      	lsrs	r3, r3, #8
 800ac82:	227f      	movs	r2, #127	@ 0x7f
 800ac84:	4013      	ands	r3, r2
 800ac86:	434b      	muls	r3, r1
 800ac88:	617b      	str	r3, [r7, #20]
        break;
 800ac8a:	e00d      	b.n	800aca8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800ac8c:	68b9      	ldr	r1, [r7, #8]
 800ac8e:	481c      	ldr	r0, [pc, #112]	@ (800ad00 <HAL_RCC_GetSysClockFreq+0xfc>)
 800ac90:	f7f5 fa60 	bl	8000154 <__udivsi3>
 800ac94:	0003      	movs	r3, r0
 800ac96:	0019      	movs	r1, r3
 800ac98:	4b18      	ldr	r3, [pc, #96]	@ (800acfc <HAL_RCC_GetSysClockFreq+0xf8>)
 800ac9a:	68db      	ldr	r3, [r3, #12]
 800ac9c:	0a1b      	lsrs	r3, r3, #8
 800ac9e:	227f      	movs	r2, #127	@ 0x7f
 800aca0:	4013      	ands	r3, r2
 800aca2:	434b      	muls	r3, r1
 800aca4:	617b      	str	r3, [r7, #20]
        break;
 800aca6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800aca8:	4b14      	ldr	r3, [pc, #80]	@ (800acfc <HAL_RCC_GetSysClockFreq+0xf8>)
 800acaa:	68db      	ldr	r3, [r3, #12]
 800acac:	0f5b      	lsrs	r3, r3, #29
 800acae:	2207      	movs	r2, #7
 800acb0:	4013      	ands	r3, r2
 800acb2:	3301      	adds	r3, #1
 800acb4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800acb6:	6879      	ldr	r1, [r7, #4]
 800acb8:	6978      	ldr	r0, [r7, #20]
 800acba:	f7f5 fa4b 	bl	8000154 <__udivsi3>
 800acbe:	0003      	movs	r3, r0
 800acc0:	613b      	str	r3, [r7, #16]
 800acc2:	e015      	b.n	800acf0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800acc4:	4b0d      	ldr	r3, [pc, #52]	@ (800acfc <HAL_RCC_GetSysClockFreq+0xf8>)
 800acc6:	689b      	ldr	r3, [r3, #8]
 800acc8:	2238      	movs	r2, #56	@ 0x38
 800acca:	4013      	ands	r3, r2
 800accc:	2b20      	cmp	r3, #32
 800acce:	d103      	bne.n	800acd8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800acd0:	2380      	movs	r3, #128	@ 0x80
 800acd2:	021b      	lsls	r3, r3, #8
 800acd4:	613b      	str	r3, [r7, #16]
 800acd6:	e00b      	b.n	800acf0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800acd8:	4b08      	ldr	r3, [pc, #32]	@ (800acfc <HAL_RCC_GetSysClockFreq+0xf8>)
 800acda:	689b      	ldr	r3, [r3, #8]
 800acdc:	2238      	movs	r2, #56	@ 0x38
 800acde:	4013      	ands	r3, r2
 800ace0:	2b18      	cmp	r3, #24
 800ace2:	d103      	bne.n	800acec <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800ace4:	23fa      	movs	r3, #250	@ 0xfa
 800ace6:	01db      	lsls	r3, r3, #7
 800ace8:	613b      	str	r3, [r7, #16]
 800acea:	e001      	b.n	800acf0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800acec:	2300      	movs	r3, #0
 800acee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800acf0:	693b      	ldr	r3, [r7, #16]
}
 800acf2:	0018      	movs	r0, r3
 800acf4:	46bd      	mov	sp, r7
 800acf6:	b006      	add	sp, #24
 800acf8:	bd80      	pop	{r7, pc}
 800acfa:	46c0      	nop			@ (mov r8, r8)
 800acfc:	40021000 	.word	0x40021000
 800ad00:	00f42400 	.word	0x00f42400
 800ad04:	007a1200 	.word	0x007a1200

0800ad08 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ad0c:	4b02      	ldr	r3, [pc, #8]	@ (800ad18 <HAL_RCC_GetHCLKFreq+0x10>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
}
 800ad10:	0018      	movs	r0, r3
 800ad12:	46bd      	mov	sp, r7
 800ad14:	bd80      	pop	{r7, pc}
 800ad16:	46c0      	nop			@ (mov r8, r8)
 800ad18:	20002a08 	.word	0x20002a08

0800ad1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ad1c:	b5b0      	push	{r4, r5, r7, lr}
 800ad1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800ad20:	f7ff fff2 	bl	800ad08 <HAL_RCC_GetHCLKFreq>
 800ad24:	0004      	movs	r4, r0
 800ad26:	f7ff faf9 	bl	800a31c <LL_RCC_GetAPB1Prescaler>
 800ad2a:	0003      	movs	r3, r0
 800ad2c:	0b1a      	lsrs	r2, r3, #12
 800ad2e:	4b05      	ldr	r3, [pc, #20]	@ (800ad44 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ad30:	0092      	lsls	r2, r2, #2
 800ad32:	58d3      	ldr	r3, [r2, r3]
 800ad34:	221f      	movs	r2, #31
 800ad36:	4013      	ands	r3, r2
 800ad38:	40dc      	lsrs	r4, r3
 800ad3a:	0023      	movs	r3, r4
}
 800ad3c:	0018      	movs	r0, r3
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bdb0      	pop	{r4, r5, r7, pc}
 800ad42:	46c0      	nop			@ (mov r8, r8)
 800ad44:	08011d44 	.word	0x08011d44

0800ad48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b086      	sub	sp, #24
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800ad50:	2313      	movs	r3, #19
 800ad52:	18fb      	adds	r3, r7, r3
 800ad54:	2200      	movs	r2, #0
 800ad56:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ad58:	2312      	movs	r3, #18
 800ad5a:	18fb      	adds	r3, r7, r3
 800ad5c:	2200      	movs	r2, #0
 800ad5e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681a      	ldr	r2, [r3, #0]
 800ad64:	2380      	movs	r3, #128	@ 0x80
 800ad66:	029b      	lsls	r3, r3, #10
 800ad68:	4013      	ands	r3, r2
 800ad6a:	d100      	bne.n	800ad6e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800ad6c:	e0ad      	b.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ad6e:	2011      	movs	r0, #17
 800ad70:	183b      	adds	r3, r7, r0
 800ad72:	2200      	movs	r2, #0
 800ad74:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ad76:	4b47      	ldr	r3, [pc, #284]	@ (800ae94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ad78:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad7a:	2380      	movs	r3, #128	@ 0x80
 800ad7c:	055b      	lsls	r3, r3, #21
 800ad7e:	4013      	ands	r3, r2
 800ad80:	d110      	bne.n	800ada4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ad82:	4b44      	ldr	r3, [pc, #272]	@ (800ae94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ad84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad86:	4b43      	ldr	r3, [pc, #268]	@ (800ae94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ad88:	2180      	movs	r1, #128	@ 0x80
 800ad8a:	0549      	lsls	r1, r1, #21
 800ad8c:	430a      	orrs	r2, r1
 800ad8e:	63da      	str	r2, [r3, #60]	@ 0x3c
 800ad90:	4b40      	ldr	r3, [pc, #256]	@ (800ae94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ad92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad94:	2380      	movs	r3, #128	@ 0x80
 800ad96:	055b      	lsls	r3, r3, #21
 800ad98:	4013      	ands	r3, r2
 800ad9a:	60bb      	str	r3, [r7, #8]
 800ad9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ad9e:	183b      	adds	r3, r7, r0
 800ada0:	2201      	movs	r2, #1
 800ada2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ada4:	4b3c      	ldr	r3, [pc, #240]	@ (800ae98 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800ada6:	681a      	ldr	r2, [r3, #0]
 800ada8:	4b3b      	ldr	r3, [pc, #236]	@ (800ae98 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800adaa:	2180      	movs	r1, #128	@ 0x80
 800adac:	0049      	lsls	r1, r1, #1
 800adae:	430a      	orrs	r2, r1
 800adb0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800adb2:	f7fd ff81 	bl	8008cb8 <HAL_GetTick>
 800adb6:	0003      	movs	r3, r0
 800adb8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800adba:	e00b      	b.n	800add4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800adbc:	f7fd ff7c 	bl	8008cb8 <HAL_GetTick>
 800adc0:	0002      	movs	r2, r0
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	1ad3      	subs	r3, r2, r3
 800adc6:	2b02      	cmp	r3, #2
 800adc8:	d904      	bls.n	800add4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800adca:	2313      	movs	r3, #19
 800adcc:	18fb      	adds	r3, r7, r3
 800adce:	2203      	movs	r2, #3
 800add0:	701a      	strb	r2, [r3, #0]
        break;
 800add2:	e005      	b.n	800ade0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800add4:	4b30      	ldr	r3, [pc, #192]	@ (800ae98 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800add6:	681a      	ldr	r2, [r3, #0]
 800add8:	2380      	movs	r3, #128	@ 0x80
 800adda:	005b      	lsls	r3, r3, #1
 800addc:	4013      	ands	r3, r2
 800adde:	d0ed      	beq.n	800adbc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800ade0:	2313      	movs	r3, #19
 800ade2:	18fb      	adds	r3, r7, r3
 800ade4:	781b      	ldrb	r3, [r3, #0]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d15e      	bne.n	800aea8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800adea:	4b2a      	ldr	r3, [pc, #168]	@ (800ae94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800adec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800adee:	23c0      	movs	r3, #192	@ 0xc0
 800adf0:	009b      	lsls	r3, r3, #2
 800adf2:	4013      	ands	r3, r2
 800adf4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800adf6:	697b      	ldr	r3, [r7, #20]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d019      	beq.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae00:	697a      	ldr	r2, [r7, #20]
 800ae02:	429a      	cmp	r2, r3
 800ae04:	d014      	beq.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800ae06:	4b23      	ldr	r3, [pc, #140]	@ (800ae94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ae08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae0a:	4a24      	ldr	r2, [pc, #144]	@ (800ae9c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800ae0c:	4013      	ands	r3, r2
 800ae0e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ae10:	4b20      	ldr	r3, [pc, #128]	@ (800ae94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ae12:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ae14:	4b1f      	ldr	r3, [pc, #124]	@ (800ae94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ae16:	2180      	movs	r1, #128	@ 0x80
 800ae18:	0249      	lsls	r1, r1, #9
 800ae1a:	430a      	orrs	r2, r1
 800ae1c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ae1e:	4b1d      	ldr	r3, [pc, #116]	@ (800ae94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ae20:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ae22:	4b1c      	ldr	r3, [pc, #112]	@ (800ae94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ae24:	491e      	ldr	r1, [pc, #120]	@ (800aea0 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800ae26:	400a      	ands	r2, r1
 800ae28:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ae2a:	4b1a      	ldr	r3, [pc, #104]	@ (800ae94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ae2c:	697a      	ldr	r2, [r7, #20]
 800ae2e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ae30:	697b      	ldr	r3, [r7, #20]
 800ae32:	2201      	movs	r2, #1
 800ae34:	4013      	ands	r3, r2
 800ae36:	d016      	beq.n	800ae66 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae38:	f7fd ff3e 	bl	8008cb8 <HAL_GetTick>
 800ae3c:	0003      	movs	r3, r0
 800ae3e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ae40:	e00c      	b.n	800ae5c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ae42:	f7fd ff39 	bl	8008cb8 <HAL_GetTick>
 800ae46:	0002      	movs	r2, r0
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	1ad3      	subs	r3, r2, r3
 800ae4c:	4a15      	ldr	r2, [pc, #84]	@ (800aea4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d904      	bls.n	800ae5c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800ae52:	2313      	movs	r3, #19
 800ae54:	18fb      	adds	r3, r7, r3
 800ae56:	2203      	movs	r2, #3
 800ae58:	701a      	strb	r2, [r3, #0]
            break;
 800ae5a:	e004      	b.n	800ae66 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ae5c:	4b0d      	ldr	r3, [pc, #52]	@ (800ae94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ae5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae60:	2202      	movs	r2, #2
 800ae62:	4013      	ands	r3, r2
 800ae64:	d0ed      	beq.n	800ae42 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800ae66:	2313      	movs	r3, #19
 800ae68:	18fb      	adds	r3, r7, r3
 800ae6a:	781b      	ldrb	r3, [r3, #0]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d10a      	bne.n	800ae86 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ae70:	4b08      	ldr	r3, [pc, #32]	@ (800ae94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ae72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae74:	4a09      	ldr	r2, [pc, #36]	@ (800ae9c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800ae76:	4013      	ands	r3, r2
 800ae78:	0019      	movs	r1, r3
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ae7e:	4b05      	ldr	r3, [pc, #20]	@ (800ae94 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800ae80:	430a      	orrs	r2, r1
 800ae82:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ae84:	e016      	b.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ae86:	2312      	movs	r3, #18
 800ae88:	18fb      	adds	r3, r7, r3
 800ae8a:	2213      	movs	r2, #19
 800ae8c:	18ba      	adds	r2, r7, r2
 800ae8e:	7812      	ldrb	r2, [r2, #0]
 800ae90:	701a      	strb	r2, [r3, #0]
 800ae92:	e00f      	b.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800ae94:	40021000 	.word	0x40021000
 800ae98:	40007000 	.word	0x40007000
 800ae9c:	fffffcff 	.word	0xfffffcff
 800aea0:	fffeffff 	.word	0xfffeffff
 800aea4:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aea8:	2312      	movs	r3, #18
 800aeaa:	18fb      	adds	r3, r7, r3
 800aeac:	2213      	movs	r2, #19
 800aeae:	18ba      	adds	r2, r7, r2
 800aeb0:	7812      	ldrb	r2, [r2, #0]
 800aeb2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800aeb4:	2311      	movs	r3, #17
 800aeb6:	18fb      	adds	r3, r7, r3
 800aeb8:	781b      	ldrb	r3, [r3, #0]
 800aeba:	2b01      	cmp	r3, #1
 800aebc:	d105      	bne.n	800aeca <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800aebe:	4bb6      	ldr	r3, [pc, #728]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800aec0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aec2:	4bb5      	ldr	r3, [pc, #724]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800aec4:	49b5      	ldr	r1, [pc, #724]	@ (800b19c <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800aec6:	400a      	ands	r2, r1
 800aec8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	2201      	movs	r2, #1
 800aed0:	4013      	ands	r3, r2
 800aed2:	d009      	beq.n	800aee8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800aed4:	4bb0      	ldr	r3, [pc, #704]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800aed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aed8:	2203      	movs	r2, #3
 800aeda:	4393      	bics	r3, r2
 800aedc:	0019      	movs	r1, r3
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	685a      	ldr	r2, [r3, #4]
 800aee2:	4bad      	ldr	r3, [pc, #692]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800aee4:	430a      	orrs	r2, r1
 800aee6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	2202      	movs	r2, #2
 800aeee:	4013      	ands	r3, r2
 800aef0:	d009      	beq.n	800af06 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800aef2:	4ba9      	ldr	r3, [pc, #676]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800aef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aef6:	220c      	movs	r2, #12
 800aef8:	4393      	bics	r3, r2
 800aefa:	0019      	movs	r1, r3
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	689a      	ldr	r2, [r3, #8]
 800af00:	4ba5      	ldr	r3, [pc, #660]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af02:	430a      	orrs	r2, r1
 800af04:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	2204      	movs	r2, #4
 800af0c:	4013      	ands	r3, r2
 800af0e:	d009      	beq.n	800af24 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800af10:	4ba1      	ldr	r3, [pc, #644]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af14:	2230      	movs	r2, #48	@ 0x30
 800af16:	4393      	bics	r3, r2
 800af18:	0019      	movs	r1, r3
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	68da      	ldr	r2, [r3, #12]
 800af1e:	4b9e      	ldr	r3, [pc, #632]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af20:	430a      	orrs	r2, r1
 800af22:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	2210      	movs	r2, #16
 800af2a:	4013      	ands	r3, r2
 800af2c:	d009      	beq.n	800af42 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800af2e:	4b9a      	ldr	r3, [pc, #616]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af32:	4a9b      	ldr	r2, [pc, #620]	@ (800b1a0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800af34:	4013      	ands	r3, r2
 800af36:	0019      	movs	r1, r3
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	691a      	ldr	r2, [r3, #16]
 800af3c:	4b96      	ldr	r3, [pc, #600]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af3e:	430a      	orrs	r2, r1
 800af40:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681a      	ldr	r2, [r3, #0]
 800af46:	2380      	movs	r3, #128	@ 0x80
 800af48:	015b      	lsls	r3, r3, #5
 800af4a:	4013      	ands	r3, r2
 800af4c:	d009      	beq.n	800af62 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800af4e:	4b92      	ldr	r3, [pc, #584]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af52:	4a94      	ldr	r2, [pc, #592]	@ (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800af54:	4013      	ands	r3, r2
 800af56:	0019      	movs	r1, r3
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	695a      	ldr	r2, [r3, #20]
 800af5c:	4b8e      	ldr	r3, [pc, #568]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af5e:	430a      	orrs	r2, r1
 800af60:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681a      	ldr	r2, [r3, #0]
 800af66:	2380      	movs	r3, #128	@ 0x80
 800af68:	009b      	lsls	r3, r3, #2
 800af6a:	4013      	ands	r3, r2
 800af6c:	d009      	beq.n	800af82 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800af6e:	4b8a      	ldr	r3, [pc, #552]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af72:	4a8d      	ldr	r2, [pc, #564]	@ (800b1a8 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800af74:	4013      	ands	r3, r2
 800af76:	0019      	movs	r1, r3
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800af7c:	4b86      	ldr	r3, [pc, #536]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af7e:	430a      	orrs	r2, r1
 800af80:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681a      	ldr	r2, [r3, #0]
 800af86:	2380      	movs	r3, #128	@ 0x80
 800af88:	00db      	lsls	r3, r3, #3
 800af8a:	4013      	ands	r3, r2
 800af8c:	d009      	beq.n	800afa2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800af8e:	4b82      	ldr	r3, [pc, #520]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af92:	4a86      	ldr	r2, [pc, #536]	@ (800b1ac <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800af94:	4013      	ands	r3, r2
 800af96:	0019      	movs	r1, r3
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af9c:	4b7e      	ldr	r3, [pc, #504]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800af9e:	430a      	orrs	r2, r1
 800afa0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	2220      	movs	r2, #32
 800afa8:	4013      	ands	r3, r2
 800afaa:	d009      	beq.n	800afc0 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800afac:	4b7a      	ldr	r3, [pc, #488]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800afae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afb0:	4a7f      	ldr	r2, [pc, #508]	@ (800b1b0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800afb2:	4013      	ands	r3, r2
 800afb4:	0019      	movs	r1, r3
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	699a      	ldr	r2, [r3, #24]
 800afba:	4b77      	ldr	r3, [pc, #476]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800afbc:	430a      	orrs	r2, r1
 800afbe:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	2240      	movs	r2, #64	@ 0x40
 800afc6:	4013      	ands	r3, r2
 800afc8:	d009      	beq.n	800afde <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800afca:	4b73      	ldr	r3, [pc, #460]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800afcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afce:	4a79      	ldr	r2, [pc, #484]	@ (800b1b4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800afd0:	4013      	ands	r3, r2
 800afd2:	0019      	movs	r1, r3
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	69da      	ldr	r2, [r3, #28]
 800afd8:	4b6f      	ldr	r3, [pc, #444]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800afda:	430a      	orrs	r2, r1
 800afdc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681a      	ldr	r2, [r3, #0]
 800afe2:	2380      	movs	r3, #128	@ 0x80
 800afe4:	01db      	lsls	r3, r3, #7
 800afe6:	4013      	ands	r3, r2
 800afe8:	d015      	beq.n	800b016 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800afea:	4b6b      	ldr	r3, [pc, #428]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800afec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800afee:	009b      	lsls	r3, r3, #2
 800aff0:	0899      	lsrs	r1, r3, #2
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aff6:	4b68      	ldr	r3, [pc, #416]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800aff8:	430a      	orrs	r2, r1
 800affa:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b000:	2380      	movs	r3, #128	@ 0x80
 800b002:	05db      	lsls	r3, r3, #23
 800b004:	429a      	cmp	r2, r3
 800b006:	d106      	bne.n	800b016 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800b008:	4b63      	ldr	r3, [pc, #396]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b00a:	68da      	ldr	r2, [r3, #12]
 800b00c:	4b62      	ldr	r3, [pc, #392]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b00e:	2180      	movs	r1, #128	@ 0x80
 800b010:	0249      	lsls	r1, r1, #9
 800b012:	430a      	orrs	r2, r1
 800b014:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681a      	ldr	r2, [r3, #0]
 800b01a:	2380      	movs	r3, #128	@ 0x80
 800b01c:	031b      	lsls	r3, r3, #12
 800b01e:	4013      	ands	r3, r2
 800b020:	d009      	beq.n	800b036 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b022:	4b5d      	ldr	r3, [pc, #372]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b024:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b026:	2240      	movs	r2, #64	@ 0x40
 800b028:	4393      	bics	r3, r2
 800b02a:	0019      	movs	r1, r3
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b030:	4b59      	ldr	r3, [pc, #356]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b032:	430a      	orrs	r2, r1
 800b034:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681a      	ldr	r2, [r3, #0]
 800b03a:	2380      	movs	r3, #128	@ 0x80
 800b03c:	039b      	lsls	r3, r3, #14
 800b03e:	4013      	ands	r3, r2
 800b040:	d016      	beq.n	800b070 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800b042:	4b55      	ldr	r3, [pc, #340]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b046:	4a5c      	ldr	r2, [pc, #368]	@ (800b1b8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800b048:	4013      	ands	r3, r2
 800b04a:	0019      	movs	r1, r3
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b050:	4b51      	ldr	r3, [pc, #324]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b052:	430a      	orrs	r2, r1
 800b054:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b05a:	2380      	movs	r3, #128	@ 0x80
 800b05c:	03db      	lsls	r3, r3, #15
 800b05e:	429a      	cmp	r2, r3
 800b060:	d106      	bne.n	800b070 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800b062:	4b4d      	ldr	r3, [pc, #308]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b064:	68da      	ldr	r2, [r3, #12]
 800b066:	4b4c      	ldr	r3, [pc, #304]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b068:	2180      	movs	r1, #128	@ 0x80
 800b06a:	0449      	lsls	r1, r1, #17
 800b06c:	430a      	orrs	r2, r1
 800b06e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681a      	ldr	r2, [r3, #0]
 800b074:	2380      	movs	r3, #128	@ 0x80
 800b076:	03db      	lsls	r3, r3, #15
 800b078:	4013      	ands	r3, r2
 800b07a:	d016      	beq.n	800b0aa <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800b07c:	4b46      	ldr	r3, [pc, #280]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b07e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b080:	4a4e      	ldr	r2, [pc, #312]	@ (800b1bc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800b082:	4013      	ands	r3, r2
 800b084:	0019      	movs	r1, r3
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b08a:	4b43      	ldr	r3, [pc, #268]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b08c:	430a      	orrs	r2, r1
 800b08e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b094:	2380      	movs	r3, #128	@ 0x80
 800b096:	045b      	lsls	r3, r3, #17
 800b098:	429a      	cmp	r2, r3
 800b09a:	d106      	bne.n	800b0aa <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800b09c:	4b3e      	ldr	r3, [pc, #248]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b09e:	68da      	ldr	r2, [r3, #12]
 800b0a0:	4b3d      	ldr	r3, [pc, #244]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b0a2:	2180      	movs	r1, #128	@ 0x80
 800b0a4:	0449      	lsls	r1, r1, #17
 800b0a6:	430a      	orrs	r2, r1
 800b0a8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681a      	ldr	r2, [r3, #0]
 800b0ae:	2380      	movs	r3, #128	@ 0x80
 800b0b0:	011b      	lsls	r3, r3, #4
 800b0b2:	4013      	ands	r3, r2
 800b0b4:	d014      	beq.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800b0b6:	4b38      	ldr	r3, [pc, #224]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b0b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b0ba:	2203      	movs	r2, #3
 800b0bc:	4393      	bics	r3, r2
 800b0be:	0019      	movs	r1, r3
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	6a1a      	ldr	r2, [r3, #32]
 800b0c4:	4b34      	ldr	r3, [pc, #208]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b0c6:	430a      	orrs	r2, r1
 800b0c8:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	6a1b      	ldr	r3, [r3, #32]
 800b0ce:	2b01      	cmp	r3, #1
 800b0d0:	d106      	bne.n	800b0e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800b0d2:	4b31      	ldr	r3, [pc, #196]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b0d4:	68da      	ldr	r2, [r3, #12]
 800b0d6:	4b30      	ldr	r3, [pc, #192]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b0d8:	2180      	movs	r1, #128	@ 0x80
 800b0da:	0249      	lsls	r1, r1, #9
 800b0dc:	430a      	orrs	r2, r1
 800b0de:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681a      	ldr	r2, [r3, #0]
 800b0e4:	2380      	movs	r3, #128	@ 0x80
 800b0e6:	019b      	lsls	r3, r3, #6
 800b0e8:	4013      	ands	r3, r2
 800b0ea:	d014      	beq.n	800b116 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800b0ec:	4b2a      	ldr	r3, [pc, #168]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b0ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b0f0:	220c      	movs	r2, #12
 800b0f2:	4393      	bics	r3, r2
 800b0f4:	0019      	movs	r1, r3
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b0fa:	4b27      	ldr	r3, [pc, #156]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b0fc:	430a      	orrs	r2, r1
 800b0fe:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b104:	2b04      	cmp	r3, #4
 800b106:	d106      	bne.n	800b116 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800b108:	4b23      	ldr	r3, [pc, #140]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b10a:	68da      	ldr	r2, [r3, #12]
 800b10c:	4b22      	ldr	r3, [pc, #136]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b10e:	2180      	movs	r1, #128	@ 0x80
 800b110:	0249      	lsls	r1, r1, #9
 800b112:	430a      	orrs	r2, r1
 800b114:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681a      	ldr	r2, [r3, #0]
 800b11a:	2380      	movs	r3, #128	@ 0x80
 800b11c:	045b      	lsls	r3, r3, #17
 800b11e:	4013      	ands	r3, r2
 800b120:	d016      	beq.n	800b150 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b122:	4b1d      	ldr	r3, [pc, #116]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b126:	4a22      	ldr	r2, [pc, #136]	@ (800b1b0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800b128:	4013      	ands	r3, r2
 800b12a:	0019      	movs	r1, r3
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b130:	4b19      	ldr	r3, [pc, #100]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b132:	430a      	orrs	r2, r1
 800b134:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b13a:	2380      	movs	r3, #128	@ 0x80
 800b13c:	019b      	lsls	r3, r3, #6
 800b13e:	429a      	cmp	r2, r3
 800b140:	d106      	bne.n	800b150 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800b142:	4b15      	ldr	r3, [pc, #84]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b144:	68da      	ldr	r2, [r3, #12]
 800b146:	4b14      	ldr	r3, [pc, #80]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b148:	2180      	movs	r1, #128	@ 0x80
 800b14a:	0449      	lsls	r1, r1, #17
 800b14c:	430a      	orrs	r2, r1
 800b14e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681a      	ldr	r2, [r3, #0]
 800b154:	2380      	movs	r3, #128	@ 0x80
 800b156:	049b      	lsls	r3, r3, #18
 800b158:	4013      	ands	r3, r2
 800b15a:	d016      	beq.n	800b18a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b15c:	4b0e      	ldr	r3, [pc, #56]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b15e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b160:	4a10      	ldr	r2, [pc, #64]	@ (800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800b162:	4013      	ands	r3, r2
 800b164:	0019      	movs	r1, r3
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b16a:	4b0b      	ldr	r3, [pc, #44]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b16c:	430a      	orrs	r2, r1
 800b16e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b174:	2380      	movs	r3, #128	@ 0x80
 800b176:	005b      	lsls	r3, r3, #1
 800b178:	429a      	cmp	r2, r3
 800b17a:	d106      	bne.n	800b18a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800b17c:	4b06      	ldr	r3, [pc, #24]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b17e:	68da      	ldr	r2, [r3, #12]
 800b180:	4b05      	ldr	r3, [pc, #20]	@ (800b198 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800b182:	2180      	movs	r1, #128	@ 0x80
 800b184:	0449      	lsls	r1, r1, #17
 800b186:	430a      	orrs	r2, r1
 800b188:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800b18a:	2312      	movs	r3, #18
 800b18c:	18fb      	adds	r3, r7, r3
 800b18e:	781b      	ldrb	r3, [r3, #0]
}
 800b190:	0018      	movs	r0, r3
 800b192:	46bd      	mov	sp, r7
 800b194:	b006      	add	sp, #24
 800b196:	bd80      	pop	{r7, pc}
 800b198:	40021000 	.word	0x40021000
 800b19c:	efffffff 	.word	0xefffffff
 800b1a0:	fffff3ff 	.word	0xfffff3ff
 800b1a4:	fffffcff 	.word	0xfffffcff
 800b1a8:	fff3ffff 	.word	0xfff3ffff
 800b1ac:	ffcfffff 	.word	0xffcfffff
 800b1b0:	ffffcfff 	.word	0xffffcfff
 800b1b4:	ffff3fff 	.word	0xffff3fff
 800b1b8:	ffbfffff 	.word	0xffbfffff
 800b1bc:	feffffff 	.word	0xfeffffff

0800b1c0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b1c0:	b5b0      	push	{r4, r5, r7, lr}
 800b1c2:	b084      	sub	sp, #16
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b1c8:	230f      	movs	r3, #15
 800b1ca:	18fb      	adds	r3, r7, r3
 800b1cc:	2201      	movs	r2, #1
 800b1ce:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d100      	bne.n	800b1d8 <HAL_RTC_Init+0x18>
 800b1d6:	e08c      	b.n	800b2f2 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2229      	movs	r2, #41	@ 0x29
 800b1dc:	5c9b      	ldrb	r3, [r3, r2]
 800b1de:	b2db      	uxtb	r3, r3
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d10b      	bne.n	800b1fc <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	2228      	movs	r2, #40	@ 0x28
 800b1e8:	2100      	movs	r1, #0
 800b1ea:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2288      	movs	r2, #136	@ 0x88
 800b1f0:	0212      	lsls	r2, r2, #8
 800b1f2:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	0018      	movs	r0, r3
 800b1f8:	f7fc fcc4 	bl	8007b84 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2229      	movs	r2, #41	@ 0x29
 800b200:	2102      	movs	r1, #2
 800b202:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	68db      	ldr	r3, [r3, #12]
 800b20a:	2210      	movs	r2, #16
 800b20c:	4013      	ands	r3, r2
 800b20e:	2b10      	cmp	r3, #16
 800b210:	d062      	beq.n	800b2d8 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	22ca      	movs	r2, #202	@ 0xca
 800b218:	625a      	str	r2, [r3, #36]	@ 0x24
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	2253      	movs	r2, #83	@ 0x53
 800b220:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800b222:	250f      	movs	r5, #15
 800b224:	197c      	adds	r4, r7, r5
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	0018      	movs	r0, r3
 800b22a:	f000 f891 	bl	800b350 <RTC_EnterInitMode>
 800b22e:	0003      	movs	r3, r0
 800b230:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 800b232:	0028      	movs	r0, r5
 800b234:	183b      	adds	r3, r7, r0
 800b236:	781b      	ldrb	r3, [r3, #0]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d12c      	bne.n	800b296 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	699a      	ldr	r2, [r3, #24]
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	492e      	ldr	r1, [pc, #184]	@ (800b300 <HAL_RTC_Init+0x140>)
 800b248:	400a      	ands	r2, r1
 800b24a:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	6999      	ldr	r1, [r3, #24]
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	689a      	ldr	r2, [r3, #8]
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	695b      	ldr	r3, [r3, #20]
 800b25a:	431a      	orrs	r2, r3
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	69db      	ldr	r3, [r3, #28]
 800b260:	431a      	orrs	r2, r3
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	430a      	orrs	r2, r1
 800b268:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	687a      	ldr	r2, [r7, #4]
 800b270:	6912      	ldr	r2, [r2, #16]
 800b272:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	6919      	ldr	r1, [r3, #16]
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	68db      	ldr	r3, [r3, #12]
 800b27e:	041a      	lsls	r2, r3, #16
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	430a      	orrs	r2, r1
 800b286:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800b288:	183c      	adds	r4, r7, r0
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	0018      	movs	r0, r3
 800b28e:	f000 f8a1 	bl	800b3d4 <RTC_ExitInitMode>
 800b292:	0003      	movs	r3, r0
 800b294:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800b296:	230f      	movs	r3, #15
 800b298:	18fb      	adds	r3, r7, r3
 800b29a:	781b      	ldrb	r3, [r3, #0]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d116      	bne.n	800b2ce <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	699a      	ldr	r2, [r3, #24]
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	00d2      	lsls	r2, r2, #3
 800b2ac:	08d2      	lsrs	r2, r2, #3
 800b2ae:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	6999      	ldr	r1, [r3, #24]
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6a1b      	ldr	r3, [r3, #32]
 800b2be:	431a      	orrs	r2, r3
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	699b      	ldr	r3, [r3, #24]
 800b2c4:	431a      	orrs	r2, r3
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	430a      	orrs	r2, r1
 800b2cc:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	22ff      	movs	r2, #255	@ 0xff
 800b2d4:	625a      	str	r2, [r3, #36]	@ 0x24
 800b2d6:	e003      	b.n	800b2e0 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800b2d8:	230f      	movs	r3, #15
 800b2da:	18fb      	adds	r3, r7, r3
 800b2dc:	2200      	movs	r2, #0
 800b2de:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 800b2e0:	230f      	movs	r3, #15
 800b2e2:	18fb      	adds	r3, r7, r3
 800b2e4:	781b      	ldrb	r3, [r3, #0]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d103      	bne.n	800b2f2 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2229      	movs	r2, #41	@ 0x29
 800b2ee:	2101      	movs	r1, #1
 800b2f0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800b2f2:	230f      	movs	r3, #15
 800b2f4:	18fb      	adds	r3, r7, r3
 800b2f6:	781b      	ldrb	r3, [r3, #0]
}
 800b2f8:	0018      	movs	r0, r3
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	b004      	add	sp, #16
 800b2fe:	bdb0      	pop	{r4, r5, r7, pc}
 800b300:	fb8fffbf 	.word	0xfb8fffbf

0800b304 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b084      	sub	sp, #16
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	4a0e      	ldr	r2, [pc, #56]	@ (800b34c <HAL_RTC_WaitForSynchro+0x48>)
 800b312:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800b314:	f7fd fcd0 	bl	8008cb8 <HAL_GetTick>
 800b318:	0003      	movs	r3, r0
 800b31a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b31c:	e00a      	b.n	800b334 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b31e:	f7fd fccb 	bl	8008cb8 <HAL_GetTick>
 800b322:	0002      	movs	r2, r0
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	1ad2      	subs	r2, r2, r3
 800b328:	23fa      	movs	r3, #250	@ 0xfa
 800b32a:	009b      	lsls	r3, r3, #2
 800b32c:	429a      	cmp	r2, r3
 800b32e:	d901      	bls.n	800b334 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800b330:	2303      	movs	r3, #3
 800b332:	e006      	b.n	800b342 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	68db      	ldr	r3, [r3, #12]
 800b33a:	2220      	movs	r2, #32
 800b33c:	4013      	ands	r3, r2
 800b33e:	d0ee      	beq.n	800b31e <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 800b340:	2300      	movs	r3, #0
}
 800b342:	0018      	movs	r0, r3
 800b344:	46bd      	mov	sp, r7
 800b346:	b004      	add	sp, #16
 800b348:	bd80      	pop	{r7, pc}
 800b34a:	46c0      	nop			@ (mov r8, r8)
 800b34c:	0001005f 	.word	0x0001005f

0800b350 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b084      	sub	sp, #16
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800b358:	230f      	movs	r3, #15
 800b35a:	18fb      	adds	r3, r7, r3
 800b35c:	2200      	movs	r2, #0
 800b35e:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	68db      	ldr	r3, [r3, #12]
 800b366:	2240      	movs	r2, #64	@ 0x40
 800b368:	4013      	ands	r3, r2
 800b36a:	d12c      	bne.n	800b3c6 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	68da      	ldr	r2, [r3, #12]
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	2180      	movs	r1, #128	@ 0x80
 800b378:	430a      	orrs	r2, r1
 800b37a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800b37c:	f7fd fc9c 	bl	8008cb8 <HAL_GetTick>
 800b380:	0003      	movs	r3, r0
 800b382:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b384:	e014      	b.n	800b3b0 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800b386:	f7fd fc97 	bl	8008cb8 <HAL_GetTick>
 800b38a:	0002      	movs	r2, r0
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	1ad2      	subs	r2, r2, r3
 800b390:	200f      	movs	r0, #15
 800b392:	183b      	adds	r3, r7, r0
 800b394:	1839      	adds	r1, r7, r0
 800b396:	7809      	ldrb	r1, [r1, #0]
 800b398:	7019      	strb	r1, [r3, #0]
 800b39a:	23fa      	movs	r3, #250	@ 0xfa
 800b39c:	009b      	lsls	r3, r3, #2
 800b39e:	429a      	cmp	r2, r3
 800b3a0:	d906      	bls.n	800b3b0 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800b3a2:	183b      	adds	r3, r7, r0
 800b3a4:	2203      	movs	r2, #3
 800b3a6:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2229      	movs	r2, #41	@ 0x29
 800b3ac:	2103      	movs	r1, #3
 800b3ae:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	68db      	ldr	r3, [r3, #12]
 800b3b6:	2240      	movs	r2, #64	@ 0x40
 800b3b8:	4013      	ands	r3, r2
 800b3ba:	d104      	bne.n	800b3c6 <RTC_EnterInitMode+0x76>
 800b3bc:	230f      	movs	r3, #15
 800b3be:	18fb      	adds	r3, r7, r3
 800b3c0:	781b      	ldrb	r3, [r3, #0]
 800b3c2:	2b03      	cmp	r3, #3
 800b3c4:	d1df      	bne.n	800b386 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800b3c6:	230f      	movs	r3, #15
 800b3c8:	18fb      	adds	r3, r7, r3
 800b3ca:	781b      	ldrb	r3, [r3, #0]
}
 800b3cc:	0018      	movs	r0, r3
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	b004      	add	sp, #16
 800b3d2:	bd80      	pop	{r7, pc}

0800b3d4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b3d4:	b590      	push	{r4, r7, lr}
 800b3d6:	b085      	sub	sp, #20
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b3dc:	240f      	movs	r4, #15
 800b3de:	193b      	adds	r3, r7, r4
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800b3e4:	4b1c      	ldr	r3, [pc, #112]	@ (800b458 <RTC_ExitInitMode+0x84>)
 800b3e6:	68da      	ldr	r2, [r3, #12]
 800b3e8:	4b1b      	ldr	r3, [pc, #108]	@ (800b458 <RTC_ExitInitMode+0x84>)
 800b3ea:	2180      	movs	r1, #128	@ 0x80
 800b3ec:	438a      	bics	r2, r1
 800b3ee:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800b3f0:	4b19      	ldr	r3, [pc, #100]	@ (800b458 <RTC_ExitInitMode+0x84>)
 800b3f2:	699b      	ldr	r3, [r3, #24]
 800b3f4:	2220      	movs	r2, #32
 800b3f6:	4013      	ands	r3, r2
 800b3f8:	d10d      	bne.n	800b416 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	0018      	movs	r0, r3
 800b3fe:	f7ff ff81 	bl	800b304 <HAL_RTC_WaitForSynchro>
 800b402:	1e03      	subs	r3, r0, #0
 800b404:	d021      	beq.n	800b44a <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2229      	movs	r2, #41	@ 0x29
 800b40a:	2103      	movs	r1, #3
 800b40c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800b40e:	193b      	adds	r3, r7, r4
 800b410:	2203      	movs	r2, #3
 800b412:	701a      	strb	r2, [r3, #0]
 800b414:	e019      	b.n	800b44a <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b416:	4b10      	ldr	r3, [pc, #64]	@ (800b458 <RTC_ExitInitMode+0x84>)
 800b418:	699a      	ldr	r2, [r3, #24]
 800b41a:	4b0f      	ldr	r3, [pc, #60]	@ (800b458 <RTC_ExitInitMode+0x84>)
 800b41c:	2120      	movs	r1, #32
 800b41e:	438a      	bics	r2, r1
 800b420:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	0018      	movs	r0, r3
 800b426:	f7ff ff6d 	bl	800b304 <HAL_RTC_WaitForSynchro>
 800b42a:	1e03      	subs	r3, r0, #0
 800b42c:	d007      	beq.n	800b43e <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2229      	movs	r2, #41	@ 0x29
 800b432:	2103      	movs	r1, #3
 800b434:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800b436:	230f      	movs	r3, #15
 800b438:	18fb      	adds	r3, r7, r3
 800b43a:	2203      	movs	r2, #3
 800b43c:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b43e:	4b06      	ldr	r3, [pc, #24]	@ (800b458 <RTC_ExitInitMode+0x84>)
 800b440:	699a      	ldr	r2, [r3, #24]
 800b442:	4b05      	ldr	r3, [pc, #20]	@ (800b458 <RTC_ExitInitMode+0x84>)
 800b444:	2120      	movs	r1, #32
 800b446:	430a      	orrs	r2, r1
 800b448:	619a      	str	r2, [r3, #24]
  }

  return status;
 800b44a:	230f      	movs	r3, #15
 800b44c:	18fb      	adds	r3, r7, r3
 800b44e:	781b      	ldrb	r3, [r3, #0]
}
 800b450:	0018      	movs	r0, r3
 800b452:	46bd      	mov	sp, r7
 800b454:	b005      	add	sp, #20
 800b456:	bd90      	pop	{r4, r7, pc}
 800b458:	40002800 	.word	0x40002800

0800b45c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b084      	sub	sp, #16
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d101      	bne.n	800b46e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b46a:	2301      	movs	r3, #1
 800b46c:	e0a8      	b.n	800b5c0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b472:	2b00      	cmp	r3, #0
 800b474:	d109      	bne.n	800b48a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	685a      	ldr	r2, [r3, #4]
 800b47a:	2382      	movs	r3, #130	@ 0x82
 800b47c:	005b      	lsls	r3, r3, #1
 800b47e:	429a      	cmp	r2, r3
 800b480:	d009      	beq.n	800b496 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2200      	movs	r2, #0
 800b486:	61da      	str	r2, [r3, #28]
 800b488:	e005      	b.n	800b496 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2200      	movs	r2, #0
 800b48e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	2200      	movs	r2, #0
 800b494:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2200      	movs	r2, #0
 800b49a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	225d      	movs	r2, #93	@ 0x5d
 800b4a0:	5c9b      	ldrb	r3, [r3, r2]
 800b4a2:	b2db      	uxtb	r3, r3
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d107      	bne.n	800b4b8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	225c      	movs	r2, #92	@ 0x5c
 800b4ac:	2100      	movs	r1, #0
 800b4ae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	0018      	movs	r0, r3
 800b4b4:	f7fc fba4 	bl	8007c00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	225d      	movs	r2, #93	@ 0x5d
 800b4bc:	2102      	movs	r1, #2
 800b4be:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	681a      	ldr	r2, [r3, #0]
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	2140      	movs	r1, #64	@ 0x40
 800b4cc:	438a      	bics	r2, r1
 800b4ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	68da      	ldr	r2, [r3, #12]
 800b4d4:	23e0      	movs	r3, #224	@ 0xe0
 800b4d6:	00db      	lsls	r3, r3, #3
 800b4d8:	429a      	cmp	r2, r3
 800b4da:	d902      	bls.n	800b4e2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b4dc:	2300      	movs	r3, #0
 800b4de:	60fb      	str	r3, [r7, #12]
 800b4e0:	e002      	b.n	800b4e8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b4e2:	2380      	movs	r3, #128	@ 0x80
 800b4e4:	015b      	lsls	r3, r3, #5
 800b4e6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	68da      	ldr	r2, [r3, #12]
 800b4ec:	23f0      	movs	r3, #240	@ 0xf0
 800b4ee:	011b      	lsls	r3, r3, #4
 800b4f0:	429a      	cmp	r2, r3
 800b4f2:	d008      	beq.n	800b506 <HAL_SPI_Init+0xaa>
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	68da      	ldr	r2, [r3, #12]
 800b4f8:	23e0      	movs	r3, #224	@ 0xe0
 800b4fa:	00db      	lsls	r3, r3, #3
 800b4fc:	429a      	cmp	r2, r3
 800b4fe:	d002      	beq.n	800b506 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	2200      	movs	r2, #0
 800b504:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	685a      	ldr	r2, [r3, #4]
 800b50a:	2382      	movs	r3, #130	@ 0x82
 800b50c:	005b      	lsls	r3, r3, #1
 800b50e:	401a      	ands	r2, r3
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	6899      	ldr	r1, [r3, #8]
 800b514:	2384      	movs	r3, #132	@ 0x84
 800b516:	021b      	lsls	r3, r3, #8
 800b518:	400b      	ands	r3, r1
 800b51a:	431a      	orrs	r2, r3
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	691b      	ldr	r3, [r3, #16]
 800b520:	2102      	movs	r1, #2
 800b522:	400b      	ands	r3, r1
 800b524:	431a      	orrs	r2, r3
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	695b      	ldr	r3, [r3, #20]
 800b52a:	2101      	movs	r1, #1
 800b52c:	400b      	ands	r3, r1
 800b52e:	431a      	orrs	r2, r3
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	6999      	ldr	r1, [r3, #24]
 800b534:	2380      	movs	r3, #128	@ 0x80
 800b536:	009b      	lsls	r3, r3, #2
 800b538:	400b      	ands	r3, r1
 800b53a:	431a      	orrs	r2, r3
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	69db      	ldr	r3, [r3, #28]
 800b540:	2138      	movs	r1, #56	@ 0x38
 800b542:	400b      	ands	r3, r1
 800b544:	431a      	orrs	r2, r3
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	6a1b      	ldr	r3, [r3, #32]
 800b54a:	2180      	movs	r1, #128	@ 0x80
 800b54c:	400b      	ands	r3, r1
 800b54e:	431a      	orrs	r2, r3
 800b550:	0011      	movs	r1, r2
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b556:	2380      	movs	r3, #128	@ 0x80
 800b558:	019b      	lsls	r3, r3, #6
 800b55a:	401a      	ands	r2, r3
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	430a      	orrs	r2, r1
 800b562:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	699b      	ldr	r3, [r3, #24]
 800b568:	0c1b      	lsrs	r3, r3, #16
 800b56a:	2204      	movs	r2, #4
 800b56c:	401a      	ands	r2, r3
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b572:	2110      	movs	r1, #16
 800b574:	400b      	ands	r3, r1
 800b576:	431a      	orrs	r2, r3
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b57c:	2108      	movs	r1, #8
 800b57e:	400b      	ands	r3, r1
 800b580:	431a      	orrs	r2, r3
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	68d9      	ldr	r1, [r3, #12]
 800b586:	23f0      	movs	r3, #240	@ 0xf0
 800b588:	011b      	lsls	r3, r3, #4
 800b58a:	400b      	ands	r3, r1
 800b58c:	431a      	orrs	r2, r3
 800b58e:	0011      	movs	r1, r2
 800b590:	68fa      	ldr	r2, [r7, #12]
 800b592:	2380      	movs	r3, #128	@ 0x80
 800b594:	015b      	lsls	r3, r3, #5
 800b596:	401a      	ands	r2, r3
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	430a      	orrs	r2, r1
 800b59e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	69da      	ldr	r2, [r3, #28]
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	4907      	ldr	r1, [pc, #28]	@ (800b5c8 <HAL_SPI_Init+0x16c>)
 800b5ac:	400a      	ands	r2, r1
 800b5ae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	225d      	movs	r2, #93	@ 0x5d
 800b5ba:	2101      	movs	r1, #1
 800b5bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b5be:	2300      	movs	r3, #0
}
 800b5c0:	0018      	movs	r0, r3
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	b004      	add	sp, #16
 800b5c6:	bd80      	pop	{r7, pc}
 800b5c8:	fffff7ff 	.word	0xfffff7ff

0800b5cc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b088      	sub	sp, #32
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	60f8      	str	r0, [r7, #12]
 800b5d4:	60b9      	str	r1, [r7, #8]
 800b5d6:	603b      	str	r3, [r7, #0]
 800b5d8:	1dbb      	adds	r3, r7, #6
 800b5da:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b5dc:	231f      	movs	r3, #31
 800b5de:	18fb      	adds	r3, r7, r3
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	225c      	movs	r2, #92	@ 0x5c
 800b5e8:	5c9b      	ldrb	r3, [r3, r2]
 800b5ea:	2b01      	cmp	r3, #1
 800b5ec:	d101      	bne.n	800b5f2 <HAL_SPI_Transmit+0x26>
 800b5ee:	2302      	movs	r3, #2
 800b5f0:	e147      	b.n	800b882 <HAL_SPI_Transmit+0x2b6>
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	225c      	movs	r2, #92	@ 0x5c
 800b5f6:	2101      	movs	r1, #1
 800b5f8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b5fa:	f7fd fb5d 	bl	8008cb8 <HAL_GetTick>
 800b5fe:	0003      	movs	r3, r0
 800b600:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b602:	2316      	movs	r3, #22
 800b604:	18fb      	adds	r3, r7, r3
 800b606:	1dba      	adds	r2, r7, #6
 800b608:	8812      	ldrh	r2, [r2, #0]
 800b60a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	225d      	movs	r2, #93	@ 0x5d
 800b610:	5c9b      	ldrb	r3, [r3, r2]
 800b612:	b2db      	uxtb	r3, r3
 800b614:	2b01      	cmp	r3, #1
 800b616:	d004      	beq.n	800b622 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800b618:	231f      	movs	r3, #31
 800b61a:	18fb      	adds	r3, r7, r3
 800b61c:	2202      	movs	r2, #2
 800b61e:	701a      	strb	r2, [r3, #0]
    goto error;
 800b620:	e128      	b.n	800b874 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800b622:	68bb      	ldr	r3, [r7, #8]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d003      	beq.n	800b630 <HAL_SPI_Transmit+0x64>
 800b628:	1dbb      	adds	r3, r7, #6
 800b62a:	881b      	ldrh	r3, [r3, #0]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d104      	bne.n	800b63a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800b630:	231f      	movs	r3, #31
 800b632:	18fb      	adds	r3, r7, r3
 800b634:	2201      	movs	r2, #1
 800b636:	701a      	strb	r2, [r3, #0]
    goto error;
 800b638:	e11c      	b.n	800b874 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	225d      	movs	r2, #93	@ 0x5d
 800b63e:	2103      	movs	r1, #3
 800b640:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	2200      	movs	r2, #0
 800b646:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	68ba      	ldr	r2, [r7, #8]
 800b64c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	1dba      	adds	r2, r7, #6
 800b652:	8812      	ldrh	r2, [r2, #0]
 800b654:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	1dba      	adds	r2, r7, #6
 800b65a:	8812      	ldrh	r2, [r2, #0]
 800b65c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	2200      	movs	r2, #0
 800b662:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	2244      	movs	r2, #68	@ 0x44
 800b668:	2100      	movs	r1, #0
 800b66a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	2246      	movs	r2, #70	@ 0x46
 800b670:	2100      	movs	r1, #0
 800b672:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	2200      	movs	r2, #0
 800b678:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	2200      	movs	r2, #0
 800b67e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	689a      	ldr	r2, [r3, #8]
 800b684:	2380      	movs	r3, #128	@ 0x80
 800b686:	021b      	lsls	r3, r3, #8
 800b688:	429a      	cmp	r2, r3
 800b68a:	d110      	bne.n	800b6ae <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	681a      	ldr	r2, [r3, #0]
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	2140      	movs	r1, #64	@ 0x40
 800b698:	438a      	bics	r2, r1
 800b69a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	681a      	ldr	r2, [r3, #0]
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	2180      	movs	r1, #128	@ 0x80
 800b6a8:	01c9      	lsls	r1, r1, #7
 800b6aa:	430a      	orrs	r2, r1
 800b6ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	2240      	movs	r2, #64	@ 0x40
 800b6b6:	4013      	ands	r3, r2
 800b6b8:	2b40      	cmp	r3, #64	@ 0x40
 800b6ba:	d007      	beq.n	800b6cc <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	681a      	ldr	r2, [r3, #0]
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	2140      	movs	r1, #64	@ 0x40
 800b6c8:	430a      	orrs	r2, r1
 800b6ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	68da      	ldr	r2, [r3, #12]
 800b6d0:	23e0      	movs	r3, #224	@ 0xe0
 800b6d2:	00db      	lsls	r3, r3, #3
 800b6d4:	429a      	cmp	r2, r3
 800b6d6:	d952      	bls.n	800b77e <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	685b      	ldr	r3, [r3, #4]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d004      	beq.n	800b6ea <HAL_SPI_Transmit+0x11e>
 800b6e0:	2316      	movs	r3, #22
 800b6e2:	18fb      	adds	r3, r7, r3
 800b6e4:	881b      	ldrh	r3, [r3, #0]
 800b6e6:	2b01      	cmp	r3, #1
 800b6e8:	d143      	bne.n	800b772 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6ee:	881a      	ldrh	r2, [r3, #0]
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6fa:	1c9a      	adds	r2, r3, #2
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b704:	b29b      	uxth	r3, r3
 800b706:	3b01      	subs	r3, #1
 800b708:	b29a      	uxth	r2, r3
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b70e:	e030      	b.n	800b772 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	689b      	ldr	r3, [r3, #8]
 800b716:	2202      	movs	r2, #2
 800b718:	4013      	ands	r3, r2
 800b71a:	2b02      	cmp	r3, #2
 800b71c:	d112      	bne.n	800b744 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b722:	881a      	ldrh	r2, [r3, #0]
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b72e:	1c9a      	adds	r2, r3, #2
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b738:	b29b      	uxth	r3, r3
 800b73a:	3b01      	subs	r3, #1
 800b73c:	b29a      	uxth	r2, r3
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b742:	e016      	b.n	800b772 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b744:	f7fd fab8 	bl	8008cb8 <HAL_GetTick>
 800b748:	0002      	movs	r2, r0
 800b74a:	69bb      	ldr	r3, [r7, #24]
 800b74c:	1ad3      	subs	r3, r2, r3
 800b74e:	683a      	ldr	r2, [r7, #0]
 800b750:	429a      	cmp	r2, r3
 800b752:	d802      	bhi.n	800b75a <HAL_SPI_Transmit+0x18e>
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	3301      	adds	r3, #1
 800b758:	d102      	bne.n	800b760 <HAL_SPI_Transmit+0x194>
 800b75a:	683b      	ldr	r3, [r7, #0]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d108      	bne.n	800b772 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 800b760:	231f      	movs	r3, #31
 800b762:	18fb      	adds	r3, r7, r3
 800b764:	2203      	movs	r2, #3
 800b766:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	225d      	movs	r2, #93	@ 0x5d
 800b76c:	2101      	movs	r1, #1
 800b76e:	5499      	strb	r1, [r3, r2]
          goto error;
 800b770:	e080      	b.n	800b874 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b776:	b29b      	uxth	r3, r3
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d1c9      	bne.n	800b710 <HAL_SPI_Transmit+0x144>
 800b77c:	e053      	b.n	800b826 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	685b      	ldr	r3, [r3, #4]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d004      	beq.n	800b790 <HAL_SPI_Transmit+0x1c4>
 800b786:	2316      	movs	r3, #22
 800b788:	18fb      	adds	r3, r7, r3
 800b78a:	881b      	ldrh	r3, [r3, #0]
 800b78c:	2b01      	cmp	r3, #1
 800b78e:	d145      	bne.n	800b81c <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	330c      	adds	r3, #12
 800b79a:	7812      	ldrb	r2, [r2, #0]
 800b79c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7a2:	1c5a      	adds	r2, r3, #1
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b7ac:	b29b      	uxth	r3, r3
 800b7ae:	3b01      	subs	r3, #1
 800b7b0:	b29a      	uxth	r2, r3
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800b7b6:	e031      	b.n	800b81c <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	689b      	ldr	r3, [r3, #8]
 800b7be:	2202      	movs	r2, #2
 800b7c0:	4013      	ands	r3, r2
 800b7c2:	2b02      	cmp	r3, #2
 800b7c4:	d113      	bne.n	800b7ee <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	330c      	adds	r3, #12
 800b7d0:	7812      	ldrb	r2, [r2, #0]
 800b7d2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7d8:	1c5a      	adds	r2, r3, #1
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b7e2:	b29b      	uxth	r3, r3
 800b7e4:	3b01      	subs	r3, #1
 800b7e6:	b29a      	uxth	r2, r3
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b7ec:	e016      	b.n	800b81c <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b7ee:	f7fd fa63 	bl	8008cb8 <HAL_GetTick>
 800b7f2:	0002      	movs	r2, r0
 800b7f4:	69bb      	ldr	r3, [r7, #24]
 800b7f6:	1ad3      	subs	r3, r2, r3
 800b7f8:	683a      	ldr	r2, [r7, #0]
 800b7fa:	429a      	cmp	r2, r3
 800b7fc:	d802      	bhi.n	800b804 <HAL_SPI_Transmit+0x238>
 800b7fe:	683b      	ldr	r3, [r7, #0]
 800b800:	3301      	adds	r3, #1
 800b802:	d102      	bne.n	800b80a <HAL_SPI_Transmit+0x23e>
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d108      	bne.n	800b81c <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800b80a:	231f      	movs	r3, #31
 800b80c:	18fb      	adds	r3, r7, r3
 800b80e:	2203      	movs	r2, #3
 800b810:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	225d      	movs	r2, #93	@ 0x5d
 800b816:	2101      	movs	r1, #1
 800b818:	5499      	strb	r1, [r3, r2]
          goto error;
 800b81a:	e02b      	b.n	800b874 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b820:	b29b      	uxth	r3, r3
 800b822:	2b00      	cmp	r3, #0
 800b824:	d1c8      	bne.n	800b7b8 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b826:	69ba      	ldr	r2, [r7, #24]
 800b828:	6839      	ldr	r1, [r7, #0]
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	0018      	movs	r0, r3
 800b82e:	f000 f95d 	bl	800baec <SPI_EndRxTxTransaction>
 800b832:	1e03      	subs	r3, r0, #0
 800b834:	d002      	beq.n	800b83c <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	2220      	movs	r2, #32
 800b83a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	689b      	ldr	r3, [r3, #8]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d10a      	bne.n	800b85a <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b844:	2300      	movs	r3, #0
 800b846:	613b      	str	r3, [r7, #16]
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	68db      	ldr	r3, [r3, #12]
 800b84e:	613b      	str	r3, [r7, #16]
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	689b      	ldr	r3, [r3, #8]
 800b856:	613b      	str	r3, [r7, #16]
 800b858:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d004      	beq.n	800b86c <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800b862:	231f      	movs	r3, #31
 800b864:	18fb      	adds	r3, r7, r3
 800b866:	2201      	movs	r2, #1
 800b868:	701a      	strb	r2, [r3, #0]
 800b86a:	e003      	b.n	800b874 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	225d      	movs	r2, #93	@ 0x5d
 800b870:	2101      	movs	r1, #1
 800b872:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	225c      	movs	r2, #92	@ 0x5c
 800b878:	2100      	movs	r1, #0
 800b87a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800b87c:	231f      	movs	r3, #31
 800b87e:	18fb      	adds	r3, r7, r3
 800b880:	781b      	ldrb	r3, [r3, #0]
}
 800b882:	0018      	movs	r0, r3
 800b884:	46bd      	mov	sp, r7
 800b886:	b008      	add	sp, #32
 800b888:	bd80      	pop	{r7, pc}
	...

0800b88c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b088      	sub	sp, #32
 800b890:	af00      	add	r7, sp, #0
 800b892:	60f8      	str	r0, [r7, #12]
 800b894:	60b9      	str	r1, [r7, #8]
 800b896:	603b      	str	r3, [r7, #0]
 800b898:	1dfb      	adds	r3, r7, #7
 800b89a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b89c:	f7fd fa0c 	bl	8008cb8 <HAL_GetTick>
 800b8a0:	0002      	movs	r2, r0
 800b8a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8a4:	1a9b      	subs	r3, r3, r2
 800b8a6:	683a      	ldr	r2, [r7, #0]
 800b8a8:	18d3      	adds	r3, r2, r3
 800b8aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b8ac:	f7fd fa04 	bl	8008cb8 <HAL_GetTick>
 800b8b0:	0003      	movs	r3, r0
 800b8b2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b8b4:	4b3a      	ldr	r3, [pc, #232]	@ (800b9a0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	015b      	lsls	r3, r3, #5
 800b8ba:	0d1b      	lsrs	r3, r3, #20
 800b8bc:	69fa      	ldr	r2, [r7, #28]
 800b8be:	4353      	muls	r3, r2
 800b8c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b8c2:	e058      	b.n	800b976 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	3301      	adds	r3, #1
 800b8c8:	d055      	beq.n	800b976 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b8ca:	f7fd f9f5 	bl	8008cb8 <HAL_GetTick>
 800b8ce:	0002      	movs	r2, r0
 800b8d0:	69bb      	ldr	r3, [r7, #24]
 800b8d2:	1ad3      	subs	r3, r2, r3
 800b8d4:	69fa      	ldr	r2, [r7, #28]
 800b8d6:	429a      	cmp	r2, r3
 800b8d8:	d902      	bls.n	800b8e0 <SPI_WaitFlagStateUntilTimeout+0x54>
 800b8da:	69fb      	ldr	r3, [r7, #28]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d142      	bne.n	800b966 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	685a      	ldr	r2, [r3, #4]
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	21e0      	movs	r1, #224	@ 0xe0
 800b8ec:	438a      	bics	r2, r1
 800b8ee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	685a      	ldr	r2, [r3, #4]
 800b8f4:	2382      	movs	r3, #130	@ 0x82
 800b8f6:	005b      	lsls	r3, r3, #1
 800b8f8:	429a      	cmp	r2, r3
 800b8fa:	d113      	bne.n	800b924 <SPI_WaitFlagStateUntilTimeout+0x98>
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	689a      	ldr	r2, [r3, #8]
 800b900:	2380      	movs	r3, #128	@ 0x80
 800b902:	021b      	lsls	r3, r3, #8
 800b904:	429a      	cmp	r2, r3
 800b906:	d005      	beq.n	800b914 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	689a      	ldr	r2, [r3, #8]
 800b90c:	2380      	movs	r3, #128	@ 0x80
 800b90e:	00db      	lsls	r3, r3, #3
 800b910:	429a      	cmp	r2, r3
 800b912:	d107      	bne.n	800b924 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	681a      	ldr	r2, [r3, #0]
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	2140      	movs	r1, #64	@ 0x40
 800b920:	438a      	bics	r2, r1
 800b922:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b928:	2380      	movs	r3, #128	@ 0x80
 800b92a:	019b      	lsls	r3, r3, #6
 800b92c:	429a      	cmp	r2, r3
 800b92e:	d110      	bne.n	800b952 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	681a      	ldr	r2, [r3, #0]
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	491a      	ldr	r1, [pc, #104]	@ (800b9a4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800b93c:	400a      	ands	r2, r1
 800b93e:	601a      	str	r2, [r3, #0]
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	681a      	ldr	r2, [r3, #0]
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	2180      	movs	r1, #128	@ 0x80
 800b94c:	0189      	lsls	r1, r1, #6
 800b94e:	430a      	orrs	r2, r1
 800b950:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	225d      	movs	r2, #93	@ 0x5d
 800b956:	2101      	movs	r1, #1
 800b958:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	225c      	movs	r2, #92	@ 0x5c
 800b95e:	2100      	movs	r1, #0
 800b960:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b962:	2303      	movs	r3, #3
 800b964:	e017      	b.n	800b996 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b966:	697b      	ldr	r3, [r7, #20]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d101      	bne.n	800b970 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800b96c:	2300      	movs	r3, #0
 800b96e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	3b01      	subs	r3, #1
 800b974:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	689b      	ldr	r3, [r3, #8]
 800b97c:	68ba      	ldr	r2, [r7, #8]
 800b97e:	4013      	ands	r3, r2
 800b980:	68ba      	ldr	r2, [r7, #8]
 800b982:	1ad3      	subs	r3, r2, r3
 800b984:	425a      	negs	r2, r3
 800b986:	4153      	adcs	r3, r2
 800b988:	b2db      	uxtb	r3, r3
 800b98a:	001a      	movs	r2, r3
 800b98c:	1dfb      	adds	r3, r7, #7
 800b98e:	781b      	ldrb	r3, [r3, #0]
 800b990:	429a      	cmp	r2, r3
 800b992:	d197      	bne.n	800b8c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b994:	2300      	movs	r3, #0
}
 800b996:	0018      	movs	r0, r3
 800b998:	46bd      	mov	sp, r7
 800b99a:	b008      	add	sp, #32
 800b99c:	bd80      	pop	{r7, pc}
 800b99e:	46c0      	nop			@ (mov r8, r8)
 800b9a0:	20002a08 	.word	0x20002a08
 800b9a4:	ffffdfff 	.word	0xffffdfff

0800b9a8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b08a      	sub	sp, #40	@ 0x28
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	60f8      	str	r0, [r7, #12]
 800b9b0:	60b9      	str	r1, [r7, #8]
 800b9b2:	607a      	str	r2, [r7, #4]
 800b9b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b9b6:	2317      	movs	r3, #23
 800b9b8:	18fb      	adds	r3, r7, r3
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b9be:	f7fd f97b 	bl	8008cb8 <HAL_GetTick>
 800b9c2:	0002      	movs	r2, r0
 800b9c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9c6:	1a9b      	subs	r3, r3, r2
 800b9c8:	683a      	ldr	r2, [r7, #0]
 800b9ca:	18d3      	adds	r3, r2, r3
 800b9cc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800b9ce:	f7fd f973 	bl	8008cb8 <HAL_GetTick>
 800b9d2:	0003      	movs	r3, r0
 800b9d4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	330c      	adds	r3, #12
 800b9dc:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b9de:	4b41      	ldr	r3, [pc, #260]	@ (800bae4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800b9e0:	681a      	ldr	r2, [r3, #0]
 800b9e2:	0013      	movs	r3, r2
 800b9e4:	009b      	lsls	r3, r3, #2
 800b9e6:	189b      	adds	r3, r3, r2
 800b9e8:	00da      	lsls	r2, r3, #3
 800b9ea:	1ad3      	subs	r3, r2, r3
 800b9ec:	0d1b      	lsrs	r3, r3, #20
 800b9ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9f0:	4353      	muls	r3, r2
 800b9f2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b9f4:	e068      	b.n	800bac8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b9f6:	68ba      	ldr	r2, [r7, #8]
 800b9f8:	23c0      	movs	r3, #192	@ 0xc0
 800b9fa:	00db      	lsls	r3, r3, #3
 800b9fc:	429a      	cmp	r2, r3
 800b9fe:	d10a      	bne.n	800ba16 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d107      	bne.n	800ba16 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ba06:	69fb      	ldr	r3, [r7, #28]
 800ba08:	781b      	ldrb	r3, [r3, #0]
 800ba0a:	b2da      	uxtb	r2, r3
 800ba0c:	2117      	movs	r1, #23
 800ba0e:	187b      	adds	r3, r7, r1
 800ba10:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ba12:	187b      	adds	r3, r7, r1
 800ba14:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ba16:	683b      	ldr	r3, [r7, #0]
 800ba18:	3301      	adds	r3, #1
 800ba1a:	d055      	beq.n	800bac8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ba1c:	f7fd f94c 	bl	8008cb8 <HAL_GetTick>
 800ba20:	0002      	movs	r2, r0
 800ba22:	6a3b      	ldr	r3, [r7, #32]
 800ba24:	1ad3      	subs	r3, r2, r3
 800ba26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba28:	429a      	cmp	r2, r3
 800ba2a:	d902      	bls.n	800ba32 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800ba2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d142      	bne.n	800bab8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	685a      	ldr	r2, [r3, #4]
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	21e0      	movs	r1, #224	@ 0xe0
 800ba3e:	438a      	bics	r2, r1
 800ba40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	685a      	ldr	r2, [r3, #4]
 800ba46:	2382      	movs	r3, #130	@ 0x82
 800ba48:	005b      	lsls	r3, r3, #1
 800ba4a:	429a      	cmp	r2, r3
 800ba4c:	d113      	bne.n	800ba76 <SPI_WaitFifoStateUntilTimeout+0xce>
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	689a      	ldr	r2, [r3, #8]
 800ba52:	2380      	movs	r3, #128	@ 0x80
 800ba54:	021b      	lsls	r3, r3, #8
 800ba56:	429a      	cmp	r2, r3
 800ba58:	d005      	beq.n	800ba66 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	689a      	ldr	r2, [r3, #8]
 800ba5e:	2380      	movs	r3, #128	@ 0x80
 800ba60:	00db      	lsls	r3, r3, #3
 800ba62:	429a      	cmp	r2, r3
 800ba64:	d107      	bne.n	800ba76 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	681a      	ldr	r2, [r3, #0]
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	2140      	movs	r1, #64	@ 0x40
 800ba72:	438a      	bics	r2, r1
 800ba74:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ba7a:	2380      	movs	r3, #128	@ 0x80
 800ba7c:	019b      	lsls	r3, r3, #6
 800ba7e:	429a      	cmp	r2, r3
 800ba80:	d110      	bne.n	800baa4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	681a      	ldr	r2, [r3, #0]
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	4916      	ldr	r1, [pc, #88]	@ (800bae8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800ba8e:	400a      	ands	r2, r1
 800ba90:	601a      	str	r2, [r3, #0]
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	681a      	ldr	r2, [r3, #0]
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	2180      	movs	r1, #128	@ 0x80
 800ba9e:	0189      	lsls	r1, r1, #6
 800baa0:	430a      	orrs	r2, r1
 800baa2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	225d      	movs	r2, #93	@ 0x5d
 800baa8:	2101      	movs	r1, #1
 800baaa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	225c      	movs	r2, #92	@ 0x5c
 800bab0:	2100      	movs	r1, #0
 800bab2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800bab4:	2303      	movs	r3, #3
 800bab6:	e010      	b.n	800bada <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800bab8:	69bb      	ldr	r3, [r7, #24]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d101      	bne.n	800bac2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800babe:	2300      	movs	r3, #0
 800bac0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800bac2:	69bb      	ldr	r3, [r7, #24]
 800bac4:	3b01      	subs	r3, #1
 800bac6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	689b      	ldr	r3, [r3, #8]
 800bace:	68ba      	ldr	r2, [r7, #8]
 800bad0:	4013      	ands	r3, r2
 800bad2:	687a      	ldr	r2, [r7, #4]
 800bad4:	429a      	cmp	r2, r3
 800bad6:	d18e      	bne.n	800b9f6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800bad8:	2300      	movs	r3, #0
}
 800bada:	0018      	movs	r0, r3
 800badc:	46bd      	mov	sp, r7
 800bade:	b00a      	add	sp, #40	@ 0x28
 800bae0:	bd80      	pop	{r7, pc}
 800bae2:	46c0      	nop			@ (mov r8, r8)
 800bae4:	20002a08 	.word	0x20002a08
 800bae8:	ffffdfff 	.word	0xffffdfff

0800baec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b086      	sub	sp, #24
 800baf0:	af02      	add	r7, sp, #8
 800baf2:	60f8      	str	r0, [r7, #12]
 800baf4:	60b9      	str	r1, [r7, #8]
 800baf6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800baf8:	68ba      	ldr	r2, [r7, #8]
 800bafa:	23c0      	movs	r3, #192	@ 0xc0
 800bafc:	0159      	lsls	r1, r3, #5
 800bafe:	68f8      	ldr	r0, [r7, #12]
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	9300      	str	r3, [sp, #0]
 800bb04:	0013      	movs	r3, r2
 800bb06:	2200      	movs	r2, #0
 800bb08:	f7ff ff4e 	bl	800b9a8 <SPI_WaitFifoStateUntilTimeout>
 800bb0c:	1e03      	subs	r3, r0, #0
 800bb0e:	d007      	beq.n	800bb20 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb14:	2220      	movs	r2, #32
 800bb16:	431a      	orrs	r2, r3
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bb1c:	2303      	movs	r3, #3
 800bb1e:	e027      	b.n	800bb70 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bb20:	68ba      	ldr	r2, [r7, #8]
 800bb22:	68f8      	ldr	r0, [r7, #12]
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	9300      	str	r3, [sp, #0]
 800bb28:	0013      	movs	r3, r2
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	2180      	movs	r1, #128	@ 0x80
 800bb2e:	f7ff fead 	bl	800b88c <SPI_WaitFlagStateUntilTimeout>
 800bb32:	1e03      	subs	r3, r0, #0
 800bb34:	d007      	beq.n	800bb46 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb3a:	2220      	movs	r2, #32
 800bb3c:	431a      	orrs	r2, r3
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bb42:	2303      	movs	r3, #3
 800bb44:	e014      	b.n	800bb70 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bb46:	68ba      	ldr	r2, [r7, #8]
 800bb48:	23c0      	movs	r3, #192	@ 0xc0
 800bb4a:	00d9      	lsls	r1, r3, #3
 800bb4c:	68f8      	ldr	r0, [r7, #12]
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	9300      	str	r3, [sp, #0]
 800bb52:	0013      	movs	r3, r2
 800bb54:	2200      	movs	r2, #0
 800bb56:	f7ff ff27 	bl	800b9a8 <SPI_WaitFifoStateUntilTimeout>
 800bb5a:	1e03      	subs	r3, r0, #0
 800bb5c:	d007      	beq.n	800bb6e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb62:	2220      	movs	r2, #32
 800bb64:	431a      	orrs	r2, r3
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bb6a:	2303      	movs	r3, #3
 800bb6c:	e000      	b.n	800bb70 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800bb6e:	2300      	movs	r3, #0
}
 800bb70:	0018      	movs	r0, r3
 800bb72:	46bd      	mov	sp, r7
 800bb74:	b004      	add	sp, #16
 800bb76:	bd80      	pop	{r7, pc}

0800bb78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b082      	sub	sp, #8
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d101      	bne.n	800bb8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bb86:	2301      	movs	r3, #1
 800bb88:	e04a      	b.n	800bc20 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	223d      	movs	r2, #61	@ 0x3d
 800bb8e:	5c9b      	ldrb	r3, [r3, r2]
 800bb90:	b2db      	uxtb	r3, r3
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d107      	bne.n	800bba6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	223c      	movs	r2, #60	@ 0x3c
 800bb9a:	2100      	movs	r1, #0
 800bb9c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	0018      	movs	r0, r3
 800bba2:	f7fc f89b 	bl	8007cdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	223d      	movs	r2, #61	@ 0x3d
 800bbaa:	2102      	movs	r1, #2
 800bbac:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681a      	ldr	r2, [r3, #0]
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	3304      	adds	r3, #4
 800bbb6:	0019      	movs	r1, r3
 800bbb8:	0010      	movs	r0, r2
 800bbba:	f000 fb11 	bl	800c1e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	2248      	movs	r2, #72	@ 0x48
 800bbc2:	2101      	movs	r1, #1
 800bbc4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	223e      	movs	r2, #62	@ 0x3e
 800bbca:	2101      	movs	r1, #1
 800bbcc:	5499      	strb	r1, [r3, r2]
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	223f      	movs	r2, #63	@ 0x3f
 800bbd2:	2101      	movs	r1, #1
 800bbd4:	5499      	strb	r1, [r3, r2]
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2240      	movs	r2, #64	@ 0x40
 800bbda:	2101      	movs	r1, #1
 800bbdc:	5499      	strb	r1, [r3, r2]
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	2241      	movs	r2, #65	@ 0x41
 800bbe2:	2101      	movs	r1, #1
 800bbe4:	5499      	strb	r1, [r3, r2]
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	2242      	movs	r2, #66	@ 0x42
 800bbea:	2101      	movs	r1, #1
 800bbec:	5499      	strb	r1, [r3, r2]
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	2243      	movs	r2, #67	@ 0x43
 800bbf2:	2101      	movs	r1, #1
 800bbf4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	2244      	movs	r2, #68	@ 0x44
 800bbfa:	2101      	movs	r1, #1
 800bbfc:	5499      	strb	r1, [r3, r2]
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	2245      	movs	r2, #69	@ 0x45
 800bc02:	2101      	movs	r1, #1
 800bc04:	5499      	strb	r1, [r3, r2]
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	2246      	movs	r2, #70	@ 0x46
 800bc0a:	2101      	movs	r1, #1
 800bc0c:	5499      	strb	r1, [r3, r2]
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2247      	movs	r2, #71	@ 0x47
 800bc12:	2101      	movs	r1, #1
 800bc14:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	223d      	movs	r2, #61	@ 0x3d
 800bc1a:	2101      	movs	r1, #1
 800bc1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bc1e:	2300      	movs	r3, #0
}
 800bc20:	0018      	movs	r0, r3
 800bc22:	46bd      	mov	sp, r7
 800bc24:	b002      	add	sp, #8
 800bc26:	bd80      	pop	{r7, pc}

0800bc28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bc28:	b580      	push	{r7, lr}
 800bc2a:	b082      	sub	sp, #8
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d101      	bne.n	800bc3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bc36:	2301      	movs	r3, #1
 800bc38:	e04a      	b.n	800bcd0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	223d      	movs	r2, #61	@ 0x3d
 800bc3e:	5c9b      	ldrb	r3, [r3, r2]
 800bc40:	b2db      	uxtb	r3, r3
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d107      	bne.n	800bc56 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	223c      	movs	r2, #60	@ 0x3c
 800bc4a:	2100      	movs	r1, #0
 800bc4c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	0018      	movs	r0, r3
 800bc52:	f000 f841 	bl	800bcd8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	223d      	movs	r2, #61	@ 0x3d
 800bc5a:	2102      	movs	r1, #2
 800bc5c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681a      	ldr	r2, [r3, #0]
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	3304      	adds	r3, #4
 800bc66:	0019      	movs	r1, r3
 800bc68:	0010      	movs	r0, r2
 800bc6a:	f000 fab9 	bl	800c1e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	2248      	movs	r2, #72	@ 0x48
 800bc72:	2101      	movs	r1, #1
 800bc74:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	223e      	movs	r2, #62	@ 0x3e
 800bc7a:	2101      	movs	r1, #1
 800bc7c:	5499      	strb	r1, [r3, r2]
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	223f      	movs	r2, #63	@ 0x3f
 800bc82:	2101      	movs	r1, #1
 800bc84:	5499      	strb	r1, [r3, r2]
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	2240      	movs	r2, #64	@ 0x40
 800bc8a:	2101      	movs	r1, #1
 800bc8c:	5499      	strb	r1, [r3, r2]
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	2241      	movs	r2, #65	@ 0x41
 800bc92:	2101      	movs	r1, #1
 800bc94:	5499      	strb	r1, [r3, r2]
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2242      	movs	r2, #66	@ 0x42
 800bc9a:	2101      	movs	r1, #1
 800bc9c:	5499      	strb	r1, [r3, r2]
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2243      	movs	r2, #67	@ 0x43
 800bca2:	2101      	movs	r1, #1
 800bca4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	2244      	movs	r2, #68	@ 0x44
 800bcaa:	2101      	movs	r1, #1
 800bcac:	5499      	strb	r1, [r3, r2]
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	2245      	movs	r2, #69	@ 0x45
 800bcb2:	2101      	movs	r1, #1
 800bcb4:	5499      	strb	r1, [r3, r2]
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	2246      	movs	r2, #70	@ 0x46
 800bcba:	2101      	movs	r1, #1
 800bcbc:	5499      	strb	r1, [r3, r2]
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	2247      	movs	r2, #71	@ 0x47
 800bcc2:	2101      	movs	r1, #1
 800bcc4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	223d      	movs	r2, #61	@ 0x3d
 800bcca:	2101      	movs	r1, #1
 800bccc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bcce:	2300      	movs	r3, #0
}
 800bcd0:	0018      	movs	r0, r3
 800bcd2:	46bd      	mov	sp, r7
 800bcd4:	b002      	add	sp, #8
 800bcd6:	bd80      	pop	{r7, pc}

0800bcd8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800bcd8:	b580      	push	{r7, lr}
 800bcda:	b082      	sub	sp, #8
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800bce0:	46c0      	nop			@ (mov r8, r8)
 800bce2:	46bd      	mov	sp, r7
 800bce4:	b002      	add	sp, #8
 800bce6:	bd80      	pop	{r7, pc}

0800bce8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b084      	sub	sp, #16
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
 800bcf0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bcf2:	683b      	ldr	r3, [r7, #0]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d108      	bne.n	800bd0a <HAL_TIM_PWM_Start+0x22>
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	223e      	movs	r2, #62	@ 0x3e
 800bcfc:	5c9b      	ldrb	r3, [r3, r2]
 800bcfe:	b2db      	uxtb	r3, r3
 800bd00:	3b01      	subs	r3, #1
 800bd02:	1e5a      	subs	r2, r3, #1
 800bd04:	4193      	sbcs	r3, r2
 800bd06:	b2db      	uxtb	r3, r3
 800bd08:	e037      	b.n	800bd7a <HAL_TIM_PWM_Start+0x92>
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	2b04      	cmp	r3, #4
 800bd0e:	d108      	bne.n	800bd22 <HAL_TIM_PWM_Start+0x3a>
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	223f      	movs	r2, #63	@ 0x3f
 800bd14:	5c9b      	ldrb	r3, [r3, r2]
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	3b01      	subs	r3, #1
 800bd1a:	1e5a      	subs	r2, r3, #1
 800bd1c:	4193      	sbcs	r3, r2
 800bd1e:	b2db      	uxtb	r3, r3
 800bd20:	e02b      	b.n	800bd7a <HAL_TIM_PWM_Start+0x92>
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	2b08      	cmp	r3, #8
 800bd26:	d108      	bne.n	800bd3a <HAL_TIM_PWM_Start+0x52>
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	2240      	movs	r2, #64	@ 0x40
 800bd2c:	5c9b      	ldrb	r3, [r3, r2]
 800bd2e:	b2db      	uxtb	r3, r3
 800bd30:	3b01      	subs	r3, #1
 800bd32:	1e5a      	subs	r2, r3, #1
 800bd34:	4193      	sbcs	r3, r2
 800bd36:	b2db      	uxtb	r3, r3
 800bd38:	e01f      	b.n	800bd7a <HAL_TIM_PWM_Start+0x92>
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	2b0c      	cmp	r3, #12
 800bd3e:	d108      	bne.n	800bd52 <HAL_TIM_PWM_Start+0x6a>
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	2241      	movs	r2, #65	@ 0x41
 800bd44:	5c9b      	ldrb	r3, [r3, r2]
 800bd46:	b2db      	uxtb	r3, r3
 800bd48:	3b01      	subs	r3, #1
 800bd4a:	1e5a      	subs	r2, r3, #1
 800bd4c:	4193      	sbcs	r3, r2
 800bd4e:	b2db      	uxtb	r3, r3
 800bd50:	e013      	b.n	800bd7a <HAL_TIM_PWM_Start+0x92>
 800bd52:	683b      	ldr	r3, [r7, #0]
 800bd54:	2b10      	cmp	r3, #16
 800bd56:	d108      	bne.n	800bd6a <HAL_TIM_PWM_Start+0x82>
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	2242      	movs	r2, #66	@ 0x42
 800bd5c:	5c9b      	ldrb	r3, [r3, r2]
 800bd5e:	b2db      	uxtb	r3, r3
 800bd60:	3b01      	subs	r3, #1
 800bd62:	1e5a      	subs	r2, r3, #1
 800bd64:	4193      	sbcs	r3, r2
 800bd66:	b2db      	uxtb	r3, r3
 800bd68:	e007      	b.n	800bd7a <HAL_TIM_PWM_Start+0x92>
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	2243      	movs	r2, #67	@ 0x43
 800bd6e:	5c9b      	ldrb	r3, [r3, r2]
 800bd70:	b2db      	uxtb	r3, r3
 800bd72:	3b01      	subs	r3, #1
 800bd74:	1e5a      	subs	r2, r3, #1
 800bd76:	4193      	sbcs	r3, r2
 800bd78:	b2db      	uxtb	r3, r3
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d001      	beq.n	800bd82 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800bd7e:	2301      	movs	r3, #1
 800bd80:	e090      	b.n	800bea4 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d104      	bne.n	800bd92 <HAL_TIM_PWM_Start+0xaa>
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	223e      	movs	r2, #62	@ 0x3e
 800bd8c:	2102      	movs	r1, #2
 800bd8e:	5499      	strb	r1, [r3, r2]
 800bd90:	e023      	b.n	800bdda <HAL_TIM_PWM_Start+0xf2>
 800bd92:	683b      	ldr	r3, [r7, #0]
 800bd94:	2b04      	cmp	r3, #4
 800bd96:	d104      	bne.n	800bda2 <HAL_TIM_PWM_Start+0xba>
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	223f      	movs	r2, #63	@ 0x3f
 800bd9c:	2102      	movs	r1, #2
 800bd9e:	5499      	strb	r1, [r3, r2]
 800bda0:	e01b      	b.n	800bdda <HAL_TIM_PWM_Start+0xf2>
 800bda2:	683b      	ldr	r3, [r7, #0]
 800bda4:	2b08      	cmp	r3, #8
 800bda6:	d104      	bne.n	800bdb2 <HAL_TIM_PWM_Start+0xca>
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	2240      	movs	r2, #64	@ 0x40
 800bdac:	2102      	movs	r1, #2
 800bdae:	5499      	strb	r1, [r3, r2]
 800bdb0:	e013      	b.n	800bdda <HAL_TIM_PWM_Start+0xf2>
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	2b0c      	cmp	r3, #12
 800bdb6:	d104      	bne.n	800bdc2 <HAL_TIM_PWM_Start+0xda>
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2241      	movs	r2, #65	@ 0x41
 800bdbc:	2102      	movs	r1, #2
 800bdbe:	5499      	strb	r1, [r3, r2]
 800bdc0:	e00b      	b.n	800bdda <HAL_TIM_PWM_Start+0xf2>
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	2b10      	cmp	r3, #16
 800bdc6:	d104      	bne.n	800bdd2 <HAL_TIM_PWM_Start+0xea>
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2242      	movs	r2, #66	@ 0x42
 800bdcc:	2102      	movs	r1, #2
 800bdce:	5499      	strb	r1, [r3, r2]
 800bdd0:	e003      	b.n	800bdda <HAL_TIM_PWM_Start+0xf2>
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	2243      	movs	r2, #67	@ 0x43
 800bdd6:	2102      	movs	r1, #2
 800bdd8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	6839      	ldr	r1, [r7, #0]
 800bde0:	2201      	movs	r2, #1
 800bde2:	0018      	movs	r0, r3
 800bde4:	f000 fd58 	bl	800c898 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	4a2f      	ldr	r2, [pc, #188]	@ (800beac <HAL_TIM_PWM_Start+0x1c4>)
 800bdee:	4293      	cmp	r3, r2
 800bdf0:	d00e      	beq.n	800be10 <HAL_TIM_PWM_Start+0x128>
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	4a2e      	ldr	r2, [pc, #184]	@ (800beb0 <HAL_TIM_PWM_Start+0x1c8>)
 800bdf8:	4293      	cmp	r3, r2
 800bdfa:	d009      	beq.n	800be10 <HAL_TIM_PWM_Start+0x128>
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	4a2c      	ldr	r2, [pc, #176]	@ (800beb4 <HAL_TIM_PWM_Start+0x1cc>)
 800be02:	4293      	cmp	r3, r2
 800be04:	d004      	beq.n	800be10 <HAL_TIM_PWM_Start+0x128>
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	4a2b      	ldr	r2, [pc, #172]	@ (800beb8 <HAL_TIM_PWM_Start+0x1d0>)
 800be0c:	4293      	cmp	r3, r2
 800be0e:	d101      	bne.n	800be14 <HAL_TIM_PWM_Start+0x12c>
 800be10:	2301      	movs	r3, #1
 800be12:	e000      	b.n	800be16 <HAL_TIM_PWM_Start+0x12e>
 800be14:	2300      	movs	r3, #0
 800be16:	2b00      	cmp	r3, #0
 800be18:	d008      	beq.n	800be2c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	2180      	movs	r1, #128	@ 0x80
 800be26:	0209      	lsls	r1, r1, #8
 800be28:	430a      	orrs	r2, r1
 800be2a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	4a1e      	ldr	r2, [pc, #120]	@ (800beac <HAL_TIM_PWM_Start+0x1c4>)
 800be32:	4293      	cmp	r3, r2
 800be34:	d014      	beq.n	800be60 <HAL_TIM_PWM_Start+0x178>
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681a      	ldr	r2, [r3, #0]
 800be3a:	2380      	movs	r3, #128	@ 0x80
 800be3c:	05db      	lsls	r3, r3, #23
 800be3e:	429a      	cmp	r2, r3
 800be40:	d00e      	beq.n	800be60 <HAL_TIM_PWM_Start+0x178>
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	4a1d      	ldr	r2, [pc, #116]	@ (800bebc <HAL_TIM_PWM_Start+0x1d4>)
 800be48:	4293      	cmp	r3, r2
 800be4a:	d009      	beq.n	800be60 <HAL_TIM_PWM_Start+0x178>
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	4a1b      	ldr	r2, [pc, #108]	@ (800bec0 <HAL_TIM_PWM_Start+0x1d8>)
 800be52:	4293      	cmp	r3, r2
 800be54:	d004      	beq.n	800be60 <HAL_TIM_PWM_Start+0x178>
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	4a15      	ldr	r2, [pc, #84]	@ (800beb0 <HAL_TIM_PWM_Start+0x1c8>)
 800be5c:	4293      	cmp	r3, r2
 800be5e:	d116      	bne.n	800be8e <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	689b      	ldr	r3, [r3, #8]
 800be66:	4a17      	ldr	r2, [pc, #92]	@ (800bec4 <HAL_TIM_PWM_Start+0x1dc>)
 800be68:	4013      	ands	r3, r2
 800be6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	2b06      	cmp	r3, #6
 800be70:	d016      	beq.n	800bea0 <HAL_TIM_PWM_Start+0x1b8>
 800be72:	68fa      	ldr	r2, [r7, #12]
 800be74:	2380      	movs	r3, #128	@ 0x80
 800be76:	025b      	lsls	r3, r3, #9
 800be78:	429a      	cmp	r2, r3
 800be7a:	d011      	beq.n	800bea0 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	681a      	ldr	r2, [r3, #0]
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	2101      	movs	r1, #1
 800be88:	430a      	orrs	r2, r1
 800be8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be8c:	e008      	b.n	800bea0 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	681a      	ldr	r2, [r3, #0]
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	2101      	movs	r1, #1
 800be9a:	430a      	orrs	r2, r1
 800be9c:	601a      	str	r2, [r3, #0]
 800be9e:	e000      	b.n	800bea2 <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bea0:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800bea2:	2300      	movs	r3, #0
}
 800bea4:	0018      	movs	r0, r3
 800bea6:	46bd      	mov	sp, r7
 800bea8:	b004      	add	sp, #16
 800beaa:	bd80      	pop	{r7, pc}
 800beac:	40012c00 	.word	0x40012c00
 800beb0:	40014000 	.word	0x40014000
 800beb4:	40014400 	.word	0x40014400
 800beb8:	40014800 	.word	0x40014800
 800bebc:	40000400 	.word	0x40000400
 800bec0:	40000800 	.word	0x40000800
 800bec4:	00010007 	.word	0x00010007

0800bec8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b082      	sub	sp, #8
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
 800bed0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	6839      	ldr	r1, [r7, #0]
 800bed8:	2200      	movs	r2, #0
 800beda:	0018      	movs	r0, r3
 800bedc:	f000 fcdc 	bl	800c898 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	4a37      	ldr	r2, [pc, #220]	@ (800bfc4 <HAL_TIM_PWM_Stop+0xfc>)
 800bee6:	4293      	cmp	r3, r2
 800bee8:	d00e      	beq.n	800bf08 <HAL_TIM_PWM_Stop+0x40>
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	4a36      	ldr	r2, [pc, #216]	@ (800bfc8 <HAL_TIM_PWM_Stop+0x100>)
 800bef0:	4293      	cmp	r3, r2
 800bef2:	d009      	beq.n	800bf08 <HAL_TIM_PWM_Stop+0x40>
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	4a34      	ldr	r2, [pc, #208]	@ (800bfcc <HAL_TIM_PWM_Stop+0x104>)
 800befa:	4293      	cmp	r3, r2
 800befc:	d004      	beq.n	800bf08 <HAL_TIM_PWM_Stop+0x40>
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	4a33      	ldr	r2, [pc, #204]	@ (800bfd0 <HAL_TIM_PWM_Stop+0x108>)
 800bf04:	4293      	cmp	r3, r2
 800bf06:	d101      	bne.n	800bf0c <HAL_TIM_PWM_Stop+0x44>
 800bf08:	2301      	movs	r3, #1
 800bf0a:	e000      	b.n	800bf0e <HAL_TIM_PWM_Stop+0x46>
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d013      	beq.n	800bf3a <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	6a1b      	ldr	r3, [r3, #32]
 800bf18:	4a2e      	ldr	r2, [pc, #184]	@ (800bfd4 <HAL_TIM_PWM_Stop+0x10c>)
 800bf1a:	4013      	ands	r3, r2
 800bf1c:	d10d      	bne.n	800bf3a <HAL_TIM_PWM_Stop+0x72>
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	6a1b      	ldr	r3, [r3, #32]
 800bf24:	4a2c      	ldr	r2, [pc, #176]	@ (800bfd8 <HAL_TIM_PWM_Stop+0x110>)
 800bf26:	4013      	ands	r3, r2
 800bf28:	d107      	bne.n	800bf3a <HAL_TIM_PWM_Stop+0x72>
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	4929      	ldr	r1, [pc, #164]	@ (800bfdc <HAL_TIM_PWM_Stop+0x114>)
 800bf36:	400a      	ands	r2, r1
 800bf38:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	6a1b      	ldr	r3, [r3, #32]
 800bf40:	4a24      	ldr	r2, [pc, #144]	@ (800bfd4 <HAL_TIM_PWM_Stop+0x10c>)
 800bf42:	4013      	ands	r3, r2
 800bf44:	d10d      	bne.n	800bf62 <HAL_TIM_PWM_Stop+0x9a>
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	6a1b      	ldr	r3, [r3, #32]
 800bf4c:	4a22      	ldr	r2, [pc, #136]	@ (800bfd8 <HAL_TIM_PWM_Stop+0x110>)
 800bf4e:	4013      	ands	r3, r2
 800bf50:	d107      	bne.n	800bf62 <HAL_TIM_PWM_Stop+0x9a>
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	681a      	ldr	r2, [r3, #0]
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	2101      	movs	r1, #1
 800bf5e:	438a      	bics	r2, r1
 800bf60:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bf62:	683b      	ldr	r3, [r7, #0]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d104      	bne.n	800bf72 <HAL_TIM_PWM_Stop+0xaa>
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	223e      	movs	r2, #62	@ 0x3e
 800bf6c:	2101      	movs	r1, #1
 800bf6e:	5499      	strb	r1, [r3, r2]
 800bf70:	e023      	b.n	800bfba <HAL_TIM_PWM_Stop+0xf2>
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	2b04      	cmp	r3, #4
 800bf76:	d104      	bne.n	800bf82 <HAL_TIM_PWM_Stop+0xba>
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	223f      	movs	r2, #63	@ 0x3f
 800bf7c:	2101      	movs	r1, #1
 800bf7e:	5499      	strb	r1, [r3, r2]
 800bf80:	e01b      	b.n	800bfba <HAL_TIM_PWM_Stop+0xf2>
 800bf82:	683b      	ldr	r3, [r7, #0]
 800bf84:	2b08      	cmp	r3, #8
 800bf86:	d104      	bne.n	800bf92 <HAL_TIM_PWM_Stop+0xca>
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	2240      	movs	r2, #64	@ 0x40
 800bf8c:	2101      	movs	r1, #1
 800bf8e:	5499      	strb	r1, [r3, r2]
 800bf90:	e013      	b.n	800bfba <HAL_TIM_PWM_Stop+0xf2>
 800bf92:	683b      	ldr	r3, [r7, #0]
 800bf94:	2b0c      	cmp	r3, #12
 800bf96:	d104      	bne.n	800bfa2 <HAL_TIM_PWM_Stop+0xda>
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	2241      	movs	r2, #65	@ 0x41
 800bf9c:	2101      	movs	r1, #1
 800bf9e:	5499      	strb	r1, [r3, r2]
 800bfa0:	e00b      	b.n	800bfba <HAL_TIM_PWM_Stop+0xf2>
 800bfa2:	683b      	ldr	r3, [r7, #0]
 800bfa4:	2b10      	cmp	r3, #16
 800bfa6:	d104      	bne.n	800bfb2 <HAL_TIM_PWM_Stop+0xea>
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	2242      	movs	r2, #66	@ 0x42
 800bfac:	2101      	movs	r1, #1
 800bfae:	5499      	strb	r1, [r3, r2]
 800bfb0:	e003      	b.n	800bfba <HAL_TIM_PWM_Stop+0xf2>
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	2243      	movs	r2, #67	@ 0x43
 800bfb6:	2101      	movs	r1, #1
 800bfb8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800bfba:	2300      	movs	r3, #0
}
 800bfbc:	0018      	movs	r0, r3
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	b002      	add	sp, #8
 800bfc2:	bd80      	pop	{r7, pc}
 800bfc4:	40012c00 	.word	0x40012c00
 800bfc8:	40014000 	.word	0x40014000
 800bfcc:	40014400 	.word	0x40014400
 800bfd0:	40014800 	.word	0x40014800
 800bfd4:	00001111 	.word	0x00001111
 800bfd8:	00000444 	.word	0x00000444
 800bfdc:	ffff7fff 	.word	0xffff7fff

0800bfe0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b086      	sub	sp, #24
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	60f8      	str	r0, [r7, #12]
 800bfe8:	60b9      	str	r1, [r7, #8]
 800bfea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bfec:	2317      	movs	r3, #23
 800bfee:	18fb      	adds	r3, r7, r3
 800bff0:	2200      	movs	r2, #0
 800bff2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	223c      	movs	r2, #60	@ 0x3c
 800bff8:	5c9b      	ldrb	r3, [r3, r2]
 800bffa:	2b01      	cmp	r3, #1
 800bffc:	d101      	bne.n	800c002 <HAL_TIM_PWM_ConfigChannel+0x22>
 800bffe:	2302      	movs	r3, #2
 800c000:	e0e5      	b.n	800c1ce <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	223c      	movs	r2, #60	@ 0x3c
 800c006:	2101      	movs	r1, #1
 800c008:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	2b14      	cmp	r3, #20
 800c00e:	d900      	bls.n	800c012 <HAL_TIM_PWM_ConfigChannel+0x32>
 800c010:	e0d1      	b.n	800c1b6 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	009a      	lsls	r2, r3, #2
 800c016:	4b70      	ldr	r3, [pc, #448]	@ (800c1d8 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800c018:	18d3      	adds	r3, r2, r3
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	68ba      	ldr	r2, [r7, #8]
 800c024:	0011      	movs	r1, r2
 800c026:	0018      	movs	r0, r3
 800c028:	f000 f972 	bl	800c310 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	699a      	ldr	r2, [r3, #24]
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	2108      	movs	r1, #8
 800c038:	430a      	orrs	r2, r1
 800c03a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	699a      	ldr	r2, [r3, #24]
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	2104      	movs	r1, #4
 800c048:	438a      	bics	r2, r1
 800c04a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	6999      	ldr	r1, [r3, #24]
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	691a      	ldr	r2, [r3, #16]
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	430a      	orrs	r2, r1
 800c05c:	619a      	str	r2, [r3, #24]
      break;
 800c05e:	e0af      	b.n	800c1c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	68ba      	ldr	r2, [r7, #8]
 800c066:	0011      	movs	r1, r2
 800c068:	0018      	movs	r0, r3
 800c06a:	f000 f9db 	bl	800c424 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	699a      	ldr	r2, [r3, #24]
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	2180      	movs	r1, #128	@ 0x80
 800c07a:	0109      	lsls	r1, r1, #4
 800c07c:	430a      	orrs	r2, r1
 800c07e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	699a      	ldr	r2, [r3, #24]
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	4954      	ldr	r1, [pc, #336]	@ (800c1dc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800c08c:	400a      	ands	r2, r1
 800c08e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	6999      	ldr	r1, [r3, #24]
 800c096:	68bb      	ldr	r3, [r7, #8]
 800c098:	691b      	ldr	r3, [r3, #16]
 800c09a:	021a      	lsls	r2, r3, #8
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	430a      	orrs	r2, r1
 800c0a2:	619a      	str	r2, [r3, #24]
      break;
 800c0a4:	e08c      	b.n	800c1c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	68ba      	ldr	r2, [r7, #8]
 800c0ac:	0011      	movs	r1, r2
 800c0ae:	0018      	movs	r0, r3
 800c0b0:	f000 fa3c 	bl	800c52c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	69da      	ldr	r2, [r3, #28]
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	2108      	movs	r1, #8
 800c0c0:	430a      	orrs	r2, r1
 800c0c2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	69da      	ldr	r2, [r3, #28]
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	2104      	movs	r1, #4
 800c0d0:	438a      	bics	r2, r1
 800c0d2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	69d9      	ldr	r1, [r3, #28]
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	691a      	ldr	r2, [r3, #16]
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	430a      	orrs	r2, r1
 800c0e4:	61da      	str	r2, [r3, #28]
      break;
 800c0e6:	e06b      	b.n	800c1c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	68ba      	ldr	r2, [r7, #8]
 800c0ee:	0011      	movs	r1, r2
 800c0f0:	0018      	movs	r0, r3
 800c0f2:	f000 faa3 	bl	800c63c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	69da      	ldr	r2, [r3, #28]
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	2180      	movs	r1, #128	@ 0x80
 800c102:	0109      	lsls	r1, r1, #4
 800c104:	430a      	orrs	r2, r1
 800c106:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	69da      	ldr	r2, [r3, #28]
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	4932      	ldr	r1, [pc, #200]	@ (800c1dc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800c114:	400a      	ands	r2, r1
 800c116:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	69d9      	ldr	r1, [r3, #28]
 800c11e:	68bb      	ldr	r3, [r7, #8]
 800c120:	691b      	ldr	r3, [r3, #16]
 800c122:	021a      	lsls	r2, r3, #8
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	430a      	orrs	r2, r1
 800c12a:	61da      	str	r2, [r3, #28]
      break;
 800c12c:	e048      	b.n	800c1c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	68ba      	ldr	r2, [r7, #8]
 800c134:	0011      	movs	r1, r2
 800c136:	0018      	movs	r0, r3
 800c138:	f000 faea 	bl	800c710 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	2108      	movs	r1, #8
 800c148:	430a      	orrs	r2, r1
 800c14a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	2104      	movs	r1, #4
 800c158:	438a      	bics	r2, r1
 800c15a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c162:	68bb      	ldr	r3, [r7, #8]
 800c164:	691a      	ldr	r2, [r3, #16]
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	430a      	orrs	r2, r1
 800c16c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c16e:	e027      	b.n	800c1c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	68ba      	ldr	r2, [r7, #8]
 800c176:	0011      	movs	r1, r2
 800c178:	0018      	movs	r0, r3
 800c17a:	f000 fb29 	bl	800c7d0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	2180      	movs	r1, #128	@ 0x80
 800c18a:	0109      	lsls	r1, r1, #4
 800c18c:	430a      	orrs	r2, r1
 800c18e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	4910      	ldr	r1, [pc, #64]	@ (800c1dc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800c19c:	400a      	ands	r2, r1
 800c19e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c1a6:	68bb      	ldr	r3, [r7, #8]
 800c1a8:	691b      	ldr	r3, [r3, #16]
 800c1aa:	021a      	lsls	r2, r3, #8
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	430a      	orrs	r2, r1
 800c1b2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c1b4:	e004      	b.n	800c1c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800c1b6:	2317      	movs	r3, #23
 800c1b8:	18fb      	adds	r3, r7, r3
 800c1ba:	2201      	movs	r2, #1
 800c1bc:	701a      	strb	r2, [r3, #0]
      break;
 800c1be:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	223c      	movs	r2, #60	@ 0x3c
 800c1c4:	2100      	movs	r1, #0
 800c1c6:	5499      	strb	r1, [r3, r2]

  return status;
 800c1c8:	2317      	movs	r3, #23
 800c1ca:	18fb      	adds	r3, r7, r3
 800c1cc:	781b      	ldrb	r3, [r3, #0]
}
 800c1ce:	0018      	movs	r0, r3
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	b006      	add	sp, #24
 800c1d4:	bd80      	pop	{r7, pc}
 800c1d6:	46c0      	nop			@ (mov r8, r8)
 800c1d8:	08011e24 	.word	0x08011e24
 800c1dc:	fffffbff 	.word	0xfffffbff

0800c1e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b084      	sub	sp, #16
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	6078      	str	r0, [r7, #4]
 800c1e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	4a3f      	ldr	r2, [pc, #252]	@ (800c2f0 <TIM_Base_SetConfig+0x110>)
 800c1f4:	4293      	cmp	r3, r2
 800c1f6:	d00c      	beq.n	800c212 <TIM_Base_SetConfig+0x32>
 800c1f8:	687a      	ldr	r2, [r7, #4]
 800c1fa:	2380      	movs	r3, #128	@ 0x80
 800c1fc:	05db      	lsls	r3, r3, #23
 800c1fe:	429a      	cmp	r2, r3
 800c200:	d007      	beq.n	800c212 <TIM_Base_SetConfig+0x32>
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	4a3b      	ldr	r2, [pc, #236]	@ (800c2f4 <TIM_Base_SetConfig+0x114>)
 800c206:	4293      	cmp	r3, r2
 800c208:	d003      	beq.n	800c212 <TIM_Base_SetConfig+0x32>
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	4a3a      	ldr	r2, [pc, #232]	@ (800c2f8 <TIM_Base_SetConfig+0x118>)
 800c20e:	4293      	cmp	r3, r2
 800c210:	d108      	bne.n	800c224 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	2270      	movs	r2, #112	@ 0x70
 800c216:	4393      	bics	r3, r2
 800c218:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c21a:	683b      	ldr	r3, [r7, #0]
 800c21c:	685b      	ldr	r3, [r3, #4]
 800c21e:	68fa      	ldr	r2, [r7, #12]
 800c220:	4313      	orrs	r3, r2
 800c222:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	4a32      	ldr	r2, [pc, #200]	@ (800c2f0 <TIM_Base_SetConfig+0x110>)
 800c228:	4293      	cmp	r3, r2
 800c22a:	d01c      	beq.n	800c266 <TIM_Base_SetConfig+0x86>
 800c22c:	687a      	ldr	r2, [r7, #4]
 800c22e:	2380      	movs	r3, #128	@ 0x80
 800c230:	05db      	lsls	r3, r3, #23
 800c232:	429a      	cmp	r2, r3
 800c234:	d017      	beq.n	800c266 <TIM_Base_SetConfig+0x86>
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	4a2e      	ldr	r2, [pc, #184]	@ (800c2f4 <TIM_Base_SetConfig+0x114>)
 800c23a:	4293      	cmp	r3, r2
 800c23c:	d013      	beq.n	800c266 <TIM_Base_SetConfig+0x86>
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	4a2d      	ldr	r2, [pc, #180]	@ (800c2f8 <TIM_Base_SetConfig+0x118>)
 800c242:	4293      	cmp	r3, r2
 800c244:	d00f      	beq.n	800c266 <TIM_Base_SetConfig+0x86>
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	4a2c      	ldr	r2, [pc, #176]	@ (800c2fc <TIM_Base_SetConfig+0x11c>)
 800c24a:	4293      	cmp	r3, r2
 800c24c:	d00b      	beq.n	800c266 <TIM_Base_SetConfig+0x86>
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	4a2b      	ldr	r2, [pc, #172]	@ (800c300 <TIM_Base_SetConfig+0x120>)
 800c252:	4293      	cmp	r3, r2
 800c254:	d007      	beq.n	800c266 <TIM_Base_SetConfig+0x86>
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	4a2a      	ldr	r2, [pc, #168]	@ (800c304 <TIM_Base_SetConfig+0x124>)
 800c25a:	4293      	cmp	r3, r2
 800c25c:	d003      	beq.n	800c266 <TIM_Base_SetConfig+0x86>
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	4a29      	ldr	r2, [pc, #164]	@ (800c308 <TIM_Base_SetConfig+0x128>)
 800c262:	4293      	cmp	r3, r2
 800c264:	d108      	bne.n	800c278 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	4a28      	ldr	r2, [pc, #160]	@ (800c30c <TIM_Base_SetConfig+0x12c>)
 800c26a:	4013      	ands	r3, r2
 800c26c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c26e:	683b      	ldr	r3, [r7, #0]
 800c270:	68db      	ldr	r3, [r3, #12]
 800c272:	68fa      	ldr	r2, [r7, #12]
 800c274:	4313      	orrs	r3, r2
 800c276:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	2280      	movs	r2, #128	@ 0x80
 800c27c:	4393      	bics	r3, r2
 800c27e:	001a      	movs	r2, r3
 800c280:	683b      	ldr	r3, [r7, #0]
 800c282:	695b      	ldr	r3, [r3, #20]
 800c284:	4313      	orrs	r3, r2
 800c286:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	68fa      	ldr	r2, [r7, #12]
 800c28c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	689a      	ldr	r2, [r3, #8]
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c296:	683b      	ldr	r3, [r7, #0]
 800c298:	681a      	ldr	r2, [r3, #0]
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	4a13      	ldr	r2, [pc, #76]	@ (800c2f0 <TIM_Base_SetConfig+0x110>)
 800c2a2:	4293      	cmp	r3, r2
 800c2a4:	d00b      	beq.n	800c2be <TIM_Base_SetConfig+0xde>
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	4a15      	ldr	r2, [pc, #84]	@ (800c300 <TIM_Base_SetConfig+0x120>)
 800c2aa:	4293      	cmp	r3, r2
 800c2ac:	d007      	beq.n	800c2be <TIM_Base_SetConfig+0xde>
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	4a14      	ldr	r2, [pc, #80]	@ (800c304 <TIM_Base_SetConfig+0x124>)
 800c2b2:	4293      	cmp	r3, r2
 800c2b4:	d003      	beq.n	800c2be <TIM_Base_SetConfig+0xde>
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	4a13      	ldr	r2, [pc, #76]	@ (800c308 <TIM_Base_SetConfig+0x128>)
 800c2ba:	4293      	cmp	r3, r2
 800c2bc:	d103      	bne.n	800c2c6 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c2be:	683b      	ldr	r3, [r7, #0]
 800c2c0:	691a      	ldr	r2, [r3, #16]
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2201      	movs	r2, #1
 800c2ca:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	691b      	ldr	r3, [r3, #16]
 800c2d0:	2201      	movs	r2, #1
 800c2d2:	4013      	ands	r3, r2
 800c2d4:	2b01      	cmp	r3, #1
 800c2d6:	d106      	bne.n	800c2e6 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	691b      	ldr	r3, [r3, #16]
 800c2dc:	2201      	movs	r2, #1
 800c2de:	4393      	bics	r3, r2
 800c2e0:	001a      	movs	r2, r3
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	611a      	str	r2, [r3, #16]
  }
}
 800c2e6:	46c0      	nop			@ (mov r8, r8)
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	b004      	add	sp, #16
 800c2ec:	bd80      	pop	{r7, pc}
 800c2ee:	46c0      	nop			@ (mov r8, r8)
 800c2f0:	40012c00 	.word	0x40012c00
 800c2f4:	40000400 	.word	0x40000400
 800c2f8:	40000800 	.word	0x40000800
 800c2fc:	40002000 	.word	0x40002000
 800c300:	40014000 	.word	0x40014000
 800c304:	40014400 	.word	0x40014400
 800c308:	40014800 	.word	0x40014800
 800c30c:	fffffcff 	.word	0xfffffcff

0800c310 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b086      	sub	sp, #24
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
 800c318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	6a1b      	ldr	r3, [r3, #32]
 800c31e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	6a1b      	ldr	r3, [r3, #32]
 800c324:	2201      	movs	r2, #1
 800c326:	4393      	bics	r3, r2
 800c328:	001a      	movs	r2, r3
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	685b      	ldr	r3, [r3, #4]
 800c332:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	699b      	ldr	r3, [r3, #24]
 800c338:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	4a32      	ldr	r2, [pc, #200]	@ (800c408 <TIM_OC1_SetConfig+0xf8>)
 800c33e:	4013      	ands	r3, r2
 800c340:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	2203      	movs	r2, #3
 800c346:	4393      	bics	r3, r2
 800c348:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	68fa      	ldr	r2, [r7, #12]
 800c350:	4313      	orrs	r3, r2
 800c352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c354:	697b      	ldr	r3, [r7, #20]
 800c356:	2202      	movs	r2, #2
 800c358:	4393      	bics	r3, r2
 800c35a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c35c:	683b      	ldr	r3, [r7, #0]
 800c35e:	689b      	ldr	r3, [r3, #8]
 800c360:	697a      	ldr	r2, [r7, #20]
 800c362:	4313      	orrs	r3, r2
 800c364:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	4a28      	ldr	r2, [pc, #160]	@ (800c40c <TIM_OC1_SetConfig+0xfc>)
 800c36a:	4293      	cmp	r3, r2
 800c36c:	d00b      	beq.n	800c386 <TIM_OC1_SetConfig+0x76>
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	4a27      	ldr	r2, [pc, #156]	@ (800c410 <TIM_OC1_SetConfig+0x100>)
 800c372:	4293      	cmp	r3, r2
 800c374:	d007      	beq.n	800c386 <TIM_OC1_SetConfig+0x76>
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	4a26      	ldr	r2, [pc, #152]	@ (800c414 <TIM_OC1_SetConfig+0x104>)
 800c37a:	4293      	cmp	r3, r2
 800c37c:	d003      	beq.n	800c386 <TIM_OC1_SetConfig+0x76>
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	4a25      	ldr	r2, [pc, #148]	@ (800c418 <TIM_OC1_SetConfig+0x108>)
 800c382:	4293      	cmp	r3, r2
 800c384:	d10c      	bne.n	800c3a0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c386:	697b      	ldr	r3, [r7, #20]
 800c388:	2208      	movs	r2, #8
 800c38a:	4393      	bics	r3, r2
 800c38c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	68db      	ldr	r3, [r3, #12]
 800c392:	697a      	ldr	r2, [r7, #20]
 800c394:	4313      	orrs	r3, r2
 800c396:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c398:	697b      	ldr	r3, [r7, #20]
 800c39a:	2204      	movs	r2, #4
 800c39c:	4393      	bics	r3, r2
 800c39e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	4a1a      	ldr	r2, [pc, #104]	@ (800c40c <TIM_OC1_SetConfig+0xfc>)
 800c3a4:	4293      	cmp	r3, r2
 800c3a6:	d00b      	beq.n	800c3c0 <TIM_OC1_SetConfig+0xb0>
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	4a19      	ldr	r2, [pc, #100]	@ (800c410 <TIM_OC1_SetConfig+0x100>)
 800c3ac:	4293      	cmp	r3, r2
 800c3ae:	d007      	beq.n	800c3c0 <TIM_OC1_SetConfig+0xb0>
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	4a18      	ldr	r2, [pc, #96]	@ (800c414 <TIM_OC1_SetConfig+0x104>)
 800c3b4:	4293      	cmp	r3, r2
 800c3b6:	d003      	beq.n	800c3c0 <TIM_OC1_SetConfig+0xb0>
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	4a17      	ldr	r2, [pc, #92]	@ (800c418 <TIM_OC1_SetConfig+0x108>)
 800c3bc:	4293      	cmp	r3, r2
 800c3be:	d111      	bne.n	800c3e4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c3c0:	693b      	ldr	r3, [r7, #16]
 800c3c2:	4a16      	ldr	r2, [pc, #88]	@ (800c41c <TIM_OC1_SetConfig+0x10c>)
 800c3c4:	4013      	ands	r3, r2
 800c3c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c3c8:	693b      	ldr	r3, [r7, #16]
 800c3ca:	4a15      	ldr	r2, [pc, #84]	@ (800c420 <TIM_OC1_SetConfig+0x110>)
 800c3cc:	4013      	ands	r3, r2
 800c3ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c3d0:	683b      	ldr	r3, [r7, #0]
 800c3d2:	695b      	ldr	r3, [r3, #20]
 800c3d4:	693a      	ldr	r2, [r7, #16]
 800c3d6:	4313      	orrs	r3, r2
 800c3d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c3da:	683b      	ldr	r3, [r7, #0]
 800c3dc:	699b      	ldr	r3, [r3, #24]
 800c3de:	693a      	ldr	r2, [r7, #16]
 800c3e0:	4313      	orrs	r3, r2
 800c3e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	693a      	ldr	r2, [r7, #16]
 800c3e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	68fa      	ldr	r2, [r7, #12]
 800c3ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c3f0:	683b      	ldr	r3, [r7, #0]
 800c3f2:	685a      	ldr	r2, [r3, #4]
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	697a      	ldr	r2, [r7, #20]
 800c3fc:	621a      	str	r2, [r3, #32]
}
 800c3fe:	46c0      	nop			@ (mov r8, r8)
 800c400:	46bd      	mov	sp, r7
 800c402:	b006      	add	sp, #24
 800c404:	bd80      	pop	{r7, pc}
 800c406:	46c0      	nop			@ (mov r8, r8)
 800c408:	fffeff8f 	.word	0xfffeff8f
 800c40c:	40012c00 	.word	0x40012c00
 800c410:	40014000 	.word	0x40014000
 800c414:	40014400 	.word	0x40014400
 800c418:	40014800 	.word	0x40014800
 800c41c:	fffffeff 	.word	0xfffffeff
 800c420:	fffffdff 	.word	0xfffffdff

0800c424 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b086      	sub	sp, #24
 800c428:	af00      	add	r7, sp, #0
 800c42a:	6078      	str	r0, [r7, #4]
 800c42c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	6a1b      	ldr	r3, [r3, #32]
 800c432:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	6a1b      	ldr	r3, [r3, #32]
 800c438:	2210      	movs	r2, #16
 800c43a:	4393      	bics	r3, r2
 800c43c:	001a      	movs	r2, r3
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	685b      	ldr	r3, [r3, #4]
 800c446:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	699b      	ldr	r3, [r3, #24]
 800c44c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	4a2e      	ldr	r2, [pc, #184]	@ (800c50c <TIM_OC2_SetConfig+0xe8>)
 800c452:	4013      	ands	r3, r2
 800c454:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	4a2d      	ldr	r2, [pc, #180]	@ (800c510 <TIM_OC2_SetConfig+0xec>)
 800c45a:	4013      	ands	r3, r2
 800c45c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c45e:	683b      	ldr	r3, [r7, #0]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	021b      	lsls	r3, r3, #8
 800c464:	68fa      	ldr	r2, [r7, #12]
 800c466:	4313      	orrs	r3, r2
 800c468:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c46a:	697b      	ldr	r3, [r7, #20]
 800c46c:	2220      	movs	r2, #32
 800c46e:	4393      	bics	r3, r2
 800c470:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c472:	683b      	ldr	r3, [r7, #0]
 800c474:	689b      	ldr	r3, [r3, #8]
 800c476:	011b      	lsls	r3, r3, #4
 800c478:	697a      	ldr	r2, [r7, #20]
 800c47a:	4313      	orrs	r3, r2
 800c47c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	4a24      	ldr	r2, [pc, #144]	@ (800c514 <TIM_OC2_SetConfig+0xf0>)
 800c482:	4293      	cmp	r3, r2
 800c484:	d10d      	bne.n	800c4a2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c486:	697b      	ldr	r3, [r7, #20]
 800c488:	2280      	movs	r2, #128	@ 0x80
 800c48a:	4393      	bics	r3, r2
 800c48c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	68db      	ldr	r3, [r3, #12]
 800c492:	011b      	lsls	r3, r3, #4
 800c494:	697a      	ldr	r2, [r7, #20]
 800c496:	4313      	orrs	r3, r2
 800c498:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c49a:	697b      	ldr	r3, [r7, #20]
 800c49c:	2240      	movs	r2, #64	@ 0x40
 800c49e:	4393      	bics	r3, r2
 800c4a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	4a1b      	ldr	r2, [pc, #108]	@ (800c514 <TIM_OC2_SetConfig+0xf0>)
 800c4a6:	4293      	cmp	r3, r2
 800c4a8:	d00b      	beq.n	800c4c2 <TIM_OC2_SetConfig+0x9e>
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	4a1a      	ldr	r2, [pc, #104]	@ (800c518 <TIM_OC2_SetConfig+0xf4>)
 800c4ae:	4293      	cmp	r3, r2
 800c4b0:	d007      	beq.n	800c4c2 <TIM_OC2_SetConfig+0x9e>
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	4a19      	ldr	r2, [pc, #100]	@ (800c51c <TIM_OC2_SetConfig+0xf8>)
 800c4b6:	4293      	cmp	r3, r2
 800c4b8:	d003      	beq.n	800c4c2 <TIM_OC2_SetConfig+0x9e>
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	4a18      	ldr	r2, [pc, #96]	@ (800c520 <TIM_OC2_SetConfig+0xfc>)
 800c4be:	4293      	cmp	r3, r2
 800c4c0:	d113      	bne.n	800c4ea <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c4c2:	693b      	ldr	r3, [r7, #16]
 800c4c4:	4a17      	ldr	r2, [pc, #92]	@ (800c524 <TIM_OC2_SetConfig+0x100>)
 800c4c6:	4013      	ands	r3, r2
 800c4c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c4ca:	693b      	ldr	r3, [r7, #16]
 800c4cc:	4a16      	ldr	r2, [pc, #88]	@ (800c528 <TIM_OC2_SetConfig+0x104>)
 800c4ce:	4013      	ands	r3, r2
 800c4d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c4d2:	683b      	ldr	r3, [r7, #0]
 800c4d4:	695b      	ldr	r3, [r3, #20]
 800c4d6:	009b      	lsls	r3, r3, #2
 800c4d8:	693a      	ldr	r2, [r7, #16]
 800c4da:	4313      	orrs	r3, r2
 800c4dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	699b      	ldr	r3, [r3, #24]
 800c4e2:	009b      	lsls	r3, r3, #2
 800c4e4:	693a      	ldr	r2, [r7, #16]
 800c4e6:	4313      	orrs	r3, r2
 800c4e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	693a      	ldr	r2, [r7, #16]
 800c4ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	68fa      	ldr	r2, [r7, #12]
 800c4f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c4f6:	683b      	ldr	r3, [r7, #0]
 800c4f8:	685a      	ldr	r2, [r3, #4]
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	697a      	ldr	r2, [r7, #20]
 800c502:	621a      	str	r2, [r3, #32]
}
 800c504:	46c0      	nop			@ (mov r8, r8)
 800c506:	46bd      	mov	sp, r7
 800c508:	b006      	add	sp, #24
 800c50a:	bd80      	pop	{r7, pc}
 800c50c:	feff8fff 	.word	0xfeff8fff
 800c510:	fffffcff 	.word	0xfffffcff
 800c514:	40012c00 	.word	0x40012c00
 800c518:	40014000 	.word	0x40014000
 800c51c:	40014400 	.word	0x40014400
 800c520:	40014800 	.word	0x40014800
 800c524:	fffffbff 	.word	0xfffffbff
 800c528:	fffff7ff 	.word	0xfffff7ff

0800c52c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b086      	sub	sp, #24
 800c530:	af00      	add	r7, sp, #0
 800c532:	6078      	str	r0, [r7, #4]
 800c534:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	6a1b      	ldr	r3, [r3, #32]
 800c53a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	6a1b      	ldr	r3, [r3, #32]
 800c540:	4a33      	ldr	r2, [pc, #204]	@ (800c610 <TIM_OC3_SetConfig+0xe4>)
 800c542:	401a      	ands	r2, r3
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	685b      	ldr	r3, [r3, #4]
 800c54c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	69db      	ldr	r3, [r3, #28]
 800c552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	4a2f      	ldr	r2, [pc, #188]	@ (800c614 <TIM_OC3_SetConfig+0xe8>)
 800c558:	4013      	ands	r3, r2
 800c55a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	2203      	movs	r2, #3
 800c560:	4393      	bics	r3, r2
 800c562:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c564:	683b      	ldr	r3, [r7, #0]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	68fa      	ldr	r2, [r7, #12]
 800c56a:	4313      	orrs	r3, r2
 800c56c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c56e:	697b      	ldr	r3, [r7, #20]
 800c570:	4a29      	ldr	r2, [pc, #164]	@ (800c618 <TIM_OC3_SetConfig+0xec>)
 800c572:	4013      	ands	r3, r2
 800c574:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c576:	683b      	ldr	r3, [r7, #0]
 800c578:	689b      	ldr	r3, [r3, #8]
 800c57a:	021b      	lsls	r3, r3, #8
 800c57c:	697a      	ldr	r2, [r7, #20]
 800c57e:	4313      	orrs	r3, r2
 800c580:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	4a25      	ldr	r2, [pc, #148]	@ (800c61c <TIM_OC3_SetConfig+0xf0>)
 800c586:	4293      	cmp	r3, r2
 800c588:	d10d      	bne.n	800c5a6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c58a:	697b      	ldr	r3, [r7, #20]
 800c58c:	4a24      	ldr	r2, [pc, #144]	@ (800c620 <TIM_OC3_SetConfig+0xf4>)
 800c58e:	4013      	ands	r3, r2
 800c590:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c592:	683b      	ldr	r3, [r7, #0]
 800c594:	68db      	ldr	r3, [r3, #12]
 800c596:	021b      	lsls	r3, r3, #8
 800c598:	697a      	ldr	r2, [r7, #20]
 800c59a:	4313      	orrs	r3, r2
 800c59c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c59e:	697b      	ldr	r3, [r7, #20]
 800c5a0:	4a20      	ldr	r2, [pc, #128]	@ (800c624 <TIM_OC3_SetConfig+0xf8>)
 800c5a2:	4013      	ands	r3, r2
 800c5a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	4a1c      	ldr	r2, [pc, #112]	@ (800c61c <TIM_OC3_SetConfig+0xf0>)
 800c5aa:	4293      	cmp	r3, r2
 800c5ac:	d00b      	beq.n	800c5c6 <TIM_OC3_SetConfig+0x9a>
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	4a1d      	ldr	r2, [pc, #116]	@ (800c628 <TIM_OC3_SetConfig+0xfc>)
 800c5b2:	4293      	cmp	r3, r2
 800c5b4:	d007      	beq.n	800c5c6 <TIM_OC3_SetConfig+0x9a>
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	4a1c      	ldr	r2, [pc, #112]	@ (800c62c <TIM_OC3_SetConfig+0x100>)
 800c5ba:	4293      	cmp	r3, r2
 800c5bc:	d003      	beq.n	800c5c6 <TIM_OC3_SetConfig+0x9a>
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	4a1b      	ldr	r2, [pc, #108]	@ (800c630 <TIM_OC3_SetConfig+0x104>)
 800c5c2:	4293      	cmp	r3, r2
 800c5c4:	d113      	bne.n	800c5ee <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c5c6:	693b      	ldr	r3, [r7, #16]
 800c5c8:	4a1a      	ldr	r2, [pc, #104]	@ (800c634 <TIM_OC3_SetConfig+0x108>)
 800c5ca:	4013      	ands	r3, r2
 800c5cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c5ce:	693b      	ldr	r3, [r7, #16]
 800c5d0:	4a19      	ldr	r2, [pc, #100]	@ (800c638 <TIM_OC3_SetConfig+0x10c>)
 800c5d2:	4013      	ands	r3, r2
 800c5d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c5d6:	683b      	ldr	r3, [r7, #0]
 800c5d8:	695b      	ldr	r3, [r3, #20]
 800c5da:	011b      	lsls	r3, r3, #4
 800c5dc:	693a      	ldr	r2, [r7, #16]
 800c5de:	4313      	orrs	r3, r2
 800c5e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	699b      	ldr	r3, [r3, #24]
 800c5e6:	011b      	lsls	r3, r3, #4
 800c5e8:	693a      	ldr	r2, [r7, #16]
 800c5ea:	4313      	orrs	r3, r2
 800c5ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	693a      	ldr	r2, [r7, #16]
 800c5f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	68fa      	ldr	r2, [r7, #12]
 800c5f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c5fa:	683b      	ldr	r3, [r7, #0]
 800c5fc:	685a      	ldr	r2, [r3, #4]
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	697a      	ldr	r2, [r7, #20]
 800c606:	621a      	str	r2, [r3, #32]
}
 800c608:	46c0      	nop			@ (mov r8, r8)
 800c60a:	46bd      	mov	sp, r7
 800c60c:	b006      	add	sp, #24
 800c60e:	bd80      	pop	{r7, pc}
 800c610:	fffffeff 	.word	0xfffffeff
 800c614:	fffeff8f 	.word	0xfffeff8f
 800c618:	fffffdff 	.word	0xfffffdff
 800c61c:	40012c00 	.word	0x40012c00
 800c620:	fffff7ff 	.word	0xfffff7ff
 800c624:	fffffbff 	.word	0xfffffbff
 800c628:	40014000 	.word	0x40014000
 800c62c:	40014400 	.word	0x40014400
 800c630:	40014800 	.word	0x40014800
 800c634:	ffffefff 	.word	0xffffefff
 800c638:	ffffdfff 	.word	0xffffdfff

0800c63c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b086      	sub	sp, #24
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
 800c644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	6a1b      	ldr	r3, [r3, #32]
 800c64a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	6a1b      	ldr	r3, [r3, #32]
 800c650:	4a26      	ldr	r2, [pc, #152]	@ (800c6ec <TIM_OC4_SetConfig+0xb0>)
 800c652:	401a      	ands	r2, r3
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	69db      	ldr	r3, [r3, #28]
 800c662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	4a22      	ldr	r2, [pc, #136]	@ (800c6f0 <TIM_OC4_SetConfig+0xb4>)
 800c668:	4013      	ands	r3, r2
 800c66a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	4a21      	ldr	r2, [pc, #132]	@ (800c6f4 <TIM_OC4_SetConfig+0xb8>)
 800c670:	4013      	ands	r3, r2
 800c672:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c674:	683b      	ldr	r3, [r7, #0]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	021b      	lsls	r3, r3, #8
 800c67a:	68fa      	ldr	r2, [r7, #12]
 800c67c:	4313      	orrs	r3, r2
 800c67e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c680:	693b      	ldr	r3, [r7, #16]
 800c682:	4a1d      	ldr	r2, [pc, #116]	@ (800c6f8 <TIM_OC4_SetConfig+0xbc>)
 800c684:	4013      	ands	r3, r2
 800c686:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c688:	683b      	ldr	r3, [r7, #0]
 800c68a:	689b      	ldr	r3, [r3, #8]
 800c68c:	031b      	lsls	r3, r3, #12
 800c68e:	693a      	ldr	r2, [r7, #16]
 800c690:	4313      	orrs	r3, r2
 800c692:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	4a19      	ldr	r2, [pc, #100]	@ (800c6fc <TIM_OC4_SetConfig+0xc0>)
 800c698:	4293      	cmp	r3, r2
 800c69a:	d00b      	beq.n	800c6b4 <TIM_OC4_SetConfig+0x78>
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	4a18      	ldr	r2, [pc, #96]	@ (800c700 <TIM_OC4_SetConfig+0xc4>)
 800c6a0:	4293      	cmp	r3, r2
 800c6a2:	d007      	beq.n	800c6b4 <TIM_OC4_SetConfig+0x78>
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	4a17      	ldr	r2, [pc, #92]	@ (800c704 <TIM_OC4_SetConfig+0xc8>)
 800c6a8:	4293      	cmp	r3, r2
 800c6aa:	d003      	beq.n	800c6b4 <TIM_OC4_SetConfig+0x78>
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	4a16      	ldr	r2, [pc, #88]	@ (800c708 <TIM_OC4_SetConfig+0xcc>)
 800c6b0:	4293      	cmp	r3, r2
 800c6b2:	d109      	bne.n	800c6c8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c6b4:	697b      	ldr	r3, [r7, #20]
 800c6b6:	4a15      	ldr	r2, [pc, #84]	@ (800c70c <TIM_OC4_SetConfig+0xd0>)
 800c6b8:	4013      	ands	r3, r2
 800c6ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c6bc:	683b      	ldr	r3, [r7, #0]
 800c6be:	695b      	ldr	r3, [r3, #20]
 800c6c0:	019b      	lsls	r3, r3, #6
 800c6c2:	697a      	ldr	r2, [r7, #20]
 800c6c4:	4313      	orrs	r3, r2
 800c6c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	697a      	ldr	r2, [r7, #20]
 800c6cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	68fa      	ldr	r2, [r7, #12]
 800c6d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c6d4:	683b      	ldr	r3, [r7, #0]
 800c6d6:	685a      	ldr	r2, [r3, #4]
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	693a      	ldr	r2, [r7, #16]
 800c6e0:	621a      	str	r2, [r3, #32]
}
 800c6e2:	46c0      	nop			@ (mov r8, r8)
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	b006      	add	sp, #24
 800c6e8:	bd80      	pop	{r7, pc}
 800c6ea:	46c0      	nop			@ (mov r8, r8)
 800c6ec:	ffffefff 	.word	0xffffefff
 800c6f0:	feff8fff 	.word	0xfeff8fff
 800c6f4:	fffffcff 	.word	0xfffffcff
 800c6f8:	ffffdfff 	.word	0xffffdfff
 800c6fc:	40012c00 	.word	0x40012c00
 800c700:	40014000 	.word	0x40014000
 800c704:	40014400 	.word	0x40014400
 800c708:	40014800 	.word	0x40014800
 800c70c:	ffffbfff 	.word	0xffffbfff

0800c710 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c710:	b580      	push	{r7, lr}
 800c712:	b086      	sub	sp, #24
 800c714:	af00      	add	r7, sp, #0
 800c716:	6078      	str	r0, [r7, #4]
 800c718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	6a1b      	ldr	r3, [r3, #32]
 800c71e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	6a1b      	ldr	r3, [r3, #32]
 800c724:	4a23      	ldr	r2, [pc, #140]	@ (800c7b4 <TIM_OC5_SetConfig+0xa4>)
 800c726:	401a      	ands	r2, r3
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	685b      	ldr	r3, [r3, #4]
 800c730:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	4a1f      	ldr	r2, [pc, #124]	@ (800c7b8 <TIM_OC5_SetConfig+0xa8>)
 800c73c:	4013      	ands	r3, r2
 800c73e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	68fa      	ldr	r2, [r7, #12]
 800c746:	4313      	orrs	r3, r2
 800c748:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c74a:	693b      	ldr	r3, [r7, #16]
 800c74c:	4a1b      	ldr	r2, [pc, #108]	@ (800c7bc <TIM_OC5_SetConfig+0xac>)
 800c74e:	4013      	ands	r3, r2
 800c750:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c752:	683b      	ldr	r3, [r7, #0]
 800c754:	689b      	ldr	r3, [r3, #8]
 800c756:	041b      	lsls	r3, r3, #16
 800c758:	693a      	ldr	r2, [r7, #16]
 800c75a:	4313      	orrs	r3, r2
 800c75c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	4a17      	ldr	r2, [pc, #92]	@ (800c7c0 <TIM_OC5_SetConfig+0xb0>)
 800c762:	4293      	cmp	r3, r2
 800c764:	d00b      	beq.n	800c77e <TIM_OC5_SetConfig+0x6e>
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	4a16      	ldr	r2, [pc, #88]	@ (800c7c4 <TIM_OC5_SetConfig+0xb4>)
 800c76a:	4293      	cmp	r3, r2
 800c76c:	d007      	beq.n	800c77e <TIM_OC5_SetConfig+0x6e>
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	4a15      	ldr	r2, [pc, #84]	@ (800c7c8 <TIM_OC5_SetConfig+0xb8>)
 800c772:	4293      	cmp	r3, r2
 800c774:	d003      	beq.n	800c77e <TIM_OC5_SetConfig+0x6e>
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	4a14      	ldr	r2, [pc, #80]	@ (800c7cc <TIM_OC5_SetConfig+0xbc>)
 800c77a:	4293      	cmp	r3, r2
 800c77c:	d109      	bne.n	800c792 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c77e:	697b      	ldr	r3, [r7, #20]
 800c780:	4a0c      	ldr	r2, [pc, #48]	@ (800c7b4 <TIM_OC5_SetConfig+0xa4>)
 800c782:	4013      	ands	r3, r2
 800c784:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c786:	683b      	ldr	r3, [r7, #0]
 800c788:	695b      	ldr	r3, [r3, #20]
 800c78a:	021b      	lsls	r3, r3, #8
 800c78c:	697a      	ldr	r2, [r7, #20]
 800c78e:	4313      	orrs	r3, r2
 800c790:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	697a      	ldr	r2, [r7, #20]
 800c796:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	68fa      	ldr	r2, [r7, #12]
 800c79c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c79e:	683b      	ldr	r3, [r7, #0]
 800c7a0:	685a      	ldr	r2, [r3, #4]
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	693a      	ldr	r2, [r7, #16]
 800c7aa:	621a      	str	r2, [r3, #32]
}
 800c7ac:	46c0      	nop			@ (mov r8, r8)
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	b006      	add	sp, #24
 800c7b2:	bd80      	pop	{r7, pc}
 800c7b4:	fffeffff 	.word	0xfffeffff
 800c7b8:	fffeff8f 	.word	0xfffeff8f
 800c7bc:	fffdffff 	.word	0xfffdffff
 800c7c0:	40012c00 	.word	0x40012c00
 800c7c4:	40014000 	.word	0x40014000
 800c7c8:	40014400 	.word	0x40014400
 800c7cc:	40014800 	.word	0x40014800

0800c7d0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c7d0:	b580      	push	{r7, lr}
 800c7d2:	b086      	sub	sp, #24
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
 800c7d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	6a1b      	ldr	r3, [r3, #32]
 800c7de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	6a1b      	ldr	r3, [r3, #32]
 800c7e4:	4a24      	ldr	r2, [pc, #144]	@ (800c878 <TIM_OC6_SetConfig+0xa8>)
 800c7e6:	401a      	ands	r2, r3
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	685b      	ldr	r3, [r3, #4]
 800c7f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	4a20      	ldr	r2, [pc, #128]	@ (800c87c <TIM_OC6_SetConfig+0xac>)
 800c7fc:	4013      	ands	r3, r2
 800c7fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c800:	683b      	ldr	r3, [r7, #0]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	021b      	lsls	r3, r3, #8
 800c806:	68fa      	ldr	r2, [r7, #12]
 800c808:	4313      	orrs	r3, r2
 800c80a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c80c:	693b      	ldr	r3, [r7, #16]
 800c80e:	4a1c      	ldr	r2, [pc, #112]	@ (800c880 <TIM_OC6_SetConfig+0xb0>)
 800c810:	4013      	ands	r3, r2
 800c812:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c814:	683b      	ldr	r3, [r7, #0]
 800c816:	689b      	ldr	r3, [r3, #8]
 800c818:	051b      	lsls	r3, r3, #20
 800c81a:	693a      	ldr	r2, [r7, #16]
 800c81c:	4313      	orrs	r3, r2
 800c81e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	4a18      	ldr	r2, [pc, #96]	@ (800c884 <TIM_OC6_SetConfig+0xb4>)
 800c824:	4293      	cmp	r3, r2
 800c826:	d00b      	beq.n	800c840 <TIM_OC6_SetConfig+0x70>
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	4a17      	ldr	r2, [pc, #92]	@ (800c888 <TIM_OC6_SetConfig+0xb8>)
 800c82c:	4293      	cmp	r3, r2
 800c82e:	d007      	beq.n	800c840 <TIM_OC6_SetConfig+0x70>
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	4a16      	ldr	r2, [pc, #88]	@ (800c88c <TIM_OC6_SetConfig+0xbc>)
 800c834:	4293      	cmp	r3, r2
 800c836:	d003      	beq.n	800c840 <TIM_OC6_SetConfig+0x70>
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	4a15      	ldr	r2, [pc, #84]	@ (800c890 <TIM_OC6_SetConfig+0xc0>)
 800c83c:	4293      	cmp	r3, r2
 800c83e:	d109      	bne.n	800c854 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c840:	697b      	ldr	r3, [r7, #20]
 800c842:	4a14      	ldr	r2, [pc, #80]	@ (800c894 <TIM_OC6_SetConfig+0xc4>)
 800c844:	4013      	ands	r3, r2
 800c846:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c848:	683b      	ldr	r3, [r7, #0]
 800c84a:	695b      	ldr	r3, [r3, #20]
 800c84c:	029b      	lsls	r3, r3, #10
 800c84e:	697a      	ldr	r2, [r7, #20]
 800c850:	4313      	orrs	r3, r2
 800c852:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	697a      	ldr	r2, [r7, #20]
 800c858:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	68fa      	ldr	r2, [r7, #12]
 800c85e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	685a      	ldr	r2, [r3, #4]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	693a      	ldr	r2, [r7, #16]
 800c86c:	621a      	str	r2, [r3, #32]
}
 800c86e:	46c0      	nop			@ (mov r8, r8)
 800c870:	46bd      	mov	sp, r7
 800c872:	b006      	add	sp, #24
 800c874:	bd80      	pop	{r7, pc}
 800c876:	46c0      	nop			@ (mov r8, r8)
 800c878:	ffefffff 	.word	0xffefffff
 800c87c:	feff8fff 	.word	0xfeff8fff
 800c880:	ffdfffff 	.word	0xffdfffff
 800c884:	40012c00 	.word	0x40012c00
 800c888:	40014000 	.word	0x40014000
 800c88c:	40014400 	.word	0x40014400
 800c890:	40014800 	.word	0x40014800
 800c894:	fffbffff 	.word	0xfffbffff

0800c898 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c898:	b580      	push	{r7, lr}
 800c89a:	b086      	sub	sp, #24
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	60f8      	str	r0, [r7, #12]
 800c8a0:	60b9      	str	r1, [r7, #8]
 800c8a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c8a4:	68bb      	ldr	r3, [r7, #8]
 800c8a6:	221f      	movs	r2, #31
 800c8a8:	4013      	ands	r3, r2
 800c8aa:	2201      	movs	r2, #1
 800c8ac:	409a      	lsls	r2, r3
 800c8ae:	0013      	movs	r3, r2
 800c8b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	6a1b      	ldr	r3, [r3, #32]
 800c8b6:	697a      	ldr	r2, [r7, #20]
 800c8b8:	43d2      	mvns	r2, r2
 800c8ba:	401a      	ands	r2, r3
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	6a1a      	ldr	r2, [r3, #32]
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	211f      	movs	r1, #31
 800c8c8:	400b      	ands	r3, r1
 800c8ca:	6879      	ldr	r1, [r7, #4]
 800c8cc:	4099      	lsls	r1, r3
 800c8ce:	000b      	movs	r3, r1
 800c8d0:	431a      	orrs	r2, r3
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	621a      	str	r2, [r3, #32]
}
 800c8d6:	46c0      	nop			@ (mov r8, r8)
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	b006      	add	sp, #24
 800c8dc:	bd80      	pop	{r7, pc}
	...

0800c8e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b084      	sub	sp, #16
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
 800c8e8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	223c      	movs	r2, #60	@ 0x3c
 800c8f2:	5c9b      	ldrb	r3, [r3, r2]
 800c8f4:	2b01      	cmp	r3, #1
 800c8f6:	d101      	bne.n	800c8fc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c8f8:	2302      	movs	r3, #2
 800c8fa:	e06f      	b.n	800c9dc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	223c      	movs	r2, #60	@ 0x3c
 800c900:	2101      	movs	r1, #1
 800c902:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	22ff      	movs	r2, #255	@ 0xff
 800c908:	4393      	bics	r3, r2
 800c90a:	001a      	movs	r2, r3
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	68db      	ldr	r3, [r3, #12]
 800c910:	4313      	orrs	r3, r2
 800c912:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	4a33      	ldr	r2, [pc, #204]	@ (800c9e4 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800c918:	401a      	ands	r2, r3
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	689b      	ldr	r3, [r3, #8]
 800c91e:	4313      	orrs	r3, r2
 800c920:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	4a30      	ldr	r2, [pc, #192]	@ (800c9e8 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800c926:	401a      	ands	r2, r3
 800c928:	683b      	ldr	r3, [r7, #0]
 800c92a:	685b      	ldr	r3, [r3, #4]
 800c92c:	4313      	orrs	r3, r2
 800c92e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	4a2e      	ldr	r2, [pc, #184]	@ (800c9ec <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 800c934:	401a      	ands	r2, r3
 800c936:	683b      	ldr	r3, [r7, #0]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	4313      	orrs	r3, r2
 800c93c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	4a2b      	ldr	r2, [pc, #172]	@ (800c9f0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800c942:	401a      	ands	r2, r3
 800c944:	683b      	ldr	r3, [r7, #0]
 800c946:	691b      	ldr	r3, [r3, #16]
 800c948:	4313      	orrs	r3, r2
 800c94a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	4a29      	ldr	r2, [pc, #164]	@ (800c9f4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800c950:	401a      	ands	r2, r3
 800c952:	683b      	ldr	r3, [r7, #0]
 800c954:	695b      	ldr	r3, [r3, #20]
 800c956:	4313      	orrs	r3, r2
 800c958:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	4a26      	ldr	r2, [pc, #152]	@ (800c9f8 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800c95e:	401a      	ands	r2, r3
 800c960:	683b      	ldr	r3, [r7, #0]
 800c962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c964:	4313      	orrs	r3, r2
 800c966:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	4a24      	ldr	r2, [pc, #144]	@ (800c9fc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800c96c:	401a      	ands	r2, r3
 800c96e:	683b      	ldr	r3, [r7, #0]
 800c970:	699b      	ldr	r3, [r3, #24]
 800c972:	041b      	lsls	r3, r3, #16
 800c974:	4313      	orrs	r3, r2
 800c976:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	4a21      	ldr	r2, [pc, #132]	@ (800ca00 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800c97c:	401a      	ands	r2, r3
 800c97e:	683b      	ldr	r3, [r7, #0]
 800c980:	69db      	ldr	r3, [r3, #28]
 800c982:	4313      	orrs	r3, r2
 800c984:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	4a1e      	ldr	r2, [pc, #120]	@ (800ca04 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800c98c:	4293      	cmp	r3, r2
 800c98e:	d11c      	bne.n	800c9ca <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	4a1d      	ldr	r2, [pc, #116]	@ (800ca08 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800c994:	401a      	ands	r2, r3
 800c996:	683b      	ldr	r3, [r7, #0]
 800c998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c99a:	051b      	lsls	r3, r3, #20
 800c99c:	4313      	orrs	r3, r2
 800c99e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	4a1a      	ldr	r2, [pc, #104]	@ (800ca0c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800c9a4:	401a      	ands	r2, r3
 800c9a6:	683b      	ldr	r3, [r7, #0]
 800c9a8:	6a1b      	ldr	r3, [r3, #32]
 800c9aa:	4313      	orrs	r3, r2
 800c9ac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	4a17      	ldr	r2, [pc, #92]	@ (800ca10 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800c9b2:	401a      	ands	r2, r3
 800c9b4:	683b      	ldr	r3, [r7, #0]
 800c9b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9b8:	4313      	orrs	r3, r2
 800c9ba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	4a15      	ldr	r2, [pc, #84]	@ (800ca14 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800c9c0:	401a      	ands	r2, r3
 800c9c2:	683b      	ldr	r3, [r7, #0]
 800c9c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9c6:	4313      	orrs	r3, r2
 800c9c8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	68fa      	ldr	r2, [r7, #12]
 800c9d0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	223c      	movs	r2, #60	@ 0x3c
 800c9d6:	2100      	movs	r1, #0
 800c9d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c9da:	2300      	movs	r3, #0
}
 800c9dc:	0018      	movs	r0, r3
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	b004      	add	sp, #16
 800c9e2:	bd80      	pop	{r7, pc}
 800c9e4:	fffffcff 	.word	0xfffffcff
 800c9e8:	fffffbff 	.word	0xfffffbff
 800c9ec:	fffff7ff 	.word	0xfffff7ff
 800c9f0:	ffffefff 	.word	0xffffefff
 800c9f4:	ffffdfff 	.word	0xffffdfff
 800c9f8:	ffffbfff 	.word	0xffffbfff
 800c9fc:	fff0ffff 	.word	0xfff0ffff
 800ca00:	efffffff 	.word	0xefffffff
 800ca04:	40012c00 	.word	0x40012c00
 800ca08:	ff0fffff 	.word	0xff0fffff
 800ca0c:	feffffff 	.word	0xfeffffff
 800ca10:	fdffffff 	.word	0xfdffffff
 800ca14:	dfffffff 	.word	0xdfffffff

0800ca18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b082      	sub	sp, #8
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d101      	bne.n	800ca2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ca26:	2301      	movs	r3, #1
 800ca28:	e046      	b.n	800cab8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	2288      	movs	r2, #136	@ 0x88
 800ca2e:	589b      	ldr	r3, [r3, r2]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d107      	bne.n	800ca44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	2284      	movs	r2, #132	@ 0x84
 800ca38:	2100      	movs	r1, #0
 800ca3a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	0018      	movs	r0, r3
 800ca40:	f7fb f9a8 	bl	8007d94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2288      	movs	r2, #136	@ 0x88
 800ca48:	2124      	movs	r1, #36	@ 0x24
 800ca4a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	681a      	ldr	r2, [r3, #0]
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	2101      	movs	r1, #1
 800ca58:	438a      	bics	r2, r1
 800ca5a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d003      	beq.n	800ca6c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	0018      	movs	r0, r3
 800ca68:	f000 fd0c 	bl	800d484 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	0018      	movs	r0, r3
 800ca70:	f000 f9b2 	bl	800cdd8 <UART_SetConfig>
 800ca74:	0003      	movs	r3, r0
 800ca76:	2b01      	cmp	r3, #1
 800ca78:	d101      	bne.n	800ca7e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800ca7a:	2301      	movs	r3, #1
 800ca7c:	e01c      	b.n	800cab8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	685a      	ldr	r2, [r3, #4]
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	490d      	ldr	r1, [pc, #52]	@ (800cac0 <HAL_UART_Init+0xa8>)
 800ca8a:	400a      	ands	r2, r1
 800ca8c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	689a      	ldr	r2, [r3, #8]
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	212a      	movs	r1, #42	@ 0x2a
 800ca9a:	438a      	bics	r2, r1
 800ca9c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	681a      	ldr	r2, [r3, #0]
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	2101      	movs	r1, #1
 800caaa:	430a      	orrs	r2, r1
 800caac:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	0018      	movs	r0, r3
 800cab2:	f000 fd9b 	bl	800d5ec <UART_CheckIdleState>
 800cab6:	0003      	movs	r3, r0
}
 800cab8:	0018      	movs	r0, r3
 800caba:	46bd      	mov	sp, r7
 800cabc:	b002      	add	sp, #8
 800cabe:	bd80      	pop	{r7, pc}
 800cac0:	ffffb7ff 	.word	0xffffb7ff

0800cac4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	b08a      	sub	sp, #40	@ 0x28
 800cac8:	af02      	add	r7, sp, #8
 800caca:	60f8      	str	r0, [r7, #12]
 800cacc:	60b9      	str	r1, [r7, #8]
 800cace:	603b      	str	r3, [r7, #0]
 800cad0:	1dbb      	adds	r3, r7, #6
 800cad2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	2288      	movs	r2, #136	@ 0x88
 800cad8:	589b      	ldr	r3, [r3, r2]
 800cada:	2b20      	cmp	r3, #32
 800cadc:	d000      	beq.n	800cae0 <HAL_UART_Transmit+0x1c>
 800cade:	e090      	b.n	800cc02 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d003      	beq.n	800caee <HAL_UART_Transmit+0x2a>
 800cae6:	1dbb      	adds	r3, r7, #6
 800cae8:	881b      	ldrh	r3, [r3, #0]
 800caea:	2b00      	cmp	r3, #0
 800caec:	d101      	bne.n	800caf2 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800caee:	2301      	movs	r3, #1
 800caf0:	e088      	b.n	800cc04 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	689a      	ldr	r2, [r3, #8]
 800caf6:	2380      	movs	r3, #128	@ 0x80
 800caf8:	015b      	lsls	r3, r3, #5
 800cafa:	429a      	cmp	r2, r3
 800cafc:	d109      	bne.n	800cb12 <HAL_UART_Transmit+0x4e>
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	691b      	ldr	r3, [r3, #16]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d105      	bne.n	800cb12 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800cb06:	68bb      	ldr	r3, [r7, #8]
 800cb08:	2201      	movs	r2, #1
 800cb0a:	4013      	ands	r3, r2
 800cb0c:	d001      	beq.n	800cb12 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800cb0e:	2301      	movs	r3, #1
 800cb10:	e078      	b.n	800cc04 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	2290      	movs	r2, #144	@ 0x90
 800cb16:	2100      	movs	r1, #0
 800cb18:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	2288      	movs	r2, #136	@ 0x88
 800cb1e:	2121      	movs	r1, #33	@ 0x21
 800cb20:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cb22:	f7fc f8c9 	bl	8008cb8 <HAL_GetTick>
 800cb26:	0003      	movs	r3, r0
 800cb28:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	1dba      	adds	r2, r7, #6
 800cb2e:	2154      	movs	r1, #84	@ 0x54
 800cb30:	8812      	ldrh	r2, [r2, #0]
 800cb32:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	1dba      	adds	r2, r7, #6
 800cb38:	2156      	movs	r1, #86	@ 0x56
 800cb3a:	8812      	ldrh	r2, [r2, #0]
 800cb3c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	689a      	ldr	r2, [r3, #8]
 800cb42:	2380      	movs	r3, #128	@ 0x80
 800cb44:	015b      	lsls	r3, r3, #5
 800cb46:	429a      	cmp	r2, r3
 800cb48:	d108      	bne.n	800cb5c <HAL_UART_Transmit+0x98>
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	691b      	ldr	r3, [r3, #16]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d104      	bne.n	800cb5c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800cb52:	2300      	movs	r3, #0
 800cb54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800cb56:	68bb      	ldr	r3, [r7, #8]
 800cb58:	61bb      	str	r3, [r7, #24]
 800cb5a:	e003      	b.n	800cb64 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800cb5c:	68bb      	ldr	r3, [r7, #8]
 800cb5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cb60:	2300      	movs	r3, #0
 800cb62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800cb64:	e030      	b.n	800cbc8 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cb66:	697a      	ldr	r2, [r7, #20]
 800cb68:	68f8      	ldr	r0, [r7, #12]
 800cb6a:	683b      	ldr	r3, [r7, #0]
 800cb6c:	9300      	str	r3, [sp, #0]
 800cb6e:	0013      	movs	r3, r2
 800cb70:	2200      	movs	r2, #0
 800cb72:	2180      	movs	r1, #128	@ 0x80
 800cb74:	f000 fde4 	bl	800d740 <UART_WaitOnFlagUntilTimeout>
 800cb78:	1e03      	subs	r3, r0, #0
 800cb7a:	d005      	beq.n	800cb88 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	2288      	movs	r2, #136	@ 0x88
 800cb80:	2120      	movs	r1, #32
 800cb82:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800cb84:	2303      	movs	r3, #3
 800cb86:	e03d      	b.n	800cc04 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800cb88:	69fb      	ldr	r3, [r7, #28]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d10b      	bne.n	800cba6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cb8e:	69bb      	ldr	r3, [r7, #24]
 800cb90:	881b      	ldrh	r3, [r3, #0]
 800cb92:	001a      	movs	r2, r3
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	05d2      	lsls	r2, r2, #23
 800cb9a:	0dd2      	lsrs	r2, r2, #23
 800cb9c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800cb9e:	69bb      	ldr	r3, [r7, #24]
 800cba0:	3302      	adds	r3, #2
 800cba2:	61bb      	str	r3, [r7, #24]
 800cba4:	e007      	b.n	800cbb6 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800cba6:	69fb      	ldr	r3, [r7, #28]
 800cba8:	781a      	ldrb	r2, [r3, #0]
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800cbb0:	69fb      	ldr	r3, [r7, #28]
 800cbb2:	3301      	adds	r3, #1
 800cbb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	2256      	movs	r2, #86	@ 0x56
 800cbba:	5a9b      	ldrh	r3, [r3, r2]
 800cbbc:	b29b      	uxth	r3, r3
 800cbbe:	3b01      	subs	r3, #1
 800cbc0:	b299      	uxth	r1, r3
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	2256      	movs	r2, #86	@ 0x56
 800cbc6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	2256      	movs	r2, #86	@ 0x56
 800cbcc:	5a9b      	ldrh	r3, [r3, r2]
 800cbce:	b29b      	uxth	r3, r3
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d1c8      	bne.n	800cb66 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800cbd4:	697a      	ldr	r2, [r7, #20]
 800cbd6:	68f8      	ldr	r0, [r7, #12]
 800cbd8:	683b      	ldr	r3, [r7, #0]
 800cbda:	9300      	str	r3, [sp, #0]
 800cbdc:	0013      	movs	r3, r2
 800cbde:	2200      	movs	r2, #0
 800cbe0:	2140      	movs	r1, #64	@ 0x40
 800cbe2:	f000 fdad 	bl	800d740 <UART_WaitOnFlagUntilTimeout>
 800cbe6:	1e03      	subs	r3, r0, #0
 800cbe8:	d005      	beq.n	800cbf6 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	2288      	movs	r2, #136	@ 0x88
 800cbee:	2120      	movs	r1, #32
 800cbf0:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800cbf2:	2303      	movs	r3, #3
 800cbf4:	e006      	b.n	800cc04 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	2288      	movs	r2, #136	@ 0x88
 800cbfa:	2120      	movs	r1, #32
 800cbfc:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800cbfe:	2300      	movs	r3, #0
 800cc00:	e000      	b.n	800cc04 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800cc02:	2302      	movs	r3, #2
  }
}
 800cc04:	0018      	movs	r0, r3
 800cc06:	46bd      	mov	sp, r7
 800cc08:	b008      	add	sp, #32
 800cc0a:	bd80      	pop	{r7, pc}

0800cc0c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b08a      	sub	sp, #40	@ 0x28
 800cc10:	af02      	add	r7, sp, #8
 800cc12:	60f8      	str	r0, [r7, #12]
 800cc14:	60b9      	str	r1, [r7, #8]
 800cc16:	603b      	str	r3, [r7, #0]
 800cc18:	1dbb      	adds	r3, r7, #6
 800cc1a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	228c      	movs	r2, #140	@ 0x8c
 800cc20:	589b      	ldr	r3, [r3, r2]
 800cc22:	2b20      	cmp	r3, #32
 800cc24:	d000      	beq.n	800cc28 <HAL_UART_Receive+0x1c>
 800cc26:	e0d0      	b.n	800cdca <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 800cc28:	68bb      	ldr	r3, [r7, #8]
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d003      	beq.n	800cc36 <HAL_UART_Receive+0x2a>
 800cc2e:	1dbb      	adds	r3, r7, #6
 800cc30:	881b      	ldrh	r3, [r3, #0]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d101      	bne.n	800cc3a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800cc36:	2301      	movs	r3, #1
 800cc38:	e0c8      	b.n	800cdcc <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	689a      	ldr	r2, [r3, #8]
 800cc3e:	2380      	movs	r3, #128	@ 0x80
 800cc40:	015b      	lsls	r3, r3, #5
 800cc42:	429a      	cmp	r2, r3
 800cc44:	d109      	bne.n	800cc5a <HAL_UART_Receive+0x4e>
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	691b      	ldr	r3, [r3, #16]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d105      	bne.n	800cc5a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800cc4e:	68bb      	ldr	r3, [r7, #8]
 800cc50:	2201      	movs	r2, #1
 800cc52:	4013      	ands	r3, r2
 800cc54:	d001      	beq.n	800cc5a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800cc56:	2301      	movs	r3, #1
 800cc58:	e0b8      	b.n	800cdcc <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	2290      	movs	r2, #144	@ 0x90
 800cc5e:	2100      	movs	r1, #0
 800cc60:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	228c      	movs	r2, #140	@ 0x8c
 800cc66:	2122      	movs	r1, #34	@ 0x22
 800cc68:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cc70:	f7fc f822 	bl	8008cb8 <HAL_GetTick>
 800cc74:	0003      	movs	r3, r0
 800cc76:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	1dba      	adds	r2, r7, #6
 800cc7c:	215c      	movs	r1, #92	@ 0x5c
 800cc7e:	8812      	ldrh	r2, [r2, #0]
 800cc80:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	1dba      	adds	r2, r7, #6
 800cc86:	215e      	movs	r1, #94	@ 0x5e
 800cc88:	8812      	ldrh	r2, [r2, #0]
 800cc8a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	689a      	ldr	r2, [r3, #8]
 800cc90:	2380      	movs	r3, #128	@ 0x80
 800cc92:	015b      	lsls	r3, r3, #5
 800cc94:	429a      	cmp	r2, r3
 800cc96:	d10d      	bne.n	800ccb4 <HAL_UART_Receive+0xa8>
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	691b      	ldr	r3, [r3, #16]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d104      	bne.n	800ccaa <HAL_UART_Receive+0x9e>
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	2260      	movs	r2, #96	@ 0x60
 800cca4:	494b      	ldr	r1, [pc, #300]	@ (800cdd4 <HAL_UART_Receive+0x1c8>)
 800cca6:	5299      	strh	r1, [r3, r2]
 800cca8:	e02e      	b.n	800cd08 <HAL_UART_Receive+0xfc>
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	2260      	movs	r2, #96	@ 0x60
 800ccae:	21ff      	movs	r1, #255	@ 0xff
 800ccb0:	5299      	strh	r1, [r3, r2]
 800ccb2:	e029      	b.n	800cd08 <HAL_UART_Receive+0xfc>
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	689b      	ldr	r3, [r3, #8]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d10d      	bne.n	800ccd8 <HAL_UART_Receive+0xcc>
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	691b      	ldr	r3, [r3, #16]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d104      	bne.n	800ccce <HAL_UART_Receive+0xc2>
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	2260      	movs	r2, #96	@ 0x60
 800ccc8:	21ff      	movs	r1, #255	@ 0xff
 800ccca:	5299      	strh	r1, [r3, r2]
 800cccc:	e01c      	b.n	800cd08 <HAL_UART_Receive+0xfc>
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	2260      	movs	r2, #96	@ 0x60
 800ccd2:	217f      	movs	r1, #127	@ 0x7f
 800ccd4:	5299      	strh	r1, [r3, r2]
 800ccd6:	e017      	b.n	800cd08 <HAL_UART_Receive+0xfc>
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	689a      	ldr	r2, [r3, #8]
 800ccdc:	2380      	movs	r3, #128	@ 0x80
 800ccde:	055b      	lsls	r3, r3, #21
 800cce0:	429a      	cmp	r2, r3
 800cce2:	d10d      	bne.n	800cd00 <HAL_UART_Receive+0xf4>
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	691b      	ldr	r3, [r3, #16]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d104      	bne.n	800ccf6 <HAL_UART_Receive+0xea>
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	2260      	movs	r2, #96	@ 0x60
 800ccf0:	217f      	movs	r1, #127	@ 0x7f
 800ccf2:	5299      	strh	r1, [r3, r2]
 800ccf4:	e008      	b.n	800cd08 <HAL_UART_Receive+0xfc>
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	2260      	movs	r2, #96	@ 0x60
 800ccfa:	213f      	movs	r1, #63	@ 0x3f
 800ccfc:	5299      	strh	r1, [r3, r2]
 800ccfe:	e003      	b.n	800cd08 <HAL_UART_Receive+0xfc>
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	2260      	movs	r2, #96	@ 0x60
 800cd04:	2100      	movs	r1, #0
 800cd06:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800cd08:	2312      	movs	r3, #18
 800cd0a:	18fb      	adds	r3, r7, r3
 800cd0c:	68fa      	ldr	r2, [r7, #12]
 800cd0e:	2160      	movs	r1, #96	@ 0x60
 800cd10:	5a52      	ldrh	r2, [r2, r1]
 800cd12:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	689a      	ldr	r2, [r3, #8]
 800cd18:	2380      	movs	r3, #128	@ 0x80
 800cd1a:	015b      	lsls	r3, r3, #5
 800cd1c:	429a      	cmp	r2, r3
 800cd1e:	d108      	bne.n	800cd32 <HAL_UART_Receive+0x126>
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	691b      	ldr	r3, [r3, #16]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d104      	bne.n	800cd32 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 800cd28:	2300      	movs	r3, #0
 800cd2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800cd2c:	68bb      	ldr	r3, [r7, #8]
 800cd2e:	61bb      	str	r3, [r7, #24]
 800cd30:	e003      	b.n	800cd3a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800cd32:	68bb      	ldr	r3, [r7, #8]
 800cd34:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cd36:	2300      	movs	r3, #0
 800cd38:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800cd3a:	e03a      	b.n	800cdb2 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800cd3c:	697a      	ldr	r2, [r7, #20]
 800cd3e:	68f8      	ldr	r0, [r7, #12]
 800cd40:	683b      	ldr	r3, [r7, #0]
 800cd42:	9300      	str	r3, [sp, #0]
 800cd44:	0013      	movs	r3, r2
 800cd46:	2200      	movs	r2, #0
 800cd48:	2120      	movs	r1, #32
 800cd4a:	f000 fcf9 	bl	800d740 <UART_WaitOnFlagUntilTimeout>
 800cd4e:	1e03      	subs	r3, r0, #0
 800cd50:	d005      	beq.n	800cd5e <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	228c      	movs	r2, #140	@ 0x8c
 800cd56:	2120      	movs	r1, #32
 800cd58:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800cd5a:	2303      	movs	r3, #3
 800cd5c:	e036      	b.n	800cdcc <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 800cd5e:	69fb      	ldr	r3, [r7, #28]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d10e      	bne.n	800cd82 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd6a:	b29b      	uxth	r3, r3
 800cd6c:	2212      	movs	r2, #18
 800cd6e:	18ba      	adds	r2, r7, r2
 800cd70:	8812      	ldrh	r2, [r2, #0]
 800cd72:	4013      	ands	r3, r2
 800cd74:	b29a      	uxth	r2, r3
 800cd76:	69bb      	ldr	r3, [r7, #24]
 800cd78:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800cd7a:	69bb      	ldr	r3, [r7, #24]
 800cd7c:	3302      	adds	r3, #2
 800cd7e:	61bb      	str	r3, [r7, #24]
 800cd80:	e00e      	b.n	800cda0 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd88:	b2db      	uxtb	r3, r3
 800cd8a:	2212      	movs	r2, #18
 800cd8c:	18ba      	adds	r2, r7, r2
 800cd8e:	8812      	ldrh	r2, [r2, #0]
 800cd90:	b2d2      	uxtb	r2, r2
 800cd92:	4013      	ands	r3, r2
 800cd94:	b2da      	uxtb	r2, r3
 800cd96:	69fb      	ldr	r3, [r7, #28]
 800cd98:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800cd9a:	69fb      	ldr	r3, [r7, #28]
 800cd9c:	3301      	adds	r3, #1
 800cd9e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	225e      	movs	r2, #94	@ 0x5e
 800cda4:	5a9b      	ldrh	r3, [r3, r2]
 800cda6:	b29b      	uxth	r3, r3
 800cda8:	3b01      	subs	r3, #1
 800cdaa:	b299      	uxth	r1, r3
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	225e      	movs	r2, #94	@ 0x5e
 800cdb0:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	225e      	movs	r2, #94	@ 0x5e
 800cdb6:	5a9b      	ldrh	r3, [r3, r2]
 800cdb8:	b29b      	uxth	r3, r3
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d1be      	bne.n	800cd3c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	228c      	movs	r2, #140	@ 0x8c
 800cdc2:	2120      	movs	r1, #32
 800cdc4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	e000      	b.n	800cdcc <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 800cdca:	2302      	movs	r3, #2
  }
}
 800cdcc:	0018      	movs	r0, r3
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	b008      	add	sp, #32
 800cdd2:	bd80      	pop	{r7, pc}
 800cdd4:	000001ff 	.word	0x000001ff

0800cdd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cdd8:	b5b0      	push	{r4, r5, r7, lr}
 800cdda:	b090      	sub	sp, #64	@ 0x40
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cde0:	231a      	movs	r3, #26
 800cde2:	2220      	movs	r2, #32
 800cde4:	189b      	adds	r3, r3, r2
 800cde6:	19db      	adds	r3, r3, r7
 800cde8:	2200      	movs	r2, #0
 800cdea:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cdec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdee:	689a      	ldr	r2, [r3, #8]
 800cdf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdf2:	691b      	ldr	r3, [r3, #16]
 800cdf4:	431a      	orrs	r2, r3
 800cdf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdf8:	695b      	ldr	r3, [r3, #20]
 800cdfa:	431a      	orrs	r2, r3
 800cdfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdfe:	69db      	ldr	r3, [r3, #28]
 800ce00:	4313      	orrs	r3, r2
 800ce02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ce04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	4ac1      	ldr	r2, [pc, #772]	@ (800d110 <UART_SetConfig+0x338>)
 800ce0c:	4013      	ands	r3, r2
 800ce0e:	0019      	movs	r1, r3
 800ce10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce12:	681a      	ldr	r2, [r3, #0]
 800ce14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce16:	430b      	orrs	r3, r1
 800ce18:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ce1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	685b      	ldr	r3, [r3, #4]
 800ce20:	4abc      	ldr	r2, [pc, #752]	@ (800d114 <UART_SetConfig+0x33c>)
 800ce22:	4013      	ands	r3, r2
 800ce24:	0018      	movs	r0, r3
 800ce26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce28:	68d9      	ldr	r1, [r3, #12]
 800ce2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce2c:	681a      	ldr	r2, [r3, #0]
 800ce2e:	0003      	movs	r3, r0
 800ce30:	430b      	orrs	r3, r1
 800ce32:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ce34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce36:	699b      	ldr	r3, [r3, #24]
 800ce38:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ce3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	4ab6      	ldr	r2, [pc, #728]	@ (800d118 <UART_SetConfig+0x340>)
 800ce40:	4293      	cmp	r3, r2
 800ce42:	d009      	beq.n	800ce58 <UART_SetConfig+0x80>
 800ce44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	4ab4      	ldr	r2, [pc, #720]	@ (800d11c <UART_SetConfig+0x344>)
 800ce4a:	4293      	cmp	r3, r2
 800ce4c:	d004      	beq.n	800ce58 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ce4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce50:	6a1b      	ldr	r3, [r3, #32]
 800ce52:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ce54:	4313      	orrs	r3, r2
 800ce56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ce58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	689b      	ldr	r3, [r3, #8]
 800ce5e:	4ab0      	ldr	r2, [pc, #704]	@ (800d120 <UART_SetConfig+0x348>)
 800ce60:	4013      	ands	r3, r2
 800ce62:	0019      	movs	r1, r3
 800ce64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce66:	681a      	ldr	r2, [r3, #0]
 800ce68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce6a:	430b      	orrs	r3, r1
 800ce6c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ce6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce74:	220f      	movs	r2, #15
 800ce76:	4393      	bics	r3, r2
 800ce78:	0018      	movs	r0, r3
 800ce7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce7c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800ce7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce80:	681a      	ldr	r2, [r3, #0]
 800ce82:	0003      	movs	r3, r0
 800ce84:	430b      	orrs	r3, r1
 800ce86:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ce88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	4aa5      	ldr	r2, [pc, #660]	@ (800d124 <UART_SetConfig+0x34c>)
 800ce8e:	4293      	cmp	r3, r2
 800ce90:	d131      	bne.n	800cef6 <UART_SetConfig+0x11e>
 800ce92:	4ba5      	ldr	r3, [pc, #660]	@ (800d128 <UART_SetConfig+0x350>)
 800ce94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce96:	2203      	movs	r2, #3
 800ce98:	4013      	ands	r3, r2
 800ce9a:	2b03      	cmp	r3, #3
 800ce9c:	d01d      	beq.n	800ceda <UART_SetConfig+0x102>
 800ce9e:	d823      	bhi.n	800cee8 <UART_SetConfig+0x110>
 800cea0:	2b02      	cmp	r3, #2
 800cea2:	d00c      	beq.n	800cebe <UART_SetConfig+0xe6>
 800cea4:	d820      	bhi.n	800cee8 <UART_SetConfig+0x110>
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d002      	beq.n	800ceb0 <UART_SetConfig+0xd8>
 800ceaa:	2b01      	cmp	r3, #1
 800ceac:	d00e      	beq.n	800cecc <UART_SetConfig+0xf4>
 800ceae:	e01b      	b.n	800cee8 <UART_SetConfig+0x110>
 800ceb0:	231b      	movs	r3, #27
 800ceb2:	2220      	movs	r2, #32
 800ceb4:	189b      	adds	r3, r3, r2
 800ceb6:	19db      	adds	r3, r3, r7
 800ceb8:	2200      	movs	r2, #0
 800ceba:	701a      	strb	r2, [r3, #0]
 800cebc:	e154      	b.n	800d168 <UART_SetConfig+0x390>
 800cebe:	231b      	movs	r3, #27
 800cec0:	2220      	movs	r2, #32
 800cec2:	189b      	adds	r3, r3, r2
 800cec4:	19db      	adds	r3, r3, r7
 800cec6:	2202      	movs	r2, #2
 800cec8:	701a      	strb	r2, [r3, #0]
 800ceca:	e14d      	b.n	800d168 <UART_SetConfig+0x390>
 800cecc:	231b      	movs	r3, #27
 800cece:	2220      	movs	r2, #32
 800ced0:	189b      	adds	r3, r3, r2
 800ced2:	19db      	adds	r3, r3, r7
 800ced4:	2204      	movs	r2, #4
 800ced6:	701a      	strb	r2, [r3, #0]
 800ced8:	e146      	b.n	800d168 <UART_SetConfig+0x390>
 800ceda:	231b      	movs	r3, #27
 800cedc:	2220      	movs	r2, #32
 800cede:	189b      	adds	r3, r3, r2
 800cee0:	19db      	adds	r3, r3, r7
 800cee2:	2208      	movs	r2, #8
 800cee4:	701a      	strb	r2, [r3, #0]
 800cee6:	e13f      	b.n	800d168 <UART_SetConfig+0x390>
 800cee8:	231b      	movs	r3, #27
 800ceea:	2220      	movs	r2, #32
 800ceec:	189b      	adds	r3, r3, r2
 800ceee:	19db      	adds	r3, r3, r7
 800cef0:	2210      	movs	r2, #16
 800cef2:	701a      	strb	r2, [r3, #0]
 800cef4:	e138      	b.n	800d168 <UART_SetConfig+0x390>
 800cef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	4a8c      	ldr	r2, [pc, #560]	@ (800d12c <UART_SetConfig+0x354>)
 800cefc:	4293      	cmp	r3, r2
 800cefe:	d131      	bne.n	800cf64 <UART_SetConfig+0x18c>
 800cf00:	4b89      	ldr	r3, [pc, #548]	@ (800d128 <UART_SetConfig+0x350>)
 800cf02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf04:	220c      	movs	r2, #12
 800cf06:	4013      	ands	r3, r2
 800cf08:	2b0c      	cmp	r3, #12
 800cf0a:	d01d      	beq.n	800cf48 <UART_SetConfig+0x170>
 800cf0c:	d823      	bhi.n	800cf56 <UART_SetConfig+0x17e>
 800cf0e:	2b08      	cmp	r3, #8
 800cf10:	d00c      	beq.n	800cf2c <UART_SetConfig+0x154>
 800cf12:	d820      	bhi.n	800cf56 <UART_SetConfig+0x17e>
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d002      	beq.n	800cf1e <UART_SetConfig+0x146>
 800cf18:	2b04      	cmp	r3, #4
 800cf1a:	d00e      	beq.n	800cf3a <UART_SetConfig+0x162>
 800cf1c:	e01b      	b.n	800cf56 <UART_SetConfig+0x17e>
 800cf1e:	231b      	movs	r3, #27
 800cf20:	2220      	movs	r2, #32
 800cf22:	189b      	adds	r3, r3, r2
 800cf24:	19db      	adds	r3, r3, r7
 800cf26:	2200      	movs	r2, #0
 800cf28:	701a      	strb	r2, [r3, #0]
 800cf2a:	e11d      	b.n	800d168 <UART_SetConfig+0x390>
 800cf2c:	231b      	movs	r3, #27
 800cf2e:	2220      	movs	r2, #32
 800cf30:	189b      	adds	r3, r3, r2
 800cf32:	19db      	adds	r3, r3, r7
 800cf34:	2202      	movs	r2, #2
 800cf36:	701a      	strb	r2, [r3, #0]
 800cf38:	e116      	b.n	800d168 <UART_SetConfig+0x390>
 800cf3a:	231b      	movs	r3, #27
 800cf3c:	2220      	movs	r2, #32
 800cf3e:	189b      	adds	r3, r3, r2
 800cf40:	19db      	adds	r3, r3, r7
 800cf42:	2204      	movs	r2, #4
 800cf44:	701a      	strb	r2, [r3, #0]
 800cf46:	e10f      	b.n	800d168 <UART_SetConfig+0x390>
 800cf48:	231b      	movs	r3, #27
 800cf4a:	2220      	movs	r2, #32
 800cf4c:	189b      	adds	r3, r3, r2
 800cf4e:	19db      	adds	r3, r3, r7
 800cf50:	2208      	movs	r2, #8
 800cf52:	701a      	strb	r2, [r3, #0]
 800cf54:	e108      	b.n	800d168 <UART_SetConfig+0x390>
 800cf56:	231b      	movs	r3, #27
 800cf58:	2220      	movs	r2, #32
 800cf5a:	189b      	adds	r3, r3, r2
 800cf5c:	19db      	adds	r3, r3, r7
 800cf5e:	2210      	movs	r2, #16
 800cf60:	701a      	strb	r2, [r3, #0]
 800cf62:	e101      	b.n	800d168 <UART_SetConfig+0x390>
 800cf64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	4a71      	ldr	r2, [pc, #452]	@ (800d130 <UART_SetConfig+0x358>)
 800cf6a:	4293      	cmp	r3, r2
 800cf6c:	d131      	bne.n	800cfd2 <UART_SetConfig+0x1fa>
 800cf6e:	4b6e      	ldr	r3, [pc, #440]	@ (800d128 <UART_SetConfig+0x350>)
 800cf70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf72:	2230      	movs	r2, #48	@ 0x30
 800cf74:	4013      	ands	r3, r2
 800cf76:	2b30      	cmp	r3, #48	@ 0x30
 800cf78:	d01d      	beq.n	800cfb6 <UART_SetConfig+0x1de>
 800cf7a:	d823      	bhi.n	800cfc4 <UART_SetConfig+0x1ec>
 800cf7c:	2b20      	cmp	r3, #32
 800cf7e:	d00c      	beq.n	800cf9a <UART_SetConfig+0x1c2>
 800cf80:	d820      	bhi.n	800cfc4 <UART_SetConfig+0x1ec>
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d002      	beq.n	800cf8c <UART_SetConfig+0x1b4>
 800cf86:	2b10      	cmp	r3, #16
 800cf88:	d00e      	beq.n	800cfa8 <UART_SetConfig+0x1d0>
 800cf8a:	e01b      	b.n	800cfc4 <UART_SetConfig+0x1ec>
 800cf8c:	231b      	movs	r3, #27
 800cf8e:	2220      	movs	r2, #32
 800cf90:	189b      	adds	r3, r3, r2
 800cf92:	19db      	adds	r3, r3, r7
 800cf94:	2200      	movs	r2, #0
 800cf96:	701a      	strb	r2, [r3, #0]
 800cf98:	e0e6      	b.n	800d168 <UART_SetConfig+0x390>
 800cf9a:	231b      	movs	r3, #27
 800cf9c:	2220      	movs	r2, #32
 800cf9e:	189b      	adds	r3, r3, r2
 800cfa0:	19db      	adds	r3, r3, r7
 800cfa2:	2202      	movs	r2, #2
 800cfa4:	701a      	strb	r2, [r3, #0]
 800cfa6:	e0df      	b.n	800d168 <UART_SetConfig+0x390>
 800cfa8:	231b      	movs	r3, #27
 800cfaa:	2220      	movs	r2, #32
 800cfac:	189b      	adds	r3, r3, r2
 800cfae:	19db      	adds	r3, r3, r7
 800cfb0:	2204      	movs	r2, #4
 800cfb2:	701a      	strb	r2, [r3, #0]
 800cfb4:	e0d8      	b.n	800d168 <UART_SetConfig+0x390>
 800cfb6:	231b      	movs	r3, #27
 800cfb8:	2220      	movs	r2, #32
 800cfba:	189b      	adds	r3, r3, r2
 800cfbc:	19db      	adds	r3, r3, r7
 800cfbe:	2208      	movs	r2, #8
 800cfc0:	701a      	strb	r2, [r3, #0]
 800cfc2:	e0d1      	b.n	800d168 <UART_SetConfig+0x390>
 800cfc4:	231b      	movs	r3, #27
 800cfc6:	2220      	movs	r2, #32
 800cfc8:	189b      	adds	r3, r3, r2
 800cfca:	19db      	adds	r3, r3, r7
 800cfcc:	2210      	movs	r2, #16
 800cfce:	701a      	strb	r2, [r3, #0]
 800cfd0:	e0ca      	b.n	800d168 <UART_SetConfig+0x390>
 800cfd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	4a57      	ldr	r2, [pc, #348]	@ (800d134 <UART_SetConfig+0x35c>)
 800cfd8:	4293      	cmp	r3, r2
 800cfda:	d106      	bne.n	800cfea <UART_SetConfig+0x212>
 800cfdc:	231b      	movs	r3, #27
 800cfde:	2220      	movs	r2, #32
 800cfe0:	189b      	adds	r3, r3, r2
 800cfe2:	19db      	adds	r3, r3, r7
 800cfe4:	2200      	movs	r2, #0
 800cfe6:	701a      	strb	r2, [r3, #0]
 800cfe8:	e0be      	b.n	800d168 <UART_SetConfig+0x390>
 800cfea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	4a52      	ldr	r2, [pc, #328]	@ (800d138 <UART_SetConfig+0x360>)
 800cff0:	4293      	cmp	r3, r2
 800cff2:	d106      	bne.n	800d002 <UART_SetConfig+0x22a>
 800cff4:	231b      	movs	r3, #27
 800cff6:	2220      	movs	r2, #32
 800cff8:	189b      	adds	r3, r3, r2
 800cffa:	19db      	adds	r3, r3, r7
 800cffc:	2200      	movs	r2, #0
 800cffe:	701a      	strb	r2, [r3, #0]
 800d000:	e0b2      	b.n	800d168 <UART_SetConfig+0x390>
 800d002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	4a4d      	ldr	r2, [pc, #308]	@ (800d13c <UART_SetConfig+0x364>)
 800d008:	4293      	cmp	r3, r2
 800d00a:	d106      	bne.n	800d01a <UART_SetConfig+0x242>
 800d00c:	231b      	movs	r3, #27
 800d00e:	2220      	movs	r2, #32
 800d010:	189b      	adds	r3, r3, r2
 800d012:	19db      	adds	r3, r3, r7
 800d014:	2200      	movs	r2, #0
 800d016:	701a      	strb	r2, [r3, #0]
 800d018:	e0a6      	b.n	800d168 <UART_SetConfig+0x390>
 800d01a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	4a3e      	ldr	r2, [pc, #248]	@ (800d118 <UART_SetConfig+0x340>)
 800d020:	4293      	cmp	r3, r2
 800d022:	d13e      	bne.n	800d0a2 <UART_SetConfig+0x2ca>
 800d024:	4b40      	ldr	r3, [pc, #256]	@ (800d128 <UART_SetConfig+0x350>)
 800d026:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d028:	23c0      	movs	r3, #192	@ 0xc0
 800d02a:	011b      	lsls	r3, r3, #4
 800d02c:	4013      	ands	r3, r2
 800d02e:	22c0      	movs	r2, #192	@ 0xc0
 800d030:	0112      	lsls	r2, r2, #4
 800d032:	4293      	cmp	r3, r2
 800d034:	d027      	beq.n	800d086 <UART_SetConfig+0x2ae>
 800d036:	22c0      	movs	r2, #192	@ 0xc0
 800d038:	0112      	lsls	r2, r2, #4
 800d03a:	4293      	cmp	r3, r2
 800d03c:	d82a      	bhi.n	800d094 <UART_SetConfig+0x2bc>
 800d03e:	2280      	movs	r2, #128	@ 0x80
 800d040:	0112      	lsls	r2, r2, #4
 800d042:	4293      	cmp	r3, r2
 800d044:	d011      	beq.n	800d06a <UART_SetConfig+0x292>
 800d046:	2280      	movs	r2, #128	@ 0x80
 800d048:	0112      	lsls	r2, r2, #4
 800d04a:	4293      	cmp	r3, r2
 800d04c:	d822      	bhi.n	800d094 <UART_SetConfig+0x2bc>
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d004      	beq.n	800d05c <UART_SetConfig+0x284>
 800d052:	2280      	movs	r2, #128	@ 0x80
 800d054:	00d2      	lsls	r2, r2, #3
 800d056:	4293      	cmp	r3, r2
 800d058:	d00e      	beq.n	800d078 <UART_SetConfig+0x2a0>
 800d05a:	e01b      	b.n	800d094 <UART_SetConfig+0x2bc>
 800d05c:	231b      	movs	r3, #27
 800d05e:	2220      	movs	r2, #32
 800d060:	189b      	adds	r3, r3, r2
 800d062:	19db      	adds	r3, r3, r7
 800d064:	2200      	movs	r2, #0
 800d066:	701a      	strb	r2, [r3, #0]
 800d068:	e07e      	b.n	800d168 <UART_SetConfig+0x390>
 800d06a:	231b      	movs	r3, #27
 800d06c:	2220      	movs	r2, #32
 800d06e:	189b      	adds	r3, r3, r2
 800d070:	19db      	adds	r3, r3, r7
 800d072:	2202      	movs	r2, #2
 800d074:	701a      	strb	r2, [r3, #0]
 800d076:	e077      	b.n	800d168 <UART_SetConfig+0x390>
 800d078:	231b      	movs	r3, #27
 800d07a:	2220      	movs	r2, #32
 800d07c:	189b      	adds	r3, r3, r2
 800d07e:	19db      	adds	r3, r3, r7
 800d080:	2204      	movs	r2, #4
 800d082:	701a      	strb	r2, [r3, #0]
 800d084:	e070      	b.n	800d168 <UART_SetConfig+0x390>
 800d086:	231b      	movs	r3, #27
 800d088:	2220      	movs	r2, #32
 800d08a:	189b      	adds	r3, r3, r2
 800d08c:	19db      	adds	r3, r3, r7
 800d08e:	2208      	movs	r2, #8
 800d090:	701a      	strb	r2, [r3, #0]
 800d092:	e069      	b.n	800d168 <UART_SetConfig+0x390>
 800d094:	231b      	movs	r3, #27
 800d096:	2220      	movs	r2, #32
 800d098:	189b      	adds	r3, r3, r2
 800d09a:	19db      	adds	r3, r3, r7
 800d09c:	2210      	movs	r2, #16
 800d09e:	701a      	strb	r2, [r3, #0]
 800d0a0:	e062      	b.n	800d168 <UART_SetConfig+0x390>
 800d0a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	4a1d      	ldr	r2, [pc, #116]	@ (800d11c <UART_SetConfig+0x344>)
 800d0a8:	4293      	cmp	r3, r2
 800d0aa:	d157      	bne.n	800d15c <UART_SetConfig+0x384>
 800d0ac:	4b1e      	ldr	r3, [pc, #120]	@ (800d128 <UART_SetConfig+0x350>)
 800d0ae:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d0b0:	23c0      	movs	r3, #192	@ 0xc0
 800d0b2:	009b      	lsls	r3, r3, #2
 800d0b4:	4013      	ands	r3, r2
 800d0b6:	22c0      	movs	r2, #192	@ 0xc0
 800d0b8:	0092      	lsls	r2, r2, #2
 800d0ba:	4293      	cmp	r3, r2
 800d0bc:	d040      	beq.n	800d140 <UART_SetConfig+0x368>
 800d0be:	22c0      	movs	r2, #192	@ 0xc0
 800d0c0:	0092      	lsls	r2, r2, #2
 800d0c2:	4293      	cmp	r3, r2
 800d0c4:	d843      	bhi.n	800d14e <UART_SetConfig+0x376>
 800d0c6:	2280      	movs	r2, #128	@ 0x80
 800d0c8:	0092      	lsls	r2, r2, #2
 800d0ca:	4293      	cmp	r3, r2
 800d0cc:	d011      	beq.n	800d0f2 <UART_SetConfig+0x31a>
 800d0ce:	2280      	movs	r2, #128	@ 0x80
 800d0d0:	0092      	lsls	r2, r2, #2
 800d0d2:	4293      	cmp	r3, r2
 800d0d4:	d83b      	bhi.n	800d14e <UART_SetConfig+0x376>
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d004      	beq.n	800d0e4 <UART_SetConfig+0x30c>
 800d0da:	2280      	movs	r2, #128	@ 0x80
 800d0dc:	0052      	lsls	r2, r2, #1
 800d0de:	4293      	cmp	r3, r2
 800d0e0:	d00e      	beq.n	800d100 <UART_SetConfig+0x328>
 800d0e2:	e034      	b.n	800d14e <UART_SetConfig+0x376>
 800d0e4:	231b      	movs	r3, #27
 800d0e6:	2220      	movs	r2, #32
 800d0e8:	189b      	adds	r3, r3, r2
 800d0ea:	19db      	adds	r3, r3, r7
 800d0ec:	2200      	movs	r2, #0
 800d0ee:	701a      	strb	r2, [r3, #0]
 800d0f0:	e03a      	b.n	800d168 <UART_SetConfig+0x390>
 800d0f2:	231b      	movs	r3, #27
 800d0f4:	2220      	movs	r2, #32
 800d0f6:	189b      	adds	r3, r3, r2
 800d0f8:	19db      	adds	r3, r3, r7
 800d0fa:	2202      	movs	r2, #2
 800d0fc:	701a      	strb	r2, [r3, #0]
 800d0fe:	e033      	b.n	800d168 <UART_SetConfig+0x390>
 800d100:	231b      	movs	r3, #27
 800d102:	2220      	movs	r2, #32
 800d104:	189b      	adds	r3, r3, r2
 800d106:	19db      	adds	r3, r3, r7
 800d108:	2204      	movs	r2, #4
 800d10a:	701a      	strb	r2, [r3, #0]
 800d10c:	e02c      	b.n	800d168 <UART_SetConfig+0x390>
 800d10e:	46c0      	nop			@ (mov r8, r8)
 800d110:	cfff69f3 	.word	0xcfff69f3
 800d114:	ffffcfff 	.word	0xffffcfff
 800d118:	40008000 	.word	0x40008000
 800d11c:	40008400 	.word	0x40008400
 800d120:	11fff4ff 	.word	0x11fff4ff
 800d124:	40013800 	.word	0x40013800
 800d128:	40021000 	.word	0x40021000
 800d12c:	40004400 	.word	0x40004400
 800d130:	40004800 	.word	0x40004800
 800d134:	40004c00 	.word	0x40004c00
 800d138:	40005000 	.word	0x40005000
 800d13c:	40013c00 	.word	0x40013c00
 800d140:	231b      	movs	r3, #27
 800d142:	2220      	movs	r2, #32
 800d144:	189b      	adds	r3, r3, r2
 800d146:	19db      	adds	r3, r3, r7
 800d148:	2208      	movs	r2, #8
 800d14a:	701a      	strb	r2, [r3, #0]
 800d14c:	e00c      	b.n	800d168 <UART_SetConfig+0x390>
 800d14e:	231b      	movs	r3, #27
 800d150:	2220      	movs	r2, #32
 800d152:	189b      	adds	r3, r3, r2
 800d154:	19db      	adds	r3, r3, r7
 800d156:	2210      	movs	r2, #16
 800d158:	701a      	strb	r2, [r3, #0]
 800d15a:	e005      	b.n	800d168 <UART_SetConfig+0x390>
 800d15c:	231b      	movs	r3, #27
 800d15e:	2220      	movs	r2, #32
 800d160:	189b      	adds	r3, r3, r2
 800d162:	19db      	adds	r3, r3, r7
 800d164:	2210      	movs	r2, #16
 800d166:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	4ac1      	ldr	r2, [pc, #772]	@ (800d474 <UART_SetConfig+0x69c>)
 800d16e:	4293      	cmp	r3, r2
 800d170:	d005      	beq.n	800d17e <UART_SetConfig+0x3a6>
 800d172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	4ac0      	ldr	r2, [pc, #768]	@ (800d478 <UART_SetConfig+0x6a0>)
 800d178:	4293      	cmp	r3, r2
 800d17a:	d000      	beq.n	800d17e <UART_SetConfig+0x3a6>
 800d17c:	e093      	b.n	800d2a6 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d17e:	231b      	movs	r3, #27
 800d180:	2220      	movs	r2, #32
 800d182:	189b      	adds	r3, r3, r2
 800d184:	19db      	adds	r3, r3, r7
 800d186:	781b      	ldrb	r3, [r3, #0]
 800d188:	2b08      	cmp	r3, #8
 800d18a:	d015      	beq.n	800d1b8 <UART_SetConfig+0x3e0>
 800d18c:	dc18      	bgt.n	800d1c0 <UART_SetConfig+0x3e8>
 800d18e:	2b04      	cmp	r3, #4
 800d190:	d00d      	beq.n	800d1ae <UART_SetConfig+0x3d6>
 800d192:	dc15      	bgt.n	800d1c0 <UART_SetConfig+0x3e8>
 800d194:	2b00      	cmp	r3, #0
 800d196:	d002      	beq.n	800d19e <UART_SetConfig+0x3c6>
 800d198:	2b02      	cmp	r3, #2
 800d19a:	d005      	beq.n	800d1a8 <UART_SetConfig+0x3d0>
 800d19c:	e010      	b.n	800d1c0 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d19e:	f7fd fdbd 	bl	800ad1c <HAL_RCC_GetPCLK1Freq>
 800d1a2:	0003      	movs	r3, r0
 800d1a4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d1a6:	e014      	b.n	800d1d2 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d1a8:	4bb4      	ldr	r3, [pc, #720]	@ (800d47c <UART_SetConfig+0x6a4>)
 800d1aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d1ac:	e011      	b.n	800d1d2 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d1ae:	f7fd fd29 	bl	800ac04 <HAL_RCC_GetSysClockFreq>
 800d1b2:	0003      	movs	r3, r0
 800d1b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d1b6:	e00c      	b.n	800d1d2 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d1b8:	2380      	movs	r3, #128	@ 0x80
 800d1ba:	021b      	lsls	r3, r3, #8
 800d1bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d1be:	e008      	b.n	800d1d2 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d1c4:	231a      	movs	r3, #26
 800d1c6:	2220      	movs	r2, #32
 800d1c8:	189b      	adds	r3, r3, r2
 800d1ca:	19db      	adds	r3, r3, r7
 800d1cc:	2201      	movs	r2, #1
 800d1ce:	701a      	strb	r2, [r3, #0]
        break;
 800d1d0:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d1d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d100      	bne.n	800d1da <UART_SetConfig+0x402>
 800d1d8:	e135      	b.n	800d446 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d1de:	4ba8      	ldr	r3, [pc, #672]	@ (800d480 <UART_SetConfig+0x6a8>)
 800d1e0:	0052      	lsls	r2, r2, #1
 800d1e2:	5ad3      	ldrh	r3, [r2, r3]
 800d1e4:	0019      	movs	r1, r3
 800d1e6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d1e8:	f7f2 ffb4 	bl	8000154 <__udivsi3>
 800d1ec:	0003      	movs	r3, r0
 800d1ee:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d1f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1f2:	685a      	ldr	r2, [r3, #4]
 800d1f4:	0013      	movs	r3, r2
 800d1f6:	005b      	lsls	r3, r3, #1
 800d1f8:	189b      	adds	r3, r3, r2
 800d1fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d1fc:	429a      	cmp	r2, r3
 800d1fe:	d305      	bcc.n	800d20c <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d202:	685b      	ldr	r3, [r3, #4]
 800d204:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d206:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d208:	429a      	cmp	r2, r3
 800d20a:	d906      	bls.n	800d21a <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 800d20c:	231a      	movs	r3, #26
 800d20e:	2220      	movs	r2, #32
 800d210:	189b      	adds	r3, r3, r2
 800d212:	19db      	adds	r3, r3, r7
 800d214:	2201      	movs	r2, #1
 800d216:	701a      	strb	r2, [r3, #0]
 800d218:	e044      	b.n	800d2a4 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d21a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d21c:	61bb      	str	r3, [r7, #24]
 800d21e:	2300      	movs	r3, #0
 800d220:	61fb      	str	r3, [r7, #28]
 800d222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d224:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d226:	4b96      	ldr	r3, [pc, #600]	@ (800d480 <UART_SetConfig+0x6a8>)
 800d228:	0052      	lsls	r2, r2, #1
 800d22a:	5ad3      	ldrh	r3, [r2, r3]
 800d22c:	613b      	str	r3, [r7, #16]
 800d22e:	2300      	movs	r3, #0
 800d230:	617b      	str	r3, [r7, #20]
 800d232:	693a      	ldr	r2, [r7, #16]
 800d234:	697b      	ldr	r3, [r7, #20]
 800d236:	69b8      	ldr	r0, [r7, #24]
 800d238:	69f9      	ldr	r1, [r7, #28]
 800d23a:	f7f3 f979 	bl	8000530 <__aeabi_uldivmod>
 800d23e:	0002      	movs	r2, r0
 800d240:	000b      	movs	r3, r1
 800d242:	0e11      	lsrs	r1, r2, #24
 800d244:	021d      	lsls	r5, r3, #8
 800d246:	430d      	orrs	r5, r1
 800d248:	0214      	lsls	r4, r2, #8
 800d24a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d24c:	685b      	ldr	r3, [r3, #4]
 800d24e:	085b      	lsrs	r3, r3, #1
 800d250:	60bb      	str	r3, [r7, #8]
 800d252:	2300      	movs	r3, #0
 800d254:	60fb      	str	r3, [r7, #12]
 800d256:	68b8      	ldr	r0, [r7, #8]
 800d258:	68f9      	ldr	r1, [r7, #12]
 800d25a:	1900      	adds	r0, r0, r4
 800d25c:	4169      	adcs	r1, r5
 800d25e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d260:	685b      	ldr	r3, [r3, #4]
 800d262:	603b      	str	r3, [r7, #0]
 800d264:	2300      	movs	r3, #0
 800d266:	607b      	str	r3, [r7, #4]
 800d268:	683a      	ldr	r2, [r7, #0]
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	f7f3 f960 	bl	8000530 <__aeabi_uldivmod>
 800d270:	0002      	movs	r2, r0
 800d272:	000b      	movs	r3, r1
 800d274:	0013      	movs	r3, r2
 800d276:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d278:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d27a:	23c0      	movs	r3, #192	@ 0xc0
 800d27c:	009b      	lsls	r3, r3, #2
 800d27e:	429a      	cmp	r2, r3
 800d280:	d309      	bcc.n	800d296 <UART_SetConfig+0x4be>
 800d282:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d284:	2380      	movs	r3, #128	@ 0x80
 800d286:	035b      	lsls	r3, r3, #13
 800d288:	429a      	cmp	r2, r3
 800d28a:	d204      	bcs.n	800d296 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 800d28c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d292:	60da      	str	r2, [r3, #12]
 800d294:	e006      	b.n	800d2a4 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800d296:	231a      	movs	r3, #26
 800d298:	2220      	movs	r2, #32
 800d29a:	189b      	adds	r3, r3, r2
 800d29c:	19db      	adds	r3, r3, r7
 800d29e:	2201      	movs	r2, #1
 800d2a0:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800d2a2:	e0d0      	b.n	800d446 <UART_SetConfig+0x66e>
 800d2a4:	e0cf      	b.n	800d446 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d2a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2a8:	69da      	ldr	r2, [r3, #28]
 800d2aa:	2380      	movs	r3, #128	@ 0x80
 800d2ac:	021b      	lsls	r3, r3, #8
 800d2ae:	429a      	cmp	r2, r3
 800d2b0:	d000      	beq.n	800d2b4 <UART_SetConfig+0x4dc>
 800d2b2:	e070      	b.n	800d396 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 800d2b4:	231b      	movs	r3, #27
 800d2b6:	2220      	movs	r2, #32
 800d2b8:	189b      	adds	r3, r3, r2
 800d2ba:	19db      	adds	r3, r3, r7
 800d2bc:	781b      	ldrb	r3, [r3, #0]
 800d2be:	2b08      	cmp	r3, #8
 800d2c0:	d015      	beq.n	800d2ee <UART_SetConfig+0x516>
 800d2c2:	dc18      	bgt.n	800d2f6 <UART_SetConfig+0x51e>
 800d2c4:	2b04      	cmp	r3, #4
 800d2c6:	d00d      	beq.n	800d2e4 <UART_SetConfig+0x50c>
 800d2c8:	dc15      	bgt.n	800d2f6 <UART_SetConfig+0x51e>
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d002      	beq.n	800d2d4 <UART_SetConfig+0x4fc>
 800d2ce:	2b02      	cmp	r3, #2
 800d2d0:	d005      	beq.n	800d2de <UART_SetConfig+0x506>
 800d2d2:	e010      	b.n	800d2f6 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d2d4:	f7fd fd22 	bl	800ad1c <HAL_RCC_GetPCLK1Freq>
 800d2d8:	0003      	movs	r3, r0
 800d2da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d2dc:	e014      	b.n	800d308 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d2de:	4b67      	ldr	r3, [pc, #412]	@ (800d47c <UART_SetConfig+0x6a4>)
 800d2e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d2e2:	e011      	b.n	800d308 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d2e4:	f7fd fc8e 	bl	800ac04 <HAL_RCC_GetSysClockFreq>
 800d2e8:	0003      	movs	r3, r0
 800d2ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d2ec:	e00c      	b.n	800d308 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d2ee:	2380      	movs	r3, #128	@ 0x80
 800d2f0:	021b      	lsls	r3, r3, #8
 800d2f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d2f4:	e008      	b.n	800d308 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d2fa:	231a      	movs	r3, #26
 800d2fc:	2220      	movs	r2, #32
 800d2fe:	189b      	adds	r3, r3, r2
 800d300:	19db      	adds	r3, r3, r7
 800d302:	2201      	movs	r2, #1
 800d304:	701a      	strb	r2, [r3, #0]
        break;
 800d306:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d100      	bne.n	800d310 <UART_SetConfig+0x538>
 800d30e:	e09a      	b.n	800d446 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d312:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d314:	4b5a      	ldr	r3, [pc, #360]	@ (800d480 <UART_SetConfig+0x6a8>)
 800d316:	0052      	lsls	r2, r2, #1
 800d318:	5ad3      	ldrh	r3, [r2, r3]
 800d31a:	0019      	movs	r1, r3
 800d31c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d31e:	f7f2 ff19 	bl	8000154 <__udivsi3>
 800d322:	0003      	movs	r3, r0
 800d324:	005a      	lsls	r2, r3, #1
 800d326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d328:	685b      	ldr	r3, [r3, #4]
 800d32a:	085b      	lsrs	r3, r3, #1
 800d32c:	18d2      	adds	r2, r2, r3
 800d32e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d330:	685b      	ldr	r3, [r3, #4]
 800d332:	0019      	movs	r1, r3
 800d334:	0010      	movs	r0, r2
 800d336:	f7f2 ff0d 	bl	8000154 <__udivsi3>
 800d33a:	0003      	movs	r3, r0
 800d33c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d33e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d340:	2b0f      	cmp	r3, #15
 800d342:	d921      	bls.n	800d388 <UART_SetConfig+0x5b0>
 800d344:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d346:	2380      	movs	r3, #128	@ 0x80
 800d348:	025b      	lsls	r3, r3, #9
 800d34a:	429a      	cmp	r2, r3
 800d34c:	d21c      	bcs.n	800d388 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d34e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d350:	b29a      	uxth	r2, r3
 800d352:	200e      	movs	r0, #14
 800d354:	2420      	movs	r4, #32
 800d356:	1903      	adds	r3, r0, r4
 800d358:	19db      	adds	r3, r3, r7
 800d35a:	210f      	movs	r1, #15
 800d35c:	438a      	bics	r2, r1
 800d35e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d362:	085b      	lsrs	r3, r3, #1
 800d364:	b29b      	uxth	r3, r3
 800d366:	2207      	movs	r2, #7
 800d368:	4013      	ands	r3, r2
 800d36a:	b299      	uxth	r1, r3
 800d36c:	1903      	adds	r3, r0, r4
 800d36e:	19db      	adds	r3, r3, r7
 800d370:	1902      	adds	r2, r0, r4
 800d372:	19d2      	adds	r2, r2, r7
 800d374:	8812      	ldrh	r2, [r2, #0]
 800d376:	430a      	orrs	r2, r1
 800d378:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800d37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	1902      	adds	r2, r0, r4
 800d380:	19d2      	adds	r2, r2, r7
 800d382:	8812      	ldrh	r2, [r2, #0]
 800d384:	60da      	str	r2, [r3, #12]
 800d386:	e05e      	b.n	800d446 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800d388:	231a      	movs	r3, #26
 800d38a:	2220      	movs	r2, #32
 800d38c:	189b      	adds	r3, r3, r2
 800d38e:	19db      	adds	r3, r3, r7
 800d390:	2201      	movs	r2, #1
 800d392:	701a      	strb	r2, [r3, #0]
 800d394:	e057      	b.n	800d446 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d396:	231b      	movs	r3, #27
 800d398:	2220      	movs	r2, #32
 800d39a:	189b      	adds	r3, r3, r2
 800d39c:	19db      	adds	r3, r3, r7
 800d39e:	781b      	ldrb	r3, [r3, #0]
 800d3a0:	2b08      	cmp	r3, #8
 800d3a2:	d015      	beq.n	800d3d0 <UART_SetConfig+0x5f8>
 800d3a4:	dc18      	bgt.n	800d3d8 <UART_SetConfig+0x600>
 800d3a6:	2b04      	cmp	r3, #4
 800d3a8:	d00d      	beq.n	800d3c6 <UART_SetConfig+0x5ee>
 800d3aa:	dc15      	bgt.n	800d3d8 <UART_SetConfig+0x600>
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d002      	beq.n	800d3b6 <UART_SetConfig+0x5de>
 800d3b0:	2b02      	cmp	r3, #2
 800d3b2:	d005      	beq.n	800d3c0 <UART_SetConfig+0x5e8>
 800d3b4:	e010      	b.n	800d3d8 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d3b6:	f7fd fcb1 	bl	800ad1c <HAL_RCC_GetPCLK1Freq>
 800d3ba:	0003      	movs	r3, r0
 800d3bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d3be:	e014      	b.n	800d3ea <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d3c0:	4b2e      	ldr	r3, [pc, #184]	@ (800d47c <UART_SetConfig+0x6a4>)
 800d3c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d3c4:	e011      	b.n	800d3ea <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d3c6:	f7fd fc1d 	bl	800ac04 <HAL_RCC_GetSysClockFreq>
 800d3ca:	0003      	movs	r3, r0
 800d3cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d3ce:	e00c      	b.n	800d3ea <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d3d0:	2380      	movs	r3, #128	@ 0x80
 800d3d2:	021b      	lsls	r3, r3, #8
 800d3d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d3d6:	e008      	b.n	800d3ea <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800d3d8:	2300      	movs	r3, #0
 800d3da:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d3dc:	231a      	movs	r3, #26
 800d3de:	2220      	movs	r2, #32
 800d3e0:	189b      	adds	r3, r3, r2
 800d3e2:	19db      	adds	r3, r3, r7
 800d3e4:	2201      	movs	r2, #1
 800d3e6:	701a      	strb	r2, [r3, #0]
        break;
 800d3e8:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800d3ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d02a      	beq.n	800d446 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d3f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d3f4:	4b22      	ldr	r3, [pc, #136]	@ (800d480 <UART_SetConfig+0x6a8>)
 800d3f6:	0052      	lsls	r2, r2, #1
 800d3f8:	5ad3      	ldrh	r3, [r2, r3]
 800d3fa:	0019      	movs	r1, r3
 800d3fc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d3fe:	f7f2 fea9 	bl	8000154 <__udivsi3>
 800d402:	0003      	movs	r3, r0
 800d404:	001a      	movs	r2, r3
 800d406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d408:	685b      	ldr	r3, [r3, #4]
 800d40a:	085b      	lsrs	r3, r3, #1
 800d40c:	18d2      	adds	r2, r2, r3
 800d40e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d410:	685b      	ldr	r3, [r3, #4]
 800d412:	0019      	movs	r1, r3
 800d414:	0010      	movs	r0, r2
 800d416:	f7f2 fe9d 	bl	8000154 <__udivsi3>
 800d41a:	0003      	movs	r3, r0
 800d41c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d41e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d420:	2b0f      	cmp	r3, #15
 800d422:	d90a      	bls.n	800d43a <UART_SetConfig+0x662>
 800d424:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d426:	2380      	movs	r3, #128	@ 0x80
 800d428:	025b      	lsls	r3, r3, #9
 800d42a:	429a      	cmp	r2, r3
 800d42c:	d205      	bcs.n	800d43a <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d42e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d430:	b29a      	uxth	r2, r3
 800d432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	60da      	str	r2, [r3, #12]
 800d438:	e005      	b.n	800d446 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800d43a:	231a      	movs	r3, #26
 800d43c:	2220      	movs	r2, #32
 800d43e:	189b      	adds	r3, r3, r2
 800d440:	19db      	adds	r3, r3, r7
 800d442:	2201      	movs	r2, #1
 800d444:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d448:	226a      	movs	r2, #106	@ 0x6a
 800d44a:	2101      	movs	r1, #1
 800d44c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800d44e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d450:	2268      	movs	r2, #104	@ 0x68
 800d452:	2101      	movs	r1, #1
 800d454:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d458:	2200      	movs	r2, #0
 800d45a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d45c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d45e:	2200      	movs	r2, #0
 800d460:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d462:	231a      	movs	r3, #26
 800d464:	2220      	movs	r2, #32
 800d466:	189b      	adds	r3, r3, r2
 800d468:	19db      	adds	r3, r3, r7
 800d46a:	781b      	ldrb	r3, [r3, #0]
}
 800d46c:	0018      	movs	r0, r3
 800d46e:	46bd      	mov	sp, r7
 800d470:	b010      	add	sp, #64	@ 0x40
 800d472:	bdb0      	pop	{r4, r5, r7, pc}
 800d474:	40008000 	.word	0x40008000
 800d478:	40008400 	.word	0x40008400
 800d47c:	00f42400 	.word	0x00f42400
 800d480:	08011e78 	.word	0x08011e78

0800d484 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b082      	sub	sp, #8
 800d488:	af00      	add	r7, sp, #0
 800d48a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d490:	2208      	movs	r2, #8
 800d492:	4013      	ands	r3, r2
 800d494:	d00b      	beq.n	800d4ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	685b      	ldr	r3, [r3, #4]
 800d49c:	4a4a      	ldr	r2, [pc, #296]	@ (800d5c8 <UART_AdvFeatureConfig+0x144>)
 800d49e:	4013      	ands	r3, r2
 800d4a0:	0019      	movs	r1, r3
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	430a      	orrs	r2, r1
 800d4ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4b2:	2201      	movs	r2, #1
 800d4b4:	4013      	ands	r3, r2
 800d4b6:	d00b      	beq.n	800d4d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	685b      	ldr	r3, [r3, #4]
 800d4be:	4a43      	ldr	r2, [pc, #268]	@ (800d5cc <UART_AdvFeatureConfig+0x148>)
 800d4c0:	4013      	ands	r3, r2
 800d4c2:	0019      	movs	r1, r3
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	430a      	orrs	r2, r1
 800d4ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4d4:	2202      	movs	r2, #2
 800d4d6:	4013      	ands	r3, r2
 800d4d8:	d00b      	beq.n	800d4f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	685b      	ldr	r3, [r3, #4]
 800d4e0:	4a3b      	ldr	r2, [pc, #236]	@ (800d5d0 <UART_AdvFeatureConfig+0x14c>)
 800d4e2:	4013      	ands	r3, r2
 800d4e4:	0019      	movs	r1, r3
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	430a      	orrs	r2, r1
 800d4f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4f6:	2204      	movs	r2, #4
 800d4f8:	4013      	ands	r3, r2
 800d4fa:	d00b      	beq.n	800d514 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	685b      	ldr	r3, [r3, #4]
 800d502:	4a34      	ldr	r2, [pc, #208]	@ (800d5d4 <UART_AdvFeatureConfig+0x150>)
 800d504:	4013      	ands	r3, r2
 800d506:	0019      	movs	r1, r3
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	430a      	orrs	r2, r1
 800d512:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d518:	2210      	movs	r2, #16
 800d51a:	4013      	ands	r3, r2
 800d51c:	d00b      	beq.n	800d536 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	689b      	ldr	r3, [r3, #8]
 800d524:	4a2c      	ldr	r2, [pc, #176]	@ (800d5d8 <UART_AdvFeatureConfig+0x154>)
 800d526:	4013      	ands	r3, r2
 800d528:	0019      	movs	r1, r3
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	430a      	orrs	r2, r1
 800d534:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d53a:	2220      	movs	r2, #32
 800d53c:	4013      	ands	r3, r2
 800d53e:	d00b      	beq.n	800d558 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	689b      	ldr	r3, [r3, #8]
 800d546:	4a25      	ldr	r2, [pc, #148]	@ (800d5dc <UART_AdvFeatureConfig+0x158>)
 800d548:	4013      	ands	r3, r2
 800d54a:	0019      	movs	r1, r3
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	430a      	orrs	r2, r1
 800d556:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d55c:	2240      	movs	r2, #64	@ 0x40
 800d55e:	4013      	ands	r3, r2
 800d560:	d01d      	beq.n	800d59e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	685b      	ldr	r3, [r3, #4]
 800d568:	4a1d      	ldr	r2, [pc, #116]	@ (800d5e0 <UART_AdvFeatureConfig+0x15c>)
 800d56a:	4013      	ands	r3, r2
 800d56c:	0019      	movs	r1, r3
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	430a      	orrs	r2, r1
 800d578:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d57e:	2380      	movs	r3, #128	@ 0x80
 800d580:	035b      	lsls	r3, r3, #13
 800d582:	429a      	cmp	r2, r3
 800d584:	d10b      	bne.n	800d59e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	685b      	ldr	r3, [r3, #4]
 800d58c:	4a15      	ldr	r2, [pc, #84]	@ (800d5e4 <UART_AdvFeatureConfig+0x160>)
 800d58e:	4013      	ands	r3, r2
 800d590:	0019      	movs	r1, r3
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	430a      	orrs	r2, r1
 800d59c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5a2:	2280      	movs	r2, #128	@ 0x80
 800d5a4:	4013      	ands	r3, r2
 800d5a6:	d00b      	beq.n	800d5c0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	685b      	ldr	r3, [r3, #4]
 800d5ae:	4a0e      	ldr	r2, [pc, #56]	@ (800d5e8 <UART_AdvFeatureConfig+0x164>)
 800d5b0:	4013      	ands	r3, r2
 800d5b2:	0019      	movs	r1, r3
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	430a      	orrs	r2, r1
 800d5be:	605a      	str	r2, [r3, #4]
  }
}
 800d5c0:	46c0      	nop			@ (mov r8, r8)
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	b002      	add	sp, #8
 800d5c6:	bd80      	pop	{r7, pc}
 800d5c8:	ffff7fff 	.word	0xffff7fff
 800d5cc:	fffdffff 	.word	0xfffdffff
 800d5d0:	fffeffff 	.word	0xfffeffff
 800d5d4:	fffbffff 	.word	0xfffbffff
 800d5d8:	ffffefff 	.word	0xffffefff
 800d5dc:	ffffdfff 	.word	0xffffdfff
 800d5e0:	ffefffff 	.word	0xffefffff
 800d5e4:	ff9fffff 	.word	0xff9fffff
 800d5e8:	fff7ffff 	.word	0xfff7ffff

0800d5ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b092      	sub	sp, #72	@ 0x48
 800d5f0:	af02      	add	r7, sp, #8
 800d5f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	2290      	movs	r2, #144	@ 0x90
 800d5f8:	2100      	movs	r1, #0
 800d5fa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d5fc:	f7fb fb5c 	bl	8008cb8 <HAL_GetTick>
 800d600:	0003      	movs	r3, r0
 800d602:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	2208      	movs	r2, #8
 800d60c:	4013      	ands	r3, r2
 800d60e:	2b08      	cmp	r3, #8
 800d610:	d12d      	bne.n	800d66e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d612:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d614:	2280      	movs	r2, #128	@ 0x80
 800d616:	0391      	lsls	r1, r2, #14
 800d618:	6878      	ldr	r0, [r7, #4]
 800d61a:	4a47      	ldr	r2, [pc, #284]	@ (800d738 <UART_CheckIdleState+0x14c>)
 800d61c:	9200      	str	r2, [sp, #0]
 800d61e:	2200      	movs	r2, #0
 800d620:	f000 f88e 	bl	800d740 <UART_WaitOnFlagUntilTimeout>
 800d624:	1e03      	subs	r3, r0, #0
 800d626:	d022      	beq.n	800d66e <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d628:	f3ef 8310 	mrs	r3, PRIMASK
 800d62c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800d62e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d630:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d632:	2301      	movs	r3, #1
 800d634:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d638:	f383 8810 	msr	PRIMASK, r3
}
 800d63c:	46c0      	nop			@ (mov r8, r8)
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	681a      	ldr	r2, [r3, #0]
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	2180      	movs	r1, #128	@ 0x80
 800d64a:	438a      	bics	r2, r1
 800d64c:	601a      	str	r2, [r3, #0]
 800d64e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d650:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d654:	f383 8810 	msr	PRIMASK, r3
}
 800d658:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	2288      	movs	r2, #136	@ 0x88
 800d65e:	2120      	movs	r1, #32
 800d660:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	2284      	movs	r2, #132	@ 0x84
 800d666:	2100      	movs	r1, #0
 800d668:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d66a:	2303      	movs	r3, #3
 800d66c:	e060      	b.n	800d730 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	2204      	movs	r2, #4
 800d676:	4013      	ands	r3, r2
 800d678:	2b04      	cmp	r3, #4
 800d67a:	d146      	bne.n	800d70a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d67c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d67e:	2280      	movs	r2, #128	@ 0x80
 800d680:	03d1      	lsls	r1, r2, #15
 800d682:	6878      	ldr	r0, [r7, #4]
 800d684:	4a2c      	ldr	r2, [pc, #176]	@ (800d738 <UART_CheckIdleState+0x14c>)
 800d686:	9200      	str	r2, [sp, #0]
 800d688:	2200      	movs	r2, #0
 800d68a:	f000 f859 	bl	800d740 <UART_WaitOnFlagUntilTimeout>
 800d68e:	1e03      	subs	r3, r0, #0
 800d690:	d03b      	beq.n	800d70a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d692:	f3ef 8310 	mrs	r3, PRIMASK
 800d696:	60fb      	str	r3, [r7, #12]
  return(result);
 800d698:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d69a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d69c:	2301      	movs	r3, #1
 800d69e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d6a0:	693b      	ldr	r3, [r7, #16]
 800d6a2:	f383 8810 	msr	PRIMASK, r3
}
 800d6a6:	46c0      	nop			@ (mov r8, r8)
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	681a      	ldr	r2, [r3, #0]
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	4922      	ldr	r1, [pc, #136]	@ (800d73c <UART_CheckIdleState+0x150>)
 800d6b4:	400a      	ands	r2, r1
 800d6b6:	601a      	str	r2, [r3, #0]
 800d6b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6ba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d6bc:	697b      	ldr	r3, [r7, #20]
 800d6be:	f383 8810 	msr	PRIMASK, r3
}
 800d6c2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d6c4:	f3ef 8310 	mrs	r3, PRIMASK
 800d6c8:	61bb      	str	r3, [r7, #24]
  return(result);
 800d6ca:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d6cc:	633b      	str	r3, [r7, #48]	@ 0x30
 800d6ce:	2301      	movs	r3, #1
 800d6d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d6d2:	69fb      	ldr	r3, [r7, #28]
 800d6d4:	f383 8810 	msr	PRIMASK, r3
}
 800d6d8:	46c0      	nop			@ (mov r8, r8)
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	689a      	ldr	r2, [r3, #8]
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	2101      	movs	r1, #1
 800d6e6:	438a      	bics	r2, r1
 800d6e8:	609a      	str	r2, [r3, #8]
 800d6ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6ec:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d6ee:	6a3b      	ldr	r3, [r7, #32]
 800d6f0:	f383 8810 	msr	PRIMASK, r3
}
 800d6f4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	228c      	movs	r2, #140	@ 0x8c
 800d6fa:	2120      	movs	r1, #32
 800d6fc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	2284      	movs	r2, #132	@ 0x84
 800d702:	2100      	movs	r1, #0
 800d704:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d706:	2303      	movs	r3, #3
 800d708:	e012      	b.n	800d730 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	2288      	movs	r2, #136	@ 0x88
 800d70e:	2120      	movs	r1, #32
 800d710:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	228c      	movs	r2, #140	@ 0x8c
 800d716:	2120      	movs	r1, #32
 800d718:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	2200      	movs	r2, #0
 800d71e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	2200      	movs	r2, #0
 800d724:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	2284      	movs	r2, #132	@ 0x84
 800d72a:	2100      	movs	r1, #0
 800d72c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d72e:	2300      	movs	r3, #0
}
 800d730:	0018      	movs	r0, r3
 800d732:	46bd      	mov	sp, r7
 800d734:	b010      	add	sp, #64	@ 0x40
 800d736:	bd80      	pop	{r7, pc}
 800d738:	01ffffff 	.word	0x01ffffff
 800d73c:	fffffedf 	.word	0xfffffedf

0800d740 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d740:	b580      	push	{r7, lr}
 800d742:	b084      	sub	sp, #16
 800d744:	af00      	add	r7, sp, #0
 800d746:	60f8      	str	r0, [r7, #12]
 800d748:	60b9      	str	r1, [r7, #8]
 800d74a:	603b      	str	r3, [r7, #0]
 800d74c:	1dfb      	adds	r3, r7, #7
 800d74e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d750:	e051      	b.n	800d7f6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d752:	69bb      	ldr	r3, [r7, #24]
 800d754:	3301      	adds	r3, #1
 800d756:	d04e      	beq.n	800d7f6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d758:	f7fb faae 	bl	8008cb8 <HAL_GetTick>
 800d75c:	0002      	movs	r2, r0
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	1ad3      	subs	r3, r2, r3
 800d762:	69ba      	ldr	r2, [r7, #24]
 800d764:	429a      	cmp	r2, r3
 800d766:	d302      	bcc.n	800d76e <UART_WaitOnFlagUntilTimeout+0x2e>
 800d768:	69bb      	ldr	r3, [r7, #24]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d101      	bne.n	800d772 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800d76e:	2303      	movs	r3, #3
 800d770:	e051      	b.n	800d816 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	2204      	movs	r2, #4
 800d77a:	4013      	ands	r3, r2
 800d77c:	d03b      	beq.n	800d7f6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800d77e:	68bb      	ldr	r3, [r7, #8]
 800d780:	2b80      	cmp	r3, #128	@ 0x80
 800d782:	d038      	beq.n	800d7f6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800d784:	68bb      	ldr	r3, [r7, #8]
 800d786:	2b40      	cmp	r3, #64	@ 0x40
 800d788:	d035      	beq.n	800d7f6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	69db      	ldr	r3, [r3, #28]
 800d790:	2208      	movs	r2, #8
 800d792:	4013      	ands	r3, r2
 800d794:	2b08      	cmp	r3, #8
 800d796:	d111      	bne.n	800d7bc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	2208      	movs	r2, #8
 800d79e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	0018      	movs	r0, r3
 800d7a4:	f000 f83c 	bl	800d820 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	2290      	movs	r2, #144	@ 0x90
 800d7ac:	2108      	movs	r1, #8
 800d7ae:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	2284      	movs	r2, #132	@ 0x84
 800d7b4:	2100      	movs	r1, #0
 800d7b6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800d7b8:	2301      	movs	r3, #1
 800d7ba:	e02c      	b.n	800d816 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	69da      	ldr	r2, [r3, #28]
 800d7c2:	2380      	movs	r3, #128	@ 0x80
 800d7c4:	011b      	lsls	r3, r3, #4
 800d7c6:	401a      	ands	r2, r3
 800d7c8:	2380      	movs	r3, #128	@ 0x80
 800d7ca:	011b      	lsls	r3, r3, #4
 800d7cc:	429a      	cmp	r2, r3
 800d7ce:	d112      	bne.n	800d7f6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	2280      	movs	r2, #128	@ 0x80
 800d7d6:	0112      	lsls	r2, r2, #4
 800d7d8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	0018      	movs	r0, r3
 800d7de:	f000 f81f 	bl	800d820 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	2290      	movs	r2, #144	@ 0x90
 800d7e6:	2120      	movs	r1, #32
 800d7e8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	2284      	movs	r2, #132	@ 0x84
 800d7ee:	2100      	movs	r1, #0
 800d7f0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800d7f2:	2303      	movs	r3, #3
 800d7f4:	e00f      	b.n	800d816 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	69db      	ldr	r3, [r3, #28]
 800d7fc:	68ba      	ldr	r2, [r7, #8]
 800d7fe:	4013      	ands	r3, r2
 800d800:	68ba      	ldr	r2, [r7, #8]
 800d802:	1ad3      	subs	r3, r2, r3
 800d804:	425a      	negs	r2, r3
 800d806:	4153      	adcs	r3, r2
 800d808:	b2db      	uxtb	r3, r3
 800d80a:	001a      	movs	r2, r3
 800d80c:	1dfb      	adds	r3, r7, #7
 800d80e:	781b      	ldrb	r3, [r3, #0]
 800d810:	429a      	cmp	r2, r3
 800d812:	d09e      	beq.n	800d752 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d814:	2300      	movs	r3, #0
}
 800d816:	0018      	movs	r0, r3
 800d818:	46bd      	mov	sp, r7
 800d81a:	b004      	add	sp, #16
 800d81c:	bd80      	pop	{r7, pc}
	...

0800d820 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d820:	b580      	push	{r7, lr}
 800d822:	b08e      	sub	sp, #56	@ 0x38
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d828:	f3ef 8310 	mrs	r3, PRIMASK
 800d82c:	617b      	str	r3, [r7, #20]
  return(result);
 800d82e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d830:	637b      	str	r3, [r7, #52]	@ 0x34
 800d832:	2301      	movs	r3, #1
 800d834:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d836:	69bb      	ldr	r3, [r7, #24]
 800d838:	f383 8810 	msr	PRIMASK, r3
}
 800d83c:	46c0      	nop			@ (mov r8, r8)
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	681a      	ldr	r2, [r3, #0]
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	4926      	ldr	r1, [pc, #152]	@ (800d8e4 <UART_EndRxTransfer+0xc4>)
 800d84a:	400a      	ands	r2, r1
 800d84c:	601a      	str	r2, [r3, #0]
 800d84e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d850:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d852:	69fb      	ldr	r3, [r7, #28]
 800d854:	f383 8810 	msr	PRIMASK, r3
}
 800d858:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d85a:	f3ef 8310 	mrs	r3, PRIMASK
 800d85e:	623b      	str	r3, [r7, #32]
  return(result);
 800d860:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d862:	633b      	str	r3, [r7, #48]	@ 0x30
 800d864:	2301      	movs	r3, #1
 800d866:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d86a:	f383 8810 	msr	PRIMASK, r3
}
 800d86e:	46c0      	nop			@ (mov r8, r8)
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	689a      	ldr	r2, [r3, #8]
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	491b      	ldr	r1, [pc, #108]	@ (800d8e8 <UART_EndRxTransfer+0xc8>)
 800d87c:	400a      	ands	r2, r1
 800d87e:	609a      	str	r2, [r3, #8]
 800d880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d882:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d886:	f383 8810 	msr	PRIMASK, r3
}
 800d88a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d890:	2b01      	cmp	r3, #1
 800d892:	d118      	bne.n	800d8c6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d894:	f3ef 8310 	mrs	r3, PRIMASK
 800d898:	60bb      	str	r3, [r7, #8]
  return(result);
 800d89a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d89c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d89e:	2301      	movs	r3, #1
 800d8a0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	f383 8810 	msr	PRIMASK, r3
}
 800d8a8:	46c0      	nop			@ (mov r8, r8)
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	681a      	ldr	r2, [r3, #0]
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	2110      	movs	r1, #16
 800d8b6:	438a      	bics	r2, r1
 800d8b8:	601a      	str	r2, [r3, #0]
 800d8ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8bc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d8be:	693b      	ldr	r3, [r7, #16]
 800d8c0:	f383 8810 	msr	PRIMASK, r3
}
 800d8c4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	228c      	movs	r2, #140	@ 0x8c
 800d8ca:	2120      	movs	r1, #32
 800d8cc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d8da:	46c0      	nop			@ (mov r8, r8)
 800d8dc:	46bd      	mov	sp, r7
 800d8de:	b00e      	add	sp, #56	@ 0x38
 800d8e0:	bd80      	pop	{r7, pc}
 800d8e2:	46c0      	nop			@ (mov r8, r8)
 800d8e4:	fffffedf 	.word	0xfffffedf
 800d8e8:	effffffe 	.word	0xeffffffe

0800d8ec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b084      	sub	sp, #16
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	2284      	movs	r2, #132	@ 0x84
 800d8f8:	5c9b      	ldrb	r3, [r3, r2]
 800d8fa:	2b01      	cmp	r3, #1
 800d8fc:	d101      	bne.n	800d902 <HAL_UARTEx_DisableFifoMode+0x16>
 800d8fe:	2302      	movs	r3, #2
 800d900:	e027      	b.n	800d952 <HAL_UARTEx_DisableFifoMode+0x66>
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	2284      	movs	r2, #132	@ 0x84
 800d906:	2101      	movs	r1, #1
 800d908:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	2288      	movs	r2, #136	@ 0x88
 800d90e:	2124      	movs	r1, #36	@ 0x24
 800d910:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	681a      	ldr	r2, [r3, #0]
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	2101      	movs	r1, #1
 800d926:	438a      	bics	r2, r1
 800d928:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	4a0b      	ldr	r2, [pc, #44]	@ (800d95c <HAL_UARTEx_DisableFifoMode+0x70>)
 800d92e:	4013      	ands	r3, r2
 800d930:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2200      	movs	r2, #0
 800d936:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	68fa      	ldr	r2, [r7, #12]
 800d93e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	2288      	movs	r2, #136	@ 0x88
 800d944:	2120      	movs	r1, #32
 800d946:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	2284      	movs	r2, #132	@ 0x84
 800d94c:	2100      	movs	r1, #0
 800d94e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d950:	2300      	movs	r3, #0
}
 800d952:	0018      	movs	r0, r3
 800d954:	46bd      	mov	sp, r7
 800d956:	b004      	add	sp, #16
 800d958:	bd80      	pop	{r7, pc}
 800d95a:	46c0      	nop			@ (mov r8, r8)
 800d95c:	dfffffff 	.word	0xdfffffff

0800d960 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b084      	sub	sp, #16
 800d964:	af00      	add	r7, sp, #0
 800d966:	6078      	str	r0, [r7, #4]
 800d968:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	2284      	movs	r2, #132	@ 0x84
 800d96e:	5c9b      	ldrb	r3, [r3, r2]
 800d970:	2b01      	cmp	r3, #1
 800d972:	d101      	bne.n	800d978 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d974:	2302      	movs	r3, #2
 800d976:	e02e      	b.n	800d9d6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2284      	movs	r2, #132	@ 0x84
 800d97c:	2101      	movs	r1, #1
 800d97e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	2288      	movs	r2, #136	@ 0x88
 800d984:	2124      	movs	r1, #36	@ 0x24
 800d986:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	681a      	ldr	r2, [r3, #0]
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	2101      	movs	r1, #1
 800d99c:	438a      	bics	r2, r1
 800d99e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	689b      	ldr	r3, [r3, #8]
 800d9a6:	00db      	lsls	r3, r3, #3
 800d9a8:	08d9      	lsrs	r1, r3, #3
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	683a      	ldr	r2, [r7, #0]
 800d9b0:	430a      	orrs	r2, r1
 800d9b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	0018      	movs	r0, r3
 800d9b8:	f000 f854 	bl	800da64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	68fa      	ldr	r2, [r7, #12]
 800d9c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	2288      	movs	r2, #136	@ 0x88
 800d9c8:	2120      	movs	r1, #32
 800d9ca:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2284      	movs	r2, #132	@ 0x84
 800d9d0:	2100      	movs	r1, #0
 800d9d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d9d4:	2300      	movs	r3, #0
}
 800d9d6:	0018      	movs	r0, r3
 800d9d8:	46bd      	mov	sp, r7
 800d9da:	b004      	add	sp, #16
 800d9dc:	bd80      	pop	{r7, pc}
	...

0800d9e0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d9e0:	b580      	push	{r7, lr}
 800d9e2:	b084      	sub	sp, #16
 800d9e4:	af00      	add	r7, sp, #0
 800d9e6:	6078      	str	r0, [r7, #4]
 800d9e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	2284      	movs	r2, #132	@ 0x84
 800d9ee:	5c9b      	ldrb	r3, [r3, r2]
 800d9f0:	2b01      	cmp	r3, #1
 800d9f2:	d101      	bne.n	800d9f8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d9f4:	2302      	movs	r3, #2
 800d9f6:	e02f      	b.n	800da58 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	2284      	movs	r2, #132	@ 0x84
 800d9fc:	2101      	movs	r1, #1
 800d9fe:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	2288      	movs	r2, #136	@ 0x88
 800da04:	2124      	movs	r1, #36	@ 0x24
 800da06:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	681b      	ldr	r3, [r3, #0]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	681a      	ldr	r2, [r3, #0]
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	2101      	movs	r1, #1
 800da1c:	438a      	bics	r2, r1
 800da1e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	689b      	ldr	r3, [r3, #8]
 800da26:	4a0e      	ldr	r2, [pc, #56]	@ (800da60 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800da28:	4013      	ands	r3, r2
 800da2a:	0019      	movs	r1, r3
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	683a      	ldr	r2, [r7, #0]
 800da32:	430a      	orrs	r2, r1
 800da34:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	0018      	movs	r0, r3
 800da3a:	f000 f813 	bl	800da64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	68fa      	ldr	r2, [r7, #12]
 800da44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	2288      	movs	r2, #136	@ 0x88
 800da4a:	2120      	movs	r1, #32
 800da4c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	2284      	movs	r2, #132	@ 0x84
 800da52:	2100      	movs	r1, #0
 800da54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800da56:	2300      	movs	r3, #0
}
 800da58:	0018      	movs	r0, r3
 800da5a:	46bd      	mov	sp, r7
 800da5c:	b004      	add	sp, #16
 800da5e:	bd80      	pop	{r7, pc}
 800da60:	f1ffffff 	.word	0xf1ffffff

0800da64 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800da64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da66:	b085      	sub	sp, #20
 800da68:	af00      	add	r7, sp, #0
 800da6a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800da70:	2b00      	cmp	r3, #0
 800da72:	d108      	bne.n	800da86 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	226a      	movs	r2, #106	@ 0x6a
 800da78:	2101      	movs	r1, #1
 800da7a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	2268      	movs	r2, #104	@ 0x68
 800da80:	2101      	movs	r1, #1
 800da82:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800da84:	e043      	b.n	800db0e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800da86:	260f      	movs	r6, #15
 800da88:	19bb      	adds	r3, r7, r6
 800da8a:	2208      	movs	r2, #8
 800da8c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800da8e:	200e      	movs	r0, #14
 800da90:	183b      	adds	r3, r7, r0
 800da92:	2208      	movs	r2, #8
 800da94:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	689b      	ldr	r3, [r3, #8]
 800da9c:	0e5b      	lsrs	r3, r3, #25
 800da9e:	b2da      	uxtb	r2, r3
 800daa0:	240d      	movs	r4, #13
 800daa2:	193b      	adds	r3, r7, r4
 800daa4:	2107      	movs	r1, #7
 800daa6:	400a      	ands	r2, r1
 800daa8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	689b      	ldr	r3, [r3, #8]
 800dab0:	0f5b      	lsrs	r3, r3, #29
 800dab2:	b2da      	uxtb	r2, r3
 800dab4:	250c      	movs	r5, #12
 800dab6:	197b      	adds	r3, r7, r5
 800dab8:	2107      	movs	r1, #7
 800daba:	400a      	ands	r2, r1
 800dabc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dabe:	183b      	adds	r3, r7, r0
 800dac0:	781b      	ldrb	r3, [r3, #0]
 800dac2:	197a      	adds	r2, r7, r5
 800dac4:	7812      	ldrb	r2, [r2, #0]
 800dac6:	4914      	ldr	r1, [pc, #80]	@ (800db18 <UARTEx_SetNbDataToProcess+0xb4>)
 800dac8:	5c8a      	ldrb	r2, [r1, r2]
 800daca:	435a      	muls	r2, r3
 800dacc:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800dace:	197b      	adds	r3, r7, r5
 800dad0:	781b      	ldrb	r3, [r3, #0]
 800dad2:	4a12      	ldr	r2, [pc, #72]	@ (800db1c <UARTEx_SetNbDataToProcess+0xb8>)
 800dad4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dad6:	0019      	movs	r1, r3
 800dad8:	f7f2 fbc6 	bl	8000268 <__divsi3>
 800dadc:	0003      	movs	r3, r0
 800dade:	b299      	uxth	r1, r3
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	226a      	movs	r2, #106	@ 0x6a
 800dae4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dae6:	19bb      	adds	r3, r7, r6
 800dae8:	781b      	ldrb	r3, [r3, #0]
 800daea:	193a      	adds	r2, r7, r4
 800daec:	7812      	ldrb	r2, [r2, #0]
 800daee:	490a      	ldr	r1, [pc, #40]	@ (800db18 <UARTEx_SetNbDataToProcess+0xb4>)
 800daf0:	5c8a      	ldrb	r2, [r1, r2]
 800daf2:	435a      	muls	r2, r3
 800daf4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800daf6:	193b      	adds	r3, r7, r4
 800daf8:	781b      	ldrb	r3, [r3, #0]
 800dafa:	4a08      	ldr	r2, [pc, #32]	@ (800db1c <UARTEx_SetNbDataToProcess+0xb8>)
 800dafc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dafe:	0019      	movs	r1, r3
 800db00:	f7f2 fbb2 	bl	8000268 <__divsi3>
 800db04:	0003      	movs	r3, r0
 800db06:	b299      	uxth	r1, r3
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	2268      	movs	r2, #104	@ 0x68
 800db0c:	5299      	strh	r1, [r3, r2]
}
 800db0e:	46c0      	nop			@ (mov r8, r8)
 800db10:	46bd      	mov	sp, r7
 800db12:	b005      	add	sp, #20
 800db14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db16:	46c0      	nop			@ (mov r8, r8)
 800db18:	08011e90 	.word	0x08011e90
 800db1c:	08011e98 	.word	0x08011e98

0800db20 <sulp>:
 800db20:	b570      	push	{r4, r5, r6, lr}
 800db22:	0016      	movs	r6, r2
 800db24:	000d      	movs	r5, r1
 800db26:	f002 f92b 	bl	800fd80 <__ulp>
 800db2a:	2e00      	cmp	r6, #0
 800db2c:	d00d      	beq.n	800db4a <sulp+0x2a>
 800db2e:	236b      	movs	r3, #107	@ 0x6b
 800db30:	006a      	lsls	r2, r5, #1
 800db32:	0d52      	lsrs	r2, r2, #21
 800db34:	1a9b      	subs	r3, r3, r2
 800db36:	2b00      	cmp	r3, #0
 800db38:	dd07      	ble.n	800db4a <sulp+0x2a>
 800db3a:	2400      	movs	r4, #0
 800db3c:	4a03      	ldr	r2, [pc, #12]	@ (800db4c <sulp+0x2c>)
 800db3e:	051b      	lsls	r3, r3, #20
 800db40:	189d      	adds	r5, r3, r2
 800db42:	002b      	movs	r3, r5
 800db44:	0022      	movs	r2, r4
 800db46:	f7f4 fee7 	bl	8002918 <__aeabi_dmul>
 800db4a:	bd70      	pop	{r4, r5, r6, pc}
 800db4c:	3ff00000 	.word	0x3ff00000

0800db50 <_strtod_l>:
 800db50:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db52:	b0a3      	sub	sp, #140	@ 0x8c
 800db54:	921b      	str	r2, [sp, #108]	@ 0x6c
 800db56:	2200      	movs	r2, #0
 800db58:	2600      	movs	r6, #0
 800db5a:	2700      	movs	r7, #0
 800db5c:	9005      	str	r0, [sp, #20]
 800db5e:	9109      	str	r1, [sp, #36]	@ 0x24
 800db60:	921e      	str	r2, [sp, #120]	@ 0x78
 800db62:	911d      	str	r1, [sp, #116]	@ 0x74
 800db64:	780a      	ldrb	r2, [r1, #0]
 800db66:	2a2b      	cmp	r2, #43	@ 0x2b
 800db68:	d053      	beq.n	800dc12 <_strtod_l+0xc2>
 800db6a:	d83f      	bhi.n	800dbec <_strtod_l+0x9c>
 800db6c:	2a0d      	cmp	r2, #13
 800db6e:	d839      	bhi.n	800dbe4 <_strtod_l+0x94>
 800db70:	2a08      	cmp	r2, #8
 800db72:	d839      	bhi.n	800dbe8 <_strtod_l+0x98>
 800db74:	2a00      	cmp	r2, #0
 800db76:	d042      	beq.n	800dbfe <_strtod_l+0xae>
 800db78:	2200      	movs	r2, #0
 800db7a:	9212      	str	r2, [sp, #72]	@ 0x48
 800db7c:	2100      	movs	r1, #0
 800db7e:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800db80:	910c      	str	r1, [sp, #48]	@ 0x30
 800db82:	782a      	ldrb	r2, [r5, #0]
 800db84:	2a30      	cmp	r2, #48	@ 0x30
 800db86:	d000      	beq.n	800db8a <_strtod_l+0x3a>
 800db88:	e083      	b.n	800dc92 <_strtod_l+0x142>
 800db8a:	786a      	ldrb	r2, [r5, #1]
 800db8c:	3120      	adds	r1, #32
 800db8e:	438a      	bics	r2, r1
 800db90:	2a58      	cmp	r2, #88	@ 0x58
 800db92:	d000      	beq.n	800db96 <_strtod_l+0x46>
 800db94:	e073      	b.n	800dc7e <_strtod_l+0x12e>
 800db96:	9302      	str	r3, [sp, #8]
 800db98:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800db9a:	4a9b      	ldr	r2, [pc, #620]	@ (800de08 <_strtod_l+0x2b8>)
 800db9c:	9301      	str	r3, [sp, #4]
 800db9e:	ab1e      	add	r3, sp, #120	@ 0x78
 800dba0:	9300      	str	r3, [sp, #0]
 800dba2:	9805      	ldr	r0, [sp, #20]
 800dba4:	ab1f      	add	r3, sp, #124	@ 0x7c
 800dba6:	a91d      	add	r1, sp, #116	@ 0x74
 800dba8:	f001 f9ac 	bl	800ef04 <__gethex>
 800dbac:	230f      	movs	r3, #15
 800dbae:	0002      	movs	r2, r0
 800dbb0:	401a      	ands	r2, r3
 800dbb2:	0004      	movs	r4, r0
 800dbb4:	9206      	str	r2, [sp, #24]
 800dbb6:	4218      	tst	r0, r3
 800dbb8:	d005      	beq.n	800dbc6 <_strtod_l+0x76>
 800dbba:	2a06      	cmp	r2, #6
 800dbbc:	d12b      	bne.n	800dc16 <_strtod_l+0xc6>
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	3501      	adds	r5, #1
 800dbc2:	951d      	str	r5, [sp, #116]	@ 0x74
 800dbc4:	9312      	str	r3, [sp, #72]	@ 0x48
 800dbc6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d002      	beq.n	800dbd2 <_strtod_l+0x82>
 800dbcc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dbce:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800dbd0:	6013      	str	r3, [r2, #0]
 800dbd2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d019      	beq.n	800dc0c <_strtod_l+0xbc>
 800dbd8:	2380      	movs	r3, #128	@ 0x80
 800dbda:	0030      	movs	r0, r6
 800dbdc:	061b      	lsls	r3, r3, #24
 800dbde:	18f9      	adds	r1, r7, r3
 800dbe0:	b023      	add	sp, #140	@ 0x8c
 800dbe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbe4:	2a20      	cmp	r2, #32
 800dbe6:	d1c7      	bne.n	800db78 <_strtod_l+0x28>
 800dbe8:	3101      	adds	r1, #1
 800dbea:	e7ba      	b.n	800db62 <_strtod_l+0x12>
 800dbec:	2a2d      	cmp	r2, #45	@ 0x2d
 800dbee:	d1c3      	bne.n	800db78 <_strtod_l+0x28>
 800dbf0:	3a2c      	subs	r2, #44	@ 0x2c
 800dbf2:	9212      	str	r2, [sp, #72]	@ 0x48
 800dbf4:	1c4a      	adds	r2, r1, #1
 800dbf6:	921d      	str	r2, [sp, #116]	@ 0x74
 800dbf8:	784a      	ldrb	r2, [r1, #1]
 800dbfa:	2a00      	cmp	r2, #0
 800dbfc:	d1be      	bne.n	800db7c <_strtod_l+0x2c>
 800dbfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc00:	931d      	str	r3, [sp, #116]	@ 0x74
 800dc02:	2300      	movs	r3, #0
 800dc04:	9312      	str	r3, [sp, #72]	@ 0x48
 800dc06:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d1df      	bne.n	800dbcc <_strtod_l+0x7c>
 800dc0c:	0030      	movs	r0, r6
 800dc0e:	0039      	movs	r1, r7
 800dc10:	e7e6      	b.n	800dbe0 <_strtod_l+0x90>
 800dc12:	2200      	movs	r2, #0
 800dc14:	e7ed      	b.n	800dbf2 <_strtod_l+0xa2>
 800dc16:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800dc18:	2a00      	cmp	r2, #0
 800dc1a:	d007      	beq.n	800dc2c <_strtod_l+0xdc>
 800dc1c:	2135      	movs	r1, #53	@ 0x35
 800dc1e:	a820      	add	r0, sp, #128	@ 0x80
 800dc20:	f002 f9a4 	bl	800ff6c <__copybits>
 800dc24:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800dc26:	9805      	ldr	r0, [sp, #20]
 800dc28:	f001 fd66 	bl	800f6f8 <_Bfree>
 800dc2c:	9806      	ldr	r0, [sp, #24]
 800dc2e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800dc30:	3801      	subs	r0, #1
 800dc32:	2804      	cmp	r0, #4
 800dc34:	d806      	bhi.n	800dc44 <_strtod_l+0xf4>
 800dc36:	f7f2 fa79 	bl	800012c <__gnu_thumb1_case_uqi>
 800dc3a:	0312      	.short	0x0312
 800dc3c:	1e1c      	.short	0x1e1c
 800dc3e:	12          	.byte	0x12
 800dc3f:	00          	.byte	0x00
 800dc40:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800dc42:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 800dc44:	05e4      	lsls	r4, r4, #23
 800dc46:	d502      	bpl.n	800dc4e <_strtod_l+0xfe>
 800dc48:	2380      	movs	r3, #128	@ 0x80
 800dc4a:	061b      	lsls	r3, r3, #24
 800dc4c:	431f      	orrs	r7, r3
 800dc4e:	4b6f      	ldr	r3, [pc, #444]	@ (800de0c <_strtod_l+0x2bc>)
 800dc50:	423b      	tst	r3, r7
 800dc52:	d1b8      	bne.n	800dbc6 <_strtod_l+0x76>
 800dc54:	f001 f868 	bl	800ed28 <__errno>
 800dc58:	2322      	movs	r3, #34	@ 0x22
 800dc5a:	6003      	str	r3, [r0, #0]
 800dc5c:	e7b3      	b.n	800dbc6 <_strtod_l+0x76>
 800dc5e:	496c      	ldr	r1, [pc, #432]	@ (800de10 <_strtod_l+0x2c0>)
 800dc60:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800dc62:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800dc64:	400a      	ands	r2, r1
 800dc66:	496b      	ldr	r1, [pc, #428]	@ (800de14 <_strtod_l+0x2c4>)
 800dc68:	185b      	adds	r3, r3, r1
 800dc6a:	051b      	lsls	r3, r3, #20
 800dc6c:	431a      	orrs	r2, r3
 800dc6e:	0017      	movs	r7, r2
 800dc70:	e7e8      	b.n	800dc44 <_strtod_l+0xf4>
 800dc72:	4f66      	ldr	r7, [pc, #408]	@ (800de0c <_strtod_l+0x2bc>)
 800dc74:	e7e6      	b.n	800dc44 <_strtod_l+0xf4>
 800dc76:	2601      	movs	r6, #1
 800dc78:	4f67      	ldr	r7, [pc, #412]	@ (800de18 <_strtod_l+0x2c8>)
 800dc7a:	4276      	negs	r6, r6
 800dc7c:	e7e2      	b.n	800dc44 <_strtod_l+0xf4>
 800dc7e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dc80:	1c5a      	adds	r2, r3, #1
 800dc82:	921d      	str	r2, [sp, #116]	@ 0x74
 800dc84:	785b      	ldrb	r3, [r3, #1]
 800dc86:	2b30      	cmp	r3, #48	@ 0x30
 800dc88:	d0f9      	beq.n	800dc7e <_strtod_l+0x12e>
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d09b      	beq.n	800dbc6 <_strtod_l+0x76>
 800dc8e:	2301      	movs	r3, #1
 800dc90:	930c      	str	r3, [sp, #48]	@ 0x30
 800dc92:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dc94:	220a      	movs	r2, #10
 800dc96:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dc98:	2300      	movs	r3, #0
 800dc9a:	9310      	str	r3, [sp, #64]	@ 0x40
 800dc9c:	930d      	str	r3, [sp, #52]	@ 0x34
 800dc9e:	9308      	str	r3, [sp, #32]
 800dca0:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800dca2:	7804      	ldrb	r4, [r0, #0]
 800dca4:	0023      	movs	r3, r4
 800dca6:	3b30      	subs	r3, #48	@ 0x30
 800dca8:	b2d9      	uxtb	r1, r3
 800dcaa:	2909      	cmp	r1, #9
 800dcac:	d927      	bls.n	800dcfe <_strtod_l+0x1ae>
 800dcae:	2201      	movs	r2, #1
 800dcb0:	495a      	ldr	r1, [pc, #360]	@ (800de1c <_strtod_l+0x2cc>)
 800dcb2:	f000 ffd9 	bl	800ec68 <strncmp>
 800dcb6:	2800      	cmp	r0, #0
 800dcb8:	d033      	beq.n	800dd22 <_strtod_l+0x1d2>
 800dcba:	2000      	movs	r0, #0
 800dcbc:	0023      	movs	r3, r4
 800dcbe:	4684      	mov	ip, r0
 800dcc0:	9a08      	ldr	r2, [sp, #32]
 800dcc2:	900e      	str	r0, [sp, #56]	@ 0x38
 800dcc4:	9206      	str	r2, [sp, #24]
 800dcc6:	2220      	movs	r2, #32
 800dcc8:	0019      	movs	r1, r3
 800dcca:	4391      	bics	r1, r2
 800dccc:	000a      	movs	r2, r1
 800dcce:	2100      	movs	r1, #0
 800dcd0:	9107      	str	r1, [sp, #28]
 800dcd2:	2a45      	cmp	r2, #69	@ 0x45
 800dcd4:	d000      	beq.n	800dcd8 <_strtod_l+0x188>
 800dcd6:	e0cb      	b.n	800de70 <_strtod_l+0x320>
 800dcd8:	9b06      	ldr	r3, [sp, #24]
 800dcda:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800dcdc:	4303      	orrs	r3, r0
 800dcde:	4313      	orrs	r3, r2
 800dce0:	428b      	cmp	r3, r1
 800dce2:	d08c      	beq.n	800dbfe <_strtod_l+0xae>
 800dce4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dce6:	9309      	str	r3, [sp, #36]	@ 0x24
 800dce8:	3301      	adds	r3, #1
 800dcea:	931d      	str	r3, [sp, #116]	@ 0x74
 800dcec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcee:	785b      	ldrb	r3, [r3, #1]
 800dcf0:	2b2b      	cmp	r3, #43	@ 0x2b
 800dcf2:	d07b      	beq.n	800ddec <_strtod_l+0x29c>
 800dcf4:	000c      	movs	r4, r1
 800dcf6:	2b2d      	cmp	r3, #45	@ 0x2d
 800dcf8:	d17e      	bne.n	800ddf8 <_strtod_l+0x2a8>
 800dcfa:	2401      	movs	r4, #1
 800dcfc:	e077      	b.n	800ddee <_strtod_l+0x29e>
 800dcfe:	9908      	ldr	r1, [sp, #32]
 800dd00:	2908      	cmp	r1, #8
 800dd02:	dc09      	bgt.n	800dd18 <_strtod_l+0x1c8>
 800dd04:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800dd06:	4351      	muls	r1, r2
 800dd08:	185b      	adds	r3, r3, r1
 800dd0a:	930d      	str	r3, [sp, #52]	@ 0x34
 800dd0c:	9b08      	ldr	r3, [sp, #32]
 800dd0e:	3001      	adds	r0, #1
 800dd10:	3301      	adds	r3, #1
 800dd12:	9308      	str	r3, [sp, #32]
 800dd14:	901d      	str	r0, [sp, #116]	@ 0x74
 800dd16:	e7c3      	b.n	800dca0 <_strtod_l+0x150>
 800dd18:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800dd1a:	4355      	muls	r5, r2
 800dd1c:	195b      	adds	r3, r3, r5
 800dd1e:	9310      	str	r3, [sp, #64]	@ 0x40
 800dd20:	e7f4      	b.n	800dd0c <_strtod_l+0x1bc>
 800dd22:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dd24:	1c5a      	adds	r2, r3, #1
 800dd26:	921d      	str	r2, [sp, #116]	@ 0x74
 800dd28:	9a08      	ldr	r2, [sp, #32]
 800dd2a:	785b      	ldrb	r3, [r3, #1]
 800dd2c:	2a00      	cmp	r2, #0
 800dd2e:	d03e      	beq.n	800ddae <_strtod_l+0x25e>
 800dd30:	900e      	str	r0, [sp, #56]	@ 0x38
 800dd32:	9206      	str	r2, [sp, #24]
 800dd34:	001a      	movs	r2, r3
 800dd36:	3a30      	subs	r2, #48	@ 0x30
 800dd38:	2a09      	cmp	r2, #9
 800dd3a:	d912      	bls.n	800dd62 <_strtod_l+0x212>
 800dd3c:	2201      	movs	r2, #1
 800dd3e:	4694      	mov	ip, r2
 800dd40:	e7c1      	b.n	800dcc6 <_strtod_l+0x176>
 800dd42:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dd44:	3001      	adds	r0, #1
 800dd46:	1c5a      	adds	r2, r3, #1
 800dd48:	921d      	str	r2, [sp, #116]	@ 0x74
 800dd4a:	785b      	ldrb	r3, [r3, #1]
 800dd4c:	2b30      	cmp	r3, #48	@ 0x30
 800dd4e:	d0f8      	beq.n	800dd42 <_strtod_l+0x1f2>
 800dd50:	001a      	movs	r2, r3
 800dd52:	3a31      	subs	r2, #49	@ 0x31
 800dd54:	2a08      	cmp	r2, #8
 800dd56:	d844      	bhi.n	800dde2 <_strtod_l+0x292>
 800dd58:	900e      	str	r0, [sp, #56]	@ 0x38
 800dd5a:	2000      	movs	r0, #0
 800dd5c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800dd5e:	9006      	str	r0, [sp, #24]
 800dd60:	9213      	str	r2, [sp, #76]	@ 0x4c
 800dd62:	001c      	movs	r4, r3
 800dd64:	1c42      	adds	r2, r0, #1
 800dd66:	3c30      	subs	r4, #48	@ 0x30
 800dd68:	2b30      	cmp	r3, #48	@ 0x30
 800dd6a:	d01a      	beq.n	800dda2 <_strtod_l+0x252>
 800dd6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd6e:	9906      	ldr	r1, [sp, #24]
 800dd70:	189b      	adds	r3, r3, r2
 800dd72:	930e      	str	r3, [sp, #56]	@ 0x38
 800dd74:	230a      	movs	r3, #10
 800dd76:	469c      	mov	ip, r3
 800dd78:	9d06      	ldr	r5, [sp, #24]
 800dd7a:	1c4b      	adds	r3, r1, #1
 800dd7c:	1b5d      	subs	r5, r3, r5
 800dd7e:	42aa      	cmp	r2, r5
 800dd80:	dc17      	bgt.n	800ddb2 <_strtod_l+0x262>
 800dd82:	43c3      	mvns	r3, r0
 800dd84:	9a06      	ldr	r2, [sp, #24]
 800dd86:	17db      	asrs	r3, r3, #31
 800dd88:	4003      	ands	r3, r0
 800dd8a:	18d1      	adds	r1, r2, r3
 800dd8c:	3201      	adds	r2, #1
 800dd8e:	18d3      	adds	r3, r2, r3
 800dd90:	9306      	str	r3, [sp, #24]
 800dd92:	2908      	cmp	r1, #8
 800dd94:	dc1c      	bgt.n	800ddd0 <_strtod_l+0x280>
 800dd96:	230a      	movs	r3, #10
 800dd98:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dd9a:	4353      	muls	r3, r2
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	18e3      	adds	r3, r4, r3
 800dda0:	930d      	str	r3, [sp, #52]	@ 0x34
 800dda2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dda4:	0010      	movs	r0, r2
 800dda6:	1c59      	adds	r1, r3, #1
 800dda8:	911d      	str	r1, [sp, #116]	@ 0x74
 800ddaa:	785b      	ldrb	r3, [r3, #1]
 800ddac:	e7c2      	b.n	800dd34 <_strtod_l+0x1e4>
 800ddae:	9808      	ldr	r0, [sp, #32]
 800ddb0:	e7cc      	b.n	800dd4c <_strtod_l+0x1fc>
 800ddb2:	2908      	cmp	r1, #8
 800ddb4:	dc05      	bgt.n	800ddc2 <_strtod_l+0x272>
 800ddb6:	4665      	mov	r5, ip
 800ddb8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800ddba:	4369      	muls	r1, r5
 800ddbc:	910d      	str	r1, [sp, #52]	@ 0x34
 800ddbe:	0019      	movs	r1, r3
 800ddc0:	e7da      	b.n	800dd78 <_strtod_l+0x228>
 800ddc2:	2b10      	cmp	r3, #16
 800ddc4:	dcfb      	bgt.n	800ddbe <_strtod_l+0x26e>
 800ddc6:	4661      	mov	r1, ip
 800ddc8:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800ddca:	434d      	muls	r5, r1
 800ddcc:	9510      	str	r5, [sp, #64]	@ 0x40
 800ddce:	e7f6      	b.n	800ddbe <_strtod_l+0x26e>
 800ddd0:	2200      	movs	r2, #0
 800ddd2:	290f      	cmp	r1, #15
 800ddd4:	dce5      	bgt.n	800dda2 <_strtod_l+0x252>
 800ddd6:	230a      	movs	r3, #10
 800ddd8:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800ddda:	435d      	muls	r5, r3
 800dddc:	1963      	adds	r3, r4, r5
 800ddde:	9310      	str	r3, [sp, #64]	@ 0x40
 800dde0:	e7df      	b.n	800dda2 <_strtod_l+0x252>
 800dde2:	2200      	movs	r2, #0
 800dde4:	920e      	str	r2, [sp, #56]	@ 0x38
 800dde6:	9206      	str	r2, [sp, #24]
 800dde8:	3201      	adds	r2, #1
 800ddea:	e7a8      	b.n	800dd3e <_strtod_l+0x1ee>
 800ddec:	2400      	movs	r4, #0
 800ddee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddf0:	3302      	adds	r3, #2
 800ddf2:	931d      	str	r3, [sp, #116]	@ 0x74
 800ddf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddf6:	789b      	ldrb	r3, [r3, #2]
 800ddf8:	001a      	movs	r2, r3
 800ddfa:	3a30      	subs	r2, #48	@ 0x30
 800ddfc:	2a09      	cmp	r2, #9
 800ddfe:	d913      	bls.n	800de28 <_strtod_l+0x2d8>
 800de00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de02:	921d      	str	r2, [sp, #116]	@ 0x74
 800de04:	2200      	movs	r2, #0
 800de06:	e032      	b.n	800de6e <_strtod_l+0x31e>
 800de08:	0801201c 	.word	0x0801201c
 800de0c:	7ff00000 	.word	0x7ff00000
 800de10:	ffefffff 	.word	0xffefffff
 800de14:	00000433 	.word	0x00000433
 800de18:	7fffffff 	.word	0x7fffffff
 800de1c:	08011ea0 	.word	0x08011ea0
 800de20:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800de22:	1c5a      	adds	r2, r3, #1
 800de24:	921d      	str	r2, [sp, #116]	@ 0x74
 800de26:	785b      	ldrb	r3, [r3, #1]
 800de28:	2b30      	cmp	r3, #48	@ 0x30
 800de2a:	d0f9      	beq.n	800de20 <_strtod_l+0x2d0>
 800de2c:	2200      	movs	r2, #0
 800de2e:	9207      	str	r2, [sp, #28]
 800de30:	001a      	movs	r2, r3
 800de32:	3a31      	subs	r2, #49	@ 0x31
 800de34:	2a08      	cmp	r2, #8
 800de36:	d81b      	bhi.n	800de70 <_strtod_l+0x320>
 800de38:	3b30      	subs	r3, #48	@ 0x30
 800de3a:	001a      	movs	r2, r3
 800de3c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800de3e:	9307      	str	r3, [sp, #28]
 800de40:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800de42:	1c59      	adds	r1, r3, #1
 800de44:	911d      	str	r1, [sp, #116]	@ 0x74
 800de46:	785b      	ldrb	r3, [r3, #1]
 800de48:	001d      	movs	r5, r3
 800de4a:	3d30      	subs	r5, #48	@ 0x30
 800de4c:	2d09      	cmp	r5, #9
 800de4e:	d93a      	bls.n	800dec6 <_strtod_l+0x376>
 800de50:	9d07      	ldr	r5, [sp, #28]
 800de52:	1b49      	subs	r1, r1, r5
 800de54:	000d      	movs	r5, r1
 800de56:	49b3      	ldr	r1, [pc, #716]	@ (800e124 <_strtod_l+0x5d4>)
 800de58:	9107      	str	r1, [sp, #28]
 800de5a:	2d08      	cmp	r5, #8
 800de5c:	dc03      	bgt.n	800de66 <_strtod_l+0x316>
 800de5e:	9207      	str	r2, [sp, #28]
 800de60:	428a      	cmp	r2, r1
 800de62:	dd00      	ble.n	800de66 <_strtod_l+0x316>
 800de64:	9107      	str	r1, [sp, #28]
 800de66:	2c00      	cmp	r4, #0
 800de68:	d002      	beq.n	800de70 <_strtod_l+0x320>
 800de6a:	9a07      	ldr	r2, [sp, #28]
 800de6c:	4252      	negs	r2, r2
 800de6e:	9207      	str	r2, [sp, #28]
 800de70:	9a06      	ldr	r2, [sp, #24]
 800de72:	2a00      	cmp	r2, #0
 800de74:	d14b      	bne.n	800df0e <_strtod_l+0x3be>
 800de76:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800de78:	4310      	orrs	r0, r2
 800de7a:	d000      	beq.n	800de7e <_strtod_l+0x32e>
 800de7c:	e6a3      	b.n	800dbc6 <_strtod_l+0x76>
 800de7e:	4662      	mov	r2, ip
 800de80:	2a00      	cmp	r2, #0
 800de82:	d000      	beq.n	800de86 <_strtod_l+0x336>
 800de84:	e6bb      	b.n	800dbfe <_strtod_l+0xae>
 800de86:	2b69      	cmp	r3, #105	@ 0x69
 800de88:	d025      	beq.n	800ded6 <_strtod_l+0x386>
 800de8a:	dc21      	bgt.n	800ded0 <_strtod_l+0x380>
 800de8c:	2b49      	cmp	r3, #73	@ 0x49
 800de8e:	d022      	beq.n	800ded6 <_strtod_l+0x386>
 800de90:	2b4e      	cmp	r3, #78	@ 0x4e
 800de92:	d000      	beq.n	800de96 <_strtod_l+0x346>
 800de94:	e6b3      	b.n	800dbfe <_strtod_l+0xae>
 800de96:	49a4      	ldr	r1, [pc, #656]	@ (800e128 <_strtod_l+0x5d8>)
 800de98:	a81d      	add	r0, sp, #116	@ 0x74
 800de9a:	f001 fa69 	bl	800f370 <__match>
 800de9e:	2800      	cmp	r0, #0
 800dea0:	d100      	bne.n	800dea4 <_strtod_l+0x354>
 800dea2:	e6ac      	b.n	800dbfe <_strtod_l+0xae>
 800dea4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dea6:	781b      	ldrb	r3, [r3, #0]
 800dea8:	2b28      	cmp	r3, #40	@ 0x28
 800deaa:	d12a      	bne.n	800df02 <_strtod_l+0x3b2>
 800deac:	499f      	ldr	r1, [pc, #636]	@ (800e12c <_strtod_l+0x5dc>)
 800deae:	aa20      	add	r2, sp, #128	@ 0x80
 800deb0:	a81d      	add	r0, sp, #116	@ 0x74
 800deb2:	f001 fa71 	bl	800f398 <__hexnan>
 800deb6:	2805      	cmp	r0, #5
 800deb8:	d123      	bne.n	800df02 <_strtod_l+0x3b2>
 800deba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800debc:	4a9c      	ldr	r2, [pc, #624]	@ (800e130 <_strtod_l+0x5e0>)
 800debe:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800dec0:	431a      	orrs	r2, r3
 800dec2:	0017      	movs	r7, r2
 800dec4:	e67f      	b.n	800dbc6 <_strtod_l+0x76>
 800dec6:	210a      	movs	r1, #10
 800dec8:	434a      	muls	r2, r1
 800deca:	18d2      	adds	r2, r2, r3
 800decc:	3a30      	subs	r2, #48	@ 0x30
 800dece:	e7b7      	b.n	800de40 <_strtod_l+0x2f0>
 800ded0:	2b6e      	cmp	r3, #110	@ 0x6e
 800ded2:	d0e0      	beq.n	800de96 <_strtod_l+0x346>
 800ded4:	e693      	b.n	800dbfe <_strtod_l+0xae>
 800ded6:	4997      	ldr	r1, [pc, #604]	@ (800e134 <_strtod_l+0x5e4>)
 800ded8:	a81d      	add	r0, sp, #116	@ 0x74
 800deda:	f001 fa49 	bl	800f370 <__match>
 800dede:	2800      	cmp	r0, #0
 800dee0:	d100      	bne.n	800dee4 <_strtod_l+0x394>
 800dee2:	e68c      	b.n	800dbfe <_strtod_l+0xae>
 800dee4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dee6:	4994      	ldr	r1, [pc, #592]	@ (800e138 <_strtod_l+0x5e8>)
 800dee8:	3b01      	subs	r3, #1
 800deea:	a81d      	add	r0, sp, #116	@ 0x74
 800deec:	931d      	str	r3, [sp, #116]	@ 0x74
 800deee:	f001 fa3f 	bl	800f370 <__match>
 800def2:	2800      	cmp	r0, #0
 800def4:	d102      	bne.n	800defc <_strtod_l+0x3ac>
 800def6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800def8:	3301      	adds	r3, #1
 800defa:	931d      	str	r3, [sp, #116]	@ 0x74
 800defc:	2600      	movs	r6, #0
 800defe:	4f8c      	ldr	r7, [pc, #560]	@ (800e130 <_strtod_l+0x5e0>)
 800df00:	e661      	b.n	800dbc6 <_strtod_l+0x76>
 800df02:	488e      	ldr	r0, [pc, #568]	@ (800e13c <_strtod_l+0x5ec>)
 800df04:	f000 ff46 	bl	800ed94 <nan>
 800df08:	0006      	movs	r6, r0
 800df0a:	000f      	movs	r7, r1
 800df0c:	e65b      	b.n	800dbc6 <_strtod_l+0x76>
 800df0e:	9b07      	ldr	r3, [sp, #28]
 800df10:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800df12:	1a9b      	subs	r3, r3, r2
 800df14:	930c      	str	r3, [sp, #48]	@ 0x30
 800df16:	9b08      	ldr	r3, [sp, #32]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d101      	bne.n	800df20 <_strtod_l+0x3d0>
 800df1c:	9b06      	ldr	r3, [sp, #24]
 800df1e:	9308      	str	r3, [sp, #32]
 800df20:	9c06      	ldr	r4, [sp, #24]
 800df22:	2c10      	cmp	r4, #16
 800df24:	dd00      	ble.n	800df28 <_strtod_l+0x3d8>
 800df26:	2410      	movs	r4, #16
 800df28:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800df2a:	f7f5 fc71 	bl	8003810 <__aeabi_ui2d>
 800df2e:	9b06      	ldr	r3, [sp, #24]
 800df30:	0006      	movs	r6, r0
 800df32:	000f      	movs	r7, r1
 800df34:	2b09      	cmp	r3, #9
 800df36:	dc13      	bgt.n	800df60 <_strtod_l+0x410>
 800df38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	d100      	bne.n	800df40 <_strtod_l+0x3f0>
 800df3e:	e642      	b.n	800dbc6 <_strtod_l+0x76>
 800df40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df42:	2b00      	cmp	r3, #0
 800df44:	dc00      	bgt.n	800df48 <_strtod_l+0x3f8>
 800df46:	e07e      	b.n	800e046 <_strtod_l+0x4f6>
 800df48:	2b16      	cmp	r3, #22
 800df4a:	dc63      	bgt.n	800e014 <_strtod_l+0x4c4>
 800df4c:	497c      	ldr	r1, [pc, #496]	@ (800e140 <_strtod_l+0x5f0>)
 800df4e:	00db      	lsls	r3, r3, #3
 800df50:	18c9      	adds	r1, r1, r3
 800df52:	0032      	movs	r2, r6
 800df54:	6808      	ldr	r0, [r1, #0]
 800df56:	6849      	ldr	r1, [r1, #4]
 800df58:	003b      	movs	r3, r7
 800df5a:	f7f4 fcdd 	bl	8002918 <__aeabi_dmul>
 800df5e:	e7d3      	b.n	800df08 <_strtod_l+0x3b8>
 800df60:	0022      	movs	r2, r4
 800df62:	4b77      	ldr	r3, [pc, #476]	@ (800e140 <_strtod_l+0x5f0>)
 800df64:	3a09      	subs	r2, #9
 800df66:	00d2      	lsls	r2, r2, #3
 800df68:	189b      	adds	r3, r3, r2
 800df6a:	681a      	ldr	r2, [r3, #0]
 800df6c:	685b      	ldr	r3, [r3, #4]
 800df6e:	f7f4 fcd3 	bl	8002918 <__aeabi_dmul>
 800df72:	0006      	movs	r6, r0
 800df74:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800df76:	000f      	movs	r7, r1
 800df78:	f7f5 fc4a 	bl	8003810 <__aeabi_ui2d>
 800df7c:	000b      	movs	r3, r1
 800df7e:	0002      	movs	r2, r0
 800df80:	0039      	movs	r1, r7
 800df82:	0030      	movs	r0, r6
 800df84:	f7f3 fcc8 	bl	8001918 <__aeabi_dadd>
 800df88:	9b06      	ldr	r3, [sp, #24]
 800df8a:	0006      	movs	r6, r0
 800df8c:	000f      	movs	r7, r1
 800df8e:	2b0f      	cmp	r3, #15
 800df90:	ddd2      	ble.n	800df38 <_strtod_l+0x3e8>
 800df92:	9b06      	ldr	r3, [sp, #24]
 800df94:	1b1c      	subs	r4, r3, r4
 800df96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df98:	18e4      	adds	r4, r4, r3
 800df9a:	2c00      	cmp	r4, #0
 800df9c:	dc00      	bgt.n	800dfa0 <_strtod_l+0x450>
 800df9e:	e09b      	b.n	800e0d8 <_strtod_l+0x588>
 800dfa0:	220f      	movs	r2, #15
 800dfa2:	0023      	movs	r3, r4
 800dfa4:	4013      	ands	r3, r2
 800dfa6:	4214      	tst	r4, r2
 800dfa8:	d00a      	beq.n	800dfc0 <_strtod_l+0x470>
 800dfaa:	4965      	ldr	r1, [pc, #404]	@ (800e140 <_strtod_l+0x5f0>)
 800dfac:	00db      	lsls	r3, r3, #3
 800dfae:	18c9      	adds	r1, r1, r3
 800dfb0:	0032      	movs	r2, r6
 800dfb2:	6808      	ldr	r0, [r1, #0]
 800dfb4:	6849      	ldr	r1, [r1, #4]
 800dfb6:	003b      	movs	r3, r7
 800dfb8:	f7f4 fcae 	bl	8002918 <__aeabi_dmul>
 800dfbc:	0006      	movs	r6, r0
 800dfbe:	000f      	movs	r7, r1
 800dfc0:	230f      	movs	r3, #15
 800dfc2:	439c      	bics	r4, r3
 800dfc4:	d073      	beq.n	800e0ae <_strtod_l+0x55e>
 800dfc6:	3326      	adds	r3, #38	@ 0x26
 800dfc8:	33ff      	adds	r3, #255	@ 0xff
 800dfca:	429c      	cmp	r4, r3
 800dfcc:	dd4b      	ble.n	800e066 <_strtod_l+0x516>
 800dfce:	2300      	movs	r3, #0
 800dfd0:	9306      	str	r3, [sp, #24]
 800dfd2:	9307      	str	r3, [sp, #28]
 800dfd4:	930d      	str	r3, [sp, #52]	@ 0x34
 800dfd6:	9308      	str	r3, [sp, #32]
 800dfd8:	2322      	movs	r3, #34	@ 0x22
 800dfda:	2600      	movs	r6, #0
 800dfdc:	9a05      	ldr	r2, [sp, #20]
 800dfde:	4f54      	ldr	r7, [pc, #336]	@ (800e130 <_strtod_l+0x5e0>)
 800dfe0:	6013      	str	r3, [r2, #0]
 800dfe2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dfe4:	42b3      	cmp	r3, r6
 800dfe6:	d100      	bne.n	800dfea <_strtod_l+0x49a>
 800dfe8:	e5ed      	b.n	800dbc6 <_strtod_l+0x76>
 800dfea:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800dfec:	9805      	ldr	r0, [sp, #20]
 800dfee:	f001 fb83 	bl	800f6f8 <_Bfree>
 800dff2:	9908      	ldr	r1, [sp, #32]
 800dff4:	9805      	ldr	r0, [sp, #20]
 800dff6:	f001 fb7f 	bl	800f6f8 <_Bfree>
 800dffa:	9907      	ldr	r1, [sp, #28]
 800dffc:	9805      	ldr	r0, [sp, #20]
 800dffe:	f001 fb7b 	bl	800f6f8 <_Bfree>
 800e002:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800e004:	9805      	ldr	r0, [sp, #20]
 800e006:	f001 fb77 	bl	800f6f8 <_Bfree>
 800e00a:	9906      	ldr	r1, [sp, #24]
 800e00c:	9805      	ldr	r0, [sp, #20]
 800e00e:	f001 fb73 	bl	800f6f8 <_Bfree>
 800e012:	e5d8      	b.n	800dbc6 <_strtod_l+0x76>
 800e014:	2325      	movs	r3, #37	@ 0x25
 800e016:	9a06      	ldr	r2, [sp, #24]
 800e018:	1a9b      	subs	r3, r3, r2
 800e01a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e01c:	4293      	cmp	r3, r2
 800e01e:	dbb8      	blt.n	800df92 <_strtod_l+0x442>
 800e020:	240f      	movs	r4, #15
 800e022:	9b06      	ldr	r3, [sp, #24]
 800e024:	4d46      	ldr	r5, [pc, #280]	@ (800e140 <_strtod_l+0x5f0>)
 800e026:	1ae4      	subs	r4, r4, r3
 800e028:	00e1      	lsls	r1, r4, #3
 800e02a:	1869      	adds	r1, r5, r1
 800e02c:	0032      	movs	r2, r6
 800e02e:	6808      	ldr	r0, [r1, #0]
 800e030:	6849      	ldr	r1, [r1, #4]
 800e032:	003b      	movs	r3, r7
 800e034:	f7f4 fc70 	bl	8002918 <__aeabi_dmul>
 800e038:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e03a:	1b1c      	subs	r4, r3, r4
 800e03c:	00e4      	lsls	r4, r4, #3
 800e03e:	192d      	adds	r5, r5, r4
 800e040:	682a      	ldr	r2, [r5, #0]
 800e042:	686b      	ldr	r3, [r5, #4]
 800e044:	e789      	b.n	800df5a <_strtod_l+0x40a>
 800e046:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e048:	3316      	adds	r3, #22
 800e04a:	dba2      	blt.n	800df92 <_strtod_l+0x442>
 800e04c:	9907      	ldr	r1, [sp, #28]
 800e04e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e050:	4b3b      	ldr	r3, [pc, #236]	@ (800e140 <_strtod_l+0x5f0>)
 800e052:	1a52      	subs	r2, r2, r1
 800e054:	00d2      	lsls	r2, r2, #3
 800e056:	189b      	adds	r3, r3, r2
 800e058:	0030      	movs	r0, r6
 800e05a:	681a      	ldr	r2, [r3, #0]
 800e05c:	685b      	ldr	r3, [r3, #4]
 800e05e:	0039      	movs	r1, r7
 800e060:	f7f4 f820 	bl	80020a4 <__aeabi_ddiv>
 800e064:	e750      	b.n	800df08 <_strtod_l+0x3b8>
 800e066:	2300      	movs	r3, #0
 800e068:	0030      	movs	r0, r6
 800e06a:	0039      	movs	r1, r7
 800e06c:	4d35      	ldr	r5, [pc, #212]	@ (800e144 <_strtod_l+0x5f4>)
 800e06e:	1124      	asrs	r4, r4, #4
 800e070:	9309      	str	r3, [sp, #36]	@ 0x24
 800e072:	2c01      	cmp	r4, #1
 800e074:	dc1e      	bgt.n	800e0b4 <_strtod_l+0x564>
 800e076:	2b00      	cmp	r3, #0
 800e078:	d001      	beq.n	800e07e <_strtod_l+0x52e>
 800e07a:	0006      	movs	r6, r0
 800e07c:	000f      	movs	r7, r1
 800e07e:	4b32      	ldr	r3, [pc, #200]	@ (800e148 <_strtod_l+0x5f8>)
 800e080:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e082:	18ff      	adds	r7, r7, r3
 800e084:	4b2f      	ldr	r3, [pc, #188]	@ (800e144 <_strtod_l+0x5f4>)
 800e086:	00d5      	lsls	r5, r2, #3
 800e088:	195d      	adds	r5, r3, r5
 800e08a:	0032      	movs	r2, r6
 800e08c:	6828      	ldr	r0, [r5, #0]
 800e08e:	6869      	ldr	r1, [r5, #4]
 800e090:	003b      	movs	r3, r7
 800e092:	f7f4 fc41 	bl	8002918 <__aeabi_dmul>
 800e096:	4b26      	ldr	r3, [pc, #152]	@ (800e130 <_strtod_l+0x5e0>)
 800e098:	4a2c      	ldr	r2, [pc, #176]	@ (800e14c <_strtod_l+0x5fc>)
 800e09a:	0006      	movs	r6, r0
 800e09c:	400b      	ands	r3, r1
 800e09e:	4293      	cmp	r3, r2
 800e0a0:	d895      	bhi.n	800dfce <_strtod_l+0x47e>
 800e0a2:	4a2b      	ldr	r2, [pc, #172]	@ (800e150 <_strtod_l+0x600>)
 800e0a4:	4293      	cmp	r3, r2
 800e0a6:	d913      	bls.n	800e0d0 <_strtod_l+0x580>
 800e0a8:	2601      	movs	r6, #1
 800e0aa:	4f2a      	ldr	r7, [pc, #168]	@ (800e154 <_strtod_l+0x604>)
 800e0ac:	4276      	negs	r6, r6
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e0b2:	e086      	b.n	800e1c2 <_strtod_l+0x672>
 800e0b4:	2201      	movs	r2, #1
 800e0b6:	4214      	tst	r4, r2
 800e0b8:	d004      	beq.n	800e0c4 <_strtod_l+0x574>
 800e0ba:	682a      	ldr	r2, [r5, #0]
 800e0bc:	686b      	ldr	r3, [r5, #4]
 800e0be:	f7f4 fc2b 	bl	8002918 <__aeabi_dmul>
 800e0c2:	2301      	movs	r3, #1
 800e0c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e0c6:	1064      	asrs	r4, r4, #1
 800e0c8:	3201      	adds	r2, #1
 800e0ca:	9209      	str	r2, [sp, #36]	@ 0x24
 800e0cc:	3508      	adds	r5, #8
 800e0ce:	e7d0      	b.n	800e072 <_strtod_l+0x522>
 800e0d0:	23d4      	movs	r3, #212	@ 0xd4
 800e0d2:	049b      	lsls	r3, r3, #18
 800e0d4:	18cf      	adds	r7, r1, r3
 800e0d6:	e7ea      	b.n	800e0ae <_strtod_l+0x55e>
 800e0d8:	2c00      	cmp	r4, #0
 800e0da:	d0e8      	beq.n	800e0ae <_strtod_l+0x55e>
 800e0dc:	4264      	negs	r4, r4
 800e0de:	230f      	movs	r3, #15
 800e0e0:	0022      	movs	r2, r4
 800e0e2:	401a      	ands	r2, r3
 800e0e4:	421c      	tst	r4, r3
 800e0e6:	d00a      	beq.n	800e0fe <_strtod_l+0x5ae>
 800e0e8:	4b15      	ldr	r3, [pc, #84]	@ (800e140 <_strtod_l+0x5f0>)
 800e0ea:	00d2      	lsls	r2, r2, #3
 800e0ec:	189b      	adds	r3, r3, r2
 800e0ee:	0030      	movs	r0, r6
 800e0f0:	681a      	ldr	r2, [r3, #0]
 800e0f2:	685b      	ldr	r3, [r3, #4]
 800e0f4:	0039      	movs	r1, r7
 800e0f6:	f7f3 ffd5 	bl	80020a4 <__aeabi_ddiv>
 800e0fa:	0006      	movs	r6, r0
 800e0fc:	000f      	movs	r7, r1
 800e0fe:	1124      	asrs	r4, r4, #4
 800e100:	d0d5      	beq.n	800e0ae <_strtod_l+0x55e>
 800e102:	2c1f      	cmp	r4, #31
 800e104:	dd28      	ble.n	800e158 <_strtod_l+0x608>
 800e106:	2300      	movs	r3, #0
 800e108:	9306      	str	r3, [sp, #24]
 800e10a:	9307      	str	r3, [sp, #28]
 800e10c:	930d      	str	r3, [sp, #52]	@ 0x34
 800e10e:	9308      	str	r3, [sp, #32]
 800e110:	2322      	movs	r3, #34	@ 0x22
 800e112:	9a05      	ldr	r2, [sp, #20]
 800e114:	2600      	movs	r6, #0
 800e116:	6013      	str	r3, [r2, #0]
 800e118:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e11a:	2700      	movs	r7, #0
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d000      	beq.n	800e122 <_strtod_l+0x5d2>
 800e120:	e763      	b.n	800dfea <_strtod_l+0x49a>
 800e122:	e550      	b.n	800dbc6 <_strtod_l+0x76>
 800e124:	00004e1f 	.word	0x00004e1f
 800e128:	08011eab 	.word	0x08011eab
 800e12c:	08012008 	.word	0x08012008
 800e130:	7ff00000 	.word	0x7ff00000
 800e134:	08011ea2 	.word	0x08011ea2
 800e138:	08011ea5 	.word	0x08011ea5
 800e13c:	08012005 	.word	0x08012005
 800e140:	08012190 	.word	0x08012190
 800e144:	08012168 	.word	0x08012168
 800e148:	fcb00000 	.word	0xfcb00000
 800e14c:	7ca00000 	.word	0x7ca00000
 800e150:	7c900000 	.word	0x7c900000
 800e154:	7fefffff 	.word	0x7fefffff
 800e158:	2310      	movs	r3, #16
 800e15a:	0022      	movs	r2, r4
 800e15c:	401a      	ands	r2, r3
 800e15e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e160:	421c      	tst	r4, r3
 800e162:	d001      	beq.n	800e168 <_strtod_l+0x618>
 800e164:	335a      	adds	r3, #90	@ 0x5a
 800e166:	9309      	str	r3, [sp, #36]	@ 0x24
 800e168:	0030      	movs	r0, r6
 800e16a:	0039      	movs	r1, r7
 800e16c:	2300      	movs	r3, #0
 800e16e:	4dc0      	ldr	r5, [pc, #768]	@ (800e470 <_strtod_l+0x920>)
 800e170:	2201      	movs	r2, #1
 800e172:	4214      	tst	r4, r2
 800e174:	d004      	beq.n	800e180 <_strtod_l+0x630>
 800e176:	682a      	ldr	r2, [r5, #0]
 800e178:	686b      	ldr	r3, [r5, #4]
 800e17a:	f7f4 fbcd 	bl	8002918 <__aeabi_dmul>
 800e17e:	2301      	movs	r3, #1
 800e180:	1064      	asrs	r4, r4, #1
 800e182:	3508      	adds	r5, #8
 800e184:	2c00      	cmp	r4, #0
 800e186:	d1f3      	bne.n	800e170 <_strtod_l+0x620>
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d001      	beq.n	800e190 <_strtod_l+0x640>
 800e18c:	0006      	movs	r6, r0
 800e18e:	000f      	movs	r7, r1
 800e190:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e192:	2b00      	cmp	r3, #0
 800e194:	d00d      	beq.n	800e1b2 <_strtod_l+0x662>
 800e196:	236b      	movs	r3, #107	@ 0x6b
 800e198:	007a      	lsls	r2, r7, #1
 800e19a:	0d52      	lsrs	r2, r2, #21
 800e19c:	0039      	movs	r1, r7
 800e19e:	1a9b      	subs	r3, r3, r2
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	dd06      	ble.n	800e1b2 <_strtod_l+0x662>
 800e1a4:	2b1f      	cmp	r3, #31
 800e1a6:	dd5c      	ble.n	800e262 <_strtod_l+0x712>
 800e1a8:	2600      	movs	r6, #0
 800e1aa:	2b34      	cmp	r3, #52	@ 0x34
 800e1ac:	dd52      	ble.n	800e254 <_strtod_l+0x704>
 800e1ae:	27dc      	movs	r7, #220	@ 0xdc
 800e1b0:	04bf      	lsls	r7, r7, #18
 800e1b2:	2200      	movs	r2, #0
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	0030      	movs	r0, r6
 800e1b8:	0039      	movs	r1, r7
 800e1ba:	f7f2 f951 	bl	8000460 <__aeabi_dcmpeq>
 800e1be:	2800      	cmp	r0, #0
 800e1c0:	d1a1      	bne.n	800e106 <_strtod_l+0x5b6>
 800e1c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e1c4:	9a08      	ldr	r2, [sp, #32]
 800e1c6:	9300      	str	r3, [sp, #0]
 800e1c8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e1ca:	9b06      	ldr	r3, [sp, #24]
 800e1cc:	9805      	ldr	r0, [sp, #20]
 800e1ce:	f001 fafb 	bl	800f7c8 <__s2b>
 800e1d2:	900d      	str	r0, [sp, #52]	@ 0x34
 800e1d4:	2800      	cmp	r0, #0
 800e1d6:	d100      	bne.n	800e1da <_strtod_l+0x68a>
 800e1d8:	e6f9      	b.n	800dfce <_strtod_l+0x47e>
 800e1da:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e1dc:	9907      	ldr	r1, [sp, #28]
 800e1de:	43db      	mvns	r3, r3
 800e1e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e1e2:	17db      	asrs	r3, r3, #31
 800e1e4:	1a52      	subs	r2, r2, r1
 800e1e6:	9214      	str	r2, [sp, #80]	@ 0x50
 800e1e8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e1ea:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800e1ec:	17d2      	asrs	r2, r2, #31
 800e1ee:	4011      	ands	r1, r2
 800e1f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e1f2:	9114      	str	r1, [sp, #80]	@ 0x50
 800e1f4:	401a      	ands	r2, r3
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	921a      	str	r2, [sp, #104]	@ 0x68
 800e1fa:	9306      	str	r3, [sp, #24]
 800e1fc:	9307      	str	r3, [sp, #28]
 800e1fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e200:	9805      	ldr	r0, [sp, #20]
 800e202:	6859      	ldr	r1, [r3, #4]
 800e204:	f001 fa34 	bl	800f670 <_Balloc>
 800e208:	9008      	str	r0, [sp, #32]
 800e20a:	2800      	cmp	r0, #0
 800e20c:	d100      	bne.n	800e210 <_strtod_l+0x6c0>
 800e20e:	e6e3      	b.n	800dfd8 <_strtod_l+0x488>
 800e210:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e212:	300c      	adds	r0, #12
 800e214:	0019      	movs	r1, r3
 800e216:	691a      	ldr	r2, [r3, #16]
 800e218:	310c      	adds	r1, #12
 800e21a:	3202      	adds	r2, #2
 800e21c:	0092      	lsls	r2, r2, #2
 800e21e:	f000 fdb0 	bl	800ed82 <memcpy>
 800e222:	ab20      	add	r3, sp, #128	@ 0x80
 800e224:	9301      	str	r3, [sp, #4]
 800e226:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e228:	9300      	str	r3, [sp, #0]
 800e22a:	0032      	movs	r2, r6
 800e22c:	003b      	movs	r3, r7
 800e22e:	9805      	ldr	r0, [sp, #20]
 800e230:	9610      	str	r6, [sp, #64]	@ 0x40
 800e232:	9711      	str	r7, [sp, #68]	@ 0x44
 800e234:	f001 fe10 	bl	800fe58 <__d2b>
 800e238:	901e      	str	r0, [sp, #120]	@ 0x78
 800e23a:	2800      	cmp	r0, #0
 800e23c:	d100      	bne.n	800e240 <_strtod_l+0x6f0>
 800e23e:	e6cb      	b.n	800dfd8 <_strtod_l+0x488>
 800e240:	2101      	movs	r1, #1
 800e242:	9805      	ldr	r0, [sp, #20]
 800e244:	f001 fb5c 	bl	800f900 <__i2b>
 800e248:	9007      	str	r0, [sp, #28]
 800e24a:	2800      	cmp	r0, #0
 800e24c:	d10e      	bne.n	800e26c <_strtod_l+0x71c>
 800e24e:	2300      	movs	r3, #0
 800e250:	9307      	str	r3, [sp, #28]
 800e252:	e6c1      	b.n	800dfd8 <_strtod_l+0x488>
 800e254:	234b      	movs	r3, #75	@ 0x4b
 800e256:	1a9a      	subs	r2, r3, r2
 800e258:	3b4c      	subs	r3, #76	@ 0x4c
 800e25a:	4093      	lsls	r3, r2
 800e25c:	4019      	ands	r1, r3
 800e25e:	000f      	movs	r7, r1
 800e260:	e7a7      	b.n	800e1b2 <_strtod_l+0x662>
 800e262:	2201      	movs	r2, #1
 800e264:	4252      	negs	r2, r2
 800e266:	409a      	lsls	r2, r3
 800e268:	4016      	ands	r6, r2
 800e26a:	e7a2      	b.n	800e1b2 <_strtod_l+0x662>
 800e26c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800e26e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e270:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800e272:	1ad4      	subs	r4, r2, r3
 800e274:	2b00      	cmp	r3, #0
 800e276:	db01      	blt.n	800e27c <_strtod_l+0x72c>
 800e278:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 800e27a:	195d      	adds	r5, r3, r5
 800e27c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e27e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e280:	1a5b      	subs	r3, r3, r1
 800e282:	2136      	movs	r1, #54	@ 0x36
 800e284:	189b      	adds	r3, r3, r2
 800e286:	1a8a      	subs	r2, r1, r2
 800e288:	497a      	ldr	r1, [pc, #488]	@ (800e474 <_strtod_l+0x924>)
 800e28a:	2001      	movs	r0, #1
 800e28c:	468c      	mov	ip, r1
 800e28e:	2100      	movs	r1, #0
 800e290:	3b01      	subs	r3, #1
 800e292:	9115      	str	r1, [sp, #84]	@ 0x54
 800e294:	9016      	str	r0, [sp, #88]	@ 0x58
 800e296:	4563      	cmp	r3, ip
 800e298:	da06      	bge.n	800e2a8 <_strtod_l+0x758>
 800e29a:	4661      	mov	r1, ip
 800e29c:	1ac9      	subs	r1, r1, r3
 800e29e:	1a52      	subs	r2, r2, r1
 800e2a0:	291f      	cmp	r1, #31
 800e2a2:	dc3f      	bgt.n	800e324 <_strtod_l+0x7d4>
 800e2a4:	4088      	lsls	r0, r1
 800e2a6:	9016      	str	r0, [sp, #88]	@ 0x58
 800e2a8:	18ab      	adds	r3, r5, r2
 800e2aa:	930e      	str	r3, [sp, #56]	@ 0x38
 800e2ac:	18a4      	adds	r4, r4, r2
 800e2ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e2b2:	191c      	adds	r4, r3, r4
 800e2b4:	002b      	movs	r3, r5
 800e2b6:	4295      	cmp	r5, r2
 800e2b8:	dd00      	ble.n	800e2bc <_strtod_l+0x76c>
 800e2ba:	0013      	movs	r3, r2
 800e2bc:	42a3      	cmp	r3, r4
 800e2be:	dd00      	ble.n	800e2c2 <_strtod_l+0x772>
 800e2c0:	0023      	movs	r3, r4
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	dd04      	ble.n	800e2d0 <_strtod_l+0x780>
 800e2c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e2c8:	1ae4      	subs	r4, r4, r3
 800e2ca:	1ad2      	subs	r2, r2, r3
 800e2cc:	920e      	str	r2, [sp, #56]	@ 0x38
 800e2ce:	1aed      	subs	r5, r5, r3
 800e2d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	dd16      	ble.n	800e304 <_strtod_l+0x7b4>
 800e2d6:	001a      	movs	r2, r3
 800e2d8:	9907      	ldr	r1, [sp, #28]
 800e2da:	9805      	ldr	r0, [sp, #20]
 800e2dc:	f001 fbd2 	bl	800fa84 <__pow5mult>
 800e2e0:	9007      	str	r0, [sp, #28]
 800e2e2:	2800      	cmp	r0, #0
 800e2e4:	d0b3      	beq.n	800e24e <_strtod_l+0x6fe>
 800e2e6:	0001      	movs	r1, r0
 800e2e8:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800e2ea:	9805      	ldr	r0, [sp, #20]
 800e2ec:	f001 fb20 	bl	800f930 <__multiply>
 800e2f0:	9013      	str	r0, [sp, #76]	@ 0x4c
 800e2f2:	2800      	cmp	r0, #0
 800e2f4:	d100      	bne.n	800e2f8 <_strtod_l+0x7a8>
 800e2f6:	e66f      	b.n	800dfd8 <_strtod_l+0x488>
 800e2f8:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e2fa:	9805      	ldr	r0, [sp, #20]
 800e2fc:	f001 f9fc 	bl	800f6f8 <_Bfree>
 800e300:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e302:	931e      	str	r3, [sp, #120]	@ 0x78
 800e304:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e306:	2b00      	cmp	r3, #0
 800e308:	dc12      	bgt.n	800e330 <_strtod_l+0x7e0>
 800e30a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	dd18      	ble.n	800e342 <_strtod_l+0x7f2>
 800e310:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e312:	9908      	ldr	r1, [sp, #32]
 800e314:	9805      	ldr	r0, [sp, #20]
 800e316:	f001 fbb5 	bl	800fa84 <__pow5mult>
 800e31a:	9008      	str	r0, [sp, #32]
 800e31c:	2800      	cmp	r0, #0
 800e31e:	d110      	bne.n	800e342 <_strtod_l+0x7f2>
 800e320:	2300      	movs	r3, #0
 800e322:	e658      	b.n	800dfd6 <_strtod_l+0x486>
 800e324:	4954      	ldr	r1, [pc, #336]	@ (800e478 <_strtod_l+0x928>)
 800e326:	1acb      	subs	r3, r1, r3
 800e328:	0001      	movs	r1, r0
 800e32a:	4099      	lsls	r1, r3
 800e32c:	9115      	str	r1, [sp, #84]	@ 0x54
 800e32e:	e7ba      	b.n	800e2a6 <_strtod_l+0x756>
 800e330:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e332:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e334:	9805      	ldr	r0, [sp, #20]
 800e336:	f001 fc01 	bl	800fb3c <__lshift>
 800e33a:	901e      	str	r0, [sp, #120]	@ 0x78
 800e33c:	2800      	cmp	r0, #0
 800e33e:	d1e4      	bne.n	800e30a <_strtod_l+0x7ba>
 800e340:	e64a      	b.n	800dfd8 <_strtod_l+0x488>
 800e342:	2c00      	cmp	r4, #0
 800e344:	dd07      	ble.n	800e356 <_strtod_l+0x806>
 800e346:	0022      	movs	r2, r4
 800e348:	9908      	ldr	r1, [sp, #32]
 800e34a:	9805      	ldr	r0, [sp, #20]
 800e34c:	f001 fbf6 	bl	800fb3c <__lshift>
 800e350:	9008      	str	r0, [sp, #32]
 800e352:	2800      	cmp	r0, #0
 800e354:	d0e4      	beq.n	800e320 <_strtod_l+0x7d0>
 800e356:	2d00      	cmp	r5, #0
 800e358:	dd08      	ble.n	800e36c <_strtod_l+0x81c>
 800e35a:	002a      	movs	r2, r5
 800e35c:	9907      	ldr	r1, [sp, #28]
 800e35e:	9805      	ldr	r0, [sp, #20]
 800e360:	f001 fbec 	bl	800fb3c <__lshift>
 800e364:	9007      	str	r0, [sp, #28]
 800e366:	2800      	cmp	r0, #0
 800e368:	d100      	bne.n	800e36c <_strtod_l+0x81c>
 800e36a:	e635      	b.n	800dfd8 <_strtod_l+0x488>
 800e36c:	9a08      	ldr	r2, [sp, #32]
 800e36e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e370:	9805      	ldr	r0, [sp, #20]
 800e372:	f001 fc6b 	bl	800fc4c <__mdiff>
 800e376:	9006      	str	r0, [sp, #24]
 800e378:	2800      	cmp	r0, #0
 800e37a:	d100      	bne.n	800e37e <_strtod_l+0x82e>
 800e37c:	e62c      	b.n	800dfd8 <_strtod_l+0x488>
 800e37e:	68c3      	ldr	r3, [r0, #12]
 800e380:	9907      	ldr	r1, [sp, #28]
 800e382:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e384:	2300      	movs	r3, #0
 800e386:	60c3      	str	r3, [r0, #12]
 800e388:	f001 fc44 	bl	800fc14 <__mcmp>
 800e38c:	2800      	cmp	r0, #0
 800e38e:	da3b      	bge.n	800e408 <_strtod_l+0x8b8>
 800e390:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e392:	4333      	orrs	r3, r6
 800e394:	d167      	bne.n	800e466 <_strtod_l+0x916>
 800e396:	033b      	lsls	r3, r7, #12
 800e398:	d165      	bne.n	800e466 <_strtod_l+0x916>
 800e39a:	22d6      	movs	r2, #214	@ 0xd6
 800e39c:	4b37      	ldr	r3, [pc, #220]	@ (800e47c <_strtod_l+0x92c>)
 800e39e:	04d2      	lsls	r2, r2, #19
 800e3a0:	403b      	ands	r3, r7
 800e3a2:	4293      	cmp	r3, r2
 800e3a4:	d95f      	bls.n	800e466 <_strtod_l+0x916>
 800e3a6:	9b06      	ldr	r3, [sp, #24]
 800e3a8:	695b      	ldr	r3, [r3, #20]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d103      	bne.n	800e3b6 <_strtod_l+0x866>
 800e3ae:	9b06      	ldr	r3, [sp, #24]
 800e3b0:	691b      	ldr	r3, [r3, #16]
 800e3b2:	2b01      	cmp	r3, #1
 800e3b4:	dd57      	ble.n	800e466 <_strtod_l+0x916>
 800e3b6:	9906      	ldr	r1, [sp, #24]
 800e3b8:	2201      	movs	r2, #1
 800e3ba:	9805      	ldr	r0, [sp, #20]
 800e3bc:	f001 fbbe 	bl	800fb3c <__lshift>
 800e3c0:	9907      	ldr	r1, [sp, #28]
 800e3c2:	9006      	str	r0, [sp, #24]
 800e3c4:	f001 fc26 	bl	800fc14 <__mcmp>
 800e3c8:	2800      	cmp	r0, #0
 800e3ca:	dd4c      	ble.n	800e466 <_strtod_l+0x916>
 800e3cc:	4b2b      	ldr	r3, [pc, #172]	@ (800e47c <_strtod_l+0x92c>)
 800e3ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e3d0:	403b      	ands	r3, r7
 800e3d2:	2a00      	cmp	r2, #0
 800e3d4:	d074      	beq.n	800e4c0 <_strtod_l+0x970>
 800e3d6:	22d6      	movs	r2, #214	@ 0xd6
 800e3d8:	04d2      	lsls	r2, r2, #19
 800e3da:	4293      	cmp	r3, r2
 800e3dc:	d870      	bhi.n	800e4c0 <_strtod_l+0x970>
 800e3de:	22dc      	movs	r2, #220	@ 0xdc
 800e3e0:	0492      	lsls	r2, r2, #18
 800e3e2:	4293      	cmp	r3, r2
 800e3e4:	d800      	bhi.n	800e3e8 <_strtod_l+0x898>
 800e3e6:	e693      	b.n	800e110 <_strtod_l+0x5c0>
 800e3e8:	0030      	movs	r0, r6
 800e3ea:	0039      	movs	r1, r7
 800e3ec:	4b24      	ldr	r3, [pc, #144]	@ (800e480 <_strtod_l+0x930>)
 800e3ee:	2200      	movs	r2, #0
 800e3f0:	f7f4 fa92 	bl	8002918 <__aeabi_dmul>
 800e3f4:	4b21      	ldr	r3, [pc, #132]	@ (800e47c <_strtod_l+0x92c>)
 800e3f6:	0006      	movs	r6, r0
 800e3f8:	000f      	movs	r7, r1
 800e3fa:	420b      	tst	r3, r1
 800e3fc:	d000      	beq.n	800e400 <_strtod_l+0x8b0>
 800e3fe:	e5f4      	b.n	800dfea <_strtod_l+0x49a>
 800e400:	2322      	movs	r3, #34	@ 0x22
 800e402:	9a05      	ldr	r2, [sp, #20]
 800e404:	6013      	str	r3, [r2, #0]
 800e406:	e5f0      	b.n	800dfea <_strtod_l+0x49a>
 800e408:	970e      	str	r7, [sp, #56]	@ 0x38
 800e40a:	2800      	cmp	r0, #0
 800e40c:	d175      	bne.n	800e4fa <_strtod_l+0x9aa>
 800e40e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e410:	033b      	lsls	r3, r7, #12
 800e412:	0b1b      	lsrs	r3, r3, #12
 800e414:	2a00      	cmp	r2, #0
 800e416:	d039      	beq.n	800e48c <_strtod_l+0x93c>
 800e418:	4a1a      	ldr	r2, [pc, #104]	@ (800e484 <_strtod_l+0x934>)
 800e41a:	4293      	cmp	r3, r2
 800e41c:	d138      	bne.n	800e490 <_strtod_l+0x940>
 800e41e:	2101      	movs	r1, #1
 800e420:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e422:	4249      	negs	r1, r1
 800e424:	0032      	movs	r2, r6
 800e426:	0008      	movs	r0, r1
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d00b      	beq.n	800e444 <_strtod_l+0x8f4>
 800e42c:	24d4      	movs	r4, #212	@ 0xd4
 800e42e:	4b13      	ldr	r3, [pc, #76]	@ (800e47c <_strtod_l+0x92c>)
 800e430:	0008      	movs	r0, r1
 800e432:	403b      	ands	r3, r7
 800e434:	04e4      	lsls	r4, r4, #19
 800e436:	42a3      	cmp	r3, r4
 800e438:	d804      	bhi.n	800e444 <_strtod_l+0x8f4>
 800e43a:	306c      	adds	r0, #108	@ 0x6c
 800e43c:	0d1b      	lsrs	r3, r3, #20
 800e43e:	1ac3      	subs	r3, r0, r3
 800e440:	4099      	lsls	r1, r3
 800e442:	0008      	movs	r0, r1
 800e444:	4282      	cmp	r2, r0
 800e446:	d123      	bne.n	800e490 <_strtod_l+0x940>
 800e448:	4b0f      	ldr	r3, [pc, #60]	@ (800e488 <_strtod_l+0x938>)
 800e44a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e44c:	4299      	cmp	r1, r3
 800e44e:	d102      	bne.n	800e456 <_strtod_l+0x906>
 800e450:	3201      	adds	r2, #1
 800e452:	d100      	bne.n	800e456 <_strtod_l+0x906>
 800e454:	e5c0      	b.n	800dfd8 <_strtod_l+0x488>
 800e456:	4b09      	ldr	r3, [pc, #36]	@ (800e47c <_strtod_l+0x92c>)
 800e458:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e45a:	2600      	movs	r6, #0
 800e45c:	401a      	ands	r2, r3
 800e45e:	0013      	movs	r3, r2
 800e460:	2280      	movs	r2, #128	@ 0x80
 800e462:	0352      	lsls	r2, r2, #13
 800e464:	189f      	adds	r7, r3, r2
 800e466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d1bd      	bne.n	800e3e8 <_strtod_l+0x898>
 800e46c:	e5bd      	b.n	800dfea <_strtod_l+0x49a>
 800e46e:	46c0      	nop			@ (mov r8, r8)
 800e470:	08012030 	.word	0x08012030
 800e474:	fffffc02 	.word	0xfffffc02
 800e478:	fffffbe2 	.word	0xfffffbe2
 800e47c:	7ff00000 	.word	0x7ff00000
 800e480:	39500000 	.word	0x39500000
 800e484:	000fffff 	.word	0x000fffff
 800e488:	7fefffff 	.word	0x7fefffff
 800e48c:	4333      	orrs	r3, r6
 800e48e:	d09d      	beq.n	800e3cc <_strtod_l+0x87c>
 800e490:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e492:	2b00      	cmp	r3, #0
 800e494:	d01c      	beq.n	800e4d0 <_strtod_l+0x980>
 800e496:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e498:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e49a:	4213      	tst	r3, r2
 800e49c:	d0e3      	beq.n	800e466 <_strtod_l+0x916>
 800e49e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e4a0:	0030      	movs	r0, r6
 800e4a2:	0039      	movs	r1, r7
 800e4a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d016      	beq.n	800e4d8 <_strtod_l+0x988>
 800e4aa:	f7ff fb39 	bl	800db20 <sulp>
 800e4ae:	0002      	movs	r2, r0
 800e4b0:	000b      	movs	r3, r1
 800e4b2:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e4b4:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800e4b6:	f7f3 fa2f 	bl	8001918 <__aeabi_dadd>
 800e4ba:	0006      	movs	r6, r0
 800e4bc:	000f      	movs	r7, r1
 800e4be:	e7d2      	b.n	800e466 <_strtod_l+0x916>
 800e4c0:	2601      	movs	r6, #1
 800e4c2:	4a92      	ldr	r2, [pc, #584]	@ (800e70c <_strtod_l+0xbbc>)
 800e4c4:	4276      	negs	r6, r6
 800e4c6:	189b      	adds	r3, r3, r2
 800e4c8:	4a91      	ldr	r2, [pc, #580]	@ (800e710 <_strtod_l+0xbc0>)
 800e4ca:	431a      	orrs	r2, r3
 800e4cc:	0017      	movs	r7, r2
 800e4ce:	e7ca      	b.n	800e466 <_strtod_l+0x916>
 800e4d0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e4d2:	4233      	tst	r3, r6
 800e4d4:	d0c7      	beq.n	800e466 <_strtod_l+0x916>
 800e4d6:	e7e2      	b.n	800e49e <_strtod_l+0x94e>
 800e4d8:	f7ff fb22 	bl	800db20 <sulp>
 800e4dc:	0002      	movs	r2, r0
 800e4de:	000b      	movs	r3, r1
 800e4e0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e4e2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800e4e4:	f7f4 fcfe 	bl	8002ee4 <__aeabi_dsub>
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	0006      	movs	r6, r0
 800e4ee:	000f      	movs	r7, r1
 800e4f0:	f7f1 ffb6 	bl	8000460 <__aeabi_dcmpeq>
 800e4f4:	2800      	cmp	r0, #0
 800e4f6:	d0b6      	beq.n	800e466 <_strtod_l+0x916>
 800e4f8:	e60a      	b.n	800e110 <_strtod_l+0x5c0>
 800e4fa:	9907      	ldr	r1, [sp, #28]
 800e4fc:	9806      	ldr	r0, [sp, #24]
 800e4fe:	f001 fd0b 	bl	800ff18 <__ratio>
 800e502:	2380      	movs	r3, #128	@ 0x80
 800e504:	2200      	movs	r2, #0
 800e506:	05db      	lsls	r3, r3, #23
 800e508:	0004      	movs	r4, r0
 800e50a:	000d      	movs	r5, r1
 800e50c:	f7f1 ffb8 	bl	8000480 <__aeabi_dcmple>
 800e510:	2800      	cmp	r0, #0
 800e512:	d06c      	beq.n	800e5ee <_strtod_l+0xa9e>
 800e514:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e516:	2b00      	cmp	r3, #0
 800e518:	d177      	bne.n	800e60a <_strtod_l+0xaba>
 800e51a:	2e00      	cmp	r6, #0
 800e51c:	d157      	bne.n	800e5ce <_strtod_l+0xa7e>
 800e51e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e520:	031b      	lsls	r3, r3, #12
 800e522:	d15a      	bne.n	800e5da <_strtod_l+0xa8a>
 800e524:	2200      	movs	r2, #0
 800e526:	0020      	movs	r0, r4
 800e528:	0029      	movs	r1, r5
 800e52a:	4b7a      	ldr	r3, [pc, #488]	@ (800e714 <_strtod_l+0xbc4>)
 800e52c:	f7f1 ff9e 	bl	800046c <__aeabi_dcmplt>
 800e530:	2800      	cmp	r0, #0
 800e532:	d159      	bne.n	800e5e8 <_strtod_l+0xa98>
 800e534:	0020      	movs	r0, r4
 800e536:	0029      	movs	r1, r5
 800e538:	2200      	movs	r2, #0
 800e53a:	4b77      	ldr	r3, [pc, #476]	@ (800e718 <_strtod_l+0xbc8>)
 800e53c:	f7f4 f9ec 	bl	8002918 <__aeabi_dmul>
 800e540:	0004      	movs	r4, r0
 800e542:	000d      	movs	r5, r1
 800e544:	2380      	movs	r3, #128	@ 0x80
 800e546:	061b      	lsls	r3, r3, #24
 800e548:	18eb      	adds	r3, r5, r3
 800e54a:	940a      	str	r4, [sp, #40]	@ 0x28
 800e54c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e54e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e550:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e552:	9216      	str	r2, [sp, #88]	@ 0x58
 800e554:	9317      	str	r3, [sp, #92]	@ 0x5c
 800e556:	4a71      	ldr	r2, [pc, #452]	@ (800e71c <_strtod_l+0xbcc>)
 800e558:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e55a:	4013      	ands	r3, r2
 800e55c:	9315      	str	r3, [sp, #84]	@ 0x54
 800e55e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e560:	4b6f      	ldr	r3, [pc, #444]	@ (800e720 <_strtod_l+0xbd0>)
 800e562:	429a      	cmp	r2, r3
 800e564:	d000      	beq.n	800e568 <_strtod_l+0xa18>
 800e566:	e087      	b.n	800e678 <_strtod_l+0xb28>
 800e568:	4a6e      	ldr	r2, [pc, #440]	@ (800e724 <_strtod_l+0xbd4>)
 800e56a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e56c:	4694      	mov	ip, r2
 800e56e:	4463      	add	r3, ip
 800e570:	001f      	movs	r7, r3
 800e572:	0030      	movs	r0, r6
 800e574:	0019      	movs	r1, r3
 800e576:	f001 fc03 	bl	800fd80 <__ulp>
 800e57a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e57c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e57e:	f7f4 f9cb 	bl	8002918 <__aeabi_dmul>
 800e582:	0032      	movs	r2, r6
 800e584:	003b      	movs	r3, r7
 800e586:	f7f3 f9c7 	bl	8001918 <__aeabi_dadd>
 800e58a:	4a64      	ldr	r2, [pc, #400]	@ (800e71c <_strtod_l+0xbcc>)
 800e58c:	4b66      	ldr	r3, [pc, #408]	@ (800e728 <_strtod_l+0xbd8>)
 800e58e:	0006      	movs	r6, r0
 800e590:	400a      	ands	r2, r1
 800e592:	429a      	cmp	r2, r3
 800e594:	d940      	bls.n	800e618 <_strtod_l+0xac8>
 800e596:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e598:	4a64      	ldr	r2, [pc, #400]	@ (800e72c <_strtod_l+0xbdc>)
 800e59a:	4293      	cmp	r3, r2
 800e59c:	d103      	bne.n	800e5a6 <_strtod_l+0xa56>
 800e59e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e5a0:	3301      	adds	r3, #1
 800e5a2:	d100      	bne.n	800e5a6 <_strtod_l+0xa56>
 800e5a4:	e518      	b.n	800dfd8 <_strtod_l+0x488>
 800e5a6:	2601      	movs	r6, #1
 800e5a8:	4f60      	ldr	r7, [pc, #384]	@ (800e72c <_strtod_l+0xbdc>)
 800e5aa:	4276      	negs	r6, r6
 800e5ac:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e5ae:	9805      	ldr	r0, [sp, #20]
 800e5b0:	f001 f8a2 	bl	800f6f8 <_Bfree>
 800e5b4:	9908      	ldr	r1, [sp, #32]
 800e5b6:	9805      	ldr	r0, [sp, #20]
 800e5b8:	f001 f89e 	bl	800f6f8 <_Bfree>
 800e5bc:	9907      	ldr	r1, [sp, #28]
 800e5be:	9805      	ldr	r0, [sp, #20]
 800e5c0:	f001 f89a 	bl	800f6f8 <_Bfree>
 800e5c4:	9906      	ldr	r1, [sp, #24]
 800e5c6:	9805      	ldr	r0, [sp, #20]
 800e5c8:	f001 f896 	bl	800f6f8 <_Bfree>
 800e5cc:	e617      	b.n	800e1fe <_strtod_l+0x6ae>
 800e5ce:	2e01      	cmp	r6, #1
 800e5d0:	d103      	bne.n	800e5da <_strtod_l+0xa8a>
 800e5d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d100      	bne.n	800e5da <_strtod_l+0xa8a>
 800e5d8:	e59a      	b.n	800e110 <_strtod_l+0x5c0>
 800e5da:	2300      	movs	r3, #0
 800e5dc:	4c54      	ldr	r4, [pc, #336]	@ (800e730 <_strtod_l+0xbe0>)
 800e5de:	4d4d      	ldr	r5, [pc, #308]	@ (800e714 <_strtod_l+0xbc4>)
 800e5e0:	930a      	str	r3, [sp, #40]	@ 0x28
 800e5e2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e5e4:	2400      	movs	r4, #0
 800e5e6:	e7b2      	b.n	800e54e <_strtod_l+0x9fe>
 800e5e8:	2400      	movs	r4, #0
 800e5ea:	4d4b      	ldr	r5, [pc, #300]	@ (800e718 <_strtod_l+0xbc8>)
 800e5ec:	e7aa      	b.n	800e544 <_strtod_l+0x9f4>
 800e5ee:	0020      	movs	r0, r4
 800e5f0:	0029      	movs	r1, r5
 800e5f2:	4b49      	ldr	r3, [pc, #292]	@ (800e718 <_strtod_l+0xbc8>)
 800e5f4:	2200      	movs	r2, #0
 800e5f6:	f7f4 f98f 	bl	8002918 <__aeabi_dmul>
 800e5fa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e5fc:	0004      	movs	r4, r0
 800e5fe:	000d      	movs	r5, r1
 800e600:	2b00      	cmp	r3, #0
 800e602:	d09f      	beq.n	800e544 <_strtod_l+0x9f4>
 800e604:	940a      	str	r4, [sp, #40]	@ 0x28
 800e606:	950b      	str	r5, [sp, #44]	@ 0x2c
 800e608:	e7a1      	b.n	800e54e <_strtod_l+0x9fe>
 800e60a:	2300      	movs	r3, #0
 800e60c:	4c41      	ldr	r4, [pc, #260]	@ (800e714 <_strtod_l+0xbc4>)
 800e60e:	0025      	movs	r5, r4
 800e610:	930a      	str	r3, [sp, #40]	@ 0x28
 800e612:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e614:	001c      	movs	r4, r3
 800e616:	e79a      	b.n	800e54e <_strtod_l+0x9fe>
 800e618:	23d4      	movs	r3, #212	@ 0xd4
 800e61a:	049b      	lsls	r3, r3, #18
 800e61c:	18cf      	adds	r7, r1, r3
 800e61e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e620:	9710      	str	r7, [sp, #64]	@ 0x40
 800e622:	2b00      	cmp	r3, #0
 800e624:	d1c2      	bne.n	800e5ac <_strtod_l+0xa5c>
 800e626:	4b3d      	ldr	r3, [pc, #244]	@ (800e71c <_strtod_l+0xbcc>)
 800e628:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e62a:	403b      	ands	r3, r7
 800e62c:	429a      	cmp	r2, r3
 800e62e:	d1bd      	bne.n	800e5ac <_strtod_l+0xa5c>
 800e630:	0020      	movs	r0, r4
 800e632:	0029      	movs	r1, r5
 800e634:	f7f2 f800 	bl	8000638 <__aeabi_d2lz>
 800e638:	f7f2 f858 	bl	80006ec <__aeabi_l2d>
 800e63c:	0002      	movs	r2, r0
 800e63e:	000b      	movs	r3, r1
 800e640:	0020      	movs	r0, r4
 800e642:	0029      	movs	r1, r5
 800e644:	f7f4 fc4e 	bl	8002ee4 <__aeabi_dsub>
 800e648:	033c      	lsls	r4, r7, #12
 800e64a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e64c:	0b24      	lsrs	r4, r4, #12
 800e64e:	4334      	orrs	r4, r6
 800e650:	900e      	str	r0, [sp, #56]	@ 0x38
 800e652:	910f      	str	r1, [sp, #60]	@ 0x3c
 800e654:	4a37      	ldr	r2, [pc, #220]	@ (800e734 <_strtod_l+0xbe4>)
 800e656:	431c      	orrs	r4, r3
 800e658:	d052      	beq.n	800e700 <_strtod_l+0xbb0>
 800e65a:	4b37      	ldr	r3, [pc, #220]	@ (800e738 <_strtod_l+0xbe8>)
 800e65c:	f7f1 ff06 	bl	800046c <__aeabi_dcmplt>
 800e660:	2800      	cmp	r0, #0
 800e662:	d000      	beq.n	800e666 <_strtod_l+0xb16>
 800e664:	e4c1      	b.n	800dfea <_strtod_l+0x49a>
 800e666:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800e668:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e66a:	4a34      	ldr	r2, [pc, #208]	@ (800e73c <_strtod_l+0xbec>)
 800e66c:	4b2a      	ldr	r3, [pc, #168]	@ (800e718 <_strtod_l+0xbc8>)
 800e66e:	f7f1 ff11 	bl	8000494 <__aeabi_dcmpgt>
 800e672:	2800      	cmp	r0, #0
 800e674:	d09a      	beq.n	800e5ac <_strtod_l+0xa5c>
 800e676:	e4b8      	b.n	800dfea <_strtod_l+0x49a>
 800e678:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d02a      	beq.n	800e6d4 <_strtod_l+0xb84>
 800e67e:	23d4      	movs	r3, #212	@ 0xd4
 800e680:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e682:	04db      	lsls	r3, r3, #19
 800e684:	429a      	cmp	r2, r3
 800e686:	d825      	bhi.n	800e6d4 <_strtod_l+0xb84>
 800e688:	0020      	movs	r0, r4
 800e68a:	0029      	movs	r1, r5
 800e68c:	4a2c      	ldr	r2, [pc, #176]	@ (800e740 <_strtod_l+0xbf0>)
 800e68e:	4b2d      	ldr	r3, [pc, #180]	@ (800e744 <_strtod_l+0xbf4>)
 800e690:	f7f1 fef6 	bl	8000480 <__aeabi_dcmple>
 800e694:	2800      	cmp	r0, #0
 800e696:	d016      	beq.n	800e6c6 <_strtod_l+0xb76>
 800e698:	0020      	movs	r0, r4
 800e69a:	0029      	movs	r1, r5
 800e69c:	f7f1 ffae 	bl	80005fc <__aeabi_d2uiz>
 800e6a0:	2800      	cmp	r0, #0
 800e6a2:	d100      	bne.n	800e6a6 <_strtod_l+0xb56>
 800e6a4:	3001      	adds	r0, #1
 800e6a6:	f7f5 f8b3 	bl	8003810 <__aeabi_ui2d>
 800e6aa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e6ac:	0004      	movs	r4, r0
 800e6ae:	000d      	movs	r5, r1
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d122      	bne.n	800e6fa <_strtod_l+0xbaa>
 800e6b4:	2380      	movs	r3, #128	@ 0x80
 800e6b6:	061b      	lsls	r3, r3, #24
 800e6b8:	18cb      	adds	r3, r1, r3
 800e6ba:	9018      	str	r0, [sp, #96]	@ 0x60
 800e6bc:	9319      	str	r3, [sp, #100]	@ 0x64
 800e6be:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800e6c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e6c2:	9216      	str	r2, [sp, #88]	@ 0x58
 800e6c4:	9317      	str	r3, [sp, #92]	@ 0x5c
 800e6c6:	22d6      	movs	r2, #214	@ 0xd6
 800e6c8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e6ca:	04d2      	lsls	r2, r2, #19
 800e6cc:	189b      	adds	r3, r3, r2
 800e6ce:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e6d0:	1a9b      	subs	r3, r3, r2
 800e6d2:	9317      	str	r3, [sp, #92]	@ 0x5c
 800e6d4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e6d6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800e6d8:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 800e6da:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 800e6dc:	f001 fb50 	bl	800fd80 <__ulp>
 800e6e0:	0002      	movs	r2, r0
 800e6e2:	000b      	movs	r3, r1
 800e6e4:	0030      	movs	r0, r6
 800e6e6:	0039      	movs	r1, r7
 800e6e8:	f7f4 f916 	bl	8002918 <__aeabi_dmul>
 800e6ec:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800e6ee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e6f0:	f7f3 f912 	bl	8001918 <__aeabi_dadd>
 800e6f4:	0006      	movs	r6, r0
 800e6f6:	000f      	movs	r7, r1
 800e6f8:	e791      	b.n	800e61e <_strtod_l+0xace>
 800e6fa:	9418      	str	r4, [sp, #96]	@ 0x60
 800e6fc:	9519      	str	r5, [sp, #100]	@ 0x64
 800e6fe:	e7de      	b.n	800e6be <_strtod_l+0xb6e>
 800e700:	4b11      	ldr	r3, [pc, #68]	@ (800e748 <_strtod_l+0xbf8>)
 800e702:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800e704:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e706:	f7f1 feb1 	bl	800046c <__aeabi_dcmplt>
 800e70a:	e7b2      	b.n	800e672 <_strtod_l+0xb22>
 800e70c:	fff00000 	.word	0xfff00000
 800e710:	000fffff 	.word	0x000fffff
 800e714:	3ff00000 	.word	0x3ff00000
 800e718:	3fe00000 	.word	0x3fe00000
 800e71c:	7ff00000 	.word	0x7ff00000
 800e720:	7fe00000 	.word	0x7fe00000
 800e724:	fcb00000 	.word	0xfcb00000
 800e728:	7c9fffff 	.word	0x7c9fffff
 800e72c:	7fefffff 	.word	0x7fefffff
 800e730:	bff00000 	.word	0xbff00000
 800e734:	94a03595 	.word	0x94a03595
 800e738:	3fdfffff 	.word	0x3fdfffff
 800e73c:	35afe535 	.word	0x35afe535
 800e740:	ffc00000 	.word	0xffc00000
 800e744:	41dfffff 	.word	0x41dfffff
 800e748:	3fcfffff 	.word	0x3fcfffff

0800e74c <strtod>:
 800e74c:	b510      	push	{r4, lr}
 800e74e:	4c04      	ldr	r4, [pc, #16]	@ (800e760 <strtod+0x14>)
 800e750:	000a      	movs	r2, r1
 800e752:	0001      	movs	r1, r0
 800e754:	4b03      	ldr	r3, [pc, #12]	@ (800e764 <strtod+0x18>)
 800e756:	6820      	ldr	r0, [r4, #0]
 800e758:	f7ff f9fa 	bl	800db50 <_strtod_l>
 800e75c:	bd10      	pop	{r4, pc}
 800e75e:	46c0      	nop			@ (mov r8, r8)
 800e760:	20002b8c 	.word	0x20002b8c
 800e764:	20002a20 	.word	0x20002a20

0800e768 <_strtol_l.isra.0>:
 800e768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e76a:	b085      	sub	sp, #20
 800e76c:	0017      	movs	r7, r2
 800e76e:	001e      	movs	r6, r3
 800e770:	9003      	str	r0, [sp, #12]
 800e772:	9101      	str	r1, [sp, #4]
 800e774:	2b24      	cmp	r3, #36	@ 0x24
 800e776:	d823      	bhi.n	800e7c0 <_strtol_l.isra.0+0x58>
 800e778:	000c      	movs	r4, r1
 800e77a:	2b01      	cmp	r3, #1
 800e77c:	d020      	beq.n	800e7c0 <_strtol_l.isra.0+0x58>
 800e77e:	4b3d      	ldr	r3, [pc, #244]	@ (800e874 <_strtol_l.isra.0+0x10c>)
 800e780:	2208      	movs	r2, #8
 800e782:	469c      	mov	ip, r3
 800e784:	0023      	movs	r3, r4
 800e786:	4661      	mov	r1, ip
 800e788:	781d      	ldrb	r5, [r3, #0]
 800e78a:	3401      	adds	r4, #1
 800e78c:	5d48      	ldrb	r0, [r1, r5]
 800e78e:	0001      	movs	r1, r0
 800e790:	4011      	ands	r1, r2
 800e792:	4210      	tst	r0, r2
 800e794:	d1f6      	bne.n	800e784 <_strtol_l.isra.0+0x1c>
 800e796:	2d2d      	cmp	r5, #45	@ 0x2d
 800e798:	d119      	bne.n	800e7ce <_strtol_l.isra.0+0x66>
 800e79a:	7825      	ldrb	r5, [r4, #0]
 800e79c:	1c9c      	adds	r4, r3, #2
 800e79e:	2301      	movs	r3, #1
 800e7a0:	9300      	str	r3, [sp, #0]
 800e7a2:	2210      	movs	r2, #16
 800e7a4:	0033      	movs	r3, r6
 800e7a6:	4393      	bics	r3, r2
 800e7a8:	d11d      	bne.n	800e7e6 <_strtol_l.isra.0+0x7e>
 800e7aa:	2d30      	cmp	r5, #48	@ 0x30
 800e7ac:	d115      	bne.n	800e7da <_strtol_l.isra.0+0x72>
 800e7ae:	2120      	movs	r1, #32
 800e7b0:	7823      	ldrb	r3, [r4, #0]
 800e7b2:	438b      	bics	r3, r1
 800e7b4:	2b58      	cmp	r3, #88	@ 0x58
 800e7b6:	d110      	bne.n	800e7da <_strtol_l.isra.0+0x72>
 800e7b8:	7865      	ldrb	r5, [r4, #1]
 800e7ba:	3402      	adds	r4, #2
 800e7bc:	2610      	movs	r6, #16
 800e7be:	e012      	b.n	800e7e6 <_strtol_l.isra.0+0x7e>
 800e7c0:	f000 fab2 	bl	800ed28 <__errno>
 800e7c4:	2316      	movs	r3, #22
 800e7c6:	6003      	str	r3, [r0, #0]
 800e7c8:	2000      	movs	r0, #0
 800e7ca:	b005      	add	sp, #20
 800e7cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7ce:	9100      	str	r1, [sp, #0]
 800e7d0:	2d2b      	cmp	r5, #43	@ 0x2b
 800e7d2:	d1e6      	bne.n	800e7a2 <_strtol_l.isra.0+0x3a>
 800e7d4:	7825      	ldrb	r5, [r4, #0]
 800e7d6:	1c9c      	adds	r4, r3, #2
 800e7d8:	e7e3      	b.n	800e7a2 <_strtol_l.isra.0+0x3a>
 800e7da:	2e00      	cmp	r6, #0
 800e7dc:	d1ee      	bne.n	800e7bc <_strtol_l.isra.0+0x54>
 800e7de:	360a      	adds	r6, #10
 800e7e0:	2d30      	cmp	r5, #48	@ 0x30
 800e7e2:	d100      	bne.n	800e7e6 <_strtol_l.isra.0+0x7e>
 800e7e4:	3e02      	subs	r6, #2
 800e7e6:	4a24      	ldr	r2, [pc, #144]	@ (800e878 <_strtol_l.isra.0+0x110>)
 800e7e8:	9b00      	ldr	r3, [sp, #0]
 800e7ea:	4694      	mov	ip, r2
 800e7ec:	4463      	add	r3, ip
 800e7ee:	0031      	movs	r1, r6
 800e7f0:	0018      	movs	r0, r3
 800e7f2:	9302      	str	r3, [sp, #8]
 800e7f4:	f7f1 fd34 	bl	8000260 <__aeabi_uidivmod>
 800e7f8:	2200      	movs	r2, #0
 800e7fa:	4684      	mov	ip, r0
 800e7fc:	0010      	movs	r0, r2
 800e7fe:	002b      	movs	r3, r5
 800e800:	3b30      	subs	r3, #48	@ 0x30
 800e802:	2b09      	cmp	r3, #9
 800e804:	d811      	bhi.n	800e82a <_strtol_l.isra.0+0xc2>
 800e806:	001d      	movs	r5, r3
 800e808:	42ae      	cmp	r6, r5
 800e80a:	dd1d      	ble.n	800e848 <_strtol_l.isra.0+0xe0>
 800e80c:	1c53      	adds	r3, r2, #1
 800e80e:	d009      	beq.n	800e824 <_strtol_l.isra.0+0xbc>
 800e810:	2201      	movs	r2, #1
 800e812:	4252      	negs	r2, r2
 800e814:	4584      	cmp	ip, r0
 800e816:	d305      	bcc.n	800e824 <_strtol_l.isra.0+0xbc>
 800e818:	d101      	bne.n	800e81e <_strtol_l.isra.0+0xb6>
 800e81a:	42a9      	cmp	r1, r5
 800e81c:	db11      	blt.n	800e842 <_strtol_l.isra.0+0xda>
 800e81e:	2201      	movs	r2, #1
 800e820:	4370      	muls	r0, r6
 800e822:	1828      	adds	r0, r5, r0
 800e824:	7825      	ldrb	r5, [r4, #0]
 800e826:	3401      	adds	r4, #1
 800e828:	e7e9      	b.n	800e7fe <_strtol_l.isra.0+0x96>
 800e82a:	002b      	movs	r3, r5
 800e82c:	3b41      	subs	r3, #65	@ 0x41
 800e82e:	2b19      	cmp	r3, #25
 800e830:	d801      	bhi.n	800e836 <_strtol_l.isra.0+0xce>
 800e832:	3d37      	subs	r5, #55	@ 0x37
 800e834:	e7e8      	b.n	800e808 <_strtol_l.isra.0+0xa0>
 800e836:	002b      	movs	r3, r5
 800e838:	3b61      	subs	r3, #97	@ 0x61
 800e83a:	2b19      	cmp	r3, #25
 800e83c:	d804      	bhi.n	800e848 <_strtol_l.isra.0+0xe0>
 800e83e:	3d57      	subs	r5, #87	@ 0x57
 800e840:	e7e2      	b.n	800e808 <_strtol_l.isra.0+0xa0>
 800e842:	2201      	movs	r2, #1
 800e844:	4252      	negs	r2, r2
 800e846:	e7ed      	b.n	800e824 <_strtol_l.isra.0+0xbc>
 800e848:	1c53      	adds	r3, r2, #1
 800e84a:	d108      	bne.n	800e85e <_strtol_l.isra.0+0xf6>
 800e84c:	2322      	movs	r3, #34	@ 0x22
 800e84e:	9a03      	ldr	r2, [sp, #12]
 800e850:	9802      	ldr	r0, [sp, #8]
 800e852:	6013      	str	r3, [r2, #0]
 800e854:	2f00      	cmp	r7, #0
 800e856:	d0b8      	beq.n	800e7ca <_strtol_l.isra.0+0x62>
 800e858:	1e63      	subs	r3, r4, #1
 800e85a:	9301      	str	r3, [sp, #4]
 800e85c:	e007      	b.n	800e86e <_strtol_l.isra.0+0x106>
 800e85e:	9b00      	ldr	r3, [sp, #0]
 800e860:	2b00      	cmp	r3, #0
 800e862:	d000      	beq.n	800e866 <_strtol_l.isra.0+0xfe>
 800e864:	4240      	negs	r0, r0
 800e866:	2f00      	cmp	r7, #0
 800e868:	d0af      	beq.n	800e7ca <_strtol_l.isra.0+0x62>
 800e86a:	2a00      	cmp	r2, #0
 800e86c:	d1f4      	bne.n	800e858 <_strtol_l.isra.0+0xf0>
 800e86e:	9b01      	ldr	r3, [sp, #4]
 800e870:	603b      	str	r3, [r7, #0]
 800e872:	e7aa      	b.n	800e7ca <_strtol_l.isra.0+0x62>
 800e874:	08012059 	.word	0x08012059
 800e878:	7fffffff 	.word	0x7fffffff

0800e87c <strtol>:
 800e87c:	b510      	push	{r4, lr}
 800e87e:	4c04      	ldr	r4, [pc, #16]	@ (800e890 <strtol+0x14>)
 800e880:	0013      	movs	r3, r2
 800e882:	000a      	movs	r2, r1
 800e884:	0001      	movs	r1, r0
 800e886:	6820      	ldr	r0, [r4, #0]
 800e888:	f7ff ff6e 	bl	800e768 <_strtol_l.isra.0>
 800e88c:	bd10      	pop	{r4, pc}
 800e88e:	46c0      	nop			@ (mov r8, r8)
 800e890:	20002b8c 	.word	0x20002b8c

0800e894 <_strtoll_l.isra.0>:
 800e894:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e896:	b08d      	sub	sp, #52	@ 0x34
 800e898:	000c      	movs	r4, r1
 800e89a:	9102      	str	r1, [sp, #8]
 800e89c:	001e      	movs	r6, r3
 800e89e:	2108      	movs	r1, #8
 800e8a0:	4f4c      	ldr	r7, [pc, #304]	@ (800e9d4 <_strtoll_l.isra.0+0x140>)
 800e8a2:	900a      	str	r0, [sp, #40]	@ 0x28
 800e8a4:	9203      	str	r2, [sp, #12]
 800e8a6:	0023      	movs	r3, r4
 800e8a8:	781a      	ldrb	r2, [r3, #0]
 800e8aa:	3401      	adds	r4, #1
 800e8ac:	5cbd      	ldrb	r5, [r7, r2]
 800e8ae:	0028      	movs	r0, r5
 800e8b0:	4008      	ands	r0, r1
 800e8b2:	420d      	tst	r5, r1
 800e8b4:	d1f7      	bne.n	800e8a6 <_strtoll_l.isra.0+0x12>
 800e8b6:	0015      	movs	r5, r2
 800e8b8:	2a2d      	cmp	r2, #45	@ 0x2d
 800e8ba:	d112      	bne.n	800e8e2 <_strtoll_l.isra.0+0x4e>
 800e8bc:	7825      	ldrb	r5, [r4, #0]
 800e8be:	1c9c      	adds	r4, r3, #2
 800e8c0:	2301      	movs	r3, #1
 800e8c2:	9301      	str	r3, [sp, #4]
 800e8c4:	2210      	movs	r2, #16
 800e8c6:	0033      	movs	r3, r6
 800e8c8:	4393      	bics	r3, r2
 800e8ca:	d116      	bne.n	800e8fa <_strtoll_l.isra.0+0x66>
 800e8cc:	2d30      	cmp	r5, #48	@ 0x30
 800e8ce:	d10e      	bne.n	800e8ee <_strtoll_l.isra.0+0x5a>
 800e8d0:	2120      	movs	r1, #32
 800e8d2:	7823      	ldrb	r3, [r4, #0]
 800e8d4:	438b      	bics	r3, r1
 800e8d6:	2b58      	cmp	r3, #88	@ 0x58
 800e8d8:	d109      	bne.n	800e8ee <_strtoll_l.isra.0+0x5a>
 800e8da:	7865      	ldrb	r5, [r4, #1]
 800e8dc:	3402      	adds	r4, #2
 800e8de:	2610      	movs	r6, #16
 800e8e0:	e00b      	b.n	800e8fa <_strtoll_l.isra.0+0x66>
 800e8e2:	9001      	str	r0, [sp, #4]
 800e8e4:	2a2b      	cmp	r2, #43	@ 0x2b
 800e8e6:	d1ed      	bne.n	800e8c4 <_strtoll_l.isra.0+0x30>
 800e8e8:	7825      	ldrb	r5, [r4, #0]
 800e8ea:	1c9c      	adds	r4, r3, #2
 800e8ec:	e7ea      	b.n	800e8c4 <_strtoll_l.isra.0+0x30>
 800e8ee:	2e00      	cmp	r6, #0
 800e8f0:	d1f5      	bne.n	800e8de <_strtoll_l.isra.0+0x4a>
 800e8f2:	360a      	adds	r6, #10
 800e8f4:	2d30      	cmp	r5, #48	@ 0x30
 800e8f6:	d100      	bne.n	800e8fa <_strtoll_l.isra.0+0x66>
 800e8f8:	3e02      	subs	r6, #2
 800e8fa:	2001      	movs	r0, #1
 800e8fc:	2300      	movs	r3, #0
 800e8fe:	4936      	ldr	r1, [pc, #216]	@ (800e9d8 <_strtoll_l.isra.0+0x144>)
 800e900:	9a01      	ldr	r2, [sp, #4]
 800e902:	4240      	negs	r0, r0
 800e904:	1812      	adds	r2, r2, r0
 800e906:	414b      	adcs	r3, r1
 800e908:	9204      	str	r2, [sp, #16]
 800e90a:	9305      	str	r3, [sp, #20]
 800e90c:	9804      	ldr	r0, [sp, #16]
 800e90e:	9905      	ldr	r1, [sp, #20]
 800e910:	17f3      	asrs	r3, r6, #31
 800e912:	0032      	movs	r2, r6
 800e914:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e916:	f7f1 fe0b 	bl	8000530 <__aeabi_uldivmod>
 800e91a:	2300      	movs	r3, #0
 800e91c:	000f      	movs	r7, r1
 800e91e:	9008      	str	r0, [sp, #32]
 800e920:	2100      	movs	r1, #0
 800e922:	2000      	movs	r0, #0
 800e924:	9209      	str	r2, [sp, #36]	@ 0x24
 800e926:	002a      	movs	r2, r5
 800e928:	3a30      	subs	r2, #48	@ 0x30
 800e92a:	2a09      	cmp	r2, #9
 800e92c:	d823      	bhi.n	800e976 <_strtoll_l.isra.0+0xe2>
 800e92e:	0015      	movs	r5, r2
 800e930:	42ae      	cmp	r6, r5
 800e932:	dd2f      	ble.n	800e994 <_strtoll_l.isra.0+0x100>
 800e934:	1c5a      	adds	r2, r3, #1
 800e936:	d01b      	beq.n	800e970 <_strtoll_l.isra.0+0xdc>
 800e938:	42b9      	cmp	r1, r7
 800e93a:	d828      	bhi.n	800e98e <_strtoll_l.isra.0+0xfa>
 800e93c:	d102      	bne.n	800e944 <_strtoll_l.isra.0+0xb0>
 800e93e:	9b08      	ldr	r3, [sp, #32]
 800e940:	4298      	cmp	r0, r3
 800e942:	d824      	bhi.n	800e98e <_strtoll_l.isra.0+0xfa>
 800e944:	9b08      	ldr	r3, [sp, #32]
 800e946:	4283      	cmp	r3, r0
 800e948:	d104      	bne.n	800e954 <_strtoll_l.isra.0+0xc0>
 800e94a:	428f      	cmp	r7, r1
 800e94c:	d102      	bne.n	800e954 <_strtoll_l.isra.0+0xc0>
 800e94e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e950:	42ab      	cmp	r3, r5
 800e952:	db1c      	blt.n	800e98e <_strtoll_l.isra.0+0xfa>
 800e954:	0002      	movs	r2, r0
 800e956:	000b      	movs	r3, r1
 800e958:	0030      	movs	r0, r6
 800e95a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e95c:	f7f1 fe08 	bl	8000570 <__aeabi_lmul>
 800e960:	17eb      	asrs	r3, r5, #31
 800e962:	9506      	str	r5, [sp, #24]
 800e964:	9307      	str	r3, [sp, #28]
 800e966:	9a06      	ldr	r2, [sp, #24]
 800e968:	9b07      	ldr	r3, [sp, #28]
 800e96a:	1880      	adds	r0, r0, r2
 800e96c:	4159      	adcs	r1, r3
 800e96e:	2301      	movs	r3, #1
 800e970:	7825      	ldrb	r5, [r4, #0]
 800e972:	3401      	adds	r4, #1
 800e974:	e7d7      	b.n	800e926 <_strtoll_l.isra.0+0x92>
 800e976:	002a      	movs	r2, r5
 800e978:	3a41      	subs	r2, #65	@ 0x41
 800e97a:	2a19      	cmp	r2, #25
 800e97c:	d801      	bhi.n	800e982 <_strtoll_l.isra.0+0xee>
 800e97e:	3d37      	subs	r5, #55	@ 0x37
 800e980:	e7d6      	b.n	800e930 <_strtoll_l.isra.0+0x9c>
 800e982:	002a      	movs	r2, r5
 800e984:	3a61      	subs	r2, #97	@ 0x61
 800e986:	2a19      	cmp	r2, #25
 800e988:	d804      	bhi.n	800e994 <_strtoll_l.isra.0+0x100>
 800e98a:	3d57      	subs	r5, #87	@ 0x57
 800e98c:	e7d0      	b.n	800e930 <_strtoll_l.isra.0+0x9c>
 800e98e:	2301      	movs	r3, #1
 800e990:	425b      	negs	r3, r3
 800e992:	e7ed      	b.n	800e970 <_strtoll_l.isra.0+0xdc>
 800e994:	1c5a      	adds	r2, r3, #1
 800e996:	d109      	bne.n	800e9ac <_strtoll_l.isra.0+0x118>
 800e998:	9804      	ldr	r0, [sp, #16]
 800e99a:	9905      	ldr	r1, [sp, #20]
 800e99c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e99e:	3323      	adds	r3, #35	@ 0x23
 800e9a0:	6013      	str	r3, [r2, #0]
 800e9a2:	9b03      	ldr	r3, [sp, #12]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d10e      	bne.n	800e9c6 <_strtoll_l.isra.0+0x132>
 800e9a8:	b00d      	add	sp, #52	@ 0x34
 800e9aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e9ac:	9a01      	ldr	r2, [sp, #4]
 800e9ae:	2a00      	cmp	r2, #0
 800e9b0:	d004      	beq.n	800e9bc <_strtoll_l.isra.0+0x128>
 800e9b2:	0005      	movs	r5, r0
 800e9b4:	000e      	movs	r6, r1
 800e9b6:	2100      	movs	r1, #0
 800e9b8:	4268      	negs	r0, r5
 800e9ba:	41b1      	sbcs	r1, r6
 800e9bc:	9a03      	ldr	r2, [sp, #12]
 800e9be:	2a00      	cmp	r2, #0
 800e9c0:	d0f2      	beq.n	800e9a8 <_strtoll_l.isra.0+0x114>
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d001      	beq.n	800e9ca <_strtoll_l.isra.0+0x136>
 800e9c6:	1e63      	subs	r3, r4, #1
 800e9c8:	9302      	str	r3, [sp, #8]
 800e9ca:	9b03      	ldr	r3, [sp, #12]
 800e9cc:	9a02      	ldr	r2, [sp, #8]
 800e9ce:	601a      	str	r2, [r3, #0]
 800e9d0:	e7ea      	b.n	800e9a8 <_strtoll_l.isra.0+0x114>
 800e9d2:	46c0      	nop			@ (mov r8, r8)
 800e9d4:	08012059 	.word	0x08012059
 800e9d8:	7fffffff 	.word	0x7fffffff

0800e9dc <strtoll>:
 800e9dc:	b510      	push	{r4, lr}
 800e9de:	4c04      	ldr	r4, [pc, #16]	@ (800e9f0 <strtoll+0x14>)
 800e9e0:	0013      	movs	r3, r2
 800e9e2:	000a      	movs	r2, r1
 800e9e4:	0001      	movs	r1, r0
 800e9e6:	6820      	ldr	r0, [r4, #0]
 800e9e8:	f7ff ff54 	bl	800e894 <_strtoll_l.isra.0>
 800e9ec:	bd10      	pop	{r4, pc}
 800e9ee:	46c0      	nop			@ (mov r8, r8)
 800e9f0:	20002b8c 	.word	0x20002b8c

0800e9f4 <std>:
 800e9f4:	2300      	movs	r3, #0
 800e9f6:	b510      	push	{r4, lr}
 800e9f8:	0004      	movs	r4, r0
 800e9fa:	6003      	str	r3, [r0, #0]
 800e9fc:	6043      	str	r3, [r0, #4]
 800e9fe:	6083      	str	r3, [r0, #8]
 800ea00:	8181      	strh	r1, [r0, #12]
 800ea02:	6643      	str	r3, [r0, #100]	@ 0x64
 800ea04:	81c2      	strh	r2, [r0, #14]
 800ea06:	6103      	str	r3, [r0, #16]
 800ea08:	6143      	str	r3, [r0, #20]
 800ea0a:	6183      	str	r3, [r0, #24]
 800ea0c:	0019      	movs	r1, r3
 800ea0e:	2208      	movs	r2, #8
 800ea10:	305c      	adds	r0, #92	@ 0x5c
 800ea12:	f000 f921 	bl	800ec58 <memset>
 800ea16:	4b0b      	ldr	r3, [pc, #44]	@ (800ea44 <std+0x50>)
 800ea18:	6224      	str	r4, [r4, #32]
 800ea1a:	6263      	str	r3, [r4, #36]	@ 0x24
 800ea1c:	4b0a      	ldr	r3, [pc, #40]	@ (800ea48 <std+0x54>)
 800ea1e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ea20:	4b0a      	ldr	r3, [pc, #40]	@ (800ea4c <std+0x58>)
 800ea22:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ea24:	4b0a      	ldr	r3, [pc, #40]	@ (800ea50 <std+0x5c>)
 800ea26:	6323      	str	r3, [r4, #48]	@ 0x30
 800ea28:	4b0a      	ldr	r3, [pc, #40]	@ (800ea54 <std+0x60>)
 800ea2a:	429c      	cmp	r4, r3
 800ea2c:	d005      	beq.n	800ea3a <std+0x46>
 800ea2e:	4b0a      	ldr	r3, [pc, #40]	@ (800ea58 <std+0x64>)
 800ea30:	429c      	cmp	r4, r3
 800ea32:	d002      	beq.n	800ea3a <std+0x46>
 800ea34:	4b09      	ldr	r3, [pc, #36]	@ (800ea5c <std+0x68>)
 800ea36:	429c      	cmp	r4, r3
 800ea38:	d103      	bne.n	800ea42 <std+0x4e>
 800ea3a:	0020      	movs	r0, r4
 800ea3c:	3058      	adds	r0, #88	@ 0x58
 800ea3e:	f000 f99d 	bl	800ed7c <__retarget_lock_init_recursive>
 800ea42:	bd10      	pop	{r4, pc}
 800ea44:	0800ebc1 	.word	0x0800ebc1
 800ea48:	0800ebe9 	.word	0x0800ebe9
 800ea4c:	0800ec21 	.word	0x0800ec21
 800ea50:	0800ec4d 	.word	0x0800ec4d
 800ea54:	20003f88 	.word	0x20003f88
 800ea58:	20003ff0 	.word	0x20003ff0
 800ea5c:	20004058 	.word	0x20004058

0800ea60 <stdio_exit_handler>:
 800ea60:	b510      	push	{r4, lr}
 800ea62:	4a03      	ldr	r2, [pc, #12]	@ (800ea70 <stdio_exit_handler+0x10>)
 800ea64:	4903      	ldr	r1, [pc, #12]	@ (800ea74 <stdio_exit_handler+0x14>)
 800ea66:	4804      	ldr	r0, [pc, #16]	@ (800ea78 <stdio_exit_handler+0x18>)
 800ea68:	f000 f86c 	bl	800eb44 <_fwalk_sglue>
 800ea6c:	bd10      	pop	{r4, pc}
 800ea6e:	46c0      	nop			@ (mov r8, r8)
 800ea70:	20002a14 	.word	0x20002a14
 800ea74:	08010959 	.word	0x08010959
 800ea78:	20002b90 	.word	0x20002b90

0800ea7c <cleanup_stdio>:
 800ea7c:	6841      	ldr	r1, [r0, #4]
 800ea7e:	4b0b      	ldr	r3, [pc, #44]	@ (800eaac <cleanup_stdio+0x30>)
 800ea80:	b510      	push	{r4, lr}
 800ea82:	0004      	movs	r4, r0
 800ea84:	4299      	cmp	r1, r3
 800ea86:	d001      	beq.n	800ea8c <cleanup_stdio+0x10>
 800ea88:	f001 ff66 	bl	8010958 <_fflush_r>
 800ea8c:	68a1      	ldr	r1, [r4, #8]
 800ea8e:	4b08      	ldr	r3, [pc, #32]	@ (800eab0 <cleanup_stdio+0x34>)
 800ea90:	4299      	cmp	r1, r3
 800ea92:	d002      	beq.n	800ea9a <cleanup_stdio+0x1e>
 800ea94:	0020      	movs	r0, r4
 800ea96:	f001 ff5f 	bl	8010958 <_fflush_r>
 800ea9a:	68e1      	ldr	r1, [r4, #12]
 800ea9c:	4b05      	ldr	r3, [pc, #20]	@ (800eab4 <cleanup_stdio+0x38>)
 800ea9e:	4299      	cmp	r1, r3
 800eaa0:	d002      	beq.n	800eaa8 <cleanup_stdio+0x2c>
 800eaa2:	0020      	movs	r0, r4
 800eaa4:	f001 ff58 	bl	8010958 <_fflush_r>
 800eaa8:	bd10      	pop	{r4, pc}
 800eaaa:	46c0      	nop			@ (mov r8, r8)
 800eaac:	20003f88 	.word	0x20003f88
 800eab0:	20003ff0 	.word	0x20003ff0
 800eab4:	20004058 	.word	0x20004058

0800eab8 <global_stdio_init.part.0>:
 800eab8:	b510      	push	{r4, lr}
 800eaba:	4b09      	ldr	r3, [pc, #36]	@ (800eae0 <global_stdio_init.part.0+0x28>)
 800eabc:	4a09      	ldr	r2, [pc, #36]	@ (800eae4 <global_stdio_init.part.0+0x2c>)
 800eabe:	2104      	movs	r1, #4
 800eac0:	601a      	str	r2, [r3, #0]
 800eac2:	4809      	ldr	r0, [pc, #36]	@ (800eae8 <global_stdio_init.part.0+0x30>)
 800eac4:	2200      	movs	r2, #0
 800eac6:	f7ff ff95 	bl	800e9f4 <std>
 800eaca:	2201      	movs	r2, #1
 800eacc:	2109      	movs	r1, #9
 800eace:	4807      	ldr	r0, [pc, #28]	@ (800eaec <global_stdio_init.part.0+0x34>)
 800ead0:	f7ff ff90 	bl	800e9f4 <std>
 800ead4:	2202      	movs	r2, #2
 800ead6:	2112      	movs	r1, #18
 800ead8:	4805      	ldr	r0, [pc, #20]	@ (800eaf0 <global_stdio_init.part.0+0x38>)
 800eada:	f7ff ff8b 	bl	800e9f4 <std>
 800eade:	bd10      	pop	{r4, pc}
 800eae0:	200040c0 	.word	0x200040c0
 800eae4:	0800ea61 	.word	0x0800ea61
 800eae8:	20003f88 	.word	0x20003f88
 800eaec:	20003ff0 	.word	0x20003ff0
 800eaf0:	20004058 	.word	0x20004058

0800eaf4 <__sfp_lock_acquire>:
 800eaf4:	b510      	push	{r4, lr}
 800eaf6:	4802      	ldr	r0, [pc, #8]	@ (800eb00 <__sfp_lock_acquire+0xc>)
 800eaf8:	f000 f941 	bl	800ed7e <__retarget_lock_acquire_recursive>
 800eafc:	bd10      	pop	{r4, pc}
 800eafe:	46c0      	nop			@ (mov r8, r8)
 800eb00:	200040c9 	.word	0x200040c9

0800eb04 <__sfp_lock_release>:
 800eb04:	b510      	push	{r4, lr}
 800eb06:	4802      	ldr	r0, [pc, #8]	@ (800eb10 <__sfp_lock_release+0xc>)
 800eb08:	f000 f93a 	bl	800ed80 <__retarget_lock_release_recursive>
 800eb0c:	bd10      	pop	{r4, pc}
 800eb0e:	46c0      	nop			@ (mov r8, r8)
 800eb10:	200040c9 	.word	0x200040c9

0800eb14 <__sinit>:
 800eb14:	b510      	push	{r4, lr}
 800eb16:	0004      	movs	r4, r0
 800eb18:	f7ff ffec 	bl	800eaf4 <__sfp_lock_acquire>
 800eb1c:	6a23      	ldr	r3, [r4, #32]
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d002      	beq.n	800eb28 <__sinit+0x14>
 800eb22:	f7ff ffef 	bl	800eb04 <__sfp_lock_release>
 800eb26:	bd10      	pop	{r4, pc}
 800eb28:	4b04      	ldr	r3, [pc, #16]	@ (800eb3c <__sinit+0x28>)
 800eb2a:	6223      	str	r3, [r4, #32]
 800eb2c:	4b04      	ldr	r3, [pc, #16]	@ (800eb40 <__sinit+0x2c>)
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d1f6      	bne.n	800eb22 <__sinit+0xe>
 800eb34:	f7ff ffc0 	bl	800eab8 <global_stdio_init.part.0>
 800eb38:	e7f3      	b.n	800eb22 <__sinit+0xe>
 800eb3a:	46c0      	nop			@ (mov r8, r8)
 800eb3c:	0800ea7d 	.word	0x0800ea7d
 800eb40:	200040c0 	.word	0x200040c0

0800eb44 <_fwalk_sglue>:
 800eb44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb46:	0014      	movs	r4, r2
 800eb48:	2600      	movs	r6, #0
 800eb4a:	9000      	str	r0, [sp, #0]
 800eb4c:	9101      	str	r1, [sp, #4]
 800eb4e:	68a5      	ldr	r5, [r4, #8]
 800eb50:	6867      	ldr	r7, [r4, #4]
 800eb52:	3f01      	subs	r7, #1
 800eb54:	d504      	bpl.n	800eb60 <_fwalk_sglue+0x1c>
 800eb56:	6824      	ldr	r4, [r4, #0]
 800eb58:	2c00      	cmp	r4, #0
 800eb5a:	d1f8      	bne.n	800eb4e <_fwalk_sglue+0xa>
 800eb5c:	0030      	movs	r0, r6
 800eb5e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800eb60:	89ab      	ldrh	r3, [r5, #12]
 800eb62:	2b01      	cmp	r3, #1
 800eb64:	d908      	bls.n	800eb78 <_fwalk_sglue+0x34>
 800eb66:	220e      	movs	r2, #14
 800eb68:	5eab      	ldrsh	r3, [r5, r2]
 800eb6a:	3301      	adds	r3, #1
 800eb6c:	d004      	beq.n	800eb78 <_fwalk_sglue+0x34>
 800eb6e:	0029      	movs	r1, r5
 800eb70:	9800      	ldr	r0, [sp, #0]
 800eb72:	9b01      	ldr	r3, [sp, #4]
 800eb74:	4798      	blx	r3
 800eb76:	4306      	orrs	r6, r0
 800eb78:	3568      	adds	r5, #104	@ 0x68
 800eb7a:	e7ea      	b.n	800eb52 <_fwalk_sglue+0xe>

0800eb7c <siprintf>:
 800eb7c:	b40e      	push	{r1, r2, r3}
 800eb7e:	b510      	push	{r4, lr}
 800eb80:	2400      	movs	r4, #0
 800eb82:	490c      	ldr	r1, [pc, #48]	@ (800ebb4 <siprintf+0x38>)
 800eb84:	b09d      	sub	sp, #116	@ 0x74
 800eb86:	ab1f      	add	r3, sp, #124	@ 0x7c
 800eb88:	9002      	str	r0, [sp, #8]
 800eb8a:	9006      	str	r0, [sp, #24]
 800eb8c:	9107      	str	r1, [sp, #28]
 800eb8e:	9104      	str	r1, [sp, #16]
 800eb90:	4809      	ldr	r0, [pc, #36]	@ (800ebb8 <siprintf+0x3c>)
 800eb92:	490a      	ldr	r1, [pc, #40]	@ (800ebbc <siprintf+0x40>)
 800eb94:	cb04      	ldmia	r3!, {r2}
 800eb96:	9105      	str	r1, [sp, #20]
 800eb98:	6800      	ldr	r0, [r0, #0]
 800eb9a:	a902      	add	r1, sp, #8
 800eb9c:	9301      	str	r3, [sp, #4]
 800eb9e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800eba0:	f001 fa96 	bl	80100d0 <_svfiprintf_r>
 800eba4:	9b02      	ldr	r3, [sp, #8]
 800eba6:	701c      	strb	r4, [r3, #0]
 800eba8:	b01d      	add	sp, #116	@ 0x74
 800ebaa:	bc10      	pop	{r4}
 800ebac:	bc08      	pop	{r3}
 800ebae:	b003      	add	sp, #12
 800ebb0:	4718      	bx	r3
 800ebb2:	46c0      	nop			@ (mov r8, r8)
 800ebb4:	7fffffff 	.word	0x7fffffff
 800ebb8:	20002b8c 	.word	0x20002b8c
 800ebbc:	ffff0208 	.word	0xffff0208

0800ebc0 <__sread>:
 800ebc0:	b570      	push	{r4, r5, r6, lr}
 800ebc2:	000c      	movs	r4, r1
 800ebc4:	250e      	movs	r5, #14
 800ebc6:	5f49      	ldrsh	r1, [r1, r5]
 800ebc8:	f000 f886 	bl	800ecd8 <_read_r>
 800ebcc:	2800      	cmp	r0, #0
 800ebce:	db03      	blt.n	800ebd8 <__sread+0x18>
 800ebd0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800ebd2:	181b      	adds	r3, r3, r0
 800ebd4:	6563      	str	r3, [r4, #84]	@ 0x54
 800ebd6:	bd70      	pop	{r4, r5, r6, pc}
 800ebd8:	89a3      	ldrh	r3, [r4, #12]
 800ebda:	4a02      	ldr	r2, [pc, #8]	@ (800ebe4 <__sread+0x24>)
 800ebdc:	4013      	ands	r3, r2
 800ebde:	81a3      	strh	r3, [r4, #12]
 800ebe0:	e7f9      	b.n	800ebd6 <__sread+0x16>
 800ebe2:	46c0      	nop			@ (mov r8, r8)
 800ebe4:	ffffefff 	.word	0xffffefff

0800ebe8 <__swrite>:
 800ebe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebea:	001f      	movs	r7, r3
 800ebec:	898b      	ldrh	r3, [r1, #12]
 800ebee:	0005      	movs	r5, r0
 800ebf0:	000c      	movs	r4, r1
 800ebf2:	0016      	movs	r6, r2
 800ebf4:	05db      	lsls	r3, r3, #23
 800ebf6:	d505      	bpl.n	800ec04 <__swrite+0x1c>
 800ebf8:	230e      	movs	r3, #14
 800ebfa:	5ec9      	ldrsh	r1, [r1, r3]
 800ebfc:	2200      	movs	r2, #0
 800ebfe:	2302      	movs	r3, #2
 800ec00:	f000 f856 	bl	800ecb0 <_lseek_r>
 800ec04:	89a3      	ldrh	r3, [r4, #12]
 800ec06:	4a05      	ldr	r2, [pc, #20]	@ (800ec1c <__swrite+0x34>)
 800ec08:	0028      	movs	r0, r5
 800ec0a:	4013      	ands	r3, r2
 800ec0c:	81a3      	strh	r3, [r4, #12]
 800ec0e:	0032      	movs	r2, r6
 800ec10:	230e      	movs	r3, #14
 800ec12:	5ee1      	ldrsh	r1, [r4, r3]
 800ec14:	003b      	movs	r3, r7
 800ec16:	f000 f873 	bl	800ed00 <_write_r>
 800ec1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec1c:	ffffefff 	.word	0xffffefff

0800ec20 <__sseek>:
 800ec20:	b570      	push	{r4, r5, r6, lr}
 800ec22:	000c      	movs	r4, r1
 800ec24:	250e      	movs	r5, #14
 800ec26:	5f49      	ldrsh	r1, [r1, r5]
 800ec28:	f000 f842 	bl	800ecb0 <_lseek_r>
 800ec2c:	89a3      	ldrh	r3, [r4, #12]
 800ec2e:	1c42      	adds	r2, r0, #1
 800ec30:	d103      	bne.n	800ec3a <__sseek+0x1a>
 800ec32:	4a05      	ldr	r2, [pc, #20]	@ (800ec48 <__sseek+0x28>)
 800ec34:	4013      	ands	r3, r2
 800ec36:	81a3      	strh	r3, [r4, #12]
 800ec38:	bd70      	pop	{r4, r5, r6, pc}
 800ec3a:	2280      	movs	r2, #128	@ 0x80
 800ec3c:	0152      	lsls	r2, r2, #5
 800ec3e:	4313      	orrs	r3, r2
 800ec40:	81a3      	strh	r3, [r4, #12]
 800ec42:	6560      	str	r0, [r4, #84]	@ 0x54
 800ec44:	e7f8      	b.n	800ec38 <__sseek+0x18>
 800ec46:	46c0      	nop			@ (mov r8, r8)
 800ec48:	ffffefff 	.word	0xffffefff

0800ec4c <__sclose>:
 800ec4c:	b510      	push	{r4, lr}
 800ec4e:	230e      	movs	r3, #14
 800ec50:	5ec9      	ldrsh	r1, [r1, r3]
 800ec52:	f000 f81b 	bl	800ec8c <_close_r>
 800ec56:	bd10      	pop	{r4, pc}

0800ec58 <memset>:
 800ec58:	0003      	movs	r3, r0
 800ec5a:	1882      	adds	r2, r0, r2
 800ec5c:	4293      	cmp	r3, r2
 800ec5e:	d100      	bne.n	800ec62 <memset+0xa>
 800ec60:	4770      	bx	lr
 800ec62:	7019      	strb	r1, [r3, #0]
 800ec64:	3301      	adds	r3, #1
 800ec66:	e7f9      	b.n	800ec5c <memset+0x4>

0800ec68 <strncmp>:
 800ec68:	b530      	push	{r4, r5, lr}
 800ec6a:	0005      	movs	r5, r0
 800ec6c:	1e10      	subs	r0, r2, #0
 800ec6e:	d00b      	beq.n	800ec88 <strncmp+0x20>
 800ec70:	2400      	movs	r4, #0
 800ec72:	3a01      	subs	r2, #1
 800ec74:	5d2b      	ldrb	r3, [r5, r4]
 800ec76:	5d08      	ldrb	r0, [r1, r4]
 800ec78:	4283      	cmp	r3, r0
 800ec7a:	d104      	bne.n	800ec86 <strncmp+0x1e>
 800ec7c:	4294      	cmp	r4, r2
 800ec7e:	d002      	beq.n	800ec86 <strncmp+0x1e>
 800ec80:	3401      	adds	r4, #1
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d1f6      	bne.n	800ec74 <strncmp+0xc>
 800ec86:	1a18      	subs	r0, r3, r0
 800ec88:	bd30      	pop	{r4, r5, pc}
	...

0800ec8c <_close_r>:
 800ec8c:	2300      	movs	r3, #0
 800ec8e:	b570      	push	{r4, r5, r6, lr}
 800ec90:	4d06      	ldr	r5, [pc, #24]	@ (800ecac <_close_r+0x20>)
 800ec92:	0004      	movs	r4, r0
 800ec94:	0008      	movs	r0, r1
 800ec96:	602b      	str	r3, [r5, #0]
 800ec98:	f7f9 f9b5 	bl	8008006 <_close>
 800ec9c:	1c43      	adds	r3, r0, #1
 800ec9e:	d103      	bne.n	800eca8 <_close_r+0x1c>
 800eca0:	682b      	ldr	r3, [r5, #0]
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d000      	beq.n	800eca8 <_close_r+0x1c>
 800eca6:	6023      	str	r3, [r4, #0]
 800eca8:	bd70      	pop	{r4, r5, r6, pc}
 800ecaa:	46c0      	nop			@ (mov r8, r8)
 800ecac:	200040c4 	.word	0x200040c4

0800ecb0 <_lseek_r>:
 800ecb0:	b570      	push	{r4, r5, r6, lr}
 800ecb2:	0004      	movs	r4, r0
 800ecb4:	0008      	movs	r0, r1
 800ecb6:	0011      	movs	r1, r2
 800ecb8:	001a      	movs	r2, r3
 800ecba:	2300      	movs	r3, #0
 800ecbc:	4d05      	ldr	r5, [pc, #20]	@ (800ecd4 <_lseek_r+0x24>)
 800ecbe:	602b      	str	r3, [r5, #0]
 800ecc0:	f7f9 f9c2 	bl	8008048 <_lseek>
 800ecc4:	1c43      	adds	r3, r0, #1
 800ecc6:	d103      	bne.n	800ecd0 <_lseek_r+0x20>
 800ecc8:	682b      	ldr	r3, [r5, #0]
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d000      	beq.n	800ecd0 <_lseek_r+0x20>
 800ecce:	6023      	str	r3, [r4, #0]
 800ecd0:	bd70      	pop	{r4, r5, r6, pc}
 800ecd2:	46c0      	nop			@ (mov r8, r8)
 800ecd4:	200040c4 	.word	0x200040c4

0800ecd8 <_read_r>:
 800ecd8:	b570      	push	{r4, r5, r6, lr}
 800ecda:	0004      	movs	r4, r0
 800ecdc:	0008      	movs	r0, r1
 800ecde:	0011      	movs	r1, r2
 800ece0:	001a      	movs	r2, r3
 800ece2:	2300      	movs	r3, #0
 800ece4:	4d05      	ldr	r5, [pc, #20]	@ (800ecfc <_read_r+0x24>)
 800ece6:	602b      	str	r3, [r5, #0]
 800ece8:	f7f9 f954 	bl	8007f94 <_read>
 800ecec:	1c43      	adds	r3, r0, #1
 800ecee:	d103      	bne.n	800ecf8 <_read_r+0x20>
 800ecf0:	682b      	ldr	r3, [r5, #0]
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d000      	beq.n	800ecf8 <_read_r+0x20>
 800ecf6:	6023      	str	r3, [r4, #0]
 800ecf8:	bd70      	pop	{r4, r5, r6, pc}
 800ecfa:	46c0      	nop			@ (mov r8, r8)
 800ecfc:	200040c4 	.word	0x200040c4

0800ed00 <_write_r>:
 800ed00:	b570      	push	{r4, r5, r6, lr}
 800ed02:	0004      	movs	r4, r0
 800ed04:	0008      	movs	r0, r1
 800ed06:	0011      	movs	r1, r2
 800ed08:	001a      	movs	r2, r3
 800ed0a:	2300      	movs	r3, #0
 800ed0c:	4d05      	ldr	r5, [pc, #20]	@ (800ed24 <_write_r+0x24>)
 800ed0e:	602b      	str	r3, [r5, #0]
 800ed10:	f7f9 f95d 	bl	8007fce <_write>
 800ed14:	1c43      	adds	r3, r0, #1
 800ed16:	d103      	bne.n	800ed20 <_write_r+0x20>
 800ed18:	682b      	ldr	r3, [r5, #0]
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d000      	beq.n	800ed20 <_write_r+0x20>
 800ed1e:	6023      	str	r3, [r4, #0]
 800ed20:	bd70      	pop	{r4, r5, r6, pc}
 800ed22:	46c0      	nop			@ (mov r8, r8)
 800ed24:	200040c4 	.word	0x200040c4

0800ed28 <__errno>:
 800ed28:	4b01      	ldr	r3, [pc, #4]	@ (800ed30 <__errno+0x8>)
 800ed2a:	6818      	ldr	r0, [r3, #0]
 800ed2c:	4770      	bx	lr
 800ed2e:	46c0      	nop			@ (mov r8, r8)
 800ed30:	20002b8c 	.word	0x20002b8c

0800ed34 <__libc_init_array>:
 800ed34:	b570      	push	{r4, r5, r6, lr}
 800ed36:	2600      	movs	r6, #0
 800ed38:	4c0c      	ldr	r4, [pc, #48]	@ (800ed6c <__libc_init_array+0x38>)
 800ed3a:	4d0d      	ldr	r5, [pc, #52]	@ (800ed70 <__libc_init_array+0x3c>)
 800ed3c:	1b64      	subs	r4, r4, r5
 800ed3e:	10a4      	asrs	r4, r4, #2
 800ed40:	42a6      	cmp	r6, r4
 800ed42:	d109      	bne.n	800ed58 <__libc_init_array+0x24>
 800ed44:	2600      	movs	r6, #0
 800ed46:	f002 facd 	bl	80112e4 <_init>
 800ed4a:	4c0a      	ldr	r4, [pc, #40]	@ (800ed74 <__libc_init_array+0x40>)
 800ed4c:	4d0a      	ldr	r5, [pc, #40]	@ (800ed78 <__libc_init_array+0x44>)
 800ed4e:	1b64      	subs	r4, r4, r5
 800ed50:	10a4      	asrs	r4, r4, #2
 800ed52:	42a6      	cmp	r6, r4
 800ed54:	d105      	bne.n	800ed62 <__libc_init_array+0x2e>
 800ed56:	bd70      	pop	{r4, r5, r6, pc}
 800ed58:	00b3      	lsls	r3, r6, #2
 800ed5a:	58eb      	ldr	r3, [r5, r3]
 800ed5c:	4798      	blx	r3
 800ed5e:	3601      	adds	r6, #1
 800ed60:	e7ee      	b.n	800ed40 <__libc_init_array+0xc>
 800ed62:	00b3      	lsls	r3, r6, #2
 800ed64:	58eb      	ldr	r3, [r5, r3]
 800ed66:	4798      	blx	r3
 800ed68:	3601      	adds	r6, #1
 800ed6a:	e7f2      	b.n	800ed52 <__libc_init_array+0x1e>
 800ed6c:	08012280 	.word	0x08012280
 800ed70:	08012280 	.word	0x08012280
 800ed74:	08012284 	.word	0x08012284
 800ed78:	08012280 	.word	0x08012280

0800ed7c <__retarget_lock_init_recursive>:
 800ed7c:	4770      	bx	lr

0800ed7e <__retarget_lock_acquire_recursive>:
 800ed7e:	4770      	bx	lr

0800ed80 <__retarget_lock_release_recursive>:
 800ed80:	4770      	bx	lr

0800ed82 <memcpy>:
 800ed82:	2300      	movs	r3, #0
 800ed84:	b510      	push	{r4, lr}
 800ed86:	429a      	cmp	r2, r3
 800ed88:	d100      	bne.n	800ed8c <memcpy+0xa>
 800ed8a:	bd10      	pop	{r4, pc}
 800ed8c:	5ccc      	ldrb	r4, [r1, r3]
 800ed8e:	54c4      	strb	r4, [r0, r3]
 800ed90:	3301      	adds	r3, #1
 800ed92:	e7f8      	b.n	800ed86 <memcpy+0x4>

0800ed94 <nan>:
 800ed94:	2000      	movs	r0, #0
 800ed96:	4901      	ldr	r1, [pc, #4]	@ (800ed9c <nan+0x8>)
 800ed98:	4770      	bx	lr
 800ed9a:	46c0      	nop			@ (mov r8, r8)
 800ed9c:	7ff80000 	.word	0x7ff80000

0800eda0 <_free_r>:
 800eda0:	b570      	push	{r4, r5, r6, lr}
 800eda2:	0005      	movs	r5, r0
 800eda4:	1e0c      	subs	r4, r1, #0
 800eda6:	d010      	beq.n	800edca <_free_r+0x2a>
 800eda8:	3c04      	subs	r4, #4
 800edaa:	6823      	ldr	r3, [r4, #0]
 800edac:	2b00      	cmp	r3, #0
 800edae:	da00      	bge.n	800edb2 <_free_r+0x12>
 800edb0:	18e4      	adds	r4, r4, r3
 800edb2:	0028      	movs	r0, r5
 800edb4:	f000 fc4c 	bl	800f650 <__malloc_lock>
 800edb8:	4a1d      	ldr	r2, [pc, #116]	@ (800ee30 <_free_r+0x90>)
 800edba:	6813      	ldr	r3, [r2, #0]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d105      	bne.n	800edcc <_free_r+0x2c>
 800edc0:	6063      	str	r3, [r4, #4]
 800edc2:	6014      	str	r4, [r2, #0]
 800edc4:	0028      	movs	r0, r5
 800edc6:	f000 fc4b 	bl	800f660 <__malloc_unlock>
 800edca:	bd70      	pop	{r4, r5, r6, pc}
 800edcc:	42a3      	cmp	r3, r4
 800edce:	d908      	bls.n	800ede2 <_free_r+0x42>
 800edd0:	6820      	ldr	r0, [r4, #0]
 800edd2:	1821      	adds	r1, r4, r0
 800edd4:	428b      	cmp	r3, r1
 800edd6:	d1f3      	bne.n	800edc0 <_free_r+0x20>
 800edd8:	6819      	ldr	r1, [r3, #0]
 800edda:	685b      	ldr	r3, [r3, #4]
 800eddc:	1809      	adds	r1, r1, r0
 800edde:	6021      	str	r1, [r4, #0]
 800ede0:	e7ee      	b.n	800edc0 <_free_r+0x20>
 800ede2:	001a      	movs	r2, r3
 800ede4:	685b      	ldr	r3, [r3, #4]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d001      	beq.n	800edee <_free_r+0x4e>
 800edea:	42a3      	cmp	r3, r4
 800edec:	d9f9      	bls.n	800ede2 <_free_r+0x42>
 800edee:	6811      	ldr	r1, [r2, #0]
 800edf0:	1850      	adds	r0, r2, r1
 800edf2:	42a0      	cmp	r0, r4
 800edf4:	d10b      	bne.n	800ee0e <_free_r+0x6e>
 800edf6:	6820      	ldr	r0, [r4, #0]
 800edf8:	1809      	adds	r1, r1, r0
 800edfa:	1850      	adds	r0, r2, r1
 800edfc:	6011      	str	r1, [r2, #0]
 800edfe:	4283      	cmp	r3, r0
 800ee00:	d1e0      	bne.n	800edc4 <_free_r+0x24>
 800ee02:	6818      	ldr	r0, [r3, #0]
 800ee04:	685b      	ldr	r3, [r3, #4]
 800ee06:	1841      	adds	r1, r0, r1
 800ee08:	6011      	str	r1, [r2, #0]
 800ee0a:	6053      	str	r3, [r2, #4]
 800ee0c:	e7da      	b.n	800edc4 <_free_r+0x24>
 800ee0e:	42a0      	cmp	r0, r4
 800ee10:	d902      	bls.n	800ee18 <_free_r+0x78>
 800ee12:	230c      	movs	r3, #12
 800ee14:	602b      	str	r3, [r5, #0]
 800ee16:	e7d5      	b.n	800edc4 <_free_r+0x24>
 800ee18:	6820      	ldr	r0, [r4, #0]
 800ee1a:	1821      	adds	r1, r4, r0
 800ee1c:	428b      	cmp	r3, r1
 800ee1e:	d103      	bne.n	800ee28 <_free_r+0x88>
 800ee20:	6819      	ldr	r1, [r3, #0]
 800ee22:	685b      	ldr	r3, [r3, #4]
 800ee24:	1809      	adds	r1, r1, r0
 800ee26:	6021      	str	r1, [r4, #0]
 800ee28:	6063      	str	r3, [r4, #4]
 800ee2a:	6054      	str	r4, [r2, #4]
 800ee2c:	e7ca      	b.n	800edc4 <_free_r+0x24>
 800ee2e:	46c0      	nop			@ (mov r8, r8)
 800ee30:	200040d0 	.word	0x200040d0

0800ee34 <rshift>:
 800ee34:	0002      	movs	r2, r0
 800ee36:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee38:	6904      	ldr	r4, [r0, #16]
 800ee3a:	b085      	sub	sp, #20
 800ee3c:	3214      	adds	r2, #20
 800ee3e:	114b      	asrs	r3, r1, #5
 800ee40:	0016      	movs	r6, r2
 800ee42:	9302      	str	r3, [sp, #8]
 800ee44:	429c      	cmp	r4, r3
 800ee46:	dd31      	ble.n	800eeac <rshift+0x78>
 800ee48:	261f      	movs	r6, #31
 800ee4a:	000f      	movs	r7, r1
 800ee4c:	009b      	lsls	r3, r3, #2
 800ee4e:	00a5      	lsls	r5, r4, #2
 800ee50:	18d3      	adds	r3, r2, r3
 800ee52:	4037      	ands	r7, r6
 800ee54:	1955      	adds	r5, r2, r5
 800ee56:	9300      	str	r3, [sp, #0]
 800ee58:	9701      	str	r7, [sp, #4]
 800ee5a:	4231      	tst	r1, r6
 800ee5c:	d10d      	bne.n	800ee7a <rshift+0x46>
 800ee5e:	0016      	movs	r6, r2
 800ee60:	0019      	movs	r1, r3
 800ee62:	428d      	cmp	r5, r1
 800ee64:	d836      	bhi.n	800eed4 <rshift+0xa0>
 800ee66:	9b00      	ldr	r3, [sp, #0]
 800ee68:	2600      	movs	r6, #0
 800ee6a:	3b03      	subs	r3, #3
 800ee6c:	429d      	cmp	r5, r3
 800ee6e:	d302      	bcc.n	800ee76 <rshift+0x42>
 800ee70:	9b02      	ldr	r3, [sp, #8]
 800ee72:	1ae4      	subs	r4, r4, r3
 800ee74:	00a6      	lsls	r6, r4, #2
 800ee76:	1996      	adds	r6, r2, r6
 800ee78:	e018      	b.n	800eeac <rshift+0x78>
 800ee7a:	2120      	movs	r1, #32
 800ee7c:	9e01      	ldr	r6, [sp, #4]
 800ee7e:	9f01      	ldr	r7, [sp, #4]
 800ee80:	1b89      	subs	r1, r1, r6
 800ee82:	9e00      	ldr	r6, [sp, #0]
 800ee84:	9103      	str	r1, [sp, #12]
 800ee86:	ce02      	ldmia	r6!, {r1}
 800ee88:	4694      	mov	ip, r2
 800ee8a:	40f9      	lsrs	r1, r7
 800ee8c:	42b5      	cmp	r5, r6
 800ee8e:	d816      	bhi.n	800eebe <rshift+0x8a>
 800ee90:	9b00      	ldr	r3, [sp, #0]
 800ee92:	2600      	movs	r6, #0
 800ee94:	3301      	adds	r3, #1
 800ee96:	429d      	cmp	r5, r3
 800ee98:	d303      	bcc.n	800eea2 <rshift+0x6e>
 800ee9a:	9b02      	ldr	r3, [sp, #8]
 800ee9c:	1ae4      	subs	r4, r4, r3
 800ee9e:	00a6      	lsls	r6, r4, #2
 800eea0:	3e04      	subs	r6, #4
 800eea2:	1996      	adds	r6, r2, r6
 800eea4:	6031      	str	r1, [r6, #0]
 800eea6:	2900      	cmp	r1, #0
 800eea8:	d000      	beq.n	800eeac <rshift+0x78>
 800eeaa:	3604      	adds	r6, #4
 800eeac:	1ab1      	subs	r1, r6, r2
 800eeae:	1089      	asrs	r1, r1, #2
 800eeb0:	6101      	str	r1, [r0, #16]
 800eeb2:	4296      	cmp	r6, r2
 800eeb4:	d101      	bne.n	800eeba <rshift+0x86>
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	6143      	str	r3, [r0, #20]
 800eeba:	b005      	add	sp, #20
 800eebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eebe:	6837      	ldr	r7, [r6, #0]
 800eec0:	9b03      	ldr	r3, [sp, #12]
 800eec2:	409f      	lsls	r7, r3
 800eec4:	430f      	orrs	r7, r1
 800eec6:	4661      	mov	r1, ip
 800eec8:	c180      	stmia	r1!, {r7}
 800eeca:	468c      	mov	ip, r1
 800eecc:	9b01      	ldr	r3, [sp, #4]
 800eece:	ce02      	ldmia	r6!, {r1}
 800eed0:	40d9      	lsrs	r1, r3
 800eed2:	e7db      	b.n	800ee8c <rshift+0x58>
 800eed4:	c980      	ldmia	r1!, {r7}
 800eed6:	c680      	stmia	r6!, {r7}
 800eed8:	e7c3      	b.n	800ee62 <rshift+0x2e>

0800eeda <__hexdig_fun>:
 800eeda:	0002      	movs	r2, r0
 800eedc:	3a30      	subs	r2, #48	@ 0x30
 800eede:	0003      	movs	r3, r0
 800eee0:	2a09      	cmp	r2, #9
 800eee2:	d802      	bhi.n	800eeea <__hexdig_fun+0x10>
 800eee4:	3b20      	subs	r3, #32
 800eee6:	b2d8      	uxtb	r0, r3
 800eee8:	4770      	bx	lr
 800eeea:	0002      	movs	r2, r0
 800eeec:	3a61      	subs	r2, #97	@ 0x61
 800eeee:	2a05      	cmp	r2, #5
 800eef0:	d801      	bhi.n	800eef6 <__hexdig_fun+0x1c>
 800eef2:	3b47      	subs	r3, #71	@ 0x47
 800eef4:	e7f7      	b.n	800eee6 <__hexdig_fun+0xc>
 800eef6:	001a      	movs	r2, r3
 800eef8:	3a41      	subs	r2, #65	@ 0x41
 800eefa:	2000      	movs	r0, #0
 800eefc:	2a05      	cmp	r2, #5
 800eefe:	d8f3      	bhi.n	800eee8 <__hexdig_fun+0xe>
 800ef00:	3b27      	subs	r3, #39	@ 0x27
 800ef02:	e7f0      	b.n	800eee6 <__hexdig_fun+0xc>

0800ef04 <__gethex>:
 800ef04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef06:	b089      	sub	sp, #36	@ 0x24
 800ef08:	9307      	str	r3, [sp, #28]
 800ef0a:	680b      	ldr	r3, [r1, #0]
 800ef0c:	9201      	str	r2, [sp, #4]
 800ef0e:	9003      	str	r0, [sp, #12]
 800ef10:	9106      	str	r1, [sp, #24]
 800ef12:	1c9a      	adds	r2, r3, #2
 800ef14:	0011      	movs	r1, r2
 800ef16:	3201      	adds	r2, #1
 800ef18:	1e50      	subs	r0, r2, #1
 800ef1a:	7800      	ldrb	r0, [r0, #0]
 800ef1c:	2830      	cmp	r0, #48	@ 0x30
 800ef1e:	d0f9      	beq.n	800ef14 <__gethex+0x10>
 800ef20:	1acb      	subs	r3, r1, r3
 800ef22:	3b02      	subs	r3, #2
 800ef24:	9305      	str	r3, [sp, #20]
 800ef26:	9100      	str	r1, [sp, #0]
 800ef28:	f7ff ffd7 	bl	800eeda <__hexdig_fun>
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	001d      	movs	r5, r3
 800ef30:	9302      	str	r3, [sp, #8]
 800ef32:	4298      	cmp	r0, r3
 800ef34:	d11e      	bne.n	800ef74 <__gethex+0x70>
 800ef36:	2201      	movs	r2, #1
 800ef38:	49a6      	ldr	r1, [pc, #664]	@ (800f1d4 <__gethex+0x2d0>)
 800ef3a:	9800      	ldr	r0, [sp, #0]
 800ef3c:	f7ff fe94 	bl	800ec68 <strncmp>
 800ef40:	0007      	movs	r7, r0
 800ef42:	42a8      	cmp	r0, r5
 800ef44:	d000      	beq.n	800ef48 <__gethex+0x44>
 800ef46:	e06a      	b.n	800f01e <__gethex+0x11a>
 800ef48:	9b00      	ldr	r3, [sp, #0]
 800ef4a:	7858      	ldrb	r0, [r3, #1]
 800ef4c:	1c5c      	adds	r4, r3, #1
 800ef4e:	f7ff ffc4 	bl	800eeda <__hexdig_fun>
 800ef52:	2301      	movs	r3, #1
 800ef54:	9302      	str	r3, [sp, #8]
 800ef56:	42a8      	cmp	r0, r5
 800ef58:	d02f      	beq.n	800efba <__gethex+0xb6>
 800ef5a:	9400      	str	r4, [sp, #0]
 800ef5c:	9b00      	ldr	r3, [sp, #0]
 800ef5e:	7818      	ldrb	r0, [r3, #0]
 800ef60:	2830      	cmp	r0, #48	@ 0x30
 800ef62:	d009      	beq.n	800ef78 <__gethex+0x74>
 800ef64:	f7ff ffb9 	bl	800eeda <__hexdig_fun>
 800ef68:	4242      	negs	r2, r0
 800ef6a:	4142      	adcs	r2, r0
 800ef6c:	2301      	movs	r3, #1
 800ef6e:	0025      	movs	r5, r4
 800ef70:	9202      	str	r2, [sp, #8]
 800ef72:	9305      	str	r3, [sp, #20]
 800ef74:	9c00      	ldr	r4, [sp, #0]
 800ef76:	e004      	b.n	800ef82 <__gethex+0x7e>
 800ef78:	9b00      	ldr	r3, [sp, #0]
 800ef7a:	3301      	adds	r3, #1
 800ef7c:	9300      	str	r3, [sp, #0]
 800ef7e:	e7ed      	b.n	800ef5c <__gethex+0x58>
 800ef80:	3401      	adds	r4, #1
 800ef82:	7820      	ldrb	r0, [r4, #0]
 800ef84:	f7ff ffa9 	bl	800eeda <__hexdig_fun>
 800ef88:	1e07      	subs	r7, r0, #0
 800ef8a:	d1f9      	bne.n	800ef80 <__gethex+0x7c>
 800ef8c:	2201      	movs	r2, #1
 800ef8e:	0020      	movs	r0, r4
 800ef90:	4990      	ldr	r1, [pc, #576]	@ (800f1d4 <__gethex+0x2d0>)
 800ef92:	f7ff fe69 	bl	800ec68 <strncmp>
 800ef96:	2800      	cmp	r0, #0
 800ef98:	d10d      	bne.n	800efb6 <__gethex+0xb2>
 800ef9a:	2d00      	cmp	r5, #0
 800ef9c:	d106      	bne.n	800efac <__gethex+0xa8>
 800ef9e:	3401      	adds	r4, #1
 800efa0:	0025      	movs	r5, r4
 800efa2:	7820      	ldrb	r0, [r4, #0]
 800efa4:	f7ff ff99 	bl	800eeda <__hexdig_fun>
 800efa8:	2800      	cmp	r0, #0
 800efaa:	d102      	bne.n	800efb2 <__gethex+0xae>
 800efac:	1b2d      	subs	r5, r5, r4
 800efae:	00af      	lsls	r7, r5, #2
 800efb0:	e003      	b.n	800efba <__gethex+0xb6>
 800efb2:	3401      	adds	r4, #1
 800efb4:	e7f5      	b.n	800efa2 <__gethex+0x9e>
 800efb6:	2d00      	cmp	r5, #0
 800efb8:	d1f8      	bne.n	800efac <__gethex+0xa8>
 800efba:	2220      	movs	r2, #32
 800efbc:	7823      	ldrb	r3, [r4, #0]
 800efbe:	0026      	movs	r6, r4
 800efc0:	4393      	bics	r3, r2
 800efc2:	2b50      	cmp	r3, #80	@ 0x50
 800efc4:	d11d      	bne.n	800f002 <__gethex+0xfe>
 800efc6:	7863      	ldrb	r3, [r4, #1]
 800efc8:	2b2b      	cmp	r3, #43	@ 0x2b
 800efca:	d02d      	beq.n	800f028 <__gethex+0x124>
 800efcc:	2b2d      	cmp	r3, #45	@ 0x2d
 800efce:	d02f      	beq.n	800f030 <__gethex+0x12c>
 800efd0:	2300      	movs	r3, #0
 800efd2:	1c66      	adds	r6, r4, #1
 800efd4:	9304      	str	r3, [sp, #16]
 800efd6:	7830      	ldrb	r0, [r6, #0]
 800efd8:	f7ff ff7f 	bl	800eeda <__hexdig_fun>
 800efdc:	1e43      	subs	r3, r0, #1
 800efde:	b2db      	uxtb	r3, r3
 800efe0:	0005      	movs	r5, r0
 800efe2:	2b18      	cmp	r3, #24
 800efe4:	d82a      	bhi.n	800f03c <__gethex+0x138>
 800efe6:	7870      	ldrb	r0, [r6, #1]
 800efe8:	f7ff ff77 	bl	800eeda <__hexdig_fun>
 800efec:	1e43      	subs	r3, r0, #1
 800efee:	b2db      	uxtb	r3, r3
 800eff0:	3601      	adds	r6, #1
 800eff2:	3d10      	subs	r5, #16
 800eff4:	2b18      	cmp	r3, #24
 800eff6:	d91d      	bls.n	800f034 <__gethex+0x130>
 800eff8:	9b04      	ldr	r3, [sp, #16]
 800effa:	2b00      	cmp	r3, #0
 800effc:	d000      	beq.n	800f000 <__gethex+0xfc>
 800effe:	426d      	negs	r5, r5
 800f000:	197f      	adds	r7, r7, r5
 800f002:	9b06      	ldr	r3, [sp, #24]
 800f004:	601e      	str	r6, [r3, #0]
 800f006:	9b02      	ldr	r3, [sp, #8]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d019      	beq.n	800f040 <__gethex+0x13c>
 800f00c:	9b05      	ldr	r3, [sp, #20]
 800f00e:	2606      	movs	r6, #6
 800f010:	425a      	negs	r2, r3
 800f012:	4153      	adcs	r3, r2
 800f014:	425b      	negs	r3, r3
 800f016:	401e      	ands	r6, r3
 800f018:	0030      	movs	r0, r6
 800f01a:	b009      	add	sp, #36	@ 0x24
 800f01c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f01e:	2301      	movs	r3, #1
 800f020:	2700      	movs	r7, #0
 800f022:	9c00      	ldr	r4, [sp, #0]
 800f024:	9302      	str	r3, [sp, #8]
 800f026:	e7c8      	b.n	800efba <__gethex+0xb6>
 800f028:	2300      	movs	r3, #0
 800f02a:	9304      	str	r3, [sp, #16]
 800f02c:	1ca6      	adds	r6, r4, #2
 800f02e:	e7d2      	b.n	800efd6 <__gethex+0xd2>
 800f030:	2301      	movs	r3, #1
 800f032:	e7fa      	b.n	800f02a <__gethex+0x126>
 800f034:	230a      	movs	r3, #10
 800f036:	435d      	muls	r5, r3
 800f038:	182d      	adds	r5, r5, r0
 800f03a:	e7d4      	b.n	800efe6 <__gethex+0xe2>
 800f03c:	0026      	movs	r6, r4
 800f03e:	e7e0      	b.n	800f002 <__gethex+0xfe>
 800f040:	9b00      	ldr	r3, [sp, #0]
 800f042:	9902      	ldr	r1, [sp, #8]
 800f044:	1ae3      	subs	r3, r4, r3
 800f046:	3b01      	subs	r3, #1
 800f048:	2b07      	cmp	r3, #7
 800f04a:	dc0a      	bgt.n	800f062 <__gethex+0x15e>
 800f04c:	9803      	ldr	r0, [sp, #12]
 800f04e:	f000 fb0f 	bl	800f670 <_Balloc>
 800f052:	1e05      	subs	r5, r0, #0
 800f054:	d108      	bne.n	800f068 <__gethex+0x164>
 800f056:	002a      	movs	r2, r5
 800f058:	21e4      	movs	r1, #228	@ 0xe4
 800f05a:	4b5f      	ldr	r3, [pc, #380]	@ (800f1d8 <__gethex+0x2d4>)
 800f05c:	485f      	ldr	r0, [pc, #380]	@ (800f1dc <__gethex+0x2d8>)
 800f05e:	f001 fd77 	bl	8010b50 <__assert_func>
 800f062:	3101      	adds	r1, #1
 800f064:	105b      	asrs	r3, r3, #1
 800f066:	e7ef      	b.n	800f048 <__gethex+0x144>
 800f068:	0003      	movs	r3, r0
 800f06a:	3314      	adds	r3, #20
 800f06c:	9302      	str	r3, [sp, #8]
 800f06e:	9305      	str	r3, [sp, #20]
 800f070:	2300      	movs	r3, #0
 800f072:	001e      	movs	r6, r3
 800f074:	9304      	str	r3, [sp, #16]
 800f076:	9b00      	ldr	r3, [sp, #0]
 800f078:	42a3      	cmp	r3, r4
 800f07a:	d338      	bcc.n	800f0ee <__gethex+0x1ea>
 800f07c:	9c05      	ldr	r4, [sp, #20]
 800f07e:	9b02      	ldr	r3, [sp, #8]
 800f080:	c440      	stmia	r4!, {r6}
 800f082:	1ae4      	subs	r4, r4, r3
 800f084:	10a4      	asrs	r4, r4, #2
 800f086:	0030      	movs	r0, r6
 800f088:	612c      	str	r4, [r5, #16]
 800f08a:	f000 fbe9 	bl	800f860 <__hi0bits>
 800f08e:	9b01      	ldr	r3, [sp, #4]
 800f090:	0164      	lsls	r4, r4, #5
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	1a26      	subs	r6, r4, r0
 800f096:	9300      	str	r3, [sp, #0]
 800f098:	429e      	cmp	r6, r3
 800f09a:	dd52      	ble.n	800f142 <__gethex+0x23e>
 800f09c:	1af6      	subs	r6, r6, r3
 800f09e:	0031      	movs	r1, r6
 800f0a0:	0028      	movs	r0, r5
 800f0a2:	f000 ff84 	bl	800ffae <__any_on>
 800f0a6:	1e04      	subs	r4, r0, #0
 800f0a8:	d00f      	beq.n	800f0ca <__gethex+0x1c6>
 800f0aa:	2401      	movs	r4, #1
 800f0ac:	211f      	movs	r1, #31
 800f0ae:	0020      	movs	r0, r4
 800f0b0:	1e73      	subs	r3, r6, #1
 800f0b2:	4019      	ands	r1, r3
 800f0b4:	4088      	lsls	r0, r1
 800f0b6:	0001      	movs	r1, r0
 800f0b8:	115a      	asrs	r2, r3, #5
 800f0ba:	9802      	ldr	r0, [sp, #8]
 800f0bc:	0092      	lsls	r2, r2, #2
 800f0be:	5812      	ldr	r2, [r2, r0]
 800f0c0:	420a      	tst	r2, r1
 800f0c2:	d002      	beq.n	800f0ca <__gethex+0x1c6>
 800f0c4:	42a3      	cmp	r3, r4
 800f0c6:	dc34      	bgt.n	800f132 <__gethex+0x22e>
 800f0c8:	2402      	movs	r4, #2
 800f0ca:	0031      	movs	r1, r6
 800f0cc:	0028      	movs	r0, r5
 800f0ce:	f7ff feb1 	bl	800ee34 <rshift>
 800f0d2:	19bf      	adds	r7, r7, r6
 800f0d4:	9b01      	ldr	r3, [sp, #4]
 800f0d6:	689b      	ldr	r3, [r3, #8]
 800f0d8:	42bb      	cmp	r3, r7
 800f0da:	da42      	bge.n	800f162 <__gethex+0x25e>
 800f0dc:	0029      	movs	r1, r5
 800f0de:	9803      	ldr	r0, [sp, #12]
 800f0e0:	f000 fb0a 	bl	800f6f8 <_Bfree>
 800f0e4:	2300      	movs	r3, #0
 800f0e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f0e8:	26a3      	movs	r6, #163	@ 0xa3
 800f0ea:	6013      	str	r3, [r2, #0]
 800f0ec:	e794      	b.n	800f018 <__gethex+0x114>
 800f0ee:	3c01      	subs	r4, #1
 800f0f0:	7823      	ldrb	r3, [r4, #0]
 800f0f2:	2b2e      	cmp	r3, #46	@ 0x2e
 800f0f4:	d012      	beq.n	800f11c <__gethex+0x218>
 800f0f6:	9b04      	ldr	r3, [sp, #16]
 800f0f8:	2b20      	cmp	r3, #32
 800f0fa:	d104      	bne.n	800f106 <__gethex+0x202>
 800f0fc:	9b05      	ldr	r3, [sp, #20]
 800f0fe:	c340      	stmia	r3!, {r6}
 800f100:	2600      	movs	r6, #0
 800f102:	9305      	str	r3, [sp, #20]
 800f104:	9604      	str	r6, [sp, #16]
 800f106:	7820      	ldrb	r0, [r4, #0]
 800f108:	f7ff fee7 	bl	800eeda <__hexdig_fun>
 800f10c:	230f      	movs	r3, #15
 800f10e:	4018      	ands	r0, r3
 800f110:	9b04      	ldr	r3, [sp, #16]
 800f112:	4098      	lsls	r0, r3
 800f114:	3304      	adds	r3, #4
 800f116:	4306      	orrs	r6, r0
 800f118:	9304      	str	r3, [sp, #16]
 800f11a:	e7ac      	b.n	800f076 <__gethex+0x172>
 800f11c:	9b00      	ldr	r3, [sp, #0]
 800f11e:	42a3      	cmp	r3, r4
 800f120:	d8e9      	bhi.n	800f0f6 <__gethex+0x1f2>
 800f122:	2201      	movs	r2, #1
 800f124:	0020      	movs	r0, r4
 800f126:	492b      	ldr	r1, [pc, #172]	@ (800f1d4 <__gethex+0x2d0>)
 800f128:	f7ff fd9e 	bl	800ec68 <strncmp>
 800f12c:	2800      	cmp	r0, #0
 800f12e:	d1e2      	bne.n	800f0f6 <__gethex+0x1f2>
 800f130:	e7a1      	b.n	800f076 <__gethex+0x172>
 800f132:	0028      	movs	r0, r5
 800f134:	1eb1      	subs	r1, r6, #2
 800f136:	f000 ff3a 	bl	800ffae <__any_on>
 800f13a:	2800      	cmp	r0, #0
 800f13c:	d0c4      	beq.n	800f0c8 <__gethex+0x1c4>
 800f13e:	2403      	movs	r4, #3
 800f140:	e7c3      	b.n	800f0ca <__gethex+0x1c6>
 800f142:	9b00      	ldr	r3, [sp, #0]
 800f144:	2400      	movs	r4, #0
 800f146:	429e      	cmp	r6, r3
 800f148:	dac4      	bge.n	800f0d4 <__gethex+0x1d0>
 800f14a:	1b9e      	subs	r6, r3, r6
 800f14c:	0029      	movs	r1, r5
 800f14e:	0032      	movs	r2, r6
 800f150:	9803      	ldr	r0, [sp, #12]
 800f152:	f000 fcf3 	bl	800fb3c <__lshift>
 800f156:	0003      	movs	r3, r0
 800f158:	3314      	adds	r3, #20
 800f15a:	0005      	movs	r5, r0
 800f15c:	1bbf      	subs	r7, r7, r6
 800f15e:	9302      	str	r3, [sp, #8]
 800f160:	e7b8      	b.n	800f0d4 <__gethex+0x1d0>
 800f162:	9b01      	ldr	r3, [sp, #4]
 800f164:	685e      	ldr	r6, [r3, #4]
 800f166:	42be      	cmp	r6, r7
 800f168:	dd6f      	ble.n	800f24a <__gethex+0x346>
 800f16a:	9b00      	ldr	r3, [sp, #0]
 800f16c:	1bf6      	subs	r6, r6, r7
 800f16e:	42b3      	cmp	r3, r6
 800f170:	dc36      	bgt.n	800f1e0 <__gethex+0x2dc>
 800f172:	9b01      	ldr	r3, [sp, #4]
 800f174:	68db      	ldr	r3, [r3, #12]
 800f176:	2b02      	cmp	r3, #2
 800f178:	d024      	beq.n	800f1c4 <__gethex+0x2c0>
 800f17a:	2b03      	cmp	r3, #3
 800f17c:	d026      	beq.n	800f1cc <__gethex+0x2c8>
 800f17e:	2b01      	cmp	r3, #1
 800f180:	d117      	bne.n	800f1b2 <__gethex+0x2ae>
 800f182:	9b00      	ldr	r3, [sp, #0]
 800f184:	42b3      	cmp	r3, r6
 800f186:	d114      	bne.n	800f1b2 <__gethex+0x2ae>
 800f188:	2b01      	cmp	r3, #1
 800f18a:	d10b      	bne.n	800f1a4 <__gethex+0x2a0>
 800f18c:	9b01      	ldr	r3, [sp, #4]
 800f18e:	9a07      	ldr	r2, [sp, #28]
 800f190:	685b      	ldr	r3, [r3, #4]
 800f192:	2662      	movs	r6, #98	@ 0x62
 800f194:	6013      	str	r3, [r2, #0]
 800f196:	2301      	movs	r3, #1
 800f198:	9a02      	ldr	r2, [sp, #8]
 800f19a:	612b      	str	r3, [r5, #16]
 800f19c:	6013      	str	r3, [r2, #0]
 800f19e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f1a0:	601d      	str	r5, [r3, #0]
 800f1a2:	e739      	b.n	800f018 <__gethex+0x114>
 800f1a4:	9900      	ldr	r1, [sp, #0]
 800f1a6:	0028      	movs	r0, r5
 800f1a8:	3901      	subs	r1, #1
 800f1aa:	f000 ff00 	bl	800ffae <__any_on>
 800f1ae:	2800      	cmp	r0, #0
 800f1b0:	d1ec      	bne.n	800f18c <__gethex+0x288>
 800f1b2:	0029      	movs	r1, r5
 800f1b4:	9803      	ldr	r0, [sp, #12]
 800f1b6:	f000 fa9f 	bl	800f6f8 <_Bfree>
 800f1ba:	2300      	movs	r3, #0
 800f1bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f1be:	2650      	movs	r6, #80	@ 0x50
 800f1c0:	6013      	str	r3, [r2, #0]
 800f1c2:	e729      	b.n	800f018 <__gethex+0x114>
 800f1c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d1f3      	bne.n	800f1b2 <__gethex+0x2ae>
 800f1ca:	e7df      	b.n	800f18c <__gethex+0x288>
 800f1cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d1dc      	bne.n	800f18c <__gethex+0x288>
 800f1d2:	e7ee      	b.n	800f1b2 <__gethex+0x2ae>
 800f1d4:	08011ea0 	.word	0x08011ea0
 800f1d8:	08011eb6 	.word	0x08011eb6
 800f1dc:	08011ec7 	.word	0x08011ec7
 800f1e0:	1e77      	subs	r7, r6, #1
 800f1e2:	2c00      	cmp	r4, #0
 800f1e4:	d12f      	bne.n	800f246 <__gethex+0x342>
 800f1e6:	2f00      	cmp	r7, #0
 800f1e8:	d004      	beq.n	800f1f4 <__gethex+0x2f0>
 800f1ea:	0039      	movs	r1, r7
 800f1ec:	0028      	movs	r0, r5
 800f1ee:	f000 fede 	bl	800ffae <__any_on>
 800f1f2:	0004      	movs	r4, r0
 800f1f4:	231f      	movs	r3, #31
 800f1f6:	117a      	asrs	r2, r7, #5
 800f1f8:	401f      	ands	r7, r3
 800f1fa:	3b1e      	subs	r3, #30
 800f1fc:	40bb      	lsls	r3, r7
 800f1fe:	9902      	ldr	r1, [sp, #8]
 800f200:	0092      	lsls	r2, r2, #2
 800f202:	5852      	ldr	r2, [r2, r1]
 800f204:	421a      	tst	r2, r3
 800f206:	d001      	beq.n	800f20c <__gethex+0x308>
 800f208:	2302      	movs	r3, #2
 800f20a:	431c      	orrs	r4, r3
 800f20c:	9b00      	ldr	r3, [sp, #0]
 800f20e:	0031      	movs	r1, r6
 800f210:	1b9b      	subs	r3, r3, r6
 800f212:	2602      	movs	r6, #2
 800f214:	0028      	movs	r0, r5
 800f216:	9300      	str	r3, [sp, #0]
 800f218:	f7ff fe0c 	bl	800ee34 <rshift>
 800f21c:	9b01      	ldr	r3, [sp, #4]
 800f21e:	685f      	ldr	r7, [r3, #4]
 800f220:	2c00      	cmp	r4, #0
 800f222:	d03f      	beq.n	800f2a4 <__gethex+0x3a0>
 800f224:	9b01      	ldr	r3, [sp, #4]
 800f226:	68db      	ldr	r3, [r3, #12]
 800f228:	2b02      	cmp	r3, #2
 800f22a:	d010      	beq.n	800f24e <__gethex+0x34a>
 800f22c:	2b03      	cmp	r3, #3
 800f22e:	d012      	beq.n	800f256 <__gethex+0x352>
 800f230:	2b01      	cmp	r3, #1
 800f232:	d106      	bne.n	800f242 <__gethex+0x33e>
 800f234:	07a2      	lsls	r2, r4, #30
 800f236:	d504      	bpl.n	800f242 <__gethex+0x33e>
 800f238:	9a02      	ldr	r2, [sp, #8]
 800f23a:	6812      	ldr	r2, [r2, #0]
 800f23c:	4314      	orrs	r4, r2
 800f23e:	421c      	tst	r4, r3
 800f240:	d10c      	bne.n	800f25c <__gethex+0x358>
 800f242:	2310      	movs	r3, #16
 800f244:	e02d      	b.n	800f2a2 <__gethex+0x39e>
 800f246:	2401      	movs	r4, #1
 800f248:	e7d4      	b.n	800f1f4 <__gethex+0x2f0>
 800f24a:	2601      	movs	r6, #1
 800f24c:	e7e8      	b.n	800f220 <__gethex+0x31c>
 800f24e:	2301      	movs	r3, #1
 800f250:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f252:	1a9b      	subs	r3, r3, r2
 800f254:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f256:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d0f2      	beq.n	800f242 <__gethex+0x33e>
 800f25c:	692b      	ldr	r3, [r5, #16]
 800f25e:	2000      	movs	r0, #0
 800f260:	9302      	str	r3, [sp, #8]
 800f262:	009b      	lsls	r3, r3, #2
 800f264:	9304      	str	r3, [sp, #16]
 800f266:	002b      	movs	r3, r5
 800f268:	9a04      	ldr	r2, [sp, #16]
 800f26a:	3314      	adds	r3, #20
 800f26c:	1899      	adds	r1, r3, r2
 800f26e:	681a      	ldr	r2, [r3, #0]
 800f270:	1c54      	adds	r4, r2, #1
 800f272:	d01c      	beq.n	800f2ae <__gethex+0x3aa>
 800f274:	3201      	adds	r2, #1
 800f276:	601a      	str	r2, [r3, #0]
 800f278:	002b      	movs	r3, r5
 800f27a:	3314      	adds	r3, #20
 800f27c:	2e02      	cmp	r6, #2
 800f27e:	d13f      	bne.n	800f300 <__gethex+0x3fc>
 800f280:	9a01      	ldr	r2, [sp, #4]
 800f282:	9900      	ldr	r1, [sp, #0]
 800f284:	6812      	ldr	r2, [r2, #0]
 800f286:	3a01      	subs	r2, #1
 800f288:	428a      	cmp	r2, r1
 800f28a:	d109      	bne.n	800f2a0 <__gethex+0x39c>
 800f28c:	000a      	movs	r2, r1
 800f28e:	201f      	movs	r0, #31
 800f290:	4010      	ands	r0, r2
 800f292:	2201      	movs	r2, #1
 800f294:	4082      	lsls	r2, r0
 800f296:	1149      	asrs	r1, r1, #5
 800f298:	0089      	lsls	r1, r1, #2
 800f29a:	58cb      	ldr	r3, [r1, r3]
 800f29c:	4213      	tst	r3, r2
 800f29e:	d13d      	bne.n	800f31c <__gethex+0x418>
 800f2a0:	2320      	movs	r3, #32
 800f2a2:	431e      	orrs	r6, r3
 800f2a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f2a6:	601d      	str	r5, [r3, #0]
 800f2a8:	9b07      	ldr	r3, [sp, #28]
 800f2aa:	601f      	str	r7, [r3, #0]
 800f2ac:	e6b4      	b.n	800f018 <__gethex+0x114>
 800f2ae:	c301      	stmia	r3!, {r0}
 800f2b0:	4299      	cmp	r1, r3
 800f2b2:	d8dc      	bhi.n	800f26e <__gethex+0x36a>
 800f2b4:	68ab      	ldr	r3, [r5, #8]
 800f2b6:	9a02      	ldr	r2, [sp, #8]
 800f2b8:	429a      	cmp	r2, r3
 800f2ba:	db18      	blt.n	800f2ee <__gethex+0x3ea>
 800f2bc:	6869      	ldr	r1, [r5, #4]
 800f2be:	9803      	ldr	r0, [sp, #12]
 800f2c0:	3101      	adds	r1, #1
 800f2c2:	f000 f9d5 	bl	800f670 <_Balloc>
 800f2c6:	1e04      	subs	r4, r0, #0
 800f2c8:	d104      	bne.n	800f2d4 <__gethex+0x3d0>
 800f2ca:	0022      	movs	r2, r4
 800f2cc:	2184      	movs	r1, #132	@ 0x84
 800f2ce:	4b1d      	ldr	r3, [pc, #116]	@ (800f344 <__gethex+0x440>)
 800f2d0:	481d      	ldr	r0, [pc, #116]	@ (800f348 <__gethex+0x444>)
 800f2d2:	e6c4      	b.n	800f05e <__gethex+0x15a>
 800f2d4:	0029      	movs	r1, r5
 800f2d6:	692a      	ldr	r2, [r5, #16]
 800f2d8:	310c      	adds	r1, #12
 800f2da:	3202      	adds	r2, #2
 800f2dc:	0092      	lsls	r2, r2, #2
 800f2de:	300c      	adds	r0, #12
 800f2e0:	f7ff fd4f 	bl	800ed82 <memcpy>
 800f2e4:	0029      	movs	r1, r5
 800f2e6:	9803      	ldr	r0, [sp, #12]
 800f2e8:	f000 fa06 	bl	800f6f8 <_Bfree>
 800f2ec:	0025      	movs	r5, r4
 800f2ee:	692b      	ldr	r3, [r5, #16]
 800f2f0:	1c5a      	adds	r2, r3, #1
 800f2f2:	612a      	str	r2, [r5, #16]
 800f2f4:	2201      	movs	r2, #1
 800f2f6:	3304      	adds	r3, #4
 800f2f8:	009b      	lsls	r3, r3, #2
 800f2fa:	18eb      	adds	r3, r5, r3
 800f2fc:	605a      	str	r2, [r3, #4]
 800f2fe:	e7bb      	b.n	800f278 <__gethex+0x374>
 800f300:	692a      	ldr	r2, [r5, #16]
 800f302:	9902      	ldr	r1, [sp, #8]
 800f304:	428a      	cmp	r2, r1
 800f306:	dd0b      	ble.n	800f320 <__gethex+0x41c>
 800f308:	2101      	movs	r1, #1
 800f30a:	0028      	movs	r0, r5
 800f30c:	f7ff fd92 	bl	800ee34 <rshift>
 800f310:	9b01      	ldr	r3, [sp, #4]
 800f312:	3701      	adds	r7, #1
 800f314:	689b      	ldr	r3, [r3, #8]
 800f316:	42bb      	cmp	r3, r7
 800f318:	da00      	bge.n	800f31c <__gethex+0x418>
 800f31a:	e6df      	b.n	800f0dc <__gethex+0x1d8>
 800f31c:	2601      	movs	r6, #1
 800f31e:	e7bf      	b.n	800f2a0 <__gethex+0x39c>
 800f320:	221f      	movs	r2, #31
 800f322:	9c00      	ldr	r4, [sp, #0]
 800f324:	9900      	ldr	r1, [sp, #0]
 800f326:	4014      	ands	r4, r2
 800f328:	4211      	tst	r1, r2
 800f32a:	d0f7      	beq.n	800f31c <__gethex+0x418>
 800f32c:	9a04      	ldr	r2, [sp, #16]
 800f32e:	189b      	adds	r3, r3, r2
 800f330:	3b04      	subs	r3, #4
 800f332:	6818      	ldr	r0, [r3, #0]
 800f334:	f000 fa94 	bl	800f860 <__hi0bits>
 800f338:	2320      	movs	r3, #32
 800f33a:	1b1b      	subs	r3, r3, r4
 800f33c:	4298      	cmp	r0, r3
 800f33e:	dbe3      	blt.n	800f308 <__gethex+0x404>
 800f340:	e7ec      	b.n	800f31c <__gethex+0x418>
 800f342:	46c0      	nop			@ (mov r8, r8)
 800f344:	08011eb6 	.word	0x08011eb6
 800f348:	08011ec7 	.word	0x08011ec7

0800f34c <L_shift>:
 800f34c:	2308      	movs	r3, #8
 800f34e:	b570      	push	{r4, r5, r6, lr}
 800f350:	2520      	movs	r5, #32
 800f352:	1a9a      	subs	r2, r3, r2
 800f354:	0092      	lsls	r2, r2, #2
 800f356:	1aad      	subs	r5, r5, r2
 800f358:	6843      	ldr	r3, [r0, #4]
 800f35a:	6804      	ldr	r4, [r0, #0]
 800f35c:	001e      	movs	r6, r3
 800f35e:	40ae      	lsls	r6, r5
 800f360:	40d3      	lsrs	r3, r2
 800f362:	4334      	orrs	r4, r6
 800f364:	6004      	str	r4, [r0, #0]
 800f366:	6043      	str	r3, [r0, #4]
 800f368:	3004      	adds	r0, #4
 800f36a:	4288      	cmp	r0, r1
 800f36c:	d3f4      	bcc.n	800f358 <L_shift+0xc>
 800f36e:	bd70      	pop	{r4, r5, r6, pc}

0800f370 <__match>:
 800f370:	b530      	push	{r4, r5, lr}
 800f372:	6803      	ldr	r3, [r0, #0]
 800f374:	780c      	ldrb	r4, [r1, #0]
 800f376:	3301      	adds	r3, #1
 800f378:	2c00      	cmp	r4, #0
 800f37a:	d102      	bne.n	800f382 <__match+0x12>
 800f37c:	6003      	str	r3, [r0, #0]
 800f37e:	2001      	movs	r0, #1
 800f380:	bd30      	pop	{r4, r5, pc}
 800f382:	781a      	ldrb	r2, [r3, #0]
 800f384:	0015      	movs	r5, r2
 800f386:	3d41      	subs	r5, #65	@ 0x41
 800f388:	2d19      	cmp	r5, #25
 800f38a:	d800      	bhi.n	800f38e <__match+0x1e>
 800f38c:	3220      	adds	r2, #32
 800f38e:	3101      	adds	r1, #1
 800f390:	42a2      	cmp	r2, r4
 800f392:	d0ef      	beq.n	800f374 <__match+0x4>
 800f394:	2000      	movs	r0, #0
 800f396:	e7f3      	b.n	800f380 <__match+0x10>

0800f398 <__hexnan>:
 800f398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f39a:	680b      	ldr	r3, [r1, #0]
 800f39c:	b08b      	sub	sp, #44	@ 0x2c
 800f39e:	9201      	str	r2, [sp, #4]
 800f3a0:	9901      	ldr	r1, [sp, #4]
 800f3a2:	115a      	asrs	r2, r3, #5
 800f3a4:	0092      	lsls	r2, r2, #2
 800f3a6:	188a      	adds	r2, r1, r2
 800f3a8:	9202      	str	r2, [sp, #8]
 800f3aa:	0019      	movs	r1, r3
 800f3ac:	221f      	movs	r2, #31
 800f3ae:	4011      	ands	r1, r2
 800f3b0:	9008      	str	r0, [sp, #32]
 800f3b2:	9106      	str	r1, [sp, #24]
 800f3b4:	4213      	tst	r3, r2
 800f3b6:	d002      	beq.n	800f3be <__hexnan+0x26>
 800f3b8:	9b02      	ldr	r3, [sp, #8]
 800f3ba:	3304      	adds	r3, #4
 800f3bc:	9302      	str	r3, [sp, #8]
 800f3be:	9b02      	ldr	r3, [sp, #8]
 800f3c0:	2500      	movs	r5, #0
 800f3c2:	1f1f      	subs	r7, r3, #4
 800f3c4:	003e      	movs	r6, r7
 800f3c6:	003c      	movs	r4, r7
 800f3c8:	9b08      	ldr	r3, [sp, #32]
 800f3ca:	603d      	str	r5, [r7, #0]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	9507      	str	r5, [sp, #28]
 800f3d0:	9305      	str	r3, [sp, #20]
 800f3d2:	9503      	str	r5, [sp, #12]
 800f3d4:	9b05      	ldr	r3, [sp, #20]
 800f3d6:	3301      	adds	r3, #1
 800f3d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3da:	9b05      	ldr	r3, [sp, #20]
 800f3dc:	785b      	ldrb	r3, [r3, #1]
 800f3de:	9304      	str	r3, [sp, #16]
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d028      	beq.n	800f436 <__hexnan+0x9e>
 800f3e4:	9804      	ldr	r0, [sp, #16]
 800f3e6:	f7ff fd78 	bl	800eeda <__hexdig_fun>
 800f3ea:	2800      	cmp	r0, #0
 800f3ec:	d155      	bne.n	800f49a <__hexnan+0x102>
 800f3ee:	9b04      	ldr	r3, [sp, #16]
 800f3f0:	2b20      	cmp	r3, #32
 800f3f2:	d819      	bhi.n	800f428 <__hexnan+0x90>
 800f3f4:	9b03      	ldr	r3, [sp, #12]
 800f3f6:	9a07      	ldr	r2, [sp, #28]
 800f3f8:	4293      	cmp	r3, r2
 800f3fa:	dd12      	ble.n	800f422 <__hexnan+0x8a>
 800f3fc:	42b4      	cmp	r4, r6
 800f3fe:	d206      	bcs.n	800f40e <__hexnan+0x76>
 800f400:	2d07      	cmp	r5, #7
 800f402:	dc04      	bgt.n	800f40e <__hexnan+0x76>
 800f404:	002a      	movs	r2, r5
 800f406:	0031      	movs	r1, r6
 800f408:	0020      	movs	r0, r4
 800f40a:	f7ff ff9f 	bl	800f34c <L_shift>
 800f40e:	9b01      	ldr	r3, [sp, #4]
 800f410:	2508      	movs	r5, #8
 800f412:	429c      	cmp	r4, r3
 800f414:	d905      	bls.n	800f422 <__hexnan+0x8a>
 800f416:	1f26      	subs	r6, r4, #4
 800f418:	2500      	movs	r5, #0
 800f41a:	0034      	movs	r4, r6
 800f41c:	9b03      	ldr	r3, [sp, #12]
 800f41e:	6035      	str	r5, [r6, #0]
 800f420:	9307      	str	r3, [sp, #28]
 800f422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f424:	9305      	str	r3, [sp, #20]
 800f426:	e7d5      	b.n	800f3d4 <__hexnan+0x3c>
 800f428:	9b04      	ldr	r3, [sp, #16]
 800f42a:	2b29      	cmp	r3, #41	@ 0x29
 800f42c:	d15a      	bne.n	800f4e4 <__hexnan+0x14c>
 800f42e:	9b05      	ldr	r3, [sp, #20]
 800f430:	9a08      	ldr	r2, [sp, #32]
 800f432:	3302      	adds	r3, #2
 800f434:	6013      	str	r3, [r2, #0]
 800f436:	9b03      	ldr	r3, [sp, #12]
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d053      	beq.n	800f4e4 <__hexnan+0x14c>
 800f43c:	42b4      	cmp	r4, r6
 800f43e:	d206      	bcs.n	800f44e <__hexnan+0xb6>
 800f440:	2d07      	cmp	r5, #7
 800f442:	dc04      	bgt.n	800f44e <__hexnan+0xb6>
 800f444:	002a      	movs	r2, r5
 800f446:	0031      	movs	r1, r6
 800f448:	0020      	movs	r0, r4
 800f44a:	f7ff ff7f 	bl	800f34c <L_shift>
 800f44e:	9b01      	ldr	r3, [sp, #4]
 800f450:	429c      	cmp	r4, r3
 800f452:	d936      	bls.n	800f4c2 <__hexnan+0x12a>
 800f454:	001a      	movs	r2, r3
 800f456:	0023      	movs	r3, r4
 800f458:	cb02      	ldmia	r3!, {r1}
 800f45a:	c202      	stmia	r2!, {r1}
 800f45c:	429f      	cmp	r7, r3
 800f45e:	d2fb      	bcs.n	800f458 <__hexnan+0xc0>
 800f460:	9b02      	ldr	r3, [sp, #8]
 800f462:	1c62      	adds	r2, r4, #1
 800f464:	1ed9      	subs	r1, r3, #3
 800f466:	2304      	movs	r3, #4
 800f468:	4291      	cmp	r1, r2
 800f46a:	d305      	bcc.n	800f478 <__hexnan+0xe0>
 800f46c:	9b02      	ldr	r3, [sp, #8]
 800f46e:	3b04      	subs	r3, #4
 800f470:	1b1b      	subs	r3, r3, r4
 800f472:	089b      	lsrs	r3, r3, #2
 800f474:	3301      	adds	r3, #1
 800f476:	009b      	lsls	r3, r3, #2
 800f478:	9a01      	ldr	r2, [sp, #4]
 800f47a:	18d3      	adds	r3, r2, r3
 800f47c:	2200      	movs	r2, #0
 800f47e:	c304      	stmia	r3!, {r2}
 800f480:	429f      	cmp	r7, r3
 800f482:	d2fc      	bcs.n	800f47e <__hexnan+0xe6>
 800f484:	683b      	ldr	r3, [r7, #0]
 800f486:	2b00      	cmp	r3, #0
 800f488:	d104      	bne.n	800f494 <__hexnan+0xfc>
 800f48a:	9b01      	ldr	r3, [sp, #4]
 800f48c:	429f      	cmp	r7, r3
 800f48e:	d127      	bne.n	800f4e0 <__hexnan+0x148>
 800f490:	2301      	movs	r3, #1
 800f492:	603b      	str	r3, [r7, #0]
 800f494:	2005      	movs	r0, #5
 800f496:	b00b      	add	sp, #44	@ 0x2c
 800f498:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f49a:	9b03      	ldr	r3, [sp, #12]
 800f49c:	3501      	adds	r5, #1
 800f49e:	3301      	adds	r3, #1
 800f4a0:	9303      	str	r3, [sp, #12]
 800f4a2:	2d08      	cmp	r5, #8
 800f4a4:	dd06      	ble.n	800f4b4 <__hexnan+0x11c>
 800f4a6:	9b01      	ldr	r3, [sp, #4]
 800f4a8:	429c      	cmp	r4, r3
 800f4aa:	d9ba      	bls.n	800f422 <__hexnan+0x8a>
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	2501      	movs	r5, #1
 800f4b0:	3c04      	subs	r4, #4
 800f4b2:	6023      	str	r3, [r4, #0]
 800f4b4:	220f      	movs	r2, #15
 800f4b6:	6823      	ldr	r3, [r4, #0]
 800f4b8:	4010      	ands	r0, r2
 800f4ba:	011b      	lsls	r3, r3, #4
 800f4bc:	4303      	orrs	r3, r0
 800f4be:	6023      	str	r3, [r4, #0]
 800f4c0:	e7af      	b.n	800f422 <__hexnan+0x8a>
 800f4c2:	9b06      	ldr	r3, [sp, #24]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d0dd      	beq.n	800f484 <__hexnan+0xec>
 800f4c8:	2320      	movs	r3, #32
 800f4ca:	9a06      	ldr	r2, [sp, #24]
 800f4cc:	9902      	ldr	r1, [sp, #8]
 800f4ce:	1a9b      	subs	r3, r3, r2
 800f4d0:	2201      	movs	r2, #1
 800f4d2:	4252      	negs	r2, r2
 800f4d4:	40da      	lsrs	r2, r3
 800f4d6:	3904      	subs	r1, #4
 800f4d8:	680b      	ldr	r3, [r1, #0]
 800f4da:	4013      	ands	r3, r2
 800f4dc:	600b      	str	r3, [r1, #0]
 800f4de:	e7d1      	b.n	800f484 <__hexnan+0xec>
 800f4e0:	3f04      	subs	r7, #4
 800f4e2:	e7cf      	b.n	800f484 <__hexnan+0xec>
 800f4e4:	2004      	movs	r0, #4
 800f4e6:	e7d6      	b.n	800f496 <__hexnan+0xfe>

0800f4e8 <sbrk_aligned>:
 800f4e8:	b570      	push	{r4, r5, r6, lr}
 800f4ea:	4e0f      	ldr	r6, [pc, #60]	@ (800f528 <sbrk_aligned+0x40>)
 800f4ec:	000d      	movs	r5, r1
 800f4ee:	6831      	ldr	r1, [r6, #0]
 800f4f0:	0004      	movs	r4, r0
 800f4f2:	2900      	cmp	r1, #0
 800f4f4:	d102      	bne.n	800f4fc <sbrk_aligned+0x14>
 800f4f6:	f001 fb0d 	bl	8010b14 <_sbrk_r>
 800f4fa:	6030      	str	r0, [r6, #0]
 800f4fc:	0029      	movs	r1, r5
 800f4fe:	0020      	movs	r0, r4
 800f500:	f001 fb08 	bl	8010b14 <_sbrk_r>
 800f504:	1c43      	adds	r3, r0, #1
 800f506:	d103      	bne.n	800f510 <sbrk_aligned+0x28>
 800f508:	2501      	movs	r5, #1
 800f50a:	426d      	negs	r5, r5
 800f50c:	0028      	movs	r0, r5
 800f50e:	bd70      	pop	{r4, r5, r6, pc}
 800f510:	2303      	movs	r3, #3
 800f512:	1cc5      	adds	r5, r0, #3
 800f514:	439d      	bics	r5, r3
 800f516:	42a8      	cmp	r0, r5
 800f518:	d0f8      	beq.n	800f50c <sbrk_aligned+0x24>
 800f51a:	1a29      	subs	r1, r5, r0
 800f51c:	0020      	movs	r0, r4
 800f51e:	f001 faf9 	bl	8010b14 <_sbrk_r>
 800f522:	3001      	adds	r0, #1
 800f524:	d1f2      	bne.n	800f50c <sbrk_aligned+0x24>
 800f526:	e7ef      	b.n	800f508 <sbrk_aligned+0x20>
 800f528:	200040cc 	.word	0x200040cc

0800f52c <_malloc_r>:
 800f52c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f52e:	2203      	movs	r2, #3
 800f530:	1ccb      	adds	r3, r1, #3
 800f532:	4393      	bics	r3, r2
 800f534:	3308      	adds	r3, #8
 800f536:	0005      	movs	r5, r0
 800f538:	001f      	movs	r7, r3
 800f53a:	2b0c      	cmp	r3, #12
 800f53c:	d234      	bcs.n	800f5a8 <_malloc_r+0x7c>
 800f53e:	270c      	movs	r7, #12
 800f540:	42b9      	cmp	r1, r7
 800f542:	d833      	bhi.n	800f5ac <_malloc_r+0x80>
 800f544:	0028      	movs	r0, r5
 800f546:	f000 f883 	bl	800f650 <__malloc_lock>
 800f54a:	4e37      	ldr	r6, [pc, #220]	@ (800f628 <_malloc_r+0xfc>)
 800f54c:	6833      	ldr	r3, [r6, #0]
 800f54e:	001c      	movs	r4, r3
 800f550:	2c00      	cmp	r4, #0
 800f552:	d12f      	bne.n	800f5b4 <_malloc_r+0x88>
 800f554:	0039      	movs	r1, r7
 800f556:	0028      	movs	r0, r5
 800f558:	f7ff ffc6 	bl	800f4e8 <sbrk_aligned>
 800f55c:	0004      	movs	r4, r0
 800f55e:	1c43      	adds	r3, r0, #1
 800f560:	d15f      	bne.n	800f622 <_malloc_r+0xf6>
 800f562:	6834      	ldr	r4, [r6, #0]
 800f564:	9400      	str	r4, [sp, #0]
 800f566:	9b00      	ldr	r3, [sp, #0]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d14a      	bne.n	800f602 <_malloc_r+0xd6>
 800f56c:	2c00      	cmp	r4, #0
 800f56e:	d052      	beq.n	800f616 <_malloc_r+0xea>
 800f570:	6823      	ldr	r3, [r4, #0]
 800f572:	0028      	movs	r0, r5
 800f574:	18e3      	adds	r3, r4, r3
 800f576:	9900      	ldr	r1, [sp, #0]
 800f578:	9301      	str	r3, [sp, #4]
 800f57a:	f001 facb 	bl	8010b14 <_sbrk_r>
 800f57e:	9b01      	ldr	r3, [sp, #4]
 800f580:	4283      	cmp	r3, r0
 800f582:	d148      	bne.n	800f616 <_malloc_r+0xea>
 800f584:	6823      	ldr	r3, [r4, #0]
 800f586:	0028      	movs	r0, r5
 800f588:	1aff      	subs	r7, r7, r3
 800f58a:	0039      	movs	r1, r7
 800f58c:	f7ff ffac 	bl	800f4e8 <sbrk_aligned>
 800f590:	3001      	adds	r0, #1
 800f592:	d040      	beq.n	800f616 <_malloc_r+0xea>
 800f594:	6823      	ldr	r3, [r4, #0]
 800f596:	19db      	adds	r3, r3, r7
 800f598:	6023      	str	r3, [r4, #0]
 800f59a:	6833      	ldr	r3, [r6, #0]
 800f59c:	685a      	ldr	r2, [r3, #4]
 800f59e:	2a00      	cmp	r2, #0
 800f5a0:	d133      	bne.n	800f60a <_malloc_r+0xde>
 800f5a2:	9b00      	ldr	r3, [sp, #0]
 800f5a4:	6033      	str	r3, [r6, #0]
 800f5a6:	e019      	b.n	800f5dc <_malloc_r+0xb0>
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	dac9      	bge.n	800f540 <_malloc_r+0x14>
 800f5ac:	230c      	movs	r3, #12
 800f5ae:	602b      	str	r3, [r5, #0]
 800f5b0:	2000      	movs	r0, #0
 800f5b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f5b4:	6821      	ldr	r1, [r4, #0]
 800f5b6:	1bc9      	subs	r1, r1, r7
 800f5b8:	d420      	bmi.n	800f5fc <_malloc_r+0xd0>
 800f5ba:	290b      	cmp	r1, #11
 800f5bc:	d90a      	bls.n	800f5d4 <_malloc_r+0xa8>
 800f5be:	19e2      	adds	r2, r4, r7
 800f5c0:	6027      	str	r7, [r4, #0]
 800f5c2:	42a3      	cmp	r3, r4
 800f5c4:	d104      	bne.n	800f5d0 <_malloc_r+0xa4>
 800f5c6:	6032      	str	r2, [r6, #0]
 800f5c8:	6863      	ldr	r3, [r4, #4]
 800f5ca:	6011      	str	r1, [r2, #0]
 800f5cc:	6053      	str	r3, [r2, #4]
 800f5ce:	e005      	b.n	800f5dc <_malloc_r+0xb0>
 800f5d0:	605a      	str	r2, [r3, #4]
 800f5d2:	e7f9      	b.n	800f5c8 <_malloc_r+0x9c>
 800f5d4:	6862      	ldr	r2, [r4, #4]
 800f5d6:	42a3      	cmp	r3, r4
 800f5d8:	d10e      	bne.n	800f5f8 <_malloc_r+0xcc>
 800f5da:	6032      	str	r2, [r6, #0]
 800f5dc:	0028      	movs	r0, r5
 800f5de:	f000 f83f 	bl	800f660 <__malloc_unlock>
 800f5e2:	0020      	movs	r0, r4
 800f5e4:	2207      	movs	r2, #7
 800f5e6:	300b      	adds	r0, #11
 800f5e8:	1d23      	adds	r3, r4, #4
 800f5ea:	4390      	bics	r0, r2
 800f5ec:	1ac2      	subs	r2, r0, r3
 800f5ee:	4298      	cmp	r0, r3
 800f5f0:	d0df      	beq.n	800f5b2 <_malloc_r+0x86>
 800f5f2:	1a1b      	subs	r3, r3, r0
 800f5f4:	50a3      	str	r3, [r4, r2]
 800f5f6:	e7dc      	b.n	800f5b2 <_malloc_r+0x86>
 800f5f8:	605a      	str	r2, [r3, #4]
 800f5fa:	e7ef      	b.n	800f5dc <_malloc_r+0xb0>
 800f5fc:	0023      	movs	r3, r4
 800f5fe:	6864      	ldr	r4, [r4, #4]
 800f600:	e7a6      	b.n	800f550 <_malloc_r+0x24>
 800f602:	9c00      	ldr	r4, [sp, #0]
 800f604:	6863      	ldr	r3, [r4, #4]
 800f606:	9300      	str	r3, [sp, #0]
 800f608:	e7ad      	b.n	800f566 <_malloc_r+0x3a>
 800f60a:	001a      	movs	r2, r3
 800f60c:	685b      	ldr	r3, [r3, #4]
 800f60e:	42a3      	cmp	r3, r4
 800f610:	d1fb      	bne.n	800f60a <_malloc_r+0xde>
 800f612:	2300      	movs	r3, #0
 800f614:	e7da      	b.n	800f5cc <_malloc_r+0xa0>
 800f616:	230c      	movs	r3, #12
 800f618:	0028      	movs	r0, r5
 800f61a:	602b      	str	r3, [r5, #0]
 800f61c:	f000 f820 	bl	800f660 <__malloc_unlock>
 800f620:	e7c6      	b.n	800f5b0 <_malloc_r+0x84>
 800f622:	6007      	str	r7, [r0, #0]
 800f624:	e7da      	b.n	800f5dc <_malloc_r+0xb0>
 800f626:	46c0      	nop			@ (mov r8, r8)
 800f628:	200040d0 	.word	0x200040d0

0800f62c <__ascii_mbtowc>:
 800f62c:	b082      	sub	sp, #8
 800f62e:	2900      	cmp	r1, #0
 800f630:	d100      	bne.n	800f634 <__ascii_mbtowc+0x8>
 800f632:	a901      	add	r1, sp, #4
 800f634:	1e10      	subs	r0, r2, #0
 800f636:	d006      	beq.n	800f646 <__ascii_mbtowc+0x1a>
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d006      	beq.n	800f64a <__ascii_mbtowc+0x1e>
 800f63c:	7813      	ldrb	r3, [r2, #0]
 800f63e:	600b      	str	r3, [r1, #0]
 800f640:	7810      	ldrb	r0, [r2, #0]
 800f642:	1e43      	subs	r3, r0, #1
 800f644:	4198      	sbcs	r0, r3
 800f646:	b002      	add	sp, #8
 800f648:	4770      	bx	lr
 800f64a:	2002      	movs	r0, #2
 800f64c:	4240      	negs	r0, r0
 800f64e:	e7fa      	b.n	800f646 <__ascii_mbtowc+0x1a>

0800f650 <__malloc_lock>:
 800f650:	b510      	push	{r4, lr}
 800f652:	4802      	ldr	r0, [pc, #8]	@ (800f65c <__malloc_lock+0xc>)
 800f654:	f7ff fb93 	bl	800ed7e <__retarget_lock_acquire_recursive>
 800f658:	bd10      	pop	{r4, pc}
 800f65a:	46c0      	nop			@ (mov r8, r8)
 800f65c:	200040c8 	.word	0x200040c8

0800f660 <__malloc_unlock>:
 800f660:	b510      	push	{r4, lr}
 800f662:	4802      	ldr	r0, [pc, #8]	@ (800f66c <__malloc_unlock+0xc>)
 800f664:	f7ff fb8c 	bl	800ed80 <__retarget_lock_release_recursive>
 800f668:	bd10      	pop	{r4, pc}
 800f66a:	46c0      	nop			@ (mov r8, r8)
 800f66c:	200040c8 	.word	0x200040c8

0800f670 <_Balloc>:
 800f670:	b570      	push	{r4, r5, r6, lr}
 800f672:	69c5      	ldr	r5, [r0, #28]
 800f674:	0006      	movs	r6, r0
 800f676:	000c      	movs	r4, r1
 800f678:	2d00      	cmp	r5, #0
 800f67a:	d10e      	bne.n	800f69a <_Balloc+0x2a>
 800f67c:	2010      	movs	r0, #16
 800f67e:	f001 fab3 	bl	8010be8 <malloc>
 800f682:	1e02      	subs	r2, r0, #0
 800f684:	61f0      	str	r0, [r6, #28]
 800f686:	d104      	bne.n	800f692 <_Balloc+0x22>
 800f688:	216b      	movs	r1, #107	@ 0x6b
 800f68a:	4b19      	ldr	r3, [pc, #100]	@ (800f6f0 <_Balloc+0x80>)
 800f68c:	4819      	ldr	r0, [pc, #100]	@ (800f6f4 <_Balloc+0x84>)
 800f68e:	f001 fa5f 	bl	8010b50 <__assert_func>
 800f692:	6045      	str	r5, [r0, #4]
 800f694:	6085      	str	r5, [r0, #8]
 800f696:	6005      	str	r5, [r0, #0]
 800f698:	60c5      	str	r5, [r0, #12]
 800f69a:	69f5      	ldr	r5, [r6, #28]
 800f69c:	68eb      	ldr	r3, [r5, #12]
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d013      	beq.n	800f6ca <_Balloc+0x5a>
 800f6a2:	69f3      	ldr	r3, [r6, #28]
 800f6a4:	00a2      	lsls	r2, r4, #2
 800f6a6:	68db      	ldr	r3, [r3, #12]
 800f6a8:	189b      	adds	r3, r3, r2
 800f6aa:	6818      	ldr	r0, [r3, #0]
 800f6ac:	2800      	cmp	r0, #0
 800f6ae:	d118      	bne.n	800f6e2 <_Balloc+0x72>
 800f6b0:	2101      	movs	r1, #1
 800f6b2:	000d      	movs	r5, r1
 800f6b4:	40a5      	lsls	r5, r4
 800f6b6:	1d6a      	adds	r2, r5, #5
 800f6b8:	0030      	movs	r0, r6
 800f6ba:	0092      	lsls	r2, r2, #2
 800f6bc:	f001 fa66 	bl	8010b8c <_calloc_r>
 800f6c0:	2800      	cmp	r0, #0
 800f6c2:	d00c      	beq.n	800f6de <_Balloc+0x6e>
 800f6c4:	6044      	str	r4, [r0, #4]
 800f6c6:	6085      	str	r5, [r0, #8]
 800f6c8:	e00d      	b.n	800f6e6 <_Balloc+0x76>
 800f6ca:	2221      	movs	r2, #33	@ 0x21
 800f6cc:	2104      	movs	r1, #4
 800f6ce:	0030      	movs	r0, r6
 800f6d0:	f001 fa5c 	bl	8010b8c <_calloc_r>
 800f6d4:	69f3      	ldr	r3, [r6, #28]
 800f6d6:	60e8      	str	r0, [r5, #12]
 800f6d8:	68db      	ldr	r3, [r3, #12]
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d1e1      	bne.n	800f6a2 <_Balloc+0x32>
 800f6de:	2000      	movs	r0, #0
 800f6e0:	bd70      	pop	{r4, r5, r6, pc}
 800f6e2:	6802      	ldr	r2, [r0, #0]
 800f6e4:	601a      	str	r2, [r3, #0]
 800f6e6:	2300      	movs	r3, #0
 800f6e8:	6103      	str	r3, [r0, #16]
 800f6ea:	60c3      	str	r3, [r0, #12]
 800f6ec:	e7f8      	b.n	800f6e0 <_Balloc+0x70>
 800f6ee:	46c0      	nop			@ (mov r8, r8)
 800f6f0:	08011f27 	.word	0x08011f27
 800f6f4:	08011f3e 	.word	0x08011f3e

0800f6f8 <_Bfree>:
 800f6f8:	b570      	push	{r4, r5, r6, lr}
 800f6fa:	69c6      	ldr	r6, [r0, #28]
 800f6fc:	0005      	movs	r5, r0
 800f6fe:	000c      	movs	r4, r1
 800f700:	2e00      	cmp	r6, #0
 800f702:	d10e      	bne.n	800f722 <_Bfree+0x2a>
 800f704:	2010      	movs	r0, #16
 800f706:	f001 fa6f 	bl	8010be8 <malloc>
 800f70a:	1e02      	subs	r2, r0, #0
 800f70c:	61e8      	str	r0, [r5, #28]
 800f70e:	d104      	bne.n	800f71a <_Bfree+0x22>
 800f710:	218f      	movs	r1, #143	@ 0x8f
 800f712:	4b09      	ldr	r3, [pc, #36]	@ (800f738 <_Bfree+0x40>)
 800f714:	4809      	ldr	r0, [pc, #36]	@ (800f73c <_Bfree+0x44>)
 800f716:	f001 fa1b 	bl	8010b50 <__assert_func>
 800f71a:	6046      	str	r6, [r0, #4]
 800f71c:	6086      	str	r6, [r0, #8]
 800f71e:	6006      	str	r6, [r0, #0]
 800f720:	60c6      	str	r6, [r0, #12]
 800f722:	2c00      	cmp	r4, #0
 800f724:	d007      	beq.n	800f736 <_Bfree+0x3e>
 800f726:	69eb      	ldr	r3, [r5, #28]
 800f728:	6862      	ldr	r2, [r4, #4]
 800f72a:	68db      	ldr	r3, [r3, #12]
 800f72c:	0092      	lsls	r2, r2, #2
 800f72e:	189b      	adds	r3, r3, r2
 800f730:	681a      	ldr	r2, [r3, #0]
 800f732:	6022      	str	r2, [r4, #0]
 800f734:	601c      	str	r4, [r3, #0]
 800f736:	bd70      	pop	{r4, r5, r6, pc}
 800f738:	08011f27 	.word	0x08011f27
 800f73c:	08011f3e 	.word	0x08011f3e

0800f740 <__multadd>:
 800f740:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f742:	000f      	movs	r7, r1
 800f744:	9001      	str	r0, [sp, #4]
 800f746:	000c      	movs	r4, r1
 800f748:	001e      	movs	r6, r3
 800f74a:	2000      	movs	r0, #0
 800f74c:	690d      	ldr	r5, [r1, #16]
 800f74e:	3714      	adds	r7, #20
 800f750:	683b      	ldr	r3, [r7, #0]
 800f752:	3001      	adds	r0, #1
 800f754:	b299      	uxth	r1, r3
 800f756:	4351      	muls	r1, r2
 800f758:	0c1b      	lsrs	r3, r3, #16
 800f75a:	4353      	muls	r3, r2
 800f75c:	1989      	adds	r1, r1, r6
 800f75e:	0c0e      	lsrs	r6, r1, #16
 800f760:	199b      	adds	r3, r3, r6
 800f762:	0c1e      	lsrs	r6, r3, #16
 800f764:	b289      	uxth	r1, r1
 800f766:	041b      	lsls	r3, r3, #16
 800f768:	185b      	adds	r3, r3, r1
 800f76a:	c708      	stmia	r7!, {r3}
 800f76c:	4285      	cmp	r5, r0
 800f76e:	dcef      	bgt.n	800f750 <__multadd+0x10>
 800f770:	2e00      	cmp	r6, #0
 800f772:	d022      	beq.n	800f7ba <__multadd+0x7a>
 800f774:	68a3      	ldr	r3, [r4, #8]
 800f776:	42ab      	cmp	r3, r5
 800f778:	dc19      	bgt.n	800f7ae <__multadd+0x6e>
 800f77a:	6861      	ldr	r1, [r4, #4]
 800f77c:	9801      	ldr	r0, [sp, #4]
 800f77e:	3101      	adds	r1, #1
 800f780:	f7ff ff76 	bl	800f670 <_Balloc>
 800f784:	1e07      	subs	r7, r0, #0
 800f786:	d105      	bne.n	800f794 <__multadd+0x54>
 800f788:	003a      	movs	r2, r7
 800f78a:	21ba      	movs	r1, #186	@ 0xba
 800f78c:	4b0c      	ldr	r3, [pc, #48]	@ (800f7c0 <__multadd+0x80>)
 800f78e:	480d      	ldr	r0, [pc, #52]	@ (800f7c4 <__multadd+0x84>)
 800f790:	f001 f9de 	bl	8010b50 <__assert_func>
 800f794:	0021      	movs	r1, r4
 800f796:	6922      	ldr	r2, [r4, #16]
 800f798:	310c      	adds	r1, #12
 800f79a:	3202      	adds	r2, #2
 800f79c:	0092      	lsls	r2, r2, #2
 800f79e:	300c      	adds	r0, #12
 800f7a0:	f7ff faef 	bl	800ed82 <memcpy>
 800f7a4:	0021      	movs	r1, r4
 800f7a6:	9801      	ldr	r0, [sp, #4]
 800f7a8:	f7ff ffa6 	bl	800f6f8 <_Bfree>
 800f7ac:	003c      	movs	r4, r7
 800f7ae:	1d2b      	adds	r3, r5, #4
 800f7b0:	009b      	lsls	r3, r3, #2
 800f7b2:	18e3      	adds	r3, r4, r3
 800f7b4:	3501      	adds	r5, #1
 800f7b6:	605e      	str	r6, [r3, #4]
 800f7b8:	6125      	str	r5, [r4, #16]
 800f7ba:	0020      	movs	r0, r4
 800f7bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f7be:	46c0      	nop			@ (mov r8, r8)
 800f7c0:	08011eb6 	.word	0x08011eb6
 800f7c4:	08011f3e 	.word	0x08011f3e

0800f7c8 <__s2b>:
 800f7c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f7ca:	0007      	movs	r7, r0
 800f7cc:	0018      	movs	r0, r3
 800f7ce:	000c      	movs	r4, r1
 800f7d0:	3008      	adds	r0, #8
 800f7d2:	2109      	movs	r1, #9
 800f7d4:	9301      	str	r3, [sp, #4]
 800f7d6:	0015      	movs	r5, r2
 800f7d8:	f7f0 fd46 	bl	8000268 <__divsi3>
 800f7dc:	2301      	movs	r3, #1
 800f7de:	2100      	movs	r1, #0
 800f7e0:	4283      	cmp	r3, r0
 800f7e2:	db0a      	blt.n	800f7fa <__s2b+0x32>
 800f7e4:	0038      	movs	r0, r7
 800f7e6:	f7ff ff43 	bl	800f670 <_Balloc>
 800f7ea:	1e01      	subs	r1, r0, #0
 800f7ec:	d108      	bne.n	800f800 <__s2b+0x38>
 800f7ee:	000a      	movs	r2, r1
 800f7f0:	4b19      	ldr	r3, [pc, #100]	@ (800f858 <__s2b+0x90>)
 800f7f2:	481a      	ldr	r0, [pc, #104]	@ (800f85c <__s2b+0x94>)
 800f7f4:	31d3      	adds	r1, #211	@ 0xd3
 800f7f6:	f001 f9ab 	bl	8010b50 <__assert_func>
 800f7fa:	005b      	lsls	r3, r3, #1
 800f7fc:	3101      	adds	r1, #1
 800f7fe:	e7ef      	b.n	800f7e0 <__s2b+0x18>
 800f800:	9b08      	ldr	r3, [sp, #32]
 800f802:	6143      	str	r3, [r0, #20]
 800f804:	2301      	movs	r3, #1
 800f806:	6103      	str	r3, [r0, #16]
 800f808:	2d09      	cmp	r5, #9
 800f80a:	dd18      	ble.n	800f83e <__s2b+0x76>
 800f80c:	0023      	movs	r3, r4
 800f80e:	3309      	adds	r3, #9
 800f810:	001e      	movs	r6, r3
 800f812:	9300      	str	r3, [sp, #0]
 800f814:	1964      	adds	r4, r4, r5
 800f816:	7833      	ldrb	r3, [r6, #0]
 800f818:	220a      	movs	r2, #10
 800f81a:	0038      	movs	r0, r7
 800f81c:	3b30      	subs	r3, #48	@ 0x30
 800f81e:	f7ff ff8f 	bl	800f740 <__multadd>
 800f822:	3601      	adds	r6, #1
 800f824:	0001      	movs	r1, r0
 800f826:	42a6      	cmp	r6, r4
 800f828:	d1f5      	bne.n	800f816 <__s2b+0x4e>
 800f82a:	002c      	movs	r4, r5
 800f82c:	9b00      	ldr	r3, [sp, #0]
 800f82e:	3c08      	subs	r4, #8
 800f830:	191c      	adds	r4, r3, r4
 800f832:	002e      	movs	r6, r5
 800f834:	9b01      	ldr	r3, [sp, #4]
 800f836:	429e      	cmp	r6, r3
 800f838:	db04      	blt.n	800f844 <__s2b+0x7c>
 800f83a:	0008      	movs	r0, r1
 800f83c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f83e:	2509      	movs	r5, #9
 800f840:	340a      	adds	r4, #10
 800f842:	e7f6      	b.n	800f832 <__s2b+0x6a>
 800f844:	1b63      	subs	r3, r4, r5
 800f846:	5d9b      	ldrb	r3, [r3, r6]
 800f848:	220a      	movs	r2, #10
 800f84a:	0038      	movs	r0, r7
 800f84c:	3b30      	subs	r3, #48	@ 0x30
 800f84e:	f7ff ff77 	bl	800f740 <__multadd>
 800f852:	3601      	adds	r6, #1
 800f854:	0001      	movs	r1, r0
 800f856:	e7ed      	b.n	800f834 <__s2b+0x6c>
 800f858:	08011eb6 	.word	0x08011eb6
 800f85c:	08011f3e 	.word	0x08011f3e

0800f860 <__hi0bits>:
 800f860:	2280      	movs	r2, #128	@ 0x80
 800f862:	0003      	movs	r3, r0
 800f864:	0252      	lsls	r2, r2, #9
 800f866:	2000      	movs	r0, #0
 800f868:	4293      	cmp	r3, r2
 800f86a:	d201      	bcs.n	800f870 <__hi0bits+0x10>
 800f86c:	041b      	lsls	r3, r3, #16
 800f86e:	3010      	adds	r0, #16
 800f870:	2280      	movs	r2, #128	@ 0x80
 800f872:	0452      	lsls	r2, r2, #17
 800f874:	4293      	cmp	r3, r2
 800f876:	d201      	bcs.n	800f87c <__hi0bits+0x1c>
 800f878:	3008      	adds	r0, #8
 800f87a:	021b      	lsls	r3, r3, #8
 800f87c:	2280      	movs	r2, #128	@ 0x80
 800f87e:	0552      	lsls	r2, r2, #21
 800f880:	4293      	cmp	r3, r2
 800f882:	d201      	bcs.n	800f888 <__hi0bits+0x28>
 800f884:	3004      	adds	r0, #4
 800f886:	011b      	lsls	r3, r3, #4
 800f888:	2280      	movs	r2, #128	@ 0x80
 800f88a:	05d2      	lsls	r2, r2, #23
 800f88c:	4293      	cmp	r3, r2
 800f88e:	d201      	bcs.n	800f894 <__hi0bits+0x34>
 800f890:	3002      	adds	r0, #2
 800f892:	009b      	lsls	r3, r3, #2
 800f894:	2b00      	cmp	r3, #0
 800f896:	db03      	blt.n	800f8a0 <__hi0bits+0x40>
 800f898:	3001      	adds	r0, #1
 800f89a:	4213      	tst	r3, r2
 800f89c:	d100      	bne.n	800f8a0 <__hi0bits+0x40>
 800f89e:	2020      	movs	r0, #32
 800f8a0:	4770      	bx	lr

0800f8a2 <__lo0bits>:
 800f8a2:	6803      	ldr	r3, [r0, #0]
 800f8a4:	0001      	movs	r1, r0
 800f8a6:	2207      	movs	r2, #7
 800f8a8:	0018      	movs	r0, r3
 800f8aa:	4010      	ands	r0, r2
 800f8ac:	4213      	tst	r3, r2
 800f8ae:	d00d      	beq.n	800f8cc <__lo0bits+0x2a>
 800f8b0:	3a06      	subs	r2, #6
 800f8b2:	2000      	movs	r0, #0
 800f8b4:	4213      	tst	r3, r2
 800f8b6:	d105      	bne.n	800f8c4 <__lo0bits+0x22>
 800f8b8:	3002      	adds	r0, #2
 800f8ba:	4203      	tst	r3, r0
 800f8bc:	d003      	beq.n	800f8c6 <__lo0bits+0x24>
 800f8be:	40d3      	lsrs	r3, r2
 800f8c0:	0010      	movs	r0, r2
 800f8c2:	600b      	str	r3, [r1, #0]
 800f8c4:	4770      	bx	lr
 800f8c6:	089b      	lsrs	r3, r3, #2
 800f8c8:	600b      	str	r3, [r1, #0]
 800f8ca:	e7fb      	b.n	800f8c4 <__lo0bits+0x22>
 800f8cc:	b29a      	uxth	r2, r3
 800f8ce:	2a00      	cmp	r2, #0
 800f8d0:	d101      	bne.n	800f8d6 <__lo0bits+0x34>
 800f8d2:	2010      	movs	r0, #16
 800f8d4:	0c1b      	lsrs	r3, r3, #16
 800f8d6:	b2da      	uxtb	r2, r3
 800f8d8:	2a00      	cmp	r2, #0
 800f8da:	d101      	bne.n	800f8e0 <__lo0bits+0x3e>
 800f8dc:	3008      	adds	r0, #8
 800f8de:	0a1b      	lsrs	r3, r3, #8
 800f8e0:	071a      	lsls	r2, r3, #28
 800f8e2:	d101      	bne.n	800f8e8 <__lo0bits+0x46>
 800f8e4:	3004      	adds	r0, #4
 800f8e6:	091b      	lsrs	r3, r3, #4
 800f8e8:	079a      	lsls	r2, r3, #30
 800f8ea:	d101      	bne.n	800f8f0 <__lo0bits+0x4e>
 800f8ec:	3002      	adds	r0, #2
 800f8ee:	089b      	lsrs	r3, r3, #2
 800f8f0:	07da      	lsls	r2, r3, #31
 800f8f2:	d4e9      	bmi.n	800f8c8 <__lo0bits+0x26>
 800f8f4:	3001      	adds	r0, #1
 800f8f6:	085b      	lsrs	r3, r3, #1
 800f8f8:	d1e6      	bne.n	800f8c8 <__lo0bits+0x26>
 800f8fa:	2020      	movs	r0, #32
 800f8fc:	e7e2      	b.n	800f8c4 <__lo0bits+0x22>
	...

0800f900 <__i2b>:
 800f900:	b510      	push	{r4, lr}
 800f902:	000c      	movs	r4, r1
 800f904:	2101      	movs	r1, #1
 800f906:	f7ff feb3 	bl	800f670 <_Balloc>
 800f90a:	2800      	cmp	r0, #0
 800f90c:	d107      	bne.n	800f91e <__i2b+0x1e>
 800f90e:	2146      	movs	r1, #70	@ 0x46
 800f910:	4c05      	ldr	r4, [pc, #20]	@ (800f928 <__i2b+0x28>)
 800f912:	0002      	movs	r2, r0
 800f914:	4b05      	ldr	r3, [pc, #20]	@ (800f92c <__i2b+0x2c>)
 800f916:	0020      	movs	r0, r4
 800f918:	31ff      	adds	r1, #255	@ 0xff
 800f91a:	f001 f919 	bl	8010b50 <__assert_func>
 800f91e:	2301      	movs	r3, #1
 800f920:	6144      	str	r4, [r0, #20]
 800f922:	6103      	str	r3, [r0, #16]
 800f924:	bd10      	pop	{r4, pc}
 800f926:	46c0      	nop			@ (mov r8, r8)
 800f928:	08011f3e 	.word	0x08011f3e
 800f92c:	08011eb6 	.word	0x08011eb6

0800f930 <__multiply>:
 800f930:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f932:	0014      	movs	r4, r2
 800f934:	690a      	ldr	r2, [r1, #16]
 800f936:	6923      	ldr	r3, [r4, #16]
 800f938:	000d      	movs	r5, r1
 800f93a:	b089      	sub	sp, #36	@ 0x24
 800f93c:	429a      	cmp	r2, r3
 800f93e:	db02      	blt.n	800f946 <__multiply+0x16>
 800f940:	0023      	movs	r3, r4
 800f942:	000c      	movs	r4, r1
 800f944:	001d      	movs	r5, r3
 800f946:	6927      	ldr	r7, [r4, #16]
 800f948:	692e      	ldr	r6, [r5, #16]
 800f94a:	6861      	ldr	r1, [r4, #4]
 800f94c:	19bb      	adds	r3, r7, r6
 800f94e:	9300      	str	r3, [sp, #0]
 800f950:	68a3      	ldr	r3, [r4, #8]
 800f952:	19ba      	adds	r2, r7, r6
 800f954:	4293      	cmp	r3, r2
 800f956:	da00      	bge.n	800f95a <__multiply+0x2a>
 800f958:	3101      	adds	r1, #1
 800f95a:	f7ff fe89 	bl	800f670 <_Balloc>
 800f95e:	4684      	mov	ip, r0
 800f960:	2800      	cmp	r0, #0
 800f962:	d106      	bne.n	800f972 <__multiply+0x42>
 800f964:	21b1      	movs	r1, #177	@ 0xb1
 800f966:	4662      	mov	r2, ip
 800f968:	4b44      	ldr	r3, [pc, #272]	@ (800fa7c <__multiply+0x14c>)
 800f96a:	4845      	ldr	r0, [pc, #276]	@ (800fa80 <__multiply+0x150>)
 800f96c:	0049      	lsls	r1, r1, #1
 800f96e:	f001 f8ef 	bl	8010b50 <__assert_func>
 800f972:	0002      	movs	r2, r0
 800f974:	19bb      	adds	r3, r7, r6
 800f976:	3214      	adds	r2, #20
 800f978:	009b      	lsls	r3, r3, #2
 800f97a:	18d3      	adds	r3, r2, r3
 800f97c:	9301      	str	r3, [sp, #4]
 800f97e:	2100      	movs	r1, #0
 800f980:	0013      	movs	r3, r2
 800f982:	9801      	ldr	r0, [sp, #4]
 800f984:	4283      	cmp	r3, r0
 800f986:	d328      	bcc.n	800f9da <__multiply+0xaa>
 800f988:	0023      	movs	r3, r4
 800f98a:	00bf      	lsls	r7, r7, #2
 800f98c:	3314      	adds	r3, #20
 800f98e:	9304      	str	r3, [sp, #16]
 800f990:	3514      	adds	r5, #20
 800f992:	19db      	adds	r3, r3, r7
 800f994:	00b6      	lsls	r6, r6, #2
 800f996:	9302      	str	r3, [sp, #8]
 800f998:	19ab      	adds	r3, r5, r6
 800f99a:	9307      	str	r3, [sp, #28]
 800f99c:	2304      	movs	r3, #4
 800f99e:	9305      	str	r3, [sp, #20]
 800f9a0:	0023      	movs	r3, r4
 800f9a2:	9902      	ldr	r1, [sp, #8]
 800f9a4:	3315      	adds	r3, #21
 800f9a6:	4299      	cmp	r1, r3
 800f9a8:	d305      	bcc.n	800f9b6 <__multiply+0x86>
 800f9aa:	1b0c      	subs	r4, r1, r4
 800f9ac:	3c15      	subs	r4, #21
 800f9ae:	08a4      	lsrs	r4, r4, #2
 800f9b0:	3401      	adds	r4, #1
 800f9b2:	00a3      	lsls	r3, r4, #2
 800f9b4:	9305      	str	r3, [sp, #20]
 800f9b6:	9b07      	ldr	r3, [sp, #28]
 800f9b8:	429d      	cmp	r5, r3
 800f9ba:	d310      	bcc.n	800f9de <__multiply+0xae>
 800f9bc:	9b00      	ldr	r3, [sp, #0]
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	dd05      	ble.n	800f9ce <__multiply+0x9e>
 800f9c2:	9b01      	ldr	r3, [sp, #4]
 800f9c4:	3b04      	subs	r3, #4
 800f9c6:	9301      	str	r3, [sp, #4]
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	2b00      	cmp	r3, #0
 800f9cc:	d052      	beq.n	800fa74 <__multiply+0x144>
 800f9ce:	4663      	mov	r3, ip
 800f9d0:	4660      	mov	r0, ip
 800f9d2:	9a00      	ldr	r2, [sp, #0]
 800f9d4:	611a      	str	r2, [r3, #16]
 800f9d6:	b009      	add	sp, #36	@ 0x24
 800f9d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9da:	c302      	stmia	r3!, {r1}
 800f9dc:	e7d1      	b.n	800f982 <__multiply+0x52>
 800f9de:	682c      	ldr	r4, [r5, #0]
 800f9e0:	b2a4      	uxth	r4, r4
 800f9e2:	2c00      	cmp	r4, #0
 800f9e4:	d01f      	beq.n	800fa26 <__multiply+0xf6>
 800f9e6:	2300      	movs	r3, #0
 800f9e8:	0017      	movs	r7, r2
 800f9ea:	9e04      	ldr	r6, [sp, #16]
 800f9ec:	9303      	str	r3, [sp, #12]
 800f9ee:	ce08      	ldmia	r6!, {r3}
 800f9f0:	6839      	ldr	r1, [r7, #0]
 800f9f2:	9306      	str	r3, [sp, #24]
 800f9f4:	466b      	mov	r3, sp
 800f9f6:	8b1b      	ldrh	r3, [r3, #24]
 800f9f8:	b288      	uxth	r0, r1
 800f9fa:	4363      	muls	r3, r4
 800f9fc:	181b      	adds	r3, r3, r0
 800f9fe:	9803      	ldr	r0, [sp, #12]
 800fa00:	0c09      	lsrs	r1, r1, #16
 800fa02:	181b      	adds	r3, r3, r0
 800fa04:	9806      	ldr	r0, [sp, #24]
 800fa06:	0c00      	lsrs	r0, r0, #16
 800fa08:	4360      	muls	r0, r4
 800fa0a:	1840      	adds	r0, r0, r1
 800fa0c:	0c19      	lsrs	r1, r3, #16
 800fa0e:	1841      	adds	r1, r0, r1
 800fa10:	0c08      	lsrs	r0, r1, #16
 800fa12:	b29b      	uxth	r3, r3
 800fa14:	0409      	lsls	r1, r1, #16
 800fa16:	4319      	orrs	r1, r3
 800fa18:	9b02      	ldr	r3, [sp, #8]
 800fa1a:	9003      	str	r0, [sp, #12]
 800fa1c:	c702      	stmia	r7!, {r1}
 800fa1e:	42b3      	cmp	r3, r6
 800fa20:	d8e5      	bhi.n	800f9ee <__multiply+0xbe>
 800fa22:	9b05      	ldr	r3, [sp, #20]
 800fa24:	50d0      	str	r0, [r2, r3]
 800fa26:	682c      	ldr	r4, [r5, #0]
 800fa28:	0c24      	lsrs	r4, r4, #16
 800fa2a:	d020      	beq.n	800fa6e <__multiply+0x13e>
 800fa2c:	2100      	movs	r1, #0
 800fa2e:	0010      	movs	r0, r2
 800fa30:	6813      	ldr	r3, [r2, #0]
 800fa32:	9e04      	ldr	r6, [sp, #16]
 800fa34:	9103      	str	r1, [sp, #12]
 800fa36:	6831      	ldr	r1, [r6, #0]
 800fa38:	6807      	ldr	r7, [r0, #0]
 800fa3a:	b289      	uxth	r1, r1
 800fa3c:	4361      	muls	r1, r4
 800fa3e:	0c3f      	lsrs	r7, r7, #16
 800fa40:	19c9      	adds	r1, r1, r7
 800fa42:	9f03      	ldr	r7, [sp, #12]
 800fa44:	b29b      	uxth	r3, r3
 800fa46:	19c9      	adds	r1, r1, r7
 800fa48:	040f      	lsls	r7, r1, #16
 800fa4a:	431f      	orrs	r7, r3
 800fa4c:	6007      	str	r7, [r0, #0]
 800fa4e:	ce80      	ldmia	r6!, {r7}
 800fa50:	6843      	ldr	r3, [r0, #4]
 800fa52:	0c3f      	lsrs	r7, r7, #16
 800fa54:	4367      	muls	r7, r4
 800fa56:	b29b      	uxth	r3, r3
 800fa58:	0c09      	lsrs	r1, r1, #16
 800fa5a:	18fb      	adds	r3, r7, r3
 800fa5c:	185b      	adds	r3, r3, r1
 800fa5e:	0c19      	lsrs	r1, r3, #16
 800fa60:	9103      	str	r1, [sp, #12]
 800fa62:	9902      	ldr	r1, [sp, #8]
 800fa64:	3004      	adds	r0, #4
 800fa66:	42b1      	cmp	r1, r6
 800fa68:	d8e5      	bhi.n	800fa36 <__multiply+0x106>
 800fa6a:	9905      	ldr	r1, [sp, #20]
 800fa6c:	5053      	str	r3, [r2, r1]
 800fa6e:	3504      	adds	r5, #4
 800fa70:	3204      	adds	r2, #4
 800fa72:	e7a0      	b.n	800f9b6 <__multiply+0x86>
 800fa74:	9b00      	ldr	r3, [sp, #0]
 800fa76:	3b01      	subs	r3, #1
 800fa78:	9300      	str	r3, [sp, #0]
 800fa7a:	e79f      	b.n	800f9bc <__multiply+0x8c>
 800fa7c:	08011eb6 	.word	0x08011eb6
 800fa80:	08011f3e 	.word	0x08011f3e

0800fa84 <__pow5mult>:
 800fa84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fa86:	2303      	movs	r3, #3
 800fa88:	0015      	movs	r5, r2
 800fa8a:	0007      	movs	r7, r0
 800fa8c:	000e      	movs	r6, r1
 800fa8e:	401a      	ands	r2, r3
 800fa90:	421d      	tst	r5, r3
 800fa92:	d008      	beq.n	800faa6 <__pow5mult+0x22>
 800fa94:	4925      	ldr	r1, [pc, #148]	@ (800fb2c <__pow5mult+0xa8>)
 800fa96:	3a01      	subs	r2, #1
 800fa98:	0092      	lsls	r2, r2, #2
 800fa9a:	5852      	ldr	r2, [r2, r1]
 800fa9c:	2300      	movs	r3, #0
 800fa9e:	0031      	movs	r1, r6
 800faa0:	f7ff fe4e 	bl	800f740 <__multadd>
 800faa4:	0006      	movs	r6, r0
 800faa6:	10ad      	asrs	r5, r5, #2
 800faa8:	d03d      	beq.n	800fb26 <__pow5mult+0xa2>
 800faaa:	69fc      	ldr	r4, [r7, #28]
 800faac:	2c00      	cmp	r4, #0
 800faae:	d10f      	bne.n	800fad0 <__pow5mult+0x4c>
 800fab0:	2010      	movs	r0, #16
 800fab2:	f001 f899 	bl	8010be8 <malloc>
 800fab6:	1e02      	subs	r2, r0, #0
 800fab8:	61f8      	str	r0, [r7, #28]
 800faba:	d105      	bne.n	800fac8 <__pow5mult+0x44>
 800fabc:	21b4      	movs	r1, #180	@ 0xb4
 800fabe:	4b1c      	ldr	r3, [pc, #112]	@ (800fb30 <__pow5mult+0xac>)
 800fac0:	481c      	ldr	r0, [pc, #112]	@ (800fb34 <__pow5mult+0xb0>)
 800fac2:	31ff      	adds	r1, #255	@ 0xff
 800fac4:	f001 f844 	bl	8010b50 <__assert_func>
 800fac8:	6044      	str	r4, [r0, #4]
 800faca:	6084      	str	r4, [r0, #8]
 800facc:	6004      	str	r4, [r0, #0]
 800face:	60c4      	str	r4, [r0, #12]
 800fad0:	69fb      	ldr	r3, [r7, #28]
 800fad2:	689c      	ldr	r4, [r3, #8]
 800fad4:	9301      	str	r3, [sp, #4]
 800fad6:	2c00      	cmp	r4, #0
 800fad8:	d108      	bne.n	800faec <__pow5mult+0x68>
 800fada:	0038      	movs	r0, r7
 800fadc:	4916      	ldr	r1, [pc, #88]	@ (800fb38 <__pow5mult+0xb4>)
 800fade:	f7ff ff0f 	bl	800f900 <__i2b>
 800fae2:	9b01      	ldr	r3, [sp, #4]
 800fae4:	0004      	movs	r4, r0
 800fae6:	6098      	str	r0, [r3, #8]
 800fae8:	2300      	movs	r3, #0
 800faea:	6003      	str	r3, [r0, #0]
 800faec:	2301      	movs	r3, #1
 800faee:	421d      	tst	r5, r3
 800faf0:	d00a      	beq.n	800fb08 <__pow5mult+0x84>
 800faf2:	0031      	movs	r1, r6
 800faf4:	0022      	movs	r2, r4
 800faf6:	0038      	movs	r0, r7
 800faf8:	f7ff ff1a 	bl	800f930 <__multiply>
 800fafc:	0031      	movs	r1, r6
 800fafe:	9001      	str	r0, [sp, #4]
 800fb00:	0038      	movs	r0, r7
 800fb02:	f7ff fdf9 	bl	800f6f8 <_Bfree>
 800fb06:	9e01      	ldr	r6, [sp, #4]
 800fb08:	106d      	asrs	r5, r5, #1
 800fb0a:	d00c      	beq.n	800fb26 <__pow5mult+0xa2>
 800fb0c:	6820      	ldr	r0, [r4, #0]
 800fb0e:	2800      	cmp	r0, #0
 800fb10:	d107      	bne.n	800fb22 <__pow5mult+0x9e>
 800fb12:	0022      	movs	r2, r4
 800fb14:	0021      	movs	r1, r4
 800fb16:	0038      	movs	r0, r7
 800fb18:	f7ff ff0a 	bl	800f930 <__multiply>
 800fb1c:	2300      	movs	r3, #0
 800fb1e:	6020      	str	r0, [r4, #0]
 800fb20:	6003      	str	r3, [r0, #0]
 800fb22:	0004      	movs	r4, r0
 800fb24:	e7e2      	b.n	800faec <__pow5mult+0x68>
 800fb26:	0030      	movs	r0, r6
 800fb28:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fb2a:	46c0      	nop			@ (mov r8, r8)
 800fb2c:	0801215c 	.word	0x0801215c
 800fb30:	08011f27 	.word	0x08011f27
 800fb34:	08011f3e 	.word	0x08011f3e
 800fb38:	00000271 	.word	0x00000271

0800fb3c <__lshift>:
 800fb3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb3e:	000c      	movs	r4, r1
 800fb40:	0016      	movs	r6, r2
 800fb42:	6923      	ldr	r3, [r4, #16]
 800fb44:	1157      	asrs	r7, r2, #5
 800fb46:	b085      	sub	sp, #20
 800fb48:	18fb      	adds	r3, r7, r3
 800fb4a:	9301      	str	r3, [sp, #4]
 800fb4c:	3301      	adds	r3, #1
 800fb4e:	9300      	str	r3, [sp, #0]
 800fb50:	6849      	ldr	r1, [r1, #4]
 800fb52:	68a3      	ldr	r3, [r4, #8]
 800fb54:	9002      	str	r0, [sp, #8]
 800fb56:	9a00      	ldr	r2, [sp, #0]
 800fb58:	4293      	cmp	r3, r2
 800fb5a:	db10      	blt.n	800fb7e <__lshift+0x42>
 800fb5c:	9802      	ldr	r0, [sp, #8]
 800fb5e:	f7ff fd87 	bl	800f670 <_Balloc>
 800fb62:	2300      	movs	r3, #0
 800fb64:	0001      	movs	r1, r0
 800fb66:	0005      	movs	r5, r0
 800fb68:	001a      	movs	r2, r3
 800fb6a:	3114      	adds	r1, #20
 800fb6c:	4298      	cmp	r0, r3
 800fb6e:	d10c      	bne.n	800fb8a <__lshift+0x4e>
 800fb70:	21ef      	movs	r1, #239	@ 0xef
 800fb72:	002a      	movs	r2, r5
 800fb74:	4b25      	ldr	r3, [pc, #148]	@ (800fc0c <__lshift+0xd0>)
 800fb76:	4826      	ldr	r0, [pc, #152]	@ (800fc10 <__lshift+0xd4>)
 800fb78:	0049      	lsls	r1, r1, #1
 800fb7a:	f000 ffe9 	bl	8010b50 <__assert_func>
 800fb7e:	3101      	adds	r1, #1
 800fb80:	005b      	lsls	r3, r3, #1
 800fb82:	e7e8      	b.n	800fb56 <__lshift+0x1a>
 800fb84:	0098      	lsls	r0, r3, #2
 800fb86:	500a      	str	r2, [r1, r0]
 800fb88:	3301      	adds	r3, #1
 800fb8a:	42bb      	cmp	r3, r7
 800fb8c:	dbfa      	blt.n	800fb84 <__lshift+0x48>
 800fb8e:	43fb      	mvns	r3, r7
 800fb90:	17db      	asrs	r3, r3, #31
 800fb92:	401f      	ands	r7, r3
 800fb94:	00bf      	lsls	r7, r7, #2
 800fb96:	0023      	movs	r3, r4
 800fb98:	201f      	movs	r0, #31
 800fb9a:	19c9      	adds	r1, r1, r7
 800fb9c:	0037      	movs	r7, r6
 800fb9e:	6922      	ldr	r2, [r4, #16]
 800fba0:	3314      	adds	r3, #20
 800fba2:	0092      	lsls	r2, r2, #2
 800fba4:	189a      	adds	r2, r3, r2
 800fba6:	4007      	ands	r7, r0
 800fba8:	4206      	tst	r6, r0
 800fbaa:	d029      	beq.n	800fc00 <__lshift+0xc4>
 800fbac:	3001      	adds	r0, #1
 800fbae:	1bc0      	subs	r0, r0, r7
 800fbb0:	9003      	str	r0, [sp, #12]
 800fbb2:	468c      	mov	ip, r1
 800fbb4:	2000      	movs	r0, #0
 800fbb6:	681e      	ldr	r6, [r3, #0]
 800fbb8:	40be      	lsls	r6, r7
 800fbba:	4306      	orrs	r6, r0
 800fbbc:	4660      	mov	r0, ip
 800fbbe:	c040      	stmia	r0!, {r6}
 800fbc0:	4684      	mov	ip, r0
 800fbc2:	9e03      	ldr	r6, [sp, #12]
 800fbc4:	cb01      	ldmia	r3!, {r0}
 800fbc6:	40f0      	lsrs	r0, r6
 800fbc8:	429a      	cmp	r2, r3
 800fbca:	d8f4      	bhi.n	800fbb6 <__lshift+0x7a>
 800fbcc:	0026      	movs	r6, r4
 800fbce:	3615      	adds	r6, #21
 800fbd0:	2304      	movs	r3, #4
 800fbd2:	42b2      	cmp	r2, r6
 800fbd4:	d304      	bcc.n	800fbe0 <__lshift+0xa4>
 800fbd6:	1b13      	subs	r3, r2, r4
 800fbd8:	3b15      	subs	r3, #21
 800fbda:	089b      	lsrs	r3, r3, #2
 800fbdc:	3301      	adds	r3, #1
 800fbde:	009b      	lsls	r3, r3, #2
 800fbe0:	50c8      	str	r0, [r1, r3]
 800fbe2:	2800      	cmp	r0, #0
 800fbe4:	d002      	beq.n	800fbec <__lshift+0xb0>
 800fbe6:	9b01      	ldr	r3, [sp, #4]
 800fbe8:	3302      	adds	r3, #2
 800fbea:	9300      	str	r3, [sp, #0]
 800fbec:	9b00      	ldr	r3, [sp, #0]
 800fbee:	9802      	ldr	r0, [sp, #8]
 800fbf0:	3b01      	subs	r3, #1
 800fbf2:	0021      	movs	r1, r4
 800fbf4:	612b      	str	r3, [r5, #16]
 800fbf6:	f7ff fd7f 	bl	800f6f8 <_Bfree>
 800fbfa:	0028      	movs	r0, r5
 800fbfc:	b005      	add	sp, #20
 800fbfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc00:	cb01      	ldmia	r3!, {r0}
 800fc02:	c101      	stmia	r1!, {r0}
 800fc04:	429a      	cmp	r2, r3
 800fc06:	d8fb      	bhi.n	800fc00 <__lshift+0xc4>
 800fc08:	e7f0      	b.n	800fbec <__lshift+0xb0>
 800fc0a:	46c0      	nop			@ (mov r8, r8)
 800fc0c:	08011eb6 	.word	0x08011eb6
 800fc10:	08011f3e 	.word	0x08011f3e

0800fc14 <__mcmp>:
 800fc14:	b530      	push	{r4, r5, lr}
 800fc16:	690b      	ldr	r3, [r1, #16]
 800fc18:	6904      	ldr	r4, [r0, #16]
 800fc1a:	0002      	movs	r2, r0
 800fc1c:	1ae0      	subs	r0, r4, r3
 800fc1e:	429c      	cmp	r4, r3
 800fc20:	d10f      	bne.n	800fc42 <__mcmp+0x2e>
 800fc22:	3214      	adds	r2, #20
 800fc24:	009b      	lsls	r3, r3, #2
 800fc26:	3114      	adds	r1, #20
 800fc28:	0014      	movs	r4, r2
 800fc2a:	18c9      	adds	r1, r1, r3
 800fc2c:	18d2      	adds	r2, r2, r3
 800fc2e:	3a04      	subs	r2, #4
 800fc30:	3904      	subs	r1, #4
 800fc32:	6815      	ldr	r5, [r2, #0]
 800fc34:	680b      	ldr	r3, [r1, #0]
 800fc36:	429d      	cmp	r5, r3
 800fc38:	d004      	beq.n	800fc44 <__mcmp+0x30>
 800fc3a:	2001      	movs	r0, #1
 800fc3c:	429d      	cmp	r5, r3
 800fc3e:	d200      	bcs.n	800fc42 <__mcmp+0x2e>
 800fc40:	3802      	subs	r0, #2
 800fc42:	bd30      	pop	{r4, r5, pc}
 800fc44:	4294      	cmp	r4, r2
 800fc46:	d3f2      	bcc.n	800fc2e <__mcmp+0x1a>
 800fc48:	e7fb      	b.n	800fc42 <__mcmp+0x2e>
	...

0800fc4c <__mdiff>:
 800fc4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fc4e:	000c      	movs	r4, r1
 800fc50:	b087      	sub	sp, #28
 800fc52:	9000      	str	r0, [sp, #0]
 800fc54:	0011      	movs	r1, r2
 800fc56:	0020      	movs	r0, r4
 800fc58:	0017      	movs	r7, r2
 800fc5a:	f7ff ffdb 	bl	800fc14 <__mcmp>
 800fc5e:	1e05      	subs	r5, r0, #0
 800fc60:	d110      	bne.n	800fc84 <__mdiff+0x38>
 800fc62:	0001      	movs	r1, r0
 800fc64:	9800      	ldr	r0, [sp, #0]
 800fc66:	f7ff fd03 	bl	800f670 <_Balloc>
 800fc6a:	1e02      	subs	r2, r0, #0
 800fc6c:	d104      	bne.n	800fc78 <__mdiff+0x2c>
 800fc6e:	4b40      	ldr	r3, [pc, #256]	@ (800fd70 <__mdiff+0x124>)
 800fc70:	4840      	ldr	r0, [pc, #256]	@ (800fd74 <__mdiff+0x128>)
 800fc72:	4941      	ldr	r1, [pc, #260]	@ (800fd78 <__mdiff+0x12c>)
 800fc74:	f000 ff6c 	bl	8010b50 <__assert_func>
 800fc78:	2301      	movs	r3, #1
 800fc7a:	6145      	str	r5, [r0, #20]
 800fc7c:	6103      	str	r3, [r0, #16]
 800fc7e:	0010      	movs	r0, r2
 800fc80:	b007      	add	sp, #28
 800fc82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc84:	2600      	movs	r6, #0
 800fc86:	42b0      	cmp	r0, r6
 800fc88:	da03      	bge.n	800fc92 <__mdiff+0x46>
 800fc8a:	0023      	movs	r3, r4
 800fc8c:	003c      	movs	r4, r7
 800fc8e:	001f      	movs	r7, r3
 800fc90:	3601      	adds	r6, #1
 800fc92:	6861      	ldr	r1, [r4, #4]
 800fc94:	9800      	ldr	r0, [sp, #0]
 800fc96:	f7ff fceb 	bl	800f670 <_Balloc>
 800fc9a:	1e02      	subs	r2, r0, #0
 800fc9c:	d103      	bne.n	800fca6 <__mdiff+0x5a>
 800fc9e:	4b34      	ldr	r3, [pc, #208]	@ (800fd70 <__mdiff+0x124>)
 800fca0:	4834      	ldr	r0, [pc, #208]	@ (800fd74 <__mdiff+0x128>)
 800fca2:	4936      	ldr	r1, [pc, #216]	@ (800fd7c <__mdiff+0x130>)
 800fca4:	e7e6      	b.n	800fc74 <__mdiff+0x28>
 800fca6:	6923      	ldr	r3, [r4, #16]
 800fca8:	3414      	adds	r4, #20
 800fcaa:	9300      	str	r3, [sp, #0]
 800fcac:	009b      	lsls	r3, r3, #2
 800fcae:	18e3      	adds	r3, r4, r3
 800fcb0:	0021      	movs	r1, r4
 800fcb2:	9401      	str	r4, [sp, #4]
 800fcb4:	003c      	movs	r4, r7
 800fcb6:	9302      	str	r3, [sp, #8]
 800fcb8:	693b      	ldr	r3, [r7, #16]
 800fcba:	3414      	adds	r4, #20
 800fcbc:	009b      	lsls	r3, r3, #2
 800fcbe:	18e3      	adds	r3, r4, r3
 800fcc0:	9303      	str	r3, [sp, #12]
 800fcc2:	0003      	movs	r3, r0
 800fcc4:	60c6      	str	r6, [r0, #12]
 800fcc6:	468c      	mov	ip, r1
 800fcc8:	2000      	movs	r0, #0
 800fcca:	3314      	adds	r3, #20
 800fccc:	9304      	str	r3, [sp, #16]
 800fcce:	9305      	str	r3, [sp, #20]
 800fcd0:	4663      	mov	r3, ip
 800fcd2:	cb20      	ldmia	r3!, {r5}
 800fcd4:	b2a9      	uxth	r1, r5
 800fcd6:	000e      	movs	r6, r1
 800fcd8:	469c      	mov	ip, r3
 800fcda:	cc08      	ldmia	r4!, {r3}
 800fcdc:	0c2d      	lsrs	r5, r5, #16
 800fcde:	b299      	uxth	r1, r3
 800fce0:	1a71      	subs	r1, r6, r1
 800fce2:	1809      	adds	r1, r1, r0
 800fce4:	0c1b      	lsrs	r3, r3, #16
 800fce6:	1408      	asrs	r0, r1, #16
 800fce8:	1aeb      	subs	r3, r5, r3
 800fcea:	181b      	adds	r3, r3, r0
 800fcec:	1418      	asrs	r0, r3, #16
 800fcee:	b289      	uxth	r1, r1
 800fcf0:	041b      	lsls	r3, r3, #16
 800fcf2:	4319      	orrs	r1, r3
 800fcf4:	9b05      	ldr	r3, [sp, #20]
 800fcf6:	c302      	stmia	r3!, {r1}
 800fcf8:	9305      	str	r3, [sp, #20]
 800fcfa:	9b03      	ldr	r3, [sp, #12]
 800fcfc:	42a3      	cmp	r3, r4
 800fcfe:	d8e7      	bhi.n	800fcd0 <__mdiff+0x84>
 800fd00:	0039      	movs	r1, r7
 800fd02:	9c03      	ldr	r4, [sp, #12]
 800fd04:	3115      	adds	r1, #21
 800fd06:	2304      	movs	r3, #4
 800fd08:	428c      	cmp	r4, r1
 800fd0a:	d304      	bcc.n	800fd16 <__mdiff+0xca>
 800fd0c:	1be3      	subs	r3, r4, r7
 800fd0e:	3b15      	subs	r3, #21
 800fd10:	089b      	lsrs	r3, r3, #2
 800fd12:	3301      	adds	r3, #1
 800fd14:	009b      	lsls	r3, r3, #2
 800fd16:	9901      	ldr	r1, [sp, #4]
 800fd18:	18cd      	adds	r5, r1, r3
 800fd1a:	9904      	ldr	r1, [sp, #16]
 800fd1c:	002e      	movs	r6, r5
 800fd1e:	18cb      	adds	r3, r1, r3
 800fd20:	001f      	movs	r7, r3
 800fd22:	9902      	ldr	r1, [sp, #8]
 800fd24:	428e      	cmp	r6, r1
 800fd26:	d311      	bcc.n	800fd4c <__mdiff+0x100>
 800fd28:	9c02      	ldr	r4, [sp, #8]
 800fd2a:	1ee9      	subs	r1, r5, #3
 800fd2c:	2000      	movs	r0, #0
 800fd2e:	428c      	cmp	r4, r1
 800fd30:	d304      	bcc.n	800fd3c <__mdiff+0xf0>
 800fd32:	0021      	movs	r1, r4
 800fd34:	3103      	adds	r1, #3
 800fd36:	1b49      	subs	r1, r1, r5
 800fd38:	0889      	lsrs	r1, r1, #2
 800fd3a:	0088      	lsls	r0, r1, #2
 800fd3c:	181b      	adds	r3, r3, r0
 800fd3e:	3b04      	subs	r3, #4
 800fd40:	6819      	ldr	r1, [r3, #0]
 800fd42:	2900      	cmp	r1, #0
 800fd44:	d010      	beq.n	800fd68 <__mdiff+0x11c>
 800fd46:	9b00      	ldr	r3, [sp, #0]
 800fd48:	6113      	str	r3, [r2, #16]
 800fd4a:	e798      	b.n	800fc7e <__mdiff+0x32>
 800fd4c:	4684      	mov	ip, r0
 800fd4e:	ce02      	ldmia	r6!, {r1}
 800fd50:	b288      	uxth	r0, r1
 800fd52:	4460      	add	r0, ip
 800fd54:	1400      	asrs	r0, r0, #16
 800fd56:	0c0c      	lsrs	r4, r1, #16
 800fd58:	1904      	adds	r4, r0, r4
 800fd5a:	4461      	add	r1, ip
 800fd5c:	1420      	asrs	r0, r4, #16
 800fd5e:	b289      	uxth	r1, r1
 800fd60:	0424      	lsls	r4, r4, #16
 800fd62:	4321      	orrs	r1, r4
 800fd64:	c702      	stmia	r7!, {r1}
 800fd66:	e7dc      	b.n	800fd22 <__mdiff+0xd6>
 800fd68:	9900      	ldr	r1, [sp, #0]
 800fd6a:	3901      	subs	r1, #1
 800fd6c:	9100      	str	r1, [sp, #0]
 800fd6e:	e7e6      	b.n	800fd3e <__mdiff+0xf2>
 800fd70:	08011eb6 	.word	0x08011eb6
 800fd74:	08011f3e 	.word	0x08011f3e
 800fd78:	00000237 	.word	0x00000237
 800fd7c:	00000245 	.word	0x00000245

0800fd80 <__ulp>:
 800fd80:	b510      	push	{r4, lr}
 800fd82:	2400      	movs	r4, #0
 800fd84:	4b0c      	ldr	r3, [pc, #48]	@ (800fdb8 <__ulp+0x38>)
 800fd86:	4a0d      	ldr	r2, [pc, #52]	@ (800fdbc <__ulp+0x3c>)
 800fd88:	400b      	ands	r3, r1
 800fd8a:	189b      	adds	r3, r3, r2
 800fd8c:	42a3      	cmp	r3, r4
 800fd8e:	dc06      	bgt.n	800fd9e <__ulp+0x1e>
 800fd90:	425b      	negs	r3, r3
 800fd92:	151a      	asrs	r2, r3, #20
 800fd94:	2a13      	cmp	r2, #19
 800fd96:	dc05      	bgt.n	800fda4 <__ulp+0x24>
 800fd98:	2380      	movs	r3, #128	@ 0x80
 800fd9a:	031b      	lsls	r3, r3, #12
 800fd9c:	4113      	asrs	r3, r2
 800fd9e:	0019      	movs	r1, r3
 800fda0:	0020      	movs	r0, r4
 800fda2:	bd10      	pop	{r4, pc}
 800fda4:	3a14      	subs	r2, #20
 800fda6:	2401      	movs	r4, #1
 800fda8:	2a1e      	cmp	r2, #30
 800fdaa:	dc02      	bgt.n	800fdb2 <__ulp+0x32>
 800fdac:	2480      	movs	r4, #128	@ 0x80
 800fdae:	0624      	lsls	r4, r4, #24
 800fdb0:	40d4      	lsrs	r4, r2
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	e7f3      	b.n	800fd9e <__ulp+0x1e>
 800fdb6:	46c0      	nop			@ (mov r8, r8)
 800fdb8:	7ff00000 	.word	0x7ff00000
 800fdbc:	fcc00000 	.word	0xfcc00000

0800fdc0 <__b2d>:
 800fdc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fdc2:	0006      	movs	r6, r0
 800fdc4:	6903      	ldr	r3, [r0, #16]
 800fdc6:	3614      	adds	r6, #20
 800fdc8:	009b      	lsls	r3, r3, #2
 800fdca:	18f3      	adds	r3, r6, r3
 800fdcc:	1f1d      	subs	r5, r3, #4
 800fdce:	682c      	ldr	r4, [r5, #0]
 800fdd0:	000f      	movs	r7, r1
 800fdd2:	0020      	movs	r0, r4
 800fdd4:	9301      	str	r3, [sp, #4]
 800fdd6:	f7ff fd43 	bl	800f860 <__hi0bits>
 800fdda:	2220      	movs	r2, #32
 800fddc:	1a12      	subs	r2, r2, r0
 800fdde:	603a      	str	r2, [r7, #0]
 800fde0:	0003      	movs	r3, r0
 800fde2:	4a1c      	ldr	r2, [pc, #112]	@ (800fe54 <__b2d+0x94>)
 800fde4:	280a      	cmp	r0, #10
 800fde6:	dc15      	bgt.n	800fe14 <__b2d+0x54>
 800fde8:	210b      	movs	r1, #11
 800fdea:	0027      	movs	r7, r4
 800fdec:	1a09      	subs	r1, r1, r0
 800fdee:	40cf      	lsrs	r7, r1
 800fdf0:	433a      	orrs	r2, r7
 800fdf2:	468c      	mov	ip, r1
 800fdf4:	0011      	movs	r1, r2
 800fdf6:	2200      	movs	r2, #0
 800fdf8:	42ae      	cmp	r6, r5
 800fdfa:	d202      	bcs.n	800fe02 <__b2d+0x42>
 800fdfc:	9a01      	ldr	r2, [sp, #4]
 800fdfe:	3a08      	subs	r2, #8
 800fe00:	6812      	ldr	r2, [r2, #0]
 800fe02:	3315      	adds	r3, #21
 800fe04:	409c      	lsls	r4, r3
 800fe06:	4663      	mov	r3, ip
 800fe08:	0027      	movs	r7, r4
 800fe0a:	40da      	lsrs	r2, r3
 800fe0c:	4317      	orrs	r7, r2
 800fe0e:	0038      	movs	r0, r7
 800fe10:	b003      	add	sp, #12
 800fe12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fe14:	2700      	movs	r7, #0
 800fe16:	42ae      	cmp	r6, r5
 800fe18:	d202      	bcs.n	800fe20 <__b2d+0x60>
 800fe1a:	9d01      	ldr	r5, [sp, #4]
 800fe1c:	3d08      	subs	r5, #8
 800fe1e:	682f      	ldr	r7, [r5, #0]
 800fe20:	210b      	movs	r1, #11
 800fe22:	4249      	negs	r1, r1
 800fe24:	468c      	mov	ip, r1
 800fe26:	449c      	add	ip, r3
 800fe28:	2b0b      	cmp	r3, #11
 800fe2a:	d010      	beq.n	800fe4e <__b2d+0x8e>
 800fe2c:	4661      	mov	r1, ip
 800fe2e:	2320      	movs	r3, #32
 800fe30:	408c      	lsls	r4, r1
 800fe32:	1a5b      	subs	r3, r3, r1
 800fe34:	0039      	movs	r1, r7
 800fe36:	40d9      	lsrs	r1, r3
 800fe38:	430c      	orrs	r4, r1
 800fe3a:	4322      	orrs	r2, r4
 800fe3c:	0011      	movs	r1, r2
 800fe3e:	2200      	movs	r2, #0
 800fe40:	42b5      	cmp	r5, r6
 800fe42:	d901      	bls.n	800fe48 <__b2d+0x88>
 800fe44:	3d04      	subs	r5, #4
 800fe46:	682a      	ldr	r2, [r5, #0]
 800fe48:	4664      	mov	r4, ip
 800fe4a:	40a7      	lsls	r7, r4
 800fe4c:	e7dd      	b.n	800fe0a <__b2d+0x4a>
 800fe4e:	4322      	orrs	r2, r4
 800fe50:	0011      	movs	r1, r2
 800fe52:	e7dc      	b.n	800fe0e <__b2d+0x4e>
 800fe54:	3ff00000 	.word	0x3ff00000

0800fe58 <__d2b>:
 800fe58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fe5a:	2101      	movs	r1, #1
 800fe5c:	0016      	movs	r6, r2
 800fe5e:	001f      	movs	r7, r3
 800fe60:	f7ff fc06 	bl	800f670 <_Balloc>
 800fe64:	1e04      	subs	r4, r0, #0
 800fe66:	d105      	bne.n	800fe74 <__d2b+0x1c>
 800fe68:	0022      	movs	r2, r4
 800fe6a:	4b25      	ldr	r3, [pc, #148]	@ (800ff00 <__d2b+0xa8>)
 800fe6c:	4825      	ldr	r0, [pc, #148]	@ (800ff04 <__d2b+0xac>)
 800fe6e:	4926      	ldr	r1, [pc, #152]	@ (800ff08 <__d2b+0xb0>)
 800fe70:	f000 fe6e 	bl	8010b50 <__assert_func>
 800fe74:	033b      	lsls	r3, r7, #12
 800fe76:	007d      	lsls	r5, r7, #1
 800fe78:	0b1b      	lsrs	r3, r3, #12
 800fe7a:	0d6d      	lsrs	r5, r5, #21
 800fe7c:	d002      	beq.n	800fe84 <__d2b+0x2c>
 800fe7e:	2280      	movs	r2, #128	@ 0x80
 800fe80:	0352      	lsls	r2, r2, #13
 800fe82:	4313      	orrs	r3, r2
 800fe84:	9301      	str	r3, [sp, #4]
 800fe86:	2e00      	cmp	r6, #0
 800fe88:	d025      	beq.n	800fed6 <__d2b+0x7e>
 800fe8a:	4668      	mov	r0, sp
 800fe8c:	9600      	str	r6, [sp, #0]
 800fe8e:	f7ff fd08 	bl	800f8a2 <__lo0bits>
 800fe92:	9b01      	ldr	r3, [sp, #4]
 800fe94:	9900      	ldr	r1, [sp, #0]
 800fe96:	2800      	cmp	r0, #0
 800fe98:	d01b      	beq.n	800fed2 <__d2b+0x7a>
 800fe9a:	2220      	movs	r2, #32
 800fe9c:	001e      	movs	r6, r3
 800fe9e:	1a12      	subs	r2, r2, r0
 800fea0:	4096      	lsls	r6, r2
 800fea2:	0032      	movs	r2, r6
 800fea4:	40c3      	lsrs	r3, r0
 800fea6:	430a      	orrs	r2, r1
 800fea8:	6162      	str	r2, [r4, #20]
 800feaa:	9301      	str	r3, [sp, #4]
 800feac:	9e01      	ldr	r6, [sp, #4]
 800feae:	61a6      	str	r6, [r4, #24]
 800feb0:	1e73      	subs	r3, r6, #1
 800feb2:	419e      	sbcs	r6, r3
 800feb4:	3601      	adds	r6, #1
 800feb6:	6126      	str	r6, [r4, #16]
 800feb8:	2d00      	cmp	r5, #0
 800feba:	d014      	beq.n	800fee6 <__d2b+0x8e>
 800febc:	2635      	movs	r6, #53	@ 0x35
 800febe:	4b13      	ldr	r3, [pc, #76]	@ (800ff0c <__d2b+0xb4>)
 800fec0:	18ed      	adds	r5, r5, r3
 800fec2:	9b08      	ldr	r3, [sp, #32]
 800fec4:	182d      	adds	r5, r5, r0
 800fec6:	601d      	str	r5, [r3, #0]
 800fec8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800feca:	1a36      	subs	r6, r6, r0
 800fecc:	601e      	str	r6, [r3, #0]
 800fece:	0020      	movs	r0, r4
 800fed0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fed2:	6161      	str	r1, [r4, #20]
 800fed4:	e7ea      	b.n	800feac <__d2b+0x54>
 800fed6:	a801      	add	r0, sp, #4
 800fed8:	f7ff fce3 	bl	800f8a2 <__lo0bits>
 800fedc:	9b01      	ldr	r3, [sp, #4]
 800fede:	2601      	movs	r6, #1
 800fee0:	6163      	str	r3, [r4, #20]
 800fee2:	3020      	adds	r0, #32
 800fee4:	e7e7      	b.n	800feb6 <__d2b+0x5e>
 800fee6:	4b0a      	ldr	r3, [pc, #40]	@ (800ff10 <__d2b+0xb8>)
 800fee8:	18c0      	adds	r0, r0, r3
 800feea:	9b08      	ldr	r3, [sp, #32]
 800feec:	6018      	str	r0, [r3, #0]
 800feee:	4b09      	ldr	r3, [pc, #36]	@ (800ff14 <__d2b+0xbc>)
 800fef0:	18f3      	adds	r3, r6, r3
 800fef2:	009b      	lsls	r3, r3, #2
 800fef4:	18e3      	adds	r3, r4, r3
 800fef6:	6958      	ldr	r0, [r3, #20]
 800fef8:	f7ff fcb2 	bl	800f860 <__hi0bits>
 800fefc:	0176      	lsls	r6, r6, #5
 800fefe:	e7e3      	b.n	800fec8 <__d2b+0x70>
 800ff00:	08011eb6 	.word	0x08011eb6
 800ff04:	08011f3e 	.word	0x08011f3e
 800ff08:	0000030f 	.word	0x0000030f
 800ff0c:	fffffbcd 	.word	0xfffffbcd
 800ff10:	fffffbce 	.word	0xfffffbce
 800ff14:	3fffffff 	.word	0x3fffffff

0800ff18 <__ratio>:
 800ff18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ff1a:	b087      	sub	sp, #28
 800ff1c:	000f      	movs	r7, r1
 800ff1e:	a904      	add	r1, sp, #16
 800ff20:	0006      	movs	r6, r0
 800ff22:	f7ff ff4d 	bl	800fdc0 <__b2d>
 800ff26:	9000      	str	r0, [sp, #0]
 800ff28:	9101      	str	r1, [sp, #4]
 800ff2a:	9b00      	ldr	r3, [sp, #0]
 800ff2c:	9c01      	ldr	r4, [sp, #4]
 800ff2e:	0038      	movs	r0, r7
 800ff30:	a905      	add	r1, sp, #20
 800ff32:	9302      	str	r3, [sp, #8]
 800ff34:	9403      	str	r4, [sp, #12]
 800ff36:	f7ff ff43 	bl	800fdc0 <__b2d>
 800ff3a:	000d      	movs	r5, r1
 800ff3c:	0002      	movs	r2, r0
 800ff3e:	000b      	movs	r3, r1
 800ff40:	6930      	ldr	r0, [r6, #16]
 800ff42:	6939      	ldr	r1, [r7, #16]
 800ff44:	9e04      	ldr	r6, [sp, #16]
 800ff46:	1a40      	subs	r0, r0, r1
 800ff48:	9905      	ldr	r1, [sp, #20]
 800ff4a:	0140      	lsls	r0, r0, #5
 800ff4c:	1a71      	subs	r1, r6, r1
 800ff4e:	1841      	adds	r1, r0, r1
 800ff50:	0508      	lsls	r0, r1, #20
 800ff52:	2900      	cmp	r1, #0
 800ff54:	dd08      	ble.n	800ff68 <__ratio+0x50>
 800ff56:	9901      	ldr	r1, [sp, #4]
 800ff58:	1841      	adds	r1, r0, r1
 800ff5a:	9103      	str	r1, [sp, #12]
 800ff5c:	9802      	ldr	r0, [sp, #8]
 800ff5e:	9903      	ldr	r1, [sp, #12]
 800ff60:	f7f2 f8a0 	bl	80020a4 <__aeabi_ddiv>
 800ff64:	b007      	add	sp, #28
 800ff66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ff68:	1a2b      	subs	r3, r5, r0
 800ff6a:	e7f7      	b.n	800ff5c <__ratio+0x44>

0800ff6c <__copybits>:
 800ff6c:	b570      	push	{r4, r5, r6, lr}
 800ff6e:	0014      	movs	r4, r2
 800ff70:	0005      	movs	r5, r0
 800ff72:	3901      	subs	r1, #1
 800ff74:	6913      	ldr	r3, [r2, #16]
 800ff76:	1149      	asrs	r1, r1, #5
 800ff78:	3101      	adds	r1, #1
 800ff7a:	0089      	lsls	r1, r1, #2
 800ff7c:	3414      	adds	r4, #20
 800ff7e:	009b      	lsls	r3, r3, #2
 800ff80:	1841      	adds	r1, r0, r1
 800ff82:	18e3      	adds	r3, r4, r3
 800ff84:	42a3      	cmp	r3, r4
 800ff86:	d80d      	bhi.n	800ffa4 <__copybits+0x38>
 800ff88:	0014      	movs	r4, r2
 800ff8a:	3411      	adds	r4, #17
 800ff8c:	2500      	movs	r5, #0
 800ff8e:	42a3      	cmp	r3, r4
 800ff90:	d303      	bcc.n	800ff9a <__copybits+0x2e>
 800ff92:	1a9b      	subs	r3, r3, r2
 800ff94:	3b11      	subs	r3, #17
 800ff96:	089b      	lsrs	r3, r3, #2
 800ff98:	009d      	lsls	r5, r3, #2
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	1940      	adds	r0, r0, r5
 800ff9e:	4281      	cmp	r1, r0
 800ffa0:	d803      	bhi.n	800ffaa <__copybits+0x3e>
 800ffa2:	bd70      	pop	{r4, r5, r6, pc}
 800ffa4:	cc40      	ldmia	r4!, {r6}
 800ffa6:	c540      	stmia	r5!, {r6}
 800ffa8:	e7ec      	b.n	800ff84 <__copybits+0x18>
 800ffaa:	c008      	stmia	r0!, {r3}
 800ffac:	e7f7      	b.n	800ff9e <__copybits+0x32>

0800ffae <__any_on>:
 800ffae:	0002      	movs	r2, r0
 800ffb0:	6900      	ldr	r0, [r0, #16]
 800ffb2:	b510      	push	{r4, lr}
 800ffb4:	3214      	adds	r2, #20
 800ffb6:	114b      	asrs	r3, r1, #5
 800ffb8:	4298      	cmp	r0, r3
 800ffba:	db13      	blt.n	800ffe4 <__any_on+0x36>
 800ffbc:	dd0c      	ble.n	800ffd8 <__any_on+0x2a>
 800ffbe:	241f      	movs	r4, #31
 800ffc0:	0008      	movs	r0, r1
 800ffc2:	4020      	ands	r0, r4
 800ffc4:	4221      	tst	r1, r4
 800ffc6:	d007      	beq.n	800ffd8 <__any_on+0x2a>
 800ffc8:	0099      	lsls	r1, r3, #2
 800ffca:	588c      	ldr	r4, [r1, r2]
 800ffcc:	0021      	movs	r1, r4
 800ffce:	40c1      	lsrs	r1, r0
 800ffd0:	4081      	lsls	r1, r0
 800ffd2:	2001      	movs	r0, #1
 800ffd4:	428c      	cmp	r4, r1
 800ffd6:	d104      	bne.n	800ffe2 <__any_on+0x34>
 800ffd8:	009b      	lsls	r3, r3, #2
 800ffda:	18d3      	adds	r3, r2, r3
 800ffdc:	4293      	cmp	r3, r2
 800ffde:	d803      	bhi.n	800ffe8 <__any_on+0x3a>
 800ffe0:	2000      	movs	r0, #0
 800ffe2:	bd10      	pop	{r4, pc}
 800ffe4:	0003      	movs	r3, r0
 800ffe6:	e7f7      	b.n	800ffd8 <__any_on+0x2a>
 800ffe8:	3b04      	subs	r3, #4
 800ffea:	6819      	ldr	r1, [r3, #0]
 800ffec:	2900      	cmp	r1, #0
 800ffee:	d0f5      	beq.n	800ffdc <__any_on+0x2e>
 800fff0:	2001      	movs	r0, #1
 800fff2:	e7f6      	b.n	800ffe2 <__any_on+0x34>

0800fff4 <__ascii_wctomb>:
 800fff4:	0003      	movs	r3, r0
 800fff6:	1e08      	subs	r0, r1, #0
 800fff8:	d005      	beq.n	8010006 <__ascii_wctomb+0x12>
 800fffa:	2aff      	cmp	r2, #255	@ 0xff
 800fffc:	d904      	bls.n	8010008 <__ascii_wctomb+0x14>
 800fffe:	228a      	movs	r2, #138	@ 0x8a
 8010000:	2001      	movs	r0, #1
 8010002:	601a      	str	r2, [r3, #0]
 8010004:	4240      	negs	r0, r0
 8010006:	4770      	bx	lr
 8010008:	2001      	movs	r0, #1
 801000a:	700a      	strb	r2, [r1, #0]
 801000c:	e7fb      	b.n	8010006 <__ascii_wctomb+0x12>
	...

08010010 <__ssputs_r>:
 8010010:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010012:	688e      	ldr	r6, [r1, #8]
 8010014:	b085      	sub	sp, #20
 8010016:	001f      	movs	r7, r3
 8010018:	000c      	movs	r4, r1
 801001a:	680b      	ldr	r3, [r1, #0]
 801001c:	9002      	str	r0, [sp, #8]
 801001e:	9203      	str	r2, [sp, #12]
 8010020:	42be      	cmp	r6, r7
 8010022:	d830      	bhi.n	8010086 <__ssputs_r+0x76>
 8010024:	210c      	movs	r1, #12
 8010026:	5e62      	ldrsh	r2, [r4, r1]
 8010028:	2190      	movs	r1, #144	@ 0x90
 801002a:	00c9      	lsls	r1, r1, #3
 801002c:	420a      	tst	r2, r1
 801002e:	d028      	beq.n	8010082 <__ssputs_r+0x72>
 8010030:	2003      	movs	r0, #3
 8010032:	6921      	ldr	r1, [r4, #16]
 8010034:	1a5b      	subs	r3, r3, r1
 8010036:	9301      	str	r3, [sp, #4]
 8010038:	6963      	ldr	r3, [r4, #20]
 801003a:	4343      	muls	r3, r0
 801003c:	9801      	ldr	r0, [sp, #4]
 801003e:	0fdd      	lsrs	r5, r3, #31
 8010040:	18ed      	adds	r5, r5, r3
 8010042:	1c7b      	adds	r3, r7, #1
 8010044:	181b      	adds	r3, r3, r0
 8010046:	106d      	asrs	r5, r5, #1
 8010048:	42ab      	cmp	r3, r5
 801004a:	d900      	bls.n	801004e <__ssputs_r+0x3e>
 801004c:	001d      	movs	r5, r3
 801004e:	0552      	lsls	r2, r2, #21
 8010050:	d528      	bpl.n	80100a4 <__ssputs_r+0x94>
 8010052:	0029      	movs	r1, r5
 8010054:	9802      	ldr	r0, [sp, #8]
 8010056:	f7ff fa69 	bl	800f52c <_malloc_r>
 801005a:	1e06      	subs	r6, r0, #0
 801005c:	d02c      	beq.n	80100b8 <__ssputs_r+0xa8>
 801005e:	9a01      	ldr	r2, [sp, #4]
 8010060:	6921      	ldr	r1, [r4, #16]
 8010062:	f7fe fe8e 	bl	800ed82 <memcpy>
 8010066:	89a2      	ldrh	r2, [r4, #12]
 8010068:	4b18      	ldr	r3, [pc, #96]	@ (80100cc <__ssputs_r+0xbc>)
 801006a:	401a      	ands	r2, r3
 801006c:	2380      	movs	r3, #128	@ 0x80
 801006e:	4313      	orrs	r3, r2
 8010070:	81a3      	strh	r3, [r4, #12]
 8010072:	9b01      	ldr	r3, [sp, #4]
 8010074:	6126      	str	r6, [r4, #16]
 8010076:	18f6      	adds	r6, r6, r3
 8010078:	6026      	str	r6, [r4, #0]
 801007a:	003e      	movs	r6, r7
 801007c:	6165      	str	r5, [r4, #20]
 801007e:	1aed      	subs	r5, r5, r3
 8010080:	60a5      	str	r5, [r4, #8]
 8010082:	42be      	cmp	r6, r7
 8010084:	d900      	bls.n	8010088 <__ssputs_r+0x78>
 8010086:	003e      	movs	r6, r7
 8010088:	0032      	movs	r2, r6
 801008a:	9903      	ldr	r1, [sp, #12]
 801008c:	6820      	ldr	r0, [r4, #0]
 801008e:	f000 fd2f 	bl	8010af0 <memmove>
 8010092:	2000      	movs	r0, #0
 8010094:	68a3      	ldr	r3, [r4, #8]
 8010096:	1b9b      	subs	r3, r3, r6
 8010098:	60a3      	str	r3, [r4, #8]
 801009a:	6823      	ldr	r3, [r4, #0]
 801009c:	199b      	adds	r3, r3, r6
 801009e:	6023      	str	r3, [r4, #0]
 80100a0:	b005      	add	sp, #20
 80100a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80100a4:	002a      	movs	r2, r5
 80100a6:	9802      	ldr	r0, [sp, #8]
 80100a8:	f000 fda8 	bl	8010bfc <_realloc_r>
 80100ac:	1e06      	subs	r6, r0, #0
 80100ae:	d1e0      	bne.n	8010072 <__ssputs_r+0x62>
 80100b0:	6921      	ldr	r1, [r4, #16]
 80100b2:	9802      	ldr	r0, [sp, #8]
 80100b4:	f7fe fe74 	bl	800eda0 <_free_r>
 80100b8:	230c      	movs	r3, #12
 80100ba:	2001      	movs	r0, #1
 80100bc:	9a02      	ldr	r2, [sp, #8]
 80100be:	4240      	negs	r0, r0
 80100c0:	6013      	str	r3, [r2, #0]
 80100c2:	89a2      	ldrh	r2, [r4, #12]
 80100c4:	3334      	adds	r3, #52	@ 0x34
 80100c6:	4313      	orrs	r3, r2
 80100c8:	81a3      	strh	r3, [r4, #12]
 80100ca:	e7e9      	b.n	80100a0 <__ssputs_r+0x90>
 80100cc:	fffffb7f 	.word	0xfffffb7f

080100d0 <_svfiprintf_r>:
 80100d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80100d2:	b0a1      	sub	sp, #132	@ 0x84
 80100d4:	9003      	str	r0, [sp, #12]
 80100d6:	001d      	movs	r5, r3
 80100d8:	898b      	ldrh	r3, [r1, #12]
 80100da:	000f      	movs	r7, r1
 80100dc:	0016      	movs	r6, r2
 80100de:	061b      	lsls	r3, r3, #24
 80100e0:	d511      	bpl.n	8010106 <_svfiprintf_r+0x36>
 80100e2:	690b      	ldr	r3, [r1, #16]
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d10e      	bne.n	8010106 <_svfiprintf_r+0x36>
 80100e8:	2140      	movs	r1, #64	@ 0x40
 80100ea:	f7ff fa1f 	bl	800f52c <_malloc_r>
 80100ee:	6038      	str	r0, [r7, #0]
 80100f0:	6138      	str	r0, [r7, #16]
 80100f2:	2800      	cmp	r0, #0
 80100f4:	d105      	bne.n	8010102 <_svfiprintf_r+0x32>
 80100f6:	230c      	movs	r3, #12
 80100f8:	9a03      	ldr	r2, [sp, #12]
 80100fa:	6013      	str	r3, [r2, #0]
 80100fc:	2001      	movs	r0, #1
 80100fe:	4240      	negs	r0, r0
 8010100:	e0cf      	b.n	80102a2 <_svfiprintf_r+0x1d2>
 8010102:	2340      	movs	r3, #64	@ 0x40
 8010104:	617b      	str	r3, [r7, #20]
 8010106:	2300      	movs	r3, #0
 8010108:	ac08      	add	r4, sp, #32
 801010a:	6163      	str	r3, [r4, #20]
 801010c:	3320      	adds	r3, #32
 801010e:	7663      	strb	r3, [r4, #25]
 8010110:	3310      	adds	r3, #16
 8010112:	76a3      	strb	r3, [r4, #26]
 8010114:	9507      	str	r5, [sp, #28]
 8010116:	0035      	movs	r5, r6
 8010118:	782b      	ldrb	r3, [r5, #0]
 801011a:	2b00      	cmp	r3, #0
 801011c:	d001      	beq.n	8010122 <_svfiprintf_r+0x52>
 801011e:	2b25      	cmp	r3, #37	@ 0x25
 8010120:	d148      	bne.n	80101b4 <_svfiprintf_r+0xe4>
 8010122:	1bab      	subs	r3, r5, r6
 8010124:	9305      	str	r3, [sp, #20]
 8010126:	42b5      	cmp	r5, r6
 8010128:	d00b      	beq.n	8010142 <_svfiprintf_r+0x72>
 801012a:	0032      	movs	r2, r6
 801012c:	0039      	movs	r1, r7
 801012e:	9803      	ldr	r0, [sp, #12]
 8010130:	f7ff ff6e 	bl	8010010 <__ssputs_r>
 8010134:	3001      	adds	r0, #1
 8010136:	d100      	bne.n	801013a <_svfiprintf_r+0x6a>
 8010138:	e0ae      	b.n	8010298 <_svfiprintf_r+0x1c8>
 801013a:	6963      	ldr	r3, [r4, #20]
 801013c:	9a05      	ldr	r2, [sp, #20]
 801013e:	189b      	adds	r3, r3, r2
 8010140:	6163      	str	r3, [r4, #20]
 8010142:	782b      	ldrb	r3, [r5, #0]
 8010144:	2b00      	cmp	r3, #0
 8010146:	d100      	bne.n	801014a <_svfiprintf_r+0x7a>
 8010148:	e0a6      	b.n	8010298 <_svfiprintf_r+0x1c8>
 801014a:	2201      	movs	r2, #1
 801014c:	2300      	movs	r3, #0
 801014e:	4252      	negs	r2, r2
 8010150:	6062      	str	r2, [r4, #4]
 8010152:	a904      	add	r1, sp, #16
 8010154:	3254      	adds	r2, #84	@ 0x54
 8010156:	1852      	adds	r2, r2, r1
 8010158:	1c6e      	adds	r6, r5, #1
 801015a:	6023      	str	r3, [r4, #0]
 801015c:	60e3      	str	r3, [r4, #12]
 801015e:	60a3      	str	r3, [r4, #8]
 8010160:	7013      	strb	r3, [r2, #0]
 8010162:	65a3      	str	r3, [r4, #88]	@ 0x58
 8010164:	4b54      	ldr	r3, [pc, #336]	@ (80102b8 <_svfiprintf_r+0x1e8>)
 8010166:	2205      	movs	r2, #5
 8010168:	0018      	movs	r0, r3
 801016a:	7831      	ldrb	r1, [r6, #0]
 801016c:	9305      	str	r3, [sp, #20]
 801016e:	f000 fce3 	bl	8010b38 <memchr>
 8010172:	1c75      	adds	r5, r6, #1
 8010174:	2800      	cmp	r0, #0
 8010176:	d11f      	bne.n	80101b8 <_svfiprintf_r+0xe8>
 8010178:	6822      	ldr	r2, [r4, #0]
 801017a:	06d3      	lsls	r3, r2, #27
 801017c:	d504      	bpl.n	8010188 <_svfiprintf_r+0xb8>
 801017e:	2353      	movs	r3, #83	@ 0x53
 8010180:	a904      	add	r1, sp, #16
 8010182:	185b      	adds	r3, r3, r1
 8010184:	2120      	movs	r1, #32
 8010186:	7019      	strb	r1, [r3, #0]
 8010188:	0713      	lsls	r3, r2, #28
 801018a:	d504      	bpl.n	8010196 <_svfiprintf_r+0xc6>
 801018c:	2353      	movs	r3, #83	@ 0x53
 801018e:	a904      	add	r1, sp, #16
 8010190:	185b      	adds	r3, r3, r1
 8010192:	212b      	movs	r1, #43	@ 0x2b
 8010194:	7019      	strb	r1, [r3, #0]
 8010196:	7833      	ldrb	r3, [r6, #0]
 8010198:	2b2a      	cmp	r3, #42	@ 0x2a
 801019a:	d016      	beq.n	80101ca <_svfiprintf_r+0xfa>
 801019c:	0035      	movs	r5, r6
 801019e:	2100      	movs	r1, #0
 80101a0:	200a      	movs	r0, #10
 80101a2:	68e3      	ldr	r3, [r4, #12]
 80101a4:	782a      	ldrb	r2, [r5, #0]
 80101a6:	1c6e      	adds	r6, r5, #1
 80101a8:	3a30      	subs	r2, #48	@ 0x30
 80101aa:	2a09      	cmp	r2, #9
 80101ac:	d950      	bls.n	8010250 <_svfiprintf_r+0x180>
 80101ae:	2900      	cmp	r1, #0
 80101b0:	d111      	bne.n	80101d6 <_svfiprintf_r+0x106>
 80101b2:	e017      	b.n	80101e4 <_svfiprintf_r+0x114>
 80101b4:	3501      	adds	r5, #1
 80101b6:	e7af      	b.n	8010118 <_svfiprintf_r+0x48>
 80101b8:	9b05      	ldr	r3, [sp, #20]
 80101ba:	6822      	ldr	r2, [r4, #0]
 80101bc:	1ac0      	subs	r0, r0, r3
 80101be:	2301      	movs	r3, #1
 80101c0:	4083      	lsls	r3, r0
 80101c2:	4313      	orrs	r3, r2
 80101c4:	002e      	movs	r6, r5
 80101c6:	6023      	str	r3, [r4, #0]
 80101c8:	e7cc      	b.n	8010164 <_svfiprintf_r+0x94>
 80101ca:	9b07      	ldr	r3, [sp, #28]
 80101cc:	1d19      	adds	r1, r3, #4
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	9107      	str	r1, [sp, #28]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	db01      	blt.n	80101da <_svfiprintf_r+0x10a>
 80101d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80101d8:	e004      	b.n	80101e4 <_svfiprintf_r+0x114>
 80101da:	425b      	negs	r3, r3
 80101dc:	60e3      	str	r3, [r4, #12]
 80101de:	2302      	movs	r3, #2
 80101e0:	4313      	orrs	r3, r2
 80101e2:	6023      	str	r3, [r4, #0]
 80101e4:	782b      	ldrb	r3, [r5, #0]
 80101e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80101e8:	d10c      	bne.n	8010204 <_svfiprintf_r+0x134>
 80101ea:	786b      	ldrb	r3, [r5, #1]
 80101ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80101ee:	d134      	bne.n	801025a <_svfiprintf_r+0x18a>
 80101f0:	9b07      	ldr	r3, [sp, #28]
 80101f2:	3502      	adds	r5, #2
 80101f4:	1d1a      	adds	r2, r3, #4
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	9207      	str	r2, [sp, #28]
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	da01      	bge.n	8010202 <_svfiprintf_r+0x132>
 80101fe:	2301      	movs	r3, #1
 8010200:	425b      	negs	r3, r3
 8010202:	9309      	str	r3, [sp, #36]	@ 0x24
 8010204:	4e2d      	ldr	r6, [pc, #180]	@ (80102bc <_svfiprintf_r+0x1ec>)
 8010206:	2203      	movs	r2, #3
 8010208:	0030      	movs	r0, r6
 801020a:	7829      	ldrb	r1, [r5, #0]
 801020c:	f000 fc94 	bl	8010b38 <memchr>
 8010210:	2800      	cmp	r0, #0
 8010212:	d006      	beq.n	8010222 <_svfiprintf_r+0x152>
 8010214:	2340      	movs	r3, #64	@ 0x40
 8010216:	1b80      	subs	r0, r0, r6
 8010218:	4083      	lsls	r3, r0
 801021a:	6822      	ldr	r2, [r4, #0]
 801021c:	3501      	adds	r5, #1
 801021e:	4313      	orrs	r3, r2
 8010220:	6023      	str	r3, [r4, #0]
 8010222:	7829      	ldrb	r1, [r5, #0]
 8010224:	2206      	movs	r2, #6
 8010226:	4826      	ldr	r0, [pc, #152]	@ (80102c0 <_svfiprintf_r+0x1f0>)
 8010228:	1c6e      	adds	r6, r5, #1
 801022a:	7621      	strb	r1, [r4, #24]
 801022c:	f000 fc84 	bl	8010b38 <memchr>
 8010230:	2800      	cmp	r0, #0
 8010232:	d038      	beq.n	80102a6 <_svfiprintf_r+0x1d6>
 8010234:	4b23      	ldr	r3, [pc, #140]	@ (80102c4 <_svfiprintf_r+0x1f4>)
 8010236:	2b00      	cmp	r3, #0
 8010238:	d122      	bne.n	8010280 <_svfiprintf_r+0x1b0>
 801023a:	2207      	movs	r2, #7
 801023c:	9b07      	ldr	r3, [sp, #28]
 801023e:	3307      	adds	r3, #7
 8010240:	4393      	bics	r3, r2
 8010242:	3308      	adds	r3, #8
 8010244:	9307      	str	r3, [sp, #28]
 8010246:	6963      	ldr	r3, [r4, #20]
 8010248:	9a04      	ldr	r2, [sp, #16]
 801024a:	189b      	adds	r3, r3, r2
 801024c:	6163      	str	r3, [r4, #20]
 801024e:	e762      	b.n	8010116 <_svfiprintf_r+0x46>
 8010250:	4343      	muls	r3, r0
 8010252:	0035      	movs	r5, r6
 8010254:	2101      	movs	r1, #1
 8010256:	189b      	adds	r3, r3, r2
 8010258:	e7a4      	b.n	80101a4 <_svfiprintf_r+0xd4>
 801025a:	2300      	movs	r3, #0
 801025c:	200a      	movs	r0, #10
 801025e:	0019      	movs	r1, r3
 8010260:	3501      	adds	r5, #1
 8010262:	6063      	str	r3, [r4, #4]
 8010264:	782a      	ldrb	r2, [r5, #0]
 8010266:	1c6e      	adds	r6, r5, #1
 8010268:	3a30      	subs	r2, #48	@ 0x30
 801026a:	2a09      	cmp	r2, #9
 801026c:	d903      	bls.n	8010276 <_svfiprintf_r+0x1a6>
 801026e:	2b00      	cmp	r3, #0
 8010270:	d0c8      	beq.n	8010204 <_svfiprintf_r+0x134>
 8010272:	9109      	str	r1, [sp, #36]	@ 0x24
 8010274:	e7c6      	b.n	8010204 <_svfiprintf_r+0x134>
 8010276:	4341      	muls	r1, r0
 8010278:	0035      	movs	r5, r6
 801027a:	2301      	movs	r3, #1
 801027c:	1889      	adds	r1, r1, r2
 801027e:	e7f1      	b.n	8010264 <_svfiprintf_r+0x194>
 8010280:	aa07      	add	r2, sp, #28
 8010282:	9200      	str	r2, [sp, #0]
 8010284:	0021      	movs	r1, r4
 8010286:	003a      	movs	r2, r7
 8010288:	4b0f      	ldr	r3, [pc, #60]	@ (80102c8 <_svfiprintf_r+0x1f8>)
 801028a:	9803      	ldr	r0, [sp, #12]
 801028c:	e000      	b.n	8010290 <_svfiprintf_r+0x1c0>
 801028e:	bf00      	nop
 8010290:	9004      	str	r0, [sp, #16]
 8010292:	9b04      	ldr	r3, [sp, #16]
 8010294:	3301      	adds	r3, #1
 8010296:	d1d6      	bne.n	8010246 <_svfiprintf_r+0x176>
 8010298:	89bb      	ldrh	r3, [r7, #12]
 801029a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801029c:	065b      	lsls	r3, r3, #25
 801029e:	d500      	bpl.n	80102a2 <_svfiprintf_r+0x1d2>
 80102a0:	e72c      	b.n	80100fc <_svfiprintf_r+0x2c>
 80102a2:	b021      	add	sp, #132	@ 0x84
 80102a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80102a6:	aa07      	add	r2, sp, #28
 80102a8:	9200      	str	r2, [sp, #0]
 80102aa:	0021      	movs	r1, r4
 80102ac:	003a      	movs	r2, r7
 80102ae:	4b06      	ldr	r3, [pc, #24]	@ (80102c8 <_svfiprintf_r+0x1f8>)
 80102b0:	9803      	ldr	r0, [sp, #12]
 80102b2:	f000 f9bf 	bl	8010634 <_printf_i>
 80102b6:	e7eb      	b.n	8010290 <_svfiprintf_r+0x1c0>
 80102b8:	08011f97 	.word	0x08011f97
 80102bc:	08011f9d 	.word	0x08011f9d
 80102c0:	08011fa1 	.word	0x08011fa1
 80102c4:	00000000 	.word	0x00000000
 80102c8:	08010011 	.word	0x08010011

080102cc <__sfputc_r>:
 80102cc:	6893      	ldr	r3, [r2, #8]
 80102ce:	b510      	push	{r4, lr}
 80102d0:	3b01      	subs	r3, #1
 80102d2:	6093      	str	r3, [r2, #8]
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	da04      	bge.n	80102e2 <__sfputc_r+0x16>
 80102d8:	6994      	ldr	r4, [r2, #24]
 80102da:	42a3      	cmp	r3, r4
 80102dc:	db07      	blt.n	80102ee <__sfputc_r+0x22>
 80102de:	290a      	cmp	r1, #10
 80102e0:	d005      	beq.n	80102ee <__sfputc_r+0x22>
 80102e2:	6813      	ldr	r3, [r2, #0]
 80102e4:	1c58      	adds	r0, r3, #1
 80102e6:	6010      	str	r0, [r2, #0]
 80102e8:	7019      	strb	r1, [r3, #0]
 80102ea:	0008      	movs	r0, r1
 80102ec:	bd10      	pop	{r4, pc}
 80102ee:	f000 fb5e 	bl	80109ae <__swbuf_r>
 80102f2:	0001      	movs	r1, r0
 80102f4:	e7f9      	b.n	80102ea <__sfputc_r+0x1e>

080102f6 <__sfputs_r>:
 80102f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102f8:	0006      	movs	r6, r0
 80102fa:	000f      	movs	r7, r1
 80102fc:	0014      	movs	r4, r2
 80102fe:	18d5      	adds	r5, r2, r3
 8010300:	42ac      	cmp	r4, r5
 8010302:	d101      	bne.n	8010308 <__sfputs_r+0x12>
 8010304:	2000      	movs	r0, #0
 8010306:	e007      	b.n	8010318 <__sfputs_r+0x22>
 8010308:	7821      	ldrb	r1, [r4, #0]
 801030a:	003a      	movs	r2, r7
 801030c:	0030      	movs	r0, r6
 801030e:	f7ff ffdd 	bl	80102cc <__sfputc_r>
 8010312:	3401      	adds	r4, #1
 8010314:	1c43      	adds	r3, r0, #1
 8010316:	d1f3      	bne.n	8010300 <__sfputs_r+0xa>
 8010318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801031c <_vfiprintf_r>:
 801031c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801031e:	b0a1      	sub	sp, #132	@ 0x84
 8010320:	000f      	movs	r7, r1
 8010322:	0015      	movs	r5, r2
 8010324:	001e      	movs	r6, r3
 8010326:	9003      	str	r0, [sp, #12]
 8010328:	2800      	cmp	r0, #0
 801032a:	d004      	beq.n	8010336 <_vfiprintf_r+0x1a>
 801032c:	6a03      	ldr	r3, [r0, #32]
 801032e:	2b00      	cmp	r3, #0
 8010330:	d101      	bne.n	8010336 <_vfiprintf_r+0x1a>
 8010332:	f7fe fbef 	bl	800eb14 <__sinit>
 8010336:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010338:	07db      	lsls	r3, r3, #31
 801033a:	d405      	bmi.n	8010348 <_vfiprintf_r+0x2c>
 801033c:	89bb      	ldrh	r3, [r7, #12]
 801033e:	059b      	lsls	r3, r3, #22
 8010340:	d402      	bmi.n	8010348 <_vfiprintf_r+0x2c>
 8010342:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8010344:	f7fe fd1b 	bl	800ed7e <__retarget_lock_acquire_recursive>
 8010348:	89bb      	ldrh	r3, [r7, #12]
 801034a:	071b      	lsls	r3, r3, #28
 801034c:	d502      	bpl.n	8010354 <_vfiprintf_r+0x38>
 801034e:	693b      	ldr	r3, [r7, #16]
 8010350:	2b00      	cmp	r3, #0
 8010352:	d113      	bne.n	801037c <_vfiprintf_r+0x60>
 8010354:	0039      	movs	r1, r7
 8010356:	9803      	ldr	r0, [sp, #12]
 8010358:	f000 fb6c 	bl	8010a34 <__swsetup_r>
 801035c:	2800      	cmp	r0, #0
 801035e:	d00d      	beq.n	801037c <_vfiprintf_r+0x60>
 8010360:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010362:	07db      	lsls	r3, r3, #31
 8010364:	d503      	bpl.n	801036e <_vfiprintf_r+0x52>
 8010366:	2001      	movs	r0, #1
 8010368:	4240      	negs	r0, r0
 801036a:	b021      	add	sp, #132	@ 0x84
 801036c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801036e:	89bb      	ldrh	r3, [r7, #12]
 8010370:	059b      	lsls	r3, r3, #22
 8010372:	d4f8      	bmi.n	8010366 <_vfiprintf_r+0x4a>
 8010374:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8010376:	f7fe fd03 	bl	800ed80 <__retarget_lock_release_recursive>
 801037a:	e7f4      	b.n	8010366 <_vfiprintf_r+0x4a>
 801037c:	2300      	movs	r3, #0
 801037e:	ac08      	add	r4, sp, #32
 8010380:	6163      	str	r3, [r4, #20]
 8010382:	3320      	adds	r3, #32
 8010384:	7663      	strb	r3, [r4, #25]
 8010386:	3310      	adds	r3, #16
 8010388:	76a3      	strb	r3, [r4, #26]
 801038a:	9607      	str	r6, [sp, #28]
 801038c:	002e      	movs	r6, r5
 801038e:	7833      	ldrb	r3, [r6, #0]
 8010390:	2b00      	cmp	r3, #0
 8010392:	d001      	beq.n	8010398 <_vfiprintf_r+0x7c>
 8010394:	2b25      	cmp	r3, #37	@ 0x25
 8010396:	d148      	bne.n	801042a <_vfiprintf_r+0x10e>
 8010398:	1b73      	subs	r3, r6, r5
 801039a:	9305      	str	r3, [sp, #20]
 801039c:	42ae      	cmp	r6, r5
 801039e:	d00b      	beq.n	80103b8 <_vfiprintf_r+0x9c>
 80103a0:	002a      	movs	r2, r5
 80103a2:	0039      	movs	r1, r7
 80103a4:	9803      	ldr	r0, [sp, #12]
 80103a6:	f7ff ffa6 	bl	80102f6 <__sfputs_r>
 80103aa:	3001      	adds	r0, #1
 80103ac:	d100      	bne.n	80103b0 <_vfiprintf_r+0x94>
 80103ae:	e0ae      	b.n	801050e <_vfiprintf_r+0x1f2>
 80103b0:	6963      	ldr	r3, [r4, #20]
 80103b2:	9a05      	ldr	r2, [sp, #20]
 80103b4:	189b      	adds	r3, r3, r2
 80103b6:	6163      	str	r3, [r4, #20]
 80103b8:	7833      	ldrb	r3, [r6, #0]
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d100      	bne.n	80103c0 <_vfiprintf_r+0xa4>
 80103be:	e0a6      	b.n	801050e <_vfiprintf_r+0x1f2>
 80103c0:	2201      	movs	r2, #1
 80103c2:	2300      	movs	r3, #0
 80103c4:	4252      	negs	r2, r2
 80103c6:	6062      	str	r2, [r4, #4]
 80103c8:	a904      	add	r1, sp, #16
 80103ca:	3254      	adds	r2, #84	@ 0x54
 80103cc:	1852      	adds	r2, r2, r1
 80103ce:	1c75      	adds	r5, r6, #1
 80103d0:	6023      	str	r3, [r4, #0]
 80103d2:	60e3      	str	r3, [r4, #12]
 80103d4:	60a3      	str	r3, [r4, #8]
 80103d6:	7013      	strb	r3, [r2, #0]
 80103d8:	65a3      	str	r3, [r4, #88]	@ 0x58
 80103da:	4b59      	ldr	r3, [pc, #356]	@ (8010540 <_vfiprintf_r+0x224>)
 80103dc:	2205      	movs	r2, #5
 80103de:	0018      	movs	r0, r3
 80103e0:	7829      	ldrb	r1, [r5, #0]
 80103e2:	9305      	str	r3, [sp, #20]
 80103e4:	f000 fba8 	bl	8010b38 <memchr>
 80103e8:	1c6e      	adds	r6, r5, #1
 80103ea:	2800      	cmp	r0, #0
 80103ec:	d11f      	bne.n	801042e <_vfiprintf_r+0x112>
 80103ee:	6822      	ldr	r2, [r4, #0]
 80103f0:	06d3      	lsls	r3, r2, #27
 80103f2:	d504      	bpl.n	80103fe <_vfiprintf_r+0xe2>
 80103f4:	2353      	movs	r3, #83	@ 0x53
 80103f6:	a904      	add	r1, sp, #16
 80103f8:	185b      	adds	r3, r3, r1
 80103fa:	2120      	movs	r1, #32
 80103fc:	7019      	strb	r1, [r3, #0]
 80103fe:	0713      	lsls	r3, r2, #28
 8010400:	d504      	bpl.n	801040c <_vfiprintf_r+0xf0>
 8010402:	2353      	movs	r3, #83	@ 0x53
 8010404:	a904      	add	r1, sp, #16
 8010406:	185b      	adds	r3, r3, r1
 8010408:	212b      	movs	r1, #43	@ 0x2b
 801040a:	7019      	strb	r1, [r3, #0]
 801040c:	782b      	ldrb	r3, [r5, #0]
 801040e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010410:	d016      	beq.n	8010440 <_vfiprintf_r+0x124>
 8010412:	002e      	movs	r6, r5
 8010414:	2100      	movs	r1, #0
 8010416:	200a      	movs	r0, #10
 8010418:	68e3      	ldr	r3, [r4, #12]
 801041a:	7832      	ldrb	r2, [r6, #0]
 801041c:	1c75      	adds	r5, r6, #1
 801041e:	3a30      	subs	r2, #48	@ 0x30
 8010420:	2a09      	cmp	r2, #9
 8010422:	d950      	bls.n	80104c6 <_vfiprintf_r+0x1aa>
 8010424:	2900      	cmp	r1, #0
 8010426:	d111      	bne.n	801044c <_vfiprintf_r+0x130>
 8010428:	e017      	b.n	801045a <_vfiprintf_r+0x13e>
 801042a:	3601      	adds	r6, #1
 801042c:	e7af      	b.n	801038e <_vfiprintf_r+0x72>
 801042e:	9b05      	ldr	r3, [sp, #20]
 8010430:	6822      	ldr	r2, [r4, #0]
 8010432:	1ac0      	subs	r0, r0, r3
 8010434:	2301      	movs	r3, #1
 8010436:	4083      	lsls	r3, r0
 8010438:	4313      	orrs	r3, r2
 801043a:	0035      	movs	r5, r6
 801043c:	6023      	str	r3, [r4, #0]
 801043e:	e7cc      	b.n	80103da <_vfiprintf_r+0xbe>
 8010440:	9b07      	ldr	r3, [sp, #28]
 8010442:	1d19      	adds	r1, r3, #4
 8010444:	681b      	ldr	r3, [r3, #0]
 8010446:	9107      	str	r1, [sp, #28]
 8010448:	2b00      	cmp	r3, #0
 801044a:	db01      	blt.n	8010450 <_vfiprintf_r+0x134>
 801044c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801044e:	e004      	b.n	801045a <_vfiprintf_r+0x13e>
 8010450:	425b      	negs	r3, r3
 8010452:	60e3      	str	r3, [r4, #12]
 8010454:	2302      	movs	r3, #2
 8010456:	4313      	orrs	r3, r2
 8010458:	6023      	str	r3, [r4, #0]
 801045a:	7833      	ldrb	r3, [r6, #0]
 801045c:	2b2e      	cmp	r3, #46	@ 0x2e
 801045e:	d10c      	bne.n	801047a <_vfiprintf_r+0x15e>
 8010460:	7873      	ldrb	r3, [r6, #1]
 8010462:	2b2a      	cmp	r3, #42	@ 0x2a
 8010464:	d134      	bne.n	80104d0 <_vfiprintf_r+0x1b4>
 8010466:	9b07      	ldr	r3, [sp, #28]
 8010468:	3602      	adds	r6, #2
 801046a:	1d1a      	adds	r2, r3, #4
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	9207      	str	r2, [sp, #28]
 8010470:	2b00      	cmp	r3, #0
 8010472:	da01      	bge.n	8010478 <_vfiprintf_r+0x15c>
 8010474:	2301      	movs	r3, #1
 8010476:	425b      	negs	r3, r3
 8010478:	9309      	str	r3, [sp, #36]	@ 0x24
 801047a:	4d32      	ldr	r5, [pc, #200]	@ (8010544 <_vfiprintf_r+0x228>)
 801047c:	2203      	movs	r2, #3
 801047e:	0028      	movs	r0, r5
 8010480:	7831      	ldrb	r1, [r6, #0]
 8010482:	f000 fb59 	bl	8010b38 <memchr>
 8010486:	2800      	cmp	r0, #0
 8010488:	d006      	beq.n	8010498 <_vfiprintf_r+0x17c>
 801048a:	2340      	movs	r3, #64	@ 0x40
 801048c:	1b40      	subs	r0, r0, r5
 801048e:	4083      	lsls	r3, r0
 8010490:	6822      	ldr	r2, [r4, #0]
 8010492:	3601      	adds	r6, #1
 8010494:	4313      	orrs	r3, r2
 8010496:	6023      	str	r3, [r4, #0]
 8010498:	7831      	ldrb	r1, [r6, #0]
 801049a:	2206      	movs	r2, #6
 801049c:	482a      	ldr	r0, [pc, #168]	@ (8010548 <_vfiprintf_r+0x22c>)
 801049e:	1c75      	adds	r5, r6, #1
 80104a0:	7621      	strb	r1, [r4, #24]
 80104a2:	f000 fb49 	bl	8010b38 <memchr>
 80104a6:	2800      	cmp	r0, #0
 80104a8:	d040      	beq.n	801052c <_vfiprintf_r+0x210>
 80104aa:	4b28      	ldr	r3, [pc, #160]	@ (801054c <_vfiprintf_r+0x230>)
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d122      	bne.n	80104f6 <_vfiprintf_r+0x1da>
 80104b0:	2207      	movs	r2, #7
 80104b2:	9b07      	ldr	r3, [sp, #28]
 80104b4:	3307      	adds	r3, #7
 80104b6:	4393      	bics	r3, r2
 80104b8:	3308      	adds	r3, #8
 80104ba:	9307      	str	r3, [sp, #28]
 80104bc:	6963      	ldr	r3, [r4, #20]
 80104be:	9a04      	ldr	r2, [sp, #16]
 80104c0:	189b      	adds	r3, r3, r2
 80104c2:	6163      	str	r3, [r4, #20]
 80104c4:	e762      	b.n	801038c <_vfiprintf_r+0x70>
 80104c6:	4343      	muls	r3, r0
 80104c8:	002e      	movs	r6, r5
 80104ca:	2101      	movs	r1, #1
 80104cc:	189b      	adds	r3, r3, r2
 80104ce:	e7a4      	b.n	801041a <_vfiprintf_r+0xfe>
 80104d0:	2300      	movs	r3, #0
 80104d2:	200a      	movs	r0, #10
 80104d4:	0019      	movs	r1, r3
 80104d6:	3601      	adds	r6, #1
 80104d8:	6063      	str	r3, [r4, #4]
 80104da:	7832      	ldrb	r2, [r6, #0]
 80104dc:	1c75      	adds	r5, r6, #1
 80104de:	3a30      	subs	r2, #48	@ 0x30
 80104e0:	2a09      	cmp	r2, #9
 80104e2:	d903      	bls.n	80104ec <_vfiprintf_r+0x1d0>
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d0c8      	beq.n	801047a <_vfiprintf_r+0x15e>
 80104e8:	9109      	str	r1, [sp, #36]	@ 0x24
 80104ea:	e7c6      	b.n	801047a <_vfiprintf_r+0x15e>
 80104ec:	4341      	muls	r1, r0
 80104ee:	002e      	movs	r6, r5
 80104f0:	2301      	movs	r3, #1
 80104f2:	1889      	adds	r1, r1, r2
 80104f4:	e7f1      	b.n	80104da <_vfiprintf_r+0x1be>
 80104f6:	aa07      	add	r2, sp, #28
 80104f8:	9200      	str	r2, [sp, #0]
 80104fa:	0021      	movs	r1, r4
 80104fc:	003a      	movs	r2, r7
 80104fe:	4b14      	ldr	r3, [pc, #80]	@ (8010550 <_vfiprintf_r+0x234>)
 8010500:	9803      	ldr	r0, [sp, #12]
 8010502:	e000      	b.n	8010506 <_vfiprintf_r+0x1ea>
 8010504:	bf00      	nop
 8010506:	9004      	str	r0, [sp, #16]
 8010508:	9b04      	ldr	r3, [sp, #16]
 801050a:	3301      	adds	r3, #1
 801050c:	d1d6      	bne.n	80104bc <_vfiprintf_r+0x1a0>
 801050e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010510:	07db      	lsls	r3, r3, #31
 8010512:	d405      	bmi.n	8010520 <_vfiprintf_r+0x204>
 8010514:	89bb      	ldrh	r3, [r7, #12]
 8010516:	059b      	lsls	r3, r3, #22
 8010518:	d402      	bmi.n	8010520 <_vfiprintf_r+0x204>
 801051a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801051c:	f7fe fc30 	bl	800ed80 <__retarget_lock_release_recursive>
 8010520:	89bb      	ldrh	r3, [r7, #12]
 8010522:	065b      	lsls	r3, r3, #25
 8010524:	d500      	bpl.n	8010528 <_vfiprintf_r+0x20c>
 8010526:	e71e      	b.n	8010366 <_vfiprintf_r+0x4a>
 8010528:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801052a:	e71e      	b.n	801036a <_vfiprintf_r+0x4e>
 801052c:	aa07      	add	r2, sp, #28
 801052e:	9200      	str	r2, [sp, #0]
 8010530:	0021      	movs	r1, r4
 8010532:	003a      	movs	r2, r7
 8010534:	4b06      	ldr	r3, [pc, #24]	@ (8010550 <_vfiprintf_r+0x234>)
 8010536:	9803      	ldr	r0, [sp, #12]
 8010538:	f000 f87c 	bl	8010634 <_printf_i>
 801053c:	e7e3      	b.n	8010506 <_vfiprintf_r+0x1ea>
 801053e:	46c0      	nop			@ (mov r8, r8)
 8010540:	08011f97 	.word	0x08011f97
 8010544:	08011f9d 	.word	0x08011f9d
 8010548:	08011fa1 	.word	0x08011fa1
 801054c:	00000000 	.word	0x00000000
 8010550:	080102f7 	.word	0x080102f7

08010554 <_printf_common>:
 8010554:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010556:	0016      	movs	r6, r2
 8010558:	9301      	str	r3, [sp, #4]
 801055a:	688a      	ldr	r2, [r1, #8]
 801055c:	690b      	ldr	r3, [r1, #16]
 801055e:	000c      	movs	r4, r1
 8010560:	9000      	str	r0, [sp, #0]
 8010562:	4293      	cmp	r3, r2
 8010564:	da00      	bge.n	8010568 <_printf_common+0x14>
 8010566:	0013      	movs	r3, r2
 8010568:	0022      	movs	r2, r4
 801056a:	6033      	str	r3, [r6, #0]
 801056c:	3243      	adds	r2, #67	@ 0x43
 801056e:	7812      	ldrb	r2, [r2, #0]
 8010570:	2a00      	cmp	r2, #0
 8010572:	d001      	beq.n	8010578 <_printf_common+0x24>
 8010574:	3301      	adds	r3, #1
 8010576:	6033      	str	r3, [r6, #0]
 8010578:	6823      	ldr	r3, [r4, #0]
 801057a:	069b      	lsls	r3, r3, #26
 801057c:	d502      	bpl.n	8010584 <_printf_common+0x30>
 801057e:	6833      	ldr	r3, [r6, #0]
 8010580:	3302      	adds	r3, #2
 8010582:	6033      	str	r3, [r6, #0]
 8010584:	6822      	ldr	r2, [r4, #0]
 8010586:	2306      	movs	r3, #6
 8010588:	0015      	movs	r5, r2
 801058a:	401d      	ands	r5, r3
 801058c:	421a      	tst	r2, r3
 801058e:	d027      	beq.n	80105e0 <_printf_common+0x8c>
 8010590:	0023      	movs	r3, r4
 8010592:	3343      	adds	r3, #67	@ 0x43
 8010594:	781b      	ldrb	r3, [r3, #0]
 8010596:	1e5a      	subs	r2, r3, #1
 8010598:	4193      	sbcs	r3, r2
 801059a:	6822      	ldr	r2, [r4, #0]
 801059c:	0692      	lsls	r2, r2, #26
 801059e:	d430      	bmi.n	8010602 <_printf_common+0xae>
 80105a0:	0022      	movs	r2, r4
 80105a2:	9901      	ldr	r1, [sp, #4]
 80105a4:	9800      	ldr	r0, [sp, #0]
 80105a6:	9d08      	ldr	r5, [sp, #32]
 80105a8:	3243      	adds	r2, #67	@ 0x43
 80105aa:	47a8      	blx	r5
 80105ac:	3001      	adds	r0, #1
 80105ae:	d025      	beq.n	80105fc <_printf_common+0xa8>
 80105b0:	2206      	movs	r2, #6
 80105b2:	6823      	ldr	r3, [r4, #0]
 80105b4:	2500      	movs	r5, #0
 80105b6:	4013      	ands	r3, r2
 80105b8:	2b04      	cmp	r3, #4
 80105ba:	d105      	bne.n	80105c8 <_printf_common+0x74>
 80105bc:	6833      	ldr	r3, [r6, #0]
 80105be:	68e5      	ldr	r5, [r4, #12]
 80105c0:	1aed      	subs	r5, r5, r3
 80105c2:	43eb      	mvns	r3, r5
 80105c4:	17db      	asrs	r3, r3, #31
 80105c6:	401d      	ands	r5, r3
 80105c8:	68a3      	ldr	r3, [r4, #8]
 80105ca:	6922      	ldr	r2, [r4, #16]
 80105cc:	4293      	cmp	r3, r2
 80105ce:	dd01      	ble.n	80105d4 <_printf_common+0x80>
 80105d0:	1a9b      	subs	r3, r3, r2
 80105d2:	18ed      	adds	r5, r5, r3
 80105d4:	2600      	movs	r6, #0
 80105d6:	42b5      	cmp	r5, r6
 80105d8:	d120      	bne.n	801061c <_printf_common+0xc8>
 80105da:	2000      	movs	r0, #0
 80105dc:	e010      	b.n	8010600 <_printf_common+0xac>
 80105de:	3501      	adds	r5, #1
 80105e0:	68e3      	ldr	r3, [r4, #12]
 80105e2:	6832      	ldr	r2, [r6, #0]
 80105e4:	1a9b      	subs	r3, r3, r2
 80105e6:	42ab      	cmp	r3, r5
 80105e8:	ddd2      	ble.n	8010590 <_printf_common+0x3c>
 80105ea:	0022      	movs	r2, r4
 80105ec:	2301      	movs	r3, #1
 80105ee:	9901      	ldr	r1, [sp, #4]
 80105f0:	9800      	ldr	r0, [sp, #0]
 80105f2:	9f08      	ldr	r7, [sp, #32]
 80105f4:	3219      	adds	r2, #25
 80105f6:	47b8      	blx	r7
 80105f8:	3001      	adds	r0, #1
 80105fa:	d1f0      	bne.n	80105de <_printf_common+0x8a>
 80105fc:	2001      	movs	r0, #1
 80105fe:	4240      	negs	r0, r0
 8010600:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010602:	2030      	movs	r0, #48	@ 0x30
 8010604:	18e1      	adds	r1, r4, r3
 8010606:	3143      	adds	r1, #67	@ 0x43
 8010608:	7008      	strb	r0, [r1, #0]
 801060a:	0021      	movs	r1, r4
 801060c:	1c5a      	adds	r2, r3, #1
 801060e:	3145      	adds	r1, #69	@ 0x45
 8010610:	7809      	ldrb	r1, [r1, #0]
 8010612:	18a2      	adds	r2, r4, r2
 8010614:	3243      	adds	r2, #67	@ 0x43
 8010616:	3302      	adds	r3, #2
 8010618:	7011      	strb	r1, [r2, #0]
 801061a:	e7c1      	b.n	80105a0 <_printf_common+0x4c>
 801061c:	0022      	movs	r2, r4
 801061e:	2301      	movs	r3, #1
 8010620:	9901      	ldr	r1, [sp, #4]
 8010622:	9800      	ldr	r0, [sp, #0]
 8010624:	9f08      	ldr	r7, [sp, #32]
 8010626:	321a      	adds	r2, #26
 8010628:	47b8      	blx	r7
 801062a:	3001      	adds	r0, #1
 801062c:	d0e6      	beq.n	80105fc <_printf_common+0xa8>
 801062e:	3601      	adds	r6, #1
 8010630:	e7d1      	b.n	80105d6 <_printf_common+0x82>
	...

08010634 <_printf_i>:
 8010634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010636:	b08b      	sub	sp, #44	@ 0x2c
 8010638:	9206      	str	r2, [sp, #24]
 801063a:	000a      	movs	r2, r1
 801063c:	3243      	adds	r2, #67	@ 0x43
 801063e:	9307      	str	r3, [sp, #28]
 8010640:	9005      	str	r0, [sp, #20]
 8010642:	9203      	str	r2, [sp, #12]
 8010644:	7e0a      	ldrb	r2, [r1, #24]
 8010646:	000c      	movs	r4, r1
 8010648:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801064a:	2a78      	cmp	r2, #120	@ 0x78
 801064c:	d809      	bhi.n	8010662 <_printf_i+0x2e>
 801064e:	2a62      	cmp	r2, #98	@ 0x62
 8010650:	d80b      	bhi.n	801066a <_printf_i+0x36>
 8010652:	2a00      	cmp	r2, #0
 8010654:	d100      	bne.n	8010658 <_printf_i+0x24>
 8010656:	e0ba      	b.n	80107ce <_printf_i+0x19a>
 8010658:	497a      	ldr	r1, [pc, #488]	@ (8010844 <_printf_i+0x210>)
 801065a:	9104      	str	r1, [sp, #16]
 801065c:	2a58      	cmp	r2, #88	@ 0x58
 801065e:	d100      	bne.n	8010662 <_printf_i+0x2e>
 8010660:	e08e      	b.n	8010780 <_printf_i+0x14c>
 8010662:	0025      	movs	r5, r4
 8010664:	3542      	adds	r5, #66	@ 0x42
 8010666:	702a      	strb	r2, [r5, #0]
 8010668:	e022      	b.n	80106b0 <_printf_i+0x7c>
 801066a:	0010      	movs	r0, r2
 801066c:	3863      	subs	r0, #99	@ 0x63
 801066e:	2815      	cmp	r0, #21
 8010670:	d8f7      	bhi.n	8010662 <_printf_i+0x2e>
 8010672:	f7ef fd65 	bl	8000140 <__gnu_thumb1_case_shi>
 8010676:	0016      	.short	0x0016
 8010678:	fff6001f 	.word	0xfff6001f
 801067c:	fff6fff6 	.word	0xfff6fff6
 8010680:	001ffff6 	.word	0x001ffff6
 8010684:	fff6fff6 	.word	0xfff6fff6
 8010688:	fff6fff6 	.word	0xfff6fff6
 801068c:	0036009f 	.word	0x0036009f
 8010690:	fff6007e 	.word	0xfff6007e
 8010694:	00b0fff6 	.word	0x00b0fff6
 8010698:	0036fff6 	.word	0x0036fff6
 801069c:	fff6fff6 	.word	0xfff6fff6
 80106a0:	0082      	.short	0x0082
 80106a2:	0025      	movs	r5, r4
 80106a4:	681a      	ldr	r2, [r3, #0]
 80106a6:	3542      	adds	r5, #66	@ 0x42
 80106a8:	1d11      	adds	r1, r2, #4
 80106aa:	6019      	str	r1, [r3, #0]
 80106ac:	6813      	ldr	r3, [r2, #0]
 80106ae:	702b      	strb	r3, [r5, #0]
 80106b0:	2301      	movs	r3, #1
 80106b2:	e09e      	b.n	80107f2 <_printf_i+0x1be>
 80106b4:	6818      	ldr	r0, [r3, #0]
 80106b6:	6809      	ldr	r1, [r1, #0]
 80106b8:	1d02      	adds	r2, r0, #4
 80106ba:	060d      	lsls	r5, r1, #24
 80106bc:	d50b      	bpl.n	80106d6 <_printf_i+0xa2>
 80106be:	6806      	ldr	r6, [r0, #0]
 80106c0:	601a      	str	r2, [r3, #0]
 80106c2:	2e00      	cmp	r6, #0
 80106c4:	da03      	bge.n	80106ce <_printf_i+0x9a>
 80106c6:	232d      	movs	r3, #45	@ 0x2d
 80106c8:	9a03      	ldr	r2, [sp, #12]
 80106ca:	4276      	negs	r6, r6
 80106cc:	7013      	strb	r3, [r2, #0]
 80106ce:	4b5d      	ldr	r3, [pc, #372]	@ (8010844 <_printf_i+0x210>)
 80106d0:	270a      	movs	r7, #10
 80106d2:	9304      	str	r3, [sp, #16]
 80106d4:	e018      	b.n	8010708 <_printf_i+0xd4>
 80106d6:	6806      	ldr	r6, [r0, #0]
 80106d8:	601a      	str	r2, [r3, #0]
 80106da:	0649      	lsls	r1, r1, #25
 80106dc:	d5f1      	bpl.n	80106c2 <_printf_i+0x8e>
 80106de:	b236      	sxth	r6, r6
 80106e0:	e7ef      	b.n	80106c2 <_printf_i+0x8e>
 80106e2:	6808      	ldr	r0, [r1, #0]
 80106e4:	6819      	ldr	r1, [r3, #0]
 80106e6:	c940      	ldmia	r1!, {r6}
 80106e8:	0605      	lsls	r5, r0, #24
 80106ea:	d402      	bmi.n	80106f2 <_printf_i+0xbe>
 80106ec:	0640      	lsls	r0, r0, #25
 80106ee:	d500      	bpl.n	80106f2 <_printf_i+0xbe>
 80106f0:	b2b6      	uxth	r6, r6
 80106f2:	6019      	str	r1, [r3, #0]
 80106f4:	4b53      	ldr	r3, [pc, #332]	@ (8010844 <_printf_i+0x210>)
 80106f6:	270a      	movs	r7, #10
 80106f8:	9304      	str	r3, [sp, #16]
 80106fa:	2a6f      	cmp	r2, #111	@ 0x6f
 80106fc:	d100      	bne.n	8010700 <_printf_i+0xcc>
 80106fe:	3f02      	subs	r7, #2
 8010700:	0023      	movs	r3, r4
 8010702:	2200      	movs	r2, #0
 8010704:	3343      	adds	r3, #67	@ 0x43
 8010706:	701a      	strb	r2, [r3, #0]
 8010708:	6863      	ldr	r3, [r4, #4]
 801070a:	60a3      	str	r3, [r4, #8]
 801070c:	2b00      	cmp	r3, #0
 801070e:	db06      	blt.n	801071e <_printf_i+0xea>
 8010710:	2104      	movs	r1, #4
 8010712:	6822      	ldr	r2, [r4, #0]
 8010714:	9d03      	ldr	r5, [sp, #12]
 8010716:	438a      	bics	r2, r1
 8010718:	6022      	str	r2, [r4, #0]
 801071a:	4333      	orrs	r3, r6
 801071c:	d00c      	beq.n	8010738 <_printf_i+0x104>
 801071e:	9d03      	ldr	r5, [sp, #12]
 8010720:	0030      	movs	r0, r6
 8010722:	0039      	movs	r1, r7
 8010724:	f7ef fd9c 	bl	8000260 <__aeabi_uidivmod>
 8010728:	9b04      	ldr	r3, [sp, #16]
 801072a:	3d01      	subs	r5, #1
 801072c:	5c5b      	ldrb	r3, [r3, r1]
 801072e:	702b      	strb	r3, [r5, #0]
 8010730:	0033      	movs	r3, r6
 8010732:	0006      	movs	r6, r0
 8010734:	429f      	cmp	r7, r3
 8010736:	d9f3      	bls.n	8010720 <_printf_i+0xec>
 8010738:	2f08      	cmp	r7, #8
 801073a:	d109      	bne.n	8010750 <_printf_i+0x11c>
 801073c:	6823      	ldr	r3, [r4, #0]
 801073e:	07db      	lsls	r3, r3, #31
 8010740:	d506      	bpl.n	8010750 <_printf_i+0x11c>
 8010742:	6862      	ldr	r2, [r4, #4]
 8010744:	6923      	ldr	r3, [r4, #16]
 8010746:	429a      	cmp	r2, r3
 8010748:	dc02      	bgt.n	8010750 <_printf_i+0x11c>
 801074a:	2330      	movs	r3, #48	@ 0x30
 801074c:	3d01      	subs	r5, #1
 801074e:	702b      	strb	r3, [r5, #0]
 8010750:	9b03      	ldr	r3, [sp, #12]
 8010752:	1b5b      	subs	r3, r3, r5
 8010754:	6123      	str	r3, [r4, #16]
 8010756:	9b07      	ldr	r3, [sp, #28]
 8010758:	0021      	movs	r1, r4
 801075a:	9300      	str	r3, [sp, #0]
 801075c:	9805      	ldr	r0, [sp, #20]
 801075e:	9b06      	ldr	r3, [sp, #24]
 8010760:	aa09      	add	r2, sp, #36	@ 0x24
 8010762:	f7ff fef7 	bl	8010554 <_printf_common>
 8010766:	3001      	adds	r0, #1
 8010768:	d148      	bne.n	80107fc <_printf_i+0x1c8>
 801076a:	2001      	movs	r0, #1
 801076c:	4240      	negs	r0, r0
 801076e:	b00b      	add	sp, #44	@ 0x2c
 8010770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010772:	2220      	movs	r2, #32
 8010774:	6809      	ldr	r1, [r1, #0]
 8010776:	430a      	orrs	r2, r1
 8010778:	6022      	str	r2, [r4, #0]
 801077a:	2278      	movs	r2, #120	@ 0x78
 801077c:	4932      	ldr	r1, [pc, #200]	@ (8010848 <_printf_i+0x214>)
 801077e:	9104      	str	r1, [sp, #16]
 8010780:	0021      	movs	r1, r4
 8010782:	3145      	adds	r1, #69	@ 0x45
 8010784:	700a      	strb	r2, [r1, #0]
 8010786:	6819      	ldr	r1, [r3, #0]
 8010788:	6822      	ldr	r2, [r4, #0]
 801078a:	c940      	ldmia	r1!, {r6}
 801078c:	0610      	lsls	r0, r2, #24
 801078e:	d402      	bmi.n	8010796 <_printf_i+0x162>
 8010790:	0650      	lsls	r0, r2, #25
 8010792:	d500      	bpl.n	8010796 <_printf_i+0x162>
 8010794:	b2b6      	uxth	r6, r6
 8010796:	6019      	str	r1, [r3, #0]
 8010798:	07d3      	lsls	r3, r2, #31
 801079a:	d502      	bpl.n	80107a2 <_printf_i+0x16e>
 801079c:	2320      	movs	r3, #32
 801079e:	4313      	orrs	r3, r2
 80107a0:	6023      	str	r3, [r4, #0]
 80107a2:	2e00      	cmp	r6, #0
 80107a4:	d001      	beq.n	80107aa <_printf_i+0x176>
 80107a6:	2710      	movs	r7, #16
 80107a8:	e7aa      	b.n	8010700 <_printf_i+0xcc>
 80107aa:	2220      	movs	r2, #32
 80107ac:	6823      	ldr	r3, [r4, #0]
 80107ae:	4393      	bics	r3, r2
 80107b0:	6023      	str	r3, [r4, #0]
 80107b2:	e7f8      	b.n	80107a6 <_printf_i+0x172>
 80107b4:	681a      	ldr	r2, [r3, #0]
 80107b6:	680d      	ldr	r5, [r1, #0]
 80107b8:	1d10      	adds	r0, r2, #4
 80107ba:	6949      	ldr	r1, [r1, #20]
 80107bc:	6018      	str	r0, [r3, #0]
 80107be:	6813      	ldr	r3, [r2, #0]
 80107c0:	062e      	lsls	r6, r5, #24
 80107c2:	d501      	bpl.n	80107c8 <_printf_i+0x194>
 80107c4:	6019      	str	r1, [r3, #0]
 80107c6:	e002      	b.n	80107ce <_printf_i+0x19a>
 80107c8:	066d      	lsls	r5, r5, #25
 80107ca:	d5fb      	bpl.n	80107c4 <_printf_i+0x190>
 80107cc:	8019      	strh	r1, [r3, #0]
 80107ce:	2300      	movs	r3, #0
 80107d0:	9d03      	ldr	r5, [sp, #12]
 80107d2:	6123      	str	r3, [r4, #16]
 80107d4:	e7bf      	b.n	8010756 <_printf_i+0x122>
 80107d6:	681a      	ldr	r2, [r3, #0]
 80107d8:	1d11      	adds	r1, r2, #4
 80107da:	6019      	str	r1, [r3, #0]
 80107dc:	6815      	ldr	r5, [r2, #0]
 80107de:	2100      	movs	r1, #0
 80107e0:	0028      	movs	r0, r5
 80107e2:	6862      	ldr	r2, [r4, #4]
 80107e4:	f000 f9a8 	bl	8010b38 <memchr>
 80107e8:	2800      	cmp	r0, #0
 80107ea:	d001      	beq.n	80107f0 <_printf_i+0x1bc>
 80107ec:	1b40      	subs	r0, r0, r5
 80107ee:	6060      	str	r0, [r4, #4]
 80107f0:	6863      	ldr	r3, [r4, #4]
 80107f2:	6123      	str	r3, [r4, #16]
 80107f4:	2300      	movs	r3, #0
 80107f6:	9a03      	ldr	r2, [sp, #12]
 80107f8:	7013      	strb	r3, [r2, #0]
 80107fa:	e7ac      	b.n	8010756 <_printf_i+0x122>
 80107fc:	002a      	movs	r2, r5
 80107fe:	6923      	ldr	r3, [r4, #16]
 8010800:	9906      	ldr	r1, [sp, #24]
 8010802:	9805      	ldr	r0, [sp, #20]
 8010804:	9d07      	ldr	r5, [sp, #28]
 8010806:	47a8      	blx	r5
 8010808:	3001      	adds	r0, #1
 801080a:	d0ae      	beq.n	801076a <_printf_i+0x136>
 801080c:	6823      	ldr	r3, [r4, #0]
 801080e:	079b      	lsls	r3, r3, #30
 8010810:	d415      	bmi.n	801083e <_printf_i+0x20a>
 8010812:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010814:	68e0      	ldr	r0, [r4, #12]
 8010816:	4298      	cmp	r0, r3
 8010818:	daa9      	bge.n	801076e <_printf_i+0x13a>
 801081a:	0018      	movs	r0, r3
 801081c:	e7a7      	b.n	801076e <_printf_i+0x13a>
 801081e:	0022      	movs	r2, r4
 8010820:	2301      	movs	r3, #1
 8010822:	9906      	ldr	r1, [sp, #24]
 8010824:	9805      	ldr	r0, [sp, #20]
 8010826:	9e07      	ldr	r6, [sp, #28]
 8010828:	3219      	adds	r2, #25
 801082a:	47b0      	blx	r6
 801082c:	3001      	adds	r0, #1
 801082e:	d09c      	beq.n	801076a <_printf_i+0x136>
 8010830:	3501      	adds	r5, #1
 8010832:	68e3      	ldr	r3, [r4, #12]
 8010834:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010836:	1a9b      	subs	r3, r3, r2
 8010838:	42ab      	cmp	r3, r5
 801083a:	dcf0      	bgt.n	801081e <_printf_i+0x1ea>
 801083c:	e7e9      	b.n	8010812 <_printf_i+0x1de>
 801083e:	2500      	movs	r5, #0
 8010840:	e7f7      	b.n	8010832 <_printf_i+0x1fe>
 8010842:	46c0      	nop			@ (mov r8, r8)
 8010844:	08011fa8 	.word	0x08011fa8
 8010848:	08011fb9 	.word	0x08011fb9

0801084c <__sflush_r>:
 801084c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801084e:	220c      	movs	r2, #12
 8010850:	5e8b      	ldrsh	r3, [r1, r2]
 8010852:	0005      	movs	r5, r0
 8010854:	000c      	movs	r4, r1
 8010856:	071a      	lsls	r2, r3, #28
 8010858:	d456      	bmi.n	8010908 <__sflush_r+0xbc>
 801085a:	684a      	ldr	r2, [r1, #4]
 801085c:	2a00      	cmp	r2, #0
 801085e:	dc02      	bgt.n	8010866 <__sflush_r+0x1a>
 8010860:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8010862:	2a00      	cmp	r2, #0
 8010864:	dd4e      	ble.n	8010904 <__sflush_r+0xb8>
 8010866:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8010868:	2f00      	cmp	r7, #0
 801086a:	d04b      	beq.n	8010904 <__sflush_r+0xb8>
 801086c:	2200      	movs	r2, #0
 801086e:	2080      	movs	r0, #128	@ 0x80
 8010870:	682e      	ldr	r6, [r5, #0]
 8010872:	602a      	str	r2, [r5, #0]
 8010874:	001a      	movs	r2, r3
 8010876:	0140      	lsls	r0, r0, #5
 8010878:	6a21      	ldr	r1, [r4, #32]
 801087a:	4002      	ands	r2, r0
 801087c:	4203      	tst	r3, r0
 801087e:	d033      	beq.n	80108e8 <__sflush_r+0x9c>
 8010880:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010882:	89a3      	ldrh	r3, [r4, #12]
 8010884:	075b      	lsls	r3, r3, #29
 8010886:	d506      	bpl.n	8010896 <__sflush_r+0x4a>
 8010888:	6863      	ldr	r3, [r4, #4]
 801088a:	1ad2      	subs	r2, r2, r3
 801088c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801088e:	2b00      	cmp	r3, #0
 8010890:	d001      	beq.n	8010896 <__sflush_r+0x4a>
 8010892:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010894:	1ad2      	subs	r2, r2, r3
 8010896:	2300      	movs	r3, #0
 8010898:	0028      	movs	r0, r5
 801089a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 801089c:	6a21      	ldr	r1, [r4, #32]
 801089e:	47b8      	blx	r7
 80108a0:	89a2      	ldrh	r2, [r4, #12]
 80108a2:	1c43      	adds	r3, r0, #1
 80108a4:	d106      	bne.n	80108b4 <__sflush_r+0x68>
 80108a6:	6829      	ldr	r1, [r5, #0]
 80108a8:	291d      	cmp	r1, #29
 80108aa:	d846      	bhi.n	801093a <__sflush_r+0xee>
 80108ac:	4b29      	ldr	r3, [pc, #164]	@ (8010954 <__sflush_r+0x108>)
 80108ae:	40cb      	lsrs	r3, r1
 80108b0:	07db      	lsls	r3, r3, #31
 80108b2:	d542      	bpl.n	801093a <__sflush_r+0xee>
 80108b4:	2300      	movs	r3, #0
 80108b6:	6063      	str	r3, [r4, #4]
 80108b8:	6923      	ldr	r3, [r4, #16]
 80108ba:	6023      	str	r3, [r4, #0]
 80108bc:	04d2      	lsls	r2, r2, #19
 80108be:	d505      	bpl.n	80108cc <__sflush_r+0x80>
 80108c0:	1c43      	adds	r3, r0, #1
 80108c2:	d102      	bne.n	80108ca <__sflush_r+0x7e>
 80108c4:	682b      	ldr	r3, [r5, #0]
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d100      	bne.n	80108cc <__sflush_r+0x80>
 80108ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80108cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80108ce:	602e      	str	r6, [r5, #0]
 80108d0:	2900      	cmp	r1, #0
 80108d2:	d017      	beq.n	8010904 <__sflush_r+0xb8>
 80108d4:	0023      	movs	r3, r4
 80108d6:	3344      	adds	r3, #68	@ 0x44
 80108d8:	4299      	cmp	r1, r3
 80108da:	d002      	beq.n	80108e2 <__sflush_r+0x96>
 80108dc:	0028      	movs	r0, r5
 80108de:	f7fe fa5f 	bl	800eda0 <_free_r>
 80108e2:	2300      	movs	r3, #0
 80108e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80108e6:	e00d      	b.n	8010904 <__sflush_r+0xb8>
 80108e8:	2301      	movs	r3, #1
 80108ea:	0028      	movs	r0, r5
 80108ec:	47b8      	blx	r7
 80108ee:	0002      	movs	r2, r0
 80108f0:	1c43      	adds	r3, r0, #1
 80108f2:	d1c6      	bne.n	8010882 <__sflush_r+0x36>
 80108f4:	682b      	ldr	r3, [r5, #0]
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d0c3      	beq.n	8010882 <__sflush_r+0x36>
 80108fa:	2b1d      	cmp	r3, #29
 80108fc:	d001      	beq.n	8010902 <__sflush_r+0xb6>
 80108fe:	2b16      	cmp	r3, #22
 8010900:	d11a      	bne.n	8010938 <__sflush_r+0xec>
 8010902:	602e      	str	r6, [r5, #0]
 8010904:	2000      	movs	r0, #0
 8010906:	e01e      	b.n	8010946 <__sflush_r+0xfa>
 8010908:	690e      	ldr	r6, [r1, #16]
 801090a:	2e00      	cmp	r6, #0
 801090c:	d0fa      	beq.n	8010904 <__sflush_r+0xb8>
 801090e:	680f      	ldr	r7, [r1, #0]
 8010910:	600e      	str	r6, [r1, #0]
 8010912:	1bba      	subs	r2, r7, r6
 8010914:	9201      	str	r2, [sp, #4]
 8010916:	2200      	movs	r2, #0
 8010918:	079b      	lsls	r3, r3, #30
 801091a:	d100      	bne.n	801091e <__sflush_r+0xd2>
 801091c:	694a      	ldr	r2, [r1, #20]
 801091e:	60a2      	str	r2, [r4, #8]
 8010920:	9b01      	ldr	r3, [sp, #4]
 8010922:	2b00      	cmp	r3, #0
 8010924:	ddee      	ble.n	8010904 <__sflush_r+0xb8>
 8010926:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8010928:	0032      	movs	r2, r6
 801092a:	001f      	movs	r7, r3
 801092c:	0028      	movs	r0, r5
 801092e:	9b01      	ldr	r3, [sp, #4]
 8010930:	6a21      	ldr	r1, [r4, #32]
 8010932:	47b8      	blx	r7
 8010934:	2800      	cmp	r0, #0
 8010936:	dc07      	bgt.n	8010948 <__sflush_r+0xfc>
 8010938:	89a2      	ldrh	r2, [r4, #12]
 801093a:	2340      	movs	r3, #64	@ 0x40
 801093c:	2001      	movs	r0, #1
 801093e:	4313      	orrs	r3, r2
 8010940:	b21b      	sxth	r3, r3
 8010942:	81a3      	strh	r3, [r4, #12]
 8010944:	4240      	negs	r0, r0
 8010946:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010948:	9b01      	ldr	r3, [sp, #4]
 801094a:	1836      	adds	r6, r6, r0
 801094c:	1a1b      	subs	r3, r3, r0
 801094e:	9301      	str	r3, [sp, #4]
 8010950:	e7e6      	b.n	8010920 <__sflush_r+0xd4>
 8010952:	46c0      	nop			@ (mov r8, r8)
 8010954:	20400001 	.word	0x20400001

08010958 <_fflush_r>:
 8010958:	690b      	ldr	r3, [r1, #16]
 801095a:	b570      	push	{r4, r5, r6, lr}
 801095c:	0005      	movs	r5, r0
 801095e:	000c      	movs	r4, r1
 8010960:	2b00      	cmp	r3, #0
 8010962:	d102      	bne.n	801096a <_fflush_r+0x12>
 8010964:	2500      	movs	r5, #0
 8010966:	0028      	movs	r0, r5
 8010968:	bd70      	pop	{r4, r5, r6, pc}
 801096a:	2800      	cmp	r0, #0
 801096c:	d004      	beq.n	8010978 <_fflush_r+0x20>
 801096e:	6a03      	ldr	r3, [r0, #32]
 8010970:	2b00      	cmp	r3, #0
 8010972:	d101      	bne.n	8010978 <_fflush_r+0x20>
 8010974:	f7fe f8ce 	bl	800eb14 <__sinit>
 8010978:	220c      	movs	r2, #12
 801097a:	5ea3      	ldrsh	r3, [r4, r2]
 801097c:	2b00      	cmp	r3, #0
 801097e:	d0f1      	beq.n	8010964 <_fflush_r+0xc>
 8010980:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010982:	07d2      	lsls	r2, r2, #31
 8010984:	d404      	bmi.n	8010990 <_fflush_r+0x38>
 8010986:	059b      	lsls	r3, r3, #22
 8010988:	d402      	bmi.n	8010990 <_fflush_r+0x38>
 801098a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801098c:	f7fe f9f7 	bl	800ed7e <__retarget_lock_acquire_recursive>
 8010990:	0028      	movs	r0, r5
 8010992:	0021      	movs	r1, r4
 8010994:	f7ff ff5a 	bl	801084c <__sflush_r>
 8010998:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801099a:	0005      	movs	r5, r0
 801099c:	07db      	lsls	r3, r3, #31
 801099e:	d4e2      	bmi.n	8010966 <_fflush_r+0xe>
 80109a0:	89a3      	ldrh	r3, [r4, #12]
 80109a2:	059b      	lsls	r3, r3, #22
 80109a4:	d4df      	bmi.n	8010966 <_fflush_r+0xe>
 80109a6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80109a8:	f7fe f9ea 	bl	800ed80 <__retarget_lock_release_recursive>
 80109ac:	e7db      	b.n	8010966 <_fflush_r+0xe>

080109ae <__swbuf_r>:
 80109ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109b0:	0006      	movs	r6, r0
 80109b2:	000d      	movs	r5, r1
 80109b4:	0014      	movs	r4, r2
 80109b6:	2800      	cmp	r0, #0
 80109b8:	d004      	beq.n	80109c4 <__swbuf_r+0x16>
 80109ba:	6a03      	ldr	r3, [r0, #32]
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d101      	bne.n	80109c4 <__swbuf_r+0x16>
 80109c0:	f7fe f8a8 	bl	800eb14 <__sinit>
 80109c4:	69a3      	ldr	r3, [r4, #24]
 80109c6:	60a3      	str	r3, [r4, #8]
 80109c8:	89a3      	ldrh	r3, [r4, #12]
 80109ca:	071b      	lsls	r3, r3, #28
 80109cc:	d502      	bpl.n	80109d4 <__swbuf_r+0x26>
 80109ce:	6923      	ldr	r3, [r4, #16]
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	d109      	bne.n	80109e8 <__swbuf_r+0x3a>
 80109d4:	0021      	movs	r1, r4
 80109d6:	0030      	movs	r0, r6
 80109d8:	f000 f82c 	bl	8010a34 <__swsetup_r>
 80109dc:	2800      	cmp	r0, #0
 80109de:	d003      	beq.n	80109e8 <__swbuf_r+0x3a>
 80109e0:	2501      	movs	r5, #1
 80109e2:	426d      	negs	r5, r5
 80109e4:	0028      	movs	r0, r5
 80109e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80109e8:	6923      	ldr	r3, [r4, #16]
 80109ea:	6820      	ldr	r0, [r4, #0]
 80109ec:	b2ef      	uxtb	r7, r5
 80109ee:	1ac0      	subs	r0, r0, r3
 80109f0:	6963      	ldr	r3, [r4, #20]
 80109f2:	b2ed      	uxtb	r5, r5
 80109f4:	4283      	cmp	r3, r0
 80109f6:	dc05      	bgt.n	8010a04 <__swbuf_r+0x56>
 80109f8:	0021      	movs	r1, r4
 80109fa:	0030      	movs	r0, r6
 80109fc:	f7ff ffac 	bl	8010958 <_fflush_r>
 8010a00:	2800      	cmp	r0, #0
 8010a02:	d1ed      	bne.n	80109e0 <__swbuf_r+0x32>
 8010a04:	68a3      	ldr	r3, [r4, #8]
 8010a06:	3001      	adds	r0, #1
 8010a08:	3b01      	subs	r3, #1
 8010a0a:	60a3      	str	r3, [r4, #8]
 8010a0c:	6823      	ldr	r3, [r4, #0]
 8010a0e:	1c5a      	adds	r2, r3, #1
 8010a10:	6022      	str	r2, [r4, #0]
 8010a12:	701f      	strb	r7, [r3, #0]
 8010a14:	6963      	ldr	r3, [r4, #20]
 8010a16:	4283      	cmp	r3, r0
 8010a18:	d004      	beq.n	8010a24 <__swbuf_r+0x76>
 8010a1a:	89a3      	ldrh	r3, [r4, #12]
 8010a1c:	07db      	lsls	r3, r3, #31
 8010a1e:	d5e1      	bpl.n	80109e4 <__swbuf_r+0x36>
 8010a20:	2d0a      	cmp	r5, #10
 8010a22:	d1df      	bne.n	80109e4 <__swbuf_r+0x36>
 8010a24:	0021      	movs	r1, r4
 8010a26:	0030      	movs	r0, r6
 8010a28:	f7ff ff96 	bl	8010958 <_fflush_r>
 8010a2c:	2800      	cmp	r0, #0
 8010a2e:	d0d9      	beq.n	80109e4 <__swbuf_r+0x36>
 8010a30:	e7d6      	b.n	80109e0 <__swbuf_r+0x32>
	...

08010a34 <__swsetup_r>:
 8010a34:	4b2d      	ldr	r3, [pc, #180]	@ (8010aec <__swsetup_r+0xb8>)
 8010a36:	b570      	push	{r4, r5, r6, lr}
 8010a38:	0005      	movs	r5, r0
 8010a3a:	6818      	ldr	r0, [r3, #0]
 8010a3c:	000c      	movs	r4, r1
 8010a3e:	2800      	cmp	r0, #0
 8010a40:	d004      	beq.n	8010a4c <__swsetup_r+0x18>
 8010a42:	6a03      	ldr	r3, [r0, #32]
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d101      	bne.n	8010a4c <__swsetup_r+0x18>
 8010a48:	f7fe f864 	bl	800eb14 <__sinit>
 8010a4c:	220c      	movs	r2, #12
 8010a4e:	5ea3      	ldrsh	r3, [r4, r2]
 8010a50:	071a      	lsls	r2, r3, #28
 8010a52:	d423      	bmi.n	8010a9c <__swsetup_r+0x68>
 8010a54:	06da      	lsls	r2, r3, #27
 8010a56:	d407      	bmi.n	8010a68 <__swsetup_r+0x34>
 8010a58:	2209      	movs	r2, #9
 8010a5a:	602a      	str	r2, [r5, #0]
 8010a5c:	2240      	movs	r2, #64	@ 0x40
 8010a5e:	2001      	movs	r0, #1
 8010a60:	4313      	orrs	r3, r2
 8010a62:	81a3      	strh	r3, [r4, #12]
 8010a64:	4240      	negs	r0, r0
 8010a66:	e03a      	b.n	8010ade <__swsetup_r+0xaa>
 8010a68:	075b      	lsls	r3, r3, #29
 8010a6a:	d513      	bpl.n	8010a94 <__swsetup_r+0x60>
 8010a6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010a6e:	2900      	cmp	r1, #0
 8010a70:	d008      	beq.n	8010a84 <__swsetup_r+0x50>
 8010a72:	0023      	movs	r3, r4
 8010a74:	3344      	adds	r3, #68	@ 0x44
 8010a76:	4299      	cmp	r1, r3
 8010a78:	d002      	beq.n	8010a80 <__swsetup_r+0x4c>
 8010a7a:	0028      	movs	r0, r5
 8010a7c:	f7fe f990 	bl	800eda0 <_free_r>
 8010a80:	2300      	movs	r3, #0
 8010a82:	6363      	str	r3, [r4, #52]	@ 0x34
 8010a84:	2224      	movs	r2, #36	@ 0x24
 8010a86:	89a3      	ldrh	r3, [r4, #12]
 8010a88:	4393      	bics	r3, r2
 8010a8a:	81a3      	strh	r3, [r4, #12]
 8010a8c:	2300      	movs	r3, #0
 8010a8e:	6063      	str	r3, [r4, #4]
 8010a90:	6923      	ldr	r3, [r4, #16]
 8010a92:	6023      	str	r3, [r4, #0]
 8010a94:	2308      	movs	r3, #8
 8010a96:	89a2      	ldrh	r2, [r4, #12]
 8010a98:	4313      	orrs	r3, r2
 8010a9a:	81a3      	strh	r3, [r4, #12]
 8010a9c:	6923      	ldr	r3, [r4, #16]
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d10b      	bne.n	8010aba <__swsetup_r+0x86>
 8010aa2:	21a0      	movs	r1, #160	@ 0xa0
 8010aa4:	2280      	movs	r2, #128	@ 0x80
 8010aa6:	89a3      	ldrh	r3, [r4, #12]
 8010aa8:	0089      	lsls	r1, r1, #2
 8010aaa:	0092      	lsls	r2, r2, #2
 8010aac:	400b      	ands	r3, r1
 8010aae:	4293      	cmp	r3, r2
 8010ab0:	d003      	beq.n	8010aba <__swsetup_r+0x86>
 8010ab2:	0021      	movs	r1, r4
 8010ab4:	0028      	movs	r0, r5
 8010ab6:	f000 f90b 	bl	8010cd0 <__smakebuf_r>
 8010aba:	220c      	movs	r2, #12
 8010abc:	5ea3      	ldrsh	r3, [r4, r2]
 8010abe:	2101      	movs	r1, #1
 8010ac0:	001a      	movs	r2, r3
 8010ac2:	400a      	ands	r2, r1
 8010ac4:	420b      	tst	r3, r1
 8010ac6:	d00b      	beq.n	8010ae0 <__swsetup_r+0xac>
 8010ac8:	2200      	movs	r2, #0
 8010aca:	60a2      	str	r2, [r4, #8]
 8010acc:	6962      	ldr	r2, [r4, #20]
 8010ace:	4252      	negs	r2, r2
 8010ad0:	61a2      	str	r2, [r4, #24]
 8010ad2:	2000      	movs	r0, #0
 8010ad4:	6922      	ldr	r2, [r4, #16]
 8010ad6:	4282      	cmp	r2, r0
 8010ad8:	d101      	bne.n	8010ade <__swsetup_r+0xaa>
 8010ada:	061a      	lsls	r2, r3, #24
 8010adc:	d4be      	bmi.n	8010a5c <__swsetup_r+0x28>
 8010ade:	bd70      	pop	{r4, r5, r6, pc}
 8010ae0:	0799      	lsls	r1, r3, #30
 8010ae2:	d400      	bmi.n	8010ae6 <__swsetup_r+0xb2>
 8010ae4:	6962      	ldr	r2, [r4, #20]
 8010ae6:	60a2      	str	r2, [r4, #8]
 8010ae8:	e7f3      	b.n	8010ad2 <__swsetup_r+0x9e>
 8010aea:	46c0      	nop			@ (mov r8, r8)
 8010aec:	20002b8c 	.word	0x20002b8c

08010af0 <memmove>:
 8010af0:	b510      	push	{r4, lr}
 8010af2:	4288      	cmp	r0, r1
 8010af4:	d902      	bls.n	8010afc <memmove+0xc>
 8010af6:	188b      	adds	r3, r1, r2
 8010af8:	4298      	cmp	r0, r3
 8010afa:	d308      	bcc.n	8010b0e <memmove+0x1e>
 8010afc:	2300      	movs	r3, #0
 8010afe:	429a      	cmp	r2, r3
 8010b00:	d007      	beq.n	8010b12 <memmove+0x22>
 8010b02:	5ccc      	ldrb	r4, [r1, r3]
 8010b04:	54c4      	strb	r4, [r0, r3]
 8010b06:	3301      	adds	r3, #1
 8010b08:	e7f9      	b.n	8010afe <memmove+0xe>
 8010b0a:	5c8b      	ldrb	r3, [r1, r2]
 8010b0c:	5483      	strb	r3, [r0, r2]
 8010b0e:	3a01      	subs	r2, #1
 8010b10:	d2fb      	bcs.n	8010b0a <memmove+0x1a>
 8010b12:	bd10      	pop	{r4, pc}

08010b14 <_sbrk_r>:
 8010b14:	2300      	movs	r3, #0
 8010b16:	b570      	push	{r4, r5, r6, lr}
 8010b18:	4d06      	ldr	r5, [pc, #24]	@ (8010b34 <_sbrk_r+0x20>)
 8010b1a:	0004      	movs	r4, r0
 8010b1c:	0008      	movs	r0, r1
 8010b1e:	602b      	str	r3, [r5, #0]
 8010b20:	f7f7 fa9e 	bl	8008060 <_sbrk>
 8010b24:	1c43      	adds	r3, r0, #1
 8010b26:	d103      	bne.n	8010b30 <_sbrk_r+0x1c>
 8010b28:	682b      	ldr	r3, [r5, #0]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d000      	beq.n	8010b30 <_sbrk_r+0x1c>
 8010b2e:	6023      	str	r3, [r4, #0]
 8010b30:	bd70      	pop	{r4, r5, r6, pc}
 8010b32:	46c0      	nop			@ (mov r8, r8)
 8010b34:	200040c4 	.word	0x200040c4

08010b38 <memchr>:
 8010b38:	b2c9      	uxtb	r1, r1
 8010b3a:	1882      	adds	r2, r0, r2
 8010b3c:	4290      	cmp	r0, r2
 8010b3e:	d101      	bne.n	8010b44 <memchr+0xc>
 8010b40:	2000      	movs	r0, #0
 8010b42:	4770      	bx	lr
 8010b44:	7803      	ldrb	r3, [r0, #0]
 8010b46:	428b      	cmp	r3, r1
 8010b48:	d0fb      	beq.n	8010b42 <memchr+0xa>
 8010b4a:	3001      	adds	r0, #1
 8010b4c:	e7f6      	b.n	8010b3c <memchr+0x4>
	...

08010b50 <__assert_func>:
 8010b50:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8010b52:	0014      	movs	r4, r2
 8010b54:	001a      	movs	r2, r3
 8010b56:	4b09      	ldr	r3, [pc, #36]	@ (8010b7c <__assert_func+0x2c>)
 8010b58:	0005      	movs	r5, r0
 8010b5a:	681b      	ldr	r3, [r3, #0]
 8010b5c:	000e      	movs	r6, r1
 8010b5e:	68d8      	ldr	r0, [r3, #12]
 8010b60:	4b07      	ldr	r3, [pc, #28]	@ (8010b80 <__assert_func+0x30>)
 8010b62:	2c00      	cmp	r4, #0
 8010b64:	d101      	bne.n	8010b6a <__assert_func+0x1a>
 8010b66:	4b07      	ldr	r3, [pc, #28]	@ (8010b84 <__assert_func+0x34>)
 8010b68:	001c      	movs	r4, r3
 8010b6a:	4907      	ldr	r1, [pc, #28]	@ (8010b88 <__assert_func+0x38>)
 8010b6c:	9301      	str	r3, [sp, #4]
 8010b6e:	9402      	str	r4, [sp, #8]
 8010b70:	002b      	movs	r3, r5
 8010b72:	9600      	str	r6, [sp, #0]
 8010b74:	f000 f872 	bl	8010c5c <fiprintf>
 8010b78:	f000 f910 	bl	8010d9c <abort>
 8010b7c:	20002b8c 	.word	0x20002b8c
 8010b80:	08011fca 	.word	0x08011fca
 8010b84:	08012005 	.word	0x08012005
 8010b88:	08011fd7 	.word	0x08011fd7

08010b8c <_calloc_r>:
 8010b8c:	b570      	push	{r4, r5, r6, lr}
 8010b8e:	0c0b      	lsrs	r3, r1, #16
 8010b90:	0c15      	lsrs	r5, r2, #16
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d11e      	bne.n	8010bd4 <_calloc_r+0x48>
 8010b96:	2d00      	cmp	r5, #0
 8010b98:	d10c      	bne.n	8010bb4 <_calloc_r+0x28>
 8010b9a:	b289      	uxth	r1, r1
 8010b9c:	b294      	uxth	r4, r2
 8010b9e:	434c      	muls	r4, r1
 8010ba0:	0021      	movs	r1, r4
 8010ba2:	f7fe fcc3 	bl	800f52c <_malloc_r>
 8010ba6:	1e05      	subs	r5, r0, #0
 8010ba8:	d01b      	beq.n	8010be2 <_calloc_r+0x56>
 8010baa:	0022      	movs	r2, r4
 8010bac:	2100      	movs	r1, #0
 8010bae:	f7fe f853 	bl	800ec58 <memset>
 8010bb2:	e016      	b.n	8010be2 <_calloc_r+0x56>
 8010bb4:	1c2b      	adds	r3, r5, #0
 8010bb6:	1c0c      	adds	r4, r1, #0
 8010bb8:	b289      	uxth	r1, r1
 8010bba:	b292      	uxth	r2, r2
 8010bbc:	434a      	muls	r2, r1
 8010bbe:	b29b      	uxth	r3, r3
 8010bc0:	b2a1      	uxth	r1, r4
 8010bc2:	4359      	muls	r1, r3
 8010bc4:	0c14      	lsrs	r4, r2, #16
 8010bc6:	190c      	adds	r4, r1, r4
 8010bc8:	0c23      	lsrs	r3, r4, #16
 8010bca:	d107      	bne.n	8010bdc <_calloc_r+0x50>
 8010bcc:	0424      	lsls	r4, r4, #16
 8010bce:	b292      	uxth	r2, r2
 8010bd0:	4314      	orrs	r4, r2
 8010bd2:	e7e5      	b.n	8010ba0 <_calloc_r+0x14>
 8010bd4:	2d00      	cmp	r5, #0
 8010bd6:	d101      	bne.n	8010bdc <_calloc_r+0x50>
 8010bd8:	1c14      	adds	r4, r2, #0
 8010bda:	e7ed      	b.n	8010bb8 <_calloc_r+0x2c>
 8010bdc:	230c      	movs	r3, #12
 8010bde:	2500      	movs	r5, #0
 8010be0:	6003      	str	r3, [r0, #0]
 8010be2:	0028      	movs	r0, r5
 8010be4:	bd70      	pop	{r4, r5, r6, pc}
	...

08010be8 <malloc>:
 8010be8:	b510      	push	{r4, lr}
 8010bea:	4b03      	ldr	r3, [pc, #12]	@ (8010bf8 <malloc+0x10>)
 8010bec:	0001      	movs	r1, r0
 8010bee:	6818      	ldr	r0, [r3, #0]
 8010bf0:	f7fe fc9c 	bl	800f52c <_malloc_r>
 8010bf4:	bd10      	pop	{r4, pc}
 8010bf6:	46c0      	nop			@ (mov r8, r8)
 8010bf8:	20002b8c 	.word	0x20002b8c

08010bfc <_realloc_r>:
 8010bfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010bfe:	0006      	movs	r6, r0
 8010c00:	000c      	movs	r4, r1
 8010c02:	0015      	movs	r5, r2
 8010c04:	2900      	cmp	r1, #0
 8010c06:	d105      	bne.n	8010c14 <_realloc_r+0x18>
 8010c08:	0011      	movs	r1, r2
 8010c0a:	f7fe fc8f 	bl	800f52c <_malloc_r>
 8010c0e:	0004      	movs	r4, r0
 8010c10:	0020      	movs	r0, r4
 8010c12:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010c14:	2a00      	cmp	r2, #0
 8010c16:	d103      	bne.n	8010c20 <_realloc_r+0x24>
 8010c18:	f7fe f8c2 	bl	800eda0 <_free_r>
 8010c1c:	002c      	movs	r4, r5
 8010c1e:	e7f7      	b.n	8010c10 <_realloc_r+0x14>
 8010c20:	f000 f8c3 	bl	8010daa <_malloc_usable_size_r>
 8010c24:	0007      	movs	r7, r0
 8010c26:	4285      	cmp	r5, r0
 8010c28:	d802      	bhi.n	8010c30 <_realloc_r+0x34>
 8010c2a:	0843      	lsrs	r3, r0, #1
 8010c2c:	42ab      	cmp	r3, r5
 8010c2e:	d3ef      	bcc.n	8010c10 <_realloc_r+0x14>
 8010c30:	0029      	movs	r1, r5
 8010c32:	0030      	movs	r0, r6
 8010c34:	f7fe fc7a 	bl	800f52c <_malloc_r>
 8010c38:	9001      	str	r0, [sp, #4]
 8010c3a:	2800      	cmp	r0, #0
 8010c3c:	d101      	bne.n	8010c42 <_realloc_r+0x46>
 8010c3e:	9c01      	ldr	r4, [sp, #4]
 8010c40:	e7e6      	b.n	8010c10 <_realloc_r+0x14>
 8010c42:	002a      	movs	r2, r5
 8010c44:	42bd      	cmp	r5, r7
 8010c46:	d900      	bls.n	8010c4a <_realloc_r+0x4e>
 8010c48:	003a      	movs	r2, r7
 8010c4a:	0021      	movs	r1, r4
 8010c4c:	9801      	ldr	r0, [sp, #4]
 8010c4e:	f7fe f898 	bl	800ed82 <memcpy>
 8010c52:	0021      	movs	r1, r4
 8010c54:	0030      	movs	r0, r6
 8010c56:	f7fe f8a3 	bl	800eda0 <_free_r>
 8010c5a:	e7f0      	b.n	8010c3e <_realloc_r+0x42>

08010c5c <fiprintf>:
 8010c5c:	b40e      	push	{r1, r2, r3}
 8010c5e:	b517      	push	{r0, r1, r2, r4, lr}
 8010c60:	4c05      	ldr	r4, [pc, #20]	@ (8010c78 <fiprintf+0x1c>)
 8010c62:	ab05      	add	r3, sp, #20
 8010c64:	cb04      	ldmia	r3!, {r2}
 8010c66:	0001      	movs	r1, r0
 8010c68:	6820      	ldr	r0, [r4, #0]
 8010c6a:	9301      	str	r3, [sp, #4]
 8010c6c:	f7ff fb56 	bl	801031c <_vfiprintf_r>
 8010c70:	bc1e      	pop	{r1, r2, r3, r4}
 8010c72:	bc08      	pop	{r3}
 8010c74:	b003      	add	sp, #12
 8010c76:	4718      	bx	r3
 8010c78:	20002b8c 	.word	0x20002b8c

08010c7c <__swhatbuf_r>:
 8010c7c:	b570      	push	{r4, r5, r6, lr}
 8010c7e:	000e      	movs	r6, r1
 8010c80:	001d      	movs	r5, r3
 8010c82:	230e      	movs	r3, #14
 8010c84:	5ec9      	ldrsh	r1, [r1, r3]
 8010c86:	0014      	movs	r4, r2
 8010c88:	b096      	sub	sp, #88	@ 0x58
 8010c8a:	2900      	cmp	r1, #0
 8010c8c:	da0c      	bge.n	8010ca8 <__swhatbuf_r+0x2c>
 8010c8e:	89b2      	ldrh	r2, [r6, #12]
 8010c90:	2380      	movs	r3, #128	@ 0x80
 8010c92:	0011      	movs	r1, r2
 8010c94:	4019      	ands	r1, r3
 8010c96:	421a      	tst	r2, r3
 8010c98:	d114      	bne.n	8010cc4 <__swhatbuf_r+0x48>
 8010c9a:	2380      	movs	r3, #128	@ 0x80
 8010c9c:	00db      	lsls	r3, r3, #3
 8010c9e:	2000      	movs	r0, #0
 8010ca0:	6029      	str	r1, [r5, #0]
 8010ca2:	6023      	str	r3, [r4, #0]
 8010ca4:	b016      	add	sp, #88	@ 0x58
 8010ca6:	bd70      	pop	{r4, r5, r6, pc}
 8010ca8:	466a      	mov	r2, sp
 8010caa:	f000 f853 	bl	8010d54 <_fstat_r>
 8010cae:	2800      	cmp	r0, #0
 8010cb0:	dbed      	blt.n	8010c8e <__swhatbuf_r+0x12>
 8010cb2:	23f0      	movs	r3, #240	@ 0xf0
 8010cb4:	9901      	ldr	r1, [sp, #4]
 8010cb6:	021b      	lsls	r3, r3, #8
 8010cb8:	4019      	ands	r1, r3
 8010cba:	4b04      	ldr	r3, [pc, #16]	@ (8010ccc <__swhatbuf_r+0x50>)
 8010cbc:	18c9      	adds	r1, r1, r3
 8010cbe:	424b      	negs	r3, r1
 8010cc0:	4159      	adcs	r1, r3
 8010cc2:	e7ea      	b.n	8010c9a <__swhatbuf_r+0x1e>
 8010cc4:	2100      	movs	r1, #0
 8010cc6:	2340      	movs	r3, #64	@ 0x40
 8010cc8:	e7e9      	b.n	8010c9e <__swhatbuf_r+0x22>
 8010cca:	46c0      	nop			@ (mov r8, r8)
 8010ccc:	ffffe000 	.word	0xffffe000

08010cd0 <__smakebuf_r>:
 8010cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010cd2:	2602      	movs	r6, #2
 8010cd4:	898b      	ldrh	r3, [r1, #12]
 8010cd6:	0005      	movs	r5, r0
 8010cd8:	000c      	movs	r4, r1
 8010cda:	b085      	sub	sp, #20
 8010cdc:	4233      	tst	r3, r6
 8010cde:	d007      	beq.n	8010cf0 <__smakebuf_r+0x20>
 8010ce0:	0023      	movs	r3, r4
 8010ce2:	3347      	adds	r3, #71	@ 0x47
 8010ce4:	6023      	str	r3, [r4, #0]
 8010ce6:	6123      	str	r3, [r4, #16]
 8010ce8:	2301      	movs	r3, #1
 8010cea:	6163      	str	r3, [r4, #20]
 8010cec:	b005      	add	sp, #20
 8010cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010cf0:	ab03      	add	r3, sp, #12
 8010cf2:	aa02      	add	r2, sp, #8
 8010cf4:	f7ff ffc2 	bl	8010c7c <__swhatbuf_r>
 8010cf8:	9f02      	ldr	r7, [sp, #8]
 8010cfa:	9001      	str	r0, [sp, #4]
 8010cfc:	0039      	movs	r1, r7
 8010cfe:	0028      	movs	r0, r5
 8010d00:	f7fe fc14 	bl	800f52c <_malloc_r>
 8010d04:	2800      	cmp	r0, #0
 8010d06:	d108      	bne.n	8010d1a <__smakebuf_r+0x4a>
 8010d08:	220c      	movs	r2, #12
 8010d0a:	5ea3      	ldrsh	r3, [r4, r2]
 8010d0c:	059a      	lsls	r2, r3, #22
 8010d0e:	d4ed      	bmi.n	8010cec <__smakebuf_r+0x1c>
 8010d10:	2203      	movs	r2, #3
 8010d12:	4393      	bics	r3, r2
 8010d14:	431e      	orrs	r6, r3
 8010d16:	81a6      	strh	r6, [r4, #12]
 8010d18:	e7e2      	b.n	8010ce0 <__smakebuf_r+0x10>
 8010d1a:	2380      	movs	r3, #128	@ 0x80
 8010d1c:	89a2      	ldrh	r2, [r4, #12]
 8010d1e:	6020      	str	r0, [r4, #0]
 8010d20:	4313      	orrs	r3, r2
 8010d22:	81a3      	strh	r3, [r4, #12]
 8010d24:	9b03      	ldr	r3, [sp, #12]
 8010d26:	6120      	str	r0, [r4, #16]
 8010d28:	6167      	str	r7, [r4, #20]
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d00c      	beq.n	8010d48 <__smakebuf_r+0x78>
 8010d2e:	0028      	movs	r0, r5
 8010d30:	230e      	movs	r3, #14
 8010d32:	5ee1      	ldrsh	r1, [r4, r3]
 8010d34:	f000 f820 	bl	8010d78 <_isatty_r>
 8010d38:	2800      	cmp	r0, #0
 8010d3a:	d005      	beq.n	8010d48 <__smakebuf_r+0x78>
 8010d3c:	2303      	movs	r3, #3
 8010d3e:	89a2      	ldrh	r2, [r4, #12]
 8010d40:	439a      	bics	r2, r3
 8010d42:	3b02      	subs	r3, #2
 8010d44:	4313      	orrs	r3, r2
 8010d46:	81a3      	strh	r3, [r4, #12]
 8010d48:	89a3      	ldrh	r3, [r4, #12]
 8010d4a:	9a01      	ldr	r2, [sp, #4]
 8010d4c:	4313      	orrs	r3, r2
 8010d4e:	81a3      	strh	r3, [r4, #12]
 8010d50:	e7cc      	b.n	8010cec <__smakebuf_r+0x1c>
	...

08010d54 <_fstat_r>:
 8010d54:	2300      	movs	r3, #0
 8010d56:	b570      	push	{r4, r5, r6, lr}
 8010d58:	4d06      	ldr	r5, [pc, #24]	@ (8010d74 <_fstat_r+0x20>)
 8010d5a:	0004      	movs	r4, r0
 8010d5c:	0008      	movs	r0, r1
 8010d5e:	0011      	movs	r1, r2
 8010d60:	602b      	str	r3, [r5, #0]
 8010d62:	f7f7 f95a 	bl	800801a <_fstat>
 8010d66:	1c43      	adds	r3, r0, #1
 8010d68:	d103      	bne.n	8010d72 <_fstat_r+0x1e>
 8010d6a:	682b      	ldr	r3, [r5, #0]
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d000      	beq.n	8010d72 <_fstat_r+0x1e>
 8010d70:	6023      	str	r3, [r4, #0]
 8010d72:	bd70      	pop	{r4, r5, r6, pc}
 8010d74:	200040c4 	.word	0x200040c4

08010d78 <_isatty_r>:
 8010d78:	2300      	movs	r3, #0
 8010d7a:	b570      	push	{r4, r5, r6, lr}
 8010d7c:	4d06      	ldr	r5, [pc, #24]	@ (8010d98 <_isatty_r+0x20>)
 8010d7e:	0004      	movs	r4, r0
 8010d80:	0008      	movs	r0, r1
 8010d82:	602b      	str	r3, [r5, #0]
 8010d84:	f7f7 f957 	bl	8008036 <_isatty>
 8010d88:	1c43      	adds	r3, r0, #1
 8010d8a:	d103      	bne.n	8010d94 <_isatty_r+0x1c>
 8010d8c:	682b      	ldr	r3, [r5, #0]
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d000      	beq.n	8010d94 <_isatty_r+0x1c>
 8010d92:	6023      	str	r3, [r4, #0]
 8010d94:	bd70      	pop	{r4, r5, r6, pc}
 8010d96:	46c0      	nop			@ (mov r8, r8)
 8010d98:	200040c4 	.word	0x200040c4

08010d9c <abort>:
 8010d9c:	2006      	movs	r0, #6
 8010d9e:	b510      	push	{r4, lr}
 8010da0:	f000 f834 	bl	8010e0c <raise>
 8010da4:	2001      	movs	r0, #1
 8010da6:	f7f7 f8e8 	bl	8007f7a <_exit>

08010daa <_malloc_usable_size_r>:
 8010daa:	1f0b      	subs	r3, r1, #4
 8010dac:	681b      	ldr	r3, [r3, #0]
 8010dae:	1f18      	subs	r0, r3, #4
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	da01      	bge.n	8010db8 <_malloc_usable_size_r+0xe>
 8010db4:	580b      	ldr	r3, [r1, r0]
 8010db6:	18c0      	adds	r0, r0, r3
 8010db8:	4770      	bx	lr

08010dba <_raise_r>:
 8010dba:	b570      	push	{r4, r5, r6, lr}
 8010dbc:	0004      	movs	r4, r0
 8010dbe:	000d      	movs	r5, r1
 8010dc0:	291f      	cmp	r1, #31
 8010dc2:	d904      	bls.n	8010dce <_raise_r+0x14>
 8010dc4:	2316      	movs	r3, #22
 8010dc6:	6003      	str	r3, [r0, #0]
 8010dc8:	2001      	movs	r0, #1
 8010dca:	4240      	negs	r0, r0
 8010dcc:	bd70      	pop	{r4, r5, r6, pc}
 8010dce:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d004      	beq.n	8010dde <_raise_r+0x24>
 8010dd4:	008a      	lsls	r2, r1, #2
 8010dd6:	189b      	adds	r3, r3, r2
 8010dd8:	681a      	ldr	r2, [r3, #0]
 8010dda:	2a00      	cmp	r2, #0
 8010ddc:	d108      	bne.n	8010df0 <_raise_r+0x36>
 8010dde:	0020      	movs	r0, r4
 8010de0:	f000 f830 	bl	8010e44 <_getpid_r>
 8010de4:	002a      	movs	r2, r5
 8010de6:	0001      	movs	r1, r0
 8010de8:	0020      	movs	r0, r4
 8010dea:	f000 f819 	bl	8010e20 <_kill_r>
 8010dee:	e7ed      	b.n	8010dcc <_raise_r+0x12>
 8010df0:	2a01      	cmp	r2, #1
 8010df2:	d009      	beq.n	8010e08 <_raise_r+0x4e>
 8010df4:	1c51      	adds	r1, r2, #1
 8010df6:	d103      	bne.n	8010e00 <_raise_r+0x46>
 8010df8:	2316      	movs	r3, #22
 8010dfa:	6003      	str	r3, [r0, #0]
 8010dfc:	2001      	movs	r0, #1
 8010dfe:	e7e5      	b.n	8010dcc <_raise_r+0x12>
 8010e00:	2100      	movs	r1, #0
 8010e02:	0028      	movs	r0, r5
 8010e04:	6019      	str	r1, [r3, #0]
 8010e06:	4790      	blx	r2
 8010e08:	2000      	movs	r0, #0
 8010e0a:	e7df      	b.n	8010dcc <_raise_r+0x12>

08010e0c <raise>:
 8010e0c:	b510      	push	{r4, lr}
 8010e0e:	4b03      	ldr	r3, [pc, #12]	@ (8010e1c <raise+0x10>)
 8010e10:	0001      	movs	r1, r0
 8010e12:	6818      	ldr	r0, [r3, #0]
 8010e14:	f7ff ffd1 	bl	8010dba <_raise_r>
 8010e18:	bd10      	pop	{r4, pc}
 8010e1a:	46c0      	nop			@ (mov r8, r8)
 8010e1c:	20002b8c 	.word	0x20002b8c

08010e20 <_kill_r>:
 8010e20:	2300      	movs	r3, #0
 8010e22:	b570      	push	{r4, r5, r6, lr}
 8010e24:	4d06      	ldr	r5, [pc, #24]	@ (8010e40 <_kill_r+0x20>)
 8010e26:	0004      	movs	r4, r0
 8010e28:	0008      	movs	r0, r1
 8010e2a:	0011      	movs	r1, r2
 8010e2c:	602b      	str	r3, [r5, #0]
 8010e2e:	f7f7 f894 	bl	8007f5a <_kill>
 8010e32:	1c43      	adds	r3, r0, #1
 8010e34:	d103      	bne.n	8010e3e <_kill_r+0x1e>
 8010e36:	682b      	ldr	r3, [r5, #0]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d000      	beq.n	8010e3e <_kill_r+0x1e>
 8010e3c:	6023      	str	r3, [r4, #0]
 8010e3e:	bd70      	pop	{r4, r5, r6, pc}
 8010e40:	200040c4 	.word	0x200040c4

08010e44 <_getpid_r>:
 8010e44:	b510      	push	{r4, lr}
 8010e46:	f7f7 f882 	bl	8007f4e <_getpid>
 8010e4a:	bd10      	pop	{r4, pc}

08010e4c <fmod>:
 8010e4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010e4e:	0014      	movs	r4, r2
 8010e50:	001d      	movs	r5, r3
 8010e52:	9000      	str	r0, [sp, #0]
 8010e54:	9101      	str	r1, [sp, #4]
 8010e56:	f000 f92d 	bl	80110b4 <__ieee754_fmod>
 8010e5a:	0022      	movs	r2, r4
 8010e5c:	0006      	movs	r6, r0
 8010e5e:	000f      	movs	r7, r1
 8010e60:	9800      	ldr	r0, [sp, #0]
 8010e62:	9901      	ldr	r1, [sp, #4]
 8010e64:	002b      	movs	r3, r5
 8010e66:	f7f2 fc47 	bl	80036f8 <__aeabi_dcmpun>
 8010e6a:	2800      	cmp	r0, #0
 8010e6c:	d113      	bne.n	8010e96 <fmod+0x4a>
 8010e6e:	2200      	movs	r2, #0
 8010e70:	2300      	movs	r3, #0
 8010e72:	0020      	movs	r0, r4
 8010e74:	0029      	movs	r1, r5
 8010e76:	f7ef faf3 	bl	8000460 <__aeabi_dcmpeq>
 8010e7a:	2800      	cmp	r0, #0
 8010e7c:	d00b      	beq.n	8010e96 <fmod+0x4a>
 8010e7e:	f7fd ff53 	bl	800ed28 <__errno>
 8010e82:	2321      	movs	r3, #33	@ 0x21
 8010e84:	2200      	movs	r2, #0
 8010e86:	6003      	str	r3, [r0, #0]
 8010e88:	2300      	movs	r3, #0
 8010e8a:	0010      	movs	r0, r2
 8010e8c:	0019      	movs	r1, r3
 8010e8e:	f7f1 f909 	bl	80020a4 <__aeabi_ddiv>
 8010e92:	0006      	movs	r6, r0
 8010e94:	000f      	movs	r7, r1
 8010e96:	0030      	movs	r0, r6
 8010e98:	0039      	movs	r1, r7
 8010e9a:	b003      	add	sp, #12
 8010e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010e9e <sqrt>:
 8010e9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ea0:	0004      	movs	r4, r0
 8010ea2:	000d      	movs	r5, r1
 8010ea4:	f000 f822 	bl	8010eec <__ieee754_sqrt>
 8010ea8:	0022      	movs	r2, r4
 8010eaa:	0006      	movs	r6, r0
 8010eac:	000f      	movs	r7, r1
 8010eae:	002b      	movs	r3, r5
 8010eb0:	0020      	movs	r0, r4
 8010eb2:	0029      	movs	r1, r5
 8010eb4:	f7f2 fc20 	bl	80036f8 <__aeabi_dcmpun>
 8010eb8:	2800      	cmp	r0, #0
 8010eba:	d113      	bne.n	8010ee4 <sqrt+0x46>
 8010ebc:	2200      	movs	r2, #0
 8010ebe:	2300      	movs	r3, #0
 8010ec0:	0020      	movs	r0, r4
 8010ec2:	0029      	movs	r1, r5
 8010ec4:	f7ef fad2 	bl	800046c <__aeabi_dcmplt>
 8010ec8:	2800      	cmp	r0, #0
 8010eca:	d00b      	beq.n	8010ee4 <sqrt+0x46>
 8010ecc:	f7fd ff2c 	bl	800ed28 <__errno>
 8010ed0:	2321      	movs	r3, #33	@ 0x21
 8010ed2:	2200      	movs	r2, #0
 8010ed4:	6003      	str	r3, [r0, #0]
 8010ed6:	2300      	movs	r3, #0
 8010ed8:	0010      	movs	r0, r2
 8010eda:	0019      	movs	r1, r3
 8010edc:	f7f1 f8e2 	bl	80020a4 <__aeabi_ddiv>
 8010ee0:	0006      	movs	r6, r0
 8010ee2:	000f      	movs	r7, r1
 8010ee4:	0030      	movs	r0, r6
 8010ee6:	0039      	movs	r1, r7
 8010ee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010eec <__ieee754_sqrt>:
 8010eec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010eee:	000a      	movs	r2, r1
 8010ef0:	000d      	movs	r5, r1
 8010ef2:	496b      	ldr	r1, [pc, #428]	@ (80110a0 <__ieee754_sqrt+0x1b4>)
 8010ef4:	0004      	movs	r4, r0
 8010ef6:	0003      	movs	r3, r0
 8010ef8:	0008      	movs	r0, r1
 8010efa:	b087      	sub	sp, #28
 8010efc:	4028      	ands	r0, r5
 8010efe:	4288      	cmp	r0, r1
 8010f00:	d111      	bne.n	8010f26 <__ieee754_sqrt+0x3a>
 8010f02:	0022      	movs	r2, r4
 8010f04:	002b      	movs	r3, r5
 8010f06:	0020      	movs	r0, r4
 8010f08:	0029      	movs	r1, r5
 8010f0a:	f7f1 fd05 	bl	8002918 <__aeabi_dmul>
 8010f0e:	0002      	movs	r2, r0
 8010f10:	000b      	movs	r3, r1
 8010f12:	0020      	movs	r0, r4
 8010f14:	0029      	movs	r1, r5
 8010f16:	f7f0 fcff 	bl	8001918 <__aeabi_dadd>
 8010f1a:	0004      	movs	r4, r0
 8010f1c:	000d      	movs	r5, r1
 8010f1e:	0020      	movs	r0, r4
 8010f20:	0029      	movs	r1, r5
 8010f22:	b007      	add	sp, #28
 8010f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f26:	2d00      	cmp	r5, #0
 8010f28:	dc11      	bgt.n	8010f4e <__ieee754_sqrt+0x62>
 8010f2a:	0069      	lsls	r1, r5, #1
 8010f2c:	0849      	lsrs	r1, r1, #1
 8010f2e:	4321      	orrs	r1, r4
 8010f30:	d0f5      	beq.n	8010f1e <__ieee754_sqrt+0x32>
 8010f32:	2000      	movs	r0, #0
 8010f34:	4285      	cmp	r5, r0
 8010f36:	d010      	beq.n	8010f5a <__ieee754_sqrt+0x6e>
 8010f38:	0022      	movs	r2, r4
 8010f3a:	002b      	movs	r3, r5
 8010f3c:	0020      	movs	r0, r4
 8010f3e:	0029      	movs	r1, r5
 8010f40:	f7f1 ffd0 	bl	8002ee4 <__aeabi_dsub>
 8010f44:	0002      	movs	r2, r0
 8010f46:	000b      	movs	r3, r1
 8010f48:	f7f1 f8ac 	bl	80020a4 <__aeabi_ddiv>
 8010f4c:	e7e5      	b.n	8010f1a <__ieee754_sqrt+0x2e>
 8010f4e:	1528      	asrs	r0, r5, #20
 8010f50:	d115      	bne.n	8010f7e <__ieee754_sqrt+0x92>
 8010f52:	2480      	movs	r4, #128	@ 0x80
 8010f54:	2100      	movs	r1, #0
 8010f56:	0364      	lsls	r4, r4, #13
 8010f58:	e007      	b.n	8010f6a <__ieee754_sqrt+0x7e>
 8010f5a:	0ada      	lsrs	r2, r3, #11
 8010f5c:	3815      	subs	r0, #21
 8010f5e:	055b      	lsls	r3, r3, #21
 8010f60:	2a00      	cmp	r2, #0
 8010f62:	d0fa      	beq.n	8010f5a <__ieee754_sqrt+0x6e>
 8010f64:	e7f5      	b.n	8010f52 <__ieee754_sqrt+0x66>
 8010f66:	0052      	lsls	r2, r2, #1
 8010f68:	3101      	adds	r1, #1
 8010f6a:	4222      	tst	r2, r4
 8010f6c:	d0fb      	beq.n	8010f66 <__ieee754_sqrt+0x7a>
 8010f6e:	1e4c      	subs	r4, r1, #1
 8010f70:	1b00      	subs	r0, r0, r4
 8010f72:	2420      	movs	r4, #32
 8010f74:	001d      	movs	r5, r3
 8010f76:	1a64      	subs	r4, r4, r1
 8010f78:	40e5      	lsrs	r5, r4
 8010f7a:	408b      	lsls	r3, r1
 8010f7c:	432a      	orrs	r2, r5
 8010f7e:	4949      	ldr	r1, [pc, #292]	@ (80110a4 <__ieee754_sqrt+0x1b8>)
 8010f80:	0312      	lsls	r2, r2, #12
 8010f82:	1844      	adds	r4, r0, r1
 8010f84:	2180      	movs	r1, #128	@ 0x80
 8010f86:	0b12      	lsrs	r2, r2, #12
 8010f88:	0349      	lsls	r1, r1, #13
 8010f8a:	4311      	orrs	r1, r2
 8010f8c:	07c0      	lsls	r0, r0, #31
 8010f8e:	d403      	bmi.n	8010f98 <__ieee754_sqrt+0xac>
 8010f90:	0fda      	lsrs	r2, r3, #31
 8010f92:	0049      	lsls	r1, r1, #1
 8010f94:	1851      	adds	r1, r2, r1
 8010f96:	005b      	lsls	r3, r3, #1
 8010f98:	2500      	movs	r5, #0
 8010f9a:	1062      	asrs	r2, r4, #1
 8010f9c:	0049      	lsls	r1, r1, #1
 8010f9e:	2480      	movs	r4, #128	@ 0x80
 8010fa0:	9205      	str	r2, [sp, #20]
 8010fa2:	0fda      	lsrs	r2, r3, #31
 8010fa4:	1852      	adds	r2, r2, r1
 8010fa6:	2016      	movs	r0, #22
 8010fa8:	0029      	movs	r1, r5
 8010faa:	005b      	lsls	r3, r3, #1
 8010fac:	03a4      	lsls	r4, r4, #14
 8010fae:	190e      	adds	r6, r1, r4
 8010fb0:	4296      	cmp	r6, r2
 8010fb2:	dc02      	bgt.n	8010fba <__ieee754_sqrt+0xce>
 8010fb4:	1931      	adds	r1, r6, r4
 8010fb6:	1b92      	subs	r2, r2, r6
 8010fb8:	192d      	adds	r5, r5, r4
 8010fba:	0fde      	lsrs	r6, r3, #31
 8010fbc:	0052      	lsls	r2, r2, #1
 8010fbe:	3801      	subs	r0, #1
 8010fc0:	1992      	adds	r2, r2, r6
 8010fc2:	005b      	lsls	r3, r3, #1
 8010fc4:	0864      	lsrs	r4, r4, #1
 8010fc6:	2800      	cmp	r0, #0
 8010fc8:	d1f1      	bne.n	8010fae <__ieee754_sqrt+0xc2>
 8010fca:	2620      	movs	r6, #32
 8010fcc:	2780      	movs	r7, #128	@ 0x80
 8010fce:	0004      	movs	r4, r0
 8010fd0:	9604      	str	r6, [sp, #16]
 8010fd2:	063f      	lsls	r7, r7, #24
 8010fd4:	183e      	adds	r6, r7, r0
 8010fd6:	46b4      	mov	ip, r6
 8010fd8:	428a      	cmp	r2, r1
 8010fda:	dc02      	bgt.n	8010fe2 <__ieee754_sqrt+0xf6>
 8010fdc:	d114      	bne.n	8011008 <__ieee754_sqrt+0x11c>
 8010fde:	429e      	cmp	r6, r3
 8010fe0:	d812      	bhi.n	8011008 <__ieee754_sqrt+0x11c>
 8010fe2:	4660      	mov	r0, ip
 8010fe4:	4666      	mov	r6, ip
 8010fe6:	19c0      	adds	r0, r0, r7
 8010fe8:	9100      	str	r1, [sp, #0]
 8010fea:	2e00      	cmp	r6, #0
 8010fec:	da03      	bge.n	8010ff6 <__ieee754_sqrt+0x10a>
 8010fee:	43c6      	mvns	r6, r0
 8010ff0:	0ff6      	lsrs	r6, r6, #31
 8010ff2:	198e      	adds	r6, r1, r6
 8010ff4:	9600      	str	r6, [sp, #0]
 8010ff6:	1a52      	subs	r2, r2, r1
 8010ff8:	4563      	cmp	r3, ip
 8010ffa:	4189      	sbcs	r1, r1
 8010ffc:	4249      	negs	r1, r1
 8010ffe:	1a52      	subs	r2, r2, r1
 8011000:	4661      	mov	r1, ip
 8011002:	1a5b      	subs	r3, r3, r1
 8011004:	9900      	ldr	r1, [sp, #0]
 8011006:	19e4      	adds	r4, r4, r7
 8011008:	0fde      	lsrs	r6, r3, #31
 801100a:	0052      	lsls	r2, r2, #1
 801100c:	1992      	adds	r2, r2, r6
 801100e:	9e04      	ldr	r6, [sp, #16]
 8011010:	005b      	lsls	r3, r3, #1
 8011012:	3e01      	subs	r6, #1
 8011014:	087f      	lsrs	r7, r7, #1
 8011016:	9604      	str	r6, [sp, #16]
 8011018:	2e00      	cmp	r6, #0
 801101a:	d1db      	bne.n	8010fd4 <__ieee754_sqrt+0xe8>
 801101c:	431a      	orrs	r2, r3
 801101e:	d01f      	beq.n	8011060 <__ieee754_sqrt+0x174>
 8011020:	4e21      	ldr	r6, [pc, #132]	@ (80110a8 <__ieee754_sqrt+0x1bc>)
 8011022:	4f22      	ldr	r7, [pc, #136]	@ (80110ac <__ieee754_sqrt+0x1c0>)
 8011024:	6830      	ldr	r0, [r6, #0]
 8011026:	6871      	ldr	r1, [r6, #4]
 8011028:	683a      	ldr	r2, [r7, #0]
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	9200      	str	r2, [sp, #0]
 801102e:	9301      	str	r3, [sp, #4]
 8011030:	6832      	ldr	r2, [r6, #0]
 8011032:	6873      	ldr	r3, [r6, #4]
 8011034:	9202      	str	r2, [sp, #8]
 8011036:	9303      	str	r3, [sp, #12]
 8011038:	9a00      	ldr	r2, [sp, #0]
 801103a:	9b01      	ldr	r3, [sp, #4]
 801103c:	f7f1 ff52 	bl	8002ee4 <__aeabi_dsub>
 8011040:	0002      	movs	r2, r0
 8011042:	000b      	movs	r3, r1
 8011044:	9802      	ldr	r0, [sp, #8]
 8011046:	9903      	ldr	r1, [sp, #12]
 8011048:	f7ef fa1a 	bl	8000480 <__aeabi_dcmple>
 801104c:	2800      	cmp	r0, #0
 801104e:	d007      	beq.n	8011060 <__ieee754_sqrt+0x174>
 8011050:	6830      	ldr	r0, [r6, #0]
 8011052:	6871      	ldr	r1, [r6, #4]
 8011054:	683a      	ldr	r2, [r7, #0]
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	1c67      	adds	r7, r4, #1
 801105a:	d10c      	bne.n	8011076 <__ieee754_sqrt+0x18a>
 801105c:	9c04      	ldr	r4, [sp, #16]
 801105e:	3501      	adds	r5, #1
 8011060:	4a13      	ldr	r2, [pc, #76]	@ (80110b0 <__ieee754_sqrt+0x1c4>)
 8011062:	106b      	asrs	r3, r5, #1
 8011064:	189b      	adds	r3, r3, r2
 8011066:	9a05      	ldr	r2, [sp, #20]
 8011068:	07ed      	lsls	r5, r5, #31
 801106a:	0864      	lsrs	r4, r4, #1
 801106c:	0512      	lsls	r2, r2, #20
 801106e:	4325      	orrs	r5, r4
 8011070:	0028      	movs	r0, r5
 8011072:	18d1      	adds	r1, r2, r3
 8011074:	e751      	b.n	8010f1a <__ieee754_sqrt+0x2e>
 8011076:	f7f0 fc4f 	bl	8001918 <__aeabi_dadd>
 801107a:	6877      	ldr	r7, [r6, #4]
 801107c:	6836      	ldr	r6, [r6, #0]
 801107e:	0002      	movs	r2, r0
 8011080:	000b      	movs	r3, r1
 8011082:	0030      	movs	r0, r6
 8011084:	0039      	movs	r1, r7
 8011086:	f7ef f9f1 	bl	800046c <__aeabi_dcmplt>
 801108a:	2800      	cmp	r0, #0
 801108c:	d004      	beq.n	8011098 <__ieee754_sqrt+0x1ac>
 801108e:	3402      	adds	r4, #2
 8011090:	4263      	negs	r3, r4
 8011092:	4163      	adcs	r3, r4
 8011094:	18ed      	adds	r5, r5, r3
 8011096:	e7e3      	b.n	8011060 <__ieee754_sqrt+0x174>
 8011098:	2301      	movs	r3, #1
 801109a:	3401      	adds	r4, #1
 801109c:	439c      	bics	r4, r3
 801109e:	e7df      	b.n	8011060 <__ieee754_sqrt+0x174>
 80110a0:	7ff00000 	.word	0x7ff00000
 80110a4:	fffffc01 	.word	0xfffffc01
 80110a8:	08012260 	.word	0x08012260
 80110ac:	08012258 	.word	0x08012258
 80110b0:	3fe00000 	.word	0x3fe00000

080110b4 <__ieee754_fmod>:
 80110b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80110b6:	b087      	sub	sp, #28
 80110b8:	9200      	str	r2, [sp, #0]
 80110ba:	9301      	str	r3, [sp, #4]
 80110bc:	9b01      	ldr	r3, [sp, #4]
 80110be:	9e00      	ldr	r6, [sp, #0]
 80110c0:	005c      	lsls	r4, r3, #1
 80110c2:	0863      	lsrs	r3, r4, #1
 80110c4:	001c      	movs	r4, r3
 80110c6:	469c      	mov	ip, r3
 80110c8:	9604      	str	r6, [sp, #16]
 80110ca:	4334      	orrs	r4, r6
 80110cc:	d00d      	beq.n	80110ea <__ieee754_fmod+0x36>
 80110ce:	4d7b      	ldr	r5, [pc, #492]	@ (80112bc <__ieee754_fmod+0x208>)
 80110d0:	004c      	lsls	r4, r1, #1
 80110d2:	9105      	str	r1, [sp, #20]
 80110d4:	0864      	lsrs	r4, r4, #1
 80110d6:	42ac      	cmp	r4, r5
 80110d8:	d807      	bhi.n	80110ea <__ieee754_fmod+0x36>
 80110da:	4663      	mov	r3, ip
 80110dc:	4275      	negs	r5, r6
 80110de:	4335      	orrs	r5, r6
 80110e0:	0fed      	lsrs	r5, r5, #31
 80110e2:	431d      	orrs	r5, r3
 80110e4:	4b76      	ldr	r3, [pc, #472]	@ (80112c0 <__ieee754_fmod+0x20c>)
 80110e6:	429d      	cmp	r5, r3
 80110e8:	d909      	bls.n	80110fe <__ieee754_fmod+0x4a>
 80110ea:	9a00      	ldr	r2, [sp, #0]
 80110ec:	9b01      	ldr	r3, [sp, #4]
 80110ee:	f7f1 fc13 	bl	8002918 <__aeabi_dmul>
 80110f2:	0002      	movs	r2, r0
 80110f4:	000b      	movs	r3, r1
 80110f6:	f7f0 ffd5 	bl	80020a4 <__aeabi_ddiv>
 80110fa:	b007      	add	sp, #28
 80110fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110fe:	9b05      	ldr	r3, [sp, #20]
 8011100:	0007      	movs	r7, r0
 8011102:	0fdb      	lsrs	r3, r3, #31
 8011104:	07db      	lsls	r3, r3, #31
 8011106:	0005      	movs	r5, r0
 8011108:	9303      	str	r3, [sp, #12]
 801110a:	4564      	cmp	r4, ip
 801110c:	dc0a      	bgt.n	8011124 <__ieee754_fmod+0x70>
 801110e:	dbf4      	blt.n	80110fa <__ieee754_fmod+0x46>
 8011110:	4286      	cmp	r6, r0
 8011112:	d8f2      	bhi.n	80110fa <__ieee754_fmod+0x46>
 8011114:	d106      	bne.n	8011124 <__ieee754_fmod+0x70>
 8011116:	9a03      	ldr	r2, [sp, #12]
 8011118:	4b6a      	ldr	r3, [pc, #424]	@ (80112c4 <__ieee754_fmod+0x210>)
 801111a:	0f12      	lsrs	r2, r2, #28
 801111c:	189b      	adds	r3, r3, r2
 801111e:	6818      	ldr	r0, [r3, #0]
 8011120:	6859      	ldr	r1, [r3, #4]
 8011122:	e7ea      	b.n	80110fa <__ieee754_fmod+0x46>
 8011124:	9b05      	ldr	r3, [sp, #20]
 8011126:	4a66      	ldr	r2, [pc, #408]	@ (80112c0 <__ieee754_fmod+0x20c>)
 8011128:	4213      	tst	r3, r2
 801112a:	d14e      	bne.n	80111ca <__ieee754_fmod+0x116>
 801112c:	2c00      	cmp	r4, #0
 801112e:	d145      	bne.n	80111bc <__ieee754_fmod+0x108>
 8011130:	0039      	movs	r1, r7
 8011132:	4865      	ldr	r0, [pc, #404]	@ (80112c8 <__ieee754_fmod+0x214>)
 8011134:	2900      	cmp	r1, #0
 8011136:	dc3e      	bgt.n	80111b6 <__ieee754_fmod+0x102>
 8011138:	4b61      	ldr	r3, [pc, #388]	@ (80112c0 <__ieee754_fmod+0x20c>)
 801113a:	9a01      	ldr	r2, [sp, #4]
 801113c:	4213      	tst	r3, r2
 801113e:	d152      	bne.n	80111e6 <__ieee754_fmod+0x132>
 8011140:	4663      	mov	r3, ip
 8011142:	2b00      	cmp	r3, #0
 8011144:	d148      	bne.n	80111d8 <__ieee754_fmod+0x124>
 8011146:	4960      	ldr	r1, [pc, #384]	@ (80112c8 <__ieee754_fmod+0x214>)
 8011148:	2e00      	cmp	r6, #0
 801114a:	dc42      	bgt.n	80111d2 <__ieee754_fmod+0x11e>
 801114c:	4e5f      	ldr	r6, [pc, #380]	@ (80112cc <__ieee754_fmod+0x218>)
 801114e:	42b0      	cmp	r0, r6
 8011150:	db4e      	blt.n	80111f0 <__ieee754_fmod+0x13c>
 8011152:	2480      	movs	r4, #128	@ 0x80
 8011154:	9b05      	ldr	r3, [sp, #20]
 8011156:	0364      	lsls	r4, r4, #13
 8011158:	031f      	lsls	r7, r3, #12
 801115a:	0b3f      	lsrs	r7, r7, #12
 801115c:	433c      	orrs	r4, r7
 801115e:	42b1      	cmp	r1, r6
 8011160:	db5a      	blt.n	8011218 <__ieee754_fmod+0x164>
 8011162:	2280      	movs	r2, #128	@ 0x80
 8011164:	9b01      	ldr	r3, [sp, #4]
 8011166:	0352      	lsls	r2, r2, #13
 8011168:	031b      	lsls	r3, r3, #12
 801116a:	0b1b      	lsrs	r3, r3, #12
 801116c:	431a      	orrs	r2, r3
 801116e:	4694      	mov	ip, r2
 8011170:	1a40      	subs	r0, r0, r1
 8011172:	4663      	mov	r3, ip
 8011174:	9a04      	ldr	r2, [sp, #16]
 8011176:	1ae3      	subs	r3, r4, r3
 8011178:	1aaa      	subs	r2, r5, r2
 801117a:	2800      	cmp	r0, #0
 801117c:	d166      	bne.n	801124c <__ieee754_fmod+0x198>
 801117e:	9804      	ldr	r0, [sp, #16]
 8011180:	4285      	cmp	r5, r0
 8011182:	4180      	sbcs	r0, r0
 8011184:	4240      	negs	r0, r0
 8011186:	1a1b      	subs	r3, r3, r0
 8011188:	d501      	bpl.n	801118e <__ieee754_fmod+0xda>
 801118a:	002a      	movs	r2, r5
 801118c:	0023      	movs	r3, r4
 801118e:	0018      	movs	r0, r3
 8011190:	4310      	orrs	r0, r2
 8011192:	d0c0      	beq.n	8011116 <__ieee754_fmod+0x62>
 8011194:	2080      	movs	r0, #128	@ 0x80
 8011196:	0340      	lsls	r0, r0, #13
 8011198:	4283      	cmp	r3, r0
 801119a:	db6c      	blt.n	8011276 <__ieee754_fmod+0x1c2>
 801119c:	42b1      	cmp	r1, r6
 801119e:	db70      	blt.n	8011282 <__ieee754_fmod+0x1ce>
 80111a0:	484b      	ldr	r0, [pc, #300]	@ (80112d0 <__ieee754_fmod+0x21c>)
 80111a2:	181b      	adds	r3, r3, r0
 80111a4:	9803      	ldr	r0, [sp, #12]
 80111a6:	4303      	orrs	r3, r0
 80111a8:	484a      	ldr	r0, [pc, #296]	@ (80112d4 <__ieee754_fmod+0x220>)
 80111aa:	1809      	adds	r1, r1, r0
 80111ac:	050c      	lsls	r4, r1, #20
 80111ae:	4323      	orrs	r3, r4
 80111b0:	0019      	movs	r1, r3
 80111b2:	0010      	movs	r0, r2
 80111b4:	e7a1      	b.n	80110fa <__ieee754_fmod+0x46>
 80111b6:	3801      	subs	r0, #1
 80111b8:	0049      	lsls	r1, r1, #1
 80111ba:	e7bb      	b.n	8011134 <__ieee754_fmod+0x80>
 80111bc:	4843      	ldr	r0, [pc, #268]	@ (80112cc <__ieee754_fmod+0x218>)
 80111be:	02e1      	lsls	r1, r4, #11
 80111c0:	2900      	cmp	r1, #0
 80111c2:	ddb9      	ble.n	8011138 <__ieee754_fmod+0x84>
 80111c4:	3801      	subs	r0, #1
 80111c6:	0049      	lsls	r1, r1, #1
 80111c8:	e7fa      	b.n	80111c0 <__ieee754_fmod+0x10c>
 80111ca:	4b43      	ldr	r3, [pc, #268]	@ (80112d8 <__ieee754_fmod+0x224>)
 80111cc:	1520      	asrs	r0, r4, #20
 80111ce:	18c0      	adds	r0, r0, r3
 80111d0:	e7b2      	b.n	8011138 <__ieee754_fmod+0x84>
 80111d2:	3901      	subs	r1, #1
 80111d4:	0076      	lsls	r6, r6, #1
 80111d6:	e7b7      	b.n	8011148 <__ieee754_fmod+0x94>
 80111d8:	493c      	ldr	r1, [pc, #240]	@ (80112cc <__ieee754_fmod+0x218>)
 80111da:	02de      	lsls	r6, r3, #11
 80111dc:	2e00      	cmp	r6, #0
 80111de:	ddb5      	ble.n	801114c <__ieee754_fmod+0x98>
 80111e0:	3901      	subs	r1, #1
 80111e2:	0076      	lsls	r6, r6, #1
 80111e4:	e7fa      	b.n	80111dc <__ieee754_fmod+0x128>
 80111e6:	4663      	mov	r3, ip
 80111e8:	1519      	asrs	r1, r3, #20
 80111ea:	4b3b      	ldr	r3, [pc, #236]	@ (80112d8 <__ieee754_fmod+0x224>)
 80111ec:	18c9      	adds	r1, r1, r3
 80111ee:	e7ad      	b.n	801114c <__ieee754_fmod+0x98>
 80111f0:	1a35      	subs	r5, r6, r0
 80111f2:	2d1f      	cmp	r5, #31
 80111f4:	dc0a      	bgt.n	801120c <__ieee754_fmod+0x158>
 80111f6:	40ac      	lsls	r4, r5
 80111f8:	4b38      	ldr	r3, [pc, #224]	@ (80112dc <__ieee754_fmod+0x228>)
 80111fa:	0022      	movs	r2, r4
 80111fc:	18c4      	adds	r4, r0, r3
 80111fe:	003b      	movs	r3, r7
 8011200:	40e3      	lsrs	r3, r4
 8011202:	40af      	lsls	r7, r5
 8011204:	001c      	movs	r4, r3
 8011206:	003d      	movs	r5, r7
 8011208:	4314      	orrs	r4, r2
 801120a:	e7a8      	b.n	801115e <__ieee754_fmod+0xaa>
 801120c:	4c34      	ldr	r4, [pc, #208]	@ (80112e0 <__ieee754_fmod+0x22c>)
 801120e:	2500      	movs	r5, #0
 8011210:	1a24      	subs	r4, r4, r0
 8011212:	40a7      	lsls	r7, r4
 8011214:	003c      	movs	r4, r7
 8011216:	e7a2      	b.n	801115e <__ieee754_fmod+0xaa>
 8011218:	1a77      	subs	r7, r6, r1
 801121a:	2f1f      	cmp	r7, #31
 801121c:	dc0f      	bgt.n	801123e <__ieee754_fmod+0x18a>
 801121e:	4663      	mov	r3, ip
 8011220:	4a2e      	ldr	r2, [pc, #184]	@ (80112dc <__ieee754_fmod+0x228>)
 8011222:	40bb      	lsls	r3, r7
 8011224:	4694      	mov	ip, r2
 8011226:	448c      	add	ip, r1
 8011228:	9304      	str	r3, [sp, #16]
 801122a:	4663      	mov	r3, ip
 801122c:	9a00      	ldr	r2, [sp, #0]
 801122e:	40da      	lsrs	r2, r3
 8011230:	9b04      	ldr	r3, [sp, #16]
 8011232:	431a      	orrs	r2, r3
 8011234:	9b00      	ldr	r3, [sp, #0]
 8011236:	4694      	mov	ip, r2
 8011238:	40bb      	lsls	r3, r7
 801123a:	9304      	str	r3, [sp, #16]
 801123c:	e798      	b.n	8011170 <__ieee754_fmod+0xbc>
 801123e:	4b28      	ldr	r3, [pc, #160]	@ (80112e0 <__ieee754_fmod+0x22c>)
 8011240:	9a00      	ldr	r2, [sp, #0]
 8011242:	1a5b      	subs	r3, r3, r1
 8011244:	409a      	lsls	r2, r3
 8011246:	2300      	movs	r3, #0
 8011248:	4694      	mov	ip, r2
 801124a:	e7f6      	b.n	801123a <__ieee754_fmod+0x186>
 801124c:	9f04      	ldr	r7, [sp, #16]
 801124e:	42bd      	cmp	r5, r7
 8011250:	41bf      	sbcs	r7, r7
 8011252:	427f      	negs	r7, r7
 8011254:	1bdb      	subs	r3, r3, r7
 8011256:	d505      	bpl.n	8011264 <__ieee754_fmod+0x1b0>
 8011258:	0feb      	lsrs	r3, r5, #31
 801125a:	0064      	lsls	r4, r4, #1
 801125c:	18e4      	adds	r4, r4, r3
 801125e:	006d      	lsls	r5, r5, #1
 8011260:	3801      	subs	r0, #1
 8011262:	e786      	b.n	8011172 <__ieee754_fmod+0xbe>
 8011264:	001c      	movs	r4, r3
 8011266:	4314      	orrs	r4, r2
 8011268:	d100      	bne.n	801126c <__ieee754_fmod+0x1b8>
 801126a:	e754      	b.n	8011116 <__ieee754_fmod+0x62>
 801126c:	005b      	lsls	r3, r3, #1
 801126e:	0fd4      	lsrs	r4, r2, #31
 8011270:	191c      	adds	r4, r3, r4
 8011272:	0055      	lsls	r5, r2, #1
 8011274:	e7f4      	b.n	8011260 <__ieee754_fmod+0x1ac>
 8011276:	0fd4      	lsrs	r4, r2, #31
 8011278:	005b      	lsls	r3, r3, #1
 801127a:	191b      	adds	r3, r3, r4
 801127c:	0052      	lsls	r2, r2, #1
 801127e:	3901      	subs	r1, #1
 8011280:	e78a      	b.n	8011198 <__ieee754_fmod+0xe4>
 8011282:	1a76      	subs	r6, r6, r1
 8011284:	2e14      	cmp	r6, #20
 8011286:	dc0b      	bgt.n	80112a0 <__ieee754_fmod+0x1ec>
 8011288:	40f2      	lsrs	r2, r6
 801128a:	0010      	movs	r0, r2
 801128c:	4a13      	ldr	r2, [pc, #76]	@ (80112dc <__ieee754_fmod+0x228>)
 801128e:	1889      	adds	r1, r1, r2
 8011290:	001a      	movs	r2, r3
 8011292:	408a      	lsls	r2, r1
 8011294:	4133      	asrs	r3, r6
 8011296:	4302      	orrs	r2, r0
 8011298:	9c03      	ldr	r4, [sp, #12]
 801129a:	431c      	orrs	r4, r3
 801129c:	0021      	movs	r1, r4
 801129e:	e788      	b.n	80111b2 <__ieee754_fmod+0xfe>
 80112a0:	2e1f      	cmp	r6, #31
 80112a2:	dc06      	bgt.n	80112b2 <__ieee754_fmod+0x1fe>
 80112a4:	480d      	ldr	r0, [pc, #52]	@ (80112dc <__ieee754_fmod+0x228>)
 80112a6:	40f2      	lsrs	r2, r6
 80112a8:	1809      	adds	r1, r1, r0
 80112aa:	408b      	lsls	r3, r1
 80112ac:	431a      	orrs	r2, r3
 80112ae:	9b03      	ldr	r3, [sp, #12]
 80112b0:	e7f2      	b.n	8011298 <__ieee754_fmod+0x1e4>
 80112b2:	4a0b      	ldr	r2, [pc, #44]	@ (80112e0 <__ieee754_fmod+0x22c>)
 80112b4:	1a52      	subs	r2, r2, r1
 80112b6:	4113      	asrs	r3, r2
 80112b8:	001a      	movs	r2, r3
 80112ba:	e7f8      	b.n	80112ae <__ieee754_fmod+0x1fa>
 80112bc:	7fefffff 	.word	0x7fefffff
 80112c0:	7ff00000 	.word	0x7ff00000
 80112c4:	08012268 	.word	0x08012268
 80112c8:	fffffbed 	.word	0xfffffbed
 80112cc:	fffffc02 	.word	0xfffffc02
 80112d0:	fff00000 	.word	0xfff00000
 80112d4:	000003ff 	.word	0x000003ff
 80112d8:	fffffc01 	.word	0xfffffc01
 80112dc:	0000041e 	.word	0x0000041e
 80112e0:	fffffbe2 	.word	0xfffffbe2

080112e4 <_init>:
 80112e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112e6:	46c0      	nop			@ (mov r8, r8)
 80112e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112ea:	bc08      	pop	{r3}
 80112ec:	469e      	mov	lr, r3
 80112ee:	4770      	bx	lr

080112f0 <_fini>:
 80112f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112f2:	46c0      	nop			@ (mov r8, r8)
 80112f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112f6:	bc08      	pop	{r3}
 80112f8:	469e      	mov	lr, r3
 80112fa:	4770      	bx	lr
 80112fc:	0000      	movs	r0, r0
	...

08011300 <__FLASH_Program_Fast_veneer>:
 8011300:	b401      	push	{r0}
 8011302:	4802      	ldr	r0, [pc, #8]	@ (801130c <__FLASH_Program_Fast_veneer+0xc>)
 8011304:	4684      	mov	ip, r0
 8011306:	bc01      	pop	{r0}
 8011308:	4760      	bx	ip
 801130a:	bf00      	nop
 801130c:	20002bdd 	.word	0x20002bdd

Disassembly of section .data:

20000000 <imgPalette>:
20000000:	96cdd6e9 1ac9248c ffff53ec 7b919d56     .....$...S..V..{
20000010:	000041a9                                .A..

20000014 <imgEggSitting0>:
20000014:	03900009 00010004 00080007 00330009     ..............3.
20000024:	00020003 00020004 00010001 00080005     ................
20000034:	00040007 002d0009 00020003 00010004     ......-.........
20000044:	00050001 000b0005 00020007 00290009     ..............).
20000054:	00020003 00030004 00060001 000c0005     ................
20000064:	00020007 00260009 00010003 00040004     ......&.........
20000074:	00070001 000e0005 00010007 00240009     ..............$.
20000084:	00010003 00050004 00080001 000e0005     ................
20000094:	00010007 00220009 00010003 00060004     ......".........
200000a4:	00080001 000f0005 00010007 00200009     .............. .
200000b4:	00010008 00070004 00070001 00110005     ................
200000c4:	00010007 001e0009 00010008 00010006     ................
200000d4:	00060004 00080001 00120005 00010007     ................
200000e4:	001c0009 00010008 00020006 00060004     ................
200000f4:	00070001 00140005 00010007 001b0009     ................
20000104:	00010008 00020006 00060004 00060001     ................
20000114:	00150005 00010007 001a0009 00010008     ................
20000124:	00030006 00060004 00050001 00170005     ................
20000134:	00010007 00190009 00010008 00040006     ................
20000144:	00050004 00040001 00180005 00010007     ................
20000154:	00190009 00010008 00060006 00020004     ................
20000164:	00030001 001a0005 00010007 00180009     ................
20000174:	00010008 00090006 001e0005 00010007     ................
20000184:	00170009 00010008 00090006 001e0005     ................
20000194:	00010007 00170009 00010008 00090006     ................
200001a4:	001e0005 00010007 00170009 00010008     ................
200001b4:	00090006 001e0005 00010007 00170009     ................
200001c4:	00010008 00090006 001e0005 00010007     ................
200001d4:	00170009 00010008 00090006 000f0005     ................
200001e4:	00080001 00070005 00010007 00170009     ................
200001f4:	00010008 00090006 000c0005 000d0001     ................
20000204:	00050005 00010007 00170009 00010008     ................
20000214:	00090006 000b0005 000f0001 00040005     ................
20000224:	00010007 00180009 00010008 00080006     ................
20000234:	000a0005 00110001 00020005 00010007     ................
20000244:	00190009 00010008 00080006 00090005     ................
20000254:	00130001 00010005 00010007 00190009     ................
20000264:	00010008 00080006 00080005 00150001     ................
20000274:	00010004 001a0009 00010008 00080006     ................
20000284:	00060005 000e0001 00030005 00040001     ................
20000294:	00010004 001b0009 00010008 00080006     ................
200002a4:	00050005 000e0001 00050005 00030001     ................
200002b4:	00010004 001c0009 00010008 00070006     ................
200002c4:	00050005 000e0001 00050005 00020001     ................
200002d4:	00010004 001e0009 00010008 00060006     ................
200002e4:	00050005 000f0001 00030005 00020001     ................
200002f4:	00010004 00200009 00010008 00060006     ...... .........
20000304:	00040005 000c0001 00020005 00050001     ................
20000314:	00010004 00220009 00010008 00050006     ......".........
20000324:	00040005 000c0001 00020005 00040001     ................
20000334:	00010004 00240009 00010008 00050006     ......$.........
20000344:	00030005 00110001 00010004 00260009     ..............&.
20000354:	00020008 00040006 00020005 000f0001     ................
20000364:	00020004 00290009 00020008 00020006     ......).........
20000374:	00020005 000d0001 00030004 002c0009     ..............,.
20000384:	00040008 00090001 00040004 00330009     ..............3.
20000394:	00090004 03a70009                       ........

2000039c <imgEggSitting1>:
2000039c:	02900009 000a0007 00330009 00040007     ..........3.....
200003ac:	00090005 00030007 002e0009 00020004     ................
200003bc:	00010001 000f0005 00020007 002a0009     ..............*.
200003cc:	00020003 00040001 00100005 00020007     ................
200003dc:	00260009 00020003 00010004 00060001     ..&.............
200003ec:	00110005 00010007 00240009 00020003     ..........$.....
200003fc:	00020004 00070001 00110005 00010007     ................
2000040c:	00220009 00010003 00040004 00070001     ..".............
2000041c:	00120005 00010007 00200009 00010003     .......... .....
2000042c:	00050004 00070001 00130005 00010007     ................
2000043c:	001e0009 00010003 00060004 00070001     ................
2000044c:	00130005 00020007 001c0009 00010003     ................
2000045c:	00070004 00060001 00150005 00010007     ................
2000046c:	001b0009 00010008 00010006 00070004     ................
2000047c:	00060001 00150005 00010007 001b0009     ................
2000048c:	00010008 00010006 00070004 00050001     ................
2000049c:	00170005 00010007 00190009 00010008     ................
200004ac:	00020006 00070004 00040001 00180005     ................
200004bc:	00010007 00190009 00010008 00020006     ................
200004cc:	00070004 00040001 00190005 00010007     ................
200004dc:	00180009 00010008 00030006 00050004     ................
200004ec:	00030001 001b0005 00010007 00180009     ................
200004fc:	00010008 00050006 00030004 00020001     ................
2000050c:	001c0005 00010007 00180009 00010008     ................
2000051c:	00080006 001e0005 00010007 00180009     ................
2000052c:	00010008 00080006 00130005 00050001     ................
2000053c:	00060005 00010007 00180009 00010008     ................
2000054c:	00080006 00100005 000a0001 00040005     ................
2000055c:	00010007 00180009 00010008 00090006     ................
2000056c:	000c0005 000f0001 00020005 00010007     ................
2000057c:	00180009 00010008 00090006 000b0005     ................
2000058c:	00110001 00010005 00010007 00180009     ................
2000059c:	00010008 00090006 000a0005 00130001     ................
200005ac:	00010004 00180009 00010008 00090006     ................
200005bc:	00090005 00130001 00010004 00190009     ................
200005cc:	00010008 00090006 00080005 000d0001     ................
200005dc:	00030005 00040001 00010004 00190009     ................
200005ec:	00010008 00090006 00070005 000d0001     ................
200005fc:	00050005 00020001 00010004 001b0009     ................
2000060c:	00010008 00090006 00060005 000d0001     ................
2000061c:	00050005 00020001 00010004 001c0009     ................
2000062c:	00010008 00080006 00060005 000e0001     ................
2000063c:	00030005 00020001 00010004 001d0009     ................
2000064c:	00010008 00090006 00050005 000c0001     ................
2000065c:	00020005 00040001 00010004 001f0009     ................
2000066c:	00010008 00080006 00050005 000c0001     ................
2000067c:	00020005 00040001 00010004 00200009     .............. .
2000068c:	00010008 00070006 00050005 00100001     ................
2000069c:	00020004 00220009 00010008 00070006     ......".........
200006ac:	00040005 000f0001 00020004 00240009     ..............$.
200006bc:	00010008 00070006 00030005 000e0001     ................
200006cc:	00020004 00260009 00020008 00060006     ......&.........
200006dc:	00020005 000b0001 00030004 002a0009     ..............*.
200006ec:	00020008 00050006 00020005 00090001     ................
200006fc:	00020004 002e0009 00030008 00020006     ................
2000070c:	00030005 00040001 00040004 00330009     ..............3.
2000071c:	00050008 00040004 04a90009              ............

20000728 <imgEggSitting2>:
20000728:	03110009 00060007 00370009 00020004     ..........7.....
20000738:	00010007 00060005 00050007 002e0009     ................
20000748:	00020003 00020004 00020001 000c0005     ................
20000758:	00030007 002a0009 00020003 00060001     ......*.........
20000768:	000e0005 00010007 00270009 00020003     ..........'.....
20000778:	00020004 00060001 000f0005 00020007     ................
20000788:	00240009 00020003 00030004 00070001     ..$.............
20000798:	00100005 00010007 00220009 00010003     ..........".....
200007a8:	00050004 00070001 00110005 00010007     ................
200007b8:	00200009 00010003 00060004 00070001     .. .............
200007c8:	00120005 00010007 001e0009 00010003     ................
200007d8:	00070004 00070001 00130005 00010007     ................
200007e8:	001c0009 00010008 00010006 00060004     ................
200007f8:	00070001 00140005 00010007 001c0009     ................
20000808:	00010008 00010006 00060004 00060001     ................
20000818:	00160005 00010007 001a0009 00010008     ................
20000828:	00020006 00060004 00050001 00170005     ................
20000838:	00010007 001a0009 00010008 00020006     ................
20000848:	00060004 00050001 00170005 00020007     ................
20000858:	00190009 00010008 00030006 00050004     ................
20000868:	00040001 00190005 00010007 00180009     ................
20000878:	00010008 00060006 00030004 00020001     ................
20000888:	001b0005 00010007 00180009 00010008     ................
20000898:	00080006 001e0005 00010007 00180009     ................
200008a8:	00010008 00080006 001e0005 00010007     ................
200008b8:	00180009 00010008 00090006 001d0005     ................
200008c8:	00010007 00180009 00010008 00090006     ................
200008d8:	000f0005 00080001 00060005 00010007     ................
200008e8:	00180009 00010008 00090006 000e0005     ................
200008f8:	000b0001 00040005 00010007 00180009     ................
20000908:	00010008 00090006 000c0005 000e0001     ................
20000918:	00030005 00010007 00180009 00010008     ................
20000928:	00090006 000b0005 00100001 00020005     ................
20000938:	00010007 00180009 00010008 00090006     ................
20000948:	000a0005 00120001 00010004 00190009     ................
20000958:	00020008 00080006 00090005 000c0001     ................
20000968:	00030005 00040001 00010004 001a0009     ................
20000978:	00010008 00080006 00080005 000c0001     ................
20000988:	00050005 00030001 00010004 001a0009     ................
20000998:	00010008 00090006 00060005 000d0001     ................
200009a8:	00050005 00020001 00010004 001c0009     ................
200009b8:	00010008 00080006 00060005 000e0001     ................
200009c8:	00030005 00020001 00010004 001d0009     ................
200009d8:	00010008 00080006 00050005 000c0001     ................
200009e8:	00020005 00050001 00010004 001f0009     ................
200009f8:	00010008 00080006 00040005 000c0001     ................
20000a08:	00020005 00050001 00010004 00200009     .............. .
20000a18:	00010008 00070006 00040005 00120001     ................
20000a28:	00010004 00220009 00010008 00070006     ......".........
20000a38:	00030005 00100001 00020004 00240009     ..............$.
20000a48:	00020008 00050006 00030005 000f0001     ................
20000a58:	00020004 00270009 00010008 00050006     ......'.........
20000a68:	00030005 000c0001 00030004 00290009     ..............).
20000a78:	00030008 00030006 00020005 00090001     ................
20000a88:	00040004 002e0009 000a0008 00040004     ................
20000a98:	04660009                                ..f.

20000a9c <imgEggSitting3>:
20000a9c:	048c0009 00030003 00050004 00060007     ................
20000aac:	00300009 00020003 00030004 00050001     ..0.............
20000abc:	00060005 00020007 002c0009 00020003     ..........,.....
20000acc:	00040004 00060001 00080005 00030007     ................
20000adc:	00270009 00010008 00010003 00060004     ..'.............
20000aec:	00070001 00090005 00020007 00250009     ..............%.
20000afc:	00010008 00080004 00070001 000b0005     ................
20000b0c:	00010007 00230009 00010008 00010006     ......#.........
20000b1c:	00070004 00080001 000c0005 00020007     ................
20000b2c:	00200009 00010008 00020006 00070004     .. .............
20000b3c:	00080001 000d0005 00010007 001f0009     ................
20000b4c:	00010008 00030006 00060004 00080001     ................
20000b5c:	000f0005 00010007 001d0009 00010008     ................
20000b6c:	00040006 00060004 00070001 00110005     ................
20000b7c:	00010007 001c0009 00010008 00050006     ................
20000b8c:	00050004 00050001 00130005 00010007     ................
20000b9c:	001b0009 00010008 00070006 00030004     ................
20000bac:	00050001 00150005 00010007 001a0009     ................
20000bbc:	00010008 000a0006 00020001 00190005     ................
20000bcc:	00010007 00190009 00010008 00090006     ................
20000bdc:	001c0005 00010007 00190009 00010008     ................
20000bec:	00090006 001d0005 00010007 00180009     ................
20000bfc:	00010008 00090006 001d0005 00010007     ................
20000c0c:	00180009 00010008 00090006 001d0005     ................
20000c1c:	00010007 00180009 00010008 00090006     ................
20000c2c:	001d0005 00010007 00180009 00010008     ................
20000c3c:	00090006 001d0005 00010007 00180009     ................
20000c4c:	00010008 00080006 001e0005 00010007     ................
20000c5c:	00180009 00010008 00080006 000c0005     ................
20000c6c:	00080001 000a0005 00010007 00180009     ................
20000c7c:	00010008 00080006 000b0005 000c0001     ................
20000c8c:	00070005 00010007 00190009 00010008     ................
20000c9c:	00070006 00090005 000f0001 00050005     ................
20000cac:	00010007 001a0009 00010008 00070006     ................
20000cbc:	00080005 00110001 00040005 00010007     ................
20000ccc:	001b0009 00010008 00060006 00070005     ................
20000cdc:	00130001 00030005 00010007 001c0009     ................
20000cec:	00010008 00050006 00050005 00150001     ................
20000cfc:	00020005 00010007 001d0009 00010008     ................
20000d0c:	00050006 00050005 00160001 00010005     ................
20000d1c:	00010007 001e0009 00010008 00050006     ................
20000d2c:	00040005 000e0001 00030005 00050001     ................
20000d3c:	00010004 00200009 00010008 00040006     ...... .........
20000d4c:	00040005 000e0001 00040005 00030001     ................
20000d5c:	00020004 00210009 00010008 00030006     ......!.........
20000d6c:	00040005 000e0001 00040005 00030001     ................
20000d7c:	00010004 00230009 00010008 00030006     ......#.........
20000d8c:	00020005 000c0001 00020005 00070001     ................
20000d9c:	00010004 00250009 00010008 00020006     ......%.........
20000dac:	00020005 000c0001 00020005 00060001     ................
20000dbc:	00010004 00270009 00010008 00010004     ......'.........
20000dcc:	00150001 00010004 00290009 00020004     ..........).....
20000ddc:	00120001 00020004 002c0009 00020004     ..........,.....
20000dec:	000b0001 00050004 00300009 000b0004     ..........0.....
20000dfc:	02e70009                                ....

20000e00 <imgEggSitting4>:
20000e00:	040d0009 00020003 00030004 00080007     ................
20000e10:	00310009 00020003 00010004 00040001     ..1.............
20000e20:	00080005 00030007 002c0009 00020003     ..........,.....
20000e30:	00030004 00050001 000a0005 00020007     ................
20000e40:	00280009 00020003 00040004 00070001     ..(.............
20000e50:	000a0005 00020007 00260009 00010003     ..........&.....
20000e60:	00060004 00070001 000c0005 00020007     ................
20000e70:	00230009 00010003 00070004 00070001     ..#.............
20000e80:	000e0005 00010007 00210009 00010008     ..........!.....
20000e90:	00070004 00080001 000f0005 00010007     ................
20000ea0:	001f0009 00010008 00010006 00070004     ................
20000eb0:	00070001 00110005 00010007 001d0009     ................
20000ec0:	00010008 00020006 00060004 00080001     ................
20000ed0:	00110005 00010007 001d0009 00010008     ................
20000ee0:	00020006 00060004 00070001 00130005     ................
20000ef0:	00010007 001b0009 00010008 00040006     ................
20000f00:	00050004 00060001 00150005 00010007     ................
20000f10:	001a0009 00010008 00050006 00040004     ................
20000f20:	00040001 00170005 00010007 00190009     ................
20000f30:	00020008 00070006 00010004 00030001     ................
20000f40:	00190005 00010007 00190009 00010008     ................
20000f50:	00090006 001d0005 00010007 00180009     ................
20000f60:	00010008 00090006 001d0005 00010007     ................
20000f70:	00180009 00010008 00090006 001d0005     ................
20000f80:	00010007 00180009 00010008 00090006     ................
20000f90:	001d0005 00010007 00180009 00010008     ................
20000fa0:	00090006 001d0005 00010007 00180009     ................
20000fb0:	00010008 00090006 001d0005 00010007     ................
20000fc0:	00180009 00010008 00080006 000f0005     ................
20000fd0:	00080001 00070005 00010007 00180009     ................
20000fe0:	00010008 00080006 000c0005 000c0001     ................
20000ff0:	00060005 00010007 00180009 00010008     ................
20001000:	00080006 000b0005 000e0001 00050005     ................
20001010:	00010007 00190009 00010008 00070006     ................
20001020:	000a0005 00100001 00030005 00020007     ................
20001030:	00190009 00010008 00080006 00070005     ................
20001040:	00130001 00020005 00010007 001a0009     ................
20001050:	00010008 00080006 00060005 00150001     ................
20001060:	00010005 00010007 001b0009 00010008     ................
20001070:	00070006 00050005 000f0001 00020005     ................
20001080:	00050001 00010004 001d0009 00010008     ................
20001090:	00060006 00050005 000e0001 00040005     ................
200010a0:	00040001 00010004 001d0009 00010008     ................
200010b0:	00060006 00050005 000e0001 00040005     ................
200010c0:	00030001 00010004 001f0009 00010008     ................
200010d0:	00060006 00040005 000f0001 00020005     ................
200010e0:	00030001 00010004 00210009 00010008     ..........!.....
200010f0:	00050006 00040005 000b0001 00020005     ................
20001100:	00060001 00010004 00230009 00020008     ..........#.....
20001110:	00040006 00020005 000c0001 00020005     ................
20001120:	00050001 00010004 00260009 00020008     ..........&.....
20001130:	00020006 00020005 00110001 00020004     ................
20001140:	00280009 00020008 00010006 00020005     ..(.............
20001150:	000f0001 00020004 002c0009 00030008     ..........,.....
20001160:	000d0001 00030004 00300009 000d0004     ..........0.....
20001170:	03650009                                ..e.

20001174 <imgSitting0>:
20001174:	04800009 00020003 003e0009 00010003     ..........>.....
20001184:	00010001 00010003 00020009 00070008     ................
20001194:	00340009 00010003 00020001 00030008     ..4.............
200011a4:	00060000 00010008 00110009 00070008     ................
200011b4:	001b0009 00010003 00050001 00010003     ................
200011c4:	00060000 00010008 00070009 00090008     ................
200011d4:	00070000 00020008 00190009 00010003     ................
200011e4:	00060001 00010003 00060000 00010008     ................
200011f4:	00050009 00010008 00090001 00010003     ................
20001204:	00080000 00010008 00180009 00010003     ................
20001214:	00070001 00030003 00030000 00010008     ................
20001224:	00040009 00010008 00030001 00010003     ................
20001234:	00020008 00010002 00040001 00010003     ................
20001244:	00060000 00010008 00190009 00030003     ................
20001254:	00080001 00030003 00010008 00030009     ................
20001264:	00010008 00030001 00010003 00010005     ................
20001274:	00030008 00010002 00040001 00010003     ................
20001284:	00040000 00010008 001a0009 00010003     ................
20001294:	00010001 00010003 000b0001 00010003     ................
200012a4:	00020009 00010008 00040001 00020008     ................
200012b4:	00020005 00010008 00010002 00050001     ................
200012c4:	00010003 00010000 00020008 001b0009     ................
200012d4:	00010003 00010001 00030003 000a0001     ................
200012e4:	00020003 00050001 00020008 00020005     ................
200012f4:	00010008 00010002 00060001 00010008     ................
20001304:	001d0009 00010003 00040001 00030003     ................
20001314:	00080001 00010003 00060001 00030008     ................
20001324:	00080001 00010008 001d0009 00010003     ................
20001334:	000d0001 00010002 00010003 00020001     ................
20001344:	00010003 00010001 00010002 000d0001     ................
20001354:	00010008 001d0009 00010003 000c0001     ................
20001364:	00020002 00010003 00040001 00020002     ................
20001374:	000c0001 00010008 001d0009 00060003     ................
20001384:	00070001 00020002 00010003 00040001     ................
20001394:	00020002 000c0001 00010008 001d0009     ................
200013a4:	00010003 000c0001 00020002 00010003     ................
200013b4:	00040001 00020002 000c0001 00010008     ................
200013c4:	001d0009 00010003 000d0001 00010002     ................
200013d4:	00010003 00020001 00010003 00010001     ................
200013e4:	00010002 000d0001 00010008 001d0009     ................
200013f4:	00010003 00040001 00020003 00090001     ................
20001404:	00010003 00060001 00030008 00080001     ................
20001414:	00010008 001d0009 00010003 00010001     ................
20001424:	00030003 000a0001 00020003 00050001     ................
20001434:	00020008 00020005 00010008 00010002     ................
20001444:	00060001 00010008 001d0009 00010003     ................
20001454:	00010001 00010003 000b0001 00010003     ................
20001464:	00020009 00010008 00040001 00020008     ................
20001474:	00020005 00010008 00010002 00050001     ................
20001484:	00010003 00010000 00020008 001b0009     ................
20001494:	00030003 00080001 00030003 00010008     ................
200014a4:	00030009 00010008 00030001 00010003     ................
200014b4:	00010005 00030008 00010002 00040001     ................
200014c4:	00010003 00040000 00010008 001a0009     ................
200014d4:	00010003 00070001 00030003 00030000     ................
200014e4:	00010008 00040009 00010008 00030001     ................
200014f4:	00010003 00020008 00010002 00040001     ................
20001504:	00010003 00060000 00010008 00190009     ................
20001514:	00010003 00060001 00010003 00060000     ................
20001524:	00010008 00050009 00010008 00090001     ................
20001534:	00010003 00080000 00010008 00180009     ................
20001544:	00010003 00050001 00010003 00060000     ................
20001554:	00010008 00070009 00090008 00070000     ................
20001564:	00020008 00190009 00010003 00020001     ................
20001574:	00030008 00060000 00010008 00110009     ................
20001584:	00070008 001b0009 00010003 00010001     ................
20001594:	00010003 00010008 00010009 00070008     ................
200015a4:	00340009 00020003 00010001 00010008     ..4.............
200015b4:	003c0009 00010008 00030001 00010008     ..<.............
200015c4:	003b0009 00010008 00030001 00010008     ..;.............
200015d4:	003b0009 00010008 00030001 00010008     ..;.............
200015e4:	003b0009 00010008 00020001 00010008     ..;.............
200015f4:	003c0009 00010008 00020001 00010008     ..<.............
20001604:	003c0009 00010008 00020001 00010008     ..<.............
20001614:	003c0009 00010008 00020001 00010008     ..<.............
20001624:	003c0009 00010008 00010001 00010008     ..<.............
20001634:	003d0009 00020008 033e0009              ..=.......>.

20001640 <imgSitting1>:
20001640:	04800009 00020003 003e0009 00010003     ..........>.....
20001650:	00010001 00010003 00040009 00070008     ................
20001660:	00320009 00010003 00020001 00040008     ..2.............
20001670:	00070000 00010008 00100009 00070008     ................
20001680:	001a0009 00010003 00060001 00010003     ................
20001690:	00070000 00010008 00060009 00090008     ................
200016a0:	00070000 00020008 00180009 00010003     ................
200016b0:	00070001 00010003 00070000 00010008     ................
200016c0:	00040009 00010008 00090001 00010003     ................
200016d0:	00080000 00010008 00170009 00010003     ................
200016e0:	00080001 00030003 00040000 00010008     ................
200016f0:	00030009 00010008 00030001 00010003     ................
20001700:	00020008 00010002 00040001 00010003     ................
20001710:	00060000 00010008 00180009 00030003     ................
20001720:	00090001 00030003 00010000 00010008     ................
20001730:	00020009 00010008 00030001 00010003     ................
20001740:	00010005 00030008 00010002 00040001     ................
20001750:	00010003 00040000 00010008 00190009     ................
20001760:	00010003 00010001 00010003 000c0001     ................
20001770:	00010003 00020009 00010008 00040001     ................
20001780:	00020008 00020005 00010008 00010002     ................
20001790:	00050001 00010003 00010000 00020008     ................
200017a0:	001a0009 00010003 00010001 00030003     ................
200017b0:	000b0001 00020003 00050001 00020008     ................
200017c0:	00020005 00010008 00010002 00060001     ................
200017d0:	00010008 001c0009 00010003 00040001     ................
200017e0:	00030003 00090001 00010003 00060001     ................
200017f0:	00030008 00080001 00010008 001c0009     ................
20001800:	00010003 000e0001 00010002 00010003     ................
20001810:	00020001 00010003 00010001 00010002     ................
20001820:	000d0001 00010008 001c0009 00010003     ................
20001830:	000d0001 00020002 00010003 00040001     ................
20001840:	00020002 000c0001 00010008 001c0009     ................
20001850:	00060003 00080001 00020002 00010003     ................
20001860:	00040001 00020002 000c0001 00010008     ................
20001870:	001c0009 00010003 000d0001 00020002     ................
20001880:	00010003 00040001 00020002 000c0001     ................
20001890:	00010008 001c0009 00010003 000e0001     ................
200018a0:	00010002 00010003 00020001 00010003     ................
200018b0:	00010001 00010002 000d0001 00010008     ................
200018c0:	001c0009 00010003 00040001 00030003     ................
200018d0:	00090001 00010003 00060001 00030008     ................
200018e0:	00080001 00010008 001c0009 00010003     ................
200018f0:	00010001 00030003 000b0001 00020003     ................
20001900:	00050001 00020008 00020005 00010008     ................
20001910:	00010002 00060001 00010008 001c0009     ................
20001920:	00010003 00010001 00010003 000c0001     ................
20001930:	00010003 00020009 00010008 00040001     ................
20001940:	00020008 00020005 00010008 00010002     ................
20001950:	00050001 00010003 00010000 00020008     ................
20001960:	001a0009 00030003 00090001 00030003     ................
20001970:	00010000 00010008 00020009 00010008     ................
20001980:	00030001 00010003 00010005 00030008     ................
20001990:	00010002 00040001 00010003 00040000     ................
200019a0:	00010008 00190009 00010003 00080001     ................
200019b0:	00030003 00040000 00010008 00030009     ................
200019c0:	00010008 00030001 00010003 00020008     ................
200019d0:	00010002 00040001 00010003 00060000     ................
200019e0:	00010008 00180009 00010003 00070001     ................
200019f0:	00010003 00070000 00010008 00040009     ................
20001a00:	00010008 00090001 00010003 00080000     ................
20001a10:	00010008 00170009 00010003 00060001     ................
20001a20:	00010003 00070000 00010008 00060009     ................
20001a30:	00090008 00070000 00020008 00180009     ................
20001a40:	00010003 00020001 00040008 00070000     ................
20001a50:	00010008 00100009 00070008 001a0009     ................
20001a60:	00010003 00010001 00010003 00010008     ................
20001a70:	00030009 00070008 00320009 00020003     ..........2.....
20001a80:	00010001 00010008 003c0009 00010008     ..........<.....
20001a90:	00020001 00010008 003c0009 00010008     ..........<.....
20001aa0:	00020001 00010008 003c0009 00010008     ..........<.....
20001ab0:	00020001 00010008 003c0009 00010008     ..........<.....
20001ac0:	00030001 00010008 003b0009 00010008     ..........;.....
20001ad0:	00030001 00020008 003a0009 00010008     ..........:.....
20001ae0:	00040001 00020008 003a0009 00010008     ..........:.....
20001af0:	00040001 00010008 003b0009 00050008     ..........;.....
20001b00:	03790009                                ..y.

20001b04 <imgAdultSitting0>:
20001b04:	04b00009 00040008 004c0009 00010008     ..........L.....
20001b14:	00030001 00010008 004b0009 00010008     ..........K.....
20001b24:	00030001 00010008 004b0009 00010008     ..........K.....
20001b34:	00030001 00010008 004b0009 00010008     ..........K.....
20001b44:	00030001 00050008 00050009 000a0008     ................
20001b54:	00380009 00010008 00020003 00060001     ..8.............
20001b64:	00040008 00010003 000a0000 00020008     ................
20001b74:	00360009 00010008 000c0001 00020003     ..6.............
20001b84:	000b0000 00030008 00330009 00010008     ..........3.....
20001b94:	000e0001 00010003 000d0000 00030008     ................
20001ba4:	00300009 00010008 000f0001 00010003     ..0.............
20001bb4:	000f0000 00010008 00150009 00080008     ................
20001bc4:	00120009 00010008 00030003 000c0001     ................
20001bd4:	00010003 00100000 00010008 00090009     ................
20001be4:	000b0008 00080000 00030008 000f0009     ................
20001bf4:	00010008 00030001 00010003 000c0001     ................
20001c04:	00060003 000b0000 00010008 00060009     ................
20001c14:	00020008 000b0001 00010003 000a0000     ................
20001c24:	00010008 000e0009 00010008 00030001     ................
20001c34:	00010003 00120001 00060003 00050000     ................
20001c44:	00010008 00050009 00010008 000e0001     ................
20001c54:	00020003 00090000 00010008 000d0009     ................
20001c64:	00010008 00030001 00010003 00180001     ................
20001c74:	00010003 00020000 00020008 00050009     ................
20001c84:	00010008 00030001 00030005 00020008     ................
20001c94:	00020002 00070001 00010003 00080000     ................
20001ca4:	00010008 000d0009 00010008 00020003     ................
20001cb4:	00010001 00070003 00130001 00010003     ................
20001cc4:	00010008 00060009 00010008 00030001     ................
20001cd4:	00060005 00010008 00020002 00070001     ................
20001ce4:	00010003 00030000 00050008 000d0009     ................
20001cf4:	00010008 001e0001 00060008 00010003     ................
20001d04:	00040001 00020005 00050008 00020002     ................
20001d14:	00080001 00010003 00010000 00010008     ................
20001d24:	00120009 00010008 00230001 00010003     ..........#.....
20001d34:	00050001 00010005 00060008 00020002     ................
20001d44:	00090001 00010008 00130009 00010008     ................
20001d54:	00220001 00010003 00060001 00010005     ..".............
20001d64:	00030008 00010005 00020008 00020002     ................
20001d74:	00090001 00010008 00130009 00010008     ................
20001d84:	00200001 00010002 00010003 00080001     .. .............
20001d94:	00050008 00020002 000a0001 00010008     ................
20001da4:	00130009 00010008 001e0001 00030002     ................
20001db4:	00010003 00040001 00010002 00140001     ................
20001dc4:	00010008 00130009 00010008 001d0001     ................
20001dd4:	00030002 00010003 00020001 00010003     ................
20001de4:	00020001 00020002 00130001 00010008     ................
20001df4:	00130009 00010008 001d0001 00030002     ................
20001e04:	00010003 00050001 00020002 00130001     ................
20001e14:	00010008 00130009 00010008 000a0003     ................
20001e24:	00130001 00030002 00010003 00050001     ................
20001e34:	00020002 00130001 00010008 00130009     ................
20001e44:	00010008 001d0001 00030002 00010003     ................
20001e54:	00050001 00020002 00130001 00010008     ................
20001e64:	00130009 00010008 001d0001 00030002     ................
20001e74:	00010003 00020001 00010003 00020001     ................
20001e84:	00020002 00130001 00010008 00130009     ................
20001e94:	00010008 001e0001 00030002 00010003     ................
20001ea4:	00040001 00010002 00140001 00010008     ................
20001eb4:	00130009 00010008 00200001 00010002     .......... .....
20001ec4:	00010003 00080001 00050008 00020002     ................
20001ed4:	000a0001 00010008 00130009 00010008     ................
20001ee4:	00220001 00010003 00060001 00010005     ..".............
20001ef4:	00030008 00010005 00020008 00020002     ................
20001f04:	00090001 00010008 00130009 00010008     ................
20001f14:	00230001 00010003 00050001 00010005     ..#.............
20001f24:	00060008 00020002 00090001 00010008     ................
20001f34:	00130009 00010008 001e0001 00060008     ................
20001f44:	00010003 00040001 00020005 00050008     ................
20001f54:	00020002 00080001 00010003 00010000     ................
20001f64:	00010008 00120009 00010008 00020003     ................
20001f74:	00010001 00070003 00130001 00010003     ................
20001f84:	00010008 00060009 00010008 00030001     ................
20001f94:	00060005 00010008 00020002 00070001     ................
20001fa4:	00010003 00030000 00050008 000d0009     ................
20001fb4:	00010008 00030001 00010003 00180001     ................
20001fc4:	00010003 00020000 00020008 00050009     ................
20001fd4:	00010008 00030001 00030005 00020008     ................
20001fe4:	00020002 00070001 00010003 00080000     ................
20001ff4:	00010008 000d0009 00010008 00030001     ................
20002004:	00010003 00120001 00060003 00050000     ................
20002014:	00010008 00050009 00010008 000e0001     ................
20002024:	00020003 00090000 00010008 000d0009     ................
20002034:	00010008 00030001 00010003 000c0001     ................
20002044:	00060003 000b0000 00010008 00060009     ................
20002054:	00020008 000b0001 00010003 000a0000     ................
20002064:	00010008 000e0009 00010008 00030003     ................
20002074:	000c0001 00010003 00100000 00010008     ................
20002084:	00090009 000b0008 00080000 00030008     ................
20002094:	000f0009 00010008 000f0001 00010003     ................
200020a4:	000f0000 00010008 00150009 00080008     ................
200020b4:	00120009 00010008 000e0001 00010003     ................
200020c4:	000d0000 00030008 00300009 00010008     ..........0.....
200020d4:	000c0001 00020003 000b0000 00030008     ................
200020e4:	00330009 00010008 00020003 00060001     ..3.............
200020f4:	00040008 00010003 000a0000 00020008     ................
20002104:	00360009 00010008 00030001 00050008     ..6.............
20002114:	00050009 000a0008 00380009 00010008     ..........8.....
20002124:	00030001 00010008 004b0009 00010008     ..........K.....
20002134:	00030001 00010008 004b0009 00010008     ..........K.....
20002144:	00030001 00010008 004b0009 00010008     ..........K.....
20002154:	00030003 00010008 004b0009 00010008     ..........K.....
20002164:	00030001 00010008 004b0009 00010008     ..........K.....
20002174:	00030001 00010008 004b0009 00010008     ..........K.....
20002184:	00030001 00010008 004b0009 00010008     ..........K.....
20002194:	00030001 00010008 004b0009 00010008     ..........K.....
200021a4:	00030001 00010008 004b0009 00010008     ..........K.....
200021b4:	00030001 00010008 004b0009 00010008     ..........K.....
200021c4:	00030001 00010008 004b0009 00010008     ..........K.....
200021d4:	00020001 00010008 00010000 00010008     ................
200021e4:	004a0009 00010008 00010001 00010008     ..J.............
200021f4:	00020000 00010008 004a0009 00020008     ..........J.....
20002204:	00040000 00010008 00490009 00010008     ..........I.....
20002214:	00050000 00010008 00490009 00010008     ..........I.....
20002224:	00050000 00010008 00490009 00010008     ..........I.....
20002234:	00050000 00010008 00490009 00010008     ..........I.....
20002244:	00050000 00010008 00490009 00010008     ..........I.....
20002254:	00040000 00010008 004a0009 00010008     ..........J.....
20002264:	00030000 00010008 004b0009 00010008     ..........K.....
20002274:	00020000 00010008 004c0009 00030008     ..........L.....
20002284:	018d0009                                ....

20002288 <imgAdultSitting1>:
20002288:	04b00009 00040008 004c0009 00010008     ..........L.....
20002298:	00030001 00010008 004b0009 00010008     ..........K.....
200022a8:	00030001 00010008 004b0009 00010008     ..........K.....
200022b8:	00030001 00010008 004b0009 00010008     ..........K.....
200022c8:	00030001 00060008 00070009 00090008     ................
200022d8:	00360009 00010008 00020003 00070001     ..6.............
200022e8:	00040008 00020009 00010008 00090000     ................
200022f8:	00020008 00340009 00010008 000d0001     ......4.........
20002308:	00020003 000c0000 00030008 00310009     ..............1.
20002318:	00010008 000f0001 00010003 000e0000     ................
20002328:	00030008 002e0009 00010008 00100001     ................
20002338:	00010003 00100000 00010008 00140009     ................
20002348:	00080008 00110009 00010008 00030003     ................
20002358:	000d0001 00010003 00110000 00010008     ................
20002368:	00080009 000b0008 00080000 00030008     ................
20002378:	000e0009 00010008 00030001 00010003     ................
20002388:	000d0001 00060003 000c0000 00010008     ................
20002398:	00050009 00020008 000b0001 00010003     ................
200023a8:	000a0000 00010008 000d0009 00010008     ................
200023b8:	00030001 00010003 00130001 00060003     ................
200023c8:	00060000 00010008 00040009 00010008     ................
200023d8:	000e0001 00020003 00090000 00010008     ................
200023e8:	000c0009 00010008 00030001 00010003     ................
200023f8:	00190001 00010003 00020000 00030008     ................
20002408:	00040009 00010008 00030001 00030005     ................
20002418:	00020008 00020002 00070001 00010003     ................
20002428:	00080000 00010008 000c0009 00010008     ................
20002438:	00020003 00010001 00080003 00130001     ................
20002448:	00010003 00010008 00060009 00010008     ................
20002458:	00030001 00060005 00010008 00020002     ................
20002468:	00070001 00010003 00030000 00050008     ................
20002478:	000c0009 00010008 001f0001 00060008     ................
20002488:	00010003 00040001 00020005 00050008     ................
20002498:	00020002 00080001 00010003 00010000     ................
200024a8:	00010008 00110009 00010008 00240001     ..............$.
200024b8:	00010003 00050001 00010005 00060008     ................
200024c8:	00020002 00090001 00010008 00120009     ................
200024d8:	00010008 00230001 00010003 00060001     ......#.........
200024e8:	00010005 00030008 00010005 00020008     ................
200024f8:	00020002 00090001 00010008 00120009     ................
20002508:	00010008 00210001 00010002 00010003     ......!.........
20002518:	00080001 00050008 00020002 000a0001     ................
20002528:	00010008 00120009 00010008 001f0001     ................
20002538:	00030002 00010003 00040001 00010002     ................
20002548:	00140001 00010008 00120009 00010008     ................
20002558:	001e0001 00030002 00010003 00020001     ................
20002568:	00010003 00020001 00020002 00130001     ................
20002578:	00010008 00120009 00010008 001e0001     ................
20002588:	00030002 00010003 00050001 00020002     ................
20002598:	00130001 00010008 00120009 00010008     ................
200025a8:	000b0003 00130001 00030002 00010003     ................
200025b8:	00050001 00020002 00130001 00010008     ................
200025c8:	00120009 00010008 001e0001 00030002     ................
200025d8:	00010003 00050001 00020002 00130001     ................
200025e8:	00010008 00120009 00010008 001e0001     ................
200025f8:	00030002 00010003 00020001 00010003     ................
20002608:	00020001 00020002 00130001 00010008     ................
20002618:	00120009 00010008 001f0001 00030002     ................
20002628:	00010003 00040001 00010002 00140001     ................
20002638:	00010008 00120009 00010008 00210001     ..............!.
20002648:	00010002 00010003 00080001 00050008     ................
20002658:	00020002 000a0001 00010008 00120009     ................
20002668:	00010008 00230001 00010003 00060001     ......#.........
20002678:	00010005 00030008 00010005 00020008     ................
20002688:	00020002 00090001 00010008 00120009     ................
20002698:	00010008 00240001 00010003 00050001     ......$.........
200026a8:	00010005 00060008 00020002 00090001     ................
200026b8:	00010008 00120009 00010008 001f0001     ................
200026c8:	00060008 00010003 00040001 00020005     ................
200026d8:	00050008 00020002 00080001 00010003     ................
200026e8:	00010000 00010008 00110009 00010008     ................
200026f8:	00020003 00010001 00080003 00130001     ................
20002708:	00010003 00010008 00060009 00010008     ................
20002718:	00030001 00060005 00010008 00020002     ................
20002728:	00070001 00010003 00030000 00050008     ................
20002738:	000c0009 00010008 00030001 00010003     ................
20002748:	00190001 00010003 00020000 00030008     ................
20002758:	00040009 00010008 00030001 00030005     ................
20002768:	00020008 00020002 00070001 00010003     ................
20002778:	00080000 00010008 000c0009 00010008     ................
20002788:	00030001 00010003 00130001 00060003     ................
20002798:	00060000 00010008 00040009 00010008     ................
200027a8:	000e0001 00020003 00090000 00010008     ................
200027b8:	000c0009 00010008 00030001 00010003     ................
200027c8:	000d0001 00060003 000c0000 00010008     ................
200027d8:	00050009 00020008 000b0001 00010003     ................
200027e8:	000a0000 00010008 000d0009 00010008     ................
200027f8:	00030003 000d0001 00010003 00110000     ................
20002808:	00010008 00080009 000b0008 00080000     ................
20002818:	00030008 000e0009 00010008 00100001     ................
20002828:	00010003 00100000 00010008 00140009     ................
20002838:	00080008 00110009 00010008 000f0001     ................
20002848:	00010003 000e0000 00030008 002e0009     ................
20002858:	00010008 000d0001 00020003 000c0000     ................
20002868:	00030008 00310009 00010008 00020003     ......1.........
20002878:	00070001 00040008 00020009 00010008     ................
20002888:	00090000 00020008 00340009 00010008     ..........4.....
20002898:	00030001 00060008 00070009 00090008     ................
200028a8:	00360009 00010008 00030001 00010008     ..6.............
200028b8:	004b0009 00010008 00030001 00010008     ..K.............
200028c8:	004b0009 00010008 00030001 00010008     ..K.............
200028d8:	004b0009 00010008 00030003 00010008     ..K.............
200028e8:	004b0009 00010008 00030001 00010008     ..K.............
200028f8:	004b0009 00010008 00030001 00010008     ..K.............
20002908:	004b0009 00010008 00030001 00010008     ..K.............
20002918:	004b0009 00010008 00030001 00010008     ..K.............
20002928:	004b0009 00010008 00030001 00010008     ..K.............
20002938:	004b0009 00010008 00030001 00020008     ..K.............
20002948:	004a0009 00010008 00040001 00010008     ..J.............
20002958:	00010009 00040008 00450009 00010008     ..........E.....
20002968:	00050001 00010008 00040000 00010008     ................
20002978:	00440009 00020008 00050001 00010008     ..D.............
20002988:	00040000 00010008 00440009 00020008     ..........D.....
20002998:	00040001 00010008 00050000 00010008     ................
200029a8:	00450009 00050008 00060000 00010008     ..E.............
200029b8:	00450009 00010008 00090000 00010008     ..E.............
200029c8:	00450009 00010008 000a0000 00010008     ..E.............
200029d8:	00450009 00010008 00090000 00010008     ..E.............
200029e8:	00460009 00010008 00080000 00010008     ..F.............
200029f8:	00470009 00080008 02210009              ..G.......!.

20002a04 <checkTime>:
20002a04:	                                         ..

20002a06 <currentMenu>:
20002a06:	                                         .

20002a07 <canChange>:
20002a07:	                                         .

20002a08 <SystemCoreClock>:
20002a08:	00f42400                                .$..

20002a0c <uwTickPrio>:
20002a0c:	00000004                                ....

20002a10 <uwTickFreq>:
20002a10:	00000001                                ....

20002a14 <__sglue>:
20002a14:	00000000 00000003 20003f88              .........?. 

20002a20 <__global_locale>:
20002a20:	00000043 00000000 00000000 00000000     C...............
	...
20002a40:	00000043 00000000 00000000 00000000     C...............
	...
20002a60:	00000043 00000000 00000000 00000000     C...............
	...
20002a80:	00000043 00000000 00000000 00000000     C...............
	...
20002aa0:	00000043 00000000 00000000 00000000     C...............
	...
20002ac0:	00000043 00000000 00000000 00000000     C...............
	...
20002ae0:	00000043 00000000 00000000 00000000     C...............
	...
20002b00:	0800fff5 0800f62d 00000000 08012058     ....-.......X ..
20002b10:	08011ea0 08012005 08012005 08012005     ..... ... ... ..
20002b20:	08012005 08012005 08012005 08012005     . ... ... ... ..
20002b30:	08012005 08012005 ffffffff ffffffff     . ... ..........
20002b40:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20002b68:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

20002b8c <_impure_ptr>:
20002b8c:	20002b90                                .+. 

20002b90 <_impure_data>:
20002b90:	00000000 20003f88 20003ff0 20004058     .....?. .?. X@. 
	...

20002bdc <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
20002bdc:	b580      	push	{r7, lr}
20002bde:	b088      	sub	sp, #32
20002be0:	af00      	add	r7, sp, #0
20002be2:	6078      	str	r0, [r7, #4]
20002be4:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
20002be6:	231f      	movs	r3, #31
20002be8:	18fb      	adds	r3, r7, r3
20002bea:	2200      	movs	r2, #0
20002bec:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
20002bee:	687b      	ldr	r3, [r7, #4]
20002bf0:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20002bf2:	683b      	ldr	r3, [r7, #0]
20002bf4:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20002bf6:	4b1a      	ldr	r3, [pc, #104]	@ (20002c60 <FLASH_Program_Fast+0x84>)
20002bf8:	695a      	ldr	r2, [r3, #20]
20002bfa:	4b19      	ldr	r3, [pc, #100]	@ (20002c60 <FLASH_Program_Fast+0x84>)
20002bfc:	2180      	movs	r1, #128	@ 0x80
20002bfe:	02c9      	lsls	r1, r1, #11
20002c00:	430a      	orrs	r2, r1
20002c02:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
20002c04:	f3ef 8310 	mrs	r3, PRIMASK
20002c08:	60fb      	str	r3, [r7, #12]
  return(result);
20002c0a:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
20002c0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
20002c0e:	b672      	cpsid	i
}
20002c10:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20002c12:	e00f      	b.n	20002c34 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20002c14:	697a      	ldr	r2, [r7, #20]
20002c16:	69bb      	ldr	r3, [r7, #24]
20002c18:	6812      	ldr	r2, [r2, #0]
20002c1a:	601a      	str	r2, [r3, #0]
    src += 4U;
20002c1c:	697b      	ldr	r3, [r7, #20]
20002c1e:	3304      	adds	r3, #4
20002c20:	617b      	str	r3, [r7, #20]
    dest += 4U;
20002c22:	69bb      	ldr	r3, [r7, #24]
20002c24:	3304      	adds	r3, #4
20002c26:	61bb      	str	r3, [r7, #24]
    index++;
20002c28:	211f      	movs	r1, #31
20002c2a:	187b      	adds	r3, r7, r1
20002c2c:	781a      	ldrb	r2, [r3, #0]
20002c2e:	187b      	adds	r3, r7, r1
20002c30:	3201      	adds	r2, #1
20002c32:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
20002c34:	231f      	movs	r3, #31
20002c36:	18fb      	adds	r3, r7, r3
20002c38:	781b      	ldrb	r3, [r3, #0]
20002c3a:	2b3f      	cmp	r3, #63	@ 0x3f
20002c3c:	d9ea      	bls.n	20002c14 <FLASH_Program_Fast+0x38>
  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
20002c3e:	46c0      	nop			@ (mov r8, r8)
20002c40:	4b07      	ldr	r3, [pc, #28]	@ (20002c60 <FLASH_Program_Fast+0x84>)
20002c42:	691a      	ldr	r2, [r3, #16]
20002c44:	23c0      	movs	r3, #192	@ 0xc0
20002c46:	029b      	lsls	r3, r3, #10
20002c48:	4013      	ands	r3, r2
20002c4a:	d1f9      	bne.n	20002c40 <FLASH_Program_Fast+0x64>
20002c4c:	693b      	ldr	r3, [r7, #16]
20002c4e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20002c50:	68bb      	ldr	r3, [r7, #8]
20002c52:	f383 8810 	msr	PRIMASK, r3
}
20002c56:	46c0      	nop			@ (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
20002c58:	46c0      	nop			@ (mov r8, r8)
20002c5a:	46bd      	mov	sp, r7
20002c5c:	b008      	add	sp, #32
20002c5e:	bd80      	pop	{r7, pc}
20002c60:	40022000 	.word	0x40022000
