###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:32:16 2016
#  Command:           timeDesign -preCTS -idealClock -pathReports -slackReports -numPaths 50 -prefix eth_core_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.909
= Slack Time                   -1.159
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.159 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.857 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.725 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.588 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    0.992 | 
     | \tx_core/dma_reg_tx /U216          | A ^ -> Y v             | AOI22X1 | 0.369 | 0.414 |   2.565 |    1.406 | 
     | \tx_core/dma_reg_tx /U217          | C v -> Y ^             | OAI21X1 | 0.261 | 0.148 |   2.712 |    1.554 | 
     | \tx_core/dma_reg_tx /U218          | C ^ -> Y v             | AOI21X1 | 0.363 | 0.099 |   2.811 |    1.653 | 
     | \tx_core/dma_reg_tx /U221          | A v -> Y ^             | NAND3X1 | 0.139 | 0.205 |   3.016 |    1.857 | 
     | \tx_core/dma_reg_tx /U222          | B ^ -> Y v             | NOR2X1  | 0.081 | 0.088 |   3.104 |    1.946 | 
     | \tx_core/dma_reg_tx /U223          | C v -> Y ^             | NAND3X1 | 0.610 | 0.400 |   3.505 |    2.346 | 
     | \tx_core/axi_master /U1654         | A ^ -> Y v             | AOI21X1 | 0.275 | 0.128 |   3.633 |    2.474 | 
     | \tx_core/axi_master /U1655         | B v -> Y ^             | NAND2X1 | 0.260 | 0.267 |   3.900 |    2.741 | 
     |                                    | \m_r_ach.ARADDR [26] ^ |         | 0.260 | 0.009 |   3.909 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.880
= Slack Time                   -1.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.130 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.828 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.697 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.560 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.021 | 
     | \tx_core/dma_reg_tx /U384          | A ^ -> Y v             | AOI22X1 | 0.375 | 0.419 |   2.569 |    1.439 | 
     | \tx_core/dma_reg_tx /U385          | C v -> Y ^             | OAI21X1 | 0.264 | 0.152 |   2.721 |    1.591 | 
     | \tx_core/dma_reg_tx /U386          | C ^ -> Y v             | AOI21X1 | 0.368 | 0.103 |   2.824 |    1.694 | 
     | \tx_core/dma_reg_tx /U389          | A v -> Y ^             | NAND3X1 | 0.144 | 0.210 |   3.034 |    1.904 | 
     | \tx_core/dma_reg_tx /U390          | B ^ -> Y v             | NOR2X1  | 0.083 | 0.093 |   3.127 |    1.997 | 
     | \tx_core/dma_reg_tx /U391          | C v -> Y ^             | NAND3X1 | 0.506 | 0.370 |   3.496 |    2.366 | 
     | \tx_core/axi_master /U1726         | A ^ -> Y v             | AOI21X1 | 0.278 | 0.118 |   3.615 |    2.485 | 
     | \tx_core/axi_master /U1727         | B v -> Y ^             | NAND2X1 | 0.246 | 0.258 |   3.873 |    2.743 | 
     |                                    | \m_r_ach.ARADDR [14] ^ |         | 0.246 | 0.007 |   3.880 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.873
= Slack Time                   -1.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.123 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.821 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.689 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.552 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.028 | 
     | \tx_core/dma_reg_tx /U370          | A ^ -> Y v             | AOI22X1 | 0.363 | 0.386 |   2.537 |    1.414 | 
     | \tx_core/dma_reg_tx /U371          | C v -> Y ^             | OAI21X1 | 0.265 | 0.150 |   2.687 |    1.564 | 
     | \tx_core/dma_reg_tx /U372          | C ^ -> Y v             | AOI21X1 | 0.405 | 0.130 |   2.817 |    1.694 | 
     | \tx_core/dma_reg_tx /U375          | A v -> Y ^             | NAND3X1 | 0.175 | 0.248 |   3.065 |    1.942 | 
     | \tx_core/dma_reg_tx /U376          | B ^ -> Y v             | NOR2X1  | 0.088 | 0.102 |   3.167 |    2.044 | 
     | \tx_core/dma_reg_tx /U377          | C v -> Y ^             | NAND3X1 | 0.435 | 0.320 |   3.487 |    2.364 | 
     | \tx_core/axi_master /U1720         | A ^ -> Y v             | AOI21X1 | 0.283 | 0.107 |   3.594 |    2.471 | 
     | \tx_core/axi_master /U1721         | B v -> Y ^             | NAND2X1 | 0.259 | 0.270 |   3.865 |    2.742 | 
     |                                    | \m_r_ach.ARADDR [15] ^ |         | 0.259 | 0.008 |   3.873 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.869
= Slack Time                   -1.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.119 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.817 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.685 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.548 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.032 | 
     | \tx_core/dma_reg_tx /U398          | A ^ -> Y v             | AOI22X1 | 0.364 | 0.404 |   2.555 |    1.436 | 
     | \tx_core/dma_reg_tx /U399          | C v -> Y ^             | OAI21X1 | 0.262 | 0.147 |   2.702 |    1.583 | 
     | \tx_core/dma_reg_tx /U400          | C ^ -> Y v             | AOI21X1 | 0.374 | 0.106 |   2.808 |    1.689 | 
     | \tx_core/dma_reg_tx /U403          | A v -> Y ^             | NAND3X1 | 0.145 | 0.212 |   3.020 |    1.901 | 
     | \tx_core/dma_reg_tx /U404          | B ^ -> Y v             | NOR2X1  | 0.077 | 0.084 |   3.104 |    1.986 | 
     | \tx_core/dma_reg_tx /U405          | C v -> Y ^             | NAND3X1 | 0.520 | 0.377 |   3.482 |    2.363 | 
     | \tx_core/axi_master /U1732         | A ^ -> Y v             | AOI21X1 | 0.276 | 0.119 |   3.601 |    2.482 | 
     | \tx_core/axi_master /U1733         | B v -> Y ^             | NAND2X1 | 0.250 | 0.261 |   3.861 |    2.743 | 
     |                                    | \m_r_ach.ARADDR [13] ^ |         | 0.250 | 0.007 |   3.869 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.843
= Slack Time                   -1.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.093 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.791 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.659 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.522 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.058 | 
     | \tx_core/dma_reg_tx /U189          | A ^ -> Y v             | AOI22X1 | 0.379 | 0.375 |   2.526 |    1.433 | 
     | \tx_core/dma_reg_tx /U190          | C v -> Y ^             | OAI21X1 | 0.263 | 0.152 |   2.678 |    1.585 | 
     | \tx_core/dma_reg_tx /U191          | C ^ -> Y v             | AOI21X1 | 0.374 | 0.106 |   2.784 |    1.691 | 
     | \tx_core/dma_reg_tx /U194          | A v -> Y ^             | NAND3X1 | 0.134 | 0.201 |   2.985 |    1.892 | 
     | \tx_core/dma_reg_tx /U195          | B ^ -> Y v             | NOR2X1  | 0.081 | 0.087 |   3.071 |    1.979 | 
     | \tx_core/dma_reg_tx /U196          | C v -> Y ^             | NAND3X1 | 0.515 | 0.377 |   3.448 |    2.355 | 
     | \tx_core/axi_master /U1642         | A ^ -> Y v             | AOI21X1 | 0.279 | 0.117 |   3.565 |    2.473 | 
     | \tx_core/axi_master /U1643         | B v -> Y ^             | NAND2X1 | 0.258 | 0.269 |   3.834 |    2.741 | 
     |                                    | \m_r_ach.ARADDR [28] ^ |         | 0.258 | 0.009 |   3.843 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.788
= Slack Time                   -1.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.038 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.736 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.605 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.468 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.113 | 
     | \tx_core/dma_reg_tx /U301          | A ^ -> Y v             | AOI22X1 | 0.364 | 0.389 |   2.540 |    1.501 | 
     | \tx_core/dma_reg_tx /U302          | C v -> Y ^             | OAI21X1 | 0.268 | 0.153 |   2.692 |    1.654 | 
     | \tx_core/dma_reg_tx /U303          | C ^ -> Y v             | AOI21X1 | 0.382 | 0.112 |   2.804 |    1.766 | 
     | \tx_core/dma_reg_tx /U306          | A v -> Y ^             | NAND3X1 | 0.177 | 0.246 |   3.050 |    2.012 | 
     | \tx_core/dma_reg_tx /U307          | B ^ -> Y v             | NOR2X1  | 0.084 | 0.098 |   3.148 |    2.110 | 
     | \tx_core/dma_reg_tx /U308          | C v -> Y ^             | NAND3X1 | 0.419 | 0.308 |   3.457 |    2.418 | 
     | \tx_core/axi_master /U1690         | A ^ -> Y v             | AOI21X1 | 0.274 | 0.099 |   3.555 |    2.517 | 
     | \tx_core/axi_master /U1691         | B v -> Y ^             | NAND2X1 | 0.212 | 0.228 |   3.783 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [20] ^ |         | 0.212 | 0.005 |   3.788 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.778
= Slack Time                   -1.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.028 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.726 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.595 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.458 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.122 | 
     | \tx_core/dma_reg_tx /U328          | A ^ -> Y v             | AOI22X1 | 0.365 | 0.358 |   2.508 |    1.480 | 
     | \tx_core/dma_reg_tx /U329          | C v -> Y ^             | OAI21X1 | 0.262 | 0.147 |   2.656 |    1.627 | 
     | \tx_core/dma_reg_tx /U330          | C ^ -> Y v             | AOI21X1 | 0.387 | 0.114 |   2.770 |    1.742 | 
     | \tx_core/dma_reg_tx /U333          | A v -> Y ^             | NAND3X1 | 0.145 | 0.214 |   2.985 |    1.956 | 
     | \tx_core/dma_reg_tx /U334          | B ^ -> Y v             | NOR2X1  | 0.076 | 0.084 |   3.068 |    2.040 | 
     | \tx_core/dma_reg_tx /U335          | C v -> Y ^             | NAND3X1 | 0.452 | 0.329 |   3.397 |    2.368 | 
     | \tx_core/axi_master /U1702         | A ^ -> Y v             | AOI21X1 | 0.275 | 0.107 |   3.504 |    2.476 | 
     | \tx_core/axi_master /U1703         | B v -> Y ^             | NAND2X1 | 0.259 | 0.266 |   3.770 |    2.741 | 
     |                                    | \m_r_ach.ARADDR [18] ^ |         | 0.259 | 0.009 |   3.778 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.774
= Slack Time                   -1.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -1.024 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.722 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.131 |   0.433 |   -0.591 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.453 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.127 | 
     | \tx_core/dma_reg_tx /U494          | A ^ -> Y v            | AOI22X1 | 0.365 | 0.413 |   2.564 |    1.540 | 
     | \tx_core/dma_reg_tx /U495          | C v -> Y ^            | OAI21X1 | 0.260 | 0.146 |   2.710 |    1.686 | 
     | \tx_core/dma_reg_tx /U496          | C ^ -> Y v            | AOI21X1 | 0.373 | 0.107 |   2.817 |    1.793 | 
     | \tx_core/dma_reg_tx /U499          | A v -> Y ^            | NAND3X1 | 0.138 | 0.205 |   3.022 |    1.999 | 
     | \tx_core/dma_reg_tx /U500          | B ^ -> Y v            | NOR2X1  | 0.082 | 0.091 |   3.113 |    2.089 | 
     | \tx_core/dma_reg_tx /U501          | C v -> Y ^            | NAND3X1 | 0.437 | 0.318 |   3.431 |    2.408 | 
     | \tx_core/axi_master /U1774         | A ^ -> Y v            | AOI21X1 | 0.274 | 0.103 |   3.534 |    2.510 | 
     | \tx_core/axi_master /U1775         | B v -> Y ^            | NAND2X1 | 0.214 | 0.234 |   3.768 |    2.744 | 
     |                                    | \m_r_ach.ARADDR [6] ^ |         | 0.214 | 0.006 |   3.774 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.773
= Slack Time                   -1.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.023 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.721 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.590 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.452 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.128 | 
     | \tx_core/dma_reg_tx /U161          | A ^ -> Y v             | AOI22X1 | 0.371 | 0.400 |   2.550 |    1.527 | 
     | \tx_core/dma_reg_tx /U162          | C v -> Y ^             | OAI21X1 | 0.267 | 0.154 |   2.704 |    1.681 | 
     | \tx_core/dma_reg_tx /U163          | C ^ -> Y v             | AOI21X1 | 0.400 | 0.126 |   2.830 |    1.807 | 
     | \tx_core/dma_reg_tx /U166          | A v -> Y ^             | NAND3X1 | 0.172 | 0.244 |   3.075 |    2.052 | 
     | \tx_core/dma_reg_tx /U167          | B ^ -> Y v             | NOR2X1  | 0.081 | 0.093 |   3.167 |    2.144 | 
     | \tx_core/dma_reg_tx /U168          | C v -> Y ^             | NAND3X1 | 0.387 | 0.283 |   3.450 |    2.427 | 
     | \tx_core/axi_master /U1630         | A ^ -> Y v             | AOI21X1 | 0.277 | 0.096 |   3.546 |    2.523 | 
     | \tx_core/axi_master /U1631         | B v -> Y ^             | NAND2X1 | 0.209 | 0.222 |   3.769 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [30] ^ |         | 0.209 | 0.004 |   3.773 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.770
= Slack Time                   -1.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.020 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.719 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.587 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.450 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.130 | 
     | \tx_core/dma_reg_tx /U258          | A ^ -> Y v             | AOI22X1 | 0.364 | 0.389 |   2.540 |    1.520 | 
     | \tx_core/dma_reg_tx /U259          | C v -> Y ^             | OAI21X1 | 0.268 | 0.152 |   2.692 |    1.672 | 
     | \tx_core/dma_reg_tx /U260          | C ^ -> Y v             | AOI21X1 | 0.400 | 0.126 |   2.818 |    1.798 | 
     | \tx_core/dma_reg_tx /U263          | A v -> Y ^             | NAND3X1 | 0.157 | 0.229 |   3.047 |    2.027 | 
     | \tx_core/dma_reg_tx /U264          | B ^ -> Y v             | NOR2X1  | 0.082 | 0.088 |   3.135 |    2.115 | 
     | \tx_core/dma_reg_tx /U265          | C v -> Y ^             | NAND3X1 | 0.420 | 0.308 |   3.443 |    2.422 | 
     | \tx_core/axi_master /U1672         | A ^ -> Y v             | AOI21X1 | 0.275 | 0.099 |   3.542 |    2.521 | 
     | \tx_core/axi_master /U1673         | B v -> Y ^             | NAND2X1 | 0.203 | 0.224 |   3.766 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [23] ^ |         | 0.203 | 0.005 |   3.770 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.767
= Slack Time                   -1.017
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.017 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.715 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.584 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.447 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.134 | 
     | \tx_core/dma_reg_tx /U175          | A ^ -> Y v             | AOI22X1 | 0.370 | 0.399 |   2.549 |    1.532 | 
     | \tx_core/dma_reg_tx /U176          | C v -> Y ^             | OAI21X1 | 0.256 | 0.144 |   2.693 |    1.676 | 
     | \tx_core/dma_reg_tx /U177          | C ^ -> Y v             | AOI21X1 | 0.379 | 0.108 |   2.801 |    1.784 | 
     | \tx_core/dma_reg_tx /U180          | A v -> Y ^             | NAND3X1 | 0.168 | 0.236 |   3.037 |    2.020 | 
     | \tx_core/dma_reg_tx /U181          | B ^ -> Y v             | NOR2X1  | 0.086 | 0.102 |   3.139 |    2.122 | 
     | \tx_core/dma_reg_tx /U182          | C v -> Y ^             | NAND3X1 | 0.416 | 0.308 |   3.447 |    2.430 | 
     | \tx_core/axi_master /U1636         | A ^ -> Y v             | AOI21X1 | 0.277 | 0.098 |   3.545 |    2.528 | 
     | \tx_core/axi_master /U1637         | B v -> Y ^             | NAND2X1 | 0.201 | 0.218 |   3.763 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [29] ^ |         | 0.201 | 0.004 |   3.767 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.761
= Slack Time                   -1.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -1.011 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.709 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.131 |   0.433 |   -0.578 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.441 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.140 | 
     | \tx_core/dma_reg_tx /U550          | A ^ -> Y v            | AOI22X1 | 0.377 | 0.428 |   2.579 |    1.568 | 
     | \tx_core/dma_reg_tx /U551          | C v -> Y ^            | OAI21X1 | 0.265 | 0.153 |   2.732 |    1.721 | 
     | \tx_core/dma_reg_tx /U552          | C ^ -> Y v            | AOI21X1 | 0.366 | 0.103 |   2.835 |    1.824 | 
     | \tx_core/dma_reg_tx /U555          | A v -> Y ^            | NAND3X1 | 0.145 | 0.211 |   3.046 |    2.035 | 
     | \tx_core/dma_reg_tx /U556          | B ^ -> Y v            | NOR2X1  | 0.079 | 0.088 |   3.134 |    2.123 | 
     | \tx_core/dma_reg_tx /U557          | C v -> Y ^            | NAND3X1 | 0.406 | 0.295 |   3.429 |    2.418 | 
     | \tx_core/axi_master /U1798         | A ^ -> Y v            | AOI21X1 | 0.283 | 0.104 |   3.533 |    2.522 | 
     | \tx_core/axi_master /U1799         | B v -> Y ^            | NAND2X1 | 0.199 | 0.225 |   3.759 |    2.748 | 
     |                                    | \m_r_ach.ARADDR [2] ^ |         | 0.199 | 0.002 |   3.761 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.758
= Slack Time                   -1.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.008 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.706 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.574 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.437 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.143 | 
     | \tx_core/dma_reg_tx /U230          | A ^ -> Y v             | AOI22X1 | 0.367 | 0.395 |   2.546 |    1.538 | 
     | \tx_core/dma_reg_tx /U231          | C v -> Y ^             | OAI21X1 | 0.264 | 0.150 |   2.695 |    1.688 | 
     | \tx_core/dma_reg_tx /U232          | C ^ -> Y v             | AOI21X1 | 0.388 | 0.115 |   2.811 |    1.803 | 
     | \tx_core/dma_reg_tx /U235          | A v -> Y ^             | NAND3X1 | 0.178 | 0.248 |   3.059 |    2.051 | 
     | \tx_core/dma_reg_tx /U236          | B ^ -> Y v             | NOR2X1  | 0.083 | 0.096 |   3.155 |    2.147 | 
     | \tx_core/dma_reg_tx /U237          | C v -> Y ^             | NAND3X1 | 0.381 | 0.278 |   3.433 |    2.426 | 
     | \tx_core/axi_master /U1660         | A ^ -> Y v             | AOI21X1 | 0.275 | 0.097 |   3.530 |    2.522 | 
     | \tx_core/axi_master /U1661         | B v -> Y ^             | NAND2X1 | 0.204 | 0.223 |   3.753 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [25] ^ |         | 0.204 | 0.005 |   3.758 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.754
= Slack Time                   -1.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -1.004 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.702 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.570 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.433 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.147 | 
     | \tx_core/dma_reg_tx /U411          | A ^ -> Y v             | AOI22X1 | 0.369 | 0.419 |   2.570 |    1.567 | 
     | \tx_core/dma_reg_tx /U412          | C v -> Y ^             | OAI21X1 | 0.267 | 0.153 |   2.724 |    1.720 | 
     | \tx_core/dma_reg_tx /U413          | C ^ -> Y v             | AOI21X1 | 0.361 | 0.100 |   2.823 |    1.820 | 
     | \tx_core/dma_reg_tx /U416          | A v -> Y ^             | NAND3X1 | 0.137 | 0.203 |   3.026 |    2.022 | 
     | \tx_core/dma_reg_tx /U417          | B ^ -> Y v             | NOR2X1  | 0.084 | 0.093 |   3.119 |    2.116 | 
     | \tx_core/dma_reg_tx /U418          | C v -> Y ^             | NAND3X1 | 0.401 | 0.294 |   3.414 |    2.410 | 
     | \tx_core/axi_master /U1738         | A ^ -> Y v             | AOI21X1 | 0.273 | 0.098 |   3.511 |    2.508 | 
     | \tx_core/axi_master /U1739         | B v -> Y ^             | NAND2X1 | 0.218 | 0.237 |   3.748 |    2.744 | 
     |                                    | \m_r_ach.ARADDR [12] ^ |         | 0.218 | 0.006 |   3.754 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.739
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -0.989 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.687 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.556 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.419 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.162 | 
     | \tx_core/dma_reg_tx /U202          | A ^ -> Y v             | AOI22X1 | 0.365 | 0.389 |   2.540 |    1.551 | 
     | \tx_core/dma_reg_tx /U203          | C v -> Y ^             | OAI21X1 | 0.262 | 0.148 |   2.688 |    1.699 | 
     | \tx_core/dma_reg_tx /U204          | C ^ -> Y v             | AOI21X1 | 0.389 | 0.115 |   2.803 |    1.814 | 
     | \tx_core/dma_reg_tx /U207          | A v -> Y ^             | NAND3X1 | 0.173 | 0.243 |   3.046 |    2.057 | 
     | \tx_core/dma_reg_tx /U208          | B ^ -> Y v             | NOR2X1  | 0.079 | 0.087 |   3.133 |    2.144 | 
     | \tx_core/dma_reg_tx /U209          | C v -> Y ^             | NAND3X1 | 0.388 | 0.282 |   3.415 |    2.426 | 
     | \tx_core/axi_master /U1648         | A ^ -> Y v             | AOI21X1 | 0.275 | 0.098 |   3.513 |    2.524 | 
     | \tx_core/axi_master /U1649         | B v -> Y ^             | NAND2X1 | 0.205 | 0.222 |   3.735 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [27] ^ |         | 0.205 | 0.004 |   3.739 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.737
= Slack Time                   -0.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -0.987 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.685 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.131 |   0.433 |   -0.554 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.417 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.163 | 
     | \tx_core/dma_reg_tx /U564          | A ^ -> Y v            | AOI22X1 | 0.365 | 0.415 |   2.565 |    1.578 | 
     | \tx_core/dma_reg_tx /U565          | C v -> Y ^            | OAI21X1 | 0.258 | 0.144 |   2.709 |    1.722 | 
     | \tx_core/dma_reg_tx /U566          | C ^ -> Y v            | AOI21X1 | 0.367 | 0.102 |   2.812 |    1.824 | 
     | \tx_core/dma_reg_tx /U569          | A v -> Y ^            | NAND3X1 | 0.146 | 0.212 |   3.024 |    2.036 | 
     | \tx_core/dma_reg_tx /U570          | B ^ -> Y v            | NOR2X1  | 0.076 | 0.084 |   3.108 |    2.120 | 
     | \tx_core/dma_reg_tx /U571          | C v -> Y ^            | NAND3X1 | 0.416 | 0.302 |   3.410 |    2.423 | 
     | \tx_core/axi_master /U1804         | A ^ -> Y v            | AOI21X1 | 0.278 | 0.102 |   3.512 |    2.525 | 
     | \tx_core/axi_master /U1805         | B v -> Y ^            | NAND2X1 | 0.198 | 0.221 |   3.733 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [1] ^ |         | 0.198 | 0.004 |   3.737 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.720
= Slack Time                   -0.970
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -0.970 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.668 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.537 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.399 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.181 | 
     | \tx_core/dma_reg_tx /U272          | A ^ -> Y v             | AOI22X1 | 0.365 | 0.355 |   2.505 |    1.536 | 
     | \tx_core/dma_reg_tx /U273          | C v -> Y ^             | OAI21X1 | 0.264 | 0.150 |   2.655 |    1.685 | 
     | \tx_core/dma_reg_tx /U274          | C ^ -> Y v             | AOI21X1 | 0.369 | 0.103 |   2.758 |    1.788 | 
     | \tx_core/dma_reg_tx /U277          | A v -> Y ^             | NAND3X1 | 0.145 | 0.211 |   2.969 |    1.999 | 
     | \tx_core/dma_reg_tx /U278          | B ^ -> Y v             | NOR2X1  | 0.082 | 0.091 |   3.060 |    2.090 | 
     | \tx_core/dma_reg_tx /U279          | C v -> Y ^             | NAND3X1 | 0.441 | 0.322 |   3.381 |    2.411 | 
     | \tx_core/axi_master /U1678         | A ^ -> Y v             | AOI21X1 | 0.276 | 0.105 |   3.486 |    2.516 | 
     | \tx_core/axi_master /U1679         | B v -> Y ^             | NAND2X1 | 0.213 | 0.229 |   3.715 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [22] ^ |         | 0.213 | 0.005 |   3.720 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.716
= Slack Time                   -0.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -0.966 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.664 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.131 |   0.433 |   -0.532 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.395 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.185 | 
     | \tx_core/dma_reg_tx /U481          | A ^ -> Y v            | AOI22X1 | 0.370 | 0.417 |   2.568 |    1.602 | 
     | \tx_core/dma_reg_tx /U482          | C v -> Y ^            | OAI21X1 | 0.262 | 0.149 |   2.717 |    1.751 | 
     | \tx_core/dma_reg_tx /U483          | C ^ -> Y v            | AOI21X1 | 0.358 | 0.096 |   2.813 |    1.847 | 
     | \tx_core/dma_reg_tx /U486          | A v -> Y ^            | NAND3X1 | 0.142 | 0.207 |   3.020 |    2.054 | 
     | \tx_core/dma_reg_tx /U487          | B ^ -> Y v            | NOR2X1  | 0.087 | 0.097 |   3.117 |    2.151 | 
     | \tx_core/dma_reg_tx /U488          | C v -> Y ^            | NAND3X1 | 0.389 | 0.286 |   3.403 |    2.438 | 
     | \tx_core/axi_master /U1768         | A ^ -> Y v            | AOI21X1 | 0.277 | 0.098 |   3.501 |    2.536 | 
     | \tx_core/axi_master /U1769         | B v -> Y ^            | NAND2X1 | 0.187 | 0.211 |   3.712 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [7] ^ |         | 0.187 | 0.004 |   3.716 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.696
= Slack Time                   -0.946
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -0.946 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.644 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.512 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.375 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.205 | 
     | \tx_core/dma_reg_tx /U144          | A ^ -> Y v             | AOI22X1 | 0.363 | 0.323 |   2.474 |    1.529 | 
     | \tx_core/dma_reg_tx /U145          | C v -> Y ^             | OAI21X1 | 0.271 | 0.155 |   2.629 |    1.683 | 
     | \tx_core/dma_reg_tx /U146          | C ^ -> Y v             | AOI21X1 | 0.369 | 0.103 |   2.732 |    1.787 | 
     | \tx_core/dma_reg_tx /U152          | A v -> Y ^             | NAND3X1 | 0.138 | 0.205 |   2.937 |    1.991 | 
     | \tx_core/dma_reg_tx /U153          | B ^ -> Y v             | NOR2X1  | 0.087 | 0.090 |   3.027 |    2.081 | 
     | \tx_core/dma_reg_tx /U154          | C v -> Y ^             | NAND3X1 | 0.454 | 0.337 |   3.364 |    2.418 | 
     | \tx_core/axi_master /U1624         | A ^ -> Y v             | AOI21X1 | 0.276 | 0.101 |   3.465 |    2.519 | 
     | \tx_core/axi_master /U1625         | B v -> Y ^             | NAND2X1 | 0.202 | 0.226 |   3.691 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [31] ^ |         | 0.202 | 0.005 |   3.696 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.666
= Slack Time                   -0.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -0.916 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.614 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.483 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.345 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.235 | 
     | \tx_core/dma_reg_tx /U356          | A ^ -> Y v             | AOI22X1 | 0.370 | 0.348 |   2.498 |    1.582 | 
     | \tx_core/dma_reg_tx /U357          | C v -> Y ^             | OAI21X1 | 0.265 | 0.151 |   2.650 |    1.734 | 
     | \tx_core/dma_reg_tx /U358          | C ^ -> Y v             | AOI21X1 | 0.358 | 0.095 |   2.745 |    1.829 | 
     | \tx_core/dma_reg_tx /U361          | A v -> Y ^             | NAND3X1 | 0.133 | 0.198 |   2.943 |    2.027 | 
     | \tx_core/dma_reg_tx /U362          | B ^ -> Y v             | NOR2X1  | 0.077 | 0.078 |   3.021 |    2.105 | 
     | \tx_core/dma_reg_tx /U363          | C v -> Y ^             | NAND3X1 | 0.438 | 0.319 |   3.339 |    2.423 | 
     | \tx_core/axi_master /U1714         | A ^ -> Y v             | AOI21X1 | 0.277 | 0.106 |   3.445 |    2.529 | 
     | \tx_core/axi_master /U1715         | B v -> Y ^             | NAND2X1 | 0.200 | 0.217 |   3.662 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [16] ^ |         | 0.200 | 0.004 |   3.666 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.650
= Slack Time                   -0.900
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -0.900 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.598 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.467 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.330 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.251 | 
     | \tx_core/dma_reg_tx /U287          | A ^ -> Y v             | AOI22X1 | 0.360 | 0.320 |   2.471 |    1.571 | 
     | \tx_core/dma_reg_tx /U288          | C v -> Y ^             | OAI21X1 | 0.268 | 0.152 |   2.622 |    1.722 | 
     | \tx_core/dma_reg_tx /U289          | C ^ -> Y v             | AOI21X1 | 0.367 | 0.102 |   2.724 |    1.824 | 
     | \tx_core/dma_reg_tx /U292          | A v -> Y ^             | NAND3X1 | 0.147 | 0.213 |   2.937 |    2.037 | 
     | \tx_core/dma_reg_tx /U293          | B ^ -> Y v             | NOR2X1  | 0.081 | 0.082 |   3.019 |    2.119 | 
     | \tx_core/dma_reg_tx /U294          | C v -> Y ^             | NAND3X1 | 0.411 | 0.300 |   3.319 |    2.419 | 
     | \tx_core/axi_master /U1684         | A ^ -> Y v             | AOI21X1 | 0.280 | 0.102 |   3.421 |    2.521 | 
     | \tx_core/axi_master /U1685         | B v -> Y ^             | NAND2X1 | 0.193 | 0.224 |   3.646 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [21] ^ |         | 0.193 | 0.004 |   3.650 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.639
= Slack Time                   -0.889
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -0.889 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.587 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.131 |   0.433 |   -0.455 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.318 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.262 | 
     | \tx_core/dma_reg_tx /U522          | A ^ -> Y v            | AOI22X1 | 0.361 | 0.352 |   2.503 |    1.614 | 
     | \tx_core/dma_reg_tx /U523          | C v -> Y ^            | OAI21X1 | 0.261 | 0.146 |   2.648 |    1.760 | 
     | \tx_core/dma_reg_tx /U524          | C ^ -> Y v            | AOI21X1 | 0.389 | 0.116 |   2.764 |    1.875 | 
     | \tx_core/dma_reg_tx /U527          | A v -> Y ^            | NAND3X1 | 0.140 | 0.210 |   2.974 |    2.085 | 
     | \tx_core/dma_reg_tx /U528          | B ^ -> Y v            | NOR2X1  | 0.081 | 0.089 |   3.063 |    2.174 | 
     | \tx_core/dma_reg_tx /U529          | C v -> Y ^            | NAND3X1 | 0.363 | 0.265 |   3.328 |    2.439 | 
     | \tx_core/axi_master /U1786         | A ^ -> Y v            | AOI21X1 | 0.274 | 0.093 |   3.420 |    2.532 | 
     | \tx_core/axi_master /U1787         | B v -> Y ^            | NAND2X1 | 0.191 | 0.214 |   3.635 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [4] ^ |         | 0.191 | 0.004 |   3.639 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.617
= Slack Time                   -0.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -0.867 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.566 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.434 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.297 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.283 | 
     | \tx_core/dma_reg_tx /U244          | A ^ -> Y v             | AOI22X1 | 0.364 | 0.314 |   2.464 |    1.597 | 
     | \tx_core/dma_reg_tx /U245          | C v -> Y ^             | OAI21X1 | 0.265 | 0.150 |   2.615 |    1.747 | 
     | \tx_core/dma_reg_tx /U246          | C ^ -> Y v             | AOI21X1 | 0.371 | 0.104 |   2.719 |    1.851 | 
     | \tx_core/dma_reg_tx /U249          | A v -> Y ^             | NAND3X1 | 0.142 | 0.209 |   2.928 |    2.061 | 
     | \tx_core/dma_reg_tx /U250          | B ^ -> Y v             | NOR2X1  | 0.091 | 0.100 |   3.028 |    2.161 | 
     | \tx_core/dma_reg_tx /U251          | C v -> Y ^             | NAND3X1 | 0.364 | 0.271 |   3.299 |    2.432 | 
     | \tx_core/axi_master /U1666         | A ^ -> Y v             | AOI21X1 | 0.281 | 0.096 |   3.395 |    2.528 | 
     | \tx_core/axi_master /U1667         | B v -> Y ^             | NAND2X1 | 0.197 | 0.218 |   3.613 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [24] ^ |         | 0.197 | 0.004 |   3.617 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.598
= Slack Time                   -0.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -0.848 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.547 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.415 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.278 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.302 | 
     | \tx_core/dma_reg_tx /U342          | A ^ -> Y v             | AOI22X1 | 0.362 | 0.303 |   2.453 |    1.605 | 
     | \tx_core/dma_reg_tx /U343          | C v -> Y ^             | OAI21X1 | 0.274 | 0.157 |   2.610 |    1.762 | 
     | \tx_core/dma_reg_tx /U344          | C ^ -> Y v             | AOI21X1 | 0.371 | 0.105 |   2.715 |    1.867 | 
     | \tx_core/dma_reg_tx /U347          | A v -> Y ^             | NAND3X1 | 0.141 | 0.208 |   2.923 |    2.075 | 
     | \tx_core/dma_reg_tx /U348          | B ^ -> Y v             | NOR2X1  | 0.077 | 0.079 |   3.002 |    2.154 | 
     | \tx_core/dma_reg_tx /U349          | C v -> Y ^             | NAND3X1 | 0.377 | 0.274 |   3.276 |    2.427 | 
     | \tx_core/axi_master /U1708         | A ^ -> Y v             | AOI21X1 | 0.280 | 0.098 |   3.373 |    2.525 | 
     | \tx_core/axi_master /U1709         | B v -> Y ^             | NAND2X1 | 0.189 | 0.221 |   3.594 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [17] ^ |         | 0.189 | 0.004 |   3.598 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.585
= Slack Time                   -0.835
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -0.835 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.533 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.131 |   0.433 |   -0.401 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.264 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.316 | 
     | \tx_core/dma_reg_tx /U453          | A ^ -> Y v            | AOI22X1 | 0.362 | 0.271 |   2.422 |    1.587 | 
     | \tx_core/dma_reg_tx /U454          | C v -> Y ^            | OAI21X1 | 0.267 | 0.151 |   2.573 |    1.739 | 
     | \tx_core/dma_reg_tx /U455          | C ^ -> Y v            | AOI21X1 | 0.366 | 0.101 |   2.674 |    1.840 | 
     | \tx_core/dma_reg_tx /U458          | A v -> Y ^            | NAND3X1 | 0.153 | 0.219 |   2.893 |    2.058 | 
     | \tx_core/dma_reg_tx /U459          | B ^ -> Y v            | NOR2X1  | 0.076 | 0.085 |   2.978 |    2.144 | 
     | \tx_core/dma_reg_tx /U460          | C v -> Y ^            | NAND3X1 | 0.358 | 0.261 |   3.239 |    2.404 | 
     | \tx_core/axi_master /U1756         | A ^ -> Y v            | AOI21X1 | 0.274 | 0.092 |   3.331 |    2.496 | 
     | \tx_core/axi_master /U1757         | B v -> Y ^            | NAND2X1 | 0.231 | 0.247 |   3.578 |    2.744 | 
     |                                    | \m_r_ach.ARADDR [9] ^ |         | 0.231 | 0.006 |   3.585 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.576
= Slack Time                   -0.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -0.826 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.524 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.393 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.256 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.325 | 
     | \tx_core/dma_reg_tx /U439          | A ^ -> Y v             | AOI22X1 | 0.365 | 0.291 |   2.442 |    1.616 | 
     | \tx_core/dma_reg_tx /U440          | C v -> Y ^             | OAI21X1 | 0.264 | 0.149 |   2.591 |    1.765 | 
     | \tx_core/dma_reg_tx /U441          | C ^ -> Y v             | AOI21X1 | 0.359 | 0.096 |   2.687 |    1.861 | 
     | \tx_core/dma_reg_tx /U444          | A v -> Y ^             | NAND3X1 | 0.151 | 0.216 |   2.903 |    2.077 | 
     | \tx_core/dma_reg_tx /U445          | B ^ -> Y v             | NOR2X1  | 0.076 | 0.081 |   2.984 |    2.158 | 
     | \tx_core/dma_reg_tx /U446          | C v -> Y ^             | NAND3X1 | 0.366 | 0.266 |   3.250 |    2.424 | 
     | \tx_core/axi_master /U1750         | A ^ -> Y v             | AOI21X1 | 0.274 | 0.092 |   3.342 |    2.516 | 
     | \tx_core/axi_master /U1751         | B v -> Y ^             | NAND2X1 | 0.209 | 0.229 |   3.571 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [10] ^ |         | 0.209 | 0.005 |   3.576 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.566
= Slack Time                   -0.816
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -0.816 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.514 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.382 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.245 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.335 | 
     | \tx_core/dma_reg_tx /U425          | A ^ -> Y v             | AOI22X1 | 0.363 | 0.258 |   2.409 |    1.594 | 
     | \tx_core/dma_reg_tx /U426          | C v -> Y ^             | OAI21X1 | 0.262 | 0.147 |   2.556 |    1.741 | 
     | \tx_core/dma_reg_tx /U427          | C ^ -> Y v             | AOI21X1 | 0.384 | 0.113 |   2.669 |    1.853 | 
     | \tx_core/dma_reg_tx /U430          | A v -> Y ^             | NAND3X1 | 0.141 | 0.209 |   2.878 |    2.063 | 
     | \tx_core/dma_reg_tx /U431          | B ^ -> Y v             | NOR2X1  | 0.073 | 0.077 |   2.956 |    2.140 | 
     | \tx_core/dma_reg_tx /U432          | C v -> Y ^             | NAND3X1 | 0.373 | 0.271 |   3.227 |    2.411 | 
     | \tx_core/axi_master /U1744         | A ^ -> Y v             | AOI21X1 | 0.273 | 0.092 |   3.318 |    2.503 | 
     | \tx_core/axi_master /U1745         | B v -> Y ^             | NAND2X1 | 0.215 | 0.241 |   3.560 |    2.744 | 
     |                                    | \m_r_ach.ARADDR [11] ^ |         | 0.215 | 0.006 |   3.566 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19]                  (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.560
= Slack Time                   -0.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                        |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -0.810 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v           | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.508 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^             | INVX1   | 0.132 | 0.131 |   0.433 |   -0.377 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v             | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.240 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^             | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.341 | 
     | \tx_core/dma_reg_tx /U314          | A ^ -> Y v             | AOI22X1 | 0.363 | 0.289 |   2.440 |    1.630 | 
     | \tx_core/dma_reg_tx /U315          | C v -> Y ^             | OAI21X1 | 0.258 | 0.144 |   2.584 |    1.774 | 
     | \tx_core/dma_reg_tx /U316          | C ^ -> Y v             | AOI21X1 | 0.369 | 0.102 |   2.685 |    1.875 | 
     | \tx_core/dma_reg_tx /U319          | A v -> Y ^             | NAND3X1 | 0.133 | 0.199 |   2.885 |    2.075 | 
     | \tx_core/dma_reg_tx /U320          | B ^ -> Y v             | NOR2X1  | 0.078 | 0.082 |   2.967 |    2.156 | 
     | \tx_core/dma_reg_tx /U321          | C v -> Y ^             | NAND3X1 | 0.373 | 0.270 |   3.237 |    2.427 | 
     | \tx_core/axi_master /U1696         | A ^ -> Y v             | AOI21X1 | 0.274 | 0.095 |   3.331 |    2.521 | 
     | \tx_core/axi_master /U1697         | B v -> Y ^             | NAND2X1 | 0.202 | 0.224 |   3.555 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [19] ^ |         | 0.202 | 0.005 |   3.560 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.536
= Slack Time                   -0.786
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -0.786 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.485 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.131 |   0.433 |   -0.353 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.216 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.364 | 
     | \tx_core/dma_reg_tx /U467          | A ^ -> Y v            | AOI22X1 | 0.363 | 0.237 |   2.388 |    1.602 | 
     | \tx_core/dma_reg_tx /U468          | C v -> Y ^            | OAI21X1 | 0.267 | 0.151 |   2.539 |    1.753 | 
     | \tx_core/dma_reg_tx /U469          | C ^ -> Y v            | AOI21X1 | 0.373 | 0.105 |   2.644 |    1.858 | 
     | \tx_core/dma_reg_tx /U472          | A v -> Y ^            | NAND3X1 | 0.136 | 0.203 |   2.847 |    2.061 | 
     | \tx_core/dma_reg_tx /U473          | B ^ -> Y v            | NOR2X1  | 0.080 | 0.085 |   2.932 |    2.146 | 
     | \tx_core/dma_reg_tx /U474          | C v -> Y ^            | NAND3X1 | 0.369 | 0.269 |   3.201 |    2.414 | 
     | \tx_core/axi_master /U1762         | A ^ -> Y v            | AOI21X1 | 0.277 | 0.095 |   3.296 |    2.509 | 
     | \tx_core/axi_master /U1763         | B v -> Y ^            | NAND2X1 | 0.221 | 0.235 |   3.531 |    2.744 | 
     |                                    | \m_r_ach.ARADDR [8] ^ |         | 0.221 | 0.006 |   3.536 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.532
= Slack Time                   -0.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -0.782 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.480 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.131 |   0.433 |   -0.349 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.212 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.368 | 
     | \tx_core/dma_reg_tx /U536          | A ^ -> Y v            | AOI22X1 | 0.369 | 0.231 |   2.381 |    1.599 | 
     | \tx_core/dma_reg_tx /U537          | C v -> Y ^            | OAI21X1 | 0.262 | 0.148 |   2.530 |    1.747 | 
     | \tx_core/dma_reg_tx /U538          | C ^ -> Y v            | AOI21X1 | 0.370 | 0.103 |   2.633 |    1.851 | 
     | \tx_core/dma_reg_tx /U541          | A v -> Y ^            | NAND3X1 | 0.145 | 0.212 |   2.845 |    2.062 | 
     | \tx_core/dma_reg_tx /U542          | B ^ -> Y v            | NOR2X1  | 0.075 | 0.079 |   2.923 |    2.141 | 
     | \tx_core/dma_reg_tx /U543          | C v -> Y ^            | NAND3X1 | 0.371 | 0.269 |   3.192 |    2.410 | 
     | \tx_core/axi_master /U1792         | A ^ -> Y v            | AOI21X1 | 0.288 | 0.099 |   3.291 |    2.509 | 
     | \tx_core/axi_master /U1793         | B v -> Y ^            | NAND2X1 | 0.212 | 0.236 |   3.527 |    2.745 | 
     |                                    | \m_r_ach.ARADDR [3] ^ |         | 0.212 | 0.005 |   3.532 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5]                      (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/axi_master /\ch_gnt_d_reg[1] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.493
= Slack Time                   -0.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                       |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -0.743 | 
     | \tx_core/axi_master /\ch_gnt_d_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.107 | 0.298 |   0.298 |   -0.445 | 
     | \tx_core/axi_master /U58              | A v -> Y ^            | INVX2   | 0.106 | 0.109 |   0.407 |   -0.336 | 
     | \tx_core/axi_master /U808             | B ^ -> Y v            | NAND2X1 | 0.074 | 0.054 |   0.461 |   -0.282 | 
     | \tx_core/axi_master /U809             | B v -> Y ^            | NOR2X1  | 0.214 | 0.183 |   0.644 |   -0.099 | 
     | \tx_core/axi_master /U24              | A ^ -> Y ^            | AND2X2  | 1.146 | 0.823 |   1.467 |    0.724 | 
     | \tx_core/axi_master /U1613            | A ^ -> Y v            | NOR2X1  | 0.235 | 0.251 |   1.717 |    0.974 | 
     | \tx_core/axi_master /U1614            | A v -> Y ^            | NAND3X1 | 1.820 | 1.317 |   3.035 |    2.292 | 
     | \tx_core/axi_master /U1780            | B ^ -> Y v            | AOI21X1 | 0.303 | 0.230 |   3.265 |    2.522 | 
     | \tx_core/axi_master /U1781            | B v -> Y ^            | NAND2X1 | 0.195 | 0.224 |   3.489 |    2.746 | 
     |                                       | \m_r_ach.ARADDR [5] ^ |         | 0.195 | 0.004 |   3.493 |    2.750 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0]                   (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/dma_reg_tx /\r_ptr_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.471
= Slack Time                   -0.721
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |              Instance              |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                       |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -0.721 | 
     | \tx_core/dma_reg_tx /\r_ptr_reg[0] | CLK ^ -> Q v          | DFFSR   | 0.112 | 0.302 |   0.302 |   -0.419 | 
     | \tx_core/dma_reg_tx /U133          | A v -> Y ^            | INVX1   | 0.132 | 0.131 |   0.433 |   -0.288 | 
     | \tx_core/dma_reg_tx /U134          | B ^ -> Y v            | NAND2X1 | 0.145 | 0.137 |   0.571 |   -0.151 | 
     | \tx_core/dma_reg_tx /U141          | B v -> Y ^            | NOR2X1  | 2.516 | 1.580 |   2.151 |    1.430 | 
     | \tx_core/dma_reg_tx /U578          | A ^ -> Y v            | AOI22X1 | 0.370 | 0.218 |   2.369 |    1.648 | 
     | \tx_core/dma_reg_tx /U579          | C v -> Y ^            | OAI21X1 | 0.265 | 0.151 |   2.520 |    1.799 | 
     | \tx_core/dma_reg_tx /U580          | C ^ -> Y v            | AOI21X1 | 0.360 | 0.098 |   2.618 |    1.897 | 
     | \tx_core/dma_reg_tx /U583          | A v -> Y ^            | NAND3X1 | 0.150 | 0.215 |   2.834 |    2.113 | 
     | \tx_core/dma_reg_tx /U584          | B ^ -> Y v            | NOR2X1  | 0.080 | 0.091 |   2.924 |    2.203 | 
     | \tx_core/dma_reg_tx /U585          | C v -> Y ^            | NAND3X1 | 0.332 | 0.242 |   3.166 |    2.445 | 
     | \tx_core/axi_master /U1810         | A ^ -> Y v            | AOI21X1 | 0.273 | 0.089 |   3.255 |    2.534 | 
     | \tx_core/axi_master /U1811         | B v -> Y ^            | NAND2X1 | 0.191 | 0.212 |   3.467 |    2.746 | 
     |                                    | \m_r_ach.ARADDR [0] ^ |         | 0.191 | 0.004 |   3.471 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [24]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.391
= Slack Time                   -0.641
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.641 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.000 | 0.000 |   0.000 |   -0.641 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.787 | 0.741 |   0.741 |    0.100 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.371 | 0.423 |   1.164 |    0.523 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.482 | 0.474 |   1.638 |    0.997 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.112 | 0.080 |   1.719 |    1.078 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.827 | 0.632 |   2.350 |    1.709 | 
     | U1698                                             | A ^ -> Y v           | INVX1   | 0.450 | 0.508 |   2.859 |    2.218 | 
     | U3649                                             | B v -> Y ^           | NOR2X1  | 0.124 | 0.135 |   2.993 |    2.352 | 
     | U3650                                             | C ^ -> Y v           | NAND3X1 | 0.079 | 0.057 |   3.050 |    2.409 | 
     | U3651                                             | C v -> Y ^           | AOI21X1 | 0.137 | 0.110 |   3.160 |    2.519 | 
     | U1684                                             | A ^ -> Y v           | INVX1   | 0.073 | 0.076 |   3.236 |    2.595 | 
     | U3652                                             | C v -> Y ^           | AOI21X1 | 0.119 | 0.075 |   3.311 |    2.671 | 
     | U3655                                             | B ^ -> Y v           | NAND3X1 | 0.080 | 0.079 |   3.390 |    2.749 | 
     |                                                   | \xgmii_tx.TXD [24] v |         | 0.080 | 0.001 |   3.391 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [10]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.354
= Slack Time                   -0.604
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.604 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.000 | 0.000 |   0.000 |   -0.604 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.787 | 0.741 |   0.741 |    0.137 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.371 | 0.423 |   1.164 |    0.560 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.482 | 0.474 |   1.638 |    1.034 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.112 | 0.080 |   1.719 |    1.114 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.827 | 0.632 |   2.350 |    1.746 | 
     | U1698                                             | A ^ -> Y v           | INVX1   | 0.450 | 0.508 |   2.859 |    2.254 | 
     | U3343                                             | D v -> Y ^           | AOI22X1 | 0.134 | 0.163 |   3.022 |    2.417 | 
     | U3344                                             | C ^ -> Y v           | NAND3X1 | 0.089 | 0.070 |   3.091 |    2.487 | 
     | U3345                                             | C v -> Y ^           | AOI21X1 | 0.102 | 0.075 |   3.166 |    2.562 | 
     | U3346                                             | C ^ -> Y v           | OAI21X1 | 0.070 | 0.067 |   3.233 |    2.628 | 
     | U3347                                             | C v -> Y ^           | AOI21X1 | 0.086 | 0.069 |   3.302 |    2.697 | 
     | U3348                                             | C ^ -> Y v           | OAI21X1 | 0.110 | 0.052 |   3.354 |    2.750 | 
     |                                                   | \xgmii_tx.TXD [10] v |         | 0.110 | 0.000 |   3.354 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [2]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.348
= Slack Time                   -0.598
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.598 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^          | AND2X1  | 0.000 | 0.000 |   0.000 |   -0.598 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^        | DFFSR   | 0.787 | 0.741 |   0.741 |    0.143 | 
     | U1690                                             | A ^ -> Y v          | INVX1   | 0.371 | 0.423 |   1.164 |    0.566 | 
     | U2768                                             | B v -> Y ^          | NAND2X1 | 0.482 | 0.474 |   1.638 |    1.040 | 
     | U2769                                             | A ^ -> Y v          | INVX1   | 0.112 | 0.080 |   1.719 |    1.120 | 
     | U2770                                             | A v -> Y ^          | NAND2X1 | 0.827 | 0.632 |   2.350 |    1.752 | 
     | U1698                                             | A ^ -> Y v          | INVX1   | 0.450 | 0.508 |   2.859 |    2.261 | 
     | U3065                                             | D v -> Y ^          | AOI22X1 | 0.138 | 0.161 |   3.019 |    2.421 | 
     | U3066                                             | C ^ -> Y v          | NAND3X1 | 0.086 | 0.077 |   3.096 |    2.498 | 
     | U3067                                             | C v -> Y ^          | AOI21X1 | 0.075 | 0.072 |   3.168 |    2.570 | 
     | U1752                                             | A ^ -> Y v          | INVX1   | 0.056 | 0.061 |   3.228 |    2.630 | 
     | U3068                                             | C v -> Y ^          | AOI21X1 | 0.085 | 0.067 |   3.296 |    2.698 | 
     | U3069                                             | C ^ -> Y v          | OAI21X1 | 0.108 | 0.052 |   3.348 |    2.750 | 
     |                                                   | \xgmii_tx.TXD [2] v |         | 0.108 | 0.000 |   3.348 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [1]                     (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.237
= Slack Time                   -0.487
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -0.487 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^          | AND2X1  | 0.000 | 0.000 |   0.000 |   -0.487 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^        | DFFSR   | 0.787 | 0.741 |   0.741 |    0.254 | 
     | U1690                                             | A ^ -> Y v          | INVX1   | 0.371 | 0.423 |   1.164 |    0.677 | 
     | U2768                                             | B v -> Y ^          | NAND2X1 | 0.482 | 0.474 |   1.638 |    1.151 | 
     | U2769                                             | A ^ -> Y v          | INVX1   | 0.112 | 0.080 |   1.719 |    1.232 | 
     | U2770                                             | A v -> Y ^          | NAND2X1 | 0.827 | 0.632 |   2.350 |    1.863 | 
     | U1698                                             | A ^ -> Y v          | INVX1   | 0.450 | 0.508 |   2.859 |    2.372 | 
     | U3017                                             | D v -> Y ^          | AOI22X1 | 0.154 | 0.185 |   3.044 |    2.557 | 
     | U3024                                             | A ^ -> Y v          | NAND3X1 | 0.069 | 0.073 |   3.116 |    2.629 | 
     | U3025                                             | C v -> Y ^          | AOI21X1 | 0.079 | 0.065 |   3.181 |    2.694 | 
     | U3026                                             | C ^ -> Y v          | OAI21X1 | 0.112 | 0.055 |   3.237 |    2.750 | 
     |                                                   | \xgmii_tx.TXD [1] v |         | 0.112 | 0.000 |   3.237 |    2.750 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [26]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.228
= Slack Time                   -0.478
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.478 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.000 | 0.000 |   0.000 |   -0.478 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.787 | 0.741 |   0.741 |    0.263 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.371 | 0.423 |   1.164 |    0.686 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.482 | 0.474 |   1.638 |    1.160 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.112 | 0.080 |   1.719 |    1.240 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.827 | 0.632 |   2.350 |    1.872 | 
     | U1698                                             | A ^ -> Y v           | INVX1   | 0.450 | 0.508 |   2.859 |    2.380 | 
     | U3675                                             | B v -> Y ^           | NOR2X1  | 0.130 | 0.142 |   3.001 |    2.523 | 
     | U3677                                             | B ^ -> Y v           | NAND3X1 | 0.071 | 0.059 |   3.060 |    2.582 | 
     | U3678                                             | C v -> Y ^           | AOI21X1 | 0.112 | 0.070 |   3.130 |    2.652 | 
     | U3680                                             | B ^ -> Y v           | NAND3X1 | 0.100 | 0.096 |   3.227 |    2.748 | 
     |                                                   | \xgmii_tx.TXD [26] v |         | 0.100 | 0.002 |   3.228 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [22]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.225
= Slack Time                   -0.475
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.475 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.000 | 0.000 |   0.000 |   -0.475 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.787 | 0.741 |   0.741 |    0.266 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.371 | 0.423 |   1.164 |    0.689 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.482 | 0.474 |   1.638 |    1.163 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.112 | 0.080 |   1.719 |    1.244 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.827 | 0.632 |   2.350 |    1.876 | 
     | U1698                                             | A ^ -> Y v           | INVX1   | 0.450 | 0.508 |   2.859 |    2.384 | 
     | U3613                                             | B v -> Y ^           | AOI21X1 | 0.131 | 0.145 |   3.004 |    2.529 | 
     | U3614                                             | C ^ -> Y v           | OAI21X1 | 0.091 | 0.066 |   3.070 |    2.596 | 
     | U3615                                             | C v -> Y ^           | AOI21X1 | 0.098 | 0.084 |   3.154 |    2.679 | 
     | U3617                                             | B ^ -> Y v           | NAND3X1 | 0.067 | 0.070 |   3.224 |    2.749 | 
     |                                                   | \xgmii_tx.TXD [22] v |         | 0.067 | 0.001 |   3.225 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [20]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  3.224
= Slack Time                   -0.474
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.474 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.000 | 0.000 |   0.000 |   -0.474 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.787 | 0.741 |   0.741 |    0.267 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.371 | 0.423 |   1.164 |    0.690 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.482 | 0.474 |   1.638 |    1.164 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.112 | 0.080 |   1.719 |    1.244 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.827 | 0.632 |   2.350 |    1.876 | 
     | U1698                                             | A ^ -> Y v           | INVX1   | 0.450 | 0.508 |   2.859 |    2.385 | 
     | U3575                                             | B v -> Y ^           | AOI21X1 | 0.141 | 0.157 |   3.015 |    2.541 | 
     | U3576                                             | C ^ -> Y v           | OAI21X1 | 0.090 | 0.068 |   3.083 |    2.609 | 
     | U3577                                             | C v -> Y ^           | AOI21X1 | 0.090 | 0.076 |   3.158 |    2.684 | 
     | U3579                                             | B ^ -> Y v           | NAND3X1 | 0.063 | 0.065 |   3.223 |    2.749 | 
     |                                                   | \xgmii_tx.TXD [20] v |         | 0.063 | 0.001 |   3.224 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [29]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  2.995
= Slack Time                   -0.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.245 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.260 | 0.384 |   0.384 |    0.138 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v                     | NOR2X1  | 0.095 | 0.110 |   0.493 |    0.248 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^                     | NAND2X1 | 0.182 | 0.163 |   0.656 |    0.411 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.195 | 0.213 |   0.869 |    0.624 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.142 | 0.181 |   1.051 |    0.806 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.091 | 0.092 |   1.143 |    0.898 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.156 | 0.214 |   1.357 |    1.112 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.188 | 0.232 |   1.589 |    1.344 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX1   | 0.133 | 0.150 |   1.739 |    1.493 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX2   | 0.113 | 0.117 |   1.856 |    1.610 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 0.852 | 0.581 |   2.436 |    2.191 | 
     | \tx_core/axi_master /U1251                        | S ^ -> Y v                     | MUX2X1  | 0.129 | 0.315 |   2.751 |    2.506 | 
     | \tx_core/axi_master /U1252                        | A v -> Y ^                     | INVX1   | 0.267 | 0.239 |   2.990 |    2.745 | 
     |                                                   | \memif_pdfifo1.f0_wdata [29] ^ |         | 0.267 | 0.005 |   2.995 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [27]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  2.980
= Slack Time                   -0.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.230 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.260 | 0.384 |   0.384 |    0.154 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v                     | NOR2X1  | 0.095 | 0.110 |   0.493 |    0.264 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^                     | NAND2X1 | 0.182 | 0.163 |   0.656 |    0.426 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.195 | 0.213 |   0.869 |    0.639 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.142 | 0.181 |   1.051 |    0.821 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.091 | 0.092 |   1.143 |    0.913 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.156 | 0.214 |   1.357 |    1.127 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.188 | 0.232 |   1.589 |    1.359 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX1   | 0.133 | 0.150 |   1.739 |    1.509 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX2   | 0.113 | 0.117 |   1.856 |    1.626 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 0.852 | 0.581 |   2.436 |    2.206 | 
     | \tx_core/axi_master /U1247                        | S ^ -> Y v                     | MUX2X1  | 0.118 | 0.304 |   2.741 |    2.511 | 
     | \tx_core/axi_master /U1248                        | A v -> Y ^                     | INVX1   | 0.266 | 0.234 |   2.975 |    2.745 | 
     |                                                   | \memif_pdfifo1.f0_wdata [27] ^ |         | 0.266 | 0.005 |   2.980 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [28]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  2.977
= Slack Time                   -0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.227 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.260 | 0.384 |   0.384 |    0.156 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v                     | NOR2X1  | 0.095 | 0.110 |   0.493 |    0.266 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^                     | NAND2X1 | 0.182 | 0.163 |   0.656 |    0.429 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.195 | 0.213 |   0.869 |    0.642 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.142 | 0.181 |   1.051 |    0.823 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.091 | 0.092 |   1.143 |    0.916 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.156 | 0.214 |   1.357 |    1.130 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.188 | 0.232 |   1.589 |    1.362 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX1   | 0.133 | 0.150 |   1.739 |    1.511 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX2   | 0.113 | 0.117 |   1.856 |    1.628 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 0.852 | 0.581 |   2.436 |    2.209 | 
     | \tx_core/axi_master /U1255                        | S ^ -> Y v                     | MUX2X1  | 0.109 | 0.299 |   2.735 |    2.508 | 
     | \tx_core/axi_master /U1256                        | A v -> Y ^                     | INVX1   | 0.273 | 0.230 |   2.965 |    2.738 | 
     |                                                   | \memif_pdfifo1.f0_wdata [28] ^ |         | 0.273 | 0.012 |   2.977 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [30]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  2.941
= Slack Time                   -0.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.191 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.260 | 0.384 |   0.384 |    0.192 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v                     | NOR2X1  | 0.095 | 0.110 |   0.493 |    0.302 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^                     | NAND2X1 | 0.182 | 0.163 |   0.656 |    0.465 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.195 | 0.213 |   0.869 |    0.678 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.142 | 0.181 |   1.051 |    0.859 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.091 | 0.092 |   1.143 |    0.952 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.156 | 0.214 |   1.357 |    1.166 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.188 | 0.232 |   1.589 |    1.398 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX1   | 0.133 | 0.150 |   1.739 |    1.547 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX2   | 0.113 | 0.117 |   1.856 |    1.664 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 0.852 | 0.581 |   2.436 |    2.245 | 
     | \tx_core/axi_master /U1253                        | S ^ -> Y v                     | MUX2X1  | 0.123 | 0.314 |   2.750 |    2.559 | 
     | \tx_core/axi_master /U1254                        | A v -> Y ^                     | INVX1   | 0.199 | 0.184 |   2.935 |    2.743 | 
     |                                                   | \memif_pdfifo1.f0_wdata [30] ^ |         | 0.199 | 0.007 |   2.941 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [31]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  2.937
= Slack Time                   -0.187
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -0.187 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.260 | 0.384 |   0.384 |    0.197 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v                     | NOR2X1  | 0.095 | 0.110 |   0.493 |    0.306 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^                     | NAND2X1 | 0.182 | 0.163 |   0.656 |    0.469 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                     | NOR2X1  | 0.195 | 0.213 |   0.869 |    0.682 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                     | NAND3X1 | 0.142 | 0.181 |   1.051 |    0.864 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                     | NAND3X1 | 0.091 | 0.092 |   1.143 |    0.956 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                     | OR2X2   | 0.156 | 0.214 |   1.357 |    1.170 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                     | OR2X2   | 0.188 | 0.232 |   1.589 |    1.402 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                     | INVX1   | 0.133 | 0.150 |   1.739 |    1.552 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                     | INVX2   | 0.113 | 0.117 |   1.856 |    1.669 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                     | INVX2   | 0.852 | 0.581 |   2.436 |    2.249 | 
     | \tx_core/axi_master /U1249                        | S ^ -> Y v                     | MUX2X1  | 0.117 | 0.312 |   2.748 |    2.561 | 
     | \tx_core/axi_master /U1250                        | A v -> Y ^                     | INVX1   | 0.199 | 0.182 |   2.930 |    2.743 | 
     |                                                   | \memif_pdfifo1.f0_wdata [31] ^ |         | 0.199 | 0.007 |   2.937 |    2.750 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [11]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  2.884
= Slack Time                   -0.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.134 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.000 | 0.000 |   0.000 |   -0.134 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.787 | 0.741 |   0.741 |    0.607 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.371 | 0.423 |   1.164 |    1.030 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.482 | 0.474 |   1.638 |    1.504 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.112 | 0.080 |   1.719 |    1.584 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.827 | 0.632 |   2.350 |    2.216 | 
     | U3367                                             | D ^ -> Y v           | OAI22X1 | 0.172 | 0.137 |   2.487 |    2.353 | 
     | U3370                                             | A v -> Y ^           | NOR2X1  | 0.079 | 0.086 |   2.573 |    2.438 | 
     | U3371                                             | C ^ -> Y v           | OAI21X1 | 0.121 | 0.055 |   2.627 |    2.493 | 
     | U3372                                             | C v -> Y ^           | AOI21X1 | 0.081 | 0.076 |   2.703 |    2.569 | 
     | U3373                                             | A ^ -> Y v           | INVX1   | 0.052 | 0.056 |   2.759 |    2.625 | 
     | U3374                                             | C v -> Y ^           | AOI21X1 | 0.090 | 0.068 |   2.827 |    2.693 | 
     | U3375                                             | C ^ -> Y v           | OAI21X1 | 0.114 | 0.057 |   2.884 |    2.750 | 
     |                                                   | \xgmii_tx.TXD [11] v |         | 0.114 | 0.000 |   2.884 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [15]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  2.878
= Slack Time                   -0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.128 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.000 | 0.000 |   0.000 |   -0.128 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.787 | 0.741 |   0.741 |    0.613 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.371 | 0.423 |   1.164 |    1.036 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.482 | 0.474 |   1.638 |    1.510 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.112 | 0.080 |   1.719 |    1.590 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.827 | 0.632 |   2.350 |    2.222 | 
     | U3454                                             | D ^ -> Y v           | OAI22X1 | 0.169 | 0.134 |   2.484 |    2.356 | 
     | U3456                                             | A v -> Y ^           | NOR2X1  | 0.079 | 0.086 |   2.570 |    2.442 | 
     | U3457                                             | C ^ -> Y v           | OAI21X1 | 0.121 | 0.055 |   2.625 |    2.497 | 
     | U3458                                             | C v -> Y ^           | AOI21X1 | 0.078 | 0.072 |   2.697 |    2.569 | 
     | U3459                                             | A ^ -> Y v           | INVX1   | 0.053 | 0.058 |   2.755 |    2.627 | 
     | U3460                                             | C v -> Y ^           | AOI21X1 | 0.089 | 0.067 |   2.822 |    2.694 | 
     | U3461                                             | C ^ -> Y v           | OAI21X1 | 0.113 | 0.055 |   2.878 |    2.750 | 
     |                                                   | \xgmii_tx.TXD [15] v |         | 0.113 | 0.000 |   2.878 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [14]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  2.876
= Slack Time                   -0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.126 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.000 | 0.000 |   0.000 |   -0.126 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.787 | 0.741 |   0.741 |    0.615 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.371 | 0.423 |   1.164 |    1.038 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.482 | 0.474 |   1.638 |    1.512 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.112 | 0.080 |   1.719 |    1.593 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.827 | 0.632 |   2.350 |    2.224 | 
     | U3435                                             | B ^ -> Y v           | OAI22X1 | 0.156 | 0.102 |   2.453 |    2.327 | 
     | U3436                                             | B v -> Y ^           | NOR2X1  | 0.103 | 0.109 |   2.562 |    2.436 | 
     | U3437                                             | C ^ -> Y v           | OAI21X1 | 0.121 | 0.059 |   2.621 |    2.495 | 
     | U3438                                             | C v -> Y ^           | AOI21X1 | 0.086 | 0.080 |   2.701 |    2.575 | 
     | U3439                                             | A ^ -> Y v           | INVX1   | 0.054 | 0.059 |   2.759 |    2.634 | 
     | U3440                                             | C v -> Y ^           | AOI21X1 | 0.082 | 0.062 |   2.821 |    2.695 | 
     | U3441                                             | C ^ -> Y v           | OAI21X1 | 0.113 | 0.054 |   2.876 |    2.750 | 
     |                                                   | \xgmii_tx.TXD [14] v |         | 0.113 | 0.000 |   2.876 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [13]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  2.872
= Slack Time                   -0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.122 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.000 | 0.000 |   0.000 |   -0.122 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.787 | 0.741 |   0.741 |    0.619 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.371 | 0.423 |   1.164 |    1.042 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.482 | 0.474 |   1.638 |    1.516 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.112 | 0.080 |   1.719 |    1.596 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.827 | 0.632 |   2.350 |    2.228 | 
     | U3412                                             | D ^ -> Y v           | OAI22X1 | 0.162 | 0.124 |   2.474 |    2.352 | 
     | U3414                                             | A v -> Y ^           | NOR2X1  | 0.075 | 0.082 |   2.556 |    2.434 | 
     | U3415                                             | C ^ -> Y v           | OAI21X1 | 0.127 | 0.061 |   2.617 |    2.494 | 
     | U3416                                             | C v -> Y ^           | AOI21X1 | 0.073 | 0.069 |   2.686 |    2.564 | 
     | U3417                                             | A ^ -> Y v           | INVX1   | 0.053 | 0.059 |   2.744 |    2.622 | 
     | U3418                                             | C v -> Y ^           | AOI21X1 | 0.090 | 0.069 |   2.813 |    2.691 | 
     | U3419                                             | C ^ -> Y v           | OAI21X1 | 0.116 | 0.059 |   2.872 |    2.750 | 
     |                                                   | \xgmii_tx.TXD [13] v |         | 0.116 | 0.000 |   2.872 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [12]                    (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_rs/crc_bvalid_d_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  2.867
= Slack Time                   -0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                      |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^         |         | 0.000 |       |   0.000 |   -0.117 | 
     | \tx_core/tx_rs/clk_gate_crc_left_d_reg /main_gate | B ^ -> Y ^           | AND2X1  | 0.000 | 0.000 |   0.000 |   -0.117 | 
     | \tx_core/tx_rs/crc_bvalid_d_reg[0]                | CLK ^ -> Q ^         | DFFSR   | 0.787 | 0.741 |   0.741 |    0.624 | 
     | U1690                                             | A ^ -> Y v           | INVX1   | 0.371 | 0.423 |   1.164 |    1.047 | 
     | U2768                                             | B v -> Y ^           | NAND2X1 | 0.482 | 0.474 |   1.638 |    1.521 | 
     | U2769                                             | A ^ -> Y v           | INVX1   | 0.112 | 0.080 |   1.719 |    1.602 | 
     | U2770                                             | A v -> Y ^           | NAND2X1 | 0.827 | 0.632 |   2.350 |    2.233 | 
     | U3391                                             | B ^ -> Y v           | OAI22X1 | 0.155 | 0.103 |   2.454 |    2.337 | 
     | U3392                                             | B v -> Y ^           | NOR2X1  | 0.090 | 0.094 |   2.547 |    2.431 | 
     | U3393                                             | C ^ -> Y v           | OAI21X1 | 0.130 | 0.066 |   2.613 |    2.497 | 
     | U3394                                             | C v -> Y ^           | AOI21X1 | 0.085 | 0.082 |   2.695 |    2.579 | 
     | U3395                                             | A ^ -> Y v           | INVX1   | 0.050 | 0.054 |   2.749 |    2.632 | 
     | U3396                                             | C v -> Y ^           | AOI21X1 | 0.084 | 0.062 |   2.812 |    2.695 | 
     | U3397                                             | C ^ -> Y v           | OAI21X1 | 0.113 | 0.055 |   2.866 |    2.750 | 
     |                                                   | \xgmii_tx.TXD [12] v |         | 0.113 | 0.000 |   2.867 |    2.750 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [3]                          (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 2.750
- Arrival Time                  2.860
= Slack Time                   -0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -0.110 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.260 | 0.384 |   0.384 |    0.274 | 
     | \tx_core/axi_master /U499                         | A ^ -> Y v                    | NOR2X1  | 0.095 | 0.110 |   0.493 |    0.384 | 
     | \tx_core/axi_master /U492                         | B v -> Y ^                    | NAND2X1 | 0.182 | 0.163 |   0.656 |    0.547 | 
     | \tx_core/axi_master /U489                         | A ^ -> Y v                    | NOR2X1  | 0.195 | 0.213 |   0.869 |    0.760 | 
     | \tx_core/axi_master /U494                         | B v -> Y ^                    | NAND3X1 | 0.142 | 0.181 |   1.051 |    0.941 | 
     | \tx_core/axi_master /U60                          | B ^ -> Y v                    | NAND3X1 | 0.091 | 0.092 |   1.143 |    1.033 | 
     | \tx_core/axi_master /U63                          | B v -> Y v                    | OR2X2   | 0.156 | 0.214 |   1.357 |    1.248 | 
     | \tx_core/axi_master /U412                         | A v -> Y v                    | OR2X2   | 0.188 | 0.232 |   1.589 |    1.479 | 
     | \tx_core/axi_master /U423                         | A v -> Y ^                    | INVX1   | 0.133 | 0.150 |   1.739 |    1.629 | 
     | \tx_core/axi_master /U421                         | A ^ -> Y v                    | INVX2   | 0.113 | 0.117 |   1.856 |    1.746 | 
     | \tx_core/axi_master /U23                          | A v -> Y ^                    | INVX2   | 0.852 | 0.581 |   2.436 |    2.327 | 
     | \tx_core/axi_master /U1242                        | S ^ -> Y v                    | MUX2X1  | 0.081 | 0.279 |   2.715 |    2.606 | 
     | \tx_core/axi_master /U1243                        | A v -> Y ^                    | INVX1   | 0.156 | 0.142 |   2.857 |    2.748 | 
     |                                                   | \memif_pdfifo1.f0_wdata [3] ^ |         | 0.156 | 0.002 |   2.860 |    2.750 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 

