{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632886712191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632886712191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 00:38:32 2021 " "Processing started: Wed Sep 29 00:38:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632886712191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886712191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula9 -c Aula9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula9 -c Aula9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886712191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632886712549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula9-arquitetura " "Found design unit 1: Aula9-arquitetura" {  } { { "Aula9.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/Aula9.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718708 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula9 " "Found entity 1: Aula9" {  } { { "Aula9.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/Aula9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718709 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718710 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718711 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador1bit-comportamento " "Found design unit 1: registrador1bit-comportamento" {  } { { "registrador1bit.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/registrador1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718711 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador1bit " "Found entity 1: registrador1bit" {  } { { "registrador1bit.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/registrador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-arquitetura " "Found design unit 1: processor-arquitetura" {  } { { "processor.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/processor.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718712 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718713 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718714 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718715 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718717 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicBlock-comportamento " "Found design unit 1: LogicBlock-comportamento" {  } { { "LogicBlock.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/LogicBlock.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718717 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicBlock " "Found entity 1: LogicBlock" {  } { { "LogicBlock.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/LogicBlock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718718 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718718 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/decoder3x8.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718719 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/decoder3x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-comportamento " "Found design unit 1: Decoder-comportamento" {  } { { "Decoder.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/Decoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718721 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic7-arch_name " "Found design unit 1: logic7-arch_name" {  } { { "logic7.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/logic7.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718722 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic7 " "Found entity 1: logic7" {  } { { "logic7.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/logic7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file butbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 butBuffer-comportamento " "Found design unit 1: butBuffer-comportamento" {  } { { "butBuffer.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/butBuffer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718723 ""} { "Info" "ISGN_ENTITY_NAME" "1 butBuffer " "Found entity 1: butBuffer" {  } { { "butBuffer.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/butBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butbuffer8x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file butbuffer8x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 butBuffer8x-comportamento " "Found design unit 1: butBuffer8x-comportamento" {  } { { "butBuffer8x.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/butBuffer8x.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718723 ""} { "Info" "ISGN_ENTITY_NAME" "1 butBuffer8x " "Found entity 1: butBuffer8x" {  } { { "butBuffer8x.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/butBuffer8x.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632886718723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886718723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula9 " "Elaborating entity \"Aula9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632886718760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "Aula9.vhd" "\\gravar:detectorSub0" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/Aula9.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "Aula9.vhd" "ROM" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/Aula9.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "Aula9.vhd" "RAM" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/Aula9.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:CPU " "Elaborating entity \"processor\" for hierarchy \"processor:CPU\"" {  } { { "Aula9.vhd" "CPU" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/Aula9.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processor:CPU\|muxGenerico2x1:MUX " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processor:CPU\|muxGenerico2x1:MUX\"" {  } { { "processor.vhd" "MUX" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/processor.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processor:CPU\|registradorGenerico:ACU " "Elaborating entity \"registradorGenerico\" for hierarchy \"processor:CPU\|registradorGenerico:ACU\"" {  } { { "processor.vhd" "ACU" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/processor.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processor:CPU\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processor:CPU\|registradorGenerico:PC\"" {  } { { "processor.vhd" "PC" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/processor.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub processor:CPU\|ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"processor:CPU\|ULASomaSub:ULA\"" {  } { { "processor.vhd" "ULA" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/processor.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder processor:CPU\|Decoder:DEC " "Elaborating entity \"Decoder\" for hierarchy \"processor:CPU\|Decoder:DEC\"" {  } { { "processor.vhd" "DEC" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/processor.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processor:CPU\|somaConstante:SOM " "Elaborating entity \"somaConstante\" for hierarchy \"processor:CPU\|somaConstante:SOM\"" {  } { { "processor.vhd" "SOM" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/processor.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 processor:CPU\|muxGenerico4x1:MUX4 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"processor:CPU\|muxGenerico4x1:MUX4\"" {  } { { "processor.vhd" "MUX4" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/processor.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicBlock processor:CPU\|LogicBlock:LOG " "Elaborating entity \"LogicBlock\" for hierarchy \"processor:CPU\|LogicBlock:LOG\"" {  } { { "processor.vhd" "LOG" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/processor.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador1bit processor:CPU\|registrador1bit:FREG " "Elaborating entity \"registrador1bit\" for hierarchy \"processor:CPU\|registrador1bit:FREG\"" {  } { { "processor.vhd" "FREG" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/processor.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DEM " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DEM\"" {  } { { "Aula9.vhd" "DEM" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/Aula9.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic7 logic7:L7Ga " "Elaborating entity \"logic7\" for hierarchy \"logic7:L7Ga\"" {  } { { "Aula9.vhd" "L7Ga" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/Aula9.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico logic7:L7Ga\|registradorGenerico:REGD " "Elaborating entity \"registradorGenerico\" for hierarchy \"logic7:L7Ga\|registradorGenerico:REGD\"" {  } { { "logic7.vhd" "REGD" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/logic7.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg logic7:L7Ga\|conversorHex7Seg:CON " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"logic7:L7Ga\|conversorHex7Seg:CON\"" {  } { { "logic7.vhd" "CON" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/logic7.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butBuffer8x butBuffer8x:BUF7 " "Elaborating entity \"butBuffer8x\" for hierarchy \"butBuffer8x:BUF7\"" {  } { { "Aula9.vhd" "BUF7" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/Aula9.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butBuffer butBuffer:BUF8 " "Elaborating entity \"butBuffer\" for hierarchy \"butBuffer:BUF8\"" {  } { { "Aula9.vhd" "BUF8" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/Aula9.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886718810 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1632886719028 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1632886719028 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[7\]\" " "Converted tri-state node \"MEM_MUX_A\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1632886719033 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[6\]\" " "Converted tri-state node \"MEM_MUX_A\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1632886719033 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[5\]\" " "Converted tri-state node \"MEM_MUX_A\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1632886719033 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[4\]\" " "Converted tri-state node \"MEM_MUX_A\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1632886719033 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[3\]\" " "Converted tri-state node \"MEM_MUX_A\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1632886719033 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[2\]\" " "Converted tri-state node \"MEM_MUX_A\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1632886719033 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[1\]\" " "Converted tri-state node \"MEM_MUX_A\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1632886719033 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_MUX_A\[0\]\" " "Converted tri-state node \"MEM_MUX_A\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects/Aula 9/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1632886719033 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1632886719033 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632886720092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632886720885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632886720885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1176 " "Implemented 1176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632886720947 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632886720947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1108 " "Implemented 1108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632886720947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632886720947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632886720960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 00:38:40 2021 " "Processing ended: Wed Sep 29 00:38:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632886720960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632886720960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632886720960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632886720960 ""}
