// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _DCT_2D_HH_
#define _DCT_2D_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "transpose_matrix_1.h"
#include "transpose_matrix.h"
#include "DCT_1D_1.h"
#include "DCT_1D.h"
#include "DCT_2D_DCT_1D_in_yd2.h"
#include "DCT_2D_DCT_1D_outGfk.h"
#include "DCT_2D_DCT_1D_outOgC.h"

namespace ap_rtl {

struct DCT_2D : public sc_module {
    // Port declarations 94
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > input_0_address0;
    sc_out< sc_logic > input_0_ce0;
    sc_in< sc_lv<16> > input_0_q0;
    sc_out< sc_lv<3> > input_1_address0;
    sc_out< sc_logic > input_1_ce0;
    sc_in< sc_lv<16> > input_1_q0;
    sc_out< sc_lv<3> > input_2_address0;
    sc_out< sc_logic > input_2_ce0;
    sc_in< sc_lv<16> > input_2_q0;
    sc_out< sc_lv<3> > input_3_address0;
    sc_out< sc_logic > input_3_ce0;
    sc_in< sc_lv<16> > input_3_q0;
    sc_out< sc_lv<3> > input_4_address0;
    sc_out< sc_logic > input_4_ce0;
    sc_in< sc_lv<16> > input_4_q0;
    sc_out< sc_lv<3> > input_5_address0;
    sc_out< sc_logic > input_5_ce0;
    sc_in< sc_lv<16> > input_5_q0;
    sc_out< sc_lv<3> > input_6_address0;
    sc_out< sc_logic > input_6_ce0;
    sc_in< sc_lv<16> > input_6_q0;
    sc_out< sc_lv<3> > input_7_address0;
    sc_out< sc_logic > input_7_ce0;
    sc_in< sc_lv<16> > input_7_q0;
    sc_out< sc_lv<3> > output_0_address0;
    sc_out< sc_logic > output_0_ce0;
    sc_out< sc_logic > output_0_we0;
    sc_out< sc_lv<16> > output_0_d0;
    sc_out< sc_lv<3> > output_0_address1;
    sc_out< sc_logic > output_0_ce1;
    sc_out< sc_logic > output_0_we1;
    sc_out< sc_lv<16> > output_0_d1;
    sc_out< sc_lv<3> > output_1_address0;
    sc_out< sc_logic > output_1_ce0;
    sc_out< sc_logic > output_1_we0;
    sc_out< sc_lv<16> > output_1_d0;
    sc_out< sc_lv<3> > output_1_address1;
    sc_out< sc_logic > output_1_ce1;
    sc_out< sc_logic > output_1_we1;
    sc_out< sc_lv<16> > output_1_d1;
    sc_out< sc_lv<3> > output_2_address0;
    sc_out< sc_logic > output_2_ce0;
    sc_out< sc_logic > output_2_we0;
    sc_out< sc_lv<16> > output_2_d0;
    sc_out< sc_lv<3> > output_2_address1;
    sc_out< sc_logic > output_2_ce1;
    sc_out< sc_logic > output_2_we1;
    sc_out< sc_lv<16> > output_2_d1;
    sc_out< sc_lv<3> > output_3_address0;
    sc_out< sc_logic > output_3_ce0;
    sc_out< sc_logic > output_3_we0;
    sc_out< sc_lv<16> > output_3_d0;
    sc_out< sc_lv<3> > output_3_address1;
    sc_out< sc_logic > output_3_ce1;
    sc_out< sc_logic > output_3_we1;
    sc_out< sc_lv<16> > output_3_d1;
    sc_out< sc_lv<3> > output_4_address0;
    sc_out< sc_logic > output_4_ce0;
    sc_out< sc_logic > output_4_we0;
    sc_out< sc_lv<16> > output_4_d0;
    sc_out< sc_lv<3> > output_4_address1;
    sc_out< sc_logic > output_4_ce1;
    sc_out< sc_logic > output_4_we1;
    sc_out< sc_lv<16> > output_4_d1;
    sc_out< sc_lv<3> > output_5_address0;
    sc_out< sc_logic > output_5_ce0;
    sc_out< sc_logic > output_5_we0;
    sc_out< sc_lv<16> > output_5_d0;
    sc_out< sc_lv<3> > output_5_address1;
    sc_out< sc_logic > output_5_ce1;
    sc_out< sc_logic > output_5_we1;
    sc_out< sc_lv<16> > output_5_d1;
    sc_out< sc_lv<3> > output_6_address0;
    sc_out< sc_logic > output_6_ce0;
    sc_out< sc_logic > output_6_we0;
    sc_out< sc_lv<16> > output_6_d0;
    sc_out< sc_lv<3> > output_6_address1;
    sc_out< sc_logic > output_6_ce1;
    sc_out< sc_logic > output_6_we1;
    sc_out< sc_lv<16> > output_6_d1;
    sc_out< sc_lv<3> > output_7_address0;
    sc_out< sc_logic > output_7_ce0;
    sc_out< sc_logic > output_7_we0;
    sc_out< sc_lv<16> > output_7_d0;
    sc_out< sc_lv<3> > output_7_address1;
    sc_out< sc_logic > output_7_ce1;
    sc_out< sc_logic > output_7_we1;
    sc_out< sc_lv<16> > output_7_d1;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<16> > ap_var_for_const0;


    // Module declarations
    DCT_2D(sc_module_name name);
    SC_HAS_PROCESS(DCT_2D);

    ~DCT_2D();

    sc_trace_file* mVcdFile;

    DCT_2D_DCT_1D_in_yd2* DCT_1D_in_buf_col_0_U;
    DCT_2D_DCT_1D_in_yd2* DCT_1D_in_buf_col_1_U;
    DCT_2D_DCT_1D_in_yd2* DCT_1D_in_buf_col_2_U;
    DCT_2D_DCT_1D_in_yd2* DCT_1D_in_buf_col_3_U;
    DCT_2D_DCT_1D_in_yd2* DCT_1D_in_buf_col_4_U;
    DCT_2D_DCT_1D_in_yd2* DCT_1D_in_buf_col_5_U;
    DCT_2D_DCT_1D_in_yd2* DCT_1D_in_buf_col_6_U;
    DCT_2D_DCT_1D_in_yd2* DCT_1D_in_buf_col_7_U;
    DCT_2D_DCT_1D_outGfk* DCT_1D_out_buf_col_0_U;
    DCT_2D_DCT_1D_outGfk* DCT_1D_out_buf_col_1_U;
    DCT_2D_DCT_1D_outGfk* DCT_1D_out_buf_col_2_U;
    DCT_2D_DCT_1D_outGfk* DCT_1D_out_buf_col_3_U;
    DCT_2D_DCT_1D_outGfk* DCT_1D_out_buf_col_4_U;
    DCT_2D_DCT_1D_outGfk* DCT_1D_out_buf_col_5_U;
    DCT_2D_DCT_1D_outGfk* DCT_1D_out_buf_col_6_U;
    DCT_2D_DCT_1D_outGfk* DCT_1D_out_buf_col_7_U;
    DCT_2D_DCT_1D_outOgC* DCT_1D_out_buf_row_0_U;
    DCT_2D_DCT_1D_outOgC* DCT_1D_out_buf_row_1_U;
    DCT_2D_DCT_1D_outOgC* DCT_1D_out_buf_row_2_U;
    DCT_2D_DCT_1D_outOgC* DCT_1D_out_buf_row_3_U;
    DCT_2D_DCT_1D_outOgC* DCT_1D_out_buf_row_4_U;
    DCT_2D_DCT_1D_outOgC* DCT_1D_out_buf_row_5_U;
    DCT_2D_DCT_1D_outOgC* DCT_1D_out_buf_row_6_U;
    DCT_2D_DCT_1D_outOgC* DCT_1D_out_buf_row_7_U;
    transpose_matrix_1* grp_transpose_matrix_1_fu_764;
    transpose_matrix* grp_transpose_matrix_fu_800;
    DCT_1D_1* grp_DCT_1D_1_fu_828;
    DCT_1D* grp_DCT_1D_fu_874;
    sc_signal< sc_lv<28> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage27;
    sc_signal< bool > ap_block_state28_pp0_stage27_iter0;
    sc_signal< bool > ap_block_pp0_stage27_11001;
    sc_signal< sc_lv<3> > DCT_1D_in_buf_col_0_address0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_0_ce0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_0_we0;
    sc_signal< sc_lv<16> > DCT_1D_in_buf_col_0_q0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_0_ce1;
    sc_signal< sc_logic > DCT_1D_in_buf_col_0_we1;
    sc_signal< sc_lv<3> > DCT_1D_in_buf_col_1_address0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_1_ce0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_1_we0;
    sc_signal< sc_lv<16> > DCT_1D_in_buf_col_1_q0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_1_ce1;
    sc_signal< sc_logic > DCT_1D_in_buf_col_1_we1;
    sc_signal< sc_lv<3> > DCT_1D_in_buf_col_2_address0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_2_ce0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_2_we0;
    sc_signal< sc_lv<16> > DCT_1D_in_buf_col_2_q0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_2_ce1;
    sc_signal< sc_logic > DCT_1D_in_buf_col_2_we1;
    sc_signal< sc_lv<3> > DCT_1D_in_buf_col_3_address0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_3_ce0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_3_we0;
    sc_signal< sc_lv<16> > DCT_1D_in_buf_col_3_q0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_3_ce1;
    sc_signal< sc_logic > DCT_1D_in_buf_col_3_we1;
    sc_signal< sc_lv<3> > DCT_1D_in_buf_col_4_address0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_4_ce0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_4_we0;
    sc_signal< sc_lv<16> > DCT_1D_in_buf_col_4_q0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_4_ce1;
    sc_signal< sc_logic > DCT_1D_in_buf_col_4_we1;
    sc_signal< sc_lv<3> > DCT_1D_in_buf_col_5_address0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_5_ce0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_5_we0;
    sc_signal< sc_lv<16> > DCT_1D_in_buf_col_5_q0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_5_ce1;
    sc_signal< sc_logic > DCT_1D_in_buf_col_5_we1;
    sc_signal< sc_lv<3> > DCT_1D_in_buf_col_6_address0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_6_ce0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_6_we0;
    sc_signal< sc_lv<16> > DCT_1D_in_buf_col_6_q0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_6_ce1;
    sc_signal< sc_logic > DCT_1D_in_buf_col_6_we1;
    sc_signal< sc_lv<3> > DCT_1D_in_buf_col_7_address0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_7_ce0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_7_we0;
    sc_signal< sc_lv<16> > DCT_1D_in_buf_col_7_q0;
    sc_signal< sc_logic > DCT_1D_in_buf_col_7_ce1;
    sc_signal< sc_logic > DCT_1D_in_buf_col_7_we1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_col_0_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_0_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_0_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_0_q0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_0_ce1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_0_q1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_col_1_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_1_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_1_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_1_q0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_1_ce1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_1_q1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_col_2_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_2_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_2_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_2_q0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_2_ce1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_2_q1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_col_3_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_3_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_3_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_3_q0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_3_ce1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_3_q1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_col_4_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_4_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_4_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_4_q0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_4_ce1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_4_q1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_col_5_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_5_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_5_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_5_q0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_5_ce1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_5_q1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_col_6_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_6_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_6_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_6_q0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_6_ce1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_6_q1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_col_7_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_7_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_7_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_7_q0;
    sc_signal< sc_logic > DCT_1D_out_buf_col_7_ce1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_col_7_q1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_state24_pp0_stage23_iter0;
    sc_signal< bool > ap_block_state52_pp0_stage23_iter1;
    sc_signal< bool > ap_block_pp0_stage23_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage23;
    sc_signal< bool > ap_block_pp0_stage27_subdone;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_0_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_0_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_0_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_0_d0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_0_q0;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_0_address1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_0_ce1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_0_we1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_0_q1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_1_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_1_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_1_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_1_d0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_1_q0;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_1_address1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_1_ce1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_1_we1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_1_q1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_2_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_2_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_2_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_2_d0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_2_q0;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_2_address1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_2_ce1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_2_we1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_2_q1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_3_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_3_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_3_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_3_d0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_3_q0;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_3_address1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_3_ce1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_3_we1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_3_q1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_4_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_4_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_4_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_4_d0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_4_q0;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_4_address1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_4_ce1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_4_we1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_4_q1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_5_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_5_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_5_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_5_d0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_5_q0;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_5_address1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_5_ce1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_5_we1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_5_q1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_6_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_6_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_6_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_6_d0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_6_q0;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_6_address1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_6_ce1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_6_we1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_6_q1;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_7_address0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_7_ce0;
    sc_signal< sc_logic > DCT_1D_out_buf_row_7_we0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_7_d0;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_7_q0;
    sc_signal< sc_lv<3> > DCT_1D_out_buf_row_7_address1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_7_ce1;
    sc_signal< sc_logic > DCT_1D_out_buf_row_7_we1;
    sc_signal< sc_lv<16> > DCT_1D_out_buf_row_7_q1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_ap_start;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_ap_done;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_ap_idle;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_ap_ready;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_0_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_0_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_0_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_0_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_1_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_1_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_1_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_1_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_2_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_2_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_2_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_2_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_3_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_3_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_3_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_3_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_4_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_4_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_4_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_4_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_5_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_5_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_5_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_5_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_6_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_6_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_6_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_6_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_7_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_7_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_input_7_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_input_7_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_0_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_0_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_0_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_0_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_0_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_0_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_0_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_0_d1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_1_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_1_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_1_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_1_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_1_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_1_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_1_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_1_d1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_2_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_2_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_2_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_2_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_2_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_2_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_2_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_2_d1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_3_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_3_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_3_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_3_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_3_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_3_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_3_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_3_d1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_4_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_4_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_4_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_4_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_4_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_4_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_4_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_4_d1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_5_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_5_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_5_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_5_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_5_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_5_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_5_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_5_d1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_6_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_6_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_6_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_6_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_6_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_6_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_6_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_6_d1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_7_address0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_7_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_7_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_7_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_1_fu_764_output_7_address1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_7_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_output_7_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_1_fu_764_output_7_d1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_ap_start;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_ap_done;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_ap_idle;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_ap_ready;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_0_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_0_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_0_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_0_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_1_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_1_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_1_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_1_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_2_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_2_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_2_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_2_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_3_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_3_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_3_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_3_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_4_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_4_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_4_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_4_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_5_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_5_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_5_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_5_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_6_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_6_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_6_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_6_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_7_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_7_ce0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_input_7_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_input_7_ce1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_0_d1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_1_d1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_2_d1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_3_d1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_4_d1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_5_d1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_6_d1;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_ce0;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_we0;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d0;
    sc_signal< sc_lv<3> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_address1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_ce1;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_we1;
    sc_signal< sc_lv<16> > grp_transpose_matrix_fu_800_DCT_1D_in_buf_col_7_d1;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_ap_start;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_ap_done;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_ap_idle;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_ap_ready;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_input_r_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_input_r_ce0;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_input1_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_input1_ce0;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_input2_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_input2_ce0;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_input3_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_input3_ce0;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_input4_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_input4_ce0;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_input5_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_input5_ce0;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_input6_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_input6_ce0;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_input7_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_input7_ce0;
    sc_signal< sc_lv<4> > grp_DCT_1D_1_fu_828_input_offset;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_output_0_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_0_ce0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_0_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_1_fu_828_output_0_d0;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_output_1_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_1_ce0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_1_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_1_fu_828_output_1_d0;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_output_2_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_2_ce0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_2_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_1_fu_828_output_2_d0;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_output_3_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_3_ce0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_3_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_1_fu_828_output_3_d0;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_output_4_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_4_ce0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_4_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_1_fu_828_output_4_d0;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_output_5_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_5_ce0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_5_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_1_fu_828_output_5_d0;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_output_6_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_6_ce0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_6_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_1_fu_828_output_6_d0;
    sc_signal< sc_lv<3> > grp_DCT_1D_1_fu_828_output_7_address0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_7_ce0;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_output_7_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_1_fu_828_output_7_d0;
    sc_signal< sc_lv<4> > grp_DCT_1D_1_fu_828_output_offset;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_ap_start;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_ap_done;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_ap_idle;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_ap_ready;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_input_0_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_input_0_ce0;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_input_1_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_input_1_ce0;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_input_2_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_input_2_ce0;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_input_3_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_input_3_ce0;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_input_4_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_input_4_ce0;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_input_5_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_input_5_ce0;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_input_6_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_input_6_ce0;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_input_7_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_input_7_ce0;
    sc_signal< sc_lv<4> > grp_DCT_1D_fu_874_input_offset;
    sc_signal< sc_lv<4> > grp_DCT_1D_fu_874_output_offset;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_ce0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_0_d0;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_ce0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_1_d0;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_ce0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_2_d0;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_ce0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_3_d0;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_ce0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_4_d0;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_ce0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_5_d0;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_ce0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_6_d0;
    sc_signal< sc_lv<3> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_address0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_ce0;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_we0;
    sc_signal< sc_lv<16> > grp_DCT_1D_fu_874_DCT_1D_out_buf_col_7_d0;
    sc_signal< sc_logic > grp_transpose_matrix_1_fu_764_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_state16_pp0_stage15_iter0;
    sc_signal< bool > ap_block_state44_pp0_stage15_iter1;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage16;
    sc_signal< bool > ap_block_pp0_stage16;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage17;
    sc_signal< bool > ap_block_pp0_stage17;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage18;
    sc_signal< bool > ap_block_pp0_stage18;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage19;
    sc_signal< bool > ap_block_pp0_stage19;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage20;
    sc_signal< bool > ap_block_pp0_stage20;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage21;
    sc_signal< bool > ap_block_pp0_stage21;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage22;
    sc_signal< bool > ap_block_pp0_stage22;
    sc_signal< bool > ap_block_pp0_stage23;
    sc_signal< sc_logic > grp_transpose_matrix_fu_800_ap_start_reg;
    sc_signal< bool > ap_block_state20_pp0_stage19_iter0;
    sc_signal< bool > ap_block_state48_pp0_stage19_iter1;
    sc_signal< bool > ap_block_pp0_stage19_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage24;
    sc_signal< bool > ap_block_pp0_stage24;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage25;
    sc_signal< bool > ap_block_pp0_stage25;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage26;
    sc_signal< bool > ap_block_pp0_stage26;
    sc_signal< bool > ap_block_pp0_stage27;
    sc_signal< sc_logic > grp_DCT_1D_1_fu_828_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state32_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state34_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state8_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state36_pp0_stage7_iter1;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state10_pp0_stage9_iter0;
    sc_signal< bool > ap_block_state38_pp0_stage9_iter1;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state12_pp0_stage11_iter0;
    sc_signal< bool > ap_block_state40_pp0_stage11_iter1;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_state14_pp0_stage13_iter0;
    sc_signal< bool > ap_block_state42_pp0_stage13_iter1;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< bool > ap_block_state18_pp0_stage17_iter0;
    sc_signal< bool > ap_block_state46_pp0_stage17_iter1;
    sc_signal< bool > ap_block_pp0_stage17_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< sc_logic > grp_DCT_1D_fu_874_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state30_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state31_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< bool > ap_block_pp0_stage23_11001;
    sc_signal< sc_lv<28> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state33_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state35_pp0_stage6_iter1;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_state9_pp0_stage8_iter0;
    sc_signal< bool > ap_block_state37_pp0_stage8_iter1;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_state11_pp0_stage10_iter0;
    sc_signal< bool > ap_block_state39_pp0_stage10_iter1;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_state13_pp0_stage12_iter0;
    sc_signal< bool > ap_block_state41_pp0_stage12_iter1;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_state15_pp0_stage14_iter0;
    sc_signal< bool > ap_block_state43_pp0_stage14_iter1;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_state17_pp0_stage16_iter0;
    sc_signal< bool > ap_block_state45_pp0_stage16_iter1;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< bool > ap_block_state19_pp0_stage18_iter0;
    sc_signal< bool > ap_block_state47_pp0_stage18_iter1;
    sc_signal< bool > ap_block_pp0_stage18_subdone;
    sc_signal< bool > ap_block_pp0_stage19_subdone;
    sc_signal< bool > ap_block_state21_pp0_stage20_iter0;
    sc_signal< bool > ap_block_state49_pp0_stage20_iter1;
    sc_signal< bool > ap_block_pp0_stage20_subdone;
    sc_signal< bool > ap_block_state22_pp0_stage21_iter0;
    sc_signal< bool > ap_block_state50_pp0_stage21_iter1;
    sc_signal< bool > ap_block_pp0_stage21_subdone;
    sc_signal< bool > ap_block_state23_pp0_stage22_iter0;
    sc_signal< bool > ap_block_state51_pp0_stage22_iter1;
    sc_signal< bool > ap_block_pp0_stage22_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< bool > ap_block_state25_pp0_stage24_iter0;
    sc_signal< bool > ap_block_pp0_stage24_subdone;
    sc_signal< bool > ap_block_state26_pp0_stage25_iter0;
    sc_signal< bool > ap_block_pp0_stage25_subdone;
    sc_signal< bool > ap_block_state27_pp0_stage26_iter0;
    sc_signal< bool > ap_block_pp0_stage26_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<28> ap_ST_fsm_pp0_stage0;
    static const sc_lv<28> ap_ST_fsm_pp0_stage1;
    static const sc_lv<28> ap_ST_fsm_pp0_stage2;
    static const sc_lv<28> ap_ST_fsm_pp0_stage3;
    static const sc_lv<28> ap_ST_fsm_pp0_stage4;
    static const sc_lv<28> ap_ST_fsm_pp0_stage5;
    static const sc_lv<28> ap_ST_fsm_pp0_stage6;
    static const sc_lv<28> ap_ST_fsm_pp0_stage7;
    static const sc_lv<28> ap_ST_fsm_pp0_stage8;
    static const sc_lv<28> ap_ST_fsm_pp0_stage9;
    static const sc_lv<28> ap_ST_fsm_pp0_stage10;
    static const sc_lv<28> ap_ST_fsm_pp0_stage11;
    static const sc_lv<28> ap_ST_fsm_pp0_stage12;
    static const sc_lv<28> ap_ST_fsm_pp0_stage13;
    static const sc_lv<28> ap_ST_fsm_pp0_stage14;
    static const sc_lv<28> ap_ST_fsm_pp0_stage15;
    static const sc_lv<28> ap_ST_fsm_pp0_stage16;
    static const sc_lv<28> ap_ST_fsm_pp0_stage17;
    static const sc_lv<28> ap_ST_fsm_pp0_stage18;
    static const sc_lv<28> ap_ST_fsm_pp0_stage19;
    static const sc_lv<28> ap_ST_fsm_pp0_stage20;
    static const sc_lv<28> ap_ST_fsm_pp0_stage21;
    static const sc_lv<28> ap_ST_fsm_pp0_stage22;
    static const sc_lv<28> ap_ST_fsm_pp0_stage23;
    static const sc_lv<28> ap_ST_fsm_pp0_stage24;
    static const sc_lv<28> ap_ST_fsm_pp0_stage25;
    static const sc_lv<28> ap_ST_fsm_pp0_stage26;
    static const sc_lv<28> ap_ST_fsm_pp0_stage27;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_DCT_1D_in_buf_col_0_address0();
    void thread_DCT_1D_in_buf_col_0_ce0();
    void thread_DCT_1D_in_buf_col_0_ce1();
    void thread_DCT_1D_in_buf_col_0_we0();
    void thread_DCT_1D_in_buf_col_0_we1();
    void thread_DCT_1D_in_buf_col_1_address0();
    void thread_DCT_1D_in_buf_col_1_ce0();
    void thread_DCT_1D_in_buf_col_1_ce1();
    void thread_DCT_1D_in_buf_col_1_we0();
    void thread_DCT_1D_in_buf_col_1_we1();
    void thread_DCT_1D_in_buf_col_2_address0();
    void thread_DCT_1D_in_buf_col_2_ce0();
    void thread_DCT_1D_in_buf_col_2_ce1();
    void thread_DCT_1D_in_buf_col_2_we0();
    void thread_DCT_1D_in_buf_col_2_we1();
    void thread_DCT_1D_in_buf_col_3_address0();
    void thread_DCT_1D_in_buf_col_3_ce0();
    void thread_DCT_1D_in_buf_col_3_ce1();
    void thread_DCT_1D_in_buf_col_3_we0();
    void thread_DCT_1D_in_buf_col_3_we1();
    void thread_DCT_1D_in_buf_col_4_address0();
    void thread_DCT_1D_in_buf_col_4_ce0();
    void thread_DCT_1D_in_buf_col_4_ce1();
    void thread_DCT_1D_in_buf_col_4_we0();
    void thread_DCT_1D_in_buf_col_4_we1();
    void thread_DCT_1D_in_buf_col_5_address0();
    void thread_DCT_1D_in_buf_col_5_ce0();
    void thread_DCT_1D_in_buf_col_5_ce1();
    void thread_DCT_1D_in_buf_col_5_we0();
    void thread_DCT_1D_in_buf_col_5_we1();
    void thread_DCT_1D_in_buf_col_6_address0();
    void thread_DCT_1D_in_buf_col_6_ce0();
    void thread_DCT_1D_in_buf_col_6_ce1();
    void thread_DCT_1D_in_buf_col_6_we0();
    void thread_DCT_1D_in_buf_col_6_we1();
    void thread_DCT_1D_in_buf_col_7_address0();
    void thread_DCT_1D_in_buf_col_7_ce0();
    void thread_DCT_1D_in_buf_col_7_ce1();
    void thread_DCT_1D_in_buf_col_7_we0();
    void thread_DCT_1D_in_buf_col_7_we1();
    void thread_DCT_1D_out_buf_col_0_address0();
    void thread_DCT_1D_out_buf_col_0_ce0();
    void thread_DCT_1D_out_buf_col_0_ce1();
    void thread_DCT_1D_out_buf_col_0_we0();
    void thread_DCT_1D_out_buf_col_1_address0();
    void thread_DCT_1D_out_buf_col_1_ce0();
    void thread_DCT_1D_out_buf_col_1_ce1();
    void thread_DCT_1D_out_buf_col_1_we0();
    void thread_DCT_1D_out_buf_col_2_address0();
    void thread_DCT_1D_out_buf_col_2_ce0();
    void thread_DCT_1D_out_buf_col_2_ce1();
    void thread_DCT_1D_out_buf_col_2_we0();
    void thread_DCT_1D_out_buf_col_3_address0();
    void thread_DCT_1D_out_buf_col_3_ce0();
    void thread_DCT_1D_out_buf_col_3_ce1();
    void thread_DCT_1D_out_buf_col_3_we0();
    void thread_DCT_1D_out_buf_col_4_address0();
    void thread_DCT_1D_out_buf_col_4_ce0();
    void thread_DCT_1D_out_buf_col_4_ce1();
    void thread_DCT_1D_out_buf_col_4_we0();
    void thread_DCT_1D_out_buf_col_5_address0();
    void thread_DCT_1D_out_buf_col_5_ce0();
    void thread_DCT_1D_out_buf_col_5_ce1();
    void thread_DCT_1D_out_buf_col_5_we0();
    void thread_DCT_1D_out_buf_col_6_address0();
    void thread_DCT_1D_out_buf_col_6_ce0();
    void thread_DCT_1D_out_buf_col_6_ce1();
    void thread_DCT_1D_out_buf_col_6_we0();
    void thread_DCT_1D_out_buf_col_7_address0();
    void thread_DCT_1D_out_buf_col_7_ce0();
    void thread_DCT_1D_out_buf_col_7_ce1();
    void thread_DCT_1D_out_buf_col_7_we0();
    void thread_DCT_1D_out_buf_row_0_address0();
    void thread_DCT_1D_out_buf_row_0_address1();
    void thread_DCT_1D_out_buf_row_0_ce0();
    void thread_DCT_1D_out_buf_row_0_ce1();
    void thread_DCT_1D_out_buf_row_0_d0();
    void thread_DCT_1D_out_buf_row_0_we0();
    void thread_DCT_1D_out_buf_row_0_we1();
    void thread_DCT_1D_out_buf_row_1_address0();
    void thread_DCT_1D_out_buf_row_1_address1();
    void thread_DCT_1D_out_buf_row_1_ce0();
    void thread_DCT_1D_out_buf_row_1_ce1();
    void thread_DCT_1D_out_buf_row_1_d0();
    void thread_DCT_1D_out_buf_row_1_we0();
    void thread_DCT_1D_out_buf_row_1_we1();
    void thread_DCT_1D_out_buf_row_2_address0();
    void thread_DCT_1D_out_buf_row_2_address1();
    void thread_DCT_1D_out_buf_row_2_ce0();
    void thread_DCT_1D_out_buf_row_2_ce1();
    void thread_DCT_1D_out_buf_row_2_d0();
    void thread_DCT_1D_out_buf_row_2_we0();
    void thread_DCT_1D_out_buf_row_2_we1();
    void thread_DCT_1D_out_buf_row_3_address0();
    void thread_DCT_1D_out_buf_row_3_address1();
    void thread_DCT_1D_out_buf_row_3_ce0();
    void thread_DCT_1D_out_buf_row_3_ce1();
    void thread_DCT_1D_out_buf_row_3_d0();
    void thread_DCT_1D_out_buf_row_3_we0();
    void thread_DCT_1D_out_buf_row_3_we1();
    void thread_DCT_1D_out_buf_row_4_address0();
    void thread_DCT_1D_out_buf_row_4_address1();
    void thread_DCT_1D_out_buf_row_4_ce0();
    void thread_DCT_1D_out_buf_row_4_ce1();
    void thread_DCT_1D_out_buf_row_4_d0();
    void thread_DCT_1D_out_buf_row_4_we0();
    void thread_DCT_1D_out_buf_row_4_we1();
    void thread_DCT_1D_out_buf_row_5_address0();
    void thread_DCT_1D_out_buf_row_5_address1();
    void thread_DCT_1D_out_buf_row_5_ce0();
    void thread_DCT_1D_out_buf_row_5_ce1();
    void thread_DCT_1D_out_buf_row_5_d0();
    void thread_DCT_1D_out_buf_row_5_we0();
    void thread_DCT_1D_out_buf_row_5_we1();
    void thread_DCT_1D_out_buf_row_6_address0();
    void thread_DCT_1D_out_buf_row_6_address1();
    void thread_DCT_1D_out_buf_row_6_ce0();
    void thread_DCT_1D_out_buf_row_6_ce1();
    void thread_DCT_1D_out_buf_row_6_d0();
    void thread_DCT_1D_out_buf_row_6_we0();
    void thread_DCT_1D_out_buf_row_6_we1();
    void thread_DCT_1D_out_buf_row_7_address0();
    void thread_DCT_1D_out_buf_row_7_address1();
    void thread_DCT_1D_out_buf_row_7_ce0();
    void thread_DCT_1D_out_buf_row_7_ce1();
    void thread_DCT_1D_out_buf_row_7_d0();
    void thread_DCT_1D_out_buf_row_7_we0();
    void thread_DCT_1D_out_buf_row_7_we1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage20();
    void thread_ap_CS_fsm_pp0_stage21();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage24();
    void thread_ap_CS_fsm_pp0_stage25();
    void thread_ap_CS_fsm_pp0_stage26();
    void thread_ap_CS_fsm_pp0_stage27();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17();
    void thread_ap_block_pp0_stage17_11001();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage18();
    void thread_ap_block_pp0_stage18_subdone();
    void thread_ap_block_pp0_stage19();
    void thread_ap_block_pp0_stage19_11001();
    void thread_ap_block_pp0_stage19_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage20();
    void thread_ap_block_pp0_stage20_subdone();
    void thread_ap_block_pp0_stage21();
    void thread_ap_block_pp0_stage21_subdone();
    void thread_ap_block_pp0_stage22();
    void thread_ap_block_pp0_stage22_subdone();
    void thread_ap_block_pp0_stage23();
    void thread_ap_block_pp0_stage23_11001();
    void thread_ap_block_pp0_stage23_subdone();
    void thread_ap_block_pp0_stage24();
    void thread_ap_block_pp0_stage24_subdone();
    void thread_ap_block_pp0_stage25();
    void thread_ap_block_pp0_stage25_subdone();
    void thread_ap_block_pp0_stage26();
    void thread_ap_block_pp0_stage26_subdone();
    void thread_ap_block_pp0_stage27();
    void thread_ap_block_pp0_stage27_11001();
    void thread_ap_block_pp0_stage27_subdone();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage9_iter0();
    void thread_ap_block_state11_pp0_stage10_iter0();
    void thread_ap_block_state12_pp0_stage11_iter0();
    void thread_ap_block_state13_pp0_stage12_iter0();
    void thread_ap_block_state14_pp0_stage13_iter0();
    void thread_ap_block_state15_pp0_stage14_iter0();
    void thread_ap_block_state16_pp0_stage15_iter0();
    void thread_ap_block_state17_pp0_stage16_iter0();
    void thread_ap_block_state18_pp0_stage17_iter0();
    void thread_ap_block_state19_pp0_stage18_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage19_iter0();
    void thread_ap_block_state21_pp0_stage20_iter0();
    void thread_ap_block_state22_pp0_stage21_iter0();
    void thread_ap_block_state23_pp0_stage22_iter0();
    void thread_ap_block_state24_pp0_stage23_iter0();
    void thread_ap_block_state25_pp0_stage24_iter0();
    void thread_ap_block_state26_pp0_stage25_iter0();
    void thread_ap_block_state27_pp0_stage26_iter0();
    void thread_ap_block_state28_pp0_stage27_iter0();
    void thread_ap_block_state29_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state30_pp0_stage1_iter1();
    void thread_ap_block_state31_pp0_stage2_iter1();
    void thread_ap_block_state32_pp0_stage3_iter1();
    void thread_ap_block_state33_pp0_stage4_iter1();
    void thread_ap_block_state34_pp0_stage5_iter1();
    void thread_ap_block_state35_pp0_stage6_iter1();
    void thread_ap_block_state36_pp0_stage7_iter1();
    void thread_ap_block_state37_pp0_stage8_iter1();
    void thread_ap_block_state38_pp0_stage9_iter1();
    void thread_ap_block_state39_pp0_stage10_iter1();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state40_pp0_stage11_iter1();
    void thread_ap_block_state41_pp0_stage12_iter1();
    void thread_ap_block_state42_pp0_stage13_iter1();
    void thread_ap_block_state43_pp0_stage14_iter1();
    void thread_ap_block_state44_pp0_stage15_iter1();
    void thread_ap_block_state45_pp0_stage16_iter1();
    void thread_ap_block_state46_pp0_stage17_iter1();
    void thread_ap_block_state47_pp0_stage18_iter1();
    void thread_ap_block_state48_pp0_stage19_iter1();
    void thread_ap_block_state49_pp0_stage20_iter1();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state50_pp0_stage21_iter1();
    void thread_ap_block_state51_pp0_stage22_iter1();
    void thread_ap_block_state52_pp0_stage23_iter1();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage6_iter0();
    void thread_ap_block_state8_pp0_stage7_iter0();
    void thread_ap_block_state9_pp0_stage8_iter0();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_idle_pp0_1to1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_DCT_1D_1_fu_828_ap_start();
    void thread_grp_DCT_1D_1_fu_828_input_offset();
    void thread_grp_DCT_1D_1_fu_828_output_offset();
    void thread_grp_DCT_1D_fu_874_ap_start();
    void thread_grp_DCT_1D_fu_874_input_offset();
    void thread_grp_DCT_1D_fu_874_output_offset();
    void thread_grp_transpose_matrix_1_fu_764_ap_start();
    void thread_grp_transpose_matrix_fu_800_ap_start();
    void thread_input_0_address0();
    void thread_input_0_ce0();
    void thread_input_1_address0();
    void thread_input_1_ce0();
    void thread_input_2_address0();
    void thread_input_2_ce0();
    void thread_input_3_address0();
    void thread_input_3_ce0();
    void thread_input_4_address0();
    void thread_input_4_ce0();
    void thread_input_5_address0();
    void thread_input_5_ce0();
    void thread_input_6_address0();
    void thread_input_6_ce0();
    void thread_input_7_address0();
    void thread_input_7_ce0();
    void thread_output_0_address0();
    void thread_output_0_address1();
    void thread_output_0_ce0();
    void thread_output_0_ce1();
    void thread_output_0_d0();
    void thread_output_0_d1();
    void thread_output_0_we0();
    void thread_output_0_we1();
    void thread_output_1_address0();
    void thread_output_1_address1();
    void thread_output_1_ce0();
    void thread_output_1_ce1();
    void thread_output_1_d0();
    void thread_output_1_d1();
    void thread_output_1_we0();
    void thread_output_1_we1();
    void thread_output_2_address0();
    void thread_output_2_address1();
    void thread_output_2_ce0();
    void thread_output_2_ce1();
    void thread_output_2_d0();
    void thread_output_2_d1();
    void thread_output_2_we0();
    void thread_output_2_we1();
    void thread_output_3_address0();
    void thread_output_3_address1();
    void thread_output_3_ce0();
    void thread_output_3_ce1();
    void thread_output_3_d0();
    void thread_output_3_d1();
    void thread_output_3_we0();
    void thread_output_3_we1();
    void thread_output_4_address0();
    void thread_output_4_address1();
    void thread_output_4_ce0();
    void thread_output_4_ce1();
    void thread_output_4_d0();
    void thread_output_4_d1();
    void thread_output_4_we0();
    void thread_output_4_we1();
    void thread_output_5_address0();
    void thread_output_5_address1();
    void thread_output_5_ce0();
    void thread_output_5_ce1();
    void thread_output_5_d0();
    void thread_output_5_d1();
    void thread_output_5_we0();
    void thread_output_5_we1();
    void thread_output_6_address0();
    void thread_output_6_address1();
    void thread_output_6_ce0();
    void thread_output_6_ce1();
    void thread_output_6_d0();
    void thread_output_6_d1();
    void thread_output_6_we0();
    void thread_output_6_we1();
    void thread_output_7_address0();
    void thread_output_7_address1();
    void thread_output_7_ce0();
    void thread_output_7_ce1();
    void thread_output_7_d0();
    void thread_output_7_d1();
    void thread_output_7_we0();
    void thread_output_7_we1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
