//
// Generated by Bluespec Compiler (build 0fccbb13)
//
// On Tue Aug 31 13:14:52 EDT 2021
//
//
// Ports:
// Name                         I/O  size props
// RDY_request_put                O     1
// response_get                   O    69 reg
// RDY_response_get               O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// request_put                    I   196 reg
// EN_request_put                 I     1
// EN_response_get                I     1
//
// Combinational paths from inputs to outputs:
//   EN_response_get -> RDY_request_put
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkDoubleFMA(CLK,
		   RST_N,

		   request_put,
		   EN_request_put,
		   RDY_request_put,

		   EN_response_get,
		   response_get,
		   RDY_response_get);
  input  CLK;
  input  RST_N;

  // action method request_put
  input  [195 : 0] request_put;
  input  EN_request_put;
  output RDY_request_put;

  // actionvalue method response_get
  input  EN_response_get;
  output [68 : 0] response_get;
  output RDY_response_get;

  // signals for module outputs
  wire [68 : 0] response_get;
  wire RDY_request_put, RDY_response_get;

  // ports of submodule fpu_fOperand_S0
  wire [195 : 0] fpu_fOperand_S0$D_IN, fpu_fOperand_S0$D_OUT;
  wire fpu_fOperand_S0$CLR,
       fpu_fOperand_S0$DEQ,
       fpu_fOperand_S0$EMPTY_N,
       fpu_fOperand_S0$ENQ,
       fpu_fOperand_S0$FULL_N;

  // ports of submodule fpu_fProd_S2
  wire [105 : 0] fpu_fProd_S2$D_IN, fpu_fProd_S2$D_OUT;
  wire fpu_fProd_S2$CLR,
       fpu_fProd_S2$DEQ,
       fpu_fProd_S2$EMPTY_N,
       fpu_fProd_S2$ENQ,
       fpu_fProd_S2$FULL_N;

  // ports of submodule fpu_fProd_S3
  wire [105 : 0] fpu_fProd_S3$D_IN, fpu_fProd_S3$D_OUT;
  wire fpu_fProd_S3$CLR,
       fpu_fProd_S3$DEQ,
       fpu_fProd_S3$EMPTY_N,
       fpu_fProd_S3$ENQ,
       fpu_fProd_S3$FULL_N;

  // ports of submodule fpu_fResult_S9
  wire [68 : 0] fpu_fResult_S9$D_IN, fpu_fResult_S9$D_OUT;
  wire fpu_fResult_S9$CLR,
       fpu_fResult_S9$DEQ,
       fpu_fResult_S9$EMPTY_N,
       fpu_fResult_S9$ENQ,
       fpu_fResult_S9$FULL_N;

  // ports of submodule fpu_fState_S1
  wire [257 : 0] fpu_fState_S1$D_IN, fpu_fState_S1$D_OUT;
  wire fpu_fState_S1$CLR,
       fpu_fState_S1$DEQ,
       fpu_fState_S1$EMPTY_N,
       fpu_fState_S1$ENQ,
       fpu_fState_S1$FULL_N;

  // ports of submodule fpu_fState_S2
  wire [151 : 0] fpu_fState_S2$D_IN, fpu_fState_S2$D_OUT;
  wire fpu_fState_S2$CLR,
       fpu_fState_S2$DEQ,
       fpu_fState_S2$EMPTY_N,
       fpu_fState_S2$ENQ,
       fpu_fState_S2$FULL_N;

  // ports of submodule fpu_fState_S3
  wire [151 : 0] fpu_fState_S3$D_IN, fpu_fState_S3$D_OUT;
  wire fpu_fState_S3$CLR,
       fpu_fState_S3$DEQ,
       fpu_fState_S3$EMPTY_N,
       fpu_fState_S3$ENQ,
       fpu_fState_S3$FULL_N;

  // ports of submodule fpu_fState_S4
  wire [203 : 0] fpu_fState_S4$D_IN, fpu_fState_S4$D_OUT;
  wire fpu_fState_S4$CLR,
       fpu_fState_S4$DEQ,
       fpu_fState_S4$EMPTY_N,
       fpu_fState_S4$ENQ,
       fpu_fState_S4$FULL_N;

  // ports of submodule fpu_fState_S5
  wire [215 : 0] fpu_fState_S5$D_IN, fpu_fState_S5$D_OUT;
  wire fpu_fState_S5$CLR,
       fpu_fState_S5$DEQ,
       fpu_fState_S5$EMPTY_N,
       fpu_fState_S5$ENQ,
       fpu_fState_S5$FULL_N;

  // ports of submodule fpu_fState_S6
  wire [202 : 0] fpu_fState_S6$D_IN, fpu_fState_S6$D_OUT;
  wire fpu_fState_S6$CLR,
       fpu_fState_S6$DEQ,
       fpu_fState_S6$EMPTY_N,
       fpu_fState_S6$ENQ,
       fpu_fState_S6$FULL_N;

  // ports of submodule fpu_fState_S7
  wire [202 : 0] fpu_fState_S7$D_IN, fpu_fState_S7$D_OUT;
  wire fpu_fState_S7$CLR,
       fpu_fState_S7$DEQ,
       fpu_fState_S7$EMPTY_N,
       fpu_fState_S7$ENQ,
       fpu_fState_S7$FULL_N;

  // ports of submodule fpu_fState_S8
  wire [140 : 0] fpu_fState_S8$D_IN, fpu_fState_S8$D_OUT;
  wire fpu_fState_S8$CLR,
       fpu_fState_S8$DEQ,
       fpu_fState_S8$EMPTY_N,
       fpu_fState_S8$ENQ,
       fpu_fState_S8$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_fpu_s1_stage,
       CAN_FIRE_RL_fpu_s2_stage,
       CAN_FIRE_RL_fpu_s3_stage,
       CAN_FIRE_RL_fpu_s4_stage,
       CAN_FIRE_RL_fpu_s5_stage,
       CAN_FIRE_RL_fpu_s6_stage,
       CAN_FIRE_RL_fpu_s7_stage,
       CAN_FIRE_RL_fpu_s8_stage,
       CAN_FIRE_RL_fpu_s9_stage,
       CAN_FIRE_request_put,
       CAN_FIRE_response_get,
       WILL_FIRE_RL_fpu_s1_stage,
       WILL_FIRE_RL_fpu_s2_stage,
       WILL_FIRE_RL_fpu_s3_stage,
       WILL_FIRE_RL_fpu_s4_stage,
       WILL_FIRE_RL_fpu_s5_stage,
       WILL_FIRE_RL_fpu_s6_stage,
       WILL_FIRE_RL_fpu_s7_stage,
       WILL_FIRE_RL_fpu_s8_stage,
       WILL_FIRE_RL_fpu_s9_stage,
       WILL_FIRE_request_put,
       WILL_FIRE_response_get;

  // remaining internal signals
  reg [62 : 0] CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q17,
	       CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q18,
	       CASE_fpu_fState_S8D_OUT_BITS_70_TO_68_0_CASE__ETC__q19;
  reg [51 : 0] CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q1,
	       CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q2,
	       _theResult___fst_sfd__h49937;
  reg [10 : 0] CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q11,
	       CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q12,
	       _theResult___fst_exp__h49936;
  reg CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q13,
      CASE_fpu_fState_S8D_OUT_BITS_70_TO_68_0_CASE__ETC__q14;
  wire [140 : 0] IF_NOT_fpu_fState_S4_first__17_BIT_130_23_24_O_ETC___d761;
  wire [126 : 0] IF_NOT_fpu_fState_S4_first__17_BIT_130_23_24_O_ETC___d760;
  wire [118 : 0] IF_fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ__ETC___d141;
  wire [105 : 0] IF_0_CONCAT_IF_IF_7170_MINUS_fpu_fState_S3_fir_ETC__q4,
		 _theResult___fst__h20593,
		 _theResult___snd__h37065,
		 _theResult___snd__h37079,
		 _theResult___snd__h37081,
		 _theResult___snd__h37093,
		 _theResult___snd__h37099,
		 _theResult___snd__h37117,
		 _theResult___snd__h37122,
		 fpu_fProd_S3_first__80_SRL_IF_7170_MINUS_fpu_f_ETC___d183,
		 sfdBC__h19428,
		 sfdin__h37042,
		 x__h20662;
  wire [68 : 0] IF_fpu_fState_S8_first__113_BIT_67_116_AND_IF__ETC___d1234;
  wire [63 : 0] IF_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_f_ETC___d116,
		IF_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_f_ETC___d119,
		IF_fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ__ETC___d118;
  wire [62 : 0] IF_0b0_CONCAT_NOT_fpu_fState_S8_first__113_BIT_ETC___d1218,
		IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d705,
		IF_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_f_ETC___d111,
		IF_IF_fpu_fState_S7_first__06_BIT_128_10_THEN__ETC___d1105,
		IF_fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ__ETC___d112,
		IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d79,
		IF_fpu_fState_S3_first__68_BITS_12_TO_0_72_SLE_ETC___d707;
  wire [56 : 0] IF_0_CONCAT_IF_IF_fpu_fState_S7_first__06_BIT__ETC__q9,
		_theResult___snd__h48714,
		_theResult___snd__h48728,
		_theResult___snd__h48730,
		_theResult___snd__h48742,
		_theResult___snd__h48748,
		_theResult___snd__h48766,
		_theResult___snd__h48771,
		fpu_fState_S5_first__66_BITS_56_TO_0_72_SRL_IF_ETC___d777,
		guard__h38450,
		result__h38455,
		sfdA__h37663,
		sfdBC__h37664,
		sfd__h39186,
		sfdin__h48691,
		x__h38031,
		x__h38035,
		x__h38442,
		x__h38946,
		x__h38955;
  wire [53 : 0] sfd__h49354;
  wire [52 : 0] x__h18057, x__h18069;
  wire [51 : 0] _theResult___fst_sfd__h395,
		_theResult___sfd__h49859,
		out_sfd__h49862,
		sfd__h3207,
		sfd__h3210,
		sfd__h3213;
  wire [12 : 0] IF_fpu_fState_S4_first__17_BITS_128_TO_118_30__ETC___d734,
		IF_fpu_fState_S4_first__17_BITS_64_TO_54_25_EQ_ETC___d729,
		_7170_MINUS_fpu_fState_S3_first__68_BITS_12_TO__ETC___d178,
		value__h36982,
		value__h48629,
		x__h20695,
		x__h38554;
  wire [11 : 0] IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d202,
		IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d633,
		IF_fpu_fState_S7_first__06_BITS_126_TO_114_15__ETC___d1056,
		IF_fpu_fState_S7_first__06_BITS_126_TO_114_15__ETC___d821;
  wire [10 : 0] IF_fpu_fState_S8_first__113_BITS_65_TO_55_117__ETC___d1139,
		IF_fpu_fState_S8_first__113_BITS_65_TO_55_117__ETC___d1164,
		_theResult___exp__h49858,
		_theResult___fst_exp__h37048,
		_theResult___fst_exp__h37051,
		_theResult___fst_exp__h37070,
		_theResult___fst_exp__h37085,
		_theResult___fst_exp__h37124,
		_theResult___fst_exp__h37130,
		_theResult___fst_exp__h37133,
		_theResult___fst_exp__h48697,
		_theResult___fst_exp__h48700,
		_theResult___fst_exp__h48719,
		_theResult___fst_exp__h48734,
		_theResult___fst_exp__h48773,
		_theResult___fst_exp__h48779,
		_theResult___fst_exp__h48782,
		din_exp6965_MINUS_1023__q3,
		din_exp__h36965,
		din_inc___2_exp__h49943,
		fpu_fOperand_S0D_OUT_BITS_129_TO_119_MINUS_1023__q15,
		fpu_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_1023__q16,
		fpu_fState_S4D_OUT_BITS_128_TO_118_MINUS_1023__q7,
		fpu_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q6,
		out_exp__h49861,
		value8629_BITS_10_TO_0_MINUS_1023__q8,
		x__h321;
  wire [6 : 0] IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d631;
  wire [5 : 0] IF_IF_fpu_fState_S7_first__06_BIT_128_10_THEN__ETC___d1054;
  wire [4 : 0] IF_fpu_fState_S3_first__68_BIT_151_70_THEN_fpu_ETC___d696,
	       fpu_fState_S3_first__68_BITS_86_TO_82_71_OR_0__ETC___d672,
	       fpu_fState_S7_first__06_BITS_137_TO_133_09_OR__ETC___d1095,
	       fpu_fState_S8_first__113_BITS_75_TO_71_188_OR__ETC___d1196;
  wire [2 : 0] NOT_fpu_fState_S3_first__68_BITS_12_TO_0_72_SL_ETC___d694;
  wire [1 : 0] IF_sfdin7042_BIT_53_THEN_2_ELSE_0__q5,
	       IF_sfdin8691_BIT_4_THEN_2_ELSE_0__q10,
	       _theResult___snd_fst__h37150,
	       _theResult___snd_fst__h48799,
	       _theResult___snd_snd__h37470,
	       _theResult___snd_snd_snd__h37456,
	       _theResult___snd_snd_snd__h37468,
	       guardBC__h19432,
	       guard__h39190,
	       x__h49082;
  wire IF_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_f_ETC___d101,
       IF_NOT_fpu_fState_S3_first__68_BITS_12_TO_0_72_ETC___d674,
       IF_NOT_fpu_fState_S3_first__68_BITS_12_TO_0_72_ETC___d677,
       IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d106,
       IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d129,
       IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d63,
       IF_fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_ETC___d687,
       IF_fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_ETC___d692,
       IF_fpu_fState_S8_first__113_BIT_67_116_AND_IF__ETC___d1213,
       NOT_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu__ETC___d128,
       NOT_fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ_ETC___d102,
       NOT_fpu_fOperand_S0_first_BIT_130_2_EQ_fpu_fOp_ETC___d55,
       NOT_fpu_fState_S3_first__68_BITS_12_TO_0_72_SL_ETC___d681,
       NOT_fpu_fState_S4_first__17_BIT_130_23_24_OR_N_ETC___d750,
       _0_CONCAT_IF_IF_7170_MINUS_fpu_fState_S3_first__ETC___d634,
       _0_CONCAT_IF_IF_fpu_fState_S7_first__06_BIT_128_ETC___d1057,
       _7170_MINUS_fpu_fState_S3_first__68_BITS_12_TO__ETC___d179,
       fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ_204_ETC___d105,
       fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ_204_ETC___d58,
       fpu_fOperand_S0_first_BIT_195_AND_fpu_fOperand_ETC___d56,
       fpu_fState_S3_first__68_BITS_12_TO_0_72_SLE_1023___d173,
       fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_7116___d175,
       sfdlsb__h20591;

  // action method request_put
  assign RDY_request_put = fpu_fOperand_S0$FULL_N ;
  assign CAN_FIRE_request_put = fpu_fOperand_S0$FULL_N ;
  assign WILL_FIRE_request_put = EN_request_put ;

  // actionvalue method response_get
  assign response_get = fpu_fResult_S9$D_OUT ;
  assign RDY_response_get = fpu_fResult_S9$EMPTY_N ;
  assign CAN_FIRE_response_get = fpu_fResult_S9$EMPTY_N ;
  assign WILL_FIRE_response_get = EN_response_get ;

  // submodule fpu_fOperand_S0
  FIFOL1 #(.width(32'd196)) fpu_fOperand_S0(.RST(RST_N),
					    .CLK(CLK),
					    .D_IN(fpu_fOperand_S0$D_IN),
					    .ENQ(fpu_fOperand_S0$ENQ),
					    .DEQ(fpu_fOperand_S0$DEQ),
					    .CLR(fpu_fOperand_S0$CLR),
					    .D_OUT(fpu_fOperand_S0$D_OUT),
					    .FULL_N(fpu_fOperand_S0$FULL_N),
					    .EMPTY_N(fpu_fOperand_S0$EMPTY_N));

  // submodule fpu_fProd_S2
  FIFOL1 #(.width(32'd106)) fpu_fProd_S2(.RST(RST_N),
					 .CLK(CLK),
					 .D_IN(fpu_fProd_S2$D_IN),
					 .ENQ(fpu_fProd_S2$ENQ),
					 .DEQ(fpu_fProd_S2$DEQ),
					 .CLR(fpu_fProd_S2$CLR),
					 .D_OUT(fpu_fProd_S2$D_OUT),
					 .FULL_N(fpu_fProd_S2$FULL_N),
					 .EMPTY_N(fpu_fProd_S2$EMPTY_N));

  // submodule fpu_fProd_S3
  FIFOL1 #(.width(32'd106)) fpu_fProd_S3(.RST(RST_N),
					 .CLK(CLK),
					 .D_IN(fpu_fProd_S3$D_IN),
					 .ENQ(fpu_fProd_S3$ENQ),
					 .DEQ(fpu_fProd_S3$DEQ),
					 .CLR(fpu_fProd_S3$CLR),
					 .D_OUT(fpu_fProd_S3$D_OUT),
					 .FULL_N(fpu_fProd_S3$FULL_N),
					 .EMPTY_N(fpu_fProd_S3$EMPTY_N));

  // submodule fpu_fResult_S9
  FIFOL1 #(.width(32'd69)) fpu_fResult_S9(.RST(RST_N),
					  .CLK(CLK),
					  .D_IN(fpu_fResult_S9$D_IN),
					  .ENQ(fpu_fResult_S9$ENQ),
					  .DEQ(fpu_fResult_S9$DEQ),
					  .CLR(fpu_fResult_S9$CLR),
					  .D_OUT(fpu_fResult_S9$D_OUT),
					  .FULL_N(fpu_fResult_S9$FULL_N),
					  .EMPTY_N(fpu_fResult_S9$EMPTY_N));

  // submodule fpu_fState_S1
  FIFOL1 #(.width(32'd258)) fpu_fState_S1(.RST(RST_N),
					  .CLK(CLK),
					  .D_IN(fpu_fState_S1$D_IN),
					  .ENQ(fpu_fState_S1$ENQ),
					  .DEQ(fpu_fState_S1$DEQ),
					  .CLR(fpu_fState_S1$CLR),
					  .D_OUT(fpu_fState_S1$D_OUT),
					  .FULL_N(fpu_fState_S1$FULL_N),
					  .EMPTY_N(fpu_fState_S1$EMPTY_N));

  // submodule fpu_fState_S2
  FIFOL1 #(.width(32'd152)) fpu_fState_S2(.RST(RST_N),
					  .CLK(CLK),
					  .D_IN(fpu_fState_S2$D_IN),
					  .ENQ(fpu_fState_S2$ENQ),
					  .DEQ(fpu_fState_S2$DEQ),
					  .CLR(fpu_fState_S2$CLR),
					  .D_OUT(fpu_fState_S2$D_OUT),
					  .FULL_N(fpu_fState_S2$FULL_N),
					  .EMPTY_N(fpu_fState_S2$EMPTY_N));

  // submodule fpu_fState_S3
  FIFOL1 #(.width(32'd152)) fpu_fState_S3(.RST(RST_N),
					  .CLK(CLK),
					  .D_IN(fpu_fState_S3$D_IN),
					  .ENQ(fpu_fState_S3$ENQ),
					  .DEQ(fpu_fState_S3$DEQ),
					  .CLR(fpu_fState_S3$CLR),
					  .D_OUT(fpu_fState_S3$D_OUT),
					  .FULL_N(fpu_fState_S3$FULL_N),
					  .EMPTY_N(fpu_fState_S3$EMPTY_N));

  // submodule fpu_fState_S4
  FIFOL1 #(.width(32'd204)) fpu_fState_S4(.RST(RST_N),
					  .CLK(CLK),
					  .D_IN(fpu_fState_S4$D_IN),
					  .ENQ(fpu_fState_S4$ENQ),
					  .DEQ(fpu_fState_S4$DEQ),
					  .CLR(fpu_fState_S4$CLR),
					  .D_OUT(fpu_fState_S4$D_OUT),
					  .FULL_N(fpu_fState_S4$FULL_N),
					  .EMPTY_N(fpu_fState_S4$EMPTY_N));

  // submodule fpu_fState_S5
  FIFOL1 #(.width(32'd216)) fpu_fState_S5(.RST(RST_N),
					  .CLK(CLK),
					  .D_IN(fpu_fState_S5$D_IN),
					  .ENQ(fpu_fState_S5$ENQ),
					  .DEQ(fpu_fState_S5$DEQ),
					  .CLR(fpu_fState_S5$CLR),
					  .D_OUT(fpu_fState_S5$D_OUT),
					  .FULL_N(fpu_fState_S5$FULL_N),
					  .EMPTY_N(fpu_fState_S5$EMPTY_N));

  // submodule fpu_fState_S6
  FIFOL1 #(.width(32'd203)) fpu_fState_S6(.RST(RST_N),
					  .CLK(CLK),
					  .D_IN(fpu_fState_S6$D_IN),
					  .ENQ(fpu_fState_S6$ENQ),
					  .DEQ(fpu_fState_S6$DEQ),
					  .CLR(fpu_fState_S6$CLR),
					  .D_OUT(fpu_fState_S6$D_OUT),
					  .FULL_N(fpu_fState_S6$FULL_N),
					  .EMPTY_N(fpu_fState_S6$EMPTY_N));

  // submodule fpu_fState_S7
  FIFOL1 #(.width(32'd203)) fpu_fState_S7(.RST(RST_N),
					  .CLK(CLK),
					  .D_IN(fpu_fState_S7$D_IN),
					  .ENQ(fpu_fState_S7$ENQ),
					  .DEQ(fpu_fState_S7$DEQ),
					  .CLR(fpu_fState_S7$CLR),
					  .D_OUT(fpu_fState_S7$D_OUT),
					  .FULL_N(fpu_fState_S7$FULL_N),
					  .EMPTY_N(fpu_fState_S7$EMPTY_N));

  // submodule fpu_fState_S8
  FIFOL1 #(.width(32'd141)) fpu_fState_S8(.RST(RST_N),
					  .CLK(CLK),
					  .D_IN(fpu_fState_S8$D_IN),
					  .ENQ(fpu_fState_S8$ENQ),
					  .DEQ(fpu_fState_S8$DEQ),
					  .CLR(fpu_fState_S8$CLR),
					  .D_OUT(fpu_fState_S8$D_OUT),
					  .FULL_N(fpu_fState_S8$FULL_N),
					  .EMPTY_N(fpu_fState_S8$EMPTY_N));

  // rule RL_fpu_s9_stage
  assign CAN_FIRE_RL_fpu_s9_stage =
	     fpu_fState_S8$EMPTY_N && fpu_fResult_S9$FULL_N ;
  assign WILL_FIRE_RL_fpu_s9_stage = CAN_FIRE_RL_fpu_s9_stage ;

  // rule RL_fpu_s8_stage
  assign CAN_FIRE_RL_fpu_s8_stage =
	     fpu_fState_S7$EMPTY_N && fpu_fState_S8$FULL_N ;
  assign WILL_FIRE_RL_fpu_s8_stage = CAN_FIRE_RL_fpu_s8_stage ;

  // rule RL_fpu_s7_stage
  assign CAN_FIRE_RL_fpu_s7_stage =
	     fpu_fState_S6$EMPTY_N && fpu_fState_S7$FULL_N ;
  assign WILL_FIRE_RL_fpu_s7_stage = CAN_FIRE_RL_fpu_s7_stage ;

  // rule RL_fpu_s6_stage
  assign CAN_FIRE_RL_fpu_s6_stage =
	     fpu_fState_S5$EMPTY_N && fpu_fState_S6$FULL_N ;
  assign WILL_FIRE_RL_fpu_s6_stage = CAN_FIRE_RL_fpu_s6_stage ;

  // rule RL_fpu_s5_stage
  assign CAN_FIRE_RL_fpu_s5_stage =
	     fpu_fState_S4$EMPTY_N && fpu_fState_S5$FULL_N ;
  assign WILL_FIRE_RL_fpu_s5_stage = CAN_FIRE_RL_fpu_s5_stage ;

  // rule RL_fpu_s4_stage
  assign CAN_FIRE_RL_fpu_s4_stage =
	     fpu_fState_S3$EMPTY_N && fpu_fProd_S3$EMPTY_N &&
	     fpu_fState_S4$FULL_N ;
  assign WILL_FIRE_RL_fpu_s4_stage = CAN_FIRE_RL_fpu_s4_stage ;

  // rule RL_fpu_s3_stage
  assign CAN_FIRE_RL_fpu_s3_stage =
	     fpu_fState_S2$EMPTY_N && fpu_fProd_S2$EMPTY_N &&
	     fpu_fProd_S3$FULL_N &&
	     fpu_fState_S3$FULL_N ;
  assign WILL_FIRE_RL_fpu_s3_stage = CAN_FIRE_RL_fpu_s3_stage ;

  // rule RL_fpu_s2_stage
  assign CAN_FIRE_RL_fpu_s2_stage =
	     fpu_fState_S1$EMPTY_N && fpu_fProd_S2$FULL_N &&
	     fpu_fState_S2$FULL_N ;
  assign WILL_FIRE_RL_fpu_s2_stage = CAN_FIRE_RL_fpu_s2_stage ;

  // rule RL_fpu_s1_stage
  assign CAN_FIRE_RL_fpu_s1_stage =
	     fpu_fOperand_S0$EMPTY_N && fpu_fState_S1$FULL_N ;
  assign WILL_FIRE_RL_fpu_s1_stage = CAN_FIRE_RL_fpu_s1_stage ;

  // submodule fpu_fOperand_S0
  assign fpu_fOperand_S0$D_IN = request_put ;
  assign fpu_fOperand_S0$ENQ = EN_request_put ;
  assign fpu_fOperand_S0$DEQ = CAN_FIRE_RL_fpu_s1_stage ;
  assign fpu_fOperand_S0$CLR = 1'b0 ;

  // submodule fpu_fProd_S2
  assign fpu_fProd_S2$D_IN =
	     fpu_fState_S1$D_OUT[105:53] * fpu_fState_S1$D_OUT[52:0] ;
  assign fpu_fProd_S2$ENQ = CAN_FIRE_RL_fpu_s2_stage ;
  assign fpu_fProd_S2$DEQ = CAN_FIRE_RL_fpu_s3_stage ;
  assign fpu_fProd_S2$CLR = 1'b0 ;

  // submodule fpu_fProd_S3
  assign fpu_fProd_S3$D_IN = fpu_fProd_S2$D_OUT ;
  assign fpu_fProd_S3$ENQ = CAN_FIRE_RL_fpu_s3_stage ;
  assign fpu_fProd_S3$DEQ = CAN_FIRE_RL_fpu_s4_stage ;
  assign fpu_fProd_S3$CLR = 1'b0 ;

  // submodule fpu_fResult_S9
  assign fpu_fResult_S9$D_IN =
	     fpu_fState_S8$D_OUT[140] ?
	       fpu_fState_S8$D_OUT[139:71] :
	       IF_fpu_fState_S8_first__113_BIT_67_116_AND_IF__ETC___d1234 ;
  assign fpu_fResult_S9$ENQ = CAN_FIRE_RL_fpu_s9_stage ;
  assign fpu_fResult_S9$DEQ = EN_response_get ;
  assign fpu_fResult_S9$CLR = 1'b0 ;

  // submodule fpu_fState_S1
  assign fpu_fState_S1$D_IN =
	     { x__h321 == 11'd2047 && _theResult___fst_sfd__h395 != 52'd0 &&
	       !_theResult___fst_sfd__h395[51] ||
	       fpu_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	       fpu_fOperand_S0$D_OUT[118:67] != 52'd0 &&
	       !fpu_fOperand_S0$D_OUT[118] ||
	       fpu_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	       fpu_fOperand_S0$D_OUT[54:3] != 52'd0 &&
	       !fpu_fOperand_S0$D_OUT[54] ||
	       IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d63,
	       IF_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_f_ETC___d119,
	       IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d129,
	       4'd0,
	       fpu_fOperand_S0$D_OUT[2:0],
	       fpu_fOperand_S0$D_OUT[195],
	       fpu_fOperand_S0$D_OUT[195] && fpu_fOperand_S0$D_OUT[194],
	       IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d79,
	       NOT_fpu_fOperand_S0_first_BIT_130_2_EQ_fpu_fOp_ETC___d55,
	       IF_fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ__ETC___d141 } ;
  assign fpu_fState_S1$ENQ = CAN_FIRE_RL_fpu_s1_stage ;
  assign fpu_fState_S1$DEQ = CAN_FIRE_RL_fpu_s2_stage ;
  assign fpu_fState_S1$CLR = 1'b0 ;

  // submodule fpu_fState_S2
  assign fpu_fState_S2$D_IN = fpu_fState_S1$D_OUT[257:106] ;
  assign fpu_fState_S2$ENQ = CAN_FIRE_RL_fpu_s2_stage ;
  assign fpu_fState_S2$DEQ = CAN_FIRE_RL_fpu_s3_stage ;
  assign fpu_fState_S2$CLR = 1'b0 ;

  // submodule fpu_fState_S3
  assign fpu_fState_S3$D_IN = fpu_fState_S2$D_OUT ;
  assign fpu_fState_S3$ENQ = CAN_FIRE_RL_fpu_s3_stage ;
  assign fpu_fState_S3$DEQ = CAN_FIRE_RL_fpu_s4_stage ;
  assign fpu_fState_S3$CLR = 1'b0 ;

  // submodule fpu_fState_S4
  assign fpu_fState_S4$D_IN =
	     { fpu_fState_S3$D_OUT[151:87],
	       IF_fpu_fState_S3_first__68_BIT_151_70_THEN_fpu_ETC___d696,
	       fpu_fState_S3$D_OUT[81:14],
	       !fpu_fState_S3$D_OUT[151] && fpu_fState_S3$D_OUT[13],
	       fpu_fState_S3$D_OUT[151] ?
		 63'd0 :
		 IF_fpu_fState_S3_first__68_BITS_12_TO_0_72_SLE_ETC___d707,
	       _theResult___snd_snd_snd__h37456 } ;
  assign fpu_fState_S4$ENQ = CAN_FIRE_RL_fpu_s4_stage ;
  assign fpu_fState_S4$DEQ = CAN_FIRE_RL_fpu_s5_stage ;
  assign fpu_fState_S4$CLR = 1'b0 ;

  // submodule fpu_fState_S5
  assign fpu_fState_S5$D_IN =
	     { fpu_fState_S4$D_OUT[203:130],
	       fpu_fState_S4$D_OUT[129] != fpu_fState_S4$D_OUT[65],
	       IF_NOT_fpu_fState_S4_first__17_BIT_130_23_24_O_ETC___d761 } ;
  assign fpu_fState_S5$ENQ = CAN_FIRE_RL_fpu_s5_stage ;
  assign fpu_fState_S5$DEQ = CAN_FIRE_RL_fpu_s6_stage ;
  assign fpu_fState_S5$CLR = 1'b0 ;

  // submodule fpu_fState_S6
  assign fpu_fState_S6$D_IN =
	     { fpu_fState_S5$D_OUT[215:127],
	       fpu_fState_S5$D_OUT[113:57],
	       x__h38442 } ;
  assign fpu_fState_S6$ENQ = CAN_FIRE_RL_fpu_s6_stage ;
  assign fpu_fState_S6$DEQ = CAN_FIRE_RL_fpu_s7_stage ;
  assign fpu_fState_S6$CLR = 1'b0 ;

  // submodule fpu_fState_S7
  assign fpu_fState_S7$D_IN =
	     { fpu_fState_S6$D_OUT[202:114], x__h38946, x__h38955 } ;
  assign fpu_fState_S7$ENQ = CAN_FIRE_RL_fpu_s7_stage ;
  assign fpu_fState_S7$DEQ = CAN_FIRE_RL_fpu_s8_stage ;
  assign fpu_fState_S7$CLR = 1'b0 ;

  // submodule fpu_fState_S8
  assign fpu_fState_S8$D_IN =
	     { fpu_fState_S7$D_OUT[202:138],
	       fpu_fState_S7$D_OUT[202] ?
		 fpu_fState_S7$D_OUT[137:133] :
		 fpu_fState_S7_first__06_BITS_137_TO_133_09_OR__ETC___d1095,
	       fpu_fState_S7$D_OUT[132:129],
	       !fpu_fState_S7$D_OUT[202] && fpu_fState_S7$D_OUT[127],
	       fpu_fState_S7$D_OUT[202] ?
		 63'd0 :
		 IF_IF_fpu_fState_S7_first__06_BIT_128_10_THEN__ETC___d1105,
	       x__h49082,
	       fpu_fState_S7$D_OUT[128] } ;
  assign fpu_fState_S8$ENQ = CAN_FIRE_RL_fpu_s8_stage ;
  assign fpu_fState_S8$DEQ = CAN_FIRE_RL_fpu_s9_stage ;
  assign fpu_fState_S8$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_0_CONCAT_IF_IF_7170_MINUS_fpu_fState_S3_fir_ETC__q4 =
	     _0_CONCAT_IF_IF_7170_MINUS_fpu_fState_S3_first__ETC___d634 ?
	       _theResult___snd__h37122 :
	       _theResult___snd__h37117 ;
  assign IF_0_CONCAT_IF_IF_fpu_fState_S7_first__06_BIT__ETC__q9 =
	     _0_CONCAT_IF_IF_fpu_fState_S7_first__06_BIT_128_ETC___d1057 ?
	       _theResult___snd__h48771 :
	       _theResult___snd__h48766 ;
  assign IF_0b0_CONCAT_NOT_fpu_fState_S8_first__113_BIT_ETC___d1218 =
	     sfd__h49354[53] ?
	       ((fpu_fState_S8$D_OUT[65:55] == 11'd2046) ?
		  63'h7FF0000000000000 :
		  { din_inc___2_exp__h49943, sfd__h49354[52:1] }) :
	       { IF_fpu_fState_S8_first__113_BITS_65_TO_55_117__ETC___d1139,
		 sfd__h49354[51:0] } ;
  assign IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d202 =
	     (din_exp__h36965 == 11'd0) ?
	       12'd3074 :
	       { din_exp6965_MINUS_1023__q3[10],
		 din_exp6965_MINUS_1023__q3 } ;
  assign IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d631 =
	     (sfdBC__h19428[105] ?
		7'd0 :
		(sfdBC__h19428[104] ?
		   7'd1 :
		   (sfdBC__h19428[103] ?
		      7'd2 :
		      (sfdBC__h19428[102] ?
			 7'd3 :
			 (sfdBC__h19428[101] ?
			    7'd4 :
			    (sfdBC__h19428[100] ?
			       7'd5 :
			       (sfdBC__h19428[99] ?
				  7'd6 :
				  (sfdBC__h19428[98] ?
				     7'd7 :
				     (sfdBC__h19428[97] ?
					7'd8 :
					(sfdBC__h19428[96] ?
					   7'd9 :
					   (sfdBC__h19428[95] ?
					      7'd10 :
					      (sfdBC__h19428[94] ?
						 7'd11 :
						 (sfdBC__h19428[93] ?
						    7'd12 :
						    (sfdBC__h19428[92] ?
						       7'd13 :
						       (sfdBC__h19428[91] ?
							  7'd14 :
							  (sfdBC__h19428[90] ?
							     7'd15 :
							     (sfdBC__h19428[89] ?
								7'd16 :
								(sfdBC__h19428[88] ?
								   7'd17 :
								   (sfdBC__h19428[87] ?
								      7'd18 :
								      (sfdBC__h19428[86] ?
									 7'd19 :
									 (sfdBC__h19428[85] ?
									    7'd20 :
									    (sfdBC__h19428[84] ?
									       7'd21 :
									       (sfdBC__h19428[83] ?
										  7'd22 :
										  (sfdBC__h19428[82] ?
										     7'd23 :
										     (sfdBC__h19428[81] ?
											7'd24 :
											(sfdBC__h19428[80] ?
											   7'd25 :
											   (sfdBC__h19428[79] ?
											      7'd26 :
											      (sfdBC__h19428[78] ?
												 7'd27 :
												 (sfdBC__h19428[77] ?
												    7'd28 :
												    (sfdBC__h19428[76] ?
												       7'd29 :
												       (sfdBC__h19428[75] ?
													  7'd30 :
													  (sfdBC__h19428[74] ?
													     7'd31 :
													     (sfdBC__h19428[73] ?
														7'd32 :
														(sfdBC__h19428[72] ?
														   7'd33 :
														   (sfdBC__h19428[71] ?
														      7'd34 :
														      (sfdBC__h19428[70] ?
															 7'd35 :
															 (sfdBC__h19428[69] ?
															    7'd36 :
															    (sfdBC__h19428[68] ?
															       7'd37 :
															       (sfdBC__h19428[67] ?
																  7'd38 :
																  (sfdBC__h19428[66] ?
																     7'd39 :
																     (sfdBC__h19428[65] ?
																	7'd40 :
																	(sfdBC__h19428[64] ?
																	   7'd41 :
																	   (sfdBC__h19428[63] ?
																	      7'd42 :
																	      (sfdBC__h19428[62] ?
																		 7'd43 :
																		 (sfdBC__h19428[61] ?
																		    7'd44 :
																		    (sfdBC__h19428[60] ?
																		       7'd45 :
																		       (sfdBC__h19428[59] ?
																			  7'd46 :
																			  (sfdBC__h19428[58] ?
																			     7'd47 :
																			     (sfdBC__h19428[57] ?
																				7'd48 :
																				(sfdBC__h19428[56] ?
																				   7'd49 :
																				   (sfdBC__h19428[55] ?
																				      7'd50 :
																				      (sfdBC__h19428[54] ?
																					 7'd51 :
																					 (sfdBC__h19428[53] ?
																					    7'd52 :
																					    (sfdBC__h19428[52] ?
																					       7'd53 :
																					       (sfdBC__h19428[51] ?
																						  7'd54 :
																						  (sfdBC__h19428[50] ?
																						     7'd55 :
																						     (sfdBC__h19428[49] ?
																							7'd56 :
																							(sfdBC__h19428[48] ?
																							   7'd57 :
																							   (sfdBC__h19428[47] ?
																							      7'd58 :
																							      (sfdBC__h19428[46] ?
																								 7'd59 :
																								 (sfdBC__h19428[45] ?
																								    7'd60 :
																								    (sfdBC__h19428[44] ?
																								       7'd61 :
																								       (sfdBC__h19428[43] ?
																									  7'd62 :
																									  (sfdBC__h19428[42] ?
																									     7'd63 :
																									     (sfdBC__h19428[41] ?
																										7'd64 :
																										(sfdBC__h19428[40] ?
																										   7'd65 :
																										   (sfdBC__h19428[39] ?
																										      7'd66 :
																										      (sfdBC__h19428[38] ?
																											 7'd67 :
																											 (sfdBC__h19428[37] ?
																											    7'd68 :
																											    (sfdBC__h19428[36] ?
																											       7'd69 :
																											       (sfdBC__h19428[35] ?
																												  7'd70 :
																												  (sfdBC__h19428[34] ?
																												     7'd71 :
																												     (sfdBC__h19428[33] ?
																													7'd72 :
																													(sfdBC__h19428[32] ?
																													   7'd73 :
																													   (sfdBC__h19428[31] ?
																													      7'd74 :
																													      (sfdBC__h19428[30] ?
																														 7'd75 :
																														 (sfdBC__h19428[29] ?
																														    7'd76 :
																														    (sfdBC__h19428[28] ?
																														       7'd77 :
																														       (sfdBC__h19428[27] ?
																															  7'd78 :
																															  (sfdBC__h19428[26] ?
																															     7'd79 :
																															     (sfdBC__h19428[25] ?
																																7'd80 :
																																(sfdBC__h19428[24] ?
																																   7'd81 :
																																   (sfdBC__h19428[23] ?
																																      7'd82 :
																																      (sfdBC__h19428[22] ?
																																	 7'd83 :
																																	 (sfdBC__h19428[21] ?
																																	    7'd84 :
																																	    (sfdBC__h19428[20] ?
																																	       7'd85 :
																																	       (sfdBC__h19428[19] ?
																																		  7'd86 :
																																		  (sfdBC__h19428[18] ?
																																		     7'd87 :
																																		     (sfdBC__h19428[17] ?
																																			7'd88 :
																																			(sfdBC__h19428[16] ?
																																			   7'd89 :
																																			   (sfdBC__h19428[15] ?
																																			      7'd90 :
																																			      (sfdBC__h19428[14] ?
																																				 7'd91 :
																																				 (sfdBC__h19428[13] ?
																																				    7'd92 :
																																				    (sfdBC__h19428[12] ?
																																				       7'd93 :
																																				       (sfdBC__h19428[11] ?
																																					  7'd94 :
																																					  (sfdBC__h19428[10] ?
																																					     7'd95 :
																																					     (sfdBC__h19428[9] ?
																																						7'd96 :
																																						(sfdBC__h19428[8] ?
																																						   7'd97 :
																																						   (sfdBC__h19428[7] ?
																																						      7'd98 :
																																						      (sfdBC__h19428[6] ?
																																							 7'd99 :
																																							 (sfdBC__h19428[5] ?
																																							    7'd100 :
																																							    (sfdBC__h19428[4] ?
																																							       7'd101 :
																																							       (sfdBC__h19428[3] ?
																																								  7'd102 :
																																								  (sfdBC__h19428[2] ?
																																								     7'd103 :
																																								     (sfdBC__h19428[1] ?
																																									7'd104 :
																																									(sfdBC__h19428[0] ?
																																									   7'd105 :
																																									   7'd106)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     7'd1 ;
  assign IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d633 =
	     IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d202 -
	     12'd3074 ;
  assign IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d705 =
	     (sfdBC__h19428[105] &&
	      IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d202 ==
	      12'd1023) ?
	       63'h7FEFFFFFFFFFFFFF :
	       { _theResult___fst_exp__h37048, sfdin__h37042[105:54] } ;
  assign IF_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_f_ETC___d101 =
	     (x__h321 == 11'd2047 && _theResult___fst_sfd__h395 == 52'd0) ?
	       fpu_fOperand_S0$D_OUT[195] && fpu_fOperand_S0$D_OUT[194] :
	       ((fpu_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
		 fpu_fOperand_S0$D_OUT[118:67] == 52'd0 ||
		 fpu_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		 fpu_fOperand_S0$D_OUT[54:3] == 52'd0) ?
		  NOT_fpu_fOperand_S0_first_BIT_130_2_EQ_fpu_fOp_ETC___d55 :
		  fpu_fOperand_S0$D_OUT[195] && fpu_fOperand_S0$D_OUT[194]) ;
  assign IF_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_f_ETC___d111 =
	     (x__h321 == 11'd2047 && _theResult___fst_sfd__h395 == 52'd0) ?
	       IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d79 :
	       ((fpu_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
		 fpu_fOperand_S0$D_OUT[118:67] == 52'd0 ||
		 fpu_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		 fpu_fOperand_S0$D_OUT[54:3] == 52'd0) ?
		  63'h7FF0000000000000 :
		  IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d79) ;
  assign IF_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_f_ETC___d116 =
	     (x__h321 == 11'd2047 && _theResult___fst_sfd__h395[51]) ?
	       { fpu_fOperand_S0$D_OUT[195] && fpu_fOperand_S0$D_OUT[194],
		 IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d79 } :
	       ((fpu_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
		 fpu_fOperand_S0$D_OUT[118]) ?
		  fpu_fOperand_S0$D_OUT[130:67] :
		  ((fpu_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		    fpu_fOperand_S0$D_OUT[54]) ?
		     fpu_fOperand_S0$D_OUT[66:3] :
		     { NOT_fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ_ETC___d102,
		       IF_fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ__ETC___d112 })) ;
  assign IF_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_f_ETC___d119 =
	     (x__h321 == 11'd2047 && _theResult___fst_sfd__h395 != 52'd0 &&
	      !_theResult___fst_sfd__h395[51]) ?
	       { fpu_fOperand_S0$D_OUT[195] && fpu_fOperand_S0$D_OUT[194],
		 x__h321,
		 sfd__h3207 } :
	       IF_fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ__ETC___d118 ;
  assign IF_IF_fpu_fState_S7_first__06_BIT_128_10_THEN__ETC___d1054 =
	     (sfd__h39186[56] ?
		6'd0 :
		(sfd__h39186[55] ?
		   6'd1 :
		   (sfd__h39186[54] ?
		      6'd2 :
		      (sfd__h39186[53] ?
			 6'd3 :
			 (sfd__h39186[52] ?
			    6'd4 :
			    (sfd__h39186[51] ?
			       6'd5 :
			       (sfd__h39186[50] ?
				  6'd6 :
				  (sfd__h39186[49] ?
				     6'd7 :
				     (sfd__h39186[48] ?
					6'd8 :
					(sfd__h39186[47] ?
					   6'd9 :
					   (sfd__h39186[46] ?
					      6'd10 :
					      (sfd__h39186[45] ?
						 6'd11 :
						 (sfd__h39186[44] ?
						    6'd12 :
						    (sfd__h39186[43] ?
						       6'd13 :
						       (sfd__h39186[42] ?
							  6'd14 :
							  (sfd__h39186[41] ?
							     6'd15 :
							     (sfd__h39186[40] ?
								6'd16 :
								(sfd__h39186[39] ?
								   6'd17 :
								   (sfd__h39186[38] ?
								      6'd18 :
								      (sfd__h39186[37] ?
									 6'd19 :
									 (sfd__h39186[36] ?
									    6'd20 :
									    (sfd__h39186[35] ?
									       6'd21 :
									       (sfd__h39186[34] ?
										  6'd22 :
										  (sfd__h39186[33] ?
										     6'd23 :
										     (sfd__h39186[32] ?
											6'd24 :
											(sfd__h39186[31] ?
											   6'd25 :
											   (sfd__h39186[30] ?
											      6'd26 :
											      (sfd__h39186[29] ?
												 6'd27 :
												 (sfd__h39186[28] ?
												    6'd28 :
												    (sfd__h39186[27] ?
												       6'd29 :
												       (sfd__h39186[26] ?
													  6'd30 :
													  (sfd__h39186[25] ?
													     6'd31 :
													     (sfd__h39186[24] ?
														6'd32 :
														(sfd__h39186[23] ?
														   6'd33 :
														   (sfd__h39186[22] ?
														      6'd34 :
														      (sfd__h39186[21] ?
															 6'd35 :
															 (sfd__h39186[20] ?
															    6'd36 :
															    (sfd__h39186[19] ?
															       6'd37 :
															       (sfd__h39186[18] ?
																  6'd38 :
																  (sfd__h39186[17] ?
																     6'd39 :
																     (sfd__h39186[16] ?
																	6'd40 :
																	(sfd__h39186[15] ?
																	   6'd41 :
																	   (sfd__h39186[14] ?
																	      6'd42 :
																	      (sfd__h39186[13] ?
																		 6'd43 :
																		 (sfd__h39186[12] ?
																		    6'd44 :
																		    (sfd__h39186[11] ?
																		       6'd45 :
																		       (sfd__h39186[10] ?
																			  6'd46 :
																			  (sfd__h39186[9] ?
																			     6'd47 :
																			     (sfd__h39186[8] ?
																				6'd48 :
																				(sfd__h39186[7] ?
																				   6'd49 :
																				   (sfd__h39186[6] ?
																				      6'd50 :
																				      (sfd__h39186[5] ?
																					 6'd51 :
																					 (sfd__h39186[4] ?
																					    6'd52 :
																					    (sfd__h39186[3] ?
																					       6'd53 :
																					       (sfd__h39186[2] ?
																						  6'd54 :
																						  (sfd__h39186[1] ?
																						     6'd55 :
																						     (sfd__h39186[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_fpu_fState_S7_first__06_BIT_128_10_THEN__ETC___d1105 =
	     (sfd__h39186[56] &&
	      IF_fpu_fState_S7_first__06_BITS_126_TO_114_15__ETC___d821 ==
	      12'd1023) ?
	       63'h7FEFFFFFFFFFFFFF :
	       { _theResult___fst_exp__h48697, sfdin__h48691[56:5] } ;
  assign IF_NOT_fpu_fState_S3_first__68_BITS_12_TO_0_72_ETC___d674 =
	     (!fpu_fState_S3_first__68_BITS_12_TO_0_72_SLE_1023___d173 ||
	      fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_7116___d175) ?
	       fpu_fState_S3$D_OUT[86] :
	       fpu_fState_S3_first__68_BITS_86_TO_82_71_OR_0__ETC___d672[4] ;
  assign IF_NOT_fpu_fState_S3_first__68_BITS_12_TO_0_72_ETC___d677 =
	     (!fpu_fState_S3_first__68_BITS_12_TO_0_72_SLE_1023___d173 ||
	      fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_7116___d175) ?
	       fpu_fState_S3$D_OUT[85] :
	       fpu_fState_S3_first__68_BITS_86_TO_82_71_OR_0__ETC___d672[3] ;
  assign IF_NOT_fpu_fState_S4_first__17_BIT_130_23_24_O_ETC___d760 =
	     { NOT_fpu_fState_S4_first__17_BIT_130_23_24_OR_N_ETC___d750 ?
		 IF_fpu_fState_S4_first__17_BITS_64_TO_54_25_EQ_ETC___d729 -
		 IF_fpu_fState_S4_first__17_BITS_128_TO_118_30__ETC___d734 :
		 IF_fpu_fState_S4_first__17_BITS_128_TO_118_30__ETC___d734 -
		 IF_fpu_fState_S4_first__17_BITS_64_TO_54_25_EQ_ETC___d729,
	       x__h38031,
	       x__h38035 } ;
  assign IF_NOT_fpu_fState_S4_first__17_BIT_130_23_24_O_ETC___d761 =
	     { NOT_fpu_fState_S4_first__17_BIT_130_23_24_OR_N_ETC___d750 ?
		 fpu_fState_S4$D_OUT[65] :
		 fpu_fState_S4$D_OUT[129],
	       NOT_fpu_fState_S4_first__17_BIT_130_23_24_OR_N_ETC___d750 ?
		 IF_fpu_fState_S4_first__17_BITS_64_TO_54_25_EQ_ETC___d729 :
		 IF_fpu_fState_S4_first__17_BITS_128_TO_118_30__ETC___d734,
	       IF_NOT_fpu_fState_S4_first__17_BIT_130_23_24_O_ETC___d760 } ;
  assign IF_fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ__ETC___d112 =
	     (fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ_204_ETC___d105 ||
	      IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d106 &&
	      !fpu_fOperand_S0_first_BIT_195_AND_fpu_fOperand_ETC___d56) ?
	       63'h7FF8000000000000 :
	       IF_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_f_ETC___d111 ;
  assign IF_fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ__ETC___d118 =
	     (fpu_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	      fpu_fOperand_S0$D_OUT[118:67] != 52'd0 &&
	      !fpu_fOperand_S0$D_OUT[118]) ?
	       { fpu_fOperand_S0$D_OUT[130:119], sfd__h3210 } :
	       ((fpu_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		 fpu_fOperand_S0$D_OUT[54:3] != 52'd0 &&
		 !fpu_fOperand_S0$D_OUT[54]) ?
		  { fpu_fOperand_S0$D_OUT[66:55], sfd__h3213 } :
		  IF_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_f_ETC___d116) ;
  assign IF_fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ__ETC___d141 =
	     { ((fpu_fOperand_S0$D_OUT[129:119] == 11'd0) ?
		  13'd7170 :
		  { {2{fpu_fOperand_S0D_OUT_BITS_129_TO_119_MINUS_1023__q15[10]}},
		    fpu_fOperand_S0D_OUT_BITS_129_TO_119_MINUS_1023__q15 }) +
	       ((fpu_fOperand_S0$D_OUT[65:55] == 11'd0) ?
		  13'd7170 :
		  { {2{fpu_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_1023__q16[10]}},
		    fpu_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_1023__q16 }),
	       x__h18057,
	       x__h18069 } ;
  assign IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d106 =
	     x__h321 == 11'd2047 && _theResult___fst_sfd__h395 == 52'd0 &&
	     (fpu_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	      fpu_fOperand_S0$D_OUT[118:67] == 52'd0 ||
	      fpu_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	      fpu_fOperand_S0$D_OUT[54:3] == 52'd0) ;
  assign IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d129 =
	     x__h321 == 11'd2047 && _theResult___fst_sfd__h395 != 52'd0 &&
	     !_theResult___fst_sfd__h395[51] ||
	     fpu_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_fOperand_S0$D_OUT[118:67] != 52'd0 &&
	     !fpu_fOperand_S0$D_OUT[118] ||
	     fpu_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_fOperand_S0$D_OUT[54:3] != 52'd0 &&
	     !fpu_fOperand_S0$D_OUT[54] ||
	     NOT_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu__ETC___d128 ;
  assign IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d63 =
	     x__h321 == 11'd2047 && _theResult___fst_sfd__h395[51] ||
	     fpu_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_fOperand_S0$D_OUT[118] ||
	     fpu_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_fOperand_S0$D_OUT[54] ||
	     x__h321 == 11'd2047 && _theResult___fst_sfd__h395 == 52'd0 ||
	     fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ_204_ETC___d58 ;
  assign IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d79 =
	     fpu_fOperand_S0$D_OUT[195] ?
	       fpu_fOperand_S0$D_OUT[193:131] :
	       63'd0 ;
  assign IF_fpu_fState_S3_first__68_BITS_12_TO_0_72_SLE_ETC___d707 =
	     fpu_fState_S3_first__68_BITS_12_TO_0_72_SLE_1023___d173 ?
	       (fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_7116___d175 ?
		  63'd0 :
		  IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d705) :
	       63'h7FEFFFFFFFFFFFFF ;
  assign IF_fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_ETC___d687 =
	     fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_7116___d175 ?
	       fpu_fProd_S3$D_OUT != 106'd0 || fpu_fState_S3$D_OUT[83] :
	       fpu_fState_S3_first__68_BITS_86_TO_82_71_OR_0__ETC___d672[1] ;
  assign IF_fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_ETC___d692 =
	     fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_7116___d175 ?
	       fpu_fProd_S3$D_OUT != 106'd0 || fpu_fState_S3$D_OUT[82] :
	       fpu_fState_S3_first__68_BITS_86_TO_82_71_OR_0__ETC___d672[0] ;
  assign IF_fpu_fState_S3_first__68_BIT_151_70_THEN_fpu_ETC___d696 =
	     fpu_fState_S3$D_OUT[151] ?
	       fpu_fState_S3$D_OUT[86:82] :
	       { IF_NOT_fpu_fState_S3_first__68_BITS_12_TO_0_72_ETC___d674,
		 IF_NOT_fpu_fState_S3_first__68_BITS_12_TO_0_72_ETC___d677,
		 NOT_fpu_fState_S3_first__68_BITS_12_TO_0_72_SL_ETC___d694 } ;
  assign IF_fpu_fState_S4_first__17_BITS_128_TO_118_30__ETC___d734 =
	     (fpu_fState_S4$D_OUT[128:118] == 11'd0) ?
	       13'd7170 :
	       { {2{fpu_fState_S4D_OUT_BITS_128_TO_118_MINUS_1023__q7[10]}},
		 fpu_fState_S4D_OUT_BITS_128_TO_118_MINUS_1023__q7 } ;
  assign IF_fpu_fState_S4_first__17_BITS_64_TO_54_25_EQ_ETC___d729 =
	     (fpu_fState_S4$D_OUT[64:54] == 11'd0) ?
	       13'd7170 :
	       { {2{fpu_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q6[10]}},
		 fpu_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q6 } ;
  assign IF_fpu_fState_S7_first__06_BITS_126_TO_114_15__ETC___d1056 =
	     IF_fpu_fState_S7_first__06_BITS_126_TO_114_15__ETC___d821 -
	     12'd3074 ;
  assign IF_fpu_fState_S7_first__06_BITS_126_TO_114_15__ETC___d821 =
	     (value__h48629[10:0] == 11'd0) ?
	       12'd3074 :
	       { value8629_BITS_10_TO_0_MINUS_1023__q8[10],
		 value8629_BITS_10_TO_0_MINUS_1023__q8 } ;
  assign IF_fpu_fState_S8_first__113_BITS_65_TO_55_117__ETC___d1139 =
	     (fpu_fState_S8$D_OUT[65:55] == 11'd0 &&
	      sfd__h49354[53:52] == 2'b01) ?
	       11'd1 :
	       fpu_fState_S8$D_OUT[65:55] ;
  assign IF_fpu_fState_S8_first__113_BITS_65_TO_55_117__ETC___d1164 =
	     (fpu_fState_S8$D_OUT[65:55] == 11'd2047) ?
	       fpu_fState_S8$D_OUT[65:55] :
	       _theResult___fst_exp__h49936 ;
  assign IF_fpu_fState_S8_first__113_BIT_67_116_AND_IF__ETC___d1213 =
	     (fpu_fState_S8$D_OUT[67] &&
	      IF_fpu_fState_S8_first__113_BITS_65_TO_55_117__ETC___d1164 ==
	      11'd0 &&
	      ((fpu_fState_S8$D_OUT[65:55] == 11'd2047) ?
		 fpu_fState_S8$D_OUT[54:3] :
		 _theResult___fst_sfd__h49937) ==
	      52'd0 &&
	      !fpu_fState_S8_first__113_BITS_75_TO_71_188_OR__ETC___d1196[0] &&
	      fpu_fState_S8$D_OUT[0]) ?
	       fpu_fState_S8$D_OUT[70:68] == 3'd3 :
	       ((fpu_fState_S8$D_OUT[65:55] == 11'd2047) ?
		  fpu_fState_S8$D_OUT[66] :
		  CASE_fpu_fState_S8D_OUT_BITS_70_TO_68_0_CASE__ETC__q14) ;
  assign IF_fpu_fState_S8_first__113_BIT_67_116_AND_IF__ETC___d1234 =
	     { IF_fpu_fState_S8_first__113_BIT_67_116_AND_IF__ETC___d1213,
	       (fpu_fState_S8$D_OUT[65:55] == 11'd2047) ?
		 fpu_fState_S8$D_OUT[65:3] :
		 CASE_fpu_fState_S8D_OUT_BITS_70_TO_68_0_CASE__ETC__q19,
	       fpu_fState_S8_first__113_BITS_75_TO_71_188_OR__ETC___d1196 } ;
  assign IF_sfdin7042_BIT_53_THEN_2_ELSE_0__q5 =
	     sfdin__h37042[53] ? 2'd2 : 2'd0 ;
  assign IF_sfdin8691_BIT_4_THEN_2_ELSE_0__q10 =
	     sfdin__h48691[4] ? 2'd2 : 2'd0 ;
  assign NOT_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu__ETC___d128 =
	     (x__h321 != 11'd2047 || !_theResult___fst_sfd__h395[51]) &&
	     (fpu_fOperand_S0$D_OUT[129:119] != 11'd2047 ||
	      !fpu_fOperand_S0$D_OUT[118]) &&
	     (fpu_fOperand_S0$D_OUT[65:55] != 11'd2047 ||
	      !fpu_fOperand_S0$D_OUT[54]) &&
	     (fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ_204_ETC___d105 ||
	      IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_fOpe_ETC___d106 &&
	      !fpu_fOperand_S0_first_BIT_195_AND_fpu_fOperand_ETC___d56) ;
  assign NOT_fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ_ETC___d102 =
	     (fpu_fOperand_S0$D_OUT[129:119] != 11'd2047 ||
	      fpu_fOperand_S0$D_OUT[118:67] != 52'd0 ||
	      fpu_fOperand_S0$D_OUT[65:55] != 11'd0 ||
	      fpu_fOperand_S0$D_OUT[54:3] != 52'd0) &&
	     (fpu_fOperand_S0$D_OUT[129:119] != 11'd0 ||
	      fpu_fOperand_S0$D_OUT[118:67] != 52'd0 ||
	      fpu_fOperand_S0$D_OUT[65:55] != 11'd2047 ||
	      fpu_fOperand_S0$D_OUT[54:3] != 52'd0) &&
	     (x__h321 != 11'd2047 || _theResult___fst_sfd__h395 != 52'd0 ||
	      (fpu_fOperand_S0$D_OUT[129:119] != 11'd2047 ||
	       fpu_fOperand_S0$D_OUT[118:67] != 52'd0) &&
	      (fpu_fOperand_S0$D_OUT[65:55] != 11'd2047 ||
	       fpu_fOperand_S0$D_OUT[54:3] != 52'd0) ||
	      fpu_fOperand_S0_first_BIT_195_AND_fpu_fOperand_ETC___d56) &&
	     IF_IF_fpu_fOperand_S0_first_BIT_195_THEN_fpu_f_ETC___d101 ;
  assign NOT_fpu_fOperand_S0_first_BIT_130_2_EQ_fpu_fOp_ETC___d55 =
	     fpu_fOperand_S0$D_OUT[130] != fpu_fOperand_S0$D_OUT[66] ;
  assign NOT_fpu_fState_S3_first__68_BITS_12_TO_0_72_SL_ETC___d681 =
	     !fpu_fState_S3_first__68_BITS_12_TO_0_72_SLE_1023___d173 ||
	     (fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_7116___d175 ?
		fpu_fState_S3$D_OUT[84] :
		fpu_fState_S3_first__68_BITS_86_TO_82_71_OR_0__ETC___d672[2]) ;
  assign NOT_fpu_fState_S3_first__68_BITS_12_TO_0_72_SL_ETC___d694 =
	     { NOT_fpu_fState_S3_first__68_BITS_12_TO_0_72_SL_ETC___d681,
	       fpu_fState_S3_first__68_BITS_12_TO_0_72_SLE_1023___d173 ?
		 IF_fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_ETC___d687 :
		 fpu_fState_S3$D_OUT[83],
	       !fpu_fState_S3_first__68_BITS_12_TO_0_72_SLE_1023___d173 ||
	       IF_fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_ETC___d692 } ;
  assign NOT_fpu_fState_S4_first__17_BIT_130_23_24_OR_N_ETC___d750 =
	     !fpu_fState_S4$D_OUT[130] ||
	     (IF_fpu_fState_S4_first__17_BITS_64_TO_54_25_EQ_ETC___d729 ^
	      13'h1000) >
	     (IF_fpu_fState_S4_first__17_BITS_128_TO_118_30__ETC___d734 ^
	      13'h1000) ||
	     IF_fpu_fState_S4_first__17_BITS_64_TO_54_25_EQ_ETC___d729 ==
	     IF_fpu_fState_S4_first__17_BITS_128_TO_118_30__ETC___d734 &&
	     sfdBC__h37664 > sfdA__h37663 ;
  assign _0_CONCAT_IF_IF_7170_MINUS_fpu_fState_S3_first__ETC___d634 =
	     ({ 5'd0,
		IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d631 } ^
	      12'h800) <=
	     (IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d633 ^
	      12'h800) ;
  assign _0_CONCAT_IF_IF_fpu_fState_S7_first__06_BIT_128_ETC___d1057 =
	     ({ 6'd0,
		IF_IF_fpu_fState_S7_first__06_BIT_128_10_THEN__ETC___d1054 } ^
	      12'h800) <=
	     (IF_fpu_fState_S7_first__06_BITS_126_TO_114_15__ETC___d1056 ^
	      12'h800) ;
  assign _7170_MINUS_fpu_fState_S3_first__68_BITS_12_TO__ETC___d178 =
	     13'd7170 - fpu_fState_S3$D_OUT[12:0] ;
  assign _7170_MINUS_fpu_fState_S3_first__68_BITS_12_TO__ETC___d179 =
	     (_7170_MINUS_fpu_fState_S3_first__68_BITS_12_TO__ETC___d178 ^
	      13'h1000) <=
	     13'd4096 ;
  assign _theResult___exp__h49858 =
	     sfd__h49354[53] ?
	       ((fpu_fState_S8$D_OUT[65:55] == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h49943) :
	       IF_fpu_fState_S8_first__113_BITS_65_TO_55_117__ETC___d1139 ;
  assign _theResult___fst__h20593 =
	     { fpu_fProd_S3_first__80_SRL_IF_7170_MINUS_fpu_f_ETC___d183[105:1],
	       fpu_fProd_S3_first__80_SRL_IF_7170_MINUS_fpu_f_ETC___d183[0] |
	       sfdlsb__h20591 } ;
  assign _theResult___fst_exp__h37048 =
	     sfdBC__h19428[105] ?
	       _theResult___fst_exp__h37070 :
	       _theResult___fst_exp__h37133 ;
  assign _theResult___fst_exp__h37051 =
	     (sfdBC__h19428[105] &&
	      IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d202 ==
	      12'd1023) ?
	       11'd2046 :
	       _theResult___fst_exp__h37048 ;
  assign _theResult___fst_exp__h37070 =
	     (din_exp__h36965 == 11'd0) ? 11'd2 : din_exp__h36965 + 11'd1 ;
  assign _theResult___fst_exp__h37085 =
	     (din_exp__h36965 == 11'd0) ? 11'd1 : din_exp__h36965 ;
  assign _theResult___fst_exp__h37124 =
	     din_exp__h36965 -
	     { 4'd0,
	       IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d631 } ;
  assign _theResult___fst_exp__h37130 =
	     (!sfdBC__h19428[105] && !sfdBC__h19428[104] &&
	      !sfdBC__h19428[103] &&
	      !sfdBC__h19428[102] &&
	      !sfdBC__h19428[101] &&
	      !sfdBC__h19428[100] &&
	      !sfdBC__h19428[99] &&
	      !sfdBC__h19428[98] &&
	      !sfdBC__h19428[97] &&
	      !sfdBC__h19428[96] &&
	      !sfdBC__h19428[95] &&
	      !sfdBC__h19428[94] &&
	      !sfdBC__h19428[93] &&
	      !sfdBC__h19428[92] &&
	      !sfdBC__h19428[91] &&
	      !sfdBC__h19428[90] &&
	      !sfdBC__h19428[89] &&
	      !sfdBC__h19428[88] &&
	      !sfdBC__h19428[87] &&
	      !sfdBC__h19428[86] &&
	      !sfdBC__h19428[85] &&
	      !sfdBC__h19428[84] &&
	      !sfdBC__h19428[83] &&
	      !sfdBC__h19428[82] &&
	      !sfdBC__h19428[81] &&
	      !sfdBC__h19428[80] &&
	      !sfdBC__h19428[79] &&
	      !sfdBC__h19428[78] &&
	      !sfdBC__h19428[77] &&
	      !sfdBC__h19428[76] &&
	      !sfdBC__h19428[75] &&
	      !sfdBC__h19428[74] &&
	      !sfdBC__h19428[73] &&
	      !sfdBC__h19428[72] &&
	      !sfdBC__h19428[71] &&
	      !sfdBC__h19428[70] &&
	      !sfdBC__h19428[69] &&
	      !sfdBC__h19428[68] &&
	      !sfdBC__h19428[67] &&
	      !sfdBC__h19428[66] &&
	      !sfdBC__h19428[65] &&
	      !sfdBC__h19428[64] &&
	      !sfdBC__h19428[63] &&
	      !sfdBC__h19428[62] &&
	      !sfdBC__h19428[61] &&
	      !sfdBC__h19428[60] &&
	      !sfdBC__h19428[59] &&
	      !sfdBC__h19428[58] &&
	      !sfdBC__h19428[57] &&
	      !sfdBC__h19428[56] &&
	      !sfdBC__h19428[55] &&
	      !sfdBC__h19428[54] &&
	      !sfdBC__h19428[53] &&
	      !sfdBC__h19428[52] &&
	      !sfdBC__h19428[51] &&
	      !sfdBC__h19428[50] &&
	      !sfdBC__h19428[49] &&
	      !sfdBC__h19428[48] &&
	      !sfdBC__h19428[47] &&
	      !sfdBC__h19428[46] &&
	      !sfdBC__h19428[45] &&
	      !sfdBC__h19428[44] &&
	      !sfdBC__h19428[43] &&
	      !sfdBC__h19428[42] &&
	      !sfdBC__h19428[41] &&
	      !sfdBC__h19428[40] &&
	      !sfdBC__h19428[39] &&
	      !sfdBC__h19428[38] &&
	      !sfdBC__h19428[37] &&
	      !sfdBC__h19428[36] &&
	      !sfdBC__h19428[35] &&
	      !sfdBC__h19428[34] &&
	      !sfdBC__h19428[33] &&
	      !sfdBC__h19428[32] &&
	      !sfdBC__h19428[31] &&
	      !sfdBC__h19428[30] &&
	      !sfdBC__h19428[29] &&
	      !sfdBC__h19428[28] &&
	      !sfdBC__h19428[27] &&
	      !sfdBC__h19428[26] &&
	      !sfdBC__h19428[25] &&
	      !sfdBC__h19428[24] &&
	      !sfdBC__h19428[23] &&
	      !sfdBC__h19428[22] &&
	      !sfdBC__h19428[21] &&
	      !sfdBC__h19428[20] &&
	      !sfdBC__h19428[19] &&
	      !sfdBC__h19428[18] &&
	      !sfdBC__h19428[17] &&
	      !sfdBC__h19428[16] &&
	      !sfdBC__h19428[15] &&
	      !sfdBC__h19428[14] &&
	      !sfdBC__h19428[13] &&
	      !sfdBC__h19428[12] &&
	      !sfdBC__h19428[11] &&
	      !sfdBC__h19428[10] &&
	      !sfdBC__h19428[9] &&
	      !sfdBC__h19428[8] &&
	      !sfdBC__h19428[7] &&
	      !sfdBC__h19428[6] &&
	      !sfdBC__h19428[5] &&
	      !sfdBC__h19428[4] &&
	      !sfdBC__h19428[3] &&
	      !sfdBC__h19428[2] &&
	      !sfdBC__h19428[1] &&
	      !sfdBC__h19428[0] ||
	      !_0_CONCAT_IF_IF_7170_MINUS_fpu_fState_S3_first__ETC___d634) ?
	       11'd0 :
	       _theResult___fst_exp__h37124 ;
  assign _theResult___fst_exp__h37133 =
	     (!sfdBC__h19428[105] && sfdBC__h19428[104]) ?
	       _theResult___fst_exp__h37085 :
	       _theResult___fst_exp__h37130 ;
  assign _theResult___fst_exp__h48697 =
	     sfd__h39186[56] ?
	       _theResult___fst_exp__h48719 :
	       _theResult___fst_exp__h48782 ;
  assign _theResult___fst_exp__h48700 =
	     (sfd__h39186[56] &&
	      IF_fpu_fState_S7_first__06_BITS_126_TO_114_15__ETC___d821 ==
	      12'd1023) ?
	       11'd2046 :
	       _theResult___fst_exp__h48697 ;
  assign _theResult___fst_exp__h48719 =
	     (value__h48629[10:0] == 11'd0) ?
	       11'd2 :
	       value__h48629[10:0] + 11'd1 ;
  assign _theResult___fst_exp__h48734 =
	     (value__h48629[10:0] == 11'd0) ? 11'd1 : value__h48629[10:0] ;
  assign _theResult___fst_exp__h48773 =
	     value__h48629[10:0] -
	     { 5'd0,
	       IF_IF_fpu_fState_S7_first__06_BIT_128_10_THEN__ETC___d1054 } ;
  assign _theResult___fst_exp__h48779 =
	     (!sfd__h39186[56] && !sfd__h39186[55] && !sfd__h39186[54] &&
	      !sfd__h39186[53] &&
	      !sfd__h39186[52] &&
	      !sfd__h39186[51] &&
	      !sfd__h39186[50] &&
	      !sfd__h39186[49] &&
	      !sfd__h39186[48] &&
	      !sfd__h39186[47] &&
	      !sfd__h39186[46] &&
	      !sfd__h39186[45] &&
	      !sfd__h39186[44] &&
	      !sfd__h39186[43] &&
	      !sfd__h39186[42] &&
	      !sfd__h39186[41] &&
	      !sfd__h39186[40] &&
	      !sfd__h39186[39] &&
	      !sfd__h39186[38] &&
	      !sfd__h39186[37] &&
	      !sfd__h39186[36] &&
	      !sfd__h39186[35] &&
	      !sfd__h39186[34] &&
	      !sfd__h39186[33] &&
	      !sfd__h39186[32] &&
	      !sfd__h39186[31] &&
	      !sfd__h39186[30] &&
	      !sfd__h39186[29] &&
	      !sfd__h39186[28] &&
	      !sfd__h39186[27] &&
	      !sfd__h39186[26] &&
	      !sfd__h39186[25] &&
	      !sfd__h39186[24] &&
	      !sfd__h39186[23] &&
	      !sfd__h39186[22] &&
	      !sfd__h39186[21] &&
	      !sfd__h39186[20] &&
	      !sfd__h39186[19] &&
	      !sfd__h39186[18] &&
	      !sfd__h39186[17] &&
	      !sfd__h39186[16] &&
	      !sfd__h39186[15] &&
	      !sfd__h39186[14] &&
	      !sfd__h39186[13] &&
	      !sfd__h39186[12] &&
	      !sfd__h39186[11] &&
	      !sfd__h39186[10] &&
	      !sfd__h39186[9] &&
	      !sfd__h39186[8] &&
	      !sfd__h39186[7] &&
	      !sfd__h39186[6] &&
	      !sfd__h39186[5] &&
	      !sfd__h39186[4] &&
	      !sfd__h39186[3] &&
	      !sfd__h39186[2] &&
	      !sfd__h39186[1] &&
	      !sfd__h39186[0] ||
	      !_0_CONCAT_IF_IF_fpu_fState_S7_first__06_BIT_128_ETC___d1057) ?
	       11'd0 :
	       _theResult___fst_exp__h48773 ;
  assign _theResult___fst_exp__h48782 =
	     (!sfd__h39186[56] && sfd__h39186[55]) ?
	       _theResult___fst_exp__h48734 :
	       _theResult___fst_exp__h48779 ;
  assign _theResult___fst_sfd__h395 =
	     fpu_fOperand_S0$D_OUT[195] ?
	       fpu_fOperand_S0$D_OUT[182:131] :
	       52'd0 ;
  assign _theResult___sfd__h49859 =
	     sfd__h49354[53] ?
	       ((fpu_fState_S8$D_OUT[65:55] == 11'd2046) ?
		  52'd0 :
		  sfd__h49354[52:1]) :
	       sfd__h49354[51:0] ;
  assign _theResult___snd__h37065 = { sfdBC__h19428[104:0], 1'd0 } ;
  assign _theResult___snd__h37079 =
	     (!sfdBC__h19428[105] && sfdBC__h19428[104]) ?
	       _theResult___snd__h37081 :
	       _theResult___snd__h37093 ;
  assign _theResult___snd__h37081 = { sfdBC__h19428[103:0], 2'd0 } ;
  assign _theResult___snd__h37093 =
	     (!sfdBC__h19428[105] && !sfdBC__h19428[104] &&
	      !sfdBC__h19428[103] &&
	      !sfdBC__h19428[102] &&
	      !sfdBC__h19428[101] &&
	      !sfdBC__h19428[100] &&
	      !sfdBC__h19428[99] &&
	      !sfdBC__h19428[98] &&
	      !sfdBC__h19428[97] &&
	      !sfdBC__h19428[96] &&
	      !sfdBC__h19428[95] &&
	      !sfdBC__h19428[94] &&
	      !sfdBC__h19428[93] &&
	      !sfdBC__h19428[92] &&
	      !sfdBC__h19428[91] &&
	      !sfdBC__h19428[90] &&
	      !sfdBC__h19428[89] &&
	      !sfdBC__h19428[88] &&
	      !sfdBC__h19428[87] &&
	      !sfdBC__h19428[86] &&
	      !sfdBC__h19428[85] &&
	      !sfdBC__h19428[84] &&
	      !sfdBC__h19428[83] &&
	      !sfdBC__h19428[82] &&
	      !sfdBC__h19428[81] &&
	      !sfdBC__h19428[80] &&
	      !sfdBC__h19428[79] &&
	      !sfdBC__h19428[78] &&
	      !sfdBC__h19428[77] &&
	      !sfdBC__h19428[76] &&
	      !sfdBC__h19428[75] &&
	      !sfdBC__h19428[74] &&
	      !sfdBC__h19428[73] &&
	      !sfdBC__h19428[72] &&
	      !sfdBC__h19428[71] &&
	      !sfdBC__h19428[70] &&
	      !sfdBC__h19428[69] &&
	      !sfdBC__h19428[68] &&
	      !sfdBC__h19428[67] &&
	      !sfdBC__h19428[66] &&
	      !sfdBC__h19428[65] &&
	      !sfdBC__h19428[64] &&
	      !sfdBC__h19428[63] &&
	      !sfdBC__h19428[62] &&
	      !sfdBC__h19428[61] &&
	      !sfdBC__h19428[60] &&
	      !sfdBC__h19428[59] &&
	      !sfdBC__h19428[58] &&
	      !sfdBC__h19428[57] &&
	      !sfdBC__h19428[56] &&
	      !sfdBC__h19428[55] &&
	      !sfdBC__h19428[54] &&
	      !sfdBC__h19428[53] &&
	      !sfdBC__h19428[52] &&
	      !sfdBC__h19428[51] &&
	      !sfdBC__h19428[50] &&
	      !sfdBC__h19428[49] &&
	      !sfdBC__h19428[48] &&
	      !sfdBC__h19428[47] &&
	      !sfdBC__h19428[46] &&
	      !sfdBC__h19428[45] &&
	      !sfdBC__h19428[44] &&
	      !sfdBC__h19428[43] &&
	      !sfdBC__h19428[42] &&
	      !sfdBC__h19428[41] &&
	      !sfdBC__h19428[40] &&
	      !sfdBC__h19428[39] &&
	      !sfdBC__h19428[38] &&
	      !sfdBC__h19428[37] &&
	      !sfdBC__h19428[36] &&
	      !sfdBC__h19428[35] &&
	      !sfdBC__h19428[34] &&
	      !sfdBC__h19428[33] &&
	      !sfdBC__h19428[32] &&
	      !sfdBC__h19428[31] &&
	      !sfdBC__h19428[30] &&
	      !sfdBC__h19428[29] &&
	      !sfdBC__h19428[28] &&
	      !sfdBC__h19428[27] &&
	      !sfdBC__h19428[26] &&
	      !sfdBC__h19428[25] &&
	      !sfdBC__h19428[24] &&
	      !sfdBC__h19428[23] &&
	      !sfdBC__h19428[22] &&
	      !sfdBC__h19428[21] &&
	      !sfdBC__h19428[20] &&
	      !sfdBC__h19428[19] &&
	      !sfdBC__h19428[18] &&
	      !sfdBC__h19428[17] &&
	      !sfdBC__h19428[16] &&
	      !sfdBC__h19428[15] &&
	      !sfdBC__h19428[14] &&
	      !sfdBC__h19428[13] &&
	      !sfdBC__h19428[12] &&
	      !sfdBC__h19428[11] &&
	      !sfdBC__h19428[10] &&
	      !sfdBC__h19428[9] &&
	      !sfdBC__h19428[8] &&
	      !sfdBC__h19428[7] &&
	      !sfdBC__h19428[6] &&
	      !sfdBC__h19428[5] &&
	      !sfdBC__h19428[4] &&
	      !sfdBC__h19428[3] &&
	      !sfdBC__h19428[2] &&
	      !sfdBC__h19428[1] &&
	      !sfdBC__h19428[0]) ?
	       sfdBC__h19428 :
	       _theResult___snd__h37099 ;
  assign _theResult___snd__h37099 =
	     { IF_0_CONCAT_IF_IF_7170_MINUS_fpu_fState_S3_fir_ETC__q4[103:0],
	       2'd0 } ;
  assign _theResult___snd__h37117 =
	     sfdBC__h19428 <<
	     IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d633 ;
  assign _theResult___snd__h37122 =
	     sfdBC__h19428 <<
	     IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d631 ;
  assign _theResult___snd__h48714 = { sfd__h39186[55:0], 1'd0 } ;
  assign _theResult___snd__h48728 =
	     (!sfd__h39186[56] && sfd__h39186[55]) ?
	       _theResult___snd__h48730 :
	       _theResult___snd__h48742 ;
  assign _theResult___snd__h48730 = { sfd__h39186[54:0], 2'd0 } ;
  assign _theResult___snd__h48742 =
	     (!sfd__h39186[56] && !sfd__h39186[55] && !sfd__h39186[54] &&
	      !sfd__h39186[53] &&
	      !sfd__h39186[52] &&
	      !sfd__h39186[51] &&
	      !sfd__h39186[50] &&
	      !sfd__h39186[49] &&
	      !sfd__h39186[48] &&
	      !sfd__h39186[47] &&
	      !sfd__h39186[46] &&
	      !sfd__h39186[45] &&
	      !sfd__h39186[44] &&
	      !sfd__h39186[43] &&
	      !sfd__h39186[42] &&
	      !sfd__h39186[41] &&
	      !sfd__h39186[40] &&
	      !sfd__h39186[39] &&
	      !sfd__h39186[38] &&
	      !sfd__h39186[37] &&
	      !sfd__h39186[36] &&
	      !sfd__h39186[35] &&
	      !sfd__h39186[34] &&
	      !sfd__h39186[33] &&
	      !sfd__h39186[32] &&
	      !sfd__h39186[31] &&
	      !sfd__h39186[30] &&
	      !sfd__h39186[29] &&
	      !sfd__h39186[28] &&
	      !sfd__h39186[27] &&
	      !sfd__h39186[26] &&
	      !sfd__h39186[25] &&
	      !sfd__h39186[24] &&
	      !sfd__h39186[23] &&
	      !sfd__h39186[22] &&
	      !sfd__h39186[21] &&
	      !sfd__h39186[20] &&
	      !sfd__h39186[19] &&
	      !sfd__h39186[18] &&
	      !sfd__h39186[17] &&
	      !sfd__h39186[16] &&
	      !sfd__h39186[15] &&
	      !sfd__h39186[14] &&
	      !sfd__h39186[13] &&
	      !sfd__h39186[12] &&
	      !sfd__h39186[11] &&
	      !sfd__h39186[10] &&
	      !sfd__h39186[9] &&
	      !sfd__h39186[8] &&
	      !sfd__h39186[7] &&
	      !sfd__h39186[6] &&
	      !sfd__h39186[5] &&
	      !sfd__h39186[4] &&
	      !sfd__h39186[3] &&
	      !sfd__h39186[2] &&
	      !sfd__h39186[1] &&
	      !sfd__h39186[0]) ?
	       sfd__h39186 :
	       _theResult___snd__h48748 ;
  assign _theResult___snd__h48748 =
	     { IF_0_CONCAT_IF_IF_fpu_fState_S7_first__06_BIT__ETC__q9[54:0],
	       2'd0 } ;
  assign _theResult___snd__h48766 =
	     sfd__h39186 <<
	     IF_fpu_fState_S7_first__06_BITS_126_TO_114_15__ETC___d1056 ;
  assign _theResult___snd__h48771 =
	     sfd__h39186 <<
	     IF_IF_fpu_fState_S7_first__06_BIT_128_10_THEN__ETC___d1054 ;
  assign _theResult___snd_fst__h37150 =
	     { IF_sfdin7042_BIT_53_THEN_2_ELSE_0__q5[1],
	       { sfdin__h37042[52:0], 52'd0 } != 105'd0 } ;
  assign _theResult___snd_fst__h48799 =
	     { IF_sfdin8691_BIT_4_THEN_2_ELSE_0__q10[1],
	       { sfdin__h48691[3:0], 52'd0 } != 56'd0 } ;
  assign _theResult___snd_snd__h37470 =
	     (fpu_fProd_S3$D_OUT == 106'd0) ? 2'd0 : 2'd1 ;
  assign _theResult___snd_snd_snd__h37456 =
	     fpu_fState_S3_first__68_BITS_12_TO_0_72_SLE_1023___d173 ?
	       _theResult___snd_snd_snd__h37468 :
	       2'd3 ;
  assign _theResult___snd_snd_snd__h37468 =
	     fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_7116___d175 ?
	       _theResult___snd_snd__h37470 :
	       guardBC__h19432 ;
  assign din_exp6965_MINUS_1023__q3 = din_exp__h36965 - 11'd1023 ;
  assign din_exp__h36965 =
	     _7170_MINUS_fpu_fState_S3_first__68_BITS_12_TO__ETC___d179 ?
	       value__h36982[10:0] :
	       11'd0 ;
  assign din_inc___2_exp__h49943 = fpu_fState_S8$D_OUT[65:55] + 11'd1 ;
  assign fpu_fOperand_S0D_OUT_BITS_129_TO_119_MINUS_1023__q15 =
	     fpu_fOperand_S0$D_OUT[129:119] - 11'd1023 ;
  assign fpu_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_1023__q16 =
	     fpu_fOperand_S0$D_OUT[65:55] - 11'd1023 ;
  assign fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ_204_ETC___d105 =
	     fpu_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_fOperand_S0$D_OUT[118:67] == 52'd0 &&
	     fpu_fOperand_S0$D_OUT[65:55] == 11'd0 &&
	     fpu_fOperand_S0$D_OUT[54:3] == 52'd0 ||
	     fpu_fOperand_S0$D_OUT[129:119] == 11'd0 &&
	     fpu_fOperand_S0$D_OUT[118:67] == 52'd0 &&
	     fpu_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_fOperand_S0$D_OUT[54:3] == 52'd0 ;
  assign fpu_fOperand_S0_first_BITS_129_TO_119_7_EQ_204_ETC___d58 =
	     fpu_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_fOperand_S0$D_OUT[118:67] == 52'd0 ||
	     fpu_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_fOperand_S0$D_OUT[54:3] == 52'd0 ||
	     x__h321 == 11'd0 && _theResult___fst_sfd__h395 == 52'd0 &&
	     (fpu_fOperand_S0$D_OUT[129:119] == 11'd0 &&
	      fpu_fOperand_S0$D_OUT[118:67] == 52'd0 ||
	      fpu_fOperand_S0$D_OUT[65:55] == 11'd0 &&
	      fpu_fOperand_S0$D_OUT[54:3] == 52'd0) &&
	     fpu_fOperand_S0_first_BIT_195_AND_fpu_fOperand_ETC___d56 ;
  assign fpu_fOperand_S0_first_BIT_195_AND_fpu_fOperand_ETC___d56 =
	     (fpu_fOperand_S0$D_OUT[195] && fpu_fOperand_S0$D_OUT[194]) ==
	     NOT_fpu_fOperand_S0_first_BIT_130_2_EQ_fpu_fOp_ETC___d55 ;
  assign fpu_fProd_S3_first__80_SRL_IF_7170_MINUS_fpu_f_ETC___d183 =
	     fpu_fProd_S3$D_OUT >>
	     _7170_MINUS_fpu_fState_S3_first__68_BITS_12_TO__ETC___d178 ;
  assign fpu_fState_S3_first__68_BITS_12_TO_0_72_SLE_1023___d173 =
	     (fpu_fState_S3$D_OUT[12:0] ^ 13'h1000) <= 13'd5119 ;
  assign fpu_fState_S3_first__68_BITS_12_TO_0_72_SLT_7116___d175 =
	     (fpu_fState_S3$D_OUT[12:0] ^ 13'h1000) < 13'd3020 ;
  assign fpu_fState_S3_first__68_BITS_86_TO_82_71_OR_0__ETC___d672 =
	     fpu_fState_S3$D_OUT[86:82] |
	     { 2'd0,
	       sfdBC__h19428[105] &&
	       IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d202 ==
	       12'd1023,
	       _theResult___fst_exp__h37051 == 11'd0 &&
	       guardBC__h19432 != 2'd0,
	       sfdBC__h19428[105] &&
	       IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d202 ==
	       12'd1023 } ;
  assign fpu_fState_S4D_OUT_BITS_128_TO_118_MINUS_1023__q7 =
	     fpu_fState_S4$D_OUT[128:118] - 11'd1023 ;
  assign fpu_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q6 =
	     fpu_fState_S4$D_OUT[64:54] - 11'd1023 ;
  assign fpu_fState_S5_first__66_BITS_56_TO_0_72_SRL_IF_ETC___d777 =
	     fpu_fState_S5$D_OUT[56:0] >> fpu_fState_S5$D_OUT[126:114] ;
  assign fpu_fState_S7_first__06_BITS_137_TO_133_09_OR__ETC___d1095 =
	     fpu_fState_S7$D_OUT[137:133] |
	     { 2'd0,
	       sfd__h39186[56] &&
	       IF_fpu_fState_S7_first__06_BITS_126_TO_114_15__ETC___d821 ==
	       12'd1023,
	       _theResult___fst_exp__h48700 == 11'd0 && guard__h39190 != 2'd0,
	       sfd__h39186[56] &&
	       IF_fpu_fState_S7_first__06_BITS_126_TO_114_15__ETC___d821 ==
	       12'd1023 } ;
  assign fpu_fState_S8_first__113_BITS_75_TO_71_188_OR__ETC___d1196 =
	     fpu_fState_S8$D_OUT[75:71] |
	     { 2'd0,
	       IF_fpu_fState_S8_first__113_BITS_65_TO_55_117__ETC___d1164 ==
	       11'd2047 &&
	       ((fpu_fState_S8$D_OUT[65:55] == 11'd2047) ?
		  fpu_fState_S8$D_OUT[54:3] :
		  _theResult___fst_sfd__h49937) ==
	       52'd0,
	       1'd0,
	       fpu_fState_S8$D_OUT[65:55] != 11'd2047 &&
	       fpu_fState_S8$D_OUT[2:1] != 2'b0 } ;
  assign guardBC__h19432 =
	     (sfdBC__h19428[105] &&
	      IF_IF_7170_MINUS_fpu_fState_S3_first__68_BITS__ETC___d202 ==
	      12'd1023) ?
	       2'd3 :
	       _theResult___snd_fst__h37150 ;
  assign guard__h38450 = fpu_fState_S5$D_OUT[56:0] << x__h38554 ;
  assign guard__h39190 =
	     (sfd__h39186[56] &&
	      IF_fpu_fState_S7_first__06_BITS_126_TO_114_15__ETC___d821 ==
	      12'd1023) ?
	       2'd3 :
	       _theResult___snd_fst__h48799 ;
  assign out_exp__h49861 =
	     fpu_fState_S8$D_OUT[3] ?
	       _theResult___exp__h49858 :
	       fpu_fState_S8$D_OUT[65:55] ;
  assign out_sfd__h49862 =
	     fpu_fState_S8$D_OUT[3] ?
	       _theResult___sfd__h49859 :
	       fpu_fState_S8$D_OUT[54:3] ;
  assign result__h38455 =
	     { fpu_fState_S5_first__66_BITS_56_TO_0_72_SRL_IF_ETC___d777[56:1],
	       fpu_fState_S5_first__66_BITS_56_TO_0_72_SRL_IF_ETC___d777[0] |
	       guard__h38450 != 57'd0 } ;
  assign sfdA__h37663 =
	     { 1'b0,
	       fpu_fState_S4$D_OUT[128:118] != 11'd0,
	       fpu_fState_S4$D_OUT[117:66],
	       3'b0 } ;
  assign sfdBC__h19428 =
	     _7170_MINUS_fpu_fState_S3_first__68_BITS_12_TO__ETC___d179 ?
	       fpu_fProd_S3$D_OUT :
	       _theResult___fst__h20593 ;
  assign sfdBC__h37664 =
	     { 1'b0,
	       fpu_fState_S4$D_OUT[64:54] != 11'd0,
	       fpu_fState_S4$D_OUT[53:0],
	       1'b0 } ;
  assign sfd__h3207 = { 1'd1, _theResult___fst_sfd__h395[50:0] } ;
  assign sfd__h3210 = { 1'd1, fpu_fOperand_S0$D_OUT[117:67] } ;
  assign sfd__h3213 = { 1'd1, fpu_fOperand_S0$D_OUT[53:3] } ;
  assign sfd__h39186 =
	     fpu_fState_S7$D_OUT[128] ?
	       fpu_fState_S7$D_OUT[56:0] :
	       fpu_fState_S7$D_OUT[113:57] ;
  assign sfd__h49354 =
	     { 1'b0,
	       fpu_fState_S8$D_OUT[65:55] != 11'd0,
	       fpu_fState_S8$D_OUT[54:3] } +
	     54'd1 ;
  assign sfdin__h37042 =
	     sfdBC__h19428[105] ?
	       _theResult___snd__h37065 :
	       _theResult___snd__h37079 ;
  assign sfdin__h48691 =
	     sfd__h39186[56] ?
	       _theResult___snd__h48714 :
	       _theResult___snd__h48728 ;
  assign sfdlsb__h20591 = x__h20662 != 106'd0 ;
  assign value8629_BITS_10_TO_0_MINUS_1023__q8 =
	     value__h48629[10:0] - 11'd1023 ;
  assign value__h36982 = fpu_fState_S3$D_OUT[12:0] + 13'd1023 ;
  assign value__h48629 = fpu_fState_S7$D_OUT[126:114] + 13'd1023 ;
  assign x__h18057 =
	     { fpu_fOperand_S0$D_OUT[129:119] != 11'd0,
	       fpu_fOperand_S0$D_OUT[118:67] } ;
  assign x__h18069 =
	     { fpu_fOperand_S0$D_OUT[65:55] != 11'd0,
	       fpu_fOperand_S0$D_OUT[54:3] } ;
  assign x__h20662 = fpu_fProd_S3$D_OUT << x__h20695 ;
  assign x__h20695 =
	     13'd106 -
	     _7170_MINUS_fpu_fState_S3_first__68_BITS_12_TO__ETC___d178 ;
  assign x__h321 =
	     fpu_fOperand_S0$D_OUT[195] ?
	       fpu_fOperand_S0$D_OUT[193:183] :
	       11'd0 ;
  assign x__h38031 =
	     { 1'b0,
	       NOT_fpu_fState_S4_first__17_BIT_130_23_24_OR_N_ETC___d750 ?
		 { fpu_fState_S4$D_OUT[64:54] != 11'd0,
		   fpu_fState_S4$D_OUT[53:0],
		   1'b0 } :
		 { fpu_fState_S4$D_OUT[128:118] != 11'd0,
		   fpu_fState_S4$D_OUT[117:66],
		   3'b0 } } ;
  assign x__h38035 =
	     { 1'b0,
	       NOT_fpu_fState_S4_first__17_BIT_130_23_24_OR_N_ETC___d750 ?
		 { fpu_fState_S4$D_OUT[128:118] != 11'd0,
		   fpu_fState_S4$D_OUT[117:66],
		   3'b0 } :
		 { fpu_fState_S4$D_OUT[64:54] != 11'd0,
		   fpu_fState_S4$D_OUT[53:0],
		   1'b0 } } ;
  assign x__h38442 =
	     fpu_fState_S5$D_OUT[215] ?
	       fpu_fState_S5$D_OUT[56:0] :
	       (((fpu_fState_S5$D_OUT[126:114] ^ 13'h1000) < 13'd4153) ?
		  result__h38455 :
		  ((fpu_fState_S5$D_OUT[56:0] == 57'd0) ?
		     fpu_fState_S5$D_OUT[56:0] :
		     57'd1)) ;
  assign x__h38554 = 13'd57 - fpu_fState_S5$D_OUT[126:114] ;
  assign x__h38946 = fpu_fState_S6$D_OUT[113:57] + fpu_fState_S6$D_OUT[56:0] ;
  assign x__h38955 = fpu_fState_S6$D_OUT[113:57] - fpu_fState_S6$D_OUT[56:0] ;
  assign x__h49082 = fpu_fState_S7$D_OUT[202] ? 2'd0 : guard__h39190 ;
  always@(fpu_fState_S8$D_OUT or out_sfd__h49862 or _theResult___sfd__h49859)
  begin
    case (fpu_fState_S8$D_OUT[2:1])
      2'b0, 2'b01:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q1 =
	      fpu_fState_S8$D_OUT[54:3];
      2'b10:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q1 =
	      out_sfd__h49862;
      2'b11:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q1 =
	      _theResult___sfd__h49859;
    endcase
  end
  always@(fpu_fState_S8$D_OUT or _theResult___sfd__h49859)
  begin
    case (fpu_fState_S8$D_OUT[2:1])
      2'b0:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q2 =
	      fpu_fState_S8$D_OUT[54:3];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q2 =
	      _theResult___sfd__h49859;
    endcase
  end
  always@(fpu_fState_S8$D_OUT or
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q1 or
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q2 or
	  _theResult___sfd__h49859)
  begin
    case (fpu_fState_S8$D_OUT[70:68])
      3'd0:
	  _theResult___fst_sfd__h49937 =
	      CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q1;
      3'd1:
	  _theResult___fst_sfd__h49937 =
	      CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q2;
      3'd2:
	  _theResult___fst_sfd__h49937 =
	      (fpu_fState_S8$D_OUT[2:1] == 2'b0 || fpu_fState_S8$D_OUT[66]) ?
		fpu_fState_S8$D_OUT[54:3] :
		_theResult___sfd__h49859;
      3'd3:
	  _theResult___fst_sfd__h49937 =
	      (fpu_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_fState_S8$D_OUT[54:3] :
		(fpu_fState_S8$D_OUT[66] ?
		   _theResult___sfd__h49859 :
		   fpu_fState_S8$D_OUT[54:3]);
      3'd4: _theResult___fst_sfd__h49937 = fpu_fState_S8$D_OUT[54:3];
      default: _theResult___fst_sfd__h49937 = 52'd0;
    endcase
  end
  always@(fpu_fState_S8$D_OUT or out_exp__h49861 or _theResult___exp__h49858)
  begin
    case (fpu_fState_S8$D_OUT[2:1])
      2'b0, 2'b01:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q11 =
	      fpu_fState_S8$D_OUT[65:55];
      2'b10:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q11 =
	      out_exp__h49861;
      2'b11:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q11 =
	      _theResult___exp__h49858;
    endcase
  end
  always@(fpu_fState_S8$D_OUT or _theResult___exp__h49858)
  begin
    case (fpu_fState_S8$D_OUT[2:1])
      2'b0:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q12 =
	      fpu_fState_S8$D_OUT[65:55];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q12 =
	      _theResult___exp__h49858;
    endcase
  end
  always@(fpu_fState_S8$D_OUT or
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q11 or
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q12 or
	  _theResult___exp__h49858)
  begin
    case (fpu_fState_S8$D_OUT[70:68])
      3'd0:
	  _theResult___fst_exp__h49936 =
	      CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q11;
      3'd1:
	  _theResult___fst_exp__h49936 =
	      CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q12;
      3'd2:
	  _theResult___fst_exp__h49936 =
	      (fpu_fState_S8$D_OUT[2:1] == 2'b0 || fpu_fState_S8$D_OUT[66]) ?
		fpu_fState_S8$D_OUT[65:55] :
		_theResult___exp__h49858;
      3'd3:
	  _theResult___fst_exp__h49936 =
	      (fpu_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_fState_S8$D_OUT[65:55] :
		(fpu_fState_S8$D_OUT[66] ?
		   _theResult___exp__h49858 :
		   fpu_fState_S8$D_OUT[65:55]);
      3'd4: _theResult___fst_exp__h49936 = fpu_fState_S8$D_OUT[65:55];
      default: _theResult___fst_exp__h49936 = 11'd0;
    endcase
  end
  always@(fpu_fState_S8$D_OUT)
  begin
    case (fpu_fState_S8$D_OUT[2:1])
      2'b0, 2'b01, 2'b10:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q13 =
	      fpu_fState_S8$D_OUT[66];
      2'd3:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q13 =
	      fpu_fState_S8$D_OUT[2:1] == 2'b11 && fpu_fState_S8$D_OUT[66];
    endcase
  end
  always@(fpu_fState_S8$D_OUT or
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q13)
  begin
    case (fpu_fState_S8$D_OUT[70:68])
      3'd0:
	  CASE_fpu_fState_S8D_OUT_BITS_70_TO_68_0_CASE__ETC__q14 =
	      CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q13;
      3'd1:
	  CASE_fpu_fState_S8D_OUT_BITS_70_TO_68_0_CASE__ETC__q14 =
	      (fpu_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_fState_S8$D_OUT[66] :
		(fpu_fState_S8$D_OUT[2:1] == 2'b01 ||
		 fpu_fState_S8$D_OUT[2:1] == 2'b10 ||
		 fpu_fState_S8$D_OUT[2:1] == 2'b11) &&
		fpu_fState_S8$D_OUT[66];
      3'd2, 3'd3:
	  CASE_fpu_fState_S8D_OUT_BITS_70_TO_68_0_CASE__ETC__q14 =
	      fpu_fState_S8$D_OUT[66];
      default: CASE_fpu_fState_S8D_OUT_BITS_70_TO_68_0_CASE__ETC__q14 =
		   fpu_fState_S8$D_OUT[70:68] == 3'd4 &&
		   fpu_fState_S8$D_OUT[66];
    endcase
  end
  always@(fpu_fState_S8$D_OUT or
	  IF_0b0_CONCAT_NOT_fpu_fState_S8_first__113_BIT_ETC___d1218)
  begin
    case (fpu_fState_S8$D_OUT[2:1])
      2'b0, 2'b01:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q17 =
	      fpu_fState_S8$D_OUT[65:3];
      2'b10:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q17 =
	      fpu_fState_S8$D_OUT[3] ?
		IF_0b0_CONCAT_NOT_fpu_fState_S8_first__113_BIT_ETC___d1218 :
		fpu_fState_S8$D_OUT[65:3];
      2'b11:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q17 =
	      IF_0b0_CONCAT_NOT_fpu_fState_S8_first__113_BIT_ETC___d1218;
    endcase
  end
  always@(fpu_fState_S8$D_OUT or
	  IF_0b0_CONCAT_NOT_fpu_fState_S8_first__113_BIT_ETC___d1218)
  begin
    case (fpu_fState_S8$D_OUT[2:1])
      2'b0:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q18 =
	      fpu_fState_S8$D_OUT[65:3];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q18 =
	      IF_0b0_CONCAT_NOT_fpu_fState_S8_first__113_BIT_ETC___d1218;
    endcase
  end
  always@(fpu_fState_S8$D_OUT or
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q17 or
	  CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q18 or
	  IF_0b0_CONCAT_NOT_fpu_fState_S8_first__113_BIT_ETC___d1218)
  begin
    case (fpu_fState_S8$D_OUT[70:68])
      3'd0:
	  CASE_fpu_fState_S8D_OUT_BITS_70_TO_68_0_CASE__ETC__q19 =
	      CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q17;
      3'd1:
	  CASE_fpu_fState_S8D_OUT_BITS_70_TO_68_0_CASE__ETC__q19 =
	      CASE_fpu_fState_S8D_OUT_BITS_2_TO_1_0b0_fpu_f_ETC__q18;
      3'd2:
	  CASE_fpu_fState_S8D_OUT_BITS_70_TO_68_0_CASE__ETC__q19 =
	      (fpu_fState_S8$D_OUT[2:1] == 2'b0 || fpu_fState_S8$D_OUT[66]) ?
		fpu_fState_S8$D_OUT[65:3] :
		IF_0b0_CONCAT_NOT_fpu_fState_S8_first__113_BIT_ETC___d1218;
      3'd3:
	  CASE_fpu_fState_S8D_OUT_BITS_70_TO_68_0_CASE__ETC__q19 =
	      (fpu_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_fState_S8$D_OUT[65:3] :
		(fpu_fState_S8$D_OUT[66] ?
		   IF_0b0_CONCAT_NOT_fpu_fState_S8_first__113_BIT_ETC___d1218 :
		   fpu_fState_S8$D_OUT[65:3]);
      3'd4:
	  CASE_fpu_fState_S8D_OUT_BITS_70_TO_68_0_CASE__ETC__q19 =
	      fpu_fState_S8$D_OUT[65:3];
      default: CASE_fpu_fState_S8D_OUT_BITS_70_TO_68_0_CASE__ETC__q19 = 63'd0;
    endcase
  end
endmodule  // mkDoubleFMA

