{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "60000001"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "DA57D1DE5BD85A16903432EB9D7D8040",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe0_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe1_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe2_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe3_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe4_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe5_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe6_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe6_1[7]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe6_1[6]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe6_1[5]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe6_1[4]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe6_1[3]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe6_1[2]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe6_1[1]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe6_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe7_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe7_1[7]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe7_1[6]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe7_1[5]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe7_1[4]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe7_1[3]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe7_1[2]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe7_1[1]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe7_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe8_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe9_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe10_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe11_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe12_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe13_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe14_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe15_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe16_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe17_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe18_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe19_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 20,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe20_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe21",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 21,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe21_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe22",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 22,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe22_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe23",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 23,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe23_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe24",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 24,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe24_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe25",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 25,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe25_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe26",
                                "id": 26,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 26,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe26_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe26_1[7]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe26_1[6]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe26_1[5]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe26_1[4]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe26_1[3]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe26_1[2]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe26_1[1]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe26_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe27",
                                "id": 27,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 27,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe27_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe27_1[7]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe27_1[6]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe27_1[5]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe27_1[4]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe27_1[3]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe27_1[2]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe27_1[1]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe27_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe28",
                                "id": 28,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 28,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe28_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe28_1[7]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe28_1[6]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe28_1[5]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe28_1[4]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe28_1[3]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe28_1[2]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe28_1[1]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/probe28_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe29",
                                "id": 29,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 29,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[31]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[30]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[29]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[28]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[27]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[26]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[25]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[24]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[23]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[22]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[21]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[20]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[19]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[18]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[17]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[16]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[15]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[14]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[13]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[12]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[11]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[10]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[9]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[8]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[7]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[6]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[5]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[4]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[3]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[2]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[1]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe30",
                                "id": 30,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 30,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe31",
                                "id": 31,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 31,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe32",
                                "id": 32,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 32,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_0_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe33",
                                "id": 33,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 33,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[31]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[30]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[29]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[28]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[27]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[26]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[25]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[24]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[23]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[22]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[21]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[20]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[19]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[18]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[17]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[16]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[15]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[14]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[13]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[12]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[11]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[10]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[9]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[8]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[7]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[6]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[5]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[4]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[3]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[2]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[1]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe34",
                                "id": 34,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 34,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tkeep",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tkeep[3]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tkeep[2]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tkeep[1]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tkeep[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe35",
                                "id": 35,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 35,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe36",
                                "id": 36,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 36,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe37",
                                "id": 37,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 37,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_1_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe38",
                                "id": 38,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 38,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[31]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[30]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[29]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[28]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[27]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[26]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[25]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[24]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[23]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[22]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[21]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[20]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[19]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[18]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[17]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[16]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[15]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[14]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[13]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[12]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[11]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[10]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[9]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[8]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[7]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[6]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[5]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[4]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[3]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[2]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[1]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe39",
                                "id": 39,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 39,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe40",
                                "id": 40,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 40,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe41",
                                "id": 41,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 41,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_2_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe42",
                                "id": 42,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 42,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[31]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[30]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[29]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[28]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[27]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[26]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[25]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[24]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[23]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[22]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[21]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[20]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[19]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[18]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[17]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[16]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[15]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[14]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[13]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[12]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[11]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[10]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[9]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[8]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[7]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[6]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[5]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[4]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[3]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[2]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[1]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe43",
                                "id": 43,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 43,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tkeep",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tkeep[3]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tkeep[2]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tkeep[1]"
                                            },
                                            {
                                                "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tkeep[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe44",
                                "id": 44,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 44,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe45",
                                "id": 45,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 45,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe46",
                                "id": 46,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 46,
                                "nets": [
                                    {
                                        "name": "urllc_fifo_core_i/core/system_ila_dma/inst/net_slot_3_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "axis_data_fifo_dac_M_AXIS",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 29,
                                            "name": "probe29",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 32,
                                            "name": "probe32",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 31,
                                            "name": "probe31",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 30,
                                            "name": "probe30",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_1_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "axi_dma_0_M_AXIS_MM2S",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 33,
                                            "name": "probe33",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "TKEEP",
                                        "physical_pin": {
                                            "id": 34,
                                            "name": "probe34",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 37,
                                            "name": "probe37",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 36,
                                            "name": "probe36",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 35,
                                            "name": "probe35",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_2_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "S_AXIS_1",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 38,
                                            "name": "probe38",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 41,
                                            "name": "probe41",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 40,
                                            "name": "probe40",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 39,
                                            "name": "probe39",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "SLOT_3_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "axis_data_fifo_adc_M_AXIS",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 42,
                                            "name": "probe42",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "TKEEP",
                                        "physical_pin": {
                                            "id": 43,
                                            "name": "probe43",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 46,
                                            "name": "probe46",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 45,
                                            "name": "probe45",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 44,
                                            "name": "probe44",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ],
                        "native_ports": [
                            {
                                "name": "probe0",
                                "connectedBus": "axis_data_fifo_adc_almost_full",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe0",
                                        "physical_pin": {
                                            "id": 0,
                                            "name": "probe0",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "connectedBus": "axi_dma_0_s2mm_introut",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe10",
                                        "physical_pin": {
                                            "id": 10,
                                            "name": "probe10",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "connectedBus": "clk_dynamic_locked",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe11",
                                        "physical_pin": {
                                            "id": 11,
                                            "name": "probe11",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "connectedBus": "psclk_1",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe12",
                                        "physical_pin": {
                                            "id": 12,
                                            "name": "probe12",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "connectedBus": "psen_1",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe13",
                                        "physical_pin": {
                                            "id": 13,
                                            "name": "probe13",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "connectedBus": "psincdec_1",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe14",
                                        "physical_pin": {
                                            "id": 14,
                                            "name": "probe14",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "connectedBus": "psdone",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe15",
                                        "physical_pin": {
                                            "id": 15,
                                            "name": "probe15",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "connectedBus": "Net",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe16",
                                        "physical_pin": {
                                            "id": 16,
                                            "name": "probe16",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "connectedBus": "Net",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe17",
                                        "physical_pin": {
                                            "id": 17,
                                            "name": "probe17",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "connectedBus": "Net1",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe18",
                                        "physical_pin": {
                                            "id": 18,
                                            "name": "probe18",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "connectedBus": "Net",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe19",
                                        "physical_pin": {
                                            "id": 19,
                                            "name": "probe19",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "connectedBus": "axis_data_fifo_dac_almost_empty",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe1",
                                        "physical_pin": {
                                            "id": 1,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "connectedBus": "mux_adc_fifo_reset1_data_out",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe20",
                                        "physical_pin": {
                                            "id": 20,
                                            "name": "probe20",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe21",
                                "connectedBus": "mux_dac_fifo_reset1_data_out",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe21",
                                        "physical_pin": {
                                            "id": 21,
                                            "name": "probe21",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe22",
                                "connectedBus": "s2mm_prmry_reset_out_n",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe22",
                                        "physical_pin": {
                                            "id": 22,
                                            "name": "probe22",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe23",
                                "connectedBus": "mm2s_prmry_reset_out_n",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe23",
                                        "physical_pin": {
                                            "id": 23,
                                            "name": "probe23",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe24",
                                "connectedBus": "prog_full",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe24",
                                        "physical_pin": {
                                            "id": 24,
                                            "name": "probe24",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe25",
                                "connectedBus": "prog_full_1",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe25",
                                        "physical_pin": {
                                            "id": 25,
                                            "name": "probe25",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe26",
                                "connectedBus": "probe26",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe26",
                                        "physical_pin": {
                                            "id": 26,
                                            "name": "probe26",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe27",
                                "connectedBus": "probe26",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe27",
                                        "physical_pin": {
                                            "id": 27,
                                            "name": "probe27",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe28",
                                "connectedBus": "probe28",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe28",
                                        "physical_pin": {
                                            "id": 28,
                                            "name": "probe28",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "connectedBus": "axis_data_fifo_adc_almost_empty",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe2",
                                        "physical_pin": {
                                            "id": 2,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "connectedBus": "axis_data_fifo_dac_almost_full",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe3",
                                        "physical_pin": {
                                            "id": 3,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "connectedBus": "prog_empty",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe4",
                                        "physical_pin": {
                                            "id": 4,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "connectedBus": "prog_empty_1",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe5",
                                        "physical_pin": {
                                            "id": 5,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "connectedBus": "probe8",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe6",
                                        "physical_pin": {
                                            "id": 6,
                                            "name": "probe6",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "connectedBus": "probe9",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe7",
                                        "physical_pin": {
                                            "id": 7,
                                            "name": "probe7",
                                            "leftBit": 0,
                                            "width": 8
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "connectedBus": "probe10",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe8",
                                        "physical_pin": {
                                            "id": 8,
                                            "name": "probe8",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "connectedBus": "axi_dma_0_mm2s_introut",
                                "protocol": "PROBE",
                                "port_maps": [
                                    {
                                        "logical_port": "probe9",
                                        "physical_pin": {
                                            "id": 9,
                                            "name": "probe9",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}