#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 22 18:43:45 2023
# Process ID: 24228
# Current directory: D:/destop/Interface_lab/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40976 D:\destop\Interface_lab\lab5\lab1.xpr
# Log file: D:/destop/Interface_lab/lab5/vivado.log
# Journal file: D:/destop/Interface_lab/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/destop/Interface_lab/lab5/lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/destop/Interface_lab/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 872.078 ; gain = 204.266
open_bd_design {D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:module_ref:wb_uart_wrapper:1.0 - wb_uart_wrapper_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:user:PWM_w_Int:1.0 - PWM_w_Int_0
Adding component instance block -- xilinx.com:user:Sen_Seg_Display:5.0 - Sen_Seg_Display_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /syscon_wrapper_0/o_timer_irq(intr) and /swerv_wrapper_verilog_0/timer_int(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /wb_gpio_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0/gpio_irq(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_gpio_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_uart_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_gpio_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_uart_wrapper_0/wb_clk_i(undef)
Successfully read diagram <swerv_soc> from BD file <D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.840 ; gain = 13.312
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name Sen_Seg_Display_v5_0_project -directory D:/destop/Interface_lab/lab5/lab1.tmp/Sen_Seg_Display_v5_0_project d:/destop/Interface_lab/ip_repo/xilinx.com_user_Sen_Seg_Display_5.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/destop/Interface_lab/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/destop/Interface_lab/ip_repo/xilinx.com_user_Sen_Seg_Display_5.0/hdl/SenSegController.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/destop/Interface_lab/ip_repo/xilinx.com_user_Sen_Seg_Display_5.0/hdl/Sen_Seg_Display_v5_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/destop/Interface_lab/ip_repo/xilinx.com_user_Sen_Seg_Display_5.0/hdl/Sen_Seg_Display_v5_0.v:]
update_compile_order -fileset sources_1
