Active-HDL 10.5.216.6767 2018-11-23 12:56:40

Elaboration top modules:
Architecture                  final(final)


-----------------------------------------------------------------------------------------------
Entity        | Architecture  | Library | Info | Compiler Version        | Compilation Options
-----------------------------------------------------------------------------------------------
final         | final         | lab3    |      | 10.5.216.6767 (Windows) | -O3
mux_4bits     | mux_4bits     | lab3    |      | 10.5.216.6767 (Windows) | -O3
convertisseur | convertisseur | lab3    |      | 10.5.216.6767 (Windows) | -O3
secret        | secret        | lab3    |      | 10.5.216.6767 (Windows) | -O3
mux           | mux           | lab3    |      | 10.5.216.6767 (Windows) | -O3
s0            | s0            | lab3    |      | 10.5.216.6767 (Windows) | -O3
s1            | s1            | lab3    |      | 10.5.216.6767 (Windows) | -O3
s2            | s2            | lab3    |      | 10.5.216.6767 (Windows) | -O3
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
VHDL Package                  | Library | Info | Compiler Version        | Compilation Options
-----------------------------------------------------------------------------------------------
standard                      | std     |      |                         | <unavailable>
TEXTIO                        | std     |      |                         | <unavailable>
std_logic_1164                | ieee    |      |                         | <unavailable>
std_logic_arith               | ieee    |      |                         | <unavailable>
STD_LOGIC_SIGNED              | ieee    |      |                         | <unavailable>
STD_LOGIC_UNSIGNED            | ieee    |      |                         | <unavailable>
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
Library                       | Comment
-----------------------------------------------------------------------------------------------
ieee                          | Standard IEEE packages library
lab3                          | None
std                           | Standard VHDL library
-----------------------------------------------------------------------------------------------
