0.6
2018.2
Jun 14 2018
20:41:02
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sim_1/new/ddr4_example_test.v,1575614482,verilog,,,,ddr4_example_test,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1574411461,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v,,clk_wiz_0,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1574411460,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd,1574695336,vhdl,,,,bd_9054_microblaze_i_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_1/sim/bd_9054_rst_0_0.vhd,1574695337,vhdl,,,,bd_9054_rst_0_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_10/sim/bd_9054_iomodule_0_0.vhd,1574695338,vhdl,,,,bd_9054_iomodule_0_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_2/sim/bd_9054_ilmb_0.vhd,1574695337,vhdl,,,,bd_9054_ilmb_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_3/sim/bd_9054_dlmb_0.vhd,1574695337,vhdl,,,,bd_9054_dlmb_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_4/sim/bd_9054_dlmb_cntlr_0.vhd,1574695337,vhdl,,,,bd_9054_dlmb_cntlr_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_5/sim/bd_9054_ilmb_cntlr_0.vhd,1574695337,vhdl,,,,bd_9054_ilmb_cntlr_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_6/sim/bd_9054_lmb_bram_I_0.v,1574695338,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v,,bd_9054_lmb_bram_I_0,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_7/sim/bd_9054_second_dlmb_cntlr_0.vhd,1574695338,vhdl,,,,bd_9054_second_dlmb_cntlr_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_8/sim/bd_9054_second_ilmb_cntlr_0.vhd,1574695338,vhdl,,,,bd_9054_second_ilmb_cntlr_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v,1574695338,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/sim/bd_9054.v,,bd_9054_second_lmb_bram_I_0,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/sim/bd_9054.v,1574695336,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_0/sim/ddr4_0_microblaze_mcs.v,,bd_9054,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_0/sim/ddr4_0_microblaze_mcs.v,1574695336,verilog,,,,,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv,1574695340,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv,,ddr4_phy_v2_2_0_pll,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv,1574695340,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv,,ddr4_phy_v2_2_0_iob,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv,1574695340,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv,,ddr4_phy_v2_2_0_iob_byte,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/ip_top/ddr4_0_phy.sv,1574695340,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_axi_tg_top.sv,,ddr4_0_phy,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map/ddr4_0_phy_ddrMapDDR4.vh,1574695339,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map/ddr4_0_phy_iobMapDDR4.vh,1574695339,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map/ddr4_0_phy_riuMap.vh,1574695339,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv,1574695340,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/ip_top/ddr4_0_phy.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map/ddr4_0_phy_iobMapDDR4.vh;D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map/ddr4_0_phy_riuMap.vh;D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map/ddr4_0_phy_ddrMapDDR4.vh,ddr4_0_phy_ddr4,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv,1574695340,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv,,ddr4_phy_v2_2_0_xiphy,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv,1574695340,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv,,ddr4_phy_v2_2_0_bitslice_behav;ddr4_phy_v2_2_0_fifo_sv;ddr4_phy_v2_2_0_xiphy_behav,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv,1574695341,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv,,ddr4_phy_v2_2_0_xiphy_bitslice_wrapper,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv,1574695340,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv,,ddr4_phy_v2_2_0_xiphy_byte_wrapper,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv,1574695340,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv,,ddr4_phy_v2_2_0_xiphy_control_wrapper,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv,1574695340,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv,,ddr4_phy_v2_2_0_xiphy_riuor_wrapper,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv,1574695340,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv,,ddr4_phy_v2_2_0_xiphy_tristate_wrapper,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_a_upsizer.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi.sv,,ddr4_v2_2_5_a_upsizer,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv,,ddr4_v2_2_5_axi,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv,,ddr4_v2_2_5_axi_ar_channel,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv,,ddr4_v2_2_5_axi_aw_channel,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv,,ddr4_v2_2_5_axi_b_channel,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv,,ddr4_v2_2_5_axi_cmd_arbiter,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv,,ddr4_v2_2_5_axi_cmd_fsm,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_fifo.sv,,ddr4_v2_2_5_axi_cmd_translator,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_fifo.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv,,ddr4_v2_2_5_axi_fifo,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv,,ddr4_v2_2_5_axi_incr_cmd,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv,,ddr4_v2_2_5_axi_r_channel,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_upsizer.sv,,ddr4_v2_2_5_axi_register_slice,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_upsizer.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv,,ddr4_v2_2_5_axi_upsizer,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv,,ddr4_v2_2_5_axi_w_channel,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv,,ddr4_v2_2_5_axi_wr_cmd_fsm,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_a_upsizer.sv,,ddr4_v2_2_5_axi_wrap_cmd,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_and.sv,,ddr4_v2_2_5_axic_register_slice,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_and.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_latch_and.sv,,ddr4_v2_2_5_carry_and,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_latch_and.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_latch_or.sv,,ddr4_v2_2_5_carry_latch_and,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_latch_or.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_or.sv,,ddr4_v2_2_5_carry_latch_or,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_carry_or.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_command_fifo.sv,,ddr4_v2_2_5_carry_or,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_command_fifo.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_comparator.sv,,ddr4_v2_2_5_command_fifo,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_comparator.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_comparator_sel.sv,,ddr4_v2_2_5_comparator,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_comparator_sel.sv,1574695329,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_comparator_sel_static.sv,,ddr4_v2_2_5_comparator_sel,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_comparator_sel_static.sv,1574695330,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_r_upsizer.sv,,ddr4_v2_2_5_comparator_sel_static,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_r_upsizer.sv,1574695330,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_w_upsizer.sv,,ddr4_v2_2_5_r_upsizer,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_w_upsizer.sv,1574695330,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv,,ddr4_v2_2_5_w_upsizer,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv,1574695330,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv,,ddr4_v2_2_5_axi_ctrl_addr_decode,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv,1574695330,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv,,ddr4_v2_2_5_axi_ctrl_read,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv,1574695330,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv,,ddr4_v2_2_5_axi_ctrl_reg,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv,1574695330,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv,,ddr4_v2_2_5_axi_ctrl_reg_bank,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv,1574695330,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv,,ddr4_v2_2_5_axi_ctrl_top,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv,1574695330,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv,,ddr4_v2_2_5_axi_ctrl_write,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv,1574695333,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/microblaze_mcs_0.sv,,ddr4_0_ddr4_cal_riu,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_5_cal_assert.vh,1574695333,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_5_chipscope_icon2xsdb_mstrbr_ver_inc.vh,1574695332,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_5_cs_ver_inc.vh,1574695333,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv,1574695332,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv,,ddr4_v2_2_5_cal,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv,1574695332,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_top.sv,,ddr4_v2_2_5_cal_addr_decode,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv,1574695331,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv,,ddr4_v2_2_5_cal_config_rom,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv,1574695331,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv,,ddr4_v2_2_5_cal_cplx,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv,1574695331,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv,,ddr4_v2_2_5_cal_cplx_data,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv,1574695331,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv,,ddr4_v2_2_5_cal_debug_microblaze,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv,1574695331,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv,,ddr4_v2_2_5_cal_mc_odt,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_pi.sv,1574695331,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv,,ddr4_v2_2_5_cal_pi,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv,1574695331,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_pi.sv,,ddr4_v2_2_5_cal_rd_en,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_read.sv,1574695331,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv,,ddr4_v2_2_5_cal_read,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv,1574695331,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_read.sv,,ddr4_v2_2_5_cal_sync,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_top.sv,1574695332,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_5_cal_assert.vh,ddr4_v2_2_5_cal_top,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv,1574695331,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv,,ddr4_v2_2_5_cal_wr_bit,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv,1574695331,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv,,ddr4_v2_2_5_cal_wr_byte,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_write.sv,1574695331,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv,,ddr4_v2_2_5_cal_write,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv,1574695332,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv,,ddr4_v2_2_5_cal_xsdb_arbiter,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv,1574695331,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_write.sv,,ddr4_v2_2_5_cal_xsdb_bram,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv,1574695332,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_dp_AB9.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_5_cs_ver_inc.vh;D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_5_chipscope_icon2xsdb_mstrbr_ver_inc.vh,ddr4_v2_2_5_chipscope_xsdb_slave,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_dp_AB9.sv,1574695332,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0.sv,,ddr4_v2_2_5_bram_tdp;ddr4_v2_2_5_cfg_mem_mod,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv,1574695330,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv,,ddr4_v2_2_5_infrastructure,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv,,ddr4_v2_2_5_mc,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc.sv,,ddr4_v2_2_5_mc_act_rank,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv,,ddr4_v2_2_5_mc_act_timer,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv,,ddr4_v2_2_5_mc_arb_a,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv,,ddr4_v2_2_5_mc_arb_c,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv,,ddr4_v2_2_5_mc_arb_mux_p,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv,,ddr4_v2_2_5_mc_arb_p,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv,,ddr4_v2_2_5_mc_cmd_mux_ap,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv,,ddr4_v2_2_5_mc_cmd_mux_c,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ctl.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv,,ddr4_v2_2_5_mc_ctl,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ctl.sv,,ddr4_v2_2_5_mc_ecc,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc.sv,,ddr4_v2_2_5_mc_ecc_buf,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv,,ddr4_v2_2_5_mc_ecc_dec_fix,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv,,ddr4_v2_2_5_mc_ecc_fi_xor,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv,,ddr4_v2_2_5_mc_ecc_gen,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv,,ddr4_v2_2_5_mc_ecc_merge_enc,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv,,ddr4_v2_2_5_mc_group,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_periodic.sv,1574695327,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv,,ddr4_v2_2_5_mc_periodic,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv,1574695326,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_periodic.sv,,ddr4_v2_2_5_mc_rd_wr,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv,1574695326,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv,,ddr4_v2_2_5_mc_ref,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_wtr.sv,1574695326,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv,,ddr4_v2_2_5_mc_wtr,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0.sv,1574695333,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4.sv,,ddr4_0,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4.sv,1574695333,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv,,ddr4_0_ddr4,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv,1574695333,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_v2_2_5_ddr4_assert.vh,ddr4_0_ddr4_mem_intfc,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_v2_2_5_ddr4_assert.vh,1574695330,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv,,ddr4_v2_2_5_ui,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_cmd.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui.sv,,ddr4_v2_2_5_ui_cmd,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_cmd.sv,,ddr4_v2_2_5_ui_rd_data,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv,1574695328,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv,,ddr4_v2_2_5_ui_wr_data,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_axi_opcode_gen.sv,1573893721,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_boot_mode_gen.sv,,ddr4_v2_2_5_axi_opcode_gen,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_axi_tg_top.sv,1573893721,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_axi_opcode_gen.sv,,ddr4_v2_2_5_axi_tg_top,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_axi_wrapper.sv,1573893721,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_data_chk.sv,,ddr4_v2_2_5_axi_wrapper,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_boot_mode_gen.sv,1573893721,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_custom_mode_gen.sv,,ddr4_v2_2_5_boot_mode_gen,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_custom_mode_gen.sv,1573893721,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_prbs_mode_gen.sv,,ddr4_v2_2_5_custom_mode_gen,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_data_chk.sv,1573893721,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_data_gen.sv,,ddr4_v2_2_5_data_chk,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_data_gen.sv,1573893721,systemVerilog,,,,ddr4_v2_2_5_data_gen;prbs_data_gen,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_prbs_mode_gen.sv,1573893721,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/axi_tg/ddr4_v2_2_axi_wrapper.sv,,ddr4_v2_2_5_prbs_mode_gen,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/MemoryArray.sv,1573893721,verilog,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/imports/ddr4_model.sv,,,MemArray,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/StateTable.sv,1573893721,verilog,,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/StateTableCore.sv,StateTable,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/StateTableCore.sv,1573893721,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/arch_defines.v,1573893721,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/arch_package.sv,1573893721,systemVerilog,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/interface.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/interface.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/arch_defines.v,arch_package,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/ddr4_sdram_model_wrapper.sv,1573893721,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/interface.sv,1573893721,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/proj_package.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/ddr4_sdram_model_wrapper.sv,DDR4_if,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/proj_package.sv,1573893721,systemVerilog,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/StateTable.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/imports/ddr4_model.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_wtr.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/ddr4_sdram_model_wrapper.sv,proj_package,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/timing_tasks.sv,1573893721,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/microblaze_mcs_0.sv,1574695335,systemVerilog,,,,ddr4_0_microblaze_mcs;microblaze_mcs,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1575543729,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_6/sim/bd_9054_lmb_bram_I_0.v,,fifo_generator_0,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v,1575470663,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,,fifo_generator_1,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/new/data_readfddr4.v,1575614460,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/new/data_write2ddr4.v,,data_readfddr4,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/new/data_write2ddr4.v,1575614453,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/new/ddr_example.v,,data_write2ddr4,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/new/ddr_example.v,1575614466,verilog,,,,ddr_example,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/new/sdrmddr4.sv,1575696597,systemVerilog,,,,sdrmddr4;short,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/imports/arch_package.sv,1574779873,systemVerilog,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/StateTable.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/new/sdrmddr4.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/imports/ddr4_model.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/imports/interface.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/imports/proj_package.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/arch_defines.v,$unit_arch_package_sv,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/imports/ddr4_model.sv,1574779873,systemVerilog,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/StateTable.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/new/sdrmddr4.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/imports/interface.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/ddr4_sdram_model_wrapper.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/arch_defines.v;D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/StateTable.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/MemoryArray.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/timing_tasks.sv,ddr4_model,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/imports/proj_package.sv,1574779873,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/imports/ddr4_model.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Axi_DDR_project/Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model/ddr4_sdram_model_wrapper.sv,,,,../../../../Axi_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../Axi_DDR_project.srcs/sources_1/ip/ddr4_0/tb/ddr4_model;../../../../imports,,,,,
