Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 21 23:10:46 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RV32Core_control_sets_placed.rpt
| Design       : RV32Core
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             348 |          109 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             992 |          445 |
| Yes          | Yes                   | No                     |              64 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+----------------------------+------------------+------------------+----------------+--------------+
|            Clock Signal            |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+----------------------------+------------------+------------------+----------------+--------------+
|  IDSegReg1/InstructionRamInst/E[0] |                            |                  |                1 |              3 |         3.00 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[4]_8[0]  | CPU_RST_IBUF     |               14 |             32 |         2.29 |
|  n_0_1620_BUFG                     |                            |                  |               16 |             32 |         2.00 |
|  CPU_CLK_IBUF_BUFG                 | EXSegReg1/E[0]             | CPU_RST_IBUF     |               16 |             32 |         2.00 |
|  CPU_CLK_IBUF_BUFG                 | EXSegReg1/E[0]             | EXSegReg1/SR[0]  |                8 |             32 |         4.00 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/E[0]             | CPU_RST_IBUF     |               19 |             32 |         1.68 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[1]_0[0]  | CPU_RST_IBUF     |               12 |             32 |         2.67 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[1]_1[0]  | CPU_RST_IBUF     |               10 |             32 |         3.20 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[2]_1[0]  | CPU_RST_IBUF     |               10 |             32 |         3.20 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[4]_2[0]  | CPU_RST_IBUF     |               11 |             32 |         2.91 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[2]_3[0]  | CPU_RST_IBUF     |               15 |             32 |         2.13 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[4]_9[0]  | CPU_RST_IBUF     |               14 |             32 |         2.29 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[0]_0[0]  | CPU_RST_IBUF     |               19 |             32 |         1.68 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[3]_3[0]  | CPU_RST_IBUF     |               12 |             32 |         2.67 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[4]_6[0]  | CPU_RST_IBUF     |               19 |             32 |         1.68 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[3]_0[0]  | CPU_RST_IBUF     |               10 |             32 |         3.20 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[2]_4[0]  | CPU_RST_IBUF     |               19 |             32 |         1.68 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[4]_3[0]  | CPU_RST_IBUF     |                9 |             32 |         3.56 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[4]_10[0] | CPU_RST_IBUF     |               13 |             32 |         2.46 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[4]_4[0]  | CPU_RST_IBUF     |               13 |             32 |         2.46 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[3]_2[0]  | CPU_RST_IBUF     |               14 |             32 |         2.29 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[4]_7[0]  | CPU_RST_IBUF     |                9 |             32 |         3.56 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[4]_11[0] | CPU_RST_IBUF     |               13 |             32 |         2.46 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[4]_13[0] | CPU_RST_IBUF     |               17 |             32 |         1.88 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[3]_1[0]  | CPU_RST_IBUF     |               17 |             32 |         1.88 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[4]_0[0]  | CPU_RST_IBUF     |               15 |             32 |         2.13 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[4]_1[0]  | CPU_RST_IBUF     |               14 |             32 |         2.29 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[3]_4[0]  | CPU_RST_IBUF     |               10 |             32 |         3.20 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[2]_2[0]  | CPU_RST_IBUF     |               21 |             32 |         1.52 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[2]_0[0]  | CPU_RST_IBUF     |               15 |             32 |         2.13 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[4]_5[0]  | CPU_RST_IBUF     |               19 |             32 |         1.68 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[4]_12[0] | CPU_RST_IBUF     |               16 |             32 |         2.00 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[3]_5[0]  | CPU_RST_IBUF     |               17 |             32 |         1.88 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[0]_1[0]  | CPU_RST_IBUF     |               12 |             32 |         2.67 |
| ~CPU_CLK_IBUF_BUFG                 | WBSegReg1/RdW_reg[0]_2[0]  | CPU_RST_IBUF     |               17 |             32 |         1.88 |
|  CPU_CLK_IBUF_BUFG                 |                            |                  |               17 |             35 |         2.06 |
|  CPU_CLK_IBUF_BUFG                 |                            | CPU_RST_IBUF     |               44 |            152 |         3.45 |
|  CPU_CLK_IBUF_BUFG                 |                            | EXSegReg1/FlushE |               65 |            196 |         3.02 |
+------------------------------------+----------------------------+------------------+------------------+----------------+--------------+


