#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f2ad271110 .scope module, "ASYNC_FIFO_tb" "ASYNC_FIFO_tb" 2 3;
 .timescale -9 -12;
P_000001f2ad2b4050 .param/l "Address" 0 2 10, +C4<00000000000000000000000000000011>;
P_000001f2ad2b4088 .param/l "Data_width" 0 2 8, +C4<00000000000000000000000000001000>;
P_000001f2ad2b40c0 .param/l "Depth" 0 2 9, +C4<00000000000000000000000000001000>;
P_000001f2ad2b40f8 .param/l "NUM_STAGES" 0 2 11, +C4<00000000000000000000000000000010>;
P_000001f2ad2b4130 .param/l "Rperiod" 0 2 6, +C4<00000000000000000000000000011001>;
P_000001f2ad2b4168 .param/l "Wperiod" 0 2 5, +C4<00000000000000000000000000001010>;
v000001f2ad312080_0 .var "Rclk_tb", 0 0;
v000001f2ad3121c0_0 .net "Rdata_tb", 7 0, v000001f2ad2ae210_0;  1 drivers
v000001f2ad312760_0 .net "Rempty_tb", 0 0, v000001f2ad310b40_0;  1 drivers
v000001f2ad310960_0 .var "Rinc_tb", 0 0;
v000001f2ad310aa0_0 .var/i "Rindex", 31 0;
v000001f2ad314de0_0 .var "Rrst_tb", 0 0;
v000001f2ad315880_0 .var "Wclk_tb", 0 0;
v000001f2ad315600_0 .net "Wfull_tb", 0 0, v000001f2ad3110e0_0;  1 drivers
v000001f2ad314e80_0 .var "Winc_tb", 0 0;
v000001f2ad315ec0_0 .var/i "Windex", 31 0;
v000001f2ad316820_0 .var "Wrdata_tb", 7 0;
v000001f2ad315560_0 .var "Wrst_tb", 0 0;
v000001f2ad316280_0 .var "done", 0 0;
v000001f2ad315420 .array "expected_output", 0 7, 7 0;
v000001f2ad3156a0_0 .var/i "i", 31 0;
S_000001f2ad270df0 .scope module, "FIFOASYNC" "ASYNC_FIFO" 2 185, 3 6 0, S_000001f2ad271110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_000001f2ad22bdd0 .param/l "Address" 0 3 10, +C4<00000000000000000000000000000011>;
P_000001f2ad22be08 .param/l "Data_width" 0 3 8, +C4<00000000000000000000000000001000>;
P_000001f2ad22be40 .param/l "Depth" 0 3 9, +C4<00000000000000000000000000001000>;
P_000001f2ad22be78 .param/l "NUM_STAGES" 0 3 11, +C4<00000000000000000000000000000010>;
v000001f2ad310fa0_0 .net "R2q_wptr_internal", 3 0, v000001f2ad2aed50_0;  1 drivers
v000001f2ad311180_0 .net "Radder_internal", 2 0, L_000001f2ad315f60;  1 drivers
v000001f2ad311900_0 .net "Rclk", 0 0, v000001f2ad312080_0;  1 drivers
v000001f2ad3119a0_0 .net "Rdata", 7 0, v000001f2ad2ae210_0;  alias, 1 drivers
v000001f2ad312580_0 .net "Rempty", 0 0, v000001f2ad310b40_0;  alias, 1 drivers
v000001f2ad311ae0_0 .net "Rempty_flag_internal", 0 0, v000001f2ad311360_0;  1 drivers
v000001f2ad311040_0 .net "Rinc", 0 0, v000001f2ad310960_0;  1 drivers
v000001f2ad311cc0_0 .net "Rptr_internal", 3 0, v000001f2ad310c80_0;  1 drivers
v000001f2ad311b80_0 .net "Rrst", 0 0, v000001f2ad314de0_0;  1 drivers
v000001f2ad311220_0 .net "Wadder_internal", 2 0, L_000001f2ad314c00;  1 drivers
v000001f2ad312120_0 .net "Wclk", 0 0, v000001f2ad315880_0;  1 drivers
v000001f2ad312620_0 .net "Wclken_internal", 0 0, v000001f2ad2aedf0_0;  1 drivers
v000001f2ad311e00_0 .net "Wfull", 0 0, v000001f2ad3110e0_0;  alias, 1 drivers
v000001f2ad311c20_0 .net "Winc", 0 0, v000001f2ad314e80_0;  1 drivers
v000001f2ad311d60_0 .net "Wptr_internal", 3 0, v000001f2ad310dc0_0;  1 drivers
v000001f2ad311f40_0 .net "Wq2_rptr_internal", 3 0, v000001f2ad2ae170_0;  1 drivers
v000001f2ad310e60_0 .net "Wrdata", 7 0, v000001f2ad316820_0;  1 drivers
v000001f2ad311fe0_0 .net "Wrst", 0 0, v000001f2ad315560_0;  1 drivers
S_000001f2ad2b4830 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 3 97, 4 1 0, S_000001f2ad270df0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_000001f2ad29e960 .param/l "BUS_WIDTH" 0 4 4, +C4<000000000000000000000000000000100>;
P_000001f2ad29e998 .param/l "NUM_STAGES" 0 4 3, +C4<00000000000000000000000000000010>;
v000001f2ad2ae490_0 .net "ASYNC", 3 0, v000001f2ad310c80_0;  alias, 1 drivers
v000001f2ad2ae3f0_0 .net "CLK", 0 0, v000001f2ad315880_0;  alias, 1 drivers
v000001f2ad2aeb70_0 .net "RST", 0 0, v000001f2ad315560_0;  alias, 1 drivers
v000001f2ad2ae170_0 .var "SYNC", 3 0;
v000001f2ad2ae670_0 .var/i "i", 31 0;
v000001f2ad2ae710 .array "sync_reg", 0 3, 1 0;
v000001f2ad2ae710_0 .array/port v000001f2ad2ae710, 0;
v000001f2ad2ae710_1 .array/port v000001f2ad2ae710, 1;
v000001f2ad2ae710_2 .array/port v000001f2ad2ae710, 2;
v000001f2ad2ae710_3 .array/port v000001f2ad2ae710, 3;
E_000001f2ad2b6c30 .event anyedge, v000001f2ad2ae710_0, v000001f2ad2ae710_1, v000001f2ad2ae710_2, v000001f2ad2ae710_3;
E_000001f2ad2b73f0/0 .event negedge, v000001f2ad2aeb70_0;
E_000001f2ad2b73f0/1 .event posedge, v000001f2ad2ae3f0_0;
E_000001f2ad2b73f0 .event/or E_000001f2ad2b73f0/0, E_000001f2ad2b73f0/1;
S_000001f2ad27a450 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 3 110, 4 1 0, S_000001f2ad270df0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_000001f2ad29e2e0 .param/l "BUS_WIDTH" 0 4 4, +C4<000000000000000000000000000000100>;
P_000001f2ad29e318 .param/l "NUM_STAGES" 0 4 3, +C4<00000000000000000000000000000010>;
v000001f2ad2ae990_0 .net "ASYNC", 3 0, v000001f2ad310dc0_0;  alias, 1 drivers
v000001f2ad2ae8f0_0 .net "CLK", 0 0, v000001f2ad312080_0;  alias, 1 drivers
v000001f2ad2ae7b0_0 .net "RST", 0 0, v000001f2ad314de0_0;  alias, 1 drivers
v000001f2ad2aed50_0 .var "SYNC", 3 0;
v000001f2ad2aea30_0 .var/i "i", 31 0;
v000001f2ad2ae030 .array "sync_reg", 0 3, 1 0;
v000001f2ad2ae030_0 .array/port v000001f2ad2ae030, 0;
v000001f2ad2ae030_1 .array/port v000001f2ad2ae030, 1;
v000001f2ad2ae030_2 .array/port v000001f2ad2ae030, 2;
v000001f2ad2ae030_3 .array/port v000001f2ad2ae030, 3;
E_000001f2ad2b71b0 .event anyedge, v000001f2ad2ae030_0, v000001f2ad2ae030_1, v000001f2ad2ae030_2, v000001f2ad2ae030_3;
E_000001f2ad2b7530/0 .event negedge, v000001f2ad2ae7b0_0;
E_000001f2ad2b7530/1 .event posedge, v000001f2ad2ae8f0_0;
E_000001f2ad2b7530 .event/or E_000001f2ad2b7530/0, E_000001f2ad2b7530/1;
S_000001f2ad27a5e0 .scope module, "Clogic" "Comb_logic" 3 53, 5 1 0, S_000001f2ad270df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v000001f2ad2aedf0_0 .var "Wclken", 0 0;
v000001f2ad2aead0_0 .net "Wfull", 0 0, v000001f2ad3110e0_0;  alias, 1 drivers
v000001f2ad2aee90_0 .net "Winc", 0 0, v000001f2ad314e80_0;  alias, 1 drivers
E_000001f2ad2b7470 .event anyedge, v000001f2ad2aee90_0, v000001f2ad2aead0_0;
S_000001f2ad279bf0 .scope module, "FIFO_MEM" "FIFO_MEMORY" 3 66, 6 1 0, S_000001f2ad270df0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rempty_flag";
    .port_info 7 /INPUT 1 "Rclk";
P_000001f2ad2b49c0 .param/l "Address" 0 6 5, +C4<00000000000000000000000000000011>;
P_000001f2ad2b49f8 .param/l "Data_width" 0 6 3, +C4<00000000000000000000000000001000>;
P_000001f2ad2b4a30 .param/l "Depth" 0 6 4, +C4<00000000000000000000000000001000>;
v000001f2ad2ae2b0 .array "MEM", 0 7, 7 0;
v000001f2ad2aef30_0 .net "Radder", 2 0, L_000001f2ad315f60;  alias, 1 drivers
v000001f2ad2ae0d0_0 .net "Rclk", 0 0, v000001f2ad312080_0;  alias, 1 drivers
v000001f2ad2ae210_0 .var "Rdata", 7 0;
v000001f2ad311400_0 .net "Rempty_flag", 0 0, v000001f2ad311360_0;  alias, 1 drivers
v000001f2ad3112c0_0 .net "Wadder", 2 0, L_000001f2ad314c00;  alias, 1 drivers
v000001f2ad3114a0_0 .net "Wclk", 0 0, v000001f2ad315880_0;  alias, 1 drivers
v000001f2ad311ea0_0 .net "Wclken", 0 0, v000001f2ad2aedf0_0;  alias, 1 drivers
v000001f2ad311540_0 .net "Wrdata", 7 0, v000001f2ad316820_0;  alias, 1 drivers
E_000001f2ad2b74b0 .event posedge, v000001f2ad2ae8f0_0;
E_000001f2ad2b6ef0 .event posedge, v000001f2ad2ae3f0_0;
S_000001f2ad279d80 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 3 80, 7 1 0, S_000001f2ad270df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 4 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 4 "Rptr";
P_000001f2ad2b6930 .param/l "Address" 0 7 1, +C4<00000000000000000000000000000011>;
v000001f2ad310d20_0 .net "R2q_wptr", 3 0, v000001f2ad2aed50_0;  alias, 1 drivers
v000001f2ad312300_0 .net "Radder", 2 0, L_000001f2ad315f60;  alias, 1 drivers
v000001f2ad3115e0_0 .var "Radder_binary_current", 3 0;
v000001f2ad312260_0 .var "Radder_binary_next", 3 0;
v000001f2ad3123a0_0 .var "Radder_gray_next", 3 0;
v000001f2ad312440_0 .net "Rclk", 0 0, v000001f2ad312080_0;  alias, 1 drivers
v000001f2ad310b40_0 .var "Rempty", 0 0;
v000001f2ad311360_0 .var "Rempty_flag", 0 0;
v000001f2ad310be0_0 .net "Rinc", 0 0, v000001f2ad310960_0;  alias, 1 drivers
v000001f2ad310c80_0 .var "Rptr", 3 0;
v000001f2ad311680_0 .net "Rrst", 0 0, v000001f2ad314de0_0;  alias, 1 drivers
E_000001f2ad2b6cf0 .event anyedge, v000001f2ad3115e0_0, v000001f2ad310be0_0, v000001f2ad310b40_0, v000001f2ad312260_0;
L_000001f2ad315f60 .part v000001f2ad3115e0_0, 0, 3;
S_000001f2ad287120 .scope module, "FIFO_WPTRFULL" "FIFO_wptr_wfull" 3 42, 8 26 0, S_000001f2ad270df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 4 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 4 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_000001f2ad2b6d30 .param/l "Address" 0 8 27, +C4<00000000000000000000000000000011>;
v000001f2ad311a40_0 .net "Wadder", 2 0, L_000001f2ad314c00;  alias, 1 drivers
v000001f2ad310a00_0 .var "Wadder_binary_current", 3 0;
v000001f2ad3126c0_0 .var "Wadder_binary_next", 3 0;
v000001f2ad311860_0 .var "Wadder_gray_next", 3 0;
v000001f2ad311720_0 .net "Wclk", 0 0, v000001f2ad315880_0;  alias, 1 drivers
v000001f2ad3110e0_0 .var "Wfull", 0 0;
v000001f2ad3117c0_0 .net "Winc", 0 0, v000001f2ad314e80_0;  alias, 1 drivers
v000001f2ad310dc0_0 .var "Wptr", 3 0;
v000001f2ad3124e0_0 .net "Wq2_rptr", 3 0, v000001f2ad2ae170_0;  alias, 1 drivers
v000001f2ad310f00_0 .net "Wrst", 0 0, v000001f2ad315560_0;  alias, 1 drivers
E_000001f2ad2b66b0 .event anyedge, v000001f2ad310a00_0, v000001f2ad2aee90_0, v000001f2ad2aead0_0, v000001f2ad3126c0_0;
L_000001f2ad314c00 .part v000001f2ad310a00_0, 0, 3;
S_000001f2ad2872b0 .scope task, "initialize" "initialize" 2 50, 2 50 0, S_000001f2ad271110;
 .timescale -9 -12;
TD_ASYNC_FIFO_tb.initialize ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2ad314e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2ad315560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2ad310960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2ad314de0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f2ad316820_0, 0, 8;
    %end;
S_000001f2ad294440 .scope task, "read" "read" 2 89, 2 89 0, S_000001f2ad271110;
 .timescale -9 -12;
TD_ASYNC_FIFO_tb.read ;
    %wait E_000001f2ad2b74b0;
    %load/vec4 v000001f2ad312760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2ad310960_0, 0, 1;
    %wait E_000001f2ad2b74b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2ad310960_0, 0, 1;
    %load/vec4 v000001f2ad3121c0_0;
    %ix/getv/s 4, v000001f2ad310aa0_0;
    %load/vec4a v000001f2ad315420, 4;
    %cmp/ne;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 99 "$display", "There is an error with reading the data" {0 0 0};
T_1.2 ;
    %load/vec4 v000001f2ad310aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f2ad310aa0_0, 0, 32;
T_1.0 ;
    %end;
S_000001f2ad2945d0 .scope task, "reset" "reset" 2 60, 2 60 0, S_000001f2ad271110;
 .timescale -9 -12;
TD_ASYNC_FIFO_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2ad315560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2ad314de0_0, 0, 1;
    %wait E_000001f2ad2b74b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2ad315560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2ad314de0_0, 0, 1;
    %wait E_000001f2ad2b74b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2ad315ec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2ad310aa0_0, 0, 32;
    %end;
S_000001f2ad28dc70 .scope task, "write" "write" 2 73, 2 73 0, S_000001f2ad271110;
 .timescale -9 -12;
v000001f2ad312800_0 .var "data", 7 0;
TD_ASYNC_FIFO_tb.write ;
    %wait E_000001f2ad2b6ef0;
    %load/vec4 v000001f2ad315600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001f2ad312800_0;
    %store/vec4 v000001f2ad316820_0, 0, 8;
    %load/vec4 v000001f2ad312800_0;
    %ix/getv/s 4, v000001f2ad315ec0_0;
    %store/vec4a v000001f2ad315420, 4, 0;
    %load/vec4 v000001f2ad315ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f2ad315ec0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2ad314e80_0, 0, 1;
    %wait E_000001f2ad2b6ef0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2ad314e80_0, 0, 1;
T_3.4 ;
    %end;
    .scope S_000001f2ad287120;
T_4 ;
    %wait E_000001f2ad2b66b0;
    %load/vec4 v000001f2ad310a00_0;
    %load/vec4 v000001f2ad3117c0_0;
    %pad/u 4;
    %load/vec4 v000001f2ad3110e0_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v000001f2ad3126c0_0, 0, 4;
    %load/vec4 v000001f2ad3126c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000001f2ad3126c0_0;
    %xor;
    %store/vec4 v000001f2ad311860_0, 0, 4;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f2ad287120;
T_5 ;
    %wait E_000001f2ad2b73f0;
    %load/vec4 v000001f2ad310f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f2ad310a00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f2ad310dc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f2ad3126c0_0;
    %assign/vec4 v000001f2ad310a00_0, 0;
    %load/vec4 v000001f2ad311860_0;
    %assign/vec4 v000001f2ad310dc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f2ad287120;
T_6 ;
    %wait E_000001f2ad2b73f0;
    %load/vec4 v000001f2ad310f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2ad3110e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f2ad311860_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001f2ad3124e0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_6.3, 4;
    %load/vec4 v000001f2ad311860_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000001f2ad3124e0_0;
    %parti/s 1, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_6.2, 8;
    %load/vec4 v000001f2ad311860_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001f2ad3124e0_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %assign/vec4 v000001f2ad3110e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f2ad27a5e0;
T_7 ;
    %wait E_000001f2ad2b7470;
    %load/vec4 v000001f2ad2aee90_0;
    %load/vec4 v000001f2ad2aead0_0;
    %inv;
    %and;
    %store/vec4 v000001f2ad2aedf0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f2ad279bf0;
T_8 ;
    %wait E_000001f2ad2b6ef0;
    %load/vec4 v000001f2ad311ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001f2ad311540_0;
    %load/vec4 v000001f2ad3112c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f2ad2ae2b0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f2ad279bf0;
T_9 ;
    %wait E_000001f2ad2b74b0;
    %load/vec4 v000001f2ad311400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001f2ad2aef30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f2ad2ae2b0, 4;
    %assign/vec4 v000001f2ad2ae210_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f2ad279d80;
T_10 ;
    %wait E_000001f2ad2b6cf0;
    %load/vec4 v000001f2ad3115e0_0;
    %load/vec4 v000001f2ad310be0_0;
    %pad/u 4;
    %load/vec4 v000001f2ad310b40_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v000001f2ad312260_0, 0, 4;
    %load/vec4 v000001f2ad312260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000001f2ad312260_0;
    %xor;
    %store/vec4 v000001f2ad3123a0_0, 0, 4;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001f2ad279d80;
T_11 ;
    %wait E_000001f2ad2b7530;
    %load/vec4 v000001f2ad311680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f2ad3115e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f2ad310c80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001f2ad312260_0;
    %assign/vec4 v000001f2ad3115e0_0, 0;
    %load/vec4 v000001f2ad3123a0_0;
    %assign/vec4 v000001f2ad310c80_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f2ad279d80;
T_12 ;
    %wait E_000001f2ad2b7530;
    %load/vec4 v000001f2ad311680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2ad310b40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001f2ad3123a0_0;
    %load/vec4 v000001f2ad310d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001f2ad310b40_0, 0;
    %load/vec4 v000001f2ad3123a0_0;
    %load/vec4 v000001f2ad310d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001f2ad311360_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f2ad2b4830;
T_13 ;
    %wait E_000001f2ad2b73f0;
    %load/vec4 v000001f2ad2aeb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2ad2ae670_0, 0, 32;
T_13.2 ;
    %load/vec4 v000001f2ad2ae670_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000001f2ad2ae670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f2ad2ae710, 0, 4;
    %load/vec4 v000001f2ad2ae670_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f2ad2ae670_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2ad2ae670_0, 0, 32;
T_13.4 ;
    %load/vec4 v000001f2ad2ae670_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_13.5, 5;
    %ix/getv/s 4, v000001f2ad2ae670_0;
    %load/vec4a v000001f2ad2ae710, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001f2ad2ae490_0;
    %load/vec4 v000001f2ad2ae670_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000001f2ad2ae670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f2ad2ae710, 0, 4;
    %load/vec4 v000001f2ad2ae670_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f2ad2ae670_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001f2ad2b4830;
T_14 ;
    %wait E_000001f2ad2b6c30;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2ad2ae670_0, 0, 32;
T_14.0 ;
    %load/vec4 v000001f2ad2ae670_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_14.1, 5;
    %ix/getv/s 4, v000001f2ad2ae670_0;
    %load/vec4a v000001f2ad2ae710, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000001f2ad2ae670_0;
    %store/vec4 v000001f2ad2ae170_0, 4, 1;
    %load/vec4 v000001f2ad2ae670_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f2ad2ae670_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001f2ad27a450;
T_15 ;
    %wait E_000001f2ad2b7530;
    %load/vec4 v000001f2ad2ae7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2ad2aea30_0, 0, 32;
T_15.2 ;
    %load/vec4 v000001f2ad2aea30_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000001f2ad2aea30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f2ad2ae030, 0, 4;
    %load/vec4 v000001f2ad2aea30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f2ad2aea30_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2ad2aea30_0, 0, 32;
T_15.4 ;
    %load/vec4 v000001f2ad2aea30_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_15.5, 5;
    %ix/getv/s 4, v000001f2ad2aea30_0;
    %load/vec4a v000001f2ad2ae030, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000001f2ad2ae990_0;
    %load/vec4 v000001f2ad2aea30_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000001f2ad2aea30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f2ad2ae030, 0, 4;
    %load/vec4 v000001f2ad2aea30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f2ad2aea30_0, 0, 32;
    %jmp T_15.4;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001f2ad27a450;
T_16 ;
    %wait E_000001f2ad2b71b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f2ad2aea30_0, 0, 32;
T_16.0 ;
    %load/vec4 v000001f2ad2aea30_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_16.1, 5;
    %ix/getv/s 4, v000001f2ad2aea30_0;
    %load/vec4a v000001f2ad2ae030, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000001f2ad2aea30_0;
    %store/vec4 v000001f2ad2aed50_0, 4, 1;
    %load/vec4 v000001f2ad2aea30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f2ad2aea30_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001f2ad271110;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2ad316280_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_000001f2ad271110;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2ad315880_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2ad315880_0, 0, 1;
    %delay 5000, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_000001f2ad271110;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2ad312080_0, 0, 1;
    %delay 12500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2ad312080_0, 0, 1;
    %delay 12500, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_000001f2ad271110;
T_20 ;
    %vpi_call 2 110 "$dumpfile", "ASYNC_FIFO.vcd" {0 0 0};
    %vpi_call 2 111 "$dumpvars" {0 0 0};
    %fork TD_ASYNC_FIFO_tb.initialize, S_000001f2ad2872b0;
    %join;
    %fork TD_ASYNC_FIFO_tb.reset, S_000001f2ad2945d0;
    %join;
    %vpi_call 2 115 "$display", "Test case 1: trying to fill FIFO to its maximum value" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f2ad3156a0_0, 0, 32;
T_20.0 ;
    %load/vec4 v000001f2ad3156a0_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v000001f2ad3156a0_0;
    %add;
    %pad/u 8;
    %store/vec4 v000001f2ad312800_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write, S_000001f2ad28dc70;
    %join;
    %load/vec4 v000001f2ad3156a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f2ad3156a0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %load/vec4 v000001f2ad315880_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 121 "$display", "Number of writes=%0d ,Wfull=%0b , Wempty=%0b", v000001f2ad315ec0_0, v000001f2ad315600_0, v000001f2ad312760_0 {0 0 0};
    %vpi_call 2 123 "$display", "Test case 2 : trying to store a data when the FIFO is full" {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v000001f2ad312800_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write, S_000001f2ad28dc70;
    %join;
    %load/vec4 v000001f2ad315880_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 126 "$display", "Wfull=%0b , Wempty=%0b", v000001f2ad315600_0, v000001f2ad312760_0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_000001f2ad271110;
T_21 ;
    %delay 300000, 0;
    %vpi_call 2 135 "$display", "Test case 3: trying to read all the contents in the FIFO " {0 0 0};
T_21.0 ;
    %load/vec4 v000001f2ad312760_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v000001f2ad310aa0_0;
    %load/vec4 v000001f2ad315ec0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz T_21.1, 8;
    %fork TD_ASYNC_FIFO_tb.read, S_000001f2ad294440;
    %join;
    %jmp T_21.0;
T_21.1 ;
    %load/vec4 v000001f2ad312080_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 139 "$display", "Number of Reads=%0d ,Wfull=%0b , Wempty=%0b", v000001f2ad310aa0_0, v000001f2ad315600_0, v000001f2ad312760_0 {0 0 0};
    %vpi_call 2 143 "$display", "Test case 4: trying to read when the FIFO is empty" {0 0 0};
    %fork TD_ASYNC_FIFO_tb.read, S_000001f2ad294440;
    %join;
    %load/vec4 v000001f2ad312080_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 146 "$display", "Wfull=%0b , Wempty=%0b", v000001f2ad315600_0, v000001f2ad312760_0 {0 0 0};
    %vpi_call 2 150 "$display", "Test case 5: trying to read and write simultaneously" {0 0 0};
    %fork TD_ASYNC_FIFO_tb.reset, S_000001f2ad2945d0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2ad316280_0, 0, 1;
    %fork t_1, S_000001f2ad271110;
    %fork t_2, S_000001f2ad271110;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f2ad3156a0_0, 0, 32;
T_21.3 ;
    %load/vec4 v000001f2ad3156a0_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_21.4, 5;
    %pushi/vec4 50, 0, 32;
    %load/vec4 v000001f2ad3156a0_0;
    %add;
    %pad/u 8;
    %store/vec4 v000001f2ad312800_0, 0, 8;
    %fork TD_ASYNC_FIFO_tb.write, S_000001f2ad28dc70;
    %join;
    %load/vec4 v000001f2ad3156a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f2ad3156a0_0, 0, 32;
    %jmp T_21.3;
T_21.4 ;
    %end;
t_2 ;
T_21.5 ;
    %load/vec4 v000001f2ad316280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_21.6, 8;
    %fork TD_ASYNC_FIFO_tb.read, S_000001f2ad294440;
    %join;
    %load/vec4 v000001f2ad310aa0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_21.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2ad316280_0, 0, 1;
    %jmp T_21.8;
T_21.7 ;
    %fork TD_ASYNC_FIFO_tb.read, S_000001f2ad294440;
    %join;
T_21.8 ;
    %jmp T_21.5;
T_21.6 ;
    %end;
    .scope S_000001f2ad271110;
t_0 ;
    %wait E_000001f2ad2b74b0;
    %vpi_call 2 170 "$display", "Number of Reads=%0d , Number of writes=%0d , Wfull=%0b , Wempty=%0b", v000001f2ad310aa0_0, v000001f2ad315ec0_0, v000001f2ad315600_0, v000001f2ad312760_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 173 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "ASYNC_FIFO_tb.v";
    "./ASYNC_FIFO.v";
    "./BIT_SYNC.v";
    "./Comb_logic.v";
    "./FIFO_MEMORY.v";
    "./FIFO_rptr_rempty.v";
    "./FIFO_wprt_wfull.v";
