
ilm_STM32F7xx_Project1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000065bc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b1c  0800678c  0800678c  0001678c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080082a8  080082a8  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  080082a8  080082a8  000182a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080082b0  080082b0  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082b0  080082b0  000182b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080082b4  080082b4  000182b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  080082b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a0  200000a4  0800835c  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00008404  20000444  0800835c  00020444  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ac0  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003223  00000000  00000000  00033b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001158  00000000  00000000  00036db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fb8  00000000  00000000  00037f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000276f1  00000000  00000000  00038ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001486e  00000000  00000000  000605b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0541  00000000  00000000  00074e27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00165368  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a8c  00000000  00000000  001653b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000a4 	.word	0x200000a4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006774 	.word	0x08006774

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000a8 	.word	0x200000a8
 800020c:	08006774 	.word	0x08006774

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005b8:	f3bf 8f4f 	dsb	sy
}
 80005bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005be:	f3bf 8f6f 	isb	sy
}
 80005c2:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80005c4:	4b0d      	ldr	r3, [pc, #52]	; (80005fc <SCB_EnableICache+0x48>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80005cc:	f3bf 8f4f 	dsb	sy
}
 80005d0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005d2:	f3bf 8f6f 	isb	sy
}
 80005d6:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80005d8:	4b08      	ldr	r3, [pc, #32]	; (80005fc <SCB_EnableICache+0x48>)
 80005da:	695b      	ldr	r3, [r3, #20]
 80005dc:	4a07      	ldr	r2, [pc, #28]	; (80005fc <SCB_EnableICache+0x48>)
 80005de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005e2:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80005e4:	f3bf 8f4f 	dsb	sy
}
 80005e8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005ea:	f3bf 8f6f 	isb	sy
}
 80005ee:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80005f0:	bf00      	nop
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	e000ed00 	.word	0xe000ed00

08000600 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000600:	b480      	push	{r7}
 8000602:	b085      	sub	sp, #20
 8000604:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000606:	4b1f      	ldr	r3, [pc, #124]	; (8000684 <SCB_EnableDCache+0x84>)
 8000608:	2200      	movs	r2, #0
 800060a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800060e:	f3bf 8f4f 	dsb	sy
}
 8000612:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000614:	4b1b      	ldr	r3, [pc, #108]	; (8000684 <SCB_EnableDCache+0x84>)
 8000616:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800061a:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	0b5b      	lsrs	r3, r3, #13
 8000620:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000624:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	08db      	lsrs	r3, r3, #3
 800062a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800062e:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	015a      	lsls	r2, r3, #5
 8000634:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000638:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800063a:	68ba      	ldr	r2, [r7, #8]
 800063c:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800063e:	4911      	ldr	r1, [pc, #68]	; (8000684 <SCB_EnableDCache+0x84>)
 8000640:	4313      	orrs	r3, r2
 8000642:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000646:	68bb      	ldr	r3, [r7, #8]
 8000648:	1e5a      	subs	r2, r3, #1
 800064a:	60ba      	str	r2, [r7, #8]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d1ef      	bne.n	8000630 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	1e5a      	subs	r2, r3, #1
 8000654:	60fa      	str	r2, [r7, #12]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d1e5      	bne.n	8000626 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800065a:	f3bf 8f4f 	dsb	sy
}
 800065e:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000660:	4b08      	ldr	r3, [pc, #32]	; (8000684 <SCB_EnableDCache+0x84>)
 8000662:	695b      	ldr	r3, [r3, #20]
 8000664:	4a07      	ldr	r2, [pc, #28]	; (8000684 <SCB_EnableDCache+0x84>)
 8000666:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800066a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800066c:	f3bf 8f4f 	dsb	sy
}
 8000670:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000672:	f3bf 8f6f 	isb	sy
}
 8000676:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000678:	bf00      	nop
 800067a:	3714      	adds	r7, #20
 800067c:	46bd      	mov	sp, r7
 800067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000682:	4770      	bx	lr
 8000684:	e000ed00 	.word	0xe000ed00

08000688 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	/* Enable the CPU Cache */
	/* Enable I-Cache */
	SCB_EnableICache();
 800068e:	f7ff ff91 	bl	80005b4 <SCB_EnableICache>
	/* Enable D-Cache */
	SCB_EnableDCache();
 8000692:	f7ff ffb5 	bl	8000600 <SCB_EnableDCache>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000696:	f000 fa7a 	bl	8000b8e <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800069a:	f000 f85f 	bl	800075c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800069e:	f000 f91d 	bl	80008dc <MX_GPIO_Init>
	MX_CRC_Init();
 80006a2:	f000 f8c7 	bl	8000834 <MX_CRC_Init>
	MX_DMA2D_Init();
 80006a6:	f000 f8e7 	bl	8000878 <MX_DMA2D_Init>
	/* USER CODE BEGIN 2 */
	BSP_SDRAM_Init(); /* Initializes the SDRAM device */
 80006aa:	f004 ff91 	bl	80055d0 <BSP_SDRAM_Init>
	__HAL_RCC_CRC_CLK_ENABLE(); /* Enable the CRC Module */
 80006ae:	4b24      	ldr	r3, [pc, #144]	; (8000740 <main+0xb8>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b2:	4a23      	ldr	r2, [pc, #140]	; (8000740 <main+0xb8>)
 80006b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80006b8:	6313      	str	r3, [r2, #48]	; 0x30
 80006ba:	4b21      	ldr	r3, [pc, #132]	; (8000740 <main+0xb8>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	687b      	ldr	r3, [r7, #4]

	BSP_TS_Init(480, 272);
 80006c6:	f44f 7188 	mov.w	r1, #272	; 0x110
 80006ca:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80006ce:	f005 f935 	bl	800593c <BSP_TS_Init>

	BSP_LCD_Init();
 80006d2:	f004 fac7 	bl	8004c64 <BSP_LCD_Init>
	BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 80006d6:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80006da:	2000      	movs	r0, #0
 80006dc:	f004 fb5a 	bl	8004d94 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_DisplayOn();
 80006e0:	f004 fd5e 	bl	80051a0 <BSP_LCD_DisplayOn>

	BSP_LCD_SelectLayer(0);
 80006e4:	2000      	movs	r0, #0
 80006e6:	f004 fbb5 	bl	8004e54 <BSP_LCD_SelectLayer>
	BSP_LCD_Clear(LCD_COLOR_DARKGREEN);
 80006ea:	4816      	ldr	r0, [pc, #88]	; (8000744 <main+0xbc>)
 80006ec:	f004 fbdc 	bl	8004ea8 <BSP_LCD_Clear>

	BSP_LCD_DisplayStringAt(20, 20, (uint8_t*) "Hello!", CENTER_MODE);
 80006f0:	2301      	movs	r3, #1
 80006f2:	4a15      	ldr	r2, [pc, #84]	; (8000748 <main+0xc0>)
 80006f4:	2114      	movs	r1, #20
 80006f6:	2014      	movs	r0, #20
 80006f8:	f004 fc42 	bl	8004f80 <BSP_LCD_DisplayStringAt>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		  BSP_TS_GetState(&ts);
 80006fc:	4813      	ldr	r0, [pc, #76]	; (800074c <main+0xc4>)
 80006fe:	f005 f95d 	bl	80059bc <BSP_TS_GetState>
		  sprintf(xTouchStr, "X: %3d", ts.touchX[0]);
 8000702:	4b12      	ldr	r3, [pc, #72]	; (800074c <main+0xc4>)
 8000704:	885b      	ldrh	r3, [r3, #2]
 8000706:	461a      	mov	r2, r3
 8000708:	4911      	ldr	r1, [pc, #68]	; (8000750 <main+0xc8>)
 800070a:	4812      	ldr	r0, [pc, #72]	; (8000754 <main+0xcc>)
 800070c:	f005 fbc4 	bl	8005e98 <siprintf>
		  BSP_LCD_DisplayStringAt(20, 20, (uint8_t *)xTouchStr, LEFT_MODE);
 8000710:	2303      	movs	r3, #3
 8000712:	4a10      	ldr	r2, [pc, #64]	; (8000754 <main+0xcc>)
 8000714:	2114      	movs	r1, #20
 8000716:	2014      	movs	r0, #20
 8000718:	f004 fc32 	bl	8004f80 <BSP_LCD_DisplayStringAt>

		  sprintf(xTouchStr, "Y: %3d", ts.touchY[0]);
 800071c:	4b0b      	ldr	r3, [pc, #44]	; (800074c <main+0xc4>)
 800071e:	899b      	ldrh	r3, [r3, #12]
 8000720:	461a      	mov	r2, r3
 8000722:	490d      	ldr	r1, [pc, #52]	; (8000758 <main+0xd0>)
 8000724:	480b      	ldr	r0, [pc, #44]	; (8000754 <main+0xcc>)
 8000726:	f005 fbb7 	bl	8005e98 <siprintf>
		  BSP_LCD_DisplayStringAt(20, 60, (uint8_t *)xTouchStr, LEFT_MODE);
 800072a:	2303      	movs	r3, #3
 800072c:	4a09      	ldr	r2, [pc, #36]	; (8000754 <main+0xcc>)
 800072e:	213c      	movs	r1, #60	; 0x3c
 8000730:	2014      	movs	r0, #20
 8000732:	f004 fc25 	bl	8004f80 <BSP_LCD_DisplayStringAt>
		  HAL_Delay(50);
 8000736:	2032      	movs	r0, #50	; 0x32
 8000738:	f000 fa86 	bl	8000c48 <HAL_Delay>
	while (1) {
 800073c:	e7de      	b.n	80006fc <main+0x74>
 800073e:	bf00      	nop
 8000740:	40023800 	.word	0x40023800
 8000744:	ff008000 	.word	0xff008000
 8000748:	0800678c 	.word	0x0800678c
 800074c:	20000124 	.word	0x20000124
 8000750:	08006794 	.word	0x08006794
 8000754:	20000150 	.word	0x20000150
 8000758:	0800679c 	.word	0x0800679c

0800075c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800075c:	b580      	push	{r7, lr}
 800075e:	b094      	sub	sp, #80	; 0x50
 8000760:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000762:	f107 0320 	add.w	r3, r7, #32
 8000766:	2230      	movs	r2, #48	; 0x30
 8000768:	2100      	movs	r1, #0
 800076a:	4618      	mov	r0, r3
 800076c:	f005 fb8c 	bl	8005e88 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000770:	f107 030c 	add.w	r3, r7, #12
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
 8000778:	605a      	str	r2, [r3, #4]
 800077a:	609a      	str	r2, [r3, #8]
 800077c:	60da      	str	r2, [r3, #12]
 800077e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000780:	4b2a      	ldr	r3, [pc, #168]	; (800082c <SystemClock_Config+0xd0>)
 8000782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000784:	4a29      	ldr	r2, [pc, #164]	; (800082c <SystemClock_Config+0xd0>)
 8000786:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800078a:	6413      	str	r3, [r2, #64]	; 0x40
 800078c:	4b27      	ldr	r3, [pc, #156]	; (800082c <SystemClock_Config+0xd0>)
 800078e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000790:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000794:	60bb      	str	r3, [r7, #8]
 8000796:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000798:	4b25      	ldr	r3, [pc, #148]	; (8000830 <SystemClock_Config+0xd4>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a24      	ldr	r2, [pc, #144]	; (8000830 <SystemClock_Config+0xd4>)
 800079e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007a2:	6013      	str	r3, [r2, #0]
 80007a4:	4b22      	ldr	r3, [pc, #136]	; (8000830 <SystemClock_Config+0xd4>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007ac:	607b      	str	r3, [r7, #4]
 80007ae:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007b0:	2301      	movs	r3, #1
 80007b2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007b8:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ba:	2302      	movs	r3, #2
 80007bc:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007be:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007c2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 12;
 80007c4:	230c      	movs	r3, #12
 80007c6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 192;
 80007c8:	23c0      	movs	r3, #192	; 0xc0
 80007ca:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007cc:	2302      	movs	r3, #2
 80007ce:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 2;
 80007d0:	2302      	movs	r3, #2
 80007d2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80007d4:	f107 0320 	add.w	r3, r7, #32
 80007d8:	4618      	mov	r0, r3
 80007da:	f002 fc07 	bl	8002fec <HAL_RCC_OscConfig>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <SystemClock_Config+0x8c>
		Error_Handler();
 80007e4:	f000 f8c4 	bl	8000970 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 80007e8:	f002 fbb0 	bl	8002f4c <HAL_PWREx_EnableOverDrive>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <SystemClock_Config+0x9a>
		Error_Handler();
 80007f2:	f000 f8bd 	bl	8000970 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80007f6:	230f      	movs	r3, #15
 80007f8:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007fa:	2302      	movs	r3, #2
 80007fc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007fe:	2300      	movs	r3, #0
 8000800:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000802:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000806:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000808:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800080c:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK) {
 800080e:	f107 030c 	add.w	r3, r7, #12
 8000812:	2106      	movs	r1, #6
 8000814:	4618      	mov	r0, r3
 8000816:	f002 fe8d 	bl	8003534 <HAL_RCC_ClockConfig>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <SystemClock_Config+0xc8>
		Error_Handler();
 8000820:	f000 f8a6 	bl	8000970 <Error_Handler>
	}
}
 8000824:	bf00      	nop
 8000826:	3750      	adds	r7, #80	; 0x50
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	40023800 	.word	0x40023800
 8000830:	40007000 	.word	0x40007000

08000834 <MX_CRC_Init>:
/**
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void) {
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
	/* USER CODE END CRC_Init 0 */

	/* USER CODE BEGIN CRC_Init 1 */

	/* USER CODE END CRC_Init 1 */
	hcrc.Instance = CRC;
 8000838:	4b0d      	ldr	r3, [pc, #52]	; (8000870 <MX_CRC_Init+0x3c>)
 800083a:	4a0e      	ldr	r2, [pc, #56]	; (8000874 <MX_CRC_Init+0x40>)
 800083c:	601a      	str	r2, [r3, #0]
	hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800083e:	4b0c      	ldr	r3, [pc, #48]	; (8000870 <MX_CRC_Init+0x3c>)
 8000840:	2200      	movs	r2, #0
 8000842:	711a      	strb	r2, [r3, #4]
	hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000844:	4b0a      	ldr	r3, [pc, #40]	; (8000870 <MX_CRC_Init+0x3c>)
 8000846:	2200      	movs	r2, #0
 8000848:	715a      	strb	r2, [r3, #5]
	hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800084a:	4b09      	ldr	r3, [pc, #36]	; (8000870 <MX_CRC_Init+0x3c>)
 800084c:	2200      	movs	r2, #0
 800084e:	615a      	str	r2, [r3, #20]
	hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000850:	4b07      	ldr	r3, [pc, #28]	; (8000870 <MX_CRC_Init+0x3c>)
 8000852:	2200      	movs	r2, #0
 8000854:	619a      	str	r2, [r3, #24]
	hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000856:	4b06      	ldr	r3, [pc, #24]	; (8000870 <MX_CRC_Init+0x3c>)
 8000858:	2201      	movs	r2, #1
 800085a:	621a      	str	r2, [r3, #32]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 800085c:	4804      	ldr	r0, [pc, #16]	; (8000870 <MX_CRC_Init+0x3c>)
 800085e:	f000 fb29 	bl	8000eb4 <HAL_CRC_Init>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_CRC_Init+0x38>
		Error_Handler();
 8000868:	f000 f882 	bl	8000970 <Error_Handler>
	}
	/* USER CODE BEGIN CRC_Init 2 */

	/* USER CODE END CRC_Init 2 */

}
 800086c:	bf00      	nop
 800086e:	bd80      	pop	{r7, pc}
 8000870:	200000c0 	.word	0x200000c0
 8000874:	40023000 	.word	0x40023000

08000878 <MX_DMA2D_Init>:
/**
 * @brief DMA2D Initialization Function
 * @param None
 * @retval None
 */
static void MX_DMA2D_Init(void) {
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
	/* USER CODE END DMA2D_Init 0 */

	/* USER CODE BEGIN DMA2D_Init 1 */

	/* USER CODE END DMA2D_Init 1 */
	hdma2d.Instance = DMA2D;
 800087c:	4b15      	ldr	r3, [pc, #84]	; (80008d4 <MX_DMA2D_Init+0x5c>)
 800087e:	4a16      	ldr	r2, [pc, #88]	; (80008d8 <MX_DMA2D_Init+0x60>)
 8000880:	601a      	str	r2, [r3, #0]
	hdma2d.Init.Mode = DMA2D_M2M;
 8000882:	4b14      	ldr	r3, [pc, #80]	; (80008d4 <MX_DMA2D_Init+0x5c>)
 8000884:	2200      	movs	r2, #0
 8000886:	605a      	str	r2, [r3, #4]
	hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000888:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <MX_DMA2D_Init+0x5c>)
 800088a:	2200      	movs	r2, #0
 800088c:	609a      	str	r2, [r3, #8]
	hdma2d.Init.OutputOffset = 0;
 800088e:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <MX_DMA2D_Init+0x5c>)
 8000890:	2200      	movs	r2, #0
 8000892:	60da      	str	r2, [r3, #12]
	hdma2d.LayerCfg[1].InputOffset = 0;
 8000894:	4b0f      	ldr	r3, [pc, #60]	; (80008d4 <MX_DMA2D_Init+0x5c>)
 8000896:	2200      	movs	r2, #0
 8000898:	629a      	str	r2, [r3, #40]	; 0x28
	hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800089a:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <MX_DMA2D_Init+0x5c>)
 800089c:	2200      	movs	r2, #0
 800089e:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80008a0:	4b0c      	ldr	r3, [pc, #48]	; (80008d4 <MX_DMA2D_Init+0x5c>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	631a      	str	r2, [r3, #48]	; 0x30
	hdma2d.LayerCfg[1].InputAlpha = 0;
 80008a6:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <MX_DMA2D_Init+0x5c>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_DMA2D_Init(&hdma2d) != HAL_OK) {
 80008ac:	4809      	ldr	r0, [pc, #36]	; (80008d4 <MX_DMA2D_Init+0x5c>)
 80008ae:	f000 fda9 	bl	8001404 <HAL_DMA2D_Init>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_DMA2D_Init+0x44>
		Error_Handler();
 80008b8:	f000 f85a 	bl	8000970 <Error_Handler>
	}
	if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK) {
 80008bc:	2101      	movs	r1, #1
 80008be:	4805      	ldr	r0, [pc, #20]	; (80008d4 <MX_DMA2D_Init+0x5c>)
 80008c0:	f000 fefe 	bl	80016c0 <HAL_DMA2D_ConfigLayer>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_DMA2D_Init+0x56>
		Error_Handler();
 80008ca:	f000 f851 	bl	8000970 <Error_Handler>
	}
	/* USER CODE BEGIN DMA2D_Init 2 */

	/* USER CODE END DMA2D_Init 2 */

}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	200000e4 	.word	0x200000e4
 80008d8:	4002b000 	.word	0x4002b000

080008dc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	b088      	sub	sp, #32
 80008e0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80008e2:	f107 030c 	add.w	r3, r7, #12
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
 80008ea:	605a      	str	r2, [r3, #4]
 80008ec:	609a      	str	r2, [r3, #8]
 80008ee:	60da      	str	r2, [r3, #12]
 80008f0:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80008f2:	4b1d      	ldr	r3, [pc, #116]	; (8000968 <MX_GPIO_Init+0x8c>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	4a1c      	ldr	r2, [pc, #112]	; (8000968 <MX_GPIO_Init+0x8c>)
 80008f8:	f043 0301 	orr.w	r3, r3, #1
 80008fc:	6313      	str	r3, [r2, #48]	; 0x30
 80008fe:	4b1a      	ldr	r3, [pc, #104]	; (8000968 <MX_GPIO_Init+0x8c>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	f003 0301 	and.w	r3, r3, #1
 8000906:	60bb      	str	r3, [r7, #8]
 8000908:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOI_CLK_ENABLE();
 800090a:	4b17      	ldr	r3, [pc, #92]	; (8000968 <MX_GPIO_Init+0x8c>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	4a16      	ldr	r2, [pc, #88]	; (8000968 <MX_GPIO_Init+0x8c>)
 8000910:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000914:	6313      	str	r3, [r2, #48]	; 0x30
 8000916:	4b14      	ldr	r3, [pc, #80]	; (8000968 <MX_GPIO_Init+0x8c>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800091e:	607b      	str	r3, [r7, #4]
 8000920:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000922:	4b11      	ldr	r3, [pc, #68]	; (8000968 <MX_GPIO_Init+0x8c>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000926:	4a10      	ldr	r2, [pc, #64]	; (8000968 <MX_GPIO_Init+0x8c>)
 8000928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800092c:	6313      	str	r3, [r2, #48]	; 0x30
 800092e:	4b0e      	ldr	r3, [pc, #56]	; (8000968 <MX_GPIO_Init+0x8c>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000936:	603b      	str	r3, [r7, #0]
 8000938:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800093a:	2200      	movs	r2, #0
 800093c:	2101      	movs	r1, #1
 800093e:	480b      	ldr	r0, [pc, #44]	; (800096c <MX_GPIO_Init+0x90>)
 8000940:	f001 f998 	bl	8001c74 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 8000944:	2301      	movs	r3, #1
 8000946:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000948:	2301      	movs	r3, #1
 800094a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	2300      	movs	r3, #0
 800094e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000950:	2300      	movs	r3, #0
 8000952:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000954:	f107 030c 	add.w	r3, r7, #12
 8000958:	4619      	mov	r1, r3
 800095a:	4804      	ldr	r0, [pc, #16]	; (800096c <MX_GPIO_Init+0x90>)
 800095c:	f000 ffde 	bl	800191c <HAL_GPIO_Init>

}
 8000960:	bf00      	nop
 8000962:	3720      	adds	r7, #32
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	40023800 	.word	0x40023800
 800096c:	40022000 	.word	0x40022000

08000970 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000974:	b672      	cpsid	i
}
 8000976:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000978:	e7fe      	b.n	8000978 <Error_Handler+0x8>
	...

0800097c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000982:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <HAL_MspInit+0x44>)
 8000984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000986:	4a0e      	ldr	r2, [pc, #56]	; (80009c0 <HAL_MspInit+0x44>)
 8000988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800098c:	6413      	str	r3, [r2, #64]	; 0x40
 800098e:	4b0c      	ldr	r3, [pc, #48]	; (80009c0 <HAL_MspInit+0x44>)
 8000990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000996:	607b      	str	r3, [r7, #4]
 8000998:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800099a:	4b09      	ldr	r3, [pc, #36]	; (80009c0 <HAL_MspInit+0x44>)
 800099c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800099e:	4a08      	ldr	r2, [pc, #32]	; (80009c0 <HAL_MspInit+0x44>)
 80009a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009a4:	6453      	str	r3, [r2, #68]	; 0x44
 80009a6:	4b06      	ldr	r3, [pc, #24]	; (80009c0 <HAL_MspInit+0x44>)
 80009a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009ae:	603b      	str	r3, [r7, #0]
 80009b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009b2:	bf00      	nop
 80009b4:	370c      	adds	r7, #12
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	40023800 	.word	0x40023800

080009c4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b085      	sub	sp, #20
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a0a      	ldr	r2, [pc, #40]	; (80009fc <HAL_CRC_MspInit+0x38>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d10b      	bne.n	80009ee <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80009d6:	4b0a      	ldr	r3, [pc, #40]	; (8000a00 <HAL_CRC_MspInit+0x3c>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	4a09      	ldr	r2, [pc, #36]	; (8000a00 <HAL_CRC_MspInit+0x3c>)
 80009dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80009e0:	6313      	str	r3, [r2, #48]	; 0x30
 80009e2:	4b07      	ldr	r3, [pc, #28]	; (8000a00 <HAL_CRC_MspInit+0x3c>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80009ea:	60fb      	str	r3, [r7, #12]
 80009ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80009ee:	bf00      	nop
 80009f0:	3714      	adds	r7, #20
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	40023000 	.word	0x40023000
 8000a00:	40023800 	.word	0x40023800

08000a04 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b085      	sub	sp, #20
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a0a      	ldr	r2, [pc, #40]	; (8000a3c <HAL_DMA2D_MspInit+0x38>)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d10b      	bne.n	8000a2e <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8000a16:	4b0a      	ldr	r3, [pc, #40]	; (8000a40 <HAL_DMA2D_MspInit+0x3c>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	4a09      	ldr	r2, [pc, #36]	; (8000a40 <HAL_DMA2D_MspInit+0x3c>)
 8000a1c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000a20:	6313      	str	r3, [r2, #48]	; 0x30
 8000a22:	4b07      	ldr	r3, [pc, #28]	; (8000a40 <HAL_DMA2D_MspInit+0x3c>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a26:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000a2a:	60fb      	str	r3, [r7, #12]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8000a2e:	bf00      	nop
 8000a30:	3714      	adds	r7, #20
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	4002b000 	.word	0x4002b000
 8000a40:	40023800 	.word	0x40023800

08000a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a48:	e7fe      	b.n	8000a48 <NMI_Handler+0x4>

08000a4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a4a:	b480      	push	{r7}
 8000a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a4e:	e7fe      	b.n	8000a4e <HardFault_Handler+0x4>

08000a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a54:	e7fe      	b.n	8000a54 <MemManage_Handler+0x4>

08000a56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a56:	b480      	push	{r7}
 8000a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a5a:	e7fe      	b.n	8000a5a <BusFault_Handler+0x4>

08000a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a60:	e7fe      	b.n	8000a60 <UsageFault_Handler+0x4>

08000a62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a66:	bf00      	nop
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr

08000a7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a82:	bf00      	nop
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a90:	f000 f8ba 	bl	8000c08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}

08000a98 <LTDC_IRQHandler>:
/* please refer to the startup file (startup_stm32f7xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void LTDC_IRQHandler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  HAL_LTDC_IRQHandler(&hLtdcHandler);
 8000a9c:	4802      	ldr	r0, [pc, #8]	; (8000aa8 <LTDC_IRQHandler+0x10>)
 8000a9e:	f001 ff9f 	bl	80029e0 <HAL_LTDC_IRQHandler>
}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	200001b8 	.word	0x200001b8

08000aac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b086      	sub	sp, #24
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ab4:	4a14      	ldr	r2, [pc, #80]	; (8000b08 <_sbrk+0x5c>)
 8000ab6:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <_sbrk+0x60>)
 8000ab8:	1ad3      	subs	r3, r2, r3
 8000aba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ac0:	4b13      	ldr	r3, [pc, #76]	; (8000b10 <_sbrk+0x64>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d102      	bne.n	8000ace <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ac8:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <_sbrk+0x64>)
 8000aca:	4a12      	ldr	r2, [pc, #72]	; (8000b14 <_sbrk+0x68>)
 8000acc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ace:	4b10      	ldr	r3, [pc, #64]	; (8000b10 <_sbrk+0x64>)
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	693a      	ldr	r2, [r7, #16]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d207      	bcs.n	8000aec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000adc:	f005 f9aa 	bl	8005e34 <__errno>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	220c      	movs	r2, #12
 8000ae4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ae6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000aea:	e009      	b.n	8000b00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aec:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <_sbrk+0x64>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000af2:	4b07      	ldr	r3, [pc, #28]	; (8000b10 <_sbrk+0x64>)
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	4413      	add	r3, r2
 8000afa:	4a05      	ldr	r2, [pc, #20]	; (8000b10 <_sbrk+0x64>)
 8000afc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000afe:	68fb      	ldr	r3, [r7, #12]
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3718      	adds	r7, #24
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20050000 	.word	0x20050000
 8000b0c:	00008000 	.word	0x00008000
 8000b10:	2000015c 	.word	0x2000015c
 8000b14:	20000448 	.word	0x20000448

08000b18 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <SystemInit+0x20>)
 8000b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b22:	4a05      	ldr	r2, [pc, #20]	; (8000b38 <SystemInit+0x20>)
 8000b24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	e000ed00 	.word	0xe000ed00

08000b3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b74 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b40:	480d      	ldr	r0, [pc, #52]	; (8000b78 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b42:	490e      	ldr	r1, [pc, #56]	; (8000b7c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b44:	4a0e      	ldr	r2, [pc, #56]	; (8000b80 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b48:	e002      	b.n	8000b50 <LoopCopyDataInit>

08000b4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b4e:	3304      	adds	r3, #4

08000b50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b54:	d3f9      	bcc.n	8000b4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b56:	4a0b      	ldr	r2, [pc, #44]	; (8000b84 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b58:	4c0b      	ldr	r4, [pc, #44]	; (8000b88 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b5c:	e001      	b.n	8000b62 <LoopFillZerobss>

08000b5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b60:	3204      	adds	r2, #4

08000b62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b64:	d3fb      	bcc.n	8000b5e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b66:	f7ff ffd7 	bl	8000b18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b6a:	f005 f969 	bl	8005e40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b6e:	f7ff fd8b 	bl	8000688 <main>
  bx  lr    
 8000b72:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b74:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000b78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b7c:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8000b80:	080082b8 	.word	0x080082b8
  ldr r2, =_sbss
 8000b84:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8000b88:	20000444 	.word	0x20000444

08000b8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b8c:	e7fe      	b.n	8000b8c <ADC_IRQHandler>

08000b8e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b92:	2003      	movs	r0, #3
 8000b94:	f000 f94c 	bl	8000e30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b98:	2000      	movs	r0, #0
 8000b9a:	f000 f805 	bl	8000ba8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b9e:	f7ff feed 	bl	800097c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ba2:	2300      	movs	r3, #0
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	bd80      	pop	{r7, pc}

08000ba8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bb0:	4b12      	ldr	r3, [pc, #72]	; (8000bfc <HAL_InitTick+0x54>)
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	4b12      	ldr	r3, [pc, #72]	; (8000c00 <HAL_InitTick+0x58>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	4619      	mov	r1, r3
 8000bba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f000 f967 	bl	8000e9a <HAL_SYSTICK_Config>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	e00e      	b.n	8000bf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2b0f      	cmp	r3, #15
 8000bda:	d80a      	bhi.n	8000bf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	6879      	ldr	r1, [r7, #4]
 8000be0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be4:	f000 f92f 	bl	8000e46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000be8:	4a06      	ldr	r2, [pc, #24]	; (8000c04 <HAL_InitTick+0x5c>)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	e000      	b.n	8000bf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3708      	adds	r7, #8
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	20000000 	.word	0x20000000
 8000c00:	20000008 	.word	0x20000008
 8000c04:	20000004 	.word	0x20000004

08000c08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c0c:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <HAL_IncTick+0x20>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	461a      	mov	r2, r3
 8000c12:	4b06      	ldr	r3, [pc, #24]	; (8000c2c <HAL_IncTick+0x24>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4413      	add	r3, r2
 8000c18:	4a04      	ldr	r2, [pc, #16]	; (8000c2c <HAL_IncTick+0x24>)
 8000c1a:	6013      	str	r3, [r2, #0]
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	20000008 	.word	0x20000008
 8000c2c:	20000160 	.word	0x20000160

08000c30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  return uwTick;
 8000c34:	4b03      	ldr	r3, [pc, #12]	; (8000c44 <HAL_GetTick+0x14>)
 8000c36:	681b      	ldr	r3, [r3, #0]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	20000160 	.word	0x20000160

08000c48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c50:	f7ff ffee 	bl	8000c30 <HAL_GetTick>
 8000c54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000c60:	d005      	beq.n	8000c6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c62:	4b0a      	ldr	r3, [pc, #40]	; (8000c8c <HAL_Delay+0x44>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	461a      	mov	r2, r3
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c6e:	bf00      	nop
 8000c70:	f7ff ffde 	bl	8000c30 <HAL_GetTick>
 8000c74:	4602      	mov	r2, r0
 8000c76:	68bb      	ldr	r3, [r7, #8]
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	68fa      	ldr	r2, [r7, #12]
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	d8f7      	bhi.n	8000c70 <HAL_Delay+0x28>
  {
  }
}
 8000c80:	bf00      	nop
 8000c82:	bf00      	nop
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20000008 	.word	0x20000008

08000c90 <__NVIC_SetPriorityGrouping>:
{
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	f003 0307 	and.w	r3, r3, #7
 8000c9e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ca0:	4b0b      	ldr	r3, [pc, #44]	; (8000cd0 <__NVIC_SetPriorityGrouping+0x40>)
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ca6:	68ba      	ldr	r2, [r7, #8]
 8000ca8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cac:	4013      	ands	r3, r2
 8000cae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cbe:	4a04      	ldr	r2, [pc, #16]	; (8000cd0 <__NVIC_SetPriorityGrouping+0x40>)
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	60d3      	str	r3, [r2, #12]
}
 8000cc4:	bf00      	nop
 8000cc6:	3714      	adds	r7, #20
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	e000ed00 	.word	0xe000ed00
 8000cd4:	05fa0000 	.word	0x05fa0000

08000cd8 <__NVIC_GetPriorityGrouping>:
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cdc:	4b04      	ldr	r3, [pc, #16]	; (8000cf0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	0a1b      	lsrs	r3, r3, #8
 8000ce2:	f003 0307 	and.w	r3, r3, #7
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <__NVIC_EnableIRQ>:
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	db0b      	blt.n	8000d1e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d06:	79fb      	ldrb	r3, [r7, #7]
 8000d08:	f003 021f 	and.w	r2, r3, #31
 8000d0c:	4907      	ldr	r1, [pc, #28]	; (8000d2c <__NVIC_EnableIRQ+0x38>)
 8000d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d12:	095b      	lsrs	r3, r3, #5
 8000d14:	2001      	movs	r0, #1
 8000d16:	fa00 f202 	lsl.w	r2, r0, r2
 8000d1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d1e:	bf00      	nop
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	e000e100 	.word	0xe000e100

08000d30 <__NVIC_SetPriority>:
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	6039      	str	r1, [r7, #0]
 8000d3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	db0a      	blt.n	8000d5a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	b2da      	uxtb	r2, r3
 8000d48:	490c      	ldr	r1, [pc, #48]	; (8000d7c <__NVIC_SetPriority+0x4c>)
 8000d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4e:	0112      	lsls	r2, r2, #4
 8000d50:	b2d2      	uxtb	r2, r2
 8000d52:	440b      	add	r3, r1
 8000d54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000d58:	e00a      	b.n	8000d70 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	b2da      	uxtb	r2, r3
 8000d5e:	4908      	ldr	r1, [pc, #32]	; (8000d80 <__NVIC_SetPriority+0x50>)
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	f003 030f 	and.w	r3, r3, #15
 8000d66:	3b04      	subs	r3, #4
 8000d68:	0112      	lsls	r2, r2, #4
 8000d6a:	b2d2      	uxtb	r2, r2
 8000d6c:	440b      	add	r3, r1
 8000d6e:	761a      	strb	r2, [r3, #24]
}
 8000d70:	bf00      	nop
 8000d72:	370c      	adds	r7, #12
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	e000e100 	.word	0xe000e100
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <NVIC_EncodePriority>:
{
 8000d84:	b480      	push	{r7}
 8000d86:	b089      	sub	sp, #36	; 0x24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	f003 0307 	and.w	r3, r3, #7
 8000d96:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d98:	69fb      	ldr	r3, [r7, #28]
 8000d9a:	f1c3 0307 	rsb	r3, r3, #7
 8000d9e:	2b04      	cmp	r3, #4
 8000da0:	bf28      	it	cs
 8000da2:	2304      	movcs	r3, #4
 8000da4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	3304      	adds	r3, #4
 8000daa:	2b06      	cmp	r3, #6
 8000dac:	d902      	bls.n	8000db4 <NVIC_EncodePriority+0x30>
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	3b03      	subs	r3, #3
 8000db2:	e000      	b.n	8000db6 <NVIC_EncodePriority+0x32>
 8000db4:	2300      	movs	r3, #0
 8000db6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc2:	43da      	mvns	r2, r3
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	401a      	ands	r2, r3
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dcc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd6:	43d9      	mvns	r1, r3
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ddc:	4313      	orrs	r3, r2
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3724      	adds	r7, #36	; 0x24
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
	...

08000dec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	3b01      	subs	r3, #1
 8000df8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000dfc:	d301      	bcc.n	8000e02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dfe:	2301      	movs	r3, #1
 8000e00:	e00f      	b.n	8000e22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e02:	4a0a      	ldr	r2, [pc, #40]	; (8000e2c <SysTick_Config+0x40>)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	3b01      	subs	r3, #1
 8000e08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e0a:	210f      	movs	r1, #15
 8000e0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e10:	f7ff ff8e 	bl	8000d30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e14:	4b05      	ldr	r3, [pc, #20]	; (8000e2c <SysTick_Config+0x40>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e1a:	4b04      	ldr	r3, [pc, #16]	; (8000e2c <SysTick_Config+0x40>)
 8000e1c:	2207      	movs	r2, #7
 8000e1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e20:	2300      	movs	r3, #0
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	e000e010 	.word	0xe000e010

08000e30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f7ff ff29 	bl	8000c90 <__NVIC_SetPriorityGrouping>
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b086      	sub	sp, #24
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	60b9      	str	r1, [r7, #8]
 8000e50:	607a      	str	r2, [r7, #4]
 8000e52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e58:	f7ff ff3e 	bl	8000cd8 <__NVIC_GetPriorityGrouping>
 8000e5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	68b9      	ldr	r1, [r7, #8]
 8000e62:	6978      	ldr	r0, [r7, #20]
 8000e64:	f7ff ff8e 	bl	8000d84 <NVIC_EncodePriority>
 8000e68:	4602      	mov	r2, r0
 8000e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e6e:	4611      	mov	r1, r2
 8000e70:	4618      	mov	r0, r3
 8000e72:	f7ff ff5d 	bl	8000d30 <__NVIC_SetPriority>
}
 8000e76:	bf00      	nop
 8000e78:	3718      	adds	r7, #24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b082      	sub	sp, #8
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	4603      	mov	r3, r0
 8000e86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff ff31 	bl	8000cf4 <__NVIC_EnableIRQ>
}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e9a:	b580      	push	{r7, lr}
 8000e9c:	b082      	sub	sp, #8
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f7ff ffa2 	bl	8000dec <SysTick_Config>
 8000ea8:	4603      	mov	r3, r0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
	...

08000eb4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d101      	bne.n	8000ec6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	e054      	b.n	8000f70 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	7f5b      	ldrb	r3, [r3, #29]
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d105      	bne.n	8000edc <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f7ff fd74 	bl	80009c4 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2202      	movs	r2, #2
 8000ee0:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	791b      	ldrb	r3, [r3, #4]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d10c      	bne.n	8000f04 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a22      	ldr	r2, [pc, #136]	; (8000f78 <HAL_CRC_Init+0xc4>)
 8000ef0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	689a      	ldr	r2, [r3, #8]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f022 0218 	bic.w	r2, r2, #24
 8000f00:	609a      	str	r2, [r3, #8]
 8000f02:	e00c      	b.n	8000f1e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6899      	ldr	r1, [r3, #8]
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f000 f834 	bl	8000f7c <HAL_CRCEx_Polynomial_Set>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e028      	b.n	8000f70 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	795b      	ldrb	r3, [r3, #5]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d105      	bne.n	8000f32 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f2e:	611a      	str	r2, [r3, #16]
 8000f30:	e004      	b.n	8000f3c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	687a      	ldr	r2, [r7, #4]
 8000f38:	6912      	ldr	r2, [r2, #16]
 8000f3a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	695a      	ldr	r2, [r3, #20]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	430a      	orrs	r2, r1
 8000f50:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	699a      	ldr	r2, [r3, #24]
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	430a      	orrs	r2, r1
 8000f66:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8000f6e:	2300      	movs	r3, #0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	04c11db7 	.word	0x04c11db7

08000f7c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b087      	sub	sp, #28
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8000f8c:	231f      	movs	r3, #31
 8000f8e:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8000f90:	bf00      	nop
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	1e5a      	subs	r2, r3, #1
 8000f96:	613a      	str	r2, [r7, #16]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d009      	beq.n	8000fb0 <HAL_CRCEx_Polynomial_Set+0x34>
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	f003 031f 	and.w	r3, r3, #31
 8000fa2:	68ba      	ldr	r2, [r7, #8]
 8000fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8000fa8:	f003 0301 	and.w	r3, r3, #1
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d0f0      	beq.n	8000f92 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b18      	cmp	r3, #24
 8000fb4:	d846      	bhi.n	8001044 <HAL_CRCEx_Polynomial_Set+0xc8>
 8000fb6:	a201      	add	r2, pc, #4	; (adr r2, 8000fbc <HAL_CRCEx_Polynomial_Set+0x40>)
 8000fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fbc:	0800104b 	.word	0x0800104b
 8000fc0:	08001045 	.word	0x08001045
 8000fc4:	08001045 	.word	0x08001045
 8000fc8:	08001045 	.word	0x08001045
 8000fcc:	08001045 	.word	0x08001045
 8000fd0:	08001045 	.word	0x08001045
 8000fd4:	08001045 	.word	0x08001045
 8000fd8:	08001045 	.word	0x08001045
 8000fdc:	08001039 	.word	0x08001039
 8000fe0:	08001045 	.word	0x08001045
 8000fe4:	08001045 	.word	0x08001045
 8000fe8:	08001045 	.word	0x08001045
 8000fec:	08001045 	.word	0x08001045
 8000ff0:	08001045 	.word	0x08001045
 8000ff4:	08001045 	.word	0x08001045
 8000ff8:	08001045 	.word	0x08001045
 8000ffc:	0800102d 	.word	0x0800102d
 8001000:	08001045 	.word	0x08001045
 8001004:	08001045 	.word	0x08001045
 8001008:	08001045 	.word	0x08001045
 800100c:	08001045 	.word	0x08001045
 8001010:	08001045 	.word	0x08001045
 8001014:	08001045 	.word	0x08001045
 8001018:	08001045 	.word	0x08001045
 800101c:	08001021 	.word	0x08001021
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	2b06      	cmp	r3, #6
 8001024:	d913      	bls.n	800104e <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800102a:	e010      	b.n	800104e <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	2b07      	cmp	r3, #7
 8001030:	d90f      	bls.n	8001052 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001036:	e00c      	b.n	8001052 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	2b0f      	cmp	r3, #15
 800103c:	d90b      	bls.n	8001056 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001042:	e008      	b.n	8001056 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8001044:	2301      	movs	r3, #1
 8001046:	75fb      	strb	r3, [r7, #23]
      break;
 8001048:	e006      	b.n	8001058 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800104a:	bf00      	nop
 800104c:	e004      	b.n	8001058 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800104e:	bf00      	nop
 8001050:	e002      	b.n	8001058 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001052:	bf00      	nop
 8001054:	e000      	b.n	8001058 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001056:	bf00      	nop
  }
  if (status == HAL_OK)
 8001058:	7dfb      	ldrb	r3, [r7, #23]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d10d      	bne.n	800107a <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	68ba      	ldr	r2, [r7, #8]
 8001064:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	689b      	ldr	r3, [r3, #8]
 800106c:	f023 0118 	bic.w	r1, r3, #24
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	687a      	ldr	r2, [r7, #4]
 8001076:	430a      	orrs	r2, r1
 8001078:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800107a:	7dfb      	ldrb	r3, [r7, #23]
}
 800107c:	4618      	mov	r0, r3
 800107e:	371c      	adds	r7, #28
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001090:	2300      	movs	r3, #0
 8001092:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001094:	f7ff fdcc 	bl	8000c30 <HAL_GetTick>
 8001098:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d101      	bne.n	80010a4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80010a0:	2301      	movs	r3, #1
 80010a2:	e099      	b.n	80011d8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2202      	movs	r2, #2
 80010a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2200      	movs	r2, #0
 80010b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f022 0201 	bic.w	r2, r2, #1
 80010c2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010c4:	e00f      	b.n	80010e6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80010c6:	f7ff fdb3 	bl	8000c30 <HAL_GetTick>
 80010ca:	4602      	mov	r2, r0
 80010cc:	693b      	ldr	r3, [r7, #16]
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	2b05      	cmp	r3, #5
 80010d2:	d908      	bls.n	80010e6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2220      	movs	r2, #32
 80010d8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2203      	movs	r2, #3
 80010de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80010e2:	2303      	movs	r3, #3
 80010e4:	e078      	b.n	80011d8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 0301 	and.w	r3, r3, #1
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d1e8      	bne.n	80010c6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80010fc:	697a      	ldr	r2, [r7, #20]
 80010fe:	4b38      	ldr	r3, [pc, #224]	; (80011e0 <HAL_DMA_Init+0x158>)
 8001100:	4013      	ands	r3, r2
 8001102:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	685a      	ldr	r2, [r3, #4]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	689b      	ldr	r3, [r3, #8]
 800110c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001112:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	691b      	ldr	r3, [r3, #16]
 8001118:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800111e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	699b      	ldr	r3, [r3, #24]
 8001124:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800112a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6a1b      	ldr	r3, [r3, #32]
 8001130:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001132:	697a      	ldr	r2, [r7, #20]
 8001134:	4313      	orrs	r3, r2
 8001136:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800113c:	2b04      	cmp	r3, #4
 800113e:	d107      	bne.n	8001150 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001148:	4313      	orrs	r3, r2
 800114a:	697a      	ldr	r2, [r7, #20]
 800114c:	4313      	orrs	r3, r2
 800114e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	697a      	ldr	r2, [r7, #20]
 8001156:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	695b      	ldr	r3, [r3, #20]
 800115e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	f023 0307 	bic.w	r3, r3, #7
 8001166:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800116c:	697a      	ldr	r2, [r7, #20]
 800116e:	4313      	orrs	r3, r2
 8001170:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001176:	2b04      	cmp	r3, #4
 8001178:	d117      	bne.n	80011aa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800117e:	697a      	ldr	r2, [r7, #20]
 8001180:	4313      	orrs	r3, r2
 8001182:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001188:	2b00      	cmp	r3, #0
 800118a:	d00e      	beq.n	80011aa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f000 f8bd 	bl	800130c <DMA_CheckFifoParam>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d008      	beq.n	80011aa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2240      	movs	r2, #64	; 0x40
 800119c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2201      	movs	r2, #1
 80011a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80011a6:	2301      	movs	r3, #1
 80011a8:	e016      	b.n	80011d8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	697a      	ldr	r2, [r7, #20]
 80011b0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f000 f874 	bl	80012a0 <DMA_CalcBaseAndBitshift>
 80011b8:	4603      	mov	r3, r0
 80011ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011c0:	223f      	movs	r2, #63	; 0x3f
 80011c2:	409a      	lsls	r2, r3
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2200      	movs	r2, #0
 80011cc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2201      	movs	r2, #1
 80011d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80011d6:	2300      	movs	r3, #0
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3718      	adds	r7, #24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	f010803f 	.word	0xf010803f

080011e4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d101      	bne.n	80011f6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e050      	b.n	8001298 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d101      	bne.n	8001206 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8001202:	2302      	movs	r3, #2
 8001204:	e048      	b.n	8001298 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f022 0201 	bic.w	r2, r2, #1
 8001214:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	2200      	movs	r2, #0
 8001224:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	2200      	movs	r2, #0
 800122c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2200      	movs	r2, #0
 8001234:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2200      	movs	r2, #0
 800123c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	2221      	movs	r2, #33	; 0x21
 8001244:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f000 f82a 	bl	80012a0 <DMA_CalcBaseAndBitshift>
 800124c:	4603      	mov	r3, r0
 800124e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001254:	223f      	movs	r2, #63	; 0x3f
 8001256:	409a      	lsls	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2200      	movs	r2, #0
 8001260:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2200      	movs	r2, #0
 8001266:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2200      	movs	r2, #0
 8001272:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2200      	movs	r2, #0
 8001278:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2200      	movs	r2, #0
 800127e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2200      	movs	r2, #0
 8001284:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2200      	movs	r2, #0
 800128a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2200      	movs	r2, #0
 8001292:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b085      	sub	sp, #20
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	3b10      	subs	r3, #16
 80012b0:	4a13      	ldr	r2, [pc, #76]	; (8001300 <DMA_CalcBaseAndBitshift+0x60>)
 80012b2:	fba2 2303 	umull	r2, r3, r2, r3
 80012b6:	091b      	lsrs	r3, r3, #4
 80012b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80012ba:	4a12      	ldr	r2, [pc, #72]	; (8001304 <DMA_CalcBaseAndBitshift+0x64>)
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	4413      	add	r3, r2
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	461a      	mov	r2, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	2b03      	cmp	r3, #3
 80012cc:	d908      	bls.n	80012e0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	461a      	mov	r2, r3
 80012d4:	4b0c      	ldr	r3, [pc, #48]	; (8001308 <DMA_CalcBaseAndBitshift+0x68>)
 80012d6:	4013      	ands	r3, r2
 80012d8:	1d1a      	adds	r2, r3, #4
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	659a      	str	r2, [r3, #88]	; 0x58
 80012de:	e006      	b.n	80012ee <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	461a      	mov	r2, r3
 80012e6:	4b08      	ldr	r3, [pc, #32]	; (8001308 <DMA_CalcBaseAndBitshift+0x68>)
 80012e8:	4013      	ands	r3, r2
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3714      	adds	r7, #20
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	aaaaaaab 	.word	0xaaaaaaab
 8001304:	080067b4 	.word	0x080067b4
 8001308:	fffffc00 	.word	0xfffffc00

0800130c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800130c:	b480      	push	{r7}
 800130e:	b085      	sub	sp, #20
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001314:	2300      	movs	r3, #0
 8001316:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800131c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	699b      	ldr	r3, [r3, #24]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d11f      	bne.n	8001366 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	2b03      	cmp	r3, #3
 800132a:	d856      	bhi.n	80013da <DMA_CheckFifoParam+0xce>
 800132c:	a201      	add	r2, pc, #4	; (adr r2, 8001334 <DMA_CheckFifoParam+0x28>)
 800132e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001332:	bf00      	nop
 8001334:	08001345 	.word	0x08001345
 8001338:	08001357 	.word	0x08001357
 800133c:	08001345 	.word	0x08001345
 8001340:	080013db 	.word	0x080013db
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001348:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800134c:	2b00      	cmp	r3, #0
 800134e:	d046      	beq.n	80013de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001350:	2301      	movs	r3, #1
 8001352:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001354:	e043      	b.n	80013de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800135a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800135e:	d140      	bne.n	80013e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001364:	e03d      	b.n	80013e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	699b      	ldr	r3, [r3, #24]
 800136a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800136e:	d121      	bne.n	80013b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	2b03      	cmp	r3, #3
 8001374:	d837      	bhi.n	80013e6 <DMA_CheckFifoParam+0xda>
 8001376:	a201      	add	r2, pc, #4	; (adr r2, 800137c <DMA_CheckFifoParam+0x70>)
 8001378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800137c:	0800138d 	.word	0x0800138d
 8001380:	08001393 	.word	0x08001393
 8001384:	0800138d 	.word	0x0800138d
 8001388:	080013a5 	.word	0x080013a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	73fb      	strb	r3, [r7, #15]
      break;
 8001390:	e030      	b.n	80013f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001396:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d025      	beq.n	80013ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80013a2:	e022      	b.n	80013ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013a8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80013ac:	d11f      	bne.n	80013ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80013b2:	e01c      	b.n	80013ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d903      	bls.n	80013c2 <DMA_CheckFifoParam+0xb6>
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	2b03      	cmp	r3, #3
 80013be:	d003      	beq.n	80013c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80013c0:	e018      	b.n	80013f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	73fb      	strb	r3, [r7, #15]
      break;
 80013c6:	e015      	b.n	80013f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d00e      	beq.n	80013f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80013d4:	2301      	movs	r3, #1
 80013d6:	73fb      	strb	r3, [r7, #15]
      break;
 80013d8:	e00b      	b.n	80013f2 <DMA_CheckFifoParam+0xe6>
      break;
 80013da:	bf00      	nop
 80013dc:	e00a      	b.n	80013f4 <DMA_CheckFifoParam+0xe8>
      break;
 80013de:	bf00      	nop
 80013e0:	e008      	b.n	80013f4 <DMA_CheckFifoParam+0xe8>
      break;
 80013e2:	bf00      	nop
 80013e4:	e006      	b.n	80013f4 <DMA_CheckFifoParam+0xe8>
      break;
 80013e6:	bf00      	nop
 80013e8:	e004      	b.n	80013f4 <DMA_CheckFifoParam+0xe8>
      break;
 80013ea:	bf00      	nop
 80013ec:	e002      	b.n	80013f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80013ee:	bf00      	nop
 80013f0:	e000      	b.n	80013f4 <DMA_CheckFifoParam+0xe8>
      break;
 80013f2:	bf00      	nop
    }
  } 
  
  return status; 
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3714      	adds	r7, #20
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop

08001404 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d101      	bne.n	8001416 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e039      	b.n	800148a <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800141c:	b2db      	uxtb	r3, r3
 800141e:	2b00      	cmp	r3, #0
 8001420:	d106      	bne.n	8001430 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2200      	movs	r2, #0
 8001426:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f7ff faea 	bl	8000a04 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2202      	movs	r2, #2
 8001434:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685a      	ldr	r2, [r3, #4]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	430a      	orrs	r2, r1
 800144c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001454:	f023 0107 	bic.w	r1, r3, #7
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	689a      	ldr	r2, [r3, #8]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	430a      	orrs	r2, r1
 8001462:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800146a:	4b0a      	ldr	r3, [pc, #40]	; (8001494 <HAL_DMA2D_Init+0x90>)
 800146c:	4013      	ands	r3, r2
 800146e:	687a      	ldr	r2, [r7, #4]
 8001470:	68d1      	ldr	r1, [r2, #12]
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	6812      	ldr	r2, [r2, #0]
 8001476:	430b      	orrs	r3, r1
 8001478:	6413      	str	r3, [r2, #64]	; 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2200      	movs	r2, #0
 800147e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2201      	movs	r2, #1
 8001484:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	ffffc000 	.word	0xffffc000

08001498 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af02      	add	r7, sp, #8
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
 80014a4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d101      	bne.n	80014b4 <HAL_DMA2D_Start+0x1c>
 80014b0:	2302      	movs	r3, #2
 80014b2:	e018      	b.n	80014e6 <HAL_DMA2D_Start+0x4e>
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	2201      	movs	r2, #1
 80014b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	2202      	movs	r2, #2
 80014c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80014c4:	69bb      	ldr	r3, [r7, #24]
 80014c6:	9300      	str	r3, [sp, #0]
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	68b9      	ldr	r1, [r7, #8]
 80014ce:	68f8      	ldr	r0, [r7, #12]
 80014d0:	f000 f988 	bl	80017e4 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f042 0201 	orr.w	r2, r2, #1
 80014e2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80014e4:	2300      	movs	r3, #0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}

080014ee <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80014ee:	b580      	push	{r7, lr}
 80014f0:	b086      	sub	sp, #24
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
 80014f6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80014f8:	2300      	movs	r3, #0
 80014fa:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	2b00      	cmp	r3, #0
 8001508:	d056      	beq.n	80015b8 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800150a:	f7ff fb91 	bl	8000c30 <HAL_GetTick>
 800150e:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8001510:	e04b      	b.n	80015aa <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8001520:	2b00      	cmp	r3, #0
 8001522:	d023      	beq.n	800156c <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f003 0320 	and.w	r3, r3, #32
 800152a:	2b00      	cmp	r3, #0
 800152c:	d005      	beq.n	800153a <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001532:	f043 0202 	orr.w	r2, r3, #2
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	f003 0301 	and.w	r3, r3, #1
 8001540:	2b00      	cmp	r3, #0
 8001542:	d005      	beq.n	8001550 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001548:	f043 0201 	orr.w	r2, r3, #1
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2221      	movs	r2, #33	; 0x21
 8001556:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2204      	movs	r2, #4
 800155c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	e0a5      	b.n	80016b8 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001572:	d01a      	beq.n	80015aa <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001574:	f7ff fb5c 	bl	8000c30 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	683a      	ldr	r2, [r7, #0]
 8001580:	429a      	cmp	r2, r3
 8001582:	d302      	bcc.n	800158a <HAL_DMA2D_PollForTransfer+0x9c>
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d10f      	bne.n	80015aa <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800158e:	f043 0220 	orr.w	r2, r3, #32
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2203      	movs	r2, #3
 800159a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2200      	movs	r2, #0
 80015a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e086      	b.n	80016b8 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d0ac      	beq.n	8001512 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	69db      	ldr	r3, [r3, #28]
 80015be:	f003 0320 	and.w	r3, r3, #32
 80015c2:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ca:	f003 0320 	and.w	r3, r3, #32
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d061      	beq.n	800169e <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80015da:	f7ff fb29 	bl	8000c30 <HAL_GetTick>
 80015de:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80015e0:	e056      	b.n	8001690 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d02e      	beq.n	8001652 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f003 0308 	and.w	r3, r3, #8
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d005      	beq.n	800160a <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001602:	f043 0204 	orr.w	r2, r3, #4
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	f003 0320 	and.w	r3, r3, #32
 8001610:	2b00      	cmp	r3, #0
 8001612:	d005      	beq.n	8001620 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001618:	f043 0202 	orr.w	r2, r3, #2
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	2b00      	cmp	r3, #0
 8001628:	d005      	beq.n	8001636 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800162e:	f043 0201 	orr.w	r2, r3, #1
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2229      	movs	r2, #41	; 0x29
 800163c:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2204      	movs	r2, #4
 8001642:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	e032      	b.n	80016b8 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001658:	d01a      	beq.n	8001690 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800165a:	f7ff fae9 	bl	8000c30 <HAL_GetTick>
 800165e:	4602      	mov	r2, r0
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	683a      	ldr	r2, [r7, #0]
 8001666:	429a      	cmp	r2, r3
 8001668:	d302      	bcc.n	8001670 <HAL_DMA2D_PollForTransfer+0x182>
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d10f      	bne.n	8001690 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001674:	f043 0220 	orr.w	r2, r3, #32
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2203      	movs	r2, #3
 8001680:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e013      	b.n	80016b8 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f003 0310 	and.w	r3, r3, #16
 800169a:	2b00      	cmp	r3, #0
 800169c:	d0a1      	beq.n	80015e2 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2212      	movs	r2, #18
 80016a4:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2201      	movs	r2, #1
 80016aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80016b6:	2300      	movs	r3, #0
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3718      	adds	r7, #24
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b087      	sub	sp, #28
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d101      	bne.n	80016e0 <HAL_DMA2D_ConfigLayer+0x20>
 80016dc:	2302      	movs	r3, #2
 80016de:	e079      	b.n	80017d4 <HAL_DMA2D_ConfigLayer+0x114>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2201      	movs	r2, #1
 80016e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2202      	movs	r2, #2
 80016ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	011b      	lsls	r3, r3, #4
 80016f4:	3318      	adds	r3, #24
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	4413      	add	r3, r2
 80016fa:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	685a      	ldr	r2, [r3, #4]
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	689b      	ldr	r3, [r3, #8]
 8001704:	041b      	lsls	r3, r3, #16
 8001706:	4313      	orrs	r3, r2
 8001708:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800170a:	4b35      	ldr	r3, [pc, #212]	; (80017e0 <HAL_DMA2D_ConfigLayer+0x120>)
 800170c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	2b0a      	cmp	r3, #10
 8001714:	d003      	beq.n	800171e <HAL_DMA2D_ConfigLayer+0x5e>
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	2b09      	cmp	r3, #9
 800171c:	d107      	bne.n	800172e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8001726:	697a      	ldr	r2, [r7, #20]
 8001728:	4313      	orrs	r3, r2
 800172a:	617b      	str	r3, [r7, #20]
 800172c:	e005      	b.n	800173a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	68db      	ldr	r3, [r3, #12]
 8001732:	061b      	lsls	r3, r3, #24
 8001734:	697a      	ldr	r2, [r7, #20]
 8001736:	4313      	orrs	r3, r2
 8001738:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d120      	bne.n	8001782 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	43db      	mvns	r3, r3
 800174a:	ea02 0103 	and.w	r1, r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	697a      	ldr	r2, [r7, #20]
 8001754:	430a      	orrs	r2, r1
 8001756:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	6812      	ldr	r2, [r2, #0]
 8001760:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	2b0a      	cmp	r3, #10
 8001768:	d003      	beq.n	8001772 <HAL_DMA2D_ConfigLayer+0xb2>
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	2b09      	cmp	r3, #9
 8001770:	d127      	bne.n	80017c2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	68da      	ldr	r2, [r3, #12]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800177e:	629a      	str	r2, [r3, #40]	; 0x28
 8001780:	e01f      	b.n	80017c2 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	69da      	ldr	r2, [r3, #28]
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	43db      	mvns	r3, r3
 800178c:	ea02 0103 	and.w	r1, r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	697a      	ldr	r2, [r7, #20]
 8001796:	430a      	orrs	r2, r1
 8001798:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	6812      	ldr	r2, [r2, #0]
 80017a2:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	2b0a      	cmp	r3, #10
 80017aa:	d003      	beq.n	80017b4 <HAL_DMA2D_ConfigLayer+0xf4>
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	2b09      	cmp	r3, #9
 80017b2:	d106      	bne.n	80017c2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	68da      	ldr	r2, [r3, #12]
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80017c0:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2201      	movs	r2, #1
 80017c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2200      	movs	r2, #0
 80017ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80017d2:	2300      	movs	r3, #0
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	371c      	adds	r7, #28
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	ff03000f 	.word	0xff03000f

080017e4 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b08b      	sub	sp, #44	; 0x2c
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
 80017f0:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f8:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	041a      	lsls	r2, r3, #16
 8001800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001802:	431a      	orrs	r2, r3
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	430a      	orrs	r2, r1
 800180a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800181c:	d174      	bne.n	8001908 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8001824:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800182c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8001834:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	b2db      	uxtb	r3, r3
 800183a:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d108      	bne.n	8001856 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	431a      	orrs	r2, r3
 800184a:	6a3b      	ldr	r3, [r7, #32]
 800184c:	4313      	orrs	r3, r2
 800184e:	697a      	ldr	r2, [r7, #20]
 8001850:	4313      	orrs	r3, r2
 8001852:	627b      	str	r3, [r7, #36]	; 0x24
 8001854:	e053      	b.n	80018fe <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d106      	bne.n	800186c <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800185e:	69ba      	ldr	r2, [r7, #24]
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	4313      	orrs	r3, r2
 8001864:	697a      	ldr	r2, [r7, #20]
 8001866:	4313      	orrs	r3, r2
 8001868:	627b      	str	r3, [r7, #36]	; 0x24
 800186a:	e048      	b.n	80018fe <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	2b02      	cmp	r3, #2
 8001872:	d111      	bne.n	8001898 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	0cdb      	lsrs	r3, r3, #19
 8001878:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	0a9b      	lsrs	r3, r3, #10
 800187e:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	08db      	lsrs	r3, r3, #3
 8001884:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	015a      	lsls	r2, r3, #5
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	02db      	lsls	r3, r3, #11
 800188e:	4313      	orrs	r3, r2
 8001890:	697a      	ldr	r2, [r7, #20]
 8001892:	4313      	orrs	r3, r2
 8001894:	627b      	str	r3, [r7, #36]	; 0x24
 8001896:	e032      	b.n	80018fe <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	2b03      	cmp	r3, #3
 800189e:	d117      	bne.n	80018d0 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80018a0:	6a3b      	ldr	r3, [r7, #32]
 80018a2:	0fdb      	lsrs	r3, r3, #31
 80018a4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	0cdb      	lsrs	r3, r3, #19
 80018aa:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	0adb      	lsrs	r3, r3, #11
 80018b0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	08db      	lsrs	r3, r3, #3
 80018b6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80018b8:	69bb      	ldr	r3, [r7, #24]
 80018ba:	015a      	lsls	r2, r3, #5
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	029b      	lsls	r3, r3, #10
 80018c0:	431a      	orrs	r2, r3
 80018c2:	6a3b      	ldr	r3, [r7, #32]
 80018c4:	03db      	lsls	r3, r3, #15
 80018c6:	4313      	orrs	r3, r2
 80018c8:	697a      	ldr	r2, [r7, #20]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
 80018ce:	e016      	b.n	80018fe <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80018d0:	6a3b      	ldr	r3, [r7, #32]
 80018d2:	0f1b      	lsrs	r3, r3, #28
 80018d4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	0d1b      	lsrs	r3, r3, #20
 80018da:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	0b1b      	lsrs	r3, r3, #12
 80018e0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	091b      	lsrs	r3, r3, #4
 80018e6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80018e8:	69bb      	ldr	r3, [r7, #24]
 80018ea:	011a      	lsls	r2, r3, #4
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	021b      	lsls	r3, r3, #8
 80018f0:	431a      	orrs	r2, r3
 80018f2:	6a3b      	ldr	r3, [r7, #32]
 80018f4:	031b      	lsls	r3, r3, #12
 80018f6:	4313      	orrs	r3, r2
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001904:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8001906:	e003      	b.n	8001910 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	68ba      	ldr	r2, [r7, #8]
 800190e:	60da      	str	r2, [r3, #12]
}
 8001910:	bf00      	nop
 8001912:	372c      	adds	r7, #44	; 0x2c
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800191c:	b480      	push	{r7}
 800191e:	b089      	sub	sp, #36	; 0x24
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001926:	2300      	movs	r3, #0
 8001928:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800192a:	2300      	movs	r3, #0
 800192c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800192e:	2300      	movs	r3, #0
 8001930:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001932:	2300      	movs	r3, #0
 8001934:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]
 800193a:	e175      	b.n	8001c28 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800193c:	2201      	movs	r2, #1
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	697a      	ldr	r2, [r7, #20]
 800194c:	4013      	ands	r3, r2
 800194e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001950:	693a      	ldr	r2, [r7, #16]
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	429a      	cmp	r2, r3
 8001956:	f040 8164 	bne.w	8001c22 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f003 0303 	and.w	r3, r3, #3
 8001962:	2b01      	cmp	r3, #1
 8001964:	d005      	beq.n	8001972 <HAL_GPIO_Init+0x56>
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f003 0303 	and.w	r3, r3, #3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d130      	bne.n	80019d4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	2203      	movs	r2, #3
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	43db      	mvns	r3, r3
 8001984:	69ba      	ldr	r2, [r7, #24]
 8001986:	4013      	ands	r3, r2
 8001988:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	68da      	ldr	r2, [r3, #12]
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	005b      	lsls	r3, r3, #1
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	69ba      	ldr	r2, [r7, #24]
 8001998:	4313      	orrs	r3, r2
 800199a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019a8:	2201      	movs	r2, #1
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	fa02 f303 	lsl.w	r3, r2, r3
 80019b0:	43db      	mvns	r3, r3
 80019b2:	69ba      	ldr	r2, [r7, #24]
 80019b4:	4013      	ands	r3, r2
 80019b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	091b      	lsrs	r3, r3, #4
 80019be:	f003 0201 	and.w	r2, r3, #1
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	fa02 f303 	lsl.w	r3, r2, r3
 80019c8:	69ba      	ldr	r2, [r7, #24]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f003 0303 	and.w	r3, r3, #3
 80019dc:	2b03      	cmp	r3, #3
 80019de:	d017      	beq.n	8001a10 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	2203      	movs	r2, #3
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	4013      	ands	r3, r2
 80019f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	005b      	lsls	r3, r3, #1
 8001a00:	fa02 f303 	lsl.w	r3, r2, r3
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	69ba      	ldr	r2, [r7, #24]
 8001a0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f003 0303 	and.w	r3, r3, #3
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d123      	bne.n	8001a64 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	08da      	lsrs	r2, r3, #3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3208      	adds	r2, #8
 8001a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	f003 0307 	and.w	r3, r3, #7
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	220f      	movs	r2, #15
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	69ba      	ldr	r2, [r7, #24]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	691a      	ldr	r2, [r3, #16]
 8001a44:	69fb      	ldr	r3, [r7, #28]
 8001a46:	f003 0307 	and.w	r3, r3, #7
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	08da      	lsrs	r2, r3, #3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	3208      	adds	r2, #8
 8001a5e:	69b9      	ldr	r1, [r7, #24]
 8001a60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	2203      	movs	r2, #3
 8001a70:	fa02 f303 	lsl.w	r3, r2, r3
 8001a74:	43db      	mvns	r3, r3
 8001a76:	69ba      	ldr	r2, [r7, #24]
 8001a78:	4013      	ands	r3, r2
 8001a7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f003 0203 	and.w	r2, r3, #3
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	69ba      	ldr	r2, [r7, #24]
 8001a96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	f000 80be 	beq.w	8001c22 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa6:	4b66      	ldr	r3, [pc, #408]	; (8001c40 <HAL_GPIO_Init+0x324>)
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aaa:	4a65      	ldr	r2, [pc, #404]	; (8001c40 <HAL_GPIO_Init+0x324>)
 8001aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ab2:	4b63      	ldr	r3, [pc, #396]	; (8001c40 <HAL_GPIO_Init+0x324>)
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001abe:	4a61      	ldr	r2, [pc, #388]	; (8001c44 <HAL_GPIO_Init+0x328>)
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	089b      	lsrs	r3, r3, #2
 8001ac4:	3302      	adds	r3, #2
 8001ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	f003 0303 	and.w	r3, r3, #3
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	220f      	movs	r2, #15
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	43db      	mvns	r3, r3
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a58      	ldr	r2, [pc, #352]	; (8001c48 <HAL_GPIO_Init+0x32c>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d037      	beq.n	8001b5a <HAL_GPIO_Init+0x23e>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4a57      	ldr	r2, [pc, #348]	; (8001c4c <HAL_GPIO_Init+0x330>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d031      	beq.n	8001b56 <HAL_GPIO_Init+0x23a>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4a56      	ldr	r2, [pc, #344]	; (8001c50 <HAL_GPIO_Init+0x334>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d02b      	beq.n	8001b52 <HAL_GPIO_Init+0x236>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4a55      	ldr	r2, [pc, #340]	; (8001c54 <HAL_GPIO_Init+0x338>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d025      	beq.n	8001b4e <HAL_GPIO_Init+0x232>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a54      	ldr	r2, [pc, #336]	; (8001c58 <HAL_GPIO_Init+0x33c>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d01f      	beq.n	8001b4a <HAL_GPIO_Init+0x22e>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a53      	ldr	r2, [pc, #332]	; (8001c5c <HAL_GPIO_Init+0x340>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d019      	beq.n	8001b46 <HAL_GPIO_Init+0x22a>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a52      	ldr	r2, [pc, #328]	; (8001c60 <HAL_GPIO_Init+0x344>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d013      	beq.n	8001b42 <HAL_GPIO_Init+0x226>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a51      	ldr	r2, [pc, #324]	; (8001c64 <HAL_GPIO_Init+0x348>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d00d      	beq.n	8001b3e <HAL_GPIO_Init+0x222>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a50      	ldr	r2, [pc, #320]	; (8001c68 <HAL_GPIO_Init+0x34c>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d007      	beq.n	8001b3a <HAL_GPIO_Init+0x21e>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a4f      	ldr	r2, [pc, #316]	; (8001c6c <HAL_GPIO_Init+0x350>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d101      	bne.n	8001b36 <HAL_GPIO_Init+0x21a>
 8001b32:	2309      	movs	r3, #9
 8001b34:	e012      	b.n	8001b5c <HAL_GPIO_Init+0x240>
 8001b36:	230a      	movs	r3, #10
 8001b38:	e010      	b.n	8001b5c <HAL_GPIO_Init+0x240>
 8001b3a:	2308      	movs	r3, #8
 8001b3c:	e00e      	b.n	8001b5c <HAL_GPIO_Init+0x240>
 8001b3e:	2307      	movs	r3, #7
 8001b40:	e00c      	b.n	8001b5c <HAL_GPIO_Init+0x240>
 8001b42:	2306      	movs	r3, #6
 8001b44:	e00a      	b.n	8001b5c <HAL_GPIO_Init+0x240>
 8001b46:	2305      	movs	r3, #5
 8001b48:	e008      	b.n	8001b5c <HAL_GPIO_Init+0x240>
 8001b4a:	2304      	movs	r3, #4
 8001b4c:	e006      	b.n	8001b5c <HAL_GPIO_Init+0x240>
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e004      	b.n	8001b5c <HAL_GPIO_Init+0x240>
 8001b52:	2302      	movs	r3, #2
 8001b54:	e002      	b.n	8001b5c <HAL_GPIO_Init+0x240>
 8001b56:	2301      	movs	r3, #1
 8001b58:	e000      	b.n	8001b5c <HAL_GPIO_Init+0x240>
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	69fa      	ldr	r2, [r7, #28]
 8001b5e:	f002 0203 	and.w	r2, r2, #3
 8001b62:	0092      	lsls	r2, r2, #2
 8001b64:	4093      	lsls	r3, r2
 8001b66:	69ba      	ldr	r2, [r7, #24]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001b6c:	4935      	ldr	r1, [pc, #212]	; (8001c44 <HAL_GPIO_Init+0x328>)
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	089b      	lsrs	r3, r3, #2
 8001b72:	3302      	adds	r3, #2
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b7a:	4b3d      	ldr	r3, [pc, #244]	; (8001c70 <HAL_GPIO_Init+0x354>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	43db      	mvns	r3, r3
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	4013      	ands	r3, r2
 8001b88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d003      	beq.n	8001b9e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001b96:	69ba      	ldr	r2, [r7, #24]
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b9e:	4a34      	ldr	r2, [pc, #208]	; (8001c70 <HAL_GPIO_Init+0x354>)
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ba4:	4b32      	ldr	r3, [pc, #200]	; (8001c70 <HAL_GPIO_Init+0x354>)
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	43db      	mvns	r3, r3
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d003      	beq.n	8001bc8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001bc0:	69ba      	ldr	r2, [r7, #24]
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001bc8:	4a29      	ldr	r2, [pc, #164]	; (8001c70 <HAL_GPIO_Init+0x354>)
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bce:	4b28      	ldr	r3, [pc, #160]	; (8001c70 <HAL_GPIO_Init+0x354>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	43db      	mvns	r3, r3
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	4013      	ands	r3, r2
 8001bdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d003      	beq.n	8001bf2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001bea:	69ba      	ldr	r2, [r7, #24]
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bf2:	4a1f      	ldr	r2, [pc, #124]	; (8001c70 <HAL_GPIO_Init+0x354>)
 8001bf4:	69bb      	ldr	r3, [r7, #24]
 8001bf6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bf8:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <HAL_GPIO_Init+0x354>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	43db      	mvns	r3, r3
 8001c02:	69ba      	ldr	r2, [r7, #24]
 8001c04:	4013      	ands	r3, r2
 8001c06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d003      	beq.n	8001c1c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c1c:	4a14      	ldr	r2, [pc, #80]	; (8001c70 <HAL_GPIO_Init+0x354>)
 8001c1e:	69bb      	ldr	r3, [r7, #24]
 8001c20:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	3301      	adds	r3, #1
 8001c26:	61fb      	str	r3, [r7, #28]
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	2b0f      	cmp	r3, #15
 8001c2c:	f67f ae86 	bls.w	800193c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001c30:	bf00      	nop
 8001c32:	bf00      	nop
 8001c34:	3724      	adds	r7, #36	; 0x24
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	40023800 	.word	0x40023800
 8001c44:	40013800 	.word	0x40013800
 8001c48:	40020000 	.word	0x40020000
 8001c4c:	40020400 	.word	0x40020400
 8001c50:	40020800 	.word	0x40020800
 8001c54:	40020c00 	.word	0x40020c00
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	40021400 	.word	0x40021400
 8001c60:	40021800 	.word	0x40021800
 8001c64:	40021c00 	.word	0x40021c00
 8001c68:	40022000 	.word	0x40022000
 8001c6c:	40022400 	.word	0x40022400
 8001c70:	40013c00 	.word	0x40013c00

08001c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	807b      	strh	r3, [r7, #2]
 8001c80:	4613      	mov	r3, r2
 8001c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c84:	787b      	ldrb	r3, [r7, #1]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d003      	beq.n	8001c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c8a:	887a      	ldrh	r2, [r7, #2]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001c90:	e003      	b.n	8001c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001c92:	887b      	ldrh	r3, [r7, #2]
 8001c94:	041a      	lsls	r2, r3, #16
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	619a      	str	r2, [r3, #24]
}
 8001c9a:	bf00      	nop
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
	...

08001ca8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e07f      	b.n	8001dba <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d106      	bne.n	8001cd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f000 f8a9 	bl	8001e26 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2224      	movs	r2, #36	; 0x24
 8001cd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f022 0201 	bic.w	r2, r2, #1
 8001cea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685a      	ldr	r2, [r3, #4]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001cf8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	689a      	ldr	r2, [r3, #8]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d107      	bne.n	8001d22 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	689a      	ldr	r2, [r3, #8]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	e006      	b.n	8001d30 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	689a      	ldr	r2, [r3, #8]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001d2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d104      	bne.n	8001d42 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d40:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	6859      	ldr	r1, [r3, #4]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	4b1d      	ldr	r3, [pc, #116]	; (8001dc4 <HAL_I2C_Init+0x11c>)
 8001d4e:	430b      	orrs	r3, r1
 8001d50:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	68da      	ldr	r2, [r3, #12]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d60:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	691a      	ldr	r2, [r3, #16]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	69d9      	ldr	r1, [r3, #28]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a1a      	ldr	r2, [r3, #32]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f042 0201 	orr.w	r2, r2, #1
 8001d9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2220      	movs	r2, #32
 8001da6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001db8:	2300      	movs	r3, #0
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	02008000 	.word	0x02008000

08001dc8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d101      	bne.n	8001dda <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e021      	b.n	8001e1e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2224      	movs	r2, #36	; 0x24
 8001dde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f022 0201 	bic.w	r2, r2, #1
 8001df0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f000 f821 	bl	8001e3a <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2200      	movs	r2, #0
 8001e18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b083      	sub	sp, #12
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr

08001e3a <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	b083      	sub	sp, #12
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8001e42:	bf00      	nop
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
	...

08001e50 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b088      	sub	sp, #32
 8001e54:	af02      	add	r7, sp, #8
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	4608      	mov	r0, r1
 8001e5a:	4611      	mov	r1, r2
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	4603      	mov	r3, r0
 8001e60:	817b      	strh	r3, [r7, #10]
 8001e62:	460b      	mov	r3, r1
 8001e64:	813b      	strh	r3, [r7, #8]
 8001e66:	4613      	mov	r3, r2
 8001e68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	2b20      	cmp	r3, #32
 8001e74:	f040 80f9 	bne.w	800206a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e78:	6a3b      	ldr	r3, [r7, #32]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d002      	beq.n	8001e84 <HAL_I2C_Mem_Write+0x34>
 8001e7e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d105      	bne.n	8001e90 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e8a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e0ed      	b.n	800206c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d101      	bne.n	8001e9e <HAL_I2C_Mem_Write+0x4e>
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	e0e6      	b.n	800206c <HAL_I2C_Mem_Write+0x21c>
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ea6:	f7fe fec3 	bl	8000c30 <HAL_GetTick>
 8001eaa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	2319      	movs	r3, #25
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001eb8:	68f8      	ldr	r0, [r7, #12]
 8001eba:	f000 fad1 	bl	8002460 <I2C_WaitOnFlagUntilTimeout>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e0d1      	b.n	800206c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2221      	movs	r2, #33	; 0x21
 8001ecc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2240      	movs	r2, #64	; 0x40
 8001ed4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2200      	movs	r2, #0
 8001edc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	6a3a      	ldr	r2, [r7, #32]
 8001ee2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001ee8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2200      	movs	r2, #0
 8001eee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ef0:	88f8      	ldrh	r0, [r7, #6]
 8001ef2:	893a      	ldrh	r2, [r7, #8]
 8001ef4:	8979      	ldrh	r1, [r7, #10]
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	9301      	str	r3, [sp, #4]
 8001efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001efc:	9300      	str	r3, [sp, #0]
 8001efe:	4603      	mov	r3, r0
 8001f00:	68f8      	ldr	r0, [r7, #12]
 8001f02:	f000 f9e1 	bl	80022c8 <I2C_RequestMemoryWrite>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d005      	beq.n	8001f18 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e0a9      	b.n	800206c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	2bff      	cmp	r3, #255	; 0xff
 8001f20:	d90e      	bls.n	8001f40 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	22ff      	movs	r2, #255	; 0xff
 8001f26:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	8979      	ldrh	r1, [r7, #10]
 8001f30:	2300      	movs	r3, #0
 8001f32:	9300      	str	r3, [sp, #0]
 8001f34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f38:	68f8      	ldr	r0, [r7, #12]
 8001f3a:	f000 fc39 	bl	80027b0 <I2C_TransferConfig>
 8001f3e:	e00f      	b.n	8001f60 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f44:	b29a      	uxth	r2, r3
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f4e:	b2da      	uxtb	r2, r3
 8001f50:	8979      	ldrh	r1, [r7, #10]
 8001f52:	2300      	movs	r3, #0
 8001f54:	9300      	str	r3, [sp, #0]
 8001f56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f5a:	68f8      	ldr	r0, [r7, #12]
 8001f5c:	f000 fc28 	bl	80027b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f60:	697a      	ldr	r2, [r7, #20]
 8001f62:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f64:	68f8      	ldr	r0, [r7, #12]
 8001f66:	f000 fabb 	bl	80024e0 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	e07b      	b.n	800206c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f78:	781a      	ldrb	r2, [r3, #0]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f84:	1c5a      	adds	r2, r3, #1
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	3b01      	subs	r3, #1
 8001f92:	b29a      	uxth	r2, r3
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f9c:	3b01      	subs	r3, #1
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d034      	beq.n	8002018 <HAL_I2C_Mem_Write+0x1c8>
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d130      	bne.n	8002018 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	2180      	movs	r1, #128	; 0x80
 8001fc0:	68f8      	ldr	r0, [r7, #12]
 8001fc2:	f000 fa4d 	bl	8002460 <I2C_WaitOnFlagUntilTimeout>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e04d      	b.n	800206c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	2bff      	cmp	r3, #255	; 0xff
 8001fd8:	d90e      	bls.n	8001ff8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	22ff      	movs	r2, #255	; 0xff
 8001fde:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fe4:	b2da      	uxtb	r2, r3
 8001fe6:	8979      	ldrh	r1, [r7, #10]
 8001fe8:	2300      	movs	r3, #0
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ff0:	68f8      	ldr	r0, [r7, #12]
 8001ff2:	f000 fbdd 	bl	80027b0 <I2C_TransferConfig>
 8001ff6:	e00f      	b.n	8002018 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002006:	b2da      	uxtb	r2, r3
 8002008:	8979      	ldrh	r1, [r7, #10]
 800200a:	2300      	movs	r3, #0
 800200c:	9300      	str	r3, [sp, #0]
 800200e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002012:	68f8      	ldr	r0, [r7, #12]
 8002014:	f000 fbcc 	bl	80027b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800201c:	b29b      	uxth	r3, r3
 800201e:	2b00      	cmp	r3, #0
 8002020:	d19e      	bne.n	8001f60 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002022:	697a      	ldr	r2, [r7, #20]
 8002024:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002026:	68f8      	ldr	r0, [r7, #12]
 8002028:	f000 fa9a 	bl	8002560 <I2C_WaitOnSTOPFlagUntilTimeout>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e01a      	b.n	800206c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2220      	movs	r2, #32
 800203c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	6859      	ldr	r1, [r3, #4]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <HAL_I2C_Mem_Write+0x224>)
 800204a:	400b      	ands	r3, r1
 800204c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2220      	movs	r2, #32
 8002052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2200      	movs	r2, #0
 800205a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2200      	movs	r2, #0
 8002062:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002066:	2300      	movs	r3, #0
 8002068:	e000      	b.n	800206c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800206a:	2302      	movs	r3, #2
  }
}
 800206c:	4618      	mov	r0, r3
 800206e:	3718      	adds	r7, #24
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	fe00e800 	.word	0xfe00e800

08002078 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b088      	sub	sp, #32
 800207c:	af02      	add	r7, sp, #8
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	4608      	mov	r0, r1
 8002082:	4611      	mov	r1, r2
 8002084:	461a      	mov	r2, r3
 8002086:	4603      	mov	r3, r0
 8002088:	817b      	strh	r3, [r7, #10]
 800208a:	460b      	mov	r3, r1
 800208c:	813b      	strh	r3, [r7, #8]
 800208e:	4613      	mov	r3, r2
 8002090:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002098:	b2db      	uxtb	r3, r3
 800209a:	2b20      	cmp	r3, #32
 800209c:	f040 80fd 	bne.w	800229a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80020a0:	6a3b      	ldr	r3, [r7, #32]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d002      	beq.n	80020ac <HAL_I2C_Mem_Read+0x34>
 80020a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d105      	bne.n	80020b8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020b2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e0f1      	b.n	800229c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d101      	bne.n	80020c6 <HAL_I2C_Mem_Read+0x4e>
 80020c2:	2302      	movs	r3, #2
 80020c4:	e0ea      	b.n	800229c <HAL_I2C_Mem_Read+0x224>
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2201      	movs	r2, #1
 80020ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80020ce:	f7fe fdaf 	bl	8000c30 <HAL_GetTick>
 80020d2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	9300      	str	r3, [sp, #0]
 80020d8:	2319      	movs	r3, #25
 80020da:	2201      	movs	r2, #1
 80020dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020e0:	68f8      	ldr	r0, [r7, #12]
 80020e2:	f000 f9bd 	bl	8002460 <I2C_WaitOnFlagUntilTimeout>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e0d5      	b.n	800229c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2222      	movs	r2, #34	; 0x22
 80020f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2240      	movs	r2, #64	; 0x40
 80020fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2200      	movs	r2, #0
 8002104:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	6a3a      	ldr	r2, [r7, #32]
 800210a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002110:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2200      	movs	r2, #0
 8002116:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002118:	88f8      	ldrh	r0, [r7, #6]
 800211a:	893a      	ldrh	r2, [r7, #8]
 800211c:	8979      	ldrh	r1, [r7, #10]
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	9301      	str	r3, [sp, #4]
 8002122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002124:	9300      	str	r3, [sp, #0]
 8002126:	4603      	mov	r3, r0
 8002128:	68f8      	ldr	r0, [r7, #12]
 800212a:	f000 f921 	bl	8002370 <I2C_RequestMemoryRead>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d005      	beq.n	8002140 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2200      	movs	r2, #0
 8002138:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e0ad      	b.n	800229c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002144:	b29b      	uxth	r3, r3
 8002146:	2bff      	cmp	r3, #255	; 0xff
 8002148:	d90e      	bls.n	8002168 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	22ff      	movs	r2, #255	; 0xff
 800214e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002154:	b2da      	uxtb	r2, r3
 8002156:	8979      	ldrh	r1, [r7, #10]
 8002158:	4b52      	ldr	r3, [pc, #328]	; (80022a4 <HAL_I2C_Mem_Read+0x22c>)
 800215a:	9300      	str	r3, [sp, #0]
 800215c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002160:	68f8      	ldr	r0, [r7, #12]
 8002162:	f000 fb25 	bl	80027b0 <I2C_TransferConfig>
 8002166:	e00f      	b.n	8002188 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800216c:	b29a      	uxth	r2, r3
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002176:	b2da      	uxtb	r2, r3
 8002178:	8979      	ldrh	r1, [r7, #10]
 800217a:	4b4a      	ldr	r3, [pc, #296]	; (80022a4 <HAL_I2C_Mem_Read+0x22c>)
 800217c:	9300      	str	r3, [sp, #0]
 800217e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002182:	68f8      	ldr	r0, [r7, #12]
 8002184:	f000 fb14 	bl	80027b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	9300      	str	r3, [sp, #0]
 800218c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800218e:	2200      	movs	r2, #0
 8002190:	2104      	movs	r1, #4
 8002192:	68f8      	ldr	r0, [r7, #12]
 8002194:	f000 f964 	bl	8002460 <I2C_WaitOnFlagUntilTimeout>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e07c      	b.n	800229c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ac:	b2d2      	uxtb	r2, r2
 80021ae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b4:	1c5a      	adds	r2, r3, #1
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021be:	3b01      	subs	r3, #1
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021ca:	b29b      	uxth	r3, r3
 80021cc:	3b01      	subs	r3, #1
 80021ce:	b29a      	uxth	r2, r3
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021d8:	b29b      	uxth	r3, r3
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d034      	beq.n	8002248 <HAL_I2C_Mem_Read+0x1d0>
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d130      	bne.n	8002248 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	9300      	str	r3, [sp, #0]
 80021ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021ec:	2200      	movs	r2, #0
 80021ee:	2180      	movs	r1, #128	; 0x80
 80021f0:	68f8      	ldr	r0, [r7, #12]
 80021f2:	f000 f935 	bl	8002460 <I2C_WaitOnFlagUntilTimeout>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e04d      	b.n	800229c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002204:	b29b      	uxth	r3, r3
 8002206:	2bff      	cmp	r3, #255	; 0xff
 8002208:	d90e      	bls.n	8002228 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	22ff      	movs	r2, #255	; 0xff
 800220e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002214:	b2da      	uxtb	r2, r3
 8002216:	8979      	ldrh	r1, [r7, #10]
 8002218:	2300      	movs	r3, #0
 800221a:	9300      	str	r3, [sp, #0]
 800221c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002220:	68f8      	ldr	r0, [r7, #12]
 8002222:	f000 fac5 	bl	80027b0 <I2C_TransferConfig>
 8002226:	e00f      	b.n	8002248 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800222c:	b29a      	uxth	r2, r3
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002236:	b2da      	uxtb	r2, r3
 8002238:	8979      	ldrh	r1, [r7, #10]
 800223a:	2300      	movs	r3, #0
 800223c:	9300      	str	r3, [sp, #0]
 800223e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002242:	68f8      	ldr	r0, [r7, #12]
 8002244:	f000 fab4 	bl	80027b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800224c:	b29b      	uxth	r3, r3
 800224e:	2b00      	cmp	r3, #0
 8002250:	d19a      	bne.n	8002188 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002252:	697a      	ldr	r2, [r7, #20]
 8002254:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002256:	68f8      	ldr	r0, [r7, #12]
 8002258:	f000 f982 	bl	8002560 <I2C_WaitOnSTOPFlagUntilTimeout>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e01a      	b.n	800229c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2220      	movs	r2, #32
 800226c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	6859      	ldr	r1, [r3, #4]
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	4b0b      	ldr	r3, [pc, #44]	; (80022a8 <HAL_I2C_Mem_Read+0x230>)
 800227a:	400b      	ands	r3, r1
 800227c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2220      	movs	r2, #32
 8002282:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2200      	movs	r2, #0
 800228a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2200      	movs	r2, #0
 8002292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002296:	2300      	movs	r3, #0
 8002298:	e000      	b.n	800229c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800229a:	2302      	movs	r3, #2
  }
}
 800229c:	4618      	mov	r0, r3
 800229e:	3718      	adds	r7, #24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	80002400 	.word	0x80002400
 80022a8:	fe00e800 	.word	0xfe00e800

080022ac <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022ba:	b2db      	uxtb	r3, r3
}
 80022bc:	4618      	mov	r0, r3
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af02      	add	r7, sp, #8
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	4608      	mov	r0, r1
 80022d2:	4611      	mov	r1, r2
 80022d4:	461a      	mov	r2, r3
 80022d6:	4603      	mov	r3, r0
 80022d8:	817b      	strh	r3, [r7, #10]
 80022da:	460b      	mov	r3, r1
 80022dc:	813b      	strh	r3, [r7, #8]
 80022de:	4613      	mov	r3, r2
 80022e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80022e2:	88fb      	ldrh	r3, [r7, #6]
 80022e4:	b2da      	uxtb	r2, r3
 80022e6:	8979      	ldrh	r1, [r7, #10]
 80022e8:	4b20      	ldr	r3, [pc, #128]	; (800236c <I2C_RequestMemoryWrite+0xa4>)
 80022ea:	9300      	str	r3, [sp, #0]
 80022ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022f0:	68f8      	ldr	r0, [r7, #12]
 80022f2:	f000 fa5d 	bl	80027b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80022f6:	69fa      	ldr	r2, [r7, #28]
 80022f8:	69b9      	ldr	r1, [r7, #24]
 80022fa:	68f8      	ldr	r0, [r7, #12]
 80022fc:	f000 f8f0 	bl	80024e0 <I2C_WaitOnTXISFlagUntilTimeout>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e02c      	b.n	8002364 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800230a:	88fb      	ldrh	r3, [r7, #6]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d105      	bne.n	800231c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002310:	893b      	ldrh	r3, [r7, #8]
 8002312:	b2da      	uxtb	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	629a      	str	r2, [r3, #40]	; 0x28
 800231a:	e015      	b.n	8002348 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800231c:	893b      	ldrh	r3, [r7, #8]
 800231e:	0a1b      	lsrs	r3, r3, #8
 8002320:	b29b      	uxth	r3, r3
 8002322:	b2da      	uxtb	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800232a:	69fa      	ldr	r2, [r7, #28]
 800232c:	69b9      	ldr	r1, [r7, #24]
 800232e:	68f8      	ldr	r0, [r7, #12]
 8002330:	f000 f8d6 	bl	80024e0 <I2C_WaitOnTXISFlagUntilTimeout>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e012      	b.n	8002364 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800233e:	893b      	ldrh	r3, [r7, #8]
 8002340:	b2da      	uxtb	r2, r3
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	9300      	str	r3, [sp, #0]
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	2200      	movs	r2, #0
 8002350:	2180      	movs	r1, #128	; 0x80
 8002352:	68f8      	ldr	r0, [r7, #12]
 8002354:	f000 f884 	bl	8002460 <I2C_WaitOnFlagUntilTimeout>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e000      	b.n	8002364 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002362:	2300      	movs	r3, #0
}
 8002364:	4618      	mov	r0, r3
 8002366:	3710      	adds	r7, #16
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	80002000 	.word	0x80002000

08002370 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af02      	add	r7, sp, #8
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	4608      	mov	r0, r1
 800237a:	4611      	mov	r1, r2
 800237c:	461a      	mov	r2, r3
 800237e:	4603      	mov	r3, r0
 8002380:	817b      	strh	r3, [r7, #10]
 8002382:	460b      	mov	r3, r1
 8002384:	813b      	strh	r3, [r7, #8]
 8002386:	4613      	mov	r3, r2
 8002388:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800238a:	88fb      	ldrh	r3, [r7, #6]
 800238c:	b2da      	uxtb	r2, r3
 800238e:	8979      	ldrh	r1, [r7, #10]
 8002390:	4b20      	ldr	r3, [pc, #128]	; (8002414 <I2C_RequestMemoryRead+0xa4>)
 8002392:	9300      	str	r3, [sp, #0]
 8002394:	2300      	movs	r3, #0
 8002396:	68f8      	ldr	r0, [r7, #12]
 8002398:	f000 fa0a 	bl	80027b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800239c:	69fa      	ldr	r2, [r7, #28]
 800239e:	69b9      	ldr	r1, [r7, #24]
 80023a0:	68f8      	ldr	r0, [r7, #12]
 80023a2:	f000 f89d 	bl	80024e0 <I2C_WaitOnTXISFlagUntilTimeout>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e02c      	b.n	800240a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023b0:	88fb      	ldrh	r3, [r7, #6]
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d105      	bne.n	80023c2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80023b6:	893b      	ldrh	r3, [r7, #8]
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	629a      	str	r2, [r3, #40]	; 0x28
 80023c0:	e015      	b.n	80023ee <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80023c2:	893b      	ldrh	r3, [r7, #8]
 80023c4:	0a1b      	lsrs	r3, r3, #8
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	b2da      	uxtb	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023d0:	69fa      	ldr	r2, [r7, #28]
 80023d2:	69b9      	ldr	r1, [r7, #24]
 80023d4:	68f8      	ldr	r0, [r7, #12]
 80023d6:	f000 f883 	bl	80024e0 <I2C_WaitOnTXISFlagUntilTimeout>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e012      	b.n	800240a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80023e4:	893b      	ldrh	r3, [r7, #8]
 80023e6:	b2da      	uxtb	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	9300      	str	r3, [sp, #0]
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	2200      	movs	r2, #0
 80023f6:	2140      	movs	r1, #64	; 0x40
 80023f8:	68f8      	ldr	r0, [r7, #12]
 80023fa:	f000 f831 	bl	8002460 <I2C_WaitOnFlagUntilTimeout>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e000      	b.n	800240a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	3710      	adds	r7, #16
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	80002000 	.word	0x80002000

08002418 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	699b      	ldr	r3, [r3, #24]
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	2b02      	cmp	r3, #2
 800242c:	d103      	bne.n	8002436 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2200      	movs	r2, #0
 8002434:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	f003 0301 	and.w	r3, r3, #1
 8002440:	2b01      	cmp	r3, #1
 8002442:	d007      	beq.n	8002454 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	699a      	ldr	r2, [r3, #24]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f042 0201 	orr.w	r2, r2, #1
 8002452:	619a      	str	r2, [r3, #24]
  }
}
 8002454:	bf00      	nop
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	603b      	str	r3, [r7, #0]
 800246c:	4613      	mov	r3, r2
 800246e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002470:	e022      	b.n	80024b8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002478:	d01e      	beq.n	80024b8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800247a:	f7fe fbd9 	bl	8000c30 <HAL_GetTick>
 800247e:	4602      	mov	r2, r0
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	429a      	cmp	r2, r3
 8002488:	d302      	bcc.n	8002490 <I2C_WaitOnFlagUntilTimeout+0x30>
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d113      	bne.n	80024b8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002494:	f043 0220 	orr.w	r2, r3, #32
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2220      	movs	r2, #32
 80024a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e00f      	b.n	80024d8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	699a      	ldr	r2, [r3, #24]
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	4013      	ands	r3, r2
 80024c2:	68ba      	ldr	r2, [r7, #8]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	bf0c      	ite	eq
 80024c8:	2301      	moveq	r3, #1
 80024ca:	2300      	movne	r3, #0
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	461a      	mov	r2, r3
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d0cd      	beq.n	8002472 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80024ec:	e02c      	b.n	8002548 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	68b9      	ldr	r1, [r7, #8]
 80024f2:	68f8      	ldr	r0, [r7, #12]
 80024f4:	f000 f870 	bl	80025d8 <I2C_IsErrorOccurred>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e02a      	b.n	8002558 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002508:	d01e      	beq.n	8002548 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800250a:	f7fe fb91 	bl	8000c30 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	68ba      	ldr	r2, [r7, #8]
 8002516:	429a      	cmp	r2, r3
 8002518:	d302      	bcc.n	8002520 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d113      	bne.n	8002548 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002524:	f043 0220 	orr.w	r2, r3, #32
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2220      	movs	r2, #32
 8002530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e007      	b.n	8002558 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	699b      	ldr	r3, [r3, #24]
 800254e:	f003 0302 	and.w	r3, r3, #2
 8002552:	2b02      	cmp	r3, #2
 8002554:	d1cb      	bne.n	80024ee <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	60b9      	str	r1, [r7, #8]
 800256a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800256c:	e028      	b.n	80025c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	68b9      	ldr	r1, [r7, #8]
 8002572:	68f8      	ldr	r0, [r7, #12]
 8002574:	f000 f830 	bl	80025d8 <I2C_IsErrorOccurred>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e026      	b.n	80025d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002582:	f7fe fb55 	bl	8000c30 <HAL_GetTick>
 8002586:	4602      	mov	r2, r0
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	68ba      	ldr	r2, [r7, #8]
 800258e:	429a      	cmp	r2, r3
 8002590:	d302      	bcc.n	8002598 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d113      	bne.n	80025c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800259c:	f043 0220 	orr.w	r2, r3, #32
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2220      	movs	r2, #32
 80025a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e007      	b.n	80025d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	f003 0320 	and.w	r3, r3, #32
 80025ca:	2b20      	cmp	r3, #32
 80025cc:	d1cf      	bne.n	800256e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3710      	adds	r7, #16
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b08a      	sub	sp, #40	; 0x28
 80025dc:	af00      	add	r7, sp, #0
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025e4:	2300      	movs	r3, #0
 80025e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80025f2:	2300      	movs	r3, #0
 80025f4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	f003 0310 	and.w	r3, r3, #16
 8002600:	2b00      	cmp	r3, #0
 8002602:	d075      	beq.n	80026f0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2210      	movs	r2, #16
 800260a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800260c:	e056      	b.n	80026bc <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002614:	d052      	beq.n	80026bc <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002616:	f7fe fb0b 	bl	8000c30 <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	68ba      	ldr	r2, [r7, #8]
 8002622:	429a      	cmp	r2, r3
 8002624:	d302      	bcc.n	800262c <I2C_IsErrorOccurred+0x54>
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d147      	bne.n	80026bc <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002636:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800263e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800264a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800264e:	d12e      	bne.n	80026ae <I2C_IsErrorOccurred+0xd6>
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002656:	d02a      	beq.n	80026ae <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002658:	7cfb      	ldrb	r3, [r7, #19]
 800265a:	2b20      	cmp	r3, #32
 800265c:	d027      	beq.n	80026ae <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	685a      	ldr	r2, [r3, #4]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800266c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800266e:	f7fe fadf 	bl	8000c30 <HAL_GetTick>
 8002672:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002674:	e01b      	b.n	80026ae <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002676:	f7fe fadb 	bl	8000c30 <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b19      	cmp	r3, #25
 8002682:	d914      	bls.n	80026ae <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002688:	f043 0220 	orr.w	r2, r3, #32
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2220      	movs	r2, #32
 8002694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	f003 0320 	and.w	r3, r3, #32
 80026b8:	2b20      	cmp	r3, #32
 80026ba:	d1dc      	bne.n	8002676 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	699b      	ldr	r3, [r3, #24]
 80026c2:	f003 0320 	and.w	r3, r3, #32
 80026c6:	2b20      	cmp	r3, #32
 80026c8:	d003      	beq.n	80026d2 <I2C_IsErrorOccurred+0xfa>
 80026ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d09d      	beq.n	800260e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80026d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d103      	bne.n	80026e2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2220      	movs	r2, #32
 80026e0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80026e2:	6a3b      	ldr	r3, [r7, #32]
 80026e4:	f043 0304 	orr.w	r3, r3, #4
 80026e8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00b      	beq.n	800271a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002702:	6a3b      	ldr	r3, [r7, #32]
 8002704:	f043 0301 	orr.w	r3, r3, #1
 8002708:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002712:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002720:	2b00      	cmp	r3, #0
 8002722:	d00b      	beq.n	800273c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002724:	6a3b      	ldr	r3, [r7, #32]
 8002726:	f043 0308 	orr.w	r3, r3, #8
 800272a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002734:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002742:	2b00      	cmp	r3, #0
 8002744:	d00b      	beq.n	800275e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002746:	6a3b      	ldr	r3, [r7, #32]
 8002748:	f043 0302 	orr.w	r3, r3, #2
 800274c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002756:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800275e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002762:	2b00      	cmp	r3, #0
 8002764:	d01c      	beq.n	80027a0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002766:	68f8      	ldr	r0, [r7, #12]
 8002768:	f7ff fe56 	bl	8002418 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	6859      	ldr	r1, [r3, #4]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	4b0d      	ldr	r3, [pc, #52]	; (80027ac <I2C_IsErrorOccurred+0x1d4>)
 8002778:	400b      	ands	r3, r1
 800277a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002780:	6a3b      	ldr	r3, [r7, #32]
 8002782:	431a      	orrs	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2220      	movs	r2, #32
 800278c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2200      	movs	r2, #0
 8002794:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2200      	movs	r2, #0
 800279c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80027a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3728      	adds	r7, #40	; 0x28
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	fe00e800 	.word	0xfe00e800

080027b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b087      	sub	sp, #28
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	607b      	str	r3, [r7, #4]
 80027ba:	460b      	mov	r3, r1
 80027bc:	817b      	strh	r3, [r7, #10]
 80027be:	4613      	mov	r3, r2
 80027c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027c2:	897b      	ldrh	r3, [r7, #10]
 80027c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80027c8:	7a7b      	ldrb	r3, [r7, #9]
 80027ca:	041b      	lsls	r3, r3, #16
 80027cc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027d0:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027d6:	6a3b      	ldr	r3, [r7, #32]
 80027d8:	4313      	orrs	r3, r2
 80027da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80027de:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	6a3b      	ldr	r3, [r7, #32]
 80027e8:	0d5b      	lsrs	r3, r3, #21
 80027ea:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80027ee:	4b08      	ldr	r3, [pc, #32]	; (8002810 <I2C_TransferConfig+0x60>)
 80027f0:	430b      	orrs	r3, r1
 80027f2:	43db      	mvns	r3, r3
 80027f4:	ea02 0103 	and.w	r1, r2, r3
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	697a      	ldr	r2, [r7, #20]
 80027fe:	430a      	orrs	r2, r1
 8002800:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002802:	bf00      	nop
 8002804:	371c      	adds	r7, #28
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	03ff63ff 	.word	0x03ff63ff

08002814 <HAL_LTDC_Init>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, tmp1 = 0;
 800281c:	2300      	movs	r3, #0
 800281e:	60fb      	str	r3, [r7, #12]
 8002820:	2300      	movs	r3, #0
 8002822:	60bb      	str	r3, [r7, #8]

  /* Check the LTDC peripheral state */
  if(hltdc == NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_LTDC_Init+0x1a>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e0c7      	b.n	80029be <HAL_LTDC_Init+0x1aa>
  assert_param(IS_LTDC_HSPOL(hltdc->Init.HSPolarity));
  assert_param(IS_LTDC_VSPOL(hltdc->Init.VSPolarity));
  assert_param(IS_LTDC_DEPOL(hltdc->Init.DEPolarity));
  assert_param(IS_LTDC_PCPOL(hltdc->Init.PCPolarity));

  if(hltdc->State == HAL_LTDC_STATE_RESET)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8002834:	b2db      	uxtb	r3, r3
 8002836:	2b00      	cmp	r3, #0
 8002838:	d106      	bne.n	8002848 <HAL_LTDC_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f8c2 	bl	80029cc <HAL_LTDC_MspInit>
  }
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2202      	movs	r2, #2
 800284c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configures the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	699a      	ldr	r2, [r3, #24]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800285e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	6999      	ldr	r1, [r3, #24]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	431a      	orrs	r2, r3
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002874:	431a      	orrs	r2, r3
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	430a      	orrs	r2, r1
 8002882:	619a      	str	r2, [r3, #24]

  /* Sets Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	6899      	ldr	r1, [r3, #8]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	4b4e      	ldr	r3, [pc, #312]	; (80029c8 <HAL_LTDC_Init+0x1b4>)
 8002890:	400b      	ands	r3, r1
 8002892:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	695b      	ldr	r3, [r3, #20]
 8002898:	041b      	lsls	r3, r3, #16
 800289a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	6899      	ldr	r1, [r3, #8]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	699a      	ldr	r2, [r3, #24]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	431a      	orrs	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	430a      	orrs	r2, r1
 80028b0:	609a      	str	r2, [r3, #8]

  /* Sets Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	68d9      	ldr	r1, [r3, #12]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	4b42      	ldr	r3, [pc, #264]	; (80029c8 <HAL_LTDC_Init+0x1b4>)
 80028be:	400b      	ands	r3, r1
 80028c0:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	69db      	ldr	r3, [r3, #28]
 80028c6:	041b      	lsls	r3, r3, #16
 80028c8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	68d9      	ldr	r1, [r3, #12]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a1a      	ldr	r2, [r3, #32]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	431a      	orrs	r2, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	430a      	orrs	r2, r1
 80028de:	60da      	str	r2, [r3, #12]

  /* Sets Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	6919      	ldr	r1, [r3, #16]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	4b37      	ldr	r3, [pc, #220]	; (80029c8 <HAL_LTDC_Init+0x1b4>)
 80028ec:	400b      	ands	r3, r1
 80028ee:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f4:	041b      	lsls	r3, r3, #16
 80028f6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	6919      	ldr	r1, [r3, #16]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	431a      	orrs	r2, r3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	430a      	orrs	r2, r1
 800290c:	611a      	str	r2, [r3, #16]

  /* Sets Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	6959      	ldr	r1, [r3, #20]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	4b2b      	ldr	r3, [pc, #172]	; (80029c8 <HAL_LTDC_Init+0x1b4>)
 800291a:	400b      	ands	r3, r1
 800291c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002922:	041b      	lsls	r3, r3, #16
 8002924:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	6959      	ldr	r1, [r3, #20]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	431a      	orrs	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	430a      	orrs	r2, r1
 800293a:	615a      	str	r2, [r3, #20]

  /* Sets the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002942:	021b      	lsls	r3, r3, #8
 8002944:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800294c:	041b      	lsls	r3, r3, #16
 800294e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800295e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002966:	68ba      	ldr	r2, [r7, #8]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	4313      	orrs	r3, r2
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8002972:	431a      	orrs	r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	430a      	orrs	r2, r1
 800297a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the transfer Error interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f042 0204 	orr.w	r2, r2, #4
 800298a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the FIFO underrun interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_FU);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f042 0202 	orr.w	r2, r2, #2
 800299a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	699a      	ldr	r2, [r3, #24]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f042 0201 	orr.w	r2, r2, #1
 80029aa:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	f000f800 	.word	0xf000f800

080029cc <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */ 
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <HAL_LTDC_IRQHandler>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.  
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_TE) != RESET)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ee:	f003 0304 	and.w	r3, r3, #4
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d025      	beq.n	8002a42 <HAL_LTDC_IRQHandler+0x62>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_TE) != RESET)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029fc:	f003 0304 	and.w	r3, r3, #4
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d01e      	beq.n	8002a42 <HAL_LTDC_IRQHandler+0x62>
    {
      /* Disable the transfer Error interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f022 0204 	bic.w	r2, r2, #4
 8002a12:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the transfer error flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2204      	movs	r2, #4
 8002a1a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002a22:	f043 0201 	orr.w	r2, r3, #1
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2204      	movs	r2, #4
 8002a30:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f000 f87b 	bl	8002b38 <HAL_LTDC_ErrorCallback>
    }
  }
  /* FIFO underrun Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_FU) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a48:	f003 0302 	and.w	r3, r3, #2
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d025      	beq.n	8002a9c <HAL_LTDC_IRQHandler+0xbc>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_FU) != RESET)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d01e      	beq.n	8002a9c <HAL_LTDC_IRQHandler+0xbc>
    {
      /* Disable the FIFO underrun interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f022 0202 	bic.w	r2, r2, #2
 8002a6c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the FIFO underrun flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2202      	movs	r2, #2
 8002a74:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002a7c:	f043 0202 	orr.w	r2, r3, #2
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2204      	movs	r2, #4
 8002a8a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
      
      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 f84e 	bl	8002b38 <HAL_LTDC_ErrorCallback>
    }
  }
  /* Line Interrupt management ************************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_LI) != RESET)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d01d      	beq.n	8002ae6 <HAL_LTDC_IRQHandler+0x106>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_LI) != RESET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ab0:	f003 0301 	and.w	r3, r3, #1
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d016      	beq.n	8002ae6 <HAL_LTDC_IRQHandler+0x106>
    {
      /* Disable the Line interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f022 0201 	bic.w	r2, r2, #1
 8002ac6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the Line interrupt flag */  
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	2201      	movs	r2, #1
 8002ace:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

      /* Line interrupt Callback */
      HAL_LTDC_LineEventCallback(hltdc);
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f000 f833 	bl	8002b4c <HAL_LTDC_LineEventCallback>
    }
  }
  /* Register reload Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_RR) != RESET)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aec:	f003 0308 	and.w	r3, r3, #8
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d01d      	beq.n	8002b30 <HAL_LTDC_IRQHandler+0x150>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_RR) != RESET)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002afa:	f003 0308 	and.w	r3, r3, #8
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d016      	beq.n	8002b30 <HAL_LTDC_IRQHandler+0x150>
    {
      /* Disable the register reload interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f022 0208 	bic.w	r2, r2, #8
 8002b10:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Clear the register reload flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2208      	movs	r2, #8
 8002b18:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
      
      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
      
      /* Register reload interrupt Callback */
      HAL_LTDC_ReloadEventCallback(hltdc);
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f000 f818 	bl	8002b60 <HAL_LTDC_ReloadEventCallback>
    }
  }  
}
 8002b30:	bf00      	nop
 8002b32:	3708      	adds	r7, #8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8002b40:	bf00      	nop
 8002b42:	370c      	adds	r7, #12
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <HAL_LTDC_LineEventCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr

08002b74 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    0 or 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
 8002b74:	b5b0      	push	{r4, r5, r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d101      	bne.n	8002b8e <HAL_LTDC_ConfigLayer+0x1a>
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	e02c      	b.n	8002be8 <HAL_LTDC_ConfigLayer+0x74>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2202      	movs	r2, #2
 8002b9a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
  assert_param(IS_LTDC_ALPHA(pLayerCfg->Alpha0));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 8002b9e:	68fa      	ldr	r2, [r7, #12]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2134      	movs	r1, #52	; 0x34
 8002ba4:	fb01 f303 	mul.w	r3, r1, r3
 8002ba8:	4413      	add	r3, r2
 8002baa:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	4614      	mov	r4, r2
 8002bb2:	461d      	mov	r5, r3
 8002bb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bc0:	682b      	ldr	r3, [r5, #0]
 8002bc2:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */  
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	68b9      	ldr	r1, [r7, #8]
 8002bc8:	68f8      	ldr	r0, [r7, #12]
 8002bca:	f000 f81f 	bl	8002c0c <LTDC_SetConfig>

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2201      	movs	r2, #1
 8002bda:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bdb0      	pop	{r4, r5, r7, pc}

08002bf0 <HAL_LTDC_GetState>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8002bfe:	b2db      	uxtb	r3, r3
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                    This parameter can be one of the following values: 0 or 1
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b089      	sub	sp, #36	; 0x24
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1 = 0;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp2 = 0;
 8002c20:	2300      	movs	r3, #0
 8002c22:	617b      	str	r3, [r7, #20]

  /* Configures the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	0c1b      	lsrs	r3, r3, #16
 8002c30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c34:	4413      	add	r3, r2
 8002c36:	041b      	lsls	r3, r3, #16
 8002c38:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	461a      	mov	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	01db      	lsls	r3, r3, #7
 8002c44:	4413      	add	r3, r2
 8002c46:	3384      	adds	r3, #132	; 0x84
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	6812      	ldr	r2, [r2, #0]
 8002c4e:	4611      	mov	r1, r2
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	01d2      	lsls	r2, r2, #7
 8002c54:	440a      	add	r2, r1
 8002c56:	3284      	adds	r2, #132	; 0x84
 8002c58:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8002c5c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	0c1b      	lsrs	r3, r3, #16
 8002c6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c6e:	4413      	add	r3, r2
 8002c70:	1c5a      	adds	r2, r3, #1
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4619      	mov	r1, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	01db      	lsls	r3, r3, #7
 8002c7c:	440b      	add	r3, r1
 8002c7e:	3384      	adds	r3, #132	; 0x84
 8002c80:	4619      	mov	r1, r3
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	604b      	str	r3, [r1, #4]

  /* Configures the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	68da      	ldr	r2, [r3, #12]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c96:	4413      	add	r3, r2
 8002c98:	041b      	lsls	r3, r3, #16
 8002c9a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	01db      	lsls	r3, r3, #7
 8002ca6:	4413      	add	r3, r2
 8002ca8:	3384      	adds	r3, #132	; 0x84
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	6812      	ldr	r2, [r2, #0]
 8002cb0:	4611      	mov	r1, r2
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	01d2      	lsls	r2, r2, #7
 8002cb6:	440a      	add	r2, r1
 8002cb8:	3284      	adds	r2, #132	; 0x84
 8002cba:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8002cbe:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	689a      	ldr	r2, [r3, #8]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	68db      	ldr	r3, [r3, #12]
 8002cca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002cce:	4413      	add	r3, r2
 8002cd0:	1c5a      	adds	r2, r3, #1
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	01db      	lsls	r3, r3, #7
 8002cdc:	440b      	add	r3, r1
 8002cde:	3384      	adds	r3, #132	; 0x84
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	461a      	mov	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	01db      	lsls	r3, r3, #7
 8002cf2:	4413      	add	r3, r2
 8002cf4:	3384      	adds	r3, #132	; 0x84
 8002cf6:	691b      	ldr	r3, [r3, #16]
 8002cf8:	68fa      	ldr	r2, [r7, #12]
 8002cfa:	6812      	ldr	r2, [r2, #0]
 8002cfc:	4611      	mov	r1, r2
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	01d2      	lsls	r2, r2, #7
 8002d02:	440a      	add	r2, r1
 8002d04:	3284      	adds	r2, #132	; 0x84
 8002d06:	f023 0307 	bic.w	r3, r3, #7
 8002d0a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	461a      	mov	r2, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	01db      	lsls	r3, r3, #7
 8002d16:	4413      	add	r3, r2
 8002d18:	3384      	adds	r3, #132	; 0x84
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	691b      	ldr	r3, [r3, #16]
 8002d20:	6113      	str	r3, [r2, #16]

  /* Configures the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8);
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8002d28:	021b      	lsls	r3, r3, #8
 8002d2a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16);
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8002d32:	041b      	lsls	r3, r3, #16
 8002d34:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24);  
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	699b      	ldr	r3, [r3, #24]
 8002d3a:	061b      	lsls	r3, r3, #24
 8002d3c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	461a      	mov	r2, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	01db      	lsls	r3, r3, #7
 8002d48:	4413      	add	r3, r2
 8002d4a:	3384      	adds	r3, #132	; 0x84
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	461a      	mov	r2, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	01db      	lsls	r3, r3, #7
 8002d58:	4413      	add	r3, r2
 8002d5a:	3384      	adds	r3, #132	; 0x84
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	2300      	movs	r3, #0
 8002d60:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d68:	461a      	mov	r2, r3
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	431a      	orrs	r2, r3
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	431a      	orrs	r2, r3
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4619      	mov	r1, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	01db      	lsls	r3, r3, #7
 8002d7c:	440b      	add	r3, r1
 8002d7e:	3384      	adds	r3, #132	; 0x84
 8002d80:	4619      	mov	r1, r3
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	01db      	lsls	r3, r3, #7
 8002d92:	4413      	add	r3, r2
 8002d94:	3384      	adds	r3, #132	; 0x84
 8002d96:	695b      	ldr	r3, [r3, #20]
 8002d98:	68fa      	ldr	r2, [r7, #12]
 8002d9a:	6812      	ldr	r2, [r2, #0]
 8002d9c:	4611      	mov	r1, r2
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	01d2      	lsls	r2, r2, #7
 8002da2:	440a      	add	r2, r1
 8002da4:	3284      	adds	r2, #132	; 0x84
 8002da6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002daa:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	461a      	mov	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	01db      	lsls	r3, r3, #7
 8002db6:	4413      	add	r3, r2
 8002db8:	3384      	adds	r3, #132	; 0x84
 8002dba:	461a      	mov	r2, r3
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	695b      	ldr	r3, [r3, #20]
 8002dc0:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	01db      	lsls	r3, r3, #7
 8002dcc:	4413      	add	r3, r2
 8002dce:	3384      	adds	r3, #132	; 0x84
 8002dd0:	69da      	ldr	r2, [r3, #28]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	01db      	lsls	r3, r3, #7
 8002ddc:	440b      	add	r3, r1
 8002dde:	3384      	adds	r3, #132	; 0x84
 8002de0:	4619      	mov	r1, r3
 8002de2:	4b58      	ldr	r3, [pc, #352]	; (8002f44 <LTDC_SetConfig+0x338>)
 8002de4:	4013      	ands	r3, r2
 8002de6:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	69da      	ldr	r2, [r3, #28]
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	6a1b      	ldr	r3, [r3, #32]
 8002df0:	68f9      	ldr	r1, [r7, #12]
 8002df2:	6809      	ldr	r1, [r1, #0]
 8002df4:	4608      	mov	r0, r1
 8002df6:	6879      	ldr	r1, [r7, #4]
 8002df8:	01c9      	lsls	r1, r1, #7
 8002dfa:	4401      	add	r1, r0
 8002dfc:	3184      	adds	r1, #132	; 0x84
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	61cb      	str	r3, [r1, #28]

  /* Configures the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	461a      	mov	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	01db      	lsls	r3, r3, #7
 8002e0c:	4413      	add	r3, r2
 8002e0e:	3384      	adds	r3, #132	; 0x84
 8002e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	461a      	mov	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	01db      	lsls	r3, r3, #7
 8002e1c:	4413      	add	r3, r2
 8002e1e:	3384      	adds	r3, #132	; 0x84
 8002e20:	461a      	mov	r2, r3
 8002e22:	2300      	movs	r3, #0
 8002e24:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	01db      	lsls	r3, r3, #7
 8002e30:	4413      	add	r3, r2
 8002e32:	3384      	adds	r3, #132	; 0x84
 8002e34:	461a      	mov	r2, r3
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3a:	6293      	str	r3, [r2, #40]	; 0x28

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d102      	bne.n	8002e4a <LTDC_SetConfig+0x23e>
  {
    tmp = 4;
 8002e44:	2304      	movs	r3, #4
 8002e46:	61fb      	str	r3, [r7, #28]
 8002e48:	e01b      	b.n	8002e82 <LTDC_SetConfig+0x276>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d102      	bne.n	8002e58 <LTDC_SetConfig+0x24c>
  {
    tmp = 3;
 8002e52:	2303      	movs	r3, #3
 8002e54:	61fb      	str	r3, [r7, #28]
 8002e56:	e014      	b.n	8002e82 <LTDC_SetConfig+0x276>
  }
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	691b      	ldr	r3, [r3, #16]
 8002e5c:	2b04      	cmp	r3, #4
 8002e5e:	d00b      	beq.n	8002e78 <LTDC_SetConfig+0x26c>
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	691b      	ldr	r3, [r3, #16]
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d007      	beq.n	8002e78 <LTDC_SetConfig+0x26c>
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	691b      	ldr	r3, [r3, #16]
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8002e6c:	2b03      	cmp	r3, #3
 8002e6e:	d003      	beq.n	8002e78 <LTDC_SetConfig+0x26c>
        (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	691b      	ldr	r3, [r3, #16]
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8002e74:	2b07      	cmp	r3, #7
 8002e76:	d102      	bne.n	8002e7e <LTDC_SetConfig+0x272>
  {
    tmp = 2;
 8002e78:	2302      	movs	r3, #2
 8002e7a:	61fb      	str	r3, [r7, #28]
 8002e7c:	e001      	b.n	8002e82 <LTDC_SetConfig+0x276>
  }
  else
  {
    tmp = 1;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	61fb      	str	r3, [r7, #28]
  }

  /* Configures the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	461a      	mov	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	01db      	lsls	r3, r3, #7
 8002e8c:	4413      	add	r3, r2
 8002e8e:	3384      	adds	r3, #132	; 0x84
 8002e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e92:	68fa      	ldr	r2, [r7, #12]
 8002e94:	6812      	ldr	r2, [r2, #0]
 8002e96:	4611      	mov	r1, r2
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	01d2      	lsls	r2, r2, #7
 8002e9c:	440a      	add	r2, r1
 8002e9e:	3284      	adds	r2, #132	; 0x84
 8002ea0:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8002ea4:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eaa:	69fa      	ldr	r2, [r7, #28]
 8002eac:	fb02 f303 	mul.w	r3, r2, r3
 8002eb0:	041a      	lsls	r2, r3, #16
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	6859      	ldr	r1, [r3, #4]
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	1acb      	subs	r3, r1, r3
 8002ebc:	69f9      	ldr	r1, [r7, #28]
 8002ebe:	fb01 f303 	mul.w	r3, r1, r3
 8002ec2:	3303      	adds	r3, #3
 8002ec4:	68f9      	ldr	r1, [r7, #12]
 8002ec6:	6809      	ldr	r1, [r1, #0]
 8002ec8:	4608      	mov	r0, r1
 8002eca:	6879      	ldr	r1, [r7, #4]
 8002ecc:	01c9      	lsls	r1, r1, #7
 8002ece:	4401      	add	r1, r0
 8002ed0:	3184      	adds	r1, #132	; 0x84
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Configures the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	461a      	mov	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	01db      	lsls	r3, r3, #7
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3384      	adds	r3, #132	; 0x84
 8002ee4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4619      	mov	r1, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	01db      	lsls	r3, r3, #7
 8002ef0:	440b      	add	r3, r1
 8002ef2:	3384      	adds	r3, #132	; 0x84
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	4b14      	ldr	r3, [pc, #80]	; (8002f48 <LTDC_SetConfig+0x33c>)
 8002ef8:	4013      	ands	r3, r2
 8002efa:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	461a      	mov	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	01db      	lsls	r3, r3, #7
 8002f06:	4413      	add	r3, r2
 8002f08:	3384      	adds	r3, #132	; 0x84
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f10:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */  
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	461a      	mov	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	01db      	lsls	r3, r3, #7
 8002f1c:	4413      	add	r3, r2
 8002f1e:	3384      	adds	r3, #132	; 0x84
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68fa      	ldr	r2, [r7, #12]
 8002f24:	6812      	ldr	r2, [r2, #0]
 8002f26:	4611      	mov	r1, r2
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	01d2      	lsls	r2, r2, #7
 8002f2c:	440a      	add	r2, r1
 8002f2e:	3284      	adds	r2, #132	; 0x84
 8002f30:	f043 0301 	orr.w	r3, r3, #1
 8002f34:	6013      	str	r3, [r2, #0]
}
 8002f36:	bf00      	nop
 8002f38:	3724      	adds	r7, #36	; 0x24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	fffff8f8 	.word	0xfffff8f8
 8002f48:	fffff800 	.word	0xfffff800

08002f4c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002f52:	2300      	movs	r3, #0
 8002f54:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002f56:	4b23      	ldr	r3, [pc, #140]	; (8002fe4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5a:	4a22      	ldr	r2, [pc, #136]	; (8002fe4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f60:	6413      	str	r3, [r2, #64]	; 0x40
 8002f62:	4b20      	ldr	r3, [pc, #128]	; (8002fe4 <HAL_PWREx_EnableOverDrive+0x98>)
 8002f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f6a:	603b      	str	r3, [r7, #0]
 8002f6c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002f6e:	4b1e      	ldr	r3, [pc, #120]	; (8002fe8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a1d      	ldr	r2, [pc, #116]	; (8002fe8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f78:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f7a:	f7fd fe59 	bl	8000c30 <HAL_GetTick>
 8002f7e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002f80:	e009      	b.n	8002f96 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002f82:	f7fd fe55 	bl	8000c30 <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f90:	d901      	bls.n	8002f96 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e022      	b.n	8002fdc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002f96:	4b14      	ldr	r3, [pc, #80]	; (8002fe8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fa2:	d1ee      	bne.n	8002f82 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002fa4:	4b10      	ldr	r3, [pc, #64]	; (8002fe8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a0f      	ldr	r2, [pc, #60]	; (8002fe8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002faa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fae:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002fb0:	f7fd fe3e 	bl	8000c30 <HAL_GetTick>
 8002fb4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002fb6:	e009      	b.n	8002fcc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002fb8:	f7fd fe3a 	bl	8000c30 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fc6:	d901      	bls.n	8002fcc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e007      	b.n	8002fdc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002fcc:	4b06      	ldr	r3, [pc, #24]	; (8002fe8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002fd8:	d1ee      	bne.n	8002fb8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3708      	adds	r7, #8
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40023800 	.word	0x40023800
 8002fe8:	40007000 	.word	0x40007000

08002fec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d101      	bne.n	8003002 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e291      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b00      	cmp	r3, #0
 800300c:	f000 8087 	beq.w	800311e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003010:	4b96      	ldr	r3, [pc, #600]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f003 030c 	and.w	r3, r3, #12
 8003018:	2b04      	cmp	r3, #4
 800301a:	d00c      	beq.n	8003036 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800301c:	4b93      	ldr	r3, [pc, #588]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f003 030c 	and.w	r3, r3, #12
 8003024:	2b08      	cmp	r3, #8
 8003026:	d112      	bne.n	800304e <HAL_RCC_OscConfig+0x62>
 8003028:	4b90      	ldr	r3, [pc, #576]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003030:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003034:	d10b      	bne.n	800304e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003036:	4b8d      	ldr	r3, [pc, #564]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d06c      	beq.n	800311c <HAL_RCC_OscConfig+0x130>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d168      	bne.n	800311c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e26b      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003056:	d106      	bne.n	8003066 <HAL_RCC_OscConfig+0x7a>
 8003058:	4b84      	ldr	r3, [pc, #528]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a83      	ldr	r2, [pc, #524]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800305e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003062:	6013      	str	r3, [r2, #0]
 8003064:	e02e      	b.n	80030c4 <HAL_RCC_OscConfig+0xd8>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d10c      	bne.n	8003088 <HAL_RCC_OscConfig+0x9c>
 800306e:	4b7f      	ldr	r3, [pc, #508]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a7e      	ldr	r2, [pc, #504]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003074:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003078:	6013      	str	r3, [r2, #0]
 800307a:	4b7c      	ldr	r3, [pc, #496]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a7b      	ldr	r2, [pc, #492]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003080:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003084:	6013      	str	r3, [r2, #0]
 8003086:	e01d      	b.n	80030c4 <HAL_RCC_OscConfig+0xd8>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003090:	d10c      	bne.n	80030ac <HAL_RCC_OscConfig+0xc0>
 8003092:	4b76      	ldr	r3, [pc, #472]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a75      	ldr	r2, [pc, #468]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003098:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800309c:	6013      	str	r3, [r2, #0]
 800309e:	4b73      	ldr	r3, [pc, #460]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a72      	ldr	r2, [pc, #456]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80030a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030a8:	6013      	str	r3, [r2, #0]
 80030aa:	e00b      	b.n	80030c4 <HAL_RCC_OscConfig+0xd8>
 80030ac:	4b6f      	ldr	r3, [pc, #444]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a6e      	ldr	r2, [pc, #440]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80030b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030b6:	6013      	str	r3, [r2, #0]
 80030b8:	4b6c      	ldr	r3, [pc, #432]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a6b      	ldr	r2, [pc, #428]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80030be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d013      	beq.n	80030f4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030cc:	f7fd fdb0 	bl	8000c30 <HAL_GetTick>
 80030d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030d2:	e008      	b.n	80030e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030d4:	f7fd fdac 	bl	8000c30 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	2b64      	cmp	r3, #100	; 0x64
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e21f      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030e6:	4b61      	ldr	r3, [pc, #388]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d0f0      	beq.n	80030d4 <HAL_RCC_OscConfig+0xe8>
 80030f2:	e014      	b.n	800311e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f4:	f7fd fd9c 	bl	8000c30 <HAL_GetTick>
 80030f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030fa:	e008      	b.n	800310e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030fc:	f7fd fd98 	bl	8000c30 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b64      	cmp	r3, #100	; 0x64
 8003108:	d901      	bls.n	800310e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e20b      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800310e:	4b57      	ldr	r3, [pc, #348]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d1f0      	bne.n	80030fc <HAL_RCC_OscConfig+0x110>
 800311a:	e000      	b.n	800311e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800311c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	2b00      	cmp	r3, #0
 8003128:	d069      	beq.n	80031fe <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800312a:	4b50      	ldr	r3, [pc, #320]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 030c 	and.w	r3, r3, #12
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00b      	beq.n	800314e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003136:	4b4d      	ldr	r3, [pc, #308]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f003 030c 	and.w	r3, r3, #12
 800313e:	2b08      	cmp	r3, #8
 8003140:	d11c      	bne.n	800317c <HAL_RCC_OscConfig+0x190>
 8003142:	4b4a      	ldr	r3, [pc, #296]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d116      	bne.n	800317c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800314e:	4b47      	ldr	r3, [pc, #284]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d005      	beq.n	8003166 <HAL_RCC_OscConfig+0x17a>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	2b01      	cmp	r3, #1
 8003160:	d001      	beq.n	8003166 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e1df      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003166:	4b41      	ldr	r3, [pc, #260]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	00db      	lsls	r3, r3, #3
 8003174:	493d      	ldr	r1, [pc, #244]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003176:	4313      	orrs	r3, r2
 8003178:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800317a:	e040      	b.n	80031fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d023      	beq.n	80031cc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003184:	4b39      	ldr	r3, [pc, #228]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a38      	ldr	r2, [pc, #224]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800318a:	f043 0301 	orr.w	r3, r3, #1
 800318e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003190:	f7fd fd4e 	bl	8000c30 <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003198:	f7fd fd4a 	bl	8000c30 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e1bd      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031aa:	4b30      	ldr	r3, [pc, #192]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d0f0      	beq.n	8003198 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031b6:	4b2d      	ldr	r3, [pc, #180]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	4929      	ldr	r1, [pc, #164]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	600b      	str	r3, [r1, #0]
 80031ca:	e018      	b.n	80031fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031cc:	4b27      	ldr	r3, [pc, #156]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a26      	ldr	r2, [pc, #152]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80031d2:	f023 0301 	bic.w	r3, r3, #1
 80031d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d8:	f7fd fd2a 	bl	8000c30 <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031de:	e008      	b.n	80031f2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031e0:	f7fd fd26 	bl	8000c30 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e199      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031f2:	4b1e      	ldr	r3, [pc, #120]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1f0      	bne.n	80031e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0308 	and.w	r3, r3, #8
 8003206:	2b00      	cmp	r3, #0
 8003208:	d038      	beq.n	800327c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d019      	beq.n	8003246 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003212:	4b16      	ldr	r3, [pc, #88]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003214:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003216:	4a15      	ldr	r2, [pc, #84]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800321e:	f7fd fd07 	bl	8000c30 <HAL_GetTick>
 8003222:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003224:	e008      	b.n	8003238 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003226:	f7fd fd03 	bl	8000c30 <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d901      	bls.n	8003238 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e176      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003238:	4b0c      	ldr	r3, [pc, #48]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800323a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800323c:	f003 0302 	and.w	r3, r3, #2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d0f0      	beq.n	8003226 <HAL_RCC_OscConfig+0x23a>
 8003244:	e01a      	b.n	800327c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003246:	4b09      	ldr	r3, [pc, #36]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003248:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800324a:	4a08      	ldr	r2, [pc, #32]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800324c:	f023 0301 	bic.w	r3, r3, #1
 8003250:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003252:	f7fd fced 	bl	8000c30 <HAL_GetTick>
 8003256:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003258:	e00a      	b.n	8003270 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800325a:	f7fd fce9 	bl	8000c30 <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d903      	bls.n	8003270 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e15c      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
 800326c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003270:	4b91      	ldr	r3, [pc, #580]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003272:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1ee      	bne.n	800325a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0304 	and.w	r3, r3, #4
 8003284:	2b00      	cmp	r3, #0
 8003286:	f000 80a4 	beq.w	80033d2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800328a:	4b8b      	ldr	r3, [pc, #556]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800328c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d10d      	bne.n	80032b2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003296:	4b88      	ldr	r3, [pc, #544]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329a:	4a87      	ldr	r2, [pc, #540]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800329c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032a0:	6413      	str	r3, [r2, #64]	; 0x40
 80032a2:	4b85      	ldr	r3, [pc, #532]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80032a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032aa:	60bb      	str	r3, [r7, #8]
 80032ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032ae:	2301      	movs	r3, #1
 80032b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032b2:	4b82      	ldr	r3, [pc, #520]	; (80034bc <HAL_RCC_OscConfig+0x4d0>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d118      	bne.n	80032f0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80032be:	4b7f      	ldr	r3, [pc, #508]	; (80034bc <HAL_RCC_OscConfig+0x4d0>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a7e      	ldr	r2, [pc, #504]	; (80034bc <HAL_RCC_OscConfig+0x4d0>)
 80032c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032ca:	f7fd fcb1 	bl	8000c30 <HAL_GetTick>
 80032ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032d0:	e008      	b.n	80032e4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032d2:	f7fd fcad 	bl	8000c30 <HAL_GetTick>
 80032d6:	4602      	mov	r2, r0
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	2b64      	cmp	r3, #100	; 0x64
 80032de:	d901      	bls.n	80032e4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e120      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032e4:	4b75      	ldr	r3, [pc, #468]	; (80034bc <HAL_RCC_OscConfig+0x4d0>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d0f0      	beq.n	80032d2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d106      	bne.n	8003306 <HAL_RCC_OscConfig+0x31a>
 80032f8:	4b6f      	ldr	r3, [pc, #444]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80032fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032fc:	4a6e      	ldr	r2, [pc, #440]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80032fe:	f043 0301 	orr.w	r3, r3, #1
 8003302:	6713      	str	r3, [r2, #112]	; 0x70
 8003304:	e02d      	b.n	8003362 <HAL_RCC_OscConfig+0x376>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10c      	bne.n	8003328 <HAL_RCC_OscConfig+0x33c>
 800330e:	4b6a      	ldr	r3, [pc, #424]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003312:	4a69      	ldr	r2, [pc, #420]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003314:	f023 0301 	bic.w	r3, r3, #1
 8003318:	6713      	str	r3, [r2, #112]	; 0x70
 800331a:	4b67      	ldr	r3, [pc, #412]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800331c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800331e:	4a66      	ldr	r2, [pc, #408]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003320:	f023 0304 	bic.w	r3, r3, #4
 8003324:	6713      	str	r3, [r2, #112]	; 0x70
 8003326:	e01c      	b.n	8003362 <HAL_RCC_OscConfig+0x376>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	2b05      	cmp	r3, #5
 800332e:	d10c      	bne.n	800334a <HAL_RCC_OscConfig+0x35e>
 8003330:	4b61      	ldr	r3, [pc, #388]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003334:	4a60      	ldr	r2, [pc, #384]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003336:	f043 0304 	orr.w	r3, r3, #4
 800333a:	6713      	str	r3, [r2, #112]	; 0x70
 800333c:	4b5e      	ldr	r3, [pc, #376]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800333e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003340:	4a5d      	ldr	r2, [pc, #372]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003342:	f043 0301 	orr.w	r3, r3, #1
 8003346:	6713      	str	r3, [r2, #112]	; 0x70
 8003348:	e00b      	b.n	8003362 <HAL_RCC_OscConfig+0x376>
 800334a:	4b5b      	ldr	r3, [pc, #364]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800334c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800334e:	4a5a      	ldr	r2, [pc, #360]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003350:	f023 0301 	bic.w	r3, r3, #1
 8003354:	6713      	str	r3, [r2, #112]	; 0x70
 8003356:	4b58      	ldr	r3, [pc, #352]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800335a:	4a57      	ldr	r2, [pc, #348]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800335c:	f023 0304 	bic.w	r3, r3, #4
 8003360:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d015      	beq.n	8003396 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800336a:	f7fd fc61 	bl	8000c30 <HAL_GetTick>
 800336e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003370:	e00a      	b.n	8003388 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003372:	f7fd fc5d 	bl	8000c30 <HAL_GetTick>
 8003376:	4602      	mov	r2, r0
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003380:	4293      	cmp	r3, r2
 8003382:	d901      	bls.n	8003388 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e0ce      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003388:	4b4b      	ldr	r3, [pc, #300]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800338a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800338c:	f003 0302 	and.w	r3, r3, #2
 8003390:	2b00      	cmp	r3, #0
 8003392:	d0ee      	beq.n	8003372 <HAL_RCC_OscConfig+0x386>
 8003394:	e014      	b.n	80033c0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003396:	f7fd fc4b 	bl	8000c30 <HAL_GetTick>
 800339a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800339c:	e00a      	b.n	80033b4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800339e:	f7fd fc47 	bl	8000c30 <HAL_GetTick>
 80033a2:	4602      	mov	r2, r0
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d901      	bls.n	80033b4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e0b8      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033b4:	4b40      	ldr	r3, [pc, #256]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80033b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1ee      	bne.n	800339e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033c0:	7dfb      	ldrb	r3, [r7, #23]
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d105      	bne.n	80033d2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033c6:	4b3c      	ldr	r3, [pc, #240]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	4a3b      	ldr	r2, [pc, #236]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80033cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033d0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	f000 80a4 	beq.w	8003524 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033dc:	4b36      	ldr	r3, [pc, #216]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f003 030c 	and.w	r3, r3, #12
 80033e4:	2b08      	cmp	r3, #8
 80033e6:	d06b      	beq.n	80034c0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d149      	bne.n	8003484 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033f0:	4b31      	ldr	r3, [pc, #196]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a30      	ldr	r2, [pc, #192]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80033f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033fc:	f7fd fc18 	bl	8000c30 <HAL_GetTick>
 8003400:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003402:	e008      	b.n	8003416 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003404:	f7fd fc14 	bl	8000c30 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d901      	bls.n	8003416 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e087      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003416:	4b28      	ldr	r3, [pc, #160]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1f0      	bne.n	8003404 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	69da      	ldr	r2, [r3, #28]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	431a      	orrs	r2, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003430:	019b      	lsls	r3, r3, #6
 8003432:	431a      	orrs	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003438:	085b      	lsrs	r3, r3, #1
 800343a:	3b01      	subs	r3, #1
 800343c:	041b      	lsls	r3, r3, #16
 800343e:	431a      	orrs	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003444:	061b      	lsls	r3, r3, #24
 8003446:	4313      	orrs	r3, r2
 8003448:	4a1b      	ldr	r2, [pc, #108]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800344a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800344e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003450:	4b19      	ldr	r3, [pc, #100]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a18      	ldr	r2, [pc, #96]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003456:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800345a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800345c:	f7fd fbe8 	bl	8000c30 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003464:	f7fd fbe4 	bl	8000c30 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b02      	cmp	r3, #2
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e057      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003476:	4b10      	ldr	r3, [pc, #64]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0f0      	beq.n	8003464 <HAL_RCC_OscConfig+0x478>
 8003482:	e04f      	b.n	8003524 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003484:	4b0c      	ldr	r3, [pc, #48]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a0b      	ldr	r2, [pc, #44]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800348a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800348e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003490:	f7fd fbce 	bl	8000c30 <HAL_GetTick>
 8003494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003496:	e008      	b.n	80034aa <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003498:	f7fd fbca 	bl	8000c30 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e03d      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034aa:	4b03      	ldr	r3, [pc, #12]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1f0      	bne.n	8003498 <HAL_RCC_OscConfig+0x4ac>
 80034b6:	e035      	b.n	8003524 <HAL_RCC_OscConfig+0x538>
 80034b8:	40023800 	.word	0x40023800
 80034bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80034c0:	4b1b      	ldr	r3, [pc, #108]	; (8003530 <HAL_RCC_OscConfig+0x544>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	699b      	ldr	r3, [r3, #24]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d028      	beq.n	8003520 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034d8:	429a      	cmp	r2, r3
 80034da:	d121      	bne.n	8003520 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d11a      	bne.n	8003520 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034ea:	68fa      	ldr	r2, [r7, #12]
 80034ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80034f0:	4013      	ands	r3, r2
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80034f6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d111      	bne.n	8003520 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003506:	085b      	lsrs	r3, r3, #1
 8003508:	3b01      	subs	r3, #1
 800350a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800350c:	429a      	cmp	r2, r3
 800350e:	d107      	bne.n	8003520 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800351a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800351c:	429a      	cmp	r2, r3
 800351e:	d001      	beq.n	8003524 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e000      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3718      	adds	r7, #24
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40023800 	.word	0x40023800

08003534 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800353e:	2300      	movs	r3, #0
 8003540:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d101      	bne.n	800354c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e0d0      	b.n	80036ee <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800354c:	4b6a      	ldr	r3, [pc, #424]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 030f 	and.w	r3, r3, #15
 8003554:	683a      	ldr	r2, [r7, #0]
 8003556:	429a      	cmp	r2, r3
 8003558:	d910      	bls.n	800357c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800355a:	4b67      	ldr	r3, [pc, #412]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f023 020f 	bic.w	r2, r3, #15
 8003562:	4965      	ldr	r1, [pc, #404]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	4313      	orrs	r3, r2
 8003568:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800356a:	4b63      	ldr	r3, [pc, #396]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 030f 	and.w	r3, r3, #15
 8003572:	683a      	ldr	r2, [r7, #0]
 8003574:	429a      	cmp	r2, r3
 8003576:	d001      	beq.n	800357c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e0b8      	b.n	80036ee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0302 	and.w	r3, r3, #2
 8003584:	2b00      	cmp	r3, #0
 8003586:	d020      	beq.n	80035ca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0304 	and.w	r3, r3, #4
 8003590:	2b00      	cmp	r3, #0
 8003592:	d005      	beq.n	80035a0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003594:	4b59      	ldr	r3, [pc, #356]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	4a58      	ldr	r2, [pc, #352]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 800359a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800359e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0308 	and.w	r3, r3, #8
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d005      	beq.n	80035b8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035ac:	4b53      	ldr	r3, [pc, #332]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	4a52      	ldr	r2, [pc, #328]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80035b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80035b6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035b8:	4b50      	ldr	r3, [pc, #320]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	494d      	ldr	r1, [pc, #308]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d040      	beq.n	8003658 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d107      	bne.n	80035ee <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035de:	4b47      	ldr	r3, [pc, #284]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d115      	bne.n	8003616 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e07f      	b.n	80036ee <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d107      	bne.n	8003606 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035f6:	4b41      	ldr	r3, [pc, #260]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d109      	bne.n	8003616 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e073      	b.n	80036ee <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003606:	4b3d      	ldr	r3, [pc, #244]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d101      	bne.n	8003616 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e06b      	b.n	80036ee <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003616:	4b39      	ldr	r3, [pc, #228]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f023 0203 	bic.w	r2, r3, #3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	4936      	ldr	r1, [pc, #216]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 8003624:	4313      	orrs	r3, r2
 8003626:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003628:	f7fd fb02 	bl	8000c30 <HAL_GetTick>
 800362c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800362e:	e00a      	b.n	8003646 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003630:	f7fd fafe 	bl	8000c30 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	f241 3288 	movw	r2, #5000	; 0x1388
 800363e:	4293      	cmp	r3, r2
 8003640:	d901      	bls.n	8003646 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e053      	b.n	80036ee <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003646:	4b2d      	ldr	r3, [pc, #180]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 020c 	and.w	r2, r3, #12
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	429a      	cmp	r2, r3
 8003656:	d1eb      	bne.n	8003630 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003658:	4b27      	ldr	r3, [pc, #156]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 030f 	and.w	r3, r3, #15
 8003660:	683a      	ldr	r2, [r7, #0]
 8003662:	429a      	cmp	r2, r3
 8003664:	d210      	bcs.n	8003688 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003666:	4b24      	ldr	r3, [pc, #144]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f023 020f 	bic.w	r2, r3, #15
 800366e:	4922      	ldr	r1, [pc, #136]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	4313      	orrs	r3, r2
 8003674:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003676:	4b20      	ldr	r3, [pc, #128]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 030f 	and.w	r3, r3, #15
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	429a      	cmp	r2, r3
 8003682:	d001      	beq.n	8003688 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e032      	b.n	80036ee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0304 	and.w	r3, r3, #4
 8003690:	2b00      	cmp	r3, #0
 8003692:	d008      	beq.n	80036a6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003694:	4b19      	ldr	r3, [pc, #100]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	4916      	ldr	r1, [pc, #88]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0308 	and.w	r3, r3, #8
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d009      	beq.n	80036c6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80036b2:	4b12      	ldr	r3, [pc, #72]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	00db      	lsls	r3, r3, #3
 80036c0:	490e      	ldr	r1, [pc, #56]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036c6:	f000 f821 	bl	800370c <HAL_RCC_GetSysClockFreq>
 80036ca:	4602      	mov	r2, r0
 80036cc:	4b0b      	ldr	r3, [pc, #44]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	091b      	lsrs	r3, r3, #4
 80036d2:	f003 030f 	and.w	r3, r3, #15
 80036d6:	490a      	ldr	r1, [pc, #40]	; (8003700 <HAL_RCC_ClockConfig+0x1cc>)
 80036d8:	5ccb      	ldrb	r3, [r1, r3]
 80036da:	fa22 f303 	lsr.w	r3, r2, r3
 80036de:	4a09      	ldr	r2, [pc, #36]	; (8003704 <HAL_RCC_ClockConfig+0x1d0>)
 80036e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80036e2:	4b09      	ldr	r3, [pc, #36]	; (8003708 <HAL_RCC_ClockConfig+0x1d4>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7fd fa5e 	bl	8000ba8 <HAL_InitTick>

  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	40023c00 	.word	0x40023c00
 80036fc:	40023800 	.word	0x40023800
 8003700:	080067a4 	.word	0x080067a4
 8003704:	20000000 	.word	0x20000000
 8003708:	20000004 	.word	0x20000004

0800370c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800370c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003710:	b090      	sub	sp, #64	; 0x40
 8003712:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003714:	2300      	movs	r3, #0
 8003716:	637b      	str	r3, [r7, #52]	; 0x34
 8003718:	2300      	movs	r3, #0
 800371a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800371c:	2300      	movs	r3, #0
 800371e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8003720:	2300      	movs	r3, #0
 8003722:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003724:	4b59      	ldr	r3, [pc, #356]	; (800388c <HAL_RCC_GetSysClockFreq+0x180>)
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f003 030c 	and.w	r3, r3, #12
 800372c:	2b08      	cmp	r3, #8
 800372e:	d00d      	beq.n	800374c <HAL_RCC_GetSysClockFreq+0x40>
 8003730:	2b08      	cmp	r3, #8
 8003732:	f200 80a1 	bhi.w	8003878 <HAL_RCC_GetSysClockFreq+0x16c>
 8003736:	2b00      	cmp	r3, #0
 8003738:	d002      	beq.n	8003740 <HAL_RCC_GetSysClockFreq+0x34>
 800373a:	2b04      	cmp	r3, #4
 800373c:	d003      	beq.n	8003746 <HAL_RCC_GetSysClockFreq+0x3a>
 800373e:	e09b      	b.n	8003878 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003740:	4b53      	ldr	r3, [pc, #332]	; (8003890 <HAL_RCC_GetSysClockFreq+0x184>)
 8003742:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003744:	e09b      	b.n	800387e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003746:	4b53      	ldr	r3, [pc, #332]	; (8003894 <HAL_RCC_GetSysClockFreq+0x188>)
 8003748:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800374a:	e098      	b.n	800387e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800374c:	4b4f      	ldr	r3, [pc, #316]	; (800388c <HAL_RCC_GetSysClockFreq+0x180>)
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003754:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003756:	4b4d      	ldr	r3, [pc, #308]	; (800388c <HAL_RCC_GetSysClockFreq+0x180>)
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d028      	beq.n	80037b4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003762:	4b4a      	ldr	r3, [pc, #296]	; (800388c <HAL_RCC_GetSysClockFreq+0x180>)
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	099b      	lsrs	r3, r3, #6
 8003768:	2200      	movs	r2, #0
 800376a:	623b      	str	r3, [r7, #32]
 800376c:	627a      	str	r2, [r7, #36]	; 0x24
 800376e:	6a3b      	ldr	r3, [r7, #32]
 8003770:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003774:	2100      	movs	r1, #0
 8003776:	4b47      	ldr	r3, [pc, #284]	; (8003894 <HAL_RCC_GetSysClockFreq+0x188>)
 8003778:	fb03 f201 	mul.w	r2, r3, r1
 800377c:	2300      	movs	r3, #0
 800377e:	fb00 f303 	mul.w	r3, r0, r3
 8003782:	4413      	add	r3, r2
 8003784:	4a43      	ldr	r2, [pc, #268]	; (8003894 <HAL_RCC_GetSysClockFreq+0x188>)
 8003786:	fba0 1202 	umull	r1, r2, r0, r2
 800378a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800378c:	460a      	mov	r2, r1
 800378e:	62ba      	str	r2, [r7, #40]	; 0x28
 8003790:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003792:	4413      	add	r3, r2
 8003794:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003798:	2200      	movs	r2, #0
 800379a:	61bb      	str	r3, [r7, #24]
 800379c:	61fa      	str	r2, [r7, #28]
 800379e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80037a6:	f7fc fd83 	bl	80002b0 <__aeabi_uldivmod>
 80037aa:	4602      	mov	r2, r0
 80037ac:	460b      	mov	r3, r1
 80037ae:	4613      	mov	r3, r2
 80037b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037b2:	e053      	b.n	800385c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037b4:	4b35      	ldr	r3, [pc, #212]	; (800388c <HAL_RCC_GetSysClockFreq+0x180>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	099b      	lsrs	r3, r3, #6
 80037ba:	2200      	movs	r2, #0
 80037bc:	613b      	str	r3, [r7, #16]
 80037be:	617a      	str	r2, [r7, #20]
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80037c6:	f04f 0b00 	mov.w	fp, #0
 80037ca:	4652      	mov	r2, sl
 80037cc:	465b      	mov	r3, fp
 80037ce:	f04f 0000 	mov.w	r0, #0
 80037d2:	f04f 0100 	mov.w	r1, #0
 80037d6:	0159      	lsls	r1, r3, #5
 80037d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037dc:	0150      	lsls	r0, r2, #5
 80037de:	4602      	mov	r2, r0
 80037e0:	460b      	mov	r3, r1
 80037e2:	ebb2 080a 	subs.w	r8, r2, sl
 80037e6:	eb63 090b 	sbc.w	r9, r3, fp
 80037ea:	f04f 0200 	mov.w	r2, #0
 80037ee:	f04f 0300 	mov.w	r3, #0
 80037f2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80037f6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80037fa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80037fe:	ebb2 0408 	subs.w	r4, r2, r8
 8003802:	eb63 0509 	sbc.w	r5, r3, r9
 8003806:	f04f 0200 	mov.w	r2, #0
 800380a:	f04f 0300 	mov.w	r3, #0
 800380e:	00eb      	lsls	r3, r5, #3
 8003810:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003814:	00e2      	lsls	r2, r4, #3
 8003816:	4614      	mov	r4, r2
 8003818:	461d      	mov	r5, r3
 800381a:	eb14 030a 	adds.w	r3, r4, sl
 800381e:	603b      	str	r3, [r7, #0]
 8003820:	eb45 030b 	adc.w	r3, r5, fp
 8003824:	607b      	str	r3, [r7, #4]
 8003826:	f04f 0200 	mov.w	r2, #0
 800382a:	f04f 0300 	mov.w	r3, #0
 800382e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003832:	4629      	mov	r1, r5
 8003834:	028b      	lsls	r3, r1, #10
 8003836:	4621      	mov	r1, r4
 8003838:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800383c:	4621      	mov	r1, r4
 800383e:	028a      	lsls	r2, r1, #10
 8003840:	4610      	mov	r0, r2
 8003842:	4619      	mov	r1, r3
 8003844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003846:	2200      	movs	r2, #0
 8003848:	60bb      	str	r3, [r7, #8]
 800384a:	60fa      	str	r2, [r7, #12]
 800384c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003850:	f7fc fd2e 	bl	80002b0 <__aeabi_uldivmod>
 8003854:	4602      	mov	r2, r0
 8003856:	460b      	mov	r3, r1
 8003858:	4613      	mov	r3, r2
 800385a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800385c:	4b0b      	ldr	r3, [pc, #44]	; (800388c <HAL_RCC_GetSysClockFreq+0x180>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	0c1b      	lsrs	r3, r3, #16
 8003862:	f003 0303 	and.w	r3, r3, #3
 8003866:	3301      	adds	r3, #1
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 800386c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800386e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003870:	fbb2 f3f3 	udiv	r3, r2, r3
 8003874:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003876:	e002      	b.n	800387e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003878:	4b05      	ldr	r3, [pc, #20]	; (8003890 <HAL_RCC_GetSysClockFreq+0x184>)
 800387a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800387c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800387e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003880:	4618      	mov	r0, r3
 8003882:	3740      	adds	r7, #64	; 0x40
 8003884:	46bd      	mov	sp, r7
 8003886:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800388a:	bf00      	nop
 800388c:	40023800 	.word	0x40023800
 8003890:	00f42400 	.word	0x00f42400
 8003894:	017d7840 	.word	0x017d7840

08003898 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b088      	sub	sp, #32
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80038a0:	2300      	movs	r3, #0
 80038a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80038a4:	2300      	movs	r3, #0
 80038a6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80038a8:	2300      	movs	r3, #0
 80038aa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80038ac:	2300      	movs	r3, #0
 80038ae:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80038b0:	2300      	movs	r3, #0
 80038b2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0301 	and.w	r3, r3, #1
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d012      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80038c0:	4b69      	ldr	r3, [pc, #420]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	4a68      	ldr	r2, [pc, #416]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038c6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80038ca:	6093      	str	r3, [r2, #8]
 80038cc:	4b66      	ldr	r3, [pc, #408]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038ce:	689a      	ldr	r2, [r3, #8]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038d4:	4964      	ldr	r1, [pc, #400]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d101      	bne.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80038e2:	2301      	movs	r3, #1
 80038e4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d017      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038f2:	4b5d      	ldr	r3, [pc, #372]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038f8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003900:	4959      	ldr	r1, [pc, #356]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003902:	4313      	orrs	r3, r2
 8003904:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800390c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003910:	d101      	bne.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003912:	2301      	movs	r3, #1
 8003914:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800391e:	2301      	movs	r3, #1
 8003920:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d017      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800392e:	4b4e      	ldr	r3, [pc, #312]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003930:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003934:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393c:	494a      	ldr	r1, [pc, #296]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800393e:	4313      	orrs	r3, r2
 8003940:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003948:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800394c:	d101      	bne.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800394e:	2301      	movs	r3, #1
 8003950:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003956:	2b00      	cmp	r3, #0
 8003958:	d101      	bne.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800395a:	2301      	movs	r3, #1
 800395c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d001      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800396a:	2301      	movs	r3, #1
 800396c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0320 	and.w	r3, r3, #32
 8003976:	2b00      	cmp	r3, #0
 8003978:	f000 808b 	beq.w	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800397c:	4b3a      	ldr	r3, [pc, #232]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800397e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003980:	4a39      	ldr	r2, [pc, #228]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003982:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003986:	6413      	str	r3, [r2, #64]	; 0x40
 8003988:	4b37      	ldr	r3, [pc, #220]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800398a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003990:	60bb      	str	r3, [r7, #8]
 8003992:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003994:	4b35      	ldr	r3, [pc, #212]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a34      	ldr	r2, [pc, #208]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800399a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800399e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039a0:	f7fd f946 	bl	8000c30 <HAL_GetTick>
 80039a4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80039a6:	e008      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039a8:	f7fd f942 	bl	8000c30 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b64      	cmp	r3, #100	; 0x64
 80039b4:	d901      	bls.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e357      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80039ba:	4b2c      	ldr	r3, [pc, #176]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d0f0      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039c6:	4b28      	ldr	r3, [pc, #160]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039ce:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d035      	beq.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039de:	693a      	ldr	r2, [r7, #16]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d02e      	beq.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039e4:	4b20      	ldr	r3, [pc, #128]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039ec:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039ee:	4b1e      	ldr	r3, [pc, #120]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039f2:	4a1d      	ldr	r2, [pc, #116]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039f8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039fa:	4b1b      	ldr	r3, [pc, #108]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039fe:	4a1a      	ldr	r2, [pc, #104]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a04:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003a06:	4a18      	ldr	r2, [pc, #96]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003a0c:	4b16      	ldr	r3, [pc, #88]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a10:	f003 0301 	and.w	r3, r3, #1
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d114      	bne.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a18:	f7fd f90a 	bl	8000c30 <HAL_GetTick>
 8003a1c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a1e:	e00a      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a20:	f7fd f906 	bl	8000c30 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d901      	bls.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e319      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a36:	4b0c      	ldr	r3, [pc, #48]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d0ee      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a4e:	d111      	bne.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003a50:	4b05      	ldr	r3, [pc, #20]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003a5c:	4b04      	ldr	r3, [pc, #16]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003a5e:	400b      	ands	r3, r1
 8003a60:	4901      	ldr	r1, [pc, #4]	; (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	608b      	str	r3, [r1, #8]
 8003a66:	e00b      	b.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003a68:	40023800 	.word	0x40023800
 8003a6c:	40007000 	.word	0x40007000
 8003a70:	0ffffcff 	.word	0x0ffffcff
 8003a74:	4baa      	ldr	r3, [pc, #680]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	4aa9      	ldr	r2, [pc, #676]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a7a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003a7e:	6093      	str	r3, [r2, #8]
 8003a80:	4ba7      	ldr	r3, [pc, #668]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a82:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a8c:	49a4      	ldr	r1, [pc, #656]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0310 	and.w	r3, r3, #16
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d010      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003a9e:	4ba0      	ldr	r3, [pc, #640]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003aa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003aa4:	4a9e      	ldr	r2, [pc, #632]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003aa6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003aaa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003aae:	4b9c      	ldr	r3, [pc, #624]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ab0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab8:	4999      	ldr	r1, [pc, #612]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003aba:	4313      	orrs	r3, r2
 8003abc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00a      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003acc:	4b94      	ldr	r3, [pc, #592]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ad2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ada:	4991      	ldr	r1, [pc, #580]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d00a      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003aee:	4b8c      	ldr	r3, [pc, #560]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003af4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003afc:	4988      	ldr	r1, [pc, #544]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d00a      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b10:	4b83      	ldr	r3, [pc, #524]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b16:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b1e:	4980      	ldr	r1, [pc, #512]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b20:	4313      	orrs	r3, r2
 8003b22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00a      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003b32:	4b7b      	ldr	r3, [pc, #492]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b38:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b40:	4977      	ldr	r1, [pc, #476]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d00a      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b54:	4b72      	ldr	r3, [pc, #456]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b5a:	f023 0203 	bic.w	r2, r3, #3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b62:	496f      	ldr	r1, [pc, #444]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00a      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b76:	4b6a      	ldr	r3, [pc, #424]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b7c:	f023 020c 	bic.w	r2, r3, #12
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b84:	4966      	ldr	r1, [pc, #408]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00a      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b98:	4b61      	ldr	r3, [pc, #388]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b9e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ba6:	495e      	ldr	r1, [pc, #376]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00a      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003bba:	4b59      	ldr	r3, [pc, #356]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bc0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bc8:	4955      	ldr	r1, [pc, #340]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00a      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003bdc:	4b50      	ldr	r3, [pc, #320]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003be2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bea:	494d      	ldr	r1, [pc, #308]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00a      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003bfe:	4b48      	ldr	r3, [pc, #288]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c04:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c0c:	4944      	ldr	r1, [pc, #272]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00a      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003c20:	4b3f      	ldr	r3, [pc, #252]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c26:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c2e:	493c      	ldr	r1, [pc, #240]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d00a      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003c42:	4b37      	ldr	r3, [pc, #220]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c48:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c50:	4933      	ldr	r1, [pc, #204]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d00a      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003c64:	4b2e      	ldr	r3, [pc, #184]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c6a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c72:	492b      	ldr	r1, [pc, #172]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d011      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003c86:	4b26      	ldr	r3, [pc, #152]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c8c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c94:	4922      	ldr	r1, [pc, #136]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c96:	4313      	orrs	r3, r2
 8003c98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ca0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ca4:	d101      	bne.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0308 	and.w	r3, r3, #8
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d001      	beq.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00a      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003cc6:	4b16      	ldr	r3, [pc, #88]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ccc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cd4:	4912      	ldr	r1, [pc, #72]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d00b      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003ce8:	4b0d      	ldr	r3, [pc, #52]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cee:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cf8:	4909      	ldr	r1, [pc, #36]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d006      	beq.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	f000 80d9 	beq.w	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003d14:	4b02      	ldr	r3, [pc, #8]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a01      	ldr	r2, [pc, #4]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d1a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003d1e:	e001      	b.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003d20:	40023800 	.word	0x40023800
 8003d24:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d26:	f7fc ff83 	bl	8000c30 <HAL_GetTick>
 8003d2a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003d2c:	e008      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003d2e:	f7fc ff7f 	bl	8000c30 <HAL_GetTick>
 8003d32:	4602      	mov	r2, r0
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	2b64      	cmp	r3, #100	; 0x64
 8003d3a:	d901      	bls.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	e194      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003d40:	4b6c      	ldr	r3, [pc, #432]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d1f0      	bne.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0301 	and.w	r3, r3, #1
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d021      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d11d      	bne.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003d60:	4b64      	ldr	r3, [pc, #400]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d66:	0c1b      	lsrs	r3, r3, #16
 8003d68:	f003 0303 	and.w	r3, r3, #3
 8003d6c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003d6e:	4b61      	ldr	r3, [pc, #388]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d74:	0e1b      	lsrs	r3, r3, #24
 8003d76:	f003 030f 	and.w	r3, r3, #15
 8003d7a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	019a      	lsls	r2, r3, #6
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	041b      	lsls	r3, r3, #16
 8003d86:	431a      	orrs	r2, r3
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	061b      	lsls	r3, r3, #24
 8003d8c:	431a      	orrs	r2, r3
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	071b      	lsls	r3, r3, #28
 8003d94:	4957      	ldr	r1, [pc, #348]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d004      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003db0:	d00a      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d02e      	beq.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dc6:	d129      	bne.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003dc8:	4b4a      	ldr	r3, [pc, #296]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003dce:	0c1b      	lsrs	r3, r3, #16
 8003dd0:	f003 0303 	and.w	r3, r3, #3
 8003dd4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003dd6:	4b47      	ldr	r3, [pc, #284]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ddc:	0f1b      	lsrs	r3, r3, #28
 8003dde:	f003 0307 	and.w	r3, r3, #7
 8003de2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	019a      	lsls	r2, r3, #6
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	041b      	lsls	r3, r3, #16
 8003dee:	431a      	orrs	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	061b      	lsls	r3, r3, #24
 8003df6:	431a      	orrs	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	071b      	lsls	r3, r3, #28
 8003dfc:	493d      	ldr	r1, [pc, #244]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003e04:	4b3b      	ldr	r3, [pc, #236]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e0a:	f023 021f 	bic.w	r2, r3, #31
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e12:	3b01      	subs	r3, #1
 8003e14:	4937      	ldr	r1, [pc, #220]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d01d      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003e28:	4b32      	ldr	r3, [pc, #200]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e2e:	0e1b      	lsrs	r3, r3, #24
 8003e30:	f003 030f 	and.w	r3, r3, #15
 8003e34:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003e36:	4b2f      	ldr	r3, [pc, #188]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e3c:	0f1b      	lsrs	r3, r3, #28
 8003e3e:	f003 0307 	and.w	r3, r3, #7
 8003e42:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	019a      	lsls	r2, r3, #6
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	041b      	lsls	r3, r3, #16
 8003e50:	431a      	orrs	r2, r3
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	061b      	lsls	r3, r3, #24
 8003e56:	431a      	orrs	r2, r3
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	071b      	lsls	r3, r3, #28
 8003e5c:	4925      	ldr	r1, [pc, #148]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d011      	beq.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	019a      	lsls	r2, r3, #6
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	041b      	lsls	r3, r3, #16
 8003e7c:	431a      	orrs	r2, r3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	061b      	lsls	r3, r3, #24
 8003e84:	431a      	orrs	r2, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	071b      	lsls	r3, r3, #28
 8003e8c:	4919      	ldr	r1, [pc, #100]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003e94:	4b17      	ldr	r3, [pc, #92]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a16      	ldr	r2, [pc, #88]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e9a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ea0:	f7fc fec6 	bl	8000c30 <HAL_GetTick>
 8003ea4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ea6:	e008      	b.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003ea8:	f7fc fec2 	bl	8000c30 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b64      	cmp	r3, #100	; 0x64
 8003eb4:	d901      	bls.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e0d7      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003eba:	4b0e      	ldr	r3, [pc, #56]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f0      	beq.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	f040 80cd 	bne.w	8004068 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003ece:	4b09      	ldr	r3, [pc, #36]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a08      	ldr	r2, [pc, #32]	; (8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ed4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ed8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003eda:	f7fc fea9 	bl	8000c30 <HAL_GetTick>
 8003ede:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003ee0:	e00a      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003ee2:	f7fc fea5 	bl	8000c30 <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	2b64      	cmp	r3, #100	; 0x64
 8003eee:	d903      	bls.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e0ba      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003ef4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003ef8:	4b5e      	ldr	r3, [pc, #376]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f04:	d0ed      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d003      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d009      	beq.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d02e      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d12a      	bne.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003f2e:	4b51      	ldr	r3, [pc, #324]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f34:	0c1b      	lsrs	r3, r3, #16
 8003f36:	f003 0303 	and.w	r3, r3, #3
 8003f3a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003f3c:	4b4d      	ldr	r3, [pc, #308]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f42:	0f1b      	lsrs	r3, r3, #28
 8003f44:	f003 0307 	and.w	r3, r3, #7
 8003f48:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	695b      	ldr	r3, [r3, #20]
 8003f4e:	019a      	lsls	r2, r3, #6
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	041b      	lsls	r3, r3, #16
 8003f54:	431a      	orrs	r2, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	699b      	ldr	r3, [r3, #24]
 8003f5a:	061b      	lsls	r3, r3, #24
 8003f5c:	431a      	orrs	r2, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	071b      	lsls	r3, r3, #28
 8003f62:	4944      	ldr	r1, [pc, #272]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003f6a:	4b42      	ldr	r3, [pc, #264]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f70:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	021b      	lsls	r3, r3, #8
 8003f7c:	493d      	ldr	r1, [pc, #244]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d022      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f94:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f98:	d11d      	bne.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003f9a:	4b36      	ldr	r3, [pc, #216]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fa0:	0e1b      	lsrs	r3, r3, #24
 8003fa2:	f003 030f 	and.w	r3, r3, #15
 8003fa6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003fa8:	4b32      	ldr	r3, [pc, #200]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fae:	0f1b      	lsrs	r3, r3, #28
 8003fb0:	f003 0307 	and.w	r3, r3, #7
 8003fb4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	695b      	ldr	r3, [r3, #20]
 8003fba:	019a      	lsls	r2, r3, #6
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	041b      	lsls	r3, r3, #16
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	061b      	lsls	r3, r3, #24
 8003fc8:	431a      	orrs	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	071b      	lsls	r3, r3, #28
 8003fce:	4929      	ldr	r1, [pc, #164]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0308 	and.w	r3, r3, #8
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d028      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003fe2:	4b24      	ldr	r3, [pc, #144]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fe8:	0e1b      	lsrs	r3, r3, #24
 8003fea:	f003 030f 	and.w	r3, r3, #15
 8003fee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003ff0:	4b20      	ldr	r3, [pc, #128]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ff6:	0c1b      	lsrs	r3, r3, #16
 8003ff8:	f003 0303 	and.w	r3, r3, #3
 8003ffc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	019a      	lsls	r2, r3, #6
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	041b      	lsls	r3, r3, #16
 8004008:	431a      	orrs	r2, r3
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	061b      	lsls	r3, r3, #24
 800400e:	431a      	orrs	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	69db      	ldr	r3, [r3, #28]
 8004014:	071b      	lsls	r3, r3, #28
 8004016:	4917      	ldr	r1, [pc, #92]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004018:	4313      	orrs	r3, r2
 800401a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800401e:	4b15      	ldr	r3, [pc, #84]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004020:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004024:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800402c:	4911      	ldr	r1, [pc, #68]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800402e:	4313      	orrs	r3, r2
 8004030:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004034:	4b0f      	ldr	r3, [pc, #60]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a0e      	ldr	r2, [pc, #56]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800403a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800403e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004040:	f7fc fdf6 	bl	8000c30 <HAL_GetTick>
 8004044:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004046:	e008      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004048:	f7fc fdf2 	bl	8000c30 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b64      	cmp	r3, #100	; 0x64
 8004054:	d901      	bls.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e007      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800405a:	4b06      	ldr	r3, [pc, #24]	; (8004074 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004062:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004066:	d1ef      	bne.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	3720      	adds	r7, #32
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	40023800 	.word	0x40023800

08004078 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d101      	bne.n	800408c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e025      	b.n	80040d8 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004092:	b2db      	uxtb	r3, r3
 8004094:	2b00      	cmp	r3, #0
 8004096:	d106      	bne.n	80040a6 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 f81d 	bl	80040e0 <HAL_SDRAM_MspInit>
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2202      	movs	r2, #2
 80040aa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	3304      	adds	r3, #4
 80040b6:	4619      	mov	r1, r3
 80040b8:	4610      	mov	r0, r2
 80040ba:	f000 f867 	bl	800418c <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6818      	ldr	r0, [r3, #0]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	461a      	mov	r2, r3
 80040c8:	6839      	ldr	r1, [r7, #0]
 80040ca:	f000 f8d1 	bl	8004270 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2201      	movs	r2, #1
 80040d2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 80040d6:	2300      	movs	r3, #0
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3708      	adds	r7, #8
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}

080040e0 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);
 
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 80040e8:	bf00      	nop
 80040ea:	370c      	adds	r7, #12
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr

080040f4 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b02      	cmp	r3, #2
 800410a:	d101      	bne.n	8004110 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 800410c:	2302      	movs	r3, #2
 800410e:	e018      	b.n	8004142 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2202      	movs	r2, #2
 8004114:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	68b9      	ldr	r1, [r7, #8]
 8004120:	4618      	mov	r0, r3
 8004122:	f000 f925 	bl	8004370 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2b02      	cmp	r3, #2
 800412c:	d104      	bne.n	8004138 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2205      	movs	r2, #5
 8004132:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8004136:	e003      	b.n	8004140 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8004140:	2300      	movs	r3, #0
}
 8004142:	4618      	mov	r0, r3
 8004144:	3710      	adds	r7, #16
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800414a:	b580      	push	{r7, lr}
 800414c:	b082      	sub	sp, #8
 800414e:	af00      	add	r7, sp, #0
 8004150:	6078      	str	r0, [r7, #4]
 8004152:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800415a:	b2db      	uxtb	r3, r3
 800415c:	2b02      	cmp	r3, #2
 800415e:	d101      	bne.n	8004164 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8004160:	2302      	movs	r3, #2
 8004162:	e00e      	b.n	8004182 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2202      	movs	r2, #2
 8004168:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	6839      	ldr	r1, [r7, #0]
 8004172:	4618      	mov	r0, r3
 8004174:	f000 f91d 	bl	80043b2 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
	...

0800418c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800418c:	b480      	push	{r7}
 800418e:	b085      	sub	sp, #20
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 8004196:	2300      	movs	r3, #0
 8004198:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 800419a:	2300      	movs	r3, #0
 800419c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d027      	beq.n	80041f6 <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80041ac:	68fa      	ldr	r2, [r7, #12]
 80041ae:	4b2f      	ldr	r3, [pc, #188]	; (800426c <FMC_SDRAM_Init+0xe0>)
 80041b0:	4013      	ands	r3, r2
 80041b2:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80041bc:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 80041c2:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 80041c8:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 80041ce:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 80041d4:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 80041da:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 80041e0:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 80041e6:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	68fa      	ldr	r2, [r7, #12]
 80041f2:	601a      	str	r2, [r3, #0]
 80041f4:	e032      	b.n	800425c <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004202:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800420c:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8004212:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8004214:	68fa      	ldr	r2, [r7, #12]
 8004216:	4313      	orrs	r3, r2
 8004218:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8004220:	68ba      	ldr	r2, [r7, #8]
 8004222:	4b12      	ldr	r3, [pc, #72]	; (800426c <FMC_SDRAM_Init+0xe0>)
 8004224:	4013      	ands	r3, r2
 8004226:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8004230:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 8004236:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 800423c:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 8004242:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 8004248:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800424a:	68ba      	ldr	r2, [r7, #8]
 800424c:	4313      	orrs	r3, r2
 800424e:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	68ba      	ldr	r2, [r7, #8]
 800425a:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 800425c:	2300      	movs	r3, #0
}
 800425e:	4618      	mov	r0, r3
 8004260:	3714      	adds	r7, #20
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop
 800426c:	ffff8000 	.word	0xffff8000

08004270 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004270:	b480      	push	{r7}
 8004272:	b087      	sub	sp, #28
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 800427c:	2300      	movs	r3, #0
 800427e:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 8004280:	2300      	movs	r3, #0
 8004282:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b01      	cmp	r3, #1
 8004288:	d02e      	beq.n	80042e8 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8004296:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	3b01      	subs	r3, #1
 80042a4:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80042a6:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	3b01      	subs	r3, #1
 80042ae:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 80042b0:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	3b01      	subs	r3, #1
 80042b8:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 80042ba:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	691b      	ldr	r3, [r3, #16]
 80042c0:	3b01      	subs	r3, #1
 80042c2:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 80042c4:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	3b01      	subs	r3, #1
 80042cc:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 80042ce:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	699b      	ldr	r3, [r3, #24]
 80042d4:	3b01      	subs	r3, #1
 80042d6:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80042d8:	4313      	orrs	r3, r2
 80042da:	697a      	ldr	r2, [r7, #20]
 80042dc:	4313      	orrs	r3, r2
 80042de:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	609a      	str	r2, [r3, #8]
 80042e6:	e039      	b.n	800435c <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	4b1e      	ldr	r3, [pc, #120]	; (800436c <FMC_SDRAM_Timing_Init+0xfc>)
 80042f2:	4013      	ands	r3, r2
 80042f4:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	3b01      	subs	r3, #1
 80042fc:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	3b01      	subs	r3, #1
 8004304:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8004306:	4313      	orrs	r3, r2
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	4313      	orrs	r3, r2
 800430c:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800431a:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	3b01      	subs	r3, #1
 8004328:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800432a:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	3b01      	subs	r3, #1
 8004332:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8004334:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	3b01      	subs	r3, #1
 800433c:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800433e:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	3b01      	subs	r3, #1
 8004346:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8004348:	4313      	orrs	r3, r2
 800434a:	693a      	ldr	r2, [r7, #16]
 800434c:	4313      	orrs	r3, r2
 800434e:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	697a      	ldr	r2, [r7, #20]
 8004354:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 800435c:	2300      	movs	r3, #0
}
 800435e:	4618      	mov	r0, r3
 8004360:	371c      	adds	r7, #28
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	ff0f0fff 	.word	0xff0f0fff

08004370 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8004370:	b480      	push	{r7}
 8004372:	b087      	sub	sp, #28
 8004374:	af00      	add	r7, sp, #0
 8004376:	60f8      	str	r0, [r7, #12]
 8004378:	60b9      	str	r1, [r7, #8]
 800437a:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 800437c:	2300      	movs	r3, #0
 800437e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8004388:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	3b01      	subs	r3, #1
 8004390:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8004392:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9)
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800439a:	4313      	orrs	r3, r2
 800439c:	617b      	str	r3, [r7, #20]
                    );
    
  Device->SDCMR = tmpr;
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	371c      	adds	r7, #28
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr

080043b2 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80043b2:	b480      	push	{r7}
 80043b4:	b083      	sub	sp, #12
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
 80043ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	695a      	ldr	r2, [r3, #20]
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	005b      	lsls	r3, r3, #1
 80043c4:	431a      	orrs	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 80043ca:	2300      	movs	r3, #0
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr

080043d8 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 80043e2:	20c8      	movs	r0, #200	; 0xc8
 80043e4:	f000 fc32 	bl	8004c4c <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 80043e8:	f000 fa7a 	bl	80048e0 <ft5336_I2C_InitializeIfRequired>
}
 80043ec:	bf00      	nop
 80043ee:	3708      	adds	r7, #8
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	4603      	mov	r3, r0
 80043fc:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 80043fe:	bf00      	nop
 8004400:	370c      	adds	r7, #12
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr

0800440a <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 800440a:	b580      	push	{r7, lr}
 800440c:	b084      	sub	sp, #16
 800440e:	af00      	add	r7, sp, #0
 8004410:	4603      	mov	r3, r0
 8004412:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 8004414:	2300      	movs	r3, #0
 8004416:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 8004418:	2300      	movs	r3, #0
 800441a:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 800441c:	2300      	movs	r3, #0
 800441e:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8004420:	f000 fa5e 	bl	80048e0 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8004424:	2300      	movs	r3, #0
 8004426:	73fb      	strb	r3, [r7, #15]
 8004428:	e010      	b.n	800444c <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 800442a:	88fb      	ldrh	r3, [r7, #6]
 800442c:	b2db      	uxtb	r3, r3
 800442e:	21a8      	movs	r1, #168	; 0xa8
 8004430:	4618      	mov	r0, r3
 8004432:	f000 fbed 	bl	8004c10 <TS_IO_Read>
 8004436:	4603      	mov	r3, r0
 8004438:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 800443a:	7b7b      	ldrb	r3, [r7, #13]
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2b51      	cmp	r3, #81	; 0x51
 8004440:	d101      	bne.n	8004446 <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 8004442:	2301      	movs	r3, #1
 8004444:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8004446:	7bfb      	ldrb	r3, [r7, #15]
 8004448:	3301      	adds	r3, #1
 800444a:	73fb      	strb	r3, [r7, #15]
 800444c:	7bfb      	ldrb	r3, [r7, #15]
 800444e:	2b02      	cmp	r3, #2
 8004450:	d802      	bhi.n	8004458 <ft5336_ReadID+0x4e>
 8004452:	7bbb      	ldrb	r3, [r7, #14]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0e8      	beq.n	800442a <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 8004458:	7b7b      	ldrb	r3, [r7, #13]
 800445a:	b2db      	uxtb	r3, r3
 800445c:	b29b      	uxth	r3, r3
}
 800445e:	4618      	mov	r0, r3
 8004460:	3710      	adds	r7, #16
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}

08004466 <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 8004466:	b580      	push	{r7, lr}
 8004468:	b082      	sub	sp, #8
 800446a:	af00      	add	r7, sp, #0
 800446c:	4603      	mov	r3, r0
 800446e:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 8004470:	88fb      	ldrh	r3, [r7, #6]
 8004472:	4618      	mov	r0, r3
 8004474:	f000 fa44 	bl	8004900 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 8004478:	88fb      	ldrh	r3, [r7, #6]
 800447a:	4618      	mov	r0, r3
 800447c:	f000 f932 	bl	80046e4 <ft5336_TS_DisableIT>
}
 8004480:	bf00      	nop
 8004482:	3708      	adds	r7, #8
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}

08004488 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	4603      	mov	r3, r0
 8004490:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8004492:	2300      	movs	r3, #0
 8004494:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 8004496:	88fb      	ldrh	r3, [r7, #6]
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2102      	movs	r1, #2
 800449c:	4618      	mov	r0, r3
 800449e:	f000 fbb7 	bl	8004c10 <TS_IO_Read>
 80044a2:	4603      	mov	r3, r0
 80044a4:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 80044a6:	7bfb      	ldrb	r3, [r7, #15]
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	f003 030f 	and.w	r3, r3, #15
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 80044b2:	7bfb      	ldrb	r3, [r7, #15]
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	2b05      	cmp	r3, #5
 80044b8:	d901      	bls.n	80044be <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 80044ba:	2300      	movs	r3, #0
 80044bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 80044be:	7bfb      	ldrb	r3, [r7, #15]
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	4b05      	ldr	r3, [pc, #20]	; (80044d8 <ft5336_TS_DetectTouch+0x50>)
 80044c4:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 80044c6:	4b04      	ldr	r3, [pc, #16]	; (80044d8 <ft5336_TS_DetectTouch+0x50>)
 80044c8:	2200      	movs	r2, #0
 80044ca:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 80044cc:	7bfb      	ldrb	r3, [r7, #15]
 80044ce:	b2db      	uxtb	r3, r3
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3710      	adds	r7, #16
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	20000164 	.word	0x20000164

080044dc <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b086      	sub	sp, #24
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	4603      	mov	r3, r0
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	607a      	str	r2, [r7, #4]
 80044e8:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 80044ea:	2300      	movs	r3, #0
 80044ec:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 80044ee:	2300      	movs	r3, #0
 80044f0:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 80044f2:	2300      	movs	r3, #0
 80044f4:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 80044f6:	2300      	movs	r3, #0
 80044f8:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 80044fa:	2300      	movs	r3, #0
 80044fc:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 80044fe:	4b6d      	ldr	r3, [pc, #436]	; (80046b4 <ft5336_TS_GetXY+0x1d8>)
 8004500:	789a      	ldrb	r2, [r3, #2]
 8004502:	4b6c      	ldr	r3, [pc, #432]	; (80046b4 <ft5336_TS_GetXY+0x1d8>)
 8004504:	785b      	ldrb	r3, [r3, #1]
 8004506:	429a      	cmp	r2, r3
 8004508:	f080 80cf 	bcs.w	80046aa <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 800450c:	4b69      	ldr	r3, [pc, #420]	; (80046b4 <ft5336_TS_GetXY+0x1d8>)
 800450e:	789b      	ldrb	r3, [r3, #2]
 8004510:	2b09      	cmp	r3, #9
 8004512:	d871      	bhi.n	80045f8 <ft5336_TS_GetXY+0x11c>
 8004514:	a201      	add	r2, pc, #4	; (adr r2, 800451c <ft5336_TS_GetXY+0x40>)
 8004516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451a:	bf00      	nop
 800451c:	08004545 	.word	0x08004545
 8004520:	08004557 	.word	0x08004557
 8004524:	08004569 	.word	0x08004569
 8004528:	0800457b 	.word	0x0800457b
 800452c:	0800458d 	.word	0x0800458d
 8004530:	0800459f 	.word	0x0800459f
 8004534:	080045b1 	.word	0x080045b1
 8004538:	080045c3 	.word	0x080045c3
 800453c:	080045d5 	.word	0x080045d5
 8004540:	080045e7 	.word	0x080045e7
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 8004544:	2304      	movs	r3, #4
 8004546:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 8004548:	2303      	movs	r3, #3
 800454a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 800454c:	2306      	movs	r3, #6
 800454e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 8004550:	2305      	movs	r3, #5
 8004552:	753b      	strb	r3, [r7, #20]
      break;
 8004554:	e051      	b.n	80045fa <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 8004556:	230a      	movs	r3, #10
 8004558:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 800455a:	2309      	movs	r3, #9
 800455c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 800455e:	230c      	movs	r3, #12
 8004560:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 8004562:	230b      	movs	r3, #11
 8004564:	753b      	strb	r3, [r7, #20]
      break;
 8004566:	e048      	b.n	80045fa <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 8004568:	2310      	movs	r3, #16
 800456a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 800456c:	230f      	movs	r3, #15
 800456e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 8004570:	2312      	movs	r3, #18
 8004572:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 8004574:	2311      	movs	r3, #17
 8004576:	753b      	strb	r3, [r7, #20]
      break;
 8004578:	e03f      	b.n	80045fa <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 800457a:	2316      	movs	r3, #22
 800457c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 800457e:	2315      	movs	r3, #21
 8004580:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 8004582:	2318      	movs	r3, #24
 8004584:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 8004586:	2317      	movs	r3, #23
 8004588:	753b      	strb	r3, [r7, #20]
      break;
 800458a:	e036      	b.n	80045fa <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 800458c:	231c      	movs	r3, #28
 800458e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 8004590:	231b      	movs	r3, #27
 8004592:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 8004594:	231e      	movs	r3, #30
 8004596:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 8004598:	231d      	movs	r3, #29
 800459a:	753b      	strb	r3, [r7, #20]
      break;
 800459c:	e02d      	b.n	80045fa <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 800459e:	2322      	movs	r3, #34	; 0x22
 80045a0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 80045a2:	2321      	movs	r3, #33	; 0x21
 80045a4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 80045a6:	2324      	movs	r3, #36	; 0x24
 80045a8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 80045aa:	2323      	movs	r3, #35	; 0x23
 80045ac:	753b      	strb	r3, [r7, #20]
      break;
 80045ae:	e024      	b.n	80045fa <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 80045b0:	2328      	movs	r3, #40	; 0x28
 80045b2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 80045b4:	2327      	movs	r3, #39	; 0x27
 80045b6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 80045b8:	232a      	movs	r3, #42	; 0x2a
 80045ba:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 80045bc:	2329      	movs	r3, #41	; 0x29
 80045be:	753b      	strb	r3, [r7, #20]
      break;
 80045c0:	e01b      	b.n	80045fa <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 80045c2:	232e      	movs	r3, #46	; 0x2e
 80045c4:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 80045c6:	232d      	movs	r3, #45	; 0x2d
 80045c8:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 80045ca:	2330      	movs	r3, #48	; 0x30
 80045cc:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 80045ce:	232f      	movs	r3, #47	; 0x2f
 80045d0:	753b      	strb	r3, [r7, #20]
      break;
 80045d2:	e012      	b.n	80045fa <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 80045d4:	2334      	movs	r3, #52	; 0x34
 80045d6:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 80045d8:	2333      	movs	r3, #51	; 0x33
 80045da:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 80045dc:	2336      	movs	r3, #54	; 0x36
 80045de:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 80045e0:	2335      	movs	r3, #53	; 0x35
 80045e2:	753b      	strb	r3, [r7, #20]
      break;
 80045e4:	e009      	b.n	80045fa <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 80045e6:	233a      	movs	r3, #58	; 0x3a
 80045e8:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 80045ea:	2339      	movs	r3, #57	; 0x39
 80045ec:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 80045ee:	233c      	movs	r3, #60	; 0x3c
 80045f0:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 80045f2:	233b      	movs	r3, #59	; 0x3b
 80045f4:	753b      	strb	r3, [r7, #20]
      break;
 80045f6:	e000      	b.n	80045fa <ft5336_TS_GetXY+0x11e>

    default :
      break;
 80045f8:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 80045fa:	89fb      	ldrh	r3, [r7, #14]
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	7dfa      	ldrb	r2, [r7, #23]
 8004600:	4611      	mov	r1, r2
 8004602:	4618      	mov	r0, r3
 8004604:	f000 fb04 	bl	8004c10 <TS_IO_Read>
 8004608:	4603      	mov	r3, r0
 800460a:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 800460c:	7cfb      	ldrb	r3, [r7, #19]
 800460e:	b2db      	uxtb	r3, r3
 8004610:	b29a      	uxth	r2, r3
 8004612:	4b29      	ldr	r3, [pc, #164]	; (80046b8 <ft5336_TS_GetXY+0x1dc>)
 8004614:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8004616:	89fb      	ldrh	r3, [r7, #14]
 8004618:	b2db      	uxtb	r3, r3
 800461a:	7dba      	ldrb	r2, [r7, #22]
 800461c:	4611      	mov	r1, r2
 800461e:	4618      	mov	r0, r3
 8004620:	f000 faf6 	bl	8004c10 <TS_IO_Read>
 8004624:	4603      	mov	r3, r0
 8004626:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8004628:	7cfb      	ldrb	r3, [r7, #19]
 800462a:	b2db      	uxtb	r3, r3
 800462c:	021b      	lsls	r3, r3, #8
 800462e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004632:	b21a      	sxth	r2, r3
 8004634:	4b20      	ldr	r3, [pc, #128]	; (80046b8 <ft5336_TS_GetXY+0x1dc>)
 8004636:	881b      	ldrh	r3, [r3, #0]
 8004638:	b21b      	sxth	r3, r3
 800463a:	4313      	orrs	r3, r2
 800463c:	b21b      	sxth	r3, r3
 800463e:	b29a      	uxth	r2, r3
 8004640:	4b1d      	ldr	r3, [pc, #116]	; (80046b8 <ft5336_TS_GetXY+0x1dc>)
 8004642:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 8004644:	4b1c      	ldr	r3, [pc, #112]	; (80046b8 <ft5336_TS_GetXY+0x1dc>)
 8004646:	881a      	ldrh	r2, [r3, #0]
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 800464c:	89fb      	ldrh	r3, [r7, #14]
 800464e:	b2db      	uxtb	r3, r3
 8004650:	7d7a      	ldrb	r2, [r7, #21]
 8004652:	4611      	mov	r1, r2
 8004654:	4618      	mov	r0, r3
 8004656:	f000 fadb 	bl	8004c10 <TS_IO_Read>
 800465a:	4603      	mov	r3, r0
 800465c:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 800465e:	7cfb      	ldrb	r3, [r7, #19]
 8004660:	b2db      	uxtb	r3, r3
 8004662:	b29a      	uxth	r2, r3
 8004664:	4b14      	ldr	r3, [pc, #80]	; (80046b8 <ft5336_TS_GetXY+0x1dc>)
 8004666:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 8004668:	89fb      	ldrh	r3, [r7, #14]
 800466a:	b2db      	uxtb	r3, r3
 800466c:	7d3a      	ldrb	r2, [r7, #20]
 800466e:	4611      	mov	r1, r2
 8004670:	4618      	mov	r0, r3
 8004672:	f000 facd 	bl	8004c10 <TS_IO_Read>
 8004676:	4603      	mov	r3, r0
 8004678:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800467a:	7cfb      	ldrb	r3, [r7, #19]
 800467c:	b2db      	uxtb	r3, r3
 800467e:	021b      	lsls	r3, r3, #8
 8004680:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004684:	b21a      	sxth	r2, r3
 8004686:	4b0c      	ldr	r3, [pc, #48]	; (80046b8 <ft5336_TS_GetXY+0x1dc>)
 8004688:	881b      	ldrh	r3, [r3, #0]
 800468a:	b21b      	sxth	r3, r3
 800468c:	4313      	orrs	r3, r2
 800468e:	b21b      	sxth	r3, r3
 8004690:	b29a      	uxth	r2, r3
 8004692:	4b09      	ldr	r3, [pc, #36]	; (80046b8 <ft5336_TS_GetXY+0x1dc>)
 8004694:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 8004696:	4b08      	ldr	r3, [pc, #32]	; (80046b8 <ft5336_TS_GetXY+0x1dc>)
 8004698:	881a      	ldrh	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 800469e:	4b05      	ldr	r3, [pc, #20]	; (80046b4 <ft5336_TS_GetXY+0x1d8>)
 80046a0:	789b      	ldrb	r3, [r3, #2]
 80046a2:	3301      	adds	r3, #1
 80046a4:	b2da      	uxtb	r2, r3
 80046a6:	4b03      	ldr	r3, [pc, #12]	; (80046b4 <ft5336_TS_GetXY+0x1d8>)
 80046a8:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 80046aa:	bf00      	nop
 80046ac:	3718      	adds	r7, #24
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	20000164 	.word	0x20000164
 80046b8:	20000168 	.word	0x20000168

080046bc <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	4603      	mov	r3, r0
 80046c4:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 80046c6:	2300      	movs	r3, #0
 80046c8:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 80046ca:	2301      	movs	r3, #1
 80046cc:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 80046ce:	88fb      	ldrh	r3, [r7, #6]
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	7bfa      	ldrb	r2, [r7, #15]
 80046d4:	21a4      	movs	r1, #164	; 0xa4
 80046d6:	4618      	mov	r0, r3
 80046d8:	f000 fa80 	bl	8004bdc <TS_IO_Write>
}
 80046dc:	bf00      	nop
 80046de:	3710      	adds	r7, #16
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	4603      	mov	r3, r0
 80046ec:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 80046ee:	2300      	movs	r3, #0
 80046f0:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 80046f2:	2300      	movs	r3, #0
 80046f4:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 80046f6:	88fb      	ldrh	r3, [r7, #6]
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	7bfa      	ldrb	r2, [r7, #15]
 80046fc:	21a4      	movs	r1, #164	; 0xa4
 80046fe:	4618      	mov	r0, r3
 8004700:	f000 fa6c 	bl	8004bdc <TS_IO_Write>
}
 8004704:	bf00      	nop
 8004706:	3710      	adds	r7, #16
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	4603      	mov	r3, r0
 8004714:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	4603      	mov	r3, r0
 800472c:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 800472e:	bf00      	nop
 8004730:	370c      	adds	r7, #12
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr

0800473a <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 800473a:	b580      	push	{r7, lr}
 800473c:	b084      	sub	sp, #16
 800473e:	af00      	add	r7, sp, #0
 8004740:	4603      	mov	r3, r0
 8004742:	6039      	str	r1, [r7, #0]
 8004744:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 8004746:	2300      	movs	r3, #0
 8004748:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 800474a:	88fb      	ldrh	r3, [r7, #6]
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2101      	movs	r1, #1
 8004750:	4618      	mov	r0, r3
 8004752:	f000 fa5d 	bl	8004c10 <TS_IO_Read>
 8004756:	4603      	mov	r3, r0
 8004758:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 800475a:	7bfb      	ldrb	r3, [r7, #15]
 800475c:	b2db      	uxtb	r3, r3
 800475e:	461a      	mov	r2, r3
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	601a      	str	r2, [r3, #0]
}
 8004764:	bf00      	nop
 8004766:	3710      	adds	r7, #16
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b086      	sub	sp, #24
 8004770:	af00      	add	r7, sp, #0
 8004772:	60b9      	str	r1, [r7, #8]
 8004774:	607a      	str	r2, [r7, #4]
 8004776:	603b      	str	r3, [r7, #0]
 8004778:	4603      	mov	r3, r0
 800477a:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 800477c:	2300      	movs	r3, #0
 800477e:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 8004780:	2300      	movs	r3, #0
 8004782:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 8004784:	2300      	movs	r3, #0
 8004786:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 8004788:	2300      	movs	r3, #0
 800478a:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 800478c:	4b4d      	ldr	r3, [pc, #308]	; (80048c4 <ft5336_TS_GetTouchInfo+0x158>)
 800478e:	785b      	ldrb	r3, [r3, #1]
 8004790:	461a      	mov	r2, r3
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	4293      	cmp	r3, r2
 8004796:	f080 8090 	bcs.w	80048ba <ft5336_TS_GetTouchInfo+0x14e>
  {
    switch(touchIdx)
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	2b09      	cmp	r3, #9
 800479e:	d85d      	bhi.n	800485c <ft5336_TS_GetTouchInfo+0xf0>
 80047a0:	a201      	add	r2, pc, #4	; (adr r2, 80047a8 <ft5336_TS_GetTouchInfo+0x3c>)
 80047a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047a6:	bf00      	nop
 80047a8:	080047d1 	.word	0x080047d1
 80047ac:	080047df 	.word	0x080047df
 80047b0:	080047ed 	.word	0x080047ed
 80047b4:	080047fb 	.word	0x080047fb
 80047b8:	08004809 	.word	0x08004809
 80047bc:	08004817 	.word	0x08004817
 80047c0:	08004825 	.word	0x08004825
 80047c4:	08004833 	.word	0x08004833
 80047c8:	08004841 	.word	0x08004841
 80047cc:	0800484f 	.word	0x0800484f
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 80047d0:	2303      	movs	r3, #3
 80047d2:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 80047d4:	2307      	movs	r3, #7
 80047d6:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 80047d8:	2308      	movs	r3, #8
 80047da:	757b      	strb	r3, [r7, #21]
      break;
 80047dc:	e03f      	b.n	800485e <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 80047de:	2309      	movs	r3, #9
 80047e0:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 80047e2:	230d      	movs	r3, #13
 80047e4:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 80047e6:	230e      	movs	r3, #14
 80047e8:	757b      	strb	r3, [r7, #21]
      break;
 80047ea:	e038      	b.n	800485e <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 80047ec:	230f      	movs	r3, #15
 80047ee:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 80047f0:	2313      	movs	r3, #19
 80047f2:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 80047f4:	2314      	movs	r3, #20
 80047f6:	757b      	strb	r3, [r7, #21]
      break;
 80047f8:	e031      	b.n	800485e <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 80047fa:	2315      	movs	r3, #21
 80047fc:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 80047fe:	2319      	movs	r3, #25
 8004800:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 8004802:	231a      	movs	r3, #26
 8004804:	757b      	strb	r3, [r7, #21]
      break;
 8004806:	e02a      	b.n	800485e <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 8004808:	231b      	movs	r3, #27
 800480a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 800480c:	231f      	movs	r3, #31
 800480e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 8004810:	2320      	movs	r3, #32
 8004812:	757b      	strb	r3, [r7, #21]
      break;
 8004814:	e023      	b.n	800485e <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 8004816:	2321      	movs	r3, #33	; 0x21
 8004818:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 800481a:	2325      	movs	r3, #37	; 0x25
 800481c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 800481e:	2326      	movs	r3, #38	; 0x26
 8004820:	757b      	strb	r3, [r7, #21]
      break;
 8004822:	e01c      	b.n	800485e <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 8004824:	2327      	movs	r3, #39	; 0x27
 8004826:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 8004828:	232b      	movs	r3, #43	; 0x2b
 800482a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 800482c:	232c      	movs	r3, #44	; 0x2c
 800482e:	757b      	strb	r3, [r7, #21]
      break;
 8004830:	e015      	b.n	800485e <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 8004832:	232d      	movs	r3, #45	; 0x2d
 8004834:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 8004836:	2331      	movs	r3, #49	; 0x31
 8004838:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 800483a:	2332      	movs	r3, #50	; 0x32
 800483c:	757b      	strb	r3, [r7, #21]
      break;
 800483e:	e00e      	b.n	800485e <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 8004840:	2333      	movs	r3, #51	; 0x33
 8004842:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 8004844:	2337      	movs	r3, #55	; 0x37
 8004846:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 8004848:	2338      	movs	r3, #56	; 0x38
 800484a:	757b      	strb	r3, [r7, #21]
      break;
 800484c:	e007      	b.n	800485e <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 800484e:	2339      	movs	r3, #57	; 0x39
 8004850:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 8004852:	233d      	movs	r3, #61	; 0x3d
 8004854:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 8004856:	233e      	movs	r3, #62	; 0x3e
 8004858:	757b      	strb	r3, [r7, #21]
      break;
 800485a:	e000      	b.n	800485e <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 800485c:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 800485e:	89fb      	ldrh	r3, [r7, #14]
 8004860:	b2db      	uxtb	r3, r3
 8004862:	7dfa      	ldrb	r2, [r7, #23]
 8004864:	4611      	mov	r1, r2
 8004866:	4618      	mov	r0, r3
 8004868:	f000 f9d2 	bl	8004c10 <TS_IO_Read>
 800486c:	4603      	mov	r3, r0
 800486e:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 8004870:	7d3b      	ldrb	r3, [r7, #20]
 8004872:	b2db      	uxtb	r3, r3
 8004874:	119b      	asrs	r3, r3, #6
 8004876:	f003 0203 	and.w	r2, r3, #3
 800487a:	6a3b      	ldr	r3, [r7, #32]
 800487c:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 800487e:	89fb      	ldrh	r3, [r7, #14]
 8004880:	b2db      	uxtb	r3, r3
 8004882:	7dba      	ldrb	r2, [r7, #22]
 8004884:	4611      	mov	r1, r2
 8004886:	4618      	mov	r0, r3
 8004888:	f000 f9c2 	bl	8004c10 <TS_IO_Read>
 800488c:	4603      	mov	r3, r0
 800488e:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 8004890:	7d3b      	ldrb	r3, [r7, #20]
 8004892:	b2db      	uxtb	r3, r3
 8004894:	461a      	mov	r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 800489a:	89fb      	ldrh	r3, [r7, #14]
 800489c:	b2db      	uxtb	r3, r3
 800489e:	7d7a      	ldrb	r2, [r7, #21]
 80048a0:	4611      	mov	r1, r2
 80048a2:	4618      	mov	r0, r3
 80048a4:	f000 f9b4 	bl	8004c10 <TS_IO_Read>
 80048a8:	4603      	mov	r3, r0
 80048aa:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 80048ac:	7d3b      	ldrb	r3, [r7, #20]
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	111b      	asrs	r3, r3, #4
 80048b2:	f003 0204 	and.w	r2, r3, #4
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 80048ba:	bf00      	nop
 80048bc:	3718      	adds	r7, #24
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	20000164 	.word	0x20000164

080048c8 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 80048c8:	b480      	push	{r7}
 80048ca:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 80048cc:	4b03      	ldr	r3, [pc, #12]	; (80048dc <ft5336_Get_I2C_InitializedStatus+0x14>)
 80048ce:	781b      	ldrb	r3, [r3, #0]
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop
 80048dc:	20000164 	.word	0x20000164

080048e0 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 80048e4:	f7ff fff0 	bl	80048c8 <ft5336_Get_I2C_InitializedStatus>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d104      	bne.n	80048f8 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 80048ee:	f000 f96b 	bl	8004bc8 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 80048f2:	4b02      	ldr	r3, [pc, #8]	; (80048fc <ft5336_I2C_InitializeIfRequired+0x1c>)
 80048f4:	2201      	movs	r2, #1
 80048f6:	701a      	strb	r2, [r3, #0]
  }
}
 80048f8:	bf00      	nop
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	20000164 	.word	0x20000164

08004900 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	4603      	mov	r3, r0
 8004908:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 800490a:	2300      	movs	r3, #0
 800490c:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 800490e:	68fb      	ldr	r3, [r7, #12]
}
 8004910:	4618      	mov	r0, r3
 8004912:	3714      	adds	r7, #20
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b08c      	sub	sp, #48	; 0x30
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a51      	ldr	r2, [pc, #324]	; (8004a6c <I2Cx_MspInit+0x150>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d14d      	bne.n	80049c8 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800492c:	4b50      	ldr	r3, [pc, #320]	; (8004a70 <I2Cx_MspInit+0x154>)
 800492e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004930:	4a4f      	ldr	r2, [pc, #316]	; (8004a70 <I2Cx_MspInit+0x154>)
 8004932:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004936:	6313      	str	r3, [r2, #48]	; 0x30
 8004938:	4b4d      	ldr	r3, [pc, #308]	; (8004a70 <I2Cx_MspInit+0x154>)
 800493a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800493c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004940:	61bb      	str	r3, [r7, #24]
 8004942:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8004944:	2380      	movs	r3, #128	; 0x80
 8004946:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8004948:	2312      	movs	r3, #18
 800494a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800494c:	2300      	movs	r3, #0
 800494e:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004950:	2302      	movs	r3, #2
 8004952:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8004954:	2304      	movs	r3, #4
 8004956:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004958:	f107 031c 	add.w	r3, r7, #28
 800495c:	4619      	mov	r1, r3
 800495e:	4845      	ldr	r0, [pc, #276]	; (8004a74 <I2Cx_MspInit+0x158>)
 8004960:	f7fc ffdc 	bl	800191c <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8004964:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004968:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800496a:	f107 031c 	add.w	r3, r7, #28
 800496e:	4619      	mov	r1, r3
 8004970:	4840      	ldr	r0, [pc, #256]	; (8004a74 <I2Cx_MspInit+0x158>)
 8004972:	f7fc ffd3 	bl	800191c <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8004976:	4b3e      	ldr	r3, [pc, #248]	; (8004a70 <I2Cx_MspInit+0x154>)
 8004978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497a:	4a3d      	ldr	r2, [pc, #244]	; (8004a70 <I2Cx_MspInit+0x154>)
 800497c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004980:	6413      	str	r3, [r2, #64]	; 0x40
 8004982:	4b3b      	ldr	r3, [pc, #236]	; (8004a70 <I2Cx_MspInit+0x154>)
 8004984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004986:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800498a:	617b      	str	r3, [r7, #20]
 800498c:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 800498e:	4b38      	ldr	r3, [pc, #224]	; (8004a70 <I2Cx_MspInit+0x154>)
 8004990:	6a1b      	ldr	r3, [r3, #32]
 8004992:	4a37      	ldr	r2, [pc, #220]	; (8004a70 <I2Cx_MspInit+0x154>)
 8004994:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004998:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 800499a:	4b35      	ldr	r3, [pc, #212]	; (8004a70 <I2Cx_MspInit+0x154>)
 800499c:	6a1b      	ldr	r3, [r3, #32]
 800499e:	4a34      	ldr	r2, [pc, #208]	; (8004a70 <I2Cx_MspInit+0x154>)
 80049a0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80049a4:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80049a6:	2200      	movs	r2, #0
 80049a8:	210f      	movs	r1, #15
 80049aa:	2048      	movs	r0, #72	; 0x48
 80049ac:	f7fc fa4b 	bl	8000e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80049b0:	2048      	movs	r0, #72	; 0x48
 80049b2:	f7fc fa64 	bl	8000e7e <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80049b6:	2200      	movs	r2, #0
 80049b8:	210f      	movs	r1, #15
 80049ba:	2049      	movs	r0, #73	; 0x49
 80049bc:	f7fc fa43 	bl	8000e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80049c0:	2049      	movs	r0, #73	; 0x49
 80049c2:	f7fc fa5c 	bl	8000e7e <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80049c6:	e04d      	b.n	8004a64 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80049c8:	4b29      	ldr	r3, [pc, #164]	; (8004a70 <I2Cx_MspInit+0x154>)
 80049ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049cc:	4a28      	ldr	r2, [pc, #160]	; (8004a70 <I2Cx_MspInit+0x154>)
 80049ce:	f043 0302 	orr.w	r3, r3, #2
 80049d2:	6313      	str	r3, [r2, #48]	; 0x30
 80049d4:	4b26      	ldr	r3, [pc, #152]	; (8004a70 <I2Cx_MspInit+0x154>)
 80049d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d8:	f003 0302 	and.w	r3, r3, #2
 80049dc:	613b      	str	r3, [r7, #16]
 80049de:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 80049e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80049e4:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80049e6:	2312      	movs	r3, #18
 80049e8:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80049ea:	2300      	movs	r3, #0
 80049ec:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80049ee:	2302      	movs	r3, #2
 80049f0:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 80049f2:	2304      	movs	r3, #4
 80049f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80049f6:	f107 031c 	add.w	r3, r7, #28
 80049fa:	4619      	mov	r1, r3
 80049fc:	481e      	ldr	r0, [pc, #120]	; (8004a78 <I2Cx_MspInit+0x15c>)
 80049fe:	f7fc ff8d 	bl	800191c <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8004a02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a06:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8004a08:	f107 031c 	add.w	r3, r7, #28
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	481a      	ldr	r0, [pc, #104]	; (8004a78 <I2Cx_MspInit+0x15c>)
 8004a10:	f7fc ff84 	bl	800191c <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8004a14:	4b16      	ldr	r3, [pc, #88]	; (8004a70 <I2Cx_MspInit+0x154>)
 8004a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a18:	4a15      	ldr	r2, [pc, #84]	; (8004a70 <I2Cx_MspInit+0x154>)
 8004a1a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a1e:	6413      	str	r3, [r2, #64]	; 0x40
 8004a20:	4b13      	ldr	r3, [pc, #76]	; (8004a70 <I2Cx_MspInit+0x154>)
 8004a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a28:	60fb      	str	r3, [r7, #12]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8004a2c:	4b10      	ldr	r3, [pc, #64]	; (8004a70 <I2Cx_MspInit+0x154>)
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	4a0f      	ldr	r2, [pc, #60]	; (8004a70 <I2Cx_MspInit+0x154>)
 8004a32:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a36:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8004a38:	4b0d      	ldr	r3, [pc, #52]	; (8004a70 <I2Cx_MspInit+0x154>)
 8004a3a:	6a1b      	ldr	r3, [r3, #32]
 8004a3c:	4a0c      	ldr	r2, [pc, #48]	; (8004a70 <I2Cx_MspInit+0x154>)
 8004a3e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004a42:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8004a44:	2200      	movs	r2, #0
 8004a46:	210f      	movs	r1, #15
 8004a48:	201f      	movs	r0, #31
 8004a4a:	f7fc f9fc 	bl	8000e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8004a4e:	201f      	movs	r0, #31
 8004a50:	f7fc fa15 	bl	8000e7e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8004a54:	2200      	movs	r2, #0
 8004a56:	210f      	movs	r1, #15
 8004a58:	2020      	movs	r0, #32
 8004a5a:	f7fc f9f4 	bl	8000e46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8004a5e:	2020      	movs	r0, #32
 8004a60:	f7fc fa0d 	bl	8000e7e <HAL_NVIC_EnableIRQ>
}
 8004a64:	bf00      	nop
 8004a66:	3730      	adds	r7, #48	; 0x30
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	2000016c 	.word	0x2000016c
 8004a70:	40023800 	.word	0x40023800
 8004a74:	40021c00 	.word	0x40021c00
 8004a78:	40020400 	.word	0x40020400

08004a7c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b082      	sub	sp, #8
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f7fd fc11 	bl	80022ac <HAL_I2C_GetState>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d125      	bne.n	8004adc <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a14      	ldr	r2, [pc, #80]	; (8004ae4 <I2Cx_Init+0x68>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d103      	bne.n	8004aa0 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a13      	ldr	r2, [pc, #76]	; (8004ae8 <I2Cx_Init+0x6c>)
 8004a9c:	601a      	str	r2, [r3, #0]
 8004a9e:	e002      	b.n	8004aa6 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a12      	ldr	r2, [pc, #72]	; (8004aec <I2Cx_Init+0x70>)
 8004aa4:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	4a11      	ldr	r2, [pc, #68]	; (8004af0 <I2Cx_Init+0x74>)
 8004aaa:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f7ff ff23 	bl	800491c <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f7fd f8e6 	bl	8001ca8 <HAL_I2C_Init>
  }
}
 8004adc:	bf00      	nop
 8004ade:	3708      	adds	r7, #8
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	2000016c 	.word	0x2000016c
 8004ae8:	40005c00 	.word	0x40005c00
 8004aec:	40005400 	.word	0x40005400
 8004af0:	40912732 	.word	0x40912732

08004af4 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b08a      	sub	sp, #40	; 0x28
 8004af8:	af04      	add	r7, sp, #16
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	4608      	mov	r0, r1
 8004afe:	4611      	mov	r1, r2
 8004b00:	461a      	mov	r2, r3
 8004b02:	4603      	mov	r3, r0
 8004b04:	72fb      	strb	r3, [r7, #11]
 8004b06:	460b      	mov	r3, r1
 8004b08:	813b      	strh	r3, [r7, #8]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004b12:	7afb      	ldrb	r3, [r7, #11]
 8004b14:	b299      	uxth	r1, r3
 8004b16:	88f8      	ldrh	r0, [r7, #6]
 8004b18:	893a      	ldrh	r2, [r7, #8]
 8004b1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b1e:	9302      	str	r3, [sp, #8]
 8004b20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004b22:	9301      	str	r3, [sp, #4]
 8004b24:	6a3b      	ldr	r3, [r7, #32]
 8004b26:	9300      	str	r3, [sp, #0]
 8004b28:	4603      	mov	r3, r0
 8004b2a:	68f8      	ldr	r0, [r7, #12]
 8004b2c:	f7fd faa4 	bl	8002078 <HAL_I2C_Mem_Read>
 8004b30:	4603      	mov	r3, r0
 8004b32:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004b34:	7dfb      	ldrb	r3, [r7, #23]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d004      	beq.n	8004b44 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8004b3a:	7afb      	ldrb	r3, [r7, #11]
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	f000 f832 	bl	8004ba8 <I2Cx_Error>
  }
  return status;    
 8004b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3718      	adds	r7, #24
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b08a      	sub	sp, #40	; 0x28
 8004b52:	af04      	add	r7, sp, #16
 8004b54:	60f8      	str	r0, [r7, #12]
 8004b56:	4608      	mov	r0, r1
 8004b58:	4611      	mov	r1, r2
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	72fb      	strb	r3, [r7, #11]
 8004b60:	460b      	mov	r3, r1
 8004b62:	813b      	strh	r3, [r7, #8]
 8004b64:	4613      	mov	r3, r2
 8004b66:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004b6c:	7afb      	ldrb	r3, [r7, #11]
 8004b6e:	b299      	uxth	r1, r3
 8004b70:	88f8      	ldrh	r0, [r7, #6]
 8004b72:	893a      	ldrh	r2, [r7, #8]
 8004b74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b78:	9302      	str	r3, [sp, #8]
 8004b7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004b7c:	9301      	str	r3, [sp, #4]
 8004b7e:	6a3b      	ldr	r3, [r7, #32]
 8004b80:	9300      	str	r3, [sp, #0]
 8004b82:	4603      	mov	r3, r0
 8004b84:	68f8      	ldr	r0, [r7, #12]
 8004b86:	f7fd f963 	bl	8001e50 <HAL_I2C_Mem_Write>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8004b8e:	7dfb      	ldrb	r3, [r7, #23]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d004      	beq.n	8004b9e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004b94:	7afb      	ldrb	r3, [r7, #11]
 8004b96:	4619      	mov	r1, r3
 8004b98:	68f8      	ldr	r0, [r7, #12]
 8004b9a:	f000 f805 	bl	8004ba8 <I2Cx_Error>
  }
  return status;
 8004b9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3718      	adds	r7, #24
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}

08004ba8 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b082      	sub	sp, #8
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	460b      	mov	r3, r1
 8004bb2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f7fd f907 	bl	8001dc8 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f7ff ff5e 	bl	8004a7c <I2Cx_Init>
}
 8004bc0:	bf00      	nop
 8004bc2:	3708      	adds	r7, #8
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8004bcc:	4802      	ldr	r0, [pc, #8]	; (8004bd8 <TS_IO_Init+0x10>)
 8004bce:	f7ff ff55 	bl	8004a7c <I2Cx_Init>
}
 8004bd2:	bf00      	nop
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	2000016c 	.word	0x2000016c

08004bdc <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af02      	add	r7, sp, #8
 8004be2:	4603      	mov	r3, r0
 8004be4:	71fb      	strb	r3, [r7, #7]
 8004be6:	460b      	mov	r3, r1
 8004be8:	71bb      	strb	r3, [r7, #6]
 8004bea:	4613      	mov	r3, r2
 8004bec:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8004bee:	79bb      	ldrb	r3, [r7, #6]
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	79f9      	ldrb	r1, [r7, #7]
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	9301      	str	r3, [sp, #4]
 8004bf8:	1d7b      	adds	r3, r7, #5
 8004bfa:	9300      	str	r3, [sp, #0]
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	4803      	ldr	r0, [pc, #12]	; (8004c0c <TS_IO_Write+0x30>)
 8004c00:	f7ff ffa5 	bl	8004b4e <I2Cx_WriteMultiple>
}
 8004c04:	bf00      	nop
 8004c06:	3708      	adds	r7, #8
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	2000016c 	.word	0x2000016c

08004c10 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b086      	sub	sp, #24
 8004c14:	af02      	add	r7, sp, #8
 8004c16:	4603      	mov	r3, r0
 8004c18:	460a      	mov	r2, r1
 8004c1a:	71fb      	strb	r3, [r7, #7]
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8004c20:	2300      	movs	r3, #0
 8004c22:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8004c24:	79bb      	ldrb	r3, [r7, #6]
 8004c26:	b29a      	uxth	r2, r3
 8004c28:	79f9      	ldrb	r1, [r7, #7]
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	9301      	str	r3, [sp, #4]
 8004c2e:	f107 030f 	add.w	r3, r7, #15
 8004c32:	9300      	str	r3, [sp, #0]
 8004c34:	2301      	movs	r3, #1
 8004c36:	4804      	ldr	r0, [pc, #16]	; (8004c48 <TS_IO_Read+0x38>)
 8004c38:	f7ff ff5c 	bl	8004af4 <I2Cx_ReadMultiple>

  return read_value;
 8004c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3710      	adds	r7, #16
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	2000016c 	.word	0x2000016c

08004c4c <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b082      	sub	sp, #8
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f7fb fff7 	bl	8000c48 <HAL_Delay>
}
 8004c5a:	bf00      	nop
 8004c5c:	3708      	adds	r7, #8
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
	...

08004c64 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8004c64:	b580      	push	{r7, lr}
 8004c66:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8004c68:	4b31      	ldr	r3, [pc, #196]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004c6a:	2228      	movs	r2, #40	; 0x28
 8004c6c:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8004c6e:	4b30      	ldr	r3, [pc, #192]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004c70:	2209      	movs	r2, #9
 8004c72:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8004c74:	4b2e      	ldr	r3, [pc, #184]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004c76:	2235      	movs	r2, #53	; 0x35
 8004c78:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8004c7a:	4b2d      	ldr	r3, [pc, #180]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004c7c:	220b      	movs	r2, #11
 8004c7e:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8004c80:	4b2b      	ldr	r3, [pc, #172]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004c82:	f240 121b 	movw	r2, #283	; 0x11b
 8004c86:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8004c88:	4b29      	ldr	r3, [pc, #164]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004c8a:	f240 2215 	movw	r2, #533	; 0x215
 8004c8e:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8004c90:	4b27      	ldr	r3, [pc, #156]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004c92:	f240 121d 	movw	r2, #285	; 0x11d
 8004c96:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8004c98:	4b25      	ldr	r3, [pc, #148]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004c9a:	f240 2235 	movw	r2, #565	; 0x235
 8004c9e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	4823      	ldr	r0, [pc, #140]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004ca4:	f000 fb74 	bl	8005390 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8004ca8:	4b21      	ldr	r3, [pc, #132]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004caa:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8004cae:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8004cb0:	4b1f      	ldr	r3, [pc, #124]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004cb2:	f44f 7288 	mov.w	r2, #272	; 0x110
 8004cb6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8004cb8:	4b1d      	ldr	r3, [pc, #116]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8004cc0:	4b1b      	ldr	r3, [pc, #108]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8004cc8:	4b19      	ldr	r3, [pc, #100]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8004cd0:	4b17      	ldr	r3, [pc, #92]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8004cd6:	4b16      	ldr	r3, [pc, #88]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004cd8:	2200      	movs	r2, #0
 8004cda:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8004cdc:	4b14      	ldr	r3, [pc, #80]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004cde:	2200      	movs	r2, #0
 8004ce0:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8004ce2:	4b13      	ldr	r3, [pc, #76]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8004ce8:	4b11      	ldr	r3, [pc, #68]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004cea:	4a12      	ldr	r2, [pc, #72]	; (8004d34 <BSP_LCD_Init+0xd0>)
 8004cec:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8004cee:	4810      	ldr	r0, [pc, #64]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004cf0:	f7fd ff7e 	bl	8002bf0 <HAL_LTDC_GetState>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d103      	bne.n	8004d02 <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8004cfa:	2100      	movs	r1, #0
 8004cfc:	480c      	ldr	r0, [pc, #48]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004cfe:	f000 fa6d 	bl	80051dc <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8004d02:	480b      	ldr	r0, [pc, #44]	; (8004d30 <BSP_LCD_Init+0xcc>)
 8004d04:	f7fd fd86 	bl	8002814 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8004d08:	2201      	movs	r2, #1
 8004d0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004d0e:	480a      	ldr	r0, [pc, #40]	; (8004d38 <BSP_LCD_Init+0xd4>)
 8004d10:	f7fc ffb0 	bl	8001c74 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8004d14:	2201      	movs	r2, #1
 8004d16:	2108      	movs	r1, #8
 8004d18:	4808      	ldr	r0, [pc, #32]	; (8004d3c <BSP_LCD_Init+0xd8>)
 8004d1a:	f7fc ffab 	bl	8001c74 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8004d1e:	f000 fc57 	bl	80055d0 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8004d22:	4807      	ldr	r0, [pc, #28]	; (8004d40 <BSP_LCD_Init+0xdc>)
 8004d24:	f000 f8a6 	bl	8004e74 <BSP_LCD_SetFont>
  
  return LCD_OK;
 8004d28:	2300      	movs	r3, #0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	bd80      	pop	{r7, pc}
 8004d2e:	bf00      	nop
 8004d30:	200001b8 	.word	0x200001b8
 8004d34:	40016800 	.word	0x40016800
 8004d38:	40022000 	.word	0x40022000
 8004d3c:	40022800 	.word	0x40022800
 8004d40:	2000000c 	.word	0x2000000c

08004d44 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8004d44:	b480      	push	{r7}
 8004d46:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8004d48:	4b06      	ldr	r3, [pc, #24]	; (8004d64 <BSP_LCD_GetXSize+0x20>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a06      	ldr	r2, [pc, #24]	; (8004d68 <BSP_LCD_GetXSize+0x24>)
 8004d4e:	2134      	movs	r1, #52	; 0x34
 8004d50:	fb01 f303 	mul.w	r3, r1, r3
 8004d54:	4413      	add	r3, r2
 8004d56:	3360      	adds	r3, #96	; 0x60
 8004d58:	681b      	ldr	r3, [r3, #0]
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr
 8004d64:	200002a0 	.word	0x200002a0
 8004d68:	200001b8 	.word	0x200001b8

08004d6c <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8004d70:	4b06      	ldr	r3, [pc, #24]	; (8004d8c <BSP_LCD_GetYSize+0x20>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a06      	ldr	r2, [pc, #24]	; (8004d90 <BSP_LCD_GetYSize+0x24>)
 8004d76:	2134      	movs	r1, #52	; 0x34
 8004d78:	fb01 f303 	mul.w	r3, r1, r3
 8004d7c:	4413      	add	r3, r2
 8004d7e:	3364      	adds	r3, #100	; 0x64
 8004d80:	681b      	ldr	r3, [r3, #0]
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr
 8004d8c:	200002a0 	.word	0x200002a0
 8004d90:	200001b8 	.word	0x200001b8

08004d94 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b090      	sub	sp, #64	; 0x40
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	6039      	str	r1, [r7, #0]
 8004d9e:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 8004da0:	2300      	movs	r3, #0
 8004da2:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8004da4:	f7ff ffce 	bl	8004d44 <BSP_LCD_GetXSize>
 8004da8:	4603      	mov	r3, r0
 8004daa:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8004dac:	2300      	movs	r3, #0
 8004dae:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8004db0:	f7ff ffdc 	bl	8004d6c <BSP_LCD_GetYSize>
 8004db4:	4603      	mov	r3, r0
 8004db6:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8004db8:	2300      	movs	r3, #0
 8004dba:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 8004dc0:	23ff      	movs	r3, #255	; 0xff
 8004dc2:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8004dda:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004dde:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8004de0:	2307      	movs	r3, #7
 8004de2:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8004de4:	f7ff ffae 	bl	8004d44 <BSP_LCD_GetXSize>
 8004de8:	4603      	mov	r3, r0
 8004dea:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8004dec:	f7ff ffbe 	bl	8004d6c <BSP_LCD_GetYSize>
 8004df0:	4603      	mov	r3, r0
 8004df2:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8004df4:	88fa      	ldrh	r2, [r7, #6]
 8004df6:	f107 030c 	add.w	r3, r7, #12
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	4812      	ldr	r0, [pc, #72]	; (8004e48 <BSP_LCD_LayerDefaultInit+0xb4>)
 8004dfe:	f7fd feb9 	bl	8002b74 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8004e02:	88fa      	ldrh	r2, [r7, #6]
 8004e04:	4911      	ldr	r1, [pc, #68]	; (8004e4c <BSP_LCD_LayerDefaultInit+0xb8>)
 8004e06:	4613      	mov	r3, r2
 8004e08:	005b      	lsls	r3, r3, #1
 8004e0a:	4413      	add	r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	440b      	add	r3, r1
 8004e10:	3304      	adds	r3, #4
 8004e12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e16:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8004e18:	88fa      	ldrh	r2, [r7, #6]
 8004e1a:	490c      	ldr	r1, [pc, #48]	; (8004e4c <BSP_LCD_LayerDefaultInit+0xb8>)
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	005b      	lsls	r3, r3, #1
 8004e20:	4413      	add	r3, r2
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	440b      	add	r3, r1
 8004e26:	3308      	adds	r3, #8
 8004e28:	4a09      	ldr	r2, [pc, #36]	; (8004e50 <BSP_LCD_LayerDefaultInit+0xbc>)
 8004e2a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8004e2c:	88fa      	ldrh	r2, [r7, #6]
 8004e2e:	4907      	ldr	r1, [pc, #28]	; (8004e4c <BSP_LCD_LayerDefaultInit+0xb8>)
 8004e30:	4613      	mov	r3, r2
 8004e32:	005b      	lsls	r3, r3, #1
 8004e34:	4413      	add	r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	440b      	add	r3, r1
 8004e3a:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8004e3e:	601a      	str	r2, [r3, #0]
}
 8004e40:	bf00      	nop
 8004e42:	3740      	adds	r7, #64	; 0x40
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	200001b8 	.word	0x200001b8
 8004e4c:	200002a4 	.word	0x200002a4
 8004e50:	2000000c 	.word	0x2000000c

08004e54 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8004e5c:	4a04      	ldr	r2, [pc, #16]	; (8004e70 <BSP_LCD_SelectLayer+0x1c>)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6013      	str	r3, [r2, #0]
} 
 8004e62:	bf00      	nop
 8004e64:	370c      	adds	r7, #12
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr
 8004e6e:	bf00      	nop
 8004e70:	200002a0 	.word	0x200002a0

08004e74 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8004e7c:	4b08      	ldr	r3, [pc, #32]	; (8004ea0 <BSP_LCD_SetFont+0x2c>)
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	4908      	ldr	r1, [pc, #32]	; (8004ea4 <BSP_LCD_SetFont+0x30>)
 8004e82:	4613      	mov	r3, r2
 8004e84:	005b      	lsls	r3, r3, #1
 8004e86:	4413      	add	r3, r2
 8004e88:	009b      	lsls	r3, r3, #2
 8004e8a:	440b      	add	r3, r1
 8004e8c:	3308      	adds	r3, #8
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	601a      	str	r2, [r3, #0]
}
 8004e92:	bf00      	nop
 8004e94:	370c      	adds	r7, #12
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr
 8004e9e:	bf00      	nop
 8004ea0:	200002a0 	.word	0x200002a0
 8004ea4:	200002a4 	.word	0x200002a4

08004ea8 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8004ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004eaa:	b085      	sub	sp, #20
 8004eac:	af02      	add	r7, sp, #8
 8004eae:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8004eb0:	4b0f      	ldr	r3, [pc, #60]	; (8004ef0 <BSP_LCD_Clear+0x48>)
 8004eb2:	681c      	ldr	r4, [r3, #0]
 8004eb4:	4b0e      	ldr	r3, [pc, #56]	; (8004ef0 <BSP_LCD_Clear+0x48>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a0e      	ldr	r2, [pc, #56]	; (8004ef4 <BSP_LCD_Clear+0x4c>)
 8004eba:	2134      	movs	r1, #52	; 0x34
 8004ebc:	fb01 f303 	mul.w	r3, r1, r3
 8004ec0:	4413      	add	r3, r2
 8004ec2:	335c      	adds	r3, #92	; 0x5c
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	461e      	mov	r6, r3
 8004ec8:	f7ff ff3c 	bl	8004d44 <BSP_LCD_GetXSize>
 8004ecc:	4605      	mov	r5, r0
 8004ece:	f7ff ff4d 	bl	8004d6c <BSP_LCD_GetYSize>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	9301      	str	r3, [sp, #4]
 8004ed8:	2300      	movs	r3, #0
 8004eda:	9300      	str	r3, [sp, #0]
 8004edc:	4613      	mov	r3, r2
 8004ede:	462a      	mov	r2, r5
 8004ee0:	4631      	mov	r1, r6
 8004ee2:	4620      	mov	r0, r4
 8004ee4:	f000 fb28 	bl	8005538 <LL_FillBuffer>
}
 8004ee8:	bf00      	nop
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ef0:	200002a0 	.word	0x200002a0
 8004ef4:	200001b8 	.word	0x200001b8

08004ef8 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8004ef8:	b590      	push	{r4, r7, lr}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	4603      	mov	r3, r0
 8004f00:	80fb      	strh	r3, [r7, #6]
 8004f02:	460b      	mov	r3, r1
 8004f04:	80bb      	strh	r3, [r7, #4]
 8004f06:	4613      	mov	r3, r2
 8004f08:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8004f0a:	4b1b      	ldr	r3, [pc, #108]	; (8004f78 <BSP_LCD_DisplayChar+0x80>)
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	491b      	ldr	r1, [pc, #108]	; (8004f7c <BSP_LCD_DisplayChar+0x84>)
 8004f10:	4613      	mov	r3, r2
 8004f12:	005b      	lsls	r3, r3, #1
 8004f14:	4413      	add	r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	440b      	add	r3, r1
 8004f1a:	3308      	adds	r3, #8
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6819      	ldr	r1, [r3, #0]
 8004f20:	78fb      	ldrb	r3, [r7, #3]
 8004f22:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8004f26:	4b14      	ldr	r3, [pc, #80]	; (8004f78 <BSP_LCD_DisplayChar+0x80>)
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	4c14      	ldr	r4, [pc, #80]	; (8004f7c <BSP_LCD_DisplayChar+0x84>)
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	005b      	lsls	r3, r3, #1
 8004f30:	4413      	add	r3, r2
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	4423      	add	r3, r4
 8004f36:	3308      	adds	r3, #8
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8004f3c:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8004f40:	4b0d      	ldr	r3, [pc, #52]	; (8004f78 <BSP_LCD_DisplayChar+0x80>)
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	4c0d      	ldr	r4, [pc, #52]	; (8004f7c <BSP_LCD_DisplayChar+0x84>)
 8004f46:	4613      	mov	r3, r2
 8004f48:	005b      	lsls	r3, r3, #1
 8004f4a:	4413      	add	r3, r2
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	4423      	add	r3, r4
 8004f50:	3308      	adds	r3, #8
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	889b      	ldrh	r3, [r3, #4]
 8004f56:	3307      	adds	r3, #7
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	da00      	bge.n	8004f5e <BSP_LCD_DisplayChar+0x66>
 8004f5c:	3307      	adds	r3, #7
 8004f5e:	10db      	asrs	r3, r3, #3
 8004f60:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8004f64:	18ca      	adds	r2, r1, r3
 8004f66:	88b9      	ldrh	r1, [r7, #4]
 8004f68:	88fb      	ldrh	r3, [r7, #6]
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f000 fa2c 	bl	80053c8 <DrawChar>
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd90      	pop	{r4, r7, pc}
 8004f78:	200002a0 	.word	0x200002a0
 8004f7c:	200002a4 	.word	0x200002a4

08004f80 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8004f80:	b5b0      	push	{r4, r5, r7, lr}
 8004f82:	b088      	sub	sp, #32
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	60ba      	str	r2, [r7, #8]
 8004f88:	461a      	mov	r2, r3
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	81fb      	strh	r3, [r7, #14]
 8004f8e:	460b      	mov	r3, r1
 8004f90:	81bb      	strh	r3, [r7, #12]
 8004f92:	4613      	mov	r3, r2
 8004f94:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8004f96:	2301      	movs	r3, #1
 8004f98:	83fb      	strh	r3, [r7, #30]
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	61bb      	str	r3, [r7, #24]
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8004faa:	e002      	b.n	8004fb2 <BSP_LCD_DisplayStringAt+0x32>
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	3301      	adds	r3, #1
 8004fb0:	61bb      	str	r3, [r7, #24]
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	1c5a      	adds	r2, r3, #1
 8004fb6:	617a      	str	r2, [r7, #20]
 8004fb8:	781b      	ldrb	r3, [r3, #0]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1f6      	bne.n	8004fac <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8004fbe:	f7ff fec1 	bl	8004d44 <BSP_LCD_GetXSize>
 8004fc2:	4601      	mov	r1, r0
 8004fc4:	4b50      	ldr	r3, [pc, #320]	; (8005108 <BSP_LCD_DisplayStringAt+0x188>)
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	4850      	ldr	r0, [pc, #320]	; (800510c <BSP_LCD_DisplayStringAt+0x18c>)
 8004fca:	4613      	mov	r3, r2
 8004fcc:	005b      	lsls	r3, r3, #1
 8004fce:	4413      	add	r3, r2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	4403      	add	r3, r0
 8004fd4:	3308      	adds	r3, #8
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	889b      	ldrh	r3, [r3, #4]
 8004fda:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fde:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8004fe0:	79fb      	ldrb	r3, [r7, #7]
 8004fe2:	2b03      	cmp	r3, #3
 8004fe4:	d01c      	beq.n	8005020 <BSP_LCD_DisplayStringAt+0xa0>
 8004fe6:	2b03      	cmp	r3, #3
 8004fe8:	dc33      	bgt.n	8005052 <BSP_LCD_DisplayStringAt+0xd2>
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d002      	beq.n	8004ff4 <BSP_LCD_DisplayStringAt+0x74>
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d019      	beq.n	8005026 <BSP_LCD_DisplayStringAt+0xa6>
 8004ff2:	e02e      	b.n	8005052 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8004ff4:	693a      	ldr	r2, [r7, #16]
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	1ad1      	subs	r1, r2, r3
 8004ffa:	4b43      	ldr	r3, [pc, #268]	; (8005108 <BSP_LCD_DisplayStringAt+0x188>)
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	4843      	ldr	r0, [pc, #268]	; (800510c <BSP_LCD_DisplayStringAt+0x18c>)
 8005000:	4613      	mov	r3, r2
 8005002:	005b      	lsls	r3, r3, #1
 8005004:	4413      	add	r3, r2
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	4403      	add	r3, r0
 800500a:	3308      	adds	r3, #8
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	889b      	ldrh	r3, [r3, #4]
 8005010:	fb01 f303 	mul.w	r3, r1, r3
 8005014:	085b      	lsrs	r3, r3, #1
 8005016:	b29a      	uxth	r2, r3
 8005018:	89fb      	ldrh	r3, [r7, #14]
 800501a:	4413      	add	r3, r2
 800501c:	83fb      	strh	r3, [r7, #30]
      break;
 800501e:	e01b      	b.n	8005058 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8005020:	89fb      	ldrh	r3, [r7, #14]
 8005022:	83fb      	strh	r3, [r7, #30]
      break;
 8005024:	e018      	b.n	8005058 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	69bb      	ldr	r3, [r7, #24]
 800502a:	1ad3      	subs	r3, r2, r3
 800502c:	b299      	uxth	r1, r3
 800502e:	4b36      	ldr	r3, [pc, #216]	; (8005108 <BSP_LCD_DisplayStringAt+0x188>)
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	4836      	ldr	r0, [pc, #216]	; (800510c <BSP_LCD_DisplayStringAt+0x18c>)
 8005034:	4613      	mov	r3, r2
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	4413      	add	r3, r2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	4403      	add	r3, r0
 800503e:	3308      	adds	r3, #8
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	889b      	ldrh	r3, [r3, #4]
 8005044:	fb11 f303 	smulbb	r3, r1, r3
 8005048:	b29a      	uxth	r2, r3
 800504a:	89fb      	ldrh	r3, [r7, #14]
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	83fb      	strh	r3, [r7, #30]
      break;
 8005050:	e002      	b.n	8005058 <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 8005052:	89fb      	ldrh	r3, [r7, #14]
 8005054:	83fb      	strh	r3, [r7, #30]
      break;
 8005056:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8005058:	8bfb      	ldrh	r3, [r7, #30]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d003      	beq.n	8005066 <BSP_LCD_DisplayStringAt+0xe6>
 800505e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8005062:	2b00      	cmp	r3, #0
 8005064:	da1d      	bge.n	80050a2 <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 8005066:	2301      	movs	r3, #1
 8005068:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800506a:	e01a      	b.n	80050a2 <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	781a      	ldrb	r2, [r3, #0]
 8005070:	89b9      	ldrh	r1, [r7, #12]
 8005072:	8bfb      	ldrh	r3, [r7, #30]
 8005074:	4618      	mov	r0, r3
 8005076:	f7ff ff3f 	bl	8004ef8 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 800507a:	4b23      	ldr	r3, [pc, #140]	; (8005108 <BSP_LCD_DisplayStringAt+0x188>)
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	4923      	ldr	r1, [pc, #140]	; (800510c <BSP_LCD_DisplayStringAt+0x18c>)
 8005080:	4613      	mov	r3, r2
 8005082:	005b      	lsls	r3, r3, #1
 8005084:	4413      	add	r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	440b      	add	r3, r1
 800508a:	3308      	adds	r3, #8
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	889a      	ldrh	r2, [r3, #4]
 8005090:	8bfb      	ldrh	r3, [r7, #30]
 8005092:	4413      	add	r3, r2
 8005094:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	3301      	adds	r3, #1
 800509a:	60bb      	str	r3, [r7, #8]
    i++;
 800509c:	8bbb      	ldrh	r3, [r7, #28]
 800509e:	3301      	adds	r3, #1
 80050a0:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	bf14      	ite	ne
 80050aa:	2301      	movne	r3, #1
 80050ac:	2300      	moveq	r3, #0
 80050ae:	b2dc      	uxtb	r4, r3
 80050b0:	f7ff fe48 	bl	8004d44 <BSP_LCD_GetXSize>
 80050b4:	8bb9      	ldrh	r1, [r7, #28]
 80050b6:	4b14      	ldr	r3, [pc, #80]	; (8005108 <BSP_LCD_DisplayStringAt+0x188>)
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	4d14      	ldr	r5, [pc, #80]	; (800510c <BSP_LCD_DisplayStringAt+0x18c>)
 80050bc:	4613      	mov	r3, r2
 80050be:	005b      	lsls	r3, r3, #1
 80050c0:	4413      	add	r3, r2
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	442b      	add	r3, r5
 80050c6:	3308      	adds	r3, #8
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	889b      	ldrh	r3, [r3, #4]
 80050cc:	fb01 f303 	mul.w	r3, r1, r3
 80050d0:	1ac3      	subs	r3, r0, r3
 80050d2:	b299      	uxth	r1, r3
 80050d4:	4b0c      	ldr	r3, [pc, #48]	; (8005108 <BSP_LCD_DisplayStringAt+0x188>)
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	480c      	ldr	r0, [pc, #48]	; (800510c <BSP_LCD_DisplayStringAt+0x18c>)
 80050da:	4613      	mov	r3, r2
 80050dc:	005b      	lsls	r3, r3, #1
 80050de:	4413      	add	r3, r2
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	4403      	add	r3, r0
 80050e4:	3308      	adds	r3, #8
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	889b      	ldrh	r3, [r3, #4]
 80050ea:	4299      	cmp	r1, r3
 80050ec:	bf2c      	ite	cs
 80050ee:	2301      	movcs	r3, #1
 80050f0:	2300      	movcc	r3, #0
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	4023      	ands	r3, r4
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d1b7      	bne.n	800506c <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 80050fc:	bf00      	nop
 80050fe:	bf00      	nop
 8005100:	3720      	adds	r7, #32
 8005102:	46bd      	mov	sp, r7
 8005104:	bdb0      	pop	{r4, r5, r7, pc}
 8005106:	bf00      	nop
 8005108:	200002a0 	.word	0x200002a0
 800510c:	200002a4 	.word	0x200002a4

08005110 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8005110:	b5b0      	push	{r4, r5, r7, lr}
 8005112:	b082      	sub	sp, #8
 8005114:	af00      	add	r7, sp, #0
 8005116:	4603      	mov	r3, r0
 8005118:	603a      	str	r2, [r7, #0]
 800511a:	80fb      	strh	r3, [r7, #6]
 800511c:	460b      	mov	r3, r1
 800511e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8005120:	4b1d      	ldr	r3, [pc, #116]	; (8005198 <BSP_LCD_DrawPixel+0x88>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a1d      	ldr	r2, [pc, #116]	; (800519c <BSP_LCD_DrawPixel+0x8c>)
 8005126:	2134      	movs	r1, #52	; 0x34
 8005128:	fb01 f303 	mul.w	r3, r1, r3
 800512c:	4413      	add	r3, r2
 800512e:	3348      	adds	r3, #72	; 0x48
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	2b02      	cmp	r3, #2
 8005134:	d116      	bne.n	8005164 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8005136:	4b18      	ldr	r3, [pc, #96]	; (8005198 <BSP_LCD_DrawPixel+0x88>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a18      	ldr	r2, [pc, #96]	; (800519c <BSP_LCD_DrawPixel+0x8c>)
 800513c:	2134      	movs	r1, #52	; 0x34
 800513e:	fb01 f303 	mul.w	r3, r1, r3
 8005142:	4413      	add	r3, r2
 8005144:	335c      	adds	r3, #92	; 0x5c
 8005146:	681c      	ldr	r4, [r3, #0]
 8005148:	88bd      	ldrh	r5, [r7, #4]
 800514a:	f7ff fdfb 	bl	8004d44 <BSP_LCD_GetXSize>
 800514e:	4603      	mov	r3, r0
 8005150:	fb03 f205 	mul.w	r2, r3, r5
 8005154:	88fb      	ldrh	r3, [r7, #6]
 8005156:	4413      	add	r3, r2
 8005158:	005b      	lsls	r3, r3, #1
 800515a:	4423      	add	r3, r4
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	b292      	uxth	r2, r2
 8005160:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8005162:	e015      	b.n	8005190 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8005164:	4b0c      	ldr	r3, [pc, #48]	; (8005198 <BSP_LCD_DrawPixel+0x88>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a0c      	ldr	r2, [pc, #48]	; (800519c <BSP_LCD_DrawPixel+0x8c>)
 800516a:	2134      	movs	r1, #52	; 0x34
 800516c:	fb01 f303 	mul.w	r3, r1, r3
 8005170:	4413      	add	r3, r2
 8005172:	335c      	adds	r3, #92	; 0x5c
 8005174:	681c      	ldr	r4, [r3, #0]
 8005176:	88bd      	ldrh	r5, [r7, #4]
 8005178:	f7ff fde4 	bl	8004d44 <BSP_LCD_GetXSize>
 800517c:	4603      	mov	r3, r0
 800517e:	fb03 f205 	mul.w	r2, r3, r5
 8005182:	88fb      	ldrh	r3, [r7, #6]
 8005184:	4413      	add	r3, r2
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	4423      	add	r3, r4
 800518a:	461a      	mov	r2, r3
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	6013      	str	r3, [r2, #0]
}
 8005190:	bf00      	nop
 8005192:	3708      	adds	r7, #8
 8005194:	46bd      	mov	sp, r7
 8005196:	bdb0      	pop	{r4, r5, r7, pc}
 8005198:	200002a0 	.word	0x200002a0
 800519c:	200001b8 	.word	0x200001b8

080051a0 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 80051a4:	4b0a      	ldr	r3, [pc, #40]	; (80051d0 <BSP_LCD_DisplayOn+0x30>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	699a      	ldr	r2, [r3, #24]
 80051aa:	4b09      	ldr	r3, [pc, #36]	; (80051d0 <BSP_LCD_DisplayOn+0x30>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f042 0201 	orr.w	r2, r2, #1
 80051b2:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 80051b4:	2201      	movs	r2, #1
 80051b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80051ba:	4806      	ldr	r0, [pc, #24]	; (80051d4 <BSP_LCD_DisplayOn+0x34>)
 80051bc:	f7fc fd5a 	bl	8001c74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 80051c0:	2201      	movs	r2, #1
 80051c2:	2108      	movs	r1, #8
 80051c4:	4804      	ldr	r0, [pc, #16]	; (80051d8 <BSP_LCD_DisplayOn+0x38>)
 80051c6:	f7fc fd55 	bl	8001c74 <HAL_GPIO_WritePin>
}
 80051ca:	bf00      	nop
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	200001b8 	.word	0x200001b8
 80051d4:	40022000 	.word	0x40022000
 80051d8:	40022800 	.word	0x40022800

080051dc <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b090      	sub	sp, #64	; 0x40
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
 80051e4:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80051e6:	4b64      	ldr	r3, [pc, #400]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 80051e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ea:	4a63      	ldr	r2, [pc, #396]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 80051ec:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80051f0:	6453      	str	r3, [r2, #68]	; 0x44
 80051f2:	4b61      	ldr	r3, [pc, #388]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 80051f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051f6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80051fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80051fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80051fe:	4b5e      	ldr	r3, [pc, #376]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 8005200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005202:	4a5d      	ldr	r2, [pc, #372]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 8005204:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005208:	6313      	str	r3, [r2, #48]	; 0x30
 800520a:	4b5b      	ldr	r3, [pc, #364]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 800520c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800520e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005212:	627b      	str	r3, [r7, #36]	; 0x24
 8005214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005216:	4b58      	ldr	r3, [pc, #352]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 8005218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521a:	4a57      	ldr	r2, [pc, #348]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 800521c:	f043 0310 	orr.w	r3, r3, #16
 8005220:	6313      	str	r3, [r2, #48]	; 0x30
 8005222:	4b55      	ldr	r3, [pc, #340]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 8005224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005226:	f003 0310 	and.w	r3, r3, #16
 800522a:	623b      	str	r3, [r7, #32]
 800522c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800522e:	4b52      	ldr	r3, [pc, #328]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 8005230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005232:	4a51      	ldr	r2, [pc, #324]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 8005234:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005238:	6313      	str	r3, [r2, #48]	; 0x30
 800523a:	4b4f      	ldr	r3, [pc, #316]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 800523c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800523e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005242:	61fb      	str	r3, [r7, #28]
 8005244:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8005246:	4b4c      	ldr	r3, [pc, #304]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 8005248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800524a:	4a4b      	ldr	r2, [pc, #300]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 800524c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005250:	6313      	str	r3, [r2, #48]	; 0x30
 8005252:	4b49      	ldr	r3, [pc, #292]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 8005254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005256:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800525a:	61bb      	str	r3, [r7, #24]
 800525c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800525e:	4b46      	ldr	r3, [pc, #280]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 8005260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005262:	4a45      	ldr	r2, [pc, #276]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 8005264:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005268:	6313      	str	r3, [r2, #48]	; 0x30
 800526a:	4b43      	ldr	r3, [pc, #268]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 800526c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800526e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005272:	617b      	str	r3, [r7, #20]
 8005274:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8005276:	4b40      	ldr	r3, [pc, #256]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 8005278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800527a:	4a3f      	ldr	r2, [pc, #252]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 800527c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005280:	6313      	str	r3, [r2, #48]	; 0x30
 8005282:	4b3d      	ldr	r3, [pc, #244]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 8005284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005286:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800528a:	613b      	str	r3, [r7, #16]
 800528c:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 800528e:	4b3a      	ldr	r3, [pc, #232]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 8005290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005292:	4a39      	ldr	r2, [pc, #228]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 8005294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005298:	6313      	str	r3, [r2, #48]	; 0x30
 800529a:	4b37      	ldr	r3, [pc, #220]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 800529c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800529e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052a2:	60fb      	str	r3, [r7, #12]
 80052a4:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 80052a6:	4b34      	ldr	r3, [pc, #208]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 80052a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052aa:	4a33      	ldr	r2, [pc, #204]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 80052ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80052b0:	6313      	str	r3, [r2, #48]	; 0x30
 80052b2:	4b31      	ldr	r3, [pc, #196]	; (8005378 <BSP_LCD_MspInit+0x19c>)
 80052b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052ba:	60bb      	str	r3, [r7, #8]
 80052bc:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 80052be:	2310      	movs	r3, #16
 80052c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80052c2:	2302      	movs	r3, #2
 80052c4:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80052c6:	2300      	movs	r3, #0
 80052c8:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80052ca:	2302      	movs	r3, #2
 80052cc:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 80052ce:	230e      	movs	r3, #14
 80052d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80052d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80052d6:	4619      	mov	r1, r3
 80052d8:	4828      	ldr	r0, [pc, #160]	; (800537c <BSP_LCD_MspInit+0x1a0>)
 80052da:	f7fc fb1f 	bl	800191c <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 80052de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80052e4:	2302      	movs	r3, #2
 80052e6:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 80052e8:	2309      	movs	r3, #9
 80052ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80052ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80052f0:	4619      	mov	r1, r3
 80052f2:	4823      	ldr	r0, [pc, #140]	; (8005380 <BSP_LCD_MspInit+0x1a4>)
 80052f4:	f7fc fb12 	bl	800191c <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 80052f8:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 80052fc:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80052fe:	2302      	movs	r3, #2
 8005300:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8005302:	230e      	movs	r3, #14
 8005304:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8005306:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800530a:	4619      	mov	r1, r3
 800530c:	481d      	ldr	r0, [pc, #116]	; (8005384 <BSP_LCD_MspInit+0x1a8>)
 800530e:	f7fc fb05 	bl	800191c <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8005312:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8005316:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005318:	2302      	movs	r3, #2
 800531a:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 800531c:	230e      	movs	r3, #14
 800531e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8005320:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005324:	4619      	mov	r1, r3
 8005326:	4818      	ldr	r0, [pc, #96]	; (8005388 <BSP_LCD_MspInit+0x1ac>)
 8005328:	f7fc faf8 	bl	800191c <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 800532c:	23f7      	movs	r3, #247	; 0xf7
 800532e:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005330:	2302      	movs	r3, #2
 8005332:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8005334:	230e      	movs	r3, #14
 8005336:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8005338:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800533c:	4619      	mov	r1, r3
 800533e:	4813      	ldr	r0, [pc, #76]	; (800538c <BSP_LCD_MspInit+0x1b0>)
 8005340:	f7fc faec 	bl	800191c <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8005344:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005348:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800534a:	2301      	movs	r3, #1
 800534c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 800534e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005352:	4619      	mov	r1, r3
 8005354:	480b      	ldr	r0, [pc, #44]	; (8005384 <BSP_LCD_MspInit+0x1a8>)
 8005356:	f7fc fae1 	bl	800191c <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 800535a:	2308      	movs	r3, #8
 800535c:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800535e:	2301      	movs	r3, #1
 8005360:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8005362:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005366:	4619      	mov	r1, r3
 8005368:	4808      	ldr	r0, [pc, #32]	; (800538c <BSP_LCD_MspInit+0x1b0>)
 800536a:	f7fc fad7 	bl	800191c <HAL_GPIO_Init>
}
 800536e:	bf00      	nop
 8005370:	3740      	adds	r7, #64	; 0x40
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	40023800 	.word	0x40023800
 800537c:	40021000 	.word	0x40021000
 8005380:	40021800 	.word	0x40021800
 8005384:	40022000 	.word	0x40022000
 8005388:	40022400 	.word	0x40022400
 800538c:	40022800 	.word	0x40022800

08005390 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
 8005398:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800539a:	4b0a      	ldr	r3, [pc, #40]	; (80053c4 <BSP_LCD_ClockConfig+0x34>)
 800539c:	2208      	movs	r2, #8
 800539e:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 80053a0:	4b08      	ldr	r3, [pc, #32]	; (80053c4 <BSP_LCD_ClockConfig+0x34>)
 80053a2:	22c0      	movs	r2, #192	; 0xc0
 80053a4:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 80053a6:	4b07      	ldr	r3, [pc, #28]	; (80053c4 <BSP_LCD_ClockConfig+0x34>)
 80053a8:	2205      	movs	r2, #5
 80053aa:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 80053ac:	4b05      	ldr	r3, [pc, #20]	; (80053c4 <BSP_LCD_ClockConfig+0x34>)
 80053ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80053b2:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 80053b4:	4803      	ldr	r0, [pc, #12]	; (80053c4 <BSP_LCD_ClockConfig+0x34>)
 80053b6:	f7fe fa6f 	bl	8003898 <HAL_RCCEx_PeriphCLKConfig>
}
 80053ba:	bf00      	nop
 80053bc:	3708      	adds	r7, #8
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	200002bc 	.word	0x200002bc

080053c8 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b088      	sub	sp, #32
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	4603      	mov	r3, r0
 80053d0:	603a      	str	r2, [r7, #0]
 80053d2:	80fb      	strh	r3, [r7, #6]
 80053d4:	460b      	mov	r3, r1
 80053d6:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80053d8:	2300      	movs	r3, #0
 80053da:	61fb      	str	r3, [r7, #28]
 80053dc:	2300      	movs	r3, #0
 80053de:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 80053e0:	4b53      	ldr	r3, [pc, #332]	; (8005530 <DrawChar+0x168>)
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	4953      	ldr	r1, [pc, #332]	; (8005534 <DrawChar+0x16c>)
 80053e6:	4613      	mov	r3, r2
 80053e8:	005b      	lsls	r3, r3, #1
 80053ea:	4413      	add	r3, r2
 80053ec:	009b      	lsls	r3, r3, #2
 80053ee:	440b      	add	r3, r1
 80053f0:	3308      	adds	r3, #8
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	88db      	ldrh	r3, [r3, #6]
 80053f6:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 80053f8:	4b4d      	ldr	r3, [pc, #308]	; (8005530 <DrawChar+0x168>)
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	494d      	ldr	r1, [pc, #308]	; (8005534 <DrawChar+0x16c>)
 80053fe:	4613      	mov	r3, r2
 8005400:	005b      	lsls	r3, r3, #1
 8005402:	4413      	add	r3, r2
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	440b      	add	r3, r1
 8005408:	3308      	adds	r3, #8
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	889b      	ldrh	r3, [r3, #4]
 800540e:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8005410:	8a3b      	ldrh	r3, [r7, #16]
 8005412:	3307      	adds	r3, #7
 8005414:	2b00      	cmp	r3, #0
 8005416:	da00      	bge.n	800541a <DrawChar+0x52>
 8005418:	3307      	adds	r3, #7
 800541a:	10db      	asrs	r3, r3, #3
 800541c:	b2db      	uxtb	r3, r3
 800541e:	00db      	lsls	r3, r3, #3
 8005420:	b2da      	uxtb	r2, r3
 8005422:	8a3b      	ldrh	r3, [r7, #16]
 8005424:	b2db      	uxtb	r3, r3
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 800542a:	2300      	movs	r3, #0
 800542c:	61fb      	str	r3, [r7, #28]
 800542e:	e076      	b.n	800551e <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8005430:	8a3b      	ldrh	r3, [r7, #16]
 8005432:	3307      	adds	r3, #7
 8005434:	2b00      	cmp	r3, #0
 8005436:	da00      	bge.n	800543a <DrawChar+0x72>
 8005438:	3307      	adds	r3, #7
 800543a:	10db      	asrs	r3, r3, #3
 800543c:	461a      	mov	r2, r3
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	fb02 f303 	mul.w	r3, r2, r3
 8005444:	683a      	ldr	r2, [r7, #0]
 8005446:	4413      	add	r3, r2
 8005448:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 800544a:	8a3b      	ldrh	r3, [r7, #16]
 800544c:	3307      	adds	r3, #7
 800544e:	2b00      	cmp	r3, #0
 8005450:	da00      	bge.n	8005454 <DrawChar+0x8c>
 8005452:	3307      	adds	r3, #7
 8005454:	10db      	asrs	r3, r3, #3
 8005456:	2b01      	cmp	r3, #1
 8005458:	d002      	beq.n	8005460 <DrawChar+0x98>
 800545a:	2b02      	cmp	r3, #2
 800545c:	d004      	beq.n	8005468 <DrawChar+0xa0>
 800545e:	e00c      	b.n	800547a <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	781b      	ldrb	r3, [r3, #0]
 8005464:	617b      	str	r3, [r7, #20]
      break;
 8005466:	e016      	b.n	8005496 <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	781b      	ldrb	r3, [r3, #0]
 800546c:	021b      	lsls	r3, r3, #8
 800546e:	68ba      	ldr	r2, [r7, #8]
 8005470:	3201      	adds	r2, #1
 8005472:	7812      	ldrb	r2, [r2, #0]
 8005474:	4313      	orrs	r3, r2
 8005476:	617b      	str	r3, [r7, #20]
      break;
 8005478:	e00d      	b.n	8005496 <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	781b      	ldrb	r3, [r3, #0]
 800547e:	041a      	lsls	r2, r3, #16
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	3301      	adds	r3, #1
 8005484:	781b      	ldrb	r3, [r3, #0]
 8005486:	021b      	lsls	r3, r3, #8
 8005488:	4313      	orrs	r3, r2
 800548a:	68ba      	ldr	r2, [r7, #8]
 800548c:	3202      	adds	r2, #2
 800548e:	7812      	ldrb	r2, [r2, #0]
 8005490:	4313      	orrs	r3, r2
 8005492:	617b      	str	r3, [r7, #20]
      break;
 8005494:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 8005496:	2300      	movs	r3, #0
 8005498:	61bb      	str	r3, [r7, #24]
 800549a:	e036      	b.n	800550a <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 800549c:	8a3a      	ldrh	r2, [r7, #16]
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	1ad2      	subs	r2, r2, r3
 80054a2:	7bfb      	ldrb	r3, [r7, #15]
 80054a4:	4413      	add	r3, r2
 80054a6:	3b01      	subs	r3, #1
 80054a8:	2201      	movs	r2, #1
 80054aa:	fa02 f303 	lsl.w	r3, r2, r3
 80054ae:	461a      	mov	r2, r3
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	4013      	ands	r3, r2
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d012      	beq.n	80054de <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80054b8:	69bb      	ldr	r3, [r7, #24]
 80054ba:	b29a      	uxth	r2, r3
 80054bc:	88fb      	ldrh	r3, [r7, #6]
 80054be:	4413      	add	r3, r2
 80054c0:	b298      	uxth	r0, r3
 80054c2:	4b1b      	ldr	r3, [pc, #108]	; (8005530 <DrawChar+0x168>)
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	491b      	ldr	r1, [pc, #108]	; (8005534 <DrawChar+0x16c>)
 80054c8:	4613      	mov	r3, r2
 80054ca:	005b      	lsls	r3, r3, #1
 80054cc:	4413      	add	r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	440b      	add	r3, r1
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	88bb      	ldrh	r3, [r7, #4]
 80054d6:	4619      	mov	r1, r3
 80054d8:	f7ff fe1a 	bl	8005110 <BSP_LCD_DrawPixel>
 80054dc:	e012      	b.n	8005504 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	b29a      	uxth	r2, r3
 80054e2:	88fb      	ldrh	r3, [r7, #6]
 80054e4:	4413      	add	r3, r2
 80054e6:	b298      	uxth	r0, r3
 80054e8:	4b11      	ldr	r3, [pc, #68]	; (8005530 <DrawChar+0x168>)
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	4911      	ldr	r1, [pc, #68]	; (8005534 <DrawChar+0x16c>)
 80054ee:	4613      	mov	r3, r2
 80054f0:	005b      	lsls	r3, r3, #1
 80054f2:	4413      	add	r3, r2
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	440b      	add	r3, r1
 80054f8:	3304      	adds	r3, #4
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	88bb      	ldrh	r3, [r7, #4]
 80054fe:	4619      	mov	r1, r3
 8005500:	f7ff fe06 	bl	8005110 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8005504:	69bb      	ldr	r3, [r7, #24]
 8005506:	3301      	adds	r3, #1
 8005508:	61bb      	str	r3, [r7, #24]
 800550a:	8a3b      	ldrh	r3, [r7, #16]
 800550c:	69ba      	ldr	r2, [r7, #24]
 800550e:	429a      	cmp	r2, r3
 8005510:	d3c4      	bcc.n	800549c <DrawChar+0xd4>
      } 
    }
    Ypos++;
 8005512:	88bb      	ldrh	r3, [r7, #4]
 8005514:	3301      	adds	r3, #1
 8005516:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	3301      	adds	r3, #1
 800551c:	61fb      	str	r3, [r7, #28]
 800551e:	8a7b      	ldrh	r3, [r7, #18]
 8005520:	69fa      	ldr	r2, [r7, #28]
 8005522:	429a      	cmp	r2, r3
 8005524:	d384      	bcc.n	8005430 <DrawChar+0x68>
  }
}
 8005526:	bf00      	nop
 8005528:	bf00      	nop
 800552a:	3720      	adds	r7, #32
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	200002a0 	.word	0x200002a0
 8005534:	200002a4 	.word	0x200002a4

08005538 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b086      	sub	sp, #24
 800553c:	af02      	add	r7, sp, #8
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
 8005544:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8005546:	4b1e      	ldr	r3, [pc, #120]	; (80055c0 <LL_FillBuffer+0x88>)
 8005548:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800554c:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800554e:	4b1d      	ldr	r3, [pc, #116]	; (80055c4 <LL_FillBuffer+0x8c>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a1d      	ldr	r2, [pc, #116]	; (80055c8 <LL_FillBuffer+0x90>)
 8005554:	2134      	movs	r1, #52	; 0x34
 8005556:	fb01 f303 	mul.w	r3, r1, r3
 800555a:	4413      	add	r3, r2
 800555c:	3348      	adds	r3, #72	; 0x48
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2b02      	cmp	r3, #2
 8005562:	d103      	bne.n	800556c <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8005564:	4b16      	ldr	r3, [pc, #88]	; (80055c0 <LL_FillBuffer+0x88>)
 8005566:	2202      	movs	r2, #2
 8005568:	609a      	str	r2, [r3, #8]
 800556a:	e002      	b.n	8005572 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 800556c:	4b14      	ldr	r3, [pc, #80]	; (80055c0 <LL_FillBuffer+0x88>)
 800556e:	2200      	movs	r2, #0
 8005570:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8005572:	4a13      	ldr	r2, [pc, #76]	; (80055c0 <LL_FillBuffer+0x88>)
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8005578:	4b11      	ldr	r3, [pc, #68]	; (80055c0 <LL_FillBuffer+0x88>)
 800557a:	4a14      	ldr	r2, [pc, #80]	; (80055cc <LL_FillBuffer+0x94>)
 800557c:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 800557e:	4810      	ldr	r0, [pc, #64]	; (80055c0 <LL_FillBuffer+0x88>)
 8005580:	f7fb ff40 	bl	8001404 <HAL_DMA2D_Init>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d115      	bne.n	80055b6 <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 800558a:	68f9      	ldr	r1, [r7, #12]
 800558c:	480c      	ldr	r0, [pc, #48]	; (80055c0 <LL_FillBuffer+0x88>)
 800558e:	f7fc f897 	bl	80016c0 <HAL_DMA2D_ConfigLayer>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d10e      	bne.n	80055b6 <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8005598:	68ba      	ldr	r2, [r7, #8]
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	9300      	str	r3, [sp, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	69f9      	ldr	r1, [r7, #28]
 80055a2:	4807      	ldr	r0, [pc, #28]	; (80055c0 <LL_FillBuffer+0x88>)
 80055a4:	f7fb ff78 	bl	8001498 <HAL_DMA2D_Start>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d103      	bne.n	80055b6 <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 80055ae:	210a      	movs	r1, #10
 80055b0:	4803      	ldr	r0, [pc, #12]	; (80055c0 <LL_FillBuffer+0x88>)
 80055b2:	f7fb ff9c 	bl	80014ee <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80055b6:	bf00      	nop
 80055b8:	3710      	adds	r7, #16
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	bf00      	nop
 80055c0:	20000260 	.word	0x20000260
 80055c4:	200002a0 	.word	0x200002a0
 80055c8:	200001b8 	.word	0x200001b8
 80055cc:	4002b000 	.word	0x4002b000

080055d0 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 80055d0:	b580      	push	{r7, lr}
 80055d2:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80055d4:	4b29      	ldr	r3, [pc, #164]	; (800567c <BSP_SDRAM_Init+0xac>)
 80055d6:	4a2a      	ldr	r2, [pc, #168]	; (8005680 <BSP_SDRAM_Init+0xb0>)
 80055d8:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80055da:	4b2a      	ldr	r3, [pc, #168]	; (8005684 <BSP_SDRAM_Init+0xb4>)
 80055dc:	2202      	movs	r2, #2
 80055de:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80055e0:	4b28      	ldr	r3, [pc, #160]	; (8005684 <BSP_SDRAM_Init+0xb4>)
 80055e2:	2207      	movs	r2, #7
 80055e4:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 80055e6:	4b27      	ldr	r3, [pc, #156]	; (8005684 <BSP_SDRAM_Init+0xb4>)
 80055e8:	2204      	movs	r2, #4
 80055ea:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 80055ec:	4b25      	ldr	r3, [pc, #148]	; (8005684 <BSP_SDRAM_Init+0xb4>)
 80055ee:	2207      	movs	r2, #7
 80055f0:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 80055f2:	4b24      	ldr	r3, [pc, #144]	; (8005684 <BSP_SDRAM_Init+0xb4>)
 80055f4:	2202      	movs	r2, #2
 80055f6:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 80055f8:	4b22      	ldr	r3, [pc, #136]	; (8005684 <BSP_SDRAM_Init+0xb4>)
 80055fa:	2202      	movs	r2, #2
 80055fc:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 80055fe:	4b21      	ldr	r3, [pc, #132]	; (8005684 <BSP_SDRAM_Init+0xb4>)
 8005600:	2202      	movs	r2, #2
 8005602:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8005604:	4b1d      	ldr	r3, [pc, #116]	; (800567c <BSP_SDRAM_Init+0xac>)
 8005606:	2200      	movs	r2, #0
 8005608:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800560a:	4b1c      	ldr	r3, [pc, #112]	; (800567c <BSP_SDRAM_Init+0xac>)
 800560c:	2200      	movs	r2, #0
 800560e:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8005610:	4b1a      	ldr	r3, [pc, #104]	; (800567c <BSP_SDRAM_Init+0xac>)
 8005612:	2204      	movs	r2, #4
 8005614:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8005616:	4b19      	ldr	r3, [pc, #100]	; (800567c <BSP_SDRAM_Init+0xac>)
 8005618:	2210      	movs	r2, #16
 800561a:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800561c:	4b17      	ldr	r3, [pc, #92]	; (800567c <BSP_SDRAM_Init+0xac>)
 800561e:	2240      	movs	r2, #64	; 0x40
 8005620:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8005622:	4b16      	ldr	r3, [pc, #88]	; (800567c <BSP_SDRAM_Init+0xac>)
 8005624:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005628:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800562a:	4b14      	ldr	r3, [pc, #80]	; (800567c <BSP_SDRAM_Init+0xac>)
 800562c:	2200      	movs	r2, #0
 800562e:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8005630:	4b12      	ldr	r3, [pc, #72]	; (800567c <BSP_SDRAM_Init+0xac>)
 8005632:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005636:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8005638:	4b10      	ldr	r3, [pc, #64]	; (800567c <BSP_SDRAM_Init+0xac>)
 800563a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800563e:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8005640:	4b0e      	ldr	r3, [pc, #56]	; (800567c <BSP_SDRAM_Init+0xac>)
 8005642:	2200      	movs	r2, #0
 8005644:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8005646:	2100      	movs	r1, #0
 8005648:	480c      	ldr	r0, [pc, #48]	; (800567c <BSP_SDRAM_Init+0xac>)
 800564a:	f000 f87f 	bl	800574c <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 800564e:	490d      	ldr	r1, [pc, #52]	; (8005684 <BSP_SDRAM_Init+0xb4>)
 8005650:	480a      	ldr	r0, [pc, #40]	; (800567c <BSP_SDRAM_Init+0xac>)
 8005652:	f7fe fd11 	bl	8004078 <HAL_SDRAM_Init>
 8005656:	4603      	mov	r3, r0
 8005658:	2b00      	cmp	r3, #0
 800565a:	d003      	beq.n	8005664 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 800565c:	4b0a      	ldr	r3, [pc, #40]	; (8005688 <BSP_SDRAM_Init+0xb8>)
 800565e:	2201      	movs	r2, #1
 8005660:	701a      	strb	r2, [r3, #0]
 8005662:	e002      	b.n	800566a <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8005664:	4b08      	ldr	r3, [pc, #32]	; (8005688 <BSP_SDRAM_Init+0xb8>)
 8005666:	2200      	movs	r2, #0
 8005668:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800566a:	f240 6003 	movw	r0, #1539	; 0x603
 800566e:	f000 f80d 	bl	800568c <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8005672:	4b05      	ldr	r3, [pc, #20]	; (8005688 <BSP_SDRAM_Init+0xb8>)
 8005674:	781b      	ldrb	r3, [r3, #0]
}
 8005676:	4618      	mov	r0, r3
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	20000340 	.word	0x20000340
 8005680:	a0000140 	.word	0xa0000140
 8005684:	20000374 	.word	0x20000374
 8005688:	2000003c 	.word	0x2000003c

0800568c <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b084      	sub	sp, #16
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8005694:	2300      	movs	r3, #0
 8005696:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8005698:	4b2a      	ldr	r3, [pc, #168]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800569a:	2201      	movs	r2, #1
 800569c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800569e:	4b29      	ldr	r3, [pc, #164]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056a0:	2210      	movs	r2, #16
 80056a2:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80056a4:	4b27      	ldr	r3, [pc, #156]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056a6:	2201      	movs	r2, #1
 80056a8:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80056aa:	4b26      	ldr	r3, [pc, #152]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80056b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056b4:	4923      	ldr	r1, [pc, #140]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056b6:	4824      	ldr	r0, [pc, #144]	; (8005748 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80056b8:	f7fe fd1c 	bl	80040f4 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80056bc:	2001      	movs	r0, #1
 80056be:	f7fb fac3 	bl	8000c48 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80056c2:	4b20      	ldr	r3, [pc, #128]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056c4:	2202      	movs	r2, #2
 80056c6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80056c8:	4b1e      	ldr	r3, [pc, #120]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056ca:	2210      	movs	r2, #16
 80056cc:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80056ce:	4b1d      	ldr	r3, [pc, #116]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056d0:	2201      	movs	r2, #1
 80056d2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80056d4:	4b1b      	ldr	r3, [pc, #108]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056d6:	2200      	movs	r2, #0
 80056d8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80056da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056de:	4919      	ldr	r1, [pc, #100]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056e0:	4819      	ldr	r0, [pc, #100]	; (8005748 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80056e2:	f7fe fd07 	bl	80040f4 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80056e6:	4b17      	ldr	r3, [pc, #92]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056e8:	2203      	movs	r2, #3
 80056ea:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80056ec:	4b15      	ldr	r3, [pc, #84]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056ee:	2210      	movs	r2, #16
 80056f0:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 80056f2:	4b14      	ldr	r3, [pc, #80]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056f4:	2208      	movs	r2, #8
 80056f6:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80056f8:	4b12      	ldr	r3, [pc, #72]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80056fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005702:	4910      	ldr	r1, [pc, #64]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005704:	4810      	ldr	r0, [pc, #64]	; (8005748 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005706:	f7fe fcf5 	bl	80040f4 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 800570a:	f44f 7308 	mov.w	r3, #544	; 0x220
 800570e:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8005710:	4b0c      	ldr	r3, [pc, #48]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005712:	2204      	movs	r2, #4
 8005714:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8005716:	4b0b      	ldr	r3, [pc, #44]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005718:	2210      	movs	r2, #16
 800571a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800571c:	4b09      	ldr	r3, [pc, #36]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800571e:	2201      	movs	r2, #1
 8005720:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	4a07      	ldr	r2, [pc, #28]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005726:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8005728:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800572c:	4905      	ldr	r1, [pc, #20]	; (8005744 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800572e:	4806      	ldr	r0, [pc, #24]	; (8005748 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005730:	f7fe fce0 	bl	80040f4 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8005734:	6879      	ldr	r1, [r7, #4]
 8005736:	4804      	ldr	r0, [pc, #16]	; (8005748 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005738:	f7fe fd07 	bl	800414a <HAL_SDRAM_ProgramRefreshRate>
}
 800573c:	bf00      	nop
 800573e:	3710      	adds	r7, #16
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}
 8005744:	20000390 	.word	0x20000390
 8005748:	20000340 	.word	0x20000340

0800574c <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 800574c:	b580      	push	{r7, lr}
 800574e:	b090      	sub	sp, #64	; 0x40
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8005756:	4b70      	ldr	r3, [pc, #448]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 8005758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575a:	4a6f      	ldr	r2, [pc, #444]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 800575c:	f043 0301 	orr.w	r3, r3, #1
 8005760:	6393      	str	r3, [r2, #56]	; 0x38
 8005762:	4b6d      	ldr	r3, [pc, #436]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 8005764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005766:	f003 0301 	and.w	r3, r3, #1
 800576a:	62bb      	str	r3, [r7, #40]	; 0x28
 800576c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800576e:	4b6a      	ldr	r3, [pc, #424]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 8005770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005772:	4a69      	ldr	r2, [pc, #420]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 8005774:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005778:	6313      	str	r3, [r2, #48]	; 0x30
 800577a:	4b67      	ldr	r3, [pc, #412]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 800577c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800577e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005782:	627b      	str	r3, [r7, #36]	; 0x24
 8005784:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005786:	4b64      	ldr	r3, [pc, #400]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 8005788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800578a:	4a63      	ldr	r2, [pc, #396]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 800578c:	f043 0304 	orr.w	r3, r3, #4
 8005790:	6313      	str	r3, [r2, #48]	; 0x30
 8005792:	4b61      	ldr	r3, [pc, #388]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 8005794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005796:	f003 0304 	and.w	r3, r3, #4
 800579a:	623b      	str	r3, [r7, #32]
 800579c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800579e:	4b5e      	ldr	r3, [pc, #376]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 80057a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057a2:	4a5d      	ldr	r2, [pc, #372]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 80057a4:	f043 0308 	orr.w	r3, r3, #8
 80057a8:	6313      	str	r3, [r2, #48]	; 0x30
 80057aa:	4b5b      	ldr	r3, [pc, #364]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 80057ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ae:	f003 0308 	and.w	r3, r3, #8
 80057b2:	61fb      	str	r3, [r7, #28]
 80057b4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80057b6:	4b58      	ldr	r3, [pc, #352]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 80057b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ba:	4a57      	ldr	r2, [pc, #348]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 80057bc:	f043 0310 	orr.w	r3, r3, #16
 80057c0:	6313      	str	r3, [r2, #48]	; 0x30
 80057c2:	4b55      	ldr	r3, [pc, #340]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 80057c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c6:	f003 0310 	and.w	r3, r3, #16
 80057ca:	61bb      	str	r3, [r7, #24]
 80057cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80057ce:	4b52      	ldr	r3, [pc, #328]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 80057d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d2:	4a51      	ldr	r2, [pc, #324]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 80057d4:	f043 0320 	orr.w	r3, r3, #32
 80057d8:	6313      	str	r3, [r2, #48]	; 0x30
 80057da:	4b4f      	ldr	r3, [pc, #316]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 80057dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057de:	f003 0320 	and.w	r3, r3, #32
 80057e2:	617b      	str	r3, [r7, #20]
 80057e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80057e6:	4b4c      	ldr	r3, [pc, #304]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 80057e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ea:	4a4b      	ldr	r2, [pc, #300]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 80057ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057f0:	6313      	str	r3, [r2, #48]	; 0x30
 80057f2:	4b49      	ldr	r3, [pc, #292]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 80057f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057fa:	613b      	str	r3, [r7, #16]
 80057fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80057fe:	4b46      	ldr	r3, [pc, #280]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 8005800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005802:	4a45      	ldr	r2, [pc, #276]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 8005804:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005808:	6313      	str	r3, [r2, #48]	; 0x30
 800580a:	4b43      	ldr	r3, [pc, #268]	; (8005918 <BSP_SDRAM_MspInit+0x1cc>)
 800580c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800580e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005812:	60fb      	str	r3, [r7, #12]
 8005814:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8005816:	2302      	movs	r3, #2
 8005818:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800581a:	2301      	movs	r3, #1
 800581c:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 800581e:	2302      	movs	r3, #2
 8005820:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8005822:	230c      	movs	r3, #12
 8005824:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8005826:	2308      	movs	r3, #8
 8005828:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 800582a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800582e:	4619      	mov	r1, r3
 8005830:	483a      	ldr	r0, [pc, #232]	; (800591c <BSP_SDRAM_MspInit+0x1d0>)
 8005832:	f7fc f873 	bl	800191c <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8005836:	f24c 7303 	movw	r3, #50947	; 0xc703
 800583a:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800583c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005840:	4619      	mov	r1, r3
 8005842:	4837      	ldr	r0, [pc, #220]	; (8005920 <BSP_SDRAM_MspInit+0x1d4>)
 8005844:	f7fc f86a 	bl	800191c <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8005848:	f64f 7383 	movw	r3, #65411	; 0xff83
 800584c:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800584e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005852:	4619      	mov	r1, r3
 8005854:	4833      	ldr	r0, [pc, #204]	; (8005924 <BSP_SDRAM_MspInit+0x1d8>)
 8005856:	f7fc f861 	bl	800191c <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 800585a:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800585e:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8005860:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005864:	4619      	mov	r1, r3
 8005866:	4830      	ldr	r0, [pc, #192]	; (8005928 <BSP_SDRAM_MspInit+0x1dc>)
 8005868:	f7fc f858 	bl	800191c <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 800586c:	f248 1333 	movw	r3, #33075	; 0x8133
 8005870:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8005872:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005876:	4619      	mov	r1, r3
 8005878:	482c      	ldr	r0, [pc, #176]	; (800592c <BSP_SDRAM_MspInit+0x1e0>)
 800587a:	f7fc f84f 	bl	800191c <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 800587e:	2328      	movs	r3, #40	; 0x28
 8005880:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8005882:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005886:	4619      	mov	r1, r3
 8005888:	4829      	ldr	r0, [pc, #164]	; (8005930 <BSP_SDRAM_MspInit+0x1e4>)
 800588a:	f7fc f847 	bl	800191c <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800588e:	4b29      	ldr	r3, [pc, #164]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 8005890:	2200      	movs	r2, #0
 8005892:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8005894:	4b27      	ldr	r3, [pc, #156]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 8005896:	2280      	movs	r2, #128	; 0x80
 8005898:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800589a:	4b26      	ldr	r3, [pc, #152]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 800589c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058a0:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 80058a2:	4b24      	ldr	r3, [pc, #144]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 80058a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80058a8:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80058aa:	4b22      	ldr	r3, [pc, #136]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 80058ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80058b0:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80058b2:	4b20      	ldr	r3, [pc, #128]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 80058b4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80058b8:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 80058ba:	4b1e      	ldr	r3, [pc, #120]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 80058bc:	2200      	movs	r2, #0
 80058be:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 80058c0:	4b1c      	ldr	r3, [pc, #112]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 80058c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80058c6:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80058c8:	4b1a      	ldr	r3, [pc, #104]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 80058ca:	2200      	movs	r2, #0
 80058cc:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80058ce:	4b19      	ldr	r3, [pc, #100]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 80058d0:	2203      	movs	r2, #3
 80058d2:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80058d4:	4b17      	ldr	r3, [pc, #92]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 80058d6:	2200      	movs	r2, #0
 80058d8:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80058da:	4b16      	ldr	r3, [pc, #88]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 80058dc:	2200      	movs	r2, #0
 80058de:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 80058e0:	4b14      	ldr	r3, [pc, #80]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 80058e2:	4a15      	ldr	r2, [pc, #84]	; (8005938 <BSP_SDRAM_MspInit+0x1ec>)
 80058e4:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	4a12      	ldr	r2, [pc, #72]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 80058ea:	631a      	str	r2, [r3, #48]	; 0x30
 80058ec:	4a11      	ldr	r2, [pc, #68]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 80058f2:	4810      	ldr	r0, [pc, #64]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 80058f4:	f7fb fc76 	bl	80011e4 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 80058f8:	480e      	ldr	r0, [pc, #56]	; (8005934 <BSP_SDRAM_MspInit+0x1e8>)
 80058fa:	f7fb fbc5 	bl	8001088 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80058fe:	2200      	movs	r2, #0
 8005900:	210f      	movs	r1, #15
 8005902:	2038      	movs	r0, #56	; 0x38
 8005904:	f7fb fa9f 	bl	8000e46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8005908:	2038      	movs	r0, #56	; 0x38
 800590a:	f7fb fab8 	bl	8000e7e <HAL_NVIC_EnableIRQ>
}
 800590e:	bf00      	nop
 8005910:	3740      	adds	r7, #64	; 0x40
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
 8005916:	bf00      	nop
 8005918:	40023800 	.word	0x40023800
 800591c:	40020800 	.word	0x40020800
 8005920:	40020c00 	.word	0x40020c00
 8005924:	40021000 	.word	0x40021000
 8005928:	40021400 	.word	0x40021400
 800592c:	40021800 	.word	0x40021800
 8005930:	40021c00 	.word	0x40021c00
 8005934:	200003a0 	.word	0x200003a0
 8005938:	40026410 	.word	0x40026410

0800593c <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	4603      	mov	r3, r0
 8005944:	460a      	mov	r2, r1
 8005946:	80fb      	strh	r3, [r7, #6]
 8005948:	4613      	mov	r3, r2
 800594a:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 800594c:	2300      	movs	r3, #0
 800594e:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8005950:	4a14      	ldr	r2, [pc, #80]	; (80059a4 <BSP_TS_Init+0x68>)
 8005952:	88fb      	ldrh	r3, [r7, #6]
 8005954:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8005956:	4a14      	ldr	r2, [pc, #80]	; (80059a8 <BSP_TS_Init+0x6c>)
 8005958:	88bb      	ldrh	r3, [r7, #4]
 800595a:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 800595c:	4b13      	ldr	r3, [pc, #76]	; (80059ac <BSP_TS_Init+0x70>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	2070      	movs	r0, #112	; 0x70
 8005962:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8005964:	4b11      	ldr	r3, [pc, #68]	; (80059ac <BSP_TS_Init+0x70>)
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	2070      	movs	r0, #112	; 0x70
 800596a:	4798      	blx	r3
 800596c:	4603      	mov	r3, r0
 800596e:	2b51      	cmp	r3, #81	; 0x51
 8005970:	d111      	bne.n	8005996 <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8005972:	4b0f      	ldr	r3, [pc, #60]	; (80059b0 <BSP_TS_Init+0x74>)
 8005974:	4a0d      	ldr	r2, [pc, #52]	; (80059ac <BSP_TS_Init+0x70>)
 8005976:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8005978:	4b0e      	ldr	r3, [pc, #56]	; (80059b4 <BSP_TS_Init+0x78>)
 800597a:	2270      	movs	r2, #112	; 0x70
 800597c:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 800597e:	4b0e      	ldr	r3, [pc, #56]	; (80059b8 <BSP_TS_Init+0x7c>)
 8005980:	2208      	movs	r2, #8
 8005982:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8005984:	4b0a      	ldr	r3, [pc, #40]	; (80059b0 <BSP_TS_Init+0x74>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	4a0a      	ldr	r2, [pc, #40]	; (80059b4 <BSP_TS_Init+0x78>)
 800598c:	7812      	ldrb	r2, [r2, #0]
 800598e:	b292      	uxth	r2, r2
 8005990:	4610      	mov	r0, r2
 8005992:	4798      	blx	r3
 8005994:	e001      	b.n	800599a <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8005996:	2303      	movs	r3, #3
 8005998:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800599a:	7bfb      	ldrb	r3, [r7, #15]
}
 800599c:	4618      	mov	r0, r3
 800599e:	3710      	adds	r7, #16
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	20000404 	.word	0x20000404
 80059a8:	20000406 	.word	0x20000406
 80059ac:	20000014 	.word	0x20000014
 80059b0:	20000400 	.word	0x20000400
 80059b4:	20000409 	.word	0x20000409
 80059b8:	20000408 	.word	0x20000408

080059bc <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 80059bc:	b590      	push	{r4, r7, lr}
 80059be:	b097      	sub	sp, #92	; 0x5c
 80059c0:	af02      	add	r7, sp, #8
 80059c2:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 80059c4:	2300      	movs	r3, #0
 80059c6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 80059ca:	2300      	movs	r3, #0
 80059cc:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 80059ce:	2300      	movs	r3, #0
 80059d0:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 80059d2:	2300      	movs	r3, #0
 80059d4:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 80059d6:	4bb4      	ldr	r3, [pc, #720]	; (8005ca8 <BSP_TS_GetState+0x2ec>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	691b      	ldr	r3, [r3, #16]
 80059dc:	4ab3      	ldr	r2, [pc, #716]	; (8005cac <BSP_TS_GetState+0x2f0>)
 80059de:	7812      	ldrb	r2, [r2, #0]
 80059e0:	b292      	uxth	r2, r2
 80059e2:	4610      	mov	r0, r2
 80059e4:	4798      	blx	r3
 80059e6:	4603      	mov	r3, r0
 80059e8:	461a      	mov	r2, r3
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	781b      	ldrb	r3, [r3, #0]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	f000 8196 	beq.w	8005d24 <BSP_TS_GetState+0x368>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 80059f8:	2300      	movs	r3, #0
 80059fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80059fc:	e185      	b.n	8005d0a <BSP_TS_GetState+0x34e>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 80059fe:	4baa      	ldr	r3, [pc, #680]	; (8005ca8 <BSP_TS_GetState+0x2ec>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	695b      	ldr	r3, [r3, #20]
 8005a04:	4aa9      	ldr	r2, [pc, #676]	; (8005cac <BSP_TS_GetState+0x2f0>)
 8005a06:	7812      	ldrb	r2, [r2, #0]
 8005a08:	b290      	uxth	r0, r2
 8005a0a:	f107 0120 	add.w	r1, r7, #32
 8005a0e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a10:	0052      	lsls	r2, r2, #1
 8005a12:	188c      	adds	r4, r1, r2
 8005a14:	f107 0114 	add.w	r1, r7, #20
 8005a18:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a1a:	0052      	lsls	r2, r2, #1
 8005a1c:	440a      	add	r2, r1
 8005a1e:	4621      	mov	r1, r4
 8005a20:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 8005a22:	4ba3      	ldr	r3, [pc, #652]	; (8005cb0 <BSP_TS_GetState+0x2f4>)
 8005a24:	781b      	ldrb	r3, [r3, #0]
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d117      	bne.n	8005a5a <BSP_TS_GetState+0x9e>
      {
        x[index] = brute_x[index];
 8005a2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a2c:	005b      	lsls	r3, r3, #1
 8005a2e:	3350      	adds	r3, #80	; 0x50
 8005a30:	443b      	add	r3, r7
 8005a32:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8005a36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a38:	005b      	lsls	r3, r3, #1
 8005a3a:	3350      	adds	r3, #80	; 0x50
 8005a3c:	443b      	add	r3, r7
 8005a3e:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 8005a42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a44:	005b      	lsls	r3, r3, #1
 8005a46:	3350      	adds	r3, #80	; 0x50
 8005a48:	443b      	add	r3, r7
 8005a4a:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8005a4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a50:	005b      	lsls	r3, r3, #1
 8005a52:	3350      	adds	r3, #80	; 0x50
 8005a54:	443b      	add	r3, r7
 8005a56:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8005a5a:	4b95      	ldr	r3, [pc, #596]	; (8005cb0 <BSP_TS_GetState+0x2f4>)
 8005a5c:	781b      	ldrb	r3, [r3, #0]
 8005a5e:	f003 0302 	and.w	r3, r3, #2
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00e      	beq.n	8005a84 <BSP_TS_GetState+0xc8>
      {
        x[index] = 4096 - brute_x[index];
 8005a66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a68:	005b      	lsls	r3, r3, #1
 8005a6a:	3350      	adds	r3, #80	; 0x50
 8005a6c:	443b      	add	r3, r7
 8005a6e:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8005a72:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005a76:	b29a      	uxth	r2, r3
 8005a78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a7a:	005b      	lsls	r3, r3, #1
 8005a7c:	3350      	adds	r3, #80	; 0x50
 8005a7e:	443b      	add	r3, r7
 8005a80:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8005a84:	4b8a      	ldr	r3, [pc, #552]	; (8005cb0 <BSP_TS_GetState+0x2f4>)
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	f003 0304 	and.w	r3, r3, #4
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d00e      	beq.n	8005aae <BSP_TS_GetState+0xf2>
      {
        y[index] = 4096 - brute_y[index];
 8005a90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a92:	005b      	lsls	r3, r3, #1
 8005a94:	3350      	adds	r3, #80	; 0x50
 8005a96:	443b      	add	r3, r7
 8005a98:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8005a9c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005aa0:	b29a      	uxth	r2, r3
 8005aa2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005aa4:	005b      	lsls	r3, r3, #1
 8005aa6:	3350      	adds	r3, #80	; 0x50
 8005aa8:	443b      	add	r3, r7
 8005aaa:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8005aae:	4b80      	ldr	r3, [pc, #512]	; (8005cb0 <BSP_TS_GetState+0x2f4>)
 8005ab0:	781b      	ldrb	r3, [r3, #0]
 8005ab2:	f003 0308 	and.w	r3, r3, #8
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d017      	beq.n	8005aea <BSP_TS_GetState+0x12e>
      {
        y[index] = brute_x[index];
 8005aba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005abc:	005b      	lsls	r3, r3, #1
 8005abe:	3350      	adds	r3, #80	; 0x50
 8005ac0:	443b      	add	r3, r7
 8005ac2:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8005ac6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ac8:	005b      	lsls	r3, r3, #1
 8005aca:	3350      	adds	r3, #80	; 0x50
 8005acc:	443b      	add	r3, r7
 8005ace:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 8005ad2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ad4:	005b      	lsls	r3, r3, #1
 8005ad6:	3350      	adds	r3, #80	; 0x50
 8005ad8:	443b      	add	r3, r7
 8005ada:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8005ade:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ae0:	005b      	lsls	r3, r3, #1
 8005ae2:	3350      	adds	r3, #80	; 0x50
 8005ae4:	443b      	add	r3, r7
 8005ae6:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 8005aea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005aec:	005b      	lsls	r3, r3, #1
 8005aee:	3350      	adds	r3, #80	; 0x50
 8005af0:	443b      	add	r3, r7
 8005af2:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005af6:	4619      	mov	r1, r3
 8005af8:	4a6e      	ldr	r2, [pc, #440]	; (8005cb4 <BSP_TS_GetState+0x2f8>)
 8005afa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005afc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b00:	4299      	cmp	r1, r3
 8005b02:	d90d      	bls.n	8005b20 <BSP_TS_GetState+0x164>
 8005b04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b06:	005b      	lsls	r3, r3, #1
 8005b08:	3350      	adds	r3, #80	; 0x50
 8005b0a:	443b      	add	r3, r7
 8005b0c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8005b10:	4968      	ldr	r1, [pc, #416]	; (8005cb4 <BSP_TS_GetState+0x2f8>)
 8005b12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b14:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	e00c      	b.n	8005b3a <BSP_TS_GetState+0x17e>
 8005b20:	4a64      	ldr	r2, [pc, #400]	; (8005cb4 <BSP_TS_GetState+0x2f8>)
 8005b22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b28:	b29a      	uxth	r2, r3
 8005b2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b2c:	005b      	lsls	r3, r3, #1
 8005b2e:	3350      	adds	r3, #80	; 0x50
 8005b30:	443b      	add	r3, r7
 8005b32:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005b36:	1ad3      	subs	r3, r2, r3
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 8005b3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b40:	005b      	lsls	r3, r3, #1
 8005b42:	3350      	adds	r3, #80	; 0x50
 8005b44:	443b      	add	r3, r7
 8005b46:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8005b4a:	4619      	mov	r1, r3
 8005b4c:	4a5a      	ldr	r2, [pc, #360]	; (8005cb8 <BSP_TS_GetState+0x2fc>)
 8005b4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b54:	4299      	cmp	r1, r3
 8005b56:	d90d      	bls.n	8005b74 <BSP_TS_GetState+0x1b8>
 8005b58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b5a:	005b      	lsls	r3, r3, #1
 8005b5c:	3350      	adds	r3, #80	; 0x50
 8005b5e:	443b      	add	r3, r7
 8005b60:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 8005b64:	4954      	ldr	r1, [pc, #336]	; (8005cb8 <BSP_TS_GetState+0x2fc>)
 8005b66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b68:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005b6c:	b29b      	uxth	r3, r3
 8005b6e:	1ad3      	subs	r3, r2, r3
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	e00c      	b.n	8005b8e <BSP_TS_GetState+0x1d2>
 8005b74:	4a50      	ldr	r2, [pc, #320]	; (8005cb8 <BSP_TS_GetState+0x2fc>)
 8005b76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b7c:	b29a      	uxth	r2, r3
 8005b7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b80:	005b      	lsls	r3, r3, #1
 8005b82:	3350      	adds	r3, #80	; 0x50
 8005b84:	443b      	add	r3, r7
 8005b86:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8005b8a:	1ad3      	subs	r3, r2, r3
 8005b8c:	b29b      	uxth	r3, r3
 8005b8e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

      if ((x_diff + y_diff) > 5)
 8005b92:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8005b96:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005b9a:	4413      	add	r3, r2
 8005b9c:	2b05      	cmp	r3, #5
 8005b9e:	dd15      	ble.n	8005bcc <BSP_TS_GetState+0x210>
      {
        _x[index] = x[index];
 8005ba0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ba2:	005b      	lsls	r3, r3, #1
 8005ba4:	3350      	adds	r3, #80	; 0x50
 8005ba6:	443b      	add	r3, r7
 8005ba8:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005bac:	4619      	mov	r1, r3
 8005bae:	4a41      	ldr	r2, [pc, #260]	; (8005cb4 <BSP_TS_GetState+0x2f8>)
 8005bb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bb2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8005bb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bb8:	005b      	lsls	r3, r3, #1
 8005bba:	3350      	adds	r3, #80	; 0x50
 8005bbc:	443b      	add	r3, r7
 8005bbe:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8005bc2:	4619      	mov	r1, r3
 8005bc4:	4a3c      	ldr	r2, [pc, #240]	; (8005cb8 <BSP_TS_GetState+0x2fc>)
 8005bc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bc8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 8005bcc:	4b37      	ldr	r3, [pc, #220]	; (8005cac <BSP_TS_GetState+0x2f0>)
 8005bce:	781b      	ldrb	r3, [r3, #0]
 8005bd0:	2b70      	cmp	r3, #112	; 0x70
 8005bd2:	d119      	bne.n	8005c08 <BSP_TS_GetState+0x24c>
      {
        TS_State->touchX[index] = x[index];
 8005bd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bd6:	005b      	lsls	r3, r3, #1
 8005bd8:	3350      	adds	r3, #80	; 0x50
 8005bda:	443b      	add	r3, r7
 8005bdc:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005be4:	005b      	lsls	r3, r3, #1
 8005be6:	4413      	add	r3, r2
 8005be8:	460a      	mov	r2, r1
 8005bea:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 8005bec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bee:	005b      	lsls	r3, r3, #1
 8005bf0:	3350      	adds	r3, #80	; 0x50
 8005bf2:	443b      	add	r3, r7
 8005bf4:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bfc:	3304      	adds	r3, #4
 8005bfe:	005b      	lsls	r3, r3, #1
 8005c00:	4413      	add	r3, r2
 8005c02:	460a      	mov	r2, r1
 8005c04:	809a      	strh	r2, [r3, #4]
 8005c06:	e022      	b.n	8005c4e <BSP_TS_GetState+0x292>
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 8005c08:	4b2c      	ldr	r3, [pc, #176]	; (8005cbc <BSP_TS_GetState+0x300>)
 8005c0a:	881b      	ldrh	r3, [r3, #0]
 8005c0c:	4619      	mov	r1, r3
 8005c0e:	4a29      	ldr	r2, [pc, #164]	; (8005cb4 <BSP_TS_GetState+0x2f8>)
 8005c10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c16:	fb01 f303 	mul.w	r3, r1, r3
 8005c1a:	0b1b      	lsrs	r3, r3, #12
 8005c1c:	b299      	uxth	r1, r3
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c22:	005b      	lsls	r3, r3, #1
 8005c24:	4413      	add	r3, r2
 8005c26:	460a      	mov	r2, r1
 8005c28:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 8005c2a:	4b25      	ldr	r3, [pc, #148]	; (8005cc0 <BSP_TS_GetState+0x304>)
 8005c2c:	881b      	ldrh	r3, [r3, #0]
 8005c2e:	4619      	mov	r1, r3
 8005c30:	4a21      	ldr	r2, [pc, #132]	; (8005cb8 <BSP_TS_GetState+0x2fc>)
 8005c32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c38:	fb01 f303 	mul.w	r3, r1, r3
 8005c3c:	0b1b      	lsrs	r3, r3, #12
 8005c3e:	b299      	uxth	r1, r3
 8005c40:	687a      	ldr	r2, [r7, #4]
 8005c42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c44:	3304      	adds	r3, #4
 8005c46:	005b      	lsls	r3, r3, #1
 8005c48:	4413      	add	r3, r2
 8005c4a:	460a      	mov	r2, r1
 8005c4c:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 8005c4e:	4b17      	ldr	r3, [pc, #92]	; (8005cac <BSP_TS_GetState+0x2f0>)
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	b298      	uxth	r0, r3
 8005c54:	f107 010c 	add.w	r1, r7, #12
 8005c58:	f107 0210 	add.w	r2, r7, #16
 8005c5c:	f107 0308 	add.w	r3, r7, #8
 8005c60:	9300      	str	r3, [sp, #0]
 8005c62:	460b      	mov	r3, r1
 8005c64:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005c66:	f7fe fd81 	bl	800476c <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	b2d9      	uxtb	r1, r3
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c72:	4413      	add	r3, r2
 8005c74:	3316      	adds	r3, #22
 8005c76:	460a      	mov	r2, r1
 8005c78:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	b2d9      	uxtb	r1, r3
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c82:	4413      	add	r3, r2
 8005c84:	3320      	adds	r3, #32
 8005c86:	460a      	mov	r2, r1
 8005c88:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	2b03      	cmp	r3, #3
 8005c8e:	d835      	bhi.n	8005cfc <BSP_TS_GetState+0x340>
 8005c90:	a201      	add	r2, pc, #4	; (adr r2, 8005c98 <BSP_TS_GetState+0x2dc>)
 8005c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c96:	bf00      	nop
 8005c98:	08005cc5 	.word	0x08005cc5
 8005c9c:	08005cd3 	.word	0x08005cd3
 8005ca0:	08005ce1 	.word	0x08005ce1
 8005ca4:	08005cef 	.word	0x08005cef
 8005ca8:	20000400 	.word	0x20000400
 8005cac:	20000409 	.word	0x20000409
 8005cb0:	20000408 	.word	0x20000408
 8005cb4:	2000040c 	.word	0x2000040c
 8005cb8:	20000420 	.word	0x20000420
 8005cbc:	20000404 	.word	0x20000404
 8005cc0:	20000406 	.word	0x20000406
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cc8:	4413      	add	r3, r2
 8005cca:	331b      	adds	r3, #27
 8005ccc:	2201      	movs	r2, #1
 8005cce:	701a      	strb	r2, [r3, #0]
          break;
 8005cd0:	e018      	b.n	8005d04 <BSP_TS_GetState+0x348>
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cd6:	4413      	add	r3, r2
 8005cd8:	331b      	adds	r3, #27
 8005cda:	2202      	movs	r2, #2
 8005cdc:	701a      	strb	r2, [r3, #0]
          break;
 8005cde:	e011      	b.n	8005d04 <BSP_TS_GetState+0x348>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 8005ce0:	687a      	ldr	r2, [r7, #4]
 8005ce2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ce4:	4413      	add	r3, r2
 8005ce6:	331b      	adds	r3, #27
 8005ce8:	2203      	movs	r2, #3
 8005cea:	701a      	strb	r2, [r3, #0]
          break;
 8005cec:	e00a      	b.n	8005d04 <BSP_TS_GetState+0x348>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cf2:	4413      	add	r3, r2
 8005cf4:	331b      	adds	r3, #27
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	701a      	strb	r2, [r3, #0]
          break;
 8005cfa:	e003      	b.n	8005d04 <BSP_TS_GetState+0x348>
        default :
          ts_status = TS_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 8005d02:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 8005d04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d06:	3301      	adds	r3, #1
 8005d08:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	461a      	mov	r2, r3
 8005d10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d12:	4293      	cmp	r3, r2
 8005d14:	f4ff ae73 	bcc.w	80059fe <BSP_TS_GetState+0x42>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f000 f809 	bl	8005d30 <BSP_TS_Get_GestureId>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8005d24:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3754      	adds	r7, #84	; 0x54
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd90      	pop	{r4, r7, pc}

08005d30 <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 8005d40:	4b3b      	ldr	r3, [pc, #236]	; (8005e30 <BSP_TS_Get_GestureId+0x100>)
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	f107 0208 	add.w	r2, r7, #8
 8005d4a:	4611      	mov	r1, r2
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f7fe fcf4 	bl	800473a <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	2b49      	cmp	r3, #73	; 0x49
 8005d56:	d05e      	beq.n	8005e16 <BSP_TS_Get_GestureId+0xe6>
 8005d58:	2b49      	cmp	r3, #73	; 0x49
 8005d5a:	d860      	bhi.n	8005e1e <BSP_TS_Get_GestureId+0xee>
 8005d5c:	2b1c      	cmp	r3, #28
 8005d5e:	d83f      	bhi.n	8005de0 <BSP_TS_Get_GestureId+0xb0>
 8005d60:	2b1c      	cmp	r3, #28
 8005d62:	d85c      	bhi.n	8005e1e <BSP_TS_Get_GestureId+0xee>
 8005d64:	a201      	add	r2, pc, #4	; (adr r2, 8005d6c <BSP_TS_Get_GestureId+0x3c>)
 8005d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d6a:	bf00      	nop
 8005d6c:	08005de7 	.word	0x08005de7
 8005d70:	08005e1f 	.word	0x08005e1f
 8005d74:	08005e1f 	.word	0x08005e1f
 8005d78:	08005e1f 	.word	0x08005e1f
 8005d7c:	08005e1f 	.word	0x08005e1f
 8005d80:	08005e1f 	.word	0x08005e1f
 8005d84:	08005e1f 	.word	0x08005e1f
 8005d88:	08005e1f 	.word	0x08005e1f
 8005d8c:	08005e1f 	.word	0x08005e1f
 8005d90:	08005e1f 	.word	0x08005e1f
 8005d94:	08005e1f 	.word	0x08005e1f
 8005d98:	08005e1f 	.word	0x08005e1f
 8005d9c:	08005e1f 	.word	0x08005e1f
 8005da0:	08005e1f 	.word	0x08005e1f
 8005da4:	08005e1f 	.word	0x08005e1f
 8005da8:	08005e1f 	.word	0x08005e1f
 8005dac:	08005def 	.word	0x08005def
 8005db0:	08005e1f 	.word	0x08005e1f
 8005db4:	08005e1f 	.word	0x08005e1f
 8005db8:	08005e1f 	.word	0x08005e1f
 8005dbc:	08005df7 	.word	0x08005df7
 8005dc0:	08005e1f 	.word	0x08005e1f
 8005dc4:	08005e1f 	.word	0x08005e1f
 8005dc8:	08005e1f 	.word	0x08005e1f
 8005dcc:	08005dff 	.word	0x08005dff
 8005dd0:	08005e1f 	.word	0x08005e1f
 8005dd4:	08005e1f 	.word	0x08005e1f
 8005dd8:	08005e1f 	.word	0x08005e1f
 8005ddc:	08005e07 	.word	0x08005e07
 8005de0:	2b40      	cmp	r3, #64	; 0x40
 8005de2:	d014      	beq.n	8005e0e <BSP_TS_Get_GestureId+0xde>
 8005de4:	e01b      	b.n	8005e1e <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8005dec:	e01a      	b.n	8005e24 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8005df4:	e016      	b.n	8005e24 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2202      	movs	r2, #2
 8005dfa:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8005dfc:	e012      	b.n	8005e24 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2203      	movs	r2, #3
 8005e02:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8005e04:	e00e      	b.n	8005e24 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2204      	movs	r2, #4
 8005e0a:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8005e0c:	e00a      	b.n	8005e24 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2205      	movs	r2, #5
 8005e12:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8005e14:	e006      	b.n	8005e24 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2206      	movs	r2, #6
 8005e1a:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8005e1c:	e002      	b.n	8005e24 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	73fb      	strb	r3, [r7, #15]
      break;
 8005e22:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 8005e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3710      	adds	r7, #16
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	bf00      	nop
 8005e30:	20000409 	.word	0x20000409

08005e34 <__errno>:
 8005e34:	4b01      	ldr	r3, [pc, #4]	; (8005e3c <__errno+0x8>)
 8005e36:	6818      	ldr	r0, [r3, #0]
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop
 8005e3c:	20000040 	.word	0x20000040

08005e40 <__libc_init_array>:
 8005e40:	b570      	push	{r4, r5, r6, lr}
 8005e42:	4d0d      	ldr	r5, [pc, #52]	; (8005e78 <__libc_init_array+0x38>)
 8005e44:	4c0d      	ldr	r4, [pc, #52]	; (8005e7c <__libc_init_array+0x3c>)
 8005e46:	1b64      	subs	r4, r4, r5
 8005e48:	10a4      	asrs	r4, r4, #2
 8005e4a:	2600      	movs	r6, #0
 8005e4c:	42a6      	cmp	r6, r4
 8005e4e:	d109      	bne.n	8005e64 <__libc_init_array+0x24>
 8005e50:	4d0b      	ldr	r5, [pc, #44]	; (8005e80 <__libc_init_array+0x40>)
 8005e52:	4c0c      	ldr	r4, [pc, #48]	; (8005e84 <__libc_init_array+0x44>)
 8005e54:	f000 fc8e 	bl	8006774 <_init>
 8005e58:	1b64      	subs	r4, r4, r5
 8005e5a:	10a4      	asrs	r4, r4, #2
 8005e5c:	2600      	movs	r6, #0
 8005e5e:	42a6      	cmp	r6, r4
 8005e60:	d105      	bne.n	8005e6e <__libc_init_array+0x2e>
 8005e62:	bd70      	pop	{r4, r5, r6, pc}
 8005e64:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e68:	4798      	blx	r3
 8005e6a:	3601      	adds	r6, #1
 8005e6c:	e7ee      	b.n	8005e4c <__libc_init_array+0xc>
 8005e6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e72:	4798      	blx	r3
 8005e74:	3601      	adds	r6, #1
 8005e76:	e7f2      	b.n	8005e5e <__libc_init_array+0x1e>
 8005e78:	080082b0 	.word	0x080082b0
 8005e7c:	080082b0 	.word	0x080082b0
 8005e80:	080082b0 	.word	0x080082b0
 8005e84:	080082b4 	.word	0x080082b4

08005e88 <memset>:
 8005e88:	4402      	add	r2, r0
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d100      	bne.n	8005e92 <memset+0xa>
 8005e90:	4770      	bx	lr
 8005e92:	f803 1b01 	strb.w	r1, [r3], #1
 8005e96:	e7f9      	b.n	8005e8c <memset+0x4>

08005e98 <siprintf>:
 8005e98:	b40e      	push	{r1, r2, r3}
 8005e9a:	b500      	push	{lr}
 8005e9c:	b09c      	sub	sp, #112	; 0x70
 8005e9e:	ab1d      	add	r3, sp, #116	; 0x74
 8005ea0:	9002      	str	r0, [sp, #8]
 8005ea2:	9006      	str	r0, [sp, #24]
 8005ea4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005ea8:	4809      	ldr	r0, [pc, #36]	; (8005ed0 <siprintf+0x38>)
 8005eaa:	9107      	str	r1, [sp, #28]
 8005eac:	9104      	str	r1, [sp, #16]
 8005eae:	4909      	ldr	r1, [pc, #36]	; (8005ed4 <siprintf+0x3c>)
 8005eb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005eb4:	9105      	str	r1, [sp, #20]
 8005eb6:	6800      	ldr	r0, [r0, #0]
 8005eb8:	9301      	str	r3, [sp, #4]
 8005eba:	a902      	add	r1, sp, #8
 8005ebc:	f000 f868 	bl	8005f90 <_svfiprintf_r>
 8005ec0:	9b02      	ldr	r3, [sp, #8]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	701a      	strb	r2, [r3, #0]
 8005ec6:	b01c      	add	sp, #112	; 0x70
 8005ec8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ecc:	b003      	add	sp, #12
 8005ece:	4770      	bx	lr
 8005ed0:	20000040 	.word	0x20000040
 8005ed4:	ffff0208 	.word	0xffff0208

08005ed8 <__ssputs_r>:
 8005ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005edc:	688e      	ldr	r6, [r1, #8]
 8005ede:	429e      	cmp	r6, r3
 8005ee0:	4682      	mov	sl, r0
 8005ee2:	460c      	mov	r4, r1
 8005ee4:	4690      	mov	r8, r2
 8005ee6:	461f      	mov	r7, r3
 8005ee8:	d838      	bhi.n	8005f5c <__ssputs_r+0x84>
 8005eea:	898a      	ldrh	r2, [r1, #12]
 8005eec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005ef0:	d032      	beq.n	8005f58 <__ssputs_r+0x80>
 8005ef2:	6825      	ldr	r5, [r4, #0]
 8005ef4:	6909      	ldr	r1, [r1, #16]
 8005ef6:	eba5 0901 	sub.w	r9, r5, r1
 8005efa:	6965      	ldr	r5, [r4, #20]
 8005efc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f00:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f04:	3301      	adds	r3, #1
 8005f06:	444b      	add	r3, r9
 8005f08:	106d      	asrs	r5, r5, #1
 8005f0a:	429d      	cmp	r5, r3
 8005f0c:	bf38      	it	cc
 8005f0e:	461d      	movcc	r5, r3
 8005f10:	0553      	lsls	r3, r2, #21
 8005f12:	d531      	bpl.n	8005f78 <__ssputs_r+0xa0>
 8005f14:	4629      	mov	r1, r5
 8005f16:	f000 fb63 	bl	80065e0 <_malloc_r>
 8005f1a:	4606      	mov	r6, r0
 8005f1c:	b950      	cbnz	r0, 8005f34 <__ssputs_r+0x5c>
 8005f1e:	230c      	movs	r3, #12
 8005f20:	f8ca 3000 	str.w	r3, [sl]
 8005f24:	89a3      	ldrh	r3, [r4, #12]
 8005f26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f2a:	81a3      	strh	r3, [r4, #12]
 8005f2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f34:	6921      	ldr	r1, [r4, #16]
 8005f36:	464a      	mov	r2, r9
 8005f38:	f000 fabe 	bl	80064b8 <memcpy>
 8005f3c:	89a3      	ldrh	r3, [r4, #12]
 8005f3e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005f42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f46:	81a3      	strh	r3, [r4, #12]
 8005f48:	6126      	str	r6, [r4, #16]
 8005f4a:	6165      	str	r5, [r4, #20]
 8005f4c:	444e      	add	r6, r9
 8005f4e:	eba5 0509 	sub.w	r5, r5, r9
 8005f52:	6026      	str	r6, [r4, #0]
 8005f54:	60a5      	str	r5, [r4, #8]
 8005f56:	463e      	mov	r6, r7
 8005f58:	42be      	cmp	r6, r7
 8005f5a:	d900      	bls.n	8005f5e <__ssputs_r+0x86>
 8005f5c:	463e      	mov	r6, r7
 8005f5e:	6820      	ldr	r0, [r4, #0]
 8005f60:	4632      	mov	r2, r6
 8005f62:	4641      	mov	r1, r8
 8005f64:	f000 fab6 	bl	80064d4 <memmove>
 8005f68:	68a3      	ldr	r3, [r4, #8]
 8005f6a:	1b9b      	subs	r3, r3, r6
 8005f6c:	60a3      	str	r3, [r4, #8]
 8005f6e:	6823      	ldr	r3, [r4, #0]
 8005f70:	4433      	add	r3, r6
 8005f72:	6023      	str	r3, [r4, #0]
 8005f74:	2000      	movs	r0, #0
 8005f76:	e7db      	b.n	8005f30 <__ssputs_r+0x58>
 8005f78:	462a      	mov	r2, r5
 8005f7a:	f000 fba5 	bl	80066c8 <_realloc_r>
 8005f7e:	4606      	mov	r6, r0
 8005f80:	2800      	cmp	r0, #0
 8005f82:	d1e1      	bne.n	8005f48 <__ssputs_r+0x70>
 8005f84:	6921      	ldr	r1, [r4, #16]
 8005f86:	4650      	mov	r0, sl
 8005f88:	f000 fabe 	bl	8006508 <_free_r>
 8005f8c:	e7c7      	b.n	8005f1e <__ssputs_r+0x46>
	...

08005f90 <_svfiprintf_r>:
 8005f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f94:	4698      	mov	r8, r3
 8005f96:	898b      	ldrh	r3, [r1, #12]
 8005f98:	061b      	lsls	r3, r3, #24
 8005f9a:	b09d      	sub	sp, #116	; 0x74
 8005f9c:	4607      	mov	r7, r0
 8005f9e:	460d      	mov	r5, r1
 8005fa0:	4614      	mov	r4, r2
 8005fa2:	d50e      	bpl.n	8005fc2 <_svfiprintf_r+0x32>
 8005fa4:	690b      	ldr	r3, [r1, #16]
 8005fa6:	b963      	cbnz	r3, 8005fc2 <_svfiprintf_r+0x32>
 8005fa8:	2140      	movs	r1, #64	; 0x40
 8005faa:	f000 fb19 	bl	80065e0 <_malloc_r>
 8005fae:	6028      	str	r0, [r5, #0]
 8005fb0:	6128      	str	r0, [r5, #16]
 8005fb2:	b920      	cbnz	r0, 8005fbe <_svfiprintf_r+0x2e>
 8005fb4:	230c      	movs	r3, #12
 8005fb6:	603b      	str	r3, [r7, #0]
 8005fb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005fbc:	e0d1      	b.n	8006162 <_svfiprintf_r+0x1d2>
 8005fbe:	2340      	movs	r3, #64	; 0x40
 8005fc0:	616b      	str	r3, [r5, #20]
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	9309      	str	r3, [sp, #36]	; 0x24
 8005fc6:	2320      	movs	r3, #32
 8005fc8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005fcc:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fd0:	2330      	movs	r3, #48	; 0x30
 8005fd2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800617c <_svfiprintf_r+0x1ec>
 8005fd6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005fda:	f04f 0901 	mov.w	r9, #1
 8005fde:	4623      	mov	r3, r4
 8005fe0:	469a      	mov	sl, r3
 8005fe2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005fe6:	b10a      	cbz	r2, 8005fec <_svfiprintf_r+0x5c>
 8005fe8:	2a25      	cmp	r2, #37	; 0x25
 8005fea:	d1f9      	bne.n	8005fe0 <_svfiprintf_r+0x50>
 8005fec:	ebba 0b04 	subs.w	fp, sl, r4
 8005ff0:	d00b      	beq.n	800600a <_svfiprintf_r+0x7a>
 8005ff2:	465b      	mov	r3, fp
 8005ff4:	4622      	mov	r2, r4
 8005ff6:	4629      	mov	r1, r5
 8005ff8:	4638      	mov	r0, r7
 8005ffa:	f7ff ff6d 	bl	8005ed8 <__ssputs_r>
 8005ffe:	3001      	adds	r0, #1
 8006000:	f000 80aa 	beq.w	8006158 <_svfiprintf_r+0x1c8>
 8006004:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006006:	445a      	add	r2, fp
 8006008:	9209      	str	r2, [sp, #36]	; 0x24
 800600a:	f89a 3000 	ldrb.w	r3, [sl]
 800600e:	2b00      	cmp	r3, #0
 8006010:	f000 80a2 	beq.w	8006158 <_svfiprintf_r+0x1c8>
 8006014:	2300      	movs	r3, #0
 8006016:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800601a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800601e:	f10a 0a01 	add.w	sl, sl, #1
 8006022:	9304      	str	r3, [sp, #16]
 8006024:	9307      	str	r3, [sp, #28]
 8006026:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800602a:	931a      	str	r3, [sp, #104]	; 0x68
 800602c:	4654      	mov	r4, sl
 800602e:	2205      	movs	r2, #5
 8006030:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006034:	4851      	ldr	r0, [pc, #324]	; (800617c <_svfiprintf_r+0x1ec>)
 8006036:	f7fa f8eb 	bl	8000210 <memchr>
 800603a:	9a04      	ldr	r2, [sp, #16]
 800603c:	b9d8      	cbnz	r0, 8006076 <_svfiprintf_r+0xe6>
 800603e:	06d0      	lsls	r0, r2, #27
 8006040:	bf44      	itt	mi
 8006042:	2320      	movmi	r3, #32
 8006044:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006048:	0711      	lsls	r1, r2, #28
 800604a:	bf44      	itt	mi
 800604c:	232b      	movmi	r3, #43	; 0x2b
 800604e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006052:	f89a 3000 	ldrb.w	r3, [sl]
 8006056:	2b2a      	cmp	r3, #42	; 0x2a
 8006058:	d015      	beq.n	8006086 <_svfiprintf_r+0xf6>
 800605a:	9a07      	ldr	r2, [sp, #28]
 800605c:	4654      	mov	r4, sl
 800605e:	2000      	movs	r0, #0
 8006060:	f04f 0c0a 	mov.w	ip, #10
 8006064:	4621      	mov	r1, r4
 8006066:	f811 3b01 	ldrb.w	r3, [r1], #1
 800606a:	3b30      	subs	r3, #48	; 0x30
 800606c:	2b09      	cmp	r3, #9
 800606e:	d94e      	bls.n	800610e <_svfiprintf_r+0x17e>
 8006070:	b1b0      	cbz	r0, 80060a0 <_svfiprintf_r+0x110>
 8006072:	9207      	str	r2, [sp, #28]
 8006074:	e014      	b.n	80060a0 <_svfiprintf_r+0x110>
 8006076:	eba0 0308 	sub.w	r3, r0, r8
 800607a:	fa09 f303 	lsl.w	r3, r9, r3
 800607e:	4313      	orrs	r3, r2
 8006080:	9304      	str	r3, [sp, #16]
 8006082:	46a2      	mov	sl, r4
 8006084:	e7d2      	b.n	800602c <_svfiprintf_r+0x9c>
 8006086:	9b03      	ldr	r3, [sp, #12]
 8006088:	1d19      	adds	r1, r3, #4
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	9103      	str	r1, [sp, #12]
 800608e:	2b00      	cmp	r3, #0
 8006090:	bfbb      	ittet	lt
 8006092:	425b      	neglt	r3, r3
 8006094:	f042 0202 	orrlt.w	r2, r2, #2
 8006098:	9307      	strge	r3, [sp, #28]
 800609a:	9307      	strlt	r3, [sp, #28]
 800609c:	bfb8      	it	lt
 800609e:	9204      	strlt	r2, [sp, #16]
 80060a0:	7823      	ldrb	r3, [r4, #0]
 80060a2:	2b2e      	cmp	r3, #46	; 0x2e
 80060a4:	d10c      	bne.n	80060c0 <_svfiprintf_r+0x130>
 80060a6:	7863      	ldrb	r3, [r4, #1]
 80060a8:	2b2a      	cmp	r3, #42	; 0x2a
 80060aa:	d135      	bne.n	8006118 <_svfiprintf_r+0x188>
 80060ac:	9b03      	ldr	r3, [sp, #12]
 80060ae:	1d1a      	adds	r2, r3, #4
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	9203      	str	r2, [sp, #12]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	bfb8      	it	lt
 80060b8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80060bc:	3402      	adds	r4, #2
 80060be:	9305      	str	r3, [sp, #20]
 80060c0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800618c <_svfiprintf_r+0x1fc>
 80060c4:	7821      	ldrb	r1, [r4, #0]
 80060c6:	2203      	movs	r2, #3
 80060c8:	4650      	mov	r0, sl
 80060ca:	f7fa f8a1 	bl	8000210 <memchr>
 80060ce:	b140      	cbz	r0, 80060e2 <_svfiprintf_r+0x152>
 80060d0:	2340      	movs	r3, #64	; 0x40
 80060d2:	eba0 000a 	sub.w	r0, r0, sl
 80060d6:	fa03 f000 	lsl.w	r0, r3, r0
 80060da:	9b04      	ldr	r3, [sp, #16]
 80060dc:	4303      	orrs	r3, r0
 80060de:	3401      	adds	r4, #1
 80060e0:	9304      	str	r3, [sp, #16]
 80060e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060e6:	4826      	ldr	r0, [pc, #152]	; (8006180 <_svfiprintf_r+0x1f0>)
 80060e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80060ec:	2206      	movs	r2, #6
 80060ee:	f7fa f88f 	bl	8000210 <memchr>
 80060f2:	2800      	cmp	r0, #0
 80060f4:	d038      	beq.n	8006168 <_svfiprintf_r+0x1d8>
 80060f6:	4b23      	ldr	r3, [pc, #140]	; (8006184 <_svfiprintf_r+0x1f4>)
 80060f8:	bb1b      	cbnz	r3, 8006142 <_svfiprintf_r+0x1b2>
 80060fa:	9b03      	ldr	r3, [sp, #12]
 80060fc:	3307      	adds	r3, #7
 80060fe:	f023 0307 	bic.w	r3, r3, #7
 8006102:	3308      	adds	r3, #8
 8006104:	9303      	str	r3, [sp, #12]
 8006106:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006108:	4433      	add	r3, r6
 800610a:	9309      	str	r3, [sp, #36]	; 0x24
 800610c:	e767      	b.n	8005fde <_svfiprintf_r+0x4e>
 800610e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006112:	460c      	mov	r4, r1
 8006114:	2001      	movs	r0, #1
 8006116:	e7a5      	b.n	8006064 <_svfiprintf_r+0xd4>
 8006118:	2300      	movs	r3, #0
 800611a:	3401      	adds	r4, #1
 800611c:	9305      	str	r3, [sp, #20]
 800611e:	4619      	mov	r1, r3
 8006120:	f04f 0c0a 	mov.w	ip, #10
 8006124:	4620      	mov	r0, r4
 8006126:	f810 2b01 	ldrb.w	r2, [r0], #1
 800612a:	3a30      	subs	r2, #48	; 0x30
 800612c:	2a09      	cmp	r2, #9
 800612e:	d903      	bls.n	8006138 <_svfiprintf_r+0x1a8>
 8006130:	2b00      	cmp	r3, #0
 8006132:	d0c5      	beq.n	80060c0 <_svfiprintf_r+0x130>
 8006134:	9105      	str	r1, [sp, #20]
 8006136:	e7c3      	b.n	80060c0 <_svfiprintf_r+0x130>
 8006138:	fb0c 2101 	mla	r1, ip, r1, r2
 800613c:	4604      	mov	r4, r0
 800613e:	2301      	movs	r3, #1
 8006140:	e7f0      	b.n	8006124 <_svfiprintf_r+0x194>
 8006142:	ab03      	add	r3, sp, #12
 8006144:	9300      	str	r3, [sp, #0]
 8006146:	462a      	mov	r2, r5
 8006148:	4b0f      	ldr	r3, [pc, #60]	; (8006188 <_svfiprintf_r+0x1f8>)
 800614a:	a904      	add	r1, sp, #16
 800614c:	4638      	mov	r0, r7
 800614e:	f3af 8000 	nop.w
 8006152:	1c42      	adds	r2, r0, #1
 8006154:	4606      	mov	r6, r0
 8006156:	d1d6      	bne.n	8006106 <_svfiprintf_r+0x176>
 8006158:	89ab      	ldrh	r3, [r5, #12]
 800615a:	065b      	lsls	r3, r3, #25
 800615c:	f53f af2c 	bmi.w	8005fb8 <_svfiprintf_r+0x28>
 8006160:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006162:	b01d      	add	sp, #116	; 0x74
 8006164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006168:	ab03      	add	r3, sp, #12
 800616a:	9300      	str	r3, [sp, #0]
 800616c:	462a      	mov	r2, r5
 800616e:	4b06      	ldr	r3, [pc, #24]	; (8006188 <_svfiprintf_r+0x1f8>)
 8006170:	a904      	add	r1, sp, #16
 8006172:	4638      	mov	r0, r7
 8006174:	f000 f87a 	bl	800626c <_printf_i>
 8006178:	e7eb      	b.n	8006152 <_svfiprintf_r+0x1c2>
 800617a:	bf00      	nop
 800617c:	08008274 	.word	0x08008274
 8006180:	0800827e 	.word	0x0800827e
 8006184:	00000000 	.word	0x00000000
 8006188:	08005ed9 	.word	0x08005ed9
 800618c:	0800827a 	.word	0x0800827a

08006190 <_printf_common>:
 8006190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006194:	4616      	mov	r6, r2
 8006196:	4699      	mov	r9, r3
 8006198:	688a      	ldr	r2, [r1, #8]
 800619a:	690b      	ldr	r3, [r1, #16]
 800619c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80061a0:	4293      	cmp	r3, r2
 80061a2:	bfb8      	it	lt
 80061a4:	4613      	movlt	r3, r2
 80061a6:	6033      	str	r3, [r6, #0]
 80061a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80061ac:	4607      	mov	r7, r0
 80061ae:	460c      	mov	r4, r1
 80061b0:	b10a      	cbz	r2, 80061b6 <_printf_common+0x26>
 80061b2:	3301      	adds	r3, #1
 80061b4:	6033      	str	r3, [r6, #0]
 80061b6:	6823      	ldr	r3, [r4, #0]
 80061b8:	0699      	lsls	r1, r3, #26
 80061ba:	bf42      	ittt	mi
 80061bc:	6833      	ldrmi	r3, [r6, #0]
 80061be:	3302      	addmi	r3, #2
 80061c0:	6033      	strmi	r3, [r6, #0]
 80061c2:	6825      	ldr	r5, [r4, #0]
 80061c4:	f015 0506 	ands.w	r5, r5, #6
 80061c8:	d106      	bne.n	80061d8 <_printf_common+0x48>
 80061ca:	f104 0a19 	add.w	sl, r4, #25
 80061ce:	68e3      	ldr	r3, [r4, #12]
 80061d0:	6832      	ldr	r2, [r6, #0]
 80061d2:	1a9b      	subs	r3, r3, r2
 80061d4:	42ab      	cmp	r3, r5
 80061d6:	dc26      	bgt.n	8006226 <_printf_common+0x96>
 80061d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80061dc:	1e13      	subs	r3, r2, #0
 80061de:	6822      	ldr	r2, [r4, #0]
 80061e0:	bf18      	it	ne
 80061e2:	2301      	movne	r3, #1
 80061e4:	0692      	lsls	r2, r2, #26
 80061e6:	d42b      	bmi.n	8006240 <_printf_common+0xb0>
 80061e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80061ec:	4649      	mov	r1, r9
 80061ee:	4638      	mov	r0, r7
 80061f0:	47c0      	blx	r8
 80061f2:	3001      	adds	r0, #1
 80061f4:	d01e      	beq.n	8006234 <_printf_common+0xa4>
 80061f6:	6823      	ldr	r3, [r4, #0]
 80061f8:	68e5      	ldr	r5, [r4, #12]
 80061fa:	6832      	ldr	r2, [r6, #0]
 80061fc:	f003 0306 	and.w	r3, r3, #6
 8006200:	2b04      	cmp	r3, #4
 8006202:	bf08      	it	eq
 8006204:	1aad      	subeq	r5, r5, r2
 8006206:	68a3      	ldr	r3, [r4, #8]
 8006208:	6922      	ldr	r2, [r4, #16]
 800620a:	bf0c      	ite	eq
 800620c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006210:	2500      	movne	r5, #0
 8006212:	4293      	cmp	r3, r2
 8006214:	bfc4      	itt	gt
 8006216:	1a9b      	subgt	r3, r3, r2
 8006218:	18ed      	addgt	r5, r5, r3
 800621a:	2600      	movs	r6, #0
 800621c:	341a      	adds	r4, #26
 800621e:	42b5      	cmp	r5, r6
 8006220:	d11a      	bne.n	8006258 <_printf_common+0xc8>
 8006222:	2000      	movs	r0, #0
 8006224:	e008      	b.n	8006238 <_printf_common+0xa8>
 8006226:	2301      	movs	r3, #1
 8006228:	4652      	mov	r2, sl
 800622a:	4649      	mov	r1, r9
 800622c:	4638      	mov	r0, r7
 800622e:	47c0      	blx	r8
 8006230:	3001      	adds	r0, #1
 8006232:	d103      	bne.n	800623c <_printf_common+0xac>
 8006234:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800623c:	3501      	adds	r5, #1
 800623e:	e7c6      	b.n	80061ce <_printf_common+0x3e>
 8006240:	18e1      	adds	r1, r4, r3
 8006242:	1c5a      	adds	r2, r3, #1
 8006244:	2030      	movs	r0, #48	; 0x30
 8006246:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800624a:	4422      	add	r2, r4
 800624c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006250:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006254:	3302      	adds	r3, #2
 8006256:	e7c7      	b.n	80061e8 <_printf_common+0x58>
 8006258:	2301      	movs	r3, #1
 800625a:	4622      	mov	r2, r4
 800625c:	4649      	mov	r1, r9
 800625e:	4638      	mov	r0, r7
 8006260:	47c0      	blx	r8
 8006262:	3001      	adds	r0, #1
 8006264:	d0e6      	beq.n	8006234 <_printf_common+0xa4>
 8006266:	3601      	adds	r6, #1
 8006268:	e7d9      	b.n	800621e <_printf_common+0x8e>
	...

0800626c <_printf_i>:
 800626c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006270:	7e0f      	ldrb	r7, [r1, #24]
 8006272:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006274:	2f78      	cmp	r7, #120	; 0x78
 8006276:	4691      	mov	r9, r2
 8006278:	4680      	mov	r8, r0
 800627a:	460c      	mov	r4, r1
 800627c:	469a      	mov	sl, r3
 800627e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006282:	d807      	bhi.n	8006294 <_printf_i+0x28>
 8006284:	2f62      	cmp	r7, #98	; 0x62
 8006286:	d80a      	bhi.n	800629e <_printf_i+0x32>
 8006288:	2f00      	cmp	r7, #0
 800628a:	f000 80d8 	beq.w	800643e <_printf_i+0x1d2>
 800628e:	2f58      	cmp	r7, #88	; 0x58
 8006290:	f000 80a3 	beq.w	80063da <_printf_i+0x16e>
 8006294:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006298:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800629c:	e03a      	b.n	8006314 <_printf_i+0xa8>
 800629e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80062a2:	2b15      	cmp	r3, #21
 80062a4:	d8f6      	bhi.n	8006294 <_printf_i+0x28>
 80062a6:	a101      	add	r1, pc, #4	; (adr r1, 80062ac <_printf_i+0x40>)
 80062a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062ac:	08006305 	.word	0x08006305
 80062b0:	08006319 	.word	0x08006319
 80062b4:	08006295 	.word	0x08006295
 80062b8:	08006295 	.word	0x08006295
 80062bc:	08006295 	.word	0x08006295
 80062c0:	08006295 	.word	0x08006295
 80062c4:	08006319 	.word	0x08006319
 80062c8:	08006295 	.word	0x08006295
 80062cc:	08006295 	.word	0x08006295
 80062d0:	08006295 	.word	0x08006295
 80062d4:	08006295 	.word	0x08006295
 80062d8:	08006425 	.word	0x08006425
 80062dc:	08006349 	.word	0x08006349
 80062e0:	08006407 	.word	0x08006407
 80062e4:	08006295 	.word	0x08006295
 80062e8:	08006295 	.word	0x08006295
 80062ec:	08006447 	.word	0x08006447
 80062f0:	08006295 	.word	0x08006295
 80062f4:	08006349 	.word	0x08006349
 80062f8:	08006295 	.word	0x08006295
 80062fc:	08006295 	.word	0x08006295
 8006300:	0800640f 	.word	0x0800640f
 8006304:	682b      	ldr	r3, [r5, #0]
 8006306:	1d1a      	adds	r2, r3, #4
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	602a      	str	r2, [r5, #0]
 800630c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006310:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006314:	2301      	movs	r3, #1
 8006316:	e0a3      	b.n	8006460 <_printf_i+0x1f4>
 8006318:	6820      	ldr	r0, [r4, #0]
 800631a:	6829      	ldr	r1, [r5, #0]
 800631c:	0606      	lsls	r6, r0, #24
 800631e:	f101 0304 	add.w	r3, r1, #4
 8006322:	d50a      	bpl.n	800633a <_printf_i+0xce>
 8006324:	680e      	ldr	r6, [r1, #0]
 8006326:	602b      	str	r3, [r5, #0]
 8006328:	2e00      	cmp	r6, #0
 800632a:	da03      	bge.n	8006334 <_printf_i+0xc8>
 800632c:	232d      	movs	r3, #45	; 0x2d
 800632e:	4276      	negs	r6, r6
 8006330:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006334:	485e      	ldr	r0, [pc, #376]	; (80064b0 <_printf_i+0x244>)
 8006336:	230a      	movs	r3, #10
 8006338:	e019      	b.n	800636e <_printf_i+0x102>
 800633a:	680e      	ldr	r6, [r1, #0]
 800633c:	602b      	str	r3, [r5, #0]
 800633e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006342:	bf18      	it	ne
 8006344:	b236      	sxthne	r6, r6
 8006346:	e7ef      	b.n	8006328 <_printf_i+0xbc>
 8006348:	682b      	ldr	r3, [r5, #0]
 800634a:	6820      	ldr	r0, [r4, #0]
 800634c:	1d19      	adds	r1, r3, #4
 800634e:	6029      	str	r1, [r5, #0]
 8006350:	0601      	lsls	r1, r0, #24
 8006352:	d501      	bpl.n	8006358 <_printf_i+0xec>
 8006354:	681e      	ldr	r6, [r3, #0]
 8006356:	e002      	b.n	800635e <_printf_i+0xf2>
 8006358:	0646      	lsls	r6, r0, #25
 800635a:	d5fb      	bpl.n	8006354 <_printf_i+0xe8>
 800635c:	881e      	ldrh	r6, [r3, #0]
 800635e:	4854      	ldr	r0, [pc, #336]	; (80064b0 <_printf_i+0x244>)
 8006360:	2f6f      	cmp	r7, #111	; 0x6f
 8006362:	bf0c      	ite	eq
 8006364:	2308      	moveq	r3, #8
 8006366:	230a      	movne	r3, #10
 8006368:	2100      	movs	r1, #0
 800636a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800636e:	6865      	ldr	r5, [r4, #4]
 8006370:	60a5      	str	r5, [r4, #8]
 8006372:	2d00      	cmp	r5, #0
 8006374:	bfa2      	ittt	ge
 8006376:	6821      	ldrge	r1, [r4, #0]
 8006378:	f021 0104 	bicge.w	r1, r1, #4
 800637c:	6021      	strge	r1, [r4, #0]
 800637e:	b90e      	cbnz	r6, 8006384 <_printf_i+0x118>
 8006380:	2d00      	cmp	r5, #0
 8006382:	d04d      	beq.n	8006420 <_printf_i+0x1b4>
 8006384:	4615      	mov	r5, r2
 8006386:	fbb6 f1f3 	udiv	r1, r6, r3
 800638a:	fb03 6711 	mls	r7, r3, r1, r6
 800638e:	5dc7      	ldrb	r7, [r0, r7]
 8006390:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006394:	4637      	mov	r7, r6
 8006396:	42bb      	cmp	r3, r7
 8006398:	460e      	mov	r6, r1
 800639a:	d9f4      	bls.n	8006386 <_printf_i+0x11a>
 800639c:	2b08      	cmp	r3, #8
 800639e:	d10b      	bne.n	80063b8 <_printf_i+0x14c>
 80063a0:	6823      	ldr	r3, [r4, #0]
 80063a2:	07de      	lsls	r6, r3, #31
 80063a4:	d508      	bpl.n	80063b8 <_printf_i+0x14c>
 80063a6:	6923      	ldr	r3, [r4, #16]
 80063a8:	6861      	ldr	r1, [r4, #4]
 80063aa:	4299      	cmp	r1, r3
 80063ac:	bfde      	ittt	le
 80063ae:	2330      	movle	r3, #48	; 0x30
 80063b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80063b4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80063b8:	1b52      	subs	r2, r2, r5
 80063ba:	6122      	str	r2, [r4, #16]
 80063bc:	f8cd a000 	str.w	sl, [sp]
 80063c0:	464b      	mov	r3, r9
 80063c2:	aa03      	add	r2, sp, #12
 80063c4:	4621      	mov	r1, r4
 80063c6:	4640      	mov	r0, r8
 80063c8:	f7ff fee2 	bl	8006190 <_printf_common>
 80063cc:	3001      	adds	r0, #1
 80063ce:	d14c      	bne.n	800646a <_printf_i+0x1fe>
 80063d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063d4:	b004      	add	sp, #16
 80063d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063da:	4835      	ldr	r0, [pc, #212]	; (80064b0 <_printf_i+0x244>)
 80063dc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80063e0:	6829      	ldr	r1, [r5, #0]
 80063e2:	6823      	ldr	r3, [r4, #0]
 80063e4:	f851 6b04 	ldr.w	r6, [r1], #4
 80063e8:	6029      	str	r1, [r5, #0]
 80063ea:	061d      	lsls	r5, r3, #24
 80063ec:	d514      	bpl.n	8006418 <_printf_i+0x1ac>
 80063ee:	07df      	lsls	r7, r3, #31
 80063f0:	bf44      	itt	mi
 80063f2:	f043 0320 	orrmi.w	r3, r3, #32
 80063f6:	6023      	strmi	r3, [r4, #0]
 80063f8:	b91e      	cbnz	r6, 8006402 <_printf_i+0x196>
 80063fa:	6823      	ldr	r3, [r4, #0]
 80063fc:	f023 0320 	bic.w	r3, r3, #32
 8006400:	6023      	str	r3, [r4, #0]
 8006402:	2310      	movs	r3, #16
 8006404:	e7b0      	b.n	8006368 <_printf_i+0xfc>
 8006406:	6823      	ldr	r3, [r4, #0]
 8006408:	f043 0320 	orr.w	r3, r3, #32
 800640c:	6023      	str	r3, [r4, #0]
 800640e:	2378      	movs	r3, #120	; 0x78
 8006410:	4828      	ldr	r0, [pc, #160]	; (80064b4 <_printf_i+0x248>)
 8006412:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006416:	e7e3      	b.n	80063e0 <_printf_i+0x174>
 8006418:	0659      	lsls	r1, r3, #25
 800641a:	bf48      	it	mi
 800641c:	b2b6      	uxthmi	r6, r6
 800641e:	e7e6      	b.n	80063ee <_printf_i+0x182>
 8006420:	4615      	mov	r5, r2
 8006422:	e7bb      	b.n	800639c <_printf_i+0x130>
 8006424:	682b      	ldr	r3, [r5, #0]
 8006426:	6826      	ldr	r6, [r4, #0]
 8006428:	6961      	ldr	r1, [r4, #20]
 800642a:	1d18      	adds	r0, r3, #4
 800642c:	6028      	str	r0, [r5, #0]
 800642e:	0635      	lsls	r5, r6, #24
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	d501      	bpl.n	8006438 <_printf_i+0x1cc>
 8006434:	6019      	str	r1, [r3, #0]
 8006436:	e002      	b.n	800643e <_printf_i+0x1d2>
 8006438:	0670      	lsls	r0, r6, #25
 800643a:	d5fb      	bpl.n	8006434 <_printf_i+0x1c8>
 800643c:	8019      	strh	r1, [r3, #0]
 800643e:	2300      	movs	r3, #0
 8006440:	6123      	str	r3, [r4, #16]
 8006442:	4615      	mov	r5, r2
 8006444:	e7ba      	b.n	80063bc <_printf_i+0x150>
 8006446:	682b      	ldr	r3, [r5, #0]
 8006448:	1d1a      	adds	r2, r3, #4
 800644a:	602a      	str	r2, [r5, #0]
 800644c:	681d      	ldr	r5, [r3, #0]
 800644e:	6862      	ldr	r2, [r4, #4]
 8006450:	2100      	movs	r1, #0
 8006452:	4628      	mov	r0, r5
 8006454:	f7f9 fedc 	bl	8000210 <memchr>
 8006458:	b108      	cbz	r0, 800645e <_printf_i+0x1f2>
 800645a:	1b40      	subs	r0, r0, r5
 800645c:	6060      	str	r0, [r4, #4]
 800645e:	6863      	ldr	r3, [r4, #4]
 8006460:	6123      	str	r3, [r4, #16]
 8006462:	2300      	movs	r3, #0
 8006464:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006468:	e7a8      	b.n	80063bc <_printf_i+0x150>
 800646a:	6923      	ldr	r3, [r4, #16]
 800646c:	462a      	mov	r2, r5
 800646e:	4649      	mov	r1, r9
 8006470:	4640      	mov	r0, r8
 8006472:	47d0      	blx	sl
 8006474:	3001      	adds	r0, #1
 8006476:	d0ab      	beq.n	80063d0 <_printf_i+0x164>
 8006478:	6823      	ldr	r3, [r4, #0]
 800647a:	079b      	lsls	r3, r3, #30
 800647c:	d413      	bmi.n	80064a6 <_printf_i+0x23a>
 800647e:	68e0      	ldr	r0, [r4, #12]
 8006480:	9b03      	ldr	r3, [sp, #12]
 8006482:	4298      	cmp	r0, r3
 8006484:	bfb8      	it	lt
 8006486:	4618      	movlt	r0, r3
 8006488:	e7a4      	b.n	80063d4 <_printf_i+0x168>
 800648a:	2301      	movs	r3, #1
 800648c:	4632      	mov	r2, r6
 800648e:	4649      	mov	r1, r9
 8006490:	4640      	mov	r0, r8
 8006492:	47d0      	blx	sl
 8006494:	3001      	adds	r0, #1
 8006496:	d09b      	beq.n	80063d0 <_printf_i+0x164>
 8006498:	3501      	adds	r5, #1
 800649a:	68e3      	ldr	r3, [r4, #12]
 800649c:	9903      	ldr	r1, [sp, #12]
 800649e:	1a5b      	subs	r3, r3, r1
 80064a0:	42ab      	cmp	r3, r5
 80064a2:	dcf2      	bgt.n	800648a <_printf_i+0x21e>
 80064a4:	e7eb      	b.n	800647e <_printf_i+0x212>
 80064a6:	2500      	movs	r5, #0
 80064a8:	f104 0619 	add.w	r6, r4, #25
 80064ac:	e7f5      	b.n	800649a <_printf_i+0x22e>
 80064ae:	bf00      	nop
 80064b0:	08008285 	.word	0x08008285
 80064b4:	08008296 	.word	0x08008296

080064b8 <memcpy>:
 80064b8:	440a      	add	r2, r1
 80064ba:	4291      	cmp	r1, r2
 80064bc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80064c0:	d100      	bne.n	80064c4 <memcpy+0xc>
 80064c2:	4770      	bx	lr
 80064c4:	b510      	push	{r4, lr}
 80064c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064ce:	4291      	cmp	r1, r2
 80064d0:	d1f9      	bne.n	80064c6 <memcpy+0xe>
 80064d2:	bd10      	pop	{r4, pc}

080064d4 <memmove>:
 80064d4:	4288      	cmp	r0, r1
 80064d6:	b510      	push	{r4, lr}
 80064d8:	eb01 0402 	add.w	r4, r1, r2
 80064dc:	d902      	bls.n	80064e4 <memmove+0x10>
 80064de:	4284      	cmp	r4, r0
 80064e0:	4623      	mov	r3, r4
 80064e2:	d807      	bhi.n	80064f4 <memmove+0x20>
 80064e4:	1e43      	subs	r3, r0, #1
 80064e6:	42a1      	cmp	r1, r4
 80064e8:	d008      	beq.n	80064fc <memmove+0x28>
 80064ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80064ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80064f2:	e7f8      	b.n	80064e6 <memmove+0x12>
 80064f4:	4402      	add	r2, r0
 80064f6:	4601      	mov	r1, r0
 80064f8:	428a      	cmp	r2, r1
 80064fa:	d100      	bne.n	80064fe <memmove+0x2a>
 80064fc:	bd10      	pop	{r4, pc}
 80064fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006502:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006506:	e7f7      	b.n	80064f8 <memmove+0x24>

08006508 <_free_r>:
 8006508:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800650a:	2900      	cmp	r1, #0
 800650c:	d044      	beq.n	8006598 <_free_r+0x90>
 800650e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006512:	9001      	str	r0, [sp, #4]
 8006514:	2b00      	cmp	r3, #0
 8006516:	f1a1 0404 	sub.w	r4, r1, #4
 800651a:	bfb8      	it	lt
 800651c:	18e4      	addlt	r4, r4, r3
 800651e:	f000 f913 	bl	8006748 <__malloc_lock>
 8006522:	4a1e      	ldr	r2, [pc, #120]	; (800659c <_free_r+0x94>)
 8006524:	9801      	ldr	r0, [sp, #4]
 8006526:	6813      	ldr	r3, [r2, #0]
 8006528:	b933      	cbnz	r3, 8006538 <_free_r+0x30>
 800652a:	6063      	str	r3, [r4, #4]
 800652c:	6014      	str	r4, [r2, #0]
 800652e:	b003      	add	sp, #12
 8006530:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006534:	f000 b90e 	b.w	8006754 <__malloc_unlock>
 8006538:	42a3      	cmp	r3, r4
 800653a:	d908      	bls.n	800654e <_free_r+0x46>
 800653c:	6825      	ldr	r5, [r4, #0]
 800653e:	1961      	adds	r1, r4, r5
 8006540:	428b      	cmp	r3, r1
 8006542:	bf01      	itttt	eq
 8006544:	6819      	ldreq	r1, [r3, #0]
 8006546:	685b      	ldreq	r3, [r3, #4]
 8006548:	1949      	addeq	r1, r1, r5
 800654a:	6021      	streq	r1, [r4, #0]
 800654c:	e7ed      	b.n	800652a <_free_r+0x22>
 800654e:	461a      	mov	r2, r3
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	b10b      	cbz	r3, 8006558 <_free_r+0x50>
 8006554:	42a3      	cmp	r3, r4
 8006556:	d9fa      	bls.n	800654e <_free_r+0x46>
 8006558:	6811      	ldr	r1, [r2, #0]
 800655a:	1855      	adds	r5, r2, r1
 800655c:	42a5      	cmp	r5, r4
 800655e:	d10b      	bne.n	8006578 <_free_r+0x70>
 8006560:	6824      	ldr	r4, [r4, #0]
 8006562:	4421      	add	r1, r4
 8006564:	1854      	adds	r4, r2, r1
 8006566:	42a3      	cmp	r3, r4
 8006568:	6011      	str	r1, [r2, #0]
 800656a:	d1e0      	bne.n	800652e <_free_r+0x26>
 800656c:	681c      	ldr	r4, [r3, #0]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	6053      	str	r3, [r2, #4]
 8006572:	4421      	add	r1, r4
 8006574:	6011      	str	r1, [r2, #0]
 8006576:	e7da      	b.n	800652e <_free_r+0x26>
 8006578:	d902      	bls.n	8006580 <_free_r+0x78>
 800657a:	230c      	movs	r3, #12
 800657c:	6003      	str	r3, [r0, #0]
 800657e:	e7d6      	b.n	800652e <_free_r+0x26>
 8006580:	6825      	ldr	r5, [r4, #0]
 8006582:	1961      	adds	r1, r4, r5
 8006584:	428b      	cmp	r3, r1
 8006586:	bf04      	itt	eq
 8006588:	6819      	ldreq	r1, [r3, #0]
 800658a:	685b      	ldreq	r3, [r3, #4]
 800658c:	6063      	str	r3, [r4, #4]
 800658e:	bf04      	itt	eq
 8006590:	1949      	addeq	r1, r1, r5
 8006592:	6021      	streq	r1, [r4, #0]
 8006594:	6054      	str	r4, [r2, #4]
 8006596:	e7ca      	b.n	800652e <_free_r+0x26>
 8006598:	b003      	add	sp, #12
 800659a:	bd30      	pop	{r4, r5, pc}
 800659c:	20000434 	.word	0x20000434

080065a0 <sbrk_aligned>:
 80065a0:	b570      	push	{r4, r5, r6, lr}
 80065a2:	4e0e      	ldr	r6, [pc, #56]	; (80065dc <sbrk_aligned+0x3c>)
 80065a4:	460c      	mov	r4, r1
 80065a6:	6831      	ldr	r1, [r6, #0]
 80065a8:	4605      	mov	r5, r0
 80065aa:	b911      	cbnz	r1, 80065b2 <sbrk_aligned+0x12>
 80065ac:	f000 f8bc 	bl	8006728 <_sbrk_r>
 80065b0:	6030      	str	r0, [r6, #0]
 80065b2:	4621      	mov	r1, r4
 80065b4:	4628      	mov	r0, r5
 80065b6:	f000 f8b7 	bl	8006728 <_sbrk_r>
 80065ba:	1c43      	adds	r3, r0, #1
 80065bc:	d00a      	beq.n	80065d4 <sbrk_aligned+0x34>
 80065be:	1cc4      	adds	r4, r0, #3
 80065c0:	f024 0403 	bic.w	r4, r4, #3
 80065c4:	42a0      	cmp	r0, r4
 80065c6:	d007      	beq.n	80065d8 <sbrk_aligned+0x38>
 80065c8:	1a21      	subs	r1, r4, r0
 80065ca:	4628      	mov	r0, r5
 80065cc:	f000 f8ac 	bl	8006728 <_sbrk_r>
 80065d0:	3001      	adds	r0, #1
 80065d2:	d101      	bne.n	80065d8 <sbrk_aligned+0x38>
 80065d4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80065d8:	4620      	mov	r0, r4
 80065da:	bd70      	pop	{r4, r5, r6, pc}
 80065dc:	20000438 	.word	0x20000438

080065e0 <_malloc_r>:
 80065e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065e4:	1ccd      	adds	r5, r1, #3
 80065e6:	f025 0503 	bic.w	r5, r5, #3
 80065ea:	3508      	adds	r5, #8
 80065ec:	2d0c      	cmp	r5, #12
 80065ee:	bf38      	it	cc
 80065f0:	250c      	movcc	r5, #12
 80065f2:	2d00      	cmp	r5, #0
 80065f4:	4607      	mov	r7, r0
 80065f6:	db01      	blt.n	80065fc <_malloc_r+0x1c>
 80065f8:	42a9      	cmp	r1, r5
 80065fa:	d905      	bls.n	8006608 <_malloc_r+0x28>
 80065fc:	230c      	movs	r3, #12
 80065fe:	603b      	str	r3, [r7, #0]
 8006600:	2600      	movs	r6, #0
 8006602:	4630      	mov	r0, r6
 8006604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006608:	4e2e      	ldr	r6, [pc, #184]	; (80066c4 <_malloc_r+0xe4>)
 800660a:	f000 f89d 	bl	8006748 <__malloc_lock>
 800660e:	6833      	ldr	r3, [r6, #0]
 8006610:	461c      	mov	r4, r3
 8006612:	bb34      	cbnz	r4, 8006662 <_malloc_r+0x82>
 8006614:	4629      	mov	r1, r5
 8006616:	4638      	mov	r0, r7
 8006618:	f7ff ffc2 	bl	80065a0 <sbrk_aligned>
 800661c:	1c43      	adds	r3, r0, #1
 800661e:	4604      	mov	r4, r0
 8006620:	d14d      	bne.n	80066be <_malloc_r+0xde>
 8006622:	6834      	ldr	r4, [r6, #0]
 8006624:	4626      	mov	r6, r4
 8006626:	2e00      	cmp	r6, #0
 8006628:	d140      	bne.n	80066ac <_malloc_r+0xcc>
 800662a:	6823      	ldr	r3, [r4, #0]
 800662c:	4631      	mov	r1, r6
 800662e:	4638      	mov	r0, r7
 8006630:	eb04 0803 	add.w	r8, r4, r3
 8006634:	f000 f878 	bl	8006728 <_sbrk_r>
 8006638:	4580      	cmp	r8, r0
 800663a:	d13a      	bne.n	80066b2 <_malloc_r+0xd2>
 800663c:	6821      	ldr	r1, [r4, #0]
 800663e:	3503      	adds	r5, #3
 8006640:	1a6d      	subs	r5, r5, r1
 8006642:	f025 0503 	bic.w	r5, r5, #3
 8006646:	3508      	adds	r5, #8
 8006648:	2d0c      	cmp	r5, #12
 800664a:	bf38      	it	cc
 800664c:	250c      	movcc	r5, #12
 800664e:	4629      	mov	r1, r5
 8006650:	4638      	mov	r0, r7
 8006652:	f7ff ffa5 	bl	80065a0 <sbrk_aligned>
 8006656:	3001      	adds	r0, #1
 8006658:	d02b      	beq.n	80066b2 <_malloc_r+0xd2>
 800665a:	6823      	ldr	r3, [r4, #0]
 800665c:	442b      	add	r3, r5
 800665e:	6023      	str	r3, [r4, #0]
 8006660:	e00e      	b.n	8006680 <_malloc_r+0xa0>
 8006662:	6822      	ldr	r2, [r4, #0]
 8006664:	1b52      	subs	r2, r2, r5
 8006666:	d41e      	bmi.n	80066a6 <_malloc_r+0xc6>
 8006668:	2a0b      	cmp	r2, #11
 800666a:	d916      	bls.n	800669a <_malloc_r+0xba>
 800666c:	1961      	adds	r1, r4, r5
 800666e:	42a3      	cmp	r3, r4
 8006670:	6025      	str	r5, [r4, #0]
 8006672:	bf18      	it	ne
 8006674:	6059      	strne	r1, [r3, #4]
 8006676:	6863      	ldr	r3, [r4, #4]
 8006678:	bf08      	it	eq
 800667a:	6031      	streq	r1, [r6, #0]
 800667c:	5162      	str	r2, [r4, r5]
 800667e:	604b      	str	r3, [r1, #4]
 8006680:	4638      	mov	r0, r7
 8006682:	f104 060b 	add.w	r6, r4, #11
 8006686:	f000 f865 	bl	8006754 <__malloc_unlock>
 800668a:	f026 0607 	bic.w	r6, r6, #7
 800668e:	1d23      	adds	r3, r4, #4
 8006690:	1af2      	subs	r2, r6, r3
 8006692:	d0b6      	beq.n	8006602 <_malloc_r+0x22>
 8006694:	1b9b      	subs	r3, r3, r6
 8006696:	50a3      	str	r3, [r4, r2]
 8006698:	e7b3      	b.n	8006602 <_malloc_r+0x22>
 800669a:	6862      	ldr	r2, [r4, #4]
 800669c:	42a3      	cmp	r3, r4
 800669e:	bf0c      	ite	eq
 80066a0:	6032      	streq	r2, [r6, #0]
 80066a2:	605a      	strne	r2, [r3, #4]
 80066a4:	e7ec      	b.n	8006680 <_malloc_r+0xa0>
 80066a6:	4623      	mov	r3, r4
 80066a8:	6864      	ldr	r4, [r4, #4]
 80066aa:	e7b2      	b.n	8006612 <_malloc_r+0x32>
 80066ac:	4634      	mov	r4, r6
 80066ae:	6876      	ldr	r6, [r6, #4]
 80066b0:	e7b9      	b.n	8006626 <_malloc_r+0x46>
 80066b2:	230c      	movs	r3, #12
 80066b4:	603b      	str	r3, [r7, #0]
 80066b6:	4638      	mov	r0, r7
 80066b8:	f000 f84c 	bl	8006754 <__malloc_unlock>
 80066bc:	e7a1      	b.n	8006602 <_malloc_r+0x22>
 80066be:	6025      	str	r5, [r4, #0]
 80066c0:	e7de      	b.n	8006680 <_malloc_r+0xa0>
 80066c2:	bf00      	nop
 80066c4:	20000434 	.word	0x20000434

080066c8 <_realloc_r>:
 80066c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066cc:	4680      	mov	r8, r0
 80066ce:	4614      	mov	r4, r2
 80066d0:	460e      	mov	r6, r1
 80066d2:	b921      	cbnz	r1, 80066de <_realloc_r+0x16>
 80066d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066d8:	4611      	mov	r1, r2
 80066da:	f7ff bf81 	b.w	80065e0 <_malloc_r>
 80066de:	b92a      	cbnz	r2, 80066ec <_realloc_r+0x24>
 80066e0:	f7ff ff12 	bl	8006508 <_free_r>
 80066e4:	4625      	mov	r5, r4
 80066e6:	4628      	mov	r0, r5
 80066e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066ec:	f000 f838 	bl	8006760 <_malloc_usable_size_r>
 80066f0:	4284      	cmp	r4, r0
 80066f2:	4607      	mov	r7, r0
 80066f4:	d802      	bhi.n	80066fc <_realloc_r+0x34>
 80066f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80066fa:	d812      	bhi.n	8006722 <_realloc_r+0x5a>
 80066fc:	4621      	mov	r1, r4
 80066fe:	4640      	mov	r0, r8
 8006700:	f7ff ff6e 	bl	80065e0 <_malloc_r>
 8006704:	4605      	mov	r5, r0
 8006706:	2800      	cmp	r0, #0
 8006708:	d0ed      	beq.n	80066e6 <_realloc_r+0x1e>
 800670a:	42bc      	cmp	r4, r7
 800670c:	4622      	mov	r2, r4
 800670e:	4631      	mov	r1, r6
 8006710:	bf28      	it	cs
 8006712:	463a      	movcs	r2, r7
 8006714:	f7ff fed0 	bl	80064b8 <memcpy>
 8006718:	4631      	mov	r1, r6
 800671a:	4640      	mov	r0, r8
 800671c:	f7ff fef4 	bl	8006508 <_free_r>
 8006720:	e7e1      	b.n	80066e6 <_realloc_r+0x1e>
 8006722:	4635      	mov	r5, r6
 8006724:	e7df      	b.n	80066e6 <_realloc_r+0x1e>
	...

08006728 <_sbrk_r>:
 8006728:	b538      	push	{r3, r4, r5, lr}
 800672a:	4d06      	ldr	r5, [pc, #24]	; (8006744 <_sbrk_r+0x1c>)
 800672c:	2300      	movs	r3, #0
 800672e:	4604      	mov	r4, r0
 8006730:	4608      	mov	r0, r1
 8006732:	602b      	str	r3, [r5, #0]
 8006734:	f7fa f9ba 	bl	8000aac <_sbrk>
 8006738:	1c43      	adds	r3, r0, #1
 800673a:	d102      	bne.n	8006742 <_sbrk_r+0x1a>
 800673c:	682b      	ldr	r3, [r5, #0]
 800673e:	b103      	cbz	r3, 8006742 <_sbrk_r+0x1a>
 8006740:	6023      	str	r3, [r4, #0]
 8006742:	bd38      	pop	{r3, r4, r5, pc}
 8006744:	2000043c 	.word	0x2000043c

08006748 <__malloc_lock>:
 8006748:	4801      	ldr	r0, [pc, #4]	; (8006750 <__malloc_lock+0x8>)
 800674a:	f000 b811 	b.w	8006770 <__retarget_lock_acquire_recursive>
 800674e:	bf00      	nop
 8006750:	20000440 	.word	0x20000440

08006754 <__malloc_unlock>:
 8006754:	4801      	ldr	r0, [pc, #4]	; (800675c <__malloc_unlock+0x8>)
 8006756:	f000 b80c 	b.w	8006772 <__retarget_lock_release_recursive>
 800675a:	bf00      	nop
 800675c:	20000440 	.word	0x20000440

08006760 <_malloc_usable_size_r>:
 8006760:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006764:	1f18      	subs	r0, r3, #4
 8006766:	2b00      	cmp	r3, #0
 8006768:	bfbc      	itt	lt
 800676a:	580b      	ldrlt	r3, [r1, r0]
 800676c:	18c0      	addlt	r0, r0, r3
 800676e:	4770      	bx	lr

08006770 <__retarget_lock_acquire_recursive>:
 8006770:	4770      	bx	lr

08006772 <__retarget_lock_release_recursive>:
 8006772:	4770      	bx	lr

08006774 <_init>:
 8006774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006776:	bf00      	nop
 8006778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800677a:	bc08      	pop	{r3}
 800677c:	469e      	mov	lr, r3
 800677e:	4770      	bx	lr

08006780 <_fini>:
 8006780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006782:	bf00      	nop
 8006784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006786:	bc08      	pop	{r3}
 8006788:	469e      	mov	lr, r3
 800678a:	4770      	bx	lr
