LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mejia_sub is port(
	clk, ld, clr: in std_logic;
	RSin, RTin:   in std_logic_vector(31 downto 0);
	DCout:        out std_logic_vector(31 downto 0));
end mejia_sub;


architecture arch of mejia_sub is


end arch;