# CPU_DesignDoc
 DesignDoc for 16-bit CPU Verilog Project. Using ElegantPaper Template.
 
 Compilation using xelatex.
 
 *Overleaf Copy at* [*here*](https://cn.overleaf.com/read/vtdntwddfzyg#8a0ab6)

