<!DOCTYPE html><html lang="zh-CN"><head><meta charset="UTF-8"><meta name="viewport" content="width=device-width"><meta name="theme-color" content="#222" media="(prefers-color-scheme: light)"><meta name="theme-color" content="#222" media="(prefers-color-scheme: dark)"><meta name="generator" content="Hexo 7.3.0"><link rel="preconnect" href="https://fonts.googleapis.com" crossorigin><link rel="preconnect" href="https://cdn.jsdelivr.net" crossorigin><link rel="apple-touch-icon" sizes="180x180" href="/images/meta/apple-touch-icon-j.png"><link rel="icon" type="image/png" sizes="32x32" href="/images/meta/favicon-32x32-j.png"><link rel="icon" type="image/png" sizes="16x16" href="/images/meta/favicon-16x16-j.png"><link rel="mask-icon" href="/images/meta/favicon-j.svg" color="#222"><meta name="google-site-verification" content="Iqgmf1lNNM2SYvtW-6MExzBfoISxK8nBEcwfPGM8giU"><meta name="baidu-site-verification" content="codeva-qqFHulQHkE"><link rel="stylesheet" href="/css/main.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Noto+Serif:ital,wght@0,300;0,400;0,700;1,300;1,400;1,700&family=Noto+Serif+SC:ital,wght@0,300;0,400;0,700;1,300;1,400;1,700&family=Dancing+Script:ital,wght@0,300;0,400;0,700;1,300;1,400;1,700&display=swap&subset=latin,latin-ext"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.7.2/css/all.min.css" integrity="sha256-dABdfBfUoC8vJUBOwGVdm8L9qlMWaHTIfXt+7GnZCIo=" crossorigin="anonymous"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@6.0.5/dist/fancybox/fancybox.css" integrity="sha256-uTcjoMD6rPt4OyV3Rs02Slxl0BJGMNVKAm/1eYPt2go=" crossorigin="anonymous"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/themes/blue/pace-theme-corner-indicator.css"><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js" integrity="sha256-gqd7YTjg/BtfqWSwsJOvndl0Bxc8gFImLEkXQT8+qj0=" crossorigin="anonymous" defer></script><script class="next-config" data-name="main" type="application/json">{"hostname":"josh-gao.top","root":"/","images":"/images","scheme":"Gemini","darkmode":true,"version":"8.23.2","exturl":false,"sidebar":{"position":"left","width_expanded":320,"width_dual_column":240,"display":"post","padding":12,"offset":12,"width":260},"hljswrap":true,"codeblock":{"theme":{"light":"vs","dark":"github-dark-dimmed"},"prism":{"light":"prism","dark":"prism-dark"},"copy_button":{"enable":true,"style":"mac"},"fold":{"enable":false,"height":500},"language":false},"bookmark":{"enable":true,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":true,"pangu":true,"comments":{"style":"tabs","active":"gitalk","storage":true,"lazyload":true,"nav":null,"activeClass":"gitalk"},"stickytabs":false,"motion":{"enable":false,"async":true,"duration":200,"transition":{"menu_item":"fadeInDown","post_block":"slideRightBigIn","post_header":"perspectiveLeftIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideLeftIn"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"},"path":"/search.xml","localsearch":{"enable":true,"top_n_per_article":1,"unescape":false,"preload":false,"trigger":"auto"}}</script><script src="/js/config.js" defer></script><meta name="description" content="验证是芯片设计过程中非常重要的一个环节。无缺陷的芯片不是设计出来的，而是验证出来的。验证的过程是否准确与完备，在一定程度上决定了一个芯片的命运。在芯片设计中，功能验证的方法主要有 3 种：仿真、形式验证以及硬件加速。本文重点介绍仿真的概念、仿真平台的搭建以及如何利用高效的仿真平台来验证设计等话题。"><meta property="og:type" content="article"><meta property="og:title" content="Josh&#39;s Note — Verilog&lt;br&gt;Part 7 逻辑验证与 testbench 编写"><meta property="og:url" content="https://josh-gao.top/posts/e060f513.html"><meta property="og:site_name" content="Josh&#39;s Blog"><meta property="og:description" content="验证是芯片设计过程中非常重要的一个环节。无缺陷的芯片不是设计出来的，而是验证出来的。验证的过程是否准确与完备，在一定程度上决定了一个芯片的命运。在芯片设计中，功能验证的方法主要有 3 种：仿真、形式验证以及硬件加速。本文重点介绍仿真的概念、仿真平台的搭建以及如何利用高效的仿真平台来验证设计等话题。"><meta property="og:locale" content="zh_CN"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-010-DesignVersusVerification.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-020-ProcessOfDesignAndVerification.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-030-TheIdeaOfTestbench.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-040-SimulationFlowBasedOnTestbench.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-050-MPITestbench.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-060-ModuleInstancePortConnection.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-070-GeneratedClockStimulus.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-080-ClockWithOtherDutyCycle.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-090-AbsoluteAndDerivedClock.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-100-SynchronousReset.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-110-AnotherSynchronousReset.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-120-SignalWaveDiagram.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-130-BuildTestbench.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-140-DynamicSelfTest.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-150-SimulationWithVCD.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-160-HDLDesignEntry.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-170-PortConnectionDemo.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-180-ReadTiming.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-190-WriteTiming.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-200-TestbenchStructure.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-210-ModesimWindow.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-220-ModesimSimulationResult.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-230-StructuralTestbench.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-240-BFMDiagram.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-250-Harness.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-260-Testcase.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-270-SingleTopTestbench.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-280-MultiTopTestbench.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-290-SingleTopTestbenchDemo.png"><meta property="og:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-300-MultiTopTestbenchDemo.png"><meta property="article:published_time" content="2023-04-16T05:50:28.000Z"><meta property="article:modified_time" content="2024-06-06T11:43:25.105Z"><meta property="article:author" content="Josh Gao"><meta property="article:tag" content="Verilog"><meta property="article:tag" content="HDL"><meta property="article:tag" content="Testbench"><meta property="article:tag" content="系统函数"><meta property="article:tag" content="仿真"><meta property="article:tag" content="激励"><meta property="article:tag" content="时钟"><meta property="article:tag" content="复位"><meta property="article:tag" content="系统任务"><meta property="article:tag" content="函数"><meta property="article:tag" content="任务"><meta name="twitter:card" content="summary"><meta name="twitter:image" content="https://josh-gao.top/images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-010-DesignVersusVerification.png"><link rel="canonical" href="https://josh-gao.top/posts/e060f513.html"><script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"https://josh-gao.top/posts/e060f513.html","path":"posts/e060f513.html","title":"Josh's Note — Verilog\u003cbr>Part 7 逻辑验证与 testbench 编写"}</script><script class="next-config" data-name="calendar" type="application/json">""</script><title>Josh's Note — Verilog<br>Part 7 逻辑验证与 testbench 编写 | Josh's Blog</title><script async src="https://www.googletagmanager.com/gtag/js?id=G-FS8FDJ89QM"></script><script class="next-config" data-name="google_analytics" type="application/json">{"tracking_id":"G-FS8FDJ89QM","only_pageview":false,"measure_protocol_api_secret":null}</script><script src="/js/third-party/analytics/google-analytics.js" defer></script><script src="/js/third-party/analytics/baidu-analytics.js" defer></script><script async src="https://hm.baidu.com/hm.js?350182f3e243a2a441aad7e64040d3ce"></script><script data-pjax defer src="https://static.cloudflareinsights.com/beacon.min.js" data-cf-beacon="{&quot;token&quot;: &quot;97f59b7e4ea54bd79d9c911c06f990de&quot;}"></script><script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/@next-theme/pjax@0.6.0/pjax.min.js" integrity="sha256-vxLn1tSKWD4dqbMRyv940UYw4sXgMtYcK6reefzZrao=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@6.0.5/dist/fancybox/fancybox.umd.js" integrity="sha256-UiSieVaV/DXce2LW7QH+o77w+AIoAvSCPBkezriZ2DQ=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/lozad@1.16.0/dist/lozad.min.js" integrity="sha256-mOFREFhqmHeQbXpK2lp4nA3qooVgACfh88fpJftLBbc=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/pangu@6.1.3/dist/browser/pangu.umd.js" integrity="sha256-erngBMP3zzoIM6eqQ8dmrReh2vqCRgWmORroIfVoDlE=" crossorigin="anonymous" defer></script><script src="/js/utils.js" defer></script><script src="/js/sidebar.js" defer></script><script src="/js/next-boot.js" defer></script><script src="/js/bookmark.js" defer></script><script src="/js/pjax.js" defer></script><script src="https://cdn.jsdelivr.net/npm/hexo-generator-searchdb@1.5.0/dist/search.js" integrity="sha256-xFC6PJ82SL9b3WkGjFavNiA9gm5z6UBxWPiu4CYjptg=" crossorigin="anonymous" defer></script><script src="/js/third-party/search/local-search.js" defer></script><script class="next-config" data-name="mermaid" type="application/json">{"enable":true,"theme":{"light":"forest","dark":"dark"},"js":{"url":"https://cdn.jsdelivr.net/npm/mermaid@11.7.0/dist/mermaid.min.js","integrity":"sha256-4+IKDqhZ/sXjc8Wtl2/MsxI4e0s1KpEVdbEP7V/Lz8U="}}</script><script src="/js/third-party/tags/mermaid.js" defer></script><script src="/js/third-party/fancybox.js" defer></script><script src="/js/third-party/pace.js" defer></script><script data-pjax async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><script class="next-config" data-name="enableMath" type="application/json">false</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"ams","js":{"url":"https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js","integrity":"sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI="}}</script><script src="/js/third-party/math/mathjax.js" defer></script><script src="https://cdn.jsdelivr.net/npm/quicklink@3.0.1/dist/quicklink.umd.js" integrity="sha256-44BednzIpUeQJcY8qtLyarFu0UCCTbgmWOvaoehiFQQ=" crossorigin="anonymous" defer></script><script class="next-config" data-name="quicklink" type="application/json">{"enable":true,"home":true,"archive":true,"delay":true,"timeout":3000,"priority":true,"url":"https://josh-gao.top/posts/e060f513.html"}</script><script src="/js/third-party/quicklink.js" defer></script><noscript><link rel="stylesheet" href="/css/noscript.css"></noscript><style>.github-emoji{position:relative;display:inline-block;width:1.2em;min-height:1.2em;overflow:hidden;vertical-align:top;color:transparent}.github-emoji>span{position:relative;z-index:10}.github-emoji .fancybox,.github-emoji img{margin:0!important;padding:0!important;border:none!important;outline:0!important;text-decoration:none!important;user-select:none!important;cursor:auto!important}.github-emoji img{height:1.2em!important;width:1.2em!important;position:absolute!important;left:50%!important;top:50%!important;transform:translate(-50%,-50%)!important;user-select:none!important;cursor:auto!important}.github-emoji-fallback{color:inherit}.github-emoji-fallback img{opacity:0!important}</style></head><body itemscope itemtype="http://schema.org/WebPage"><div class="headband"></div><main class="main"><div class="column"><header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="site-brand-container"><div class="site-nav-toggle"><div class="toggle" aria-label="切换导航栏" role="button"><span class="toggle-line"></span> <span class="toggle-line"></span> <span class="toggle-line"></span></div></div><div class="site-meta"><a href="/" class="brand" rel="start"><i class="logo-line"></i><p class="site-title">Josh's Blog</p><i class="logo-line"></i></a><p class="site-subtitle" itemprop="description">一个电子工程师的修养</p></div><div class="site-nav-right"><div class="toggle popup-trigger" aria-label="搜索" role="button"><i class="fa fa-search fa-fw fa-lg"></i></div></div></div><nav class="site-nav"><ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li><li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签<span class="badge">192</span></a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类<span class="badge">32</span></a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档<span class="badge">52</span></a></li><li class="menu-item menu-item-search"><a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索</a></li></ul></nav><div class="search-pop-overlay"><div class="popup search-popup"><div class="search-header"><span class="search-icon"><i class="fa fa-search"></i></span><div class="search-input-container"><input autocomplete="off" autocapitalize="off" maxlength="80" placeholder="搜索..." spellcheck="false" type="search" class="search-input"></div><span class="popup-btn-close" role="button"><i class="fa fa-times-circle"></i></span></div><div class="search-result-container"><div class="search-result-icon"><i class="fa fa-spinner fa-pulse fa-5x"></i></div></div></div></div></header><aside class="sidebar"><div class="sidebar-inner sidebar-nav-active sidebar-toc-active"><ul class="sidebar-nav"><li class="sidebar-nav-toc">文章目录</li><li class="sidebar-nav-overview">站点概览</li></ul><div class="sidebar-panel-container"><div class="post-toc-wrap sidebar-panel"><div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%A6%82%E8%BF%B0"><span class="nav-text">1. 概述</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BB%BF%E7%9C%9F%E5%92%8C%E9%AA%8C%E8%AF%81"><span class="nav-text">1.1. 仿真和验证</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BB%80%E4%B9%88%E6%98%AF-testbench"><span class="nav-text">1.2. 什么是 testbench</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%BB%BA%E7%AB%8B-testbench%E4%BB%BF%E7%9C%9F%E8%AE%BE%E8%AE%A1"><span class="nav-text">2. 建立 testbench，仿真设计</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BC%96%E5%86%99%E4%BB%BF%E7%9C%9F%E6%BF%80%E5%8A%B1"><span class="nav-text">2.1. 编写仿真激励</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BB%BF%E7%9C%9F%E6%BF%80%E5%8A%B1%E4%B8%8E%E8%A2%AB%E6%B5%8B%E5%AF%B9%E8%B1%A1%E7%9A%84%E8%BF%9E%E6%8E%A5"><span class="nav-text">2.1.1. 仿真激励与被测对象的连接</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BD%BF%E7%94%A8-initial-%E8%AF%AD%E5%8F%A5%E5%92%8C-always-%E8%AF%AD%E5%8F%A5"><span class="nav-text">2.1.2. 使用 initial 语句和 always 语句</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%97%B6%E9%92%9F%E5%A4%8D%E4%BD%8D%E7%9A%84%E5%86%99%E6%B3%95"><span class="nav-text">2.1.3. 时钟、复位的写法</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E6%99%AE%E9%80%9A%E6%97%B6%E9%92%9F%E4%BF%A1%E5%8F%B7"><span class="nav-text">2.1.3.1. 普通时钟信号</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E9%9D%9E-50-%E5%8D%A0%E7%A9%BA%E6%AF%94%E6%97%B6%E9%92%9F%E4%BF%A1%E5%8F%B7"><span class="nav-text">2.1.3.2. 非 50% 占空比时钟信号</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%9B%BA%E5%AE%9A%E6%95%B0%E7%9B%AE%E6%97%B6%E9%92%9F%E4%BF%A1%E5%8F%B7"><span class="nav-text">2.1.3.3. 固定数目时钟信号</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E7%9B%B8%E7%A7%BB%E6%97%B6%E9%92%9F%E4%BF%A1%E5%8F%B7"><span class="nav-text">2.1.3.4. 相移时钟信号</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%E4%BF%A1%E5%8F%B7"><span class="nav-text">2.1.3.5. 异步复位信号</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%90%8C%E6%AD%A5%E5%A4%8D%E4%BD%8D%E4%BF%A1%E5%8F%B7"><span class="nav-text">2.1.3.6. 同步复位信号</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BA%A7%E7%94%9F%E5%80%BC%E5%BA%8F%E5%88%97"><span class="nav-text">2.1.4. 产生值序列</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%88%A9%E7%94%A8%E7%B3%BB%E7%BB%9F%E5%87%BD%E6%95%B0%E5%92%8C%E7%B3%BB%E7%BB%9F%E4%BB%BB%E5%8A%A1"><span class="nav-text">2.1.5. 利用系统函数和系统任务</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BB%8E%E6%96%87%E6%9C%AC%E6%96%87%E4%BB%B6%E4%B8%AD%E8%AF%BB%E5%87%BA%E5%92%8C%E5%86%99%E5%85%A5%E6%95%B0%E6%8D%AE"><span class="nav-text">2.1.6. 从文本文件中读出和写入数据</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%86%99%E5%B9%B6%E8%A1%8C%E6%BF%80%E5%8A%B1"><span class="nav-text">2.1.7. 写并行激励</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#for-%E8%AF%AD%E5%8F%A5%E5%AE%9E%E7%8E%B0%E9%81%8D%E5%8E%86%E6%B5%8B%E8%AF%95"><span class="nav-text">2.1.8. for 语句实现遍历测试</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E9%AB%98%E7%BA%A7%E8%AF%AD%E5%8F%A5force-%E5%92%8C-release"><span class="nav-text">2.1.9. 高级语句：force 和 release</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%B0%81%E8%A3%85%E5%8A%9F%E8%83%BD%E6%A8%A1%E5%9D%97"><span class="nav-text">2.1.10. 封装功能模块</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%BB%BB%E5%8A%A1"><span class="nav-text">2.1.10.1. 任务</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%87%BD%E6%95%B0"><span class="nav-text">2.1.10.2. 函数</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%B3%A2%E5%BD%A2%E7%BC%96%E8%BE%91%E5%99%A8"><span class="nav-text">2.1.11. 波形编辑器</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%90%AD%E5%BB%BA%E4%BB%BF%E7%9C%9F%E7%8E%AF%E5%A2%83"><span class="nav-text">2.2. 搭建仿真环境</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%A1%AE%E8%AE%A4%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C"><span class="nav-text">2.3. 确认仿真结果</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%9B%B4%E6%8E%A5%E8%A7%82%E5%AF%9F%E6%B3%A2%E5%BD%A2"><span class="nav-text">2.3.1. 直接观察波形</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%A7%82%E5%AF%9F%E6%96%87%E6%9C%AC%E8%BE%93%E5%87%BA"><span class="nav-text">2.3.2. 观察文本输出</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%87%AA%E5%8A%A8%E6%A3%80%E6%9F%A5%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C"><span class="nav-text">2.3.3. 自动检查仿真结果</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BD%BF%E7%94%A8-vcd-%E6%96%87%E4%BB%B6"><span class="nav-text">2.3.4. 使用 VCD 文件</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%86%99-testbench-%E8%A6%81%E6%B3%A8%E6%84%8F%E4%BB%80%E4%B9%88"><span class="nav-text">2.4. 写 testbench 要注意什么</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#testbench-%E4%B8%8D%E6%98%AF%E7%A1%AC%E4%BB%B6"><span class="nav-text">2.4.1. testbench 不是硬件</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BD%BF%E7%94%A8%E8%A1%8C%E4%B8%BA%E7%BA%A7%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F%E6%8F%8F%E8%BF%B0-testbench"><span class="nav-text">2.4.2. 使用行为级描述方式描述 testbench</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%AE%BE%E8%AE%A1%E9%AB%98%E6%95%88%E7%9A%84-testbench"><span class="nav-text">2.4.3. 设计高效的 testbench</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#cpu-%E6%8E%A5%E5%8F%A3%E4%BB%BF%E7%9C%9F%E5%AE%9E%E4%BE%8B"><span class="nav-text">3. CPU 接口仿真实例</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%AE%BE%E8%AE%A1%E7%AE%80%E4%BB%8B"><span class="nav-text">3.1. 设计简介</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%80%E7%A7%8D-testbench"><span class="nav-text">3.2. 一种 testbench</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%BF%9B%E5%85%A5%E5%B7%A5%E7%A8%8B%E7%9B%AE%E5%BD%95"><span class="nav-text">3.2.1. 进入工程目录</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%BF%90%E8%A1%8C%E4%BB%BF%E7%9C%9F"><span class="nav-text">3.2.2. 运行仿真</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%9F%A5%E7%9C%8B%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C"><span class="nav-text">3.2.3. 查看仿真结果</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8F%A6%E4%B8%80%E7%A7%8D-testbench"><span class="nav-text">3.3. 另一种 testbench</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%BB%93%E6%9E%84%E5%8C%96-testbench-%E6%80%9D%E6%83%B3"><span class="nav-text">4. 结构化 testbench 思想</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BB%BB%E5%8A%A1%E5%92%8C%E5%87%BD%E6%95%B0"><span class="nav-text">4.1. 任务和函数</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%80%BB%E7%BA%BF%E6%A8%A1%E5%9E%8B%E9%87%8D%E7%94%A8"><span class="nav-text">4.2. 总线模型重用</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%B5%8B%E8%AF%95%E5%A5%97%E5%85%B7"><span class="nav-text">4.3. 测试套具</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%B5%8B%E8%AF%95%E7%94%A8%E4%BE%8B"><span class="nav-text">4.4. 测试用例</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BB%93%E6%9E%84%E5%8C%96-testbench"><span class="nav-text">4.5. 结构化 testbench</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%8D%95%E9%A1%B6%E5%B1%82-testbench"><span class="nav-text">4.5.1. 单顶层 testbench</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%A4%9A%E9%A1%B6%E5%B1%82-testbench"><span class="nav-text">4.5.2. 多顶层 testbench</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#testbench-%E8%AE%BE%E8%AE%A1%E6%80%9D%E6%83%B3"><span class="nav-text">4.5.3. testbench 设计思想</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%AE%9E%E4%BE%8B%E7%BB%93%E6%9E%84%E5%8C%96-testbench-%E7%9A%84%E7%BC%96%E5%86%99"><span class="nav-text">5. 实例：结构化 testbench 的编写</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8D%95%E9%A1%B6%E5%B1%82-testbench-1"><span class="nav-text">5.1. 单顶层 testbench</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%A4%9A%E9%A1%B6%E5%B1%82-testbench-1"><span class="nav-text">5.2. 多顶层 testbench</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%89%A9%E5%B1%95-verilog-%E7%9A%84%E9%AB%98%E5%B1%82%E5%BB%BA%E6%A8%A1%E8%83%BD%E5%8A%9B"><span class="nav-text">6. 扩展 Verilog 的高层建模能力</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%B0%8F%E7%BB%93"><span class="nav-text">7. 小结</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%8F%82%E8%80%83%E6%96%87%E7%8C%AE"><span class="nav-text">参考文献</span></a></li></ol></div></div><div class="site-overview-wrap sidebar-panel"><div class="site-author animated" itemprop="author" itemscope itemtype="http://schema.org/Person"><img class="site-author-image" itemprop="image" alt="Josh Gao" src="/images/meta/favicon-j.svg"><p class="site-author-name" itemprop="name">Josh Gao</p><div class="site-description" itemprop="description">我，搞通信的</div></div><div class="site-state-wrap animated"><nav class="site-state"><div class="site-state-item site-state-posts"><a href="/archives/"><span class="site-state-item-count">52</span> <span class="site-state-item-name">日志</span></a></div><div class="site-state-item site-state-categories"><a href="/categories/"><span class="site-state-item-count">32</span> <span class="site-state-item-name">分类</span></a></div><div class="site-state-item site-state-tags"><a href="/tags/"><span class="site-state-item-count">192</span> <span class="site-state-item-name">标签</span></a></div></nav></div><div class="links-of-author animated"><span class="links-of-author-item"><a href="https://github.com/joshgao22" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;joshgao22" rel="noopener me" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a> </span><span class="links-of-author-item"><a href="mailto:josh_gao@foxmail.com" title="E-Mail → mailto:josh_gao@foxmail.com" rel="noopener me" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a> </span><span class="links-of-author-item"><a href="https://blog.csdn.net/weixin_43870101" title="CSDN → https:&#x2F;&#x2F;blog.csdn.net&#x2F;weixin_43870101" rel="noopener me" target="_blank"><i class="fab fa-cuttlefish fa-fw"></i>CSDN</a></span></div></div></div><div class="back-to-top animated" role="button" aria-label="返回顶部"><i class="fa fa-arrow-up"></i> <span>0%</span></div></div><div class="sidebar-inner sidebar-blogroll"><div class="links-of-blogroll animated"><div class="links-of-blogroll-title"><i class="fa fa-link fa-fw"></i> 链接</div><ul class="links-of-blogroll-list"><li class="links-of-blogroll-item"><a href="https://gatsby.icu/zh-cn/" title="https:&#x2F;&#x2F;gatsby.icu&#x2F;zh-cn&#x2F;" rel="noopener" target="_blank">gatsby.icu</a></li></ul></div></div><div class="pjax"><div class="sidebar-inner sidebar-post-related"><div class="animated"><div class="links-of-blogroll-title"><i class="fa fa-signs-post fa-fw"></i> 相关文章</div><ul class="popular-posts"><li class="popular-posts-item"><a class="popular-posts-link" href="/posts/fd2ca242.html" rel="bookmark"><time class="popular-posts-time">2020-11-28</time><br>Josh's Note — Verilog<br>Part 2 Verilog 语言基础</a></li></ul></div></div></div></aside></div><div class="main-inner post posts-expand"><div class="post-block"><article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN"><link itemprop="mainEntityOfPage" href="https://josh-gao.top/posts/e060f513.html"><span hidden itemprop="author" itemscope itemtype="http://schema.org/Person"><meta itemprop="image" content="/images/meta/favicon-j.svg"><meta itemprop="name" content="Josh Gao"></span><span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization"><meta itemprop="name" content="Josh's Blog"><meta itemprop="description" content="我，搞通信的"></span><span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork"><meta itemprop="name" content="Josh&#39;s Note — Verilog&lt;br&gt;Part 7 逻辑验证与 testbench 编写 | Josh's Blog"><meta itemprop="description" content="验证是芯片设计过程中非常重要的一个环节。无缺陷的芯片不是设计出来的，而是验证出来的。验证的过程是否准确与完备，在一定程度上决定了一个芯片的命运。在芯片设计中，功能验证的方法主要有 3 种：&lt;b&gt;仿真&lt;&#x2F;b&gt;、&lt;b&gt;形式验证&lt;&#x2F;b&gt;以及&lt;b&gt;硬件加速&lt;&#x2F;b&gt;。本文重点介绍仿真的概念、仿真平台的搭建以及如何利用高效的仿真平台来验证设计等话题。"></span><header class="post-header"><h1 class="post-title" itemprop="name headline">Josh's Note — Verilog<br>Part 7 逻辑验证与 testbench 编写</h1><div class="post-meta-container"><div class="post-meta"><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-calendar"></i> </span><span class="post-meta-item-text">发表于</span> <time title="创建时间：2023-04-16 13:50:28" itemprop="dateCreated datePublished" datetime="2023-04-16T13:50:28+08:00">2023-04-16</time> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-calendar-check"></i> </span><span class="post-meta-item-text">更新于</span> <time title="修改时间：2024-06-06 19:43:25" itemprop="dateModified" datetime="2024-06-06T19:43:25+08:00">2024-06-06</time> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-folder"></i> </span><span class="post-meta-item-text">分类于</span> <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/Josh-%E7%9A%84%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" itemprop="url" rel="index"><span itemprop="name">Josh 的学习笔记</span></a> </span>， <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/Josh-%E7%9A%84%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/Verilog/" itemprop="url" rel="index"><span itemprop="name">Verilog</span></a> </span></span><span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv"><span class="post-meta-item-icon"><i class="far fa-eye"></i> </span><span class="post-meta-item-text">阅读次数：</span> <span id="busuanzi_value_page_pv"></span> </span><span class="post-meta-break"></span> <span class="post-meta-item" title="本文字数"><span class="post-meta-item-icon"><i class="far fa-file-word"></i> </span><span class="post-meta-item-text">本文字数：</span> <span>13k</span> </span><span class="post-meta-item" title="阅读时长"><span class="post-meta-item-icon"><i class="far fa-clock"></i> </span><span class="post-meta-item-text">阅读时长 &asymp;</span> <span>47 分钟</span></span></div><div class="post-description">验证是芯片设计过程中非常重要的一个环节。无缺陷的芯片不是设计出来的，而是验证出来的。验证的过程是否准确与完备，在一定程度上决定了一个芯片的命运。在芯片设计中，功能验证的方法主要有 3 种：<b>仿真</b>、<b>形式验证</b>以及<b>硬件加速</b>。本文重点介绍仿真的概念、仿真平台的搭建以及如何利用高效的仿真平台来验证设计等话题。</div></div></header><div class="post-body" itemprop="articleBody"><h1 id="概述">1. 概述</h1><h2 id="仿真和验证">1.1. 仿真和验证</h2><p>验证是要保证设计在功能上正确的一个过程。通常，设计和验证都有一个起点和一个终点。</p><p>设计的过程实际上是从一种形式到另一种形式的转换，比如从设计规格（通常讲的 Specification 或 SPEC）到 RTL 代码；从 RTL 代码到门级网表；从网表到版图（Layout）等。验证则是要保证每一步的设计转换过程准确无误。设计和验证的关 系如<a href="#fig.7-1">图 7-1</a> 所示。</p><p><a id="fig.7-1"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-010-DesignVersusVerification.png" width="300" alt="图 7-1 设计和验证的关系"><figcaption aria-hidden="true">图 7-1 设计和验证的关系</figcaption></figure><span id="more"></span><p>设计与验证过程如<a href="#fig.7-2">图 7-2</a> 所示。图中说明了一个设计从设计规格到门级网表的转换和验证过程。</p><p><a id="fig.7-2"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-020-ProcessOfDesignAndVerification.png" width="550" alt="图 7-2 设计和验证的过程"><figcaption aria-hidden="true">图 7-2 设计和验证的过程</figcaption></figure><p>其中，从设计规格到 RTL 的代码是由设计工程师手动完成的，而从 RTL 代码到门级网表则<strong>由逻辑综合工具自动完成</strong>。</p><p>相对应的是，要验证从设计规格到 RTL 代码的过程，就需要进行<strong>功能验证</strong>。功能验证一般是指验证 RTL 代码是否符合原始的设计需求和规格。这也是本篇笔记讨论的重点。</p><p>仿真的一般性含义是：使用 EDA 工具，通过对设计实际工作情况的模拟，验证设计的正确性。由此可见，仿真的重点在于使用 EDA 软件工具模拟设计的实际工作情况。在 FPGA/CPLD 设计领域最通用的仿真工具是 ModelSim。</p><p>目前，业界主流的功能验证方法是对 RTL 级代码的仿真。给设计加一定的激励，观察响应结果。当然，这些仿真激励必须完整的体现设计规格，验证的覆盖率要尽可能高。</p><p>在传统 ASIC 设计领域，验证是最费时、耗力的一个环节。而对于 FPGA/CPLD 等可编程逻辑器件，验证的问题就相对简单一些。可以使用如 ModelSim 或 ActiveHDL 等 HDL 仿真工具对设计进行功能上的仿真；也可以将一些仿真硬件与仿真工具相结合，通过软硬件联合仿真，加速仿真速度；还可以在硬件上直接使用逻辑分析仪、示波器等测量手段直接观察设计的工作情况。</p><p><a href="https://josh-gao.top/categories/Josh-%E7%9A%84%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/Verilog/">《Josh 的学习笔记之 Verilog》</a> 系列文章的重点将放在 Verilog 语言本身的仿真上，至于门级网表和布线结果的功能（时序）仿真以及硬件加速、逻辑分析仪等验证手段，请参考其他文献。</p><h2 id="什么是-testbench">1.2. 什么是 testbench</h2><p>testbench，顾名思义就是测试平台的意思。简单地讲，在仿真的时候 testbench 用来产生测试激励给待验证设计（Design Under Verification, DUV）或者称为待测设计（Design Under Test, DUT），同时检查 DUV 的输出是否与预期的一致，达到验证设计功能的目的。testbench 的概念如<a href="#fig.7-3">图 7-3</a> 所示。</p><p><a id="fig.7-3"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-030-TheIdeaOfTestbench.png" width="500" alt="图 7-3 testbench的概念"><figcaption aria-hidden="true">图 7-3 testbench的概念</figcaption></figure><p>testbench 概念提供了一个很好的验证芯片的平台。</p><p>仿真因 EDA 工具和设计复杂度略有不同，对于简单的设计，特别是一些小规模的 CPLD 设计，可以直接使用开发工具内嵌的仿真波形工具绘制激励，然后进行功能仿真；更普遍的情况是，<strong>使用 HDL（硬件描述语言）编制 testbench（仿真文件），通过波形或自动比较工具，分析设计正确性，并分析 testbench 自身的覆盖率与正确性</strong>。</p><p>基于 testbench 的仿真流程如<a href="#fig.7-4">图 7-4</a> 所示。</p><p><a id="fig.7-4"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-040-SimulationFlowBasedOnTestbench.png" width="800" alt="图 7-4 基于testbench的仿真流程"><figcaption aria-hidden="true">图 7-4 基于testbench的仿真流程</figcaption></figure><p>从图中可以清晰地看出 testbench 的主要功能：</p><ul><li>为 DUT 提供激励信号；</li><li>正确实例化 DUT；</li><li>将仿真结果的数据显示在终端，或者存为文件，或者显示在波形窗口以供分析检查；</li><li>复杂设计可以使用 EDA 工具，或者通过用户接口自动比较仿真结果与理想值，实现结果的自动检查。</li></ul><p>前两点功能主要和 testbench 的编写方法或 Coding Style 相关，后两点功能主要和仿真工具的功能特性与支持的用户接口相关。<strong>如何编写规范、高效、合理的测试激励，正是本篇笔记重点论述的问题</strong>。</p><p>另外，一个 testbench 设计好以后，可以为芯片设计的各个阶段所服务。比如在对 RTL 代码、综合网表、布线之后的网表进行仿真的时候，都可以采用同一个 testbench 。</p><h1 id="建立-testbench仿真设计">2. 建立 testbench，仿真设计</h1><p>在前面已经叙述过，要仿真设计的功能，必须为其建立一个 testbench，也叫仿真平台。</p><p>为了验证设计模块功能的正确性，通常需要在 testbench 中编写一些激励给设计模块。同时观察这些激励在设计模块（DUV）中的响应是否与期望值一致。</p><p>要充分验证一个设计，需要模拟各种外部的可能情况，特别是一些边界情况（corner cases），因为这些边界情况最容易出问题。</p><p>如<a href="#fig.7-5">图 7-5</a> 中显示了一个用户验证 MPI 接口功能的仿真平台。不仅需要产生时钟信号和复位信号，还需要编写一系列的仿真向最．还要观察 DUV 的响应，确认仿真结果。</p><p><a id="fig.7-5"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-050-MPITestbench.png" width="700" alt="图 7-5 用户验证MPI接口功能的仿真平台"><figcaption aria-hidden="true">图 7-5 用户验证MPI接口功能的仿真平台</figcaption></figure><p>关于这个设计的验证，在后续笔记将重点介绍。</p><h2 id="编写仿真激励">2.1. 编写仿真激励<a id="toc.2.1"></a></h2><p>对于初学者来说，迅速掌握一些常用测试激励的写法非常重要。这样可以有效提高代码的质量，减少错误的产生。</p><p>下面，将说说如何产生一些基本的仿真激励。</p><h3 id="仿真激励与被测对象的连接">2.1.1. 仿真激励与被测对象的连接</h3><p>在 <a href="https://josh-gao.top/posts/fd117896.html#toc.5.1">Part 3——描述方式和设计层次的 5.1 系统级和行为级</a>中介绍了结构化描述方法的模块实例端口连接关系。</p><p>同样，在 testbench 中，需要实例化被测试模块（DUV），DUV 的端口和 test­bench 中的信号互连也遵循同样的规则。请参考模块实例端口连接规则，如<a href="#fig.7-6">图 7-6</a> 所示。</p><p><a id="fig.7-6"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-060-ModuleInstancePortConnection.png" width="800" alt="图 7-6 模块实例端口连接规则"><figcaption aria-hidden="true">图 7-6 模块实例端口连接规则</figcaption></figure><p>这里，需要提醒初学者注意的是，<strong>对于双向信号，驱动它的也一定是一个三态的线网</strong>。不能是寄存器类型，否则就会发生冲突。</p><h3 id="使用-initial-语句和-always-语句">2.1.2. 使用 <code>initial</code> 语句和 <code>always</code> 语句</h3><p><code>initial</code> 和 <code>always</code> 是 2 个基本的过程结构语句，<strong>在仿真的一开始即开始相互并行执行</strong>。通常来说，被动的检测响应使用 <code>always</code> 语句，而主动的产生激励使用 <code>initial</code> 语句。</p><p><code>initial</code> 和 <code>always</code> 的区别是： <code>initial</code> 语句只执行一次，而 <code>always</code> 语句不断地重复执行。但是，如果希望在 <code>initial</code> 里多次运行一个语句块，可以在 <code>initial</code> 里嵌人循环语句（<code>while</code>、<code>repeat</code>、<code>for</code> 和 <code>forever</code> 等），比如：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">forever</span> <span class="comment">/* 永远执行 */</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        ...</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>而 <code>always</code> 语句通常只在一些条件发生时完成操作，比如：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> Clock) <span class="keyword">begin</span></span><br><span class="line">    SigA = Sig B;</span><br><span class="line">    ...</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>当发生 <code>Clock</code> 上升沿时，执行 <code>always</code> 操作，<code>begin... end</code> 中的语句顺序执行。</p><h3 id="时钟复位的写法">2.1.3. 时钟、复位的写法</h3><h4 id="普通时钟信号">2.1.3.1. 普通时钟信号</h4><p>用 <code>initial</code> 语句产生时钟的方法如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 用 initial 产生一个周期为 10 的时钟</span></span><br><span class="line"><span class="keyword">parameter</span> FAST_PERIOD = <span class="number">10</span>;</span><br><span class="line"><span class="keyword">reg</span> Clock;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    Clock= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">forever</span></span><br><span class="line">        # (FAST_PERIOD/<span class="number">2</span>) Clock = ~Clock;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>用 <code>always</code> 语句产生时钟的方法如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 用 always 产生一个周期为 10 的时钟</span></span><br><span class="line"><span class="keyword">parameter</span> FAST_PERIOD = <span class="number">10</span>;</span><br><span class="line"><span class="keyword">reg</span> Clock;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line">  Clock= <span class="number">0</span>; <span class="comment">// 将 Clock 初始化为 0</span></span><br><span class="line"><span class="keyword">always</span></span><br><span class="line">  # (FAST_PERIOD/<span class="number">2</span>) Clock = ~Clock;</span><br></pre></td></tr></tbody></table></figure><p>以上的写法产生的波形如<a href="#fig.7-7">图 7-7</a> 所示。</p><p><a id="fig.7-7"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-070-GeneratedClockStimulus.png" width="450" alt="图 7-7 产生的时钟测试激励"><figcaption aria-hidden="true">图 7-7 产生的时钟测试激励</figcaption></figure><h4 id="非-50-占空比时钟信号">2.1.3.2. 非 <code>50%</code> 占空比时钟信号</h4><p>有时候在设计中会用到占空比不是 <code>50%</code> 的时钟。比如可以用 <code>always</code> 语句实现占空比为 <code>40%</code> 的时钟，代码如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 占空比为 40% 的时钟</span></span><br><span class="line"><span class="keyword">parameter</span>   Hi_Time = <span class="number">4</span>,</span><br><span class="line">    Lo_Tirne = <span class="number">6</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> Clock;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span></span><br><span class="line">    # Hi_Tiroe Clock = <span class="number">0</span>;</span><br><span class="line">    # Lo_Tiroe Clock = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>以上代码产生的占空比不是 50% 的时钟波形，如<a href="#fig.7-8">图 7-8</a> 所示。</p><p><a id="fig.7-8"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-080-ClockWithOtherDutyCycle.png" width="350" alt="图 7-8 占空比不是50%的时钟"><figcaption aria-hidden="true">图 7-8 占空比不是50%的时钟</figcaption></figure><p>由于 <code>Clock</code> 在 <code>0</code> 时刻没有被初始化，而且 <code>Clock</code> 是寄存器类型变量， 因此在该信号的前 <code>5 ns</code>, 在仿真器中的值为 <code>x</code>。</p><p>当然，也可以在 <code>initial</code> 语句中使用 <code>forever</code> 语句来描述同样的波形。</p><h4 id="固定数目时钟信号">2.1.3.3. 固定数目时钟信号</h4><p>如果需要产生固定数目的时钟脉冲，可以在 <code>initial</code> 语句中使用 <code>repeat</code> 语句来实 现，代码如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 2 个高脉冲的时钟</span></span><br><span class="line"><span class="keyword">parameter</span>   PulseCount = <span class="number">4</span>,</span><br><span class="line">    FAST_PERIOD = <span class="number">10</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> Clock;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    Clock= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">repeat</span> (PulseCount)</span><br><span class="line">        # (FAST_PERIOD/<span class="number">2</span>) Clock =~ Clock;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>以上代码产生了有 <code>2</code> 个高脉冲的时钟。</p><h4 id="相移时钟信号">2.1.3.4. 相移时钟信号</h4><p>另外一种应用较广的时钟是相移时钟。先看一看如下的代码：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 相移时钟产生</span></span><br><span class="line"><span class="keyword">parameter</span>   HI_TIME = <span class="number">5</span> ,</span><br><span class="line">    LO_TIME = <span class="number">10</span> ,</span><br><span class="line">    PHASE_SHIFr = <span class="number">2</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> Absolute_clock;     <span class="comment">// 寄存器变量</span></span><br><span class="line"><span class="keyword">wire</span> Derived_clock;     <span class="comment">// 线网变量</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span></span><br><span class="line">  # HI_TIME Absolute_clock = <span class="number">0</span>;</span><br><span class="line">  # LO_TIME Absolute_clock = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> # PHASE_SHIFT Derived_clock = Absolute_clock;</span><br></pre></td></tr></tbody></table></figure><p>这里，首先用 <code>always</code> 产生一个 <code>Absolute_clock</code> 时钟，然后用 <code>assign</code> 语句将该时钟延时，产生一个相移 <code>2</code> 的 <code>Derived_clock</code> 时钟。</p><p>实现波形请参考<a href="#fig.7-9">图 7-9</a>。</p><p><a id="fig.7-9"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-090-AbsoluteAndDerivedClock.png" width="400" alt="图 7-9 绝对时钟和派生时钟"><figcaption aria-hidden="true">图 7-9 绝对时钟和派生时钟</figcaption></figure><p>值得注意的是，图中的 <code>Absolute_Clock</code> 为 <code>register</code>（寄存器）型变量，初始值为 <code>x</code>；而 <code>Derived_clock</code> 为 <code>net</code>（线网）型变量，初始值为 <code>z</code>。</p><h4 id="异步复位信号">2.1.3.5. 异步复位信号</h4><p>由于复位信号不是周期信号，可以用 <code>initial</code> 来产生一个值序列。</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 异步复位信号</span></span><br><span class="line"><span class="keyword">parameter</span> PERIOD = <span class="number">10</span> ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> Rst_n;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  Rst_n=l;</span><br><span class="line">  # PERIOD Rst_n = <span class="number">0</span>;</span><br><span class="line">  # (<span class="number">5</span> * PERIOD) Rst_n= <span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p><code>Rst_n</code> 是低有效，以上代码在 <code>10 ns</code> 时开始复位，复位持续时间是 <code>50 ns</code>。</p><h4 id="同步复位信号">2.1.3.6. 同步复位信号</h4><p>同步复位信号产生的代码如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 同步复位信号</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    Rst_n = <span class="number">1</span>;</span><br><span class="line">    @ (<span class="keyword">negedge</span> Clock) ; <span class="comment">// 等待时钟下降沿</span></span><br><span class="line">    Rst_n=<span class="number">0</span>;</span><br><span class="line">    # <span class="number">30</span>;</span><br><span class="line">    @ (<span class="keyword">negedge</span> Clock) ; <span class="comment">// 等待时钟下降沿</span></span><br><span class="line">    Rst_n = l;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>该代码首先将 <code>Rst_n</code> 初始化为 <code>1</code>，然后在第一个 <code>Clock</code> 的下降沿开始复位。再延时 <code>30 ns</code>，然后在下一个时钟下降沿时撤销复位。 这样，<strong>复位的产生和撤销都避开了时钟的有效上升沿</strong>。因此，这种复位可以认为是同步复位，如<a href="#fig.7-10">图 7-10</a> 所示。</p><p><a id="fig.7-10"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-100-SynchronousReset.png" width="500" alt="图 7-10 同步复位"><figcaption aria-hidden="true">图 7-10 同步复位</figcaption></figure><p>另一种同步复位信号产生的方法如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 同步复位信号</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    Rst_n = <span class="number">1</span>;</span><br><span class="line">    @ (<span class="keyword">negedge</span> Clock) ;             <span class="comment">// 等待时钟下降沿</span></span><br><span class="line">    Rst_n = <span class="number">0</span>;                      <span class="comment">// 复位开始</span></span><br><span class="line">    <span class="keyword">repeat</span> (<span class="number">3</span>) @(<span class="keyword">negedge</span> Clock);    <span class="comment">// 经过 3 个时钟下降沿</span></span><br><span class="line">    Rst_n = <span class="number">1</span>;                      <span class="comment">// 复位撤销</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>首先将 <code>Rst_n</code> 初始化为 <code>1</code>，在第一个 <code>Clock</code> 的下降沿开始复位。然后经过 <code>3</code> 个时钟下降沿，在第 3 个时钟下降沿处撤销复位信号 <code>Rst_n</code>。另一种同步复位，如<a href="#fig.7-11">图 7-11</a> 所示。</p><p><a id="fig.7-11"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-110-AnotherSynchronousReset.png" width="500" alt="图 7-11 另一种同步复位"><figcaption aria-hidden="true">图 7-11 另一种同步复位</figcaption></figure><h3 id="产生值序列">2.1.4. 产生值序列</h3><p><a id="fig.7-12"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-120-SignalWaveDiagram.png" width="500" alt="图 7-12 一个波形图"><figcaption aria-hidden="true">图 7-12 一个波形图</figcaption></figure><p>下面用 Verilog 来描述如<a href="#fig.7-12">图 7-12</a> 中的一个波形。</p><p>在该时序图中，是以 <code>24 ns</code> 为刻度的。<code>MY_ADDR</code> 和 <code>MY_DATA</code> 都代表参数值。</p><p>用 <code>initial</code> 语句块来产生这样一组值序列，代码如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 值序列模型</span></span><br><span class="line">Parameter SLOW_PERIOD = <span class="number">24</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">5</span>:<span class="number">0</span>]   Mpi_addr;</span><br><span class="line"><span class="keyword">reg</span>             Mpi_cs_n;</span><br><span class="line"><span class="keyword">reg</span>             Mpi_rw;</span><br><span class="line"><span class="keyword">reg</span>             Mpi_oe;</span><br><span class="line"><span class="keyword">tri</span>     [<span class="number">7</span>:<span class="number">0</span>]   Mpi_data;</span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">7</span>:<span class="number">0</span>]   Data_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> Mpi_data = (Mpi_oe) ? Data_out : <span class="number">8'bz</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span>           <span class="comment">// 在 initial 语句块中产生值序列</span></span><br><span class="line">    Mpi_addr = <span class="number">0</span>;</span><br><span class="line">    Mpi_cs_n = <span class="number">1</span>;</span><br><span class="line">    Mpi_rw = <span class="number">1</span>;</span><br><span class="line">    Mpi_oe = <span class="number">0</span>;</span><br><span class="line">    Data_out=O;</span><br><span class="line">    # SLOW_PERIOD;</span><br><span class="line">    Data_out = MY_DATA;</span><br><span class="line">    Mpi_addr = MY_ADDR;</span><br><span class="line">    Mpi_rw=<span class="number">0</span>;</span><br><span class="line">    # SLOW_PERIOD;</span><br><span class="line">    Mpi_oe= <span class="number">1</span>;</span><br><span class="line">    # (SLOW_PERIOD/<span class="number">4</span>);</span><br><span class="line">    Mpi_cs_n=O;</span><br><span class="line">    # ((<span class="number">2</span> * SLOW_PERIOD) + (SLOW_PERIOD/<span class="number">2</span>));</span><br><span class="line">    Mpi_cs_n= <span class="number">1</span>;</span><br><span class="line">    # (SLOW_PERIOD/<span class="number">4</span>);</span><br><span class="line">    Mpi_addr = O;</span><br><span class="line">    Mpi_rw = <span class="number">1</span>;</span><br><span class="line">    Mpi_oe = <span class="number">0</span>;</span><br><span class="line">    # SLOW_PERIOD;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>这里，采用<strong>阻塞赋值</strong>的方法产生一系列的值变化。</p><p>值得注意的是，在输出 <code>Mpi_data</code> 的时候，并没有采用在 <code>initial</code> 中赋值，直接输出的方式，而是采用了输出使能控制的方式，用一个三态门输出。这样，将 <code>Mpi_data</code> 定 义成一个 <code>tri</code> 类型变量（<code>Net</code> 中的一种）。这是<strong>便于和被验证模块中三态双向总线互连</strong>，将在后续笔记中详细介绍这种用法。</p><h3 id="利用系统函数和系统任务">2.1.5. 利用系统函数和系统任务</h3><p>在编写 testbench 时，一些系统函数和系统任务可以产生测试激励，显示调试信息，协助定位问题。</p><p>比如在使用 <code>display</code> 语句在仿真器中打印出地址和数据：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">$display</span> (<span class="string">"Addr: %b -&gt; DataWrite: %d"</span>, Mpi_addr, Data_out);</span><br></pre></td></tr></tbody></table></figure><p>同时，也可以用时序检查的系统任务来检查时序。例如：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">$setup(Sig_D,<span class="keyword">posedge</span> Clock,<span class="number">1</span>);  <span class="comment">// 如果在 Clock 上升沿到达之前的 1 ns 时间内，</span></span><br><span class="line">                                <span class="comment">// Sig_D 发生跳变，将给出建立时间违反告警</span></span><br><span class="line">$setup(<span class="keyword">posedge</span> Clock,Sig_D,<span class="number">0</span><span class="variable">.1</span>);<span class="comment">// 如果在 Clock 上升沿到达之后的 0.1 ns 时间内</span></span><br><span class="line">                                <span class="comment">// Sig_D 发生跳变，将给出保持时间违反告警</span></span><br></pre></td></tr></tbody></table></figure><p>另外，也可以用 <code>$random()</code>系统函数来产生测试激励数据。例如：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">Data_out = {<span class="built_in">$random</span>} % <span class="number">256</span>;     <span class="comment">// 产生 0~255 的数据</span></span><br></pre></td></tr></tbody></table></figure><p><code>$time</code> 系统函数可以用来返回当前的仿真时间，协助仿真。 能够用于 testbench 中的系统任务和函数有很多，它们的使用方法大同小异，非常简单。感兴趣的读者可以参考其他 Verilog 的语法资料。</p><h3 id="从文本文件中读出和写入数据">2.1.6. 从文本文件中读出和写入数据</h3><p>在编写测试激励时，往往需要从已有的文件中读入数据，或者把数据写入文件中，做进一步分析。那么在 Verilog 语言中如何实现呢？</p><p>看看如下代码：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] DataSource [<span class="number">0</span>:<span class="number">47</span>];                   <span class="comment">// 定义一个二维数组</span></span><br><span class="line"><span class="built_in">$readmemh</span> (<span class="string">"Read_In_File.txt"</span>, DataSource) ;</span><br></pre></td></tr></tbody></table></figure><p>就是将 <code>Read_ln_File</code> 文件中数据读入到 <code>DataSource</code> 数组中，然后就可以直接使用。</p><p>往文件中写入内容的代码如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">integer</span> Write_Out_File;                     <span class="comment">// 定义一个整数的文件指针</span></span><br><span class="line">Write_Out_File = <span class="built_in">$fopen</span>(<span class="string">"Write_Out_File.txt"</span>);          <span class="comment">// 打开文件</span></span><br><span class="line"><span class="built_in">$fdisplay</span> (Write_Out_File, <span class="string">"@ %h\n %h"</span>, Mpi_addr, Data_in);   <span class="comment">// 往文件中写人内容</span></span><br><span class="line"><span class="built_in">$fclose</span> (Write Out File);                     <span class="comment">// 关闭文件</span></span><br></pre></td></tr></tbody></table></figure><p>这里，关于写入和写出文件的具体格式和用法，请参考本篇笔记实例部分的内容。</p><h3 id="写并行激励">2.1.7. 写并行激励</h3><p>如果希望在仿真的某一时刻同时启动多个任务可以采用 <code>fork ... join</code> 语法结构。 例如，在仿真开始的 <code>100 ns</code> 后，希望同时启动发送和接收任务，而不是发送完毕后再进行接收，可以采用如下代码：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 并行激励</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  # <span class="number">100</span>;</span><br><span class="line">  <span class="keyword">fork</span>         <span class="comment">// 并行操作</span></span><br><span class="line">    Send_task;</span><br><span class="line">    Receive_task;</span><br><span class="line">  <span class="keyword">join</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>这是产生并行激励的一个好办法。</p><h3 id="for-语句实现遍历测试">2.1.8. <code>for</code> 语句实现遍历测试</h3><p>如果设计的工作模式很多，就需要做各种模式的遍历测试，而遍历测试则需要非常大的工作量。</p><p>在很多时候，各种模式之间仅仅是部分寄存器配置的内容不同，而各种模式之间的测试都是一样的。有什么方法可以减轻这种遍历测试的工作量呢？可以<strong>采用 <code>for</code> 循环语句，用循环索引来传递各种模式的配置值，会帮助减少很多代码书写的工作量，而不会漏掉任何一种模式</strong>。</p><p>如下代码所示：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">for</span> (i = <span class="number">1</span>; i &lt; m; i = i + <span class="number">1</span>)        <span class="comment">// 遍历模式 1 至 m-1</span></span><br><span class="line">        <span class="keyword">for</span> (j = <span class="number">0</span>; j &lt; n; j = j + <span class="number">1</span>) <span class="keyword">begin</span>    <span class="comment">// 遍历子模式 1 至 n-1</span></span><br><span class="line">            <span class="keyword">case</span>(j)</span><br><span class="line">                <span class="number">0</span>: Conf_Value = a;</span><br><span class="line">                <span class="number">1</span>: Conf_Value = b;</span><br><span class="line">                <span class="number">2</span>; Conf_Value = c;</span><br><span class="line">                ...</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">            <span class="comment">// 共用的测试向量</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>在设计 Verilog 代码时灵活使用 <code>for</code> 语句，可以使得代码更简洁。</p><h3 id="高级语句force-和-release">2.1.9. 高级语句：<code>force</code> 和 <code>release</code></h3><p>顾名思义，<code>force</code> 就是可以对变最强制性的赋予确定的值，而 <code>release</code> 就是解除 <code>force</code> 的作用，将变量恢复为驱动源的值。例如：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// force 和 release</span></span><br><span class="line"><span class="keyword">wire</span> a;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> a = <span class="number">1'b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    # <span class="number">10</span>;</span><br><span class="line">    <span class="keyword">force</span> a = <span class="number">1'b1</span>;</span><br><span class="line">    # <span class="number">10</span></span><br><span class="line">    <span class="keyword">release</span> a;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>在 <code>10 ns</code> 时，<code>a</code> 的值由 <code>0</code> 被强制为 <code>1</code>，在 <code>20 ns</code> 时，<code>a</code> 的值又恢复为 <code>0</code>。</p><p><code>force</code> 和 <code>release</code> 并不常用。有时，可以利用它们和仿真工具做简单的交互操作。例如，VerilogXL 的图形界面可以很方便的将一个变量 <code>force</code> 为 <code>0</code> 或 <code>1</code>。而在 testbench 里，可以检测变量是否被 <code>force</code> 为固定的值，当被 <code>force</code> 为固定的值时就执行预定的操作，实现了简单交互操作。</p><h3 id="封装功能模块">2.1.10. 封装功能模块<a id="toc.2.1.10"></a></h3><p>与 C 语言类似，在编写 testbench 的时候，可以将固定的一些操作封装成任务或者函数。</p><h4 id="任务">2.1.10.1. 任务</h4><p>任务的格式如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">tast 任务名称;</span><br><span class="line">    输入, 输出声明;</span><br><span class="line">    语句;</span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></tbody></table></figure><p>例如，一个读 CPU 接口的任务：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">task</span> Read;</span><br><span class="line">    <span class="keyword">output</span>  [<span class="number">7</span>:<span class="number">0</span>]  Rtask_Data;    <span class="comment">// data read out</span></span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>]  Rtask_Addr;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        uP_rw = <span class="number">0</span>;</span><br><span class="line">        # SLOW_PERIOD;</span><br><span class="line">        uP_addr = Rtask_Addr;</span><br><span class="line">        uP_rw = <span class="number">1</span>;</span><br><span class="line">        # SLOW_PERIOD;</span><br><span class="line">        ...</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></tbody></table></figure><p>其中，<code>input</code> 是任务的输入，可以用 <code>output</code> 来向任务外部传递计算结果。当然，也可以在任务中直接修改仿真中的全局变量，来传递数值。调用 <code>task</code> 的格式如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">Read (Data,Addr);        <span class="comment">// Addr 是需要读的地址, 而 Data 是读出的数据</span></span><br></pre></td></tr></tbody></table></figure><h4 id="函数">2.1.10.2. 函数</h4><p>函数的格式如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">function</span> [BITWIDTH - <span class="number">1</span>:<span class="number">0</span>] 函数名称</span><br><span class="line">  输入声明;</span><br><span class="line">  语句;</span><br><span class="line"><span class="keyword">endfunction</span></span><br></pre></td></tr></tbody></table></figure><p>与任务不同的是，函数将返回一个值。以上代码会<strong>返回一个 <code>BITWIDTH</code> 宽度的值</strong>。</p><p>例如：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">function</span>    [<span class="number">7</span>:<span class="number">0</span>]   Product;</span><br><span class="line">  <span class="keyword">input</span>   [<span class="number">3</span>:<span class="number">0</span>]   Sig_A;</span><br><span class="line">  <span class="keyword">input</span>   [<span class="number">3</span>:<span class="number">0</span>]   Sig_B;</span><br><span class="line">  <span class="keyword">begin</span></span><br><span class="line">    Product = Sig_A * Sig_B;</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endfunction</span></span><br></pre></td></tr></tbody></table></figure><p>调用的格式如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">ProductResult = Product(A,B);    <span class="comment">// 将 A 和 B 的乘积赋给 ProductResult 变量</span></span><br></pre></td></tr></tbody></table></figure><h3 id="波形编辑器">2.1.11. 波形编辑器</h3><p>在一些工具中，可以使用波形编译器来产生仿真激励。例如，在 Quartus II 开发软件中，就可以使用波形编辑器来产生仿真激励。</p><p>波形编辑器不在系列笔记的重点讨论范畴内，因此这里不再过多累述。</p><h2 id="搭建仿真环境">2.2. 搭建仿真环境</h2><p>通常，为一个设计建立仿真平台，将这个设计在该平台中实例化，然后将在平台中产生各种各样的测试激励输入给设计模块，然后再观察 DUV 的响应是否与期望值相同。</p><p>那么，如何将待测设计和仿真激励连接起来，是对设计进行仿真的重要一步。</p><p>在<a href="https://josh-gao.top/posts/fd117896.html#toc.5.1">Part 3——描述方式和设计层次的 5.1 系统级和行为级</a>小节和本文的 <a href="#toc.2.1">2.1 小节</a>中，都提到了如何在模块中实例化其他模块的方法。大家可以参考这些内容，掌握如何在 testbench 中实例化 DUV 或其他模块。</p><p>将以<a href="#fig.7-13">图 7-13</a> 中的 testbench 为实例，介绍端口的连接关系。</p><p><a id="fig.7-13"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-130-BuildTestbench.png" width="700" alt="图 7-13 搭建仿真环境"><figcaption aria-hidden="true">图 7-13 搭建仿真环境</figcaption></figure><p>图中的仿真平台是<strong>单顶层</strong>的 testbench，在后面还将介绍多顶层的 testbench 。</p><p>下面的部分代码是介绍如何搭建 testbench 的：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Testbench;           <span class="comment">// 测试平台顶层</span></span><br><span class="line"><span class="comment">// 时钟激励产生</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    ...</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 复位激励产生</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    ...</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 各种测试用例</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    ...</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 设计模块实例</span></span><br><span class="line">MPI u_MPI(</span><br><span class="line">    <span class="variable">.Clock</span>      (Clock      ),</span><br><span class="line">    <span class="variable">.Rst_n</span>      (Rst_n      ),</span><br><span class="line">    <span class="variable">.Mpi_data</span>   (Mpi_data   ),</span><br><span class="line">    <span class="variable">.Mpi_addr</span>   (Mpi_addr   ),</span><br><span class="line">    <span class="variable">.Mpi_cs_n</span>   (Mpi_cs_n   ),</span><br><span class="line">    <span class="variable">.Mpi_rw</span>     (Mpi_rw     )</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>另外，在Verilog 语言中，也支持多顶层结构。关于多顶层的 testbench，请参考 <a href="#toc.4.5.2">4.5.2 小节</a>的叙述。</p><p>将仿真平台建好以后，就可以开始仿真了。</p><p>在下面小节中将叙述如何进行仿真结果确认。</p><h2 id="确认仿真结果">2.3. 确认仿真结果</h2><h3 id="直接观察波形">2.3.1. 直接观察波形</h3><p>最简单确认仿真结果的方法就是用眼睛观察输出波形。</p><h3 id="观察文本输出">2.3.2. 观察文本输出</h3><p>用户也可以依靠一些系统任务打印的信息，来协助查看仿真结果。例如：</p><ul><li><code>$display</code>，直接输出到标准输出设备</li><li><code>$monitor</code>，监控参数的变化</li><li><code>$display</code>，输出到文件</li></ul><p>在后面的实例部分将重点介绍前面两种确认仿真结果的方法：</p><ul><li>直接观察波形；</li><li>观察仿真器输出。</li></ul><h3 id="自动检查仿真结果">2.3.3. 自动检查仿真结果</h3><p>对于一些大型设计，测试向量成千上万，每条都用手动方式比较已经不现实，这时就必须<strong>借助仿真软件接口进行自动比较</strong>。常用的自动比较方法有如下 3 种：</p><ul><li><p>数据库比较法。首先需要生成一个标准向量数据库（Golden Vector Database），它存储的是期望得到的仿真结果，是比较的基础。然后<strong>自动将每条仿真输出的响应向量与标准向量进行比较</strong>，记录不一致向量的位置和内容。这种方法的优点是简单易行；主要缺点在于，<strong>根据输出的响应向量回溯并定位输入激励不是十分方便，也不够直观</strong>。</p></li><li><p>波形比较法。与数据库比较法的思路基本一致，只是<strong>比较的对象是仿真输出波形</strong>，首先存储标准波形文件（Golden Wave File），然后通过仿真软件手动或者自动进行将仿真的输出波形与标准波形文件进行比较，用图标（marker）定位比较结果相异的地方。这种方法的优点是直观明了。ModelSim 等仿真工具通常都支持波形比较（Wave Compare）功能。</p></li><li><p>动态自检测法。前面两种自动比较方法的本质都是将仿真结果与事先存储好的标准向量（Golden Vector）进行比较，对于复杂设计，仿真系统的输出不仅和当前输入相关，还和历史输入甚至反馈值相关，对于前两种方法，即使发现了输出的响应向量和标准向量不一致，要定位造成不一致的原因，特别是追溯哪些输入造成的输出不一致是比较困难。前两种方法统称为<strong>静态分析方法</strong>。与之相反，动态分析方法就能实时地定位哪些激励造成响应不一致。其基本思路如<a href="#fig.7-14">图 7-14</a> 所示。首先可以在不同的抽象层次（如行为级或者混合层次）描述出与 DUT 功能一致的仿真模型，然后读入测试激励向量（Test Vectors），将测试激励向量同时送到实例化的 DUT 和前面提到的仿真模型中，实时地观察、判断、存储两者的输出响应，比较输出结果。这样一旦发现了输出响应不一致，即可暂停仿真过程，观察 DUT 和仿真模型的每个中间状态的值，记录输入的激励向量，定位设计错误。</p></li></ul><p><a id="fig.7-14"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-140-DynamicSelfTest.png" width="800" alt="图 7-14 动态自检测仿真方法"><figcaption aria-hidden="true">图 7-14 动态自检测仿真方法</figcaption></figure><p>由于自动比较法通常用在非常庞大的设计验证中，在系列笔记中不重点介绍这种方式。</p><h3 id="使用-vcd-文件">2.3.4. 使用 VCD 文件</h3><p>VCD 文件是一种标准格式的波形记录文件。该文件只记录发生变化的波形。</p><p>设计在仿真器中的仿真结果，可以输出成一个 VCD 文件。然后将该 VCD 文件输入给其他第三方的分析工具进行分析。<a href="#fig.7-15">图 7-15</a> 是 VCD 文件调试和分析仿真过程。</p><p><a id="fig.7-15"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-150-SimulationWithVCD.png" width="400" alt="图 7-15 VCD文件调试和分析仿真过程"><figcaption aria-hidden="true">图 7-15 VCD文件调试和分析仿真过程</figcaption></figure><p>在系列笔记中，不对 VCD 文件进行过多的介绍。</p><h2 id="写-testbench-要注意什么">2.4. 写 testbench 要注意什么</h2><h3 id="testbench-不是硬件">2.4.1. testbench 不是硬件</h3><p>在前述其他笔记中提到过，设计硬件的时候，要尽量使用硬件的思维方式，时刻记住是在设计硬件，每一句语句都有明确的硬件定义，可以被综合工具理解。</p><p>要注意的是，在写 testbench 的时候，情况就大不相同了。</p><p>通常，testbench 不会被实现成具体的电路，不需要有可综合性。只要它能在仿真器中模拟出相应的功能即可。</p><p>因此，在写 testbench 的时候，需要<strong>尽量使用抽象层次较高的语句</strong>，这样编写 testbench 的效率比较高，同样仿真的效率也较高。</p><h3 id="使用行为级描述方式描述-testbench">2.4.2. 使用行为级描述方式描述 testbench</h3><p>必须明确，可综合的硬件电路一般要求用 RTL（寄存器传输级）方法描述，而 testbench 则需要用行为级甚至更高层次的 HDL 语言描述。在讲述行为级描述 testbench 的好处之前，首先引入 HDL 语言的层次概念， HDL 语言的适用层次如<a href="#fig.7-16">图 7-16</a> 所示。</p><p><a id="fig.7-16"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-160-HDLDesignEntry.png" width="600" alt="图 7-16 HDL语言的使用层次示意图"><figcaption aria-hidden="true">图 7-16 HDL语言的使用层次示意图</figcaption></figure><p>上图说明了不同的 HDL 语言种类对应的 HDL 描述层次的关系，图中实线框表示适用程度较高，虚线框表示适用程度较低。常用的 HDL 描述层次有门级、寄存器传输级和行为级等。</p><p>使用行为级或者更高层次的描述方法好处主要有：</p><ul><li><p>编写 testbench 时<strong>仅需要关注电路的功能</strong>，而不需要理解电路结构与实现方式，从而降低了设计 testbench 的难度，节约了设计时间。</p></li><li><p><strong>可以使用高级数据结构和运算</strong>。在行为级描述中，比较容易将某种运算封装起来，便于调用。另外如果使用可编程用户接口（PLI, Programmable Language Interface) ，还可以在 testbench 中嵌入 C 和 C++ 语言。另外越来越多的仿真工具支持诸如 SystemVerilog、Superlog、SystemC、CoWare C 等高级语言。C、C++ 、SystemVerilog、Superlog、SystemC、CoWare C 等高级语言的引入，强有力地支持了用户自定义的数据结构，<strong>通过对象的封装，支持进程与事件之间通讯</strong>，有效的提高了 testbench 设计效率，并加强了 testbench 的安全性。</p></li><li><p><strong>行为级描述便于根据需要从不同层次抽象设计</strong>。与第二点相似，使用行为级或者更高层次的描述方式，可以将设计抽象到不同层次，在高层次描述设计更加简便高效，只有需要解析某个部分的详细结构时，才使用低层次的详细描述，这样可以有效地节约设计时间，提高仿真效率。</p></li><li><p><strong>行为级仿真速度更快</strong>。行为级仿真速度更快有两个原因，一方面仿真工具对于某些高级算法支持更有效，编译和运行速度快，更主要的是，<strong>行为级描述的抽象层次高，本身就是对运算处理的一种简化</strong>。例如，在 RTL 级描述一个 <code>32 bit</code> 乘法器，需要反复地选择、移位、与或非等运算，而在行为级描述这个 <code>32 bit</code> 乘法器，直接写 <code>A × B</code> 即可，仿真工具在仿真时也可以直接得到乘法的结果，大大地提高了效率，节约了时间。</p></li></ul><h3 id="设计高效的-testbench">2.4.3. 设计高效的 testbench</h3><p>在上一小节中，使用行为级描述方法是从宏观上论述的。具体到代码编写层次，希望大家能够注意积累一些标准、规范、高效的 testbench 描述方法。这里，总结如下：</p><ul><li><p><strong>避免使用无限循环</strong>。一般来说，testbench 里面每个事件都应该是可控制和有限的，否则会增加仿真器的 CPU 和 Memory 资源消耗，降低仿真速度。这条原则的一个特例是时钟产生电路，例如使用 <code>forever</code> 或无条件的 <code>always</code> 语句产生周期性时钟信号。</p></li><li><p><strong>使用逻辑模块划分激励</strong>。在 testbench 中，所有 <code>initial</code>、<code>always</code>、<code>assign</code> 等语法块是并行执行的，其中描述的每个事件都是基于时间 “0” 点安排的，这样通过这些语法结构将不同的激励划分开，有利于设计维护测试激励。</p></li><li><p><strong>避免不必要的输出显示</strong>。常用仿真工具都支持将信息显示在终端上或者存储在文件中，这种功能对分析仿真结构十分有用。但是对于复杂设计，一定要避免不必要的输出显示，因为这类进程非常耗费 CPU 和 Memory 资源，极大地降低仿真速度。</p></li><li><p><strong>掌握程式化的仿真结构描述方法</strong>。诸如产生时钟信号、仿真双向总线、仿真 CPU 读/写寄存器、定义事件的延时与顺序、RAM 等常用模块的初始化、读/写过程等，都是常用的仿真结构，大家已经形成了比较程式化的标准写法，初学者多读一些好的仿真代码，积累这些程式化的描述方法，将有效地提高自己 testbench 的质量。</p></li></ul><p>上述仅仅是一些基本的仿真原则，限于篇幅，不能展开论述，希望大家带着问题，在后续学习笔记中作为重点去理解。</p><h1 id="cpu-接口仿真实例">3. CPU 接口仿真实例<a id="toc.3"></a></h1><p>前面介绍了许多编写 testbench 的方法和技巧，现在轮到如何利用这些技巧了。所谓实践出真知，下面就一个常用的实例，帮助大家继续深入体会如何编写 testbench, 如何验证设计。</p><h2 id="设计简介">3.1. 设计简介</h2><p><a href="#fig.7-17">图 7-17</a> 是一个 PowerPC 和 FPGA 的接口模型。FPGA 被当成处理器的一个简单的异步外设处理。</p><p><a id="fig.7-17"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-170-PortConnectionDemo.png" width="400" alt="图 7-17 PowerPc和FPGA接口示意图"><figcaption aria-hidden="true">图 7-17 PowerPc和FPGA接口示意图</figcaption></figure><p>所有的总线操作都由 PowerPC 发起。共分为两种总线操作方式：读操作和写操作。</p><p>读操作的时序如<a href="#fig.7-18">图 7-18</a> 所示。写操作的时序如<a href="#fig.7-19">图 7-19</a> 所示。</p><p><a id="fig.7-18"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-180-ReadTiming.png" width="600" alt="图 7-18 读操作时序"><figcaption aria-hidden="true">图 7-18 读操作时序</figcaption></figure><p><a id="fig.7-19"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-190-WriteTiming.png" width="600" alt="图 7-19 写操作时序"><figcaption aria-hidden="true">图 7-19 写操作时序</figcaption></figure><p>要注意的是，PowerPC 的读/写时序与许多配置参数有关，而且处理器使用不同的主频，时序也不太一样。这里为了简单明了，采用了特定的设置和主频。在实际系统中，如果采用不同的设置，需要参考 PowerPC 的数据手册。但是，这里的设计思想是可以借鉴的。</p><p>假设，已有了一个设计模块名叫 <code>MPI</code>，对应<a href="#fig.7-17">图 7-17</a> 中的 FPGA，它的接口定义如下。详细的设计代码请参考本文<a target="_blank" rel="noopener" href="https://download.csdn.net/download/weixin_43870101/12451000">附带资源</a>中的 <code>Example-7-1</code>。</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// MPI.v</span></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/100ps</span></span><br><span class="line"><span class="keyword">module</span> MPI(</span><br><span class="line">    Clock ,</span><br><span class="line">    Rst_n ,</span><br><span class="line">    <span class="comment">// uP interface</span></span><br><span class="line">    Mpi_data ,</span><br><span class="line">    Mpi_addr ,</span><br><span class="line">    Mpi_cs_n ,  <span class="comment">// Chip Select</span></span><br><span class="line">    Mpi_rw      <span class="comment">// 1:read; 0:write</span></span><br><span class="line">    <span class="comment">// to/from Storage Part</span></span><br><span class="line">    ) ;</span><br><span class="line"></span><br><span class="line"><span class="comment">// clock and reset</span></span><br><span class="line"><span class="keyword">input</span>            Clock ;</span><br><span class="line"><span class="keyword">input</span>            Rst_n ;</span><br><span class="line"><span class="keyword">inout</span>  [<span class="number">7</span>:<span class="number">0</span>]     Mpi_data ;</span><br><span class="line"><span class="keyword">input</span>  [<span class="number">5</span>:<span class="number">0</span>]     Mpi_addr ;</span><br><span class="line"><span class="keyword">input</span>            Mpi_cs_n ;     <span class="comment">// Chip Select</span></span><br><span class="line"><span class="keyword">input</span>            Mpi_rw ;       <span class="comment">// 1:read; 0:write</span></span><br><span class="line"></span><br><span class="line">...</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>该设计中，采用了一个全局时钟 <code>Clock</code> 来处理与 PowerPC 之间的接口，<strong>将异步接口同步化</strong>。这是一种非常可靠的设计方法，这里不再过多叙述设计的细节，希望大家能够领会其中的奥妙。</p><p>该设计中，输入地址采用 <code>6</code> 位，地址 <code>0~31</code> 为设计中的块状 RAM（<code>8</code> 位宽，<code>32</code> 字节深度），地址 <code>32~47</code> 为设计中的 D 触发器实现的 <code>8</code> 位寄存器，地址 <code>48~63</code> 保留未使用。</p><h2 id="一种-testbench">3.2. 一种 testbench<a id="toc.3.2"></a></h2><p>以下介绍一种 testbench，供大家学习使用。使用 <code>$random</code> 产生激励，用 <code>$display</code> 输出仿真结果。</p><p>要验证上一小节介绍的 MPI 模块的功能，首先需要为其产生激励，将数据写入到指定的地址。然后将该地址的数据读出后，与写入的数据比较，如果一致，说明设计正确，如果不一致，说明设计有缺陷。</p><p><a id="fig.7-20"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-200-TestbenchStructure.png" width="600" alt="图 7-20 testbench结构"><figcaption aria-hidden="true">图 7-20 testbench结构</figcaption></figure><p>根据<a href="#fig.7-20">图 7-20</a> 中的 testbench 结构，设计 testbench 顶层如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// NorTestBench.v</span></span><br><span class="line"><span class="keyword">module</span> NorTestBench;      <span class="comment">// testbench 顶层模块</span></span><br><span class="line">...</span><br><span class="line"><span class="comment">// 始终激励产生</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    Clock = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">forever</span> <span class="keyword">begin</span></span><br><span class="line">         # (FAST_PERIOD/<span class="number">2</span>) Clock = ~Clock ;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">...</span><br><span class="line"><span class="comment">// 复位激励产生</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    Rst_n = <span class="number">1</span>;</span><br><span class="line">    # FAST_PERIOD Rst_n = <span class="number">0</span>;</span><br><span class="line">    # (<span class="number">5</span> * FAST_PERIOD) Rst_n = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">...</span><br><span class="line"><span class="comment">// 输出三态 Buffer, 用于和 MPI 接口的数据总线相连</span></span><br><span class="line"><span class="keyword">assign</span> Mpi_data = ( Mpi_oe )? Data_out : <span class="number">8'bz</span> ;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 仿真向量产生</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span> : ACCESS</span><br><span class="line">    ...</span><br><span class="line">    <span class="comment">// 根据前面介绍的方法, 生读/写的序列</span></span><br><span class="line">    <span class="keyword">for</span> ( i=<span class="number">6'b101111</span>; i&gt;= <span class="number">0</span>; i=i-<span class="number">1</span> ) <span class="keyword">begin</span>  <span class="comment">// 遍历 47~0 地址</span></span><br><span class="line">        ...</span><br><span class="line">        <span class="comment">// 用 $random 系统函数产生写入的数据</span></span><br><span class="line">        Data_out = {<span class="built_in">$random</span>} % <span class="number">256</span>;     <span class="comment">// data between 0~255</span></span><br><span class="line">        <span class="comment">// 用 $display 系统函数打印出写入的地址数据信息</span></span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">"Addr: %b -&gt; DataWrite: %d"</span>, Mpi_addr, Data_out);</span><br><span class="line">        ...</span><br><span class="line">        <span class="comment">// 用 $display 系统函数打印出读出的地址数据信息</span></span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">"Addr: %b -&gt; DataRead: %d"</span>, Mpi_addr, Data_in);</span><br><span class="line">        ...</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    ...</span><br><span class="line">    <span class="built_in">$stop</span>;  <span class="comment">// 仿真停止</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 设计模块实例</span></span><br><span class="line">MPI u_MPI (</span><br><span class="line">    <span class="variable">.Clock</span>      (Clock      ),      <span class="comment">// Clock 是寄存器型变量</span></span><br><span class="line">    <span class="variable">.Rst_n</span>      (Rst_n      ),      <span class="comment">// Rst_n 是寄存器型变量</span></span><br><span class="line">    <span class="variable">.Mpi_data</span>   (Mpi_data   ),      <span class="comment">// Mpi_data 是 tri 型变量</span></span><br><span class="line">    <span class="variable">.Mpi_addr</span>   (Mpi_addr   ),      <span class="comment">// Mpi_addr 是寄存器型变量</span></span><br><span class="line">    <span class="variable">.Mpi_cs_n</span>   (Mpi_cs_n   ),      <span class="comment">// Mpi_cs_n 是寄存器型变量</span></span><br><span class="line">    <span class="variable">.Mpi_rw</span>     (Mpi_rw     )       <span class="comment">// Mpi_rw 是寄存器型变量</span></span><br><span class="line">    ) ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>以上是 testbench 顶层的结构示意，关于完全的代码，请参考本文<a target="_blank" rel="noopener" href="https://download.csdn.net/download/weixin_43870101/12451000">附带资源</a>中的 <code>Example-7-1</code>。</p><p>在该 testbench 中，用系统函数 <code>$random</code> 产生 <code>0~255</code> 之间的随机数，然后从地址 <code>47~0</code> 写入，并在同一地址读出。</p><p>将写入的地址和数据，以及读出的地址和数据用系统函数 <code>$display</code> 输出到仿真标准输出设备，进行手动比较。</p><p>有了以上的 testbench 和设计模块，就可以对设计进行仿真验证了。</p><blockquote><p>使用 testbench 仿真，参考示例详见本文<a target="_blank" rel="noopener" href="https://download.csdn.net/download/weixin_43870101/12451000">附带资源</a>中的 <code>Example-7-1</code>。</p></blockquote><h3 id="进入工程目录">3.2.1. 进入工程目录</h3><p>把<a target="_blank" rel="noopener" href="https://download.csdn.net/download/weixin_43870101/12451000">附带资源</a>中的 <code>Example-7-1</code> 目录复制到本地硬盘。例如，复制到 <code>D:</code> 盘的根目录下。运行 ModelSim 仿真器。在 ModelSim 仿真器的菜单中选择 <code>File -&gt; Change Directory</code> 菜单项，然后选择目录<code>D:\Example-7-1\Proj</code> 或者直接在 ModelSim <code>&gt;</code> 提示符后输入 <code>cd D:/Example-7-1/Proj</code> 回车。这样，就将目录切换到工程目录下。这里采用的是 ModelSim SE 10.5版本，其他版本一样适用。</p><h3 id="运行仿真">3.2.2. 运行仿真</h3><p>在 ModelSim <code>&gt;</code> 提示符后输入 <code>do sim.do</code>，然后回车。仿真就开始了。<code>do</code> 是 ModelSim 中的命令，而 <code>sim. do</code> 文件是事先编写好的 ModelSim 自动运行脚本。其中包含了编译库文件、编译设计文件、载入仿真、开始运行仿真等命令，使得整个仿真过程自动完成。ModelSim 窗口如<a href="#fig.7-21">图 7-21</a> 所示。</p><p><a id="fig.7-21"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-210-ModesimWindow.png" width="900" alt="图 7-21 ModelSim窗口"><figcaption aria-hidden="true">图 7-21 ModelSim窗口</figcaption></figure><h3 id="查看仿真结果">3.2.3. 查看仿真结果</h3><p>由于在这个 testbench 中，采用随机数作为写入数据，将写入和读出的数据都打印到标准的输出设备。因此，读者可以在 Mode!Sim 窗口中手动查看仿真结果。仿真器将 testbench 中的 <code>$display</code> 显示函数显示如<a href="#fig.7-22">图 7-22</a> 所示。</p><p><a id="fig.7-22"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-220-ModesimSimulationResult.png" width="900" alt="图 7-22 ModelSim仿真结果"><figcaption aria-hidden="true">图 7-22 ModelSim仿真结果</figcaption></figure><p>为了检查读/写数据是否一致，只需要查看以上的显示内容即可。另外，还可以通过查看具体的波形来调试。</p><h2 id="另一种-testbench">3.3. 另一种 testbench<a id="toc.3.3"></a></h2><p>在本小节中，采用另一种 testbench 。与 <a href="#toc.3.2">3.2 小节</a>中的 testbench 对比，这里有两点不同：</p><ul><li><p>写数据源是从文件 <code>Read_In_File.txt</code> 中读入的，不再是由 <code>$random</code> 系统函数产生的随机数；</p></li><li><p>读出数据被写人到另一个文件 <code>Write_Out_File</code> 中，不仅向标准输出设备输出。</p></li></ul><p>这种新的测试平台顶层结构如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// NorTestBench.v</span></span><br><span class="line"><span class="keyword">module</span> NorTestBench;                <span class="comment">// testbench 顶层模块</span></span><br><span class="line">...</span><br><span class="line"><span class="keyword">reg</span>     [<span class="number">7</span>:<span class="number">0</span>]   DataSource [<span class="number">0</span>:<span class="number">47</span>];  <span class="comment">// 定义一个数组</span></span><br><span class="line"><span class="keyword">integer</span> Write_Out_File;             <span class="comment">// 定义文件指针</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 仿真向量产生</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span> : ACCESS</span><br><span class="line">    ...</span><br><span class="line">    <span class="comment">// 将 Read_In_File.txt 文件中的数据读出, 并写人到 DataSource 数组中</span></span><br><span class="line">    <span class="built_in">$readmemh</span> ( <span class="string">"Read_In_File.txt"</span>, DataSource );</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 将 Write_Out_File.txt 文件打开, 并将文件指针赋给 write_Out_file</span></span><br><span class="line">    Write_Out_File = <span class="built_in">$fopen</span>(<span class="string">"Write_Out_File.txt"</span>);</span><br><span class="line">    ...</span><br><span class="line">    <span class="keyword">for</span> ( i=<span class="number">6'b101111</span>; i&gt;= <span class="number">0</span>; i=i-<span class="number">1</span> ) <span class="keyword">begin</span>  <span class="comment">// 遍历 47~0 地址</span></span><br><span class="line">        ...</span><br><span class="line">        <span class="comment">// 从 DataSource 数组中读取数据源</span></span><br><span class="line">        Data_out = DataSource[i] ;</span><br><span class="line">        ...</span><br><span class="line">        <span class="comment">// 将读出的地址和数据信息写入到 Write_Out_File 指定的文件中</span></span><br><span class="line">        <span class="built_in">$fdisplay</span> (Write_Out_File, <span class="string">"@%h\n%h"</span>, Mpi_addr, Data_in);</span><br><span class="line">        ...</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    ...</span><br><span class="line">    <span class="built_in">$fclose</span> (Write_Out_File);               <span class="comment">// 关闭 Write_OUt_File 文件, 释放指针</span></span><br><span class="line">    <span class="built_in">$stop</span>;                                  <span class="comment">// 仿真停止</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">...</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>在 <code>Read_In_File.txt</code> 文件中，根据 Verilog 的语法，存储的数据如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">@<span class="number">2</span>f</span><br><span class="line"><span class="number">24</span></span><br><span class="line">@<span class="number">2</span>e</span><br><span class="line"><span class="number">81</span></span><br><span class="line">@<span class="number">2</span>d</span><br><span class="line"><span class="number">09</span></span><br><span class="line"><span class="comment">// ...</span></span><br></pre></td></tr></tbody></table></figure><p>地址由 <code>2f</code> 到 <code>0</code> 递减。</p><p>读出的地址和数据用系统函数 <code>$display</code> 输出到仿真标准输出设备。同时，也将输出数据和地址按照与 <code>Read_In_File.txt</code> 文件中一样格式写入到文件 <code>Write_Out_File. txt</code> 中，以便于比较。运行仿真以后，在仿真目录下，会生成一个 <code>Write_Out_File.txt</code> 文件，用来存储读出的地址和数据。因此只要将这两个文件打开，手动比 较，或者利用一些自动比较工具比较，就可以知道仿真结果正确与否。</p><p>关于具体的仿真步骤请参考 <a href="#toc.3.2">3.2 小节</a>中的操作步骤。工程文件在本文<a target="_blank" rel="noopener" href="https://download.csdn.net/download/weixin_43870101/12451000">附带资源</a>中的 <code>Example-7-2</code> 中。</p><p>大家将发现，运行完仿真后，在工程目录下会生成一个文件： <code>Write_Out _File.txt</code>。可以拿它与文 <code>Read_In_File.txt</code> 比较，如果两者一致说明仿真结果正确，否则结果错误。此外，还可以手动查看仿真波形调试问题。</p><h1 id="结构化-testbench-思想">4. 结构化 testbench 思想</h1><p>在<a href="#toc.3">第 3 节</a>中，介绍了两种验证 MPI 模块的 testbench。</p><p>在这些平台中，在 testbench 的顶层直接描述接口的时序，将测试数据加上去。</p><p>实际上，在 testbench 中，对 MPI 接口主要只有两种操作：写操作和读操作。</p><p>如果，把产生这两种操作的时序功能模块作为一种标准功能模块，而将要操作的地址和数据等作为参数去调用这种总线功能模块，那有什么好处呢？</p><p>这样的话，无论对 MPI 进行什么样的读/写操作，只需要调用这种通用的总线模块（就是后面要介绍的总线功能模型 BFM（Bus Functional Model））， 同时将读/写的地址和数据代入即可，操作简单，代码容易维护，同时读与写的功能模块得到了重用，这就是结构化 testbench 出现的原因。</p><p>结构化 testbench 不仅使得 BFM 和测试用例分离，而且将测试套具和测试用例也分离开了，不同的测试用例之间也是相互独立的。结构化 testbench 如 <a href="#fig.7-23">图 7-23</a> 所示。</p><p><a id="fig.7-23"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-230-StructuralTestbench.png" width="600" alt="图 7-23 结构化testbench示意"><figcaption aria-hidden="true">图 7-23 结构化testbench示意</figcaption></figure><p>结构化test bench 的好处是：</p><ul><li>总线功能模块（BFM）重用；</li><li>结构清晰，易于设计，减小testbench 设计工作量；</li><li>将 testcase 的抽象程度提高，无须关心底层细节；</li><li>适用于复杂的设计模块。</li></ul><p>为了进一步说明结构化 testbench，来看看几个基本的概念。</p><h2 id="任务和函数">4.1. 任务和函数</h2><p>在 <a href="#toc.2.1.10">2.1.10 小节</a>中，介绍了在 Verilog 中的两种功能封装方法：</p><ul><li>任务：<code>task</code>;</li><li>函数：<code>function</code>。</li></ul><p>在下一小节中的 BFM 设计部分，正是利用了这种功能封装的概念。</p><h2 id="总线模型重用">4.2. 总线模型重用</h2><p>BFM 是一种将物理的接口时序操作转化成更高抽象层次接口的总线模型。</p><p>以<a href="#toc.3">第 3 节</a>中的设计为例，BFM 结构如<a href="#fig.7-17">图 7-17</a> 所示。</p><p>为了验证 FPGA 中 MPI 接口的功能，需要给 MPI 接口加各种各样的激励，仿真激励的种类越多，仿真越完备。</p><p>这里，需要在 testbench 中模拟 PowerPC 接口的时序和功能。</p><p><a id="fig.7-24"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-240-BFMDiagram.png" width="800" alt="图 7-24 BFM示意图"><figcaption aria-hidden="true">图 7-24 BFM示意图</figcaption></figure><p>在<a href="#fig.7-24">图 7-24</a> 中，<code>uP_BFM</code> 是作为一个 Verilog HDL 中的 <code>module</code> 出现的。其中，在 BFM 面对 DUV 的一边将模拟 PowerPC 的访问时序，这是一个延时非常精确的总线模型。在该模型内部有两个用户定义的任务： <code>write</code> 和 <code>read</code>，供其他模块（如测试激励）调用。</p><p>这样测试激励（testcases）就不需要关心接口时序，它们需要能调用 <code>write</code> 和 <code>read</code> 两个任务即可，实现底层时序的功能就交给了 <code>uP_BFM</code>。</p><h2 id="测试套具">4.3. 测试套具</h2><p>测试套具就是 harness。从系统测试角度说，也就是将被测模块固定，以方便测试。而从验证 Verilog 代码来说，就是<strong>将被测试模块封装起来，留出简单易用的访问接口</strong>，以利于各种测试用例来调用、测试设计模块。</p><p>如<a href="#fig.7-25">图 7-25</a>，harness 中实例化了 <code>uP _BFM</code> 和 DUV，以及一些基本的激励，如 <code>Clock</code> 和复位的产生。另外，测试激励可以通过 harness 中 <code>uP _BFM</code> 的任务，来对 DUV 施加各种激励。</p><p><a id="fig.7-25"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-250-Harness.png" width="600" alt="图 7-25 harness测试套具"><figcaption aria-hidden="true">图 7-25 harness测试套具</figcaption></figure><h2 id="测试用例">4.4. 测试用例</h2><p>在上一小节中，介绍了测试套具，即 harness。当把被测模块固定好以后，就需要各种各样的测试用例来进行测试，尽量考虑多一些边界条件，保证测试的覆盖率。</p><p>测试激励被称为 testcase，如<a href="#fig.7-26">图 7-26</a> 所示。</p><p><a id="fig.7-26"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-260-Testcase.png" width="700" alt="图 7-26 testcase测试用例"><figcaption aria-hidden="true">图 7-26 testcase测试用例</figcaption></figure><p>testcase 中的各种用例可以通过图中的虚线箭头来调用 harness 中的任务。关于测试用例和 harness 之间的层次关系，请参考下一小节的内容。</p><p>另外，设计测试用例时需要考虑测试用例的可扩展性和独立性。</p><h2 id="结构化-testbench">4.5. 结构化 testbench</h2><p>在这一小节中，将讨论测试用例、harness 的层次关系。</p><h3 id="单顶层-testbench">4.5.1. 单顶层 testbench</h3><p>在单顶层的 testbench 中，只有一个顶层。harness 的实例，以及各种测试用例都在顶层中。单顶层的testbench 结构如<a href="#fig.7-27">图 7-27</a> 所示。</p><p><a id="fig.7-27"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-270-SingleTopTestbench.png" width="650" alt="图 7-27 单顶层的testbench结构"><figcaption aria-hidden="true">图 7-27 单顶层的testbench结构</figcaption></figure><p>假设 harness 在 testbench 顶层中的实例名叫 <code>inst_harness</code>，harness 实例化进来的模块 <code>uP_BFM</code> 里面有一个任务 <code>SEND_DATA</code>，该任务可以产生激励输入到 DUV，在 testcase 里调用该任务就可写为：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    ...</span><br><span class="line">    inst_harness<span class="variable">.uP_BFM</span><span class="variable">.SEND_DATA</span>(...);</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><h3 id="多顶层-testbench">4.5.2. 多顶层 testbench<a id="toc.4.5.2"></a></h3><p>Verilog 语言支持多顶层结构。</p><p>在多顶层的 testbench 中，通常有一个 harness 顶层，用来实例化设计模块，实例化 BFM，以及提供一些基本的激励，如 <code>clock</code> 和复位等。而多个测试用例都可以作为顶层，不同的测试用例用来测试不同的特性或者边界条件。这样的话，如果要增加或减少用例，只需要增加文件或减少文件即可，对现有文件的修改非常少，防止引入人为的错误。多顶层的 testbench 结构如<a href="#fig.7-28">图 7-28</a> 所示。</p><p><a id="fig.7-28"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-280-MultiTopTestbench.png" width="750" alt="图 7-28 多顶层的testbench结构"><figcaption aria-hidden="true">图 7-28 多顶层的testbench结构</figcaption></figure><p>harness 顶层由 DUV 和一些接口模型（BFM）构成一个狭义上的测试平台，其他测试用例模块可以调用 BFM 里面的 <code>task</code>、<code>function</code> 等，向 DUV 施加激励。</p><p>注意这些顶层之间是没有端口映射的，它们之间的互相调用和访问是通过层次路径名的方式来访问，<strong>上图的虚线表示层次路径名的访问</strong>。</p><p>下面举例说明层次路径是如何访问的。</p><p>由于大部分人对 C 都有所认识，在这里做个比较，便于了解。Verilog HDL 的顶层类似于 C 的结构体，而实例化的模块、任务、函数、变量等就是结构体里的成员，可以通过点 <code>.</code> 隔开的方式访问结构体里面的每一个成员。</p><p>顶层 harness 实例化进来的模块 <code>uP_BFM</code> 里面有一个任务 <code>SEND_DATA</code>，该任务可以产生激励输入到 DUV，在每个 testcase 的 module 文件中调用该任务就可写为：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    ...</span><br><span class="line">    Harness<span class="variable">.uP_BFM</span><span class="variable">.SEND_DATA</span>(...);</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p><strong>多顶层结构的可扩展和重用性比单顶层结构强得多</strong>。层次路径的访问方式非常有用，希望大家都能掌握它的用法。</p><h3 id="testbench-设计思想">4.5.3. testbench 设计思想</h3><p>验证的完备性对于 testbench 的设计意义非常重大。因此，设计 testbench 时需要清楚究竟要验证什么特性，怎么才能将各种设计的特性转化为设计的激励。</p><p>以下是设计一个 testbench 的基本思想和步骤，仅供参考：</p><ul><li>从需求（SPEC）规格到特性（features）：从设计的规格提取设计的特性；</li><li>从特性到用例（testcase）：根据设计特性，编写出相应的测试用例来验证该特性；</li><li>从用例到 testbench：用例测试用例，就可以搭建测试平台（testbench）。</li></ul><p>testbench 不是凭空设计的，它的根本起点还是一个设计的需求规格。验证工程师的基本工作，正是要验证逻辑设计工程师的设计是否满足需求规格。</p><h1 id="实例结构化-testbench-的编写">5. 实例：结构化 testbench 的编写</h1><p>以上重点介绍了结构化 testbench 的思想、基本组成部分和优点。在这里，通过两个实例，从理论到实战过渡。</p><h2 id="单顶层-testbench-1">5.1. 单顶层 testbench<a id="toc.5.1"></a></h2><p>单顶层 testbench 结构如<a href="#fig.7-29">图 7-29</a> 所示。</p><p><a id="fig.7-29"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-290-SingleTopTestbenchDemo.png" width="600" alt="图 7-29 单顶层testbench结构"><figcaption aria-hidden="true">图 7-29 单顶层testbench结构</figcaption></figure><p>在单顶层 testbench 中，实例化 harness，同时写了两个测试用例来调用 <code>uP_BFM</code> 实例中的读/写任务。</p><p>其中 harness 中包括 <code>uP_BFM</code> 和 <code>MPI</code> 设计的实例化模块，以及一些基本的激励。</p><p>testcase 顶层代码如下：</p><figure class="highlight verilog"><figcaption><span>testcase.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// testcase.v</span></span><br><span class="line"><span class="comment">// - - - - - - - - - - - - - - - - - - - - - - - - - - - -</span></span><br><span class="line"><span class="comment">//            Verilog Design &amp; Verification</span></span><br><span class="line"><span class="comment">//            EDA Pioneer</span></span><br><span class="line"><span class="comment">// - - - - - - - - - - - - - - - - - - - - - - - - - - - -</span></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/100ps</span></span><br><span class="line"><span class="keyword">module</span> testcase ;</span><br><span class="line"></span><br><span class="line">harness inst_harness ();</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>] Data_out;</span><br><span class="line"><span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>] Data_in;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>] DataSource [<span class="number">0</span>:<span class="number">47</span>];</span><br><span class="line"><span class="keyword">integer</span>      Write_Out_File;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span>: MYCASE</span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    # <span class="number">222</span> ;</span><br><span class="line">    <span class="comment">// testcase 1:</span></span><br><span class="line">    <span class="keyword">for</span> ( i=<span class="number">6'b101111</span>; i&gt;= <span class="number">0</span>; i=i-<span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">        Data_out = {<span class="built_in">$random</span>} % <span class="number">256</span>; <span class="comment">//data between 0~255</span></span><br><span class="line">        inst_harness<span class="variable">.inst_BFM</span><span class="variable">.Write</span>(Data_out, i);</span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">"case1, Addr: %h -&gt; DataWrite: %h"</span>, i, Data_out);</span><br><span class="line">        inst_harness<span class="variable">.inst_BFM</span><span class="variable">.Read</span>(Data_in, i);</span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">"case1, Addr: %h -&gt; DataRead: %h"</span>, i, Data_in);</span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">"------------------------"</span>);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="built_in">$readmemh</span> ( <span class="string">"Read_In_File.txt"</span>, DataSource );</span><br><span class="line">    Write_Out_File = <span class="built_in">$fopen</span>(<span class="string">"Write_Out_File.txt"</span>);</span><br><span class="line">    <span class="comment">// testcase 2</span></span><br><span class="line">    <span class="keyword">for</span> ( i=<span class="number">6'b101111</span>; i&gt;= <span class="number">0</span>; i=i-<span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">        Data_out = DataSource[i] ;</span><br><span class="line">        inst_harness<span class="variable">.inst_BFM</span><span class="variable">.Write</span>(Data_out, i);</span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">"case2, Addr: %h -&gt; DataWrite: %h"</span>, i, Data_out);</span><br><span class="line">        inst_harness<span class="variable">.inst_BFM</span><span class="variable">.Read</span>(Data_in, i);</span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">"case2, Addr: %h -&gt; DataRead: %h"</span>, i, Data_in);</span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">"------------------------"</span>);</span><br><span class="line">        <span class="built_in">$fdisplay</span> (Write_Out_File, <span class="string">"@%h\n%h"</span>, i, Data_in);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="built_in">$fclose</span> ( Write_Out_File );</span><br><span class="line">    <span class="built_in">$display</span> (<span class="string">"Simulation Finished!"</span>);</span><br><span class="line">    <span class="built_in">$stop</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>harness 的模块结构如下：</p><figure class="highlight verilog"><figcaption><span>harness.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// harness.v</span></span><br><span class="line"><span class="comment">// - - - - - - - - - - - - - - - - - - - - - - - - - - - -</span></span><br><span class="line"><span class="comment">//            Verilog HDL Design &amp; Verification</span></span><br><span class="line"><span class="comment">//            EDA Pioneer</span></span><br><span class="line"><span class="comment">// - - - - - - - - - - - - - - - - - - - - - - - - - - - -</span></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/100ps</span></span><br><span class="line"><span class="keyword">module</span> harness ;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Clock Stimulus generation</span></span><br><span class="line">...</span><br><span class="line"><span class="comment">// Reset Stimulus generation</span></span><br><span class="line">...</span><br><span class="line"><span class="keyword">tri</span>  [<span class="number">7</span>:<span class="number">0</span>] Mpi_data;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">5</span>:<span class="number">0</span>] Mpi_addr ;</span><br><span class="line"><span class="keyword">wire</span>       Mpi_cs_n;</span><br><span class="line"><span class="keyword">wire</span>       Mpi_rw;</span><br><span class="line"></span><br><span class="line"><span class="comment">// BFM模块实例</span></span><br><span class="line">uP_BFM inst_BFM (</span><br><span class="line">    <span class="variable">.uP_data</span>    (Mpi_data   ),</span><br><span class="line">    <span class="variable">.uP_addr</span>    (Mpi_addr   ),</span><br><span class="line">    <span class="variable">.uP_cs_n</span>    (Mpi_cs_n   ),</span><br><span class="line">    <span class="variable">.uP_rw</span>      (Mpi_rw     )</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="comment">// MPI设计模块实例</span></span><br><span class="line">MPI u_MPI (</span><br><span class="line">    <span class="variable">.Clock</span>      (Clock      ),</span><br><span class="line">    <span class="variable">.Rst_n</span>      (Rst_n      ),</span><br><span class="line">    <span class="variable">.Mpi_data</span>   (Mpi_data   ),</span><br><span class="line">    <span class="variable">.Mpi_addr</span>   (Mpi_addr   ),</span><br><span class="line">    <span class="variable">.Mpi_cs_n</span>   (Mpi_cs_n   ),</span><br><span class="line">    <span class="variable">.Mpi_rw</span>     (Mpi_rw )</span><br><span class="line">    ) ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>注意到，在 testcase 顶层中，harness 的实例名为 <code>inst_harness</code>，而在 harness 中，<code>uP_BFM</code> 的实例名为 <code>inst_BFM</code>。因此，测试用例中调用 <code>uP_BFM</code> 中的 <code>Write</code> 和 <code>Read</code> 任务时，采用如下方法：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">inst_harness<span class="variable">.inst_BFM</span><span class="variable">.Write</span>(Data_out, i);   <span class="comment">// Data_out 为写数据, i 为写地址</span></span><br><span class="line">inst_harness<span class="variable">.inst_BFM</span><span class="variable">.Read</span>(Data_in, i);   <span class="comment">// Data_in 为读数据, i 为读地址</span></span><br></pre></td></tr></tbody></table></figure><p>关于具体的仿真步骤请参考 <a href="#toc.3.2">3.2 小节</a>中的操作步骤。工程文件在本文<a target="_blank" rel="noopener" href="https://download.csdn.net/download/weixin_43870101/12451000">附带资源</a>中的 <code>Example-7-3</code> 目录中。仿真运行结果打印如下：</p><figure class="highlight plaintext"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"># case1, Addr: 0000002f -&gt; DataWrite: 24</span><br><span class="line"># case1, Addr: 0000002f -&gt; DataRead: 24</span><br><span class="line"># ------------------------</span><br><span class="line"># case1, Addr: 0000002e -&gt; DataWrite: 81</span><br><span class="line"># case1, Addr: 0000002e -&gt; DataRead: 81</span><br><span class="line"># ------------------------</span><br><span class="line">...</span><br><span class="line"># case2, Addr: 0000002f -&gt; DataWrite: 24</span><br><span class="line"># case2, Addr: 0000002f -&gt; DataRead: 24</span><br><span class="line"># ------------------------</span><br><span class="line"># case2, Addr: 0000002e -&gt; DataWrite: 81</span><br><span class="line"># case2, Addr: 0000002e -&gt; DataRead: 81</span><br><span class="line"># ------------------------</span><br><span class="line">...</span><br></pre></td></tr></tbody></table></figure><p>这里的 <code>case1</code> 就是延用 <a href="#toc.3.2">3.2 小节</a>中的测试激励，数据源为随机数。而 <code>case2</code> 就是 <a href="#toc.3.3">3.3 小节</a>中的测试激励，数据源是从文件 <code>Read_In_File.txt</code> 中读出的。这里将两种数据的测试用例合并到一个文件的不同用例下，检查仿真结果的方法也相同。</p><h2 id="多顶层-testbench-1">5.2. 多顶层 testbench</h2><p>多顶层 testbench 结构如<a href="#fig.7-30">图 7-30</a> 所示，多个 testcase 文件都可以调用 harness 中的读/写任务。</p><p><a id="fig.7-30"></a></p><figure><img data-src="../images/post/2023-04-16-josh-verilog-part-7/2023-04-16-josh-verilog-part-7-300-MultiTopTestbenchDemo.png" width="600" alt="图 7-30 多顶层testbench结构"><figcaption aria-hidden="true">图 7-30 多顶层testbench结构</figcaption></figure><p>在 testcase 代码中，如果需要调用 harness 下 <code>uP_BFM</code> 实例中的读/写任务，则需要在 testcase 中写类似如下代码：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">harness<span class="variable">.inst_BFM</span><span class="variable">.Write</span>(Data_out, i);   <span class="comment">// Data_out 为写数据. i 为写地址</span></span><br><span class="line">harness<span class="variable">.inst_BFM</span><span class="variable">.Read</span>(Data_in, i);     <span class="comment">// Data_in 为读数据. i 为读地址</span></span><br></pre></td></tr></tbody></table></figure><blockquote><p>ModelSim 中调用多个顶层仿真的命令： <code>vsim-L altera_mf testcase harness</code>。</p></blockquote><p>在多顶层的结构中，harness 代码是不变的，只有 testcase 需要做相应的修改。代码修改如下：</p><figure class="highlight verilog"><figcaption><span>testcase.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// testcase.v</span></span><br><span class="line"><span class="comment">// - - - - - - - - - - - - - - - - - - - - - - - - - - - -</span></span><br><span class="line"><span class="comment">//            Verilog Design &amp; Verification</span></span><br><span class="line"><span class="comment">//            EDA Pioneer</span></span><br><span class="line"><span class="comment">// - - - - - - - - - - - - - - - - - - - - - - - - - - - -</span></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/100ps</span></span><br><span class="line"><span class="keyword">module</span> testcase ;</span><br><span class="line"></span><br><span class="line"><span class="comment">//harness inst_harness ();</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>] Data_out;</span><br><span class="line"><span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>] Data_in;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>] DataSource [<span class="number">0</span>:<span class="number">47</span>];</span><br><span class="line"><span class="keyword">integer</span>      Write_Out_File;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span>: MYCASE</span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    # <span class="number">222</span> ;</span><br><span class="line">    <span class="comment">// testcase 1:</span></span><br><span class="line">    <span class="keyword">for</span> ( i=<span class="number">6'b101111</span>; i&gt;= <span class="number">0</span>; i=i-<span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">        Data_out = {<span class="built_in">$random</span>} % <span class="number">256</span>; <span class="comment">//data between 0~255</span></span><br><span class="line">        harness<span class="variable">.inst_BFM</span><span class="variable">.Write</span>(Data_out, i);</span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">"case1, Addr: %h -&gt; DataWrite: %h"</span>, i, Data_out);</span><br><span class="line">        harness<span class="variable">.inst_BFM</span><span class="variable">.Read</span>(Data_in, i);</span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">"case1, Addr: %h -&gt; DataRead: %h"</span>, i, Data_in);</span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">"------------------------"</span>);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="built_in">$readmemh</span> ( <span class="string">"Read_In_File.txt"</span>, DataSource );</span><br><span class="line">    Write_Out_File = <span class="built_in">$fopen</span>(<span class="string">"Write_Out_File.txt"</span>);</span><br><span class="line">    <span class="comment">// testcase 2</span></span><br><span class="line">    <span class="keyword">for</span> ( i=<span class="number">6'b101111</span>; i&gt;= <span class="number">0</span>; i=i-<span class="number">1</span> ) <span class="keyword">begin</span></span><br><span class="line">        Data_out = DataSource[i] ;</span><br><span class="line">        harness<span class="variable">.inst_BFM</span><span class="variable">.Write</span>(Data_out, i);</span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">"case2, Addr: %h -&gt; DataWrite: %h"</span>, i, Data_out);</span><br><span class="line">        harness<span class="variable">.inst_BFM</span><span class="variable">.Read</span>(Data_in, i);</span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">"case2, Addr: %h -&gt; DataRead: %h"</span>, i, Data_in);</span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">"------------------------"</span>);</span><br><span class="line">        <span class="built_in">$fdisplay</span> (Write_Out_File, <span class="string">"@%h\n%h"</span>, i, Data_in);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="built_in">$fclose</span> ( Write_Out_File );</span><br><span class="line">    <span class="built_in">$display</span> (<span class="string">"Simulation Finished!"</span>);</span><br><span class="line">    <span class="built_in">$stop</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>容易发现，在本例中，testcase 调用 harness 中的任务格式如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">harness<span class="variable">.inst_BFM</span><span class="variable">.Write</span>(Data_out, i);    <span class="comment">// 直接引用 harness 模块名</span></span><br></pre></td></tr></tbody></table></figure><p>而在 <a href="#toc.5.1">5.1 小节</a>的单顶层 testbench 中格式如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">inst_harness<span class="variable">.inst_BFM</span><span class="variable">.Write</span>(Data_out, i);  <span class="comment">// 引用 harness 在 testcase 中的实例名: inst_harness</span></span><br></pre></td></tr></tbody></table></figure><p>具体的仿真步骤请参考 <a href="#toc.3.2">3.2 小节</a>中的操作步骤。工程文件在本文<a target="_blank" rel="noopener" href="https://download.csdn.net/download/weixin_43870101/12451000">附带资源</a>中的 <code>Example-7-4</code> 目录中。</p><h1 id="扩展-verilog-的高层建模能力">6. 扩展 Verilog 的高层建模能力</h1><p>一些 Verilog 的高级用户在使用 Verilog 编写 testbench 时常常感到它的文件输入/输出操作，以及高级抽象的数学功能比 C 语言要弱，毕竟 Verilog 是硬件描述语言。</p><p>不过，Verilog 还是开放了一个接口叫 <strong>PLI</strong>（编程语言接口），专门用来和 C 语言的程序通信。这样，借助 PLI，Verilog 的高层次建模的不足就得到了弥补。</p><p>目前，业界绝大部分的仿真器都支持PLI。</p><p>这里简单说明一下PLI 如何工作。例如，在 PC 上运行了一个 Verilog 的仿真器，同时还运行了一个 C 语言编写的应用程序。该 C 应用程序可以通过 PC 的一个内存空间与 Verilog 仿真器交换数据。比如应用程序产生的激励可以放在内存中，等待仿真器取走数据后，将结果写回。应用程序再将写回的结果取走。这样完成了一个由 C 应用程序扩展Verilog 语言能力的过程。</p><p>关于PLI，这里不再详述，感兴趣可以参考其他文献。</p><h1 id="小结">7. 小结</h1><p>在本篇笔记中，介绍了验证和仿真的基本概念。重点叙述了如何建立 testbench 、如何搭建仿真环境以及如何确认仿真结果。</p><p>通过一个 CPU 接口的设计，介绍了 testbench 的设计方法、结构化的 testbench 。希望大家能通过实例熟练掌握 testbench 的设计方法。</p><p>另外补充一点，testbench 是<strong>可以继承的</strong>。虽然在本篇笔记中，重点放在 RTL 级的代码仿真上，但同样的 testbench 在门级仿真或者后仿真阶段，也可以使用。</p><h1 id="参考文献">参考文献</h1><p>EDA 先锋工作室. <em>轻松成为设计高手——Verilog HDL 实用精解.</em> 北京航空航天大学出版社, 2012.</p><link rel="stylesheet" href="https://fastly.jsdelivr.net/npm/markmap-toolbar@0.18.10/dist/style.css"><script src="https://fastly.jsdelivr.net/npm/d3@7"></script><script src="https://fastly.jsdelivr.net/npm/markmap-view@0.18.10"></script><script src="https://fastly.jsdelivr.net/npm/markmap-toolbar@0.18.10"></script><link rel="stylesheet" href="/css/markmap.css"><script src="/js/markmap.js"></script></div><footer class="post-footer"><div class="post-copyright"><ul><li class="post-copyright-author"><strong>本文作者： </strong>Josh Gao</li><li class="post-copyright-link"><strong>本文链接：</strong> <a href="https://josh-gao.top/posts/e060f513.html" title="Josh&#39;s Note — Verilog&lt;br&gt;Part 7 逻辑验证与 testbench 编写">https://josh-gao.top/posts/e060f513.html</a></li><li class="post-copyright-license"><strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh" rel="noopener" target="_blank"><i class="fab fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！</li></ul></div><div class="post-tags"><a href="/tags/Verilog/" rel="tag"><i class="fa fa-tag"></i> Verilog</a> <a href="/tags/HDL/" rel="tag"><i class="fa fa-tag"></i> HDL</a> <a href="/tags/Testbench/" rel="tag"><i class="fa fa-tag"></i> Testbench</a> <a href="/tags/%E7%B3%BB%E7%BB%9F%E5%87%BD%E6%95%B0/" rel="tag"><i class="fa fa-tag"></i> 系统函数</a> <a href="/tags/%E4%BB%BF%E7%9C%9F/" rel="tag"><i class="fa fa-tag"></i> 仿真</a> <a href="/tags/%E6%BF%80%E5%8A%B1/" rel="tag"><i class="fa fa-tag"></i> 激励</a> <a href="/tags/%E6%97%B6%E9%92%9F/" rel="tag"><i class="fa fa-tag"></i> 时钟</a> <a href="/tags/%E5%A4%8D%E4%BD%8D/" rel="tag"><i class="fa fa-tag"></i> 复位</a> <a href="/tags/%E7%B3%BB%E7%BB%9F%E4%BB%BB%E5%8A%A1/" rel="tag"><i class="fa fa-tag"></i> 系统任务</a> <a href="/tags/%E5%87%BD%E6%95%B0/" rel="tag"><i class="fa fa-tag"></i> 函数</a> <a href="/tags/%E4%BB%BB%E5%8A%A1/" rel="tag"><i class="fa fa-tag"></i> 任务</a></div><div class="post-nav"><div class="post-nav-item"><a href="/posts/d860a67e.html" rel="prev" title="Josh&#39;s Note — Verilog&lt;br&gt;Part 6 如何写好状态机"><i class="fa fa-angle-left"></i> Josh's Note — Verilog<br>Part 6 如何写好状态机</a></div><div class="post-nav-item"><a href="/posts/8b61f5a7.html" rel="next" title="Josh&#39;s Note — 最优阵列处理&lt;br&gt;Part 1.1 频率-波数响应和波束方向图">Josh's Note — 最优阵列处理<br>Part 1.1 频率-波数响应和波束方向图 <i class="fa fa-angle-right"></i></a></div></div></footer></article></div><div class="comments gitalk-container"></div></div></main><footer class="footer"><div class="footer-inner"><div class="beian"><a href="https://beian.miit.gov.cn/" rel="noopener" target="_blank">京ICP备2022006859号-1 </a><img src="/images/misc/%E5%A4%87%E6%A1%88%E5%9B%BE%E6%A0%87.png" alt=""><a href="https://beian.mps.gov.cn/#/query/webSearch?code=11010802039063" rel="noopener" target="_blank">京公网安备11010802039063号</a></div><div class="copyright">&copy; 2020 – <span itemprop="copyrightYear">2025</span> <span class="with-love"><i class="fa fa-heart"></i> </span><span class="author" itemprop="copyrightHolder">Josh Gao</span></div><div class="wordcount"><span class="post-meta-item"><span class="post-meta-item-icon"><i class="fa fa-chart-line"></i> </span><span>站点总字数：</span> <span title="站点总字数">266k</span> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="fa fa-coffee"></i> </span><span>站点阅读时长 &asymp;</span> <span title="站点阅读时长">16:07</span></span></div><div class="busuanzi-count"><span class="post-meta-item" id="busuanzi_container_site_uv"><span class="post-meta-item-icon"><i class="fa fa-user"></i> </span><span class="site-uv" title="总访客量"><span id="busuanzi_value_site_uv"></span> </span></span><span class="post-meta-item" id="busuanzi_container_site_pv"><span class="post-meta-item-icon"><i class="fa fa-eye"></i> </span><span class="site-pv" title="总访问量"><span id="busuanzi_value_site_pv"></span></span></span></div><div class="powered-by">由 <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动</div></div></footer><div class="toggle sidebar-toggle" role="button"><span class="toggle-line"></span> <span class="toggle-line"></span> <span class="toggle-line"></span></div><div class="sidebar-dimmer"></div><div class="reading-progress-bar"></div><a role="button" class="book-mark-link book-mark-link-fixed"></a><noscript><div class="noscript-warning">Theme NexT works best with JavaScript enabled</div></noscript><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/gitalk@1.8.0/dist/gitalk.css" integrity="sha256-AJnUHL7dBv6PGaeyPQJcgQPDjt/Hn/PvYZde1iqfp8U=" crossorigin="anonymous"><script class="next-config" data-name="gitalk" type="application/json">{"enable":true,"github_id":"joshgao22","repo":"Josh-Blog-Comment","client_id":"eb4dc2ea750519598663","client_secret":"4fe0fb49aeb8fac49c609796b214a99a6df044cf","admin_user":"joshgao22","distraction_free_mode":true,"proxy":"https://cors-anywhere.azm.workers.dev/https://github.com/login/oauth/access_token","language":"en | es-ES | fr | ru | zh-CN | zh-TW","js":{"url":"https://cdn.jsdelivr.net/npm/gitalk@1.8.0/dist/gitalk.min.js","integrity":"sha256-MVK9MGD/XJaGyIghSVrONSnoXoGh3IFxLw0zfvzpxR4="},"path_md5":"71dc01ab1d0d3b2c252cee4a10e2ac0c"}</script><script src="/js/third-party/comments/gitalk.js" defer></script><script src="/live2dw/lib/L2Dwidget.min.js?094cbace49a39548bed64abff5988b05"></script><script>L2Dwidget.init({pluginRootPath:"live2dw/",pluginJsPath:"lib/",pluginModelPath:"assets/",tagMode:!1,log:!1,model:{jsonPath:"/live2dw/assets/assets/wanko.model.json"},display:{position:"right",width:200,height:250},mobile:{show:!0},react:{opacity:1}})</script></body></html>