# TCL File Generated by Component Editor 20.1
# Mon Jan 24 19:39:07 CET 2022
# DO NOT MODIFY


# 
# UABChip "UAB Chip" v1.0
#  2022.01.24.19:39:07
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module UABChip
# 
set_module_property DESCRIPTION ""
set_module_property NAME UABChip
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME "UAB Chip"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL ChipTop
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file EICG_wrapper.v VERILOG PATH EICG_wrapper.v
add_fileset_file IOCell.v VERILOG PATH IOCell.v
add_fileset_file chipyard.TestHarness.UABChip.top.mems.v VERILOG PATH chipyard.TestHarness.UABChip.top.mems.v
add_fileset_file chipyard.TestHarness.UABChip.top.v VERILOG PATH chipyard.TestHarness.UABChip.top.v TOP_LEVEL_FILE
add_fileset_file plusarg_reader.v VERILOG PATH plusarg_reader.v
add_fileset_file ClockDividerN.sv SYSTEM_VERILOG PATH ClockDividerN.sv


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_wire_reset reset Input 1


# 
# connection point axi4_mem_master
# 
add_interface axi4_mem_master axi4 start
set_interface_property axi4_mem_master associatedClock clock
set_interface_property axi4_mem_master associatedReset reset
set_interface_property axi4_mem_master readIssuingCapability 1
set_interface_property axi4_mem_master writeIssuingCapability 1
set_interface_property axi4_mem_master combinedIssuingCapability 1
set_interface_property axi4_mem_master ENABLED true
set_interface_property axi4_mem_master EXPORT_OF ""
set_interface_property axi4_mem_master PORT_NAME_MAP ""
set_interface_property axi4_mem_master CMSIS_SVD_VARIABLES ""
set_interface_property axi4_mem_master SVD_ADDRESS_GROUP ""

add_interface_port axi4_mem_master axi4_mem_0_bits_ar_bits_addr araddr Output 32
add_interface_port axi4_mem_master axi4_mem_0_bits_ar_bits_burst arburst Output 2
add_interface_port axi4_mem_master axi4_mem_0_bits_ar_bits_cache arcache Output 4
add_interface_port axi4_mem_master axi4_mem_0_bits_ar_bits_id arid Output 4
add_interface_port axi4_mem_master axi4_mem_0_bits_ar_bits_len arlen Output 8
add_interface_port axi4_mem_master axi4_mem_0_bits_ar_bits_lock arlock Output 1
add_interface_port axi4_mem_master axi4_mem_0_bits_ar_bits_prot arprot Output 3
add_interface_port axi4_mem_master axi4_mem_0_bits_ar_bits_qos arqos Output 4
add_interface_port axi4_mem_master axi4_mem_0_bits_ar_bits_size arsize Output 3
add_interface_port axi4_mem_master axi4_mem_0_bits_ar_ready arready Input 1
add_interface_port axi4_mem_master axi4_mem_0_bits_ar_valid arvalid Output 1
add_interface_port axi4_mem_master axi4_mem_0_bits_aw_bits_addr awaddr Output 32
add_interface_port axi4_mem_master axi4_mem_0_bits_aw_bits_burst awburst Output 2
add_interface_port axi4_mem_master axi4_mem_0_bits_aw_bits_cache awcache Output 4
add_interface_port axi4_mem_master axi4_mem_0_bits_aw_bits_id awid Output 4
add_interface_port axi4_mem_master axi4_mem_0_bits_aw_bits_len awlen Output 8
add_interface_port axi4_mem_master axi4_mem_0_bits_aw_bits_lock awlock Output 1
add_interface_port axi4_mem_master axi4_mem_0_bits_aw_bits_prot awprot Output 3
add_interface_port axi4_mem_master axi4_mem_0_bits_aw_bits_qos awqos Output 4
add_interface_port axi4_mem_master axi4_mem_0_bits_aw_bits_size awsize Output 3
add_interface_port axi4_mem_master axi4_mem_0_bits_aw_ready awready Input 1
add_interface_port axi4_mem_master axi4_mem_0_bits_aw_valid awvalid Output 1
add_interface_port axi4_mem_master axi4_mem_0_bits_b_bits_id bid Input 4
add_interface_port axi4_mem_master axi4_mem_0_bits_b_bits_resp bresp Input 2
add_interface_port axi4_mem_master axi4_mem_0_bits_b_ready bready Output 1
add_interface_port axi4_mem_master axi4_mem_0_bits_b_valid bvalid Input 1
add_interface_port axi4_mem_master axi4_mem_0_bits_r_bits_data rdata Input 32
add_interface_port axi4_mem_master axi4_mem_0_bits_r_bits_id rid Input 4
add_interface_port axi4_mem_master axi4_mem_0_bits_r_bits_last rlast Input 1
add_interface_port axi4_mem_master axi4_mem_0_bits_r_bits_resp rresp Input 2
add_interface_port axi4_mem_master axi4_mem_0_bits_r_ready rready Output 1
add_interface_port axi4_mem_master axi4_mem_0_bits_r_valid rvalid Input 1
add_interface_port axi4_mem_master axi4_mem_0_bits_w_bits_data wdata Output 32
add_interface_port axi4_mem_master axi4_mem_0_bits_w_bits_last wlast Output 1
add_interface_port axi4_mem_master axi4_mem_0_bits_w_bits_strb wstrb Output 4
add_interface_port axi4_mem_master axi4_mem_0_bits_w_ready wready Input 1
add_interface_port axi4_mem_master axi4_mem_0_bits_w_valid wvalid Output 1


# 
# connection point axi4_mmio_master
# 
add_interface axi4_mmio_master axi4 start
set_interface_property axi4_mmio_master associatedClock clock
set_interface_property axi4_mmio_master associatedReset reset
set_interface_property axi4_mmio_master readIssuingCapability 1
set_interface_property axi4_mmio_master writeIssuingCapability 1
set_interface_property axi4_mmio_master combinedIssuingCapability 1
set_interface_property axi4_mmio_master ENABLED true
set_interface_property axi4_mmio_master EXPORT_OF ""
set_interface_property axi4_mmio_master PORT_NAME_MAP ""
set_interface_property axi4_mmio_master CMSIS_SVD_VARIABLES ""
set_interface_property axi4_mmio_master SVD_ADDRESS_GROUP ""

add_interface_port axi4_mmio_master axi4_mmio_0_bits_ar_bits_addr araddr Output 31
add_interface_port axi4_mmio_master axi4_mmio_0_bits_ar_bits_burst arburst Output 2
add_interface_port axi4_mmio_master axi4_mmio_0_bits_ar_bits_cache arcache Output 4
add_interface_port axi4_mmio_master axi4_mmio_0_bits_ar_bits_id arid Output 4
add_interface_port axi4_mmio_master axi4_mmio_0_bits_ar_bits_len arlen Output 8
add_interface_port axi4_mmio_master axi4_mmio_0_bits_ar_bits_lock arlock Output 1
add_interface_port axi4_mmio_master axi4_mmio_0_bits_ar_bits_prot arprot Output 3
add_interface_port axi4_mmio_master axi4_mmio_0_bits_ar_bits_qos arqos Output 4
add_interface_port axi4_mmio_master axi4_mmio_0_bits_ar_bits_size arsize Output 3
add_interface_port axi4_mmio_master axi4_mmio_0_bits_ar_ready arready Input 1
add_interface_port axi4_mmio_master axi4_mmio_0_bits_ar_valid arvalid Output 1
add_interface_port axi4_mmio_master axi4_mmio_0_bits_aw_bits_addr awaddr Output 31
add_interface_port axi4_mmio_master axi4_mmio_0_bits_aw_bits_burst awburst Output 2
add_interface_port axi4_mmio_master axi4_mmio_0_bits_aw_bits_cache awcache Output 4
add_interface_port axi4_mmio_master axi4_mmio_0_bits_aw_bits_id awid Output 4
add_interface_port axi4_mmio_master axi4_mmio_0_bits_aw_bits_len awlen Output 8
add_interface_port axi4_mmio_master axi4_mmio_0_bits_aw_bits_lock awlock Output 1
add_interface_port axi4_mmio_master axi4_mmio_0_bits_aw_bits_prot awprot Output 3
add_interface_port axi4_mmio_master axi4_mmio_0_bits_aw_bits_qos awqos Output 4
add_interface_port axi4_mmio_master axi4_mmio_0_bits_aw_bits_size awsize Output 3
add_interface_port axi4_mmio_master axi4_mmio_0_bits_aw_ready awready Input 1
add_interface_port axi4_mmio_master axi4_mmio_0_bits_aw_valid awvalid Output 1
add_interface_port axi4_mmio_master axi4_mmio_0_bits_b_bits_id bid Input 4
add_interface_port axi4_mmio_master axi4_mmio_0_bits_b_bits_resp bresp Input 2
add_interface_port axi4_mmio_master axi4_mmio_0_bits_b_ready bready Output 1
add_interface_port axi4_mmio_master axi4_mmio_0_bits_b_valid bvalid Input 1
add_interface_port axi4_mmio_master axi4_mmio_0_bits_r_bits_data rdata Input 32
add_interface_port axi4_mmio_master axi4_mmio_0_bits_r_bits_id rid Input 4
add_interface_port axi4_mmio_master axi4_mmio_0_bits_r_bits_last rlast Input 1
add_interface_port axi4_mmio_master axi4_mmio_0_bits_r_bits_resp rresp Input 2
add_interface_port axi4_mmio_master axi4_mmio_0_bits_r_ready rready Output 1
add_interface_port axi4_mmio_master axi4_mmio_0_bits_r_valid rvalid Input 1
add_interface_port axi4_mmio_master axi4_mmio_0_bits_w_bits_data wdata Output 32
add_interface_port axi4_mmio_master axi4_mmio_0_bits_w_bits_last wlast Output 1
add_interface_port axi4_mmio_master axi4_mmio_0_bits_w_bits_strb wstrb Output 4
add_interface_port axi4_mmio_master axi4_mmio_0_bits_w_ready wready Input 1
add_interface_port axi4_mmio_master axi4_mmio_0_bits_w_valid wvalid Output 1

