# VLSI Training
  - [<span style="font-size:1.5em;">Git</span>](git.md)
  - [<span style="font-size:1.5em;">RTL Design</span>](RTL_design.md)
  - [<span style="font-size:1.5em;">RTL Design Verification</span>](RTL_design_verification.md)
  - [<span style="font-size:1.5em;">SystemVerilog</span>](SystemVerilog.md)
