

================================================================
== Vivado HLS Report for 'shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s'
================================================================
* Date:           Mon Aug 12 13:37:44 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 1.222 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_35_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_35_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 2 'read' 'kernel_window_35_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%kernel_window_34_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_34_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 3 'read' 'kernel_window_34_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%kernel_window_33_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_33_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 4 'read' 'kernel_window_33_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_window_32_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_32_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 5 'read' 'kernel_window_32_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_window_31_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_31_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 6 'read' 'kernel_window_31_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_window_30_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_30_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 7 'read' 'kernel_window_30_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_window_29_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_29_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 8 'read' 'kernel_window_29_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_window_28_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_28_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 9 'read' 'kernel_window_28_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_window_23_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_23_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 10 'read' 'kernel_window_23_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_window_22_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_22_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 11 'read' 'kernel_window_22_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_window_21_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_21_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 12 'read' 'kernel_window_21_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_window_20_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_20_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 13 'read' 'kernel_window_20_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_window_19_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_19_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 14 'read' 'kernel_window_19_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_window_18_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_18_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 15 'read' 'kernel_window_18_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_window_17_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_17_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 16 'read' 'kernel_window_17_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_window_16_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_16_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 17 'read' 'kernel_window_16_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_window_11_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_11_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 18 'read' 'kernel_window_11_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_window_10_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_10_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 19 'read' 'kernel_window_10_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_window_9_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_9_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 20 'read' 'kernel_window_9_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_window_8_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_8_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 21 'read' 'kernel_window_8_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_window_7_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_7_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 22 'read' 'kernel_window_7_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_window_6_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_6_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 23 'read' 'kernel_window_6_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_window_5_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_5_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 24 'read' 'kernel_window_5_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_window_4_V_read_3 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %kernel_window_4_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 25 'read' 'kernel_window_4_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_elem_data_3_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_3_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 26 'read' 'in_elem_data_3_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_5 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_2_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 27 'read' 'in_elem_data_2_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read104 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_1_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 28 'read' 'in_elem_data_1_V_read104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read103 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_0_V_read)" [firmware/nnet_utils/nnet_conv_stream.h:221]   --->   Operation 29 'read' 'in_elem_data_0_V_read103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:226]   --->   Operation 30 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.61ns)   --->   "%DataOut_V_96 = call i8 @"_ssdm_op_MemShiftRead.[34 x i8]P"(i8* getelementptr inbounds ([34 x i8]* @line_buffer_Array_V_5_0_0, i64 0, i64 33), i8 %in_elem_data_0_V_read103, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 31 'memshiftread' 'DataOut_V_96' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 34> <ShiftMem>
ST_1 : Operation 32 [1/1] (0.61ns)   --->   "%DataOut_V_97 = call i8 @"_ssdm_op_MemShiftRead.[34 x i8]P"(i8* getelementptr inbounds ([34 x i8]* @line_buffer_Array_V_5_1_0, i64 0, i64 33), i8 %DataOut_V_96, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 32 'memshiftread' 'DataOut_V_97' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 34> <ShiftMem>
ST_1 : Operation 33 [1/1] (0.61ns)   --->   "%DataOut_V_98 = call i8 @"_ssdm_op_MemShiftRead.[34 x i8]P"(i8* getelementptr inbounds ([34 x i8]* @line_buffer_Array_V_5_0_1, i64 0, i64 33), i8 %in_elem_data_1_V_read104, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 33 'memshiftread' 'DataOut_V_98' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 34> <ShiftMem>
ST_1 : Operation 34 [1/1] (0.61ns)   --->   "%DataOut_V_99 = call i8 @"_ssdm_op_MemShiftRead.[34 x i8]P"(i8* getelementptr inbounds ([34 x i8]* @line_buffer_Array_V_5_1_1, i64 0, i64 33), i8 %DataOut_V_98, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 34 'memshiftread' 'DataOut_V_99' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 34> <ShiftMem>
ST_1 : Operation 35 [1/1] (0.61ns)   --->   "%DataOut_V_100 = call i8 @"_ssdm_op_MemShiftRead.[34 x i8]P"(i8* getelementptr inbounds ([34 x i8]* @line_buffer_Array_V_5_0_2, i64 0, i64 33), i8 %in_elem_data_2_V_read_5, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 35 'memshiftread' 'DataOut_V_100' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 34> <ShiftMem>
ST_1 : Operation 36 [1/1] (0.61ns)   --->   "%DataOut_V_101 = call i8 @"_ssdm_op_MemShiftRead.[34 x i8]P"(i8* getelementptr inbounds ([34 x i8]* @line_buffer_Array_V_5_1_2, i64 0, i64 33), i8 %DataOut_V_100, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 36 'memshiftread' 'DataOut_V_101' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 34> <ShiftMem>
ST_1 : Operation 37 [1/1] (0.61ns)   --->   "%DataOut_V_102 = call i8 @"_ssdm_op_MemShiftRead.[34 x i8]P"(i8* getelementptr inbounds ([34 x i8]* @line_buffer_Array_V_5_0_3, i64 0, i64 33), i8 %in_elem_data_3_V_read_5, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 37 'memshiftread' 'DataOut_V_102' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 34> <ShiftMem>
ST_1 : Operation 38 [1/1] (0.61ns)   --->   "%DataOut_V = call i8 @"_ssdm_op_MemShiftRead.[34 x i8]P"(i8* getelementptr inbounds ([34 x i8]* @line_buffer_Array_V_5_1_3, i64 0, i64 33), i8 %DataOut_V_102, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246]   --->   Operation 38 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 8> <Depth = 34> <ShiftMem>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %kernel_window_4_V_read_3, 0" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 39 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_117 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s, i8 %kernel_window_5_V_read_3, 1" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 40 'insertvalue' 'mrv_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_118 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_117, i8 %kernel_window_6_V_read_3, 2" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 41 'insertvalue' 'mrv_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_119 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_118, i8 %kernel_window_7_V_read_3, 3" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 42 'insertvalue' 'mrv_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_120 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_119, i8 %kernel_window_16_V_read_5, 4" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 43 'insertvalue' 'mrv_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_121 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_120, i8 %kernel_window_17_V_read_5, 5" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 44 'insertvalue' 'mrv_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_122 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_121, i8 %kernel_window_18_V_read_5, 6" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 45 'insertvalue' 'mrv_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_123 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_122, i8 %kernel_window_19_V_read_5, 7" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 46 'insertvalue' 'mrv_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_124 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_123, i8 %kernel_window_28_V_read_3, 8" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 47 'insertvalue' 'mrv_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_125 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_124, i8 %kernel_window_29_V_read_3, 9" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 48 'insertvalue' 'mrv_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_126 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_125, i8 %kernel_window_30_V_read_3, 10" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 49 'insertvalue' 'mrv_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_127 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_126, i8 %kernel_window_31_V_read_3, 11" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 50 'insertvalue' 'mrv_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_127, i8 %kernel_window_8_V_read_5, 12" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 51 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_12, i8 %kernel_window_9_V_read_5, 13" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 52 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_13, i8 %kernel_window_10_V_read_5, 14" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 53 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_14, i8 %kernel_window_11_V_read_5, 15" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 54 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_15, i8 %DataOut_V_97, 16" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 55 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_16, i8 %DataOut_V_99, 17" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 56 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_17, i8 %DataOut_V_101, 18" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 57 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_18, i8 %DataOut_V, 19" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 58 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_19, i8 %kernel_window_20_V_read_5, 20" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 59 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_20, i8 %kernel_window_21_V_read_5, 21" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 60 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_21, i8 %kernel_window_22_V_read_5, 22" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 61 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_22, i8 %kernel_window_23_V_read_5, 23" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 62 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_23, i8 %DataOut_V_96, 24" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 63 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_24, i8 %DataOut_V_98, 25" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 64 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_25, i8 %DataOut_V_100, 26" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 65 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_26, i8 %DataOut_V_102, 27" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 66 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_27, i8 %kernel_window_32_V_read_5, 28" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 67 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_28, i8 %kernel_window_33_V_read_5, 29" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 68 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_29, i8 %kernel_window_34_V_read_5, 30" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 69 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_30, i8 %kernel_window_35_V_read_5, 31" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 70 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_31, i8 %in_elem_data_0_V_read103, 32" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 71 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_32, i8 %in_elem_data_1_V_read104, 33" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 72 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_33, i8 %in_elem_data_2_V_read_5, 34" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 73 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_34, i8 %in_elem_data_3_V_read_5, 35" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 74 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_35" [firmware/nnet_utils/nnet_conv_stream.h:253]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.78ns, clock uncertainty: 0.347ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	wire read on port 'in_elem_data_3_V_read' (firmware/nnet_utils/nnet_conv_stream.h:221) [53]  (0 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv_stream.h:246) [64]  (0.611 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv_stream.h:246) [65]  (0.611 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
