INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Korisnik/IMP/projects/secure_gateway/dual_port_RAM_interface/dpram_interface/dpram_interface.srcs/sim_1/new/address_latch_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'address_latch_tb'
