Reading OpenROAD database at '/home/rtsang/chipalooza/sky130_ajc_ip__por/openlane/por_dig/runs/RUN_2024-04-15_08-19-42/38-openroad-repairantennas/1-diodeinsertion/por_dig.odb'…
Reading library file at '/home/rtsang/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/gz2n27iaqigc0pl644jsbk5cn7v7gs6p-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock osc_ck…
[INFO] Setting output delay to: 200
[INFO] Setting input delay to: 200
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   por_dig
Die area:                 ( 0 0 ) ( 57965 68685 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     189
Number of terminals:      24
Number of snets:          2
Number of nets:           136

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 81.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 4727.
[INFO DRT-0033] mcon shape region query size = 2573.
[INFO DRT-0033] met1 shape region query size = 680.
[INFO DRT-0033] via shape region query size = 90.
[INFO DRT-0033] met2 shape region query size = 66.
[INFO DRT-0033] via2 shape region query size = 72.
[INFO DRT-0033] met3 shape region query size = 64.
[INFO DRT-0033] via3 shape region query size = 72.
[INFO DRT-0033] met4 shape region query size = 22.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 265 pins.
[INFO DRT-0081]   Complete 75 unique inst patterns.
[INFO DRT-0084]   Complete 68 groups.
#scanned instances     = 189
#unique  instances     = 81
#stdCellGenAp          = 2057
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 1560
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 416
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:03, memory = 116.36 (MB), peak = 116.36 (MB)

Number of guides:     861

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 8 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 9 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 308.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 238.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 130.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 10.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 438 vertical wires in 1 frboxes and 248 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 35 vertical wires in 1 frboxes and 68 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.11 (MB), peak = 118.11 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.11 (MB), peak = 118.11 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 130.62 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:02, memory = 136.50 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:02, memory = 136.50 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:02, memory = 136.50 (MB).
[INFO DRT-0199]   Number of violations = 38.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        1      3      0      3
Min Hole             0      1      0      0
Recheck              0      2      6      0
Short                0     20      2      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 494.00 (MB), peak = 494.00 (MB)
Total wire length = 2187 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1103 um.
Total wire length on LAYER met2 = 1012 um.
Total wire length on LAYER met3 = 71 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 801.
Up-via summary (total 801):.

----------------------
 FR_MASTERSLICE      0
            li1    398
           met1    391
           met2     12
           met3      0
           met4      0
----------------------
                   801


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 38 violations.
    elapsed time = 00:00:00, memory = 498.00 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:01, memory = 499.50 (MB).
    Completing 30% with 27 violations.
    elapsed time = 00:00:02, memory = 499.50 (MB).
    Completing 40% with 27 violations.
    elapsed time = 00:00:02, memory = 499.50 (MB).
[INFO DRT-0199]   Number of violations = 31.
Viol/Layer        met1   met2   met3
Metal Spacing        6      1      4
Short               20      0      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 499.62 (MB), peak = 499.62 (MB)
Total wire length = 2155 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1060 um.
Total wire length on LAYER met2 = 1023 um.
Total wire length on LAYER met3 = 70 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 807.
Up-via summary (total 807):.

----------------------
 FR_MASTERSLICE      0
            li1    397
           met1    398
           met2     12
           met3      0
           met4      0
----------------------
                   807


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 31 violations.
    elapsed time = 00:00:00, memory = 499.62 (MB).
    Completing 20% with 31 violations.
    elapsed time = 00:00:00, memory = 504.87 (MB).
    Completing 30% with 33 violations.
    elapsed time = 00:00:00, memory = 504.87 (MB).
    Completing 40% with 33 violations.
    elapsed time = 00:00:03, memory = 515.27 (MB).
[INFO DRT-0199]   Number of violations = 37.
Viol/Layer        met1   met2   met3
Metal Spacing        2      1      6
Min Hole             1      0      0
Short               26      1      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 515.27 (MB), peak = 527.25 (MB)
Total wire length = 2155 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1066 um.
Total wire length on LAYER met2 = 1015 um.
Total wire length on LAYER met3 = 73 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 805.
Up-via summary (total 805):.

----------------------
 FR_MASTERSLICE      0
            li1    397
           met1    396
           met2     12
           met3      0
           met4      0
----------------------
                   805


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 37 violations.
    elapsed time = 00:00:03, memory = 550.27 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:03, memory = 489.23 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:03, memory = 489.23 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:03, memory = 489.23 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1
Metal Spacing        9
Short                5
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 550.23 (MB), peak = 550.27 (MB)
Total wire length = 2162 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1032 um.
Total wire length on LAYER met2 = 1032 um.
Total wire length on LAYER met3 = 97 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 820.
Up-via summary (total 820):.

----------------------
 FR_MASTERSLICE      0
            li1    397
           met1    402
           met2     21
           met3      0
           met4      0
----------------------
                   820


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 550.23 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 562.23 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 562.23 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 562.23 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 562.23 (MB), peak = 562.23 (MB)
Total wire length = 2164 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1032 um.
Total wire length on LAYER met2 = 1037 um.
Total wire length on LAYER met3 = 94 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 821.
Up-via summary (total 821):.

----------------------
 FR_MASTERSLICE      0
            li1    397
           met1    405
           met2     19
           met3      0
           met4      0
----------------------
                   821


[INFO DRT-0198] Complete detail routing.
Total wire length = 2164 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1032 um.
Total wire length on LAYER met2 = 1037 um.
Total wire length on LAYER met3 = 94 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 821.
Up-via summary (total 821):.

----------------------
 FR_MASTERSLICE      0
            li1    397
           met1    405
           met2     19
           met3      0
           met4      0
----------------------
                   821


[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:13, memory = 562.23 (MB), peak = 562.23 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/home/rtsang/chipalooza/sky130_ajc_ip__por/openlane/por_dig/runs/RUN_2024-04-15_08-19-42/40-openroad-detailedrouting/por_dig.odb'…
Writing netlist to '/home/rtsang/chipalooza/sky130_ajc_ip__por/openlane/por_dig/runs/RUN_2024-04-15_08-19-42/40-openroad-detailedrouting/por_dig.nl.v'…
Writing powered netlist to '/home/rtsang/chipalooza/sky130_ajc_ip__por/openlane/por_dig/runs/RUN_2024-04-15_08-19-42/40-openroad-detailedrouting/por_dig.pnl.v'…
Writing layout to '/home/rtsang/chipalooza/sky130_ajc_ip__por/openlane/por_dig/runs/RUN_2024-04-15_08-19-42/40-openroad-detailedrouting/por_dig.def'…
Writing timing constraints to '/home/rtsang/chipalooza/sky130_ajc_ip__por/openlane/por_dig/runs/RUN_2024-04-15_08-19-42/40-openroad-detailedrouting/por_dig.sdc'…
