{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480360230166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480360230176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 14:10:29 2016 " "Processing started: Mon Nov 28 14:10:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480360230176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360230176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test4 -c Test4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test4 -c Test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360230176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480360230595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480360230595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "W:/ECE241/FinalProject/Test4/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "W:/ECE241/FinalProject/Test4/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "W:/ECE241/FinalProject/Test4/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "W:/ECE241/FinalProject/Test4/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adsfk.v 1 1 " "Found 1 design units, including 1 entities, in source file adsfk.v" { { "Info" "ISGN_ENTITY_NAME" "1 adsfk " "Found entity 1: adsfk" {  } { { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y Test4.v(24) " "Verilog HDL Declaration information at Test4.v(24): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480360238115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y Test4.v(94) " "Verilog HDL Declaration information at Test4.v(94): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480360238115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test4.v 2 2 " "Found 2 design units, including 2 entities, in source file test4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test4 " "Found entity 1: Test4" {  } { { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238115 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawNewBackground " "Found entity 2: drawNewBackground" {  } { { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "W:/ECE241/FinalProject/Test4/division.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock Test4.v(75) " "Verilog HDL Implicit Net warning at Test4.v(75): created implicit net for \"clock\"" {  } { { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test4 " "Elaborating entity \"Test4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480360238317 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start Test4.v(15) " "Verilog HDL or VHDL warning at Test4.v(15): object \"start\" assigned a value but never read" {  } { { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480360238317 "|Test4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "Test4.v" "VGA" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "W:/ECE241/FinalProject/Test4/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "W:/ECE241/FinalProject/Test4/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "W:/ECE241/FinalProject/Test4/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Title.mif " "Parameter \"INIT_FILE\" = \"Title.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238411 ""}  } { { "vga_adapter.v" "" { Text "W:/ECE241/FinalProject/Test4/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480360238411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h8m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h8m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h8m1 " "Found entity 1: altsyncram_h8m1" {  } { { "db/altsyncram_h8m1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_h8m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h8m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_h8m1:auto_generated " "Elaborating entity \"altsyncram_h8m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_h8m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_h8m1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_h8m1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_h8m1.tdf" "decode2" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_h8m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_h8m1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_h8m1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_h8m1.tdf" "rden_decode_b" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_h8m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_h8m1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_h8m1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_h8m1.tdf" "mux3" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_h8m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "W:/ECE241/FinalProject/Test4/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "W:/ECE241/FinalProject/Test4/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "W:/ECE241/FinalProject/Test4/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238614 ""}  } { { "vga_pll.v" "" { Text "W:/ECE241/FinalProject/Test4/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480360238614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "W:/ECE241/FinalProject/Test4/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adsfk adsfk:awegaewg " "Elaborating entity \"adsfk\" for hierarchy \"adsfk:awegaewg\"" {  } { { "Test4.v" "awegaewg" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adsfk:awegaewg\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"adsfk:awegaewg\|altsyncram:altsyncram_component\"" {  } { { "adsfk.v" "altsyncram_component" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adsfk:awegaewg\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"adsfk:awegaewg\|altsyncram:altsyncram_component\"" {  } { { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adsfk:awegaewg\|altsyncram:altsyncram_component " "Instantiated megafunction \"adsfk:awegaewg\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../GameOver.mif " "Parameter \"init_file\" = \"../GameOver.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238692 ""}  } { { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480360238692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pkg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pkg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pkg1 " "Found entity 1: altsyncram_pkg1" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pkg1 adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated " "Elaborating entity \"altsyncram_pkg1\" for hierarchy \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division division:awefgawegeaw " "Elaborating entity \"division\" for hierarchy \"division:awefgawegeaw\"" {  } { { "Test4.v" "awefgawegeaw" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide division:awefgawegeaw\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"division:awefgawegeaw\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "division.v" "LPM_DIVIDE_component" { Text "W:/ECE241/FinalProject/Test4/division.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "division:awefgawegeaw\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"division:awefgawegeaw\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "division.v" "" { Text "W:/ECE241/FinalProject/Test4/division.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "division:awefgawegeaw\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"division:awefgawegeaw\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 9 " "Parameter \"lpm_widthd\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 17 " "Parameter \"lpm_widthn\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480360238770 ""}  } { { "division.v" "" { Text "W:/ECE241/FinalProject/Test4/division.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480360238770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5gs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5gs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5gs " "Found entity 1: lpm_divide_5gs" {  } { { "db/lpm_divide_5gs.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/lpm_divide_5gs.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_5gs division:awefgawegeaw\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5gs:auto_generated " "Elaborating entity \"lpm_divide_5gs\" for hierarchy \"division:awefgawegeaw\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5gs:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/sign_div_unsign_0mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_0mh division:awefgawegeaw\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5gs:auto_generated\|sign_div_unsign_0mh:divider " "Elaborating entity \"sign_div_unsign_0mh\" for hierarchy \"division:awefgawegeaw\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5gs:auto_generated\|sign_div_unsign_0mh:divider\"" {  } { { "db/lpm_divide_5gs.tdf" "divider" { Text "W:/ECE241/FinalProject/Test4/db/lpm_divide_5gs.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_60f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_60f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_60f " "Found entity 1: alt_u_div_60f" {  } { { "db/alt_u_div_60f.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/alt_u_div_60f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480360238848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360238848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_60f division:awefgawegeaw\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5gs:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_60f:divider " "Elaborating entity \"alt_u_div_60f\" for hierarchy \"division:awefgawegeaw\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5gs:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_60f:divider\"" {  } { { "db/sign_div_unsign_0mh.tdf" "divider" { Text "W:/ECE241/FinalProject/Test4/db/sign_div_unsign_0mh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360238848 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a3 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a4 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a5 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a6 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a7 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a8 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a9 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a10 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a11 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a12 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a13 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a14 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a15 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a16 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a17 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a18 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a19 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a20 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a21 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 483 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a22 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a23 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 525 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a24 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 546 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a25 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a26 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a27 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a28 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a29 " "Synthesized away node \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 651 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360239207 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a29"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1480360239207 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1480360239207 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480360239893 "|Test4|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480360239893 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480360239971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241/FinalProject/Test4/output_files/Test4.map.smsg " "Generated suppressed messages file W:/ECE241/FinalProject/Test4/output_files/Test4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360240408 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480360240689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480360240689 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1480360240829 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1480360240829 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360240845 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360240845 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360240845 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360240923 "|Test4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480360240923 "|Test4|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1480360240923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480360240923 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480360240923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480360240923 ""} { "Info" "ICUT_CUT_TM_RAMS" "33 " "Implemented 33 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1480360240923 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1480360240923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480360240923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "920 " "Peak virtual memory: 920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480360241001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 14:10:41 2016 " "Processing ended: Mon Nov 28 14:10:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480360241001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480360241001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480360241001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480360241001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1480360242639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480360242639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 14:10:42 2016 " "Processing started: Mon Nov 28 14:10:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480360242639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480360242639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Test4 -c Test4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Test4 -c Test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480360242639 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480360242701 ""}
{ "Info" "0" "" "Project  = Test4" {  } {  } 0 0 "Project  = Test4" 0 0 "Fitter" 0 0 1480360242701 ""}
{ "Info" "0" "" "Revision = Test4" {  } {  } 0 0 "Revision = Test4" 0 0 "Fitter" 0 0 1480360242701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1480360242873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1480360242873 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Test4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Test4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480360243122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480360243169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480360243169 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1480360243247 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1480360243247 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1480360243263 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480360243590 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480360243606 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"adsfk:awegaewg\|altsyncram:altsyncram_component\|altsyncram_pkg1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_pkg1.tdf" "" { Text "W:/ECE241/FinalProject/Test4/db/altsyncram_pkg1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "adsfk.v" "" { Text "W:/ECE241/FinalProject/Test4/adsfk.v" 82 0 0 } } { "Test4.v" "" { Text "W:/ECE241/FinalProject/Test4/Test4.v" 77 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1480360243606 "|Test4|adsfk:awegaewg|altsyncram:altsyncram_component|altsyncram_pkg1:auto_generated|ram_block1a0"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480360243606 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480360243699 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1480360243715 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 40 " "No exact pin location assignment(s) for 6 pins of 40 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1480360243918 ""}
