Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: uart_tappo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_tappo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_tappo"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : uart_tappo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_11\uart_tappo\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "C:\Users\Windows\Desktop\ASE\RS232RefComp2.vhd" into library work
Parsing entity <UARTcomponent>.
Parsing architecture <Behavioral> of entity <uartcomponent>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_11\uart_tappo\uart_tappo.vhd" into library work
Parsing entity <uart_tappo>.
Parsing architecture <structural> of entity <uart_tappo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <uart_tappo> (architecture <structural>) from library <work>.

Elaborating entity <UARTcomponent> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <control_unit> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_tappo>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_11\uart_tappo\uart_tappo.vhd".
INFO:Xst:3210 - "C:\Users\Windows\Desktop\Progetto\esercizio_11\uart_tappo\uart_tappo.vhd" line 68: Output port <TBE> of the instance <u> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Windows\Desktop\Progetto\esercizio_11\uart_tappo\uart_tappo.vhd" line 68: Output port <PE> of the instance <u> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Windows\Desktop\Progetto\esercizio_11\uart_tappo\uart_tappo.vhd" line 68: Output port <FE> of the instance <u> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Windows\Desktop\Progetto\esercizio_11\uart_tappo\uart_tappo.vhd" line 68: Output port <OE> of the instance <u> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <uart_tappo> synthesized.

Synthesizing Unit <UARTcomponent>.
    Related source file is "C:\Users\Windows\Desktop\ASE\RS232RefComp2.vhd".
        BAUD_DIVIDE_G = 14
        BAUD_RATE_G = 231
    Found 1-bit register for signal <FE>.
    Found 1-bit register for signal <OE>.
    Found 1-bit register for signal <RDA>.
    Found 1-bit register for signal <PE>.
    Found 13-bit register for signal <tDelayCtr>.
    Found 4-bit register for signal <ctr>.
    Found 4-bit register for signal <tfCtr>.
    Found 8-bit register for signal <rdReg>.
    Found 10-bit register for signal <rdSReg>.
    Found 4-bit register for signal <dataCtr>.
    Found 3-bit register for signal <strCur>.
    Found 11-bit register for signal <tfSReg>.
    Found 3-bit register for signal <sttCur>.
    Found 10-bit register for signal <clkDiv>.
    Found finite state machine <FSM_0> for signal <strCur>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | stridle                                        |
    | Power Up State     | stridle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <sttCur>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sttidle                                        |
    | Power Up State     | sttidle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <clkDiv[9]_GND_6_o_add_3_OUT> created at line 268.
    Found 13-bit adder for signal <tDelayCtr[12]_GND_6_o_add_7_OUT> created at line 290.
    Found 4-bit adder for signal <ctr[3]_GND_6_o_add_11_OUT> created at line 312.
    Found 4-bit adder for signal <tfCtr[3]_GND_6_o_add_15_OUT> created at line 335.
    Found 4-bit adder for signal <dataCtr[3]_GND_6_o_add_24_OUT> created at line 411.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <UARTcomponent> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_11\uart_tappo\control_unit.vhd".
    Found 8-bit register for signal <reg_first>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <control_unit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 13-bit adder                                          : 1
 4-bit adder                                           : 3
# Registers                                            : 13
 1-bit register                                        : 4
 10-bit register                                       : 2
 11-bit register                                       : 1
 13-bit register                                       : 1
 4-bit register                                        : 3
 8-bit register                                        : 2
# Multiplexers                                         : 1
 11-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 2
# Xors                                                 : 2
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <UARTcomponent>.
The following registers are absorbed into counter <tDelayCtr>: 1 register on signal <tDelayCtr>.
The following registers are absorbed into counter <clkDiv>: 1 register on signal <clkDiv>.
The following registers are absorbed into counter <tfCtr>: 1 register on signal <tfCtr>.
The following registers are absorbed into counter <ctr>: 1 register on signal <ctr>.
The following registers are absorbed into counter <dataCtr>: 1 register on signal <dataCtr>.
Unit <UARTcomponent> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 10-bit up counter                                     : 1
 13-bit up counter                                     : 1
 4-bit up counter                                      : 3
# Registers                                            : 41
 Flip-Flops                                            : 41
# Multiplexers                                         : 1
 11-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 2
# Xors                                                 : 2
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u/FSM_1> on signal <sttCur[1:3]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 sttidle      | 000
 stttransfer  | 001
 sttshift     | 110
 sttdelay     | 011
 sttwaitwrite | 010
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u/FSM_0> on signal <strCur[1:3]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 stridle       | 000
 streightdelay | 001
 strgetdata    | 111
 strwaitfor0   | 011
 strwaitfor1   | 010
 strcheckstop  | 110
---------------------------
WARNING:Xst:1293 - FF/Latch <tfSReg_10> has a constant value of 1 in block <UARTcomponent>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <uart_tappo> ...

Optimizing unit <control_unit> ...

Optimizing unit <UARTcomponent> ...
WARNING:Xst:2677 - Node <u/PE> of sequential type is unconnected in block <uart_tappo>.
WARNING:Xst:2677 - Node <u/FE> of sequential type is unconnected in block <uart_tappo>.
WARNING:Xst:2677 - Node <u/OE> of sequential type is unconnected in block <uart_tappo>.
WARNING:Xst:2677 - Node <u/RDA> of sequential type is unconnected in block <uart_tappo>.
WARNING:Xst:1293 - FF/Latch <u/clkDiv_9> has a constant value of 0 in block <uart_tappo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u/clkDiv_8> has a constant value of 0 in block <uart_tappo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u/clkDiv_7> has a constant value of 0 in block <uart_tappo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u/clkDiv_6> has a constant value of 0 in block <uart_tappo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u/clkDiv_5> has a constant value of 0 in block <uart_tappo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u/clkDiv_4> has a constant value of 0 in block <uart_tappo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u/tDelayCtr_12> (without init value) has a constant value of 0 in block <uart_tappo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u/tDelayCtr_11> (without init value) has a constant value of 0 in block <uart_tappo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u/tDelayCtr_10> (without init value) has a constant value of 0 in block <uart_tappo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u/tDelayCtr_9> (without init value) has a constant value of 0 in block <uart_tappo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u/tDelayCtr_8> (without init value) has a constant value of 0 in block <uart_tappo>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_tappo, actual ratio is 0.

Final Macro Processing ...

Processing Unit <uart_tappo> :
	Found 3-bit shift register for signal <u/rdSReg_7>.
Unit <uart_tappo> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 63
 Flip-Flops                                            : 63
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_tappo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 88
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 10
#      LUT2                        : 11
#      LUT3                        : 10
#      LUT4                        : 16
#      LUT5                        : 1
#      LUT6                        : 9
#      MUXCY                       : 10
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 64
#      FD                          : 3
#      FDCE                        : 8
#      FDE                         : 26
#      FDR                         : 15
#      FDRE                        : 12
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 10
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              64  out of  126800     0%  
 Number of Slice LUTs:                   64  out of  63400     0%  
    Number used as Logic:                63  out of  63400     0%  
    Number used as Memory:                1  out of  19000     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     83
   Number with an unused Flip Flop:      19  out of     83    22%  
   Number with an unused LUT:            19  out of     83    22%  
   Number of fully used LUT-FF pairs:    45  out of     83    54%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 65    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.036ns (Maximum Frequency: 491.135MHz)
   Minimum input arrival time before clock: 1.521ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.036ns (frequency: 491.135MHz)
  Total number of paths / destination ports: 402 / 117
-------------------------------------------------------------------------
Delay:               2.036ns (Levels of Logic = 2)
  Source:            u/tDelayCtr_3 (FF)
  Destination:       u/tDelayCtr_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u/tDelayCtr_3 to u/tDelayCtr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.515  u/tDelayCtr_3 (u/tDelayCtr_3)
     LUT3:I0->O            4   0.097   0.309  u/tDelayCtr[12]_GND_6_o_equal_7_o<12>_SW0 (N6)
     LUT6:I5->O            7   0.097   0.307  u/tDelayCtr[12]_tDelayRst_OR_23_o1 (u/tDelayCtr[12]_tDelayRst_OR_23_o)
     FDR:R                     0.349          u/tDelayCtr_3
    ----------------------------------------
    Total                      2.036ns (0.904ns logic, 1.132ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 42 / 40
-------------------------------------------------------------------------
Offset:              1.521ns (Levels of Logic = 4)
  Source:            load (PAD)
  Destination:       u/sttCur_FSM_FFd3 (FF)
  Destination Clock: clk rising

  Data Path: load to u/sttCur_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.744  load_IBUF (load_IBUF)
     LUT6:I0->O            1   0.097   0.000  u/tDelayCtr[12]_GND_6_o_equal_7_o<12>_SW4_G (N20)
     MUXF7:I1->O           1   0.279   0.295  u/tDelayCtr[12]_GND_6_o_equal_7_o<12>_SW4 (N15)
     LUT6:I5->O            1   0.097   0.000  u/sttCur_FSM_FFd3-In (u/sttCur_FSM_FFd3-In)
     FDR:D                     0.008          u/sttCur_FSM_FFd3
    ----------------------------------------
    Total                      1.521ns (0.482ns logic, 1.039ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            u/rdReg_7 (FF)
  Destination:       output<7> (PAD)
  Source Clock:      clk rising

  Data Path: u/rdReg_7 to output<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.279  u/rdReg_7 (u/rdReg_7)
     OBUF:I->O                 0.000          output_7_OBUF (output<7>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.036|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.77 secs
 
--> 

Total memory usage is 4623696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    4 (   0 filtered)

