
---------- Begin Simulation Statistics ----------
final_tick                               175815805500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 426420                       # Simulator instruction rate (inst/s)
host_mem_usage                                 832804                       # Number of bytes of host memory used
host_op_rate                                   812500                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   234.51                       # Real time elapsed on the host
host_tick_rate                              749713056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190540041                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.175816                       # Number of seconds simulated
sim_ticks                                175815805500                       # Number of ticks simulated
system.cpu.Branches                          24000881                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     190540041                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    21046366                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         23040                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    13829382                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2550                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   137064821                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        351631611                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  351631611                       # Number of busy cycles
system.cpu.num_cc_register_reads            122908846                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            61435560                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     19459907                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                1569268                       # Number of float alu accesses
system.cpu.num_fp_insts                       1569268                       # number of float instructions
system.cpu.num_fp_register_reads              2390880                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             1344572                       # number of times the floating registers were written
system.cpu.num_func_calls                     1953960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             188723558                       # Number of integer alu accesses
system.cpu.num_int_insts                    188723558                       # number of integer instructions
system.cpu.num_int_register_reads           361783354                       # number of times the integer registers were read
system.cpu.num_int_register_writes          151141398                       # number of times the integer registers were written
system.cpu.num_load_insts                    21042632                       # Number of load instructions
system.cpu.num_mem_refs                      34872014                       # number of memory refs
system.cpu.num_store_insts                   13829382                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                510687      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                 153440968     80.53%     80.80% # Class of executed instruction
system.cpu.op_class::IntMult                   472547      0.25%     81.04% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     81.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                   99508      0.05%     81.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                       98      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                   224452      0.12%     81.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                  921012      0.48%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::MemRead                 20818188     10.93%     92.62% # Class of executed instruction
system.cpu.op_class::MemWrite                13829142      7.26%     99.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead              224444      0.12%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                240      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  190541314                       # Class of executed instruction
system.cpu.workload.numSyscalls                    98                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         50698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        51893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       106145                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            335                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1260                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8773                       # Transaction distribution
system.membus.trans_dist::CleanEvict               25                       # Transaction distribution
system.membus.trans_dist::ReadExReq             40640                       # Transaction distribution
system.membus.trans_dist::ReadExResp            40640                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1260                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        92598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        92598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  92598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6486144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6486144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6486144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41900                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   41900    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               41900                       # Request fanout histogram
system.membus.reqLayer2.occupancy           122749000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          394119500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             13611                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        59880                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1145                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40641                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40641                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           311                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13300                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       159775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                160397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13446144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13485952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            9132                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1122944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            63384                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005301                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.072615                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  63048     99.47%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    336      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              63384                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          155286500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         134852500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            777500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12351                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12352                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data               12351                       # number of overall hits
system.l2.overall_hits::total                   12352                       # number of overall hits
system.l2.demand_misses::.cpu.inst                310                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              41590                       # number of demand (read+write) misses
system.l2.demand_misses::total                  41900                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               310                       # number of overall misses
system.l2.overall_misses::.cpu.data             41590                       # number of overall misses
system.l2.overall_misses::total                 41900                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26606000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3638787000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3665393000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26606000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3638787000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3665393000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              311                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            53941                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                54252                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             311                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           53941                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               54252                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.996785                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771028                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.772322                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.996785                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771028                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.772322                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85825.806452                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87491.873046                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87479.546539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85825.806452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87491.873046                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87479.546539                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                8773                       # number of writebacks
system.l2.writebacks::total                      8773                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         41590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             41900                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        41590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41900                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23506000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3222887000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3246393000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23506000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3222887000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3246393000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.996785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.771028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.772322                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.996785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.771028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.772322                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75825.806452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77491.873046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77479.546539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75825.806452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77491.873046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77479.546539                       # average overall mshr miss latency
system.l2.replacements                           9132                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        51107                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            51107                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        51107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        51107                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           40640                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               40640                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3546928500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3546928500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87276.783957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87276.783957                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        40640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          40640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3140528500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3140528500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77276.783957                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77276.783957                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26606000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26606000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          311                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            311                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.996785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.996785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85825.806452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85825.806452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23506000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23506000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.996785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75825.806452                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75825.806452                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     91858500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     91858500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.071429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.071429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96693.157895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96693.157895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     82358500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     82358500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86693.157895                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86693.157895                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26439.038637                       # Cycle average of tags in use
system.l2.tags.total_refs                      106143                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41900                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.533246                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       183.467231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26255.571406                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.005599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.801256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.806855                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31099                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    891052                       # Number of tag accesses
system.l2.tags.data_accesses                   891052                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          39680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5323520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5363200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1122944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1122944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           41590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               41900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8773                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8773                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            225691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          30278961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              30504652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       225691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           225691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6387048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6387048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6387048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           225691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         30278961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             36891700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     17546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     83170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.056107021500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          978                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          978                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              179543                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              16570                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       41900                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8773                       # Number of write requests accepted
system.mem_ctrls.readBursts                     83800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17546                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1158                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1280371750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  418950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2851434250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15280.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34030.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    57126                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14787                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 83800                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17546                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   41895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.566608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.684478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   192.712595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          160      0.54%      0.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21143     71.92%     72.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3088     10.50%     82.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1548      5.27%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1336      4.54%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          912      3.10%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          452      1.54%     97.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          273      0.93%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          484      1.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29396                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.662577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.272043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2091.028815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          977     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           978                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.913088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.908016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.411717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               43      4.40%      4.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              934     95.50%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           978                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5362560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1121216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5363200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1122944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        30.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     30.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  175812626500                       # Total gap between requests
system.mem_ctrls.avgGap                    3469552.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5322880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1121216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 225690.744282942178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 30275321.293568227440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6377219.595311070792                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        83180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        17546                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20125000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2831309250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1721406732250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32459.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34038.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  98108214.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            104822340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             55714395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           299265960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           45810720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13878571200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26543452770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      45160888320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        86088525705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.651800                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 117122562500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5870800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  52822443000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            105065100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             55843425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           298994640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45638460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13878571200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26741941020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      44993740320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        86119794165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        489.829648                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 116683777750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5870800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  53261227750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    137064510                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        137064510                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    137064510                       # number of overall hits
system.cpu.icache.overall_hits::total       137064510                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          311                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            311                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          311                       # number of overall misses
system.cpu.icache.overall_misses::total           311                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27395000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27395000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27395000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27395000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    137064821                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    137064821                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    137064821                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    137064821                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88086.816720                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88086.816720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88086.816720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88086.816720                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          311                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          311                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          311                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          311                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27084000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27084000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87086.816720                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87086.816720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87086.816720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87086.816720                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    137064510                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       137064510                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          311                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           311                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27395000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27395000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    137064821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    137064821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88086.816720                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88086.816720                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          311                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          311                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27084000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27084000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87086.816720                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87086.816720                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           309.885527                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           137064821                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               311                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          440722.897106                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   309.885527                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.302623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.302623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          311                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.303711                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1096518879                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1096518879                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34820534                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34820534                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34820534                       # number of overall hits
system.cpu.dcache.overall_hits::total        34820534                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        53941                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          53941                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        53941                       # number of overall misses
system.cpu.dcache.overall_misses::total         53941                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3903325000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3903325000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3903325000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3903325000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34874475                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34874475                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34874475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34874475                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001547                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001547                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001547                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001547                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72362.859420                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72362.859420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72362.859420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72362.859420                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        51107                       # number of writebacks
system.cpu.dcache.writebacks::total             51107                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        53941                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        53941                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        53941                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        53941                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3849384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3849384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3849384000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3849384000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001547                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001547                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001547                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001547                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71362.859420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71362.859420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71362.859420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71362.859420                       # average overall mshr miss latency
system.cpu.dcache.replacements                  51893                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21033065                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21033065                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    254783500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    254783500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21046365                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21046365                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19156.654135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19156.654135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13300                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13300                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    241483500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    241483500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18156.654135                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18156.654135                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13787469                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13787469                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40641                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3648541500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3648541500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13828110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13828110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002939                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002939                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89774.894811                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89774.894811                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40641                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40641                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3607900500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3607900500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002939                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002939                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88774.894811                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88774.894811                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2036.337612                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34874475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             53941                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            646.530005                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            187500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2036.337612                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994305                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994305                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1530                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69802891                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69802891                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 175815805500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 175815805500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
