

================================================================
== Vitis HLS Report for 'forward_node1'
================================================================
* Date:           Wed Jun 14 16:04:40 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.681 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |                                                     |                                          |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |                       Instance                      |                  Module                  |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |grp_forward_node1_Loop_VITIS_LOOP_60_1_proc_fu_108   |forward_node1_Loop_VITIS_LOOP_60_1_proc   |    10314|    10314|  34.377 us|  34.377 us|  10314|  10314|        no|
        |grp_forward_node1_Loop_VITIS_LOOP_66_3_proc_fu_118   |forward_node1_Loop_VITIS_LOOP_66_3_proc   |     2051|     2051|   6.836 us|   6.836 us|   2051|   2051|        no|
        |grp_readVec2Stream_float_2u_s_fu_126                 |readVec2Stream_float_2u_s                 |       12|       12|  39.996 ns|  39.996 ns|     12|     12|        no|
        |grp_gemmMatAMover_float_2u_2u_s_fu_131               |gemmMatAMover_float_2u_2u_s               |     5122|     5122|  17.072 us|  17.072 us|   5122|   5122|        no|
        |grp_gemmMatBMover_float_2u_2u_s_fu_137               |gemmMatBMover_float_2u_2u_s               |     5124|     5124|  17.078 us|  17.078 us|   5124|   5124|        no|
        |grp_gemm_float_1024u_2u_10u_unsigned_int_s_fu_143    |gemm_float_1024u_2u_10u_unsigned_int_s    |        ?|        ?|          ?|          ?|      ?|      ?|  dataflow|
        |grp_writeStream2Vec_float_2u_s_fu_151                |writeStream2Vec_float_2u_s                |       12|       12|  39.996 ns|  39.996 ns|     12|     12|        no|
        |grp_forward_node1_Loop_VITIS_LOOP_134_4_proc_fu_157  |forward_node1_Loop_VITIS_LOOP_134_4_proc  |       12|       12|  39.996 ns|  39.996 ns|     12|     12|        no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.68>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%v10_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v10"   --->   Operation 11 'read' 'v10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%l_strA = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:54]   --->   Operation 12 'alloca' 'l_strA' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%l_strB = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:55]   --->   Operation 13 'alloca' 'l_strB' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%l_strC = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:56]   --->   Operation 14 'alloca' 'l_strC' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%l_strSum = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:57]   --->   Operation 15 'alloca' 'l_strSum' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.20ns)   --->   "%p_A = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:49]   --->   Operation 16 'alloca' 'p_A' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 17 [1/1] (1.24ns)   --->   "%p_B = alloca i64 1"   --->   Operation 17 'alloca' 'p_B' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 18 [1/1] (0.69ns)   --->   "%p_R = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:52]   --->   Operation 18 'alloca' 'p_R' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 19 [2/2] (2.43ns)   --->   "%call_ln0 = call void @forward_node1_Loop_VITIS_LOOP_60_1_proc, i64 %v10_read, i64 %gmem, i32 %p_B"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forward_node1_Loop_VITIS_LOOP_66_3_proc, i32 %p_A, i32 %v11"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln127 = call void @readVec2Stream<float, 2u>, i64 %l_strC" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:127]   --->   Operation 21 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forward_node1_Loop_VITIS_LOOP_60_1_proc, i64 %v10_read, i64 %gmem, i32 %p_B"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forward_node1_Loop_VITIS_LOOP_66_3_proc, i32 %p_A, i32 %v11"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln127 = call void @readVec2Stream<float, 2u>, i64 %l_strC" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:127]   --->   Operation 24 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln125 = call void @gemmMatAMover<float, 2u, 2u>, i32 %p_A, i64 %l_strA" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:125]   --->   Operation 25 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln126 = call void @gemmMatBMover<float, 2u, 2u>, i32 %p_B, i64 %l_strB" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:126]   --->   Operation 26 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln125 = call void @gemmMatAMover<float, 2u, 2u>, i32 %p_A, i64 %l_strA" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:125]   --->   Operation 27 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln126 = call void @gemmMatBMover<float, 2u, 2u>, i32 %p_B, i64 %l_strB" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:126]   --->   Operation 28 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln128 = call void @gemm<float, 1024u, 2u, 10u, unsigned int>, i64 %l_strA, i64 %l_strB, i64 %l_strC, i64 %l_strSum" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:128]   --->   Operation 29 'call' 'call_ln128' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln128 = call void @gemm<float, 1024u, 2u, 10u, unsigned int>, i64 %l_strA, i64 %l_strB, i64 %l_strC, i64 %l_strSum" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:128]   --->   Operation 30 'call' 'call_ln128' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln130 = call void @writeStream2Vec<float, 2u>, i64 %l_strSum, i32 %p_R" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:130]   --->   Operation 31 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln130 = call void @writeStream2Vec<float, 2u>, i64 %l_strSum, i32 %p_R" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:130]   --->   Operation 32 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forward_node1_Loop_VITIS_LOOP_134_4_proc, i32 %p_R, i32 %v12"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln124 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_33" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:124]   --->   Operation 34 'specdataflowpipeline' 'specdataflowpipeline_ln124' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %v12, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %v11, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_34, i32 0, i32 0, void @empty_33, i32 64, i32 0, void @empty_32, void @empty_31, void @empty_33, i32 16, i32 16, i32 16, i32 16, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @l_strA_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %l_strA, i64 %l_strA"   --->   Operation 38 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strA, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @l_strB_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %l_strB, i64 %l_strB"   --->   Operation 40 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strB, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @l_strC_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %l_strC, i64 %l_strC"   --->   Operation 42 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strC, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @l_strSum_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %l_strSum, i64 %l_strSum"   --->   Operation 44 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strSum, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forward_node1_Loop_VITIS_LOOP_134_4_proc, i32 %p_R, i32 %v12"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln138 = ret" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:138]   --->   Operation 47 'ret' 'ret_ln138' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ v10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v10_read                   (read                ) [ 00100000000]
l_strA                     (alloca              ) [ 00111111111]
l_strB                     (alloca              ) [ 00111111111]
l_strC                     (alloca              ) [ 01111111111]
l_strSum                   (alloca              ) [ 00111111111]
p_A                        (alloca              ) [ 00111000000]
p_B                        (alloca              ) [ 00111000000]
p_R                        (alloca              ) [ 00111111111]
call_ln0                   (call                ) [ 00000000000]
call_ln0                   (call                ) [ 00000000000]
call_ln127                 (call                ) [ 00000000000]
call_ln125                 (call                ) [ 00000000000]
call_ln126                 (call                ) [ 00000000000]
call_ln128                 (call                ) [ 00000000000]
call_ln130                 (call                ) [ 00000000000]
specdataflowpipeline_ln124 (specdataflowpipeline) [ 00000000000]
specmemcore_ln0            (specmemcore         ) [ 00000000000]
specmemcore_ln0            (specmemcore         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty                      (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_70                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_71                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
empty_72                   (specchannel         ) [ 00000000000]
specinterface_ln0          (specinterface       ) [ 00000000000]
call_ln0                   (call                ) [ 00000000000]
ret_ln138                  (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v10"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forward_node1_Loop_VITIS_LOOP_60_1_proc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forward_node1_Loop_VITIS_LOOP_66_3_proc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readVec2Stream<float, 2u>"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemmMatAMover<float, 2u, 2u>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemmMatBMover<float, 2u, 2u>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemm<float, 1024u, 2u, 10u, unsigned int>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeStream2Vec<float, 2u>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forward_node1_Loop_VITIS_LOOP_134_4_proc"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strA_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strB_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strC_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strSum_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="l_strA_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_strA/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="l_strB_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_strB/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="l_strC_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_strC/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="l_strSum_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_strSum/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_A_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_A/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_B_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_B/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_R_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_R/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v10_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v10_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_forward_node1_Loop_VITIS_LOOP_60_1_proc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="0" index="3" bw="32" slack="0"/>
<pin id="113" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_forward_node1_Loop_VITIS_LOOP_66_3_proc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_readVec2Stream_float_2u_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln127/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_gemmMatAMover_float_2u_2u_s_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="64" slack="2"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln125/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_gemmMatBMover_float_2u_2u_s_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="64" slack="2"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln126/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_gemm_float_1024u_2u_10u_unsigned_int_s_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="4"/>
<pin id="146" dir="0" index="2" bw="64" slack="4"/>
<pin id="147" dir="0" index="3" bw="64" slack="4"/>
<pin id="148" dir="0" index="4" bw="64" slack="4"/>
<pin id="149" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln128/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_writeStream2Vec_float_2u_s_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="6"/>
<pin id="154" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln130/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_forward_node1_Loop_VITIS_LOOP_134_4_proc_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="164" class="1005" name="v10_read_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v10_read "/>
</bind>
</comp>

<comp id="169" class="1005" name="l_strA_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="2"/>
<pin id="171" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="l_strA "/>
</bind>
</comp>

<comp id="175" class="1005" name="l_strB_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="2"/>
<pin id="177" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="l_strB "/>
</bind>
</comp>

<comp id="181" class="1005" name="l_strC_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="l_strC "/>
</bind>
</comp>

<comp id="187" class="1005" name="l_strSum_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="4"/>
<pin id="189" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="l_strSum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="102" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="94" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="90" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="102" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="172"><net_src comp="74" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="178"><net_src comp="78" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="184"><net_src comp="82" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="190"><net_src comp="86" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="151" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v12 | {9 10 }
 - Input state : 
	Port: forward_node1 : gmem | {1 2 }
	Port: forward_node1 : v10 | {1 }
	Port: forward_node1 : v11 | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln127 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_forward_node1_Loop_VITIS_LOOP_60_1_proc_fu_108 |    0    |    0    |  0.387  |   408   |   168   |    0    |
|          |  grp_forward_node1_Loop_VITIS_LOOP_66_3_proc_fu_118 |    0    |    0    |  0.387  |   120   |    80   |    0    |
|          |         grp_readVec2Stream_float_2u_s_fu_126        |    0    |    0    |    0    |    4    |    21   |    0    |
|   call   |        grp_gemmMatAMover_float_2u_2u_s_fu_131       |    0    |    0    |  0.774  |    46   |    90   |    0    |
|          |        grp_gemmMatBMover_float_2u_2u_s_fu_137       |    0    |    0    |  0.774  |   133   |   139   |    0    |
|          |  grp_gemm_float_1024u_2u_10u_unsigned_int_s_fu_143  |    0    |    30   |  12.143 |   8021  |   3974  |    0    |
|          |        grp_writeStream2Vec_float_2u_s_fu_151        |    0    |    0    |    0    |    8    |    21   |    0    |
|          | grp_forward_node1_Loop_VITIS_LOOP_134_4_proc_fu_157 |    0    |    0    |  0.387  |    73   |    30   |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |                 v10_read_read_fu_102                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                     |    0    |    30   |  14.852 |   8813  |   4523  |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| p_A|    8   |    0   |    0   |    0   |
| p_B|   32   |    0   |    0   |    0   |
| p_R|    0   |   64   |   66   |    0   |
+----+--------+--------+--------+--------+
|Total|   40   |   64   |   66   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| l_strA_reg_169 |   64   |
| l_strB_reg_175 |   64   |
| l_strC_reg_181 |   64   |
|l_strSum_reg_187|   64   |
|v10_read_reg_164|   64   |
+----------------+--------+
|      Total     |   320  |
+----------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_forward_node1_Loop_VITIS_LOOP_60_1_proc_fu_108 |  p1  |   2  |  64  |   128  ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   128  ||  0.387  ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   30   |   14   |  8813  |  4523  |    0   |
|   Memory  |   40   |    -   |    -   |   64   |   66   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   320  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   40   |   30   |   15   |  9197  |  4598  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
