<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M4521 BSP: WDT_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M4521 BSP
   &#160;<span id="projectnumber">V3.00.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for M4521 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">WDT_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m4521_8h_source.html">M4521.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:adda8c6adbe3d0f31f2d8422311899d1e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_d_t___t.html#adda8c6adbe3d0f31f2d8422311899d1e">CTL</a></td></tr>
<tr class="separator:adda8c6adbe3d0f31f2d8422311899d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba6d4aaf8a1a8c0454a782d4f9ceefe9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_d_t___t.html#aba6d4aaf8a1a8c0454a782d4f9ceefe9">ALTCTL</a></td></tr>
<tr class="separator:aba6d4aaf8a1a8c0454a782d4f9ceefe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup WDT Watch Dog Timer Controller(WDT)
Memory Mapped Structure for WDT Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l23018">23018</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aba6d4aaf8a1a8c0454a782d4f9ceefe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba6d4aaf8a1a8c0454a782d4f9ceefe9">&#9670;&nbsp;</a></span>ALTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WDT_T::ALTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ALTCTL
</font><br><p> <font size="2">
Offset: 0x04  WDT Alternative Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>RSTDSEL</td><td><div style="word-wrap: break-word;"><b>WDT Reset Delay Selection (Write Protect)
</b><br>
When WDT time-out happened, user has a time named WDT Reset Delay Period to clear WDT counter by setting RSTCNT (WDT_CTL[0]) to prevent WDT time-out reset happened.
<br>
User can select a suitable setting of RSTDSEL for different WDT Reset Delay Period.
<br>
00 = WDT Reset Delay Period is 1026 * WDT_CLK.
<br>
01 = WDT Reset Delay Period is 130 * WDT_CLK.
<br>
10 = WDT Reset Delay Period is 18 * WDT_CLK.
<br>
11 = WDT Reset Delay Period is 3 * WDT_CLK.
<br>
Note1: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note2: This register will be reset to 0 if WDT time-out reset happened.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l23202">23202</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="adda8c6adbe3d0f31f2d8422311899d1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adda8c6adbe3d0f31f2d8422311899d1e">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WDT_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL
</font><br><p> <font size="2">
Offset: 0x00  WDT Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>RSTCNT</td><td><div style="word-wrap: break-word;"><b>Reset WDT Up Counter (Write Protect)
</b><br>
0 = No effect.
<br>
1 = Reset the internal 18-bit WDT up counter value.
<br>
Note1: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note2: This bit will be automatically cleared by hardware.
<br>
</div></td></tr><tr><td>
[1]</td><td>RSTEN</td><td><div style="word-wrap: break-word;"><b>WDT Time-Out Reset Enable Control (Write Protect)
</b><br>
Setting this bit will enable the WDT time-out reset function If the WDT up counter value has not been cleared after the specific WDT reset delay period expires.
<br>
0 = WDT time-out reset function Disabled.
<br>
1 = WDT time-out reset function Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>RSTF</td><td><div style="word-wrap: break-word;"><b>WDT Time-Out Reset Flag
</b><br>
This bit indicates the system has been reset by WDT time-out reset or not.
<br>
0 = WDT time-out reset did not occur.
<br>
1 = WDT time-out reset occurred.
<br>
Note: This bit is cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[3]</td><td>IF</td><td><div style="word-wrap: break-word;"><b>WDT Time-Out Interrupt Flag
</b><br>
This bit will set to 1 while WDT up counter value reaches the selected WDT time-out interval
<br>
0 = WDT time-out interrupt did not occur.
<br>
1 = WDT time-out interrupt occurred.
<br>
Note: This bit is cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[4]</td><td>WKEN</td><td><div style="word-wrap: break-word;"><b>WDT Time-Out Wake-Up Function Control (Write Protect)
</b><br>
If this bit is set to 1, while WDT time-out interrupt flag IF (WDT_CTL[3]) is generated to 1 and interrupt enable bit INTEN (WDT_CTL[6]) is enabled, the WDT time-out interrupt signal will generate a wake-up trigger event to chip.
<br>
0 = Wake-up trigger event Disabled if WDT time-out interrupt signal generated.
<br>
1 = Wake-up trigger event Enabled if WDT time-out interrupt signal generated.
<br>
Note1: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note2: Chip can be woken-up by WDT time-out interrupt signal generated only if WDT clock source is selected to 10 kHz oscillator.
<br>
</div></td></tr><tr><td>
[5]</td><td>WKF</td><td><div style="word-wrap: break-word;"><b>WDT Time-Out Wake-Up Flag
</b><br>
This bit indicates the interrupt wake-up flag status of WDT
<br>
0 = WDT does not cause chip wake-up.
<br>
1 = Chip wake-up from Idle or Power-down mode if WDT time-out interrupt signal generated.
<br>
Note1: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note2: This bit is cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[6]</td><td>INTEN</td><td><div style="word-wrap: break-word;"><b>WDT Time-Out Interrupt Enable Control (Write Protect)
</b><br>
If this bit is enabled, the WDT time-out interrupt signal is generated and inform to CPU.
<br>
0 = WDT time-out interrupt Disabled.
<br>
1 = WDT time-out interrupt Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>WDTEN</td><td><div style="word-wrap: break-word;"><b>WDT Enable Control (Write Protect)
</b><br>
0 = WDT Disabled (This action will reset the internal up counter value).
<br>
1 = WDT Enabled.
<br>
Note1: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note2: If CWDTEN[2:0] (combined by Config0[31] and Config0[4:3]) bits is not configure to 111, this bit is forced as 1 and user cannot change this bit to 0.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>TOUTSEL</td><td><div style="word-wrap: break-word;"><b>WDT Time-Out Interval Selection (Write Protect)
</b><br>
These three bits select the time-out interval period for the WDT.
<br>
000 = (2^4)*TWDT.
<br>
001 = (2^6)*TWDT.
<br>
010 = (2^8)*TWDT.
<br>
011 = (2^10)*TWDT.
<br>
100 = (2^12)*TWDT.
<br>
101 = (2^14)*TWDT.
<br>
110 = (2^16)*TWDT.
<br>
111 = (2^18)*TWDT.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[31]</td><td>ICEDEBUG</td><td><div style="word-wrap: break-word;"><b>ICE Debug Mode Acknowledge Disable Control (Write Protect)
</b><br>
0 = ICE debug mode acknowledgement affects WDT counting.
<br>
WDT up counter will be held while CPU is held by ICE.
<br>
1 = ICE debug mode acknowledgement Disabled.
<br>
WDT up counter will keep going no matter CPU is held by ICE or not.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l23201">23201</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/M4521/Include/<a class="el" href="_m4521_8h_source.html">M4521.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Nov 6 2019 09:14:01 for M4521 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
