Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Nov 27 00:23:34 2025
| Host         : gabor.encs.concordia.ca running 64-bit AlmaLinux release 9.6 (Sage Margay)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file cpu_timing_summary_routed.rpt -pb cpu_timing_summary_routed.pb -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1221)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3658)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1221)
---------------------------
 There are 1221 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3658)
---------------------------------------------------
 There are 3658 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3672          inf        0.000                      0                 3672           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3672 Endpoints
Min Delay          3672 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc_reg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[21][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.014ns  (logic 2.030ns (9.660%)  route 18.984ns (90.340%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE                         0.000     0.000 r  pc_reg/q_reg[4]/C
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pc_reg/q_reg[4]/Q
                         net (fo=65, routed)          3.691     4.147    pc_reg/q_reg[4]_1[4]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.124     4.271 r  pc_reg/register_array[0][31]_i_3/O
                         net (fo=70, routed)          1.744     6.015    pc_reg/q_reg[1]_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.139 r  pc_reg/rt_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.139    pc_reg/rt_out_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I1_O)      0.217     6.356 r  pc_reg/rt_out_OBUF[3]_inst_i_1/O
                         net (fo=35, routed)          1.107     7.463    pc_reg/q_reg[4]_0[3]
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.299     7.762 r  pc_reg/register_array[0][4]_i_9/O
                         net (fo=3, routed)           0.977     8.739    pc_reg/alu_y_int[3]
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.863 r  pc_reg/zero_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     8.863    pc_reg/zero_OBUF_inst_i_19_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.118 f  pc_reg/zero_OBUF_inst_i_8/O[3]
                         net (fo=2, routed)           0.761     9.879    pc_reg/zero_OBUF_inst_i_8_n_4
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.307    10.186 f  pc_reg/register_array[0][4]_i_3/O
                         net (fo=96, routed)          7.149    17.335    pc_reg/q_reg[2]_0[3]
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.124    17.459 r  pc_reg/dcache_array[21][31]_i_1/O
                         net (fo=32, routed)          3.555    21.014    d_cache/dcache_array_reg[21][31]_0[0]
    SLICE_X10Y57         FDCE                                         r  d_cache/dcache_array_reg[21][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[21][11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.014ns  (logic 2.030ns (9.660%)  route 18.984ns (90.340%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE                         0.000     0.000 r  pc_reg/q_reg[4]/C
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pc_reg/q_reg[4]/Q
                         net (fo=65, routed)          3.691     4.147    pc_reg/q_reg[4]_1[4]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.124     4.271 r  pc_reg/register_array[0][31]_i_3/O
                         net (fo=70, routed)          1.744     6.015    pc_reg/q_reg[1]_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.139 r  pc_reg/rt_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.139    pc_reg/rt_out_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I1_O)      0.217     6.356 r  pc_reg/rt_out_OBUF[3]_inst_i_1/O
                         net (fo=35, routed)          1.107     7.463    pc_reg/q_reg[4]_0[3]
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.299     7.762 r  pc_reg/register_array[0][4]_i_9/O
                         net (fo=3, routed)           0.977     8.739    pc_reg/alu_y_int[3]
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.863 r  pc_reg/zero_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     8.863    pc_reg/zero_OBUF_inst_i_19_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.118 f  pc_reg/zero_OBUF_inst_i_8/O[3]
                         net (fo=2, routed)           0.761     9.879    pc_reg/zero_OBUF_inst_i_8_n_4
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.307    10.186 f  pc_reg/register_array[0][4]_i_3/O
                         net (fo=96, routed)          7.149    17.335    pc_reg/q_reg[2]_0[3]
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.124    17.459 r  pc_reg/dcache_array[21][31]_i_1/O
                         net (fo=32, routed)          3.555    21.014    d_cache/dcache_array_reg[21][31]_0[0]
    SLICE_X10Y57         FDCE                                         r  d_cache/dcache_array_reg[21][11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[21][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.014ns  (logic 2.030ns (9.660%)  route 18.984ns (90.340%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE                         0.000     0.000 r  pc_reg/q_reg[4]/C
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pc_reg/q_reg[4]/Q
                         net (fo=65, routed)          3.691     4.147    pc_reg/q_reg[4]_1[4]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.124     4.271 r  pc_reg/register_array[0][31]_i_3/O
                         net (fo=70, routed)          1.744     6.015    pc_reg/q_reg[1]_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.139 r  pc_reg/rt_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.139    pc_reg/rt_out_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I1_O)      0.217     6.356 r  pc_reg/rt_out_OBUF[3]_inst_i_1/O
                         net (fo=35, routed)          1.107     7.463    pc_reg/q_reg[4]_0[3]
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.299     7.762 r  pc_reg/register_array[0][4]_i_9/O
                         net (fo=3, routed)           0.977     8.739    pc_reg/alu_y_int[3]
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.863 r  pc_reg/zero_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     8.863    pc_reg/zero_OBUF_inst_i_19_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.118 f  pc_reg/zero_OBUF_inst_i_8/O[3]
                         net (fo=2, routed)           0.761     9.879    pc_reg/zero_OBUF_inst_i_8_n_4
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.307    10.186 f  pc_reg/register_array[0][4]_i_3/O
                         net (fo=96, routed)          7.149    17.335    pc_reg/q_reg[2]_0[3]
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.124    17.459 r  pc_reg/dcache_array[21][31]_i_1/O
                         net (fo=32, routed)          3.555    21.014    d_cache/dcache_array_reg[21][31]_0[0]
    SLICE_X10Y57         FDCE                                         r  d_cache/dcache_array_reg[21][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[21][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.014ns  (logic 2.030ns (9.660%)  route 18.984ns (90.340%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE                         0.000     0.000 r  pc_reg/q_reg[4]/C
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pc_reg/q_reg[4]/Q
                         net (fo=65, routed)          3.691     4.147    pc_reg/q_reg[4]_1[4]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.124     4.271 r  pc_reg/register_array[0][31]_i_3/O
                         net (fo=70, routed)          1.744     6.015    pc_reg/q_reg[1]_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.139 r  pc_reg/rt_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.139    pc_reg/rt_out_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I1_O)      0.217     6.356 r  pc_reg/rt_out_OBUF[3]_inst_i_1/O
                         net (fo=35, routed)          1.107     7.463    pc_reg/q_reg[4]_0[3]
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.299     7.762 r  pc_reg/register_array[0][4]_i_9/O
                         net (fo=3, routed)           0.977     8.739    pc_reg/alu_y_int[3]
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.863 r  pc_reg/zero_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     8.863    pc_reg/zero_OBUF_inst_i_19_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.118 f  pc_reg/zero_OBUF_inst_i_8/O[3]
                         net (fo=2, routed)           0.761     9.879    pc_reg/zero_OBUF_inst_i_8_n_4
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.307    10.186 f  pc_reg/register_array[0][4]_i_3/O
                         net (fo=96, routed)          7.149    17.335    pc_reg/q_reg[2]_0[3]
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.124    17.459 r  pc_reg/dcache_array[21][31]_i_1/O
                         net (fo=32, routed)          3.555    21.014    d_cache/dcache_array_reg[21][31]_0[0]
    SLICE_X10Y57         FDCE                                         r  d_cache/dcache_array_reg[21][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[21][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.014ns  (logic 2.030ns (9.660%)  route 18.984ns (90.340%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE                         0.000     0.000 r  pc_reg/q_reg[4]/C
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pc_reg/q_reg[4]/Q
                         net (fo=65, routed)          3.691     4.147    pc_reg/q_reg[4]_1[4]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.124     4.271 r  pc_reg/register_array[0][31]_i_3/O
                         net (fo=70, routed)          1.744     6.015    pc_reg/q_reg[1]_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.139 r  pc_reg/rt_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.139    pc_reg/rt_out_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I1_O)      0.217     6.356 r  pc_reg/rt_out_OBUF[3]_inst_i_1/O
                         net (fo=35, routed)          1.107     7.463    pc_reg/q_reg[4]_0[3]
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.299     7.762 r  pc_reg/register_array[0][4]_i_9/O
                         net (fo=3, routed)           0.977     8.739    pc_reg/alu_y_int[3]
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.863 r  pc_reg/zero_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     8.863    pc_reg/zero_OBUF_inst_i_19_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.118 f  pc_reg/zero_OBUF_inst_i_8/O[3]
                         net (fo=2, routed)           0.761     9.879    pc_reg/zero_OBUF_inst_i_8_n_4
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.307    10.186 f  pc_reg/register_array[0][4]_i_3/O
                         net (fo=96, routed)          7.149    17.335    pc_reg/q_reg[2]_0[3]
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.124    17.459 r  pc_reg/dcache_array[21][31]_i_1/O
                         net (fo=32, routed)          3.555    21.014    d_cache/dcache_array_reg[21][31]_0[0]
    SLICE_X10Y57         FDCE                                         r  d_cache/dcache_array_reg[21][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[21][8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.014ns  (logic 2.030ns (9.660%)  route 18.984ns (90.340%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE                         0.000     0.000 r  pc_reg/q_reg[4]/C
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pc_reg/q_reg[4]/Q
                         net (fo=65, routed)          3.691     4.147    pc_reg/q_reg[4]_1[4]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.124     4.271 r  pc_reg/register_array[0][31]_i_3/O
                         net (fo=70, routed)          1.744     6.015    pc_reg/q_reg[1]_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.139 r  pc_reg/rt_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.139    pc_reg/rt_out_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I1_O)      0.217     6.356 r  pc_reg/rt_out_OBUF[3]_inst_i_1/O
                         net (fo=35, routed)          1.107     7.463    pc_reg/q_reg[4]_0[3]
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.299     7.762 r  pc_reg/register_array[0][4]_i_9/O
                         net (fo=3, routed)           0.977     8.739    pc_reg/alu_y_int[3]
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.863 r  pc_reg/zero_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     8.863    pc_reg/zero_OBUF_inst_i_19_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.118 f  pc_reg/zero_OBUF_inst_i_8/O[3]
                         net (fo=2, routed)           0.761     9.879    pc_reg/zero_OBUF_inst_i_8_n_4
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.307    10.186 f  pc_reg/register_array[0][4]_i_3/O
                         net (fo=96, routed)          7.149    17.335    pc_reg/q_reg[2]_0[3]
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.124    17.459 r  pc_reg/dcache_array[21][31]_i_1/O
                         net (fo=32, routed)          3.555    21.014    d_cache/dcache_array_reg[21][31]_0[0]
    SLICE_X10Y57         FDCE                                         r  d_cache/dcache_array_reg[21][8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[21][10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.489ns  (logic 2.030ns (9.908%)  route 18.459ns (90.092%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE                         0.000     0.000 r  pc_reg/q_reg[4]/C
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pc_reg/q_reg[4]/Q
                         net (fo=65, routed)          3.691     4.147    pc_reg/q_reg[4]_1[4]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.124     4.271 r  pc_reg/register_array[0][31]_i_3/O
                         net (fo=70, routed)          1.744     6.015    pc_reg/q_reg[1]_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.139 r  pc_reg/rt_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.139    pc_reg/rt_out_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I1_O)      0.217     6.356 r  pc_reg/rt_out_OBUF[3]_inst_i_1/O
                         net (fo=35, routed)          1.107     7.463    pc_reg/q_reg[4]_0[3]
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.299     7.762 r  pc_reg/register_array[0][4]_i_9/O
                         net (fo=3, routed)           0.977     8.739    pc_reg/alu_y_int[3]
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.863 r  pc_reg/zero_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     8.863    pc_reg/zero_OBUF_inst_i_19_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.118 f  pc_reg/zero_OBUF_inst_i_8/O[3]
                         net (fo=2, routed)           0.761     9.879    pc_reg/zero_OBUF_inst_i_8_n_4
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.307    10.186 f  pc_reg/register_array[0][4]_i_3/O
                         net (fo=96, routed)          7.149    17.335    pc_reg/q_reg[2]_0[3]
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.124    17.459 r  pc_reg/dcache_array[21][31]_i_1/O
                         net (fo=32, routed)          3.029    20.489    d_cache/dcache_array_reg[21][31]_0[0]
    SLICE_X11Y62         FDCE                                         r  d_cache/dcache_array_reg[21][10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[21][12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.489ns  (logic 2.030ns (9.908%)  route 18.459ns (90.092%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE                         0.000     0.000 r  pc_reg/q_reg[4]/C
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pc_reg/q_reg[4]/Q
                         net (fo=65, routed)          3.691     4.147    pc_reg/q_reg[4]_1[4]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.124     4.271 r  pc_reg/register_array[0][31]_i_3/O
                         net (fo=70, routed)          1.744     6.015    pc_reg/q_reg[1]_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.139 r  pc_reg/rt_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.139    pc_reg/rt_out_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I1_O)      0.217     6.356 r  pc_reg/rt_out_OBUF[3]_inst_i_1/O
                         net (fo=35, routed)          1.107     7.463    pc_reg/q_reg[4]_0[3]
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.299     7.762 r  pc_reg/register_array[0][4]_i_9/O
                         net (fo=3, routed)           0.977     8.739    pc_reg/alu_y_int[3]
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.863 r  pc_reg/zero_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     8.863    pc_reg/zero_OBUF_inst_i_19_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.118 f  pc_reg/zero_OBUF_inst_i_8/O[3]
                         net (fo=2, routed)           0.761     9.879    pc_reg/zero_OBUF_inst_i_8_n_4
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.307    10.186 f  pc_reg/register_array[0][4]_i_3/O
                         net (fo=96, routed)          7.149    17.335    pc_reg/q_reg[2]_0[3]
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.124    17.459 r  pc_reg/dcache_array[21][31]_i_1/O
                         net (fo=32, routed)          3.029    20.489    d_cache/dcache_array_reg[21][31]_0[0]
    SLICE_X11Y62         FDCE                                         r  d_cache/dcache_array_reg[21][12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[21][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.489ns  (logic 2.030ns (9.908%)  route 18.459ns (90.092%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE                         0.000     0.000 r  pc_reg/q_reg[4]/C
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pc_reg/q_reg[4]/Q
                         net (fo=65, routed)          3.691     4.147    pc_reg/q_reg[4]_1[4]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.124     4.271 r  pc_reg/register_array[0][31]_i_3/O
                         net (fo=70, routed)          1.744     6.015    pc_reg/q_reg[1]_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.139 r  pc_reg/rt_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.139    pc_reg/rt_out_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I1_O)      0.217     6.356 r  pc_reg/rt_out_OBUF[3]_inst_i_1/O
                         net (fo=35, routed)          1.107     7.463    pc_reg/q_reg[4]_0[3]
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.299     7.762 r  pc_reg/register_array[0][4]_i_9/O
                         net (fo=3, routed)           0.977     8.739    pc_reg/alu_y_int[3]
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.863 r  pc_reg/zero_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     8.863    pc_reg/zero_OBUF_inst_i_19_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.118 f  pc_reg/zero_OBUF_inst_i_8/O[3]
                         net (fo=2, routed)           0.761     9.879    pc_reg/zero_OBUF_inst_i_8_n_4
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.307    10.186 f  pc_reg/register_array[0][4]_i_3/O
                         net (fo=96, routed)          7.149    17.335    pc_reg/q_reg[2]_0[3]
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.124    17.459 r  pc_reg/dcache_array[21][31]_i_1/O
                         net (fo=32, routed)          3.029    20.489    d_cache/dcache_array_reg[21][31]_0[0]
    SLICE_X11Y62         FDCE                                         r  d_cache/dcache_array_reg[21][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[21][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.489ns  (logic 2.030ns (9.908%)  route 18.459ns (90.092%))
  Logic Levels:           9  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE                         0.000     0.000 r  pc_reg/q_reg[4]/C
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  pc_reg/q_reg[4]/Q
                         net (fo=65, routed)          3.691     4.147    pc_reg/q_reg[4]_1[4]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.124     4.271 r  pc_reg/register_array[0][31]_i_3/O
                         net (fo=70, routed)          1.744     6.015    pc_reg/q_reg[1]_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.139 r  pc_reg/rt_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.139    pc_reg/rt_out_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I1_O)      0.217     6.356 r  pc_reg/rt_out_OBUF[3]_inst_i_1/O
                         net (fo=35, routed)          1.107     7.463    pc_reg/q_reg[4]_0[3]
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.299     7.762 r  pc_reg/register_array[0][4]_i_9/O
                         net (fo=3, routed)           0.977     8.739    pc_reg/alu_y_int[3]
    SLICE_X6Y63          LUT2 (Prop_lut2_I1_O)        0.124     8.863 r  pc_reg/zero_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.000     8.863    pc_reg/zero_OBUF_inst_i_19_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.118 f  pc_reg/zero_OBUF_inst_i_8/O[3]
                         net (fo=2, routed)           0.761     9.879    pc_reg/zero_OBUF_inst_i_8_n_4
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.307    10.186 f  pc_reg/register_array[0][4]_i_3/O
                         net (fo=96, routed)          7.149    17.335    pc_reg/q_reg[2]_0[3]
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.124    17.459 r  pc_reg/dcache_array[21][31]_i_1/O
                         net (fo=32, routed)          3.029    20.489    d_cache/dcache_array_reg[21][31]_0[0]
    SLICE_X11Y62         FDCE                                         r  d_cache/dcache_array_reg[21][6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc_reg/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc_reg/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.186ns (42.656%)  route 0.250ns (57.344%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE                         0.000     0.000 r  pc_reg/q_reg[0]/C
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  pc_reg/q_reg[0]/Q
                         net (fo=67, routed)          0.250     0.391    pc_reg/q_reg[4]_1[0]
    SLICE_X0Y59          LUT5 (Prop_lut5_I3_O)        0.045     0.436 r  pc_reg/q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.436    pc_reg/next_pc_int[0]
    SLICE_X0Y59          FDCE                                         r  pc_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/register_array_reg[5][14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[15][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.250ns (50.144%)  route 0.249ns (49.856%))
  Logic Levels:           3  (FDCE=1 LUT4=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE                         0.000     0.000 r  regfile/register_array_reg[5][14]/C
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  regfile/register_array_reg[5][14]/Q
                         net (fo=3, routed)           0.110     0.251    pc_reg/Q[14]
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.045     0.296 r  pc_reg/dcache_array[0][14]_i_3/O
                         net (fo=1, routed)           0.000     0.296    pc_reg/dcache_array[0][14]_i_3_n_0
    SLICE_X2Y67          MUXF7 (Prop_muxf7_I1_O)      0.064     0.360 r  pc_reg/dcache_array_reg[0][14]_i_1/O
                         net (fo=34, routed)          0.138     0.499    d_cache/dcache_array_reg[30][31]_0[14]
    SLICE_X1Y66          FDCE                                         r  d_cache/dcache_array_reg[15][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/register_array_reg[2][18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[28][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.271ns (52.598%)  route 0.244ns (47.402%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE                         0.000     0.000 r  regfile/register_array_reg[2][18]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  regfile/register_array_reg[2][18]/Q
                         net (fo=2, routed)           0.061     0.225    regfile/register_array_reg[2]_2[18]
    SLICE_X9Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.270 r  regfile/dcache_array[0][18]_i_2/O
                         net (fo=1, routed)           0.000     0.270    pc_reg/dcache_array_reg[30][18]
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I0_O)      0.062     0.332 r  pc_reg/dcache_array_reg[0][18]_i_1/O
                         net (fo=34, routed)          0.183     0.515    d_cache/dcache_array_reg[30][31]_0[18]
    SLICE_X9Y69          FDCE                                         r  d_cache/dcache_array_reg[28][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/register_array_reg[2][18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[22][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.271ns (52.022%)  route 0.250ns (47.978%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE                         0.000     0.000 r  regfile/register_array_reg[2][18]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  regfile/register_array_reg[2][18]/Q
                         net (fo=2, routed)           0.061     0.225    regfile/register_array_reg[2]_2[18]
    SLICE_X9Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.270 r  regfile/dcache_array[0][18]_i_2/O
                         net (fo=1, routed)           0.000     0.270    pc_reg/dcache_array_reg[30][18]
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I0_O)      0.062     0.332 r  pc_reg/dcache_array_reg[0][18]_i_1/O
                         net (fo=34, routed)          0.189     0.521    d_cache/dcache_array_reg[30][31]_0[18]
    SLICE_X9Y68          FDCE                                         r  d_cache/dcache_array_reg[22][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/register_array_reg[3][19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[31][19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.248ns (47.456%)  route 0.275ns (52.544%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE                         0.000     0.000 r  regfile/register_array_reg[3][19]/C
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  regfile/register_array_reg[3][19]/Q
                         net (fo=2, routed)           0.102     0.243    regfile/register_array_reg[3]_3[19]
    SLICE_X8Y71          LUT6 (Prop_lut6_I0_O)        0.045     0.288 r  regfile/dcache_array[0][19]_i_2/O
                         net (fo=1, routed)           0.000     0.288    pc_reg/dcache_array_reg[30][19]
    SLICE_X8Y71          MUXF7 (Prop_muxf7_I0_O)      0.062     0.350 r  pc_reg/dcache_array_reg[0][19]_i_1/O
                         net (fo=34, routed)          0.172     0.523    d_cache/dcache_array_reg[30][31]_0[19]
    SLICE_X11Y72         FDCE                                         r  d_cache/dcache_array_reg[31][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/register_array_reg[5][14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[11][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.250ns (47.625%)  route 0.275ns (52.375%))
  Logic Levels:           3  (FDCE=1 LUT4=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE                         0.000     0.000 r  regfile/register_array_reg[5][14]/C
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  regfile/register_array_reg[5][14]/Q
                         net (fo=3, routed)           0.110     0.251    pc_reg/Q[14]
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.045     0.296 r  pc_reg/dcache_array[0][14]_i_3/O
                         net (fo=1, routed)           0.000     0.296    pc_reg/dcache_array[0][14]_i_3_n_0
    SLICE_X2Y67          MUXF7 (Prop_muxf7_I1_O)      0.064     0.360 r  pc_reg/dcache_array_reg[0][14]_i_1/O
                         net (fo=34, routed)          0.165     0.525    d_cache/dcache_array_reg[30][31]_0[14]
    SLICE_X2Y68          FDCE                                         r  d_cache/dcache_array_reg[11][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/register_array_reg[2][18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[29][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.271ns (51.242%)  route 0.258ns (48.758%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDCE                         0.000     0.000 r  regfile/register_array_reg[2][18]/C
    SLICE_X8Y67          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  regfile/register_array_reg[2][18]/Q
                         net (fo=2, routed)           0.061     0.225    regfile/register_array_reg[2]_2[18]
    SLICE_X9Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.270 r  regfile/dcache_array[0][18]_i_2/O
                         net (fo=1, routed)           0.000     0.270    pc_reg/dcache_array_reg[30][18]
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I0_O)      0.062     0.332 r  pc_reg/dcache_array_reg[0][18]_i_1/O
                         net (fo=34, routed)          0.197     0.529    d_cache/dcache_array_reg[30][31]_0[18]
    SLICE_X8Y68          FDCE                                         r  d_cache/dcache_array_reg[29][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/register_array_reg[2][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[26][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.271ns (50.016%)  route 0.271ns (49.984%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDCE                         0.000     0.000 r  regfile/register_array_reg[2][3]/C
    SLICE_X6Y59          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  regfile/register_array_reg[2][3]/Q
                         net (fo=2, routed)           0.105     0.269    regfile/register_array_reg[2]_2[3]
    SLICE_X5Y60          LUT6 (Prop_lut6_I1_O)        0.045     0.314 r  regfile/rt_out_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.314    pc_reg/dcache_array_reg[31][3]
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I0_O)      0.062     0.376 r  pc_reg/rt_out_OBUF[3]_inst_i_1/O
                         net (fo=35, routed)          0.166     0.542    d_cache/dcache_array_reg[30][31]_0[3]
    SLICE_X5Y58          FDCE                                         r  d_cache/dcache_array_reg[26][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/register_array_reg[4][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[31][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.250ns (45.361%)  route 0.301ns (54.639%))
  Logic Levels:           3  (FDCE=1 LUT4=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE                         0.000     0.000 r  regfile/register_array_reg[4][5]/C
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  regfile/register_array_reg[4][5]/Q
                         net (fo=3, routed)           0.155     0.296    pc_reg/dcache_array_reg[30][31]_0[5]
    SLICE_X8Y61          LUT4 (Prop_lut4_I3_O)        0.045     0.341 r  pc_reg/dcache_array[0][5]_i_3/O
                         net (fo=1, routed)           0.000     0.341    pc_reg/dcache_array[0][5]_i_3_n_0
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I1_O)      0.064     0.405 r  pc_reg/dcache_array_reg[0][5]_i_1/O
                         net (fo=34, routed)          0.146     0.551    d_cache/dcache_array_reg[30][31]_0[5]
    SLICE_X11Y61         FDCE                                         r  d_cache/dcache_array_reg[31][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/register_array_reg[3][19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d_cache/dcache_array_reg[28][19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.248ns (44.389%)  route 0.311ns (55.611%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE                         0.000     0.000 r  regfile/register_array_reg[3][19]/C
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  regfile/register_array_reg[3][19]/Q
                         net (fo=2, routed)           0.102     0.243    regfile/register_array_reg[3]_3[19]
    SLICE_X8Y71          LUT6 (Prop_lut6_I0_O)        0.045     0.288 r  regfile/dcache_array[0][19]_i_2/O
                         net (fo=1, routed)           0.000     0.288    pc_reg/dcache_array_reg[30][19]
    SLICE_X8Y71          MUXF7 (Prop_muxf7_I0_O)      0.062     0.350 r  pc_reg/dcache_array_reg[0][19]_i_1/O
                         net (fo=34, routed)          0.208     0.559    d_cache/dcache_array_reg[30][31]_0[19]
    SLICE_X9Y69          FDCE                                         r  d_cache/dcache_array_reg[28][19]/D
  -------------------------------------------------------------------    -------------------





