<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: replication operator simulation test
rc: 1 (means success: 0)
tags: 11.4.12.1
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-11
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv</a>
defines: 
time_elapsed: 0.992s
ram usage: 40576 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp6kurv7oq/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-11 <a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-7" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-7" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:7</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-7" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp6kurv7oq/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp6kurv7oq/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp6kurv7oq/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv</a>, line:7, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:13
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:14
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:14
           |vpiName:a
           |vpiFullName:work@top.a
         |vpiRhs:
         \_operation: , line:14
           |vpiOpType:34
           |vpiOperand:
           \_constant: , line:14
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiOperand:
           \_ref_obj: (b), line:14
             |vpiName:b
       |vpiStmt:
       \_sys_func_call: ($display), line:15
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:15
           |vpiConstType:6
           |vpiDecompile:&#34;:assert: (0b1010101010101010 == %d)&#34;
           |vpiSize:37
           |STRING:&#34;:assert: (0b1010101010101010 == %d)&#34;
         |vpiArgument:
         \_ref_obj: (a), line:15
           |vpiName:a
   |vpiNet:
   \_logic_net: (a), line:9
     |vpiName:a
     |vpiFullName:work@top.a
   |vpiNet:
   \_logic_net: (b), line:11
     |vpiName:b
     |vpiFullName:work@top.b
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv</a>, line:7
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (a), line:9, parent:work@top
     |vpiName:a
     |vpiFullName:work@top.a
     |vpiRange:
     \_range: , line:9
       |vpiLeftRange:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:15
         |vpiSize:32
         |INT:15
       |vpiRightRange:
       \_constant: , line:9
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (b), line:11, parent:work@top
     |vpiName:b
     |vpiFullName:work@top.b
     |vpiRange:
     \_range: , line:11
       |vpiLeftRange:
       \_constant: , line:11
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:11
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \a of type 608
Object:  of type 39
Object:  of type 7
Object: \b of type 608
Object: \$display of type 56
Object:  of type 7
Object: \a of type 608
Object: \a of type 36
Object: \b of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc02d0] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-9" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:9</a>.0-9.0&gt; [0x2cce320] str=&#39;\a&#39;
        AST_RANGE &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-9" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:9</a>.0-9.0&gt; [0x2cc0620]
          AST_CONSTANT &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-9" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:9</a>.0-9.0&gt; [0x2ccc7f0] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-9" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:9</a>.0-9.0&gt; [0x2cccaf0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-11" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:11</a>.0-11.0&gt; [0x2ccc9d0] str=&#39;\b&#39;
        AST_RANGE &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-11" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:11</a>.0-11.0&gt; [0x2cccca0]
          AST_CONSTANT &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-11" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:11</a>.0-11.0&gt; [0x2cd4f00] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-11" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:11</a>.0-11.0&gt; [0x2cd50b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd5260]
        AST_BLOCK &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-13" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:13</a>.0-13.0&gt; [0x2cd5380]
          AST_ASSIGN_EQ &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-14" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:14</a>.0-14.0&gt; [0x2cd54f0]
            AST_IDENTIFIER &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-14" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:14</a>.0-14.0&gt; [0x2cd5820] str=&#39;\a&#39;
            AST_REPLICATE &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-14" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:14</a>.0-14.0&gt; [0x2cd5b20]
              AST_CONSTANT &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-14" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:14</a>.0-14.0&gt; [0x2cd5f80] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
              AST_IDENTIFIER &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-14" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:14</a>.0-14.0&gt; [0x2cd5dc0] str=&#39;\b&#39;
          AST_TCALL &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-15" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:15</a>.0-15.0&gt; [0x2cd61b0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-15" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:15</a>.0-15.0&gt; [0x2cd6570] str=&#39;&#34;:assert: (0b1010101010101010 == %d)&#34;&#39; bits=&#39;00100010001110100110000101110011011100110110010101110010011101000011101000100000001010000011000001100010001100010011000000110001001100000011000100110000001100010011000000110001001100000011000100110000001100010011000000110001001100000010000000111101001111010010000000100101011001000010100100100010&#39;(296) range=[295:0] int=627321122
            AST_IDENTIFIER &lt;<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-15" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:15</a>.0-15.0&gt; [0x2cd62d0] str=&#39;\a&#39;
--- END OF AST DUMP ---
Warning: wire &#39;\a&#39; is assigned in a block at <a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-14" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:14</a>.0-14.0.
<a href="../../../tests/chapter-11/11.4.12.1--repl_op-sim.sv.html#l-15" target="file-frame">tests/chapter-11/11.4.12.1--repl_op-sim.sv:15</a>: ERROR: Failed to evaluate system task `$display&#39; with non-constant argument.

</pre>
</body>