

================================================================
== Vivado HLS Report for 'write_byte_array_2'
================================================================
* Date:           Sun Mar 15 20:18:12 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        iscsi_hls
* Solution:       iscsi_processor
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.247|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    8|    8|         2|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     54|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      28|      2|    -|
|Multiplexer      |        -|      -|       -|     39|    -|
|Register         |        -|      -|      14|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      42|     95|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |                  Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |authentication_respo_U  |write_byte_array_2_authentication_respo  |        0|  28|   2|    0|    16|    7|     1|          112|
    +------------------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                                         |        0|  28|   2|    0|    16|    7|     1|          112|
    +------------------------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_fu_161_p2            |     +    |      0|  0|  15|           3|           5|
    |icmp_ln22_fu_107_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln26_fu_150_p2    |   icmp   |      0|  0|   9|           4|           2|
    |or_ln24_fu_122_p2      |    or    |      0|  0|   4|           4|           1|
    |or_ln25_fu_133_p2      |    or    |      0|  0|   4|           4|           2|
    |or_ln26_fu_144_p2      |    or    |      0|  0|   4|           4|           2|
    |select_ln26_fu_179_p3  |  select  |      0|  0|   7|           1|           7|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  54|          25|          23|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  21|          4|    1|          4|
    |i_0_reg_96                         |   9|          2|    5|         10|
    |stream_ap_uint_32_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  39|          8|    7|         16|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  3|   0|    3|          0|
    |i_0_reg_96         |  5|   0|    5|          0|
    |i_reg_231          |  5|   0|    5|          0|
    |icmp_ln26_reg_221  |  1|   0|    1|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 14|   0|   14|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |   write_byte_array.2  | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |   write_byte_array.2  | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |   write_byte_array.2  | return value |
|ap_done                       | out |    1| ap_ctrl_hs |   write_byte_array.2  | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |   write_byte_array.2  | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |   write_byte_array.2  | return value |
|stream_ap_uint_32_V_V_TDATA   | out |   32|    axis    | stream_ap_uint_32_V_V |    pointer   |
|stream_ap_uint_32_V_V_TVALID  | out |    1|    axis    | stream_ap_uint_32_V_V |    pointer   |
|stream_ap_uint_32_V_V_TREADY  |  in |    1|    axis    | stream_ap_uint_32_V_V |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

