
w
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
Implementation2

xc7a200tZ17-347
g
0Got license for feature '%s' and/or device '%s'
310*common2
Implementation2

xc7a200tZ17-349
<
%Done setting XDC timing constraints.
35*timingZ38-35
F

Starting %s Task
103*constraints2
Logic OptimizationZ18-103
4
(Logic Optimization | Checksum: 9911b7e8
*common
™
>%sTime (s): elapsed = %s . Memory (MB): peak = %s ; gain = %s
269*common2
Netlist sorting complete. 2
00:00:00.0192	
539.3052
0.000Z17-269
<

Phase %s%s
101*constraints2
1 2

RetargetZ18-101
0
Retargeted %s cell(s).
49*opt2
0Z31-49
2
&Phase 1 Retarget | Checksum: 195c270d
*common
f

%s
*constraints2O
MTime (s): elapsed = 00:00:00.148 . Memory (MB): peak = 539.305 ; gain = 0.543
H

Phase %s%s
101*constraints2
2 2
Constant PropagationZ18-101
/
Eliminated %s cells.
10*opt2
24Z31-10
>
2Phase 2 Constant Propagation | Checksum: befdb960
*common
f

%s
*constraints2O
MTime (s): elapsed = 00:00:00.264 . Memory (MB): peak = 539.457 ; gain = 0.695
9

Phase %s%s
101*constraints2
3 2
SweepZ18-101
F
Deleting driverless net: %s.
6*opt2
data_ram_module/enbZ31-6
I
Deleting driverless net: %s.
6*opt2
data_ram_module/U0/enbZ31-6
Z
Deleting driverless net: %s.
6*opt2)
'data_ram_module/U0/inst_blk_mem_gen/enbZ31-6

Deleting driverless net: %s.
6*opt2N
Ldata_ram_module/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/enbZ31-6
Š
Deleting driverless net: %s.
6*opt2Y
Wdata_ram_module/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enbZ31-6
›
Deleting driverless net: %s.
6*opt2j
hdata_ram_module/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/enbZ31-6
«
Deleting driverless net: %s.
6*opt2z
xdata_ram_module/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enbZ31-6
:
 Eliminated %s unconnected nets.
12*opt2
94Z31-12
:
!Eliminated %s unconnected cells.
11*opt2
5Z31-11
/
#Phase 3 Sweep | Checksum: 0a44e0d6
*common
f

%s
*constraints2O
MTime (s): elapsed = 00:00:00.328 . Memory (MB): peak = 539.457 ; gain = 0.695
@
4Ending Logic Optimization Task | Checksum: 0a44e0d6
*common
f

%s
*constraints2O
MTime (s): elapsed = 00:00:00.329 . Memory (MB): peak = 539.457 ; gain = 0.695
™
>%sTime (s): elapsed = %s . Memory (MB): peak = %s ; gain = %s
269*common2
Netlist sorting complete. 2
00:00:00.0042	
539.4572
0.000Z17-269
<
%Done setting XDC timing constraints.
35*timingZ38-35
?
Releasing license: %s
83*common2
ImplementationZ17-83
ˆ
>%sTime (s): elapsed = %s . Memory (MB): peak = %s ; gain = %s
269*common2
opt_design: 2

00:00:092	
540.8832
54.461Z17-269
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
”
>%sTime (s): elapsed = %s . Memory (MB): peak = %s ; gain = %s
269*common2
Write XDEF Complete: 2
00:00:00.2072	
543.0272
0.203Z17-269


End Record