
Mag_normal_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4b8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e88  0800a668  0800a668  0001a668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d4f0  0800d4f0  0001d4f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d4f8  0800d4f8  0001d4f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d4fc  0800d4fc  0001d4fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000084  20000000  0800d500  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020084  2**0
                  CONTENTS
  8 .bss          00000cec  20000088  20000088  00020088  2**3
                  ALLOC
  9 ._user_heap_stack 00000600  20000d74  20000d74  00020088  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001e403  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000441c  00000000  00000000  0003e4b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000015e0  00000000  00000000  000428d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000013b8  00000000  00000000  00043eb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0002892a  00000000  00000000  00045270  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00012aa8  00000000  00000000  0006db9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000e2689  00000000  00000000  00080642  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00162ccb  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000062c8  00000000  00000000  00162d48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000088 	.word	0x20000088
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a650 	.word	0x0800a650

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000008c 	.word	0x2000008c
 80001ec:	0800a650 	.word	0x0800a650

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_d2iz>:
 8000b34:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b3c:	d215      	bcs.n	8000b6a <__aeabi_d2iz+0x36>
 8000b3e:	d511      	bpl.n	8000b64 <__aeabi_d2iz+0x30>
 8000b40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b48:	d912      	bls.n	8000b70 <__aeabi_d2iz+0x3c>
 8000b4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b56:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b5a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b5e:	bf18      	it	ne
 8000b60:	4240      	negne	r0, r0
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b6e:	d105      	bne.n	8000b7c <__aeabi_d2iz+0x48>
 8000b70:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b74:	bf08      	it	eq
 8000b76:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b7a:	4770      	bx	lr
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop

08000b84 <__aeabi_d2uiz>:
 8000b84:	004a      	lsls	r2, r1, #1
 8000b86:	d211      	bcs.n	8000bac <__aeabi_d2uiz+0x28>
 8000b88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b8c:	d211      	bcs.n	8000bb2 <__aeabi_d2uiz+0x2e>
 8000b8e:	d50d      	bpl.n	8000bac <__aeabi_d2uiz+0x28>
 8000b90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b98:	d40e      	bmi.n	8000bb8 <__aeabi_d2uiz+0x34>
 8000b9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	4770      	bx	lr
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb6:	d102      	bne.n	8000bbe <__aeabi_d2uiz+0x3a>
 8000bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bbc:	4770      	bx	lr
 8000bbe:	f04f 0000 	mov.w	r0, #0
 8000bc2:	4770      	bx	lr

08000bc4 <__aeabi_d2f>:
 8000bc4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bcc:	bf24      	itt	cs
 8000bce:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bd6:	d90d      	bls.n	8000bf4 <__aeabi_d2f+0x30>
 8000bd8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bdc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000be8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bec:	bf08      	it	eq
 8000bee:	f020 0001 	biceq.w	r0, r0, #1
 8000bf2:	4770      	bx	lr
 8000bf4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bf8:	d121      	bne.n	8000c3e <__aeabi_d2f+0x7a>
 8000bfa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bfe:	bfbc      	itt	lt
 8000c00:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c04:	4770      	bxlt	lr
 8000c06:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c0e:	f1c2 0218 	rsb	r2, r2, #24
 8000c12:	f1c2 0c20 	rsb	ip, r2, #32
 8000c16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c1e:	bf18      	it	ne
 8000c20:	f040 0001 	orrne.w	r0, r0, #1
 8000c24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c30:	ea40 000c 	orr.w	r0, r0, ip
 8000c34:	fa23 f302 	lsr.w	r3, r3, r2
 8000c38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c3c:	e7cc      	b.n	8000bd8 <__aeabi_d2f+0x14>
 8000c3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c42:	d107      	bne.n	8000c54 <__aeabi_d2f+0x90>
 8000c44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c48:	bf1e      	ittt	ne
 8000c4a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c4e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c52:	4770      	bxne	lr
 8000c54:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop

08000c64 <__aeabi_uldivmod>:
 8000c64:	b953      	cbnz	r3, 8000c7c <__aeabi_uldivmod+0x18>
 8000c66:	b94a      	cbnz	r2, 8000c7c <__aeabi_uldivmod+0x18>
 8000c68:	2900      	cmp	r1, #0
 8000c6a:	bf08      	it	eq
 8000c6c:	2800      	cmpeq	r0, #0
 8000c6e:	bf1c      	itt	ne
 8000c70:	f04f 31ff 	movne.w	r1, #4294967295
 8000c74:	f04f 30ff 	movne.w	r0, #4294967295
 8000c78:	f000 b97a 	b.w	8000f70 <__aeabi_idiv0>
 8000c7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c84:	f000 f806 	bl	8000c94 <__udivmoddi4>
 8000c88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c90:	b004      	add	sp, #16
 8000c92:	4770      	bx	lr

08000c94 <__udivmoddi4>:
 8000c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c98:	468c      	mov	ip, r1
 8000c9a:	460d      	mov	r5, r1
 8000c9c:	4604      	mov	r4, r0
 8000c9e:	9e08      	ldr	r6, [sp, #32]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d151      	bne.n	8000d48 <__udivmoddi4+0xb4>
 8000ca4:	428a      	cmp	r2, r1
 8000ca6:	4617      	mov	r7, r2
 8000ca8:	d96d      	bls.n	8000d86 <__udivmoddi4+0xf2>
 8000caa:	fab2 fe82 	clz	lr, r2
 8000cae:	f1be 0f00 	cmp.w	lr, #0
 8000cb2:	d00b      	beq.n	8000ccc <__udivmoddi4+0x38>
 8000cb4:	f1ce 0c20 	rsb	ip, lr, #32
 8000cb8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000cbc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000cc0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000cc4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000cc8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ccc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cd0:	0c25      	lsrs	r5, r4, #16
 8000cd2:	fbbc f8fa 	udiv	r8, ip, sl
 8000cd6:	fa1f f987 	uxth.w	r9, r7
 8000cda:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cde:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000ce2:	fb08 f309 	mul.w	r3, r8, r9
 8000ce6:	42ab      	cmp	r3, r5
 8000ce8:	d90a      	bls.n	8000d00 <__udivmoddi4+0x6c>
 8000cea:	19ed      	adds	r5, r5, r7
 8000cec:	f108 32ff 	add.w	r2, r8, #4294967295
 8000cf0:	f080 8123 	bcs.w	8000f3a <__udivmoddi4+0x2a6>
 8000cf4:	42ab      	cmp	r3, r5
 8000cf6:	f240 8120 	bls.w	8000f3a <__udivmoddi4+0x2a6>
 8000cfa:	f1a8 0802 	sub.w	r8, r8, #2
 8000cfe:	443d      	add	r5, r7
 8000d00:	1aed      	subs	r5, r5, r3
 8000d02:	b2a4      	uxth	r4, r4
 8000d04:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d08:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d10:	fb00 f909 	mul.w	r9, r0, r9
 8000d14:	45a1      	cmp	r9, r4
 8000d16:	d909      	bls.n	8000d2c <__udivmoddi4+0x98>
 8000d18:	19e4      	adds	r4, r4, r7
 8000d1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1e:	f080 810a 	bcs.w	8000f36 <__udivmoddi4+0x2a2>
 8000d22:	45a1      	cmp	r9, r4
 8000d24:	f240 8107 	bls.w	8000f36 <__udivmoddi4+0x2a2>
 8000d28:	3802      	subs	r0, #2
 8000d2a:	443c      	add	r4, r7
 8000d2c:	eba4 0409 	sub.w	r4, r4, r9
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	2100      	movs	r1, #0
 8000d36:	2e00      	cmp	r6, #0
 8000d38:	d061      	beq.n	8000dfe <__udivmoddi4+0x16a>
 8000d3a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d3e:	2300      	movs	r3, #0
 8000d40:	6034      	str	r4, [r6, #0]
 8000d42:	6073      	str	r3, [r6, #4]
 8000d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xc8>
 8000d4c:	2e00      	cmp	r6, #0
 8000d4e:	d054      	beq.n	8000dfa <__udivmoddi4+0x166>
 8000d50:	2100      	movs	r1, #0
 8000d52:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d56:	4608      	mov	r0, r1
 8000d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5c:	fab3 f183 	clz	r1, r3
 8000d60:	2900      	cmp	r1, #0
 8000d62:	f040 808e 	bne.w	8000e82 <__udivmoddi4+0x1ee>
 8000d66:	42ab      	cmp	r3, r5
 8000d68:	d302      	bcc.n	8000d70 <__udivmoddi4+0xdc>
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	f200 80fa 	bhi.w	8000f64 <__udivmoddi4+0x2d0>
 8000d70:	1a84      	subs	r4, r0, r2
 8000d72:	eb65 0503 	sbc.w	r5, r5, r3
 8000d76:	2001      	movs	r0, #1
 8000d78:	46ac      	mov	ip, r5
 8000d7a:	2e00      	cmp	r6, #0
 8000d7c:	d03f      	beq.n	8000dfe <__udivmoddi4+0x16a>
 8000d7e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	b912      	cbnz	r2, 8000d8e <__udivmoddi4+0xfa>
 8000d88:	2701      	movs	r7, #1
 8000d8a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d8e:	fab7 fe87 	clz	lr, r7
 8000d92:	f1be 0f00 	cmp.w	lr, #0
 8000d96:	d134      	bne.n	8000e02 <__udivmoddi4+0x16e>
 8000d98:	1beb      	subs	r3, r5, r7
 8000d9a:	0c3a      	lsrs	r2, r7, #16
 8000d9c:	fa1f fc87 	uxth.w	ip, r7
 8000da0:	2101      	movs	r1, #1
 8000da2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000da6:	0c25      	lsrs	r5, r4, #16
 8000da8:	fb02 3318 	mls	r3, r2, r8, r3
 8000dac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000db0:	fb0c f308 	mul.w	r3, ip, r8
 8000db4:	42ab      	cmp	r3, r5
 8000db6:	d907      	bls.n	8000dc8 <__udivmoddi4+0x134>
 8000db8:	19ed      	adds	r5, r5, r7
 8000dba:	f108 30ff 	add.w	r0, r8, #4294967295
 8000dbe:	d202      	bcs.n	8000dc6 <__udivmoddi4+0x132>
 8000dc0:	42ab      	cmp	r3, r5
 8000dc2:	f200 80d1 	bhi.w	8000f68 <__udivmoddi4+0x2d4>
 8000dc6:	4680      	mov	r8, r0
 8000dc8:	1aed      	subs	r5, r5, r3
 8000dca:	b2a3      	uxth	r3, r4
 8000dcc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dd0:	fb02 5510 	mls	r5, r2, r0, r5
 8000dd4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000dd8:	fb0c fc00 	mul.w	ip, ip, r0
 8000ddc:	45a4      	cmp	ip, r4
 8000dde:	d907      	bls.n	8000df0 <__udivmoddi4+0x15c>
 8000de0:	19e4      	adds	r4, r4, r7
 8000de2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x15a>
 8000de8:	45a4      	cmp	ip, r4
 8000dea:	f200 80b8 	bhi.w	8000f5e <__udivmoddi4+0x2ca>
 8000dee:	4618      	mov	r0, r3
 8000df0:	eba4 040c 	sub.w	r4, r4, ip
 8000df4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000df8:	e79d      	b.n	8000d36 <__udivmoddi4+0xa2>
 8000dfa:	4631      	mov	r1, r6
 8000dfc:	4630      	mov	r0, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1ce 0420 	rsb	r4, lr, #32
 8000e06:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e0a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e0e:	fa20 f804 	lsr.w	r8, r0, r4
 8000e12:	0c3a      	lsrs	r2, r7, #16
 8000e14:	fa25 f404 	lsr.w	r4, r5, r4
 8000e18:	ea48 0803 	orr.w	r8, r8, r3
 8000e1c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e20:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e24:	fb02 4411 	mls	r4, r2, r1, r4
 8000e28:	fa1f fc87 	uxth.w	ip, r7
 8000e2c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e30:	fb01 f30c 	mul.w	r3, r1, ip
 8000e34:	42ab      	cmp	r3, r5
 8000e36:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e3a:	d909      	bls.n	8000e50 <__udivmoddi4+0x1bc>
 8000e3c:	19ed      	adds	r5, r5, r7
 8000e3e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e42:	f080 808a 	bcs.w	8000f5a <__udivmoddi4+0x2c6>
 8000e46:	42ab      	cmp	r3, r5
 8000e48:	f240 8087 	bls.w	8000f5a <__udivmoddi4+0x2c6>
 8000e4c:	3902      	subs	r1, #2
 8000e4e:	443d      	add	r5, r7
 8000e50:	1aeb      	subs	r3, r5, r3
 8000e52:	fa1f f588 	uxth.w	r5, r8
 8000e56:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e5a:	fb02 3310 	mls	r3, r2, r0, r3
 8000e5e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e62:	fb00 f30c 	mul.w	r3, r0, ip
 8000e66:	42ab      	cmp	r3, r5
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x1e6>
 8000e6a:	19ed      	adds	r5, r5, r7
 8000e6c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e70:	d26f      	bcs.n	8000f52 <__udivmoddi4+0x2be>
 8000e72:	42ab      	cmp	r3, r5
 8000e74:	d96d      	bls.n	8000f52 <__udivmoddi4+0x2be>
 8000e76:	3802      	subs	r0, #2
 8000e78:	443d      	add	r5, r7
 8000e7a:	1aeb      	subs	r3, r5, r3
 8000e7c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e80:	e78f      	b.n	8000da2 <__udivmoddi4+0x10e>
 8000e82:	f1c1 0720 	rsb	r7, r1, #32
 8000e86:	fa22 f807 	lsr.w	r8, r2, r7
 8000e8a:	408b      	lsls	r3, r1
 8000e8c:	fa05 f401 	lsl.w	r4, r5, r1
 8000e90:	ea48 0303 	orr.w	r3, r8, r3
 8000e94:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e98:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e9c:	40fd      	lsrs	r5, r7
 8000e9e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000ea2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000ea6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000eaa:	fb0c 5519 	mls	r5, ip, r9, r5
 8000eae:	fa1f f883 	uxth.w	r8, r3
 8000eb2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000eb6:	fb09 f408 	mul.w	r4, r9, r8
 8000eba:	42ac      	cmp	r4, r5
 8000ebc:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x244>
 8000ec6:	18ed      	adds	r5, r5, r3
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ecc:	d243      	bcs.n	8000f56 <__udivmoddi4+0x2c2>
 8000ece:	42ac      	cmp	r4, r5
 8000ed0:	d941      	bls.n	8000f56 <__udivmoddi4+0x2c2>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	441d      	add	r5, r3
 8000ed8:	1b2d      	subs	r5, r5, r4
 8000eda:	fa1f fe8e 	uxth.w	lr, lr
 8000ede:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ee2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ee6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45a0      	cmp	r8, r4
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x26e>
 8000ef2:	18e4      	adds	r4, r4, r3
 8000ef4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ef8:	d229      	bcs.n	8000f4e <__udivmoddi4+0x2ba>
 8000efa:	45a0      	cmp	r8, r4
 8000efc:	d927      	bls.n	8000f4e <__udivmoddi4+0x2ba>
 8000efe:	3802      	subs	r0, #2
 8000f00:	441c      	add	r4, r3
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba4 0408 	sub.w	r4, r4, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454c      	cmp	r4, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	464d      	mov	r5, r9
 8000f14:	d315      	bcc.n	8000f42 <__udivmoddi4+0x2ae>
 8000f16:	d012      	beq.n	8000f3e <__udivmoddi4+0x2aa>
 8000f18:	b156      	cbz	r6, 8000f30 <__udivmoddi4+0x29c>
 8000f1a:	ebba 030e 	subs.w	r3, sl, lr
 8000f1e:	eb64 0405 	sbc.w	r4, r4, r5
 8000f22:	fa04 f707 	lsl.w	r7, r4, r7
 8000f26:	40cb      	lsrs	r3, r1
 8000f28:	431f      	orrs	r7, r3
 8000f2a:	40cc      	lsrs	r4, r1
 8000f2c:	6037      	str	r7, [r6, #0]
 8000f2e:	6074      	str	r4, [r6, #4]
 8000f30:	2100      	movs	r1, #0
 8000f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f36:	4618      	mov	r0, r3
 8000f38:	e6f8      	b.n	8000d2c <__udivmoddi4+0x98>
 8000f3a:	4690      	mov	r8, r2
 8000f3c:	e6e0      	b.n	8000d00 <__udivmoddi4+0x6c>
 8000f3e:	45c2      	cmp	sl, r8
 8000f40:	d2ea      	bcs.n	8000f18 <__udivmoddi4+0x284>
 8000f42:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f46:	eb69 0503 	sbc.w	r5, r9, r3
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7e4      	b.n	8000f18 <__udivmoddi4+0x284>
 8000f4e:	4628      	mov	r0, r5
 8000f50:	e7d7      	b.n	8000f02 <__udivmoddi4+0x26e>
 8000f52:	4640      	mov	r0, r8
 8000f54:	e791      	b.n	8000e7a <__udivmoddi4+0x1e6>
 8000f56:	4681      	mov	r9, r0
 8000f58:	e7be      	b.n	8000ed8 <__udivmoddi4+0x244>
 8000f5a:	4601      	mov	r1, r0
 8000f5c:	e778      	b.n	8000e50 <__udivmoddi4+0x1bc>
 8000f5e:	3802      	subs	r0, #2
 8000f60:	443c      	add	r4, r7
 8000f62:	e745      	b.n	8000df0 <__udivmoddi4+0x15c>
 8000f64:	4608      	mov	r0, r1
 8000f66:	e708      	b.n	8000d7a <__udivmoddi4+0xe6>
 8000f68:	f1a8 0802 	sub.w	r8, r8, #2
 8000f6c:	443d      	add	r5, r7
 8000f6e:	e72b      	b.n	8000dc8 <__udivmoddi4+0x134>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f78:	4a0e      	ldr	r2, [pc, #56]	; (8000fb4 <HAL_Init+0x40>)
 8000f7a:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <HAL_Init+0x40>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f84:	4a0b      	ldr	r2, [pc, #44]	; (8000fb4 <HAL_Init+0x40>)
 8000f86:	4b0b      	ldr	r3, [pc, #44]	; (8000fb4 <HAL_Init+0x40>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f90:	4a08      	ldr	r2, [pc, #32]	; (8000fb4 <HAL_Init+0x40>)
 8000f92:	4b08      	ldr	r3, [pc, #32]	; (8000fb4 <HAL_Init+0x40>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f9c:	2003      	movs	r0, #3
 8000f9e:	f000 fbbf 	bl	8001720 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f000 f808 	bl	8000fb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fa8:	f007 fcda 	bl	8008960 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40023c00 	.word	0x40023c00

08000fb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fc0:	4b12      	ldr	r3, [pc, #72]	; (800100c <HAL_InitTick+0x54>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	4b12      	ldr	r3, [pc, #72]	; (8001010 <HAL_InitTick+0x58>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fce:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f000 fbd7 	bl	800178a <HAL_SYSTICK_Config>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e00e      	b.n	8001004 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	2b0f      	cmp	r3, #15
 8000fea:	d80a      	bhi.n	8001002 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fec:	2200      	movs	r2, #0
 8000fee:	6879      	ldr	r1, [r7, #4]
 8000ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ff4:	f000 fb9f 	bl	8001736 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ff8:	4a06      	ldr	r2, [pc, #24]	; (8001014 <HAL_InitTick+0x5c>)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ffe:	2300      	movs	r3, #0
 8001000:	e000      	b.n	8001004 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
}
 8001004:	4618      	mov	r0, r3
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	2000001c 	.word	0x2000001c
 8001010:	20000004 	.word	0x20000004
 8001014:	20000000 	.word	0x20000000

08001018 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800101c:	4b06      	ldr	r3, [pc, #24]	; (8001038 <HAL_IncTick+0x20>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	461a      	mov	r2, r3
 8001022:	4b06      	ldr	r3, [pc, #24]	; (800103c <HAL_IncTick+0x24>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4413      	add	r3, r2
 8001028:	4a04      	ldr	r2, [pc, #16]	; (800103c <HAL_IncTick+0x24>)
 800102a:	6013      	str	r3, [r2, #0]
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	20000004 	.word	0x20000004
 800103c:	200004c0 	.word	0x200004c0

08001040 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  return uwTick;
 8001044:	4b03      	ldr	r3, [pc, #12]	; (8001054 <HAL_GetTick+0x14>)
 8001046:	681b      	ldr	r3, [r3, #0]
}
 8001048:	4618      	mov	r0, r3
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	200004c0 	.word	0x200004c0

08001058 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001060:	f7ff ffee 	bl	8001040 <HAL_GetTick>
 8001064:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001070:	d005      	beq.n	800107e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001072:	4b09      	ldr	r3, [pc, #36]	; (8001098 <HAL_Delay+0x40>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	461a      	mov	r2, r3
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	4413      	add	r3, r2
 800107c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800107e:	bf00      	nop
 8001080:	f7ff ffde 	bl	8001040 <HAL_GetTick>
 8001084:	4602      	mov	r2, r0
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	1ad2      	subs	r2, r2, r3
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	429a      	cmp	r2, r3
 800108e:	d3f7      	bcc.n	8001080 <HAL_Delay+0x28>
  {
  }
}
 8001090:	bf00      	nop
 8001092:	3710      	adds	r7, #16
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20000004 	.word	0x20000004

0800109c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010a4:	2300      	movs	r3, #0
 80010a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d101      	bne.n	80010b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e033      	b.n	800111a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d109      	bne.n	80010ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f005 fc10 	bl	80068e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2200      	movs	r2, #0
 80010ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	f003 0310 	and.w	r3, r3, #16
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d118      	bne.n	800110c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010de:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80010e2:	f023 0302 	bic.w	r3, r3, #2
 80010e6:	f043 0202 	orr.w	r2, r3, #2
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f000 f94c 	bl	800138c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2200      	movs	r2, #0
 80010f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fe:	f023 0303 	bic.w	r3, r3, #3
 8001102:	f043 0201 	orr.w	r2, r3, #1
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	641a      	str	r2, [r3, #64]	; 0x40
 800110a:	e001      	b.n	8001110 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800110c:	2301      	movs	r3, #1
 800110e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001118:	7bfb      	ldrb	r3, [r7, #15]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
	...

08001124 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001124:	b490      	push	{r4, r7}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800112e:	2300      	movs	r3, #0
 8001130:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001138:	2b01      	cmp	r3, #1
 800113a:	d101      	bne.n	8001140 <HAL_ADC_ConfigChannel+0x1c>
 800113c:	2302      	movs	r3, #2
 800113e:	e115      	b.n	800136c <HAL_ADC_ConfigChannel+0x248>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2201      	movs	r2, #1
 8001144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b09      	cmp	r3, #9
 800114e:	d926      	bls.n	800119e <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	68d9      	ldr	r1, [r3, #12]
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	b29b      	uxth	r3, r3
 8001160:	4618      	mov	r0, r3
 8001162:	4603      	mov	r3, r0
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	4403      	add	r3, r0
 8001168:	3b1e      	subs	r3, #30
 800116a:	2007      	movs	r0, #7
 800116c:	fa00 f303 	lsl.w	r3, r0, r3
 8001170:	43db      	mvns	r3, r3
 8001172:	400b      	ands	r3, r1
 8001174:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	68d9      	ldr	r1, [r3, #12]
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	6898      	ldr	r0, [r3, #8]
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	b29b      	uxth	r3, r3
 800118a:	461c      	mov	r4, r3
 800118c:	4623      	mov	r3, r4
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	4423      	add	r3, r4
 8001192:	3b1e      	subs	r3, #30
 8001194:	fa00 f303 	lsl.w	r3, r0, r3
 8001198:	430b      	orrs	r3, r1
 800119a:	60d3      	str	r3, [r2, #12]
 800119c:	e023      	b.n	80011e6 <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	6919      	ldr	r1, [r3, #16]
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	4618      	mov	r0, r3
 80011b0:	4603      	mov	r3, r0
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	4403      	add	r3, r0
 80011b6:	2007      	movs	r0, #7
 80011b8:	fa00 f303 	lsl.w	r3, r0, r3
 80011bc:	43db      	mvns	r3, r3
 80011be:	400b      	ands	r3, r1
 80011c0:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	6919      	ldr	r1, [r3, #16]
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	6898      	ldr	r0, [r3, #8]
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	461c      	mov	r4, r3
 80011d8:	4623      	mov	r3, r4
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	4423      	add	r3, r4
 80011de:	fa00 f303 	lsl.w	r3, r0, r3
 80011e2:	430b      	orrs	r3, r1
 80011e4:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2b06      	cmp	r3, #6
 80011ec:	d824      	bhi.n	8001238 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6819      	ldr	r1, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685a      	ldr	r2, [r3, #4]
 80011fc:	4613      	mov	r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	4413      	add	r3, r2
 8001202:	3b05      	subs	r3, #5
 8001204:	221f      	movs	r2, #31
 8001206:	fa02 f303 	lsl.w	r3, r2, r3
 800120a:	43db      	mvns	r3, r3
 800120c:	4003      	ands	r3, r0
 800120e:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6819      	ldr	r1, [r3, #0]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	b29b      	uxth	r3, r3
 8001220:	461c      	mov	r4, r3
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	4613      	mov	r3, r2
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	4413      	add	r3, r2
 800122c:	3b05      	subs	r3, #5
 800122e:	fa04 f303 	lsl.w	r3, r4, r3
 8001232:	4303      	orrs	r3, r0
 8001234:	634b      	str	r3, [r1, #52]	; 0x34
 8001236:	e04c      	b.n	80012d2 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	2b0c      	cmp	r3, #12
 800123e:	d824      	bhi.n	800128a <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6819      	ldr	r1, [r3, #0]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	685a      	ldr	r2, [r3, #4]
 800124e:	4613      	mov	r3, r2
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	4413      	add	r3, r2
 8001254:	3b23      	subs	r3, #35	; 0x23
 8001256:	221f      	movs	r2, #31
 8001258:	fa02 f303 	lsl.w	r3, r2, r3
 800125c:	43db      	mvns	r3, r3
 800125e:	4003      	ands	r3, r0
 8001260:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6819      	ldr	r1, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	b29b      	uxth	r3, r3
 8001272:	461c      	mov	r4, r3
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685a      	ldr	r2, [r3, #4]
 8001278:	4613      	mov	r3, r2
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	4413      	add	r3, r2
 800127e:	3b23      	subs	r3, #35	; 0x23
 8001280:	fa04 f303 	lsl.w	r3, r4, r3
 8001284:	4303      	orrs	r3, r0
 8001286:	630b      	str	r3, [r1, #48]	; 0x30
 8001288:	e023      	b.n	80012d2 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6819      	ldr	r1, [r3, #0]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	4613      	mov	r3, r2
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	4413      	add	r3, r2
 800129e:	3b41      	subs	r3, #65	; 0x41
 80012a0:	221f      	movs	r2, #31
 80012a2:	fa02 f303 	lsl.w	r3, r2, r3
 80012a6:	43db      	mvns	r3, r3
 80012a8:	4003      	ands	r3, r0
 80012aa:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6819      	ldr	r1, [r3, #0]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	461c      	mov	r4, r3
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685a      	ldr	r2, [r3, #4]
 80012c2:	4613      	mov	r3, r2
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	4413      	add	r3, r2
 80012c8:	3b41      	subs	r3, #65	; 0x41
 80012ca:	fa04 f303 	lsl.w	r3, r4, r3
 80012ce:	4303      	orrs	r3, r0
 80012d0:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012d2:	4b29      	ldr	r3, [pc, #164]	; (8001378 <HAL_ADC_ConfigChannel+0x254>)
 80012d4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a28      	ldr	r2, [pc, #160]	; (800137c <HAL_ADC_ConfigChannel+0x258>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d10f      	bne.n	8001300 <HAL_ADC_ConfigChannel+0x1dc>
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2b12      	cmp	r3, #18
 80012e6:	d10b      	bne.n	8001300 <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a1d      	ldr	r2, [pc, #116]	; (800137c <HAL_ADC_ConfigChannel+0x258>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d12b      	bne.n	8001362 <HAL_ADC_ConfigChannel+0x23e>
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a1c      	ldr	r2, [pc, #112]	; (8001380 <HAL_ADC_ConfigChannel+0x25c>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d003      	beq.n	800131c <HAL_ADC_ConfigChannel+0x1f8>
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b11      	cmp	r3, #17
 800131a:	d122      	bne.n	8001362 <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a11      	ldr	r2, [pc, #68]	; (8001380 <HAL_ADC_ConfigChannel+0x25c>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d111      	bne.n	8001362 <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800133e:	4b11      	ldr	r3, [pc, #68]	; (8001384 <HAL_ADC_ConfigChannel+0x260>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a11      	ldr	r2, [pc, #68]	; (8001388 <HAL_ADC_ConfigChannel+0x264>)
 8001344:	fba2 2303 	umull	r2, r3, r2, r3
 8001348:	0c9a      	lsrs	r2, r3, #18
 800134a:	4613      	mov	r3, r2
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	4413      	add	r3, r2
 8001350:	005b      	lsls	r3, r3, #1
 8001352:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001354:	e002      	b.n	800135c <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	3b01      	subs	r3, #1
 800135a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d1f9      	bne.n	8001356 <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2200      	movs	r2, #0
 8001366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800136a:	2300      	movs	r3, #0
}
 800136c:	4618      	mov	r0, r3
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bc90      	pop	{r4, r7}
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	40012300 	.word	0x40012300
 800137c:	40012000 	.word	0x40012000
 8001380:	10000012 	.word	0x10000012
 8001384:	2000001c 	.word	0x2000001c
 8001388:	431bde83 	.word	0x431bde83

0800138c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800138c:	b480      	push	{r7}
 800138e:	b085      	sub	sp, #20
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001394:	4b79      	ldr	r3, [pc, #484]	; (800157c <ADC_Init+0x1f0>)
 8001396:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	685a      	ldr	r2, [r3, #4]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	431a      	orrs	r2, r3
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	6812      	ldr	r2, [r2, #0]
 80013ba:	6852      	ldr	r2, [r2, #4]
 80013bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80013c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	6812      	ldr	r2, [r2, #0]
 80013ca:	6851      	ldr	r1, [r2, #4]
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	6912      	ldr	r2, [r2, #16]
 80013d0:	0212      	lsls	r2, r2, #8
 80013d2:	430a      	orrs	r2, r1
 80013d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	6812      	ldr	r2, [r2, #0]
 80013de:	6852      	ldr	r2, [r2, #4]
 80013e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80013e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	6812      	ldr	r2, [r2, #0]
 80013ee:	6851      	ldr	r1, [r2, #4]
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	6892      	ldr	r2, [r2, #8]
 80013f4:	430a      	orrs	r2, r1
 80013f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	6812      	ldr	r2, [r2, #0]
 8001400:	6892      	ldr	r2, [r2, #8]
 8001402:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001406:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	687a      	ldr	r2, [r7, #4]
 800140e:	6812      	ldr	r2, [r2, #0]
 8001410:	6891      	ldr	r1, [r2, #8]
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	68d2      	ldr	r2, [r2, #12]
 8001416:	430a      	orrs	r2, r1
 8001418:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800141e:	4a58      	ldr	r2, [pc, #352]	; (8001580 <ADC_Init+0x1f4>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d022      	beq.n	800146a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	6812      	ldr	r2, [r2, #0]
 800142c:	6892      	ldr	r2, [r2, #8]
 800142e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001432:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	6812      	ldr	r2, [r2, #0]
 800143c:	6891      	ldr	r1, [r2, #8]
 800143e:	687a      	ldr	r2, [r7, #4]
 8001440:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001442:	430a      	orrs	r2, r1
 8001444:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	6812      	ldr	r2, [r2, #0]
 800144e:	6892      	ldr	r2, [r2, #8]
 8001450:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001454:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	6812      	ldr	r2, [r2, #0]
 800145e:	6891      	ldr	r1, [r2, #8]
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001464:	430a      	orrs	r2, r1
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	e00f      	b.n	800148a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	687a      	ldr	r2, [r7, #4]
 8001470:	6812      	ldr	r2, [r2, #0]
 8001472:	6892      	ldr	r2, [r2, #8]
 8001474:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001478:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	6812      	ldr	r2, [r2, #0]
 8001482:	6892      	ldr	r2, [r2, #8]
 8001484:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001488:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	6812      	ldr	r2, [r2, #0]
 8001492:	6892      	ldr	r2, [r2, #8]
 8001494:	f022 0202 	bic.w	r2, r2, #2
 8001498:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	6812      	ldr	r2, [r2, #0]
 80014a2:	6891      	ldr	r1, [r2, #8]
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	7e12      	ldrb	r2, [r2, #24]
 80014a8:	0052      	lsls	r2, r2, #1
 80014aa:	430a      	orrs	r2, r1
 80014ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d01b      	beq.n	80014f0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	6812      	ldr	r2, [r2, #0]
 80014c0:	6852      	ldr	r2, [r2, #4]
 80014c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80014c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	6812      	ldr	r2, [r2, #0]
 80014d0:	6852      	ldr	r2, [r2, #4]
 80014d2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80014d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	6812      	ldr	r2, [r2, #0]
 80014e0:	6851      	ldr	r1, [r2, #4]
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80014e6:	3a01      	subs	r2, #1
 80014e8:	0352      	lsls	r2, r2, #13
 80014ea:	430a      	orrs	r2, r1
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	e007      	b.n	8001500 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	6812      	ldr	r2, [r2, #0]
 80014f8:	6852      	ldr	r2, [r2, #4]
 80014fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	6812      	ldr	r2, [r2, #0]
 8001508:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800150a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800150e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	6812      	ldr	r2, [r2, #0]
 8001518:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	69d2      	ldr	r2, [r2, #28]
 800151e:	3a01      	subs	r2, #1
 8001520:	0512      	lsls	r2, r2, #20
 8001522:	430a      	orrs	r2, r1
 8001524:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	6812      	ldr	r2, [r2, #0]
 800152e:	6892      	ldr	r2, [r2, #8]
 8001530:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001534:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	6812      	ldr	r2, [r2, #0]
 800153e:	6891      	ldr	r1, [r2, #8]
 8001540:	687a      	ldr	r2, [r7, #4]
 8001542:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8001546:	0252      	lsls	r2, r2, #9
 8001548:	430a      	orrs	r2, r1
 800154a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	6812      	ldr	r2, [r2, #0]
 8001554:	6892      	ldr	r2, [r2, #8]
 8001556:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800155a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	687a      	ldr	r2, [r7, #4]
 8001562:	6812      	ldr	r2, [r2, #0]
 8001564:	6891      	ldr	r1, [r2, #8]
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	6952      	ldr	r2, [r2, #20]
 800156a:	0292      	lsls	r2, r2, #10
 800156c:	430a      	orrs	r2, r1
 800156e:	609a      	str	r2, [r3, #8]
}
 8001570:	bf00      	nop
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	40012300 	.word	0x40012300
 8001580:	0f000001 	.word	0x0f000001

08001584 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001594:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800159a:	68ba      	ldr	r2, [r7, #8]
 800159c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015a0:	4013      	ands	r3, r2
 80015a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015b6:	4a04      	ldr	r2, [pc, #16]	; (80015c8 <__NVIC_SetPriorityGrouping+0x44>)
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	60d3      	str	r3, [r2, #12]
}
 80015bc:	bf00      	nop
 80015be:	3714      	adds	r7, #20
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015d0:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <__NVIC_GetPriorityGrouping+0x18>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	0a1b      	lsrs	r3, r3, #8
 80015d6:	f003 0307 	and.w	r3, r3, #7
}
 80015da:	4618      	mov	r0, r3
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	db0b      	blt.n	8001612 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015fa:	4909      	ldr	r1, [pc, #36]	; (8001620 <__NVIC_EnableIRQ+0x38>)
 80015fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001600:	095b      	lsrs	r3, r3, #5
 8001602:	79fa      	ldrb	r2, [r7, #7]
 8001604:	f002 021f 	and.w	r2, r2, #31
 8001608:	2001      	movs	r0, #1
 800160a:	fa00 f202 	lsl.w	r2, r0, r2
 800160e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001612:	bf00      	nop
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	e000e100 	.word	0xe000e100

08001624 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	6039      	str	r1, [r7, #0]
 800162e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001634:	2b00      	cmp	r3, #0
 8001636:	db0a      	blt.n	800164e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001638:	490d      	ldr	r1, [pc, #52]	; (8001670 <__NVIC_SetPriority+0x4c>)
 800163a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163e:	683a      	ldr	r2, [r7, #0]
 8001640:	b2d2      	uxtb	r2, r2
 8001642:	0112      	lsls	r2, r2, #4
 8001644:	b2d2      	uxtb	r2, r2
 8001646:	440b      	add	r3, r1
 8001648:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800164c:	e00a      	b.n	8001664 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164e:	4909      	ldr	r1, [pc, #36]	; (8001674 <__NVIC_SetPriority+0x50>)
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	f003 030f 	and.w	r3, r3, #15
 8001656:	3b04      	subs	r3, #4
 8001658:	683a      	ldr	r2, [r7, #0]
 800165a:	b2d2      	uxtb	r2, r2
 800165c:	0112      	lsls	r2, r2, #4
 800165e:	b2d2      	uxtb	r2, r2
 8001660:	440b      	add	r3, r1
 8001662:	761a      	strb	r2, [r3, #24]
}
 8001664:	bf00      	nop
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	e000e100 	.word	0xe000e100
 8001674:	e000ed00 	.word	0xe000ed00

08001678 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001678:	b480      	push	{r7}
 800167a:	b089      	sub	sp, #36	; 0x24
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	f1c3 0307 	rsb	r3, r3, #7
 8001692:	2b04      	cmp	r3, #4
 8001694:	bf28      	it	cs
 8001696:	2304      	movcs	r3, #4
 8001698:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	3304      	adds	r3, #4
 800169e:	2b06      	cmp	r3, #6
 80016a0:	d902      	bls.n	80016a8 <NVIC_EncodePriority+0x30>
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	3b03      	subs	r3, #3
 80016a6:	e000      	b.n	80016aa <NVIC_EncodePriority+0x32>
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ac:	2201      	movs	r2, #1
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	1e5a      	subs	r2, r3, #1
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	401a      	ands	r2, r3
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016be:	2101      	movs	r1, #1
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	fa01 f303 	lsl.w	r3, r1, r3
 80016c6:	1e59      	subs	r1, r3, #1
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016cc:	4313      	orrs	r3, r2
         );
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3724      	adds	r7, #36	; 0x24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
	...

080016dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3b01      	subs	r3, #1
 80016e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016ec:	d301      	bcc.n	80016f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ee:	2301      	movs	r3, #1
 80016f0:	e00f      	b.n	8001712 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016f2:	4a0a      	ldr	r2, [pc, #40]	; (800171c <SysTick_Config+0x40>)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	3b01      	subs	r3, #1
 80016f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016fa:	210f      	movs	r1, #15
 80016fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001700:	f7ff ff90 	bl	8001624 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001704:	4b05      	ldr	r3, [pc, #20]	; (800171c <SysTick_Config+0x40>)
 8001706:	2200      	movs	r2, #0
 8001708:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800170a:	4b04      	ldr	r3, [pc, #16]	; (800171c <SysTick_Config+0x40>)
 800170c:	2207      	movs	r2, #7
 800170e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	e000e010 	.word	0xe000e010

08001720 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f7ff ff2b 	bl	8001584 <__NVIC_SetPriorityGrouping>
}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001736:	b580      	push	{r7, lr}
 8001738:	b086      	sub	sp, #24
 800173a:	af00      	add	r7, sp, #0
 800173c:	4603      	mov	r3, r0
 800173e:	60b9      	str	r1, [r7, #8]
 8001740:	607a      	str	r2, [r7, #4]
 8001742:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001748:	f7ff ff40 	bl	80015cc <__NVIC_GetPriorityGrouping>
 800174c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	68b9      	ldr	r1, [r7, #8]
 8001752:	6978      	ldr	r0, [r7, #20]
 8001754:	f7ff ff90 	bl	8001678 <NVIC_EncodePriority>
 8001758:	4602      	mov	r2, r0
 800175a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800175e:	4611      	mov	r1, r2
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff ff5f 	bl	8001624 <__NVIC_SetPriority>
}
 8001766:	bf00      	nop
 8001768:	3718      	adds	r7, #24
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b082      	sub	sp, #8
 8001772:	af00      	add	r7, sp, #0
 8001774:	4603      	mov	r3, r0
 8001776:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff ff33 	bl	80015e8 <__NVIC_EnableIRQ>
}
 8001782:	bf00      	nop
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b082      	sub	sp, #8
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f7ff ffa2 	bl	80016dc <SysTick_Config>
 8001798:	4603      	mov	r3, r0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
	...

080017a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80017b0:	f7ff fc46 	bl	8001040 <HAL_GetTick>
 80017b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d101      	bne.n	80017c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e099      	b.n	80018f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2200      	movs	r2, #0
 80017c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2202      	movs	r2, #2
 80017cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	6812      	ldr	r2, [r2, #0]
 80017d8:	6812      	ldr	r2, [r2, #0]
 80017da:	f022 0201 	bic.w	r2, r2, #1
 80017de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017e0:	e00f      	b.n	8001802 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017e2:	f7ff fc2d 	bl	8001040 <HAL_GetTick>
 80017e6:	4602      	mov	r2, r0
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	2b05      	cmp	r3, #5
 80017ee:	d908      	bls.n	8001802 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2220      	movs	r2, #32
 80017f4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2203      	movs	r2, #3
 80017fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e078      	b.n	80018f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0301 	and.w	r3, r3, #1
 800180c:	2b00      	cmp	r3, #0
 800180e:	d1e8      	bne.n	80017e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001818:	697a      	ldr	r2, [r7, #20]
 800181a:	4b38      	ldr	r3, [pc, #224]	; (80018fc <HAL_DMA_Init+0x158>)
 800181c:	4013      	ands	r3, r2
 800181e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	685a      	ldr	r2, [r3, #4]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800182e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	691b      	ldr	r3, [r3, #16]
 8001834:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800183a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001846:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6a1b      	ldr	r3, [r3, #32]
 800184c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800184e:	697a      	ldr	r2, [r7, #20]
 8001850:	4313      	orrs	r3, r2
 8001852:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001858:	2b04      	cmp	r3, #4
 800185a:	d107      	bne.n	800186c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001864:	4313      	orrs	r3, r2
 8001866:	697a      	ldr	r2, [r7, #20]
 8001868:	4313      	orrs	r3, r2
 800186a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	695b      	ldr	r3, [r3, #20]
 800187a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	f023 0307 	bic.w	r3, r3, #7
 8001882:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001888:	697a      	ldr	r2, [r7, #20]
 800188a:	4313      	orrs	r3, r2
 800188c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001892:	2b04      	cmp	r3, #4
 8001894:	d117      	bne.n	80018c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800189a:	697a      	ldr	r2, [r7, #20]
 800189c:	4313      	orrs	r3, r2
 800189e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d00e      	beq.n	80018c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f000 fa0b 	bl	8001cc4 <DMA_CheckFifoParam>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d008      	beq.n	80018c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2240      	movs	r2, #64	; 0x40
 80018b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2201      	movs	r2, #1
 80018be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80018c2:	2301      	movs	r3, #1
 80018c4:	e016      	b.n	80018f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	697a      	ldr	r2, [r7, #20]
 80018cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f000 f9c2 	bl	8001c58 <DMA_CalcBaseAndBitshift>
 80018d4:	4603      	mov	r3, r0
 80018d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018dc:	223f      	movs	r2, #63	; 0x3f
 80018de:	409a      	lsls	r2, r3
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2200      	movs	r2, #0
 80018e8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2201      	movs	r2, #1
 80018ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80018f2:	2300      	movs	r3, #0
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3718      	adds	r7, #24
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	f010803f 	.word	0xf010803f

08001900 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800190e:	b2db      	uxtb	r3, r3
 8001910:	2b02      	cmp	r3, #2
 8001912:	d004      	beq.n	800191e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2280      	movs	r2, #128	; 0x80
 8001918:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e00c      	b.n	8001938 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2205      	movs	r2, #5
 8001922:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	6812      	ldr	r2, [r2, #0]
 800192e:	6812      	ldr	r2, [r2, #0]
 8001930:	f022 0201 	bic.w	r2, r2, #1
 8001934:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001936:	2300      	movs	r3, #0
}
 8001938:	4618      	mov	r0, r3
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr

08001944 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b086      	sub	sp, #24
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800194c:	2300      	movs	r3, #0
 800194e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001950:	4b92      	ldr	r3, [pc, #584]	; (8001b9c <HAL_DMA_IRQHandler+0x258>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a92      	ldr	r2, [pc, #584]	; (8001ba0 <HAL_DMA_IRQHandler+0x25c>)
 8001956:	fba2 2303 	umull	r2, r3, r2, r3
 800195a:	0a9b      	lsrs	r3, r3, #10
 800195c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001962:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800196e:	2208      	movs	r2, #8
 8001970:	409a      	lsls	r2, r3
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	4013      	ands	r3, r2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d01a      	beq.n	80019b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 0304 	and.w	r3, r3, #4
 8001984:	2b00      	cmp	r3, #0
 8001986:	d013      	beq.n	80019b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	6812      	ldr	r2, [r2, #0]
 8001990:	6812      	ldr	r2, [r2, #0]
 8001992:	f022 0204 	bic.w	r2, r2, #4
 8001996:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800199c:	2208      	movs	r2, #8
 800199e:	409a      	lsls	r2, r3
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019a8:	f043 0201 	orr.w	r2, r3, #1
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019b4:	2201      	movs	r2, #1
 80019b6:	409a      	lsls	r2, r3
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	4013      	ands	r3, r2
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d012      	beq.n	80019e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	695b      	ldr	r3, [r3, #20]
 80019c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d00b      	beq.n	80019e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019d2:	2201      	movs	r2, #1
 80019d4:	409a      	lsls	r2, r3
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019de:	f043 0202 	orr.w	r2, r3, #2
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019ea:	2204      	movs	r2, #4
 80019ec:	409a      	lsls	r2, r3
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	4013      	ands	r3, r2
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d012      	beq.n	8001a1c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 0302 	and.w	r3, r3, #2
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d00b      	beq.n	8001a1c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a08:	2204      	movs	r2, #4
 8001a0a:	409a      	lsls	r2, r3
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a14:	f043 0204 	orr.w	r2, r3, #4
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a20:	2210      	movs	r2, #16
 8001a22:	409a      	lsls	r2, r3
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	4013      	ands	r3, r2
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d043      	beq.n	8001ab4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0308 	and.w	r3, r3, #8
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d03c      	beq.n	8001ab4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a3e:	2210      	movs	r2, #16
 8001a40:	409a      	lsls	r2, r3
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d018      	beq.n	8001a86 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d108      	bne.n	8001a74 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d024      	beq.n	8001ab4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	4798      	blx	r3
 8001a72:	e01f      	b.n	8001ab4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d01b      	beq.n	8001ab4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	4798      	blx	r3
 8001a84:	e016      	b.n	8001ab4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d107      	bne.n	8001aa4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	6812      	ldr	r2, [r2, #0]
 8001a9c:	6812      	ldr	r2, [r2, #0]
 8001a9e:	f022 0208 	bic.w	r2, r2, #8
 8001aa2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d003      	beq.n	8001ab4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ab8:	2220      	movs	r2, #32
 8001aba:	409a      	lsls	r2, r3
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	4013      	ands	r3, r2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	f000 808e 	beq.w	8001be2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 0310 	and.w	r3, r3, #16
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	f000 8086 	beq.w	8001be2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ada:	2220      	movs	r2, #32
 8001adc:	409a      	lsls	r2, r3
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	2b05      	cmp	r3, #5
 8001aec:	d136      	bne.n	8001b5c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	6812      	ldr	r2, [r2, #0]
 8001af6:	6812      	ldr	r2, [r2, #0]
 8001af8:	f022 0216 	bic.w	r2, r2, #22
 8001afc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	6812      	ldr	r2, [r2, #0]
 8001b06:	6952      	ldr	r2, [r2, #20]
 8001b08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b0c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d103      	bne.n	8001b1e <HAL_DMA_IRQHandler+0x1da>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d007      	beq.n	8001b2e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	6812      	ldr	r2, [r2, #0]
 8001b26:	6812      	ldr	r2, [r2, #0]
 8001b28:	f022 0208 	bic.w	r2, r2, #8
 8001b2c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b32:	223f      	movs	r2, #63	; 0x3f
 8001b34:	409a      	lsls	r2, r3
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2201      	movs	r2, #1
 8001b46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d07d      	beq.n	8001c4e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	4798      	blx	r3
        }
        return;
 8001b5a:	e078      	b.n	8001c4e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d01c      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d108      	bne.n	8001b8a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d030      	beq.n	8001be2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	4798      	blx	r3
 8001b88:	e02b      	b.n	8001be2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d027      	beq.n	8001be2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	4798      	blx	r3
 8001b9a:	e022      	b.n	8001be2 <HAL_DMA_IRQHandler+0x29e>
 8001b9c:	2000001c 	.word	0x2000001c
 8001ba0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d10f      	bne.n	8001bd2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	687a      	ldr	r2, [r7, #4]
 8001bb8:	6812      	ldr	r2, [r2, #0]
 8001bba:	6812      	ldr	r2, [r2, #0]
 8001bbc:	f022 0210 	bic.w	r2, r2, #16
 8001bc0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2201      	movs	r2, #1
 8001bce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d003      	beq.n	8001be2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d032      	beq.n	8001c50 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d022      	beq.n	8001c3c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2205      	movs	r2, #5
 8001bfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	6812      	ldr	r2, [r2, #0]
 8001c06:	6812      	ldr	r2, [r2, #0]
 8001c08:	f022 0201 	bic.w	r2, r2, #1
 8001c0c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	3301      	adds	r3, #1
 8001c12:	60bb      	str	r3, [r7, #8]
 8001c14:	697a      	ldr	r2, [r7, #20]
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d807      	bhi.n	8001c2a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0301 	and.w	r3, r3, #1
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d1f2      	bne.n	8001c0e <HAL_DMA_IRQHandler+0x2ca>
 8001c28:	e000      	b.n	8001c2c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001c2a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2201      	movs	r2, #1
 8001c38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d005      	beq.n	8001c50 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	4798      	blx	r3
 8001c4c:	e000      	b.n	8001c50 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001c4e:	bf00      	nop
    }
  }
}
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop

08001c58 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	3b10      	subs	r3, #16
 8001c68:	4a14      	ldr	r2, [pc, #80]	; (8001cbc <DMA_CalcBaseAndBitshift+0x64>)
 8001c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c6e:	091b      	lsrs	r3, r3, #4
 8001c70:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001c72:	4a13      	ldr	r2, [pc, #76]	; (8001cc0 <DMA_CalcBaseAndBitshift+0x68>)
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	4413      	add	r3, r2
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2b03      	cmp	r3, #3
 8001c84:	d909      	bls.n	8001c9a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001c8e:	f023 0303 	bic.w	r3, r3, #3
 8001c92:	1d1a      	adds	r2, r3, #4
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	659a      	str	r2, [r3, #88]	; 0x58
 8001c98:	e007      	b.n	8001caa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001ca2:	f023 0303 	bic.w	r3, r3, #3
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3714      	adds	r7, #20
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	aaaaaaab 	.word	0xaaaaaaab
 8001cc0:	0800ad44 	.word	0x0800ad44

08001cc4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d11f      	bne.n	8001d1e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	2b03      	cmp	r3, #3
 8001ce2:	d855      	bhi.n	8001d90 <DMA_CheckFifoParam+0xcc>
 8001ce4:	a201      	add	r2, pc, #4	; (adr r2, 8001cec <DMA_CheckFifoParam+0x28>)
 8001ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cea:	bf00      	nop
 8001cec:	08001cfd 	.word	0x08001cfd
 8001cf0:	08001d0f 	.word	0x08001d0f
 8001cf4:	08001cfd 	.word	0x08001cfd
 8001cf8:	08001d91 	.word	0x08001d91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d00:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d045      	beq.n	8001d94 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d0c:	e042      	b.n	8001d94 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d12:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001d16:	d13f      	bne.n	8001d98 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d1c:	e03c      	b.n	8001d98 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d26:	d121      	bne.n	8001d6c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	2b03      	cmp	r3, #3
 8001d2c:	d836      	bhi.n	8001d9c <DMA_CheckFifoParam+0xd8>
 8001d2e:	a201      	add	r2, pc, #4	; (adr r2, 8001d34 <DMA_CheckFifoParam+0x70>)
 8001d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d34:	08001d45 	.word	0x08001d45
 8001d38:	08001d4b 	.word	0x08001d4b
 8001d3c:	08001d45 	.word	0x08001d45
 8001d40:	08001d5d 	.word	0x08001d5d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	73fb      	strb	r3, [r7, #15]
      break;
 8001d48:	e02f      	b.n	8001daa <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d024      	beq.n	8001da0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d5a:	e021      	b.n	8001da0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d60:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001d64:	d11e      	bne.n	8001da4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001d6a:	e01b      	b.n	8001da4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d902      	bls.n	8001d78 <DMA_CheckFifoParam+0xb4>
 8001d72:	2b03      	cmp	r3, #3
 8001d74:	d003      	beq.n	8001d7e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001d76:	e018      	b.n	8001daa <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	73fb      	strb	r3, [r7, #15]
      break;
 8001d7c:	e015      	b.n	8001daa <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d00e      	beq.n	8001da8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	73fb      	strb	r3, [r7, #15]
      break;
 8001d8e:	e00b      	b.n	8001da8 <DMA_CheckFifoParam+0xe4>
      break;
 8001d90:	bf00      	nop
 8001d92:	e00a      	b.n	8001daa <DMA_CheckFifoParam+0xe6>
      break;
 8001d94:	bf00      	nop
 8001d96:	e008      	b.n	8001daa <DMA_CheckFifoParam+0xe6>
      break;
 8001d98:	bf00      	nop
 8001d9a:	e006      	b.n	8001daa <DMA_CheckFifoParam+0xe6>
      break;
 8001d9c:	bf00      	nop
 8001d9e:	e004      	b.n	8001daa <DMA_CheckFifoParam+0xe6>
      break;
 8001da0:	bf00      	nop
 8001da2:	e002      	b.n	8001daa <DMA_CheckFifoParam+0xe6>
      break;   
 8001da4:	bf00      	nop
 8001da6:	e000      	b.n	8001daa <DMA_CheckFifoParam+0xe6>
      break;
 8001da8:	bf00      	nop
    }
  } 
  
  return status; 
 8001daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3714      	adds	r7, #20
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b089      	sub	sp, #36	; 0x24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dce:	2300      	movs	r3, #0
 8001dd0:	61fb      	str	r3, [r7, #28]
 8001dd2:	e177      	b.n	80020c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	4013      	ands	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	f040 8166 	bne.w	80020be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d003      	beq.n	8001e02 <HAL_GPIO_Init+0x4a>
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	2b12      	cmp	r3, #18
 8001e00:	d123      	bne.n	8001e4a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	08da      	lsrs	r2, r3, #3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	3208      	adds	r2, #8
 8001e0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	f003 0307 	and.w	r3, r3, #7
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	220f      	movs	r2, #15
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	4013      	ands	r3, r2
 8001e24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	691a      	ldr	r2, [r3, #16]
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	f003 0307 	and.w	r3, r3, #7
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	08da      	lsrs	r2, r3, #3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	3208      	adds	r2, #8
 8001e44:	69b9      	ldr	r1, [r7, #24]
 8001e46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	2203      	movs	r2, #3
 8001e56:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5a:	43db      	mvns	r3, r3
 8001e5c:	69ba      	ldr	r2, [r7, #24]
 8001e5e:	4013      	ands	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f003 0203 	and.w	r2, r3, #3
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	005b      	lsls	r3, r3, #1
 8001e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	69ba      	ldr	r2, [r7, #24]
 8001e7c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d00b      	beq.n	8001e9e <HAL_GPIO_Init+0xe6>
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	d007      	beq.n	8001e9e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e92:	2b11      	cmp	r3, #17
 8001e94:	d003      	beq.n	8001e9e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	2b12      	cmp	r3, #18
 8001e9c:	d130      	bne.n	8001f00 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	005b      	lsls	r3, r3, #1
 8001ea8:	2203      	movs	r2, #3
 8001eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001eae:	43db      	mvns	r3, r3
 8001eb0:	69ba      	ldr	r2, [r7, #24]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	68da      	ldr	r2, [r3, #12]
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	69ba      	ldr	r2, [r7, #24]
 8001ecc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	43db      	mvns	r3, r3
 8001ede:	69ba      	ldr	r2, [r7, #24]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	091b      	lsrs	r3, r3, #4
 8001eea:	f003 0201 	and.w	r2, r3, #1
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	69ba      	ldr	r2, [r7, #24]
 8001efe:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	2203      	movs	r2, #3
 8001f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f10:	43db      	mvns	r3, r3
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	4013      	ands	r3, r2
 8001f16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	689a      	ldr	r2, [r3, #8]
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	fa02 f303 	lsl.w	r3, r2, r3
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	f000 80c0 	beq.w	80020be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60fb      	str	r3, [r7, #12]
 8001f42:	4a65      	ldr	r2, [pc, #404]	; (80020d8 <HAL_GPIO_Init+0x320>)
 8001f44:	4b64      	ldr	r3, [pc, #400]	; (80020d8 <HAL_GPIO_Init+0x320>)
 8001f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001f4e:	4b62      	ldr	r3, [pc, #392]	; (80020d8 <HAL_GPIO_Init+0x320>)
 8001f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f5a:	4a60      	ldr	r2, [pc, #384]	; (80020dc <HAL_GPIO_Init+0x324>)
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	089b      	lsrs	r3, r3, #2
 8001f60:	3302      	adds	r3, #2
 8001f62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	f003 0303 	and.w	r3, r3, #3
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	220f      	movs	r2, #15
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	43db      	mvns	r3, r3
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a57      	ldr	r2, [pc, #348]	; (80020e0 <HAL_GPIO_Init+0x328>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d037      	beq.n	8001ff6 <HAL_GPIO_Init+0x23e>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a56      	ldr	r2, [pc, #344]	; (80020e4 <HAL_GPIO_Init+0x32c>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d031      	beq.n	8001ff2 <HAL_GPIO_Init+0x23a>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a55      	ldr	r2, [pc, #340]	; (80020e8 <HAL_GPIO_Init+0x330>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d02b      	beq.n	8001fee <HAL_GPIO_Init+0x236>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a54      	ldr	r2, [pc, #336]	; (80020ec <HAL_GPIO_Init+0x334>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d025      	beq.n	8001fea <HAL_GPIO_Init+0x232>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a53      	ldr	r2, [pc, #332]	; (80020f0 <HAL_GPIO_Init+0x338>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d01f      	beq.n	8001fe6 <HAL_GPIO_Init+0x22e>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a52      	ldr	r2, [pc, #328]	; (80020f4 <HAL_GPIO_Init+0x33c>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d019      	beq.n	8001fe2 <HAL_GPIO_Init+0x22a>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a51      	ldr	r2, [pc, #324]	; (80020f8 <HAL_GPIO_Init+0x340>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d013      	beq.n	8001fde <HAL_GPIO_Init+0x226>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a50      	ldr	r2, [pc, #320]	; (80020fc <HAL_GPIO_Init+0x344>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d00d      	beq.n	8001fda <HAL_GPIO_Init+0x222>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a4f      	ldr	r2, [pc, #316]	; (8002100 <HAL_GPIO_Init+0x348>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d007      	beq.n	8001fd6 <HAL_GPIO_Init+0x21e>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a4e      	ldr	r2, [pc, #312]	; (8002104 <HAL_GPIO_Init+0x34c>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d101      	bne.n	8001fd2 <HAL_GPIO_Init+0x21a>
 8001fce:	2309      	movs	r3, #9
 8001fd0:	e012      	b.n	8001ff8 <HAL_GPIO_Init+0x240>
 8001fd2:	230a      	movs	r3, #10
 8001fd4:	e010      	b.n	8001ff8 <HAL_GPIO_Init+0x240>
 8001fd6:	2308      	movs	r3, #8
 8001fd8:	e00e      	b.n	8001ff8 <HAL_GPIO_Init+0x240>
 8001fda:	2307      	movs	r3, #7
 8001fdc:	e00c      	b.n	8001ff8 <HAL_GPIO_Init+0x240>
 8001fde:	2306      	movs	r3, #6
 8001fe0:	e00a      	b.n	8001ff8 <HAL_GPIO_Init+0x240>
 8001fe2:	2305      	movs	r3, #5
 8001fe4:	e008      	b.n	8001ff8 <HAL_GPIO_Init+0x240>
 8001fe6:	2304      	movs	r3, #4
 8001fe8:	e006      	b.n	8001ff8 <HAL_GPIO_Init+0x240>
 8001fea:	2303      	movs	r3, #3
 8001fec:	e004      	b.n	8001ff8 <HAL_GPIO_Init+0x240>
 8001fee:	2302      	movs	r3, #2
 8001ff0:	e002      	b.n	8001ff8 <HAL_GPIO_Init+0x240>
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e000      	b.n	8001ff8 <HAL_GPIO_Init+0x240>
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	69fa      	ldr	r2, [r7, #28]
 8001ffa:	f002 0203 	and.w	r2, r2, #3
 8001ffe:	0092      	lsls	r2, r2, #2
 8002000:	4093      	lsls	r3, r2
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	4313      	orrs	r3, r2
 8002006:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002008:	4934      	ldr	r1, [pc, #208]	; (80020dc <HAL_GPIO_Init+0x324>)
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	089b      	lsrs	r3, r3, #2
 800200e:	3302      	adds	r3, #2
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002016:	4b3c      	ldr	r3, [pc, #240]	; (8002108 <HAL_GPIO_Init+0x350>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	43db      	mvns	r3, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4013      	ands	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002032:	69ba      	ldr	r2, [r7, #24]
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	4313      	orrs	r3, r2
 8002038:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800203a:	4a33      	ldr	r2, [pc, #204]	; (8002108 <HAL_GPIO_Init+0x350>)
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002040:	4b31      	ldr	r3, [pc, #196]	; (8002108 <HAL_GPIO_Init+0x350>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	43db      	mvns	r3, r3
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	4013      	ands	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d003      	beq.n	8002064 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	4313      	orrs	r3, r2
 8002062:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002064:	4a28      	ldr	r2, [pc, #160]	; (8002108 <HAL_GPIO_Init+0x350>)
 8002066:	69bb      	ldr	r3, [r7, #24]
 8002068:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800206a:	4b27      	ldr	r3, [pc, #156]	; (8002108 <HAL_GPIO_Init+0x350>)
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	43db      	mvns	r3, r3
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	4013      	ands	r3, r2
 8002078:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	4313      	orrs	r3, r2
 800208c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800208e:	4a1e      	ldr	r2, [pc, #120]	; (8002108 <HAL_GPIO_Init+0x350>)
 8002090:	69bb      	ldr	r3, [r7, #24]
 8002092:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002094:	4b1c      	ldr	r3, [pc, #112]	; (8002108 <HAL_GPIO_Init+0x350>)
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	43db      	mvns	r3, r3
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	4013      	ands	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d003      	beq.n	80020b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020b8:	4a13      	ldr	r2, [pc, #76]	; (8002108 <HAL_GPIO_Init+0x350>)
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	3301      	adds	r3, #1
 80020c2:	61fb      	str	r3, [r7, #28]
 80020c4:	69fb      	ldr	r3, [r7, #28]
 80020c6:	2b0f      	cmp	r3, #15
 80020c8:	f67f ae84 	bls.w	8001dd4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80020cc:	bf00      	nop
 80020ce:	3724      	adds	r7, #36	; 0x24
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	40023800 	.word	0x40023800
 80020dc:	40013800 	.word	0x40013800
 80020e0:	40020000 	.word	0x40020000
 80020e4:	40020400 	.word	0x40020400
 80020e8:	40020800 	.word	0x40020800
 80020ec:	40020c00 	.word	0x40020c00
 80020f0:	40021000 	.word	0x40021000
 80020f4:	40021400 	.word	0x40021400
 80020f8:	40021800 	.word	0x40021800
 80020fc:	40021c00 	.word	0x40021c00
 8002100:	40022000 	.word	0x40022000
 8002104:	40022400 	.word	0x40022400
 8002108:	40013c00 	.word	0x40013c00

0800210c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	460b      	mov	r3, r1
 8002116:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	691a      	ldr	r2, [r3, #16]
 800211c:	887b      	ldrh	r3, [r7, #2]
 800211e:	4013      	ands	r3, r2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d002      	beq.n	800212a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002124:	2301      	movs	r3, #1
 8002126:	73fb      	strb	r3, [r7, #15]
 8002128:	e001      	b.n	800212e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800212a:	2300      	movs	r3, #0
 800212c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800212e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002130:	4618      	mov	r0, r3
 8002132:	3714      	adds	r7, #20
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr

0800213c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	460b      	mov	r3, r1
 8002146:	807b      	strh	r3, [r7, #2]
 8002148:	4613      	mov	r3, r2
 800214a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800214c:	787b      	ldrb	r3, [r7, #1]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d003      	beq.n	800215a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002152:	887a      	ldrh	r2, [r7, #2]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002158:	e003      	b.n	8002162 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800215a:	887b      	ldrh	r3, [r7, #2]
 800215c:	041a      	lsls	r2, r3, #16
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	619a      	str	r2, [r3, #24]
}
 8002162:	bf00      	nop
 8002164:	370c      	adds	r7, #12
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
	...

08002170 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	4603      	mov	r3, r0
 8002178:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800217a:	4b08      	ldr	r3, [pc, #32]	; (800219c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800217c:	695a      	ldr	r2, [r3, #20]
 800217e:	88fb      	ldrh	r3, [r7, #6]
 8002180:	4013      	ands	r3, r2
 8002182:	2b00      	cmp	r3, #0
 8002184:	d006      	beq.n	8002194 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002186:	4a05      	ldr	r2, [pc, #20]	; (800219c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002188:	88fb      	ldrh	r3, [r7, #6]
 800218a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800218c:	88fb      	ldrh	r3, [r7, #6]
 800218e:	4618      	mov	r0, r3
 8002190:	f005 fbf2 	bl	8007978 <HAL_GPIO_EXTI_Callback>
  }
}
 8002194:	bf00      	nop
 8002196:	3708      	adds	r7, #8
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	40013c00 	.word	0x40013c00

080021a0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80021a6:	2300      	movs	r3, #0
 80021a8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	603b      	str	r3, [r7, #0]
 80021ae:	4a20      	ldr	r2, [pc, #128]	; (8002230 <HAL_PWREx_EnableOverDrive+0x90>)
 80021b0:	4b1f      	ldr	r3, [pc, #124]	; (8002230 <HAL_PWREx_EnableOverDrive+0x90>)
 80021b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021b8:	6413      	str	r3, [r2, #64]	; 0x40
 80021ba:	4b1d      	ldr	r3, [pc, #116]	; (8002230 <HAL_PWREx_EnableOverDrive+0x90>)
 80021bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c2:	603b      	str	r3, [r7, #0]
 80021c4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80021c6:	4b1b      	ldr	r3, [pc, #108]	; (8002234 <HAL_PWREx_EnableOverDrive+0x94>)
 80021c8:	2201      	movs	r2, #1
 80021ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021cc:	f7fe ff38 	bl	8001040 <HAL_GetTick>
 80021d0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80021d2:	e009      	b.n	80021e8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80021d4:	f7fe ff34 	bl	8001040 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021e2:	d901      	bls.n	80021e8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e01f      	b.n	8002228 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80021e8:	4b13      	ldr	r3, [pc, #76]	; (8002238 <HAL_PWREx_EnableOverDrive+0x98>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021f4:	d1ee      	bne.n	80021d4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80021f6:	4b11      	ldr	r3, [pc, #68]	; (800223c <HAL_PWREx_EnableOverDrive+0x9c>)
 80021f8:	2201      	movs	r2, #1
 80021fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021fc:	f7fe ff20 	bl	8001040 <HAL_GetTick>
 8002200:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002202:	e009      	b.n	8002218 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002204:	f7fe ff1c 	bl	8001040 <HAL_GetTick>
 8002208:	4602      	mov	r2, r0
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002212:	d901      	bls.n	8002218 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e007      	b.n	8002228 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002218:	4b07      	ldr	r3, [pc, #28]	; (8002238 <HAL_PWREx_EnableOverDrive+0x98>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002220:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002224:	d1ee      	bne.n	8002204 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002226:	2300      	movs	r3, #0
}
 8002228:	4618      	mov	r0, r3
 800222a:	3708      	adds	r7, #8
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40023800 	.word	0x40023800
 8002234:	420e0040 	.word	0x420e0040
 8002238:	40007000 	.word	0x40007000
 800223c:	420e0044 	.word	0x420e0044

08002240 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d101      	bne.n	8002252 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e22d      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	2b00      	cmp	r3, #0
 800225c:	d075      	beq.n	800234a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800225e:	4ba3      	ldr	r3, [pc, #652]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f003 030c 	and.w	r3, r3, #12
 8002266:	2b04      	cmp	r3, #4
 8002268:	d00c      	beq.n	8002284 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800226a:	4ba0      	ldr	r3, [pc, #640]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002272:	2b08      	cmp	r3, #8
 8002274:	d112      	bne.n	800229c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002276:	4b9d      	ldr	r3, [pc, #628]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800227e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002282:	d10b      	bne.n	800229c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002284:	4b99      	ldr	r3, [pc, #612]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d05b      	beq.n	8002348 <HAL_RCC_OscConfig+0x108>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d157      	bne.n	8002348 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e208      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022a4:	d106      	bne.n	80022b4 <HAL_RCC_OscConfig+0x74>
 80022a6:	4a91      	ldr	r2, [pc, #580]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80022a8:	4b90      	ldr	r3, [pc, #576]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022b0:	6013      	str	r3, [r2, #0]
 80022b2:	e01d      	b.n	80022f0 <HAL_RCC_OscConfig+0xb0>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022bc:	d10c      	bne.n	80022d8 <HAL_RCC_OscConfig+0x98>
 80022be:	4a8b      	ldr	r2, [pc, #556]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80022c0:	4b8a      	ldr	r3, [pc, #552]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022c8:	6013      	str	r3, [r2, #0]
 80022ca:	4a88      	ldr	r2, [pc, #544]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80022cc:	4b87      	ldr	r3, [pc, #540]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022d4:	6013      	str	r3, [r2, #0]
 80022d6:	e00b      	b.n	80022f0 <HAL_RCC_OscConfig+0xb0>
 80022d8:	4a84      	ldr	r2, [pc, #528]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80022da:	4b84      	ldr	r3, [pc, #528]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022e2:	6013      	str	r3, [r2, #0]
 80022e4:	4a81      	ldr	r2, [pc, #516]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80022e6:	4b81      	ldr	r3, [pc, #516]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d013      	beq.n	8002320 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f8:	f7fe fea2 	bl	8001040 <HAL_GetTick>
 80022fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022fe:	e008      	b.n	8002312 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002300:	f7fe fe9e 	bl	8001040 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	2b64      	cmp	r3, #100	; 0x64
 800230c:	d901      	bls.n	8002312 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e1cd      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002312:	4b76      	ldr	r3, [pc, #472]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d0f0      	beq.n	8002300 <HAL_RCC_OscConfig+0xc0>
 800231e:	e014      	b.n	800234a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002320:	f7fe fe8e 	bl	8001040 <HAL_GetTick>
 8002324:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002326:	e008      	b.n	800233a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002328:	f7fe fe8a 	bl	8001040 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b64      	cmp	r3, #100	; 0x64
 8002334:	d901      	bls.n	800233a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e1b9      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800233a:	4b6c      	ldr	r3, [pc, #432]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d1f0      	bne.n	8002328 <HAL_RCC_OscConfig+0xe8>
 8002346:	e000      	b.n	800234a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002348:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d063      	beq.n	800241e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002356:	4b65      	ldr	r3, [pc, #404]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f003 030c 	and.w	r3, r3, #12
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00b      	beq.n	800237a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002362:	4b62      	ldr	r3, [pc, #392]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800236a:	2b08      	cmp	r3, #8
 800236c:	d11c      	bne.n	80023a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800236e:	4b5f      	ldr	r3, [pc, #380]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d116      	bne.n	80023a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800237a:	4b5c      	ldr	r3, [pc, #368]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d005      	beq.n	8002392 <HAL_RCC_OscConfig+0x152>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d001      	beq.n	8002392 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e18d      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002392:	4956      	ldr	r1, [pc, #344]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 8002394:	4b55      	ldr	r3, [pc, #340]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	691b      	ldr	r3, [r3, #16]
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	4313      	orrs	r3, r2
 80023a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023a6:	e03a      	b.n	800241e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d020      	beq.n	80023f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023b0:	4b4f      	ldr	r3, [pc, #316]	; (80024f0 <HAL_RCC_OscConfig+0x2b0>)
 80023b2:	2201      	movs	r2, #1
 80023b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b6:	f7fe fe43 	bl	8001040 <HAL_GetTick>
 80023ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023bc:	e008      	b.n	80023d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023be:	f7fe fe3f 	bl	8001040 <HAL_GetTick>
 80023c2:	4602      	mov	r2, r0
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d901      	bls.n	80023d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e16e      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023d0:	4b46      	ldr	r3, [pc, #280]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d0f0      	beq.n	80023be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023dc:	4943      	ldr	r1, [pc, #268]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80023de:	4b43      	ldr	r3, [pc, #268]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	00db      	lsls	r3, r3, #3
 80023ec:	4313      	orrs	r3, r2
 80023ee:	600b      	str	r3, [r1, #0]
 80023f0:	e015      	b.n	800241e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023f2:	4b3f      	ldr	r3, [pc, #252]	; (80024f0 <HAL_RCC_OscConfig+0x2b0>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f8:	f7fe fe22 	bl	8001040 <HAL_GetTick>
 80023fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023fe:	e008      	b.n	8002412 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002400:	f7fe fe1e 	bl	8001040 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	2b02      	cmp	r3, #2
 800240c:	d901      	bls.n	8002412 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e14d      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002412:	4b36      	ldr	r3, [pc, #216]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0302 	and.w	r3, r3, #2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d1f0      	bne.n	8002400 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0308 	and.w	r3, r3, #8
 8002426:	2b00      	cmp	r3, #0
 8002428:	d030      	beq.n	800248c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d016      	beq.n	8002460 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002432:	4b30      	ldr	r3, [pc, #192]	; (80024f4 <HAL_RCC_OscConfig+0x2b4>)
 8002434:	2201      	movs	r2, #1
 8002436:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002438:	f7fe fe02 	bl	8001040 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002440:	f7fe fdfe 	bl	8001040 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e12d      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002452:	4b26      	ldr	r3, [pc, #152]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 8002454:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002456:	f003 0302 	and.w	r3, r3, #2
 800245a:	2b00      	cmp	r3, #0
 800245c:	d0f0      	beq.n	8002440 <HAL_RCC_OscConfig+0x200>
 800245e:	e015      	b.n	800248c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002460:	4b24      	ldr	r3, [pc, #144]	; (80024f4 <HAL_RCC_OscConfig+0x2b4>)
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002466:	f7fe fdeb 	bl	8001040 <HAL_GetTick>
 800246a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800246c:	e008      	b.n	8002480 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800246e:	f7fe fde7 	bl	8001040 <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d901      	bls.n	8002480 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e116      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002480:	4b1a      	ldr	r3, [pc, #104]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 8002482:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d1f0      	bne.n	800246e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0304 	and.w	r3, r3, #4
 8002494:	2b00      	cmp	r3, #0
 8002496:	f000 80a0 	beq.w	80025da <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800249a:	2300      	movs	r3, #0
 800249c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800249e:	4b13      	ldr	r3, [pc, #76]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80024a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10f      	bne.n	80024ca <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024aa:	2300      	movs	r3, #0
 80024ac:	60fb      	str	r3, [r7, #12]
 80024ae:	4a0f      	ldr	r2, [pc, #60]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80024b0:	4b0e      	ldr	r3, [pc, #56]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80024b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024b8:	6413      	str	r3, [r2, #64]	; 0x40
 80024ba:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <HAL_RCC_OscConfig+0x2ac>)
 80024bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024c2:	60fb      	str	r3, [r7, #12]
 80024c4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80024c6:	2301      	movs	r3, #1
 80024c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ca:	4b0b      	ldr	r3, [pc, #44]	; (80024f8 <HAL_RCC_OscConfig+0x2b8>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d121      	bne.n	800251a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024d6:	4a08      	ldr	r2, [pc, #32]	; (80024f8 <HAL_RCC_OscConfig+0x2b8>)
 80024d8:	4b07      	ldr	r3, [pc, #28]	; (80024f8 <HAL_RCC_OscConfig+0x2b8>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024e2:	f7fe fdad 	bl	8001040 <HAL_GetTick>
 80024e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e8:	e011      	b.n	800250e <HAL_RCC_OscConfig+0x2ce>
 80024ea:	bf00      	nop
 80024ec:	40023800 	.word	0x40023800
 80024f0:	42470000 	.word	0x42470000
 80024f4:	42470e80 	.word	0x42470e80
 80024f8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024fc:	f7fe fda0 	bl	8001040 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b02      	cmp	r3, #2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e0cf      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800250e:	4b6a      	ldr	r3, [pc, #424]	; (80026b8 <HAL_RCC_OscConfig+0x478>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002516:	2b00      	cmp	r3, #0
 8002518:	d0f0      	beq.n	80024fc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d106      	bne.n	8002530 <HAL_RCC_OscConfig+0x2f0>
 8002522:	4a66      	ldr	r2, [pc, #408]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 8002524:	4b65      	ldr	r3, [pc, #404]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 8002526:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002528:	f043 0301 	orr.w	r3, r3, #1
 800252c:	6713      	str	r3, [r2, #112]	; 0x70
 800252e:	e01c      	b.n	800256a <HAL_RCC_OscConfig+0x32a>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	2b05      	cmp	r3, #5
 8002536:	d10c      	bne.n	8002552 <HAL_RCC_OscConfig+0x312>
 8002538:	4a60      	ldr	r2, [pc, #384]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 800253a:	4b60      	ldr	r3, [pc, #384]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 800253c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800253e:	f043 0304 	orr.w	r3, r3, #4
 8002542:	6713      	str	r3, [r2, #112]	; 0x70
 8002544:	4a5d      	ldr	r2, [pc, #372]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 8002546:	4b5d      	ldr	r3, [pc, #372]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 8002548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800254a:	f043 0301 	orr.w	r3, r3, #1
 800254e:	6713      	str	r3, [r2, #112]	; 0x70
 8002550:	e00b      	b.n	800256a <HAL_RCC_OscConfig+0x32a>
 8002552:	4a5a      	ldr	r2, [pc, #360]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 8002554:	4b59      	ldr	r3, [pc, #356]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 8002556:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002558:	f023 0301 	bic.w	r3, r3, #1
 800255c:	6713      	str	r3, [r2, #112]	; 0x70
 800255e:	4a57      	ldr	r2, [pc, #348]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 8002560:	4b56      	ldr	r3, [pc, #344]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 8002562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002564:	f023 0304 	bic.w	r3, r3, #4
 8002568:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d015      	beq.n	800259e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002572:	f7fe fd65 	bl	8001040 <HAL_GetTick>
 8002576:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002578:	e00a      	b.n	8002590 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800257a:	f7fe fd61 	bl	8001040 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	f241 3288 	movw	r2, #5000	; 0x1388
 8002588:	4293      	cmp	r3, r2
 800258a:	d901      	bls.n	8002590 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e08e      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002590:	4b4a      	ldr	r3, [pc, #296]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 8002592:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002594:	f003 0302 	and.w	r3, r3, #2
 8002598:	2b00      	cmp	r3, #0
 800259a:	d0ee      	beq.n	800257a <HAL_RCC_OscConfig+0x33a>
 800259c:	e014      	b.n	80025c8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800259e:	f7fe fd4f 	bl	8001040 <HAL_GetTick>
 80025a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025a4:	e00a      	b.n	80025bc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025a6:	f7fe fd4b 	bl	8001040 <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d901      	bls.n	80025bc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e078      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025bc:	4b3f      	ldr	r3, [pc, #252]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 80025be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d1ee      	bne.n	80025a6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025c8:	7dfb      	ldrb	r3, [r7, #23]
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d105      	bne.n	80025da <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025ce:	4a3b      	ldr	r2, [pc, #236]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 80025d0:	4b3a      	ldr	r3, [pc, #232]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 80025d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025d8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	699b      	ldr	r3, [r3, #24]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d064      	beq.n	80026ac <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025e2:	4b36      	ldr	r3, [pc, #216]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f003 030c 	and.w	r3, r3, #12
 80025ea:	2b08      	cmp	r3, #8
 80025ec:	d05c      	beq.n	80026a8 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d141      	bne.n	800267a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025f6:	4b32      	ldr	r3, [pc, #200]	; (80026c0 <HAL_RCC_OscConfig+0x480>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025fc:	f7fe fd20 	bl	8001040 <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002604:	f7fe fd1c 	bl	8001040 <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b02      	cmp	r3, #2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e04b      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002616:	4b29      	ldr	r3, [pc, #164]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1f0      	bne.n	8002604 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002622:	4926      	ldr	r1, [pc, #152]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	69da      	ldr	r2, [r3, #28]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a1b      	ldr	r3, [r3, #32]
 800262c:	431a      	orrs	r2, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002632:	019b      	lsls	r3, r3, #6
 8002634:	431a      	orrs	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800263a:	085b      	lsrs	r3, r3, #1
 800263c:	3b01      	subs	r3, #1
 800263e:	041b      	lsls	r3, r3, #16
 8002640:	431a      	orrs	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002646:	061b      	lsls	r3, r3, #24
 8002648:	4313      	orrs	r3, r2
 800264a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800264c:	4b1c      	ldr	r3, [pc, #112]	; (80026c0 <HAL_RCC_OscConfig+0x480>)
 800264e:	2201      	movs	r2, #1
 8002650:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002652:	f7fe fcf5 	bl	8001040 <HAL_GetTick>
 8002656:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002658:	e008      	b.n	800266c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800265a:	f7fe fcf1 	bl	8001040 <HAL_GetTick>
 800265e:	4602      	mov	r2, r0
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	2b02      	cmp	r3, #2
 8002666:	d901      	bls.n	800266c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e020      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800266c:	4b13      	ldr	r3, [pc, #76]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d0f0      	beq.n	800265a <HAL_RCC_OscConfig+0x41a>
 8002678:	e018      	b.n	80026ac <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800267a:	4b11      	ldr	r3, [pc, #68]	; (80026c0 <HAL_RCC_OscConfig+0x480>)
 800267c:	2200      	movs	r2, #0
 800267e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002680:	f7fe fcde 	bl	8001040 <HAL_GetTick>
 8002684:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002686:	e008      	b.n	800269a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002688:	f7fe fcda 	bl	8001040 <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b02      	cmp	r3, #2
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e009      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800269a:	4b08      	ldr	r3, [pc, #32]	; (80026bc <HAL_RCC_OscConfig+0x47c>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d1f0      	bne.n	8002688 <HAL_RCC_OscConfig+0x448>
 80026a6:	e001      	b.n	80026ac <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e000      	b.n	80026ae <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3718      	adds	r7, #24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40007000 	.word	0x40007000
 80026bc:	40023800 	.word	0x40023800
 80026c0:	42470060 	.word	0x42470060

080026c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d101      	bne.n	80026d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e0ca      	b.n	800286e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026d8:	4b67      	ldr	r3, [pc, #412]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 020f 	and.w	r2, r3, #15
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d20c      	bcs.n	8002700 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026e6:	4b64      	ldr	r3, [pc, #400]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 80026e8:	683a      	ldr	r2, [r7, #0]
 80026ea:	b2d2      	uxtb	r2, r2
 80026ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ee:	4b62      	ldr	r3, [pc, #392]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 020f 	and.w	r2, r3, #15
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d001      	beq.n	8002700 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e0b6      	b.n	800286e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0302 	and.w	r3, r3, #2
 8002708:	2b00      	cmp	r3, #0
 800270a:	d020      	beq.n	800274e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0304 	and.w	r3, r3, #4
 8002714:	2b00      	cmp	r3, #0
 8002716:	d005      	beq.n	8002724 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002718:	4a58      	ldr	r2, [pc, #352]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 800271a:	4b58      	ldr	r3, [pc, #352]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002722:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0308 	and.w	r3, r3, #8
 800272c:	2b00      	cmp	r3, #0
 800272e:	d005      	beq.n	800273c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002730:	4a52      	ldr	r2, [pc, #328]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 8002732:	4b52      	ldr	r3, [pc, #328]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800273a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800273c:	494f      	ldr	r1, [pc, #316]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 800273e:	4b4f      	ldr	r3, [pc, #316]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	4313      	orrs	r3, r2
 800274c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0301 	and.w	r3, r3, #1
 8002756:	2b00      	cmp	r3, #0
 8002758:	d044      	beq.n	80027e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	2b01      	cmp	r3, #1
 8002760:	d107      	bne.n	8002772 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002762:	4b46      	ldr	r3, [pc, #280]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800276a:	2b00      	cmp	r3, #0
 800276c:	d119      	bne.n	80027a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e07d      	b.n	800286e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	2b02      	cmp	r3, #2
 8002778:	d003      	beq.n	8002782 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800277e:	2b03      	cmp	r3, #3
 8002780:	d107      	bne.n	8002792 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002782:	4b3e      	ldr	r3, [pc, #248]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d109      	bne.n	80027a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e06d      	b.n	800286e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002792:	4b3a      	ldr	r3, [pc, #232]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d101      	bne.n	80027a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e065      	b.n	800286e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027a2:	4936      	ldr	r1, [pc, #216]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 80027a4:	4b35      	ldr	r3, [pc, #212]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	f023 0203 	bic.w	r2, r3, #3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027b4:	f7fe fc44 	bl	8001040 <HAL_GetTick>
 80027b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027ba:	e00a      	b.n	80027d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027bc:	f7fe fc40 	bl	8001040 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d901      	bls.n	80027d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e04d      	b.n	800286e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027d2:	4b2a      	ldr	r3, [pc, #168]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f003 020c 	and.w	r2, r3, #12
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d1eb      	bne.n	80027bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027e4:	4b24      	ldr	r3, [pc, #144]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 020f 	and.w	r2, r3, #15
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d90c      	bls.n	800280c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027f2:	4b21      	ldr	r3, [pc, #132]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 80027f4:	683a      	ldr	r2, [r7, #0]
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027fa:	4b1f      	ldr	r3, [pc, #124]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 020f 	and.w	r2, r3, #15
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	429a      	cmp	r2, r3
 8002806:	d001      	beq.n	800280c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e030      	b.n	800286e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0304 	and.w	r3, r3, #4
 8002814:	2b00      	cmp	r3, #0
 8002816:	d008      	beq.n	800282a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002818:	4918      	ldr	r1, [pc, #96]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 800281a:	4b18      	ldr	r3, [pc, #96]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	4313      	orrs	r3, r2
 8002828:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0308 	and.w	r3, r3, #8
 8002832:	2b00      	cmp	r3, #0
 8002834:	d009      	beq.n	800284a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002836:	4911      	ldr	r1, [pc, #68]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 8002838:	4b10      	ldr	r3, [pc, #64]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	00db      	lsls	r3, r3, #3
 8002846:	4313      	orrs	r3, r2
 8002848:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800284a:	f000 f81d 	bl	8002888 <HAL_RCC_GetSysClockFreq>
 800284e:	4601      	mov	r1, r0
 8002850:	4b0a      	ldr	r3, [pc, #40]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	091b      	lsrs	r3, r3, #4
 8002856:	f003 030f 	and.w	r3, r3, #15
 800285a:	4a09      	ldr	r2, [pc, #36]	; (8002880 <HAL_RCC_ClockConfig+0x1bc>)
 800285c:	5cd3      	ldrb	r3, [r2, r3]
 800285e:	fa21 f303 	lsr.w	r3, r1, r3
 8002862:	4a08      	ldr	r2, [pc, #32]	; (8002884 <HAL_RCC_ClockConfig+0x1c0>)
 8002864:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002866:	2000      	movs	r0, #0
 8002868:	f7fe fba6 	bl	8000fb8 <HAL_InitTick>

  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40023c00 	.word	0x40023c00
 800287c:	40023800 	.word	0x40023800
 8002880:	0800d440 	.word	0x0800d440
 8002884:	2000001c 	.word	0x2000001c

08002888 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800288c:	b087      	sub	sp, #28
 800288e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002890:	2200      	movs	r2, #0
 8002892:	60fa      	str	r2, [r7, #12]
 8002894:	2200      	movs	r2, #0
 8002896:	617a      	str	r2, [r7, #20]
 8002898:	2200      	movs	r2, #0
 800289a:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 800289c:	2200      	movs	r2, #0
 800289e:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028a0:	4a51      	ldr	r2, [pc, #324]	; (80029e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80028a2:	6892      	ldr	r2, [r2, #8]
 80028a4:	f002 020c 	and.w	r2, r2, #12
 80028a8:	2a04      	cmp	r2, #4
 80028aa:	d007      	beq.n	80028bc <HAL_RCC_GetSysClockFreq+0x34>
 80028ac:	2a08      	cmp	r2, #8
 80028ae:	d008      	beq.n	80028c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80028b0:	2a00      	cmp	r2, #0
 80028b2:	f040 8090 	bne.w	80029d6 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028b6:	4b4d      	ldr	r3, [pc, #308]	; (80029ec <HAL_RCC_GetSysClockFreq+0x164>)
 80028b8:	613b      	str	r3, [r7, #16]
       break;
 80028ba:	e08f      	b.n	80029dc <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028bc:	4b4c      	ldr	r3, [pc, #304]	; (80029f0 <HAL_RCC_GetSysClockFreq+0x168>)
 80028be:	613b      	str	r3, [r7, #16]
      break;
 80028c0:	e08c      	b.n	80029dc <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028c2:	4a49      	ldr	r2, [pc, #292]	; (80029e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80028c4:	6852      	ldr	r2, [r2, #4]
 80028c6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80028ca:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80028cc:	4a46      	ldr	r2, [pc, #280]	; (80029e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80028ce:	6852      	ldr	r2, [r2, #4]
 80028d0:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80028d4:	2a00      	cmp	r2, #0
 80028d6:	d023      	beq.n	8002920 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028d8:	4b43      	ldr	r3, [pc, #268]	; (80029e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	099b      	lsrs	r3, r3, #6
 80028de:	f04f 0400 	mov.w	r4, #0
 80028e2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80028e6:	f04f 0200 	mov.w	r2, #0
 80028ea:	ea03 0301 	and.w	r3, r3, r1
 80028ee:	ea04 0402 	and.w	r4, r4, r2
 80028f2:	4a3f      	ldr	r2, [pc, #252]	; (80029f0 <HAL_RCC_GetSysClockFreq+0x168>)
 80028f4:	fb02 f104 	mul.w	r1, r2, r4
 80028f8:	2200      	movs	r2, #0
 80028fa:	fb02 f203 	mul.w	r2, r2, r3
 80028fe:	440a      	add	r2, r1
 8002900:	493b      	ldr	r1, [pc, #236]	; (80029f0 <HAL_RCC_GetSysClockFreq+0x168>)
 8002902:	fba3 0101 	umull	r0, r1, r3, r1
 8002906:	1853      	adds	r3, r2, r1
 8002908:	4619      	mov	r1, r3
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f04f 0400 	mov.w	r4, #0
 8002910:	461a      	mov	r2, r3
 8002912:	4623      	mov	r3, r4
 8002914:	f7fe f9a6 	bl	8000c64 <__aeabi_uldivmod>
 8002918:	4603      	mov	r3, r0
 800291a:	460c      	mov	r4, r1
 800291c:	617b      	str	r3, [r7, #20]
 800291e:	e04c      	b.n	80029ba <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002920:	4a31      	ldr	r2, [pc, #196]	; (80029e8 <HAL_RCC_GetSysClockFreq+0x160>)
 8002922:	6852      	ldr	r2, [r2, #4]
 8002924:	0992      	lsrs	r2, r2, #6
 8002926:	4611      	mov	r1, r2
 8002928:	f04f 0200 	mov.w	r2, #0
 800292c:	f240 15ff 	movw	r5, #511	; 0x1ff
 8002930:	f04f 0600 	mov.w	r6, #0
 8002934:	ea05 0501 	and.w	r5, r5, r1
 8002938:	ea06 0602 	and.w	r6, r6, r2
 800293c:	4629      	mov	r1, r5
 800293e:	4632      	mov	r2, r6
 8002940:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8002944:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8002948:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 800294c:	4651      	mov	r1, sl
 800294e:	465a      	mov	r2, fp
 8002950:	46aa      	mov	sl, r5
 8002952:	46b3      	mov	fp, r6
 8002954:	4655      	mov	r5, sl
 8002956:	465e      	mov	r6, fp
 8002958:	1b4d      	subs	r5, r1, r5
 800295a:	eb62 0606 	sbc.w	r6, r2, r6
 800295e:	4629      	mov	r1, r5
 8002960:	4632      	mov	r2, r6
 8002962:	0194      	lsls	r4, r2, #6
 8002964:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002968:	018b      	lsls	r3, r1, #6
 800296a:	1a5b      	subs	r3, r3, r1
 800296c:	eb64 0402 	sbc.w	r4, r4, r2
 8002970:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8002974:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8002978:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 800297c:	4643      	mov	r3, r8
 800297e:	464c      	mov	r4, r9
 8002980:	4655      	mov	r5, sl
 8002982:	465e      	mov	r6, fp
 8002984:	18ed      	adds	r5, r5, r3
 8002986:	eb46 0604 	adc.w	r6, r6, r4
 800298a:	462b      	mov	r3, r5
 800298c:	4634      	mov	r4, r6
 800298e:	02a2      	lsls	r2, r4, #10
 8002990:	607a      	str	r2, [r7, #4]
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002998:	607a      	str	r2, [r7, #4]
 800299a:	029b      	lsls	r3, r3, #10
 800299c:	603b      	str	r3, [r7, #0]
 800299e:	e897 0018 	ldmia.w	r7, {r3, r4}
 80029a2:	4618      	mov	r0, r3
 80029a4:	4621      	mov	r1, r4
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f04f 0400 	mov.w	r4, #0
 80029ac:	461a      	mov	r2, r3
 80029ae:	4623      	mov	r3, r4
 80029b0:	f7fe f958 	bl	8000c64 <__aeabi_uldivmod>
 80029b4:	4603      	mov	r3, r0
 80029b6:	460c      	mov	r4, r1
 80029b8:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80029ba:	4b0b      	ldr	r3, [pc, #44]	; (80029e8 <HAL_RCC_GetSysClockFreq+0x160>)
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	0c1b      	lsrs	r3, r3, #16
 80029c0:	f003 0303 	and.w	r3, r3, #3
 80029c4:	3301      	adds	r3, #1
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d2:	613b      	str	r3, [r7, #16]
      break;
 80029d4:	e002      	b.n	80029dc <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80029d6:	4b05      	ldr	r3, [pc, #20]	; (80029ec <HAL_RCC_GetSysClockFreq+0x164>)
 80029d8:	613b      	str	r3, [r7, #16]
      break;
 80029da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029dc:	693b      	ldr	r3, [r7, #16]
}
 80029de:	4618      	mov	r0, r3
 80029e0:	371c      	adds	r7, #28
 80029e2:	46bd      	mov	sp, r7
 80029e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029e8:	40023800 	.word	0x40023800
 80029ec:	00f42400 	.word	0x00f42400
 80029f0:	017d7840 	.word	0x017d7840

080029f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029f8:	4b03      	ldr	r3, [pc, #12]	; (8002a08 <HAL_RCC_GetHCLKFreq+0x14>)
 80029fa:	681b      	ldr	r3, [r3, #0]
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	2000001c 	.word	0x2000001c

08002a0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002a10:	f7ff fff0 	bl	80029f4 <HAL_RCC_GetHCLKFreq>
 8002a14:	4601      	mov	r1, r0
 8002a16:	4b05      	ldr	r3, [pc, #20]	; (8002a2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	0a9b      	lsrs	r3, r3, #10
 8002a1c:	f003 0307 	and.w	r3, r3, #7
 8002a20:	4a03      	ldr	r2, [pc, #12]	; (8002a30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a22:	5cd3      	ldrb	r3, [r2, r3]
 8002a24:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	40023800 	.word	0x40023800
 8002a30:	0800d450 	.word	0x0800d450

08002a34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002a38:	f7ff ffdc 	bl	80029f4 <HAL_RCC_GetHCLKFreq>
 8002a3c:	4601      	mov	r1, r0
 8002a3e:	4b05      	ldr	r3, [pc, #20]	; (8002a54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	0b5b      	lsrs	r3, r3, #13
 8002a44:	f003 0307 	and.w	r3, r3, #7
 8002a48:	4a03      	ldr	r2, [pc, #12]	; (8002a58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a4a:	5cd3      	ldrb	r3, [r2, r3]
 8002a4c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	40023800 	.word	0x40023800
 8002a58:	0800d450 	.word	0x0800d450

08002a5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d101      	bne.n	8002a6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e055      	b.n	8002b1a <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d106      	bne.n	8002a8e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f005 fe7d 	bl	8008788 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2202      	movs	r2, #2
 8002a92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	6812      	ldr	r2, [r2, #0]
 8002a9e:	6812      	ldr	r2, [r2, #0]
 8002aa0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002aa4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	6851      	ldr	r1, [r2, #4]
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	6892      	ldr	r2, [r2, #8]
 8002ab2:	4311      	orrs	r1, r2
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	68d2      	ldr	r2, [r2, #12]
 8002ab8:	4311      	orrs	r1, r2
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	6912      	ldr	r2, [r2, #16]
 8002abe:	4311      	orrs	r1, r2
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	6952      	ldr	r2, [r2, #20]
 8002ac4:	4311      	orrs	r1, r2
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	6992      	ldr	r2, [r2, #24]
 8002aca:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002ace:	4311      	orrs	r1, r2
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	69d2      	ldr	r2, [r2, #28]
 8002ad4:	4311      	orrs	r1, r2
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	6a12      	ldr	r2, [r2, #32]
 8002ada:	4311      	orrs	r1, r2
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	6992      	ldr	r2, [r2, #24]
 8002aec:	0c12      	lsrs	r2, r2, #16
 8002aee:	f002 0104 	and.w	r1, r2, #4
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002af6:	430a      	orrs	r2, r1
 8002af8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	6812      	ldr	r2, [r2, #0]
 8002b02:	69d2      	ldr	r2, [r2, #28]
 8002b04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b08:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b088      	sub	sp, #32
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	60f8      	str	r0, [r7, #12]
 8002b2a:	60b9      	str	r1, [r7, #8]
 8002b2c:	603b      	str	r3, [r7, #0]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002b32:	2300      	movs	r3, #0
 8002b34:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d101      	bne.n	8002b44 <HAL_SPI_Transmit+0x22>
 8002b40:	2302      	movs	r3, #2
 8002b42:	e11c      	b.n	8002d7e <HAL_SPI_Transmit+0x25c>
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b4c:	f7fe fa78 	bl	8001040 <HAL_GetTick>
 8002b50:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002b52:	88fb      	ldrh	r3, [r7, #6]
 8002b54:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d002      	beq.n	8002b68 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002b62:	2302      	movs	r3, #2
 8002b64:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002b66:	e101      	b.n	8002d6c <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d002      	beq.n	8002b74 <HAL_SPI_Transmit+0x52>
 8002b6e:	88fb      	ldrh	r3, [r7, #6]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d102      	bne.n	8002b7a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002b78:	e0f8      	b.n	8002d6c <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2203      	movs	r2, #3
 8002b7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	68ba      	ldr	r2, [r7, #8]
 8002b8c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	88fa      	ldrh	r2, [r7, #6]
 8002b92:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	88fa      	ldrh	r2, [r7, #6]
 8002b98:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bc0:	d107      	bne.n	8002bd2 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	6812      	ldr	r2, [r2, #0]
 8002bca:	6812      	ldr	r2, [r2, #0]
 8002bcc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002bd0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bdc:	2b40      	cmp	r3, #64	; 0x40
 8002bde:	d007      	beq.n	8002bf0 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	6812      	ldr	r2, [r2, #0]
 8002be8:	6812      	ldr	r2, [r2, #0]
 8002bea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bf8:	d14b      	bne.n	8002c92 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d002      	beq.n	8002c08 <HAL_SPI_Transmit+0xe6>
 8002c02:	8afb      	ldrh	r3, [r7, #22]
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d13e      	bne.n	8002c86 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68fa      	ldr	r2, [r7, #12]
 8002c0e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c10:	8812      	ldrh	r2, [r2, #0]
 8002c12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c18:	1c9a      	adds	r2, r3, #2
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c22:	b29b      	uxth	r3, r3
 8002c24:	3b01      	subs	r3, #1
 8002c26:	b29a      	uxth	r2, r3
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002c2c:	e02b      	b.n	8002c86 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d112      	bne.n	8002c62 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	68fa      	ldr	r2, [r7, #12]
 8002c42:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c44:	8812      	ldrh	r2, [r2, #0]
 8002c46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4c:	1c9a      	adds	r2, r3, #2
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	86da      	strh	r2, [r3, #54]	; 0x36
 8002c60:	e011      	b.n	8002c86 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c62:	f7fe f9ed 	bl	8001040 <HAL_GetTick>
 8002c66:	4602      	mov	r2, r0
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	1ad2      	subs	r2, r2, r3
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d303      	bcc.n	8002c7a <HAL_SPI_Transmit+0x158>
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c78:	d102      	bne.n	8002c80 <HAL_SPI_Transmit+0x15e>
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d102      	bne.n	8002c86 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002c84:	e072      	b.n	8002d6c <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d1ce      	bne.n	8002c2e <HAL_SPI_Transmit+0x10c>
 8002c90:	e04c      	b.n	8002d2c <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d002      	beq.n	8002ca0 <HAL_SPI_Transmit+0x17e>
 8002c9a:	8afb      	ldrh	r3, [r7, #22]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d140      	bne.n	8002d22 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	330c      	adds	r3, #12
 8002ca6:	68fa      	ldr	r2, [r7, #12]
 8002ca8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002caa:	7812      	ldrb	r2, [r2, #0]
 8002cac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb2:	1c5a      	adds	r2, r3, #1
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002cc6:	e02c      	b.n	8002d22 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d113      	bne.n	8002cfe <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	330c      	adds	r3, #12
 8002cdc:	68fa      	ldr	r2, [r7, #12]
 8002cde:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002ce0:	7812      	ldrb	r2, [r2, #0]
 8002ce2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce8:	1c5a      	adds	r2, r3, #1
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	3b01      	subs	r3, #1
 8002cf6:	b29a      	uxth	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	86da      	strh	r2, [r3, #54]	; 0x36
 8002cfc:	e011      	b.n	8002d22 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002cfe:	f7fe f99f 	bl	8001040 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	1ad2      	subs	r2, r2, r3
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d303      	bcc.n	8002d16 <HAL_SPI_Transmit+0x1f4>
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d14:	d102      	bne.n	8002d1c <HAL_SPI_Transmit+0x1fa>
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d102      	bne.n	8002d22 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002d20:	e024      	b.n	8002d6c <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1cd      	bne.n	8002cc8 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	6839      	ldr	r1, [r7, #0]
 8002d30:	68f8      	ldr	r0, [r7, #12]
 8002d32:	f000 fa32 	bl	800319a <SPI_EndRxTxTransaction>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d002      	beq.n	8002d42 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2220      	movs	r2, #32
 8002d40:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d10a      	bne.n	8002d60 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	613b      	str	r3, [r7, #16]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	613b      	str	r3, [r7, #16]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	613b      	str	r3, [r7, #16]
 8002d5e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d001      	beq.n	8002d6c <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002d7c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3720      	adds	r7, #32
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b08c      	sub	sp, #48	; 0x30
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	60f8      	str	r0, [r7, #12]
 8002d8e:	60b9      	str	r1, [r7, #8]
 8002d90:	607a      	str	r2, [r7, #4]
 8002d92:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002d94:	2301      	movs	r3, #1
 8002d96:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d101      	bne.n	8002dac <HAL_SPI_TransmitReceive+0x26>
 8002da8:	2302      	movs	r3, #2
 8002daa:	e188      	b.n	80030be <HAL_SPI_TransmitReceive+0x338>
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002db4:	f7fe f944 	bl	8001040 <HAL_GetTick>
 8002db8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002dc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002dca:	887b      	ldrh	r3, [r7, #2]
 8002dcc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002dce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d00f      	beq.n	8002df6 <HAL_SPI_TransmitReceive+0x70>
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ddc:	d107      	bne.n	8002dee <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d103      	bne.n	8002dee <HAL_SPI_TransmitReceive+0x68>
 8002de6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002dea:	2b04      	cmp	r3, #4
 8002dec:	d003      	beq.n	8002df6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002dee:	2302      	movs	r3, #2
 8002df0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002df4:	e159      	b.n	80030aa <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d005      	beq.n	8002e08 <HAL_SPI_TransmitReceive+0x82>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d002      	beq.n	8002e08 <HAL_SPI_TransmitReceive+0x82>
 8002e02:	887b      	ldrh	r3, [r7, #2]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d103      	bne.n	8002e10 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002e0e:	e14c      	b.n	80030aa <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b04      	cmp	r3, #4
 8002e1a:	d003      	beq.n	8002e24 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2205      	movs	r2, #5
 8002e20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2200      	movs	r2, #0
 8002e28:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	887a      	ldrh	r2, [r7, #2]
 8002e34:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	887a      	ldrh	r2, [r7, #2]
 8002e3a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	68ba      	ldr	r2, [r7, #8]
 8002e40:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	887a      	ldrh	r2, [r7, #2]
 8002e46:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	887a      	ldrh	r2, [r7, #2]
 8002e4c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2200      	movs	r2, #0
 8002e52:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2200      	movs	r2, #0
 8002e58:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e64:	2b40      	cmp	r3, #64	; 0x40
 8002e66:	d007      	beq.n	8002e78 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	68fa      	ldr	r2, [r7, #12]
 8002e6e:	6812      	ldr	r2, [r2, #0]
 8002e70:	6812      	ldr	r2, [r2, #0]
 8002e72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e76:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e80:	d178      	bne.n	8002f74 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d002      	beq.n	8002e90 <HAL_SPI_TransmitReceive+0x10a>
 8002e8a:	8b7b      	ldrh	r3, [r7, #26]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d166      	bne.n	8002f5e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68fa      	ldr	r2, [r7, #12]
 8002e96:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e98:	8812      	ldrh	r2, [r2, #0]
 8002e9a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea0:	1c9a      	adds	r2, r3, #2
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	3b01      	subs	r3, #1
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002eb4:	e053      	b.n	8002f5e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	d11b      	bne.n	8002efc <HAL_SPI_TransmitReceive+0x176>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d016      	beq.n	8002efc <HAL_SPI_TransmitReceive+0x176>
 8002ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d113      	bne.n	8002efc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68fa      	ldr	r2, [r7, #12]
 8002eda:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002edc:	8812      	ldrh	r2, [r2, #0]
 8002ede:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee4:	1c9a      	adds	r2, r3, #2
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	3b01      	subs	r3, #1
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d119      	bne.n	8002f3e <HAL_SPI_TransmitReceive+0x1b8>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d014      	beq.n	8002f3e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	6812      	ldr	r2, [r2, #0]
 8002f1c:	68d2      	ldr	r2, [r2, #12]
 8002f1e:	b292      	uxth	r2, r2
 8002f20:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f26:	1c9a      	adds	r2, r3, #2
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	3b01      	subs	r3, #1
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002f3e:	f7fe f87f 	bl	8001040 <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f46:	1ad2      	subs	r2, r2, r3
 8002f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d307      	bcc.n	8002f5e <HAL_SPI_TransmitReceive+0x1d8>
 8002f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f54:	d003      	beq.n	8002f5e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002f5c:	e0a5      	b.n	80030aa <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1a6      	bne.n	8002eb6 <HAL_SPI_TransmitReceive+0x130>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1a1      	bne.n	8002eb6 <HAL_SPI_TransmitReceive+0x130>
 8002f72:	e07c      	b.n	800306e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d002      	beq.n	8002f82 <HAL_SPI_TransmitReceive+0x1fc>
 8002f7c:	8b7b      	ldrh	r3, [r7, #26]
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d16b      	bne.n	800305a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	330c      	adds	r3, #12
 8002f88:	68fa      	ldr	r2, [r7, #12]
 8002f8a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f8c:	7812      	ldrb	r2, [r2, #0]
 8002f8e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f94:	1c5a      	adds	r2, r3, #1
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	3b01      	subs	r3, #1
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fa8:	e057      	b.n	800305a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d11c      	bne.n	8002ff2 <HAL_SPI_TransmitReceive+0x26c>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d017      	beq.n	8002ff2 <HAL_SPI_TransmitReceive+0x26c>
 8002fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d114      	bne.n	8002ff2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	330c      	adds	r3, #12
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002fd2:	7812      	ldrb	r2, [r2, #0]
 8002fd4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fda:	1c5a      	adds	r2, r3, #1
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f003 0301 	and.w	r3, r3, #1
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d119      	bne.n	8003034 <HAL_SPI_TransmitReceive+0x2ae>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003004:	b29b      	uxth	r3, r3
 8003006:	2b00      	cmp	r3, #0
 8003008:	d014      	beq.n	8003034 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	6812      	ldr	r2, [r2, #0]
 8003012:	68d2      	ldr	r2, [r2, #12]
 8003014:	b2d2      	uxtb	r2, r2
 8003016:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800301c:	1c5a      	adds	r2, r3, #1
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003026:	b29b      	uxth	r3, r3
 8003028:	3b01      	subs	r3, #1
 800302a:	b29a      	uxth	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003030:	2301      	movs	r3, #1
 8003032:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003034:	f7fe f804 	bl	8001040 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303c:	1ad2      	subs	r2, r2, r3
 800303e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003040:	429a      	cmp	r2, r3
 8003042:	d303      	bcc.n	800304c <HAL_SPI_TransmitReceive+0x2c6>
 8003044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800304a:	d102      	bne.n	8003052 <HAL_SPI_TransmitReceive+0x2cc>
 800304c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800304e:	2b00      	cmp	r3, #0
 8003050:	d103      	bne.n	800305a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003058:	e027      	b.n	80030aa <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800305e:	b29b      	uxth	r3, r3
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1a2      	bne.n	8002faa <HAL_SPI_TransmitReceive+0x224>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003068:	b29b      	uxth	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d19d      	bne.n	8002faa <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800306e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003070:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003072:	68f8      	ldr	r0, [r7, #12]
 8003074:	f000 f891 	bl	800319a <SPI_EndRxTxTransaction>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d006      	beq.n	800308c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2220      	movs	r2, #32
 8003088:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800308a:	e00e      	b.n	80030aa <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d10a      	bne.n	80030aa <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003094:	2300      	movs	r3, #0
 8003096:	617b      	str	r3, [r7, #20]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	617b      	str	r3, [r7, #20]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	617b      	str	r3, [r7, #20]
 80030a8:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80030ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3730      	adds	r7, #48	; 0x30
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b084      	sub	sp, #16
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	60f8      	str	r0, [r7, #12]
 80030ce:	60b9      	str	r1, [r7, #8]
 80030d0:	603b      	str	r3, [r7, #0]
 80030d2:	4613      	mov	r3, r2
 80030d4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80030d6:	e04c      	b.n	8003172 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030de:	d048      	beq.n	8003172 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80030e0:	f7fd ffae 	bl	8001040 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	1ad2      	subs	r2, r2, r3
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d202      	bcs.n	80030f6 <SPI_WaitFlagStateUntilTimeout+0x30>
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d13d      	bne.n	8003172 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	6812      	ldr	r2, [r2, #0]
 80030fe:	6852      	ldr	r2, [r2, #4]
 8003100:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003104:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800310e:	d111      	bne.n	8003134 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003118:	d004      	beq.n	8003124 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003122:	d107      	bne.n	8003134 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	6812      	ldr	r2, [r2, #0]
 800312c:	6812      	ldr	r2, [r2, #0]
 800312e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003132:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003138:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800313c:	d10f      	bne.n	800315e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68fa      	ldr	r2, [r7, #12]
 8003144:	6812      	ldr	r2, [r2, #0]
 8003146:	6812      	ldr	r2, [r2, #0]
 8003148:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	6812      	ldr	r2, [r2, #0]
 8003156:	6812      	ldr	r2, [r2, #0]
 8003158:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800315c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2201      	movs	r2, #1
 8003162:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e00f      	b.n	8003192 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689a      	ldr	r2, [r3, #8]
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	401a      	ands	r2, r3
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	429a      	cmp	r2, r3
 8003180:	bf0c      	ite	eq
 8003182:	2301      	moveq	r3, #1
 8003184:	2300      	movne	r3, #0
 8003186:	b2db      	uxtb	r3, r3
 8003188:	461a      	mov	r2, r3
 800318a:	79fb      	ldrb	r3, [r7, #7]
 800318c:	429a      	cmp	r2, r3
 800318e:	d1a3      	bne.n	80030d8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b086      	sub	sp, #24
 800319e:	af02      	add	r7, sp, #8
 80031a0:	60f8      	str	r0, [r7, #12]
 80031a2:	60b9      	str	r1, [r7, #8]
 80031a4:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	9300      	str	r3, [sp, #0]
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	2200      	movs	r2, #0
 80031ae:	2180      	movs	r1, #128	; 0x80
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f7ff ff88 	bl	80030c6 <SPI_WaitFlagStateUntilTimeout>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d007      	beq.n	80031cc <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031c0:	f043 0220 	orr.w	r2, r3, #32
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80031c8:	2303      	movs	r3, #3
 80031ca:	e000      	b.n	80031ce <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3710      	adds	r7, #16
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b082      	sub	sp, #8
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d101      	bne.n	80031e8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e01d      	b.n	8003224 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d106      	bne.n	8003202 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f005 ff41 	bl	8009084 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2202      	movs	r2, #2
 8003206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	3304      	adds	r3, #4
 8003212:	4619      	mov	r1, r3
 8003214:	4610      	mov	r0, r2
 8003216:	f000 fc0f 	bl	8003a38 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003222:	2300      	movs	r3, #0
}
 8003224:	4618      	mov	r0, r3
 8003226:	3708      	adds	r7, #8
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	6812      	ldr	r2, [r2, #0]
 800323c:	68d2      	ldr	r2, [r2, #12]
 800323e:	f042 0201 	orr.w	r2, r2, #1
 8003242:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f003 0307 	and.w	r3, r3, #7
 800324e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2b06      	cmp	r3, #6
 8003254:	d007      	beq.n	8003266 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	6812      	ldr	r2, [r2, #0]
 800325e:	6812      	ldr	r2, [r2, #0]
 8003260:	f042 0201 	orr.w	r2, r2, #1
 8003264:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	3714      	adds	r7, #20
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d101      	bne.n	8003286 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e01d      	b.n	80032c2 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800328c:	b2db      	uxtb	r3, r3
 800328e:	2b00      	cmp	r3, #0
 8003290:	d106      	bne.n	80032a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f005 feca 	bl	8009034 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2202      	movs	r2, #2
 80032a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	3304      	adds	r3, #4
 80032b0:	4619      	mov	r1, r3
 80032b2:	4610      	mov	r0, r2
 80032b4:	f000 fbc0 	bl	8003a38 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3708      	adds	r7, #8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
	...

080032cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	2201      	movs	r2, #1
 80032dc:	6839      	ldr	r1, [r7, #0]
 80032de:	4618      	mov	r0, r3
 80032e0:	f000 fe94 	bl	800400c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a15      	ldr	r2, [pc, #84]	; (8003340 <HAL_TIM_PWM_Start+0x74>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d004      	beq.n	80032f8 <HAL_TIM_PWM_Start+0x2c>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a14      	ldr	r2, [pc, #80]	; (8003344 <HAL_TIM_PWM_Start+0x78>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d101      	bne.n	80032fc <HAL_TIM_PWM_Start+0x30>
 80032f8:	2301      	movs	r3, #1
 80032fa:	e000      	b.n	80032fe <HAL_TIM_PWM_Start+0x32>
 80032fc:	2300      	movs	r3, #0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d007      	beq.n	8003312 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	687a      	ldr	r2, [r7, #4]
 8003308:	6812      	ldr	r2, [r2, #0]
 800330a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800330c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003310:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f003 0307 	and.w	r3, r3, #7
 800331c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2b06      	cmp	r3, #6
 8003322:	d007      	beq.n	8003334 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	6812      	ldr	r2, [r2, #0]
 800332c:	6812      	ldr	r2, [r2, #0]
 800332e:	f042 0201 	orr.w	r2, r2, #1
 8003332:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3710      	adds	r7, #16
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	40010000 	.word	0x40010000
 8003344:	40010400 	.word	0x40010400

08003348 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d101      	bne.n	800335c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e083      	b.n	8003464 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003362:	b2db      	uxtb	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	d106      	bne.n	8003376 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f005 fde5 	bl	8008f40 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2202      	movs	r2, #2
 800337a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800338c:	f023 0307 	bic.w	r3, r3, #7
 8003390:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	3304      	adds	r3, #4
 800339a:	4619      	mov	r1, r3
 800339c:	4610      	mov	r0, r2
 800339e:	f000 fb4b 	bl	8003a38 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	6a1b      	ldr	r3, [r3, #32]
 80033b8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	697a      	ldr	r2, [r7, #20]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033ca:	f023 0303 	bic.w	r3, r3, #3
 80033ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	689a      	ldr	r2, [r3, #8]
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	699b      	ldr	r3, [r3, #24]
 80033d8:	021b      	lsls	r3, r3, #8
 80033da:	4313      	orrs	r3, r2
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	4313      	orrs	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80033e8:	f023 030c 	bic.w	r3, r3, #12
 80033ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80033f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	68da      	ldr	r2, [r3, #12]
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	69db      	ldr	r3, [r3, #28]
 8003402:	021b      	lsls	r3, r3, #8
 8003404:	4313      	orrs	r3, r2
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	4313      	orrs	r3, r2
 800340a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	011a      	lsls	r2, r3, #4
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	031b      	lsls	r3, r3, #12
 8003418:	4313      	orrs	r3, r2
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	4313      	orrs	r3, r2
 800341e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003426:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800342e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	695b      	ldr	r3, [r3, #20]
 8003438:	011b      	lsls	r3, r3, #4
 800343a:	4313      	orrs	r3, r2
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	4313      	orrs	r3, r2
 8003440:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	697a      	ldr	r2, [r7, #20]
 8003448:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	693a      	ldr	r2, [r7, #16]
 8003450:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68fa      	ldr	r2, [r7, #12]
 8003458:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d002      	beq.n	8003482 <HAL_TIM_Encoder_Start+0x16>
 800347c:	2b04      	cmp	r3, #4
 800347e:	d008      	beq.n	8003492 <HAL_TIM_Encoder_Start+0x26>
 8003480:	e00f      	b.n	80034a2 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2201      	movs	r2, #1
 8003488:	2100      	movs	r1, #0
 800348a:	4618      	mov	r0, r3
 800348c:	f000 fdbe 	bl	800400c <TIM_CCxChannelCmd>
      break;
 8003490:	e016      	b.n	80034c0 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2201      	movs	r2, #1
 8003498:	2104      	movs	r1, #4
 800349a:	4618      	mov	r0, r3
 800349c:	f000 fdb6 	bl	800400c <TIM_CCxChannelCmd>
      break;
 80034a0:	e00e      	b.n	80034c0 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2201      	movs	r2, #1
 80034a8:	2100      	movs	r1, #0
 80034aa:	4618      	mov	r0, r3
 80034ac:	f000 fdae 	bl	800400c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2201      	movs	r2, #1
 80034b6:	2104      	movs	r1, #4
 80034b8:	4618      	mov	r0, r3
 80034ba:	f000 fda7 	bl	800400c <TIM_CCxChannelCmd>
      break;
 80034be:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	6812      	ldr	r2, [r2, #0]
 80034c8:	6812      	ldr	r2, [r2, #0]
 80034ca:	f042 0201 	orr.w	r2, r2, #1
 80034ce:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3708      	adds	r7, #8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}

080034da <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034da:	b580      	push	{r7, lr}
 80034dc:	b082      	sub	sp, #8
 80034de:	af00      	add	r7, sp, #0
 80034e0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	691b      	ldr	r3, [r3, #16]
 80034e8:	f003 0302 	and.w	r3, r3, #2
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d122      	bne.n	8003536 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d11b      	bne.n	8003536 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f06f 0202 	mvn.w	r2, #2
 8003506:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	f003 0303 	and.w	r3, r3, #3
 8003518:	2b00      	cmp	r3, #0
 800351a:	d003      	beq.n	8003524 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f000 fa6c 	bl	80039fa <HAL_TIM_IC_CaptureCallback>
 8003522:	e005      	b.n	8003530 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f000 fa5e 	bl	80039e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 fa6f 	bl	8003a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	691b      	ldr	r3, [r3, #16]
 800353c:	f003 0304 	and.w	r3, r3, #4
 8003540:	2b04      	cmp	r3, #4
 8003542:	d122      	bne.n	800358a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	f003 0304 	and.w	r3, r3, #4
 800354e:	2b04      	cmp	r3, #4
 8003550:	d11b      	bne.n	800358a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f06f 0204 	mvn.w	r2, #4
 800355a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2202      	movs	r2, #2
 8003560:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	699b      	ldr	r3, [r3, #24]
 8003568:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800356c:	2b00      	cmp	r3, #0
 800356e:	d003      	beq.n	8003578 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f000 fa42 	bl	80039fa <HAL_TIM_IC_CaptureCallback>
 8003576:	e005      	b.n	8003584 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 fa34 	bl	80039e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 fa45 	bl	8003a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	f003 0308 	and.w	r3, r3, #8
 8003594:	2b08      	cmp	r3, #8
 8003596:	d122      	bne.n	80035de <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	f003 0308 	and.w	r3, r3, #8
 80035a2:	2b08      	cmp	r3, #8
 80035a4:	d11b      	bne.n	80035de <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f06f 0208 	mvn.w	r2, #8
 80035ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2204      	movs	r2, #4
 80035b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	69db      	ldr	r3, [r3, #28]
 80035bc:	f003 0303 	and.w	r3, r3, #3
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d003      	beq.n	80035cc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f000 fa18 	bl	80039fa <HAL_TIM_IC_CaptureCallback>
 80035ca:	e005      	b.n	80035d8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 fa0a 	bl	80039e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f000 fa1b 	bl	8003a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	691b      	ldr	r3, [r3, #16]
 80035e4:	f003 0310 	and.w	r3, r3, #16
 80035e8:	2b10      	cmp	r3, #16
 80035ea:	d122      	bne.n	8003632 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	f003 0310 	and.w	r3, r3, #16
 80035f6:	2b10      	cmp	r3, #16
 80035f8:	d11b      	bne.n	8003632 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f06f 0210 	mvn.w	r2, #16
 8003602:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2208      	movs	r2, #8
 8003608:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	69db      	ldr	r3, [r3, #28]
 8003610:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003614:	2b00      	cmp	r3, #0
 8003616:	d003      	beq.n	8003620 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f000 f9ee 	bl	80039fa <HAL_TIM_IC_CaptureCallback>
 800361e:	e005      	b.n	800362c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f000 f9e0 	bl	80039e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 f9f1 	bl	8003a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	691b      	ldr	r3, [r3, #16]
 8003638:	f003 0301 	and.w	r3, r3, #1
 800363c:	2b01      	cmp	r3, #1
 800363e:	d10e      	bne.n	800365e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	f003 0301 	and.w	r3, r3, #1
 800364a:	2b01      	cmp	r3, #1
 800364c:	d107      	bne.n	800365e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f06f 0201 	mvn.w	r2, #1
 8003656:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f004 f925 	bl	80078a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	691b      	ldr	r3, [r3, #16]
 8003664:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003668:	2b80      	cmp	r3, #128	; 0x80
 800366a:	d10e      	bne.n	800368a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003676:	2b80      	cmp	r3, #128	; 0x80
 8003678:	d107      	bne.n	800368a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003682:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f000 fd87 	bl	8004198 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	691b      	ldr	r3, [r3, #16]
 8003690:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003694:	2b40      	cmp	r3, #64	; 0x40
 8003696:	d10e      	bne.n	80036b6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a2:	2b40      	cmp	r3, #64	; 0x40
 80036a4:	d107      	bne.n	80036b6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80036ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 f9b6 	bl	8003a22 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	f003 0320 	and.w	r3, r3, #32
 80036c0:	2b20      	cmp	r3, #32
 80036c2:	d10e      	bne.n	80036e2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	f003 0320 	and.w	r3, r3, #32
 80036ce:	2b20      	cmp	r3, #32
 80036d0:	d107      	bne.n	80036e2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f06f 0220 	mvn.w	r2, #32
 80036da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f000 fd51 	bl	8004184 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036e2:	bf00      	nop
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
	...

080036ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d101      	bne.n	8003706 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003702:	2302      	movs	r3, #2
 8003704:	e0b4      	b.n	8003870 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2202      	movs	r2, #2
 8003712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b0c      	cmp	r3, #12
 800371a:	f200 809f 	bhi.w	800385c <HAL_TIM_PWM_ConfigChannel+0x170>
 800371e:	a201      	add	r2, pc, #4	; (adr r2, 8003724 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003724:	08003759 	.word	0x08003759
 8003728:	0800385d 	.word	0x0800385d
 800372c:	0800385d 	.word	0x0800385d
 8003730:	0800385d 	.word	0x0800385d
 8003734:	08003799 	.word	0x08003799
 8003738:	0800385d 	.word	0x0800385d
 800373c:	0800385d 	.word	0x0800385d
 8003740:	0800385d 	.word	0x0800385d
 8003744:	080037db 	.word	0x080037db
 8003748:	0800385d 	.word	0x0800385d
 800374c:	0800385d 	.word	0x0800385d
 8003750:	0800385d 	.word	0x0800385d
 8003754:	0800381b 	.word	0x0800381b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68b9      	ldr	r1, [r7, #8]
 800375e:	4618      	mov	r0, r3
 8003760:	f000 fa0a 	bl	8003b78 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68fa      	ldr	r2, [r7, #12]
 800376a:	6812      	ldr	r2, [r2, #0]
 800376c:	6992      	ldr	r2, [r2, #24]
 800376e:	f042 0208 	orr.w	r2, r2, #8
 8003772:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68fa      	ldr	r2, [r7, #12]
 800377a:	6812      	ldr	r2, [r2, #0]
 800377c:	6992      	ldr	r2, [r2, #24]
 800377e:	f022 0204 	bic.w	r2, r2, #4
 8003782:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68fa      	ldr	r2, [r7, #12]
 800378a:	6812      	ldr	r2, [r2, #0]
 800378c:	6991      	ldr	r1, [r2, #24]
 800378e:	68ba      	ldr	r2, [r7, #8]
 8003790:	6912      	ldr	r2, [r2, #16]
 8003792:	430a      	orrs	r2, r1
 8003794:	619a      	str	r2, [r3, #24]
      break;
 8003796:	e062      	b.n	800385e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68b9      	ldr	r1, [r7, #8]
 800379e:	4618      	mov	r0, r3
 80037a0:	f000 fa5a 	bl	8003c58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	6812      	ldr	r2, [r2, #0]
 80037ac:	6992      	ldr	r2, [r2, #24]
 80037ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68fa      	ldr	r2, [r7, #12]
 80037ba:	6812      	ldr	r2, [r2, #0]
 80037bc:	6992      	ldr	r2, [r2, #24]
 80037be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	68fa      	ldr	r2, [r7, #12]
 80037ca:	6812      	ldr	r2, [r2, #0]
 80037cc:	6991      	ldr	r1, [r2, #24]
 80037ce:	68ba      	ldr	r2, [r7, #8]
 80037d0:	6912      	ldr	r2, [r2, #16]
 80037d2:	0212      	lsls	r2, r2, #8
 80037d4:	430a      	orrs	r2, r1
 80037d6:	619a      	str	r2, [r3, #24]
      break;
 80037d8:	e041      	b.n	800385e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	68b9      	ldr	r1, [r7, #8]
 80037e0:	4618      	mov	r0, r3
 80037e2:	f000 faaf 	bl	8003d44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	68fa      	ldr	r2, [r7, #12]
 80037ec:	6812      	ldr	r2, [r2, #0]
 80037ee:	69d2      	ldr	r2, [r2, #28]
 80037f0:	f042 0208 	orr.w	r2, r2, #8
 80037f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	68fa      	ldr	r2, [r7, #12]
 80037fc:	6812      	ldr	r2, [r2, #0]
 80037fe:	69d2      	ldr	r2, [r2, #28]
 8003800:	f022 0204 	bic.w	r2, r2, #4
 8003804:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	6812      	ldr	r2, [r2, #0]
 800380e:	69d1      	ldr	r1, [r2, #28]
 8003810:	68ba      	ldr	r2, [r7, #8]
 8003812:	6912      	ldr	r2, [r2, #16]
 8003814:	430a      	orrs	r2, r1
 8003816:	61da      	str	r2, [r3, #28]
      break;
 8003818:	e021      	b.n	800385e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	68b9      	ldr	r1, [r7, #8]
 8003820:	4618      	mov	r0, r3
 8003822:	f000 fb03 	bl	8003e2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	6812      	ldr	r2, [r2, #0]
 800382e:	69d2      	ldr	r2, [r2, #28]
 8003830:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003834:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	6812      	ldr	r2, [r2, #0]
 800383e:	69d2      	ldr	r2, [r2, #28]
 8003840:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003844:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	6812      	ldr	r2, [r2, #0]
 800384e:	69d1      	ldr	r1, [r2, #28]
 8003850:	68ba      	ldr	r2, [r7, #8]
 8003852:	6912      	ldr	r2, [r2, #16]
 8003854:	0212      	lsls	r2, r2, #8
 8003856:	430a      	orrs	r2, r1
 8003858:	61da      	str	r2, [r3, #28]
      break;
 800385a:	e000      	b.n	800385e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800385c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2201      	movs	r2, #1
 8003862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3710      	adds	r7, #16
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003888:	2b01      	cmp	r3, #1
 800388a:	d101      	bne.n	8003890 <HAL_TIM_ConfigClockSource+0x18>
 800388c:	2302      	movs	r3, #2
 800388e:	e0a6      	b.n	80039de <HAL_TIM_ConfigClockSource+0x166>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2202      	movs	r2, #2
 800389c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80038ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80038b6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68fa      	ldr	r2, [r7, #12]
 80038be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2b40      	cmp	r3, #64	; 0x40
 80038c6:	d067      	beq.n	8003998 <HAL_TIM_ConfigClockSource+0x120>
 80038c8:	2b40      	cmp	r3, #64	; 0x40
 80038ca:	d80b      	bhi.n	80038e4 <HAL_TIM_ConfigClockSource+0x6c>
 80038cc:	2b10      	cmp	r3, #16
 80038ce:	d073      	beq.n	80039b8 <HAL_TIM_ConfigClockSource+0x140>
 80038d0:	2b10      	cmp	r3, #16
 80038d2:	d802      	bhi.n	80038da <HAL_TIM_ConfigClockSource+0x62>
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d06f      	beq.n	80039b8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80038d8:	e078      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80038da:	2b20      	cmp	r3, #32
 80038dc:	d06c      	beq.n	80039b8 <HAL_TIM_ConfigClockSource+0x140>
 80038de:	2b30      	cmp	r3, #48	; 0x30
 80038e0:	d06a      	beq.n	80039b8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80038e2:	e073      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80038e4:	2b70      	cmp	r3, #112	; 0x70
 80038e6:	d00d      	beq.n	8003904 <HAL_TIM_ConfigClockSource+0x8c>
 80038e8:	2b70      	cmp	r3, #112	; 0x70
 80038ea:	d804      	bhi.n	80038f6 <HAL_TIM_ConfigClockSource+0x7e>
 80038ec:	2b50      	cmp	r3, #80	; 0x50
 80038ee:	d033      	beq.n	8003958 <HAL_TIM_ConfigClockSource+0xe0>
 80038f0:	2b60      	cmp	r3, #96	; 0x60
 80038f2:	d041      	beq.n	8003978 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80038f4:	e06a      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80038f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038fa:	d066      	beq.n	80039ca <HAL_TIM_ConfigClockSource+0x152>
 80038fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003900:	d017      	beq.n	8003932 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003902:	e063      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6818      	ldr	r0, [r3, #0]
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	6899      	ldr	r1, [r3, #8]
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	685a      	ldr	r2, [r3, #4]
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	f000 fb5a 	bl	8003fcc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003926:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68fa      	ldr	r2, [r7, #12]
 800392e:	609a      	str	r2, [r3, #8]
      break;
 8003930:	e04c      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6818      	ldr	r0, [r3, #0]
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	6899      	ldr	r1, [r3, #8]
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	f000 fb43 	bl	8003fcc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	6812      	ldr	r2, [r2, #0]
 800394e:	6892      	ldr	r2, [r2, #8]
 8003950:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003954:	609a      	str	r2, [r3, #8]
      break;
 8003956:	e039      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6818      	ldr	r0, [r3, #0]
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	6859      	ldr	r1, [r3, #4]
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	461a      	mov	r2, r3
 8003966:	f000 fab7 	bl	8003ed8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2150      	movs	r1, #80	; 0x50
 8003970:	4618      	mov	r0, r3
 8003972:	f000 fb10 	bl	8003f96 <TIM_ITRx_SetConfig>
      break;
 8003976:	e029      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6818      	ldr	r0, [r3, #0]
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	6859      	ldr	r1, [r3, #4]
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	461a      	mov	r2, r3
 8003986:	f000 fad6 	bl	8003f36 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	2160      	movs	r1, #96	; 0x60
 8003990:	4618      	mov	r0, r3
 8003992:	f000 fb00 	bl	8003f96 <TIM_ITRx_SetConfig>
      break;
 8003996:	e019      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6818      	ldr	r0, [r3, #0]
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	6859      	ldr	r1, [r3, #4]
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	461a      	mov	r2, r3
 80039a6:	f000 fa97 	bl	8003ed8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2140      	movs	r1, #64	; 0x40
 80039b0:	4618      	mov	r0, r3
 80039b2:	f000 faf0 	bl	8003f96 <TIM_ITRx_SetConfig>
      break;
 80039b6:	e009      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4619      	mov	r1, r3
 80039c2:	4610      	mov	r0, r2
 80039c4:	f000 fae7 	bl	8003f96 <TIM_ITRx_SetConfig>
      break;
 80039c8:	e000      	b.n	80039cc <HAL_TIM_ConfigClockSource+0x154>
      break;
 80039ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3710      	adds	r7, #16
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039e6:	b480      	push	{r7}
 80039e8:	b083      	sub	sp, #12
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80039ee:	bf00      	nop
 80039f0:	370c      	adds	r7, #12
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr

080039fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80039fa:	b480      	push	{r7}
 80039fc:	b083      	sub	sp, #12
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a02:	bf00      	nop
 8003a04:	370c      	adds	r7, #12
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr

08003a0e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a0e:	b480      	push	{r7}
 8003a10:	b083      	sub	sp, #12
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a16:	bf00      	nop
 8003a18:	370c      	adds	r7, #12
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr

08003a22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a22:	b480      	push	{r7}
 8003a24:	b083      	sub	sp, #12
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a2a:	bf00      	nop
 8003a2c:	370c      	adds	r7, #12
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
	...

08003a38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b085      	sub	sp, #20
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	4a40      	ldr	r2, [pc, #256]	; (8003b4c <TIM_Base_SetConfig+0x114>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d013      	beq.n	8003a78 <TIM_Base_SetConfig+0x40>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a56:	d00f      	beq.n	8003a78 <TIM_Base_SetConfig+0x40>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a3d      	ldr	r2, [pc, #244]	; (8003b50 <TIM_Base_SetConfig+0x118>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d00b      	beq.n	8003a78 <TIM_Base_SetConfig+0x40>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4a3c      	ldr	r2, [pc, #240]	; (8003b54 <TIM_Base_SetConfig+0x11c>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d007      	beq.n	8003a78 <TIM_Base_SetConfig+0x40>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a3b      	ldr	r2, [pc, #236]	; (8003b58 <TIM_Base_SetConfig+0x120>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d003      	beq.n	8003a78 <TIM_Base_SetConfig+0x40>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a3a      	ldr	r2, [pc, #232]	; (8003b5c <TIM_Base_SetConfig+0x124>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d108      	bne.n	8003a8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	68fa      	ldr	r2, [r7, #12]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a2f      	ldr	r2, [pc, #188]	; (8003b4c <TIM_Base_SetConfig+0x114>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d02b      	beq.n	8003aea <TIM_Base_SetConfig+0xb2>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a98:	d027      	beq.n	8003aea <TIM_Base_SetConfig+0xb2>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a2c      	ldr	r2, [pc, #176]	; (8003b50 <TIM_Base_SetConfig+0x118>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d023      	beq.n	8003aea <TIM_Base_SetConfig+0xb2>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a2b      	ldr	r2, [pc, #172]	; (8003b54 <TIM_Base_SetConfig+0x11c>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d01f      	beq.n	8003aea <TIM_Base_SetConfig+0xb2>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a2a      	ldr	r2, [pc, #168]	; (8003b58 <TIM_Base_SetConfig+0x120>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d01b      	beq.n	8003aea <TIM_Base_SetConfig+0xb2>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a29      	ldr	r2, [pc, #164]	; (8003b5c <TIM_Base_SetConfig+0x124>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d017      	beq.n	8003aea <TIM_Base_SetConfig+0xb2>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a28      	ldr	r2, [pc, #160]	; (8003b60 <TIM_Base_SetConfig+0x128>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d013      	beq.n	8003aea <TIM_Base_SetConfig+0xb2>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a27      	ldr	r2, [pc, #156]	; (8003b64 <TIM_Base_SetConfig+0x12c>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d00f      	beq.n	8003aea <TIM_Base_SetConfig+0xb2>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a26      	ldr	r2, [pc, #152]	; (8003b68 <TIM_Base_SetConfig+0x130>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d00b      	beq.n	8003aea <TIM_Base_SetConfig+0xb2>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a25      	ldr	r2, [pc, #148]	; (8003b6c <TIM_Base_SetConfig+0x134>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d007      	beq.n	8003aea <TIM_Base_SetConfig+0xb2>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a24      	ldr	r2, [pc, #144]	; (8003b70 <TIM_Base_SetConfig+0x138>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d003      	beq.n	8003aea <TIM_Base_SetConfig+0xb2>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a23      	ldr	r2, [pc, #140]	; (8003b74 <TIM_Base_SetConfig+0x13c>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d108      	bne.n	8003afc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003af0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	68fa      	ldr	r2, [r7, #12]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	695b      	ldr	r3, [r3, #20]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	68fa      	ldr	r2, [r7, #12]
 8003b0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	689a      	ldr	r2, [r3, #8]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	4a0a      	ldr	r2, [pc, #40]	; (8003b4c <TIM_Base_SetConfig+0x114>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d003      	beq.n	8003b30 <TIM_Base_SetConfig+0xf8>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	4a0c      	ldr	r2, [pc, #48]	; (8003b5c <TIM_Base_SetConfig+0x124>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d103      	bne.n	8003b38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	691a      	ldr	r2, [r3, #16]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	615a      	str	r2, [r3, #20]
}
 8003b3e:	bf00      	nop
 8003b40:	3714      	adds	r7, #20
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	40010000 	.word	0x40010000
 8003b50:	40000400 	.word	0x40000400
 8003b54:	40000800 	.word	0x40000800
 8003b58:	40000c00 	.word	0x40000c00
 8003b5c:	40010400 	.word	0x40010400
 8003b60:	40014000 	.word	0x40014000
 8003b64:	40014400 	.word	0x40014400
 8003b68:	40014800 	.word	0x40014800
 8003b6c:	40001800 	.word	0x40001800
 8003b70:	40001c00 	.word	0x40001c00
 8003b74:	40002000 	.word	0x40002000

08003b78 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b087      	sub	sp, #28
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a1b      	ldr	r3, [r3, #32]
 8003b86:	f023 0201 	bic.w	r2, r3, #1
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a1b      	ldr	r3, [r3, #32]
 8003b92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ba6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f023 0303 	bic.w	r3, r3, #3
 8003bae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	68fa      	ldr	r2, [r7, #12]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f023 0302 	bic.w	r3, r3, #2
 8003bc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	697a      	ldr	r2, [r7, #20]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a20      	ldr	r2, [pc, #128]	; (8003c50 <TIM_OC1_SetConfig+0xd8>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d003      	beq.n	8003bdc <TIM_OC1_SetConfig+0x64>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4a1f      	ldr	r2, [pc, #124]	; (8003c54 <TIM_OC1_SetConfig+0xdc>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d10c      	bne.n	8003bf6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	f023 0308 	bic.w	r3, r3, #8
 8003be2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	697a      	ldr	r2, [r7, #20]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	f023 0304 	bic.w	r3, r3, #4
 8003bf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a15      	ldr	r2, [pc, #84]	; (8003c50 <TIM_OC1_SetConfig+0xd8>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d003      	beq.n	8003c06 <TIM_OC1_SetConfig+0x8e>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a14      	ldr	r2, [pc, #80]	; (8003c54 <TIM_OC1_SetConfig+0xdc>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d111      	bne.n	8003c2a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	693a      	ldr	r2, [r7, #16]
 8003c2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	68fa      	ldr	r2, [r7, #12]
 8003c34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	697a      	ldr	r2, [r7, #20]
 8003c42:	621a      	str	r2, [r3, #32]
}
 8003c44:	bf00      	nop
 8003c46:	371c      	adds	r7, #28
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr
 8003c50:	40010000 	.word	0x40010000
 8003c54:	40010400 	.word	0x40010400

08003c58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b087      	sub	sp, #28
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	f023 0210 	bic.w	r2, r3, #16
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a1b      	ldr	r3, [r3, #32]
 8003c72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	699b      	ldr	r3, [r3, #24]
 8003c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	021b      	lsls	r3, r3, #8
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	f023 0320 	bic.w	r3, r3, #32
 8003ca2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	011b      	lsls	r3, r3, #4
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a22      	ldr	r2, [pc, #136]	; (8003d3c <TIM_OC2_SetConfig+0xe4>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d003      	beq.n	8003cc0 <TIM_OC2_SetConfig+0x68>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a21      	ldr	r2, [pc, #132]	; (8003d40 <TIM_OC2_SetConfig+0xe8>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d10d      	bne.n	8003cdc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003cc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	011b      	lsls	r3, r3, #4
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cda:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4a17      	ldr	r2, [pc, #92]	; (8003d3c <TIM_OC2_SetConfig+0xe4>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d003      	beq.n	8003cec <TIM_OC2_SetConfig+0x94>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	4a16      	ldr	r2, [pc, #88]	; (8003d40 <TIM_OC2_SetConfig+0xe8>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d113      	bne.n	8003d14 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003cf2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	693a      	ldr	r2, [r7, #16]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	699b      	ldr	r3, [r3, #24]
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	693a      	ldr	r2, [r7, #16]
 8003d18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	68fa      	ldr	r2, [r7, #12]
 8003d1e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	685a      	ldr	r2, [r3, #4]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	697a      	ldr	r2, [r7, #20]
 8003d2c:	621a      	str	r2, [r3, #32]
}
 8003d2e:	bf00      	nop
 8003d30:	371c      	adds	r7, #28
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	40010000 	.word	0x40010000
 8003d40:	40010400 	.word	0x40010400

08003d44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b087      	sub	sp, #28
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a1b      	ldr	r3, [r3, #32]
 8003d52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
 8003d5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	69db      	ldr	r3, [r3, #28]
 8003d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f023 0303 	bic.w	r3, r3, #3
 8003d7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	68fa      	ldr	r2, [r7, #12]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003d8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	021b      	lsls	r3, r3, #8
 8003d94:	697a      	ldr	r2, [r7, #20]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a21      	ldr	r2, [pc, #132]	; (8003e24 <TIM_OC3_SetConfig+0xe0>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d003      	beq.n	8003daa <TIM_OC3_SetConfig+0x66>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a20      	ldr	r2, [pc, #128]	; (8003e28 <TIM_OC3_SetConfig+0xe4>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d10d      	bne.n	8003dc6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003db0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	021b      	lsls	r3, r3, #8
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003dc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a16      	ldr	r2, [pc, #88]	; (8003e24 <TIM_OC3_SetConfig+0xe0>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d003      	beq.n	8003dd6 <TIM_OC3_SetConfig+0x92>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a15      	ldr	r2, [pc, #84]	; (8003e28 <TIM_OC3_SetConfig+0xe4>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d113      	bne.n	8003dfe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ddc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003de4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	011b      	lsls	r3, r3, #4
 8003dec:	693a      	ldr	r2, [r7, #16]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	011b      	lsls	r3, r3, #4
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	693a      	ldr	r2, [r7, #16]
 8003e02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	68fa      	ldr	r2, [r7, #12]
 8003e08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	697a      	ldr	r2, [r7, #20]
 8003e16:	621a      	str	r2, [r3, #32]
}
 8003e18:	bf00      	nop
 8003e1a:	371c      	adds	r7, #28
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr
 8003e24:	40010000 	.word	0x40010000
 8003e28:	40010400 	.word	0x40010400

08003e2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b087      	sub	sp, #28
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a1b      	ldr	r3, [r3, #32]
 8003e3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a1b      	ldr	r3, [r3, #32]
 8003e46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	69db      	ldr	r3, [r3, #28]
 8003e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	021b      	lsls	r3, r3, #8
 8003e6a:	68fa      	ldr	r2, [r7, #12]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003e76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	031b      	lsls	r3, r3, #12
 8003e7e:	693a      	ldr	r2, [r7, #16]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	4a12      	ldr	r2, [pc, #72]	; (8003ed0 <TIM_OC4_SetConfig+0xa4>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d003      	beq.n	8003e94 <TIM_OC4_SetConfig+0x68>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	4a11      	ldr	r2, [pc, #68]	; (8003ed4 <TIM_OC4_SetConfig+0xa8>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d109      	bne.n	8003ea8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e9a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	695b      	ldr	r3, [r3, #20]
 8003ea0:	019b      	lsls	r3, r3, #6
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	68fa      	ldr	r2, [r7, #12]
 8003eb2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	685a      	ldr	r2, [r3, #4]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	621a      	str	r2, [r3, #32]
}
 8003ec2:	bf00      	nop
 8003ec4:	371c      	adds	r7, #28
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	40010000 	.word	0x40010000
 8003ed4:	40010400 	.word	0x40010400

08003ed8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b087      	sub	sp, #28
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	60b9      	str	r1, [r7, #8]
 8003ee2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6a1b      	ldr	r3, [r3, #32]
 8003ee8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	f023 0201 	bic.w	r2, r3, #1
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	699b      	ldr	r3, [r3, #24]
 8003efa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	011b      	lsls	r3, r3, #4
 8003f08:	693a      	ldr	r2, [r7, #16]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	f023 030a 	bic.w	r3, r3, #10
 8003f14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	693a      	ldr	r2, [r7, #16]
 8003f22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	697a      	ldr	r2, [r7, #20]
 8003f28:	621a      	str	r2, [r3, #32]
}
 8003f2a:	bf00      	nop
 8003f2c:	371c      	adds	r7, #28
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr

08003f36 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f36:	b480      	push	{r7}
 8003f38:	b087      	sub	sp, #28
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	60f8      	str	r0, [r7, #12]
 8003f3e:	60b9      	str	r1, [r7, #8]
 8003f40:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6a1b      	ldr	r3, [r3, #32]
 8003f46:	f023 0210 	bic.w	r2, r3, #16
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6a1b      	ldr	r3, [r3, #32]
 8003f58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f60:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	031b      	lsls	r3, r3, #12
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003f72:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	011b      	lsls	r3, r3, #4
 8003f78:	693a      	ldr	r2, [r7, #16]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	697a      	ldr	r2, [r7, #20]
 8003f82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	693a      	ldr	r2, [r7, #16]
 8003f88:	621a      	str	r2, [r3, #32]
}
 8003f8a:	bf00      	nop
 8003f8c:	371c      	adds	r7, #28
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr

08003f96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f96:	b480      	push	{r7}
 8003f98:	b085      	sub	sp, #20
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
 8003f9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003fae:	683a      	ldr	r2, [r7, #0]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	f043 0307 	orr.w	r3, r3, #7
 8003fb8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	68fa      	ldr	r2, [r7, #12]
 8003fbe:	609a      	str	r2, [r3, #8]
}
 8003fc0:	bf00      	nop
 8003fc2:	3714      	adds	r7, #20
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b087      	sub	sp, #28
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	60b9      	str	r1, [r7, #8]
 8003fd6:	607a      	str	r2, [r7, #4]
 8003fd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003fe6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	021a      	lsls	r2, r3, #8
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	697a      	ldr	r2, [r7, #20]
 8003ffe:	609a      	str	r2, [r3, #8]
}
 8004000:	bf00      	nop
 8004002:	371c      	adds	r7, #28
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800400c:	b480      	push	{r7}
 800400e:	b087      	sub	sp, #28
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	f003 031f 	and.w	r3, r3, #31
 800401e:	2201      	movs	r2, #1
 8004020:	fa02 f303 	lsl.w	r3, r2, r3
 8004024:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6a1a      	ldr	r2, [r3, #32]
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	43db      	mvns	r3, r3
 800402e:	401a      	ands	r2, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6a1a      	ldr	r2, [r3, #32]
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	f003 031f 	and.w	r3, r3, #31
 800403e:	6879      	ldr	r1, [r7, #4]
 8004040:	fa01 f303 	lsl.w	r3, r1, r3
 8004044:	431a      	orrs	r2, r3
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	621a      	str	r2, [r3, #32]
}
 800404a:	bf00      	nop
 800404c:	371c      	adds	r7, #28
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr

08004056 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004056:	b480      	push	{r7}
 8004058:	b085      	sub	sp, #20
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
 800405e:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004066:	2b01      	cmp	r3, #1
 8004068:	d101      	bne.n	800406e <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800406a:	2302      	movs	r3, #2
 800406c:	e032      	b.n	80040d4 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2202      	movs	r2, #2
 800407a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004094:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	4313      	orrs	r3, r2
 800409e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040a6:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	68ba      	ldr	r2, [r7, #8]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	68ba      	ldr	r2, [r7, #8]
 80040c0:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040d2:	2300      	movs	r3, #0
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3714      	adds	r7, #20
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b085      	sub	sp, #20
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80040ea:	2300      	movs	r3, #0
 80040ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d101      	bne.n	80040fc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80040f8:	2302      	movs	r3, #2
 80040fa:	e03d      	b.n	8004178 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	4313      	orrs	r3, r2
 8004110:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	4313      	orrs	r3, r2
 800411e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	4313      	orrs	r3, r2
 800412c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4313      	orrs	r3, r2
 800413a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	4313      	orrs	r3, r2
 8004148:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	695b      	ldr	r3, [r3, #20]
 8004154:	4313      	orrs	r3, r2
 8004156:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	69db      	ldr	r3, [r3, #28]
 8004162:	4313      	orrs	r3, r2
 8004164:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68fa      	ldr	r2, [r7, #12]
 800416c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004176:	2300      	movs	r3, #0
}
 8004178:	4618      	mov	r0, r3
 800417a:	3714      	adds	r7, #20
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr

08004184 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800418c:	bf00      	nop
 800418e:	370c      	adds	r7, #12
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr

08004198 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80041a0:	bf00      	nop
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e03f      	b.n	800423e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d106      	bne.n	80041d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f004 ffe2 	bl	800919c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2224      	movs	r2, #36	; 0x24
 80041dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	6812      	ldr	r2, [r2, #0]
 80041e8:	68d2      	ldr	r2, [r2, #12]
 80041ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80041ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f000 faad 	bl	8004750 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	6812      	ldr	r2, [r2, #0]
 80041fe:	6912      	ldr	r2, [r2, #16]
 8004200:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004204:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	6812      	ldr	r2, [r2, #0]
 800420e:	6952      	ldr	r2, [r2, #20]
 8004210:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004214:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	6812      	ldr	r2, [r2, #0]
 800421e:	68d2      	ldr	r2, [r2, #12]
 8004220:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004224:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2220      	movs	r2, #32
 8004230:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2220      	movs	r2, #32
 8004238:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}

08004246 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004246:	b480      	push	{r7}
 8004248:	b085      	sub	sp, #20
 800424a:	af00      	add	r7, sp, #0
 800424c:	60f8      	str	r0, [r7, #12]
 800424e:	60b9      	str	r1, [r7, #8]
 8004250:	4613      	mov	r3, r2
 8004252:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800425a:	b2db      	uxtb	r3, r3
 800425c:	2b20      	cmp	r3, #32
 800425e:	d140      	bne.n	80042e2 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d002      	beq.n	800426c <HAL_UART_Receive_IT+0x26>
 8004266:	88fb      	ldrh	r3, [r7, #6]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d101      	bne.n	8004270 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e039      	b.n	80042e4 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004276:	2b01      	cmp	r3, #1
 8004278:	d101      	bne.n	800427e <HAL_UART_Receive_IT+0x38>
 800427a:	2302      	movs	r3, #2
 800427c:	e032      	b.n	80042e4 <HAL_UART_Receive_IT+0x9e>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	68ba      	ldr	r2, [r7, #8]
 800428a:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	88fa      	ldrh	r2, [r7, #6]
 8004290:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	88fa      	ldrh	r2, [r7, #6]
 8004296:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2200      	movs	r2, #0
 800429c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2222      	movs	r2, #34	; 0x22
 80042a2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	6812      	ldr	r2, [r2, #0]
 80042b6:	68d2      	ldr	r2, [r2, #12]
 80042b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042bc:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	68fa      	ldr	r2, [r7, #12]
 80042c4:	6812      	ldr	r2, [r2, #0]
 80042c6:	6952      	ldr	r2, [r2, #20]
 80042c8:	f042 0201 	orr.w	r2, r2, #1
 80042cc:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	68fa      	ldr	r2, [r7, #12]
 80042d4:	6812      	ldr	r2, [r2, #0]
 80042d6:	68d2      	ldr	r2, [r2, #12]
 80042d8:	f042 0220 	orr.w	r2, r2, #32
 80042dc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80042de:	2300      	movs	r3, #0
 80042e0:	e000      	b.n	80042e4 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80042e2:	2302      	movs	r3, #2
  }
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3714      	adds	r7, #20
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b088      	sub	sp, #32
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004310:	2300      	movs	r3, #0
 8004312:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004314:	2300      	movs	r3, #0
 8004316:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	f003 030f 	and.w	r3, r3, #15
 800431e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d10d      	bne.n	8004342 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	f003 0320 	and.w	r3, r3, #32
 800432c:	2b00      	cmp	r3, #0
 800432e:	d008      	beq.n	8004342 <HAL_UART_IRQHandler+0x52>
 8004330:	69bb      	ldr	r3, [r7, #24]
 8004332:	f003 0320 	and.w	r3, r3, #32
 8004336:	2b00      	cmp	r3, #0
 8004338:	d003      	beq.n	8004342 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f000 f987 	bl	800464e <UART_Receive_IT>
      return;
 8004340:	e0cc      	b.n	80044dc <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	2b00      	cmp	r3, #0
 8004346:	f000 80ab 	beq.w	80044a0 <HAL_UART_IRQHandler+0x1b0>
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	2b00      	cmp	r3, #0
 8004352:	d105      	bne.n	8004360 <HAL_UART_IRQHandler+0x70>
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800435a:	2b00      	cmp	r3, #0
 800435c:	f000 80a0 	beq.w	80044a0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00a      	beq.n	8004380 <HAL_UART_IRQHandler+0x90>
 800436a:	69bb      	ldr	r3, [r7, #24]
 800436c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004370:	2b00      	cmp	r3, #0
 8004372:	d005      	beq.n	8004380 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004378:	f043 0201 	orr.w	r2, r3, #1
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	f003 0304 	and.w	r3, r3, #4
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00a      	beq.n	80043a0 <HAL_UART_IRQHandler+0xb0>
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	f003 0301 	and.w	r3, r3, #1
 8004390:	2b00      	cmp	r3, #0
 8004392:	d005      	beq.n	80043a0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004398:	f043 0202 	orr.w	r2, r3, #2
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00a      	beq.n	80043c0 <HAL_UART_IRQHandler+0xd0>
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f003 0301 	and.w	r3, r3, #1
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d005      	beq.n	80043c0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043b8:	f043 0204 	orr.w	r2, r3, #4
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	f003 0308 	and.w	r3, r3, #8
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d00a      	beq.n	80043e0 <HAL_UART_IRQHandler+0xf0>
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	f003 0301 	and.w	r3, r3, #1
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d005      	beq.n	80043e0 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043d8:	f043 0208 	orr.w	r2, r3, #8
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d078      	beq.n	80044da <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	f003 0320 	and.w	r3, r3, #32
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d007      	beq.n	8004402 <HAL_UART_IRQHandler+0x112>
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	f003 0320 	and.w	r3, r3, #32
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d002      	beq.n	8004402 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	f000 f926 	bl	800464e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	695b      	ldr	r3, [r3, #20]
 8004408:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800440c:	2b40      	cmp	r3, #64	; 0x40
 800440e:	bf0c      	ite	eq
 8004410:	2301      	moveq	r3, #1
 8004412:	2300      	movne	r3, #0
 8004414:	b2db      	uxtb	r3, r3
 8004416:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800441c:	f003 0308 	and.w	r3, r3, #8
 8004420:	2b00      	cmp	r3, #0
 8004422:	d102      	bne.n	800442a <HAL_UART_IRQHandler+0x13a>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d031      	beq.n	800448e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 f870 	bl	8004510 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800443a:	2b40      	cmp	r3, #64	; 0x40
 800443c:	d123      	bne.n	8004486 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	6812      	ldr	r2, [r2, #0]
 8004446:	6952      	ldr	r2, [r2, #20]
 8004448:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800444c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004452:	2b00      	cmp	r3, #0
 8004454:	d013      	beq.n	800447e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800445a:	4a22      	ldr	r2, [pc, #136]	; (80044e4 <HAL_UART_IRQHandler+0x1f4>)
 800445c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004462:	4618      	mov	r0, r3
 8004464:	f7fd fa4c 	bl	8001900 <HAL_DMA_Abort_IT>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d016      	beq.n	800449c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004472:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004478:	4610      	mov	r0, r2
 800447a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800447c:	e00e      	b.n	800449c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 f83c 	bl	80044fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004484:	e00a      	b.n	800449c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f000 f838 	bl	80044fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800448c:	e006      	b.n	800449c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f000 f834 	bl	80044fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800449a:	e01e      	b.n	80044da <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800449c:	bf00      	nop
    return;
 800449e:	e01c      	b.n	80044da <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80044a0:	69fb      	ldr	r3, [r7, #28]
 80044a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d008      	beq.n	80044bc <HAL_UART_IRQHandler+0x1cc>
 80044aa:	69bb      	ldr	r3, [r7, #24]
 80044ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d003      	beq.n	80044bc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 f85d 	bl	8004574 <UART_Transmit_IT>
    return;
 80044ba:	e00f      	b.n	80044dc <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00a      	beq.n	80044dc <HAL_UART_IRQHandler+0x1ec>
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d005      	beq.n	80044dc <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 f8a4 	bl	800461e <UART_EndTransmit_IT>
    return;
 80044d6:	bf00      	nop
 80044d8:	e000      	b.n	80044dc <HAL_UART_IRQHandler+0x1ec>
    return;
 80044da:	bf00      	nop
  }
}
 80044dc:	3720      	adds	r7, #32
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	0800454d 	.word	0x0800454d

080044e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80044f0:	bf00      	nop
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004504:	bf00      	nop
 8004506:	370c      	adds	r7, #12
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	6812      	ldr	r2, [r2, #0]
 8004520:	68d2      	ldr	r2, [r2, #12]
 8004522:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004526:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	687a      	ldr	r2, [r7, #4]
 800452e:	6812      	ldr	r2, [r2, #0]
 8004530:	6952      	ldr	r2, [r2, #20]
 8004532:	f022 0201 	bic.w	r2, r2, #1
 8004536:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2220      	movs	r2, #32
 800453c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004558:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2200      	movs	r2, #0
 800455e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2200      	movs	r2, #0
 8004564:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004566:	68f8      	ldr	r0, [r7, #12]
 8004568:	f7ff ffc8 	bl	80044fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800456c:	bf00      	nop
 800456e:	3710      	adds	r7, #16
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004574:	b480      	push	{r7}
 8004576:	b085      	sub	sp, #20
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004582:	b2db      	uxtb	r3, r3
 8004584:	2b21      	cmp	r3, #33	; 0x21
 8004586:	d143      	bne.n	8004610 <UART_Transmit_IT+0x9c>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004590:	d119      	bne.n	80045c6 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6a1b      	ldr	r3, [r3, #32]
 8004596:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68fa      	ldr	r2, [r7, #12]
 800459e:	8812      	ldrh	r2, [r2, #0]
 80045a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045a4:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d105      	bne.n	80045ba <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a1b      	ldr	r3, [r3, #32]
 80045b2:	1c9a      	adds	r2, r3, #2
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	621a      	str	r2, [r3, #32]
 80045b8:	e00e      	b.n	80045d8 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6a1b      	ldr	r3, [r3, #32]
 80045be:	1c5a      	adds	r2, r3, #1
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	621a      	str	r2, [r3, #32]
 80045c4:	e008      	b.n	80045d8 <UART_Transmit_IT+0x64>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	1c58      	adds	r0, r3, #1
 80045d0:	6879      	ldr	r1, [r7, #4]
 80045d2:	6208      	str	r0, [r1, #32]
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045dc:	b29b      	uxth	r3, r3
 80045de:	3b01      	subs	r3, #1
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	4619      	mov	r1, r3
 80045e6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d10f      	bne.n	800460c <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	6812      	ldr	r2, [r2, #0]
 80045f4:	68d2      	ldr	r2, [r2, #12]
 80045f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045fa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	6812      	ldr	r2, [r2, #0]
 8004604:	68d2      	ldr	r2, [r2, #12]
 8004606:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800460a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800460c:	2300      	movs	r3, #0
 800460e:	e000      	b.n	8004612 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004610:	2302      	movs	r3, #2
  }
}
 8004612:	4618      	mov	r0, r3
 8004614:	3714      	adds	r7, #20
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr

0800461e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800461e:	b580      	push	{r7, lr}
 8004620:	b082      	sub	sp, #8
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	6812      	ldr	r2, [r2, #0]
 800462e:	68d2      	ldr	r2, [r2, #12]
 8004630:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004634:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2220      	movs	r2, #32
 800463a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7ff ff52 	bl	80044e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	4618      	mov	r0, r3
 8004648:	3708      	adds	r7, #8
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800464e:	b580      	push	{r7, lr}
 8004650:	b084      	sub	sp, #16
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800465c:	b2db      	uxtb	r3, r3
 800465e:	2b22      	cmp	r3, #34	; 0x22
 8004660:	d171      	bne.n	8004746 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800466a:	d123      	bne.n	80046b4 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004670:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d10e      	bne.n	8004698 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	b29b      	uxth	r3, r3
 8004682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004686:	b29a      	uxth	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004690:	1c9a      	adds	r2, r3, #2
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	629a      	str	r2, [r3, #40]	; 0x28
 8004696:	e029      	b.n	80046ec <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	b29b      	uxth	r3, r3
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	b29a      	uxth	r2, r3
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ac:	1c5a      	adds	r2, r3, #1
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	629a      	str	r2, [r3, #40]	; 0x28
 80046b2:	e01b      	b.n	80046ec <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	691b      	ldr	r3, [r3, #16]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d10a      	bne.n	80046d2 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046c0:	1c59      	adds	r1, r3, #1
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	6291      	str	r1, [r2, #40]	; 0x28
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	6812      	ldr	r2, [r2, #0]
 80046ca:	6852      	ldr	r2, [r2, #4]
 80046cc:	b2d2      	uxtb	r2, r2
 80046ce:	701a      	strb	r2, [r3, #0]
 80046d0:	e00c      	b.n	80046ec <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d6:	1c59      	adds	r1, r3, #1
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	6291      	str	r1, [r2, #40]	; 0x28
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	6812      	ldr	r2, [r2, #0]
 80046e0:	6852      	ldr	r2, [r2, #4]
 80046e2:	b2d2      	uxtb	r2, r2
 80046e4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80046e8:	b2d2      	uxtb	r2, r2
 80046ea:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	3b01      	subs	r3, #1
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	4619      	mov	r1, r3
 80046fa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d120      	bne.n	8004742 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	687a      	ldr	r2, [r7, #4]
 8004706:	6812      	ldr	r2, [r2, #0]
 8004708:	68d2      	ldr	r2, [r2, #12]
 800470a:	f022 0220 	bic.w	r2, r2, #32
 800470e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	6812      	ldr	r2, [r2, #0]
 8004718:	68d2      	ldr	r2, [r2, #12]
 800471a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800471e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	6812      	ldr	r2, [r2, #0]
 8004728:	6952      	ldr	r2, [r2, #20]
 800472a:	f022 0201 	bic.w	r2, r2, #1
 800472e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2220      	movs	r2, #32
 8004734:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f002 fb77 	bl	8006e2c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800473e:	2300      	movs	r3, #0
 8004740:	e002      	b.n	8004748 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004742:	2300      	movs	r3, #0
 8004744:	e000      	b.n	8004748 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004746:	2302      	movs	r3, #2
  }
}
 8004748:	4618      	mov	r0, r3
 800474a:	3710      	adds	r7, #16
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}

08004750 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004752:	b085      	sub	sp, #20
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	6812      	ldr	r2, [r2, #0]
 8004760:	6912      	ldr	r2, [r2, #16]
 8004762:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	68d2      	ldr	r2, [r2, #12]
 800476a:	430a      	orrs	r2, r1
 800476c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	689a      	ldr	r2, [r3, #8]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	691b      	ldr	r3, [r3, #16]
 8004776:	431a      	orrs	r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	695b      	ldr	r3, [r3, #20]
 800477c:	431a      	orrs	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	69db      	ldr	r3, [r3, #28]
 8004782:	4313      	orrs	r3, r2
 8004784:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004794:	f023 030c 	bic.w	r3, r3, #12
 8004798:	68f9      	ldr	r1, [r7, #12]
 800479a:	430b      	orrs	r3, r1
 800479c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	6812      	ldr	r2, [r2, #0]
 80047a6:	6952      	ldr	r2, [r2, #20]
 80047a8:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	6992      	ldr	r2, [r2, #24]
 80047b0:	430a      	orrs	r2, r1
 80047b2:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	69db      	ldr	r3, [r3, #28]
 80047b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047bc:	f040 80e4 	bne.w	8004988 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4aab      	ldr	r2, [pc, #684]	; (8004a74 <UART_SetConfig+0x324>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d004      	beq.n	80047d4 <UART_SetConfig+0x84>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4aaa      	ldr	r2, [pc, #680]	; (8004a78 <UART_SetConfig+0x328>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d16c      	bne.n	80048ae <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681c      	ldr	r4, [r3, #0]
 80047d8:	f7fe f92c 	bl	8002a34 <HAL_RCC_GetPCLK2Freq>
 80047dc:	4602      	mov	r2, r0
 80047de:	4613      	mov	r3, r2
 80047e0:	009b      	lsls	r3, r3, #2
 80047e2:	4413      	add	r3, r2
 80047e4:	009a      	lsls	r2, r3, #2
 80047e6:	441a      	add	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	005b      	lsls	r3, r3, #1
 80047ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f2:	4aa2      	ldr	r2, [pc, #648]	; (8004a7c <UART_SetConfig+0x32c>)
 80047f4:	fba2 2303 	umull	r2, r3, r2, r3
 80047f8:	095b      	lsrs	r3, r3, #5
 80047fa:	011d      	lsls	r5, r3, #4
 80047fc:	f7fe f91a 	bl	8002a34 <HAL_RCC_GetPCLK2Freq>
 8004800:	4602      	mov	r2, r0
 8004802:	4613      	mov	r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	4413      	add	r3, r2
 8004808:	009a      	lsls	r2, r3, #2
 800480a:	441a      	add	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	005b      	lsls	r3, r3, #1
 8004812:	fbb2 f6f3 	udiv	r6, r2, r3
 8004816:	f7fe f90d 	bl	8002a34 <HAL_RCC_GetPCLK2Freq>
 800481a:	4602      	mov	r2, r0
 800481c:	4613      	mov	r3, r2
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	4413      	add	r3, r2
 8004822:	009a      	lsls	r2, r3, #2
 8004824:	441a      	add	r2, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	005b      	lsls	r3, r3, #1
 800482c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004830:	4a92      	ldr	r2, [pc, #584]	; (8004a7c <UART_SetConfig+0x32c>)
 8004832:	fba2 2303 	umull	r2, r3, r2, r3
 8004836:	095b      	lsrs	r3, r3, #5
 8004838:	2264      	movs	r2, #100	; 0x64
 800483a:	fb02 f303 	mul.w	r3, r2, r3
 800483e:	1af3      	subs	r3, r6, r3
 8004840:	00db      	lsls	r3, r3, #3
 8004842:	3332      	adds	r3, #50	; 0x32
 8004844:	4a8d      	ldr	r2, [pc, #564]	; (8004a7c <UART_SetConfig+0x32c>)
 8004846:	fba2 2303 	umull	r2, r3, r2, r3
 800484a:	095b      	lsrs	r3, r3, #5
 800484c:	005b      	lsls	r3, r3, #1
 800484e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004852:	441d      	add	r5, r3
 8004854:	f7fe f8ee 	bl	8002a34 <HAL_RCC_GetPCLK2Freq>
 8004858:	4602      	mov	r2, r0
 800485a:	4613      	mov	r3, r2
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	4413      	add	r3, r2
 8004860:	009a      	lsls	r2, r3, #2
 8004862:	441a      	add	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	005b      	lsls	r3, r3, #1
 800486a:	fbb2 f6f3 	udiv	r6, r2, r3
 800486e:	f7fe f8e1 	bl	8002a34 <HAL_RCC_GetPCLK2Freq>
 8004872:	4602      	mov	r2, r0
 8004874:	4613      	mov	r3, r2
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	4413      	add	r3, r2
 800487a:	009a      	lsls	r2, r3, #2
 800487c:	441a      	add	r2, r3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	fbb2 f3f3 	udiv	r3, r2, r3
 8004888:	4a7c      	ldr	r2, [pc, #496]	; (8004a7c <UART_SetConfig+0x32c>)
 800488a:	fba2 2303 	umull	r2, r3, r2, r3
 800488e:	095b      	lsrs	r3, r3, #5
 8004890:	2264      	movs	r2, #100	; 0x64
 8004892:	fb02 f303 	mul.w	r3, r2, r3
 8004896:	1af3      	subs	r3, r6, r3
 8004898:	00db      	lsls	r3, r3, #3
 800489a:	3332      	adds	r3, #50	; 0x32
 800489c:	4a77      	ldr	r2, [pc, #476]	; (8004a7c <UART_SetConfig+0x32c>)
 800489e:	fba2 2303 	umull	r2, r3, r2, r3
 80048a2:	095b      	lsrs	r3, r3, #5
 80048a4:	f003 0307 	and.w	r3, r3, #7
 80048a8:	442b      	add	r3, r5
 80048aa:	60a3      	str	r3, [r4, #8]
 80048ac:	e154      	b.n	8004b58 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681c      	ldr	r4, [r3, #0]
 80048b2:	f7fe f8ab 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
 80048b6:	4602      	mov	r2, r0
 80048b8:	4613      	mov	r3, r2
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	4413      	add	r3, r2
 80048be:	009a      	lsls	r2, r3, #2
 80048c0:	441a      	add	r2, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	005b      	lsls	r3, r3, #1
 80048c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048cc:	4a6b      	ldr	r2, [pc, #428]	; (8004a7c <UART_SetConfig+0x32c>)
 80048ce:	fba2 2303 	umull	r2, r3, r2, r3
 80048d2:	095b      	lsrs	r3, r3, #5
 80048d4:	011d      	lsls	r5, r3, #4
 80048d6:	f7fe f899 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
 80048da:	4602      	mov	r2, r0
 80048dc:	4613      	mov	r3, r2
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	4413      	add	r3, r2
 80048e2:	009a      	lsls	r2, r3, #2
 80048e4:	441a      	add	r2, r3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	005b      	lsls	r3, r3, #1
 80048ec:	fbb2 f6f3 	udiv	r6, r2, r3
 80048f0:	f7fe f88c 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
 80048f4:	4602      	mov	r2, r0
 80048f6:	4613      	mov	r3, r2
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	4413      	add	r3, r2
 80048fc:	009a      	lsls	r2, r3, #2
 80048fe:	441a      	add	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	005b      	lsls	r3, r3, #1
 8004906:	fbb2 f3f3 	udiv	r3, r2, r3
 800490a:	4a5c      	ldr	r2, [pc, #368]	; (8004a7c <UART_SetConfig+0x32c>)
 800490c:	fba2 2303 	umull	r2, r3, r2, r3
 8004910:	095b      	lsrs	r3, r3, #5
 8004912:	2264      	movs	r2, #100	; 0x64
 8004914:	fb02 f303 	mul.w	r3, r2, r3
 8004918:	1af3      	subs	r3, r6, r3
 800491a:	00db      	lsls	r3, r3, #3
 800491c:	3332      	adds	r3, #50	; 0x32
 800491e:	4a57      	ldr	r2, [pc, #348]	; (8004a7c <UART_SetConfig+0x32c>)
 8004920:	fba2 2303 	umull	r2, r3, r2, r3
 8004924:	095b      	lsrs	r3, r3, #5
 8004926:	005b      	lsls	r3, r3, #1
 8004928:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800492c:	441d      	add	r5, r3
 800492e:	f7fe f86d 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
 8004932:	4602      	mov	r2, r0
 8004934:	4613      	mov	r3, r2
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	4413      	add	r3, r2
 800493a:	009a      	lsls	r2, r3, #2
 800493c:	441a      	add	r2, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	005b      	lsls	r3, r3, #1
 8004944:	fbb2 f6f3 	udiv	r6, r2, r3
 8004948:	f7fe f860 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
 800494c:	4602      	mov	r2, r0
 800494e:	4613      	mov	r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	4413      	add	r3, r2
 8004954:	009a      	lsls	r2, r3, #2
 8004956:	441a      	add	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	005b      	lsls	r3, r3, #1
 800495e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004962:	4a46      	ldr	r2, [pc, #280]	; (8004a7c <UART_SetConfig+0x32c>)
 8004964:	fba2 2303 	umull	r2, r3, r2, r3
 8004968:	095b      	lsrs	r3, r3, #5
 800496a:	2264      	movs	r2, #100	; 0x64
 800496c:	fb02 f303 	mul.w	r3, r2, r3
 8004970:	1af3      	subs	r3, r6, r3
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	3332      	adds	r3, #50	; 0x32
 8004976:	4a41      	ldr	r2, [pc, #260]	; (8004a7c <UART_SetConfig+0x32c>)
 8004978:	fba2 2303 	umull	r2, r3, r2, r3
 800497c:	095b      	lsrs	r3, r3, #5
 800497e:	f003 0307 	and.w	r3, r3, #7
 8004982:	442b      	add	r3, r5
 8004984:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8004986:	e0e7      	b.n	8004b58 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a39      	ldr	r2, [pc, #228]	; (8004a74 <UART_SetConfig+0x324>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d004      	beq.n	800499c <UART_SetConfig+0x24c>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a38      	ldr	r2, [pc, #224]	; (8004a78 <UART_SetConfig+0x328>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d171      	bne.n	8004a80 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681c      	ldr	r4, [r3, #0]
 80049a0:	f7fe f848 	bl	8002a34 <HAL_RCC_GetPCLK2Freq>
 80049a4:	4602      	mov	r2, r0
 80049a6:	4613      	mov	r3, r2
 80049a8:	009b      	lsls	r3, r3, #2
 80049aa:	4413      	add	r3, r2
 80049ac:	009a      	lsls	r2, r3, #2
 80049ae:	441a      	add	r2, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80049ba:	4a30      	ldr	r2, [pc, #192]	; (8004a7c <UART_SetConfig+0x32c>)
 80049bc:	fba2 2303 	umull	r2, r3, r2, r3
 80049c0:	095b      	lsrs	r3, r3, #5
 80049c2:	011d      	lsls	r5, r3, #4
 80049c4:	f7fe f836 	bl	8002a34 <HAL_RCC_GetPCLK2Freq>
 80049c8:	4602      	mov	r2, r0
 80049ca:	4613      	mov	r3, r2
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	4413      	add	r3, r2
 80049d0:	009a      	lsls	r2, r3, #2
 80049d2:	441a      	add	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	fbb2 f6f3 	udiv	r6, r2, r3
 80049de:	f7fe f829 	bl	8002a34 <HAL_RCC_GetPCLK2Freq>
 80049e2:	4602      	mov	r2, r0
 80049e4:	4613      	mov	r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	4413      	add	r3, r2
 80049ea:	009a      	lsls	r2, r3, #2
 80049ec:	441a      	add	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f8:	4a20      	ldr	r2, [pc, #128]	; (8004a7c <UART_SetConfig+0x32c>)
 80049fa:	fba2 2303 	umull	r2, r3, r2, r3
 80049fe:	095b      	lsrs	r3, r3, #5
 8004a00:	2264      	movs	r2, #100	; 0x64
 8004a02:	fb02 f303 	mul.w	r3, r2, r3
 8004a06:	1af3      	subs	r3, r6, r3
 8004a08:	011b      	lsls	r3, r3, #4
 8004a0a:	3332      	adds	r3, #50	; 0x32
 8004a0c:	4a1b      	ldr	r2, [pc, #108]	; (8004a7c <UART_SetConfig+0x32c>)
 8004a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a12:	095b      	lsrs	r3, r3, #5
 8004a14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a18:	441d      	add	r5, r3
 8004a1a:	f7fe f80b 	bl	8002a34 <HAL_RCC_GetPCLK2Freq>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	4613      	mov	r3, r2
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	4413      	add	r3, r2
 8004a26:	009a      	lsls	r2, r3, #2
 8004a28:	441a      	add	r2, r3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	fbb2 f6f3 	udiv	r6, r2, r3
 8004a34:	f7fd fffe 	bl	8002a34 <HAL_RCC_GetPCLK2Freq>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	4413      	add	r3, r2
 8004a40:	009a      	lsls	r2, r3, #2
 8004a42:	441a      	add	r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a4e:	4a0b      	ldr	r2, [pc, #44]	; (8004a7c <UART_SetConfig+0x32c>)
 8004a50:	fba2 2303 	umull	r2, r3, r2, r3
 8004a54:	095b      	lsrs	r3, r3, #5
 8004a56:	2264      	movs	r2, #100	; 0x64
 8004a58:	fb02 f303 	mul.w	r3, r2, r3
 8004a5c:	1af3      	subs	r3, r6, r3
 8004a5e:	011b      	lsls	r3, r3, #4
 8004a60:	3332      	adds	r3, #50	; 0x32
 8004a62:	4a06      	ldr	r2, [pc, #24]	; (8004a7c <UART_SetConfig+0x32c>)
 8004a64:	fba2 2303 	umull	r2, r3, r2, r3
 8004a68:	095b      	lsrs	r3, r3, #5
 8004a6a:	f003 030f 	and.w	r3, r3, #15
 8004a6e:	442b      	add	r3, r5
 8004a70:	60a3      	str	r3, [r4, #8]
 8004a72:	e071      	b.n	8004b58 <UART_SetConfig+0x408>
 8004a74:	40011000 	.word	0x40011000
 8004a78:	40011400 	.word	0x40011400
 8004a7c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681c      	ldr	r4, [r3, #0]
 8004a84:	f7fd ffc2 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	4613      	mov	r3, r2
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	4413      	add	r3, r2
 8004a90:	009a      	lsls	r2, r3, #2
 8004a92:	441a      	add	r2, r3
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a9e:	4a30      	ldr	r2, [pc, #192]	; (8004b60 <UART_SetConfig+0x410>)
 8004aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa4:	095b      	lsrs	r3, r3, #5
 8004aa6:	011d      	lsls	r5, r3, #4
 8004aa8:	f7fd ffb0 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
 8004aac:	4602      	mov	r2, r0
 8004aae:	4613      	mov	r3, r2
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	4413      	add	r3, r2
 8004ab4:	009a      	lsls	r2, r3, #2
 8004ab6:	441a      	add	r2, r3
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	fbb2 f6f3 	udiv	r6, r2, r3
 8004ac2:	f7fd ffa3 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	4613      	mov	r3, r2
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	4413      	add	r3, r2
 8004ace:	009a      	lsls	r2, r3, #2
 8004ad0:	441a      	add	r2, r3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004adc:	4a20      	ldr	r2, [pc, #128]	; (8004b60 <UART_SetConfig+0x410>)
 8004ade:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae2:	095b      	lsrs	r3, r3, #5
 8004ae4:	2264      	movs	r2, #100	; 0x64
 8004ae6:	fb02 f303 	mul.w	r3, r2, r3
 8004aea:	1af3      	subs	r3, r6, r3
 8004aec:	011b      	lsls	r3, r3, #4
 8004aee:	3332      	adds	r3, #50	; 0x32
 8004af0:	4a1b      	ldr	r2, [pc, #108]	; (8004b60 <UART_SetConfig+0x410>)
 8004af2:	fba2 2303 	umull	r2, r3, r2, r3
 8004af6:	095b      	lsrs	r3, r3, #5
 8004af8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004afc:	441d      	add	r5, r3
 8004afe:	f7fd ff85 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
 8004b02:	4602      	mov	r2, r0
 8004b04:	4613      	mov	r3, r2
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	4413      	add	r3, r2
 8004b0a:	009a      	lsls	r2, r3, #2
 8004b0c:	441a      	add	r2, r3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	fbb2 f6f3 	udiv	r6, r2, r3
 8004b18:	f7fd ff78 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	4613      	mov	r3, r2
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	4413      	add	r3, r2
 8004b24:	009a      	lsls	r2, r3, #2
 8004b26:	441a      	add	r2, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b32:	4a0b      	ldr	r2, [pc, #44]	; (8004b60 <UART_SetConfig+0x410>)
 8004b34:	fba2 2303 	umull	r2, r3, r2, r3
 8004b38:	095b      	lsrs	r3, r3, #5
 8004b3a:	2264      	movs	r2, #100	; 0x64
 8004b3c:	fb02 f303 	mul.w	r3, r2, r3
 8004b40:	1af3      	subs	r3, r6, r3
 8004b42:	011b      	lsls	r3, r3, #4
 8004b44:	3332      	adds	r3, #50	; 0x32
 8004b46:	4a06      	ldr	r2, [pc, #24]	; (8004b60 <UART_SetConfig+0x410>)
 8004b48:	fba2 2303 	umull	r2, r3, r2, r3
 8004b4c:	095b      	lsrs	r3, r3, #5
 8004b4e:	f003 030f 	and.w	r3, r3, #15
 8004b52:	442b      	add	r3, r5
 8004b54:	60a3      	str	r3, [r4, #8]
}
 8004b56:	e7ff      	b.n	8004b58 <UART_SetConfig+0x408>
 8004b58:	bf00      	nop
 8004b5a:	3714      	adds	r7, #20
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b60:	51eb851f 	.word	0x51eb851f

08004b64 <FIFO_PutByte>:
 * @return HAL_StatusTypeDef  Status of the put byte to the FIFO operation
 * @retval HAL_OK             On success
 * @retval HAL_ERROR          In case of error
 */
HAL_StatusTypeDef FIFO_PutByte(FIFO_ApiTypeDef *pFifo, uint8_t Data)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004b70:	2300      	movs	r3, #0
 8004b72:	73fb      	strb	r3, [r7, #15]
  uint16_t head_temp = pFifo->head + 1; /* temporary variable */
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	889b      	ldrh	r3, [r3, #4]
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	81bb      	strh	r3, [r7, #12]
  if (head_temp == pFifo->size) /* if  is it last element of array ==> back to begin */
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	895b      	ldrh	r3, [r3, #10]
 8004b82:	89ba      	ldrh	r2, [r7, #12]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d101      	bne.n	8004b8c <FIFO_PutByte+0x28>
  {
    head_temp = 0;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	81bb      	strh	r3, [r7, #12]
  }
  if (head_temp == pFifo->tail) /* check is buffer full? ==> if head+1 == tail */
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	88db      	ldrh	r3, [r3, #6]
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	89ba      	ldrh	r2, [r7, #12]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d101      	bne.n	8004b9c <FIFO_PutByte+0x38>
  {
    status = HAL_ERROR; /* return -1 ==> buffer is full */
 8004b98:	2301      	movs	r3, #1
 8004b9a:	73fb      	strb	r3, [r7, #15]
  }
  /* buffer is not full */
  if (status == HAL_OK)
 8004b9c:	7bfb      	ldrb	r3, [r7, #15]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d111      	bne.n	8004bc6 <FIFO_PutByte+0x62>
  {
    pFifo->buffer[pFifo->head] = Data; /* put data to buffer */
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	8892      	ldrh	r2, [r2, #4]
 8004baa:	b292      	uxth	r2, r2
 8004bac:	4413      	add	r3, r2
 8004bae:	78fa      	ldrb	r2, [r7, #3]
 8004bb0:	701a      	strb	r2, [r3, #0]
    pFifo->head = head_temp; /* head ++ */
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	89ba      	ldrh	r2, [r7, #12]
 8004bb6:	809a      	strh	r2, [r3, #4]
    pFifo->length = FIFO_GetLength(pFifo); /* update FIFO length */
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f000 f809 	bl	8004bd0 <FIFO_GetLength>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	811a      	strh	r2, [r3, #8]
  }
  return status; /* return status */
 8004bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3710      	adds	r7, #16
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <FIFO_GetLength>:
 * Function to get current number of bytes in the FIFO buffer
 * @param  pFifo      Pointer to FIFO
 * @return uint16_t   Number of bytes to send in FIFO
 */
uint16_t FIFO_GetLength(FIFO_ApiTypeDef *pFifo)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b085      	sub	sp, #20
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  uint16_t templen = 0;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	81fb      	strh	r3, [r7, #14]
  if (pFifo->head >= pFifo->tail)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	889b      	ldrh	r3, [r3, #4]
 8004be0:	b29a      	uxth	r2, r3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	88db      	ldrh	r3, [r3, #6]
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d308      	bcc.n	8004bfe <FIFO_GetLength+0x2e>
  {
    templen = pFifo->head - pFifo->tail;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	889b      	ldrh	r3, [r3, #4]
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	88db      	ldrh	r3, [r3, #6]
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	81fb      	strh	r3, [r7, #14]
 8004bfc:	e00b      	b.n	8004c16 <FIFO_GetLength+0x46>
  }
  else
  {
    templen = pFifo->size - (pFifo->tail - pFifo->head);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	895a      	ldrh	r2, [r3, #10]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	889b      	ldrh	r3, [r3, #4]
 8004c06:	b299      	uxth	r1, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	88db      	ldrh	r3, [r3, #6]
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	1acb      	subs	r3, r1, r3
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	4413      	add	r3, r2
 8004c14:	81fb      	strh	r3, [r7, #14]
  }
  return templen; /* return length */
 8004c16:	89fb      	ldrh	r3, [r7, #14]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3714      	adds	r7, #20
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <Home_checkCard>:
 *  Created on: 07.06.2019
 *      Author: kkarp
 */
#include "Home_Driver.h"

uint8_t Home_checkCard(uint8_t* card1, uint8_t* card2) {
 8004c24:	b480      	push	{r7}
 8004c26:	b087      	sub	sp, #28
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
	uint8_t result = False;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	73fb      	strb	r3, [r7, #15]
	uint8_t iterator = 0;
 8004c32:	2300      	movs	r3, #0
 8004c34:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i <= 3; i++)
 8004c36:	2300      	movs	r3, #0
 8004c38:	613b      	str	r3, [r7, #16]
 8004c3a:	e012      	b.n	8004c62 <Home_checkCard+0x3e>
		if (card1[i] == card2[i])
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	4413      	add	r3, r2
 8004c42:	781a      	ldrb	r2, [r3, #0]
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	6839      	ldr	r1, [r7, #0]
 8004c48:	440b      	add	r3, r1
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d103      	bne.n	8004c58 <Home_checkCard+0x34>
			iterator++;
 8004c50:	7dfb      	ldrb	r3, [r7, #23]
 8004c52:	3301      	adds	r3, #1
 8004c54:	75fb      	strb	r3, [r7, #23]
 8004c56:	e001      	b.n	8004c5c <Home_checkCard+0x38>
		else
			return result;
 8004c58:	7bfb      	ldrb	r3, [r7, #15]
 8004c5a:	e00b      	b.n	8004c74 <Home_checkCard+0x50>
	for (int i = 0; i <= 3; i++)
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	3301      	adds	r3, #1
 8004c60:	613b      	str	r3, [r7, #16]
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	2b03      	cmp	r3, #3
 8004c66:	dde9      	ble.n	8004c3c <Home_checkCard+0x18>
	if (iterator == 4)
 8004c68:	7dfb      	ldrb	r3, [r7, #23]
 8004c6a:	2b04      	cmp	r3, #4
 8004c6c:	d101      	bne.n	8004c72 <Home_checkCard+0x4e>
		return True;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e000      	b.n	8004c74 <Home_checkCard+0x50>
	else
		return result;
 8004c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	371c      	adds	r7, #28
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <Home_motorControl>:

LedStrip_Speed_InitTypeDef Home_motorControl(LedStrip_InitTypeDef* LedStript) {
 8004c80:	b480      	push	{r7}
 8004c82:	b085      	sub	sp, #20
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
	static LedStrip_Speed_InitTypeDef result;
	switch (LedStript->Led_StatusPin) {
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	7b1b      	ldrb	r3, [r3, #12]
 8004c8c:	3b07      	subs	r3, #7
 8004c8e:	2b17      	cmp	r3, #23
 8004c90:	d850      	bhi.n	8004d34 <Home_motorControl+0xb4>
 8004c92:	a201      	add	r2, pc, #4	; (adr r2, 8004c98 <Home_motorControl+0x18>)
 8004c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c98:	08004cf9 	.word	0x08004cf9
 8004c9c:	08004d35 	.word	0x08004d35
 8004ca0:	08004d35 	.word	0x08004d35
 8004ca4:	08004d35 	.word	0x08004d35
 8004ca8:	08004d35 	.word	0x08004d35
 8004cac:	08004d35 	.word	0x08004d35
 8004cb0:	08004d35 	.word	0x08004d35
 8004cb4:	08004d35 	.word	0x08004d35
 8004cb8:	08004cf9 	.word	0x08004cf9
 8004cbc:	08004d35 	.word	0x08004d35
 8004cc0:	08004d35 	.word	0x08004d35
 8004cc4:	08004d35 	.word	0x08004d35
 8004cc8:	08004d35 	.word	0x08004d35
 8004ccc:	08004d35 	.word	0x08004d35
 8004cd0:	08004d35 	.word	0x08004d35
 8004cd4:	08004d35 	.word	0x08004d35
 8004cd8:	08004cf9 	.word	0x08004cf9
 8004cdc:	08004d35 	.word	0x08004d35
 8004ce0:	08004d35 	.word	0x08004d35
 8004ce4:	08004d35 	.word	0x08004d35
 8004ce8:	08004d0d 	.word	0x08004d0d
 8004cec:	08004d21 	.word	0x08004d21
 8004cf0:	08004d21 	.word	0x08004d21
 8004cf4:	08004d21 	.word	0x08004d21
	case LS_00001:
	case LS_00010:
	case LS_00011:
		result.Action = rotationInPlace_Right;
 8004cf8:	4b1b      	ldr	r3, [pc, #108]	; (8004d68 <Home_motorControl+0xe8>)
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	709a      	strb	r2, [r3, #2]
		result.LeftSpeed = -3;
 8004cfe:	4b1a      	ldr	r3, [pc, #104]	; (8004d68 <Home_motorControl+0xe8>)
 8004d00:	22fd      	movs	r2, #253	; 0xfd
 8004d02:	701a      	strb	r2, [r3, #0]
		result.RightSpeed = -3;
 8004d04:	4b18      	ldr	r3, [pc, #96]	; (8004d68 <Home_motorControl+0xe8>)
 8004d06:	22fd      	movs	r2, #253	; 0xfd
 8004d08:	705a      	strb	r2, [r3, #1]
		break;
 8004d0a:	e014      	b.n	8004d36 <Home_motorControl+0xb6>
	case LS_00100:
		result.Action = move_Forward;
 8004d0c:	4b16      	ldr	r3, [pc, #88]	; (8004d68 <Home_motorControl+0xe8>)
 8004d0e:	2205      	movs	r2, #5
 8004d10:	709a      	strb	r2, [r3, #2]
		result.LeftSpeed = -2;
 8004d12:	4b15      	ldr	r3, [pc, #84]	; (8004d68 <Home_motorControl+0xe8>)
 8004d14:	22fe      	movs	r2, #254	; 0xfe
 8004d16:	701a      	strb	r2, [r3, #0]
		result.RightSpeed = -2;
 8004d18:	4b13      	ldr	r3, [pc, #76]	; (8004d68 <Home_motorControl+0xe8>)
 8004d1a:	22fe      	movs	r2, #254	; 0xfe
 8004d1c:	705a      	strb	r2, [r3, #1]
		break;
 8004d1e:	e00a      	b.n	8004d36 <Home_motorControl+0xb6>
	case LS_10000:
	case LS_11000:
	case LS_01000:
		result.Action = rotationInPlace_Left;
 8004d20:	4b11      	ldr	r3, [pc, #68]	; (8004d68 <Home_motorControl+0xe8>)
 8004d22:	2200      	movs	r2, #0
 8004d24:	709a      	strb	r2, [r3, #2]
		result.LeftSpeed = -3;
 8004d26:	4b10      	ldr	r3, [pc, #64]	; (8004d68 <Home_motorControl+0xe8>)
 8004d28:	22fd      	movs	r2, #253	; 0xfd
 8004d2a:	701a      	strb	r2, [r3, #0]
		result.RightSpeed = -3;
 8004d2c:	4b0e      	ldr	r3, [pc, #56]	; (8004d68 <Home_motorControl+0xe8>)
 8004d2e:	22fd      	movs	r2, #253	; 0xfd
 8004d30:	705a      	strb	r2, [r3, #1]
		break;
 8004d32:	e000      	b.n	8004d36 <Home_motorControl+0xb6>
	default:
		break;
 8004d34:	bf00      	nop
	}
	return result;
 8004d36:	4a0c      	ldr	r2, [pc, #48]	; (8004d68 <Home_motorControl+0xe8>)
 8004d38:	f107 030c 	add.w	r3, r7, #12
 8004d3c:	6812      	ldr	r2, [r2, #0]
 8004d3e:	4611      	mov	r1, r2
 8004d40:	8019      	strh	r1, [r3, #0]
 8004d42:	3302      	adds	r3, #2
 8004d44:	0c12      	lsrs	r2, r2, #16
 8004d46:	701a      	strb	r2, [r3, #0]
 8004d48:	2300      	movs	r3, #0
 8004d4a:	7b3a      	ldrb	r2, [r7, #12]
 8004d4c:	f362 0307 	bfi	r3, r2, #0, #8
 8004d50:	7b7a      	ldrb	r2, [r7, #13]
 8004d52:	f362 230f 	bfi	r3, r2, #8, #8
 8004d56:	7bba      	ldrb	r2, [r7, #14]
 8004d58:	f362 4317 	bfi	r3, r2, #16, #8
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3714      	adds	r7, #20
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr
 8004d68:	200000a4 	.word	0x200000a4

08004d6c <Home_ManeuverRotate>:

uint8_t Home_ManeuverRotate(Motor_InitTypeDef* LeftMotor,
		Motor_InitTypeDef* RightMotor, uint8_t action,
		Maneuver_StructInit* mane) {
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	603b      	str	r3, [r7, #0]
 8004d78:	4613      	mov	r3, r2
 8004d7a:	71fb      	strb	r3, [r7, #7]

	switch (action) {
 8004d7c:	79fb      	ldrb	r3, [r7, #7]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00b      	beq.n	8004d9a <Home_ManeuverRotate+0x2e>
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d000      	beq.n	8004d88 <Home_ManeuverRotate+0x1c>
	case rotateLeft:
		vMotor_Control(LeftMotor, Back);
		vMotor_Control(RightMotor, Forward);
		break;
	default:
		break;
 8004d86:	e011      	b.n	8004dac <Home_ManeuverRotate+0x40>
		vMotor_Control(LeftMotor, Forward);
 8004d88:	2102      	movs	r1, #2
 8004d8a:	68f8      	ldr	r0, [r7, #12]
 8004d8c:	f000 faea 	bl	8005364 <vMotor_Control>
		vMotor_Control(RightMotor, Back);
 8004d90:	2101      	movs	r1, #1
 8004d92:	68b8      	ldr	r0, [r7, #8]
 8004d94:	f000 fae6 	bl	8005364 <vMotor_Control>
		break;
 8004d98:	e008      	b.n	8004dac <Home_ManeuverRotate+0x40>
		vMotor_Control(LeftMotor, Back);
 8004d9a:	2101      	movs	r1, #1
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f000 fae1 	bl	8005364 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 8004da2:	2102      	movs	r1, #2
 8004da4:	68b8      	ldr	r0, [r7, #8]
 8004da6:	f000 fadd 	bl	8005364 <vMotor_Control>
		break;
 8004daa:	bf00      	nop
	}
	if (mane->leftFinsh > mane->finishImpulse) {
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	885a      	ldrh	r2, [r3, #2]
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	881b      	ldrh	r3, [r3, #0]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d903      	bls.n	8004dc0 <Home_ManeuverRotate+0x54>
		vMotor_Control(LeftMotor, BreakeSoft);
 8004db8:	2103      	movs	r1, #3
 8004dba:	68f8      	ldr	r0, [r7, #12]
 8004dbc:	f000 fad2 	bl	8005364 <vMotor_Control>
	}
	if (mane->rightFinsh > mane->finishImpulse) {
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	889a      	ldrh	r2, [r3, #4]
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	881b      	ldrh	r3, [r3, #0]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d903      	bls.n	8004dd4 <Home_ManeuverRotate+0x68>
		vMotor_Control(RightMotor, BreakeSoft);
 8004dcc:	2103      	movs	r1, #3
 8004dce:	68b8      	ldr	r0, [r7, #8]
 8004dd0:	f000 fac8 	bl	8005364 <vMotor_Control>
	}
	if (mane->leftFinsh > mane->finishImpulse
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	885a      	ldrh	r2, [r3, #2]
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	881b      	ldrh	r3, [r3, #0]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d907      	bls.n	8004df0 <Home_ManeuverRotate+0x84>
			&& mane->rightFinsh > mane->finishImpulse)
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	889a      	ldrh	r2, [r3, #4]
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	881b      	ldrh	r3, [r3, #0]
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d901      	bls.n	8004df0 <Home_ManeuverRotate+0x84>
		return 1;
 8004dec:	2301      	movs	r3, #1
 8004dee:	e000      	b.n	8004df2 <Home_ManeuverRotate+0x86>
	else
		return 0;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}

08004dfa <vLedStrip_Init>:

#include "LED_Strip.h"
#include "Motor_Control.h"
#include "main.h"

void vLedStrip_Init(LedStrip_InitTypeDef* ledStrip_InitTypeDef) {
 8004dfa:	b480      	push	{r7}
 8004dfc:	b083      	sub	sp, #12
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	6078      	str	r0, [r7, #4]
  ledStrip_InitTypeDef->pivot = 0;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	729a      	strb	r2, [r3, #10]
  ledStrip_InitTypeDef->Led_StatusPin = 0;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	731a      	strb	r2, [r3, #12]
}
 8004e0e:	bf00      	nop
 8004e10:	370c      	adds	r7, #12
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
	...

08004e1c <vLedStrip_ReadStatus>:

void vLedStrip_ReadStatus(LedStrip_InitTypeDef* LedStript) {
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  if (NULL != LedStript)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d05f      	beq.n	8004eea <vLedStrip_ReadStatus+0xce>
  {
    LedStript->Led1_StatusPin = HAL_GPIO_ReadPin(Led1_Gpio, Led1_Pin);
 8004e2a:	2180      	movs	r1, #128	; 0x80
 8004e2c:	4831      	ldr	r0, [pc, #196]	; (8004ef4 <vLedStrip_ReadStatus+0xd8>)
 8004e2e:	f7fd f96d 	bl	800210c <HAL_GPIO_ReadPin>
 8004e32:	4603      	mov	r3, r0
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	b2d9      	uxtb	r1, r3
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	7b13      	ldrb	r3, [r2, #12]
 8004e3e:	f361 0300 	bfi	r3, r1, #0, #1
 8004e42:	7313      	strb	r3, [r2, #12]
    LedStript->Led2_StatusPin = HAL_GPIO_ReadPin(Led2_Gpio, Led2_Pin);
 8004e44:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e48:	482a      	ldr	r0, [pc, #168]	; (8004ef4 <vLedStrip_ReadStatus+0xd8>)
 8004e4a:	f7fd f95f 	bl	800210c <HAL_GPIO_ReadPin>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	f003 0301 	and.w	r3, r3, #1
 8004e54:	b2d9      	uxtb	r1, r3
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	7b13      	ldrb	r3, [r2, #12]
 8004e5a:	f361 0341 	bfi	r3, r1, #1, #1
 8004e5e:	7313      	strb	r3, [r2, #12]
    LedStript->Led3_StatusPin = HAL_GPIO_ReadPin(Led3_Gpio, Led3_Pin);
 8004e60:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004e64:	4823      	ldr	r0, [pc, #140]	; (8004ef4 <vLedStrip_ReadStatus+0xd8>)
 8004e66:	f7fd f951 	bl	800210c <HAL_GPIO_ReadPin>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	f003 0301 	and.w	r3, r3, #1
 8004e70:	b2d9      	uxtb	r1, r3
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	7b13      	ldrb	r3, [r2, #12]
 8004e76:	f361 0382 	bfi	r3, r1, #2, #1
 8004e7a:	7313      	strb	r3, [r2, #12]
    LedStript->Led4_StatusPin = HAL_GPIO_ReadPin(Led4_Gpio, Led4_Pin);
 8004e7c:	2101      	movs	r1, #1
 8004e7e:	481e      	ldr	r0, [pc, #120]	; (8004ef8 <vLedStrip_ReadStatus+0xdc>)
 8004e80:	f7fd f944 	bl	800210c <HAL_GPIO_ReadPin>
 8004e84:	4603      	mov	r3, r0
 8004e86:	f003 0301 	and.w	r3, r3, #1
 8004e8a:	b2d9      	uxtb	r1, r3
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	7b13      	ldrb	r3, [r2, #12]
 8004e90:	f361 03c3 	bfi	r3, r1, #3, #1
 8004e94:	7313      	strb	r3, [r2, #12]
    LedStript->Led5_StatusPin = HAL_GPIO_ReadPin(Led5_Gpio, Led5_Pin);
 8004e96:	2102      	movs	r1, #2
 8004e98:	4817      	ldr	r0, [pc, #92]	; (8004ef8 <vLedStrip_ReadStatus+0xdc>)
 8004e9a:	f7fd f937 	bl	800210c <HAL_GPIO_ReadPin>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	f003 0301 	and.w	r3, r3, #1
 8004ea4:	b2d9      	uxtb	r1, r3
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	7b13      	ldrb	r3, [r2, #12]
 8004eaa:	f361 1304 	bfi	r3, r1, #4, #1
 8004eae:	7313      	strb	r3, [r2, #12]

    if (LedStript->Led_StatusPin != LedStript->history[LedStript->pivot])
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	7b1a      	ldrb	r2, [r3, #12]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	7a9b      	ldrb	r3, [r3, #10]
 8004eb8:	4619      	mov	r1, r3
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	5c5b      	ldrb	r3, [r3, r1]
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d013      	beq.n	8004eea <vLedStrip_ReadStatus+0xce>
    {
      LedStript->pivot++;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	7a9b      	ldrb	r3, [r3, #10]
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	b2da      	uxtb	r2, r3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	729a      	strb	r2, [r3, #10]
      if (LedStript->pivot >= map_size)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	7a9b      	ldrb	r3, [r3, #10]
 8004ed2:	2b09      	cmp	r3, #9
 8004ed4:	d902      	bls.n	8004edc <vLedStrip_ReadStatus+0xc0>
      {
        LedStript->pivot = 0;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	729a      	strb	r2, [r3, #10]
      }
      LedStript->history[LedStript->pivot] = LedStript->Led_StatusPin;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	7a9b      	ldrb	r3, [r3, #10]
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	7b19      	ldrb	r1, [r3, #12]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	5499      	strb	r1, [r3, r2]
    }
  }
}
 8004eea:	bf00      	nop
 8004eec:	3708      	adds	r7, #8
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	40020400 	.word	0x40020400
 8004ef8:	40021000 	.word	0x40021000

08004efc <vLed_control>:

LedStrip_Speed_InitTypeDef vLed_control(LedStrip_InitTypeDef* LedStript,
    uint8_t tryb) {
 8004efc:	b480      	push	{r7}
 8004efe:	b085      	sub	sp, #20
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	460b      	mov	r3, r1
 8004f06:	70fb      	strb	r3, [r7, #3]
  static LedStrip_Speed_InitTypeDef Motor;
  if (!tryb)
 8004f08:	78fb      	ldrb	r3, [r7, #3]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	f040 80db 	bne.w	80050c6 <vLed_control+0x1ca>
  {
    switch (LedStript->Led_StatusPin)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	7b1b      	ldrb	r3, [r3, #12]
 8004f14:	2b1f      	cmp	r3, #31
 8004f16:	f200 8180 	bhi.w	800521a <vLed_control+0x31e>
 8004f1a:	a201      	add	r2, pc, #4	; (adr r2, 8004f20 <vLed_control+0x24>)
 8004f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f20:	0800521b 	.word	0x0800521b
 8004f24:	0800521b 	.word	0x0800521b
 8004f28:	0800521b 	.word	0x0800521b
 8004f2c:	0800521b 	.word	0x0800521b
 8004f30:	0800521b 	.word	0x0800521b
 8004f34:	0800521b 	.word	0x0800521b
 8004f38:	0800521b 	.word	0x0800521b
 8004f3c:	08005035 	.word	0x08005035
 8004f40:	0800521b 	.word	0x0800521b
 8004f44:	0800521b 	.word	0x0800521b
 8004f48:	0800521b 	.word	0x0800521b
 8004f4c:	0800521b 	.word	0x0800521b
 8004f50:	0800521b 	.word	0x0800521b
 8004f54:	0800521b 	.word	0x0800521b
 8004f58:	0800521b 	.word	0x0800521b
 8004f5c:	0800500d 	.word	0x0800500d
 8004f60:	0800521b 	.word	0x0800521b
 8004f64:	0800521b 	.word	0x0800521b
 8004f68:	0800521b 	.word	0x0800521b
 8004f6c:	08005063 	.word	0x08005063
 8004f70:	0800521b 	.word	0x0800521b
 8004f74:	0800521b 	.word	0x0800521b
 8004f78:	0800521b 	.word	0x0800521b
 8004f7c:	08005021 	.word	0x08005021
 8004f80:	0800521b 	.word	0x0800521b
 8004f84:	0800508b 	.word	0x0800508b
 8004f88:	0800521b 	.word	0x0800521b
 8004f8c:	08005049 	.word	0x08005049
 8004f90:	080050b3 	.word	0x080050b3
 8004f94:	08005077 	.word	0x08005077
 8004f98:	0800509f 	.word	0x0800509f
 8004f9c:	08004fa1 	.word	0x08004fa1
    {
    case LS_miss:
      LedStript->MissLineError = 1;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	72da      	strb	r2, [r3, #11]
      uint8_t TempPivot;
      uint8_t LastLine;
      TempPivot = LedStript->pivot - 1;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	7a9b      	ldrb	r3, [r3, #10]
 8004faa:	3b01      	subs	r3, #1
 8004fac:	73bb      	strb	r3, [r7, #14]
      if (TempPivot > map_size)
 8004fae:	7bbb      	ldrb	r3, [r7, #14]
 8004fb0:	2b0a      	cmp	r3, #10
 8004fb2:	d903      	bls.n	8004fbc <vLed_control+0xc0>
      {
        LastLine = LedStript->history[map_size - 1];
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	7a5b      	ldrb	r3, [r3, #9]
 8004fb8:	73fb      	strb	r3, [r7, #15]
 8004fba:	e003      	b.n	8004fc4 <vLed_control+0xc8>
      } else
      {
        LastLine = LedStript->history[TempPivot];
 8004fbc:	7bbb      	ldrb	r3, [r7, #14]
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	5cd3      	ldrb	r3, [r2, r3]
 8004fc2:	73fb      	strb	r3, [r7, #15]
      }
      if (LastLine == LS_00001)
 8004fc4:	7bfb      	ldrb	r3, [r7, #15]
 8004fc6:	2b0f      	cmp	r3, #15
 8004fc8:	d109      	bne.n	8004fde <vLed_control+0xe2>
      {
        Motor.LeftSpeed = 0;
 8004fca:	4ba2      	ldr	r3, [pc, #648]	; (8005254 <vLed_control+0x358>)
 8004fcc:	2200      	movs	r2, #0
 8004fce:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = 0;
 8004fd0:	4ba0      	ldr	r3, [pc, #640]	; (8005254 <vLed_control+0x358>)
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	705a      	strb	r2, [r3, #1]
        Motor.Action = rotationInPlace_Right;
 8004fd6:	4b9f      	ldr	r3, [pc, #636]	; (8005254 <vLed_control+0x358>)
 8004fd8:	2201      	movs	r2, #1
 8004fda:	709a      	strb	r2, [r3, #2]
      {
        Motor.LeftSpeed = -3;
        Motor.RightSpeed = -3;
        Motor.Action = move_Back;
      }
      break;
 8004fdc:	e120      	b.n	8005220 <vLed_control+0x324>
      } else if (LastLine == LS_10000)
 8004fde:	7bfb      	ldrb	r3, [r7, #15]
 8004fe0:	2b1e      	cmp	r3, #30
 8004fe2:	d109      	bne.n	8004ff8 <vLed_control+0xfc>
        Motor.LeftSpeed = 0;
 8004fe4:	4b9b      	ldr	r3, [pc, #620]	; (8005254 <vLed_control+0x358>)
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = 0;
 8004fea:	4b9a      	ldr	r3, [pc, #616]	; (8005254 <vLed_control+0x358>)
 8004fec:	2200      	movs	r2, #0
 8004fee:	705a      	strb	r2, [r3, #1]
        Motor.Action = rotationInPlace_Left;
 8004ff0:	4b98      	ldr	r3, [pc, #608]	; (8005254 <vLed_control+0x358>)
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	709a      	strb	r2, [r3, #2]
      break;
 8004ff6:	e113      	b.n	8005220 <vLed_control+0x324>
        Motor.LeftSpeed = -3;
 8004ff8:	4b96      	ldr	r3, [pc, #600]	; (8005254 <vLed_control+0x358>)
 8004ffa:	22fd      	movs	r2, #253	; 0xfd
 8004ffc:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = -3;
 8004ffe:	4b95      	ldr	r3, [pc, #596]	; (8005254 <vLed_control+0x358>)
 8005000:	22fd      	movs	r2, #253	; 0xfd
 8005002:	705a      	strb	r2, [r3, #1]
        Motor.Action = move_Back;
 8005004:	4b93      	ldr	r3, [pc, #588]	; (8005254 <vLed_control+0x358>)
 8005006:	2204      	movs	r2, #4
 8005008:	709a      	strb	r2, [r3, #2]
      break;
 800500a:	e109      	b.n	8005220 <vLed_control+0x324>
    case LS_all:
      break;
    case LS_00001:
      Motor.LeftSpeed = -2;
 800500c:	4b91      	ldr	r3, [pc, #580]	; (8005254 <vLed_control+0x358>)
 800500e:	22fe      	movs	r2, #254	; 0xfe
 8005010:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 8005012:	4b90      	ldr	r3, [pc, #576]	; (8005254 <vLed_control+0x358>)
 8005014:	22fe      	movs	r2, #254	; 0xfe
 8005016:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Right;
 8005018:	4b8e      	ldr	r3, [pc, #568]	; (8005254 <vLed_control+0x358>)
 800501a:	2201      	movs	r2, #1
 800501c:	709a      	strb	r2, [r3, #2]
      break;
 800501e:	e0ff      	b.n	8005220 <vLed_control+0x324>
    case LS_00010:
      Motor.LeftSpeed = 3;
 8005020:	4b8c      	ldr	r3, [pc, #560]	; (8005254 <vLed_control+0x358>)
 8005022:	2203      	movs	r2, #3
 8005024:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8005026:	4b8b      	ldr	r3, [pc, #556]	; (8005254 <vLed_control+0x358>)
 8005028:	22fd      	movs	r2, #253	; 0xfd
 800502a:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 800502c:	4b89      	ldr	r3, [pc, #548]	; (8005254 <vLed_control+0x358>)
 800502e:	2205      	movs	r2, #5
 8005030:	709a      	strb	r2, [r3, #2]

      break;
 8005032:	e0f5      	b.n	8005220 <vLed_control+0x324>
    case LS_00011:
      Motor.LeftSpeed = 2;
 8005034:	4b87      	ldr	r3, [pc, #540]	; (8005254 <vLed_control+0x358>)
 8005036:	2202      	movs	r2, #2
 8005038:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -5;
 800503a:	4b86      	ldr	r3, [pc, #536]	; (8005254 <vLed_control+0x358>)
 800503c:	22fb      	movs	r2, #251	; 0xfb
 800503e:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8005040:	4b84      	ldr	r3, [pc, #528]	; (8005254 <vLed_control+0x358>)
 8005042:	2205      	movs	r2, #5
 8005044:	709a      	strb	r2, [r3, #2]
      break;
 8005046:	e0eb      	b.n	8005220 <vLed_control+0x324>
    case LS_00100:
      LedStript->MissLineError = 0;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	72da      	strb	r2, [r3, #11]
      Motor.LeftSpeed = 0;
 800504e:	4b81      	ldr	r3, [pc, #516]	; (8005254 <vLed_control+0x358>)
 8005050:	2200      	movs	r2, #0
 8005052:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 8005054:	4b7f      	ldr	r3, [pc, #508]	; (8005254 <vLed_control+0x358>)
 8005056:	2200      	movs	r2, #0
 8005058:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 800505a:	4b7e      	ldr	r3, [pc, #504]	; (8005254 <vLed_control+0x358>)
 800505c:	2205      	movs	r2, #5
 800505e:	709a      	strb	r2, [r3, #2]
      break;
 8005060:	e0de      	b.n	8005220 <vLed_control+0x324>
    case LS_00110:
      Motor.LeftSpeed = 0;
 8005062:	4b7c      	ldr	r3, [pc, #496]	; (8005254 <vLed_control+0x358>)
 8005064:	2200      	movs	r2, #0
 8005066:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8005068:	4b7a      	ldr	r3, [pc, #488]	; (8005254 <vLed_control+0x358>)
 800506a:	22fd      	movs	r2, #253	; 0xfd
 800506c:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 800506e:	4b79      	ldr	r3, [pc, #484]	; (8005254 <vLed_control+0x358>)
 8005070:	2205      	movs	r2, #5
 8005072:	709a      	strb	r2, [r3, #2]
      break;
 8005074:	e0d4      	b.n	8005220 <vLed_control+0x324>
    case LS_01000:
      Motor.LeftSpeed = -3;
 8005076:	4b77      	ldr	r3, [pc, #476]	; (8005254 <vLed_control+0x358>)
 8005078:	22fd      	movs	r2, #253	; 0xfd
 800507a:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 3;
 800507c:	4b75      	ldr	r3, [pc, #468]	; (8005254 <vLed_control+0x358>)
 800507e:	2203      	movs	r2, #3
 8005080:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8005082:	4b74      	ldr	r3, [pc, #464]	; (8005254 <vLed_control+0x358>)
 8005084:	2205      	movs	r2, #5
 8005086:	709a      	strb	r2, [r3, #2]
      break;
 8005088:	e0ca      	b.n	8005220 <vLed_control+0x324>
    case LS_01100:
      Motor.LeftSpeed = -3;
 800508a:	4b72      	ldr	r3, [pc, #456]	; (8005254 <vLed_control+0x358>)
 800508c:	22fd      	movs	r2, #253	; 0xfd
 800508e:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 8005090:	4b70      	ldr	r3, [pc, #448]	; (8005254 <vLed_control+0x358>)
 8005092:	2200      	movs	r2, #0
 8005094:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8005096:	4b6f      	ldr	r3, [pc, #444]	; (8005254 <vLed_control+0x358>)
 8005098:	2205      	movs	r2, #5
 800509a:	709a      	strb	r2, [r3, #2]
      break;
 800509c:	e0c0      	b.n	8005220 <vLed_control+0x324>
    case LS_10000:
      Motor.LeftSpeed = -2;
 800509e:	4b6d      	ldr	r3, [pc, #436]	; (8005254 <vLed_control+0x358>)
 80050a0:	22fe      	movs	r2, #254	; 0xfe
 80050a2:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 80050a4:	4b6b      	ldr	r3, [pc, #428]	; (8005254 <vLed_control+0x358>)
 80050a6:	22fe      	movs	r2, #254	; 0xfe
 80050a8:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Left;
 80050aa:	4b6a      	ldr	r3, [pc, #424]	; (8005254 <vLed_control+0x358>)
 80050ac:	2200      	movs	r2, #0
 80050ae:	709a      	strb	r2, [r3, #2]
      break;
 80050b0:	e0b6      	b.n	8005220 <vLed_control+0x324>
    case LS_11000:
      Motor.LeftSpeed = -5;
 80050b2:	4b68      	ldr	r3, [pc, #416]	; (8005254 <vLed_control+0x358>)
 80050b4:	22fb      	movs	r2, #251	; 0xfb
 80050b6:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 2;
 80050b8:	4b66      	ldr	r3, [pc, #408]	; (8005254 <vLed_control+0x358>)
 80050ba:	2202      	movs	r2, #2
 80050bc:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 80050be:	4b65      	ldr	r3, [pc, #404]	; (8005254 <vLed_control+0x358>)
 80050c0:	2205      	movs	r2, #5
 80050c2:	709a      	strb	r2, [r3, #2]
      break;
 80050c4:	e0ac      	b.n	8005220 <vLed_control+0x324>
//      }
      break;
    }
  } else ///Obsuga jazdy do tyu
  {
    switch (LedStript->Led_StatusPin)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	7b1b      	ldrb	r3, [r3, #12]
 80050ca:	2b1f      	cmp	r3, #31
 80050cc:	f200 80a1 	bhi.w	8005212 <vLed_control+0x316>
 80050d0:	a201      	add	r2, pc, #4	; (adr r2, 80050d8 <vLed_control+0x1dc>)
 80050d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d6:	bf00      	nop
 80050d8:	0800521f 	.word	0x0800521f
 80050dc:	08005213 	.word	0x08005213
 80050e0:	08005213 	.word	0x08005213
 80050e4:	08005213 	.word	0x08005213
 80050e8:	08005213 	.word	0x08005213
 80050ec:	08005213 	.word	0x08005213
 80050f0:	08005213 	.word	0x08005213
 80050f4:	08005181 	.word	0x08005181
 80050f8:	08005213 	.word	0x08005213
 80050fc:	08005213 	.word	0x08005213
 8005100:	08005213 	.word	0x08005213
 8005104:	08005213 	.word	0x08005213
 8005108:	08005213 	.word	0x08005213
 800510c:	08005213 	.word	0x08005213
 8005110:	08005213 	.word	0x08005213
 8005114:	08005159 	.word	0x08005159
 8005118:	08005213 	.word	0x08005213
 800511c:	08005213 	.word	0x08005213
 8005120:	08005213 	.word	0x08005213
 8005124:	080051af 	.word	0x080051af
 8005128:	08005213 	.word	0x08005213
 800512c:	08005213 	.word	0x08005213
 8005130:	08005213 	.word	0x08005213
 8005134:	0800516d 	.word	0x0800516d
 8005138:	08005213 	.word	0x08005213
 800513c:	080051d7 	.word	0x080051d7
 8005140:	08005213 	.word	0x08005213
 8005144:	08005195 	.word	0x08005195
 8005148:	080051ff 	.word	0x080051ff
 800514c:	080051c3 	.word	0x080051c3
 8005150:	080051eb 	.word	0x080051eb
 8005154:	0800521f 	.word	0x0800521f
    case LS_miss:
      break;
    case LS_all:
      break;
    case LS_00001:
      Motor.LeftSpeed = -2;
 8005158:	4b3e      	ldr	r3, [pc, #248]	; (8005254 <vLed_control+0x358>)
 800515a:	22fe      	movs	r2, #254	; 0xfe
 800515c:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 800515e:	4b3d      	ldr	r3, [pc, #244]	; (8005254 <vLed_control+0x358>)
 8005160:	22fe      	movs	r2, #254	; 0xfe
 8005162:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Right;
 8005164:	4b3b      	ldr	r3, [pc, #236]	; (8005254 <vLed_control+0x358>)
 8005166:	2201      	movs	r2, #1
 8005168:	709a      	strb	r2, [r3, #2]
      break;
 800516a:	e059      	b.n	8005220 <vLed_control+0x324>
    case LS_00010:
      Motor.LeftSpeed = 3;
 800516c:	4b39      	ldr	r3, [pc, #228]	; (8005254 <vLed_control+0x358>)
 800516e:	2203      	movs	r2, #3
 8005170:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8005172:	4b38      	ldr	r3, [pc, #224]	; (8005254 <vLed_control+0x358>)
 8005174:	22fd      	movs	r2, #253	; 0xfd
 8005176:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8005178:	4b36      	ldr	r3, [pc, #216]	; (8005254 <vLed_control+0x358>)
 800517a:	2204      	movs	r2, #4
 800517c:	709a      	strb	r2, [r3, #2]

      break;
 800517e:	e04f      	b.n	8005220 <vLed_control+0x324>
    case LS_00011:
      Motor.LeftSpeed = 2;
 8005180:	4b34      	ldr	r3, [pc, #208]	; (8005254 <vLed_control+0x358>)
 8005182:	2202      	movs	r2, #2
 8005184:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -5;
 8005186:	4b33      	ldr	r3, [pc, #204]	; (8005254 <vLed_control+0x358>)
 8005188:	22fb      	movs	r2, #251	; 0xfb
 800518a:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 800518c:	4b31      	ldr	r3, [pc, #196]	; (8005254 <vLed_control+0x358>)
 800518e:	2204      	movs	r2, #4
 8005190:	709a      	strb	r2, [r3, #2]
      break;
 8005192:	e045      	b.n	8005220 <vLed_control+0x324>
    case LS_00100:
      LedStript->MissLineError = 0;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	72da      	strb	r2, [r3, #11]
      Motor.LeftSpeed = 0;
 800519a:	4b2e      	ldr	r3, [pc, #184]	; (8005254 <vLed_control+0x358>)
 800519c:	2200      	movs	r2, #0
 800519e:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 80051a0:	4b2c      	ldr	r3, [pc, #176]	; (8005254 <vLed_control+0x358>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 80051a6:	4b2b      	ldr	r3, [pc, #172]	; (8005254 <vLed_control+0x358>)
 80051a8:	2204      	movs	r2, #4
 80051aa:	709a      	strb	r2, [r3, #2]
      break;
 80051ac:	e038      	b.n	8005220 <vLed_control+0x324>
    case LS_00110:
      Motor.LeftSpeed = -3;
 80051ae:	4b29      	ldr	r3, [pc, #164]	; (8005254 <vLed_control+0x358>)
 80051b0:	22fd      	movs	r2, #253	; 0xfd
 80051b2:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 80051b4:	4b27      	ldr	r3, [pc, #156]	; (8005254 <vLed_control+0x358>)
 80051b6:	2200      	movs	r2, #0
 80051b8:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 80051ba:	4b26      	ldr	r3, [pc, #152]	; (8005254 <vLed_control+0x358>)
 80051bc:	2204      	movs	r2, #4
 80051be:	709a      	strb	r2, [r3, #2]
      break;
 80051c0:	e02e      	b.n	8005220 <vLed_control+0x324>
    case LS_01000:
      Motor.LeftSpeed = 3;
 80051c2:	4b24      	ldr	r3, [pc, #144]	; (8005254 <vLed_control+0x358>)
 80051c4:	2203      	movs	r2, #3
 80051c6:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 80051c8:	4b22      	ldr	r3, [pc, #136]	; (8005254 <vLed_control+0x358>)
 80051ca:	22fd      	movs	r2, #253	; 0xfd
 80051cc:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 80051ce:	4b21      	ldr	r3, [pc, #132]	; (8005254 <vLed_control+0x358>)
 80051d0:	2204      	movs	r2, #4
 80051d2:	709a      	strb	r2, [r3, #2]
      break;
 80051d4:	e024      	b.n	8005220 <vLed_control+0x324>
    case LS_01100:
      Motor.LeftSpeed = 0;
 80051d6:	4b1f      	ldr	r3, [pc, #124]	; (8005254 <vLed_control+0x358>)
 80051d8:	2200      	movs	r2, #0
 80051da:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 80051dc:	4b1d      	ldr	r3, [pc, #116]	; (8005254 <vLed_control+0x358>)
 80051de:	22fd      	movs	r2, #253	; 0xfd
 80051e0:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 80051e2:	4b1c      	ldr	r3, [pc, #112]	; (8005254 <vLed_control+0x358>)
 80051e4:	2204      	movs	r2, #4
 80051e6:	709a      	strb	r2, [r3, #2]
      break;
 80051e8:	e01a      	b.n	8005220 <vLed_control+0x324>
    case LS_10000:
      Motor.LeftSpeed = -2;
 80051ea:	4b1a      	ldr	r3, [pc, #104]	; (8005254 <vLed_control+0x358>)
 80051ec:	22fe      	movs	r2, #254	; 0xfe
 80051ee:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 80051f0:	4b18      	ldr	r3, [pc, #96]	; (8005254 <vLed_control+0x358>)
 80051f2:	22fe      	movs	r2, #254	; 0xfe
 80051f4:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Left;
 80051f6:	4b17      	ldr	r3, [pc, #92]	; (8005254 <vLed_control+0x358>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	709a      	strb	r2, [r3, #2]
      break;
 80051fc:	e010      	b.n	8005220 <vLed_control+0x324>
    case LS_11000:
      Motor.LeftSpeed = -5;
 80051fe:	4b15      	ldr	r3, [pc, #84]	; (8005254 <vLed_control+0x358>)
 8005200:	22fb      	movs	r2, #251	; 0xfb
 8005202:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 2;
 8005204:	4b13      	ldr	r3, [pc, #76]	; (8005254 <vLed_control+0x358>)
 8005206:	2202      	movs	r2, #2
 8005208:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 800520a:	4b12      	ldr	r3, [pc, #72]	; (8005254 <vLed_control+0x358>)
 800520c:	2204      	movs	r2, #4
 800520e:	709a      	strb	r2, [r3, #2]
      break;
 8005210:	e006      	b.n	8005220 <vLed_control+0x324>
    default:
      if (LedStript->Led_StatusPin == 0x10 || LedStript->Led_StatusPin == 0x18)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	7b1b      	ldrb	r3, [r3, #12]
 8005216:	2b10      	cmp	r3, #16
//          HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
//          HAL_Delay(5);
//        }
//        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
      }
      break;
 8005218:	e002      	b.n	8005220 <vLed_control+0x324>
      break;
 800521a:	bf00      	nop
 800521c:	e000      	b.n	8005220 <vLed_control+0x324>
      break;
 800521e:	bf00      	nop
    }
  }
  return Motor;
 8005220:	4a0c      	ldr	r2, [pc, #48]	; (8005254 <vLed_control+0x358>)
 8005222:	f107 0308 	add.w	r3, r7, #8
 8005226:	6812      	ldr	r2, [r2, #0]
 8005228:	4611      	mov	r1, r2
 800522a:	8019      	strh	r1, [r3, #0]
 800522c:	3302      	adds	r3, #2
 800522e:	0c12      	lsrs	r2, r2, #16
 8005230:	701a      	strb	r2, [r3, #0]
 8005232:	2300      	movs	r3, #0
 8005234:	7a3a      	ldrb	r2, [r7, #8]
 8005236:	f362 0307 	bfi	r3, r2, #0, #8
 800523a:	7a7a      	ldrb	r2, [r7, #9]
 800523c:	f362 230f 	bfi	r3, r2, #8, #8
 8005240:	7aba      	ldrb	r2, [r7, #10]
 8005242:	f362 4317 	bfi	r3, r2, #16, #8
}
 8005246:	4618      	mov	r0, r3
 8005248:	3714      	adds	r7, #20
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	200000a8 	.word	0x200000a8

08005258 <uGetCounterTim>:
 *  Created on: 29.03.2019
 *      Author: kkarp
 */
#include "Motor_Control.h"

uint16_t uGetCounterTim(TIM_TypeDef* tim) {
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
	return tim->CNT;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005264:	b29b      	uxth	r3, r3
}
 8005266:	4618      	mov	r0, r3
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr

08005272 <vClearCounter>:

HAL_StatusTypeDef vClearCounter(TIM_TypeDef* tim) {
 8005272:	b480      	push	{r7}
 8005274:	b085      	sub	sp, #20
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef Status = HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	73fb      	strb	r3, [r7, #15]
	if (NULL != tim) {
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d004      	beq.n	800528e <vClearCounter+0x1c>
		tim->CNT = 0;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2200      	movs	r2, #0
 8005288:	625a      	str	r2, [r3, #36]	; 0x24
		Status = HAL_OK;
 800528a:	2300      	movs	r3, #0
 800528c:	73fb      	strb	r3, [r7, #15]
	}
	return Status;
 800528e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005290:	4618      	mov	r0, r3
 8005292:	3714      	adds	r7, #20
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <vMotor_init>:

void vMotor_init(Motor_InitTypeDef* Motor_InitStruct1,
		Motor_InitTypeDef* Motor_InitStruct2) {
 800529c:	b480      	push	{r7}
 800529e:	b083      	sub	sp, #12
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
	Motor_InitStruct1->Motor_GPIO_int1 = MotorLeft_GPIO_pin1;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	4a27      	ldr	r2, [pc, #156]	; (8005348 <vMotor_init+0xac>)
 80052aa:	611a      	str	r2, [r3, #16]
	Motor_InitStruct1->Motor_GPIO_int2 = MotorLeft_GPIO_pin2;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	4a26      	ldr	r2, [pc, #152]	; (8005348 <vMotor_init+0xac>)
 80052b0:	619a      	str	r2, [r3, #24]
	Motor_InitStruct1->Motor_Pin_int1 = MotorLeft_Pin1;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052b8:	829a      	strh	r2, [r3, #20]
	Motor_InitStruct1->Motor_Pin_int2 = MotorLeft_Pin2;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80052c0:	839a      	strh	r2, [r3, #28]
	Motor_InitStruct1->number_turns = 0;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	625a      	str	r2, [r3, #36]	; 0x24
	Motor_InitStruct1->speed = 0;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	779a      	strb	r2, [r3, #30]
	Motor_InitStruct1->Tim_Encoder = MotorLeft_Encoder;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80052d4:	601a      	str	r2, [r3, #0]
	Motor_InitStruct1->Tim_PWM = MotorLeft_PWM;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a1c      	ldr	r2, [pc, #112]	; (800534c <vMotor_init+0xb0>)
 80052da:	605a      	str	r2, [r3, #4]
	Motor_InitStruct1->Code = 0xFFAAFFAA;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f06f 1255 	mvn.w	r2, #5570645	; 0x550055
 80052e2:	60da      	str	r2, [r3, #12]
	Motor_InitStruct1->CCRx = &MotorLeft_PWM->CCR1;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	4a1a      	ldr	r2, [pc, #104]	; (8005350 <vMotor_init+0xb4>)
 80052e8:	609a      	str	r2, [r3, #8]
	Motor_InitStruct1->clear_PID = 0;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

	Motor_InitStruct2->Motor_GPIO_int1 = MotorRight_GPIO_pin1;
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	4a17      	ldr	r2, [pc, #92]	; (8005354 <vMotor_init+0xb8>)
 80052f6:	611a      	str	r2, [r3, #16]
	Motor_InitStruct2->Motor_GPIO_int2 = MotorRight_GPIO_pin2;
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	4a16      	ldr	r2, [pc, #88]	; (8005354 <vMotor_init+0xb8>)
 80052fc:	619a      	str	r2, [r3, #24]
	Motor_InitStruct2->Motor_Pin_int1 = MotorRight_Pin1;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005304:	829a      	strh	r2, [r3, #20]
	Motor_InitStruct2->Motor_Pin_int2 = MotorRight_Pin2;
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	f44f 7200 	mov.w	r2, #512	; 0x200
 800530c:	839a      	strh	r2, [r3, #28]
	Motor_InitStruct2->number_turns = 0;
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	2200      	movs	r2, #0
 8005312:	625a      	str	r2, [r3, #36]	; 0x24
	Motor_InitStruct2->speed = 0;
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	2200      	movs	r2, #0
 8005318:	779a      	strb	r2, [r3, #30]
	Motor_InitStruct2->Tim_Encoder = MotorRight_Encoder;
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	4a0e      	ldr	r2, [pc, #56]	; (8005358 <vMotor_init+0xbc>)
 800531e:	601a      	str	r2, [r3, #0]
	Motor_InitStruct2->Tim_PWM = MotorRight_PWM;
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	4a0a      	ldr	r2, [pc, #40]	; (800534c <vMotor_init+0xb0>)
 8005324:	605a      	str	r2, [r3, #4]
	Motor_InitStruct2->Code = 0xAABBEEFF;
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	4a0c      	ldr	r2, [pc, #48]	; (800535c <vMotor_init+0xc0>)
 800532a:	60da      	str	r2, [r3, #12]
	Motor_InitStruct2->CCRx = &MotorRight_PWM->CCR2;
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	4a0c      	ldr	r2, [pc, #48]	; (8005360 <vMotor_init+0xc4>)
 8005330:	609a      	str	r2, [r3, #8]
	Motor_InitStruct2->clear_PID = 0;
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 800533a:	bf00      	nop
 800533c:	370c      	adds	r7, #12
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	40020000 	.word	0x40020000
 800534c:	40010400 	.word	0x40010400
 8005350:	40010434 	.word	0x40010434
 8005354:	40020800 	.word	0x40020800
 8005358:	40000400 	.word	0x40000400
 800535c:	aabbeeff 	.word	0xaabbeeff
 8005360:	40010438 	.word	0x40010438

08005364 <vMotor_Control>:



void vMotor_Control(Motor_InitTypeDef* motor, uint8_t eBridgeControl) {
 8005364:	b580      	push	{r7, lr}
 8005366:	b082      	sub	sp, #8
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	460b      	mov	r3, r1
 800536e:	70fb      	strb	r3, [r7, #3]
	switch (eBridgeControl) {
 8005370:	78fb      	ldrb	r3, [r7, #3]
 8005372:	2b03      	cmp	r3, #3
 8005374:	d862      	bhi.n	800543c <vMotor_Control+0xd8>
 8005376:	a201      	add	r2, pc, #4	; (adr r2, 800537c <vMotor_Control+0x18>)
 8005378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800537c:	0800538d 	.word	0x0800538d
 8005380:	080053bb 	.word	0x080053bb
 8005384:	080053e7 	.word	0x080053e7
 8005388:	08005413 	.word	0x08005413
	case BreakeHard:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6918      	ldr	r0, [r3, #16]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	8a9b      	ldrh	r3, [r3, #20]
 8005394:	2200      	movs	r2, #0
 8005396:	4619      	mov	r1, r3
 8005398:	f7fc fed0 	bl	800213c <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6998      	ldr	r0, [r3, #24]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	8b9b      	ldrh	r3, [r3, #28]
 80053a4:	2200      	movs	r2, #0
 80053a6:	4619      	mov	r1, r3
 80053a8:	f7fc fec8 	bl	800213c <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		motor->Tim_PWM->CCR1 = motor->Tim_PWM->ARR;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	6852      	ldr	r2, [r2, #4]
 80053b4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80053b6:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 80053b8:	e041      	b.n	800543e <vMotor_Control+0xda>
	case Back:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6918      	ldr	r0, [r3, #16]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	8a9b      	ldrh	r3, [r3, #20]
 80053c2:	2200      	movs	r2, #0
 80053c4:	4619      	mov	r1, r3
 80053c6:	f7fc feb9 	bl	800213c <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6998      	ldr	r0, [r3, #24]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	8b9b      	ldrh	r3, [r3, #28]
 80053d2:	2201      	movs	r2, #1
 80053d4:	4619      	mov	r1, r3
 80053d6:	f7fc feb1 	bl	800213c <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		motor->Tim_PWM->CCR1 = motor->dutyPWM;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	6a12      	ldr	r2, [r2, #32]
 80053e2:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 80053e4:	e02b      	b.n	800543e <vMotor_Control+0xda>
	case Forward:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6918      	ldr	r0, [r3, #16]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	8a9b      	ldrh	r3, [r3, #20]
 80053ee:	2201      	movs	r2, #1
 80053f0:	4619      	mov	r1, r3
 80053f2:	f7fc fea3 	bl	800213c <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6998      	ldr	r0, [r3, #24]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	8b9b      	ldrh	r3, [r3, #28]
 80053fe:	2200      	movs	r2, #0
 8005400:	4619      	mov	r1, r3
 8005402:	f7fc fe9b 	bl	800213c <HAL_GPIO_WritePin>
				GPIO_PIN_RESET);
//		motor->Tim_PWM->CCR1 = motor->dutyPWM;
		*motor->CCRx = motor->dutyPWM;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	6a12      	ldr	r2, [r2, #32]
 800540e:	601a      	str	r2, [r3, #0]
		break;
 8005410:	e015      	b.n	800543e <vMotor_Control+0xda>
	case BreakeSoft:
		HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6918      	ldr	r0, [r3, #16]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	8a9b      	ldrh	r3, [r3, #20]
 800541a:	2201      	movs	r2, #1
 800541c:	4619      	mov	r1, r3
 800541e:	f7fc fe8d 	bl	800213c <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6998      	ldr	r0, [r3, #24]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	8b9b      	ldrh	r3, [r3, #28]
 800542a:	2201      	movs	r2, #1
 800542c:	4619      	mov	r1, r3
 800542e:	f7fc fe85 	bl	800213c <HAL_GPIO_WritePin>
				GPIO_PIN_SET);
		motor->Tim_PWM->CCR1 = 0;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 800543a:	e000      	b.n	800543e <vMotor_Control+0xda>
	default:
		break;
 800543c:	bf00      	nop
	}
}
 800543e:	bf00      	nop
 8005440:	3708      	adds	r7, #8
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop

08005448 <vMotor_SetPWM>:

void vMotor_SetPWM(Motor_InitTypeDef* motor, uint8_t dutyPWM) {
 8005448:	b590      	push	{r4, r7, lr}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	460b      	mov	r3, r1
 8005452:	70fb      	strb	r3, [r7, #3]
	motor->dutyPWM = (motor->Tim_PWM->ARR * dutyPWM) / 100.0;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800545a:	78fa      	ldrb	r2, [r7, #3]
 800545c:	fb02 f303 	mul.w	r3, r2, r3
 8005460:	4618      	mov	r0, r3
 8005462:	f7fb f857 	bl	8000514 <__aeabi_ui2d>
 8005466:	f04f 0200 	mov.w	r2, #0
 800546a:	4b10      	ldr	r3, [pc, #64]	; (80054ac <vMotor_SetPWM+0x64>)
 800546c:	f7fb f9f2 	bl	8000854 <__aeabi_ddiv>
 8005470:	4603      	mov	r3, r0
 8005472:	460c      	mov	r4, r1
 8005474:	4618      	mov	r0, r3
 8005476:	4621      	mov	r1, r4
 8005478:	f7fb fb84 	bl	8000b84 <__aeabi_d2uiz>
 800547c:	4602      	mov	r2, r0
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	621a      	str	r2, [r3, #32]
#ifndef ONE_TIM_TO_PWM
	motor->Tim_PWM->CCR1 = motor->dutyPWM;
#else
	if (motor->Code == 0xFFAAFFAA) {
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	f06f 1255 	mvn.w	r2, #5570645	; 0x550055
 800548a:	4293      	cmp	r3, r2
 800548c:	d105      	bne.n	800549a <vMotor_SetPWM+0x52>
		motor->Tim_PWM->CCR1 = motor->dutyPWM;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	6a12      	ldr	r2, [r2, #32]
 8005496:	635a      	str	r2, [r3, #52]	; 0x34
	} else {
		motor->Tim_PWM->CCR2 = motor->dutyPWM;
	}
#endif
}
 8005498:	e004      	b.n	80054a4 <vMotor_SetPWM+0x5c>
		motor->Tim_PWM->CCR2 = motor->dutyPWM;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	6a12      	ldr	r2, [r2, #32]
 80054a2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80054a4:	bf00      	nop
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd90      	pop	{r4, r7, pc}
 80054ac:	40590000 	.word	0x40590000

080054b0 <vMotorPID_init>:

void vMotorPID_init(MotorPID_InitTypeDef* PID1, MotorPID_InitTypeDef* PID2) {
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
	PID1->e_last = 0;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	f04f 0200 	mov.w	r2, #0
 80054c0:	611a      	str	r2, [r3, #16]
	PID1->e_sum = 0;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	829a      	strh	r2, [r3, #20]
	PID1->e_sumMax = MaxPIDki;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4a16      	ldr	r2, [pc, #88]	; (8005524 <vMotorPID_init+0x74>)
 80054cc:	619a      	str	r2, [r3, #24]
	PID1->kp = KpValue1;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a15      	ldr	r2, [pc, #84]	; (8005528 <vMotorPID_init+0x78>)
 80054d2:	601a      	str	r2, [r3, #0]
	PID1->ki = KiValue1;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80054da:	605a      	str	r2, [r3, #4]
	PID1->kd = KdValue1;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a13      	ldr	r2, [pc, #76]	; (800552c <vMotorPID_init+0x7c>)
 80054e0:	609a      	str	r2, [r3, #8]
	PID1->ValueTask = 90;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4a12      	ldr	r2, [pc, #72]	; (8005530 <vMotorPID_init+0x80>)
 80054e6:	61da      	str	r2, [r3, #28]

	PID2->e_last = 0;
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	f04f 0200 	mov.w	r2, #0
 80054ee:	611a      	str	r2, [r3, #16]
	PID2->e_sum = 0;
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	2200      	movs	r2, #0
 80054f4:	829a      	strh	r2, [r3, #20]
	PID2->e_sumMax = MaxPIDki;
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	4a0a      	ldr	r2, [pc, #40]	; (8005524 <vMotorPID_init+0x74>)
 80054fa:	619a      	str	r2, [r3, #24]
	PID2->kp = KpValue2;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	4a0a      	ldr	r2, [pc, #40]	; (8005528 <vMotorPID_init+0x78>)
 8005500:	601a      	str	r2, [r3, #0]
	PID2->ki = KiValue2;
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8005508:	605a      	str	r2, [r3, #4]
	PID2->kd = KdValue2;
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	4a07      	ldr	r2, [pc, #28]	; (800552c <vMotorPID_init+0x7c>)
 800550e:	609a      	str	r2, [r3, #8]
	PID2->ValueTask = 90;
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	4a07      	ldr	r2, [pc, #28]	; (8005530 <vMotorPID_init+0x80>)
 8005514:	61da      	str	r2, [r3, #28]
}
 8005516:	bf00      	nop
 8005518:	370c      	adds	r7, #12
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	461c4000 	.word	0x461c4000
 8005528:	40400000 	.word	0x40400000
 800552c:	bcf5c28f 	.word	0xbcf5c28f
 8005530:	42b40000 	.word	0x42b40000

08005534 <vMotorPID_clear>:

void vMotorPID_clear(MotorPID_InitTypeDef* PID1, MotorPID_InitTypeDef* PID2){
 8005534:	b480      	push	{r7}
 8005536:	b083      	sub	sp, #12
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
	PID1->e_last = 0;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f04f 0200 	mov.w	r2, #0
 8005544:	611a      	str	r2, [r3, #16]
	PID1->e_sum = 0;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	829a      	strh	r2, [r3, #20]
	PID1->e = 0;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f04f 0200 	mov.w	r2, #0
 8005552:	60da      	str	r2, [r3, #12]
	PID1->ExecutionValue =0;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f04f 0200 	mov.w	r2, #0
 800555a:	621a      	str	r2, [r3, #32]

	PID2->e_last = 0;
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	f04f 0200 	mov.w	r2, #0
 8005562:	611a      	str	r2, [r3, #16]
	PID2->e_sum = 0;
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	2200      	movs	r2, #0
 8005568:	829a      	strh	r2, [r3, #20]
	PID2->e = 0;
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	f04f 0200 	mov.w	r2, #0
 8005570:	60da      	str	r2, [r3, #12]
	PID2->ExecutionValue =0;
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	f04f 0200 	mov.w	r2, #0
 8005578:	621a      	str	r2, [r3, #32]
}
 800557a:	bf00      	nop
 800557c:	370c      	adds	r7, #12
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr

08005586 <vMotorPID_Control>:

void vMotorPID_Control(MotorPID_InitTypeDef* MotorPID, Motor_InitTypeDef* Motor) {
 8005586:	b580      	push	{r7, lr}
 8005588:	b086      	sub	sp, #24
 800558a:	af00      	add	r7, sp, #0
 800558c:	60f8      	str	r0, [r7, #12]
 800558e:	60b9      	str	r1, [r7, #8]

	if (Motor->clear_PID == 1) {
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005596:	2b01      	cmp	r3, #1
 8005598:	d106      	bne.n	80055a8 <vMotorPID_Control+0x22>
		Motor->clear_PID = 0;
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		MotorPID->e_sum = 0;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	829a      	strh	r2, [r3, #20]
	}

	uint16_t encoderCounter = uGetCounterTim(Motor->Tim_Encoder);
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4618      	mov	r0, r3
 80055ae:	f7ff fe53 	bl	8005258 <uGetCounterTim>
 80055b2:	4603      	mov	r3, r0
 80055b4:	82fb      	strh	r3, [r7, #22]
	if (encoderCounter < 500) {
 80055b6:	8afb      	ldrh	r3, [r7, #22]
 80055b8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80055bc:	d20d      	bcs.n	80055da <vMotorPID_Control+0x54>
		MotorPID->e = MotorPID->ValueTask - encoderCounter;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	ed93 7a07 	vldr	s14, [r3, #28]
 80055c4:	8afb      	ldrh	r3, [r7, #22]
 80055c6:	ee07 3a90 	vmov	s15, r3
 80055ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	edc3 7a03 	vstr	s15, [r3, #12]
 80055d8:	e00e      	b.n	80055f8 <vMotorPID_Control+0x72>
	} else {
		MotorPID->e = MotorPID->ValueTask - (1000 - encoderCounter);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	ed93 7a07 	vldr	s14, [r3, #28]
 80055e0:	8afb      	ldrh	r3, [r7, #22]
 80055e2:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 80055e6:	ee07 3a90 	vmov	s15, r3
 80055ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	edc3 7a03 	vstr	s15, [r3, #12]
	}
	MotorPID->e_sum += MotorPID->e;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	8a9b      	ldrh	r3, [r3, #20]
 80055fc:	ee07 3a90 	vmov	s15, r3
 8005600:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	edd3 7a03 	vldr	s15, [r3, #12]
 800560a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800560e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005612:	edc7 7a01 	vstr	s15, [r7, #4]
 8005616:	88bb      	ldrh	r3, [r7, #4]
 8005618:	b29a      	uxth	r2, r3
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	829a      	strh	r2, [r3, #20]
	if (MotorPID->e_sum > MotorPID->e_sumMax)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8a9b      	ldrh	r3, [r3, #20]
 8005622:	ee07 3a90 	vmov	s15, r3
 8005626:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	edd3 7a06 	vldr	s15, [r3, #24]
 8005630:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005638:	dd0a      	ble.n	8005650 <vMotorPID_Control+0xca>
		MotorPID->e_sum = MotorPID->e_sumMax;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	edd3 7a06 	vldr	s15, [r3, #24]
 8005640:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005644:	edc7 7a01 	vstr	s15, [r7, #4]
 8005648:	88bb      	ldrh	r3, [r7, #4]
 800564a:	b29a      	uxth	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	829a      	strh	r2, [r3, #20]

	MotorPID->ExecutionValue = MotorPID->kp * MotorPID->e
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	ed93 7a00 	vldr	s14, [r3]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	edd3 7a03 	vldr	s15, [r3, #12]
 800565c:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ MotorPID->ki * MotorPID->e_sum
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	edd3 6a01 	vldr	s13, [r3, #4]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	8a9b      	ldrh	r3, [r3, #20]
 800566a:	ee07 3a90 	vmov	s15, r3
 800566e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005672:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005676:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ MotorPID->kd * (MotorPID->e - MotorPID->e_last);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	edd3 6a02 	vldr	s13, [r3, #8]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	ed93 6a03 	vldr	s12, [r3, #12]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	edd3 7a04 	vldr	s15, [r3, #16]
 800568c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005690:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005694:	ee77 7a27 	vadd.f32	s15, s14, s15
	MotorPID->ExecutionValue = MotorPID->kp * MotorPID->e
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	edc3 7a08 	vstr	s15, [r3, #32]

	if (MotorPID->ValueTask == 0) {
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	edd3 7a07 	vldr	s15, [r3, #28]
 80056a4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80056a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056ac:	d106      	bne.n	80056bc <vMotorPID_Control+0x136>
		MotorPID->e_sum = 0;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	829a      	strh	r2, [r3, #20]
		MotorPID->ExecutionValue = 0;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f04f 0200 	mov.w	r2, #0
 80056ba:	621a      	str	r2, [r3, #32]
	}
}
 80056bc:	bf00      	nop
 80056be:	3718      	adds	r7, #24
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}

080056c4 <vMotorAction_LedStrip>:

void vMotorAction_LedStrip(Motor_InitTypeDef* LeftMotor,
		Motor_InitTypeDef* RightMotor, uint8_t action) {
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	60f8      	str	r0, [r7, #12]
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	4613      	mov	r3, r2
 80056d0:	71fb      	strb	r3, [r7, #7]
	switch (action) {
 80056d2:	79fb      	ldrb	r3, [r7, #7]
 80056d4:	2b05      	cmp	r3, #5
 80056d6:	d845      	bhi.n	8005764 <vMotorAction_LedStrip+0xa0>
 80056d8:	a201      	add	r2, pc, #4	; (adr r2, 80056e0 <vMotorAction_LedStrip+0x1c>)
 80056da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056de:	bf00      	nop
 80056e0:	080056f9 	.word	0x080056f9
 80056e4:	0800570b 	.word	0x0800570b
 80056e8:	0800571d 	.word	0x0800571d
 80056ec:	0800572f 	.word	0x0800572f
 80056f0:	08005741 	.word	0x08005741
 80056f4:	08005753 	.word	0x08005753
	case rotationInPlace_Left:
		vMotor_Control(LeftMotor, Back);
 80056f8:	2101      	movs	r1, #1
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f7ff fe32 	bl	8005364 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 8005700:	2102      	movs	r1, #2
 8005702:	68b8      	ldr	r0, [r7, #8]
 8005704:	f7ff fe2e 	bl	8005364 <vMotor_Control>
		break;
 8005708:	e02d      	b.n	8005766 <vMotorAction_LedStrip+0xa2>
	case rotationInPlace_Right:
		vMotor_Control(LeftMotor, Forward);
 800570a:	2102      	movs	r1, #2
 800570c:	68f8      	ldr	r0, [r7, #12]
 800570e:	f7ff fe29 	bl	8005364 <vMotor_Control>
		vMotor_Control(RightMotor, Back);
 8005712:	2101      	movs	r1, #1
 8005714:	68b8      	ldr	r0, [r7, #8]
 8005716:	f7ff fe25 	bl	8005364 <vMotor_Control>
		break;
 800571a:	e024      	b.n	8005766 <vMotorAction_LedStrip+0xa2>
	case turn_Left:
		vMotor_Control(LeftMotor, BreakeSoft);
 800571c:	2103      	movs	r1, #3
 800571e:	68f8      	ldr	r0, [r7, #12]
 8005720:	f7ff fe20 	bl	8005364 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 8005724:	2102      	movs	r1, #2
 8005726:	68b8      	ldr	r0, [r7, #8]
 8005728:	f7ff fe1c 	bl	8005364 <vMotor_Control>
		break;
 800572c:	e01b      	b.n	8005766 <vMotorAction_LedStrip+0xa2>
	case turn_Right:
		vMotor_Control(LeftMotor, Forward);
 800572e:	2102      	movs	r1, #2
 8005730:	68f8      	ldr	r0, [r7, #12]
 8005732:	f7ff fe17 	bl	8005364 <vMotor_Control>
		vMotor_Control(RightMotor, BreakeSoft);
 8005736:	2103      	movs	r1, #3
 8005738:	68b8      	ldr	r0, [r7, #8]
 800573a:	f7ff fe13 	bl	8005364 <vMotor_Control>
		break;
 800573e:	e012      	b.n	8005766 <vMotorAction_LedStrip+0xa2>
	case move_Back:
		vMotor_Control(LeftMotor, Back);
 8005740:	2101      	movs	r1, #1
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f7ff fe0e 	bl	8005364 <vMotor_Control>
		vMotor_Control(RightMotor, Back);
 8005748:	2101      	movs	r1, #1
 800574a:	68b8      	ldr	r0, [r7, #8]
 800574c:	f7ff fe0a 	bl	8005364 <vMotor_Control>
		break;
 8005750:	e009      	b.n	8005766 <vMotorAction_LedStrip+0xa2>
	case move_Forward:
		vMotor_Control(LeftMotor, Forward);
 8005752:	2102      	movs	r1, #2
 8005754:	68f8      	ldr	r0, [r7, #12]
 8005756:	f7ff fe05 	bl	8005364 <vMotor_Control>
		vMotor_Control(RightMotor, Forward);
 800575a:	2102      	movs	r1, #2
 800575c:	68b8      	ldr	r0, [r7, #8]
 800575e:	f7ff fe01 	bl	8005364 <vMotor_Control>
		break;
 8005762:	e000      	b.n	8005766 <vMotorAction_LedStrip+0xa2>
	default:
		break;
 8005764:	bf00      	nop
	}
}
 8005766:	bf00      	nop
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop

08005770 <OLED_GIU>:
{
	ssd1306_hello_word();
}

void OLED_GIU(structdef_OLED_GUI* OLEDdata,StatusMachine SM)
{
 8005770:	b590      	push	{r4, r7, lr}
 8005772:	b0b1      	sub	sp, #196	; 0xc4
 8005774:	af02      	add	r7, sp, #8
 8005776:	6078      	str	r0, [r7, #4]
 8005778:	460b      	mov	r3, r1
 800577a:	70fb      	strb	r3, [r7, #3]
	switch (SM) {
 800577c:	78fb      	ldrb	r3, [r7, #3]
 800577e:	2b03      	cmp	r3, #3
 8005780:	f200 818e 	bhi.w	8005aa0 <OLED_GIU+0x330>
 8005784:	a201      	add	r2, pc, #4	; (adr r2, 800578c <OLED_GIU+0x1c>)
 8005786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800578a:	bf00      	nop
 800578c:	0800579d 	.word	0x0800579d
 8005790:	080058a3 	.word	0x080058a3
 8005794:	08005aa1 	.word	0x08005aa1
 8005798:	08005aa1 	.word	0x08005aa1
		case eDisplayCard:
			/*box cardID*/
			ssd1306_display_num(0, 45, OLEDdata->LastCard[0], 3, 14);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	791b      	ldrb	r3, [r3, #4]
 80057a0:	461a      	mov	r2, r3
 80057a2:	230e      	movs	r3, #14
 80057a4:	9300      	str	r3, [sp, #0]
 80057a6:	2303      	movs	r3, #3
 80057a8:	212d      	movs	r1, #45	; 0x2d
 80057aa:	2000      	movs	r0, #0
 80057ac:	f000 fe1c 	bl	80063e8 <ssd1306_display_num>
			ssd1306_display_char(21, 45, '-', 14, 1);
 80057b0:	2301      	movs	r3, #1
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	230e      	movs	r3, #14
 80057b6:	222d      	movs	r2, #45	; 0x2d
 80057b8:	212d      	movs	r1, #45	; 0x2d
 80057ba:	2015      	movs	r0, #21
 80057bc:	f000 fd70 	bl	80062a0 <ssd1306_display_char>
			ssd1306_display_num(28, 45, OLEDdata->LastCard[1], 3, 14);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	795b      	ldrb	r3, [r3, #5]
 80057c4:	461a      	mov	r2, r3
 80057c6:	230e      	movs	r3, #14
 80057c8:	9300      	str	r3, [sp, #0]
 80057ca:	2303      	movs	r3, #3
 80057cc:	212d      	movs	r1, #45	; 0x2d
 80057ce:	201c      	movs	r0, #28
 80057d0:	f000 fe0a 	bl	80063e8 <ssd1306_display_num>
			ssd1306_display_char(49, 45, '-', 14, 1);
 80057d4:	2301      	movs	r3, #1
 80057d6:	9300      	str	r3, [sp, #0]
 80057d8:	230e      	movs	r3, #14
 80057da:	222d      	movs	r2, #45	; 0x2d
 80057dc:	212d      	movs	r1, #45	; 0x2d
 80057de:	2031      	movs	r0, #49	; 0x31
 80057e0:	f000 fd5e 	bl	80062a0 <ssd1306_display_char>
			ssd1306_display_num(56, 45, OLEDdata->LastCard[2], 3, 14);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	799b      	ldrb	r3, [r3, #6]
 80057e8:	461a      	mov	r2, r3
 80057ea:	230e      	movs	r3, #14
 80057ec:	9300      	str	r3, [sp, #0]
 80057ee:	2303      	movs	r3, #3
 80057f0:	212d      	movs	r1, #45	; 0x2d
 80057f2:	2038      	movs	r0, #56	; 0x38
 80057f4:	f000 fdf8 	bl	80063e8 <ssd1306_display_num>
			ssd1306_display_char(77, 45, '-', 14, 1);
 80057f8:	2301      	movs	r3, #1
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	230e      	movs	r3, #14
 80057fe:	222d      	movs	r2, #45	; 0x2d
 8005800:	212d      	movs	r1, #45	; 0x2d
 8005802:	204d      	movs	r0, #77	; 0x4d
 8005804:	f000 fd4c 	bl	80062a0 <ssd1306_display_char>
			ssd1306_display_num(84, 45, OLEDdata->LastCard[3], 3, 14);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	79db      	ldrb	r3, [r3, #7]
 800580c:	461a      	mov	r2, r3
 800580e:	230e      	movs	r3, #14
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	2303      	movs	r3, #3
 8005814:	212d      	movs	r1, #45	; 0x2d
 8005816:	2054      	movs	r0, #84	; 0x54
 8005818:	f000 fde6 	bl	80063e8 <ssd1306_display_num>
			/*sector cardID*/
			ssd1306_display_num(0, 15, OLEDdata->LastSector[0], 3, 14);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	7a1b      	ldrb	r3, [r3, #8]
 8005820:	461a      	mov	r2, r3
 8005822:	230e      	movs	r3, #14
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	2303      	movs	r3, #3
 8005828:	210f      	movs	r1, #15
 800582a:	2000      	movs	r0, #0
 800582c:	f000 fddc 	bl	80063e8 <ssd1306_display_num>
			ssd1306_display_char(21, 15, '-', 14, 1);
 8005830:	2301      	movs	r3, #1
 8005832:	9300      	str	r3, [sp, #0]
 8005834:	230e      	movs	r3, #14
 8005836:	222d      	movs	r2, #45	; 0x2d
 8005838:	210f      	movs	r1, #15
 800583a:	2015      	movs	r0, #21
 800583c:	f000 fd30 	bl	80062a0 <ssd1306_display_char>
			ssd1306_display_num(28, 15, OLEDdata->LastSector[1], 3, 14);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	7a5b      	ldrb	r3, [r3, #9]
 8005844:	461a      	mov	r2, r3
 8005846:	230e      	movs	r3, #14
 8005848:	9300      	str	r3, [sp, #0]
 800584a:	2303      	movs	r3, #3
 800584c:	210f      	movs	r1, #15
 800584e:	201c      	movs	r0, #28
 8005850:	f000 fdca 	bl	80063e8 <ssd1306_display_num>
			ssd1306_display_char(49, 15, '-', 14, 1);
 8005854:	2301      	movs	r3, #1
 8005856:	9300      	str	r3, [sp, #0]
 8005858:	230e      	movs	r3, #14
 800585a:	222d      	movs	r2, #45	; 0x2d
 800585c:	210f      	movs	r1, #15
 800585e:	2031      	movs	r0, #49	; 0x31
 8005860:	f000 fd1e 	bl	80062a0 <ssd1306_display_char>
			ssd1306_display_num(56, 15, OLEDdata->LastSector[2], 3, 14);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	7a9b      	ldrb	r3, [r3, #10]
 8005868:	461a      	mov	r2, r3
 800586a:	230e      	movs	r3, #14
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	2303      	movs	r3, #3
 8005870:	210f      	movs	r1, #15
 8005872:	2038      	movs	r0, #56	; 0x38
 8005874:	f000 fdb8 	bl	80063e8 <ssd1306_display_num>
			ssd1306_display_char(77, 15, '-', 14, 1);
 8005878:	2301      	movs	r3, #1
 800587a:	9300      	str	r3, [sp, #0]
 800587c:	230e      	movs	r3, #14
 800587e:	222d      	movs	r2, #45	; 0x2d
 8005880:	210f      	movs	r1, #15
 8005882:	204d      	movs	r0, #77	; 0x4d
 8005884:	f000 fd0c 	bl	80062a0 <ssd1306_display_char>
			ssd1306_display_num(84, 15, OLEDdata->LastSector[3], 3, 14);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	7adb      	ldrb	r3, [r3, #11]
 800588c:	461a      	mov	r2, r3
 800588e:	230e      	movs	r3, #14
 8005890:	9300      	str	r3, [sp, #0]
 8005892:	2303      	movs	r3, #3
 8005894:	210f      	movs	r1, #15
 8005896:	2054      	movs	r0, #84	; 0x54
 8005898:	f000 fda6 	bl	80063e8 <ssd1306_display_num>
			/*Refresh OLED screen */
			ssd1306_refresh_gram();
 800589c:	f000 fc3a 	bl	8006114 <ssd1306_refresh_gram>
			break;
 80058a0:	e0ff      	b.n	8005aa2 <OLED_GIU+0x332>
					break;
		case eDisplayStatus:

					break;
		case eDisplayVoltageAndTemp:
			asm("nop");
 80058a2:	bf00      	nop
			float V25 = 0.76; // [Volts]
 80058a4:	4b84      	ldr	r3, [pc, #528]	; (8005ab8 <OLED_GIU+0x348>)
 80058a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			float Avg_slope = 0.0025; //[Volts/degree]
 80058aa:	4b84      	ldr	r3, [pc, #528]	; (8005abc <OLED_GIU+0x34c>)
 80058ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
			float SupplyVoltage = 3.3; // [Volts]
 80058b0:	4b83      	ldr	r3, [pc, #524]	; (8005ac0 <OLED_GIU+0x350>)
 80058b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			float ADCResolution = 4095.0;
 80058b6:	4b83      	ldr	r3, [pc, #524]	; (8005ac4 <OLED_GIU+0x354>)
 80058b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			char clearData[120] = {' '};
 80058bc:	f107 030c 	add.w	r3, r7, #12
 80058c0:	2278      	movs	r2, #120	; 0x78
 80058c2:	2100      	movs	r1, #0
 80058c4:	4618      	mov	r0, r3
 80058c6:	f003 fd20 	bl	800930a <memset>
 80058ca:	2320      	movs	r3, #32
 80058cc:	733b      	strb	r3, [r7, #12]
			char data[20] = { 0 };
 80058ce:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80058d2:	2200      	movs	r2, #0
 80058d4:	601a      	str	r2, [r3, #0]
 80058d6:	605a      	str	r2, [r3, #4]
 80058d8:	609a      	str	r2, [r3, #8]
 80058da:	60da      	str	r2, [r3, #12]
 80058dc:	611a      	str	r2, [r3, #16]

			Vsense = (SupplyVoltage * OLEDdata->ADC_valueTemp) / ADCResolution; // Przeliczenie wartosci zmierzonej na napiecie
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	885b      	ldrh	r3, [r3, #2]
 80058e2:	ee07 3a90 	vmov	s15, r3
 80058e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80058ea:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80058ee:	ee67 6a27 	vmul.f32	s13, s14, s15
 80058f2:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 80058f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058fa:	4b73      	ldr	r3, [pc, #460]	; (8005ac8 <OLED_GIU+0x358>)
 80058fc:	edc3 7a00 	vstr	s15, [r3]
			Temperature = ((Vsense - V25) / Avg_slope) + 25; // Obliczenie temperatury
 8005900:	4b71      	ldr	r3, [pc, #452]	; (8005ac8 <OLED_GIU+0x358>)
 8005902:	ed93 7a00 	vldr	s14, [r3]
 8005906:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800590a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800590e:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8005912:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005916:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800591a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800591e:	ee17 0a90 	vmov	r0, s15
 8005922:	f7fa fe19 	bl	8000558 <__aeabi_f2d>
 8005926:	4603      	mov	r3, r0
 8005928:	460c      	mov	r4, r1
 800592a:	4a68      	ldr	r2, [pc, #416]	; (8005acc <OLED_GIU+0x35c>)
 800592c:	e882 0018 	stmia.w	r2, {r3, r4}

			float tmpVal = OLEDdata->ADC_valueVoltage * (SupplyVoltage/ADCResolution) * 4.27;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	881b      	ldrh	r3, [r3, #0]
 8005934:	ee07 3a90 	vmov	s15, r3
 8005938:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800593c:	ed97 6a2b 	vldr	s12, [r7, #172]	; 0xac
 8005940:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8005944:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8005948:	ee67 7a27 	vmul.f32	s15, s14, s15
 800594c:	ee17 0a90 	vmov	r0, s15
 8005950:	f7fa fe02 	bl	8000558 <__aeabi_f2d>
 8005954:	a356      	add	r3, pc, #344	; (adr r3, 8005ab0 <OLED_GIU+0x340>)
 8005956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800595a:	f7fa fe51 	bl	8000600 <__aeabi_dmul>
 800595e:	4603      	mov	r3, r0
 8005960:	460c      	mov	r4, r1
 8005962:	4618      	mov	r0, r3
 8005964:	4621      	mov	r1, r4
 8005966:	f7fb f92d 	bl	8000bc4 <__aeabi_d2f>
 800596a:	4603      	mov	r3, r0
 800596c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			int tmpInt1 = BatteryVoltage = tmpVal;
 8005970:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8005974:	4b56      	ldr	r3, [pc, #344]	; (8005ad0 <OLED_GIU+0x360>)
 8005976:	edc3 7a00 	vstr	s15, [r3]
 800597a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800597e:	ee17 3a90 	vmov	r3, s15
 8005982:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			float tmpFrac = tmpVal - tmpInt1;
 8005986:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800598a:	ee07 3a90 	vmov	s15, r3
 800598e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005992:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8005996:	ee77 7a67 	vsub.f32	s15, s14, s15
 800599a:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
			int tmpInt2 = trunc(tmpFrac * 10);
 800599e:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80059a2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80059a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059aa:	ee17 0a90 	vmov	r0, s15
 80059ae:	f7fa fdd3 	bl	8000558 <__aeabi_f2d>
 80059b2:	4603      	mov	r3, r0
 80059b4:	460c      	mov	r4, r1
 80059b6:	ec44 3b10 	vmov	d0, r3, r4
 80059ba:	f004 fe13 	bl	800a5e4 <trunc>
 80059be:	ec54 3b10 	vmov	r3, r4, d0
 80059c2:	4618      	mov	r0, r3
 80059c4:	4621      	mov	r1, r4
 80059c6:	f7fb f8b5 	bl	8000b34 <__aeabi_d2iz>
 80059ca:	4603      	mov	r3, r0
 80059cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

//			ssd1306_clear_screen(0x00);
			sprintf((char*) data, "%d.%dV", tmpInt1, tmpInt2);
 80059d0:	f107 0084 	add.w	r0, r7, #132	; 0x84
 80059d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80059d8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80059dc:	493d      	ldr	r1, [pc, #244]	; (8005ad4 <OLED_GIU+0x364>)
 80059de:	f003 fde9 	bl	80095b4 <siprintf>
			ssd1306_display_string(0, 0, (uint8_t*) (char*) clearData, 14, 1);
 80059e2:	f107 020c 	add.w	r2, r7, #12
 80059e6:	2301      	movs	r3, #1
 80059e8:	9300      	str	r3, [sp, #0]
 80059ea:	230e      	movs	r3, #14
 80059ec:	2100      	movs	r1, #0
 80059ee:	2000      	movs	r0, #0
 80059f0:	f000 fd68 	bl	80064c4 <ssd1306_display_string>
			ssd1306_refresh_gram();
 80059f4:	f000 fb8e 	bl	8006114 <ssd1306_refresh_gram>
			ssd1306_display_string(0, 0, (uint8_t*) (char*) data, 14, 1);
 80059f8:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80059fc:	2301      	movs	r3, #1
 80059fe:	9300      	str	r3, [sp, #0]
 8005a00:	230e      	movs	r3, #14
 8005a02:	2100      	movs	r1, #0
 8005a04:	2000      	movs	r0, #0
 8005a06:	f000 fd5d 	bl	80064c4 <ssd1306_display_string>

			 tmpVal = Temperature;
 8005a0a:	4b30      	ldr	r3, [pc, #192]	; (8005acc <OLED_GIU+0x35c>)
 8005a0c:	cb18      	ldmia	r3, {r3, r4}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	4621      	mov	r1, r4
 8005a12:	f7fb f8d7 	bl	8000bc4 <__aeabi_d2f>
 8005a16:	4603      	mov	r3, r0
 8005a18:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			 tmpInt1 = tmpVal;
 8005a1c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8005a20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a24:	ee17 3a90 	vmov	r3, s15
 8005a28:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			 tmpFrac = tmpVal - tmpInt1;
 8005a2c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005a30:	ee07 3a90 	vmov	s15, r3
 8005a34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a38:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8005a3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a40:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
			 tmpInt2 = trunc(tmpFrac * 10);
 8005a44:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8005a48:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8005a4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a50:	ee17 0a90 	vmov	r0, s15
 8005a54:	f7fa fd80 	bl	8000558 <__aeabi_f2d>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	460c      	mov	r4, r1
 8005a5c:	ec44 3b10 	vmov	d0, r3, r4
 8005a60:	f004 fdc0 	bl	800a5e4 <trunc>
 8005a64:	ec54 3b10 	vmov	r3, r4, d0
 8005a68:	4618      	mov	r0, r3
 8005a6a:	4621      	mov	r1, r4
 8005a6c:	f7fb f862 	bl	8000b34 <__aeabi_d2iz>
 8005a70:	4603      	mov	r3, r0
 8005a72:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			sprintf((char*) data, "%d.%dC", tmpInt1, tmpInt2);
 8005a76:	f107 0084 	add.w	r0, r7, #132	; 0x84
 8005a7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005a7e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8005a82:	4915      	ldr	r1, [pc, #84]	; (8005ad8 <OLED_GIU+0x368>)
 8005a84:	f003 fd96 	bl	80095b4 <siprintf>
			ssd1306_display_string(50, 0, (uint8_t*) (char*) data, 14, 1);
 8005a88:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	9300      	str	r3, [sp, #0]
 8005a90:	230e      	movs	r3, #14
 8005a92:	2100      	movs	r1, #0
 8005a94:	2032      	movs	r0, #50	; 0x32
 8005a96:	f000 fd15 	bl	80064c4 <ssd1306_display_string>
			ssd1306_refresh_gram();
 8005a9a:	f000 fb3b 	bl	8006114 <ssd1306_refresh_gram>
					break;
 8005a9e:	e000      	b.n	8005aa2 <OLED_GIU+0x332>
		default:
			break;
 8005aa0:	bf00      	nop
	}
}
 8005aa2:	bf00      	nop
 8005aa4:	37bc      	adds	r7, #188	; 0xbc
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd90      	pop	{r4, r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	f3af 8000 	nop.w
 8005ab0:	e147ae14 	.word	0xe147ae14
 8005ab4:	4011147a 	.word	0x4011147a
 8005ab8:	3f428f5c 	.word	0x3f428f5c
 8005abc:	3b23d70a 	.word	0x3b23d70a
 8005ac0:	40533333 	.word	0x40533333
 8005ac4:	457ff000 	.word	0x457ff000
 8005ac8:	20000528 	.word	0x20000528
 8005acc:	200004d8 	.word	0x200004d8
 8005ad0:	2000052c 	.word	0x2000052c
 8005ad4:	0800a668 	.word	0x0800a668
 8005ad8:	0800a670 	.word	0x0800a670

08005adc <MFRC552_preinit>:
#include "main.h"

extern SPI_HandleTypeDef hspi4; /* extern hspi4 is in spi.h file */
extern SPI_HandleTypeDef hspi5; /* extern hspi5 is in spi.h file */

void MFRC552_preinit(RFID_type_def* rfid1,RFID_type_def* rfid2) {
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b082      	sub	sp, #8
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
	rfid1->CS_GPIO = RFID1_CS_GPIO_Port;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a15      	ldr	r2, [pc, #84]	; (8005b40 <MFRC552_preinit+0x64>)
 8005aea:	601a      	str	r2, [r3, #0]
	rfid1->CS_PIN = RFID1_CS_Pin;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2208      	movs	r2, #8
 8005af0:	809a      	strh	r2, [r3, #4]
	rfid1->RESET_GPIO = RFID1_RST_GPIO_Port;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a12      	ldr	r2, [pc, #72]	; (8005b40 <MFRC552_preinit+0x64>)
 8005af6:	609a      	str	r2, [r3, #8]
	rfid1->RESET_PIN = RFID1_RST_Pin;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2210      	movs	r2, #16
 8005afc:	819a      	strh	r2, [r3, #12]
	rfid1->SPI_RFID = hspi4;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a10      	ldr	r2, [pc, #64]	; (8005b44 <MFRC552_preinit+0x68>)
 8005b02:	3310      	adds	r3, #16
 8005b04:	4611      	mov	r1, r2
 8005b06:	2258      	movs	r2, #88	; 0x58
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f003 fbf3 	bl	80092f4 <memcpy>

	rfid2->CS_GPIO = RFID2_CS_GPIO_Port;
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	4a0d      	ldr	r2, [pc, #52]	; (8005b48 <MFRC552_preinit+0x6c>)
 8005b12:	601a      	str	r2, [r3, #0]
	rfid2->CS_PIN = RFID2_CS_Pin;
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	2240      	movs	r2, #64	; 0x40
 8005b18:	809a      	strh	r2, [r3, #4]
	rfid2->RESET_GPIO = RFID2_RST_GPIO_Port;
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	4a0a      	ldr	r2, [pc, #40]	; (8005b48 <MFRC552_preinit+0x6c>)
 8005b1e:	609a      	str	r2, [r3, #8]
	rfid2->RESET_PIN = RFID2_RST_Pin;
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005b26:	819a      	strh	r2, [r3, #12]
	rfid2->SPI_RFID = hspi5;
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	4a08      	ldr	r2, [pc, #32]	; (8005b4c <MFRC552_preinit+0x70>)
 8005b2c:	3310      	adds	r3, #16
 8005b2e:	4611      	mov	r1, r2
 8005b30:	2258      	movs	r2, #88	; 0x58
 8005b32:	4618      	mov	r0, r3
 8005b34:	f003 fbde 	bl	80092f4 <memcpy>
}
 8005b38:	bf00      	nop
 8005b3a:	3708      	adds	r7, #8
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	40021000 	.word	0x40021000
 8005b44:	20000bd8 	.word	0x20000bd8
 8005b48:	40021400 	.word	0x40021400
 8005b4c:	20000b28 	.word	0x20000b28

08005b50 <MFRC522_CS_RESET>:

void MFRC522_CS_RESET() {
 8005b50:	b580      	push	{r7, lr}
 8005b52:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(RFID1_CS_GPIO_Port, RFID1_CS_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(SPI_use_instance->CS_GPIO, SPI_use_instance->CS_PIN,
 8005b54:	4b05      	ldr	r3, [pc, #20]	; (8005b6c <MFRC522_CS_RESET+0x1c>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	6818      	ldr	r0, [r3, #0]
 8005b5a:	4b04      	ldr	r3, [pc, #16]	; (8005b6c <MFRC522_CS_RESET+0x1c>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	889b      	ldrh	r3, [r3, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	4619      	mov	r1, r3
 8005b64:	f7fc faea 	bl	800213c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
}
 8005b68:	bf00      	nop
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	20000540 	.word	0x20000540

08005b70 <MFRC522_CS_SET>:

void MFRC522_CS_SET() {
 8005b70:	b580      	push	{r7, lr}
 8005b72:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(RFID1_CS_GPIO_Port, RFID1_CS_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(SPI_use_instance->CS_GPIO, SPI_use_instance->CS_PIN,
 8005b74:	4b05      	ldr	r3, [pc, #20]	; (8005b8c <MFRC522_CS_SET+0x1c>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	6818      	ldr	r0, [r3, #0]
 8005b7a:	4b04      	ldr	r3, [pc, #16]	; (8005b8c <MFRC522_CS_SET+0x1c>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	889b      	ldrh	r3, [r3, #4]
 8005b80:	2201      	movs	r2, #1
 8005b82:	4619      	mov	r1, r3
 8005b84:	f7fc fada 	bl	800213c <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

}
 8005b88:	bf00      	nop
 8005b8a:	bd80      	pop	{r7, pc}
 8005b8c:	20000540 	.word	0x20000540

08005b90 <SPI1SendByte>:

uint8_t SPI1SendByte(uint8_t data) {
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b086      	sub	sp, #24
 8005b94:	af02      	add	r7, sp, #8
 8005b96:	4603      	mov	r3, r0
 8005b98:	71fb      	strb	r3, [r7, #7]
	unsigned char writeCommand[1];
	unsigned char readValue[1];

	writeCommand[0] = data;
 8005b9a:	79fb      	ldrb	r3, [r7, #7]
 8005b9c:	733b      	strb	r3, [r7, #12]
//	HAL_SPI_TransmitReceive(&hspi4, (uint8_t*) &writeCommand,
//			(uint8_t*) &readValue, 1, 10);
	HAL_SPI_TransmitReceive(&SPI_use_instance->SPI_RFID,
 8005b9e:	4b09      	ldr	r3, [pc, #36]	; (8005bc4 <SPI1SendByte+0x34>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f103 0010 	add.w	r0, r3, #16
 8005ba6:	f107 0208 	add.w	r2, r7, #8
 8005baa:	f107 010c 	add.w	r1, r7, #12
 8005bae:	230a      	movs	r3, #10
 8005bb0:	9300      	str	r3, [sp, #0]
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	f7fd f8e7 	bl	8002d86 <HAL_SPI_TransmitReceive>
			(uint8_t*) &writeCommand, (uint8_t*) &readValue, 1, 10);
	return readValue[0];
 8005bb8:	7a3b      	ldrb	r3, [r7, #8]
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3710      	adds	r7, #16
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
 8005bc2:	bf00      	nop
 8005bc4:	20000540 	.word	0x20000540

08005bc8 <SPI1_WriteReg>:

void SPI1_WriteReg(uint8_t address, uint8_t value) {
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b082      	sub	sp, #8
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	4603      	mov	r3, r0
 8005bd0:	460a      	mov	r2, r1
 8005bd2:	71fb      	strb	r3, [r7, #7]
 8005bd4:	4613      	mov	r3, r2
 8005bd6:	71bb      	strb	r3, [r7, #6]
	MFRC522_CS_RESET();
 8005bd8:	f7ff ffba 	bl	8005b50 <MFRC522_CS_RESET>
	SPI1SendByte(address);
 8005bdc:	79fb      	ldrb	r3, [r7, #7]
 8005bde:	4618      	mov	r0, r3
 8005be0:	f7ff ffd6 	bl	8005b90 <SPI1SendByte>
	SPI1SendByte(value);
 8005be4:	79bb      	ldrb	r3, [r7, #6]
 8005be6:	4618      	mov	r0, r3
 8005be8:	f7ff ffd2 	bl	8005b90 <SPI1SendByte>
	MFRC522_CS_SET();
 8005bec:	f7ff ffc0 	bl	8005b70 <MFRC522_CS_SET>
}
 8005bf0:	bf00      	nop
 8005bf2:	3708      	adds	r7, #8
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <SPI1_ReadReg>:

uint8_t SPI1_ReadReg(uint8_t address) {
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	4603      	mov	r3, r0
 8005c00:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	MFRC522_CS_RESET();
 8005c02:	f7ff ffa5 	bl	8005b50 <MFRC522_CS_RESET>
	SPI1SendByte(address);
 8005c06:	79fb      	ldrb	r3, [r7, #7]
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f7ff ffc1 	bl	8005b90 <SPI1SendByte>
	val = SPI1SendByte(0x00);
 8005c0e:	2000      	movs	r0, #0
 8005c10:	f7ff ffbe 	bl	8005b90 <SPI1SendByte>
 8005c14:	4603      	mov	r3, r0
 8005c16:	73fb      	strb	r3, [r7, #15]
	MFRC522_CS_SET();
 8005c18:	f7ff ffaa 	bl	8005b70 <MFRC522_CS_SET>
	return val;
 8005c1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3710      	adds	r7, #16
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}

08005c26 <MFRC522_WriteRegister>:

void MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 8005c26:	b580      	push	{r7, lr}
 8005c28:	b082      	sub	sp, #8
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	460a      	mov	r2, r1
 8005c30:	71fb      	strb	r3, [r7, #7]
 8005c32:	4613      	mov	r3, r2
 8005c34:	71bb      	strb	r3, [r7, #6]
	addr = (addr << 1) & 0x7E;						// Address format: 0XXXXXX0
 8005c36:	79fb      	ldrb	r3, [r7, #7]
 8005c38:	005b      	lsls	r3, r3, #1
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8005c40:	71fb      	strb	r3, [r7, #7]
	SPI1_WriteReg(addr, val);
 8005c42:	79ba      	ldrb	r2, [r7, #6]
 8005c44:	79fb      	ldrb	r3, [r7, #7]
 8005c46:	4611      	mov	r1, r2
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f7ff ffbd 	bl	8005bc8 <SPI1_WriteReg>
}
 8005c4e:	bf00      	nop
 8005c50:	3708      	adds	r7, #8
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}

08005c56 <MFRC522_ReadRegister>:

uint8_t MFRC522_ReadRegister(uint8_t addr) {
 8005c56:	b580      	push	{r7, lr}
 8005c58:	b084      	sub	sp, #16
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	addr = ((addr << 1) & 0x7E) | 0x80;
 8005c60:	79fb      	ldrb	r3, [r7, #7]
 8005c62:	005b      	lsls	r3, r3, #1
 8005c64:	b25b      	sxtb	r3, r3
 8005c66:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8005c6a:	b25b      	sxtb	r3, r3
 8005c6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005c70:	b25b      	sxtb	r3, r3
 8005c72:	71fb      	strb	r3, [r7, #7]
	val = SPI1_ReadReg(addr);
 8005c74:	79fb      	ldrb	r3, [r7, #7]
 8005c76:	4618      	mov	r0, r3
 8005c78:	f7ff ffbe 	bl	8005bf8 <SPI1_ReadReg>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	73fb      	strb	r3, [r7, #15]
	return val;
 8005c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3710      	adds	r7, #16
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}

08005c8a <MFRC522_Check>:

uint8_t MFRC522_Check(uint8_t* id) {
 8005c8a:	b580      	push	{r7, lr}
 8005c8c:	b084      	sub	sp, #16
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
	uint8_t status;
	status = MFRC522_Request(PICC_REQIDL, id);	// Find cards, return card type
 8005c92:	6879      	ldr	r1, [r7, #4]
 8005c94:	2026      	movs	r0, #38	; 0x26
 8005c96:	f000 f849 	bl	8005d2c <MFRC522_Request>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK)
 8005c9e:	7bfb      	ldrb	r3, [r7, #15]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d104      	bne.n	8005cae <MFRC522_Check+0x24>
		status = MFRC522_Anticoll(id); // Card detected. Anti-collision, return card serial number 4 bytes
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f000 f935 	bl	8005f14 <MFRC522_Anticoll>
 8005caa:	4603      	mov	r3, r0
 8005cac:	73fb      	strb	r3, [r7, #15]
	MFRC522_Halt();								// Command card into hibernation
 8005cae:	f000 f9f8 	bl	80060a2 <MFRC522_Halt>
	return status;
 8005cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	3710      	adds	r7, #16
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}

08005cbc <MFRC522_SetBitMask>:
			return MI_ERR;
	}
	return MI_OK;
}

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b082      	sub	sp, #8
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	460a      	mov	r2, r1
 8005cc6:	71fb      	strb	r3, [r7, #7]
 8005cc8:	4613      	mov	r3, r2
 8005cca:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 8005ccc:	79fb      	ldrb	r3, [r7, #7]
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f7ff ffc1 	bl	8005c56 <MFRC522_ReadRegister>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	461a      	mov	r2, r3
 8005cd8:	79bb      	ldrb	r3, [r7, #6]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	b2da      	uxtb	r2, r3
 8005cde:	79fb      	ldrb	r3, [r7, #7]
 8005ce0:	4611      	mov	r1, r2
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f7ff ff9f 	bl	8005c26 <MFRC522_WriteRegister>
}
 8005ce8:	bf00      	nop
 8005cea:	3708      	adds	r7, #8
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask) {
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b082      	sub	sp, #8
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	460a      	mov	r2, r1
 8005cfa:	71fb      	strb	r3, [r7, #7]
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 8005d00:	79fb      	ldrb	r3, [r7, #7]
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7ff ffa7 	bl	8005c56 <MFRC522_ReadRegister>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	b25a      	sxtb	r2, r3
 8005d0c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005d10:	43db      	mvns	r3, r3
 8005d12:	b25b      	sxtb	r3, r3
 8005d14:	4013      	ands	r3, r2
 8005d16:	b25b      	sxtb	r3, r3
 8005d18:	b2da      	uxtb	r2, r3
 8005d1a:	79fb      	ldrb	r3, [r7, #7]
 8005d1c:	4611      	mov	r1, r2
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f7ff ff81 	bl	8005c26 <MFRC522_WriteRegister>
}
 8005d24:	bf00      	nop
 8005d26:	3708      	adds	r7, #8
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <MFRC522_Request>:

uint8_t MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b086      	sub	sp, #24
 8005d30:	af02      	add	r7, sp, #8
 8005d32:	4603      	mov	r3, r0
 8005d34:	6039      	str	r1, [r7, #0]
 8005d36:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	uint16_t backBits;								// The received data bits

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);// TxLastBists = BitFramingReg[2..0]
 8005d38:	2107      	movs	r1, #7
 8005d3a:	200d      	movs	r0, #13
 8005d3c:	f7ff ff73 	bl	8005c26 <MFRC522_WriteRegister>
	TagType[0] = reqMode;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	79fa      	ldrb	r2, [r7, #7]
 8005d44:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8005d46:	f107 030c 	add.w	r3, r7, #12
 8005d4a:	9300      	str	r3, [sp, #0]
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	6839      	ldr	r1, [r7, #0]
 8005d52:	200c      	movs	r0, #12
 8005d54:	f000 f80f 	bl	8005d76 <MFRC522_ToCard>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	73fb      	strb	r3, [r7, #15]
	if ((status != MI_OK) || (backBits != 0x10))
 8005d5c:	7bfb      	ldrb	r3, [r7, #15]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d102      	bne.n	8005d68 <MFRC522_Request+0x3c>
 8005d62:	89bb      	ldrh	r3, [r7, #12]
 8005d64:	2b10      	cmp	r3, #16
 8005d66:	d001      	beq.n	8005d6c <MFRC522_Request+0x40>
		status = MI_ERR;
 8005d68:	2302      	movs	r3, #2
 8005d6a:	73fb      	strb	r3, [r7, #15]
	return status;
 8005d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3710      	adds	r7, #16
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}

08005d76 <MFRC522_ToCard>:

uint8_t MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen,
		uint8_t* backData, uint16_t* backLen) {
 8005d76:	b590      	push	{r4, r7, lr}
 8005d78:	b087      	sub	sp, #28
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	60b9      	str	r1, [r7, #8]
 8005d7e:	607b      	str	r3, [r7, #4]
 8005d80:	4603      	mov	r3, r0
 8005d82:	73fb      	strb	r3, [r7, #15]
 8005d84:	4613      	mov	r3, r2
 8005d86:	73bb      	strb	r3, [r7, #14]
	uint8_t status = MI_ERR;
 8005d88:	2302      	movs	r3, #2
 8005d8a:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8005d90:	2300      	movs	r3, #0
 8005d92:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 8005d94:	7bfb      	ldrb	r3, [r7, #15]
 8005d96:	2b0c      	cmp	r3, #12
 8005d98:	d007      	beq.n	8005daa <MFRC522_ToCard+0x34>
 8005d9a:	2b0e      	cmp	r3, #14
 8005d9c:	d000      	beq.n	8005da0 <MFRC522_ToCard+0x2a>
		irqEn = 0x77;
		waitIRq = 0x30;
		break;
	}
	default:
		break;
 8005d9e:	e009      	b.n	8005db4 <MFRC522_ToCard+0x3e>
		irqEn = 0x12;
 8005da0:	2312      	movs	r3, #18
 8005da2:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x10;
 8005da4:	2310      	movs	r3, #16
 8005da6:	757b      	strb	r3, [r7, #21]
		break;
 8005da8:	e004      	b.n	8005db4 <MFRC522_ToCard+0x3e>
		irqEn = 0x77;
 8005daa:	2377      	movs	r3, #119	; 0x77
 8005dac:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x30;
 8005dae:	2330      	movs	r3, #48	; 0x30
 8005db0:	757b      	strb	r3, [r7, #21]
		break;
 8005db2:	bf00      	nop
	}

	MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 8005db4:	7dbb      	ldrb	r3, [r7, #22]
 8005db6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005dba:	b2db      	uxtb	r3, r3
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	2002      	movs	r0, #2
 8005dc0:	f7ff ff31 	bl	8005c26 <MFRC522_WriteRegister>
	MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 8005dc4:	2180      	movs	r1, #128	; 0x80
 8005dc6:	2004      	movs	r0, #4
 8005dc8:	f7ff ff92 	bl	8005cf0 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 8005dcc:	2180      	movs	r1, #128	; 0x80
 8005dce:	200a      	movs	r0, #10
 8005dd0:	f7ff ff74 	bl	8005cbc <MFRC522_SetBitMask>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);
 8005dd4:	2100      	movs	r1, #0
 8005dd6:	2001      	movs	r0, #1
 8005dd8:	f7ff ff25 	bl	8005c26 <MFRC522_WriteRegister>

	// Writing data to the FIFO
	for (i = 0; i < sendLen; i++)
 8005ddc:	2300      	movs	r3, #0
 8005dde:	827b      	strh	r3, [r7, #18]
 8005de0:	e00a      	b.n	8005df8 <MFRC522_ToCard+0x82>
		MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 8005de2:	8a7b      	ldrh	r3, [r7, #18]
 8005de4:	68ba      	ldr	r2, [r7, #8]
 8005de6:	4413      	add	r3, r2
 8005de8:	781b      	ldrb	r3, [r3, #0]
 8005dea:	4619      	mov	r1, r3
 8005dec:	2009      	movs	r0, #9
 8005dee:	f7ff ff1a 	bl	8005c26 <MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++)
 8005df2:	8a7b      	ldrh	r3, [r7, #18]
 8005df4:	3301      	adds	r3, #1
 8005df6:	827b      	strh	r3, [r7, #18]
 8005df8:	7bbb      	ldrb	r3, [r7, #14]
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	8a7a      	ldrh	r2, [r7, #18]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d3ef      	bcc.n	8005de2 <MFRC522_ToCard+0x6c>

	// Execute the command
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 8005e02:	7bfb      	ldrb	r3, [r7, #15]
 8005e04:	4619      	mov	r1, r3
 8005e06:	2001      	movs	r0, #1
 8005e08:	f7ff ff0d 	bl	8005c26 <MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE)
 8005e0c:	7bfb      	ldrb	r3, [r7, #15]
 8005e0e:	2b0c      	cmp	r3, #12
 8005e10:	d103      	bne.n	8005e1a <MFRC522_ToCard+0xa4>
		MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);// StartSend=1,transmission of data starts
 8005e12:	2180      	movs	r1, #128	; 0x80
 8005e14:	200d      	movs	r0, #13
 8005e16:	f7ff ff51 	bl	8005cbc <MFRC522_SetBitMask>

	// Waiting to receive data to complete
	i = 2000; // i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 8005e1a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8005e1e:	827b      	strh	r3, [r7, #18]
	do {
		// CommIrqReg[7..0]
		// Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 8005e20:	2004      	movs	r0, #4
 8005e22:	f7ff ff18 	bl	8005c56 <MFRC522_ReadRegister>
 8005e26:	4603      	mov	r3, r0
 8005e28:	753b      	strb	r3, [r7, #20]
		i--;
 8005e2a:	8a7b      	ldrh	r3, [r7, #18]
 8005e2c:	3b01      	subs	r3, #1
 8005e2e:	827b      	strh	r3, [r7, #18]
	} while ((i != 0) && !(n & 0x01) && !(n & waitIRq));
 8005e30:	8a7b      	ldrh	r3, [r7, #18]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d00a      	beq.n	8005e4c <MFRC522_ToCard+0xd6>
 8005e36:	7d3b      	ldrb	r3, [r7, #20]
 8005e38:	f003 0301 	and.w	r3, r3, #1
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d105      	bne.n	8005e4c <MFRC522_ToCard+0xd6>
 8005e40:	7d3a      	ldrb	r2, [r7, #20]
 8005e42:	7d7b      	ldrb	r3, [r7, #21]
 8005e44:	4013      	ands	r3, r2
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d0e9      	beq.n	8005e20 <MFRC522_ToCard+0xaa>

	MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		// StartSend=0
 8005e4c:	2180      	movs	r1, #128	; 0x80
 8005e4e:	200d      	movs	r0, #13
 8005e50:	f7ff ff4e 	bl	8005cf0 <MFRC522_ClearBitMask>

	if (i != 0) {
 8005e54:	8a7b      	ldrh	r3, [r7, #18]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d057      	beq.n	8005f0a <MFRC522_ToCard+0x194>
		if (!(MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 8005e5a:	2006      	movs	r0, #6
 8005e5c:	f7ff fefb 	bl	8005c56 <MFRC522_ReadRegister>
 8005e60:	4603      	mov	r3, r0
 8005e62:	f003 031b 	and.w	r3, r3, #27
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d14d      	bne.n	8005f06 <MFRC522_ToCard+0x190>
			status = MI_OK;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01)
 8005e6e:	7d3a      	ldrb	r2, [r7, #20]
 8005e70:	7dbb      	ldrb	r3, [r7, #22]
 8005e72:	4013      	ands	r3, r2
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	f003 0301 	and.w	r3, r3, #1
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d001      	beq.n	8005e82 <MFRC522_ToCard+0x10c>
				status = MI_NOTAGERR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	75fb      	strb	r3, [r7, #23]
			if (command == PCD_TRANSCEIVE) {
 8005e82:	7bfb      	ldrb	r3, [r7, #15]
 8005e84:	2b0c      	cmp	r3, #12
 8005e86:	d140      	bne.n	8005f0a <MFRC522_ToCard+0x194>
				n = MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 8005e88:	200a      	movs	r0, #10
 8005e8a:	f7ff fee4 	bl	8005c56 <MFRC522_ReadRegister>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	753b      	strb	r3, [r7, #20]
				lastBits = MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 8005e92:	200c      	movs	r0, #12
 8005e94:	f7ff fedf 	bl	8005c56 <MFRC522_ReadRegister>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	f003 0307 	and.w	r3, r3, #7
 8005e9e:	747b      	strb	r3, [r7, #17]
				if (lastBits)
 8005ea0:	7c7b      	ldrb	r3, [r7, #17]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d00b      	beq.n	8005ebe <MFRC522_ToCard+0x148>
					*backLen = (n - 1) * 8 + lastBits;
 8005ea6:	7d3b      	ldrb	r3, [r7, #20]
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	00db      	lsls	r3, r3, #3
 8005eae:	b29a      	uxth	r2, r3
 8005eb0:	7c7b      	ldrb	r3, [r7, #17]
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	4413      	add	r3, r2
 8005eb6:	b29a      	uxth	r2, r3
 8005eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eba:	801a      	strh	r2, [r3, #0]
 8005ebc:	e005      	b.n	8005eca <MFRC522_ToCard+0x154>
				else
					*backLen = n * 8;
 8005ebe:	7d3b      	ldrb	r3, [r7, #20]
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	00db      	lsls	r3, r3, #3
 8005ec4:	b29a      	uxth	r2, r3
 8005ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ec8:	801a      	strh	r2, [r3, #0]
				if (n == 0)
 8005eca:	7d3b      	ldrb	r3, [r7, #20]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d101      	bne.n	8005ed4 <MFRC522_ToCard+0x15e>
					n = 1;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	753b      	strb	r3, [r7, #20]
				if (n > MFRC522_MAX_LEN)
 8005ed4:	7d3b      	ldrb	r3, [r7, #20]
 8005ed6:	2b10      	cmp	r3, #16
 8005ed8:	d901      	bls.n	8005ede <MFRC522_ToCard+0x168>
					n = MFRC522_MAX_LEN;
 8005eda:	2310      	movs	r3, #16
 8005edc:	753b      	strb	r3, [r7, #20]
				for (i = 0; i < n; i++)
 8005ede:	2300      	movs	r3, #0
 8005ee0:	827b      	strh	r3, [r7, #18]
 8005ee2:	e00a      	b.n	8005efa <MFRC522_ToCard+0x184>
					backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);// Reading the received data in FIFO
 8005ee4:	8a7b      	ldrh	r3, [r7, #18]
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	18d4      	adds	r4, r2, r3
 8005eea:	2009      	movs	r0, #9
 8005eec:	f7ff feb3 	bl	8005c56 <MFRC522_ReadRegister>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++)
 8005ef4:	8a7b      	ldrh	r3, [r7, #18]
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	827b      	strh	r3, [r7, #18]
 8005efa:	7d3b      	ldrb	r3, [r7, #20]
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	8a7a      	ldrh	r2, [r7, #18]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d3ef      	bcc.n	8005ee4 <MFRC522_ToCard+0x16e>
 8005f04:	e001      	b.n	8005f0a <MFRC522_ToCard+0x194>
			}
		} else
			status = MI_ERR;
 8005f06:	2302      	movs	r3, #2
 8005f08:	75fb      	strb	r3, [r7, #23]
	}
	return status;
 8005f0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	371c      	adds	r7, #28
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd90      	pop	{r4, r7, pc}

08005f14 <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(uint8_t* serNum) {
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b086      	sub	sp, #24
 8005f18:	af02      	add	r7, sp, #8
 8005f1a:	6078      	str	r0, [r7, #4]
	uint8_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);// TxLastBists=BitFramingReg[2..0]
 8005f20:	2100      	movs	r1, #0
 8005f22:	200d      	movs	r0, #13
 8005f24:	f7ff fe7f 	bl	8005c26 <MFRC522_WriteRegister>
	serNum[0] = PICC_ANTICOLL;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2293      	movs	r2, #147	; 0x93
 8005f2c:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	3301      	adds	r3, #1
 8005f32:	2220      	movs	r2, #32
 8005f34:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8005f36:	f107 030a 	add.w	r3, r7, #10
 8005f3a:	9300      	str	r3, [sp, #0]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2202      	movs	r2, #2
 8005f40:	6879      	ldr	r1, [r7, #4]
 8005f42:	200c      	movs	r0, #12
 8005f44:	f7ff ff17 	bl	8005d76 <MFRC522_ToCard>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK) {
 8005f4c:	7bfb      	ldrb	r3, [r7, #15]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d118      	bne.n	8005f84 <MFRC522_Anticoll+0x70>
		// Check card serial number
		for (i = 0; i < 4; i++)
 8005f52:	2300      	movs	r3, #0
 8005f54:	73bb      	strb	r3, [r7, #14]
 8005f56:	e009      	b.n	8005f6c <MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 8005f58:	7bbb      	ldrb	r3, [r7, #14]
 8005f5a:	687a      	ldr	r2, [r7, #4]
 8005f5c:	4413      	add	r3, r2
 8005f5e:	781a      	ldrb	r2, [r3, #0]
 8005f60:	7b7b      	ldrb	r3, [r7, #13]
 8005f62:	4053      	eors	r3, r2
 8005f64:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++)
 8005f66:	7bbb      	ldrb	r3, [r7, #14]
 8005f68:	3301      	adds	r3, #1
 8005f6a:	73bb      	strb	r3, [r7, #14]
 8005f6c:	7bbb      	ldrb	r3, [r7, #14]
 8005f6e:	2b03      	cmp	r3, #3
 8005f70:	d9f2      	bls.n	8005f58 <MFRC522_Anticoll+0x44>
		if (serNumCheck != serNum[i])
 8005f72:	7bbb      	ldrb	r3, [r7, #14]
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	4413      	add	r3, r2
 8005f78:	781b      	ldrb	r3, [r3, #0]
 8005f7a:	7b7a      	ldrb	r2, [r7, #13]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d001      	beq.n	8005f84 <MFRC522_Anticoll+0x70>
			status = MI_ERR;
 8005f80:	2302      	movs	r3, #2
 8005f82:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 8005f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3710      	adds	r7, #16
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}

08005f8e <MFRC522_CalculateCRC>:

void MFRC522_CalculateCRC(uint8_t* pIndata, uint8_t len, uint8_t* pOutData) {
 8005f8e:	b590      	push	{r4, r7, lr}
 8005f90:	b087      	sub	sp, #28
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	60f8      	str	r0, [r7, #12]
 8005f96:	460b      	mov	r3, r1
 8005f98:	607a      	str	r2, [r7, #4]
 8005f9a:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);			// CRCIrq = 0
 8005f9c:	2104      	movs	r1, #4
 8005f9e:	2005      	movs	r0, #5
 8005fa0:	f7ff fea6 	bl	8005cf0 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);// Clear the FIFO pointer
 8005fa4:	2180      	movs	r1, #128	; 0x80
 8005fa6:	200a      	movs	r0, #10
 8005fa8:	f7ff fe88 	bl	8005cbc <MFRC522_SetBitMask>
	// Write_MFRC522(CommandReg, PCD_IDLE);

	// Writing data to the FIFO
	for (i = 0; i < len; i++)
 8005fac:	2300      	movs	r3, #0
 8005fae:	75fb      	strb	r3, [r7, #23]
 8005fb0:	e00a      	b.n	8005fc8 <MFRC522_CalculateCRC+0x3a>
		MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata + i));
 8005fb2:	7dfb      	ldrb	r3, [r7, #23]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	781b      	ldrb	r3, [r3, #0]
 8005fba:	4619      	mov	r1, r3
 8005fbc:	2009      	movs	r0, #9
 8005fbe:	f7ff fe32 	bl	8005c26 <MFRC522_WriteRegister>
	for (i = 0; i < len; i++)
 8005fc2:	7dfb      	ldrb	r3, [r7, #23]
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	75fb      	strb	r3, [r7, #23]
 8005fc8:	7dfa      	ldrb	r2, [r7, #23]
 8005fca:	7afb      	ldrb	r3, [r7, #11]
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d3f0      	bcc.n	8005fb2 <MFRC522_CalculateCRC+0x24>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 8005fd0:	2103      	movs	r1, #3
 8005fd2:	2001      	movs	r0, #1
 8005fd4:	f7ff fe27 	bl	8005c26 <MFRC522_WriteRegister>

	// Wait CRC calculation is complete
	i = 0xFF;
 8005fd8:	23ff      	movs	r3, #255	; 0xff
 8005fda:	75fb      	strb	r3, [r7, #23]
	do {
		n = MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 8005fdc:	2005      	movs	r0, #5
 8005fde:	f7ff fe3a 	bl	8005c56 <MFRC522_ReadRegister>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	75bb      	strb	r3, [r7, #22]
		i--;
 8005fe6:	7dfb      	ldrb	r3, [r7, #23]
 8005fe8:	3b01      	subs	r3, #1
 8005fea:	75fb      	strb	r3, [r7, #23]
	} while ((i != 0) && !(n & 0x04));							// CRCIrq = 1
 8005fec:	7dfb      	ldrb	r3, [r7, #23]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d004      	beq.n	8005ffc <MFRC522_CalculateCRC+0x6e>
 8005ff2:	7dbb      	ldrb	r3, [r7, #22]
 8005ff4:	f003 0304 	and.w	r3, r3, #4
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d0ef      	beq.n	8005fdc <MFRC522_CalculateCRC+0x4e>

	// Read CRC calculation result
	pOutData[0] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 8005ffc:	2022      	movs	r0, #34	; 0x22
 8005ffe:	f7ff fe2a 	bl	8005c56 <MFRC522_ReadRegister>
 8006002:	4603      	mov	r3, r0
 8006004:	461a      	mov	r2, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	701a      	strb	r2, [r3, #0]
	pOutData[1] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	1c5c      	adds	r4, r3, #1
 800600e:	2021      	movs	r0, #33	; 0x21
 8006010:	f7ff fe21 	bl	8005c56 <MFRC522_ReadRegister>
 8006014:	4603      	mov	r3, r0
 8006016:	7023      	strb	r3, [r4, #0]
}
 8006018:	bf00      	nop
 800601a:	371c      	adds	r7, #28
 800601c:	46bd      	mov	sp, r7
 800601e:	bd90      	pop	{r4, r7, pc}

08006020 <MFRC522_Init>:
			status = MI_ERR;
	}
	return status;
}

void MFRC522_Init(void) {
 8006020:	b580      	push	{r7, lr}
 8006022:	af00      	add	r7, sp, #0
	MFRC522_Reset();
 8006024:	f000 f820 	bl	8006068 <MFRC522_Reset>
	MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 8006028:	218d      	movs	r1, #141	; 0x8d
 800602a:	202a      	movs	r0, #42	; 0x2a
 800602c:	f7ff fdfb 	bl	8005c26 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 8006030:	213e      	movs	r1, #62	; 0x3e
 8006032:	202b      	movs	r0, #43	; 0x2b
 8006034:	f7ff fdf7 	bl	8005c26 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 30);
 8006038:	211e      	movs	r1, #30
 800603a:	202d      	movs	r0, #45	; 0x2d
 800603c:	f7ff fdf3 	bl	8005c26 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0);
 8006040:	2100      	movs	r1, #0
 8006042:	202c      	movs	r0, #44	; 0x2c
 8006044:	f7ff fdef 	bl	8005c26 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);
 8006048:	2170      	movs	r1, #112	; 0x70
 800604a:	2026      	movs	r0, #38	; 0x26
 800604c:	f7ff fdeb 	bl	8005c26 <MFRC522_WriteRegister>
	// 48dB gain
	MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 8006050:	2140      	movs	r1, #64	; 0x40
 8006052:	2015      	movs	r0, #21
 8006054:	f7ff fde7 	bl	8005c26 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_MODE, 0x3D);
 8006058:	213d      	movs	r1, #61	; 0x3d
 800605a:	2011      	movs	r0, #17
 800605c:	f7ff fde3 	bl	8005c26 <MFRC522_WriteRegister>
	MFRC522_AntennaOn();									// Open the antenna
 8006060:	f000 f80a 	bl	8006078 <MFRC522_AntennaOn>
}
 8006064:	bf00      	nop
 8006066:	bd80      	pop	{r7, pc}

08006068 <MFRC522_Reset>:

void MFRC522_Reset(void) {
 8006068:	b580      	push	{r7, lr}
 800606a:	af00      	add	r7, sp, #0
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 800606c:	210f      	movs	r1, #15
 800606e:	2001      	movs	r0, #1
 8006070:	f7ff fdd9 	bl	8005c26 <MFRC522_WriteRegister>
}
 8006074:	bf00      	nop
 8006076:	bd80      	pop	{r7, pc}

08006078 <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(void) {
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 800607e:	2014      	movs	r0, #20
 8006080:	f7ff fde9 	bl	8005c56 <MFRC522_ReadRegister>
 8006084:	4603      	mov	r3, r0
 8006086:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03))
 8006088:	79fb      	ldrb	r3, [r7, #7]
 800608a:	f003 0303 	and.w	r3, r3, #3
 800608e:	2b00      	cmp	r3, #0
 8006090:	d103      	bne.n	800609a <MFRC522_AntennaOn+0x22>
		MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 8006092:	2103      	movs	r1, #3
 8006094:	2014      	movs	r0, #20
 8006096:	f7ff fe11 	bl	8005cbc <MFRC522_SetBitMask>
}
 800609a:	bf00      	nop
 800609c:	3708      	adds	r7, #8
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}

080060a2 <MFRC522_Halt>:

void MFRC522_AntennaOff(void) {
	MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void MFRC522_Halt(void) {
 80060a2:	b580      	push	{r7, lr}
 80060a4:	b084      	sub	sp, #16
 80060a6:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
 80060a8:	2350      	movs	r3, #80	; 0x50
 80060aa:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 80060ac:	2300      	movs	r3, #0
 80060ae:	707b      	strb	r3, [r7, #1]
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 80060b0:	463b      	mov	r3, r7
 80060b2:	1c9a      	adds	r2, r3, #2
 80060b4:	463b      	mov	r3, r7
 80060b6:	2102      	movs	r1, #2
 80060b8:	4618      	mov	r0, r3
 80060ba:	f7ff ff68 	bl	8005f8e <MFRC522_CalculateCRC>
	MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 80060be:	463a      	mov	r2, r7
 80060c0:	4639      	mov	r1, r7
 80060c2:	1dbb      	adds	r3, r7, #6
 80060c4:	9300      	str	r3, [sp, #0]
 80060c6:	4613      	mov	r3, r2
 80060c8:	2204      	movs	r2, #4
 80060ca:	200c      	movs	r0, #12
 80060cc:	f7ff fe53 	bl	8005d76 <MFRC522_ToCard>
}
 80060d0:	bf00      	nop
 80060d2:	3708      	adds	r7, #8
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <ssd1306_write_byte>:
 * @param chCmd:
 *                           0: Writes to the command register
 *                           1: Writes to the display data ram
 * @retval None
 **/
static void ssd1306_write_byte(uint8_t chData, uint8_t chCmd) {
 80060d8:	b580      	push	{r7, lr}
 80060da:	b082      	sub	sp, #8
 80060dc:	af00      	add	r7, sp, #0
 80060de:	4603      	mov	r3, r0
 80060e0:	460a      	mov	r2, r1
 80060e2:	71fb      	strb	r3, [r7, #7]
 80060e4:	4613      	mov	r3, r2
 80060e6:	71bb      	strb	r3, [r7, #6]
#ifdef INTERFACE_4WIRE_SPI

	SSD1306_CS_CLR();
 80060e8:	f000 fb08 	bl	80066fc <SSD1306_CS_CLR>

	if (chCmd) {
 80060ec:	79bb      	ldrb	r3, [r7, #6]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d002      	beq.n	80060f8 <ssd1306_write_byte+0x20>
		SSD1306_DC_SET();
 80060f2:	f000 fb1b 	bl	800672c <SSD1306_DC_SET>
 80060f6:	e001      	b.n	80060fc <ssd1306_write_byte+0x24>
	} else {
		SSD1306_DC_CLR();
 80060f8:	f000 fb24 	bl	8006744 <SSD1306_DC_CLR>
	}
	SSD1306_WRITE_BYTE(chData);
 80060fc:	79fb      	ldrb	r3, [r7, #7]
 80060fe:	4618      	mov	r0, r3
 8006100:	f000 fb2c 	bl	800675c <SSD1306_WRITE_BYTE>

	SSD1306_DC_SET();
 8006104:	f000 fb12 	bl	800672c <SSD1306_DC_SET>
	SSD1306_CS_SET();
 8006108:	f000 faec 	bl	80066e4 <SSD1306_CS_SET>
	iic_wait_for_ack();

	iic_stop();

#endif
}
 800610c:	bf00      	nop
 800610e:	3708      	adds	r7, #8
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}

08006114 <ssd1306_refresh_gram>:
 * @param  None
 *
 * @retval  None
 **/

void ssd1306_refresh_gram(void) {
 8006114:	b580      	push	{r7, lr}
 8006116:	b082      	sub	sp, #8
 8006118:	af00      	add	r7, sp, #0
	uint8_t i, j;

	for (i = 0; i < 8; i++) {
 800611a:	2300      	movs	r3, #0
 800611c:	71fb      	strb	r3, [r7, #7]
 800611e:	e026      	b.n	800616e <ssd1306_refresh_gram+0x5a>
		ssd1306_write_byte(0xB0 + i, SSD1306_CMD);
 8006120:	79fb      	ldrb	r3, [r7, #7]
 8006122:	3b50      	subs	r3, #80	; 0x50
 8006124:	b2db      	uxtb	r3, r3
 8006126:	2100      	movs	r1, #0
 8006128:	4618      	mov	r0, r3
 800612a:	f7ff ffd5 	bl	80060d8 <ssd1306_write_byte>
		__SET_COL_START_ADDR()
 800612e:	2100      	movs	r1, #0
 8006130:	2002      	movs	r0, #2
 8006132:	f7ff ffd1 	bl	80060d8 <ssd1306_write_byte>
 8006136:	2100      	movs	r1, #0
 8006138:	2010      	movs	r0, #16
 800613a:	f7ff ffcd 	bl	80060d8 <ssd1306_write_byte>
		;
		for (j = 0; j < 128; j++) {
 800613e:	2300      	movs	r3, #0
 8006140:	71bb      	strb	r3, [r7, #6]
 8006142:	e00d      	b.n	8006160 <ssd1306_refresh_gram+0x4c>
			ssd1306_write_byte(s_chDispalyBuffer[j][i], SSD1306_DAT);
 8006144:	79ba      	ldrb	r2, [r7, #6]
 8006146:	79fb      	ldrb	r3, [r7, #7]
 8006148:	490c      	ldr	r1, [pc, #48]	; (800617c <ssd1306_refresh_gram+0x68>)
 800614a:	00d2      	lsls	r2, r2, #3
 800614c:	440a      	add	r2, r1
 800614e:	4413      	add	r3, r2
 8006150:	781b      	ldrb	r3, [r3, #0]
 8006152:	2101      	movs	r1, #1
 8006154:	4618      	mov	r0, r3
 8006156:	f7ff ffbf 	bl	80060d8 <ssd1306_write_byte>
		for (j = 0; j < 128; j++) {
 800615a:	79bb      	ldrb	r3, [r7, #6]
 800615c:	3301      	adds	r3, #1
 800615e:	71bb      	strb	r3, [r7, #6]
 8006160:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8006164:	2b00      	cmp	r3, #0
 8006166:	daed      	bge.n	8006144 <ssd1306_refresh_gram+0x30>
	for (i = 0; i < 8; i++) {
 8006168:	79fb      	ldrb	r3, [r7, #7]
 800616a:	3301      	adds	r3, #1
 800616c:	71fb      	strb	r3, [r7, #7]
 800616e:	79fb      	ldrb	r3, [r7, #7]
 8006170:	2b07      	cmp	r3, #7
 8006172:	d9d5      	bls.n	8006120 <ssd1306_refresh_gram+0xc>
		}
	}
}
 8006174:	bf00      	nop
 8006176:	3708      	adds	r7, #8
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}
 800617c:	200000ac 	.word	0x200000ac

08006180 <ssd1306_clear_screen>:
 * @param  None
 *
 * @retval  None
 **/

void ssd1306_clear_screen(uint8_t chFill) {
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	4603      	mov	r3, r0
 8006188:	71fb      	strb	r3, [r7, #7]
	uint8_t i, j;

	for (i = 0; i < 8; i++) {
 800618a:	2300      	movs	r3, #0
 800618c:	73fb      	strb	r3, [r7, #15]
 800618e:	e023      	b.n	80061d8 <ssd1306_clear_screen+0x58>
		ssd1306_write_byte(0xB0 + i, SSD1306_CMD);
 8006190:	7bfb      	ldrb	r3, [r7, #15]
 8006192:	3b50      	subs	r3, #80	; 0x50
 8006194:	b2db      	uxtb	r3, r3
 8006196:	2100      	movs	r1, #0
 8006198:	4618      	mov	r0, r3
 800619a:	f7ff ff9d 	bl	80060d8 <ssd1306_write_byte>
		__SET_COL_START_ADDR()
 800619e:	2100      	movs	r1, #0
 80061a0:	2002      	movs	r0, #2
 80061a2:	f7ff ff99 	bl	80060d8 <ssd1306_write_byte>
 80061a6:	2100      	movs	r1, #0
 80061a8:	2010      	movs	r0, #16
 80061aa:	f7ff ff95 	bl	80060d8 <ssd1306_write_byte>
		;
		for (j = 0; j < 128; j++) {
 80061ae:	2300      	movs	r3, #0
 80061b0:	73bb      	strb	r3, [r7, #14]
 80061b2:	e00a      	b.n	80061ca <ssd1306_clear_screen+0x4a>
			s_chDispalyBuffer[j][i] = chFill;
 80061b4:	7bba      	ldrb	r2, [r7, #14]
 80061b6:	7bfb      	ldrb	r3, [r7, #15]
 80061b8:	490c      	ldr	r1, [pc, #48]	; (80061ec <ssd1306_clear_screen+0x6c>)
 80061ba:	00d2      	lsls	r2, r2, #3
 80061bc:	440a      	add	r2, r1
 80061be:	4413      	add	r3, r2
 80061c0:	79fa      	ldrb	r2, [r7, #7]
 80061c2:	701a      	strb	r2, [r3, #0]
		for (j = 0; j < 128; j++) {
 80061c4:	7bbb      	ldrb	r3, [r7, #14]
 80061c6:	3301      	adds	r3, #1
 80061c8:	73bb      	strb	r3, [r7, #14]
 80061ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	daf0      	bge.n	80061b4 <ssd1306_clear_screen+0x34>
	for (i = 0; i < 8; i++) {
 80061d2:	7bfb      	ldrb	r3, [r7, #15]
 80061d4:	3301      	adds	r3, #1
 80061d6:	73fb      	strb	r3, [r7, #15]
 80061d8:	7bfb      	ldrb	r3, [r7, #15]
 80061da:	2b07      	cmp	r3, #7
 80061dc:	d9d8      	bls.n	8006190 <ssd1306_clear_screen+0x10>
		}
	}

	ssd1306_refresh_gram();
 80061de:	f7ff ff99 	bl	8006114 <ssd1306_refresh_gram>
}
 80061e2:	bf00      	nop
 80061e4:	3710      	adds	r7, #16
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}
 80061ea:	bf00      	nop
 80061ec:	200000ac 	.word	0x200000ac

080061f0 <ssd1306_draw_point>:
 * @param  chPoint: 0: the point turns off    1: the piont turns on
 *
 * @retval None
 **/

void ssd1306_draw_point(uint8_t chXpos, uint8_t chYpos, uint8_t chPoint) {
 80061f0:	b490      	push	{r4, r7}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	4603      	mov	r3, r0
 80061f8:	71fb      	strb	r3, [r7, #7]
 80061fa:	460b      	mov	r3, r1
 80061fc:	71bb      	strb	r3, [r7, #6]
 80061fe:	4613      	mov	r3, r2
 8006200:	717b      	strb	r3, [r7, #5]
	uint8_t chPos, chBx, chTemp = 0;
 8006202:	2300      	movs	r3, #0
 8006204:	73fb      	strb	r3, [r7, #15]

	if (chXpos > 127 || chYpos > 63) {
 8006206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800620a:	2b00      	cmp	r3, #0
 800620c:	db41      	blt.n	8006292 <ssd1306_draw_point+0xa2>
 800620e:	79bb      	ldrb	r3, [r7, #6]
 8006210:	2b3f      	cmp	r3, #63	; 0x3f
 8006212:	d83e      	bhi.n	8006292 <ssd1306_draw_point+0xa2>
		return;
	}
	chPos = 7 - chYpos / 8; // 
 8006214:	79bb      	ldrb	r3, [r7, #6]
 8006216:	08db      	lsrs	r3, r3, #3
 8006218:	b2db      	uxtb	r3, r3
 800621a:	f1c3 0307 	rsb	r3, r3, #7
 800621e:	73bb      	strb	r3, [r7, #14]
	chBx = chYpos % 8;
 8006220:	79bb      	ldrb	r3, [r7, #6]
 8006222:	f003 0307 	and.w	r3, r3, #7
 8006226:	737b      	strb	r3, [r7, #13]
	chTemp = 1 << (7 - chBx);
 8006228:	7b7b      	ldrb	r3, [r7, #13]
 800622a:	f1c3 0307 	rsb	r3, r3, #7
 800622e:	2201      	movs	r2, #1
 8006230:	fa02 f303 	lsl.w	r3, r2, r3
 8006234:	73fb      	strb	r3, [r7, #15]

	if (chPoint) {
 8006236:	797b      	ldrb	r3, [r7, #5]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d012      	beq.n	8006262 <ssd1306_draw_point+0x72>
		s_chDispalyBuffer[chXpos][chPos] |= chTemp;
 800623c:	79fa      	ldrb	r2, [r7, #7]
 800623e:	7bbb      	ldrb	r3, [r7, #14]
 8006240:	79f8      	ldrb	r0, [r7, #7]
 8006242:	7bb9      	ldrb	r1, [r7, #14]
 8006244:	4c15      	ldr	r4, [pc, #84]	; (800629c <ssd1306_draw_point+0xac>)
 8006246:	00c0      	lsls	r0, r0, #3
 8006248:	4420      	add	r0, r4
 800624a:	4401      	add	r1, r0
 800624c:	7808      	ldrb	r0, [r1, #0]
 800624e:	7bf9      	ldrb	r1, [r7, #15]
 8006250:	4301      	orrs	r1, r0
 8006252:	b2c8      	uxtb	r0, r1
 8006254:	4911      	ldr	r1, [pc, #68]	; (800629c <ssd1306_draw_point+0xac>)
 8006256:	00d2      	lsls	r2, r2, #3
 8006258:	440a      	add	r2, r1
 800625a:	4413      	add	r3, r2
 800625c:	4602      	mov	r2, r0
 800625e:	701a      	strb	r2, [r3, #0]
 8006260:	e018      	b.n	8006294 <ssd1306_draw_point+0xa4>

	} else {
		s_chDispalyBuffer[chXpos][chPos] &= ~chTemp;
 8006262:	79fa      	ldrb	r2, [r7, #7]
 8006264:	7bbb      	ldrb	r3, [r7, #14]
 8006266:	79f8      	ldrb	r0, [r7, #7]
 8006268:	7bb9      	ldrb	r1, [r7, #14]
 800626a:	4c0c      	ldr	r4, [pc, #48]	; (800629c <ssd1306_draw_point+0xac>)
 800626c:	00c0      	lsls	r0, r0, #3
 800626e:	4420      	add	r0, r4
 8006270:	4401      	add	r1, r0
 8006272:	7809      	ldrb	r1, [r1, #0]
 8006274:	b248      	sxtb	r0, r1
 8006276:	f997 100f 	ldrsb.w	r1, [r7, #15]
 800627a:	43c9      	mvns	r1, r1
 800627c:	b249      	sxtb	r1, r1
 800627e:	4001      	ands	r1, r0
 8006280:	b249      	sxtb	r1, r1
 8006282:	b2c8      	uxtb	r0, r1
 8006284:	4905      	ldr	r1, [pc, #20]	; (800629c <ssd1306_draw_point+0xac>)
 8006286:	00d2      	lsls	r2, r2, #3
 8006288:	440a      	add	r2, r1
 800628a:	4413      	add	r3, r2
 800628c:	4602      	mov	r2, r0
 800628e:	701a      	strb	r2, [r3, #0]
 8006290:	e000      	b.n	8006294 <ssd1306_draw_point+0xa4>
		return;
 8006292:	bf00      	nop
	}
}
 8006294:	3710      	adds	r7, #16
 8006296:	46bd      	mov	sp, r7
 8006298:	bc90      	pop	{r4, r7}
 800629a:	4770      	bx	lr
 800629c:	200000ac 	.word	0x200000ac

080062a0 <ssd1306_display_char>:
 * @param  chSize:
 * @param  chMode
 * @retval
 **/
void ssd1306_display_char(uint8_t chXpos, uint8_t chYpos, uint8_t chChr,
		uint8_t chSize, uint8_t chMode) {
 80062a0:	b590      	push	{r4, r7, lr}
 80062a2:	b085      	sub	sp, #20
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	4604      	mov	r4, r0
 80062a8:	4608      	mov	r0, r1
 80062aa:	4611      	mov	r1, r2
 80062ac:	461a      	mov	r2, r3
 80062ae:	4623      	mov	r3, r4
 80062b0:	71fb      	strb	r3, [r7, #7]
 80062b2:	4603      	mov	r3, r0
 80062b4:	71bb      	strb	r3, [r7, #6]
 80062b6:	460b      	mov	r3, r1
 80062b8:	717b      	strb	r3, [r7, #5]
 80062ba:	4613      	mov	r3, r2
 80062bc:	713b      	strb	r3, [r7, #4]
	uint8_t i, j;
	uint8_t chTemp, chYpos0 = chYpos;
 80062be:	79bb      	ldrb	r3, [r7, #6]
 80062c0:	733b      	strb	r3, [r7, #12]

	chChr = chChr - ' ';
 80062c2:	797b      	ldrb	r3, [r7, #5]
 80062c4:	3b20      	subs	r3, #32
 80062c6:	717b      	strb	r3, [r7, #5]
	for (i = 0; i < chSize; i++) {
 80062c8:	2300      	movs	r3, #0
 80062ca:	73fb      	strb	r3, [r7, #15]
 80062cc:	e064      	b.n	8006398 <ssd1306_display_char+0xf8>
		if (chSize == 12) {
 80062ce:	793b      	ldrb	r3, [r7, #4]
 80062d0:	2b0c      	cmp	r3, #12
 80062d2:	d11c      	bne.n	800630e <ssd1306_display_char+0x6e>
			if (chMode) {
 80062d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00b      	beq.n	80062f4 <ssd1306_display_char+0x54>
				chTemp = c_chFont1206[chChr][i];
 80062dc:	797a      	ldrb	r2, [r7, #5]
 80062de:	7bf9      	ldrb	r1, [r7, #15]
 80062e0:	4831      	ldr	r0, [pc, #196]	; (80063a8 <ssd1306_display_char+0x108>)
 80062e2:	4613      	mov	r3, r2
 80062e4:	005b      	lsls	r3, r3, #1
 80062e6:	4413      	add	r3, r2
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	4403      	add	r3, r0
 80062ec:	440b      	add	r3, r1
 80062ee:	781b      	ldrb	r3, [r3, #0]
 80062f0:	737b      	strb	r3, [r7, #13]
 80062f2:	e022      	b.n	800633a <ssd1306_display_char+0x9a>
			} else {
				chTemp = ~c_chFont1206[chChr][i];
 80062f4:	797a      	ldrb	r2, [r7, #5]
 80062f6:	7bf9      	ldrb	r1, [r7, #15]
 80062f8:	482b      	ldr	r0, [pc, #172]	; (80063a8 <ssd1306_display_char+0x108>)
 80062fa:	4613      	mov	r3, r2
 80062fc:	005b      	lsls	r3, r3, #1
 80062fe:	4413      	add	r3, r2
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	4403      	add	r3, r0
 8006304:	440b      	add	r3, r1
 8006306:	781b      	ldrb	r3, [r3, #0]
 8006308:	43db      	mvns	r3, r3
 800630a:	737b      	strb	r3, [r7, #13]
 800630c:	e015      	b.n	800633a <ssd1306_display_char+0x9a>
			}
		} else {
			if (chMode) {
 800630e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d008      	beq.n	8006328 <ssd1306_display_char+0x88>
				chTemp = c_chFont1608[chChr][i];
 8006316:	797a      	ldrb	r2, [r7, #5]
 8006318:	7bfb      	ldrb	r3, [r7, #15]
 800631a:	4924      	ldr	r1, [pc, #144]	; (80063ac <ssd1306_display_char+0x10c>)
 800631c:	0112      	lsls	r2, r2, #4
 800631e:	440a      	add	r2, r1
 8006320:	4413      	add	r3, r2
 8006322:	781b      	ldrb	r3, [r3, #0]
 8006324:	737b      	strb	r3, [r7, #13]
 8006326:	e008      	b.n	800633a <ssd1306_display_char+0x9a>
			} else {
				chTemp = ~c_chFont1608[chChr][i];
 8006328:	797a      	ldrb	r2, [r7, #5]
 800632a:	7bfb      	ldrb	r3, [r7, #15]
 800632c:	491f      	ldr	r1, [pc, #124]	; (80063ac <ssd1306_display_char+0x10c>)
 800632e:	0112      	lsls	r2, r2, #4
 8006330:	440a      	add	r2, r1
 8006332:	4413      	add	r3, r2
 8006334:	781b      	ldrb	r3, [r3, #0]
 8006336:	43db      	mvns	r3, r3
 8006338:	737b      	strb	r3, [r7, #13]
			}
		}

		for (j = 0; j < 8; j++) {
 800633a:	2300      	movs	r3, #0
 800633c:	73bb      	strb	r3, [r7, #14]
 800633e:	e025      	b.n	800638c <ssd1306_display_char+0xec>
			if (chTemp & 0x80) {
 8006340:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8006344:	2b00      	cmp	r3, #0
 8006346:	da06      	bge.n	8006356 <ssd1306_display_char+0xb6>
				ssd1306_draw_point(chXpos, chYpos, 1);
 8006348:	79b9      	ldrb	r1, [r7, #6]
 800634a:	79fb      	ldrb	r3, [r7, #7]
 800634c:	2201      	movs	r2, #1
 800634e:	4618      	mov	r0, r3
 8006350:	f7ff ff4e 	bl	80061f0 <ssd1306_draw_point>
 8006354:	e005      	b.n	8006362 <ssd1306_display_char+0xc2>
			} else {
				ssd1306_draw_point(chXpos, chYpos, 0);
 8006356:	79b9      	ldrb	r1, [r7, #6]
 8006358:	79fb      	ldrb	r3, [r7, #7]
 800635a:	2200      	movs	r2, #0
 800635c:	4618      	mov	r0, r3
 800635e:	f7ff ff47 	bl	80061f0 <ssd1306_draw_point>
			}
			chTemp <<= 1;
 8006362:	7b7b      	ldrb	r3, [r7, #13]
 8006364:	005b      	lsls	r3, r3, #1
 8006366:	737b      	strb	r3, [r7, #13]
			chYpos++;
 8006368:	79bb      	ldrb	r3, [r7, #6]
 800636a:	3301      	adds	r3, #1
 800636c:	71bb      	strb	r3, [r7, #6]

			if ((chYpos - chYpos0) == chSize) {
 800636e:	79ba      	ldrb	r2, [r7, #6]
 8006370:	7b3b      	ldrb	r3, [r7, #12]
 8006372:	1ad2      	subs	r2, r2, r3
 8006374:	793b      	ldrb	r3, [r7, #4]
 8006376:	429a      	cmp	r2, r3
 8006378:	d105      	bne.n	8006386 <ssd1306_display_char+0xe6>
				chYpos = chYpos0;
 800637a:	7b3b      	ldrb	r3, [r7, #12]
 800637c:	71bb      	strb	r3, [r7, #6]
				chXpos++;
 800637e:	79fb      	ldrb	r3, [r7, #7]
 8006380:	3301      	adds	r3, #1
 8006382:	71fb      	strb	r3, [r7, #7]
				break;
 8006384:	e005      	b.n	8006392 <ssd1306_display_char+0xf2>
		for (j = 0; j < 8; j++) {
 8006386:	7bbb      	ldrb	r3, [r7, #14]
 8006388:	3301      	adds	r3, #1
 800638a:	73bb      	strb	r3, [r7, #14]
 800638c:	7bbb      	ldrb	r3, [r7, #14]
 800638e:	2b07      	cmp	r3, #7
 8006390:	d9d6      	bls.n	8006340 <ssd1306_display_char+0xa0>
	for (i = 0; i < chSize; i++) {
 8006392:	7bfb      	ldrb	r3, [r7, #15]
 8006394:	3301      	adds	r3, #1
 8006396:	73fb      	strb	r3, [r7, #15]
 8006398:	7bfa      	ldrb	r2, [r7, #15]
 800639a:	793b      	ldrb	r3, [r7, #4]
 800639c:	429a      	cmp	r2, r3
 800639e:	d396      	bcc.n	80062ce <ssd1306_display_char+0x2e>
			}
		}
	}
}
 80063a0:	bf00      	nop
 80063a2:	3714      	adds	r7, #20
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd90      	pop	{r4, r7, pc}
 80063a8:	0800c9cc 	.word	0x0800c9cc
 80063ac:	0800ce40 	.word	0x0800ce40

080063b0 <pow>:
static uint32_t pow(uint8_t m, uint8_t n) {
 80063b0:	b480      	push	{r7}
 80063b2:	b085      	sub	sp, #20
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	4603      	mov	r3, r0
 80063b8:	460a      	mov	r2, r1
 80063ba:	71fb      	strb	r3, [r7, #7]
 80063bc:	4613      	mov	r3, r2
 80063be:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 80063c0:	2301      	movs	r3, #1
 80063c2:	60fb      	str	r3, [r7, #12]
	while (n--)
 80063c4:	e004      	b.n	80063d0 <pow+0x20>
		result *= m;
 80063c6:	79fa      	ldrb	r2, [r7, #7]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	fb02 f303 	mul.w	r3, r2, r3
 80063ce:	60fb      	str	r3, [r7, #12]
	while (n--)
 80063d0:	79bb      	ldrb	r3, [r7, #6]
 80063d2:	1e5a      	subs	r2, r3, #1
 80063d4:	71ba      	strb	r2, [r7, #6]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d1f5      	bne.n	80063c6 <pow+0x16>
	return result;
 80063da:	68fb      	ldr	r3, [r7, #12]
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3714      	adds	r7, #20
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr

080063e8 <ssd1306_display_num>:

void ssd1306_display_num(uint8_t chXpos, uint8_t chYpos, uint32_t chNum,
		uint8_t chLen, uint8_t chSize) {
 80063e8:	b590      	push	{r4, r7, lr}
 80063ea:	b087      	sub	sp, #28
 80063ec:	af02      	add	r7, sp, #8
 80063ee:	603a      	str	r2, [r7, #0]
 80063f0:	461a      	mov	r2, r3
 80063f2:	4603      	mov	r3, r0
 80063f4:	71fb      	strb	r3, [r7, #7]
 80063f6:	460b      	mov	r3, r1
 80063f8:	71bb      	strb	r3, [r7, #6]
 80063fa:	4613      	mov	r3, r2
 80063fc:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	uint8_t chTemp, chShow = 0;
 80063fe:	2300      	movs	r3, #0
 8006400:	73bb      	strb	r3, [r7, #14]

	for (i = 0; i < chLen; i++) {
 8006402:	2300      	movs	r3, #0
 8006404:	73fb      	strb	r3, [r7, #15]
 8006406:	e053      	b.n	80064b0 <ssd1306_display_num+0xc8>
		chTemp = (chNum / pow(10, chLen - i - 1)) % 10;
 8006408:	797a      	ldrb	r2, [r7, #5]
 800640a:	7bfb      	ldrb	r3, [r7, #15]
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	b2db      	uxtb	r3, r3
 8006410:	3b01      	subs	r3, #1
 8006412:	b2db      	uxtb	r3, r3
 8006414:	4619      	mov	r1, r3
 8006416:	200a      	movs	r0, #10
 8006418:	f7ff ffca 	bl	80063b0 <pow>
 800641c:	4602      	mov	r2, r0
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	fbb3 f1f2 	udiv	r1, r3, r2
 8006424:	4b26      	ldr	r3, [pc, #152]	; (80064c0 <ssd1306_display_num+0xd8>)
 8006426:	fba3 2301 	umull	r2, r3, r3, r1
 800642a:	08da      	lsrs	r2, r3, #3
 800642c:	4613      	mov	r3, r2
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	4413      	add	r3, r2
 8006432:	005b      	lsls	r3, r3, #1
 8006434:	1aca      	subs	r2, r1, r3
 8006436:	4613      	mov	r3, r2
 8006438:	737b      	strb	r3, [r7, #13]
		if (chShow == 0 && i < (chLen - 1)) {
 800643a:	7bbb      	ldrb	r3, [r7, #14]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d11e      	bne.n	800647e <ssd1306_display_num+0x96>
 8006440:	7bfa      	ldrb	r2, [r7, #15]
 8006442:	797b      	ldrb	r3, [r7, #5]
 8006444:	3b01      	subs	r3, #1
 8006446:	429a      	cmp	r2, r3
 8006448:	da19      	bge.n	800647e <ssd1306_display_num+0x96>
			if (chTemp == 0) {
 800644a:	7b7b      	ldrb	r3, [r7, #13]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d114      	bne.n	800647a <ssd1306_display_num+0x92>
				ssd1306_display_char(chXpos + (chSize / 2) * i, chYpos, ' ',
 8006450:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006454:	085b      	lsrs	r3, r3, #1
 8006456:	b2da      	uxtb	r2, r3
 8006458:	7bfb      	ldrb	r3, [r7, #15]
 800645a:	fb12 f303 	smulbb	r3, r2, r3
 800645e:	b2da      	uxtb	r2, r3
 8006460:	79fb      	ldrb	r3, [r7, #7]
 8006462:	4413      	add	r3, r2
 8006464:	b2d8      	uxtb	r0, r3
 8006466:	f897 2020 	ldrb.w	r2, [r7, #32]
 800646a:	79b9      	ldrb	r1, [r7, #6]
 800646c:	2301      	movs	r3, #1
 800646e:	9300      	str	r3, [sp, #0]
 8006470:	4613      	mov	r3, r2
 8006472:	2220      	movs	r2, #32
 8006474:	f7ff ff14 	bl	80062a0 <ssd1306_display_char>
						chSize, 1);
				continue;
 8006478:	e017      	b.n	80064aa <ssd1306_display_num+0xc2>
			} else {
				chShow = 1;
 800647a:	2301      	movs	r3, #1
 800647c:	73bb      	strb	r3, [r7, #14]
			}
		}
		ssd1306_display_char(chXpos + (chSize / 2) * i, chYpos, chTemp + '0',
 800647e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006482:	085b      	lsrs	r3, r3, #1
 8006484:	b2da      	uxtb	r2, r3
 8006486:	7bfb      	ldrb	r3, [r7, #15]
 8006488:	fb12 f303 	smulbb	r3, r2, r3
 800648c:	b2da      	uxtb	r2, r3
 800648e:	79fb      	ldrb	r3, [r7, #7]
 8006490:	4413      	add	r3, r2
 8006492:	b2d8      	uxtb	r0, r3
 8006494:	7b7b      	ldrb	r3, [r7, #13]
 8006496:	3330      	adds	r3, #48	; 0x30
 8006498:	b2da      	uxtb	r2, r3
 800649a:	f897 4020 	ldrb.w	r4, [r7, #32]
 800649e:	79b9      	ldrb	r1, [r7, #6]
 80064a0:	2301      	movs	r3, #1
 80064a2:	9300      	str	r3, [sp, #0]
 80064a4:	4623      	mov	r3, r4
 80064a6:	f7ff fefb 	bl	80062a0 <ssd1306_display_char>
	for (i = 0; i < chLen; i++) {
 80064aa:	7bfb      	ldrb	r3, [r7, #15]
 80064ac:	3301      	adds	r3, #1
 80064ae:	73fb      	strb	r3, [r7, #15]
 80064b0:	7bfa      	ldrb	r2, [r7, #15]
 80064b2:	797b      	ldrb	r3, [r7, #5]
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d3a7      	bcc.n	8006408 <ssd1306_display_num+0x20>
				chSize, 1);
	}
}
 80064b8:	bf00      	nop
 80064ba:	3714      	adds	r7, #20
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd90      	pop	{r4, r7, pc}
 80064c0:	cccccccd 	.word	0xcccccccd

080064c4 <ssd1306_display_string>:
 * @param  pchString: Pointer to a string to display on the screen
 *
 * @retval  None
 **/
void ssd1306_display_string(uint8_t chXpos, uint8_t chYpos,
		const uint8_t *pchString, uint8_t chSize, uint8_t chMode) {
 80064c4:	b590      	push	{r4, r7, lr}
 80064c6:	b085      	sub	sp, #20
 80064c8:	af02      	add	r7, sp, #8
 80064ca:	603a      	str	r2, [r7, #0]
 80064cc:	461a      	mov	r2, r3
 80064ce:	4603      	mov	r3, r0
 80064d0:	71fb      	strb	r3, [r7, #7]
 80064d2:	460b      	mov	r3, r1
 80064d4:	71bb      	strb	r3, [r7, #6]
 80064d6:	4613      	mov	r3, r2
 80064d8:	717b      	strb	r3, [r7, #5]
	while (*pchString != '\0') {
 80064da:	e02d      	b.n	8006538 <ssd1306_display_string+0x74>
		if (chXpos > (SSD1306_WIDTH - chSize / 2)) {
 80064dc:	79fa      	ldrb	r2, [r7, #7]
 80064de:	797b      	ldrb	r3, [r7, #5]
 80064e0:	085b      	lsrs	r3, r3, #1
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80064e8:	429a      	cmp	r2, r3
 80064ea:	dd12      	ble.n	8006512 <ssd1306_display_string+0x4e>
			chXpos = 0;
 80064ec:	2300      	movs	r3, #0
 80064ee:	71fb      	strb	r3, [r7, #7]
			chYpos += chSize;
 80064f0:	79ba      	ldrb	r2, [r7, #6]
 80064f2:	797b      	ldrb	r3, [r7, #5]
 80064f4:	4413      	add	r3, r2
 80064f6:	71bb      	strb	r3, [r7, #6]
			if (chYpos > (SSD1306_HEIGHT - chSize)) {
 80064f8:	79ba      	ldrb	r2, [r7, #6]
 80064fa:	797b      	ldrb	r3, [r7, #5]
 80064fc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006500:	429a      	cmp	r2, r3
 8006502:	dd06      	ble.n	8006512 <ssd1306_display_string+0x4e>
				chYpos = chXpos = 0;
 8006504:	2300      	movs	r3, #0
 8006506:	71fb      	strb	r3, [r7, #7]
 8006508:	79fb      	ldrb	r3, [r7, #7]
 800650a:	71bb      	strb	r3, [r7, #6]
				ssd1306_clear_screen(0x00);
 800650c:	2000      	movs	r0, #0
 800650e:	f7ff fe37 	bl	8006180 <ssd1306_clear_screen>
			}
		}

		ssd1306_display_char(chXpos, chYpos, *pchString, chSize, chMode);
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	781a      	ldrb	r2, [r3, #0]
 8006516:	797c      	ldrb	r4, [r7, #5]
 8006518:	79b9      	ldrb	r1, [r7, #6]
 800651a:	79f8      	ldrb	r0, [r7, #7]
 800651c:	7e3b      	ldrb	r3, [r7, #24]
 800651e:	9300      	str	r3, [sp, #0]
 8006520:	4623      	mov	r3, r4
 8006522:	f7ff febd 	bl	80062a0 <ssd1306_display_char>
		chXpos += chSize / 2;
 8006526:	797b      	ldrb	r3, [r7, #5]
 8006528:	085b      	lsrs	r3, r3, #1
 800652a:	b2da      	uxtb	r2, r3
 800652c:	79fb      	ldrb	r3, [r7, #7]
 800652e:	4413      	add	r3, r2
 8006530:	71fb      	strb	r3, [r7, #7]
		pchString++;
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	3301      	adds	r3, #1
 8006536:	603b      	str	r3, [r7, #0]
	while (*pchString != '\0') {
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	781b      	ldrb	r3, [r3, #0]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d1cd      	bne.n	80064dc <ssd1306_display_string+0x18>
	}
}
 8006540:	bf00      	nop
 8006542:	370c      	adds	r7, #12
 8006544:	46bd      	mov	sp, r7
 8006546:	bd90      	pop	{r4, r7, pc}

08006548 <ssd1306_draw_bitmap>:
		}
	}
}

void ssd1306_draw_bitmap(uint8_t chXpos, uint8_t chYpos, const uint8_t *pchBmp,
		uint8_t chWidth, uint8_t chHeight) {
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	603a      	str	r2, [r7, #0]
 8006550:	461a      	mov	r2, r3
 8006552:	4603      	mov	r3, r0
 8006554:	71fb      	strb	r3, [r7, #7]
 8006556:	460b      	mov	r3, r1
 8006558:	71bb      	strb	r3, [r7, #6]
 800655a:	4613      	mov	r3, r2
 800655c:	717b      	strb	r3, [r7, #5]
	uint16_t i, j, byteWidth = (chWidth + 7) / 8;
 800655e:	797b      	ldrb	r3, [r7, #5]
 8006560:	3307      	adds	r3, #7
 8006562:	2b00      	cmp	r3, #0
 8006564:	da00      	bge.n	8006568 <ssd1306_draw_bitmap+0x20>
 8006566:	3307      	adds	r3, #7
 8006568:	10db      	asrs	r3, r3, #3
 800656a:	817b      	strh	r3, [r7, #10]

	for (j = 0; j < chHeight; j++) {
 800656c:	2300      	movs	r3, #0
 800656e:	81bb      	strh	r3, [r7, #12]
 8006570:	e031      	b.n	80065d6 <ssd1306_draw_bitmap+0x8e>
		for (i = 0; i < chWidth; i++) {
 8006572:	2300      	movs	r3, #0
 8006574:	81fb      	strh	r3, [r7, #14]
 8006576:	e026      	b.n	80065c6 <ssd1306_draw_bitmap+0x7e>
			if (*(pchBmp + j * byteWidth + i / 8) & (128 >> (i & 7))) {
 8006578:	89bb      	ldrh	r3, [r7, #12]
 800657a:	897a      	ldrh	r2, [r7, #10]
 800657c:	fb02 f303 	mul.w	r3, r2, r3
 8006580:	461a      	mov	r2, r3
 8006582:	89fb      	ldrh	r3, [r7, #14]
 8006584:	08db      	lsrs	r3, r3, #3
 8006586:	b29b      	uxth	r3, r3
 8006588:	4413      	add	r3, r2
 800658a:	683a      	ldr	r2, [r7, #0]
 800658c:	4413      	add	r3, r2
 800658e:	781b      	ldrb	r3, [r3, #0]
 8006590:	4619      	mov	r1, r3
 8006592:	89fb      	ldrh	r3, [r7, #14]
 8006594:	f003 0307 	and.w	r3, r3, #7
 8006598:	2280      	movs	r2, #128	; 0x80
 800659a:	fa42 f303 	asr.w	r3, r2, r3
 800659e:	400b      	ands	r3, r1
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d00d      	beq.n	80065c0 <ssd1306_draw_bitmap+0x78>
				ssd1306_draw_point(chXpos + i, chYpos + j, 1);
 80065a4:	89fb      	ldrh	r3, [r7, #14]
 80065a6:	b2da      	uxtb	r2, r3
 80065a8:	79fb      	ldrb	r3, [r7, #7]
 80065aa:	4413      	add	r3, r2
 80065ac:	b2d8      	uxtb	r0, r3
 80065ae:	89bb      	ldrh	r3, [r7, #12]
 80065b0:	b2da      	uxtb	r2, r3
 80065b2:	79bb      	ldrb	r3, [r7, #6]
 80065b4:	4413      	add	r3, r2
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	2201      	movs	r2, #1
 80065ba:	4619      	mov	r1, r3
 80065bc:	f7ff fe18 	bl	80061f0 <ssd1306_draw_point>
		for (i = 0; i < chWidth; i++) {
 80065c0:	89fb      	ldrh	r3, [r7, #14]
 80065c2:	3301      	adds	r3, #1
 80065c4:	81fb      	strh	r3, [r7, #14]
 80065c6:	797b      	ldrb	r3, [r7, #5]
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	89fa      	ldrh	r2, [r7, #14]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d3d3      	bcc.n	8006578 <ssd1306_draw_bitmap+0x30>
	for (j = 0; j < chHeight; j++) {
 80065d0:	89bb      	ldrh	r3, [r7, #12]
 80065d2:	3301      	adds	r3, #1
 80065d4:	81bb      	strh	r3, [r7, #12]
 80065d6:	7e3b      	ldrb	r3, [r7, #24]
 80065d8:	b29b      	uxth	r3, r3
 80065da:	89ba      	ldrh	r2, [r7, #12]
 80065dc:	429a      	cmp	r2, r3
 80065de:	d3c8      	bcc.n	8006572 <ssd1306_draw_bitmap+0x2a>
			}
		}
	}
}
 80065e0:	bf00      	nop
 80065e2:	3710      	adds	r7, #16
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}

080065e8 <ssd1306_init>:
 *
 * @param  None
 *
 * @retval None
 **/
void ssd1306_init(void) {
 80065e8:	b580      	push	{r7, lr}
 80065ea:	af00      	add	r7, sp, #0

#ifdef INTERFACE_4WIRE_SPI	  
	SSD1306_CS_SET();   //CS set
 80065ec:	f000 f87a 	bl	80066e4 <SSD1306_CS_SET>
	SSD1306_DC_CLR();   //D/C reset
 80065f0:	f000 f8a8 	bl	8006744 <SSD1306_DC_CLR>
	SSD1306_RES_SET();  //RES set
 80065f4:	f000 f88e 	bl	8006714 <SSD1306_RES_SET>
	SSD1306_DC_CLR();//D/C reset
	SSD1306_RES_SET();//RES set

#endif

	ssd1306_write_byte(0xAE, SSD1306_CMD);  //--turn off oled panel
 80065f8:	2100      	movs	r1, #0
 80065fa:	20ae      	movs	r0, #174	; 0xae
 80065fc:	f7ff fd6c 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0x00, SSD1306_CMD);  //---set low column address
 8006600:	2100      	movs	r1, #0
 8006602:	2000      	movs	r0, #0
 8006604:	f7ff fd68 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0x10, SSD1306_CMD);  //---set high column address
 8006608:	2100      	movs	r1, #0
 800660a:	2010      	movs	r0, #16
 800660c:	f7ff fd64 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0x40, SSD1306_CMD); //--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 8006610:	2100      	movs	r1, #0
 8006612:	2040      	movs	r0, #64	; 0x40
 8006614:	f7ff fd60 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0x81, SSD1306_CMD);  //--set contrast control register
 8006618:	2100      	movs	r1, #0
 800661a:	2081      	movs	r0, #129	; 0x81
 800661c:	f7ff fd5c 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0xCF, SSD1306_CMD);  // Set SEG Output Current Brightness
 8006620:	2100      	movs	r1, #0
 8006622:	20cf      	movs	r0, #207	; 0xcf
 8006624:	f7ff fd58 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0xA1, SSD1306_CMD);  //--Set SEG/Column Mapping
 8006628:	2100      	movs	r1, #0
 800662a:	20a1      	movs	r0, #161	; 0xa1
 800662c:	f7ff fd54 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0xC0, SSD1306_CMD);  //Set COM/Row Scan Direction
 8006630:	2100      	movs	r1, #0
 8006632:	20c0      	movs	r0, #192	; 0xc0
 8006634:	f7ff fd50 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0xA6, SSD1306_CMD);  //--set normal display
 8006638:	2100      	movs	r1, #0
 800663a:	20a6      	movs	r0, #166	; 0xa6
 800663c:	f7ff fd4c 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0xA8, SSD1306_CMD);  //--set multiplex ratio(1 to 64)
 8006640:	2100      	movs	r1, #0
 8006642:	20a8      	movs	r0, #168	; 0xa8
 8006644:	f7ff fd48 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0x3f, SSD1306_CMD);  //--1/64 duty
 8006648:	2100      	movs	r1, #0
 800664a:	203f      	movs	r0, #63	; 0x3f
 800664c:	f7ff fd44 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0xD3, SSD1306_CMD); //-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 8006650:	2100      	movs	r1, #0
 8006652:	20d3      	movs	r0, #211	; 0xd3
 8006654:	f7ff fd40 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0x00, SSD1306_CMD);  //-not offset
 8006658:	2100      	movs	r1, #0
 800665a:	2000      	movs	r0, #0
 800665c:	f7ff fd3c 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0xd5, SSD1306_CMD); //--set display clock divide ratio/oscillator frequency
 8006660:	2100      	movs	r1, #0
 8006662:	20d5      	movs	r0, #213	; 0xd5
 8006664:	f7ff fd38 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0x80, SSD1306_CMD); //--set divide ratio, Set Clock as 100 Frames/Sec
 8006668:	2100      	movs	r1, #0
 800666a:	2080      	movs	r0, #128	; 0x80
 800666c:	f7ff fd34 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0xD9, SSD1306_CMD);  //--set pre-charge period
 8006670:	2100      	movs	r1, #0
 8006672:	20d9      	movs	r0, #217	; 0xd9
 8006674:	f7ff fd30 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0xF1, SSD1306_CMD); //Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 8006678:	2100      	movs	r1, #0
 800667a:	20f1      	movs	r0, #241	; 0xf1
 800667c:	f7ff fd2c 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0xDA, SSD1306_CMD); //--set com pins hardware configuration
 8006680:	2100      	movs	r1, #0
 8006682:	20da      	movs	r0, #218	; 0xda
 8006684:	f7ff fd28 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0x12, SSD1306_CMD);
 8006688:	2100      	movs	r1, #0
 800668a:	2012      	movs	r0, #18
 800668c:	f7ff fd24 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0xDB, SSD1306_CMD);  //--set vcomh
 8006690:	2100      	movs	r1, #0
 8006692:	20db      	movs	r0, #219	; 0xdb
 8006694:	f7ff fd20 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0x40, SSD1306_CMD);  //Set VCOM Deselect Level
 8006698:	2100      	movs	r1, #0
 800669a:	2040      	movs	r0, #64	; 0x40
 800669c:	f7ff fd1c 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0x20, SSD1306_CMD); //-Set Page Addressing Mode (0x00/0x01/0x02)
 80066a0:	2100      	movs	r1, #0
 80066a2:	2020      	movs	r0, #32
 80066a4:	f7ff fd18 	bl	80060d8 <ssd1306_write_byte>
//	ssd1306_write_byte(0x02, SSD1306_CMD);  //
	ssd1306_write_byte(0x00, SSD1306_CMD);
 80066a8:	2100      	movs	r1, #0
 80066aa:	2000      	movs	r0, #0
 80066ac:	f7ff fd14 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0x8D, SSD1306_CMD);  //--set Charge Pump enable/disable
 80066b0:	2100      	movs	r1, #0
 80066b2:	208d      	movs	r0, #141	; 0x8d
 80066b4:	f7ff fd10 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0x14, SSD1306_CMD);  //--set(0x10) disable
 80066b8:	2100      	movs	r1, #0
 80066ba:	2014      	movs	r0, #20
 80066bc:	f7ff fd0c 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0xA4, SSD1306_CMD); // Disable Entire Display On (0xa4/0xa5)
 80066c0:	2100      	movs	r1, #0
 80066c2:	20a4      	movs	r0, #164	; 0xa4
 80066c4:	f7ff fd08 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0xA6, SSD1306_CMD); // Disable Inverse Display On (0xa6/a7)
 80066c8:	2100      	movs	r1, #0
 80066ca:	20a6      	movs	r0, #166	; 0xa6
 80066cc:	f7ff fd04 	bl	80060d8 <ssd1306_write_byte>
	ssd1306_write_byte(0xAF, SSD1306_CMD);  //--turn on oled panel
 80066d0:	2100      	movs	r1, #0
 80066d2:	20af      	movs	r0, #175	; 0xaf
 80066d4:	f7ff fd00 	bl	80060d8 <ssd1306_write_byte>

	ssd1306_clear_screen(0x00);
 80066d8:	2000      	movs	r0, #0
 80066da:	f7ff fd51 	bl	8006180 <ssd1306_clear_screen>
}
 80066de:	bf00      	nop
 80066e0:	bd80      	pop	{r7, pc}
	...

080066e4 <SSD1306_CS_SET>:

///moje
void SSD1306_CS_SET() {
 80066e4:	b580      	push	{r7, lr}
 80066e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_CS_GPIO, SSD1306_CS_PIN, GPIO_PIN_SET);
 80066e8:	2201      	movs	r2, #1
 80066ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80066ee:	4802      	ldr	r0, [pc, #8]	; (80066f8 <SSD1306_CS_SET+0x14>)
 80066f0:	f7fb fd24 	bl	800213c <HAL_GPIO_WritePin>
}
 80066f4:	bf00      	nop
 80066f6:	bd80      	pop	{r7, pc}
 80066f8:	40021800 	.word	0x40021800

080066fc <SSD1306_CS_CLR>:
void SSD1306_CS_CLR() {
 80066fc:	b580      	push	{r7, lr}
 80066fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_CS_GPIO, SSD1306_CS_PIN, GPIO_PIN_RESET);
 8006700:	2200      	movs	r2, #0
 8006702:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006706:	4802      	ldr	r0, [pc, #8]	; (8006710 <SSD1306_CS_CLR+0x14>)
 8006708:	f7fb fd18 	bl	800213c <HAL_GPIO_WritePin>
}
 800670c:	bf00      	nop
 800670e:	bd80      	pop	{r7, pc}
 8006710:	40021800 	.word	0x40021800

08006714 <SSD1306_RES_SET>:

void SSD1306_RES_SET() {
 8006714:	b580      	push	{r7, lr}
 8006716:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_RES_GPIO, SSD1306_RES_PIN, GPIO_PIN_SET);
 8006718:	2201      	movs	r2, #1
 800671a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800671e:	4802      	ldr	r0, [pc, #8]	; (8006728 <SSD1306_RES_SET+0x14>)
 8006720:	f7fb fd0c 	bl	800213c <HAL_GPIO_WritePin>
}
 8006724:	bf00      	nop
 8006726:	bd80      	pop	{r7, pc}
 8006728:	40021800 	.word	0x40021800

0800672c <SSD1306_DC_SET>:

void SSD1306_RES_CLR() {
	HAL_GPIO_WritePin(SSD1306_RES_GPIO, SSD1306_RES_PIN, GPIO_PIN_RESET);
}

void SSD1306_DC_SET() {
 800672c:	b580      	push	{r7, lr}
 800672e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_SET);
 8006730:	2201      	movs	r2, #1
 8006732:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006736:	4802      	ldr	r0, [pc, #8]	; (8006740 <SSD1306_DC_SET+0x14>)
 8006738:	f7fb fd00 	bl	800213c <HAL_GPIO_WritePin>
}
 800673c:	bf00      	nop
 800673e:	bd80      	pop	{r7, pc}
 8006740:	40021800 	.word	0x40021800

08006744 <SSD1306_DC_CLR>:
void SSD1306_DC_CLR() {
 8006744:	b580      	push	{r7, lr}
 8006746:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_RESET);
 8006748:	2200      	movs	r2, #0
 800674a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800674e:	4802      	ldr	r0, [pc, #8]	; (8006758 <SSD1306_DC_CLR+0x14>)
 8006750:	f7fb fcf4 	bl	800213c <HAL_GPIO_WritePin>
}
 8006754:	bf00      	nop
 8006756:	bd80      	pop	{r7, pc}
 8006758:	40021800 	.word	0x40021800

0800675c <SSD1306_WRITE_BYTE>:
}
void SSD1306_DIN_CLR() {
	HAL_GPIO_WritePin(SSD1306_DIN_GPIO, SSD1306_DIN_PIN, GPIO_PIN_RESET);
}

void SSD1306_WRITE_BYTE(uint8_t DATA) {
 800675c:	b580      	push	{r7, lr}
 800675e:	b082      	sub	sp, #8
 8006760:	af00      	add	r7, sp, #0
 8006762:	4603      	mov	r3, r0
 8006764:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi6, &DATA, 1, 1000);
 8006766:	1df9      	adds	r1, r7, #7
 8006768:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800676c:	2201      	movs	r2, #1
 800676e:	4803      	ldr	r0, [pc, #12]	; (800677c <SSD1306_WRITE_BYTE+0x20>)
 8006770:	f7fc f9d7 	bl	8002b22 <HAL_SPI_Transmit>

}
 8006774:	bf00      	nop
 8006776:	3708      	adds	r7, #8
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}
 800677c:	20000b80 	.word	0x20000b80

08006780 <ssd1306_hello_word>:
/*-------------------------------END OF FILE LIBRARY-------------------------------*/

/*-------------------------------USER INTERFACE-------------------------------*/

void ssd1306_hello_word() {
 8006780:	b580      	push	{r7, lr}
 8006782:	b082      	sub	sp, #8
 8006784:	af02      	add	r7, sp, #8
	//ssd1306_draw_bitmap(30, 30, (uint8_t* )c_chBmp4016, 40, 16);

	ssd1306_display_string(0, 0, (uint8_t *) "System Init OK", 14, 0);
 8006786:	2300      	movs	r3, #0
 8006788:	9300      	str	r3, [sp, #0]
 800678a:	230e      	movs	r3, #14
 800678c:	4a18      	ldr	r2, [pc, #96]	; (80067f0 <ssd1306_hello_word+0x70>)
 800678e:	2100      	movs	r1, #0
 8006790:	2000      	movs	r0, #0
 8006792:	f7ff fe97 	bl	80064c4 <ssd1306_display_string>
	ssd1306_refresh_gram();
 8006796:	f7ff fcbd 	bl	8006114 <ssd1306_refresh_gram>
	HAL_Delay(1000);
 800679a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800679e:	f7fa fc5b 	bl	8001058 <HAL_Delay>
	ssd1306_display_string(0, 0, (uint8_t *) "Praca Magisterska", 14, 1);
 80067a2:	2301      	movs	r3, #1
 80067a4:	9300      	str	r3, [sp, #0]
 80067a6:	230e      	movs	r3, #14
 80067a8:	4a12      	ldr	r2, [pc, #72]	; (80067f4 <ssd1306_hello_word+0x74>)
 80067aa:	2100      	movs	r1, #0
 80067ac:	2000      	movs	r0, #0
 80067ae:	f7ff fe89 	bl	80064c4 <ssd1306_display_string>
	ssd1306_display_string(10, 16, (uint8_t *) "Kamil Karpiak", 14, 1);
 80067b2:	2301      	movs	r3, #1
 80067b4:	9300      	str	r3, [sp, #0]
 80067b6:	230e      	movs	r3, #14
 80067b8:	4a0f      	ldr	r2, [pc, #60]	; (80067f8 <ssd1306_hello_word+0x78>)
 80067ba:	2110      	movs	r1, #16
 80067bc:	200a      	movs	r0, #10
 80067be:	f7ff fe81 	bl	80064c4 <ssd1306_display_string>
	ssd1306_refresh_gram();
 80067c2:	f7ff fca7 	bl	8006114 <ssd1306_refresh_gram>
	HAL_Delay(2000);
 80067c6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80067ca:	f7fa fc45 	bl	8001058 <HAL_Delay>
	ssd1306_clear_screen(0x00);
 80067ce:	2000      	movs	r0, #0
 80067d0:	f7ff fcd6 	bl	8006180 <ssd1306_clear_screen>
	ssd1306_draw_bitmap(0, 0, (uint8_t *) troll_face114_64, 114, 64);
 80067d4:	2340      	movs	r3, #64	; 0x40
 80067d6:	9300      	str	r3, [sp, #0]
 80067d8:	2372      	movs	r3, #114	; 0x72
 80067da:	4a08      	ldr	r2, [pc, #32]	; (80067fc <ssd1306_hello_word+0x7c>)
 80067dc:	2100      	movs	r1, #0
 80067de:	2000      	movs	r0, #0
 80067e0:	f7ff feb2 	bl	8006548 <ssd1306_draw_bitmap>
	ssd1306_refresh_gram();
 80067e4:	f7ff fc96 	bl	8006114 <ssd1306_refresh_gram>
}
 80067e8:	bf00      	nop
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}
 80067ee:	bf00      	nop
 80067f0:	0800a678 	.word	0x0800a678
 80067f4:	0800a688 	.word	0x0800a688
 80067f8:	0800a69c 	.word	0x0800a69c
 80067fc:	0800ad4c 	.word	0x0800ad4c

08006800 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8006806:	463b      	mov	r3, r7
 8006808:	2200      	movs	r2, #0
 800680a:	601a      	str	r2, [r3, #0]
 800680c:	605a      	str	r2, [r3, #4]
 800680e:	609a      	str	r2, [r3, #8]
 8006810:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8006812:	4b2f      	ldr	r3, [pc, #188]	; (80068d0 <MX_ADC1_Init+0xd0>)
 8006814:	4a2f      	ldr	r2, [pc, #188]	; (80068d4 <MX_ADC1_Init+0xd4>)
 8006816:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8006818:	4b2d      	ldr	r3, [pc, #180]	; (80068d0 <MX_ADC1_Init+0xd0>)
 800681a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800681e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006820:	4b2b      	ldr	r3, [pc, #172]	; (80068d0 <MX_ADC1_Init+0xd0>)
 8006822:	2200      	movs	r2, #0
 8006824:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8006826:	4b2a      	ldr	r3, [pc, #168]	; (80068d0 <MX_ADC1_Init+0xd0>)
 8006828:	2201      	movs	r2, #1
 800682a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800682c:	4b28      	ldr	r3, [pc, #160]	; (80068d0 <MX_ADC1_Init+0xd0>)
 800682e:	2201      	movs	r2, #1
 8006830:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006832:	4b27      	ldr	r3, [pc, #156]	; (80068d0 <MX_ADC1_Init+0xd0>)
 8006834:	2200      	movs	r2, #0
 8006836:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800683a:	4b25      	ldr	r3, [pc, #148]	; (80068d0 <MX_ADC1_Init+0xd0>)
 800683c:	2200      	movs	r2, #0
 800683e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006840:	4b23      	ldr	r3, [pc, #140]	; (80068d0 <MX_ADC1_Init+0xd0>)
 8006842:	4a25      	ldr	r2, [pc, #148]	; (80068d8 <MX_ADC1_Init+0xd8>)
 8006844:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006846:	4b22      	ldr	r3, [pc, #136]	; (80068d0 <MX_ADC1_Init+0xd0>)
 8006848:	2200      	movs	r2, #0
 800684a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800684c:	4b20      	ldr	r3, [pc, #128]	; (80068d0 <MX_ADC1_Init+0xd0>)
 800684e:	2203      	movs	r2, #3
 8006850:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8006852:	4b1f      	ldr	r3, [pc, #124]	; (80068d0 <MX_ADC1_Init+0xd0>)
 8006854:	2201      	movs	r2, #1
 8006856:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800685a:	4b1d      	ldr	r3, [pc, #116]	; (80068d0 <MX_ADC1_Init+0xd0>)
 800685c:	2200      	movs	r2, #0
 800685e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006860:	481b      	ldr	r0, [pc, #108]	; (80068d0 <MX_ADC1_Init+0xd0>)
 8006862:	f7fa fc1b 	bl	800109c <HAL_ADC_Init>
 8006866:	4603      	mov	r3, r0
 8006868:	2b00      	cmp	r3, #0
 800686a:	d001      	beq.n	8006870 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800686c:	f001 f8bc 	bl	80079e8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8006870:	2302      	movs	r3, #2
 8006872:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006874:	2301      	movs	r3, #1
 8006876:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8006878:	2307      	movs	r3, #7
 800687a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800687c:	463b      	mov	r3, r7
 800687e:	4619      	mov	r1, r3
 8006880:	4813      	ldr	r0, [pc, #76]	; (80068d0 <MX_ADC1_Init+0xd0>)
 8006882:	f7fa fc4f 	bl	8001124 <HAL_ADC_ConfigChannel>
 8006886:	4603      	mov	r3, r0
 8006888:	2b00      	cmp	r3, #0
 800688a:	d001      	beq.n	8006890 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800688c:	f001 f8ac 	bl	80079e8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8006890:	4b12      	ldr	r3, [pc, #72]	; (80068dc <MX_ADC1_Init+0xdc>)
 8006892:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8006894:	2302      	movs	r3, #2
 8006896:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006898:	463b      	mov	r3, r7
 800689a:	4619      	mov	r1, r3
 800689c:	480c      	ldr	r0, [pc, #48]	; (80068d0 <MX_ADC1_Init+0xd0>)
 800689e:	f7fa fc41 	bl	8001124 <HAL_ADC_ConfigChannel>
 80068a2:	4603      	mov	r3, r0
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d001      	beq.n	80068ac <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80068a8:	f001 f89e 	bl	80079e8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80068ac:	2311      	movs	r3, #17
 80068ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80068b0:	2303      	movs	r3, #3
 80068b2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80068b4:	463b      	mov	r3, r7
 80068b6:	4619      	mov	r1, r3
 80068b8:	4805      	ldr	r0, [pc, #20]	; (80068d0 <MX_ADC1_Init+0xd0>)
 80068ba:	f7fa fc33 	bl	8001124 <HAL_ADC_ConfigChannel>
 80068be:	4603      	mov	r3, r0
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d001      	beq.n	80068c8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80068c4:	f001 f890 	bl	80079e8 <Error_Handler>
  }

}
 80068c8:	bf00      	nop
 80068ca:	3710      	adds	r7, #16
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}
 80068d0:	20000544 	.word	0x20000544
 80068d4:	40012000 	.word	0x40012000
 80068d8:	0f000001 	.word	0x0f000001
 80068dc:	10000012 	.word	0x10000012

080068e0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b08a      	sub	sp, #40	; 0x28
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068e8:	f107 0314 	add.w	r3, r7, #20
 80068ec:	2200      	movs	r2, #0
 80068ee:	601a      	str	r2, [r3, #0]
 80068f0:	605a      	str	r2, [r3, #4]
 80068f2:	609a      	str	r2, [r3, #8]
 80068f4:	60da      	str	r2, [r3, #12]
 80068f6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a2f      	ldr	r2, [pc, #188]	; (80069bc <HAL_ADC_MspInit+0xdc>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d157      	bne.n	80069b2 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006902:	2300      	movs	r3, #0
 8006904:	613b      	str	r3, [r7, #16]
 8006906:	4a2e      	ldr	r2, [pc, #184]	; (80069c0 <HAL_ADC_MspInit+0xe0>)
 8006908:	4b2d      	ldr	r3, [pc, #180]	; (80069c0 <HAL_ADC_MspInit+0xe0>)
 800690a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800690c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006910:	6453      	str	r3, [r2, #68]	; 0x44
 8006912:	4b2b      	ldr	r3, [pc, #172]	; (80069c0 <HAL_ADC_MspInit+0xe0>)
 8006914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800691a:	613b      	str	r3, [r7, #16]
 800691c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800691e:	2300      	movs	r3, #0
 8006920:	60fb      	str	r3, [r7, #12]
 8006922:	4a27      	ldr	r2, [pc, #156]	; (80069c0 <HAL_ADC_MspInit+0xe0>)
 8006924:	4b26      	ldr	r3, [pc, #152]	; (80069c0 <HAL_ADC_MspInit+0xe0>)
 8006926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006928:	f043 0301 	orr.w	r3, r3, #1
 800692c:	6313      	str	r3, [r2, #48]	; 0x30
 800692e:	4b24      	ldr	r3, [pc, #144]	; (80069c0 <HAL_ADC_MspInit+0xe0>)
 8006930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006932:	f003 0301 	and.w	r3, r3, #1
 8006936:	60fb      	str	r3, [r7, #12]
 8006938:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800693a:	2304      	movs	r3, #4
 800693c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800693e:	2303      	movs	r3, #3
 8006940:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006942:	2300      	movs	r3, #0
 8006944:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006946:	f107 0314 	add.w	r3, r7, #20
 800694a:	4619      	mov	r1, r3
 800694c:	481d      	ldr	r0, [pc, #116]	; (80069c4 <HAL_ADC_MspInit+0xe4>)
 800694e:	f7fb fa33 	bl	8001db8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8006952:	4b1d      	ldr	r3, [pc, #116]	; (80069c8 <HAL_ADC_MspInit+0xe8>)
 8006954:	4a1d      	ldr	r2, [pc, #116]	; (80069cc <HAL_ADC_MspInit+0xec>)
 8006956:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8006958:	4b1b      	ldr	r3, [pc, #108]	; (80069c8 <HAL_ADC_MspInit+0xe8>)
 800695a:	2200      	movs	r2, #0
 800695c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800695e:	4b1a      	ldr	r3, [pc, #104]	; (80069c8 <HAL_ADC_MspInit+0xe8>)
 8006960:	2200      	movs	r2, #0
 8006962:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006964:	4b18      	ldr	r3, [pc, #96]	; (80069c8 <HAL_ADC_MspInit+0xe8>)
 8006966:	2200      	movs	r2, #0
 8006968:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800696a:	4b17      	ldr	r3, [pc, #92]	; (80069c8 <HAL_ADC_MspInit+0xe8>)
 800696c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006970:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006972:	4b15      	ldr	r3, [pc, #84]	; (80069c8 <HAL_ADC_MspInit+0xe8>)
 8006974:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006978:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800697a:	4b13      	ldr	r3, [pc, #76]	; (80069c8 <HAL_ADC_MspInit+0xe8>)
 800697c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006980:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006982:	4b11      	ldr	r3, [pc, #68]	; (80069c8 <HAL_ADC_MspInit+0xe8>)
 8006984:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006988:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800698a:	4b0f      	ldr	r3, [pc, #60]	; (80069c8 <HAL_ADC_MspInit+0xe8>)
 800698c:	2200      	movs	r2, #0
 800698e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006990:	4b0d      	ldr	r3, [pc, #52]	; (80069c8 <HAL_ADC_MspInit+0xe8>)
 8006992:	2200      	movs	r2, #0
 8006994:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006996:	480c      	ldr	r0, [pc, #48]	; (80069c8 <HAL_ADC_MspInit+0xe8>)
 8006998:	f7fa ff04 	bl	80017a4 <HAL_DMA_Init>
 800699c:	4603      	mov	r3, r0
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d001      	beq.n	80069a6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80069a2:	f001 f821 	bl	80079e8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a07      	ldr	r2, [pc, #28]	; (80069c8 <HAL_ADC_MspInit+0xe8>)
 80069aa:	639a      	str	r2, [r3, #56]	; 0x38
 80069ac:	4a06      	ldr	r2, [pc, #24]	; (80069c8 <HAL_ADC_MspInit+0xe8>)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80069b2:	bf00      	nop
 80069b4:	3728      	adds	r7, #40	; 0x28
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}
 80069ba:	bf00      	nop
 80069bc:	40012000 	.word	0x40012000
 80069c0:	40023800 	.word	0x40023800
 80069c4:	40020000 	.word	0x40020000
 80069c8:	2000058c 	.word	0x2000058c
 80069cc:	40026410 	.word	0x40026410

080069d0 <pushItem>:
//	} else {
//
//	}
}

uint8_t pushItem(Stos_typeDef** top, uint8_t* card, uint8_t* sector) {
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b088      	sub	sp, #32
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	607a      	str	r2, [r7, #4]
	uint8_t counter =0 ;
 80069dc:	2300      	movs	r3, #0
 80069de:	77fb      	strb	r3, [r7, #31]
	Stos_typeDef *nowy;
	    nowy = (Stos_typeDef *)malloc(sizeof(Stos_typeDef));
 80069e0:	2010      	movs	r0, #16
 80069e2:	f002 fc7f 	bl	80092e4 <malloc>
 80069e6:	4603      	mov	r3, r0
 80069e8:	617b      	str	r3, [r7, #20]
//	    nowy->key = liczba;
	    memcpy(nowy->object.CardID,card,4);
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	68ba      	ldr	r2, [r7, #8]
 80069ee:	6812      	ldr	r2, [r2, #0]
 80069f0:	601a      	str	r2, [r3, #0]
	    memcpy(nowy->object.SectorID,sector,4);
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	3304      	adds	r3, #4
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	6812      	ldr	r2, [r2, #0]
 80069fa:	601a      	str	r2, [r3, #0]
	    for (int i = 0; i <= 3; i++)
 80069fc:	2300      	movs	r3, #0
 80069fe:	61bb      	str	r3, [r7, #24]
 8006a00:	e011      	b.n	8006a26 <pushItem+0x56>
	    			if ((*top)->object.SectorID[i] == sector[i])
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	69bb      	ldr	r3, [r7, #24]
 8006a08:	4413      	add	r3, r2
 8006a0a:	3304      	adds	r3, #4
 8006a0c:	781a      	ldrb	r2, [r3, #0]
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	6879      	ldr	r1, [r7, #4]
 8006a12:	440b      	add	r3, r1
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d109      	bne.n	8006a2e <pushItem+0x5e>
	    				counter++;
 8006a1a:	7ffb      	ldrb	r3, [r7, #31]
 8006a1c:	3301      	adds	r3, #1
 8006a1e:	77fb      	strb	r3, [r7, #31]
	    for (int i = 0; i <= 3; i++)
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	3301      	adds	r3, #1
 8006a24:	61bb      	str	r3, [r7, #24]
 8006a26:	69bb      	ldr	r3, [r7, #24]
 8006a28:	2b03      	cmp	r3, #3
 8006a2a:	ddea      	ble.n	8006a02 <pushItem+0x32>
 8006a2c:	e000      	b.n	8006a30 <pushItem+0x60>
	    			else break;
 8006a2e:	bf00      	nop
	    if(counter == 4)
 8006a30:	7ffb      	ldrb	r3, [r7, #31]
 8006a32:	2b04      	cmp	r3, #4
 8006a34:	d107      	bne.n	8006a46 <pushItem+0x76>
	    {
	    	  nowy->object.Iterator = (*top)->object.Iterator + 1;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	891b      	ldrh	r3, [r3, #8]
 8006a3c:	3301      	adds	r3, #1
 8006a3e:	b29a      	uxth	r2, r3
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	811a      	strh	r2, [r3, #8]
 8006a44:	e002      	b.n	8006a4c <pushItem+0x7c>
	    }else{
	    	nowy->object.Iterator = 1;
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	811a      	strh	r2, [r3, #8]
	    }


	    nowy->previous=0;
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	60da      	str	r2, [r3, #12]
	    if(*top == 0)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d103      	bne.n	8006a62 <pushItem+0x92>
	    *top = nowy;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	697a      	ldr	r2, [r7, #20]
 8006a5e:	601a      	str	r2, [r3, #0]
 8006a60:	e006      	b.n	8006a70 <pushItem+0xa0>
	    else {
	    nowy->previous=*top;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	60da      	str	r2, [r3, #12]
	    *top = nowy;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	697a      	ldr	r2, [r7, #20]
 8006a6e:	601a      	str	r2, [r3, #0]
	         }
	return 1;
 8006a70:	2301      	movs	r3, #1
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3720      	adds	r7, #32
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
	...

08006a7c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b082      	sub	sp, #8
 8006a80:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8006a82:	2300      	movs	r3, #0
 8006a84:	607b      	str	r3, [r7, #4]
 8006a86:	4a0c      	ldr	r2, [pc, #48]	; (8006ab8 <MX_DMA_Init+0x3c>)
 8006a88:	4b0b      	ldr	r3, [pc, #44]	; (8006ab8 <MX_DMA_Init+0x3c>)
 8006a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a8c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006a90:	6313      	str	r3, [r2, #48]	; 0x30
 8006a92:	4b09      	ldr	r3, [pc, #36]	; (8006ab8 <MX_DMA_Init+0x3c>)
 8006a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a9a:	607b      	str	r3, [r7, #4]
 8006a9c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	2100      	movs	r1, #0
 8006aa2:	2038      	movs	r0, #56	; 0x38
 8006aa4:	f7fa fe47 	bl	8001736 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8006aa8:	2038      	movs	r0, #56	; 0x38
 8006aaa:	f7fa fe60 	bl	800176e <HAL_NVIC_EnableIRQ>

}
 8006aae:	bf00      	nop
 8006ab0:	3708      	adds	r7, #8
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	40023800 	.word	0x40023800

08006abc <MX_GFXSIMULATOR_Init>:

/* USER CODE END 0 */

/* GFXSIMULATOR init function */
void MX_GFXSIMULATOR_Init(void)
{
 8006abc:	b480      	push	{r7}
 8006abe:	af00      	add	r7, sp, #0

}
 8006ac0:	bf00      	nop
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr
	...

08006acc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b08e      	sub	sp, #56	; 0x38
 8006ad0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ad2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	601a      	str	r2, [r3, #0]
 8006ada:	605a      	str	r2, [r3, #4]
 8006adc:	609a      	str	r2, [r3, #8]
 8006ade:	60da      	str	r2, [r3, #12]
 8006ae0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	623b      	str	r3, [r7, #32]
 8006ae6:	4aa3      	ldr	r2, [pc, #652]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006ae8:	4ba2      	ldr	r3, [pc, #648]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aec:	f043 0310 	orr.w	r3, r3, #16
 8006af0:	6313      	str	r3, [r2, #48]	; 0x30
 8006af2:	4ba0      	ldr	r3, [pc, #640]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006af6:	f003 0310 	and.w	r3, r3, #16
 8006afa:	623b      	str	r3, [r7, #32]
 8006afc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8006afe:	2300      	movs	r3, #0
 8006b00:	61fb      	str	r3, [r7, #28]
 8006b02:	4a9c      	ldr	r2, [pc, #624]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b04:	4b9b      	ldr	r3, [pc, #620]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b08:	f043 0320 	orr.w	r3, r3, #32
 8006b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8006b0e:	4b99      	ldr	r3, [pc, #612]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b12:	f003 0320 	and.w	r3, r3, #32
 8006b16:	61fb      	str	r3, [r7, #28]
 8006b18:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	61bb      	str	r3, [r7, #24]
 8006b1e:	4a95      	ldr	r2, [pc, #596]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b20:	4b94      	ldr	r3, [pc, #592]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b28:	6313      	str	r3, [r2, #48]	; 0x30
 8006b2a:	4b92      	ldr	r3, [pc, #584]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b32:	61bb      	str	r3, [r7, #24]
 8006b34:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006b36:	2300      	movs	r3, #0
 8006b38:	617b      	str	r3, [r7, #20]
 8006b3a:	4a8e      	ldr	r2, [pc, #568]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b3c:	4b8d      	ldr	r3, [pc, #564]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b40:	f043 0304 	orr.w	r3, r3, #4
 8006b44:	6313      	str	r3, [r2, #48]	; 0x30
 8006b46:	4b8b      	ldr	r3, [pc, #556]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b4a:	f003 0304 	and.w	r3, r3, #4
 8006b4e:	617b      	str	r3, [r7, #20]
 8006b50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b52:	2300      	movs	r3, #0
 8006b54:	613b      	str	r3, [r7, #16]
 8006b56:	4a87      	ldr	r2, [pc, #540]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b58:	4b86      	ldr	r3, [pc, #536]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b5c:	f043 0301 	orr.w	r3, r3, #1
 8006b60:	6313      	str	r3, [r2, #48]	; 0x30
 8006b62:	4b84      	ldr	r3, [pc, #528]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b66:	f003 0301 	and.w	r3, r3, #1
 8006b6a:	613b      	str	r3, [r7, #16]
 8006b6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8006b6e:	2300      	movs	r3, #0
 8006b70:	60fb      	str	r3, [r7, #12]
 8006b72:	4a80      	ldr	r2, [pc, #512]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b74:	4b7f      	ldr	r3, [pc, #508]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8006b7e:	4b7d      	ldr	r3, [pc, #500]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b86:	60fb      	str	r3, [r7, #12]
 8006b88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	60bb      	str	r3, [r7, #8]
 8006b8e:	4a79      	ldr	r2, [pc, #484]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b90:	4b78      	ldr	r3, [pc, #480]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b94:	f043 0302 	orr.w	r3, r3, #2
 8006b98:	6313      	str	r3, [r2, #48]	; 0x30
 8006b9a:	4b76      	ldr	r3, [pc, #472]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b9e:	f003 0302 	and.w	r3, r3, #2
 8006ba2:	60bb      	str	r3, [r7, #8]
 8006ba4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	607b      	str	r3, [r7, #4]
 8006baa:	4a72      	ldr	r2, [pc, #456]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006bac:	4b71      	ldr	r3, [pc, #452]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bb0:	f043 0308 	orr.w	r3, r3, #8
 8006bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8006bb6:	4b6f      	ldr	r3, [pc, #444]	; (8006d74 <MX_GPIO_Init+0x2a8>)
 8006bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bba:	f003 0308 	and.w	r3, r3, #8
 8006bbe:	607b      	str	r3, [r7, #4]
 8006bc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RFID1_CS_Pin|RFID1_RST_Pin, GPIO_PIN_RESET);
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	2118      	movs	r1, #24
 8006bc6:	486c      	ldr	r0, [pc, #432]	; (8006d78 <MX_GPIO_Init+0x2ac>)
 8006bc8:	f7fb fab8 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, RFID2_CS_Pin|RFID2_RST_Pin, GPIO_PIN_RESET);
 8006bcc:	2200      	movs	r2, #0
 8006bce:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8006bd2:	486a      	ldr	r0, [pc, #424]	; (8006d7c <MX_GPIO_Init+0x2b0>)
 8006bd4:	f7fb fab2 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUZZER_Pin|INT4_Pin|INT3_Pin, GPIO_PIN_RESET);
 8006bd8:	2200      	movs	r2, #0
 8006bda:	f240 3101 	movw	r1, #769	; 0x301
 8006bde:	4868      	ldr	r0, [pc, #416]	; (8006d80 <MX_GPIO_Init+0x2b4>)
 8006be0:	f7fb faac 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, WIFI_RST_Pin|WIFI_CHPD_Pin|OLED_CS_Pin|OLED_DC_Pin 
 8006be4:	2200      	movs	r2, #0
 8006be6:	f641 4103 	movw	r1, #7171	; 0x1c03
 8006bea:	4866      	ldr	r0, [pc, #408]	; (8006d84 <MX_GPIO_Init+0x2b8>)
 8006bec:	f7fb faa6 	bl	800213c <HAL_GPIO_WritePin>
                          |OLED_RES_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_RESET);
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006bf6:	4864      	ldr	r0, [pc, #400]	; (8006d88 <MX_GPIO_Init+0x2bc>)
 8006bf8:	f7fb faa0 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006c02:	4862      	ldr	r0, [pc, #392]	; (8006d8c <MX_GPIO_Init+0x2c0>)
 8006c04:	f7fb fa9a 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, INT2_Pin|INT1_Pin, GPIO_PIN_RESET);
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f44f 7140 	mov.w	r1, #768	; 0x300
 8006c0e:	4860      	ldr	r0, [pc, #384]	; (8006d90 <MX_GPIO_Init+0x2c4>)
 8006c10:	f7fb fa94 	bl	800213c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = RFID1_CS_Pin|RFID1_RST_Pin;
 8006c14:	2318      	movs	r3, #24
 8006c16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c20:	2300      	movs	r3, #0
 8006c22:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006c24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006c28:	4619      	mov	r1, r3
 8006c2a:	4853      	ldr	r0, [pc, #332]	; (8006d78 <MX_GPIO_Init+0x2ac>)
 8006c2c:	f7fb f8c4 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = RFID2_CS_Pin|RFID2_RST_Pin;
 8006c30:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8006c34:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c36:	2301      	movs	r3, #1
 8006c38:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006c42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006c46:	4619      	mov	r1, r3
 8006c48:	484c      	ldr	r0, [pc, #304]	; (8006d7c <MX_GPIO_Init+0x2b0>)
 8006c4a:	f7fb f8b5 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = BUZZER_Pin|INT4_Pin|INT3_Pin;
 8006c4e:	f240 3301 	movw	r3, #769	; 0x301
 8006c52:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c54:	2301      	movs	r3, #1
 8006c56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006c64:	4619      	mov	r1, r3
 8006c66:	4846      	ldr	r0, [pc, #280]	; (8006d80 <MX_GPIO_Init+0x2b4>)
 8006c68:	f7fb f8a6 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin 
                           PGPin */
  GPIO_InitStruct.Pin = WIFI_RST_Pin|WIFI_CHPD_Pin|OLED_CS_Pin|OLED_DC_Pin 
 8006c6c:	f641 4303 	movw	r3, #7171	; 0x1c03
 8006c70:	627b      	str	r3, [r7, #36]	; 0x24
                          |OLED_RES_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c72:	2301      	movs	r3, #1
 8006c74:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c76:	2300      	movs	r3, #0
 8006c78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006c7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006c82:	4619      	mov	r1, r3
 8006c84:	483f      	ldr	r0, [pc, #252]	; (8006d84 <MX_GPIO_Init+0x2b8>)
 8006c86:	f7fb f897 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_CSN_Pin;
 8006c8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c90:	2301      	movs	r3, #1
 8006c92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c94:	2300      	movs	r3, #0
 8006c96:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(NRF_CSN_GPIO_Port, &GPIO_InitStruct);
 8006c9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	4839      	ldr	r0, [pc, #228]	; (8006d88 <MX_GPIO_Init+0x2bc>)
 8006ca4:	f7fb f888 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_CE_Pin;
 8006ca8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006cac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(NRF_CE_GPIO_Port, &GPIO_InitStruct);
 8006cba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006cbe:	4619      	mov	r1, r3
 8006cc0:	4832      	ldr	r0, [pc, #200]	; (8006d8c <MX_GPIO_Init+0x2c0>)
 8006cc2:	f7fb f879 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 8006cc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006cca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 8006cd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006cd8:	4619      	mov	r1, r3
 8006cda:	482c      	ldr	r0, [pc, #176]	; (8006d8c <MX_GPIO_Init+0x2c0>)
 8006cdc:	f7fb f86c 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG3 PGPin */
  GPIO_InitStruct.Pin = GPIO_PIN_3|EXTI8_CloseCard_Pin;
 8006ce0:	f44f 7384 	mov.w	r3, #264	; 0x108
 8006ce4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006ce6:	4b2b      	ldr	r3, [pc, #172]	; (8006d94 <MX_GPIO_Init+0x2c8>)
 8006ce8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cea:	2300      	movs	r3, #0
 8006cec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006cee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	4823      	ldr	r0, [pc, #140]	; (8006d84 <MX_GPIO_Init+0x2b8>)
 8006cf6:	f7fb f85f 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INT2_Pin|INT1_Pin;
 8006cfa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006cfe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006d00:	2301      	movs	r3, #1
 8006d02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d04:	2300      	movs	r3, #0
 8006d06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d10:	4619      	mov	r1, r3
 8006d12:	481f      	ldr	r0, [pc, #124]	; (8006d90 <MX_GPIO_Init+0x2c4>)
 8006d14:	f7fb f850 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LEDS_OUT1_Pin|LEDS_OUT2_Pin|LEDS_OUT3_Pin;
 8006d18:	f44f 7360 	mov.w	r3, #896	; 0x380
 8006d1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d22:	2300      	movs	r3, #0
 8006d24:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	4816      	ldr	r0, [pc, #88]	; (8006d88 <MX_GPIO_Init+0x2bc>)
 8006d2e:	f7fb f843 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LEDS_OUT4_Pin|LEDS_OUT5_Pin;
 8006d32:	2303      	movs	r3, #3
 8006d34:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006d36:	2300      	movs	r3, #0
 8006d38:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006d3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006d42:	4619      	mov	r1, r3
 8006d44:	480c      	ldr	r0, [pc, #48]	; (8006d78 <MX_GPIO_Init+0x2ac>)
 8006d46:	f7fb f837 	bl	8001db8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	2100      	movs	r1, #0
 8006d4e:	2009      	movs	r0, #9
 8006d50:	f7fa fcf1 	bl	8001736 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8006d54:	2009      	movs	r0, #9
 8006d56:	f7fa fd0a 	bl	800176e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	2100      	movs	r1, #0
 8006d5e:	2017      	movs	r0, #23
 8006d60:	f7fa fce9 	bl	8001736 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8006d64:	2017      	movs	r0, #23
 8006d66:	f7fa fd02 	bl	800176e <HAL_NVIC_EnableIRQ>

}
 8006d6a:	bf00      	nop
 8006d6c:	3738      	adds	r7, #56	; 0x38
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop
 8006d74:	40023800 	.word	0x40023800
 8006d78:	40021000 	.word	0x40021000
 8006d7c:	40021400 	.word	0x40021400
 8006d80:	40020800 	.word	0x40020800
 8006d84:	40021800 	.word	0x40021800
 8006d88:	40020400 	.word	0x40020400
 8006d8c:	40020c00 	.word	0x40020c00
 8006d90:	40020000 	.word	0x40020000
 8006d94:	10110000 	.word	0x10110000

08006d98 <__NVIC_DisableIRQ>:
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b083      	sub	sp, #12
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	4603      	mov	r3, r0
 8006da0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	db10      	blt.n	8006dcc <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006daa:	490b      	ldr	r1, [pc, #44]	; (8006dd8 <__NVIC_DisableIRQ+0x40>)
 8006dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006db0:	095b      	lsrs	r3, r3, #5
 8006db2:	79fa      	ldrb	r2, [r7, #7]
 8006db4:	f002 021f 	and.w	r2, r2, #31
 8006db8:	2001      	movs	r0, #1
 8006dba:	fa00 f202 	lsl.w	r2, r0, r2
 8006dbe:	3320      	adds	r3, #32
 8006dc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006dc4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8006dc8:	f3bf 8f6f 	isb	sy
}
 8006dcc:	bf00      	nop
 8006dce:	370c      	adds	r7, #12
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr
 8006dd8:	e000e100 	.word	0xe000e100

08006ddc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8006de4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006de8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8006dec:	f003 0301 	and.w	r3, r3, #1
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d013      	beq.n	8006e1c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8006df4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006df8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8006dfc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d00b      	beq.n	8006e1c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8006e04:	e000      	b.n	8006e08 <ITM_SendChar+0x2c>
    {
      __NOP();
 8006e06:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8006e08:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d0f9      	beq.n	8006e06 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8006e12:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	b2d2      	uxtb	r2, r2
 8006e1a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8006e1c:	687b      	ldr	r3, [r7, #4]
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	370c      	adds	r7, #12
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr
	...

08006e2c <HAL_UART_RxCpltCallback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

/* */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b082      	sub	sp, #8
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
	if (UART7 == huart->Instance) {
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a0c      	ldr	r2, [pc, #48]	; (8006e6c <HAL_UART_RxCpltCallback+0x40>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d111      	bne.n	8006e62 <HAL_UART_RxCpltCallback+0x36>
		ITM_SendChar(Received[0]);
 8006e3e:	4b0c      	ldr	r3, [pc, #48]	; (8006e70 <HAL_UART_RxCpltCallback+0x44>)
 8006e40:	781b      	ldrb	r3, [r3, #0]
 8006e42:	4618      	mov	r0, r3
 8006e44:	f7ff ffca 	bl	8006ddc <ITM_SendChar>
		FIFO_PutByte(&FIFO_RX, *Received);
 8006e48:	4b09      	ldr	r3, [pc, #36]	; (8006e70 <HAL_UART_RxCpltCallback+0x44>)
 8006e4a:	781b      	ldrb	r3, [r3, #0]
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	4809      	ldr	r0, [pc, #36]	; (8006e74 <HAL_UART_RxCpltCallback+0x48>)
 8006e50:	f7fd fe88 	bl	8004b64 <FIFO_PutByte>
		if (FIFO_RX.length > 16) {
 8006e54:	4b07      	ldr	r3, [pc, #28]	; (8006e74 <HAL_UART_RxCpltCallback+0x48>)
 8006e56:	891b      	ldrh	r3, [r3, #8]
		}
		HAL_UART_Receive_IT(&huart7, Received, 1); // Ponowne wczenie nasuchiwania
 8006e58:	2201      	movs	r2, #1
 8006e5a:	4905      	ldr	r1, [pc, #20]	; (8006e70 <HAL_UART_RxCpltCallback+0x44>)
 8006e5c:	4806      	ldr	r0, [pc, #24]	; (8006e78 <HAL_UART_RxCpltCallback+0x4c>)
 8006e5e:	f7fd f9f2 	bl	8004246 <HAL_UART_Receive_IT>
	}
}
 8006e62:	bf00      	nop
 8006e64:	3708      	adds	r7, #8
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}
 8006e6a:	bf00      	nop
 8006e6c:	40007800 	.word	0x40007800
 8006e70:	200005f0 	.word	0x200005f0
 8006e74:	20000008 	.word	0x20000008
 8006e78:	20000d30 	.word	0x20000d30
 8006e7c:	00000000 	.word	0x00000000

08006e80 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8006e80:	b590      	push	{r4, r7, lr}
 8006e82:	b087      	sub	sp, #28
 8006e84:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8006e86:	f7fa f875 	bl	8000f74 <HAL_Init>

	/* USER CODE BEGIN Init */
	Scan_falg = 1;
 8006e8a:	4b85      	ldr	r3, [pc, #532]	; (80070a0 <main+0x220>)
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	701a      	strb	r2, [r3, #0]
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8006e90:	f000 fc9a 	bl	80077c8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8006e94:	f7ff fe1a 	bl	8006acc <MX_GPIO_Init>
	MX_DMA_Init();
 8006e98:	f7ff fdf0 	bl	8006a7c <MX_DMA_Init>
	MX_SPI4_Init();
 8006e9c:	f001 fbd0 	bl	8008640 <MX_SPI4_Init>
	MX_SPI5_Init();
 8006ea0:	f001 fc04 	bl	80086ac <MX_SPI5_Init>
	MX_SPI6_Init();
 8006ea4:	f001 fc38 	bl	8008718 <MX_SPI6_Init>
	MX_TIM2_Init();
 8006ea8:	f001 fed8 	bl	8008c5c <MX_TIM2_Init>
	MX_TIM3_Init();
 8006eac:	f001 ff2a 	bl	8008d04 <MX_TIM3_Init>
	MX_TIM8_Init();
 8006eb0:	f001 ff7c 	bl	8008dac <MX_TIM8_Init>
	MX_UART7_Init();
 8006eb4:	f002 f948 	bl	8009148 <MX_UART7_Init>
	MX_GFXSIMULATOR_Init();
 8006eb8:	f7ff fe00 	bl	8006abc <MX_GFXSIMULATOR_Init>
	MX_ADC1_Init();
 8006ebc:	f7ff fca0 	bl	8006800 <MX_ADC1_Init>
	MX_TIM12_Init();
 8006ec0:	f002 f804 	bl	8008ecc <MX_TIM12_Init>
	MX_SPI2_Init();
 8006ec4:	f001 fb86 	bl	80085d4 <MX_SPI2_Init>
	/* USER CODE BEGIN 2 */

	/* Set cs and reset in high state */
	HAL_GPIO_WritePin(RFID1_CS_GPIO_Port, RFID1_CS_Pin, SET);
 8006ec8:	2201      	movs	r2, #1
 8006eca:	2108      	movs	r1, #8
 8006ecc:	4875      	ldr	r0, [pc, #468]	; (80070a4 <main+0x224>)
 8006ece:	f7fb f935 	bl	800213c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFID2_CS_GPIO_Port, RFID2_CS_Pin, SET);
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	2140      	movs	r1, #64	; 0x40
 8006ed6:	4874      	ldr	r0, [pc, #464]	; (80070a8 <main+0x228>)
 8006ed8:	f7fb f930 	bl	800213c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFID1_RST_GPIO_Port, RFID1_RST_Pin, SET);
 8006edc:	2201      	movs	r2, #1
 8006ede:	2110      	movs	r1, #16
 8006ee0:	4870      	ldr	r0, [pc, #448]	; (80070a4 <main+0x224>)
 8006ee2:	f7fb f92b 	bl	800213c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RFID2_RST_GPIO_Port, RFID2_RST_Pin, SET);
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006eec:	486e      	ldr	r0, [pc, #440]	; (80070a8 <main+0x228>)
 8006eee:	f7fb f925 	bl	800213c <HAL_GPIO_WritePin>

	/* display initialization */
	ssd1306_init();
 8006ef2:	f7ff fb79 	bl	80065e8 <ssd1306_init>
	ssd1306_clear_screen(0x00);
 8006ef6:	2000      	movs	r0, #0
 8006ef8:	f7ff f942 	bl	8006180 <ssd1306_clear_screen>
	ssd1306_hello_word();
 8006efc:	f7ff fc40 	bl	8006780 <ssd1306_hello_word>

	/* MFRC522 initialization  */
	HAL_Delay(300);
 8006f00:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006f04:	f7fa f8a8 	bl	8001058 <HAL_Delay>
	MFRC552_preinit(&rfid1, &rfid2);
 8006f08:	4968      	ldr	r1, [pc, #416]	; (80070ac <main+0x22c>)
 8006f0a:	4869      	ldr	r0, [pc, #420]	; (80070b0 <main+0x230>)
 8006f0c:	f7fe fde6 	bl	8005adc <MFRC552_preinit>
	SPI_use_instance = &rfid2;  //	assigning an rfid instance
 8006f10:	4b68      	ldr	r3, [pc, #416]	; (80070b4 <main+0x234>)
 8006f12:	4a66      	ldr	r2, [pc, #408]	; (80070ac <main+0x22c>)
 8006f14:	601a      	str	r2, [r3, #0]
	MFRC522_Init();
 8006f16:	f7ff f883 	bl	8006020 <MFRC522_Init>
	SPI_use_instance = &rfid1;	//	assigning an rfid instance
 8006f1a:	4b66      	ldr	r3, [pc, #408]	; (80070b4 <main+0x234>)
 8006f1c:	4a64      	ldr	r2, [pc, #400]	; (80070b0 <main+0x230>)
 8006f1e:	601a      	str	r2, [r3, #0]
	MFRC522_Init();
 8006f20:	f7ff f87e 	bl	8006020 <MFRC522_Init>

	/* end of initialization, sound signal */
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
 8006f24:	2201      	movs	r2, #1
 8006f26:	2101      	movs	r1, #1
 8006f28:	4863      	ldr	r0, [pc, #396]	; (80070b8 <main+0x238>)
 8006f2a:	f7fb f907 	bl	800213c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8006f2e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006f32:	f7fa f891 	bl	8001058 <HAL_Delay>
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, RESET);
 8006f36:	2200      	movs	r2, #0
 8006f38:	2101      	movs	r1, #1
 8006f3a:	485f      	ldr	r0, [pc, #380]	; (80070b8 <main+0x238>)
 8006f3c:	f7fb f8fe 	bl	800213c <HAL_GPIO_WritePin>

	/* NRF24 initialization */
	nRF24_CE_H();
 8006f40:	2201      	movs	r2, #1
 8006f42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006f46:	485d      	ldr	r0, [pc, #372]	; (80070bc <main+0x23c>)
 8006f48:	f7fb f8f8 	bl	800213c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8006f4c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006f50:	f7fa f882 	bl	8001058 <HAL_Delay>
	nRF24_CE_L();
 8006f54:	2200      	movs	r2, #0
 8006f56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006f5a:	4858      	ldr	r0, [pc, #352]	; (80070bc <main+0x23c>)
 8006f5c:	f7fb f8ee 	bl	800213c <HAL_GPIO_WritePin>
	nRF24_Check();
 8006f60:	f000 fe5a 	bl	8007c18 <nRF24_Check>
	nRF24_Init();
 8006f64:	f000 fe06 	bl	8007b74 <nRF24_Init>
	HAL_Delay(200);
 8006f68:	20c8      	movs	r0, #200	; 0xc8
 8006f6a:	f7fa f875 	bl	8001058 <HAL_Delay>
	nRF24_setConfiguration();
 8006f6e:	f001 fabf 	bl	80084f0 <nRF24_setConfiguration>
	HAL_Delay(200);
 8006f72:	20c8      	movs	r0, #200	; 0xc8
 8006f74:	f7fa f870 	bl	8001058 <HAL_Delay>
	nRF24_PrintSetting();
 8006f78:	f001 f8de 	bl	8008138 <nRF24_PrintSetting>

	/* initialization of encoders and timer */
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8006f7c:	2100      	movs	r1, #0
 8006f7e:	4850      	ldr	r0, [pc, #320]	; (80070c0 <main+0x240>)
 8006f80:	f7fc f9a4 	bl	80032cc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8006f84:	2104      	movs	r1, #4
 8006f86:	484e      	ldr	r0, [pc, #312]	; (80070c0 <main+0x240>)
 8006f88:	f7fc f9a0 	bl	80032cc <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8006f8c:	213c      	movs	r1, #60	; 0x3c
 8006f8e:	484d      	ldr	r0, [pc, #308]	; (80070c4 <main+0x244>)
 8006f90:	f7fc fa6c 	bl	800346c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8006f94:	213c      	movs	r1, #60	; 0x3c
 8006f96:	484c      	ldr	r0, [pc, #304]	; (80070c8 <main+0x248>)
 8006f98:	f7fc fa68 	bl	800346c <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim12);				 // start system timer
 8006f9c:	484b      	ldr	r0, [pc, #300]	; (80070cc <main+0x24c>)
 8006f9e:	f7fc f945 	bl	800322c <HAL_TIM_Base_Start_IT>
	HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn); 	 // start of timer interrupts
 8006fa2:	202b      	movs	r0, #43	; 0x2b
 8006fa4:	f7fa fbe3 	bl	800176e <HAL_NVIC_EnableIRQ>

	/* initialization led stript */
	vLedStrip_Init(&LedStrip);
 8006fa8:	4849      	ldr	r0, [pc, #292]	; (80070d0 <main+0x250>)
 8006faa:	f7fd ff26 	bl	8004dfa <vLedStrip_Init>

	/* Initialization motors and regulator PID */
	vMotor_init(&MotorLeft, &MotorRight);
 8006fae:	4949      	ldr	r1, [pc, #292]	; (80070d4 <main+0x254>)
 8006fb0:	4849      	ldr	r0, [pc, #292]	; (80070d8 <main+0x258>)
 8006fb2:	f7fe f973 	bl	800529c <vMotor_init>
	vMotorPID_init(&MotorPID_Left, &MotorPID_Right);
 8006fb6:	4949      	ldr	r1, [pc, #292]	; (80070dc <main+0x25c>)
 8006fb8:	4849      	ldr	r0, [pc, #292]	; (80070e0 <main+0x260>)
 8006fba:	f7fe fa79 	bl	80054b0 <vMotorPID_init>

	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8006fbe:	2017      	movs	r0, #23
 8006fc0:	f7fa fbd5 	bl	800176e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8006fc4:	2009      	movs	r0, #9
 8006fc6:	f7fa fbd2 	bl	800176e <HAL_NVIC_EnableIRQ>

	//TODO: delete this and implement application value task
	MotorPID_Left.ValueTask = 4;
 8006fca:	4b45      	ldr	r3, [pc, #276]	; (80070e0 <main+0x260>)
 8006fcc:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8006fd0:	61da      	str	r2, [r3, #28]
	MotorPID_Right.ValueTask = 4;
 8006fd2:	4b42      	ldr	r3, [pc, #264]	; (80070dc <main+0x25c>)
 8006fd4:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8006fd8:	61da      	str	r2, [r3, #28]
//	FIFO_Clear(&FIFO_RX);
//	PROTOCOL_LinBuffClr(&LinearBuffer);
//
//	HAL_ADC_Start_DMA(&hadc1, ADC_tab, 3);
//	printf("sytem init\n\r");
	ssd1306_clear_screen(0x00);
 8006fda:	2000      	movs	r0, #0
 8006fdc:	f7ff f8d0 	bl	8006180 <ssd1306_clear_screen>
	noSendTCP = 1;
 8006fe0:	4b40      	ldr	r3, [pc, #256]	; (80070e4 <main+0x264>)
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	701a      	strb	r2, [r3, #0]

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		if (nRF24_GetStatus_RXFIFO() != nRF24_STATUS_RXFIFO_EMPTY) {
 8006fe6:	f000 ffe8 	bl	8007fba <nRF24_GetStatus_RXFIFO>
 8006fea:	4603      	mov	r3, r0
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	f000 80a8 	beq.w	8007142 <main+0x2c2>
			// Get a payload from the transceiver

			pipe = nRF24_ReadPayload(nRF24_payloadRx, &payload_length);
 8006ff2:	493d      	ldr	r1, [pc, #244]	; (80070e8 <main+0x268>)
 8006ff4:	483d      	ldr	r0, [pc, #244]	; (80070ec <main+0x26c>)
 8006ff6:	f001 f821 	bl	800803c <nRF24_ReadPayload>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	461a      	mov	r2, r3
 8006ffe:	4b3c      	ldr	r3, [pc, #240]	; (80070f0 <main+0x270>)
 8007000:	701a      	strb	r2, [r3, #0]

			// Clear all pending IRQ flags
			nRF24_ClearIRQFlags();
 8007002:	f000 fff5 	bl	8007ff0 <nRF24_ClearIRQFlags>

			printf("RCV PIPE%d", pipe);
 8007006:	4b3a      	ldr	r3, [pc, #232]	; (80070f0 <main+0x270>)
 8007008:	781b      	ldrb	r3, [r3, #0]
 800700a:	4619      	mov	r1, r3
 800700c:	4839      	ldr	r0, [pc, #228]	; (80070f4 <main+0x274>)
 800700e:	f002 fa31 	bl	8009474 <iprintf>
			printf(" PAYLOAD:> ");
 8007012:	4839      	ldr	r0, [pc, #228]	; (80070f8 <main+0x278>)
 8007014:	f002 fa2e 	bl	8009474 <iprintf>
			for (int i = 0; i < 32; i++)
 8007018:	2300      	movs	r3, #0
 800701a:	617b      	str	r3, [r7, #20]
 800701c:	e009      	b.n	8007032 <main+0x1b2>
				printf("%c",nRF24_payloadRx[i]);
 800701e:	4a33      	ldr	r2, [pc, #204]	; (80070ec <main+0x26c>)
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	4413      	add	r3, r2
 8007024:	781b      	ldrb	r3, [r3, #0]
 8007026:	4618      	mov	r0, r3
 8007028:	f002 fa3c 	bl	80094a4 <putchar>
			for (int i = 0; i < 32; i++)
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	3301      	adds	r3, #1
 8007030:	617b      	str	r3, [r7, #20]
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	2b1f      	cmp	r3, #31
 8007036:	ddf2      	ble.n	800701e <main+0x19e>

			printf("\r\n");
 8007038:	4830      	ldr	r0, [pc, #192]	; (80070fc <main+0x27c>)
 800703a:	f002 faa3 	bl	8009584 <puts>
			nRF24_SetOperationalMode(nRF24_MODE_TX);
 800703e:	2000      	movs	r0, #0
 8007040:	f000 fe37 	bl	8007cb2 <nRF24_SetOperationalMode>
			uint8_t size;
			size = sprintf(nRF24_payloadTx, (uint8_t*) "OK -> ");
 8007044:	4b2e      	ldr	r3, [pc, #184]	; (8007100 <main+0x280>)
 8007046:	4a2f      	ldr	r2, [pc, #188]	; (8007104 <main+0x284>)
 8007048:	6810      	ldr	r0, [r2, #0]
 800704a:	6018      	str	r0, [r3, #0]
 800704c:	8891      	ldrh	r1, [r2, #4]
 800704e:	7992      	ldrb	r2, [r2, #6]
 8007050:	8099      	strh	r1, [r3, #4]
 8007052:	719a      	strb	r2, [r3, #6]
 8007054:	2306      	movs	r3, #6
 8007056:	71fb      	strb	r3, [r7, #7]
			sprintf(nRF24_payloadTx + size,nRF24_payloadRx);
 8007058:	79fb      	ldrb	r3, [r7, #7]
 800705a:	4a29      	ldr	r2, [pc, #164]	; (8007100 <main+0x280>)
 800705c:	4413      	add	r3, r2
 800705e:	4923      	ldr	r1, [pc, #140]	; (80070ec <main+0x26c>)
 8007060:	4618      	mov	r0, r3
 8007062:	f002 faa7 	bl	80095b4 <siprintf>

			tx_res = nRF24_TransmitPacket((uint8_t*) nRF24_payloadTx, 32,
 8007066:	4a28      	ldr	r2, [pc, #160]	; (8007108 <main+0x288>)
 8007068:	2120      	movs	r1, #32
 800706a:	4825      	ldr	r0, [pc, #148]	; (8007100 <main+0x280>)
 800706c:	f001 f818 	bl	80080a0 <nRF24_TransmitPacket>
 8007070:	4603      	mov	r3, r0
 8007072:	461a      	mov	r2, r3
 8007074:	4b25      	ldr	r3, [pc, #148]	; (800710c <main+0x28c>)
 8007076:	701a      	strb	r2, [r3, #0]
					nRF24_WAIT_TIMEOUT);

			switch (tx_res) {
 8007078:	4b24      	ldr	r3, [pc, #144]	; (800710c <main+0x28c>)
 800707a:	781b      	ldrb	r3, [r3, #0]
 800707c:	2b02      	cmp	r3, #2
 800707e:	d007      	beq.n	8007090 <main+0x210>
 8007080:	2b03      	cmp	r3, #3
 8007082:	d009      	beq.n	8007098 <main+0x218>
 8007084:	2b01      	cmp	r3, #1
 8007086:	d149      	bne.n	800711c <main+0x29c>
			case nRF24_TX_SUCCESS:
				printf("OK");
 8007088:	4821      	ldr	r0, [pc, #132]	; (8007110 <main+0x290>)
 800708a:	f002 f9f3 	bl	8009474 <iprintf>
				break;
 800708e:	e049      	b.n	8007124 <main+0x2a4>
			case nRF24_TX_TIMEOUT:
				printf("TIMEOUT");
 8007090:	4820      	ldr	r0, [pc, #128]	; (8007114 <main+0x294>)
 8007092:	f002 f9ef 	bl	8009474 <iprintf>
				break;
 8007096:	e045      	b.n	8007124 <main+0x2a4>
			case nRF24_TX_MAXRT:
				printf("MAX RETRANSMIT");
 8007098:	481f      	ldr	r0, [pc, #124]	; (8007118 <main+0x298>)
 800709a:	f002 f9eb 	bl	8009474 <iprintf>
				break;
 800709e:	e041      	b.n	8007124 <main+0x2a4>
 80070a0:	200004ca 	.word	0x200004ca
 80070a4:	40021000 	.word	0x40021000
 80070a8:	40021400 	.word	0x40021400
 80070ac:	20000858 	.word	0x20000858
 80070b0:	200009b4 	.word	0x200009b4
 80070b4:	20000540 	.word	0x20000540
 80070b8:	40020800 	.word	0x40020800
 80070bc:	40020c00 	.word	0x40020c00
 80070c0:	20000c30 	.word	0x20000c30
 80070c4:	20000cb0 	.word	0x20000cb0
 80070c8:	20000c70 	.word	0x20000c70
 80070cc:	20000cf0 	.word	0x20000cf0
 80070d0:	200006b4 	.word	0x200006b4
 80070d4:	200008c0 	.word	0x200008c0
 80070d8:	20000a5c 	.word	0x20000a5c
 80070dc:	200006c4 	.word	0x200006c4
 80070e0:	200006e8 	.word	0x200006e8
 80070e4:	20000522 	.word	0x20000522
 80070e8:	20000657 	.word	0x20000657
 80070ec:	200008f0 	.word	0x200008f0
 80070f0:	2000080f 	.word	0x2000080f
 80070f4:	0800a6ac 	.word	0x0800a6ac
 80070f8:	0800a6b8 	.word	0x0800a6b8
 80070fc:	0800a6c4 	.word	0x0800a6c4
 8007100:	20000910 	.word	0x20000910
 8007104:	0800a6c8 	.word	0x0800a6c8
 8007108:	000fffff 	.word	0x000fffff
 800710c:	20000656 	.word	0x20000656
 8007110:	0800a6d0 	.word	0x0800a6d0
 8007114:	0800a6d4 	.word	0x0800a6d4
 8007118:	0800a6dc 	.word	0x0800a6dc
			default:
				printf("ERROR");
 800711c:	48a6      	ldr	r0, [pc, #664]	; (80073b8 <main+0x538>)
 800711e:	f002 f9a9 	bl	8009474 <iprintf>
				break;
 8007122:	bf00      	nop
			}
			printf("\r\n");
 8007124:	48a5      	ldr	r0, [pc, #660]	; (80073bc <main+0x53c>)
 8007126:	f002 fa2d 	bl	8009584 <puts>

			nRF24_SetOperationalMode(nRF24_MODE_RX); // switch transceiver to the RX mode
 800712a:	2001      	movs	r0, #1
 800712c:	f000 fdc1 	bl	8007cb2 <nRF24_SetOperationalMode>
			nRF24_SetPowerMode(nRF24_PWR_UP); // wake-up transceiver (in case if it sleeping)
 8007130:	2002      	movs	r0, #2
 8007132:	f000 fd9f 	bl	8007c74 <nRF24_SetPowerMode>
			nRF24_CE_H();
 8007136:	2201      	movs	r2, #1
 8007138:	f44f 7180 	mov.w	r1, #256	; 0x100
 800713c:	48a0      	ldr	r0, [pc, #640]	; (80073c0 <main+0x540>)
 800713e:	f7fa fffd 	bl	800213c <HAL_GPIO_WritePin>

		}

		if (Start_charging) {
 8007142:	4ba0      	ldr	r3, [pc, #640]	; (80073c4 <main+0x544>)
 8007144:	781b      	ldrb	r3, [r3, #0]
 8007146:	b2db      	uxtb	r3, r3
 8007148:	2b00      	cmp	r3, #0
 800714a:	d010      	beq.n	800716e <main+0x2ee>
			Home_flag = 0;
 800714c:	4b9e      	ldr	r3, [pc, #632]	; (80073c8 <main+0x548>)
 800714e:	2200      	movs	r2, #0
 8007150:	701a      	strb	r2, [r3, #0]
			vMotor_Control(&MotorLeft, BreakeSoft);
 8007152:	2103      	movs	r1, #3
 8007154:	489d      	ldr	r0, [pc, #628]	; (80073cc <main+0x54c>)
 8007156:	f7fe f905 	bl	8005364 <vMotor_Control>
			vMotor_Control(&MotorRight, BreakeSoft);
 800715a:	2103      	movs	r1, #3
 800715c:	489c      	ldr	r0, [pc, #624]	; (80073d0 <main+0x550>)
 800715e:	f7fe f901 	bl	8005364 <vMotor_Control>
			Charging = TRUE;
 8007162:	4b9c      	ldr	r3, [pc, #624]	; (80073d4 <main+0x554>)
 8007164:	2201      	movs	r2, #1
 8007166:	701a      	strb	r2, [r3, #0]
			Start_charging = FALSE;
 8007168:	4b96      	ldr	r3, [pc, #600]	; (80073c4 <main+0x544>)
 800716a:	2200      	movs	r2, #0
 800716c:	701a      	strb	r2, [r3, #0]
		}
		if (Charging) {
 800716e:	4b99      	ldr	r3, [pc, #612]	; (80073d4 <main+0x554>)
 8007170:	781b      	ldrb	r3, [r3, #0]
 8007172:	b2db      	uxtb	r3, r3
 8007174:	2b00      	cmp	r3, #0
 8007176:	d032      	beq.n	80071de <main+0x35e>
			if (BatteryVoltage > 11.8) {
 8007178:	4b97      	ldr	r3, [pc, #604]	; (80073d8 <main+0x558>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4618      	mov	r0, r3
 800717e:	f7f9 f9eb 	bl	8000558 <__aeabi_f2d>
 8007182:	a38b      	add	r3, pc, #556	; (adr r3, 80073b0 <main+0x530>)
 8007184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007188:	f7f9 fcca 	bl	8000b20 <__aeabi_dcmpgt>
 800718c:	4603      	mov	r3, r0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d025      	beq.n	80071de <main+0x35e>
				Charging = FALSE;
 8007192:	4b90      	ldr	r3, [pc, #576]	; (80073d4 <main+0x554>)
 8007194:	2200      	movs	r2, #0
 8007196:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
 8007198:	2201      	movs	r2, #1
 800719a:	2101      	movs	r1, #1
 800719c:	488f      	ldr	r0, [pc, #572]	; (80073dc <main+0x55c>)
 800719e:	f7fa ffcd 	bl	800213c <HAL_GPIO_WritePin>
				Charging = FALSE;
 80071a2:	4b8c      	ldr	r3, [pc, #560]	; (80073d4 <main+0x554>)
 80071a4:	2200      	movs	r2, #0
 80071a6:	701a      	strb	r2, [r3, #0]
				vMotorPID_clear(&MotorPID_Left, &MotorPID_Right);
 80071a8:	498d      	ldr	r1, [pc, #564]	; (80073e0 <main+0x560>)
 80071aa:	488e      	ldr	r0, [pc, #568]	; (80073e4 <main+0x564>)
 80071ac:	f7fe f9c2 	bl	8005534 <vMotorPID_clear>
				MotorPID_Left.ValueTask = 3;
 80071b0:	4b8c      	ldr	r3, [pc, #560]	; (80073e4 <main+0x564>)
 80071b2:	4a8d      	ldr	r2, [pc, #564]	; (80073e8 <main+0x568>)
 80071b4:	61da      	str	r2, [r3, #28]
				MotorPID_Right.ValueTask = 3;
 80071b6:	4b8a      	ldr	r3, [pc, #552]	; (80073e0 <main+0x560>)
 80071b8:	4a8b      	ldr	r2, [pc, #556]	; (80073e8 <main+0x568>)
 80071ba:	61da      	str	r2, [r3, #28]
				MotorPID_Left.e_sum = 0;
 80071bc:	4b89      	ldr	r3, [pc, #548]	; (80073e4 <main+0x564>)
 80071be:	2200      	movs	r2, #0
 80071c0:	829a      	strh	r2, [r3, #20]
				MotorPID_Right.e_sum = 0;
 80071c2:	4b87      	ldr	r3, [pc, #540]	; (80073e0 <main+0x560>)
 80071c4:	2200      	movs	r2, #0
 80071c6:	829a      	strh	r2, [r3, #20]
				vMotor_Control(&MotorLeft, Back);
 80071c8:	2101      	movs	r1, #1
 80071ca:	4880      	ldr	r0, [pc, #512]	; (80073cc <main+0x54c>)
 80071cc:	f7fe f8ca 	bl	8005364 <vMotor_Control>
				vMotor_Control(&MotorRight, Back);
 80071d0:	2101      	movs	r1, #1
 80071d2:	487f      	ldr	r0, [pc, #508]	; (80073d0 <main+0x550>)
 80071d4:	f7fe f8c6 	bl	8005364 <vMotor_Control>
				Semafor_BackHome = TRUE;
 80071d8:	4b84      	ldr	r3, [pc, #528]	; (80073ec <main+0x56c>)
 80071da:	2201      	movs	r2, #1
 80071dc:	701a      	strb	r2, [r3, #0]
			}
		}

		if (Backwards_timerStop > 3000) {
 80071de:	4b84      	ldr	r3, [pc, #528]	; (80073f0 <main+0x570>)
 80071e0:	881b      	ldrh	r3, [r3, #0]
 80071e2:	b29b      	uxth	r3, r3
 80071e4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d912      	bls.n	8007212 <main+0x392>
			Backwards_timerStop = 0;
 80071ec:	4b80      	ldr	r3, [pc, #512]	; (80073f0 <main+0x570>)
 80071ee:	2200      	movs	r2, #0
 80071f0:	801a      	strh	r2, [r3, #0]
			Semafor_BackHome = FALSE;
 80071f2:	4b7e      	ldr	r3, [pc, #504]	; (80073ec <main+0x56c>)
 80071f4:	2200      	movs	r2, #0
 80071f6:	701a      	strb	r2, [r3, #0]
			vMotor_Control(&MotorLeft, BreakeSoft);
 80071f8:	2103      	movs	r1, #3
 80071fa:	4874      	ldr	r0, [pc, #464]	; (80073cc <main+0x54c>)
 80071fc:	f7fe f8b2 	bl	8005364 <vMotor_Control>
			vMotor_Control(&MotorRight, BreakeSoft);
 8007200:	2103      	movs	r1, #3
 8007202:	4873      	ldr	r0, [pc, #460]	; (80073d0 <main+0x550>)
 8007204:	f7fe f8ae 	bl	8005364 <vMotor_Control>
			HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, RESET);
 8007208:	2200      	movs	r2, #0
 800720a:	2101      	movs	r1, #1
 800720c:	4873      	ldr	r0, [pc, #460]	; (80073dc <main+0x55c>)
 800720e:	f7fa ff95 	bl	800213c <HAL_GPIO_WritePin>
		}

		if (Display_VT > 1000) {
 8007212:	4b78      	ldr	r3, [pc, #480]	; (80073f4 <main+0x574>)
 8007214:	881b      	ldrh	r3, [r3, #0]
 8007216:	b29b      	uxth	r3, r3
 8007218:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800721c:	d90e      	bls.n	800723c <main+0x3bc>
			Display_VT = 0;
 800721e:	4b75      	ldr	r3, [pc, #468]	; (80073f4 <main+0x574>)
 8007220:	2200      	movs	r2, #0
 8007222:	801a      	strh	r2, [r3, #0]
			OLED_data.ADC_valueTemp = ADC_tab[1];
 8007224:	4b74      	ldr	r3, [pc, #464]	; (80073f8 <main+0x578>)
 8007226:	885a      	ldrh	r2, [r3, #2]
 8007228:	4b74      	ldr	r3, [pc, #464]	; (80073fc <main+0x57c>)
 800722a:	805a      	strh	r2, [r3, #2]
			OLED_data.ADC_valueVoltage = ADC_tab[0];
 800722c:	4b72      	ldr	r3, [pc, #456]	; (80073f8 <main+0x578>)
 800722e:	881a      	ldrh	r2, [r3, #0]
 8007230:	4b72      	ldr	r3, [pc, #456]	; (80073fc <main+0x57c>)
 8007232:	801a      	strh	r2, [r3, #0]
			OLED_GIU(&OLED_data, eDisplayVoltageAndTemp);
 8007234:	2101      	movs	r1, #1
 8007236:	4871      	ldr	r0, [pc, #452]	; (80073fc <main+0x57c>)
 8007238:	f7fe fa9a 	bl	8005770 <OLED_GIU>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		/* re-reading card reading support  */
		if (Flag_Close_RFID > 3000) {
 800723c:	4b70      	ldr	r3, [pc, #448]	; (8007400 <main+0x580>)
 800723e:	881b      	ldrh	r3, [r3, #0]
 8007240:	b29b      	uxth	r3, r3
 8007242:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8007246:	4293      	cmp	r3, r2
 8007248:	d923      	bls.n	8007292 <main+0x412>
			//TODO poprawic powielone zmienen + nie dzialajace przerwanie ponowienia
			if (Count_NoReadRFID > 2) {
 800724a:	4b6e      	ldr	r3, [pc, #440]	; (8007404 <main+0x584>)
 800724c:	781b      	ldrb	r3, [r3, #0]
 800724e:	b2db      	uxtb	r3, r3
 8007250:	2b02      	cmp	r3, #2
 8007252:	d90e      	bls.n	8007272 <main+0x3f2>
				rfid_onRead = 0;
 8007254:	4b6c      	ldr	r3, [pc, #432]	; (8007408 <main+0x588>)
 8007256:	2200      	movs	r2, #0
 8007258:	701a      	strb	r2, [r3, #0]
				Semaphor_CloseRFID = 0;
 800725a:	4b6c      	ldr	r3, [pc, #432]	; (800740c <main+0x58c>)
 800725c:	2200      	movs	r2, #0
 800725e:	701a      	strb	r2, [r3, #0]
				Count_NoReadRFID = 0;
 8007260:	4b68      	ldr	r3, [pc, #416]	; (8007404 <main+0x584>)
 8007262:	2200      	movs	r2, #0
 8007264:	701a      	strb	r2, [r3, #0]
				Semaphor_NoReadRFID = 0;
 8007266:	4b6a      	ldr	r3, [pc, #424]	; (8007410 <main+0x590>)
 8007268:	2200      	movs	r2, #0
 800726a:	701a      	strb	r2, [r3, #0]
				Flag_Close_RFID = 0;
 800726c:	4b64      	ldr	r3, [pc, #400]	; (8007400 <main+0x580>)
 800726e:	2200      	movs	r2, #0
 8007270:	801a      	strh	r2, [r3, #0]
			}

			Flag_Close_RFID = 0;
 8007272:	4b63      	ldr	r3, [pc, #396]	; (8007400 <main+0x580>)
 8007274:	2200      	movs	r2, #0
 8007276:	801a      	strh	r2, [r3, #0]
			Semaphor_CloseRFID = 0;
 8007278:	4b64      	ldr	r3, [pc, #400]	; (800740c <main+0x58c>)
 800727a:	2200      	movs	r2, #0
 800727c:	701a      	strb	r2, [r3, #0]
			Semaphor_NoReadRFID = 1;
 800727e:	4b64      	ldr	r3, [pc, #400]	; (8007410 <main+0x590>)
 8007280:	2201      	movs	r2, #1
 8007282:	701a      	strb	r2, [r3, #0]
			Count_NoReadRFID++;
 8007284:	4b5f      	ldr	r3, [pc, #380]	; (8007404 <main+0x584>)
 8007286:	781b      	ldrb	r3, [r3, #0]
 8007288:	b2db      	uxtb	r3, r3
 800728a:	3301      	adds	r3, #1
 800728c:	b2da      	uxtb	r2, r3
 800728e:	4b5d      	ldr	r3, [pc, #372]	; (8007404 <main+0x584>)
 8007290:	701a      	strb	r2, [r3, #0]
//			ssd1306_display_string(0, 0, (uint8_t*) "brak proba -> ", 14, 1);
//			ssd1306_display_num(100, 0, Count_NoReadRFID, 3, 14);
//			ssd1306_refresh_gram();
		}

		if (Semaphor_CloseRFID && Flag_read_card > 250) { //TODO: wprowadzic enuma !!!, stworzyc funkcje switcha spi
 8007292:	4b5e      	ldr	r3, [pc, #376]	; (800740c <main+0x58c>)
 8007294:	781b      	ldrb	r3, [r3, #0]
 8007296:	b2db      	uxtb	r3, r3
 8007298:	2b00      	cmp	r3, #0
 800729a:	f000 80de 	beq.w	800745a <main+0x5da>
 800729e:	4b5d      	ldr	r3, [pc, #372]	; (8007414 <main+0x594>)
 80072a0:	881b      	ldrh	r3, [r3, #0]
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	2bfa      	cmp	r3, #250	; 0xfa
 80072a6:	f240 80d8 	bls.w	800745a <main+0x5da>
			Flag_read_card = 0;
 80072aa:	4b5a      	ldr	r3, [pc, #360]	; (8007414 <main+0x594>)
 80072ac:	2200      	movs	r2, #0
 80072ae:	801a      	strh	r2, [r3, #0]
			if (rfid_id) {
 80072b0:	4b59      	ldr	r3, [pc, #356]	; (8007418 <main+0x598>)
 80072b2:	781b      	ldrb	r3, [r3, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d006      	beq.n	80072c6 <main+0x446>
				SPI_use_instance = &rfid1;
 80072b8:	4b58      	ldr	r3, [pc, #352]	; (800741c <main+0x59c>)
 80072ba:	4a59      	ldr	r2, [pc, #356]	; (8007420 <main+0x5a0>)
 80072bc:	601a      	str	r2, [r3, #0]
				rfid_id = RFID1;
 80072be:	4b56      	ldr	r3, [pc, #344]	; (8007418 <main+0x598>)
 80072c0:	2200      	movs	r2, #0
 80072c2:	701a      	strb	r2, [r3, #0]
 80072c4:	e005      	b.n	80072d2 <main+0x452>
			} else {
				SPI_use_instance = &rfid2;
 80072c6:	4b55      	ldr	r3, [pc, #340]	; (800741c <main+0x59c>)
 80072c8:	4a56      	ldr	r2, [pc, #344]	; (8007424 <main+0x5a4>)
 80072ca:	601a      	str	r2, [r3, #0]
				rfid_id = RFID2;
 80072cc:	4b52      	ldr	r3, [pc, #328]	; (8007418 <main+0x598>)
 80072ce:	2201      	movs	r2, #1
 80072d0:	701a      	strb	r2, [r3, #0]
			}
			if (MFRC522_Check(CardID) == MI_OK) {
 80072d2:	4855      	ldr	r0, [pc, #340]	; (8007428 <main+0x5a8>)
 80072d4:	f7fe fcd9 	bl	8005c8a <MFRC522_Check>
 80072d8:	4603      	mov	r3, r0
 80072da:	2b00      	cmp	r3, #0
 80072dc:	f040 80ba 	bne.w	8007454 <main+0x5d4>
				OLED_refreshOn = 1;
 80072e0:	4b52      	ldr	r3, [pc, #328]	; (800742c <main+0x5ac>)
 80072e2:	2201      	movs	r2, #1
 80072e4:	701a      	strb	r2, [r3, #0]
				rfid_onRead = 0;
 80072e6:	4b48      	ldr	r3, [pc, #288]	; (8007408 <main+0x588>)
 80072e8:	2200      	movs	r2, #0
 80072ea:	701a      	strb	r2, [r3, #0]
				Semaphor_CloseRFID = 0;
 80072ec:	4b47      	ldr	r3, [pc, #284]	; (800740c <main+0x58c>)
 80072ee:	2200      	movs	r2, #0
 80072f0:	701a      	strb	r2, [r3, #0]
				Count_NoReadRFID = 0;
 80072f2:	4b44      	ldr	r3, [pc, #272]	; (8007404 <main+0x584>)
 80072f4:	2200      	movs	r2, #0
 80072f6:	701a      	strb	r2, [r3, #0]
				Semaphor_NoReadRFID = 0;
 80072f8:	4b45      	ldr	r3, [pc, #276]	; (8007410 <main+0x590>)
 80072fa:	2200      	movs	r2, #0
 80072fc:	701a      	strb	r2, [r3, #0]
				Flag_Close_RFID = 0;
 80072fe:	4b40      	ldr	r3, [pc, #256]	; (8007400 <main+0x580>)
 8007300:	2200      	movs	r2, #0
 8007302:	801a      	strh	r2, [r3, #0]

				if (rfid_id) {
 8007304:	4b44      	ldr	r3, [pc, #272]	; (8007418 <main+0x598>)
 8007306:	781b      	ldrb	r3, [r3, #0]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d018      	beq.n	800733e <main+0x4be>
					for (int q = 0; q <= 3; q++)
 800730c:	2300      	movs	r3, #0
 800730e:	613b      	str	r3, [r7, #16]
 8007310:	e00c      	b.n	800732c <main+0x4ac>
						OLED_data.LastCard[q] = CardID[q];
 8007312:	4a45      	ldr	r2, [pc, #276]	; (8007428 <main+0x5a8>)
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	4413      	add	r3, r2
 8007318:	7819      	ldrb	r1, [r3, #0]
 800731a:	4a38      	ldr	r2, [pc, #224]	; (80073fc <main+0x57c>)
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	4413      	add	r3, r2
 8007320:	3304      	adds	r3, #4
 8007322:	460a      	mov	r2, r1
 8007324:	701a      	strb	r2, [r3, #0]
					for (int q = 0; q <= 3; q++)
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	3301      	adds	r3, #1
 800732a:	613b      	str	r3, [r7, #16]
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	2b03      	cmp	r3, #3
 8007330:	ddef      	ble.n	8007312 <main+0x492>
					pushItem(&STOS_CardSector, &LastCard, &LastSector);
 8007332:	4a3f      	ldr	r2, [pc, #252]	; (8007430 <main+0x5b0>)
 8007334:	493f      	ldr	r1, [pc, #252]	; (8007434 <main+0x5b4>)
 8007336:	4840      	ldr	r0, [pc, #256]	; (8007438 <main+0x5b8>)
 8007338:	f7ff fb4a 	bl	80069d0 <pushItem>
 800733c:	e031      	b.n	80073a2 <main+0x522>
				} else {
					for (int q = 0; q <= 3; q++)
 800733e:	2300      	movs	r3, #0
 8007340:	60fb      	str	r3, [r7, #12]
 8007342:	e00c      	b.n	800735e <main+0x4de>
						OLED_data.LastSector[q] = CardID[q];
 8007344:	4a38      	ldr	r2, [pc, #224]	; (8007428 <main+0x5a8>)
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	4413      	add	r3, r2
 800734a:	7819      	ldrb	r1, [r3, #0]
 800734c:	4a2b      	ldr	r2, [pc, #172]	; (80073fc <main+0x57c>)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	4413      	add	r3, r2
 8007352:	3308      	adds	r3, #8
 8007354:	460a      	mov	r2, r1
 8007356:	701a      	strb	r2, [r3, #0]
					for (int q = 0; q <= 3; q++)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	3301      	adds	r3, #1
 800735c:	60fb      	str	r3, [r7, #12]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2b03      	cmp	r3, #3
 8007362:	ddef      	ble.n	8007344 <main+0x4c4>
					if (Home_checkCard((uint8_t*) HomeCardID,
 8007364:	4930      	ldr	r1, [pc, #192]	; (8007428 <main+0x5a8>)
 8007366:	4835      	ldr	r0, [pc, #212]	; (800743c <main+0x5bc>)
 8007368:	f7fd fc5c 	bl	8004c24 <Home_checkCard>
 800736c:	4603      	mov	r3, r0
 800736e:	2b00      	cmp	r3, #0
 8007370:	d017      	beq.n	80073a2 <main+0x522>
							(uint8_t*) CardID)) {
						NVIC_DisableIRQ(EXTI9_5_IRQn);
 8007372:	2017      	movs	r0, #23
 8007374:	f7ff fd10 	bl	8006d98 <__NVIC_DisableIRQ>
						Scan_falg = FALSE;
 8007378:	4b31      	ldr	r3, [pc, #196]	; (8007440 <main+0x5c0>)
 800737a:	2200      	movs	r2, #0
 800737c:	701a      	strb	r2, [r3, #0]
						HomeCard_enable = TRUE;
 800737e:	4b31      	ldr	r3, [pc, #196]	; (8007444 <main+0x5c4>)
 8007380:	2201      	movs	r2, #1
 8007382:	701a      	strb	r2, [r3, #0]
						Rotate90_flag = TRUE;
 8007384:	4b30      	ldr	r3, [pc, #192]	; (8007448 <main+0x5c8>)
 8007386:	2201      	movs	r2, #1
 8007388:	701a      	strb	r2, [r3, #0]
						Motor_Left_impulse = 0;
 800738a:	4b30      	ldr	r3, [pc, #192]	; (800744c <main+0x5cc>)
 800738c:	2200      	movs	r2, #0
 800738e:	801a      	strh	r2, [r3, #0]
						Motor_Right_impulse = 0;
 8007390:	4b2f      	ldr	r3, [pc, #188]	; (8007450 <main+0x5d0>)
 8007392:	2200      	movs	r2, #0
 8007394:	801a      	strh	r2, [r3, #0]
						MotorPID_Left.e_sum = 0;
 8007396:	4b13      	ldr	r3, [pc, #76]	; (80073e4 <main+0x564>)
 8007398:	2200      	movs	r2, #0
 800739a:	829a      	strh	r2, [r3, #20]
						MotorPID_Right.e_sum = 0;
 800739c:	4b10      	ldr	r3, [pc, #64]	; (80073e0 <main+0x560>)
 800739e:	2200      	movs	r2, #0
 80073a0:	829a      	strh	r2, [r3, #20]
					}
				}
				OLED_GIU(&OLED_data, eDisplayCard);
 80073a2:	2100      	movs	r1, #0
 80073a4:	4815      	ldr	r0, [pc, #84]	; (80073fc <main+0x57c>)
 80073a6:	f7fe f9e3 	bl	8005770 <OLED_GIU>
 80073aa:	e056      	b.n	800745a <main+0x5da>
 80073ac:	f3af 8000 	nop.w
 80073b0:	9999999a 	.word	0x9999999a
 80073b4:	40279999 	.word	0x40279999
 80073b8:	0800a6ec 	.word	0x0800a6ec
 80073bc:	0800a6c4 	.word	0x0800a6c4
 80073c0:	40020c00 	.word	0x40020c00
 80073c4:	20000530 	.word	0x20000530
 80073c8:	200004ae 	.word	0x200004ae
 80073cc:	20000a5c 	.word	0x20000a5c
 80073d0:	200008c0 	.word	0x200008c0
 80073d4:	20000539 	.word	0x20000539
 80073d8:	2000052c 	.word	0x2000052c
 80073dc:	40020800 	.word	0x40020800
 80073e0:	200006c4 	.word	0x200006c4
 80073e4:	200006e8 	.word	0x200006e8
 80073e8:	40400000 	.word	0x40400000
 80073ec:	20000532 	.word	0x20000532
 80073f0:	20000ac0 	.word	0x20000ac0
 80073f4:	20000536 	.word	0x20000536
 80073f8:	2000053c 	.word	0x2000053c
 80073fc:	20000a8c 	.word	0x20000a8c
 8007400:	20000520 	.word	0x20000520
 8007404:	200004c9 	.word	0x200004c9
 8007408:	200004ad 	.word	0x200004ad
 800740c:	20000533 	.word	0x20000533
 8007410:	20000524 	.word	0x20000524
 8007414:	20000654 	.word	0x20000654
 8007418:	200004ac 	.word	0x200004ac
 800741c:	20000540 	.word	0x20000540
 8007420:	200009b4 	.word	0x200009b4
 8007424:	20000858 	.word	0x20000858
 8007428:	20000abc 	.word	0x20000abc
 800742c:	2000066d 	.word	0x2000066d
 8007430:	20000854 	.word	0x20000854
 8007434:	200009b0 	.word	0x200009b0
 8007438:	200006b0 	.word	0x200006b0
 800743c:	20000014 	.word	0x20000014
 8007440:	200004ca 	.word	0x200004ca
 8007444:	20000523 	.word	0x20000523
 8007448:	20000538 	.word	0x20000538
 800744c:	200004b0 	.word	0x200004b0
 8007450:	200004b2 	.word	0x200004b2
			} else {
				printf("Nie wykryto karty \r\n");
 8007454:	4897      	ldr	r0, [pc, #604]	; (80076b4 <main+0x834>)
 8007456:	f002 f895 	bl	8009584 <puts>
			}

		}

		/* thread of the robot's movement rotate90 */
		if (Rotate90_flag && FlagRead_LedStrip > 10) {
 800745a:	4b97      	ldr	r3, [pc, #604]	; (80076b8 <main+0x838>)
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	b2db      	uxtb	r3, r3
 8007460:	2b00      	cmp	r3, #0
 8007462:	d025      	beq.n	80074b0 <main+0x630>
 8007464:	4b95      	ldr	r3, [pc, #596]	; (80076bc <main+0x83c>)
 8007466:	781b      	ldrb	r3, [r3, #0]
 8007468:	b2db      	uxtb	r3, r3
 800746a:	2b0a      	cmp	r3, #10
 800746c:	d920      	bls.n	80074b0 <main+0x630>
			FlagRead_LedStrip = 0;
 800746e:	4b93      	ldr	r3, [pc, #588]	; (80076bc <main+0x83c>)
 8007470:	2200      	movs	r2, #0
 8007472:	701a      	strb	r2, [r3, #0]
			Maneuver_StructInit maneuver;
			maneuver.finishImpulse = 900;
 8007474:	f44f 7361 	mov.w	r3, #900	; 0x384
 8007478:	803b      	strh	r3, [r7, #0]
			maneuver.leftFinsh = Motor_Left_impulse;
 800747a:	4b91      	ldr	r3, [pc, #580]	; (80076c0 <main+0x840>)
 800747c:	881b      	ldrh	r3, [r3, #0]
 800747e:	807b      	strh	r3, [r7, #2]
			maneuver.rightFinsh = Motor_Right_impulse;
 8007480:	4b90      	ldr	r3, [pc, #576]	; (80076c4 <main+0x844>)
 8007482:	881b      	ldrh	r3, [r3, #0]
 8007484:	80bb      	strh	r3, [r7, #4]
			MotorPID_Left.ValueTask = 3;
 8007486:	4b90      	ldr	r3, [pc, #576]	; (80076c8 <main+0x848>)
 8007488:	4a90      	ldr	r2, [pc, #576]	; (80076cc <main+0x84c>)
 800748a:	61da      	str	r2, [r3, #28]
			MotorPID_Right.ValueTask = 3;
 800748c:	4b90      	ldr	r3, [pc, #576]	; (80076d0 <main+0x850>)
 800748e:	4a8f      	ldr	r2, [pc, #572]	; (80076cc <main+0x84c>)
 8007490:	61da      	str	r2, [r3, #28]
//			vMotorAction_LedStrip(&MotorLeft, &MotorRight,
//								rotationInPlace_Left);
			if (Home_ManeuverRotate(&MotorLeft, &MotorRight, rotateLeft,
 8007492:	463b      	mov	r3, r7
 8007494:	2200      	movs	r2, #0
 8007496:	498f      	ldr	r1, [pc, #572]	; (80076d4 <main+0x854>)
 8007498:	488f      	ldr	r0, [pc, #572]	; (80076d8 <main+0x858>)
 800749a:	f7fd fc67 	bl	8004d6c <Home_ManeuverRotate>
 800749e:	4603      	mov	r3, r0
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d005      	beq.n	80074b0 <main+0x630>
					&maneuver)) {
				Rotate90_flag = 0;
 80074a4:	4b84      	ldr	r3, [pc, #528]	; (80076b8 <main+0x838>)
 80074a6:	2200      	movs	r2, #0
 80074a8:	701a      	strb	r2, [r3, #0]
				Home_flag = 1;
 80074aa:	4b8c      	ldr	r3, [pc, #560]	; (80076dc <main+0x85c>)
 80074ac:	2201      	movs	r2, #1
 80074ae:	701a      	strb	r2, [r3, #0]
//				NVIC_EnableIRQ(EXTI9_5_IRQn);
			}
		}

		/* thread of the robot's movement home support */
		if (Home_flag && FlagRead_LedStrip >= 10) {
 80074b0:	4b8a      	ldr	r3, [pc, #552]	; (80076dc <main+0x85c>)
 80074b2:	781b      	ldrb	r3, [r3, #0]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d05a      	beq.n	800756e <main+0x6ee>
 80074b8:	4b80      	ldr	r3, [pc, #512]	; (80076bc <main+0x83c>)
 80074ba:	781b      	ldrb	r3, [r3, #0]
 80074bc:	b2db      	uxtb	r3, r3
 80074be:	2b09      	cmp	r3, #9
 80074c0:	d955      	bls.n	800756e <main+0x6ee>
			FlagRead_LedStrip = 0;
 80074c2:	4b7e      	ldr	r3, [pc, #504]	; (80076bc <main+0x83c>)
 80074c4:	2200      	movs	r2, #0
 80074c6:	701a      	strb	r2, [r3, #0]
			vLedStrip_ReadStatus(&LedStrip);
 80074c8:	4885      	ldr	r0, [pc, #532]	; (80076e0 <main+0x860>)
 80074ca:	f7fd fca7 	bl	8004e1c <vLedStrip_ReadStatus>
			LedStrip_Speed = Home_motorControl(&LedStrip);
 80074ce:	4884      	ldr	r0, [pc, #528]	; (80076e0 <main+0x860>)
 80074d0:	f7fd fbd6 	bl	8004c80 <Home_motorControl>
 80074d4:	4602      	mov	r2, r0
 80074d6:	4b83      	ldr	r3, [pc, #524]	; (80076e4 <main+0x864>)
 80074d8:	4611      	mov	r1, r2
 80074da:	7019      	strb	r1, [r3, #0]
 80074dc:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80074e0:	7059      	strb	r1, [r3, #1]
 80074e2:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80074e6:	709a      	strb	r2, [r3, #2]
			if ((speed + LedStrip_Speed.LeftSpeed) >= 0) {
 80074e8:	4b7f      	ldr	r3, [pc, #508]	; (80076e8 <main+0x868>)
 80074ea:	881b      	ldrh	r3, [r3, #0]
 80074ec:	b21b      	sxth	r3, r3
 80074ee:	461a      	mov	r2, r3
 80074f0:	4b7c      	ldr	r3, [pc, #496]	; (80076e4 <main+0x864>)
 80074f2:	f993 3000 	ldrsb.w	r3, [r3]
 80074f6:	4413      	add	r3, r2
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	db0f      	blt.n	800751c <main+0x69c>
				MotorPID_Left.ValueTask = speed + LedStrip_Speed.LeftSpeed;
 80074fc:	4b7a      	ldr	r3, [pc, #488]	; (80076e8 <main+0x868>)
 80074fe:	881b      	ldrh	r3, [r3, #0]
 8007500:	b21b      	sxth	r3, r3
 8007502:	461a      	mov	r2, r3
 8007504:	4b77      	ldr	r3, [pc, #476]	; (80076e4 <main+0x864>)
 8007506:	f993 3000 	ldrsb.w	r3, [r3]
 800750a:	4413      	add	r3, r2
 800750c:	ee07 3a90 	vmov	s15, r3
 8007510:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007514:	4b6c      	ldr	r3, [pc, #432]	; (80076c8 <main+0x848>)
 8007516:	edc3 7a07 	vstr	s15, [r3, #28]
 800751a:	e003      	b.n	8007524 <main+0x6a4>
			} else {
				MotorPID_Left.ValueTask = 0;
 800751c:	4b6a      	ldr	r3, [pc, #424]	; (80076c8 <main+0x848>)
 800751e:	f04f 0200 	mov.w	r2, #0
 8007522:	61da      	str	r2, [r3, #28]
			}
			if ((speed + LedStrip_Speed.RightSpeed) >= 0) {
 8007524:	4b70      	ldr	r3, [pc, #448]	; (80076e8 <main+0x868>)
 8007526:	881b      	ldrh	r3, [r3, #0]
 8007528:	b21b      	sxth	r3, r3
 800752a:	461a      	mov	r2, r3
 800752c:	4b6d      	ldr	r3, [pc, #436]	; (80076e4 <main+0x864>)
 800752e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007532:	4413      	add	r3, r2
 8007534:	2b00      	cmp	r3, #0
 8007536:	db0f      	blt.n	8007558 <main+0x6d8>
				MotorPID_Right.ValueTask = speed + LedStrip_Speed.RightSpeed;
 8007538:	4b6b      	ldr	r3, [pc, #428]	; (80076e8 <main+0x868>)
 800753a:	881b      	ldrh	r3, [r3, #0]
 800753c:	b21b      	sxth	r3, r3
 800753e:	461a      	mov	r2, r3
 8007540:	4b68      	ldr	r3, [pc, #416]	; (80076e4 <main+0x864>)
 8007542:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007546:	4413      	add	r3, r2
 8007548:	ee07 3a90 	vmov	s15, r3
 800754c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007550:	4b5f      	ldr	r3, [pc, #380]	; (80076d0 <main+0x850>)
 8007552:	edc3 7a07 	vstr	s15, [r3, #28]
 8007556:	e003      	b.n	8007560 <main+0x6e0>
			} else {
				MotorPID_Right.ValueTask = 0;
 8007558:	4b5d      	ldr	r3, [pc, #372]	; (80076d0 <main+0x850>)
 800755a:	f04f 0200 	mov.w	r2, #0
 800755e:	61da      	str	r2, [r3, #28]
			}
			vMotorAction_LedStrip(&MotorLeft, &MotorRight,
 8007560:	4b60      	ldr	r3, [pc, #384]	; (80076e4 <main+0x864>)
 8007562:	789b      	ldrb	r3, [r3, #2]
 8007564:	461a      	mov	r2, r3
 8007566:	495b      	ldr	r1, [pc, #364]	; (80076d4 <main+0x854>)
 8007568:	485b      	ldr	r0, [pc, #364]	; (80076d8 <main+0x858>)
 800756a:	f7fe f8ab 	bl	80056c4 <vMotorAction_LedStrip>
					LedStrip_Speed.Action);
		}

		/* thread of the robot's movement support */
		if (Scan_falg && FlagRead_LedStrip >= 10) {
 800756e:	4b5f      	ldr	r3, [pc, #380]	; (80076ec <main+0x86c>)
 8007570:	781b      	ldrb	r3, [r3, #0]
 8007572:	b2db      	uxtb	r3, r3
 8007574:	2b00      	cmp	r3, #0
 8007576:	d05e      	beq.n	8007636 <main+0x7b6>
 8007578:	4b50      	ldr	r3, [pc, #320]	; (80076bc <main+0x83c>)
 800757a:	781b      	ldrb	r3, [r3, #0]
 800757c:	b2db      	uxtb	r3, r3
 800757e:	2b09      	cmp	r3, #9
 8007580:	d959      	bls.n	8007636 <main+0x7b6>
			FlagRead_LedStrip = 0;
 8007582:	4b4e      	ldr	r3, [pc, #312]	; (80076bc <main+0x83c>)
 8007584:	2200      	movs	r2, #0
 8007586:	701a      	strb	r2, [r3, #0]
			vLedStrip_ReadStatus(&LedStrip);
 8007588:	4855      	ldr	r0, [pc, #340]	; (80076e0 <main+0x860>)
 800758a:	f7fd fc47 	bl	8004e1c <vLedStrip_ReadStatus>
			LedStrip_Speed = vLed_control(&LedStrip, Semaphor_NoReadRFID);
 800758e:	4b58      	ldr	r3, [pc, #352]	; (80076f0 <main+0x870>)
 8007590:	781b      	ldrb	r3, [r3, #0]
 8007592:	b2db      	uxtb	r3, r3
 8007594:	4619      	mov	r1, r3
 8007596:	4852      	ldr	r0, [pc, #328]	; (80076e0 <main+0x860>)
 8007598:	f7fd fcb0 	bl	8004efc <vLed_control>
 800759c:	4602      	mov	r2, r0
 800759e:	4b51      	ldr	r3, [pc, #324]	; (80076e4 <main+0x864>)
 80075a0:	4611      	mov	r1, r2
 80075a2:	7019      	strb	r1, [r3, #0]
 80075a4:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80075a8:	7059      	strb	r1, [r3, #1]
 80075aa:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80075ae:	709a      	strb	r2, [r3, #2]
			if ((speed + LedStrip_Speed.LeftSpeed) >= 0) {
 80075b0:	4b4d      	ldr	r3, [pc, #308]	; (80076e8 <main+0x868>)
 80075b2:	881b      	ldrh	r3, [r3, #0]
 80075b4:	b21b      	sxth	r3, r3
 80075b6:	461a      	mov	r2, r3
 80075b8:	4b4a      	ldr	r3, [pc, #296]	; (80076e4 <main+0x864>)
 80075ba:	f993 3000 	ldrsb.w	r3, [r3]
 80075be:	4413      	add	r3, r2
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	db0f      	blt.n	80075e4 <main+0x764>
				MotorPID_Left.ValueTask = speed + LedStrip_Speed.LeftSpeed;
 80075c4:	4b48      	ldr	r3, [pc, #288]	; (80076e8 <main+0x868>)
 80075c6:	881b      	ldrh	r3, [r3, #0]
 80075c8:	b21b      	sxth	r3, r3
 80075ca:	461a      	mov	r2, r3
 80075cc:	4b45      	ldr	r3, [pc, #276]	; (80076e4 <main+0x864>)
 80075ce:	f993 3000 	ldrsb.w	r3, [r3]
 80075d2:	4413      	add	r3, r2
 80075d4:	ee07 3a90 	vmov	s15, r3
 80075d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80075dc:	4b3a      	ldr	r3, [pc, #232]	; (80076c8 <main+0x848>)
 80075de:	edc3 7a07 	vstr	s15, [r3, #28]
 80075e2:	e003      	b.n	80075ec <main+0x76c>
			} else {
				MotorPID_Left.ValueTask = 0;
 80075e4:	4b38      	ldr	r3, [pc, #224]	; (80076c8 <main+0x848>)
 80075e6:	f04f 0200 	mov.w	r2, #0
 80075ea:	61da      	str	r2, [r3, #28]
			}
			if ((speed + LedStrip_Speed.RightSpeed) >= 0) {
 80075ec:	4b3e      	ldr	r3, [pc, #248]	; (80076e8 <main+0x868>)
 80075ee:	881b      	ldrh	r3, [r3, #0]
 80075f0:	b21b      	sxth	r3, r3
 80075f2:	461a      	mov	r2, r3
 80075f4:	4b3b      	ldr	r3, [pc, #236]	; (80076e4 <main+0x864>)
 80075f6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80075fa:	4413      	add	r3, r2
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	db0f      	blt.n	8007620 <main+0x7a0>
				MotorPID_Right.ValueTask = speed + LedStrip_Speed.RightSpeed;
 8007600:	4b39      	ldr	r3, [pc, #228]	; (80076e8 <main+0x868>)
 8007602:	881b      	ldrh	r3, [r3, #0]
 8007604:	b21b      	sxth	r3, r3
 8007606:	461a      	mov	r2, r3
 8007608:	4b36      	ldr	r3, [pc, #216]	; (80076e4 <main+0x864>)
 800760a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800760e:	4413      	add	r3, r2
 8007610:	ee07 3a90 	vmov	s15, r3
 8007614:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007618:	4b2d      	ldr	r3, [pc, #180]	; (80076d0 <main+0x850>)
 800761a:	edc3 7a07 	vstr	s15, [r3, #28]
 800761e:	e003      	b.n	8007628 <main+0x7a8>
			} else {
				MotorPID_Right.ValueTask = 0;
 8007620:	4b2b      	ldr	r3, [pc, #172]	; (80076d0 <main+0x850>)
 8007622:	f04f 0200 	mov.w	r2, #0
 8007626:	61da      	str	r2, [r3, #28]
			}
			vMotorAction_LedStrip(&MotorLeft, &MotorRight,
 8007628:	4b2e      	ldr	r3, [pc, #184]	; (80076e4 <main+0x864>)
 800762a:	789b      	ldrb	r3, [r3, #2]
 800762c:	461a      	mov	r2, r3
 800762e:	4929      	ldr	r1, [pc, #164]	; (80076d4 <main+0x854>)
 8007630:	4829      	ldr	r0, [pc, #164]	; (80076d8 <main+0x858>)
 8007632:	f7fe f847 	bl	80056c4 <vMotorAction_LedStrip>
					LedStrip_Speed.Action);
		}

		/* the thread of the PID Controller */
		if (FlagPID >= 10) {
 8007636:	4b2f      	ldr	r3, [pc, #188]	; (80076f4 <main+0x874>)
 8007638:	781b      	ldrb	r3, [r3, #0]
 800763a:	b2db      	uxtb	r3, r3
 800763c:	2b09      	cmp	r3, #9
 800763e:	f67f acd2 	bls.w	8006fe6 <main+0x166>
			FlagPID = 0;
 8007642:	4b2c      	ldr	r3, [pc, #176]	; (80076f4 <main+0x874>)
 8007644:	2200      	movs	r2, #0
 8007646:	701a      	strb	r2, [r3, #0]
			if (Rotate90_flag) {
 8007648:	4b1b      	ldr	r3, [pc, #108]	; (80076b8 <main+0x838>)
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	b2db      	uxtb	r3, r3
 800764e:	2b00      	cmp	r3, #0
 8007650:	d05c      	beq.n	800770c <main+0x88c>
				uint16_t encoderCounterL = uGetCounterTim(
 8007652:	4b21      	ldr	r3, [pc, #132]	; (80076d8 <main+0x858>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4618      	mov	r0, r3
 8007658:	f7fd fdfe 	bl	8005258 <uGetCounterTim>
 800765c:	4603      	mov	r3, r0
 800765e:	817b      	strh	r3, [r7, #10]
						MotorLeft.Tim_Encoder);
				uint16_t encoderCounterR = uGetCounterTim(
 8007660:	4b1c      	ldr	r3, [pc, #112]	; (80076d4 <main+0x854>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4618      	mov	r0, r3
 8007666:	f7fd fdf7 	bl	8005258 <uGetCounterTim>
 800766a:	4603      	mov	r3, r0
 800766c:	813b      	strh	r3, [r7, #8]
						MotorRight.Tim_Encoder);
				if (encoderCounterL < 500) {
 800766e:	897b      	ldrh	r3, [r7, #10]
 8007670:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007674:	d207      	bcs.n	8007686 <main+0x806>
					Motor_Left_impulse += encoderCounterL;
 8007676:	4b12      	ldr	r3, [pc, #72]	; (80076c0 <main+0x840>)
 8007678:	881a      	ldrh	r2, [r3, #0]
 800767a:	897b      	ldrh	r3, [r7, #10]
 800767c:	4413      	add	r3, r2
 800767e:	b29a      	uxth	r2, r3
 8007680:	4b0f      	ldr	r3, [pc, #60]	; (80076c0 <main+0x840>)
 8007682:	801a      	strh	r2, [r3, #0]
 8007684:	e009      	b.n	800769a <main+0x81a>
				} else {
					Motor_Left_impulse += (1000 - encoderCounterL);
 8007686:	4b0e      	ldr	r3, [pc, #56]	; (80076c0 <main+0x840>)
 8007688:	881a      	ldrh	r2, [r3, #0]
 800768a:	897b      	ldrh	r3, [r7, #10]
 800768c:	1ad3      	subs	r3, r2, r3
 800768e:	b29b      	uxth	r3, r3
 8007690:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8007694:	b29a      	uxth	r2, r3
 8007696:	4b0a      	ldr	r3, [pc, #40]	; (80076c0 <main+0x840>)
 8007698:	801a      	strh	r2, [r3, #0]
				}
				if (encoderCounterR < 500) {
 800769a:	893b      	ldrh	r3, [r7, #8]
 800769c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80076a0:	d22a      	bcs.n	80076f8 <main+0x878>
					Motor_Right_impulse += encoderCounterR;
 80076a2:	4b08      	ldr	r3, [pc, #32]	; (80076c4 <main+0x844>)
 80076a4:	881a      	ldrh	r2, [r3, #0]
 80076a6:	893b      	ldrh	r3, [r7, #8]
 80076a8:	4413      	add	r3, r2
 80076aa:	b29a      	uxth	r2, r3
 80076ac:	4b05      	ldr	r3, [pc, #20]	; (80076c4 <main+0x844>)
 80076ae:	801a      	strh	r2, [r3, #0]
 80076b0:	e02c      	b.n	800770c <main+0x88c>
 80076b2:	bf00      	nop
 80076b4:	0800a6f4 	.word	0x0800a6f4
 80076b8:	20000538 	.word	0x20000538
 80076bc:	2000066c 	.word	0x2000066c
 80076c0:	200004b0 	.word	0x200004b0
 80076c4:	200004b2 	.word	0x200004b2
 80076c8:	200006e8 	.word	0x200006e8
 80076cc:	40400000 	.word	0x40400000
 80076d0:	200006c4 	.word	0x200006c4
 80076d4:	200008c0 	.word	0x200008c0
 80076d8:	20000a5c 	.word	0x20000a5c
 80076dc:	200004ae 	.word	0x200004ae
 80076e0:	200006b4 	.word	0x200006b4
 80076e4:	20000930 	.word	0x20000930
 80076e8:	20000018 	.word	0x20000018
 80076ec:	200004ca 	.word	0x200004ca
 80076f0:	20000524 	.word	0x20000524
 80076f4:	200008ec 	.word	0x200008ec
				} else {
					Motor_Right_impulse += (1000 - encoderCounterR);
 80076f8:	4b29      	ldr	r3, [pc, #164]	; (80077a0 <main+0x920>)
 80076fa:	881a      	ldrh	r2, [r3, #0]
 80076fc:	893b      	ldrh	r3, [r7, #8]
 80076fe:	1ad3      	subs	r3, r2, r3
 8007700:	b29b      	uxth	r3, r3
 8007702:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8007706:	b29a      	uxth	r2, r3
 8007708:	4b25      	ldr	r3, [pc, #148]	; (80077a0 <main+0x920>)
 800770a:	801a      	strh	r2, [r3, #0]
				}
			}
			vMotorPID_Control(&MotorPID_Left, &MotorLeft);
 800770c:	4925      	ldr	r1, [pc, #148]	; (80077a4 <main+0x924>)
 800770e:	4826      	ldr	r0, [pc, #152]	; (80077a8 <main+0x928>)
 8007710:	f7fd ff39 	bl	8005586 <vMotorPID_Control>
			vMotorPID_Control(&MotorPID_Right, &MotorRight);
 8007714:	4925      	ldr	r1, [pc, #148]	; (80077ac <main+0x92c>)
 8007716:	4826      	ldr	r0, [pc, #152]	; (80077b0 <main+0x930>)
 8007718:	f7fd ff35 	bl	8005586 <vMotorPID_Control>

			watek1 = TIM2->CNT;
 800771c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007722:	b2da      	uxtb	r2, r3
 8007724:	4b23      	ldr	r3, [pc, #140]	; (80077b4 <main+0x934>)
 8007726:	701a      	strb	r2, [r3, #0]
			watek2 = TIM3->CNT;
 8007728:	4b23      	ldr	r3, [pc, #140]	; (80077b8 <main+0x938>)
 800772a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800772c:	b2da      	uxtb	r2, r3
 800772e:	4b23      	ldr	r3, [pc, #140]	; (80077bc <main+0x93c>)
 8007730:	701a      	strb	r2, [r3, #0]
			error1 = MotorPID_Left.ExecutionValue;
 8007732:	4b1d      	ldr	r3, [pc, #116]	; (80077a8 <main+0x928>)
 8007734:	6a1b      	ldr	r3, [r3, #32]
 8007736:	4618      	mov	r0, r3
 8007738:	f7f8 ff0e 	bl	8000558 <__aeabi_f2d>
 800773c:	4603      	mov	r3, r0
 800773e:	460c      	mov	r4, r1
 8007740:	4a1f      	ldr	r2, [pc, #124]	; (80077c0 <main+0x940>)
 8007742:	e882 0018 	stmia.w	r2, {r3, r4}
			error2 = MotorPID_Right.ExecutionValue;
 8007746:	4b1a      	ldr	r3, [pc, #104]	; (80077b0 <main+0x930>)
 8007748:	6a1b      	ldr	r3, [r3, #32]
 800774a:	4618      	mov	r0, r3
 800774c:	f7f8 ff04 	bl	8000558 <__aeabi_f2d>
 8007750:	4603      	mov	r3, r0
 8007752:	460c      	mov	r4, r1
 8007754:	4a1b      	ldr	r2, [pc, #108]	; (80077c4 <main+0x944>)
 8007756:	e882 0018 	stmia.w	r2, {r3, r4}

			vMotor_SetPWM(&MotorLeft, error1);
 800775a:	4b19      	ldr	r3, [pc, #100]	; (80077c0 <main+0x940>)
 800775c:	cb18      	ldmia	r3, {r3, r4}
 800775e:	4618      	mov	r0, r3
 8007760:	4621      	mov	r1, r4
 8007762:	f7f9 fa0f 	bl	8000b84 <__aeabi_d2uiz>
 8007766:	4603      	mov	r3, r0
 8007768:	b2db      	uxtb	r3, r3
 800776a:	4619      	mov	r1, r3
 800776c:	480d      	ldr	r0, [pc, #52]	; (80077a4 <main+0x924>)
 800776e:	f7fd fe6b 	bl	8005448 <vMotor_SetPWM>
			vMotor_SetPWM(&MotorRight, error2);
 8007772:	4b14      	ldr	r3, [pc, #80]	; (80077c4 <main+0x944>)
 8007774:	cb18      	ldmia	r3, {r3, r4}
 8007776:	4618      	mov	r0, r3
 8007778:	4621      	mov	r1, r4
 800777a:	f7f9 fa03 	bl	8000b84 <__aeabi_d2uiz>
 800777e:	4603      	mov	r3, r0
 8007780:	b2db      	uxtb	r3, r3
 8007782:	4619      	mov	r1, r3
 8007784:	4809      	ldr	r0, [pc, #36]	; (80077ac <main+0x92c>)
 8007786:	f7fd fe5f 	bl	8005448 <vMotor_SetPWM>

			vClearCounter(MotorLeft.Tim_Encoder);
 800778a:	4b06      	ldr	r3, [pc, #24]	; (80077a4 <main+0x924>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4618      	mov	r0, r3
 8007790:	f7fd fd6f 	bl	8005272 <vClearCounter>
			vClearCounter(MotorRight.Tim_Encoder);
 8007794:	4b05      	ldr	r3, [pc, #20]	; (80077ac <main+0x92c>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4618      	mov	r0, r3
 800779a:	f7fd fd6a 	bl	8005272 <vClearCounter>
		if (nRF24_GetStatus_RXFIFO() != nRF24_STATUS_RXFIFO_EMPTY) {
 800779e:	e422      	b.n	8006fe6 <main+0x166>
 80077a0:	200004b2 	.word	0x200004b2
 80077a4:	20000a5c 	.word	0x20000a5c
 80077a8:	200006e8 	.word	0x200006e8
 80077ac:	200008c0 	.word	0x200008c0
 80077b0:	200006c4 	.word	0x200006c4
 80077b4:	20000811 	.word	0x20000811
 80077b8:	40000400 	.word	0x40000400
 80077bc:	2000066e 	.word	0x2000066e
 80077c0:	200009a8 	.word	0x200009a8
 80077c4:	20000ac8 	.word	0x20000ac8

080077c8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b094      	sub	sp, #80	; 0x50
 80077cc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80077ce:	f107 0320 	add.w	r3, r7, #32
 80077d2:	2230      	movs	r2, #48	; 0x30
 80077d4:	2100      	movs	r1, #0
 80077d6:	4618      	mov	r0, r3
 80077d8:	f001 fd97 	bl	800930a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80077dc:	f107 030c 	add.w	r3, r7, #12
 80077e0:	2200      	movs	r2, #0
 80077e2:	601a      	str	r2, [r3, #0]
 80077e4:	605a      	str	r2, [r3, #4]
 80077e6:	609a      	str	r2, [r3, #8]
 80077e8:	60da      	str	r2, [r3, #12]
 80077ea:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 80077ec:	2300      	movs	r3, #0
 80077ee:	60bb      	str	r3, [r7, #8]
 80077f0:	4a2b      	ldr	r2, [pc, #172]	; (80078a0 <SystemClock_Config+0xd8>)
 80077f2:	4b2b      	ldr	r3, [pc, #172]	; (80078a0 <SystemClock_Config+0xd8>)
 80077f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80077fa:	6413      	str	r3, [r2, #64]	; 0x40
 80077fc:	4b28      	ldr	r3, [pc, #160]	; (80078a0 <SystemClock_Config+0xd8>)
 80077fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007800:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007804:	60bb      	str	r3, [r7, #8]
 8007806:	68bb      	ldr	r3, [r7, #8]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007808:	2300      	movs	r3, #0
 800780a:	607b      	str	r3, [r7, #4]
 800780c:	4a25      	ldr	r2, [pc, #148]	; (80078a4 <SystemClock_Config+0xdc>)
 800780e:	4b25      	ldr	r3, [pc, #148]	; (80078a4 <SystemClock_Config+0xdc>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007816:	6013      	str	r3, [r2, #0]
 8007818:	4b22      	ldr	r3, [pc, #136]	; (80078a4 <SystemClock_Config+0xdc>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007820:	607b      	str	r3, [r7, #4]
 8007822:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007824:	2302      	movs	r3, #2
 8007826:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007828:	2301      	movs	r3, #1
 800782a:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800782c:	2310      	movs	r3, #16
 800782e:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007830:	2302      	movs	r3, #2
 8007832:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007834:	2300      	movs	r3, #0
 8007836:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8007838:	2308      	movs	r3, #8
 800783a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 800783c:	23b4      	movs	r3, #180	; 0xb4
 800783e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007840:	2302      	movs	r3, #2
 8007842:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8007844:	2304      	movs	r3, #4
 8007846:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8007848:	f107 0320 	add.w	r3, r7, #32
 800784c:	4618      	mov	r0, r3
 800784e:	f7fa fcf7 	bl	8002240 <HAL_RCC_OscConfig>
 8007852:	4603      	mov	r3, r0
 8007854:	2b00      	cmp	r3, #0
 8007856:	d001      	beq.n	800785c <SystemClock_Config+0x94>
		Error_Handler();
 8007858:	f000 f8c6 	bl	80079e8 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 800785c:	f7fa fca0 	bl	80021a0 <HAL_PWREx_EnableOverDrive>
 8007860:	4603      	mov	r3, r0
 8007862:	2b00      	cmp	r3, #0
 8007864:	d001      	beq.n	800786a <SystemClock_Config+0xa2>
		Error_Handler();
 8007866:	f000 f8bf 	bl	80079e8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800786a:	230f      	movs	r3, #15
 800786c:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800786e:	2302      	movs	r3, #2
 8007870:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007872:	2300      	movs	r3, #0
 8007874:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007876:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800787a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800787c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007880:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8007882:	f107 030c 	add.w	r3, r7, #12
 8007886:	2105      	movs	r1, #5
 8007888:	4618      	mov	r0, r3
 800788a:	f7fa ff1b 	bl	80026c4 <HAL_RCC_ClockConfig>
 800788e:	4603      	mov	r3, r0
 8007890:	2b00      	cmp	r3, #0
 8007892:	d001      	beq.n	8007898 <SystemClock_Config+0xd0>
		Error_Handler();
 8007894:	f000 f8a8 	bl	80079e8 <Error_Handler>
	}
}
 8007898:	bf00      	nop
 800789a:	3750      	adds	r7, #80	; 0x50
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}
 80078a0:	40023800 	.word	0x40023800
 80078a4:	40007000 	.word	0x40007000

080078a8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
//###############
//##############
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80078a8:	b480      	push	{r7}
 80078aa:	b083      	sub	sp, #12
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM12)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a25      	ldr	r2, [pc, #148]	; (800794c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d106      	bne.n	80078c8 <HAL_TIM_PeriodElapsedCallback+0x20>
		Display_VT++;
 80078ba:	4b25      	ldr	r3, [pc, #148]	; (8007950 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80078bc:	881b      	ldrh	r3, [r3, #0]
 80078be:	b29b      	uxth	r3, r3
 80078c0:	3301      	adds	r3, #1
 80078c2:	b29a      	uxth	r2, r3
 80078c4:	4b22      	ldr	r3, [pc, #136]	; (8007950 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80078c6:	801a      	strh	r2, [r3, #0]
	Flag_read_card++;
 80078c8:	4b22      	ldr	r3, [pc, #136]	; (8007954 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80078ca:	881b      	ldrh	r3, [r3, #0]
 80078cc:	b29b      	uxth	r3, r3
 80078ce:	3301      	adds	r3, #1
 80078d0:	b29a      	uxth	r2, r3
 80078d2:	4b20      	ldr	r3, [pc, #128]	; (8007954 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80078d4:	801a      	strh	r2, [r3, #0]
	FlagPID++;
 80078d6:	4b20      	ldr	r3, [pc, #128]	; (8007958 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80078d8:	781b      	ldrb	r3, [r3, #0]
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	3301      	adds	r3, #1
 80078de:	b2da      	uxtb	r2, r3
 80078e0:	4b1d      	ldr	r3, [pc, #116]	; (8007958 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80078e2:	701a      	strb	r2, [r3, #0]
	FlagRead_LedStrip++;
 80078e4:	4b1d      	ldr	r3, [pc, #116]	; (800795c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80078e6:	781b      	ldrb	r3, [r3, #0]
 80078e8:	b2db      	uxtb	r3, r3
 80078ea:	3301      	adds	r3, #1
 80078ec:	b2da      	uxtb	r2, r3
 80078ee:	4b1b      	ldr	r3, [pc, #108]	; (800795c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80078f0:	701a      	strb	r2, [r3, #0]
	ADC_flag++;
 80078f2:	4b1b      	ldr	r3, [pc, #108]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80078f4:	781b      	ldrb	r3, [r3, #0]
 80078f6:	b2db      	uxtb	r3, r3
 80078f8:	3301      	adds	r3, #1
 80078fa:	b2da      	uxtb	r2, r3
 80078fc:	4b18      	ldr	r3, [pc, #96]	; (8007960 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80078fe:	701a      	strb	r2, [r3, #0]
	CheckStatus_flag++;
 8007900:	4b18      	ldr	r3, [pc, #96]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8007902:	881b      	ldrh	r3, [r3, #0]
 8007904:	b29b      	uxth	r3, r3
 8007906:	3301      	adds	r3, #1
 8007908:	b29a      	uxth	r2, r3
 800790a:	4b16      	ldr	r3, [pc, #88]	; (8007964 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800790c:	801a      	strh	r2, [r3, #0]
	if (Semaphor_CloseRFID) {
 800790e:	4b16      	ldr	r3, [pc, #88]	; (8007968 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8007910:	781b      	ldrb	r3, [r3, #0]
 8007912:	b2db      	uxtb	r3, r3
 8007914:	2b00      	cmp	r3, #0
 8007916:	d006      	beq.n	8007926 <HAL_TIM_PeriodElapsedCallback+0x7e>
		Flag_Close_RFID++;
 8007918:	4b14      	ldr	r3, [pc, #80]	; (800796c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800791a:	881b      	ldrh	r3, [r3, #0]
 800791c:	b29b      	uxth	r3, r3
 800791e:	3301      	adds	r3, #1
 8007920:	b29a      	uxth	r2, r3
 8007922:	4b12      	ldr	r3, [pc, #72]	; (800796c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8007924:	801a      	strh	r2, [r3, #0]
	}
	if (Semafor_BackHome) {
 8007926:	4b12      	ldr	r3, [pc, #72]	; (8007970 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8007928:	781b      	ldrb	r3, [r3, #0]
 800792a:	b2db      	uxtb	r3, r3
 800792c:	2b00      	cmp	r3, #0
 800792e:	d006      	beq.n	800793e <HAL_TIM_PeriodElapsedCallback+0x96>
		Backwards_timerStop++;
 8007930:	4b10      	ldr	r3, [pc, #64]	; (8007974 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8007932:	881b      	ldrh	r3, [r3, #0]
 8007934:	b29b      	uxth	r3, r3
 8007936:	3301      	adds	r3, #1
 8007938:	b29a      	uxth	r2, r3
 800793a:	4b0e      	ldr	r3, [pc, #56]	; (8007974 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800793c:	801a      	strh	r2, [r3, #0]
	}
}
 800793e:	bf00      	nop
 8007940:	370c      	adds	r7, #12
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr
 800794a:	bf00      	nop
 800794c:	40001800 	.word	0x40001800
 8007950:	20000536 	.word	0x20000536
 8007954:	20000654 	.word	0x20000654
 8007958:	200008ec 	.word	0x200008ec
 800795c:	2000066c 	.word	0x2000066c
 8007960:	20000658 	.word	0x20000658
 8007964:	20000526 	.word	0x20000526
 8007968:	20000533 	.word	0x20000533
 800796c:	20000520 	.word	0x20000520
 8007970:	20000532 	.word	0x20000532
 8007974:	20000ac0 	.word	0x20000ac0

08007978 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8007978:	b480      	push	{r7}
 800797a:	b083      	sub	sp, #12
 800797c:	af00      	add	r7, sp, #0
 800797e:	4603      	mov	r3, r0
 8007980:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == EXTI8_CloseCard_Pin) {
 8007982:	88fb      	ldrh	r3, [r7, #6]
 8007984:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007988:	d10b      	bne.n	80079a2 <HAL_GPIO_EXTI_Callback+0x2a>
		OLED_refreshOn = 1;
 800798a:	4b10      	ldr	r3, [pc, #64]	; (80079cc <HAL_GPIO_EXTI_Callback+0x54>)
 800798c:	2201      	movs	r2, #1
 800798e:	701a      	strb	r2, [r3, #0]
		Semaphor_NoReadRFID = 0;  //
 8007990:	4b0f      	ldr	r3, [pc, #60]	; (80079d0 <HAL_GPIO_EXTI_Callback+0x58>)
 8007992:	2200      	movs	r2, #0
 8007994:	701a      	strb	r2, [r3, #0]
		Semaphor_CloseRFID = 1;
 8007996:	4b0f      	ldr	r3, [pc, #60]	; (80079d4 <HAL_GPIO_EXTI_Callback+0x5c>)
 8007998:	2201      	movs	r2, #1
 800799a:	701a      	strb	r2, [r3, #0]
		rfid_onRead = 1;
 800799c:	4b0e      	ldr	r3, [pc, #56]	; (80079d8 <HAL_GPIO_EXTI_Callback+0x60>)
 800799e:	2201      	movs	r2, #1
 80079a0:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == GPIO_PIN_3) {
 80079a2:	88fb      	ldrh	r3, [r7, #6]
 80079a4:	2b08      	cmp	r3, #8
 80079a6:	d10b      	bne.n	80079c0 <HAL_GPIO_EXTI_Callback+0x48>
		if (HomeCard_enable)
 80079a8:	4b0c      	ldr	r3, [pc, #48]	; (80079dc <HAL_GPIO_EXTI_Callback+0x64>)
 80079aa:	781b      	ldrb	r3, [r3, #0]
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d003      	beq.n	80079ba <HAL_GPIO_EXTI_Callback+0x42>
			Start_charging = TRUE;
 80079b2:	4b0b      	ldr	r3, [pc, #44]	; (80079e0 <HAL_GPIO_EXTI_Callback+0x68>)
 80079b4:	2201      	movs	r2, #1
 80079b6:	701a      	strb	r2, [r3, #0]
		else
			Incident_flag = TRUE;
	}
}
 80079b8:	e002      	b.n	80079c0 <HAL_GPIO_EXTI_Callback+0x48>
			Incident_flag = TRUE;
 80079ba:	4b0a      	ldr	r3, [pc, #40]	; (80079e4 <HAL_GPIO_EXTI_Callback+0x6c>)
 80079bc:	2201      	movs	r2, #1
 80079be:	701a      	strb	r2, [r3, #0]
}
 80079c0:	bf00      	nop
 80079c2:	370c      	adds	r7, #12
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr
 80079cc:	2000066d 	.word	0x2000066d
 80079d0:	20000524 	.word	0x20000524
 80079d4:	20000533 	.word	0x20000533
 80079d8:	200004ad 	.word	0x200004ad
 80079dc:	20000523 	.word	0x20000523
 80079e0:	20000530 	.word	0x20000530
 80079e4:	20000531 	.word	0x20000531

080079e8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80079e8:	b480      	push	{r7}
 80079ea:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80079ec:	bf00      	nop
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr
	...

080079f8 <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b084      	sub	sp, #16
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	4603      	mov	r3, r0
 8007a00:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 8007a02:	2200      	movs	r2, #0
 8007a04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007a08:	480c      	ldr	r0, [pc, #48]	; (8007a3c <nRF24_ReadReg+0x44>)
 8007a0a:	f7fa fb97 	bl	800213c <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 8007a0e:	79fb      	ldrb	r3, [r7, #7]
 8007a10:	f003 031f 	and.w	r3, r3, #31
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	4618      	mov	r0, r3
 8007a18:	f000 fdbe 	bl	8008598 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 8007a1c:	20ff      	movs	r0, #255	; 0xff
 8007a1e:	f000 fdbb 	bl	8008598 <nRF24_LL_RW>
 8007a22:	4603      	mov	r3, r0
 8007a24:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 8007a26:	2201      	movs	r2, #1
 8007a28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007a2c:	4803      	ldr	r0, [pc, #12]	; (8007a3c <nRF24_ReadReg+0x44>)
 8007a2e:	f7fa fb85 	bl	800213c <HAL_GPIO_WritePin>

	return value;
 8007a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3710      	adds	r7, #16
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}
 8007a3c:	40020400 	.word	0x40020400

08007a40 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b082      	sub	sp, #8
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	4603      	mov	r3, r0
 8007a48:	460a      	mov	r2, r1
 8007a4a:	71fb      	strb	r3, [r7, #7]
 8007a4c:	4613      	mov	r3, r2
 8007a4e:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8007a50:	2200      	movs	r2, #0
 8007a52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007a56:	481a      	ldr	r0, [pc, #104]	; (8007ac0 <nRF24_WriteReg+0x80>)
 8007a58:	f7fa fb70 	bl	800213c <HAL_GPIO_WritePin>
	if (reg < nRF24_CMD_W_REGISTER) {
 8007a5c:	79fb      	ldrb	r3, [r7, #7]
 8007a5e:	2b1f      	cmp	r3, #31
 8007a60:	d810      	bhi.n	8007a84 <nRF24_WriteReg+0x44>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP ));
 8007a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a66:	f003 031f 	and.w	r3, r3, #31
 8007a6a:	b25b      	sxtb	r3, r3
 8007a6c:	f043 0320 	orr.w	r3, r3, #32
 8007a70:	b25b      	sxtb	r3, r3
 8007a72:	b2db      	uxtb	r3, r3
 8007a74:	4618      	mov	r0, r3
 8007a76:	f000 fd8f 	bl	8008598 <nRF24_LL_RW>
		nRF24_LL_RW(value);
 8007a7a:	79bb      	ldrb	r3, [r7, #6]
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f000 fd8b 	bl	8008598 <nRF24_LL_RW>
 8007a82:	e013      	b.n	8007aac <nRF24_WriteReg+0x6c>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 8007a84:	79fb      	ldrb	r3, [r7, #7]
 8007a86:	4618      	mov	r0, r3
 8007a88:	f000 fd86 	bl	8008598 <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX ) && (reg != nRF24_CMD_FLUSH_RX )
 8007a8c:	79fb      	ldrb	r3, [r7, #7]
 8007a8e:	2be1      	cmp	r3, #225	; 0xe1
 8007a90:	d00c      	beq.n	8007aac <nRF24_WriteReg+0x6c>
 8007a92:	79fb      	ldrb	r3, [r7, #7]
 8007a94:	2be2      	cmp	r3, #226	; 0xe2
 8007a96:	d009      	beq.n	8007aac <nRF24_WriteReg+0x6c>
				&& (reg != nRF24_CMD_REUSE_TX_PL ) && (reg != nRF24_CMD_NOP )) {
 8007a98:	79fb      	ldrb	r3, [r7, #7]
 8007a9a:	2be3      	cmp	r3, #227	; 0xe3
 8007a9c:	d006      	beq.n	8007aac <nRF24_WriteReg+0x6c>
 8007a9e:	79fb      	ldrb	r3, [r7, #7]
 8007aa0:	2bff      	cmp	r3, #255	; 0xff
 8007aa2:	d003      	beq.n	8007aac <nRF24_WriteReg+0x6c>
			// Send register value
			nRF24_LL_RW(value);
 8007aa4:	79bb      	ldrb	r3, [r7, #6]
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f000 fd76 	bl	8008598 <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 8007aac:	2201      	movs	r2, #1
 8007aae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007ab2:	4803      	ldr	r0, [pc, #12]	; (8007ac0 <nRF24_WriteReg+0x80>)
 8007ab4:	f7fa fb42 	bl	800213c <HAL_GPIO_WritePin>
}
 8007ab8:	bf00      	nop
 8007aba:	3708      	adds	r7, #8
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}
 8007ac0:	40020400 	.word	0x40020400

08007ac4 <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8007ac4:	b590      	push	{r4, r7, lr}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	4603      	mov	r3, r0
 8007acc:	6039      	str	r1, [r7, #0]
 8007ace:	71fb      	strb	r3, [r7, #7]
 8007ad0:	4613      	mov	r3, r2
 8007ad2:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007ada:	480f      	ldr	r0, [pc, #60]	; (8007b18 <nRF24_ReadMBReg+0x54>)
 8007adc:	f7fa fb2e 	bl	800213c <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8007ae0:	79fb      	ldrb	r3, [r7, #7]
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f000 fd58 	bl	8008598 <nRF24_LL_RW>
	while (count--) {
 8007ae8:	e007      	b.n	8007afa <nRF24_ReadMBReg+0x36>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 8007aea:	683c      	ldr	r4, [r7, #0]
 8007aec:	1c63      	adds	r3, r4, #1
 8007aee:	603b      	str	r3, [r7, #0]
 8007af0:	20ff      	movs	r0, #255	; 0xff
 8007af2:	f000 fd51 	bl	8008598 <nRF24_LL_RW>
 8007af6:	4603      	mov	r3, r0
 8007af8:	7023      	strb	r3, [r4, #0]
	while (count--) {
 8007afa:	79bb      	ldrb	r3, [r7, #6]
 8007afc:	1e5a      	subs	r2, r3, #1
 8007afe:	71ba      	strb	r2, [r7, #6]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d1f2      	bne.n	8007aea <nRF24_ReadMBReg+0x26>
	}
	nRF24_CSN_H();
 8007b04:	2201      	movs	r2, #1
 8007b06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007b0a:	4803      	ldr	r0, [pc, #12]	; (8007b18 <nRF24_ReadMBReg+0x54>)
 8007b0c:	f7fa fb16 	bl	800213c <HAL_GPIO_WritePin>
}
 8007b10:	bf00      	nop
 8007b12:	370c      	adds	r7, #12
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd90      	pop	{r4, r7, pc}
 8007b18:	40020400 	.word	0x40020400

08007b1c <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b082      	sub	sp, #8
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	4603      	mov	r3, r0
 8007b24:	6039      	str	r1, [r7, #0]
 8007b26:	71fb      	strb	r3, [r7, #7]
 8007b28:	4613      	mov	r3, r2
 8007b2a:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007b32:	480f      	ldr	r0, [pc, #60]	; (8007b70 <nRF24_WriteMBReg+0x54>)
 8007b34:	f7fa fb02 	bl	800213c <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8007b38:	79fb      	ldrb	r3, [r7, #7]
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f000 fd2c 	bl	8008598 <nRF24_LL_RW>
	while (count--) {
 8007b40:	e006      	b.n	8007b50 <nRF24_WriteMBReg+0x34>
		nRF24_LL_RW(*pBuf++);
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	1c5a      	adds	r2, r3, #1
 8007b46:	603a      	str	r2, [r7, #0]
 8007b48:	781b      	ldrb	r3, [r3, #0]
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f000 fd24 	bl	8008598 <nRF24_LL_RW>
	while (count--) {
 8007b50:	79bb      	ldrb	r3, [r7, #6]
 8007b52:	1e5a      	subs	r2, r3, #1
 8007b54:	71ba      	strb	r2, [r7, #6]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d1f3      	bne.n	8007b42 <nRF24_WriteMBReg+0x26>
	}
	nRF24_CSN_H();
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007b60:	4803      	ldr	r0, [pc, #12]	; (8007b70 <nRF24_WriteMBReg+0x54>)
 8007b62:	f7fa faeb 	bl	800213c <HAL_GPIO_WritePin>
}
 8007b66:	bf00      	nop
 8007b68:	3708      	adds	r7, #8
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	bf00      	nop
 8007b70:	40020400 	.word	0x40020400

08007b74 <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 8007b74:	b580      	push	{r7, lr}
 8007b76:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 8007b78:	2108      	movs	r1, #8
 8007b7a:	2000      	movs	r0, #0
 8007b7c:	f7ff ff60 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 8007b80:	213f      	movs	r1, #63	; 0x3f
 8007b82:	2001      	movs	r0, #1
 8007b84:	f7ff ff5c 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 8007b88:	2103      	movs	r1, #3
 8007b8a:	2002      	movs	r0, #2
 8007b8c:	f7ff ff58 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 8007b90:	2103      	movs	r1, #3
 8007b92:	2003      	movs	r0, #3
 8007b94:	f7ff ff54 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 8007b98:	2103      	movs	r1, #3
 8007b9a:	2004      	movs	r0, #4
 8007b9c:	f7ff ff50 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 8007ba0:	2102      	movs	r1, #2
 8007ba2:	2005      	movs	r0, #5
 8007ba4:	f7ff ff4c 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 8007ba8:	210e      	movs	r1, #14
 8007baa:	2006      	movs	r0, #6
 8007bac:	f7ff ff48 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 8007bb0:	2100      	movs	r1, #0
 8007bb2:	2007      	movs	r0, #7
 8007bb4:	f7ff ff44 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 8007bb8:	2100      	movs	r1, #0
 8007bba:	2011      	movs	r0, #17
 8007bbc:	f7ff ff40 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 8007bc0:	2100      	movs	r1, #0
 8007bc2:	2012      	movs	r0, #18
 8007bc4:	f7ff ff3c 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 8007bc8:	2100      	movs	r1, #0
 8007bca:	2013      	movs	r0, #19
 8007bcc:	f7ff ff38 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 8007bd0:	2100      	movs	r1, #0
 8007bd2:	2014      	movs	r0, #20
 8007bd4:	f7ff ff34 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 8007bd8:	2100      	movs	r1, #0
 8007bda:	2015      	movs	r0, #21
 8007bdc:	f7ff ff30 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 8007be0:	2100      	movs	r1, #0
 8007be2:	2016      	movs	r0, #22
 8007be4:	f7ff ff2c 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 8007be8:	2100      	movs	r1, #0
 8007bea:	201c      	movs	r0, #28
 8007bec:	f7ff ff28 	bl	8007a40 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 8007bf0:	2100      	movs	r1, #0
 8007bf2:	201d      	movs	r0, #29
 8007bf4:	f7ff ff24 	bl	8007a40 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 8007bf8:	f000 f9f2 	bl	8007fe0 <nRF24_FlushRX>
	nRF24_FlushTX();
 8007bfc:	f000 f9e8 	bl	8007fd0 <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 8007c00:	f000 f9f6 	bl	8007ff0 <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 8007c04:	2201      	movs	r2, #1
 8007c06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007c0a:	4802      	ldr	r0, [pc, #8]	; (8007c14 <nRF24_Init+0xa0>)
 8007c0c:	f7fa fa96 	bl	800213c <HAL_GPIO_WritePin>
}
 8007c10:	bf00      	nop
 8007c12:	bd80      	pop	{r7, pc}
 8007c14:	40020400 	.word	0x40020400

08007c18 <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b084      	sub	sp, #16
 8007c1c:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *) nRF24_TEST_ADDR;
 8007c1e:	4b14      	ldr	r3, [pc, #80]	; (8007c70 <nRF24_Check+0x58>)
 8007c20:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 8007c22:	2205      	movs	r2, #5
 8007c24:	68b9      	ldr	r1, [r7, #8]
 8007c26:	2030      	movs	r0, #48	; 0x30
 8007c28:	f7ff ff78 	bl	8007b1c <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 8007c2c:	463b      	mov	r3, r7
 8007c2e:	2205      	movs	r2, #5
 8007c30:	4619      	mov	r1, r3
 8007c32:	2010      	movs	r0, #16
 8007c34:	f7ff ff46 	bl	8007ac4 <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 8007c38:	2300      	movs	r3, #0
 8007c3a:	73fb      	strb	r3, [r7, #15]
 8007c3c:	e010      	b.n	8007c60 <nRF24_Check+0x48>
		if (rxbuf[i] != *ptr++)
 8007c3e:	7bfb      	ldrb	r3, [r7, #15]
 8007c40:	f107 0210 	add.w	r2, r7, #16
 8007c44:	4413      	add	r3, r2
 8007c46:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	1c59      	adds	r1, r3, #1
 8007c4e:	60b9      	str	r1, [r7, #8]
 8007c50:	781b      	ldrb	r3, [r3, #0]
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d001      	beq.n	8007c5a <nRF24_Check+0x42>
			return 0;
 8007c56:	2300      	movs	r3, #0
 8007c58:	e006      	b.n	8007c68 <nRF24_Check+0x50>
	for (i = 0; i < 5; i++) {
 8007c5a:	7bfb      	ldrb	r3, [r7, #15]
 8007c5c:	3301      	adds	r3, #1
 8007c5e:	73fb      	strb	r3, [r7, #15]
 8007c60:	7bfb      	ldrb	r3, [r7, #15]
 8007c62:	2b04      	cmp	r3, #4
 8007c64:	d9eb      	bls.n	8007c3e <nRF24_Check+0x26>
	}

	return 1;
 8007c66:	2301      	movs	r3, #1
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3710      	adds	r7, #16
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}
 8007c70:	0800a708 	.word	0x0800a708

08007c74 <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b084      	sub	sp, #16
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 8007c7e:	2000      	movs	r0, #0
 8007c80:	f7ff feba 	bl	80079f8 <nRF24_ReadReg>
 8007c84:	4603      	mov	r3, r0
 8007c86:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 8007c88:	79fb      	ldrb	r3, [r7, #7]
 8007c8a:	2b02      	cmp	r3, #2
 8007c8c:	d104      	bne.n	8007c98 <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 8007c8e:	7bfb      	ldrb	r3, [r7, #15]
 8007c90:	f043 0302 	orr.w	r3, r3, #2
 8007c94:	73fb      	strb	r3, [r7, #15]
 8007c96:	e003      	b.n	8007ca0 <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 8007c98:	7bfb      	ldrb	r3, [r7, #15]
 8007c9a:	f023 0302 	bic.w	r3, r3, #2
 8007c9e:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8007ca0:	7bfb      	ldrb	r3, [r7, #15]
 8007ca2:	4619      	mov	r1, r3
 8007ca4:	2000      	movs	r0, #0
 8007ca6:	f7ff fecb 	bl	8007a40 <nRF24_WriteReg>
}
 8007caa:	bf00      	nop
 8007cac:	3710      	adds	r7, #16
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}

08007cb2 <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 8007cb2:	b580      	push	{r7, lr}
 8007cb4:	b084      	sub	sp, #16
 8007cb6:	af00      	add	r7, sp, #0
 8007cb8:	4603      	mov	r3, r0
 8007cba:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 8007cbc:	2000      	movs	r0, #0
 8007cbe:	f7ff fe9b 	bl	80079f8 <nRF24_ReadReg>
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 8007cc6:	7bfb      	ldrb	r3, [r7, #15]
 8007cc8:	f023 0301 	bic.w	r3, r3, #1
 8007ccc:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX );
 8007cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cd2:	f003 0301 	and.w	r3, r3, #1
 8007cd6:	b25a      	sxtb	r2, r3
 8007cd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	b25b      	sxtb	r3, r3
 8007ce0:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8007ce2:	7bfb      	ldrb	r3, [r7, #15]
 8007ce4:	4619      	mov	r1, r3
 8007ce6:	2000      	movs	r0, #0
 8007ce8:	f7ff feaa 	bl	8007a40 <nRF24_WriteReg>
}
 8007cec:	bf00      	nop
 8007cee:	3710      	adds	r7, #16
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}

08007cf4 <nRF24_SetCRCScheme>:
// Configure transceiver CRC scheme
// input:
//   scheme - CRC scheme, one of nRF24_CRC_xx values
// note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
//       enabled for at least one RX pipe
void nRF24_SetCRCScheme(uint8_t scheme) {
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b084      	sub	sp, #16
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 8007cfe:	2000      	movs	r0, #0
 8007d00:	f7ff fe7a 	bl	80079f8 <nRF24_ReadReg>
 8007d04:	4603      	mov	r3, r0
 8007d06:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 8007d08:	7bfb      	ldrb	r3, [r7, #15]
 8007d0a:	f023 030c 	bic.w	r3, r3, #12
 8007d0e:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC );
 8007d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d14:	f003 030c 	and.w	r3, r3, #12
 8007d18:	b25a      	sxtb	r2, r3
 8007d1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	b25b      	sxtb	r3, r3
 8007d22:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8007d24:	7bfb      	ldrb	r3, [r7, #15]
 8007d26:	4619      	mov	r1, r3
 8007d28:	2000      	movs	r0, #0
 8007d2a:	f7ff fe89 	bl	8007a40 <nRF24_WriteReg>
}
 8007d2e:	bf00      	nop
 8007d30:	3710      	adds	r7, #16
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}

08007d36 <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 8007d36:	b580      	push	{r7, lr}
 8007d38:	b082      	sub	sp, #8
 8007d3a:	af00      	add	r7, sp, #0
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 8007d40:	79fb      	ldrb	r3, [r7, #7]
 8007d42:	4619      	mov	r1, r3
 8007d44:	2005      	movs	r0, #5
 8007d46:	f7ff fe7b 	bl	8007a40 <nRF24_WriteReg>
}
 8007d4a:	bf00      	nop
 8007d4c:	3708      	adds	r7, #8
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}

08007d52 <nRF24_SetAutoRetr>:
// Set automatic retransmission parameters
// input:
//   ard - auto retransmit delay, one of nRF24_ARD_xx values
//   arc - count of auto retransmits, value form 0 to 15
// note: zero arc value means that the automatic retransmission disabled
void nRF24_SetAutoRetr(uint8_t ard, uint8_t arc) {
 8007d52:	b580      	push	{r7, lr}
 8007d54:	b082      	sub	sp, #8
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	4603      	mov	r3, r0
 8007d5a:	460a      	mov	r2, r1
 8007d5c:	71fb      	strb	r3, [r7, #7]
 8007d5e:	4613      	mov	r3, r2
 8007d60:	71bb      	strb	r3, [r7, #6]
	// Set auto retransmit settings (SETUP_RETR register)
	nRF24_WriteReg(nRF24_REG_SETUP_RETR,
			(uint8_t) ((ard << 4) | (arc & nRF24_MASK_RETR_ARC )));
 8007d62:	79fb      	ldrb	r3, [r7, #7]
 8007d64:	011b      	lsls	r3, r3, #4
 8007d66:	b25a      	sxtb	r2, r3
 8007d68:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8007d6c:	f003 030f 	and.w	r3, r3, #15
 8007d70:	b25b      	sxtb	r3, r3
 8007d72:	4313      	orrs	r3, r2
 8007d74:	b25b      	sxtb	r3, r3
	nRF24_WriteReg(nRF24_REG_SETUP_RETR,
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	4619      	mov	r1, r3
 8007d7a:	2004      	movs	r0, #4
 8007d7c:	f7ff fe60 	bl	8007a40 <nRF24_WriteReg>
}
 8007d80:	bf00      	nop
 8007d82:	3708      	adds	r7, #8
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}

08007d88 <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b082      	sub	sp, #8
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	4603      	mov	r3, r0
 8007d90:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 8007d92:	79fb      	ldrb	r3, [r7, #7]
 8007d94:	3b02      	subs	r3, #2
 8007d96:	b2db      	uxtb	r3, r3
 8007d98:	4619      	mov	r1, r3
 8007d9a:	2003      	movs	r0, #3
 8007d9c:	f7ff fe50 	bl	8007a40 <nRF24_WriteReg>
}
 8007da0:	bf00      	nop
 8007da2:	3708      	adds	r7, #8
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b084      	sub	sp, #16
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	4603      	mov	r3, r0
 8007db0:	6039      	str	r1, [r7, #0]
 8007db2:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 8007db4:	79fb      	ldrb	r3, [r7, #7]
 8007db6:	2b06      	cmp	r3, #6
 8007db8:	d846      	bhi.n	8007e48 <nRF24_SetAddr+0xa0>
 8007dba:	a201      	add	r2, pc, #4	; (adr r2, 8007dc0 <nRF24_SetAddr+0x18>)
 8007dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dc0:	08007ddd 	.word	0x08007ddd
 8007dc4:	08007ddd 	.word	0x08007ddd
 8007dc8:	08007e35 	.word	0x08007e35
 8007dcc:	08007e35 	.word	0x08007e35
 8007dd0:	08007e35 	.word	0x08007e35
 8007dd4:	08007e35 	.word	0x08007e35
 8007dd8:	08007ddd 	.word	0x08007ddd
	case nRF24_PIPETX:
	case nRF24_PIPE0:
	case nRF24_PIPE1:
		// Get address width
		addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 8007ddc:	2003      	movs	r0, #3
 8007dde:	f7ff fe0b 	bl	80079f8 <nRF24_ReadReg>
 8007de2:	4603      	mov	r3, r0
 8007de4:	3301      	adds	r3, #1
 8007de6:	73fb      	strb	r3, [r7, #15]
		// Write address in reverse order (LSByte first)
		addr += addr_width;
 8007de8:	7bfb      	ldrb	r3, [r7, #15]
 8007dea:	683a      	ldr	r2, [r7, #0]
 8007dec:	4413      	add	r3, r2
 8007dee:	603b      	str	r3, [r7, #0]
		nRF24_CSN_L();
 8007df0:	2200      	movs	r2, #0
 8007df2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007df6:	4817      	ldr	r0, [pc, #92]	; (8007e54 <nRF24_SetAddr+0xac>)
 8007df8:	f7fa f9a0 	bl	800213c <HAL_GPIO_WritePin>
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8007dfc:	79fb      	ldrb	r3, [r7, #7]
 8007dfe:	4a16      	ldr	r2, [pc, #88]	; (8007e58 <nRF24_SetAddr+0xb0>)
 8007e00:	5cd3      	ldrb	r3, [r2, r3]
 8007e02:	f043 0320 	orr.w	r3, r3, #32
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f000 fbc5 	bl	8008598 <nRF24_LL_RW>
		do {
			nRF24_LL_RW(*addr--);
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	1e5a      	subs	r2, r3, #1
 8007e12:	603a      	str	r2, [r7, #0]
 8007e14:	781b      	ldrb	r3, [r3, #0]
 8007e16:	4618      	mov	r0, r3
 8007e18:	f000 fbbe 	bl	8008598 <nRF24_LL_RW>
		} while (addr_width--);
 8007e1c:	7bfb      	ldrb	r3, [r7, #15]
 8007e1e:	1e5a      	subs	r2, r3, #1
 8007e20:	73fa      	strb	r2, [r7, #15]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d1f3      	bne.n	8007e0e <nRF24_SetAddr+0x66>
		nRF24_CSN_H();
 8007e26:	2201      	movs	r2, #1
 8007e28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007e2c:	4809      	ldr	r0, [pc, #36]	; (8007e54 <nRF24_SetAddr+0xac>)
 8007e2e:	f7fa f985 	bl	800213c <HAL_GPIO_WritePin>
		break;
 8007e32:	e00a      	b.n	8007e4a <nRF24_SetAddr+0xa2>
	case nRF24_PIPE2:
	case nRF24_PIPE3:
	case nRF24_PIPE4:
	case nRF24_PIPE5:
		// Write address LSBbyte (only first byte from the addr buffer)
		nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 8007e34:	79fb      	ldrb	r3, [r7, #7]
 8007e36:	4a08      	ldr	r2, [pc, #32]	; (8007e58 <nRF24_SetAddr+0xb0>)
 8007e38:	5cd2      	ldrb	r2, [r2, r3]
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	4619      	mov	r1, r3
 8007e40:	4610      	mov	r0, r2
 8007e42:	f7ff fdfd 	bl	8007a40 <nRF24_WriteReg>
		break;
 8007e46:	e000      	b.n	8007e4a <nRF24_SetAddr+0xa2>
	default:
		// Incorrect pipe number -> do nothing
		break;
 8007e48:	bf00      	nop
	}
}
 8007e4a:	bf00      	nop
 8007e4c:	3710      	adds	r7, #16
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}
 8007e52:	bf00      	nop
 8007e54:	40020400 	.word	0x40020400
 8007e58:	0800d438 	.word	0x0800d438

08007e5c <nRF24_SetTXPower>:

// Configure RF output power in TX mode
// input:
//   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
void nRF24_SetTXPower(uint8_t tx_pwr) {
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b084      	sub	sp, #16
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	4603      	mov	r3, r0
 8007e64:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_PWR[2:1] bits of the RF_SETUP register
	reg = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8007e66:	2006      	movs	r0, #6
 8007e68:	f7ff fdc6 	bl	80079f8 <nRF24_ReadReg>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 8007e70:	7bfb      	ldrb	r3, [r7, #15]
 8007e72:	f023 0306 	bic.w	r3, r3, #6
 8007e76:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 8007e78:	7bfa      	ldrb	r2, [r7, #15]
 8007e7a:	79fb      	ldrb	r3, [r7, #7]
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8007e80:	7bfb      	ldrb	r3, [r7, #15]
 8007e82:	4619      	mov	r1, r3
 8007e84:	2006      	movs	r0, #6
 8007e86:	f7ff fddb 	bl	8007a40 <nRF24_WriteReg>
}
 8007e8a:	bf00      	nop
 8007e8c:	3710      	adds	r7, #16
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}

08007e92 <nRF24_SetDataRate>:

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 8007e92:	b580      	push	{r7, lr}
 8007e94:	b084      	sub	sp, #16
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	4603      	mov	r3, r0
 8007e9a:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8007e9c:	2006      	movs	r0, #6
 8007e9e:	f7ff fdab 	bl	80079f8 <nRF24_ReadReg>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 8007ea6:	7bfb      	ldrb	r3, [r7, #15]
 8007ea8:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8007eac:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 8007eae:	7bfa      	ldrb	r2, [r7, #15]
 8007eb0:	79fb      	ldrb	r3, [r7, #7]
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8007eb6:	7bfb      	ldrb	r3, [r7, #15]
 8007eb8:	4619      	mov	r1, r3
 8007eba:	2006      	movs	r0, #6
 8007ebc:	f7ff fdc0 	bl	8007a40 <nRF24_WriteReg>
}
 8007ec0:	bf00      	nop
 8007ec2:	3710      	adds	r7, #16
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <nRF24_SetRXPipe>:
// Configure a specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
//   aa_state - state of auto acknowledgment, one of nRF24_AA_xx values
//   payload_len - payload length in bytes
void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	4603      	mov	r3, r0
 8007ed0:	71fb      	strb	r3, [r7, #7]
 8007ed2:	460b      	mov	r3, r1
 8007ed4:	71bb      	strb	r3, [r7, #6]
 8007ed6:	4613      	mov	r3, r2
 8007ed8:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Enable the specified pipe (EN_RXADDR register)
	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 8007eda:	2002      	movs	r0, #2
 8007edc:	f7ff fd8c 	bl	80079f8 <nRF24_ReadReg>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	b25a      	sxtb	r2, r3
 8007ee4:	79fb      	ldrb	r3, [r7, #7]
 8007ee6:	2101      	movs	r1, #1
 8007ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8007eec:	b25b      	sxtb	r3, r3
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	b25b      	sxtb	r3, r3
 8007ef2:	b2db      	uxtb	r3, r3
 8007ef4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ef8:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 8007efa:	7bfb      	ldrb	r3, [r7, #15]
 8007efc:	4619      	mov	r1, r3
 8007efe:	2002      	movs	r0, #2
 8007f00:	f7ff fd9e 	bl	8007a40 <nRF24_WriteReg>

	// Set RX payload length (RX_PW_Px register)
	nRF24_WriteReg(nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 8007f04:	79fb      	ldrb	r3, [r7, #7]
 8007f06:	4a19      	ldr	r2, [pc, #100]	; (8007f6c <nRF24_SetRXPipe+0xa4>)
 8007f08:	5cd2      	ldrb	r2, [r2, r3]
 8007f0a:	797b      	ldrb	r3, [r7, #5]
 8007f0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007f10:	b2db      	uxtb	r3, r3
 8007f12:	4619      	mov	r1, r3
 8007f14:	4610      	mov	r0, r2
 8007f16:	f7ff fd93 	bl	8007a40 <nRF24_WriteReg>

	// Set auto acknowledgment for a specified pipe (EN_AA register)
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 8007f1a:	2001      	movs	r0, #1
 8007f1c:	f7ff fd6c 	bl	80079f8 <nRF24_ReadReg>
 8007f20:	4603      	mov	r3, r0
 8007f22:	73fb      	strb	r3, [r7, #15]
	if (aa_state == nRF24_AA_ON) {
 8007f24:	79bb      	ldrb	r3, [r7, #6]
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	d10a      	bne.n	8007f40 <nRF24_SetRXPipe+0x78>
		reg |= (1 << pipe);
 8007f2a:	79fb      	ldrb	r3, [r7, #7]
 8007f2c:	2201      	movs	r2, #1
 8007f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f32:	b25a      	sxtb	r2, r3
 8007f34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f38:	4313      	orrs	r3, r2
 8007f3a:	b25b      	sxtb	r3, r3
 8007f3c:	73fb      	strb	r3, [r7, #15]
 8007f3e:	e00b      	b.n	8007f58 <nRF24_SetRXPipe+0x90>
	} else {
		reg &= ~(1 << pipe);
 8007f40:	79fb      	ldrb	r3, [r7, #7]
 8007f42:	2201      	movs	r2, #1
 8007f44:	fa02 f303 	lsl.w	r3, r2, r3
 8007f48:	b25b      	sxtb	r3, r3
 8007f4a:	43db      	mvns	r3, r3
 8007f4c:	b25a      	sxtb	r2, r3
 8007f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f52:	4013      	ands	r3, r2
 8007f54:	b25b      	sxtb	r3, r3
 8007f56:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8007f58:	7bfb      	ldrb	r3, [r7, #15]
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	2001      	movs	r0, #1
 8007f5e:	f7ff fd6f 	bl	8007a40 <nRF24_WriteReg>
}
 8007f62:	bf00      	nop
 8007f64:	3710      	adds	r7, #16
 8007f66:	46bd      	mov	sp, r7
 8007f68:	bd80      	pop	{r7, pc}
 8007f6a:	bf00      	nop
 8007f6c:	0800d430 	.word	0x0800d430

08007f70 <nRF24_EnableAA>:
}

// Enable the auto retransmit (a.k.a. enhanced ShockBurst) for the specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
void nRF24_EnableAA(uint8_t pipe) {
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b084      	sub	sp, #16
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	4603      	mov	r3, r0
 8007f78:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Set bit in EN_AA register
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 8007f7a:	2001      	movs	r0, #1
 8007f7c:	f7ff fd3c 	bl	80079f8 <nRF24_ReadReg>
 8007f80:	4603      	mov	r3, r0
 8007f82:	73fb      	strb	r3, [r7, #15]
	reg |= (1 << pipe);
 8007f84:	79fb      	ldrb	r3, [r7, #7]
 8007f86:	2201      	movs	r2, #1
 8007f88:	fa02 f303 	lsl.w	r3, r2, r3
 8007f8c:	b25a      	sxtb	r2, r3
 8007f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f92:	4313      	orrs	r3, r2
 8007f94:	b25b      	sxtb	r3, r3
 8007f96:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8007f98:	7bfb      	ldrb	r3, [r7, #15]
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	2001      	movs	r0, #1
 8007f9e:	f7ff fd4f 	bl	8007a40 <nRF24_WriteReg>
}
 8007fa2:	bf00      	nop
 8007fa4:	3710      	adds	r7, #16
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}

08007faa <nRF24_GetStatus>:
	}
}

// Get value of the STATUS register
// return: value of STATUS register
uint8_t nRF24_GetStatus(void) {
 8007faa:	b580      	push	{r7, lr}
 8007fac:	af00      	add	r7, sp, #0
	return nRF24_ReadReg(nRF24_REG_STATUS);
 8007fae:	2007      	movs	r0, #7
 8007fb0:	f7ff fd22 	bl	80079f8 <nRF24_ReadReg>
 8007fb4:	4603      	mov	r3, r0
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	bd80      	pop	{r7, pc}

08007fba <nRF24_GetStatus_RXFIFO>:
	return (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_STATUS_IRQ );
}

// Get status of the RX FIFO
// return: one of the nRF24_STATUS_RXFIFO_xx values
uint8_t nRF24_GetStatus_RXFIFO(void) {
 8007fba:	b580      	push	{r7, lr}
 8007fbc:	af00      	add	r7, sp, #0
	return (nRF24_ReadReg(nRF24_REG_FIFO_STATUS) & nRF24_MASK_RXFIFO );
 8007fbe:	2017      	movs	r0, #23
 8007fc0:	f7ff fd1a 	bl	80079f8 <nRF24_ReadReg>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	f003 0303 	and.w	r3, r3, #3
 8007fca:	b2db      	uxtb	r3, r3
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 8007fd4:	21ff      	movs	r1, #255	; 0xff
 8007fd6:	20e1      	movs	r0, #225	; 0xe1
 8007fd8:	f7ff fd32 	bl	8007a40 <nRF24_WriteReg>
}
 8007fdc:	bf00      	nop
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 8007fe4:	21ff      	movs	r1, #255	; 0xff
 8007fe6:	20e2      	movs	r0, #226	; 0xe2
 8007fe8:	f7ff fd2a 	bl	8007a40 <nRF24_WriteReg>
}
 8007fec:	bf00      	nop
 8007fee:	bd80      	pop	{r7, pc}

08007ff0 <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b082      	sub	sp, #8
 8007ff4:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg = nRF24_ReadReg(nRF24_REG_STATUS);
 8007ff6:	2007      	movs	r0, #7
 8007ff8:	f7ff fcfe 	bl	80079f8 <nRF24_ReadReg>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 8008000:	79fb      	ldrb	r3, [r7, #7]
 8008002:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8008006:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 8008008:	79fb      	ldrb	r3, [r7, #7]
 800800a:	4619      	mov	r1, r3
 800800c:	2007      	movs	r0, #7
 800800e:	f7ff fd17 	bl	8007a40 <nRF24_WriteReg>
}
 8008012:	bf00      	nop
 8008014:	3708      	adds	r7, #8
 8008016:	46bd      	mov	sp, r7
 8008018:	bd80      	pop	{r7, pc}

0800801a <nRF24_WritePayload>:

// Write TX payload
// input:
//   pBuf - pointer to the buffer with payload data
//   length - payload length in bytes
void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
 800801a:	b580      	push	{r7, lr}
 800801c:	b082      	sub	sp, #8
 800801e:	af00      	add	r7, sp, #0
 8008020:	6078      	str	r0, [r7, #4]
 8008022:	460b      	mov	r3, r1
 8008024:	70fb      	strb	r3, [r7, #3]
	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
 8008026:	78fb      	ldrb	r3, [r7, #3]
 8008028:	461a      	mov	r2, r3
 800802a:	6879      	ldr	r1, [r7, #4]
 800802c:	20a0      	movs	r0, #160	; 0xa0
 800802e:	f7ff fd75 	bl	8007b1c <nRF24_WriteMBReg>
}
 8008032:	bf00      	nop
 8008034:	3708      	adds	r7, #8
 8008036:	46bd      	mov	sp, r7
 8008038:	bd80      	pop	{r7, pc}
	...

0800803c <nRF24_ReadPayload>:
//   pBuf - pointer to the buffer to store a payload data
//   length - pointer to variable to store a payload length
// return: one of nRF24_RX_xx values
//   nRF24_RX_PIPEX - packet has been received from the pipe number X
//   nRF24_RX_EMPTY - the RX FIFO is empty
nRF24_RXResult nRF24_ReadPayload(uint8_t *pBuf, uint8_t *length) {
 800803c:	b580      	push	{r7, lr}
 800803e:	b084      	sub	sp, #16
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	6039      	str	r1, [r7, #0]
	uint8_t pipe;

	// Extract a payload pipe number from the STATUS register
	pipe = (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO ) >> 1;
 8008046:	2007      	movs	r0, #7
 8008048:	f7ff fcd6 	bl	80079f8 <nRF24_ReadReg>
 800804c:	4603      	mov	r3, r0
 800804e:	105b      	asrs	r3, r3, #1
 8008050:	b2db      	uxtb	r3, r3
 8008052:	f003 0307 	and.w	r3, r3, #7
 8008056:	73fb      	strb	r3, [r7, #15]

	// RX FIFO empty?
	if (pipe < 6) {
 8008058:	7bfb      	ldrb	r3, [r7, #15]
 800805a:	2b05      	cmp	r3, #5
 800805c:	d816      	bhi.n	800808c <nRF24_ReadPayload+0x50>
		// Get payload length
		*length = nRF24_ReadReg(nRF24_RX_PW_PIPE[pipe]);
 800805e:	7bfb      	ldrb	r3, [r7, #15]
 8008060:	4a0e      	ldr	r2, [pc, #56]	; (800809c <nRF24_ReadPayload+0x60>)
 8008062:	5cd3      	ldrb	r3, [r2, r3]
 8008064:	4618      	mov	r0, r3
 8008066:	f7ff fcc7 	bl	80079f8 <nRF24_ReadReg>
 800806a:	4603      	mov	r3, r0
 800806c:	461a      	mov	r2, r3
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	701a      	strb	r2, [r3, #0]

		// Read a payload from the RX FIFO
		if (*length) {
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	781b      	ldrb	r3, [r3, #0]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d006      	beq.n	8008088 <nRF24_ReadPayload+0x4c>
			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	781b      	ldrb	r3, [r3, #0]
 800807e:	461a      	mov	r2, r3
 8008080:	6879      	ldr	r1, [r7, #4]
 8008082:	2061      	movs	r0, #97	; 0x61
 8008084:	f7ff fd1e 	bl	8007ac4 <nRF24_ReadMBReg>
		}

		return ((nRF24_RXResult) pipe);
 8008088:	7bfb      	ldrb	r3, [r7, #15]
 800808a:	e003      	b.n	8008094 <nRF24_ReadPayload+0x58>
	}

	// The RX FIFO is empty
	*length = 0;
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	2200      	movs	r2, #0
 8008090:	701a      	strb	r2, [r3, #0]

	return nRF24_RX_EMPTY;
 8008092:	23ff      	movs	r3, #255	; 0xff
}
 8008094:	4618      	mov	r0, r3
 8008096:	3710      	adds	r7, #16
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}
 800809c:	0800d430 	.word	0x0800d430

080080a0 <nRF24_TransmitPacket>:

nRF24_TXResult nRF24_TransmitPacket(uint8_t *pBuf, uint8_t length,
		uint32_t wait) {
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b086      	sub	sp, #24
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	60f8      	str	r0, [r7, #12]
 80080a8:	460b      	mov	r3, r1
 80080aa:	607a      	str	r2, [r7, #4]
 80080ac:	72fb      	strb	r3, [r7, #11]

	uint8_t status;

	// Deassert the CE pin (in case if it still high)
	nRF24_CE_L();
 80080ae:	2200      	movs	r2, #0
 80080b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80080b4:	481f      	ldr	r0, [pc, #124]	; (8008134 <nRF24_TransmitPacket+0x94>)
 80080b6:	f7fa f841 	bl	800213c <HAL_GPIO_WritePin>

	// Transfer a data from the specified buffer to the TX FIFO
	nRF24_WritePayload(pBuf, length);
 80080ba:	7afb      	ldrb	r3, [r7, #11]
 80080bc:	4619      	mov	r1, r3
 80080be:	68f8      	ldr	r0, [r7, #12]
 80080c0:	f7ff ffab 	bl	800801a <nRF24_WritePayload>

	// Start a transmission by asserting CE pin (must be held at least 10us)
	nRF24_CE_H();
 80080c4:	2201      	movs	r2, #1
 80080c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80080ca:	481a      	ldr	r0, [pc, #104]	; (8008134 <nRF24_TransmitPacket+0x94>)
 80080cc:	f7fa f836 	bl	800213c <HAL_GPIO_WritePin>
	// Poll the transceiver status register until one of the following flags will be set:
	//   TX_DS  - means the packet has been transmitted
	//   MAX_RT - means the maximum number of TX retransmits happened
	// note: this solution is far from perfect, better to use IRQ instead of polling the status
	do {
		status = nRF24_GetStatus();
 80080d0:	f7ff ff6b 	bl	8007faa <nRF24_GetStatus>
 80080d4:	4603      	mov	r3, r0
 80080d6:	75fb      	strb	r3, [r7, #23]
		if (status & (nRF24_FLAG_TX_DS | nRF24_FLAG_MAX_RT )) {
 80080d8:	7dfb      	ldrb	r3, [r7, #23]
 80080da:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d105      	bne.n	80080ee <nRF24_TransmitPacket+0x4e>
			break;
		}
	} while (wait--);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	1e5a      	subs	r2, r3, #1
 80080e6:	607a      	str	r2, [r7, #4]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d1f1      	bne.n	80080d0 <nRF24_TransmitPacket+0x30>
 80080ec:	e000      	b.n	80080f0 <nRF24_TransmitPacket+0x50>
			break;
 80080ee:	bf00      	nop

	// Deassert the CE pin (Standby-II --> Standby-I)
	nRF24_CE_L();
 80080f0:	2200      	movs	r2, #0
 80080f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80080f6:	480f      	ldr	r0, [pc, #60]	; (8008134 <nRF24_TransmitPacket+0x94>)
 80080f8:	f7fa f820 	bl	800213c <HAL_GPIO_WritePin>

	if (!wait) {
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d101      	bne.n	8008106 <nRF24_TransmitPacket+0x66>
		// Timeout
		return nRF24_TX_TIMEOUT;
 8008102:	2302      	movs	r3, #2
 8008104:	e012      	b.n	800812c <nRF24_TransmitPacket+0x8c>
	}

	// Check the flags in STATUS register

	// Clear pending IRQ flags
	nRF24_ClearIRQFlags();
 8008106:	f7ff ff73 	bl	8007ff0 <nRF24_ClearIRQFlags>

	if (status & nRF24_FLAG_MAX_RT) {
 800810a:	7dfb      	ldrb	r3, [r7, #23]
 800810c:	f003 0310 	and.w	r3, r3, #16
 8008110:	2b00      	cmp	r3, #0
 8008112:	d001      	beq.n	8008118 <nRF24_TransmitPacket+0x78>
		// Auto retransmit counter exceeds the programmed maximum limit (FIFO is not removed)
		return nRF24_TX_MAXRT;
 8008114:	2303      	movs	r3, #3
 8008116:	e009      	b.n	800812c <nRF24_TransmitPacket+0x8c>
	}

	if (status & nRF24_FLAG_TX_DS) {
 8008118:	7dfb      	ldrb	r3, [r7, #23]
 800811a:	f003 0320 	and.w	r3, r3, #32
 800811e:	2b00      	cmp	r3, #0
 8008120:	d001      	beq.n	8008126 <nRF24_TransmitPacket+0x86>
		// Successful transmission
		return nRF24_TX_SUCCESS;
 8008122:	2301      	movs	r3, #1
 8008124:	e002      	b.n	800812c <nRF24_TransmitPacket+0x8c>
	}

	// Some banana happens, a payload remains in the TX FIFO, flush it
	nRF24_FlushTX();
 8008126:	f7ff ff53 	bl	8007fd0 <nRF24_FlushTX>

	return nRF24_TX_ERROR;
 800812a:	2300      	movs	r3, #0
}
 800812c:	4618      	mov	r0, r3
 800812e:	3718      	adds	r7, #24
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}
 8008134:	40020c00 	.word	0x40020c00

08008138 <nRF24_PrintSetting>:
			nRF24_REG_FEATURE, i);
	HAL_UART_Transmit(&huart1, (uint8_t*) buffor, size, 100);
}


void nRF24_PrintSetting(){
 8008138:	b5b0      	push	{r4, r5, r7, lr}
 800813a:	b08a      	sub	sp, #40	; 0x28
 800813c:	af04      	add	r7, sp, #16
	uint8_t i;
	uint8_t buf[2][5];

	printf("================ NRF Configuration ================\r\n");
 800813e:	48c4      	ldr	r0, [pc, #784]	; (8008450 <nRF24_PrintSetting+0x318>)
 8008140:	f001 fa20 	bl	8009584 <puts>

	i = nRF24_ReadReg(nRF24_REG_CONFIG);
 8008144:	2000      	movs	r0, #0
 8008146:	f7ff fc57 	bl	80079f8 <nRF24_ReadReg>
 800814a:	4603      	mov	r3, r0
 800814c:	72fb      	strb	r3, [r7, #11]
	printf("STATUS    =  0x%02X RX_DR=%d TX_DS=%d MAX_RT=%d RX_P_NO=%d TX_FULL=%d\r\n", i , i & (1<<6), i & (1<<5), i & (1<<4),i & (3<<1),i & (1<<0) );
 800814e:	7af8      	ldrb	r0, [r7, #11]
 8008150:	7afb      	ldrb	r3, [r7, #11]
 8008152:	f003 0440 	and.w	r4, r3, #64	; 0x40
 8008156:	7afb      	ldrb	r3, [r7, #11]
 8008158:	f003 0520 	and.w	r5, r3, #32
 800815c:	7afb      	ldrb	r3, [r7, #11]
 800815e:	f003 0310 	and.w	r3, r3, #16
 8008162:	7afa      	ldrb	r2, [r7, #11]
 8008164:	f002 0206 	and.w	r2, r2, #6
 8008168:	7af9      	ldrb	r1, [r7, #11]
 800816a:	f001 0101 	and.w	r1, r1, #1
 800816e:	9102      	str	r1, [sp, #8]
 8008170:	9201      	str	r2, [sp, #4]
 8008172:	9300      	str	r3, [sp, #0]
 8008174:	462b      	mov	r3, r5
 8008176:	4622      	mov	r2, r4
 8008178:	4601      	mov	r1, r0
 800817a:	48b6      	ldr	r0, [pc, #728]	; (8008454 <nRF24_PrintSetting+0x31c>)
 800817c:	f001 f97a 	bl	8009474 <iprintf>

	nRF24_ReadMBReg(nRF24_REG_RX_ADDR_P0, buf[0], 5);
 8008180:	463b      	mov	r3, r7
 8008182:	2205      	movs	r2, #5
 8008184:	4619      	mov	r1, r3
 8008186:	200a      	movs	r0, #10
 8008188:	f7ff fc9c 	bl	8007ac4 <nRF24_ReadMBReg>
	nRF24_ReadMBReg(nRF24_REG_RX_ADDR_P1, buf[1], 5);
 800818c:	463b      	mov	r3, r7
 800818e:	3305      	adds	r3, #5
 8008190:	2205      	movs	r2, #5
 8008192:	4619      	mov	r1, r3
 8008194:	200b      	movs	r0, #11
 8008196:	f7ff fc95 	bl	8007ac4 <nRF24_ReadMBReg>
	printf("RX_ADDR_P0-1	 = ");
 800819a:	48af      	ldr	r0, [pc, #700]	; (8008458 <nRF24_PrintSetting+0x320>)
 800819c:	f001 f96a 	bl	8009474 <iprintf>
	printf("0x");
 80081a0:	48ae      	ldr	r0, [pc, #696]	; (800845c <nRF24_PrintSetting+0x324>)
 80081a2:	f001 f967 	bl	8009474 <iprintf>
	for(int i = 0 ; i < 5; i++) printf("%02X",buf[0][i]);
 80081a6:	2300      	movs	r3, #0
 80081a8:	617b      	str	r3, [r7, #20]
 80081aa:	e00a      	b.n	80081c2 <nRF24_PrintSetting+0x8a>
 80081ac:	463a      	mov	r2, r7
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	4413      	add	r3, r2
 80081b2:	781b      	ldrb	r3, [r3, #0]
 80081b4:	4619      	mov	r1, r3
 80081b6:	48aa      	ldr	r0, [pc, #680]	; (8008460 <nRF24_PrintSetting+0x328>)
 80081b8:	f001 f95c 	bl	8009474 <iprintf>
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	3301      	adds	r3, #1
 80081c0:	617b      	str	r3, [r7, #20]
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	2b04      	cmp	r3, #4
 80081c6:	ddf1      	ble.n	80081ac <nRF24_PrintSetting+0x74>
	printf("  0x");
 80081c8:	48a6      	ldr	r0, [pc, #664]	; (8008464 <nRF24_PrintSetting+0x32c>)
 80081ca:	f001 f953 	bl	8009474 <iprintf>
	for(int i = 0 ; i < 5; i++) printf("%02X",buf[1][i]);
 80081ce:	2300      	movs	r3, #0
 80081d0:	613b      	str	r3, [r7, #16]
 80081d2:	e00a      	b.n	80081ea <nRF24_PrintSetting+0xb2>
 80081d4:	1d7a      	adds	r2, r7, #5
 80081d6:	693b      	ldr	r3, [r7, #16]
 80081d8:	4413      	add	r3, r2
 80081da:	781b      	ldrb	r3, [r3, #0]
 80081dc:	4619      	mov	r1, r3
 80081de:	48a0      	ldr	r0, [pc, #640]	; (8008460 <nRF24_PrintSetting+0x328>)
 80081e0:	f001 f948 	bl	8009474 <iprintf>
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	3301      	adds	r3, #1
 80081e8:	613b      	str	r3, [r7, #16]
 80081ea:	693b      	ldr	r3, [r7, #16]
 80081ec:	2b04      	cmp	r3, #4
 80081ee:	ddf1      	ble.n	80081d4 <nRF24_PrintSetting+0x9c>
	printf("\r\n");
 80081f0:	489d      	ldr	r0, [pc, #628]	; (8008468 <nRF24_PrintSetting+0x330>)
 80081f2:	f001 f9c7 	bl	8009584 <puts>

	buf[0][0] = nRF24_ReadReg(nRF24_REG_RX_ADDR_P2);
 80081f6:	200c      	movs	r0, #12
 80081f8:	f7ff fbfe 	bl	80079f8 <nRF24_ReadReg>
 80081fc:	4603      	mov	r3, r0
 80081fe:	703b      	strb	r3, [r7, #0]
	buf[0][1] = nRF24_ReadReg(nRF24_REG_RX_ADDR_P3);
 8008200:	200d      	movs	r0, #13
 8008202:	f7ff fbf9 	bl	80079f8 <nRF24_ReadReg>
 8008206:	4603      	mov	r3, r0
 8008208:	707b      	strb	r3, [r7, #1]
	buf[0][2] = nRF24_ReadReg(nRF24_REG_RX_ADDR_P4);
 800820a:	200e      	movs	r0, #14
 800820c:	f7ff fbf4 	bl	80079f8 <nRF24_ReadReg>
 8008210:	4603      	mov	r3, r0
 8008212:	70bb      	strb	r3, [r7, #2]
	buf[0][3] = nRF24_ReadReg(nRF24_REG_RX_ADDR_P5);
 8008214:	200f      	movs	r0, #15
 8008216:	f7ff fbef 	bl	80079f8 <nRF24_ReadReg>
 800821a:	4603      	mov	r3, r0
 800821c:	70fb      	strb	r3, [r7, #3]
	printf("RX_ADDR_P2-5	 = 0x%02x 0x%02x 0x%02x 0x%02x",buf[0][0],buf[0][1],buf[0][2],buf[0][3]);
 800821e:	783b      	ldrb	r3, [r7, #0]
 8008220:	4619      	mov	r1, r3
 8008222:	787b      	ldrb	r3, [r7, #1]
 8008224:	461a      	mov	r2, r3
 8008226:	78bb      	ldrb	r3, [r7, #2]
 8008228:	4618      	mov	r0, r3
 800822a:	78fb      	ldrb	r3, [r7, #3]
 800822c:	9300      	str	r3, [sp, #0]
 800822e:	4603      	mov	r3, r0
 8008230:	488e      	ldr	r0, [pc, #568]	; (800846c <nRF24_PrintSetting+0x334>)
 8008232:	f001 f91f 	bl	8009474 <iprintf>
	printf("\r\n");
 8008236:	488c      	ldr	r0, [pc, #560]	; (8008468 <nRF24_PrintSetting+0x330>)
 8008238:	f001 f9a4 	bl	8009584 <puts>

	nRF24_ReadMBReg(nRF24_REG_TX_ADDR, buf[0], 5);
 800823c:	463b      	mov	r3, r7
 800823e:	2205      	movs	r2, #5
 8008240:	4619      	mov	r1, r3
 8008242:	2010      	movs	r0, #16
 8008244:	f7ff fc3e 	bl	8007ac4 <nRF24_ReadMBReg>
	printf("TX_ADDR	 = ");
 8008248:	4889      	ldr	r0, [pc, #548]	; (8008470 <nRF24_PrintSetting+0x338>)
 800824a:	f001 f913 	bl	8009474 <iprintf>
	printf("0x");
 800824e:	4883      	ldr	r0, [pc, #524]	; (800845c <nRF24_PrintSetting+0x324>)
 8008250:	f001 f910 	bl	8009474 <iprintf>
	for(int i = 0 ; i < 5; i++) printf("%02X",buf[0][i]);
 8008254:	2300      	movs	r3, #0
 8008256:	60fb      	str	r3, [r7, #12]
 8008258:	e00a      	b.n	8008270 <nRF24_PrintSetting+0x138>
 800825a:	463a      	mov	r2, r7
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	4413      	add	r3, r2
 8008260:	781b      	ldrb	r3, [r3, #0]
 8008262:	4619      	mov	r1, r3
 8008264:	487e      	ldr	r0, [pc, #504]	; (8008460 <nRF24_PrintSetting+0x328>)
 8008266:	f001 f905 	bl	8009474 <iprintf>
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	3301      	adds	r3, #1
 800826e:	60fb      	str	r3, [r7, #12]
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2b04      	cmp	r3, #4
 8008274:	ddf1      	ble.n	800825a <nRF24_PrintSetting+0x122>
	printf("\r\n");
 8008276:	487c      	ldr	r0, [pc, #496]	; (8008468 <nRF24_PrintSetting+0x330>)
 8008278:	f001 f984 	bl	8009584 <puts>


	i = nRF24_ReadReg(nRF24_REG_RX_PW_P0);
 800827c:	2011      	movs	r0, #17
 800827e:	f7ff fbbb 	bl	80079f8 <nRF24_ReadReg>
 8008282:	4603      	mov	r3, r0
 8008284:	72fb      	strb	r3, [r7, #11]
	printf("RX_PW_P0-5	 = 0x%02X ",i);
 8008286:	7afb      	ldrb	r3, [r7, #11]
 8008288:	4619      	mov	r1, r3
 800828a:	487a      	ldr	r0, [pc, #488]	; (8008474 <nRF24_PrintSetting+0x33c>)
 800828c:	f001 f8f2 	bl	8009474 <iprintf>
	i = nRF24_ReadReg(nRF24_REG_RX_PW_P1);
 8008290:	2012      	movs	r0, #18
 8008292:	f7ff fbb1 	bl	80079f8 <nRF24_ReadReg>
 8008296:	4603      	mov	r3, r0
 8008298:	72fb      	strb	r3, [r7, #11]
	printf("0x%02X ",i);
 800829a:	7afb      	ldrb	r3, [r7, #11]
 800829c:	4619      	mov	r1, r3
 800829e:	4876      	ldr	r0, [pc, #472]	; (8008478 <nRF24_PrintSetting+0x340>)
 80082a0:	f001 f8e8 	bl	8009474 <iprintf>
	i = nRF24_ReadReg(nRF24_REG_RX_PW_P2);
 80082a4:	2013      	movs	r0, #19
 80082a6:	f7ff fba7 	bl	80079f8 <nRF24_ReadReg>
 80082aa:	4603      	mov	r3, r0
 80082ac:	72fb      	strb	r3, [r7, #11]
	printf("0x%02X ",i);
 80082ae:	7afb      	ldrb	r3, [r7, #11]
 80082b0:	4619      	mov	r1, r3
 80082b2:	4871      	ldr	r0, [pc, #452]	; (8008478 <nRF24_PrintSetting+0x340>)
 80082b4:	f001 f8de 	bl	8009474 <iprintf>
	i = nRF24_ReadReg(nRF24_REG_RX_PW_P3);
 80082b8:	2014      	movs	r0, #20
 80082ba:	f7ff fb9d 	bl	80079f8 <nRF24_ReadReg>
 80082be:	4603      	mov	r3, r0
 80082c0:	72fb      	strb	r3, [r7, #11]
	printf("0x%02X ",i);
 80082c2:	7afb      	ldrb	r3, [r7, #11]
 80082c4:	4619      	mov	r1, r3
 80082c6:	486c      	ldr	r0, [pc, #432]	; (8008478 <nRF24_PrintSetting+0x340>)
 80082c8:	f001 f8d4 	bl	8009474 <iprintf>
	i = nRF24_ReadReg(nRF24_REG_RX_PW_P4);
 80082cc:	2015      	movs	r0, #21
 80082ce:	f7ff fb93 	bl	80079f8 <nRF24_ReadReg>
 80082d2:	4603      	mov	r3, r0
 80082d4:	72fb      	strb	r3, [r7, #11]
	printf("0x%02X ",i);
 80082d6:	7afb      	ldrb	r3, [r7, #11]
 80082d8:	4619      	mov	r1, r3
 80082da:	4867      	ldr	r0, [pc, #412]	; (8008478 <nRF24_PrintSetting+0x340>)
 80082dc:	f001 f8ca 	bl	8009474 <iprintf>
	i = nRF24_ReadReg(nRF24_REG_RX_PW_P5);
 80082e0:	2016      	movs	r0, #22
 80082e2:	f7ff fb89 	bl	80079f8 <nRF24_ReadReg>
 80082e6:	4603      	mov	r3, r0
 80082e8:	72fb      	strb	r3, [r7, #11]
	printf("0x%02X ",i);
 80082ea:	7afb      	ldrb	r3, [r7, #11]
 80082ec:	4619      	mov	r1, r3
 80082ee:	4862      	ldr	r0, [pc, #392]	; (8008478 <nRF24_PrintSetting+0x340>)
 80082f0:	f001 f8c0 	bl	8009474 <iprintf>
	printf("\r\n");
 80082f4:	485c      	ldr	r0, [pc, #368]	; (8008468 <nRF24_PrintSetting+0x330>)
 80082f6:	f001 f945 	bl	8009584 <puts>

	i = nRF24_ReadReg(nRF24_REG_EN_AA);
 80082fa:	2001      	movs	r0, #1
 80082fc:	f7ff fb7c 	bl	80079f8 <nRF24_ReadReg>
 8008300:	4603      	mov	r3, r0
 8008302:	72fb      	strb	r3, [r7, #11]
	printf("EN_AA       =  0x%02X", i );
 8008304:	7afb      	ldrb	r3, [r7, #11]
 8008306:	4619      	mov	r1, r3
 8008308:	485c      	ldr	r0, [pc, #368]	; (800847c <nRF24_PrintSetting+0x344>)
 800830a:	f001 f8b3 	bl	8009474 <iprintf>
	printf("\r\n");
 800830e:	4856      	ldr	r0, [pc, #344]	; (8008468 <nRF24_PrintSetting+0x330>)
 8008310:	f001 f938 	bl	8009584 <puts>

	i = nRF24_ReadReg(nRF24_REG_EN_RXADDR);
 8008314:	2002      	movs	r0, #2
 8008316:	f7ff fb6f 	bl	80079f8 <nRF24_ReadReg>
 800831a:	4603      	mov	r3, r0
 800831c:	72fb      	strb	r3, [r7, #11]
	printf("EN_RXADDR	 = 0x%02X", i );
 800831e:	7afb      	ldrb	r3, [r7, #11]
 8008320:	4619      	mov	r1, r3
 8008322:	4857      	ldr	r0, [pc, #348]	; (8008480 <nRF24_PrintSetting+0x348>)
 8008324:	f001 f8a6 	bl	8009474 <iprintf>
	printf("\r\n");
 8008328:	484f      	ldr	r0, [pc, #316]	; (8008468 <nRF24_PrintSetting+0x330>)
 800832a:	f001 f92b 	bl	8009584 <puts>

	i = nRF24_ReadReg(nRF24_REG_RF_CH);
 800832e:	2005      	movs	r0, #5
 8008330:	f7ff fb62 	bl	80079f8 <nRF24_ReadReg>
 8008334:	4603      	mov	r3, r0
 8008336:	72fb      	strb	r3, [r7, #11]
	printf("RF_CH		 = 0x%02X", i );
 8008338:	7afb      	ldrb	r3, [r7, #11]
 800833a:	4619      	mov	r1, r3
 800833c:	4851      	ldr	r0, [pc, #324]	; (8008484 <nRF24_PrintSetting+0x34c>)
 800833e:	f001 f899 	bl	8009474 <iprintf>
	printf("\r\n");
 8008342:	4849      	ldr	r0, [pc, #292]	; (8008468 <nRF24_PrintSetting+0x330>)
 8008344:	f001 f91e 	bl	8009584 <puts>

	i = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8008348:	2006      	movs	r0, #6
 800834a:	f7ff fb55 	bl	80079f8 <nRF24_ReadReg>
 800834e:	4603      	mov	r3, r0
 8008350:	72fb      	strb	r3, [r7, #11]
	printf("RF_SETUP	 = 0x%02X", i );
 8008352:	7afb      	ldrb	r3, [r7, #11]
 8008354:	4619      	mov	r1, r3
 8008356:	484c      	ldr	r0, [pc, #304]	; (8008488 <nRF24_PrintSetting+0x350>)
 8008358:	f001 f88c 	bl	8009474 <iprintf>
	printf("\r\n");
 800835c:	4842      	ldr	r0, [pc, #264]	; (8008468 <nRF24_PrintSetting+0x330>)
 800835e:	f001 f911 	bl	8009584 <puts>

	i = nRF24_ReadReg(nRF24_REG_CONFIG);
 8008362:	2000      	movs	r0, #0
 8008364:	f7ff fb48 	bl	80079f8 <nRF24_ReadReg>
 8008368:	4603      	mov	r3, r0
 800836a:	72fb      	strb	r3, [r7, #11]
	printf("CONFIG		 = 0x%02X", i );
 800836c:	7afb      	ldrb	r3, [r7, #11]
 800836e:	4619      	mov	r1, r3
 8008370:	4846      	ldr	r0, [pc, #280]	; (800848c <nRF24_PrintSetting+0x354>)
 8008372:	f001 f87f 	bl	8009474 <iprintf>
	printf("\r\n");
 8008376:	483c      	ldr	r0, [pc, #240]	; (8008468 <nRF24_PrintSetting+0x330>)
 8008378:	f001 f904 	bl	8009584 <puts>

	buf[0][0] = nRF24_ReadReg(nRF24_REG_DYNPD);
 800837c:	201c      	movs	r0, #28
 800837e:	f7ff fb3b 	bl	80079f8 <nRF24_ReadReg>
 8008382:	4603      	mov	r3, r0
 8008384:	703b      	strb	r3, [r7, #0]
	buf[0][1] = nRF24_ReadReg(nRF24_REG_FEATURE);
 8008386:	201d      	movs	r0, #29
 8008388:	f7ff fb36 	bl	80079f8 <nRF24_ReadReg>
 800838c:	4603      	mov	r3, r0
 800838e:	707b      	strb	r3, [r7, #1]
	printf("DYNPD/FEATURE	 = 0x%02X 0x%02X", buf[0][0],buf[0][1]);
 8008390:	783b      	ldrb	r3, [r7, #0]
 8008392:	4619      	mov	r1, r3
 8008394:	787b      	ldrb	r3, [r7, #1]
 8008396:	461a      	mov	r2, r3
 8008398:	483d      	ldr	r0, [pc, #244]	; (8008490 <nRF24_PrintSetting+0x358>)
 800839a:	f001 f86b 	bl	8009474 <iprintf>
	printf("\r\n");
 800839e:	4832      	ldr	r0, [pc, #200]	; (8008468 <nRF24_PrintSetting+0x330>)
 80083a0:	f001 f8f0 	bl	8009584 <puts>

	i = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 80083a4:	2006      	movs	r0, #6
 80083a6:	f7ff fb27 	bl	80079f8 <nRF24_ReadReg>
 80083aa:	4603      	mov	r3, r0
 80083ac:	72fb      	strb	r3, [r7, #11]
	printf("Data Rate	 = ");
 80083ae:	4839      	ldr	r0, [pc, #228]	; (8008494 <nRF24_PrintSetting+0x35c>)
 80083b0:	f001 f860 	bl	8009474 <iprintf>
	switch ((i & 0x28) ) {
 80083b4:	7afb      	ldrb	r3, [r7, #11]
 80083b6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80083ba:	2b08      	cmp	r3, #8
 80083bc:	d007      	beq.n	80083ce <nRF24_PrintSetting+0x296>
 80083be:	2b20      	cmp	r3, #32
 80083c0:	d009      	beq.n	80083d6 <nRF24_PrintSetting+0x29e>
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d10b      	bne.n	80083de <nRF24_PrintSetting+0x2a6>
		case 0x00:
			printf("1Mbps");
 80083c6:	4834      	ldr	r0, [pc, #208]	; (8008498 <nRF24_PrintSetting+0x360>)
 80083c8:	f001 f854 	bl	8009474 <iprintf>
			break;
 80083cc:	e00b      	b.n	80083e6 <nRF24_PrintSetting+0x2ae>
		case 0x08:
			printf("2Mbps");
 80083ce:	4833      	ldr	r0, [pc, #204]	; (800849c <nRF24_PrintSetting+0x364>)
 80083d0:	f001 f850 	bl	8009474 <iprintf>
			break;
 80083d4:	e007      	b.n	80083e6 <nRF24_PrintSetting+0x2ae>
		case 0x20:
			printf("250kbps");
 80083d6:	4832      	ldr	r0, [pc, #200]	; (80084a0 <nRF24_PrintSetting+0x368>)
 80083d8:	f001 f84c 	bl	8009474 <iprintf>
			break;
 80083dc:	e003      	b.n	80083e6 <nRF24_PrintSetting+0x2ae>
		default:
			printf("???");
 80083de:	4831      	ldr	r0, [pc, #196]	; (80084a4 <nRF24_PrintSetting+0x36c>)
 80083e0:	f001 f848 	bl	8009474 <iprintf>
			break;
 80083e4:	bf00      	nop
	}
	printf("\r\n");
 80083e6:	4820      	ldr	r0, [pc, #128]	; (8008468 <nRF24_PrintSetting+0x330>)
 80083e8:	f001 f8cc 	bl	8009584 <puts>

	i = nRF24_ReadReg(nRF24_REG_CONFIG);
 80083ec:	2000      	movs	r0, #0
 80083ee:	f7ff fb03 	bl	80079f8 <nRF24_ReadReg>
 80083f2:	4603      	mov	r3, r0
 80083f4:	72fb      	strb	r3, [r7, #11]
	if(i & (1<<2)) printf("CRC Length	 = 16bit");
 80083f6:	7afb      	ldrb	r3, [r7, #11]
 80083f8:	f003 0304 	and.w	r3, r3, #4
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d003      	beq.n	8008408 <nRF24_PrintSetting+0x2d0>
 8008400:	4829      	ldr	r0, [pc, #164]	; (80084a8 <nRF24_PrintSetting+0x370>)
 8008402:	f001 f837 	bl	8009474 <iprintf>
 8008406:	e002      	b.n	800840e <nRF24_PrintSetting+0x2d6>
	else printf("CRC Length	 = 8bit");
 8008408:	4828      	ldr	r0, [pc, #160]	; (80084ac <nRF24_PrintSetting+0x374>)
 800840a:	f001 f833 	bl	8009474 <iprintf>
	printf("\r\n");
 800840e:	4816      	ldr	r0, [pc, #88]	; (8008468 <nRF24_PrintSetting+0x330>)
 8008410:	f001 f8b8 	bl	8009584 <puts>

	i = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8008414:	2006      	movs	r0, #6
 8008416:	f7ff faef 	bl	80079f8 <nRF24_ReadReg>
 800841a:	4603      	mov	r3, r0
 800841c:	72fb      	strb	r3, [r7, #11]
	switch ((i & 0x06) >> 1) {
 800841e:	7afb      	ldrb	r3, [r7, #11]
 8008420:	105b      	asrs	r3, r3, #1
 8008422:	f003 0303 	and.w	r3, r3, #3
 8008426:	2b03      	cmp	r3, #3
 8008428:	d84e      	bhi.n	80084c8 <nRF24_PrintSetting+0x390>
 800842a:	a201      	add	r2, pc, #4	; (adr r2, 8008430 <nRF24_PrintSetting+0x2f8>)
 800842c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008430:	08008441 	.word	0x08008441
 8008434:	08008449 	.word	0x08008449
 8008438:	080084b9 	.word	0x080084b9
 800843c:	080084c1 	.word	0x080084c1
		case 0x00:
			printf("PA Power	 = -18dBm");
 8008440:	481b      	ldr	r0, [pc, #108]	; (80084b0 <nRF24_PrintSetting+0x378>)
 8008442:	f001 f817 	bl	8009474 <iprintf>
			break;
 8008446:	e043      	b.n	80084d0 <nRF24_PrintSetting+0x398>
		case 0x01:
			printf("PA Power	 = -12dBm");
 8008448:	481a      	ldr	r0, [pc, #104]	; (80084b4 <nRF24_PrintSetting+0x37c>)
 800844a:	f001 f813 	bl	8009474 <iprintf>
			break;
 800844e:	e03f      	b.n	80084d0 <nRF24_PrintSetting+0x398>
 8008450:	0800aafc 	.word	0x0800aafc
 8008454:	0800ab34 	.word	0x0800ab34
 8008458:	0800ab7c 	.word	0x0800ab7c
 800845c:	0800ab90 	.word	0x0800ab90
 8008460:	0800a99c 	.word	0x0800a99c
 8008464:	0800ab94 	.word	0x0800ab94
 8008468:	0800ab9c 	.word	0x0800ab9c
 800846c:	0800aba0 	.word	0x0800aba0
 8008470:	0800abcc 	.word	0x0800abcc
 8008474:	0800abd8 	.word	0x0800abd8
 8008478:	0800abf0 	.word	0x0800abf0
 800847c:	0800abf8 	.word	0x0800abf8
 8008480:	0800ac10 	.word	0x0800ac10
 8008484:	0800ac24 	.word	0x0800ac24
 8008488:	0800ac38 	.word	0x0800ac38
 800848c:	0800ac4c 	.word	0x0800ac4c
 8008490:	0800ac60 	.word	0x0800ac60
 8008494:	0800ac80 	.word	0x0800ac80
 8008498:	0800ac90 	.word	0x0800ac90
 800849c:	0800ac98 	.word	0x0800ac98
 80084a0:	0800aca0 	.word	0x0800aca0
 80084a4:	0800aca8 	.word	0x0800aca8
 80084a8:	0800acac 	.word	0x0800acac
 80084ac:	0800acc0 	.word	0x0800acc0
 80084b0:	0800acd4 	.word	0x0800acd4
 80084b4:	0800ace8 	.word	0x0800ace8
		case 0x02:
			printf("PA Power	 = -6dBm");
 80084b8:	4809      	ldr	r0, [pc, #36]	; (80084e0 <nRF24_PrintSetting+0x3a8>)
 80084ba:	f000 ffdb 	bl	8009474 <iprintf>
			break;
 80084be:	e007      	b.n	80084d0 <nRF24_PrintSetting+0x398>
		case 0x03:
			printf("PA Power	 = 0dBm");
 80084c0:	4808      	ldr	r0, [pc, #32]	; (80084e4 <nRF24_PrintSetting+0x3ac>)
 80084c2:	f000 ffd7 	bl	8009474 <iprintf>
			break;
 80084c6:	e003      	b.n	80084d0 <nRF24_PrintSetting+0x398>
		default:
			printf("PA Power	 = ??");
 80084c8:	4807      	ldr	r0, [pc, #28]	; (80084e8 <nRF24_PrintSetting+0x3b0>)
 80084ca:	f000 ffd3 	bl	8009474 <iprintf>
			break;
 80084ce:	bf00      	nop
		}
	printf("\r\n");
 80084d0:	4806      	ldr	r0, [pc, #24]	; (80084ec <nRF24_PrintSetting+0x3b4>)
 80084d2:	f001 f857 	bl	8009584 <puts>

}
 80084d6:	bf00      	nop
 80084d8:	3718      	adds	r7, #24
 80084da:	46bd      	mov	sp, r7
 80084dc:	bdb0      	pop	{r4, r5, r7, pc}
 80084de:	bf00      	nop
 80084e0:	0800acfc 	.word	0x0800acfc
 80084e4:	0800ad10 	.word	0x0800ad10
 80084e8:	0800ad24 	.word	0x0800ad24
 80084ec:	0800ab9c 	.word	0x0800ab9c

080084f0 <nRF24_setConfiguration>:

void nRF24_setConfiguration()
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b084      	sub	sp, #16
 80084f4:	af00      	add	r7, sp, #0
	uint8_t ADDR1[] ={0x01,0x01,0x01,0x01,0x01}; // the TX address
 80084f6:	4a25      	ldr	r2, [pc, #148]	; (800858c <nRF24_setConfiguration+0x9c>)
 80084f8:	f107 0308 	add.w	r3, r7, #8
 80084fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008500:	6018      	str	r0, [r3, #0]
 8008502:	3304      	adds	r3, #4
 8008504:	7019      	strb	r1, [r3, #0]
		uint8_t ADDR2[] ={0xc2,0xc2,0xc2,0xc2,0xc2};
 8008506:	4a22      	ldr	r2, [pc, #136]	; (8008590 <nRF24_setConfiguration+0xa0>)
 8008508:	463b      	mov	r3, r7
 800850a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800850e:	6018      	str	r0, [r3, #0]
 8008510:	3304      	adds	r3, #4
 8008512:	7019      	strb	r1, [r3, #0]
		nRF24_EnableAA(0x3f); // disable ShockBurst
 8008514:	203f      	movs	r0, #63	; 0x3f
 8008516:	f7ff fd2b 	bl	8007f70 <nRF24_EnableAA>
		nRF24_SetRFChannel(0x4c); // set RF channel to 2490MHz
 800851a:	204c      	movs	r0, #76	; 0x4c
 800851c:	f7ff fc0b 	bl	8007d36 <nRF24_SetRFChannel>
		nRF24_SetAddrWidth(5); // address width is 5 bytes
 8008520:	2005      	movs	r0, #5
 8008522:	f7ff fc31 	bl	8007d88 <nRF24_SetAddrWidth>
		nRF24_SetDataRate(nRF24_DR_250kbps); // 2Mbit/s data rate
 8008526:	2020      	movs	r0, #32
 8008528:	f7ff fcb3 	bl	8007e92 <nRF24_SetDataRate>
		nRF24_SetCRCScheme(nRF24_CRC_2byte); // 1-byte CRC scheme
 800852c:	200c      	movs	r0, #12
 800852e:	f7ff fbe1 	bl	8007cf4 <nRF24_SetCRCScheme>
		nRF24_SetTXPower(nRF24_TXPWR_0dBm); // configure TX power
 8008532:	2006      	movs	r0, #6
 8008534:	f7ff fc92 	bl	8007e5c <nRF24_SetTXPower>
		nRF24_SetAutoRetr(nRF24_ARD_4000us, 15); // configure auto retransmit: 15 retransmissions with pause of 2500s in between
 8008538:	210f      	movs	r1, #15
 800853a:	200f      	movs	r0, #15
 800853c:	f7ff fc09 	bl	8007d52 <nRF24_SetAutoRetr>

		nRF24_SetAddr(nRF24_PIPETX, ADDR1); // program TX address
 8008540:	f107 0308 	add.w	r3, r7, #8
 8008544:	4619      	mov	r1, r3
 8008546:	2006      	movs	r0, #6
 8008548:	f7ff fc2e 	bl	8007da8 <nRF24_SetAddr>
		nRF24_SetAddr(nRF24_PIPE0, ADDR1); // program pipe#0 RX address, must be same as TX (for ACK packets)
 800854c:	f107 0308 	add.w	r3, r7, #8
 8008550:	4619      	mov	r1, r3
 8008552:	2000      	movs	r0, #0
 8008554:	f7ff fc28 	bl	8007da8 <nRF24_SetAddr>

		nRF24_SetAddr(nRF24_PIPE2, ADDR2); // program pipe address
 8008558:	463b      	mov	r3, r7
 800855a:	4619      	mov	r1, r3
 800855c:	2002      	movs	r0, #2
 800855e:	f7ff fc23 	bl	8007da8 <nRF24_SetAddr>
		nRF24_SetRXPipe(nRF24_PIPE2, nRF24_AA_ON, 32); // enable RX pipe#1 with Auto-ACK: enabled, payload length: 10 bytes
 8008562:	2220      	movs	r2, #32
 8008564:	2101      	movs	r1, #1
 8008566:	2002      	movs	r0, #2
 8008568:	f7ff fcae 	bl	8007ec8 <nRF24_SetRXPipe>

		nRF24_SetOperationalMode(nRF24_MODE_RX); // switch transceiver to the TX mode
 800856c:	2001      	movs	r0, #1
 800856e:	f7ff fba0 	bl	8007cb2 <nRF24_SetOperationalMode>
		nRF24_SetPowerMode(nRF24_PWR_UP); // wake-up transceiver (in case if it sleeping)
 8008572:	2002      	movs	r0, #2
 8008574:	f7ff fb7e 	bl	8007c74 <nRF24_SetPowerMode>
		nRF24_CE_H();
 8008578:	2201      	movs	r2, #1
 800857a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800857e:	4805      	ldr	r0, [pc, #20]	; (8008594 <nRF24_setConfiguration+0xa4>)
 8008580:	f7f9 fddc 	bl	800213c <HAL_GPIO_WritePin>
}
 8008584:	bf00      	nop
 8008586:	3710      	adds	r7, #16
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}
 800858c:	0800ad34 	.word	0x0800ad34
 8008590:	0800ad3c 	.word	0x0800ad3c
 8008594:	40020c00 	.word	0x40020c00

08008598 <nRF24_LL_RW>:
// input:
//   data - value to transmit via SPI
// return: value received from SPI
extern SPI_HandleTypeDef hspi2;

uint8_t nRF24_LL_RW(uint8_t data) {
 8008598:	b580      	push	{r7, lr}
 800859a:	b086      	sub	sp, #24
 800859c:	af02      	add	r7, sp, #8
 800859e:	4603      	mov	r3, r0
 80085a0:	71fb      	strb	r3, [r7, #7]
	uint8_t dataRX ;
	 // Wait until TX buffer is empty
//	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_TXE) == RESET);
	 while (RESET == ((READ_REG(hspi2.Instance->SR) & SPI_FLAG_TXE)));
 80085a2:	bf00      	nop
 80085a4:	4b0a      	ldr	r3, [pc, #40]	; (80085d0 <nRF24_LL_RW+0x38>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	f003 0302 	and.w	r3, r3, #2
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d0f8      	beq.n	80085a4 <nRF24_LL_RW+0xc>
	 HAL_SPI_TransmitReceive(&hspi2,&data,&dataRX,1,100);
 80085b2:	f107 020f 	add.w	r2, r7, #15
 80085b6:	1df9      	adds	r1, r7, #7
 80085b8:	2364      	movs	r3, #100	; 0x64
 80085ba:	9300      	str	r3, [sp, #0]
 80085bc:	2301      	movs	r3, #1
 80085be:	4804      	ldr	r0, [pc, #16]	; (80085d0 <nRF24_LL_RW+0x38>)
 80085c0:	f7fa fbe1 	bl	8002d86 <HAL_SPI_TransmitReceive>
	// Wait while receive buffer is empty
//	 while (RESET == ((READ_REG(hspi1.Instance->SR) & SPI_FLAG_RXNE)));
	// Return received byte
//	HAL_SPI_Receive(&hspi1,(uint8_t* )dataReciver,1,100);
	//return (uint8_t)SPI_I2S_ReceiveData(nRF24_SPI_PORT);
	return (uint8_t)dataRX;
 80085c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	3710      	adds	r7, #16
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}
 80085ce:	bf00      	nop
 80085d0:	20000ad0 	.word	0x20000ad0

080085d4 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi5;
SPI_HandleTypeDef hspi6;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80085d8:	4b17      	ldr	r3, [pc, #92]	; (8008638 <MX_SPI2_Init+0x64>)
 80085da:	4a18      	ldr	r2, [pc, #96]	; (800863c <MX_SPI2_Init+0x68>)
 80085dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80085de:	4b16      	ldr	r3, [pc, #88]	; (8008638 <MX_SPI2_Init+0x64>)
 80085e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80085e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80085e6:	4b14      	ldr	r3, [pc, #80]	; (8008638 <MX_SPI2_Init+0x64>)
 80085e8:	2200      	movs	r2, #0
 80085ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80085ec:	4b12      	ldr	r3, [pc, #72]	; (8008638 <MX_SPI2_Init+0x64>)
 80085ee:	2200      	movs	r2, #0
 80085f0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80085f2:	4b11      	ldr	r3, [pc, #68]	; (8008638 <MX_SPI2_Init+0x64>)
 80085f4:	2200      	movs	r2, #0
 80085f6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80085f8:	4b0f      	ldr	r3, [pc, #60]	; (8008638 <MX_SPI2_Init+0x64>)
 80085fa:	2200      	movs	r2, #0
 80085fc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80085fe:	4b0e      	ldr	r3, [pc, #56]	; (8008638 <MX_SPI2_Init+0x64>)
 8008600:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008604:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8008606:	4b0c      	ldr	r3, [pc, #48]	; (8008638 <MX_SPI2_Init+0x64>)
 8008608:	2228      	movs	r2, #40	; 0x28
 800860a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800860c:	4b0a      	ldr	r3, [pc, #40]	; (8008638 <MX_SPI2_Init+0x64>)
 800860e:	2200      	movs	r2, #0
 8008610:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8008612:	4b09      	ldr	r3, [pc, #36]	; (8008638 <MX_SPI2_Init+0x64>)
 8008614:	2200      	movs	r2, #0
 8008616:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008618:	4b07      	ldr	r3, [pc, #28]	; (8008638 <MX_SPI2_Init+0x64>)
 800861a:	2200      	movs	r2, #0
 800861c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800861e:	4b06      	ldr	r3, [pc, #24]	; (8008638 <MX_SPI2_Init+0x64>)
 8008620:	220a      	movs	r2, #10
 8008622:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8008624:	4804      	ldr	r0, [pc, #16]	; (8008638 <MX_SPI2_Init+0x64>)
 8008626:	f7fa fa19 	bl	8002a5c <HAL_SPI_Init>
 800862a:	4603      	mov	r3, r0
 800862c:	2b00      	cmp	r3, #0
 800862e:	d001      	beq.n	8008634 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8008630:	f7ff f9da 	bl	80079e8 <Error_Handler>
  }

}
 8008634:	bf00      	nop
 8008636:	bd80      	pop	{r7, pc}
 8008638:	20000ad0 	.word	0x20000ad0
 800863c:	40003800 	.word	0x40003800

08008640 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	af00      	add	r7, sp, #0

  hspi4.Instance = SPI4;
 8008644:	4b17      	ldr	r3, [pc, #92]	; (80086a4 <MX_SPI4_Init+0x64>)
 8008646:	4a18      	ldr	r2, [pc, #96]	; (80086a8 <MX_SPI4_Init+0x68>)
 8008648:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800864a:	4b16      	ldr	r3, [pc, #88]	; (80086a4 <MX_SPI4_Init+0x64>)
 800864c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008650:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8008652:	4b14      	ldr	r3, [pc, #80]	; (80086a4 <MX_SPI4_Init+0x64>)
 8008654:	2200      	movs	r2, #0
 8008656:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8008658:	4b12      	ldr	r3, [pc, #72]	; (80086a4 <MX_SPI4_Init+0x64>)
 800865a:	2200      	movs	r2, #0
 800865c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800865e:	4b11      	ldr	r3, [pc, #68]	; (80086a4 <MX_SPI4_Init+0x64>)
 8008660:	2200      	movs	r2, #0
 8008662:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008664:	4b0f      	ldr	r3, [pc, #60]	; (80086a4 <MX_SPI4_Init+0x64>)
 8008666:	2200      	movs	r2, #0
 8008668:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800866a:	4b0e      	ldr	r3, [pc, #56]	; (80086a4 <MX_SPI4_Init+0x64>)
 800866c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008670:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8008672:	4b0c      	ldr	r3, [pc, #48]	; (80086a4 <MX_SPI4_Init+0x64>)
 8008674:	2228      	movs	r2, #40	; 0x28
 8008676:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008678:	4b0a      	ldr	r3, [pc, #40]	; (80086a4 <MX_SPI4_Init+0x64>)
 800867a:	2200      	movs	r2, #0
 800867c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800867e:	4b09      	ldr	r3, [pc, #36]	; (80086a4 <MX_SPI4_Init+0x64>)
 8008680:	2200      	movs	r2, #0
 8008682:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008684:	4b07      	ldr	r3, [pc, #28]	; (80086a4 <MX_SPI4_Init+0x64>)
 8008686:	2200      	movs	r2, #0
 8008688:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 800868a:	4b06      	ldr	r3, [pc, #24]	; (80086a4 <MX_SPI4_Init+0x64>)
 800868c:	220a      	movs	r2, #10
 800868e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8008690:	4804      	ldr	r0, [pc, #16]	; (80086a4 <MX_SPI4_Init+0x64>)
 8008692:	f7fa f9e3 	bl	8002a5c <HAL_SPI_Init>
 8008696:	4603      	mov	r3, r0
 8008698:	2b00      	cmp	r3, #0
 800869a:	d001      	beq.n	80086a0 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 800869c:	f7ff f9a4 	bl	80079e8 <Error_Handler>
  }

}
 80086a0:	bf00      	nop
 80086a2:	bd80      	pop	{r7, pc}
 80086a4:	20000bd8 	.word	0x20000bd8
 80086a8:	40013400 	.word	0x40013400

080086ac <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 80086b0:	4b17      	ldr	r3, [pc, #92]	; (8008710 <MX_SPI5_Init+0x64>)
 80086b2:	4a18      	ldr	r2, [pc, #96]	; (8008714 <MX_SPI5_Init+0x68>)
 80086b4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80086b6:	4b16      	ldr	r3, [pc, #88]	; (8008710 <MX_SPI5_Init+0x64>)
 80086b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80086bc:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80086be:	4b14      	ldr	r3, [pc, #80]	; (8008710 <MX_SPI5_Init+0x64>)
 80086c0:	2200      	movs	r2, #0
 80086c2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80086c4:	4b12      	ldr	r3, [pc, #72]	; (8008710 <MX_SPI5_Init+0x64>)
 80086c6:	2200      	movs	r2, #0
 80086c8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80086ca:	4b11      	ldr	r3, [pc, #68]	; (8008710 <MX_SPI5_Init+0x64>)
 80086cc:	2200      	movs	r2, #0
 80086ce:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80086d0:	4b0f      	ldr	r3, [pc, #60]	; (8008710 <MX_SPI5_Init+0x64>)
 80086d2:	2200      	movs	r2, #0
 80086d4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80086d6:	4b0e      	ldr	r3, [pc, #56]	; (8008710 <MX_SPI5_Init+0x64>)
 80086d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80086dc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80086de:	4b0c      	ldr	r3, [pc, #48]	; (8008710 <MX_SPI5_Init+0x64>)
 80086e0:	2228      	movs	r2, #40	; 0x28
 80086e2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80086e4:	4b0a      	ldr	r3, [pc, #40]	; (8008710 <MX_SPI5_Init+0x64>)
 80086e6:	2200      	movs	r2, #0
 80086e8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80086ea:	4b09      	ldr	r3, [pc, #36]	; (8008710 <MX_SPI5_Init+0x64>)
 80086ec:	2200      	movs	r2, #0
 80086ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80086f0:	4b07      	ldr	r3, [pc, #28]	; (8008710 <MX_SPI5_Init+0x64>)
 80086f2:	2200      	movs	r2, #0
 80086f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80086f6:	4b06      	ldr	r3, [pc, #24]	; (8008710 <MX_SPI5_Init+0x64>)
 80086f8:	220a      	movs	r2, #10
 80086fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80086fc:	4804      	ldr	r0, [pc, #16]	; (8008710 <MX_SPI5_Init+0x64>)
 80086fe:	f7fa f9ad 	bl	8002a5c <HAL_SPI_Init>
 8008702:	4603      	mov	r3, r0
 8008704:	2b00      	cmp	r3, #0
 8008706:	d001      	beq.n	800870c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8008708:	f7ff f96e 	bl	80079e8 <Error_Handler>
  }

}
 800870c:	bf00      	nop
 800870e:	bd80      	pop	{r7, pc}
 8008710:	20000b28 	.word	0x20000b28
 8008714:	40015000 	.word	0x40015000

08008718 <MX_SPI6_Init>:
/* SPI6 init function */
void MX_SPI6_Init(void)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	af00      	add	r7, sp, #0

  hspi6.Instance = SPI6;
 800871c:	4b18      	ldr	r3, [pc, #96]	; (8008780 <MX_SPI6_Init+0x68>)
 800871e:	4a19      	ldr	r2, [pc, #100]	; (8008784 <MX_SPI6_Init+0x6c>)
 8008720:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 8008722:	4b17      	ldr	r3, [pc, #92]	; (8008780 <MX_SPI6_Init+0x68>)
 8008724:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008728:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_1LINE;
 800872a:	4b15      	ldr	r3, [pc, #84]	; (8008780 <MX_SPI6_Init+0x68>)
 800872c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008730:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 8008732:	4b13      	ldr	r3, [pc, #76]	; (8008780 <MX_SPI6_Init+0x68>)
 8008734:	2200      	movs	r2, #0
 8008736:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008738:	4b11      	ldr	r3, [pc, #68]	; (8008780 <MX_SPI6_Init+0x68>)
 800873a:	2200      	movs	r2, #0
 800873c:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 800873e:	4b10      	ldr	r3, [pc, #64]	; (8008780 <MX_SPI6_Init+0x68>)
 8008740:	2200      	movs	r2, #0
 8008742:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8008744:	4b0e      	ldr	r3, [pc, #56]	; (8008780 <MX_SPI6_Init+0x68>)
 8008746:	f44f 7200 	mov.w	r2, #512	; 0x200
 800874a:	619a      	str	r2, [r3, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800874c:	4b0c      	ldr	r3, [pc, #48]	; (8008780 <MX_SPI6_Init+0x68>)
 800874e:	2220      	movs	r2, #32
 8008750:	61da      	str	r2, [r3, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008752:	4b0b      	ldr	r3, [pc, #44]	; (8008780 <MX_SPI6_Init+0x68>)
 8008754:	2200      	movs	r2, #0
 8008756:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8008758:	4b09      	ldr	r3, [pc, #36]	; (8008780 <MX_SPI6_Init+0x68>)
 800875a:	2200      	movs	r2, #0
 800875c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800875e:	4b08      	ldr	r3, [pc, #32]	; (8008780 <MX_SPI6_Init+0x68>)
 8008760:	2200      	movs	r2, #0
 8008762:	629a      	str	r2, [r3, #40]	; 0x28
  hspi6.Init.CRCPolynomial = 10;
 8008764:	4b06      	ldr	r3, [pc, #24]	; (8008780 <MX_SPI6_Init+0x68>)
 8008766:	220a      	movs	r2, #10
 8008768:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 800876a:	4805      	ldr	r0, [pc, #20]	; (8008780 <MX_SPI6_Init+0x68>)
 800876c:	f7fa f976 	bl	8002a5c <HAL_SPI_Init>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d001      	beq.n	800877a <MX_SPI6_Init+0x62>
  {
    Error_Handler();
 8008776:	f7ff f937 	bl	80079e8 <Error_Handler>
  }

}
 800877a:	bf00      	nop
 800877c:	bd80      	pop	{r7, pc}
 800877e:	bf00      	nop
 8008780:	20000b80 	.word	0x20000b80
 8008784:	40015400 	.word	0x40015400

08008788 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b090      	sub	sp, #64	; 0x40
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008790:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008794:	2200      	movs	r2, #0
 8008796:	601a      	str	r2, [r3, #0]
 8008798:	605a      	str	r2, [r3, #4]
 800879a:	609a      	str	r2, [r3, #8]
 800879c:	60da      	str	r2, [r3, #12]
 800879e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a65      	ldr	r2, [pc, #404]	; (800893c <HAL_SPI_MspInit+0x1b4>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d12d      	bne.n	8008806 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80087aa:	2300      	movs	r3, #0
 80087ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80087ae:	4a64      	ldr	r2, [pc, #400]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 80087b0:	4b63      	ldr	r3, [pc, #396]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 80087b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80087b8:	6413      	str	r3, [r2, #64]	; 0x40
 80087ba:	4b61      	ldr	r3, [pc, #388]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 80087bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80087c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80087c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80087c6:	2300      	movs	r3, #0
 80087c8:	627b      	str	r3, [r7, #36]	; 0x24
 80087ca:	4a5d      	ldr	r2, [pc, #372]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 80087cc:	4b5c      	ldr	r3, [pc, #368]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 80087ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087d0:	f043 0302 	orr.w	r3, r3, #2
 80087d4:	6313      	str	r3, [r2, #48]	; 0x30
 80087d6:	4b5a      	ldr	r3, [pc, #360]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 80087d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087da:	f003 0302 	and.w	r3, r3, #2
 80087de:	627b      	str	r3, [r7, #36]	; 0x24
 80087e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80087e2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80087e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087e8:	2302      	movs	r3, #2
 80087ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087ec:	2300      	movs	r3, #0
 80087ee:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80087f0:	2303      	movs	r3, #3
 80087f2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80087f4:	2305      	movs	r3, #5
 80087f6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80087f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80087fc:	4619      	mov	r1, r3
 80087fe:	4851      	ldr	r0, [pc, #324]	; (8008944 <HAL_SPI_MspInit+0x1bc>)
 8008800:	f7f9 fada 	bl	8001db8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI6_MspInit 1 */

  /* USER CODE END SPI6_MspInit 1 */
  }
}
 8008804:	e096      	b.n	8008934 <HAL_SPI_MspInit+0x1ac>
  else if(spiHandle->Instance==SPI4)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a4f      	ldr	r2, [pc, #316]	; (8008948 <HAL_SPI_MspInit+0x1c0>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d12c      	bne.n	800886a <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8008810:	2300      	movs	r3, #0
 8008812:	623b      	str	r3, [r7, #32]
 8008814:	4a4a      	ldr	r2, [pc, #296]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 8008816:	4b4a      	ldr	r3, [pc, #296]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 8008818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800881a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800881e:	6453      	str	r3, [r2, #68]	; 0x44
 8008820:	4b47      	ldr	r3, [pc, #284]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 8008822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008824:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008828:	623b      	str	r3, [r7, #32]
 800882a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800882c:	2300      	movs	r3, #0
 800882e:	61fb      	str	r3, [r7, #28]
 8008830:	4a43      	ldr	r2, [pc, #268]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 8008832:	4b43      	ldr	r3, [pc, #268]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 8008834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008836:	f043 0310 	orr.w	r3, r3, #16
 800883a:	6313      	str	r3, [r2, #48]	; 0x30
 800883c:	4b40      	ldr	r3, [pc, #256]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 800883e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008840:	f003 0310 	and.w	r3, r3, #16
 8008844:	61fb      	str	r3, [r7, #28]
 8008846:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8008848:	2364      	movs	r3, #100	; 0x64
 800884a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800884c:	2302      	movs	r3, #2
 800884e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008850:	2300      	movs	r3, #0
 8008852:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008854:	2303      	movs	r3, #3
 8008856:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8008858:	2305      	movs	r3, #5
 800885a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800885c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8008860:	4619      	mov	r1, r3
 8008862:	483a      	ldr	r0, [pc, #232]	; (800894c <HAL_SPI_MspInit+0x1c4>)
 8008864:	f7f9 faa8 	bl	8001db8 <HAL_GPIO_Init>
}
 8008868:	e064      	b.n	8008934 <HAL_SPI_MspInit+0x1ac>
  else if(spiHandle->Instance==SPI5)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a38      	ldr	r2, [pc, #224]	; (8008950 <HAL_SPI_MspInit+0x1c8>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d12d      	bne.n	80088d0 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8008874:	2300      	movs	r3, #0
 8008876:	61bb      	str	r3, [r7, #24]
 8008878:	4a31      	ldr	r2, [pc, #196]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 800887a:	4b31      	ldr	r3, [pc, #196]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 800887c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800887e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008882:	6453      	str	r3, [r2, #68]	; 0x44
 8008884:	4b2e      	ldr	r3, [pc, #184]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 8008886:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008888:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800888c:	61bb      	str	r3, [r7, #24]
 800888e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8008890:	2300      	movs	r3, #0
 8008892:	617b      	str	r3, [r7, #20]
 8008894:	4a2a      	ldr	r2, [pc, #168]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 8008896:	4b2a      	ldr	r3, [pc, #168]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 8008898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800889a:	f043 0320 	orr.w	r3, r3, #32
 800889e:	6313      	str	r3, [r2, #48]	; 0x30
 80088a0:	4b27      	ldr	r3, [pc, #156]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 80088a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088a4:	f003 0320 	and.w	r3, r3, #32
 80088a8:	617b      	str	r3, [r7, #20]
 80088aa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80088ac:	f44f 7360 	mov.w	r3, #896	; 0x380
 80088b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088b2:	2302      	movs	r3, #2
 80088b4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088b6:	2300      	movs	r3, #0
 80088b8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80088ba:	2303      	movs	r3, #3
 80088bc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80088be:	2305      	movs	r3, #5
 80088c0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80088c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80088c6:	4619      	mov	r1, r3
 80088c8:	4822      	ldr	r0, [pc, #136]	; (8008954 <HAL_SPI_MspInit+0x1cc>)
 80088ca:	f7f9 fa75 	bl	8001db8 <HAL_GPIO_Init>
}
 80088ce:	e031      	b.n	8008934 <HAL_SPI_MspInit+0x1ac>
  else if(spiHandle->Instance==SPI6)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4a20      	ldr	r2, [pc, #128]	; (8008958 <HAL_SPI_MspInit+0x1d0>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d12c      	bne.n	8008934 <HAL_SPI_MspInit+0x1ac>
    __HAL_RCC_SPI6_CLK_ENABLE();
 80088da:	2300      	movs	r3, #0
 80088dc:	613b      	str	r3, [r7, #16]
 80088de:	4a18      	ldr	r2, [pc, #96]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 80088e0:	4b17      	ldr	r3, [pc, #92]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 80088e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80088e8:	6453      	str	r3, [r2, #68]	; 0x44
 80088ea:	4b15      	ldr	r3, [pc, #84]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 80088ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80088f2:	613b      	str	r3, [r7, #16]
 80088f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80088f6:	2300      	movs	r3, #0
 80088f8:	60fb      	str	r3, [r7, #12]
 80088fa:	4a11      	ldr	r2, [pc, #68]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 80088fc:	4b10      	ldr	r3, [pc, #64]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 80088fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008900:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008904:	6313      	str	r3, [r2, #48]	; 0x30
 8008906:	4b0e      	ldr	r3, [pc, #56]	; (8008940 <HAL_SPI_MspInit+0x1b8>)
 8008908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800890a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800890e:	60fb      	str	r3, [r7, #12]
 8008910:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8008912:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8008916:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008918:	2302      	movs	r3, #2
 800891a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800891c:	2300      	movs	r3, #0
 800891e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008920:	2303      	movs	r3, #3
 8008922:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 8008924:	2305      	movs	r3, #5
 8008926:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008928:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800892c:	4619      	mov	r1, r3
 800892e:	480b      	ldr	r0, [pc, #44]	; (800895c <HAL_SPI_MspInit+0x1d4>)
 8008930:	f7f9 fa42 	bl	8001db8 <HAL_GPIO_Init>
}
 8008934:	bf00      	nop
 8008936:	3740      	adds	r7, #64	; 0x40
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}
 800893c:	40003800 	.word	0x40003800
 8008940:	40023800 	.word	0x40023800
 8008944:	40020400 	.word	0x40020400
 8008948:	40013400 	.word	0x40013400
 800894c:	40021000 	.word	0x40021000
 8008950:	40015000 	.word	0x40015000
 8008954:	40021400 	.word	0x40021400
 8008958:	40015400 	.word	0x40015400
 800895c:	40021800 	.word	0x40021800

08008960 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008966:	2300      	movs	r3, #0
 8008968:	607b      	str	r3, [r7, #4]
 800896a:	4a10      	ldr	r2, [pc, #64]	; (80089ac <HAL_MspInit+0x4c>)
 800896c:	4b0f      	ldr	r3, [pc, #60]	; (80089ac <HAL_MspInit+0x4c>)
 800896e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008970:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008974:	6453      	str	r3, [r2, #68]	; 0x44
 8008976:	4b0d      	ldr	r3, [pc, #52]	; (80089ac <HAL_MspInit+0x4c>)
 8008978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800897a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800897e:	607b      	str	r3, [r7, #4]
 8008980:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008982:	2300      	movs	r3, #0
 8008984:	603b      	str	r3, [r7, #0]
 8008986:	4a09      	ldr	r2, [pc, #36]	; (80089ac <HAL_MspInit+0x4c>)
 8008988:	4b08      	ldr	r3, [pc, #32]	; (80089ac <HAL_MspInit+0x4c>)
 800898a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800898c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008990:	6413      	str	r3, [r2, #64]	; 0x40
 8008992:	4b06      	ldr	r3, [pc, #24]	; (80089ac <HAL_MspInit+0x4c>)
 8008994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008996:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800899a:	603b      	str	r3, [r7, #0]
 800899c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800899e:	bf00      	nop
 80089a0:	370c      	adds	r7, #12
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr
 80089aa:	bf00      	nop
 80089ac:	40023800 	.word	0x40023800

080089b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80089b0:	b480      	push	{r7}
 80089b2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80089b4:	bf00      	nop
 80089b6:	46bd      	mov	sp, r7
 80089b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089bc:	4770      	bx	lr

080089be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80089be:	b480      	push	{r7}
 80089c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80089c2:	e7fe      	b.n	80089c2 <HardFault_Handler+0x4>

080089c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80089c4:	b480      	push	{r7}
 80089c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80089c8:	e7fe      	b.n	80089c8 <MemManage_Handler+0x4>

080089ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80089ca:	b480      	push	{r7}
 80089cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80089ce:	e7fe      	b.n	80089ce <BusFault_Handler+0x4>

080089d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80089d0:	b480      	push	{r7}
 80089d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80089d4:	e7fe      	b.n	80089d4 <UsageFault_Handler+0x4>

080089d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80089d6:	b480      	push	{r7}
 80089d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80089da:	bf00      	nop
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr

080089e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80089e4:	b480      	push	{r7}
 80089e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80089e8:	bf00      	nop
 80089ea:	46bd      	mov	sp, r7
 80089ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f0:	4770      	bx	lr

080089f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80089f2:	b480      	push	{r7}
 80089f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80089f6:	bf00      	nop
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr

08008a00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008a04:	f7f8 fb08 	bl	8001018 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008a08:	bf00      	nop
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8008a10:	2008      	movs	r0, #8
 8008a12:	f7f9 fbad 	bl	8002170 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8008a16:	bf00      	nop
 8008a18:	bd80      	pop	{r7, pc}

08008a1a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8008a1a:	b580      	push	{r7, lr}
 8008a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8008a1e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8008a22:	f7f9 fba5 	bl	8002170 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8008a26:	bf00      	nop
 8008a28:	bd80      	pop	{r7, pc}
	...

08008a2c <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8008a30:	4803      	ldr	r0, [pc, #12]	; (8008a40 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8008a32:	f7fa fd52 	bl	80034da <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8008a36:	4803      	ldr	r0, [pc, #12]	; (8008a44 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8008a38:	f7fa fd4f 	bl	80034da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8008a3c:	bf00      	nop
 8008a3e:	bd80      	pop	{r7, pc}
 8008a40:	20000c30 	.word	0x20000c30
 8008a44:	20000cf0 	.word	0x20000cf0

08008a48 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8008a4c:	4802      	ldr	r0, [pc, #8]	; (8008a58 <DMA2_Stream0_IRQHandler+0x10>)
 8008a4e:	f7f8 ff79 	bl	8001944 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8008a52:	bf00      	nop
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop
 8008a58:	2000058c 	.word	0x2000058c

08008a5c <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8008a60:	4802      	ldr	r0, [pc, #8]	; (8008a6c <UART7_IRQHandler+0x10>)
 8008a62:	f7fb fc45 	bl	80042f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8008a66:	bf00      	nop
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	bf00      	nop
 8008a6c:	20000d30 	.word	0x20000d30

08008a70 <ITM_SendChar>:
{
 8008a70:	b480      	push	{r7}
 8008a72:	b083      	sub	sp, #12
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8008a78:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008a7c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8008a80:	f003 0301 	and.w	r3, r3, #1
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d013      	beq.n	8008ab0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8008a88:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008a8c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8008a90:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d00b      	beq.n	8008ab0 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 8008a98:	e000      	b.n	8008a9c <ITM_SendChar+0x2c>
      __NOP();
 8008a9a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8008a9c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d0f9      	beq.n	8008a9a <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8008aa6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008aaa:	687a      	ldr	r2, [r7, #4]
 8008aac:	b2d2      	uxtb	r2, r2
 8008aae:	701a      	strb	r2, [r3, #0]
  return (ch);
 8008ab0:	687b      	ldr	r3, [r7, #4]
}
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	370c      	adds	r7, #12
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr

08008abe <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008abe:	b590      	push	{r4, r7, lr}
 8008ac0:	b087      	sub	sp, #28
 8008ac2:	af00      	add	r7, sp, #0
 8008ac4:	60f8      	str	r0, [r7, #12]
 8008ac6:	60b9      	str	r1, [r7, #8]
 8008ac8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008aca:	2300      	movs	r3, #0
 8008acc:	617b      	str	r3, [r7, #20]
 8008ace:	e00a      	b.n	8008ae6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8008ad0:	68bc      	ldr	r4, [r7, #8]
 8008ad2:	1c63      	adds	r3, r4, #1
 8008ad4:	60bb      	str	r3, [r7, #8]
 8008ad6:	f3af 8000 	nop.w
 8008ada:	4603      	mov	r3, r0
 8008adc:	b2db      	uxtb	r3, r3
 8008ade:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	617b      	str	r3, [r7, #20]
 8008ae6:	697a      	ldr	r2, [r7, #20]
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	429a      	cmp	r2, r3
 8008aec:	dbf0      	blt.n	8008ad0 <_read+0x12>
	}

return len;
 8008aee:	687b      	ldr	r3, [r7, #4]
}
 8008af0:	4618      	mov	r0, r3
 8008af2:	371c      	adds	r7, #28
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bd90      	pop	{r4, r7, pc}

08008af8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b086      	sub	sp, #24
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	60f8      	str	r0, [r7, #12]
 8008b00:	60b9      	str	r1, [r7, #8]
 8008b02:	607a      	str	r2, [r7, #4]
	int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008b04:	2300      	movs	r3, #0
 8008b06:	617b      	str	r3, [r7, #20]
 8008b08:	e009      	b.n	8008b1e <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	1c5a      	adds	r2, r3, #1
 8008b0e:	60ba      	str	r2, [r7, #8]
 8008b10:	781b      	ldrb	r3, [r3, #0]
 8008b12:	4618      	mov	r0, r3
 8008b14:	f7ff ffac 	bl	8008a70 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	3301      	adds	r3, #1
 8008b1c:	617b      	str	r3, [r7, #20]
 8008b1e:	697a      	ldr	r2, [r7, #20]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	429a      	cmp	r2, r3
 8008b24:	dbf1      	blt.n	8008b0a <_write+0x12>
		}
		return len;
 8008b26:	687b      	ldr	r3, [r7, #4]
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	3718      	adds	r7, #24
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}

08008b30 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b084      	sub	sp, #16
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008b38:	4b11      	ldr	r3, [pc, #68]	; (8008b80 <_sbrk+0x50>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d102      	bne.n	8008b46 <_sbrk+0x16>
		heap_end = &end;
 8008b40:	4b0f      	ldr	r3, [pc, #60]	; (8008b80 <_sbrk+0x50>)
 8008b42:	4a10      	ldr	r2, [pc, #64]	; (8008b84 <_sbrk+0x54>)
 8008b44:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8008b46:	4b0e      	ldr	r3, [pc, #56]	; (8008b80 <_sbrk+0x50>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008b4c:	4b0c      	ldr	r3, [pc, #48]	; (8008b80 <_sbrk+0x50>)
 8008b4e:	681a      	ldr	r2, [r3, #0]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	4413      	add	r3, r2
 8008b54:	466a      	mov	r2, sp
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d907      	bls.n	8008b6a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8008b5a:	f000 fb99 	bl	8009290 <__errno>
 8008b5e:	4602      	mov	r2, r0
 8008b60:	230c      	movs	r3, #12
 8008b62:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8008b64:	f04f 33ff 	mov.w	r3, #4294967295
 8008b68:	e006      	b.n	8008b78 <_sbrk+0x48>
	}

	heap_end += incr;
 8008b6a:	4b05      	ldr	r3, [pc, #20]	; (8008b80 <_sbrk+0x50>)
 8008b6c:	681a      	ldr	r2, [r3, #0]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	4413      	add	r3, r2
 8008b72:	4a03      	ldr	r2, [pc, #12]	; (8008b80 <_sbrk+0x50>)
 8008b74:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8008b76:	68fb      	ldr	r3, [r7, #12]
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	3710      	adds	r7, #16
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	bd80      	pop	{r7, pc}
 8008b80:	200004b4 	.word	0x200004b4
 8008b84:	20000d74 	.word	0x20000d74

08008b88 <_close>:

int _close(int file)
{
 8008b88:	b480      	push	{r7}
 8008b8a:	b083      	sub	sp, #12
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
	return -1;
 8008b90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	370c      	adds	r7, #12
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
 8008ba8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008bb0:	605a      	str	r2, [r3, #4]
	return 0;
 8008bb2:	2300      	movs	r3, #0
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	370c      	adds	r7, #12
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbe:	4770      	bx	lr

08008bc0 <_isatty>:

int _isatty(int file)
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b083      	sub	sp, #12
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
	return 1;
 8008bc8:	2301      	movs	r3, #1
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	370c      	adds	r7, #12
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd4:	4770      	bx	lr

08008bd6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008bd6:	b480      	push	{r7}
 8008bd8:	b085      	sub	sp, #20
 8008bda:	af00      	add	r7, sp, #0
 8008bdc:	60f8      	str	r0, [r7, #12]
 8008bde:	60b9      	str	r1, [r7, #8]
 8008be0:	607a      	str	r2, [r7, #4]
	return 0;
 8008be2:	2300      	movs	r3, #0
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	3714      	adds	r7, #20
 8008be8:	46bd      	mov	sp, r7
 8008bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bee:	4770      	bx	lr

08008bf0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008bf4:	4a16      	ldr	r2, [pc, #88]	; (8008c50 <SystemInit+0x60>)
 8008bf6:	4b16      	ldr	r3, [pc, #88]	; (8008c50 <SystemInit+0x60>)
 8008bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008bfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008c00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8008c04:	4a13      	ldr	r2, [pc, #76]	; (8008c54 <SystemInit+0x64>)
 8008c06:	4b13      	ldr	r3, [pc, #76]	; (8008c54 <SystemInit+0x64>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f043 0301 	orr.w	r3, r3, #1
 8008c0e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8008c10:	4b10      	ldr	r3, [pc, #64]	; (8008c54 <SystemInit+0x64>)
 8008c12:	2200      	movs	r2, #0
 8008c14:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8008c16:	4a0f      	ldr	r2, [pc, #60]	; (8008c54 <SystemInit+0x64>)
 8008c18:	4b0e      	ldr	r3, [pc, #56]	; (8008c54 <SystemInit+0x64>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8008c20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c24:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8008c26:	4b0b      	ldr	r3, [pc, #44]	; (8008c54 <SystemInit+0x64>)
 8008c28:	4a0b      	ldr	r2, [pc, #44]	; (8008c58 <SystemInit+0x68>)
 8008c2a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008c2c:	4a09      	ldr	r2, [pc, #36]	; (8008c54 <SystemInit+0x64>)
 8008c2e:	4b09      	ldr	r3, [pc, #36]	; (8008c54 <SystemInit+0x64>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008c36:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8008c38:	4b06      	ldr	r3, [pc, #24]	; (8008c54 <SystemInit+0x64>)
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008c3e:	4b04      	ldr	r3, [pc, #16]	; (8008c50 <SystemInit+0x60>)
 8008c40:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008c44:	609a      	str	r2, [r3, #8]
#endif
}
 8008c46:	bf00      	nop
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4e:	4770      	bx	lr
 8008c50:	e000ed00 	.word	0xe000ed00
 8008c54:	40023800 	.word	0x40023800
 8008c58:	24003010 	.word	0x24003010

08008c5c <MX_TIM2_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim12;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b08c      	sub	sp, #48	; 0x30
 8008c60:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8008c62:	f107 030c 	add.w	r3, r7, #12
 8008c66:	2224      	movs	r2, #36	; 0x24
 8008c68:	2100      	movs	r1, #0
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f000 fb4d 	bl	800930a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008c70:	1d3b      	adds	r3, r7, #4
 8008c72:	2200      	movs	r2, #0
 8008c74:	601a      	str	r2, [r3, #0]
 8008c76:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8008c78:	4b21      	ldr	r3, [pc, #132]	; (8008d00 <MX_TIM2_Init+0xa4>)
 8008c7a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008c7e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8008c80:	4b1f      	ldr	r3, [pc, #124]	; (8008d00 <MX_TIM2_Init+0xa4>)
 8008c82:	2200      	movs	r2, #0
 8008c84:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008c86:	4b1e      	ldr	r3, [pc, #120]	; (8008d00 <MX_TIM2_Init+0xa4>)
 8008c88:	2200      	movs	r2, #0
 8008c8a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8008c8c:	4b1c      	ldr	r3, [pc, #112]	; (8008d00 <MX_TIM2_Init+0xa4>)
 8008c8e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008c92:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008c94:	4b1a      	ldr	r3, [pc, #104]	; (8008d00 <MX_TIM2_Init+0xa4>)
 8008c96:	2200      	movs	r2, #0
 8008c98:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008c9a:	4b19      	ldr	r3, [pc, #100]	; (8008d00 <MX_TIM2_Init+0xa4>)
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008ca0:	2303      	movs	r3, #3
 8008ca2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008ca8:	2301      	movs	r3, #1
 8008caa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008cac:	2300      	movs	r3, #0
 8008cae:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8008cb0:	230f      	movs	r3, #15
 8008cb2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008cb8:	2301      	movs	r3, #1
 8008cba:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8008cc0:	230f      	movs	r3, #15
 8008cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8008cc4:	f107 030c 	add.w	r3, r7, #12
 8008cc8:	4619      	mov	r1, r3
 8008cca:	480d      	ldr	r0, [pc, #52]	; (8008d00 <MX_TIM2_Init+0xa4>)
 8008ccc:	f7fa fb3c 	bl	8003348 <HAL_TIM_Encoder_Init>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d001      	beq.n	8008cda <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8008cd6:	f7fe fe87 	bl	80079e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008cde:	2300      	movs	r3, #0
 8008ce0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008ce2:	1d3b      	adds	r3, r7, #4
 8008ce4:	4619      	mov	r1, r3
 8008ce6:	4806      	ldr	r0, [pc, #24]	; (8008d00 <MX_TIM2_Init+0xa4>)
 8008ce8:	f7fb f9b5 	bl	8004056 <HAL_TIMEx_MasterConfigSynchronization>
 8008cec:	4603      	mov	r3, r0
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d001      	beq.n	8008cf6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8008cf2:	f7fe fe79 	bl	80079e8 <Error_Handler>
  }

}
 8008cf6:	bf00      	nop
 8008cf8:	3730      	adds	r7, #48	; 0x30
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}
 8008cfe:	bf00      	nop
 8008d00:	20000cb0 	.word	0x20000cb0

08008d04 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b08c      	sub	sp, #48	; 0x30
 8008d08:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8008d0a:	f107 030c 	add.w	r3, r7, #12
 8008d0e:	2224      	movs	r2, #36	; 0x24
 8008d10:	2100      	movs	r1, #0
 8008d12:	4618      	mov	r0, r3
 8008d14:	f000 faf9 	bl	800930a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008d18:	1d3b      	adds	r3, r7, #4
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	601a      	str	r2, [r3, #0]
 8008d1e:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8008d20:	4b20      	ldr	r3, [pc, #128]	; (8008da4 <MX_TIM3_Init+0xa0>)
 8008d22:	4a21      	ldr	r2, [pc, #132]	; (8008da8 <MX_TIM3_Init+0xa4>)
 8008d24:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8008d26:	4b1f      	ldr	r3, [pc, #124]	; (8008da4 <MX_TIM3_Init+0xa0>)
 8008d28:	2200      	movs	r2, #0
 8008d2a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008d2c:	4b1d      	ldr	r3, [pc, #116]	; (8008da4 <MX_TIM3_Init+0xa0>)
 8008d2e:	2200      	movs	r2, #0
 8008d30:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8008d32:	4b1c      	ldr	r3, [pc, #112]	; (8008da4 <MX_TIM3_Init+0xa0>)
 8008d34:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008d38:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008d3a:	4b1a      	ldr	r3, [pc, #104]	; (8008da4 <MX_TIM3_Init+0xa0>)
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008d40:	4b18      	ldr	r3, [pc, #96]	; (8008da4 <MX_TIM3_Init+0xa0>)
 8008d42:	2200      	movs	r2, #0
 8008d44:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8008d46:	2303      	movs	r3, #3
 8008d48:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008d52:	2300      	movs	r3, #0
 8008d54:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8008d56:	230f      	movs	r3, #15
 8008d58:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008d5e:	2301      	movs	r3, #1
 8008d60:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008d62:	2300      	movs	r3, #0
 8008d64:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8008d66:	230f      	movs	r3, #15
 8008d68:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8008d6a:	f107 030c 	add.w	r3, r7, #12
 8008d6e:	4619      	mov	r1, r3
 8008d70:	480c      	ldr	r0, [pc, #48]	; (8008da4 <MX_TIM3_Init+0xa0>)
 8008d72:	f7fa fae9 	bl	8003348 <HAL_TIM_Encoder_Init>
 8008d76:	4603      	mov	r3, r0
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d001      	beq.n	8008d80 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8008d7c:	f7fe fe34 	bl	80079e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008d80:	2300      	movs	r3, #0
 8008d82:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008d84:	2300      	movs	r3, #0
 8008d86:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008d88:	1d3b      	adds	r3, r7, #4
 8008d8a:	4619      	mov	r1, r3
 8008d8c:	4805      	ldr	r0, [pc, #20]	; (8008da4 <MX_TIM3_Init+0xa0>)
 8008d8e:	f7fb f962 	bl	8004056 <HAL_TIMEx_MasterConfigSynchronization>
 8008d92:	4603      	mov	r3, r0
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d001      	beq.n	8008d9c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8008d98:	f7fe fe26 	bl	80079e8 <Error_Handler>
  }

}
 8008d9c:	bf00      	nop
 8008d9e:	3730      	adds	r7, #48	; 0x30
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bd80      	pop	{r7, pc}
 8008da4:	20000c70 	.word	0x20000c70
 8008da8:	40000400 	.word	0x40000400

08008dac <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b092      	sub	sp, #72	; 0x48
 8008db0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008db2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008db6:	2200      	movs	r2, #0
 8008db8:	601a      	str	r2, [r3, #0]
 8008dba:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8008dbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	601a      	str	r2, [r3, #0]
 8008dc4:	605a      	str	r2, [r3, #4]
 8008dc6:	609a      	str	r2, [r3, #8]
 8008dc8:	60da      	str	r2, [r3, #12]
 8008dca:	611a      	str	r2, [r3, #16]
 8008dcc:	615a      	str	r2, [r3, #20]
 8008dce:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8008dd0:	1d3b      	adds	r3, r7, #4
 8008dd2:	2220      	movs	r2, #32
 8008dd4:	2100      	movs	r1, #0
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f000 fa97 	bl	800930a <memset>

  htim8.Instance = TIM8;
 8008ddc:	4b39      	ldr	r3, [pc, #228]	; (8008ec4 <MX_TIM8_Init+0x118>)
 8008dde:	4a3a      	ldr	r2, [pc, #232]	; (8008ec8 <MX_TIM8_Init+0x11c>)
 8008de0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 9000-1;
 8008de2:	4b38      	ldr	r3, [pc, #224]	; (8008ec4 <MX_TIM8_Init+0x118>)
 8008de4:	f242 3227 	movw	r2, #8999	; 0x2327
 8008de8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008dea:	4b36      	ldr	r3, [pc, #216]	; (8008ec4 <MX_TIM8_Init+0x118>)
 8008dec:	2200      	movs	r2, #0
 8008dee:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 8008df0:	4b34      	ldr	r3, [pc, #208]	; (8008ec4 <MX_TIM8_Init+0x118>)
 8008df2:	2264      	movs	r2, #100	; 0x64
 8008df4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8008df6:	4b33      	ldr	r3, [pc, #204]	; (8008ec4 <MX_TIM8_Init+0x118>)
 8008df8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008dfc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8008dfe:	4b31      	ldr	r3, [pc, #196]	; (8008ec4 <MX_TIM8_Init+0x118>)
 8008e00:	2200      	movs	r2, #0
 8008e02:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008e04:	4b2f      	ldr	r3, [pc, #188]	; (8008ec4 <MX_TIM8_Init+0x118>)
 8008e06:	2280      	movs	r2, #128	; 0x80
 8008e08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8008e0a:	482e      	ldr	r0, [pc, #184]	; (8008ec4 <MX_TIM8_Init+0x118>)
 8008e0c:	f7fa fa32 	bl	8003274 <HAL_TIM_PWM_Init>
 8008e10:	4603      	mov	r3, r0
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d001      	beq.n	8008e1a <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8008e16:	f7fe fde7 	bl	80079e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008e22:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8008e26:	4619      	mov	r1, r3
 8008e28:	4826      	ldr	r0, [pc, #152]	; (8008ec4 <MX_TIM8_Init+0x118>)
 8008e2a:	f7fb f914 	bl	8004056 <HAL_TIMEx_MasterConfigSynchronization>
 8008e2e:	4603      	mov	r3, r0
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d001      	beq.n	8008e38 <MX_TIM8_Init+0x8c>
  {
    Error_Handler();
 8008e34:	f7fe fdd8 	bl	80079e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008e38:	2360      	movs	r3, #96	; 0x60
 8008e3a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 80;
 8008e3c:	2350      	movs	r3, #80	; 0x50
 8008e3e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008e40:	2300      	movs	r3, #0
 8008e42:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008e44:	2300      	movs	r3, #0
 8008e46:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008e48:	2300      	movs	r3, #0
 8008e4a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008e50:	2300      	movs	r3, #0
 8008e52:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008e54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008e58:	2200      	movs	r2, #0
 8008e5a:	4619      	mov	r1, r3
 8008e5c:	4819      	ldr	r0, [pc, #100]	; (8008ec4 <MX_TIM8_Init+0x118>)
 8008e5e:	f7fa fc45 	bl	80036ec <HAL_TIM_PWM_ConfigChannel>
 8008e62:	4603      	mov	r3, r0
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d001      	beq.n	8008e6c <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8008e68:	f7fe fdbe 	bl	80079e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008e6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008e70:	2204      	movs	r2, #4
 8008e72:	4619      	mov	r1, r3
 8008e74:	4813      	ldr	r0, [pc, #76]	; (8008ec4 <MX_TIM8_Init+0x118>)
 8008e76:	f7fa fc39 	bl	80036ec <HAL_TIM_PWM_ConfigChannel>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d001      	beq.n	8008e84 <MX_TIM8_Init+0xd8>
  {
    Error_Handler();
 8008e80:	f7fe fdb2 	bl	80079e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008e84:	2300      	movs	r3, #0
 8008e86:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8008e90:	2300      	movs	r3, #0
 8008e92:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008e94:	2300      	movs	r3, #0
 8008e96:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008e98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008e9c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8008ea2:	1d3b      	adds	r3, r7, #4
 8008ea4:	4619      	mov	r1, r3
 8008ea6:	4807      	ldr	r0, [pc, #28]	; (8008ec4 <MX_TIM8_Init+0x118>)
 8008ea8:	f7fb f91a 	bl	80040e0 <HAL_TIMEx_ConfigBreakDeadTime>
 8008eac:	4603      	mov	r3, r0
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d001      	beq.n	8008eb6 <MX_TIM8_Init+0x10a>
  {
    Error_Handler();
 8008eb2:	f7fe fd99 	bl	80079e8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8008eb6:	4803      	ldr	r0, [pc, #12]	; (8008ec4 <MX_TIM8_Init+0x118>)
 8008eb8:	f000 f90c 	bl	80090d4 <HAL_TIM_MspPostInit>

}
 8008ebc:	bf00      	nop
 8008ebe:	3748      	adds	r7, #72	; 0x48
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	bd80      	pop	{r7, pc}
 8008ec4:	20000c30 	.word	0x20000c30
 8008ec8:	40010400 	.word	0x40010400

08008ecc <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b084      	sub	sp, #16
 8008ed0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008ed2:	463b      	mov	r3, r7
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	601a      	str	r2, [r3, #0]
 8008ed8:	605a      	str	r2, [r3, #4]
 8008eda:	609a      	str	r2, [r3, #8]
 8008edc:	60da      	str	r2, [r3, #12]

  htim12.Instance = TIM12;
 8008ede:	4b16      	ldr	r3, [pc, #88]	; (8008f38 <MX_TIM12_Init+0x6c>)
 8008ee0:	4a16      	ldr	r2, [pc, #88]	; (8008f3c <MX_TIM12_Init+0x70>)
 8008ee2:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 40000-1;
 8008ee4:	4b14      	ldr	r3, [pc, #80]	; (8008f38 <MX_TIM12_Init+0x6c>)
 8008ee6:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8008eea:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008eec:	4b12      	ldr	r3, [pc, #72]	; (8008f38 <MX_TIM12_Init+0x6c>)
 8008eee:	2200      	movs	r2, #0
 8008ef0:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1;
 8008ef2:	4b11      	ldr	r3, [pc, #68]	; (8008f38 <MX_TIM12_Init+0x6c>)
 8008ef4:	2201      	movs	r2, #1
 8008ef6:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8008ef8:	4b0f      	ldr	r3, [pc, #60]	; (8008f38 <MX_TIM12_Init+0x6c>)
 8008efa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008efe:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8008f00:	4b0d      	ldr	r3, [pc, #52]	; (8008f38 <MX_TIM12_Init+0x6c>)
 8008f02:	2280      	movs	r2, #128	; 0x80
 8008f04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8008f06:	480c      	ldr	r0, [pc, #48]	; (8008f38 <MX_TIM12_Init+0x6c>)
 8008f08:	f7fa f965 	bl	80031d6 <HAL_TIM_Base_Init>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d001      	beq.n	8008f16 <MX_TIM12_Init+0x4a>
  {
    Error_Handler();
 8008f12:	f7fe fd69 	bl	80079e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008f16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008f1a:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8008f1c:	463b      	mov	r3, r7
 8008f1e:	4619      	mov	r1, r3
 8008f20:	4805      	ldr	r0, [pc, #20]	; (8008f38 <MX_TIM12_Init+0x6c>)
 8008f22:	f7fa fca9 	bl	8003878 <HAL_TIM_ConfigClockSource>
 8008f26:	4603      	mov	r3, r0
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d001      	beq.n	8008f30 <MX_TIM12_Init+0x64>
  {
    Error_Handler();
 8008f2c:	f7fe fd5c 	bl	80079e8 <Error_Handler>
  }

}
 8008f30:	bf00      	nop
 8008f32:	3710      	adds	r7, #16
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}
 8008f38:	20000cf0 	.word	0x20000cf0
 8008f3c:	40001800 	.word	0x40001800

08008f40 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b08c      	sub	sp, #48	; 0x30
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008f48:	f107 031c 	add.w	r3, r7, #28
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	601a      	str	r2, [r3, #0]
 8008f50:	605a      	str	r2, [r3, #4]
 8008f52:	609a      	str	r2, [r3, #8]
 8008f54:	60da      	str	r2, [r3, #12]
 8008f56:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f60:	d12c      	bne.n	8008fbc <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008f62:	2300      	movs	r3, #0
 8008f64:	61bb      	str	r3, [r7, #24]
 8008f66:	4a30      	ldr	r2, [pc, #192]	; (8009028 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008f68:	4b2f      	ldr	r3, [pc, #188]	; (8009028 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f6c:	f043 0301 	orr.w	r3, r3, #1
 8008f70:	6413      	str	r3, [r2, #64]	; 0x40
 8008f72:	4b2d      	ldr	r3, [pc, #180]	; (8009028 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f76:	f003 0301 	and.w	r3, r3, #1
 8008f7a:	61bb      	str	r3, [r7, #24]
 8008f7c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008f7e:	2300      	movs	r3, #0
 8008f80:	617b      	str	r3, [r7, #20]
 8008f82:	4a29      	ldr	r2, [pc, #164]	; (8009028 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008f84:	4b28      	ldr	r3, [pc, #160]	; (8009028 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f88:	f043 0301 	orr.w	r3, r3, #1
 8008f8c:	6313      	str	r3, [r2, #48]	; 0x30
 8008f8e:	4b26      	ldr	r3, [pc, #152]	; (8009028 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f92:	f003 0301 	and.w	r3, r3, #1
 8008f96:	617b      	str	r3, [r7, #20]
 8008f98:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration    
    PA0/WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008f9a:	2303      	movs	r3, #3
 8008f9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f9e:	2302      	movs	r3, #2
 8008fa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8008faa:	2301      	movs	r3, #1
 8008fac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008fae:	f107 031c 	add.w	r3, r7, #28
 8008fb2:	4619      	mov	r1, r3
 8008fb4:	481d      	ldr	r0, [pc, #116]	; (800902c <HAL_TIM_Encoder_MspInit+0xec>)
 8008fb6:	f7f8 feff 	bl	8001db8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8008fba:	e030      	b.n	800901e <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM3)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4a1b      	ldr	r2, [pc, #108]	; (8009030 <HAL_TIM_Encoder_MspInit+0xf0>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d12b      	bne.n	800901e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	613b      	str	r3, [r7, #16]
 8008fca:	4a17      	ldr	r2, [pc, #92]	; (8009028 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008fcc:	4b16      	ldr	r3, [pc, #88]	; (8009028 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fd0:	f043 0302 	orr.w	r3, r3, #2
 8008fd4:	6413      	str	r3, [r2, #64]	; 0x40
 8008fd6:	4b14      	ldr	r3, [pc, #80]	; (8009028 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fda:	f003 0302 	and.w	r3, r3, #2
 8008fde:	613b      	str	r3, [r7, #16]
 8008fe0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	60fb      	str	r3, [r7, #12]
 8008fe6:	4a10      	ldr	r2, [pc, #64]	; (8009028 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008fe8:	4b0f      	ldr	r3, [pc, #60]	; (8009028 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fec:	f043 0301 	orr.w	r3, r3, #1
 8008ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8008ff2:	4b0d      	ldr	r3, [pc, #52]	; (8009028 <HAL_TIM_Encoder_MspInit+0xe8>)
 8008ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ff6:	f003 0301 	and.w	r3, r3, #1
 8008ffa:	60fb      	str	r3, [r7, #12]
 8008ffc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008ffe:	23c0      	movs	r3, #192	; 0xc0
 8009000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009002:	2302      	movs	r3, #2
 8009004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009006:	2300      	movs	r3, #0
 8009008:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800900a:	2300      	movs	r3, #0
 800900c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800900e:	2302      	movs	r3, #2
 8009010:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009012:	f107 031c 	add.w	r3, r7, #28
 8009016:	4619      	mov	r1, r3
 8009018:	4804      	ldr	r0, [pc, #16]	; (800902c <HAL_TIM_Encoder_MspInit+0xec>)
 800901a:	f7f8 fecd 	bl	8001db8 <HAL_GPIO_Init>
}
 800901e:	bf00      	nop
 8009020:	3730      	adds	r7, #48	; 0x30
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}
 8009026:	bf00      	nop
 8009028:	40023800 	.word	0x40023800
 800902c:	40020000 	.word	0x40020000
 8009030:	40000400 	.word	0x40000400

08009034 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b084      	sub	sp, #16
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a0e      	ldr	r2, [pc, #56]	; (800907c <HAL_TIM_PWM_MspInit+0x48>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d115      	bne.n	8009072 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8009046:	2300      	movs	r3, #0
 8009048:	60fb      	str	r3, [r7, #12]
 800904a:	4a0d      	ldr	r2, [pc, #52]	; (8009080 <HAL_TIM_PWM_MspInit+0x4c>)
 800904c:	4b0c      	ldr	r3, [pc, #48]	; (8009080 <HAL_TIM_PWM_MspInit+0x4c>)
 800904e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009050:	f043 0302 	orr.w	r3, r3, #2
 8009054:	6453      	str	r3, [r2, #68]	; 0x44
 8009056:	4b0a      	ldr	r3, [pc, #40]	; (8009080 <HAL_TIM_PWM_MspInit+0x4c>)
 8009058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800905a:	f003 0302 	and.w	r3, r3, #2
 800905e:	60fb      	str	r3, [r7, #12]
 8009060:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8009062:	2200      	movs	r2, #0
 8009064:	2100      	movs	r1, #0
 8009066:	202b      	movs	r0, #43	; 0x2b
 8009068:	f7f8 fb65 	bl	8001736 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800906c:	202b      	movs	r0, #43	; 0x2b
 800906e:	f7f8 fb7e 	bl	800176e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8009072:	bf00      	nop
 8009074:	3710      	adds	r7, #16
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}
 800907a:	bf00      	nop
 800907c:	40010400 	.word	0x40010400
 8009080:	40023800 	.word	0x40023800

08009084 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b084      	sub	sp, #16
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM12)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	4a0e      	ldr	r2, [pc, #56]	; (80090cc <HAL_TIM_Base_MspInit+0x48>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d115      	bne.n	80090c2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8009096:	2300      	movs	r3, #0
 8009098:	60fb      	str	r3, [r7, #12]
 800909a:	4a0d      	ldr	r2, [pc, #52]	; (80090d0 <HAL_TIM_Base_MspInit+0x4c>)
 800909c:	4b0c      	ldr	r3, [pc, #48]	; (80090d0 <HAL_TIM_Base_MspInit+0x4c>)
 800909e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090a4:	6413      	str	r3, [r2, #64]	; 0x40
 80090a6:	4b0a      	ldr	r3, [pc, #40]	; (80090d0 <HAL_TIM_Base_MspInit+0x4c>)
 80090a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090ae:	60fb      	str	r3, [r7, #12]
 80090b0:	68fb      	ldr	r3, [r7, #12]

    /* TIM12 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 80090b2:	2200      	movs	r2, #0
 80090b4:	2100      	movs	r1, #0
 80090b6:	202b      	movs	r0, #43	; 0x2b
 80090b8:	f7f8 fb3d 	bl	8001736 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80090bc:	202b      	movs	r0, #43	; 0x2b
 80090be:	f7f8 fb56 	bl	800176e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80090c2:	bf00      	nop
 80090c4:	3710      	adds	r7, #16
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}
 80090ca:	bf00      	nop
 80090cc:	40001800 	.word	0x40001800
 80090d0:	40023800 	.word	0x40023800

080090d4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b088      	sub	sp, #32
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80090dc:	f107 030c 	add.w	r3, r7, #12
 80090e0:	2200      	movs	r2, #0
 80090e2:	601a      	str	r2, [r3, #0]
 80090e4:	605a      	str	r2, [r3, #4]
 80090e6:	609a      	str	r2, [r3, #8]
 80090e8:	60da      	str	r2, [r3, #12]
 80090ea:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a12      	ldr	r2, [pc, #72]	; (800913c <HAL_TIM_MspPostInit+0x68>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d11d      	bne.n	8009132 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80090f6:	2300      	movs	r3, #0
 80090f8:	60bb      	str	r3, [r7, #8]
 80090fa:	4a11      	ldr	r2, [pc, #68]	; (8009140 <HAL_TIM_MspPostInit+0x6c>)
 80090fc:	4b10      	ldr	r3, [pc, #64]	; (8009140 <HAL_TIM_MspPostInit+0x6c>)
 80090fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009100:	f043 0304 	orr.w	r3, r3, #4
 8009104:	6313      	str	r3, [r2, #48]	; 0x30
 8009106:	4b0e      	ldr	r3, [pc, #56]	; (8009140 <HAL_TIM_MspPostInit+0x6c>)
 8009108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800910a:	f003 0304 	and.w	r3, r3, #4
 800910e:	60bb      	str	r3, [r7, #8]
 8009110:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration    
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8009112:	23c0      	movs	r3, #192	; 0xc0
 8009114:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009116:	2302      	movs	r3, #2
 8009118:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800911a:	2300      	movs	r3, #0
 800911c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800911e:	2300      	movs	r3, #0
 8009120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8009122:	2303      	movs	r3, #3
 8009124:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009126:	f107 030c 	add.w	r3, r7, #12
 800912a:	4619      	mov	r1, r3
 800912c:	4805      	ldr	r0, [pc, #20]	; (8009144 <HAL_TIM_MspPostInit+0x70>)
 800912e:	f7f8 fe43 	bl	8001db8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8009132:	bf00      	nop
 8009134:	3720      	adds	r7, #32
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop
 800913c:	40010400 	.word	0x40010400
 8009140:	40023800 	.word	0x40023800
 8009144:	40020800 	.word	0x40020800

08009148 <MX_UART7_Init>:

UART_HandleTypeDef huart7;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
 800914c:	4b11      	ldr	r3, [pc, #68]	; (8009194 <MX_UART7_Init+0x4c>)
 800914e:	4a12      	ldr	r2, [pc, #72]	; (8009198 <MX_UART7_Init+0x50>)
 8009150:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8009152:	4b10      	ldr	r3, [pc, #64]	; (8009194 <MX_UART7_Init+0x4c>)
 8009154:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009158:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 800915a:	4b0e      	ldr	r3, [pc, #56]	; (8009194 <MX_UART7_Init+0x4c>)
 800915c:	2200      	movs	r2, #0
 800915e:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8009160:	4b0c      	ldr	r3, [pc, #48]	; (8009194 <MX_UART7_Init+0x4c>)
 8009162:	2200      	movs	r2, #0
 8009164:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8009166:	4b0b      	ldr	r3, [pc, #44]	; (8009194 <MX_UART7_Init+0x4c>)
 8009168:	2200      	movs	r2, #0
 800916a:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 800916c:	4b09      	ldr	r3, [pc, #36]	; (8009194 <MX_UART7_Init+0x4c>)
 800916e:	220c      	movs	r2, #12
 8009170:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009172:	4b08      	ldr	r3, [pc, #32]	; (8009194 <MX_UART7_Init+0x4c>)
 8009174:	2200      	movs	r2, #0
 8009176:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8009178:	4b06      	ldr	r3, [pc, #24]	; (8009194 <MX_UART7_Init+0x4c>)
 800917a:	2200      	movs	r2, #0
 800917c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 800917e:	4805      	ldr	r0, [pc, #20]	; (8009194 <MX_UART7_Init+0x4c>)
 8009180:	f7fb f814 	bl	80041ac <HAL_UART_Init>
 8009184:	4603      	mov	r3, r0
 8009186:	2b00      	cmp	r3, #0
 8009188:	d001      	beq.n	800918e <MX_UART7_Init+0x46>
  {
    Error_Handler();
 800918a:	f7fe fc2d 	bl	80079e8 <Error_Handler>
  }

}
 800918e:	bf00      	nop
 8009190:	bd80      	pop	{r7, pc}
 8009192:	bf00      	nop
 8009194:	20000d30 	.word	0x20000d30
 8009198:	40007800 	.word	0x40007800

0800919c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b08a      	sub	sp, #40	; 0x28
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80091a4:	f107 0314 	add.w	r3, r7, #20
 80091a8:	2200      	movs	r2, #0
 80091aa:	601a      	str	r2, [r3, #0]
 80091ac:	605a      	str	r2, [r3, #4]
 80091ae:	609a      	str	r2, [r3, #8]
 80091b0:	60da      	str	r2, [r3, #12]
 80091b2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	4a1d      	ldr	r2, [pc, #116]	; (8009230 <HAL_UART_MspInit+0x94>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d134      	bne.n	8009228 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 80091be:	2300      	movs	r3, #0
 80091c0:	613b      	str	r3, [r7, #16]
 80091c2:	4a1c      	ldr	r2, [pc, #112]	; (8009234 <HAL_UART_MspInit+0x98>)
 80091c4:	4b1b      	ldr	r3, [pc, #108]	; (8009234 <HAL_UART_MspInit+0x98>)
 80091c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80091cc:	6413      	str	r3, [r2, #64]	; 0x40
 80091ce:	4b19      	ldr	r3, [pc, #100]	; (8009234 <HAL_UART_MspInit+0x98>)
 80091d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091d2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80091d6:	613b      	str	r3, [r7, #16]
 80091d8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80091da:	2300      	movs	r3, #0
 80091dc:	60fb      	str	r3, [r7, #12]
 80091de:	4a15      	ldr	r2, [pc, #84]	; (8009234 <HAL_UART_MspInit+0x98>)
 80091e0:	4b14      	ldr	r3, [pc, #80]	; (8009234 <HAL_UART_MspInit+0x98>)
 80091e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091e4:	f043 0310 	orr.w	r3, r3, #16
 80091e8:	6313      	str	r3, [r2, #48]	; 0x30
 80091ea:	4b12      	ldr	r3, [pc, #72]	; (8009234 <HAL_UART_MspInit+0x98>)
 80091ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091ee:	f003 0310 	and.w	r3, r3, #16
 80091f2:	60fb      	str	r3, [r7, #12]
 80091f4:	68fb      	ldr	r3, [r7, #12]
    /**UART7 GPIO Configuration    
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80091f6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80091fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80091fc:	2302      	movs	r3, #2
 80091fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009200:	2301      	movs	r3, #1
 8009202:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009204:	2303      	movs	r3, #3
 8009206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8009208:	2308      	movs	r3, #8
 800920a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800920c:	f107 0314 	add.w	r3, r7, #20
 8009210:	4619      	mov	r1, r3
 8009212:	4809      	ldr	r0, [pc, #36]	; (8009238 <HAL_UART_MspInit+0x9c>)
 8009214:	f7f8 fdd0 	bl	8001db8 <HAL_GPIO_Init>

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8009218:	2200      	movs	r2, #0
 800921a:	2100      	movs	r1, #0
 800921c:	2052      	movs	r0, #82	; 0x52
 800921e:	f7f8 fa8a 	bl	8001736 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8009222:	2052      	movs	r0, #82	; 0x52
 8009224:	f7f8 faa3 	bl	800176e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
}
 8009228:	bf00      	nop
 800922a:	3728      	adds	r7, #40	; 0x28
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}
 8009230:	40007800 	.word	0x40007800
 8009234:	40023800 	.word	0x40023800
 8009238:	40021000 	.word	0x40021000

0800923c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800923c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009274 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009240:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009242:	e003      	b.n	800924c <LoopCopyDataInit>

08009244 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009244:	4b0c      	ldr	r3, [pc, #48]	; (8009278 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8009246:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009248:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800924a:	3104      	adds	r1, #4

0800924c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800924c:	480b      	ldr	r0, [pc, #44]	; (800927c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800924e:	4b0c      	ldr	r3, [pc, #48]	; (8009280 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009250:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009252:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009254:	d3f6      	bcc.n	8009244 <CopyDataInit>
  ldr  r2, =_sbss
 8009256:	4a0b      	ldr	r2, [pc, #44]	; (8009284 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8009258:	e002      	b.n	8009260 <LoopFillZerobss>

0800925a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800925a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800925c:	f842 3b04 	str.w	r3, [r2], #4

08009260 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8009260:	4b09      	ldr	r3, [pc, #36]	; (8009288 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8009262:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009264:	d3f9      	bcc.n	800925a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8009266:	f7ff fcc3 	bl	8008bf0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800926a:	f000 f817 	bl	800929c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800926e:	f7fd fe07 	bl	8006e80 <main>
  bx  lr    
 8009272:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8009274:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8009278:	0800d500 	.word	0x0800d500
  ldr  r0, =_sdata
 800927c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009280:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 8009284:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8009288:	20000d74 	.word	0x20000d74

0800928c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800928c:	e7fe      	b.n	800928c <ADC_IRQHandler>
	...

08009290 <__errno>:
 8009290:	4b01      	ldr	r3, [pc, #4]	; (8009298 <__errno+0x8>)
 8009292:	6818      	ldr	r0, [r3, #0]
 8009294:	4770      	bx	lr
 8009296:	bf00      	nop
 8009298:	20000020 	.word	0x20000020

0800929c <__libc_init_array>:
 800929c:	b570      	push	{r4, r5, r6, lr}
 800929e:	4e0d      	ldr	r6, [pc, #52]	; (80092d4 <__libc_init_array+0x38>)
 80092a0:	4c0d      	ldr	r4, [pc, #52]	; (80092d8 <__libc_init_array+0x3c>)
 80092a2:	1ba4      	subs	r4, r4, r6
 80092a4:	10a4      	asrs	r4, r4, #2
 80092a6:	2500      	movs	r5, #0
 80092a8:	42a5      	cmp	r5, r4
 80092aa:	d109      	bne.n	80092c0 <__libc_init_array+0x24>
 80092ac:	4e0b      	ldr	r6, [pc, #44]	; (80092dc <__libc_init_array+0x40>)
 80092ae:	4c0c      	ldr	r4, [pc, #48]	; (80092e0 <__libc_init_array+0x44>)
 80092b0:	f001 f9ce 	bl	800a650 <_init>
 80092b4:	1ba4      	subs	r4, r4, r6
 80092b6:	10a4      	asrs	r4, r4, #2
 80092b8:	2500      	movs	r5, #0
 80092ba:	42a5      	cmp	r5, r4
 80092bc:	d105      	bne.n	80092ca <__libc_init_array+0x2e>
 80092be:	bd70      	pop	{r4, r5, r6, pc}
 80092c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80092c4:	4798      	blx	r3
 80092c6:	3501      	adds	r5, #1
 80092c8:	e7ee      	b.n	80092a8 <__libc_init_array+0xc>
 80092ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80092ce:	4798      	blx	r3
 80092d0:	3501      	adds	r5, #1
 80092d2:	e7f2      	b.n	80092ba <__libc_init_array+0x1e>
 80092d4:	0800d4f8 	.word	0x0800d4f8
 80092d8:	0800d4f8 	.word	0x0800d4f8
 80092dc:	0800d4f8 	.word	0x0800d4f8
 80092e0:	0800d4fc 	.word	0x0800d4fc

080092e4 <malloc>:
 80092e4:	4b02      	ldr	r3, [pc, #8]	; (80092f0 <malloc+0xc>)
 80092e6:	4601      	mov	r1, r0
 80092e8:	6818      	ldr	r0, [r3, #0]
 80092ea:	f000 b865 	b.w	80093b8 <_malloc_r>
 80092ee:	bf00      	nop
 80092f0:	20000020 	.word	0x20000020

080092f4 <memcpy>:
 80092f4:	b510      	push	{r4, lr}
 80092f6:	1e43      	subs	r3, r0, #1
 80092f8:	440a      	add	r2, r1
 80092fa:	4291      	cmp	r1, r2
 80092fc:	d100      	bne.n	8009300 <memcpy+0xc>
 80092fe:	bd10      	pop	{r4, pc}
 8009300:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009304:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009308:	e7f7      	b.n	80092fa <memcpy+0x6>

0800930a <memset>:
 800930a:	4402      	add	r2, r0
 800930c:	4603      	mov	r3, r0
 800930e:	4293      	cmp	r3, r2
 8009310:	d100      	bne.n	8009314 <memset+0xa>
 8009312:	4770      	bx	lr
 8009314:	f803 1b01 	strb.w	r1, [r3], #1
 8009318:	e7f9      	b.n	800930e <memset+0x4>
	...

0800931c <_free_r>:
 800931c:	b538      	push	{r3, r4, r5, lr}
 800931e:	4605      	mov	r5, r0
 8009320:	2900      	cmp	r1, #0
 8009322:	d045      	beq.n	80093b0 <_free_r+0x94>
 8009324:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009328:	1f0c      	subs	r4, r1, #4
 800932a:	2b00      	cmp	r3, #0
 800932c:	bfb8      	it	lt
 800932e:	18e4      	addlt	r4, r4, r3
 8009330:	f000 fc04 	bl	8009b3c <__malloc_lock>
 8009334:	4a1f      	ldr	r2, [pc, #124]	; (80093b4 <_free_r+0x98>)
 8009336:	6813      	ldr	r3, [r2, #0]
 8009338:	4610      	mov	r0, r2
 800933a:	b933      	cbnz	r3, 800934a <_free_r+0x2e>
 800933c:	6063      	str	r3, [r4, #4]
 800933e:	6014      	str	r4, [r2, #0]
 8009340:	4628      	mov	r0, r5
 8009342:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009346:	f000 bbfa 	b.w	8009b3e <__malloc_unlock>
 800934a:	42a3      	cmp	r3, r4
 800934c:	d90c      	bls.n	8009368 <_free_r+0x4c>
 800934e:	6821      	ldr	r1, [r4, #0]
 8009350:	1862      	adds	r2, r4, r1
 8009352:	4293      	cmp	r3, r2
 8009354:	bf04      	itt	eq
 8009356:	681a      	ldreq	r2, [r3, #0]
 8009358:	685b      	ldreq	r3, [r3, #4]
 800935a:	6063      	str	r3, [r4, #4]
 800935c:	bf04      	itt	eq
 800935e:	1852      	addeq	r2, r2, r1
 8009360:	6022      	streq	r2, [r4, #0]
 8009362:	6004      	str	r4, [r0, #0]
 8009364:	e7ec      	b.n	8009340 <_free_r+0x24>
 8009366:	4613      	mov	r3, r2
 8009368:	685a      	ldr	r2, [r3, #4]
 800936a:	b10a      	cbz	r2, 8009370 <_free_r+0x54>
 800936c:	42a2      	cmp	r2, r4
 800936e:	d9fa      	bls.n	8009366 <_free_r+0x4a>
 8009370:	6819      	ldr	r1, [r3, #0]
 8009372:	1858      	adds	r0, r3, r1
 8009374:	42a0      	cmp	r0, r4
 8009376:	d10b      	bne.n	8009390 <_free_r+0x74>
 8009378:	6820      	ldr	r0, [r4, #0]
 800937a:	4401      	add	r1, r0
 800937c:	1858      	adds	r0, r3, r1
 800937e:	4282      	cmp	r2, r0
 8009380:	6019      	str	r1, [r3, #0]
 8009382:	d1dd      	bne.n	8009340 <_free_r+0x24>
 8009384:	6810      	ldr	r0, [r2, #0]
 8009386:	6852      	ldr	r2, [r2, #4]
 8009388:	605a      	str	r2, [r3, #4]
 800938a:	4401      	add	r1, r0
 800938c:	6019      	str	r1, [r3, #0]
 800938e:	e7d7      	b.n	8009340 <_free_r+0x24>
 8009390:	d902      	bls.n	8009398 <_free_r+0x7c>
 8009392:	230c      	movs	r3, #12
 8009394:	602b      	str	r3, [r5, #0]
 8009396:	e7d3      	b.n	8009340 <_free_r+0x24>
 8009398:	6820      	ldr	r0, [r4, #0]
 800939a:	1821      	adds	r1, r4, r0
 800939c:	428a      	cmp	r2, r1
 800939e:	bf04      	itt	eq
 80093a0:	6811      	ldreq	r1, [r2, #0]
 80093a2:	6852      	ldreq	r2, [r2, #4]
 80093a4:	6062      	str	r2, [r4, #4]
 80093a6:	bf04      	itt	eq
 80093a8:	1809      	addeq	r1, r1, r0
 80093aa:	6021      	streq	r1, [r4, #0]
 80093ac:	605c      	str	r4, [r3, #4]
 80093ae:	e7c7      	b.n	8009340 <_free_r+0x24>
 80093b0:	bd38      	pop	{r3, r4, r5, pc}
 80093b2:	bf00      	nop
 80093b4:	200004b8 	.word	0x200004b8

080093b8 <_malloc_r>:
 80093b8:	b570      	push	{r4, r5, r6, lr}
 80093ba:	1ccd      	adds	r5, r1, #3
 80093bc:	f025 0503 	bic.w	r5, r5, #3
 80093c0:	3508      	adds	r5, #8
 80093c2:	2d0c      	cmp	r5, #12
 80093c4:	bf38      	it	cc
 80093c6:	250c      	movcc	r5, #12
 80093c8:	2d00      	cmp	r5, #0
 80093ca:	4606      	mov	r6, r0
 80093cc:	db01      	blt.n	80093d2 <_malloc_r+0x1a>
 80093ce:	42a9      	cmp	r1, r5
 80093d0:	d903      	bls.n	80093da <_malloc_r+0x22>
 80093d2:	230c      	movs	r3, #12
 80093d4:	6033      	str	r3, [r6, #0]
 80093d6:	2000      	movs	r0, #0
 80093d8:	bd70      	pop	{r4, r5, r6, pc}
 80093da:	f000 fbaf 	bl	8009b3c <__malloc_lock>
 80093de:	4a23      	ldr	r2, [pc, #140]	; (800946c <_malloc_r+0xb4>)
 80093e0:	6814      	ldr	r4, [r2, #0]
 80093e2:	4621      	mov	r1, r4
 80093e4:	b991      	cbnz	r1, 800940c <_malloc_r+0x54>
 80093e6:	4c22      	ldr	r4, [pc, #136]	; (8009470 <_malloc_r+0xb8>)
 80093e8:	6823      	ldr	r3, [r4, #0]
 80093ea:	b91b      	cbnz	r3, 80093f4 <_malloc_r+0x3c>
 80093ec:	4630      	mov	r0, r6
 80093ee:	f000 f8d1 	bl	8009594 <_sbrk_r>
 80093f2:	6020      	str	r0, [r4, #0]
 80093f4:	4629      	mov	r1, r5
 80093f6:	4630      	mov	r0, r6
 80093f8:	f000 f8cc 	bl	8009594 <_sbrk_r>
 80093fc:	1c43      	adds	r3, r0, #1
 80093fe:	d126      	bne.n	800944e <_malloc_r+0x96>
 8009400:	230c      	movs	r3, #12
 8009402:	6033      	str	r3, [r6, #0]
 8009404:	4630      	mov	r0, r6
 8009406:	f000 fb9a 	bl	8009b3e <__malloc_unlock>
 800940a:	e7e4      	b.n	80093d6 <_malloc_r+0x1e>
 800940c:	680b      	ldr	r3, [r1, #0]
 800940e:	1b5b      	subs	r3, r3, r5
 8009410:	d41a      	bmi.n	8009448 <_malloc_r+0x90>
 8009412:	2b0b      	cmp	r3, #11
 8009414:	d90f      	bls.n	8009436 <_malloc_r+0x7e>
 8009416:	600b      	str	r3, [r1, #0]
 8009418:	50cd      	str	r5, [r1, r3]
 800941a:	18cc      	adds	r4, r1, r3
 800941c:	4630      	mov	r0, r6
 800941e:	f000 fb8e 	bl	8009b3e <__malloc_unlock>
 8009422:	f104 000b 	add.w	r0, r4, #11
 8009426:	1d23      	adds	r3, r4, #4
 8009428:	f020 0007 	bic.w	r0, r0, #7
 800942c:	1ac3      	subs	r3, r0, r3
 800942e:	d01b      	beq.n	8009468 <_malloc_r+0xb0>
 8009430:	425a      	negs	r2, r3
 8009432:	50e2      	str	r2, [r4, r3]
 8009434:	bd70      	pop	{r4, r5, r6, pc}
 8009436:	428c      	cmp	r4, r1
 8009438:	bf0d      	iteet	eq
 800943a:	6863      	ldreq	r3, [r4, #4]
 800943c:	684b      	ldrne	r3, [r1, #4]
 800943e:	6063      	strne	r3, [r4, #4]
 8009440:	6013      	streq	r3, [r2, #0]
 8009442:	bf18      	it	ne
 8009444:	460c      	movne	r4, r1
 8009446:	e7e9      	b.n	800941c <_malloc_r+0x64>
 8009448:	460c      	mov	r4, r1
 800944a:	6849      	ldr	r1, [r1, #4]
 800944c:	e7ca      	b.n	80093e4 <_malloc_r+0x2c>
 800944e:	1cc4      	adds	r4, r0, #3
 8009450:	f024 0403 	bic.w	r4, r4, #3
 8009454:	42a0      	cmp	r0, r4
 8009456:	d005      	beq.n	8009464 <_malloc_r+0xac>
 8009458:	1a21      	subs	r1, r4, r0
 800945a:	4630      	mov	r0, r6
 800945c:	f000 f89a 	bl	8009594 <_sbrk_r>
 8009460:	3001      	adds	r0, #1
 8009462:	d0cd      	beq.n	8009400 <_malloc_r+0x48>
 8009464:	6025      	str	r5, [r4, #0]
 8009466:	e7d9      	b.n	800941c <_malloc_r+0x64>
 8009468:	bd70      	pop	{r4, r5, r6, pc}
 800946a:	bf00      	nop
 800946c:	200004b8 	.word	0x200004b8
 8009470:	200004bc 	.word	0x200004bc

08009474 <iprintf>:
 8009474:	b40f      	push	{r0, r1, r2, r3}
 8009476:	4b0a      	ldr	r3, [pc, #40]	; (80094a0 <iprintf+0x2c>)
 8009478:	b513      	push	{r0, r1, r4, lr}
 800947a:	681c      	ldr	r4, [r3, #0]
 800947c:	b124      	cbz	r4, 8009488 <iprintf+0x14>
 800947e:	69a3      	ldr	r3, [r4, #24]
 8009480:	b913      	cbnz	r3, 8009488 <iprintf+0x14>
 8009482:	4620      	mov	r0, r4
 8009484:	f000 fa6c 	bl	8009960 <__sinit>
 8009488:	ab05      	add	r3, sp, #20
 800948a:	9a04      	ldr	r2, [sp, #16]
 800948c:	68a1      	ldr	r1, [r4, #8]
 800948e:	9301      	str	r3, [sp, #4]
 8009490:	4620      	mov	r0, r4
 8009492:	f000 fccf 	bl	8009e34 <_vfiprintf_r>
 8009496:	b002      	add	sp, #8
 8009498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800949c:	b004      	add	sp, #16
 800949e:	4770      	bx	lr
 80094a0:	20000020 	.word	0x20000020

080094a4 <putchar>:
 80094a4:	b538      	push	{r3, r4, r5, lr}
 80094a6:	4b08      	ldr	r3, [pc, #32]	; (80094c8 <putchar+0x24>)
 80094a8:	681c      	ldr	r4, [r3, #0]
 80094aa:	4605      	mov	r5, r0
 80094ac:	b124      	cbz	r4, 80094b8 <putchar+0x14>
 80094ae:	69a3      	ldr	r3, [r4, #24]
 80094b0:	b913      	cbnz	r3, 80094b8 <putchar+0x14>
 80094b2:	4620      	mov	r0, r4
 80094b4:	f000 fa54 	bl	8009960 <__sinit>
 80094b8:	68a2      	ldr	r2, [r4, #8]
 80094ba:	4629      	mov	r1, r5
 80094bc:	4620      	mov	r0, r4
 80094be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094c2:	f000 bf63 	b.w	800a38c <_putc_r>
 80094c6:	bf00      	nop
 80094c8:	20000020 	.word	0x20000020

080094cc <_puts_r>:
 80094cc:	b570      	push	{r4, r5, r6, lr}
 80094ce:	460e      	mov	r6, r1
 80094d0:	4605      	mov	r5, r0
 80094d2:	b118      	cbz	r0, 80094dc <_puts_r+0x10>
 80094d4:	6983      	ldr	r3, [r0, #24]
 80094d6:	b90b      	cbnz	r3, 80094dc <_puts_r+0x10>
 80094d8:	f000 fa42 	bl	8009960 <__sinit>
 80094dc:	69ab      	ldr	r3, [r5, #24]
 80094de:	68ac      	ldr	r4, [r5, #8]
 80094e0:	b913      	cbnz	r3, 80094e8 <_puts_r+0x1c>
 80094e2:	4628      	mov	r0, r5
 80094e4:	f000 fa3c 	bl	8009960 <__sinit>
 80094e8:	4b23      	ldr	r3, [pc, #140]	; (8009578 <_puts_r+0xac>)
 80094ea:	429c      	cmp	r4, r3
 80094ec:	d117      	bne.n	800951e <_puts_r+0x52>
 80094ee:	686c      	ldr	r4, [r5, #4]
 80094f0:	89a3      	ldrh	r3, [r4, #12]
 80094f2:	071b      	lsls	r3, r3, #28
 80094f4:	d51d      	bpl.n	8009532 <_puts_r+0x66>
 80094f6:	6923      	ldr	r3, [r4, #16]
 80094f8:	b1db      	cbz	r3, 8009532 <_puts_r+0x66>
 80094fa:	3e01      	subs	r6, #1
 80094fc:	68a3      	ldr	r3, [r4, #8]
 80094fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009502:	3b01      	subs	r3, #1
 8009504:	60a3      	str	r3, [r4, #8]
 8009506:	b9e9      	cbnz	r1, 8009544 <_puts_r+0x78>
 8009508:	2b00      	cmp	r3, #0
 800950a:	da2e      	bge.n	800956a <_puts_r+0x9e>
 800950c:	4622      	mov	r2, r4
 800950e:	210a      	movs	r1, #10
 8009510:	4628      	mov	r0, r5
 8009512:	f000 f873 	bl	80095fc <__swbuf_r>
 8009516:	3001      	adds	r0, #1
 8009518:	d011      	beq.n	800953e <_puts_r+0x72>
 800951a:	200a      	movs	r0, #10
 800951c:	bd70      	pop	{r4, r5, r6, pc}
 800951e:	4b17      	ldr	r3, [pc, #92]	; (800957c <_puts_r+0xb0>)
 8009520:	429c      	cmp	r4, r3
 8009522:	d101      	bne.n	8009528 <_puts_r+0x5c>
 8009524:	68ac      	ldr	r4, [r5, #8]
 8009526:	e7e3      	b.n	80094f0 <_puts_r+0x24>
 8009528:	4b15      	ldr	r3, [pc, #84]	; (8009580 <_puts_r+0xb4>)
 800952a:	429c      	cmp	r4, r3
 800952c:	bf08      	it	eq
 800952e:	68ec      	ldreq	r4, [r5, #12]
 8009530:	e7de      	b.n	80094f0 <_puts_r+0x24>
 8009532:	4621      	mov	r1, r4
 8009534:	4628      	mov	r0, r5
 8009536:	f000 f8b3 	bl	80096a0 <__swsetup_r>
 800953a:	2800      	cmp	r0, #0
 800953c:	d0dd      	beq.n	80094fa <_puts_r+0x2e>
 800953e:	f04f 30ff 	mov.w	r0, #4294967295
 8009542:	bd70      	pop	{r4, r5, r6, pc}
 8009544:	2b00      	cmp	r3, #0
 8009546:	da04      	bge.n	8009552 <_puts_r+0x86>
 8009548:	69a2      	ldr	r2, [r4, #24]
 800954a:	4293      	cmp	r3, r2
 800954c:	db06      	blt.n	800955c <_puts_r+0x90>
 800954e:	290a      	cmp	r1, #10
 8009550:	d004      	beq.n	800955c <_puts_r+0x90>
 8009552:	6823      	ldr	r3, [r4, #0]
 8009554:	1c5a      	adds	r2, r3, #1
 8009556:	6022      	str	r2, [r4, #0]
 8009558:	7019      	strb	r1, [r3, #0]
 800955a:	e7cf      	b.n	80094fc <_puts_r+0x30>
 800955c:	4622      	mov	r2, r4
 800955e:	4628      	mov	r0, r5
 8009560:	f000 f84c 	bl	80095fc <__swbuf_r>
 8009564:	3001      	adds	r0, #1
 8009566:	d1c9      	bne.n	80094fc <_puts_r+0x30>
 8009568:	e7e9      	b.n	800953e <_puts_r+0x72>
 800956a:	6823      	ldr	r3, [r4, #0]
 800956c:	200a      	movs	r0, #10
 800956e:	1c5a      	adds	r2, r3, #1
 8009570:	6022      	str	r2, [r4, #0]
 8009572:	7018      	strb	r0, [r3, #0]
 8009574:	bd70      	pop	{r4, r5, r6, pc}
 8009576:	bf00      	nop
 8009578:	0800d47c 	.word	0x0800d47c
 800957c:	0800d49c 	.word	0x0800d49c
 8009580:	0800d45c 	.word	0x0800d45c

08009584 <puts>:
 8009584:	4b02      	ldr	r3, [pc, #8]	; (8009590 <puts+0xc>)
 8009586:	4601      	mov	r1, r0
 8009588:	6818      	ldr	r0, [r3, #0]
 800958a:	f7ff bf9f 	b.w	80094cc <_puts_r>
 800958e:	bf00      	nop
 8009590:	20000020 	.word	0x20000020

08009594 <_sbrk_r>:
 8009594:	b538      	push	{r3, r4, r5, lr}
 8009596:	4c06      	ldr	r4, [pc, #24]	; (80095b0 <_sbrk_r+0x1c>)
 8009598:	2300      	movs	r3, #0
 800959a:	4605      	mov	r5, r0
 800959c:	4608      	mov	r0, r1
 800959e:	6023      	str	r3, [r4, #0]
 80095a0:	f7ff fac6 	bl	8008b30 <_sbrk>
 80095a4:	1c43      	adds	r3, r0, #1
 80095a6:	d102      	bne.n	80095ae <_sbrk_r+0x1a>
 80095a8:	6823      	ldr	r3, [r4, #0]
 80095aa:	b103      	cbz	r3, 80095ae <_sbrk_r+0x1a>
 80095ac:	602b      	str	r3, [r5, #0]
 80095ae:	bd38      	pop	{r3, r4, r5, pc}
 80095b0:	20000d70 	.word	0x20000d70

080095b4 <siprintf>:
 80095b4:	b40e      	push	{r1, r2, r3}
 80095b6:	b500      	push	{lr}
 80095b8:	b09c      	sub	sp, #112	; 0x70
 80095ba:	f44f 7102 	mov.w	r1, #520	; 0x208
 80095be:	ab1d      	add	r3, sp, #116	; 0x74
 80095c0:	f8ad 1014 	strh.w	r1, [sp, #20]
 80095c4:	9002      	str	r0, [sp, #8]
 80095c6:	9006      	str	r0, [sp, #24]
 80095c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80095cc:	480a      	ldr	r0, [pc, #40]	; (80095f8 <siprintf+0x44>)
 80095ce:	9104      	str	r1, [sp, #16]
 80095d0:	9107      	str	r1, [sp, #28]
 80095d2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80095d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80095da:	f8ad 1016 	strh.w	r1, [sp, #22]
 80095de:	6800      	ldr	r0, [r0, #0]
 80095e0:	9301      	str	r3, [sp, #4]
 80095e2:	a902      	add	r1, sp, #8
 80095e4:	f000 fb08 	bl	8009bf8 <_svfiprintf_r>
 80095e8:	9b02      	ldr	r3, [sp, #8]
 80095ea:	2200      	movs	r2, #0
 80095ec:	701a      	strb	r2, [r3, #0]
 80095ee:	b01c      	add	sp, #112	; 0x70
 80095f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80095f4:	b003      	add	sp, #12
 80095f6:	4770      	bx	lr
 80095f8:	20000020 	.word	0x20000020

080095fc <__swbuf_r>:
 80095fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095fe:	460e      	mov	r6, r1
 8009600:	4614      	mov	r4, r2
 8009602:	4605      	mov	r5, r0
 8009604:	b118      	cbz	r0, 800960e <__swbuf_r+0x12>
 8009606:	6983      	ldr	r3, [r0, #24]
 8009608:	b90b      	cbnz	r3, 800960e <__swbuf_r+0x12>
 800960a:	f000 f9a9 	bl	8009960 <__sinit>
 800960e:	4b21      	ldr	r3, [pc, #132]	; (8009694 <__swbuf_r+0x98>)
 8009610:	429c      	cmp	r4, r3
 8009612:	d12a      	bne.n	800966a <__swbuf_r+0x6e>
 8009614:	686c      	ldr	r4, [r5, #4]
 8009616:	69a3      	ldr	r3, [r4, #24]
 8009618:	60a3      	str	r3, [r4, #8]
 800961a:	89a3      	ldrh	r3, [r4, #12]
 800961c:	071a      	lsls	r2, r3, #28
 800961e:	d52e      	bpl.n	800967e <__swbuf_r+0x82>
 8009620:	6923      	ldr	r3, [r4, #16]
 8009622:	b363      	cbz	r3, 800967e <__swbuf_r+0x82>
 8009624:	6923      	ldr	r3, [r4, #16]
 8009626:	6820      	ldr	r0, [r4, #0]
 8009628:	1ac0      	subs	r0, r0, r3
 800962a:	6963      	ldr	r3, [r4, #20]
 800962c:	b2f6      	uxtb	r6, r6
 800962e:	4298      	cmp	r0, r3
 8009630:	4637      	mov	r7, r6
 8009632:	db04      	blt.n	800963e <__swbuf_r+0x42>
 8009634:	4621      	mov	r1, r4
 8009636:	4628      	mov	r0, r5
 8009638:	f000 f928 	bl	800988c <_fflush_r>
 800963c:	bb28      	cbnz	r0, 800968a <__swbuf_r+0x8e>
 800963e:	68a3      	ldr	r3, [r4, #8]
 8009640:	3b01      	subs	r3, #1
 8009642:	60a3      	str	r3, [r4, #8]
 8009644:	6823      	ldr	r3, [r4, #0]
 8009646:	1c5a      	adds	r2, r3, #1
 8009648:	6022      	str	r2, [r4, #0]
 800964a:	701e      	strb	r6, [r3, #0]
 800964c:	6963      	ldr	r3, [r4, #20]
 800964e:	3001      	adds	r0, #1
 8009650:	4298      	cmp	r0, r3
 8009652:	d004      	beq.n	800965e <__swbuf_r+0x62>
 8009654:	89a3      	ldrh	r3, [r4, #12]
 8009656:	07db      	lsls	r3, r3, #31
 8009658:	d519      	bpl.n	800968e <__swbuf_r+0x92>
 800965a:	2e0a      	cmp	r6, #10
 800965c:	d117      	bne.n	800968e <__swbuf_r+0x92>
 800965e:	4621      	mov	r1, r4
 8009660:	4628      	mov	r0, r5
 8009662:	f000 f913 	bl	800988c <_fflush_r>
 8009666:	b190      	cbz	r0, 800968e <__swbuf_r+0x92>
 8009668:	e00f      	b.n	800968a <__swbuf_r+0x8e>
 800966a:	4b0b      	ldr	r3, [pc, #44]	; (8009698 <__swbuf_r+0x9c>)
 800966c:	429c      	cmp	r4, r3
 800966e:	d101      	bne.n	8009674 <__swbuf_r+0x78>
 8009670:	68ac      	ldr	r4, [r5, #8]
 8009672:	e7d0      	b.n	8009616 <__swbuf_r+0x1a>
 8009674:	4b09      	ldr	r3, [pc, #36]	; (800969c <__swbuf_r+0xa0>)
 8009676:	429c      	cmp	r4, r3
 8009678:	bf08      	it	eq
 800967a:	68ec      	ldreq	r4, [r5, #12]
 800967c:	e7cb      	b.n	8009616 <__swbuf_r+0x1a>
 800967e:	4621      	mov	r1, r4
 8009680:	4628      	mov	r0, r5
 8009682:	f000 f80d 	bl	80096a0 <__swsetup_r>
 8009686:	2800      	cmp	r0, #0
 8009688:	d0cc      	beq.n	8009624 <__swbuf_r+0x28>
 800968a:	f04f 37ff 	mov.w	r7, #4294967295
 800968e:	4638      	mov	r0, r7
 8009690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009692:	bf00      	nop
 8009694:	0800d47c 	.word	0x0800d47c
 8009698:	0800d49c 	.word	0x0800d49c
 800969c:	0800d45c 	.word	0x0800d45c

080096a0 <__swsetup_r>:
 80096a0:	4b32      	ldr	r3, [pc, #200]	; (800976c <__swsetup_r+0xcc>)
 80096a2:	b570      	push	{r4, r5, r6, lr}
 80096a4:	681d      	ldr	r5, [r3, #0]
 80096a6:	4606      	mov	r6, r0
 80096a8:	460c      	mov	r4, r1
 80096aa:	b125      	cbz	r5, 80096b6 <__swsetup_r+0x16>
 80096ac:	69ab      	ldr	r3, [r5, #24]
 80096ae:	b913      	cbnz	r3, 80096b6 <__swsetup_r+0x16>
 80096b0:	4628      	mov	r0, r5
 80096b2:	f000 f955 	bl	8009960 <__sinit>
 80096b6:	4b2e      	ldr	r3, [pc, #184]	; (8009770 <__swsetup_r+0xd0>)
 80096b8:	429c      	cmp	r4, r3
 80096ba:	d10f      	bne.n	80096dc <__swsetup_r+0x3c>
 80096bc:	686c      	ldr	r4, [r5, #4]
 80096be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096c2:	b29a      	uxth	r2, r3
 80096c4:	0715      	lsls	r5, r2, #28
 80096c6:	d42c      	bmi.n	8009722 <__swsetup_r+0x82>
 80096c8:	06d0      	lsls	r0, r2, #27
 80096ca:	d411      	bmi.n	80096f0 <__swsetup_r+0x50>
 80096cc:	2209      	movs	r2, #9
 80096ce:	6032      	str	r2, [r6, #0]
 80096d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80096d4:	81a3      	strh	r3, [r4, #12]
 80096d6:	f04f 30ff 	mov.w	r0, #4294967295
 80096da:	bd70      	pop	{r4, r5, r6, pc}
 80096dc:	4b25      	ldr	r3, [pc, #148]	; (8009774 <__swsetup_r+0xd4>)
 80096de:	429c      	cmp	r4, r3
 80096e0:	d101      	bne.n	80096e6 <__swsetup_r+0x46>
 80096e2:	68ac      	ldr	r4, [r5, #8]
 80096e4:	e7eb      	b.n	80096be <__swsetup_r+0x1e>
 80096e6:	4b24      	ldr	r3, [pc, #144]	; (8009778 <__swsetup_r+0xd8>)
 80096e8:	429c      	cmp	r4, r3
 80096ea:	bf08      	it	eq
 80096ec:	68ec      	ldreq	r4, [r5, #12]
 80096ee:	e7e6      	b.n	80096be <__swsetup_r+0x1e>
 80096f0:	0751      	lsls	r1, r2, #29
 80096f2:	d512      	bpl.n	800971a <__swsetup_r+0x7a>
 80096f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80096f6:	b141      	cbz	r1, 800970a <__swsetup_r+0x6a>
 80096f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80096fc:	4299      	cmp	r1, r3
 80096fe:	d002      	beq.n	8009706 <__swsetup_r+0x66>
 8009700:	4630      	mov	r0, r6
 8009702:	f7ff fe0b 	bl	800931c <_free_r>
 8009706:	2300      	movs	r3, #0
 8009708:	6363      	str	r3, [r4, #52]	; 0x34
 800970a:	89a3      	ldrh	r3, [r4, #12]
 800970c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009710:	81a3      	strh	r3, [r4, #12]
 8009712:	2300      	movs	r3, #0
 8009714:	6063      	str	r3, [r4, #4]
 8009716:	6923      	ldr	r3, [r4, #16]
 8009718:	6023      	str	r3, [r4, #0]
 800971a:	89a3      	ldrh	r3, [r4, #12]
 800971c:	f043 0308 	orr.w	r3, r3, #8
 8009720:	81a3      	strh	r3, [r4, #12]
 8009722:	6923      	ldr	r3, [r4, #16]
 8009724:	b94b      	cbnz	r3, 800973a <__swsetup_r+0x9a>
 8009726:	89a3      	ldrh	r3, [r4, #12]
 8009728:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800972c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009730:	d003      	beq.n	800973a <__swsetup_r+0x9a>
 8009732:	4621      	mov	r1, r4
 8009734:	4630      	mov	r0, r6
 8009736:	f000 f9c1 	bl	8009abc <__smakebuf_r>
 800973a:	89a2      	ldrh	r2, [r4, #12]
 800973c:	f012 0301 	ands.w	r3, r2, #1
 8009740:	d00c      	beq.n	800975c <__swsetup_r+0xbc>
 8009742:	2300      	movs	r3, #0
 8009744:	60a3      	str	r3, [r4, #8]
 8009746:	6963      	ldr	r3, [r4, #20]
 8009748:	425b      	negs	r3, r3
 800974a:	61a3      	str	r3, [r4, #24]
 800974c:	6923      	ldr	r3, [r4, #16]
 800974e:	b953      	cbnz	r3, 8009766 <__swsetup_r+0xc6>
 8009750:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009754:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009758:	d1ba      	bne.n	80096d0 <__swsetup_r+0x30>
 800975a:	bd70      	pop	{r4, r5, r6, pc}
 800975c:	0792      	lsls	r2, r2, #30
 800975e:	bf58      	it	pl
 8009760:	6963      	ldrpl	r3, [r4, #20]
 8009762:	60a3      	str	r3, [r4, #8]
 8009764:	e7f2      	b.n	800974c <__swsetup_r+0xac>
 8009766:	2000      	movs	r0, #0
 8009768:	e7f7      	b.n	800975a <__swsetup_r+0xba>
 800976a:	bf00      	nop
 800976c:	20000020 	.word	0x20000020
 8009770:	0800d47c 	.word	0x0800d47c
 8009774:	0800d49c 	.word	0x0800d49c
 8009778:	0800d45c 	.word	0x0800d45c

0800977c <__sflush_r>:
 800977c:	898a      	ldrh	r2, [r1, #12]
 800977e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009782:	4605      	mov	r5, r0
 8009784:	0710      	lsls	r0, r2, #28
 8009786:	460c      	mov	r4, r1
 8009788:	d45a      	bmi.n	8009840 <__sflush_r+0xc4>
 800978a:	684b      	ldr	r3, [r1, #4]
 800978c:	2b00      	cmp	r3, #0
 800978e:	dc05      	bgt.n	800979c <__sflush_r+0x20>
 8009790:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009792:	2b00      	cmp	r3, #0
 8009794:	dc02      	bgt.n	800979c <__sflush_r+0x20>
 8009796:	2000      	movs	r0, #0
 8009798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800979c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800979e:	2e00      	cmp	r6, #0
 80097a0:	d0f9      	beq.n	8009796 <__sflush_r+0x1a>
 80097a2:	2300      	movs	r3, #0
 80097a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80097a8:	682f      	ldr	r7, [r5, #0]
 80097aa:	602b      	str	r3, [r5, #0]
 80097ac:	d033      	beq.n	8009816 <__sflush_r+0x9a>
 80097ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80097b0:	89a3      	ldrh	r3, [r4, #12]
 80097b2:	075a      	lsls	r2, r3, #29
 80097b4:	d505      	bpl.n	80097c2 <__sflush_r+0x46>
 80097b6:	6863      	ldr	r3, [r4, #4]
 80097b8:	1ac0      	subs	r0, r0, r3
 80097ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80097bc:	b10b      	cbz	r3, 80097c2 <__sflush_r+0x46>
 80097be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80097c0:	1ac0      	subs	r0, r0, r3
 80097c2:	2300      	movs	r3, #0
 80097c4:	4602      	mov	r2, r0
 80097c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097c8:	6a21      	ldr	r1, [r4, #32]
 80097ca:	4628      	mov	r0, r5
 80097cc:	47b0      	blx	r6
 80097ce:	1c43      	adds	r3, r0, #1
 80097d0:	89a3      	ldrh	r3, [r4, #12]
 80097d2:	d106      	bne.n	80097e2 <__sflush_r+0x66>
 80097d4:	6829      	ldr	r1, [r5, #0]
 80097d6:	291d      	cmp	r1, #29
 80097d8:	d84b      	bhi.n	8009872 <__sflush_r+0xf6>
 80097da:	4a2b      	ldr	r2, [pc, #172]	; (8009888 <__sflush_r+0x10c>)
 80097dc:	40ca      	lsrs	r2, r1
 80097de:	07d6      	lsls	r6, r2, #31
 80097e0:	d547      	bpl.n	8009872 <__sflush_r+0xf6>
 80097e2:	2200      	movs	r2, #0
 80097e4:	6062      	str	r2, [r4, #4]
 80097e6:	04d9      	lsls	r1, r3, #19
 80097e8:	6922      	ldr	r2, [r4, #16]
 80097ea:	6022      	str	r2, [r4, #0]
 80097ec:	d504      	bpl.n	80097f8 <__sflush_r+0x7c>
 80097ee:	1c42      	adds	r2, r0, #1
 80097f0:	d101      	bne.n	80097f6 <__sflush_r+0x7a>
 80097f2:	682b      	ldr	r3, [r5, #0]
 80097f4:	b903      	cbnz	r3, 80097f8 <__sflush_r+0x7c>
 80097f6:	6560      	str	r0, [r4, #84]	; 0x54
 80097f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097fa:	602f      	str	r7, [r5, #0]
 80097fc:	2900      	cmp	r1, #0
 80097fe:	d0ca      	beq.n	8009796 <__sflush_r+0x1a>
 8009800:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009804:	4299      	cmp	r1, r3
 8009806:	d002      	beq.n	800980e <__sflush_r+0x92>
 8009808:	4628      	mov	r0, r5
 800980a:	f7ff fd87 	bl	800931c <_free_r>
 800980e:	2000      	movs	r0, #0
 8009810:	6360      	str	r0, [r4, #52]	; 0x34
 8009812:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009816:	6a21      	ldr	r1, [r4, #32]
 8009818:	2301      	movs	r3, #1
 800981a:	4628      	mov	r0, r5
 800981c:	47b0      	blx	r6
 800981e:	1c41      	adds	r1, r0, #1
 8009820:	d1c6      	bne.n	80097b0 <__sflush_r+0x34>
 8009822:	682b      	ldr	r3, [r5, #0]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d0c3      	beq.n	80097b0 <__sflush_r+0x34>
 8009828:	2b1d      	cmp	r3, #29
 800982a:	d001      	beq.n	8009830 <__sflush_r+0xb4>
 800982c:	2b16      	cmp	r3, #22
 800982e:	d101      	bne.n	8009834 <__sflush_r+0xb8>
 8009830:	602f      	str	r7, [r5, #0]
 8009832:	e7b0      	b.n	8009796 <__sflush_r+0x1a>
 8009834:	89a3      	ldrh	r3, [r4, #12]
 8009836:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800983a:	81a3      	strh	r3, [r4, #12]
 800983c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009840:	690f      	ldr	r7, [r1, #16]
 8009842:	2f00      	cmp	r7, #0
 8009844:	d0a7      	beq.n	8009796 <__sflush_r+0x1a>
 8009846:	0793      	lsls	r3, r2, #30
 8009848:	680e      	ldr	r6, [r1, #0]
 800984a:	bf08      	it	eq
 800984c:	694b      	ldreq	r3, [r1, #20]
 800984e:	600f      	str	r7, [r1, #0]
 8009850:	bf18      	it	ne
 8009852:	2300      	movne	r3, #0
 8009854:	eba6 0807 	sub.w	r8, r6, r7
 8009858:	608b      	str	r3, [r1, #8]
 800985a:	f1b8 0f00 	cmp.w	r8, #0
 800985e:	dd9a      	ble.n	8009796 <__sflush_r+0x1a>
 8009860:	4643      	mov	r3, r8
 8009862:	463a      	mov	r2, r7
 8009864:	6a21      	ldr	r1, [r4, #32]
 8009866:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009868:	4628      	mov	r0, r5
 800986a:	47b0      	blx	r6
 800986c:	2800      	cmp	r0, #0
 800986e:	dc07      	bgt.n	8009880 <__sflush_r+0x104>
 8009870:	89a3      	ldrh	r3, [r4, #12]
 8009872:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009876:	81a3      	strh	r3, [r4, #12]
 8009878:	f04f 30ff 	mov.w	r0, #4294967295
 800987c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009880:	4407      	add	r7, r0
 8009882:	eba8 0800 	sub.w	r8, r8, r0
 8009886:	e7e8      	b.n	800985a <__sflush_r+0xde>
 8009888:	20400001 	.word	0x20400001

0800988c <_fflush_r>:
 800988c:	b538      	push	{r3, r4, r5, lr}
 800988e:	690b      	ldr	r3, [r1, #16]
 8009890:	4605      	mov	r5, r0
 8009892:	460c      	mov	r4, r1
 8009894:	b1db      	cbz	r3, 80098ce <_fflush_r+0x42>
 8009896:	b118      	cbz	r0, 80098a0 <_fflush_r+0x14>
 8009898:	6983      	ldr	r3, [r0, #24]
 800989a:	b90b      	cbnz	r3, 80098a0 <_fflush_r+0x14>
 800989c:	f000 f860 	bl	8009960 <__sinit>
 80098a0:	4b0c      	ldr	r3, [pc, #48]	; (80098d4 <_fflush_r+0x48>)
 80098a2:	429c      	cmp	r4, r3
 80098a4:	d109      	bne.n	80098ba <_fflush_r+0x2e>
 80098a6:	686c      	ldr	r4, [r5, #4]
 80098a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098ac:	b17b      	cbz	r3, 80098ce <_fflush_r+0x42>
 80098ae:	4621      	mov	r1, r4
 80098b0:	4628      	mov	r0, r5
 80098b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098b6:	f7ff bf61 	b.w	800977c <__sflush_r>
 80098ba:	4b07      	ldr	r3, [pc, #28]	; (80098d8 <_fflush_r+0x4c>)
 80098bc:	429c      	cmp	r4, r3
 80098be:	d101      	bne.n	80098c4 <_fflush_r+0x38>
 80098c0:	68ac      	ldr	r4, [r5, #8]
 80098c2:	e7f1      	b.n	80098a8 <_fflush_r+0x1c>
 80098c4:	4b05      	ldr	r3, [pc, #20]	; (80098dc <_fflush_r+0x50>)
 80098c6:	429c      	cmp	r4, r3
 80098c8:	bf08      	it	eq
 80098ca:	68ec      	ldreq	r4, [r5, #12]
 80098cc:	e7ec      	b.n	80098a8 <_fflush_r+0x1c>
 80098ce:	2000      	movs	r0, #0
 80098d0:	bd38      	pop	{r3, r4, r5, pc}
 80098d2:	bf00      	nop
 80098d4:	0800d47c 	.word	0x0800d47c
 80098d8:	0800d49c 	.word	0x0800d49c
 80098dc:	0800d45c 	.word	0x0800d45c

080098e0 <_cleanup_r>:
 80098e0:	4901      	ldr	r1, [pc, #4]	; (80098e8 <_cleanup_r+0x8>)
 80098e2:	f000 b8a9 	b.w	8009a38 <_fwalk_reent>
 80098e6:	bf00      	nop
 80098e8:	0800988d 	.word	0x0800988d

080098ec <std.isra.0>:
 80098ec:	2300      	movs	r3, #0
 80098ee:	b510      	push	{r4, lr}
 80098f0:	4604      	mov	r4, r0
 80098f2:	6003      	str	r3, [r0, #0]
 80098f4:	6043      	str	r3, [r0, #4]
 80098f6:	6083      	str	r3, [r0, #8]
 80098f8:	8181      	strh	r1, [r0, #12]
 80098fa:	6643      	str	r3, [r0, #100]	; 0x64
 80098fc:	81c2      	strh	r2, [r0, #14]
 80098fe:	6103      	str	r3, [r0, #16]
 8009900:	6143      	str	r3, [r0, #20]
 8009902:	6183      	str	r3, [r0, #24]
 8009904:	4619      	mov	r1, r3
 8009906:	2208      	movs	r2, #8
 8009908:	305c      	adds	r0, #92	; 0x5c
 800990a:	f7ff fcfe 	bl	800930a <memset>
 800990e:	4b05      	ldr	r3, [pc, #20]	; (8009924 <std.isra.0+0x38>)
 8009910:	6263      	str	r3, [r4, #36]	; 0x24
 8009912:	4b05      	ldr	r3, [pc, #20]	; (8009928 <std.isra.0+0x3c>)
 8009914:	62a3      	str	r3, [r4, #40]	; 0x28
 8009916:	4b05      	ldr	r3, [pc, #20]	; (800992c <std.isra.0+0x40>)
 8009918:	62e3      	str	r3, [r4, #44]	; 0x2c
 800991a:	4b05      	ldr	r3, [pc, #20]	; (8009930 <std.isra.0+0x44>)
 800991c:	6224      	str	r4, [r4, #32]
 800991e:	6323      	str	r3, [r4, #48]	; 0x30
 8009920:	bd10      	pop	{r4, pc}
 8009922:	bf00      	nop
 8009924:	0800a3f9 	.word	0x0800a3f9
 8009928:	0800a41b 	.word	0x0800a41b
 800992c:	0800a453 	.word	0x0800a453
 8009930:	0800a477 	.word	0x0800a477

08009934 <__sfmoreglue>:
 8009934:	b570      	push	{r4, r5, r6, lr}
 8009936:	1e4a      	subs	r2, r1, #1
 8009938:	2568      	movs	r5, #104	; 0x68
 800993a:	4355      	muls	r5, r2
 800993c:	460e      	mov	r6, r1
 800993e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009942:	f7ff fd39 	bl	80093b8 <_malloc_r>
 8009946:	4604      	mov	r4, r0
 8009948:	b140      	cbz	r0, 800995c <__sfmoreglue+0x28>
 800994a:	2100      	movs	r1, #0
 800994c:	e880 0042 	stmia.w	r0, {r1, r6}
 8009950:	300c      	adds	r0, #12
 8009952:	60a0      	str	r0, [r4, #8]
 8009954:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009958:	f7ff fcd7 	bl	800930a <memset>
 800995c:	4620      	mov	r0, r4
 800995e:	bd70      	pop	{r4, r5, r6, pc}

08009960 <__sinit>:
 8009960:	6983      	ldr	r3, [r0, #24]
 8009962:	b510      	push	{r4, lr}
 8009964:	4604      	mov	r4, r0
 8009966:	bb33      	cbnz	r3, 80099b6 <__sinit+0x56>
 8009968:	6483      	str	r3, [r0, #72]	; 0x48
 800996a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800996c:	6503      	str	r3, [r0, #80]	; 0x50
 800996e:	4b12      	ldr	r3, [pc, #72]	; (80099b8 <__sinit+0x58>)
 8009970:	4a12      	ldr	r2, [pc, #72]	; (80099bc <__sinit+0x5c>)
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	6282      	str	r2, [r0, #40]	; 0x28
 8009976:	4298      	cmp	r0, r3
 8009978:	bf04      	itt	eq
 800997a:	2301      	moveq	r3, #1
 800997c:	6183      	streq	r3, [r0, #24]
 800997e:	f000 f81f 	bl	80099c0 <__sfp>
 8009982:	6060      	str	r0, [r4, #4]
 8009984:	4620      	mov	r0, r4
 8009986:	f000 f81b 	bl	80099c0 <__sfp>
 800998a:	60a0      	str	r0, [r4, #8]
 800998c:	4620      	mov	r0, r4
 800998e:	f000 f817 	bl	80099c0 <__sfp>
 8009992:	2200      	movs	r2, #0
 8009994:	60e0      	str	r0, [r4, #12]
 8009996:	2104      	movs	r1, #4
 8009998:	6860      	ldr	r0, [r4, #4]
 800999a:	f7ff ffa7 	bl	80098ec <std.isra.0>
 800999e:	2201      	movs	r2, #1
 80099a0:	2109      	movs	r1, #9
 80099a2:	68a0      	ldr	r0, [r4, #8]
 80099a4:	f7ff ffa2 	bl	80098ec <std.isra.0>
 80099a8:	2202      	movs	r2, #2
 80099aa:	2112      	movs	r1, #18
 80099ac:	68e0      	ldr	r0, [r4, #12]
 80099ae:	f7ff ff9d 	bl	80098ec <std.isra.0>
 80099b2:	2301      	movs	r3, #1
 80099b4:	61a3      	str	r3, [r4, #24]
 80099b6:	bd10      	pop	{r4, pc}
 80099b8:	0800d458 	.word	0x0800d458
 80099bc:	080098e1 	.word	0x080098e1

080099c0 <__sfp>:
 80099c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099c2:	4b1c      	ldr	r3, [pc, #112]	; (8009a34 <__sfp+0x74>)
 80099c4:	681e      	ldr	r6, [r3, #0]
 80099c6:	69b3      	ldr	r3, [r6, #24]
 80099c8:	4607      	mov	r7, r0
 80099ca:	b913      	cbnz	r3, 80099d2 <__sfp+0x12>
 80099cc:	4630      	mov	r0, r6
 80099ce:	f7ff ffc7 	bl	8009960 <__sinit>
 80099d2:	3648      	adds	r6, #72	; 0x48
 80099d4:	68b4      	ldr	r4, [r6, #8]
 80099d6:	6873      	ldr	r3, [r6, #4]
 80099d8:	3b01      	subs	r3, #1
 80099da:	d503      	bpl.n	80099e4 <__sfp+0x24>
 80099dc:	6833      	ldr	r3, [r6, #0]
 80099de:	b133      	cbz	r3, 80099ee <__sfp+0x2e>
 80099e0:	6836      	ldr	r6, [r6, #0]
 80099e2:	e7f7      	b.n	80099d4 <__sfp+0x14>
 80099e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80099e8:	b16d      	cbz	r5, 8009a06 <__sfp+0x46>
 80099ea:	3468      	adds	r4, #104	; 0x68
 80099ec:	e7f4      	b.n	80099d8 <__sfp+0x18>
 80099ee:	2104      	movs	r1, #4
 80099f0:	4638      	mov	r0, r7
 80099f2:	f7ff ff9f 	bl	8009934 <__sfmoreglue>
 80099f6:	6030      	str	r0, [r6, #0]
 80099f8:	2800      	cmp	r0, #0
 80099fa:	d1f1      	bne.n	80099e0 <__sfp+0x20>
 80099fc:	230c      	movs	r3, #12
 80099fe:	603b      	str	r3, [r7, #0]
 8009a00:	4604      	mov	r4, r0
 8009a02:	4620      	mov	r0, r4
 8009a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009a0a:	81e3      	strh	r3, [r4, #14]
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	81a3      	strh	r3, [r4, #12]
 8009a10:	6665      	str	r5, [r4, #100]	; 0x64
 8009a12:	6025      	str	r5, [r4, #0]
 8009a14:	60a5      	str	r5, [r4, #8]
 8009a16:	6065      	str	r5, [r4, #4]
 8009a18:	6125      	str	r5, [r4, #16]
 8009a1a:	6165      	str	r5, [r4, #20]
 8009a1c:	61a5      	str	r5, [r4, #24]
 8009a1e:	2208      	movs	r2, #8
 8009a20:	4629      	mov	r1, r5
 8009a22:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009a26:	f7ff fc70 	bl	800930a <memset>
 8009a2a:	6365      	str	r5, [r4, #52]	; 0x34
 8009a2c:	63a5      	str	r5, [r4, #56]	; 0x38
 8009a2e:	64a5      	str	r5, [r4, #72]	; 0x48
 8009a30:	64e5      	str	r5, [r4, #76]	; 0x4c
 8009a32:	e7e6      	b.n	8009a02 <__sfp+0x42>
 8009a34:	0800d458 	.word	0x0800d458

08009a38 <_fwalk_reent>:
 8009a38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a3c:	4680      	mov	r8, r0
 8009a3e:	4689      	mov	r9, r1
 8009a40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009a44:	2600      	movs	r6, #0
 8009a46:	b914      	cbnz	r4, 8009a4e <_fwalk_reent+0x16>
 8009a48:	4630      	mov	r0, r6
 8009a4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a4e:	68a5      	ldr	r5, [r4, #8]
 8009a50:	6867      	ldr	r7, [r4, #4]
 8009a52:	3f01      	subs	r7, #1
 8009a54:	d501      	bpl.n	8009a5a <_fwalk_reent+0x22>
 8009a56:	6824      	ldr	r4, [r4, #0]
 8009a58:	e7f5      	b.n	8009a46 <_fwalk_reent+0xe>
 8009a5a:	89ab      	ldrh	r3, [r5, #12]
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d907      	bls.n	8009a70 <_fwalk_reent+0x38>
 8009a60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009a64:	3301      	adds	r3, #1
 8009a66:	d003      	beq.n	8009a70 <_fwalk_reent+0x38>
 8009a68:	4629      	mov	r1, r5
 8009a6a:	4640      	mov	r0, r8
 8009a6c:	47c8      	blx	r9
 8009a6e:	4306      	orrs	r6, r0
 8009a70:	3568      	adds	r5, #104	; 0x68
 8009a72:	e7ee      	b.n	8009a52 <_fwalk_reent+0x1a>

08009a74 <__swhatbuf_r>:
 8009a74:	b570      	push	{r4, r5, r6, lr}
 8009a76:	460e      	mov	r6, r1
 8009a78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a7c:	2900      	cmp	r1, #0
 8009a7e:	b090      	sub	sp, #64	; 0x40
 8009a80:	4614      	mov	r4, r2
 8009a82:	461d      	mov	r5, r3
 8009a84:	da07      	bge.n	8009a96 <__swhatbuf_r+0x22>
 8009a86:	2300      	movs	r3, #0
 8009a88:	602b      	str	r3, [r5, #0]
 8009a8a:	89b3      	ldrh	r3, [r6, #12]
 8009a8c:	061a      	lsls	r2, r3, #24
 8009a8e:	d410      	bmi.n	8009ab2 <__swhatbuf_r+0x3e>
 8009a90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a94:	e00e      	b.n	8009ab4 <__swhatbuf_r+0x40>
 8009a96:	aa01      	add	r2, sp, #4
 8009a98:	f000 fd14 	bl	800a4c4 <_fstat_r>
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	dbf2      	blt.n	8009a86 <__swhatbuf_r+0x12>
 8009aa0:	9a02      	ldr	r2, [sp, #8]
 8009aa2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009aa6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009aaa:	425a      	negs	r2, r3
 8009aac:	415a      	adcs	r2, r3
 8009aae:	602a      	str	r2, [r5, #0]
 8009ab0:	e7ee      	b.n	8009a90 <__swhatbuf_r+0x1c>
 8009ab2:	2340      	movs	r3, #64	; 0x40
 8009ab4:	2000      	movs	r0, #0
 8009ab6:	6023      	str	r3, [r4, #0]
 8009ab8:	b010      	add	sp, #64	; 0x40
 8009aba:	bd70      	pop	{r4, r5, r6, pc}

08009abc <__smakebuf_r>:
 8009abc:	898b      	ldrh	r3, [r1, #12]
 8009abe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009ac0:	079d      	lsls	r5, r3, #30
 8009ac2:	4606      	mov	r6, r0
 8009ac4:	460c      	mov	r4, r1
 8009ac6:	d507      	bpl.n	8009ad8 <__smakebuf_r+0x1c>
 8009ac8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009acc:	6023      	str	r3, [r4, #0]
 8009ace:	6123      	str	r3, [r4, #16]
 8009ad0:	2301      	movs	r3, #1
 8009ad2:	6163      	str	r3, [r4, #20]
 8009ad4:	b002      	add	sp, #8
 8009ad6:	bd70      	pop	{r4, r5, r6, pc}
 8009ad8:	ab01      	add	r3, sp, #4
 8009ada:	466a      	mov	r2, sp
 8009adc:	f7ff ffca 	bl	8009a74 <__swhatbuf_r>
 8009ae0:	9900      	ldr	r1, [sp, #0]
 8009ae2:	4605      	mov	r5, r0
 8009ae4:	4630      	mov	r0, r6
 8009ae6:	f7ff fc67 	bl	80093b8 <_malloc_r>
 8009aea:	b948      	cbnz	r0, 8009b00 <__smakebuf_r+0x44>
 8009aec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009af0:	059a      	lsls	r2, r3, #22
 8009af2:	d4ef      	bmi.n	8009ad4 <__smakebuf_r+0x18>
 8009af4:	f023 0303 	bic.w	r3, r3, #3
 8009af8:	f043 0302 	orr.w	r3, r3, #2
 8009afc:	81a3      	strh	r3, [r4, #12]
 8009afe:	e7e3      	b.n	8009ac8 <__smakebuf_r+0xc>
 8009b00:	4b0d      	ldr	r3, [pc, #52]	; (8009b38 <__smakebuf_r+0x7c>)
 8009b02:	62b3      	str	r3, [r6, #40]	; 0x28
 8009b04:	89a3      	ldrh	r3, [r4, #12]
 8009b06:	6020      	str	r0, [r4, #0]
 8009b08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b0c:	81a3      	strh	r3, [r4, #12]
 8009b0e:	9b00      	ldr	r3, [sp, #0]
 8009b10:	6163      	str	r3, [r4, #20]
 8009b12:	9b01      	ldr	r3, [sp, #4]
 8009b14:	6120      	str	r0, [r4, #16]
 8009b16:	b15b      	cbz	r3, 8009b30 <__smakebuf_r+0x74>
 8009b18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b1c:	4630      	mov	r0, r6
 8009b1e:	f000 fce3 	bl	800a4e8 <_isatty_r>
 8009b22:	b128      	cbz	r0, 8009b30 <__smakebuf_r+0x74>
 8009b24:	89a3      	ldrh	r3, [r4, #12]
 8009b26:	f023 0303 	bic.w	r3, r3, #3
 8009b2a:	f043 0301 	orr.w	r3, r3, #1
 8009b2e:	81a3      	strh	r3, [r4, #12]
 8009b30:	89a3      	ldrh	r3, [r4, #12]
 8009b32:	431d      	orrs	r5, r3
 8009b34:	81a5      	strh	r5, [r4, #12]
 8009b36:	e7cd      	b.n	8009ad4 <__smakebuf_r+0x18>
 8009b38:	080098e1 	.word	0x080098e1

08009b3c <__malloc_lock>:
 8009b3c:	4770      	bx	lr

08009b3e <__malloc_unlock>:
 8009b3e:	4770      	bx	lr

08009b40 <__ssputs_r>:
 8009b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b44:	688e      	ldr	r6, [r1, #8]
 8009b46:	429e      	cmp	r6, r3
 8009b48:	4682      	mov	sl, r0
 8009b4a:	460c      	mov	r4, r1
 8009b4c:	4691      	mov	r9, r2
 8009b4e:	4698      	mov	r8, r3
 8009b50:	d835      	bhi.n	8009bbe <__ssputs_r+0x7e>
 8009b52:	898a      	ldrh	r2, [r1, #12]
 8009b54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009b58:	d031      	beq.n	8009bbe <__ssputs_r+0x7e>
 8009b5a:	6825      	ldr	r5, [r4, #0]
 8009b5c:	6909      	ldr	r1, [r1, #16]
 8009b5e:	1a6f      	subs	r7, r5, r1
 8009b60:	6965      	ldr	r5, [r4, #20]
 8009b62:	2302      	movs	r3, #2
 8009b64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b68:	fb95 f5f3 	sdiv	r5, r5, r3
 8009b6c:	f108 0301 	add.w	r3, r8, #1
 8009b70:	443b      	add	r3, r7
 8009b72:	429d      	cmp	r5, r3
 8009b74:	bf38      	it	cc
 8009b76:	461d      	movcc	r5, r3
 8009b78:	0553      	lsls	r3, r2, #21
 8009b7a:	d531      	bpl.n	8009be0 <__ssputs_r+0xa0>
 8009b7c:	4629      	mov	r1, r5
 8009b7e:	f7ff fc1b 	bl	80093b8 <_malloc_r>
 8009b82:	4606      	mov	r6, r0
 8009b84:	b950      	cbnz	r0, 8009b9c <__ssputs_r+0x5c>
 8009b86:	230c      	movs	r3, #12
 8009b88:	f8ca 3000 	str.w	r3, [sl]
 8009b8c:	89a3      	ldrh	r3, [r4, #12]
 8009b8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b92:	81a3      	strh	r3, [r4, #12]
 8009b94:	f04f 30ff 	mov.w	r0, #4294967295
 8009b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b9c:	463a      	mov	r2, r7
 8009b9e:	6921      	ldr	r1, [r4, #16]
 8009ba0:	f7ff fba8 	bl	80092f4 <memcpy>
 8009ba4:	89a3      	ldrh	r3, [r4, #12]
 8009ba6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009baa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bae:	81a3      	strh	r3, [r4, #12]
 8009bb0:	6126      	str	r6, [r4, #16]
 8009bb2:	6165      	str	r5, [r4, #20]
 8009bb4:	443e      	add	r6, r7
 8009bb6:	1bed      	subs	r5, r5, r7
 8009bb8:	6026      	str	r6, [r4, #0]
 8009bba:	60a5      	str	r5, [r4, #8]
 8009bbc:	4646      	mov	r6, r8
 8009bbe:	4546      	cmp	r6, r8
 8009bc0:	bf28      	it	cs
 8009bc2:	4646      	movcs	r6, r8
 8009bc4:	4632      	mov	r2, r6
 8009bc6:	4649      	mov	r1, r9
 8009bc8:	6820      	ldr	r0, [r4, #0]
 8009bca:	f000 fcaf 	bl	800a52c <memmove>
 8009bce:	68a3      	ldr	r3, [r4, #8]
 8009bd0:	1b9b      	subs	r3, r3, r6
 8009bd2:	60a3      	str	r3, [r4, #8]
 8009bd4:	6823      	ldr	r3, [r4, #0]
 8009bd6:	441e      	add	r6, r3
 8009bd8:	6026      	str	r6, [r4, #0]
 8009bda:	2000      	movs	r0, #0
 8009bdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009be0:	462a      	mov	r2, r5
 8009be2:	f000 fcbd 	bl	800a560 <_realloc_r>
 8009be6:	4606      	mov	r6, r0
 8009be8:	2800      	cmp	r0, #0
 8009bea:	d1e1      	bne.n	8009bb0 <__ssputs_r+0x70>
 8009bec:	6921      	ldr	r1, [r4, #16]
 8009bee:	4650      	mov	r0, sl
 8009bf0:	f7ff fb94 	bl	800931c <_free_r>
 8009bf4:	e7c7      	b.n	8009b86 <__ssputs_r+0x46>
	...

08009bf8 <_svfiprintf_r>:
 8009bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bfc:	b09d      	sub	sp, #116	; 0x74
 8009bfe:	4680      	mov	r8, r0
 8009c00:	9303      	str	r3, [sp, #12]
 8009c02:	898b      	ldrh	r3, [r1, #12]
 8009c04:	061c      	lsls	r4, r3, #24
 8009c06:	460d      	mov	r5, r1
 8009c08:	4616      	mov	r6, r2
 8009c0a:	d50f      	bpl.n	8009c2c <_svfiprintf_r+0x34>
 8009c0c:	690b      	ldr	r3, [r1, #16]
 8009c0e:	b96b      	cbnz	r3, 8009c2c <_svfiprintf_r+0x34>
 8009c10:	2140      	movs	r1, #64	; 0x40
 8009c12:	f7ff fbd1 	bl	80093b8 <_malloc_r>
 8009c16:	6028      	str	r0, [r5, #0]
 8009c18:	6128      	str	r0, [r5, #16]
 8009c1a:	b928      	cbnz	r0, 8009c28 <_svfiprintf_r+0x30>
 8009c1c:	230c      	movs	r3, #12
 8009c1e:	f8c8 3000 	str.w	r3, [r8]
 8009c22:	f04f 30ff 	mov.w	r0, #4294967295
 8009c26:	e0c5      	b.n	8009db4 <_svfiprintf_r+0x1bc>
 8009c28:	2340      	movs	r3, #64	; 0x40
 8009c2a:	616b      	str	r3, [r5, #20]
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	9309      	str	r3, [sp, #36]	; 0x24
 8009c30:	2320      	movs	r3, #32
 8009c32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c36:	2330      	movs	r3, #48	; 0x30
 8009c38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009c3c:	f04f 0b01 	mov.w	fp, #1
 8009c40:	4637      	mov	r7, r6
 8009c42:	463c      	mov	r4, r7
 8009c44:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d13c      	bne.n	8009cc6 <_svfiprintf_r+0xce>
 8009c4c:	ebb7 0a06 	subs.w	sl, r7, r6
 8009c50:	d00b      	beq.n	8009c6a <_svfiprintf_r+0x72>
 8009c52:	4653      	mov	r3, sl
 8009c54:	4632      	mov	r2, r6
 8009c56:	4629      	mov	r1, r5
 8009c58:	4640      	mov	r0, r8
 8009c5a:	f7ff ff71 	bl	8009b40 <__ssputs_r>
 8009c5e:	3001      	adds	r0, #1
 8009c60:	f000 80a3 	beq.w	8009daa <_svfiprintf_r+0x1b2>
 8009c64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c66:	4453      	add	r3, sl
 8009c68:	9309      	str	r3, [sp, #36]	; 0x24
 8009c6a:	783b      	ldrb	r3, [r7, #0]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	f000 809c 	beq.w	8009daa <_svfiprintf_r+0x1b2>
 8009c72:	2300      	movs	r3, #0
 8009c74:	f04f 32ff 	mov.w	r2, #4294967295
 8009c78:	9304      	str	r3, [sp, #16]
 8009c7a:	9307      	str	r3, [sp, #28]
 8009c7c:	9205      	str	r2, [sp, #20]
 8009c7e:	9306      	str	r3, [sp, #24]
 8009c80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c84:	931a      	str	r3, [sp, #104]	; 0x68
 8009c86:	2205      	movs	r2, #5
 8009c88:	7821      	ldrb	r1, [r4, #0]
 8009c8a:	4850      	ldr	r0, [pc, #320]	; (8009dcc <_svfiprintf_r+0x1d4>)
 8009c8c:	f7f6 fab0 	bl	80001f0 <memchr>
 8009c90:	1c67      	adds	r7, r4, #1
 8009c92:	9b04      	ldr	r3, [sp, #16]
 8009c94:	b9d8      	cbnz	r0, 8009cce <_svfiprintf_r+0xd6>
 8009c96:	06d9      	lsls	r1, r3, #27
 8009c98:	bf44      	itt	mi
 8009c9a:	2220      	movmi	r2, #32
 8009c9c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009ca0:	071a      	lsls	r2, r3, #28
 8009ca2:	bf44      	itt	mi
 8009ca4:	222b      	movmi	r2, #43	; 0x2b
 8009ca6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009caa:	7822      	ldrb	r2, [r4, #0]
 8009cac:	2a2a      	cmp	r2, #42	; 0x2a
 8009cae:	d016      	beq.n	8009cde <_svfiprintf_r+0xe6>
 8009cb0:	9a07      	ldr	r2, [sp, #28]
 8009cb2:	2100      	movs	r1, #0
 8009cb4:	200a      	movs	r0, #10
 8009cb6:	4627      	mov	r7, r4
 8009cb8:	3401      	adds	r4, #1
 8009cba:	783b      	ldrb	r3, [r7, #0]
 8009cbc:	3b30      	subs	r3, #48	; 0x30
 8009cbe:	2b09      	cmp	r3, #9
 8009cc0:	d951      	bls.n	8009d66 <_svfiprintf_r+0x16e>
 8009cc2:	b1c9      	cbz	r1, 8009cf8 <_svfiprintf_r+0x100>
 8009cc4:	e011      	b.n	8009cea <_svfiprintf_r+0xf2>
 8009cc6:	2b25      	cmp	r3, #37	; 0x25
 8009cc8:	d0c0      	beq.n	8009c4c <_svfiprintf_r+0x54>
 8009cca:	4627      	mov	r7, r4
 8009ccc:	e7b9      	b.n	8009c42 <_svfiprintf_r+0x4a>
 8009cce:	4a3f      	ldr	r2, [pc, #252]	; (8009dcc <_svfiprintf_r+0x1d4>)
 8009cd0:	1a80      	subs	r0, r0, r2
 8009cd2:	fa0b f000 	lsl.w	r0, fp, r0
 8009cd6:	4318      	orrs	r0, r3
 8009cd8:	9004      	str	r0, [sp, #16]
 8009cda:	463c      	mov	r4, r7
 8009cdc:	e7d3      	b.n	8009c86 <_svfiprintf_r+0x8e>
 8009cde:	9a03      	ldr	r2, [sp, #12]
 8009ce0:	1d11      	adds	r1, r2, #4
 8009ce2:	6812      	ldr	r2, [r2, #0]
 8009ce4:	9103      	str	r1, [sp, #12]
 8009ce6:	2a00      	cmp	r2, #0
 8009ce8:	db01      	blt.n	8009cee <_svfiprintf_r+0xf6>
 8009cea:	9207      	str	r2, [sp, #28]
 8009cec:	e004      	b.n	8009cf8 <_svfiprintf_r+0x100>
 8009cee:	4252      	negs	r2, r2
 8009cf0:	f043 0302 	orr.w	r3, r3, #2
 8009cf4:	9207      	str	r2, [sp, #28]
 8009cf6:	9304      	str	r3, [sp, #16]
 8009cf8:	783b      	ldrb	r3, [r7, #0]
 8009cfa:	2b2e      	cmp	r3, #46	; 0x2e
 8009cfc:	d10e      	bne.n	8009d1c <_svfiprintf_r+0x124>
 8009cfe:	787b      	ldrb	r3, [r7, #1]
 8009d00:	2b2a      	cmp	r3, #42	; 0x2a
 8009d02:	f107 0101 	add.w	r1, r7, #1
 8009d06:	d132      	bne.n	8009d6e <_svfiprintf_r+0x176>
 8009d08:	9b03      	ldr	r3, [sp, #12]
 8009d0a:	1d1a      	adds	r2, r3, #4
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	9203      	str	r2, [sp, #12]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	bfb8      	it	lt
 8009d14:	f04f 33ff 	movlt.w	r3, #4294967295
 8009d18:	3702      	adds	r7, #2
 8009d1a:	9305      	str	r3, [sp, #20]
 8009d1c:	4c2c      	ldr	r4, [pc, #176]	; (8009dd0 <_svfiprintf_r+0x1d8>)
 8009d1e:	7839      	ldrb	r1, [r7, #0]
 8009d20:	2203      	movs	r2, #3
 8009d22:	4620      	mov	r0, r4
 8009d24:	f7f6 fa64 	bl	80001f0 <memchr>
 8009d28:	b138      	cbz	r0, 8009d3a <_svfiprintf_r+0x142>
 8009d2a:	2340      	movs	r3, #64	; 0x40
 8009d2c:	1b00      	subs	r0, r0, r4
 8009d2e:	fa03 f000 	lsl.w	r0, r3, r0
 8009d32:	9b04      	ldr	r3, [sp, #16]
 8009d34:	4303      	orrs	r3, r0
 8009d36:	9304      	str	r3, [sp, #16]
 8009d38:	3701      	adds	r7, #1
 8009d3a:	7839      	ldrb	r1, [r7, #0]
 8009d3c:	4825      	ldr	r0, [pc, #148]	; (8009dd4 <_svfiprintf_r+0x1dc>)
 8009d3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d42:	2206      	movs	r2, #6
 8009d44:	1c7e      	adds	r6, r7, #1
 8009d46:	f7f6 fa53 	bl	80001f0 <memchr>
 8009d4a:	2800      	cmp	r0, #0
 8009d4c:	d035      	beq.n	8009dba <_svfiprintf_r+0x1c2>
 8009d4e:	4b22      	ldr	r3, [pc, #136]	; (8009dd8 <_svfiprintf_r+0x1e0>)
 8009d50:	b9fb      	cbnz	r3, 8009d92 <_svfiprintf_r+0x19a>
 8009d52:	9b03      	ldr	r3, [sp, #12]
 8009d54:	3307      	adds	r3, #7
 8009d56:	f023 0307 	bic.w	r3, r3, #7
 8009d5a:	3308      	adds	r3, #8
 8009d5c:	9303      	str	r3, [sp, #12]
 8009d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d60:	444b      	add	r3, r9
 8009d62:	9309      	str	r3, [sp, #36]	; 0x24
 8009d64:	e76c      	b.n	8009c40 <_svfiprintf_r+0x48>
 8009d66:	fb00 3202 	mla	r2, r0, r2, r3
 8009d6a:	2101      	movs	r1, #1
 8009d6c:	e7a3      	b.n	8009cb6 <_svfiprintf_r+0xbe>
 8009d6e:	2300      	movs	r3, #0
 8009d70:	9305      	str	r3, [sp, #20]
 8009d72:	4618      	mov	r0, r3
 8009d74:	240a      	movs	r4, #10
 8009d76:	460f      	mov	r7, r1
 8009d78:	3101      	adds	r1, #1
 8009d7a:	783a      	ldrb	r2, [r7, #0]
 8009d7c:	3a30      	subs	r2, #48	; 0x30
 8009d7e:	2a09      	cmp	r2, #9
 8009d80:	d903      	bls.n	8009d8a <_svfiprintf_r+0x192>
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d0ca      	beq.n	8009d1c <_svfiprintf_r+0x124>
 8009d86:	9005      	str	r0, [sp, #20]
 8009d88:	e7c8      	b.n	8009d1c <_svfiprintf_r+0x124>
 8009d8a:	fb04 2000 	mla	r0, r4, r0, r2
 8009d8e:	2301      	movs	r3, #1
 8009d90:	e7f1      	b.n	8009d76 <_svfiprintf_r+0x17e>
 8009d92:	ab03      	add	r3, sp, #12
 8009d94:	9300      	str	r3, [sp, #0]
 8009d96:	462a      	mov	r2, r5
 8009d98:	4b10      	ldr	r3, [pc, #64]	; (8009ddc <_svfiprintf_r+0x1e4>)
 8009d9a:	a904      	add	r1, sp, #16
 8009d9c:	4640      	mov	r0, r8
 8009d9e:	f3af 8000 	nop.w
 8009da2:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009da6:	4681      	mov	r9, r0
 8009da8:	d1d9      	bne.n	8009d5e <_svfiprintf_r+0x166>
 8009daa:	89ab      	ldrh	r3, [r5, #12]
 8009dac:	065b      	lsls	r3, r3, #25
 8009dae:	f53f af38 	bmi.w	8009c22 <_svfiprintf_r+0x2a>
 8009db2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009db4:	b01d      	add	sp, #116	; 0x74
 8009db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dba:	ab03      	add	r3, sp, #12
 8009dbc:	9300      	str	r3, [sp, #0]
 8009dbe:	462a      	mov	r2, r5
 8009dc0:	4b06      	ldr	r3, [pc, #24]	; (8009ddc <_svfiprintf_r+0x1e4>)
 8009dc2:	a904      	add	r1, sp, #16
 8009dc4:	4640      	mov	r0, r8
 8009dc6:	f000 f9c1 	bl	800a14c <_printf_i>
 8009dca:	e7ea      	b.n	8009da2 <_svfiprintf_r+0x1aa>
 8009dcc:	0800d4bc 	.word	0x0800d4bc
 8009dd0:	0800d4c2 	.word	0x0800d4c2
 8009dd4:	0800d4c6 	.word	0x0800d4c6
 8009dd8:	00000000 	.word	0x00000000
 8009ddc:	08009b41 	.word	0x08009b41

08009de0 <__sfputc_r>:
 8009de0:	6893      	ldr	r3, [r2, #8]
 8009de2:	3b01      	subs	r3, #1
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	b410      	push	{r4}
 8009de8:	6093      	str	r3, [r2, #8]
 8009dea:	da09      	bge.n	8009e00 <__sfputc_r+0x20>
 8009dec:	6994      	ldr	r4, [r2, #24]
 8009dee:	42a3      	cmp	r3, r4
 8009df0:	db02      	blt.n	8009df8 <__sfputc_r+0x18>
 8009df2:	b2cb      	uxtb	r3, r1
 8009df4:	2b0a      	cmp	r3, #10
 8009df6:	d103      	bne.n	8009e00 <__sfputc_r+0x20>
 8009df8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009dfc:	f7ff bbfe 	b.w	80095fc <__swbuf_r>
 8009e00:	6813      	ldr	r3, [r2, #0]
 8009e02:	1c58      	adds	r0, r3, #1
 8009e04:	6010      	str	r0, [r2, #0]
 8009e06:	7019      	strb	r1, [r3, #0]
 8009e08:	b2c8      	uxtb	r0, r1
 8009e0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e0e:	4770      	bx	lr

08009e10 <__sfputs_r>:
 8009e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e12:	4606      	mov	r6, r0
 8009e14:	460f      	mov	r7, r1
 8009e16:	4614      	mov	r4, r2
 8009e18:	18d5      	adds	r5, r2, r3
 8009e1a:	42ac      	cmp	r4, r5
 8009e1c:	d101      	bne.n	8009e22 <__sfputs_r+0x12>
 8009e1e:	2000      	movs	r0, #0
 8009e20:	e007      	b.n	8009e32 <__sfputs_r+0x22>
 8009e22:	463a      	mov	r2, r7
 8009e24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e28:	4630      	mov	r0, r6
 8009e2a:	f7ff ffd9 	bl	8009de0 <__sfputc_r>
 8009e2e:	1c43      	adds	r3, r0, #1
 8009e30:	d1f3      	bne.n	8009e1a <__sfputs_r+0xa>
 8009e32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009e34 <_vfiprintf_r>:
 8009e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e38:	b09d      	sub	sp, #116	; 0x74
 8009e3a:	460c      	mov	r4, r1
 8009e3c:	4617      	mov	r7, r2
 8009e3e:	9303      	str	r3, [sp, #12]
 8009e40:	4606      	mov	r6, r0
 8009e42:	b118      	cbz	r0, 8009e4c <_vfiprintf_r+0x18>
 8009e44:	6983      	ldr	r3, [r0, #24]
 8009e46:	b90b      	cbnz	r3, 8009e4c <_vfiprintf_r+0x18>
 8009e48:	f7ff fd8a 	bl	8009960 <__sinit>
 8009e4c:	4b7c      	ldr	r3, [pc, #496]	; (800a040 <_vfiprintf_r+0x20c>)
 8009e4e:	429c      	cmp	r4, r3
 8009e50:	d157      	bne.n	8009f02 <_vfiprintf_r+0xce>
 8009e52:	6874      	ldr	r4, [r6, #4]
 8009e54:	89a3      	ldrh	r3, [r4, #12]
 8009e56:	0718      	lsls	r0, r3, #28
 8009e58:	d55d      	bpl.n	8009f16 <_vfiprintf_r+0xe2>
 8009e5a:	6923      	ldr	r3, [r4, #16]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d05a      	beq.n	8009f16 <_vfiprintf_r+0xe2>
 8009e60:	2300      	movs	r3, #0
 8009e62:	9309      	str	r3, [sp, #36]	; 0x24
 8009e64:	2320      	movs	r3, #32
 8009e66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e6a:	2330      	movs	r3, #48	; 0x30
 8009e6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e70:	f04f 0b01 	mov.w	fp, #1
 8009e74:	46b8      	mov	r8, r7
 8009e76:	4645      	mov	r5, r8
 8009e78:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d155      	bne.n	8009f2c <_vfiprintf_r+0xf8>
 8009e80:	ebb8 0a07 	subs.w	sl, r8, r7
 8009e84:	d00b      	beq.n	8009e9e <_vfiprintf_r+0x6a>
 8009e86:	4653      	mov	r3, sl
 8009e88:	463a      	mov	r2, r7
 8009e8a:	4621      	mov	r1, r4
 8009e8c:	4630      	mov	r0, r6
 8009e8e:	f7ff ffbf 	bl	8009e10 <__sfputs_r>
 8009e92:	3001      	adds	r0, #1
 8009e94:	f000 80c4 	beq.w	800a020 <_vfiprintf_r+0x1ec>
 8009e98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e9a:	4453      	add	r3, sl
 8009e9c:	9309      	str	r3, [sp, #36]	; 0x24
 8009e9e:	f898 3000 	ldrb.w	r3, [r8]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	f000 80bc 	beq.w	800a020 <_vfiprintf_r+0x1ec>
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8009eae:	9304      	str	r3, [sp, #16]
 8009eb0:	9307      	str	r3, [sp, #28]
 8009eb2:	9205      	str	r2, [sp, #20]
 8009eb4:	9306      	str	r3, [sp, #24]
 8009eb6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009eba:	931a      	str	r3, [sp, #104]	; 0x68
 8009ebc:	2205      	movs	r2, #5
 8009ebe:	7829      	ldrb	r1, [r5, #0]
 8009ec0:	4860      	ldr	r0, [pc, #384]	; (800a044 <_vfiprintf_r+0x210>)
 8009ec2:	f7f6 f995 	bl	80001f0 <memchr>
 8009ec6:	f105 0801 	add.w	r8, r5, #1
 8009eca:	9b04      	ldr	r3, [sp, #16]
 8009ecc:	2800      	cmp	r0, #0
 8009ece:	d131      	bne.n	8009f34 <_vfiprintf_r+0x100>
 8009ed0:	06d9      	lsls	r1, r3, #27
 8009ed2:	bf44      	itt	mi
 8009ed4:	2220      	movmi	r2, #32
 8009ed6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009eda:	071a      	lsls	r2, r3, #28
 8009edc:	bf44      	itt	mi
 8009ede:	222b      	movmi	r2, #43	; 0x2b
 8009ee0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009ee4:	782a      	ldrb	r2, [r5, #0]
 8009ee6:	2a2a      	cmp	r2, #42	; 0x2a
 8009ee8:	d02c      	beq.n	8009f44 <_vfiprintf_r+0x110>
 8009eea:	9a07      	ldr	r2, [sp, #28]
 8009eec:	2100      	movs	r1, #0
 8009eee:	200a      	movs	r0, #10
 8009ef0:	46a8      	mov	r8, r5
 8009ef2:	3501      	adds	r5, #1
 8009ef4:	f898 3000 	ldrb.w	r3, [r8]
 8009ef8:	3b30      	subs	r3, #48	; 0x30
 8009efa:	2b09      	cmp	r3, #9
 8009efc:	d96d      	bls.n	8009fda <_vfiprintf_r+0x1a6>
 8009efe:	b371      	cbz	r1, 8009f5e <_vfiprintf_r+0x12a>
 8009f00:	e026      	b.n	8009f50 <_vfiprintf_r+0x11c>
 8009f02:	4b51      	ldr	r3, [pc, #324]	; (800a048 <_vfiprintf_r+0x214>)
 8009f04:	429c      	cmp	r4, r3
 8009f06:	d101      	bne.n	8009f0c <_vfiprintf_r+0xd8>
 8009f08:	68b4      	ldr	r4, [r6, #8]
 8009f0a:	e7a3      	b.n	8009e54 <_vfiprintf_r+0x20>
 8009f0c:	4b4f      	ldr	r3, [pc, #316]	; (800a04c <_vfiprintf_r+0x218>)
 8009f0e:	429c      	cmp	r4, r3
 8009f10:	bf08      	it	eq
 8009f12:	68f4      	ldreq	r4, [r6, #12]
 8009f14:	e79e      	b.n	8009e54 <_vfiprintf_r+0x20>
 8009f16:	4621      	mov	r1, r4
 8009f18:	4630      	mov	r0, r6
 8009f1a:	f7ff fbc1 	bl	80096a0 <__swsetup_r>
 8009f1e:	2800      	cmp	r0, #0
 8009f20:	d09e      	beq.n	8009e60 <_vfiprintf_r+0x2c>
 8009f22:	f04f 30ff 	mov.w	r0, #4294967295
 8009f26:	b01d      	add	sp, #116	; 0x74
 8009f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f2c:	2b25      	cmp	r3, #37	; 0x25
 8009f2e:	d0a7      	beq.n	8009e80 <_vfiprintf_r+0x4c>
 8009f30:	46a8      	mov	r8, r5
 8009f32:	e7a0      	b.n	8009e76 <_vfiprintf_r+0x42>
 8009f34:	4a43      	ldr	r2, [pc, #268]	; (800a044 <_vfiprintf_r+0x210>)
 8009f36:	1a80      	subs	r0, r0, r2
 8009f38:	fa0b f000 	lsl.w	r0, fp, r0
 8009f3c:	4318      	orrs	r0, r3
 8009f3e:	9004      	str	r0, [sp, #16]
 8009f40:	4645      	mov	r5, r8
 8009f42:	e7bb      	b.n	8009ebc <_vfiprintf_r+0x88>
 8009f44:	9a03      	ldr	r2, [sp, #12]
 8009f46:	1d11      	adds	r1, r2, #4
 8009f48:	6812      	ldr	r2, [r2, #0]
 8009f4a:	9103      	str	r1, [sp, #12]
 8009f4c:	2a00      	cmp	r2, #0
 8009f4e:	db01      	blt.n	8009f54 <_vfiprintf_r+0x120>
 8009f50:	9207      	str	r2, [sp, #28]
 8009f52:	e004      	b.n	8009f5e <_vfiprintf_r+0x12a>
 8009f54:	4252      	negs	r2, r2
 8009f56:	f043 0302 	orr.w	r3, r3, #2
 8009f5a:	9207      	str	r2, [sp, #28]
 8009f5c:	9304      	str	r3, [sp, #16]
 8009f5e:	f898 3000 	ldrb.w	r3, [r8]
 8009f62:	2b2e      	cmp	r3, #46	; 0x2e
 8009f64:	d110      	bne.n	8009f88 <_vfiprintf_r+0x154>
 8009f66:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009f6a:	2b2a      	cmp	r3, #42	; 0x2a
 8009f6c:	f108 0101 	add.w	r1, r8, #1
 8009f70:	d137      	bne.n	8009fe2 <_vfiprintf_r+0x1ae>
 8009f72:	9b03      	ldr	r3, [sp, #12]
 8009f74:	1d1a      	adds	r2, r3, #4
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	9203      	str	r2, [sp, #12]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	bfb8      	it	lt
 8009f7e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009f82:	f108 0802 	add.w	r8, r8, #2
 8009f86:	9305      	str	r3, [sp, #20]
 8009f88:	4d31      	ldr	r5, [pc, #196]	; (800a050 <_vfiprintf_r+0x21c>)
 8009f8a:	f898 1000 	ldrb.w	r1, [r8]
 8009f8e:	2203      	movs	r2, #3
 8009f90:	4628      	mov	r0, r5
 8009f92:	f7f6 f92d 	bl	80001f0 <memchr>
 8009f96:	b140      	cbz	r0, 8009faa <_vfiprintf_r+0x176>
 8009f98:	2340      	movs	r3, #64	; 0x40
 8009f9a:	1b40      	subs	r0, r0, r5
 8009f9c:	fa03 f000 	lsl.w	r0, r3, r0
 8009fa0:	9b04      	ldr	r3, [sp, #16]
 8009fa2:	4303      	orrs	r3, r0
 8009fa4:	9304      	str	r3, [sp, #16]
 8009fa6:	f108 0801 	add.w	r8, r8, #1
 8009faa:	f898 1000 	ldrb.w	r1, [r8]
 8009fae:	4829      	ldr	r0, [pc, #164]	; (800a054 <_vfiprintf_r+0x220>)
 8009fb0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009fb4:	2206      	movs	r2, #6
 8009fb6:	f108 0701 	add.w	r7, r8, #1
 8009fba:	f7f6 f919 	bl	80001f0 <memchr>
 8009fbe:	2800      	cmp	r0, #0
 8009fc0:	d034      	beq.n	800a02c <_vfiprintf_r+0x1f8>
 8009fc2:	4b25      	ldr	r3, [pc, #148]	; (800a058 <_vfiprintf_r+0x224>)
 8009fc4:	bb03      	cbnz	r3, 800a008 <_vfiprintf_r+0x1d4>
 8009fc6:	9b03      	ldr	r3, [sp, #12]
 8009fc8:	3307      	adds	r3, #7
 8009fca:	f023 0307 	bic.w	r3, r3, #7
 8009fce:	3308      	adds	r3, #8
 8009fd0:	9303      	str	r3, [sp, #12]
 8009fd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fd4:	444b      	add	r3, r9
 8009fd6:	9309      	str	r3, [sp, #36]	; 0x24
 8009fd8:	e74c      	b.n	8009e74 <_vfiprintf_r+0x40>
 8009fda:	fb00 3202 	mla	r2, r0, r2, r3
 8009fde:	2101      	movs	r1, #1
 8009fe0:	e786      	b.n	8009ef0 <_vfiprintf_r+0xbc>
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	9305      	str	r3, [sp, #20]
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	250a      	movs	r5, #10
 8009fea:	4688      	mov	r8, r1
 8009fec:	3101      	adds	r1, #1
 8009fee:	f898 2000 	ldrb.w	r2, [r8]
 8009ff2:	3a30      	subs	r2, #48	; 0x30
 8009ff4:	2a09      	cmp	r2, #9
 8009ff6:	d903      	bls.n	800a000 <_vfiprintf_r+0x1cc>
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d0c5      	beq.n	8009f88 <_vfiprintf_r+0x154>
 8009ffc:	9005      	str	r0, [sp, #20]
 8009ffe:	e7c3      	b.n	8009f88 <_vfiprintf_r+0x154>
 800a000:	fb05 2000 	mla	r0, r5, r0, r2
 800a004:	2301      	movs	r3, #1
 800a006:	e7f0      	b.n	8009fea <_vfiprintf_r+0x1b6>
 800a008:	ab03      	add	r3, sp, #12
 800a00a:	9300      	str	r3, [sp, #0]
 800a00c:	4622      	mov	r2, r4
 800a00e:	4b13      	ldr	r3, [pc, #76]	; (800a05c <_vfiprintf_r+0x228>)
 800a010:	a904      	add	r1, sp, #16
 800a012:	4630      	mov	r0, r6
 800a014:	f3af 8000 	nop.w
 800a018:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a01c:	4681      	mov	r9, r0
 800a01e:	d1d8      	bne.n	8009fd2 <_vfiprintf_r+0x19e>
 800a020:	89a3      	ldrh	r3, [r4, #12]
 800a022:	065b      	lsls	r3, r3, #25
 800a024:	f53f af7d 	bmi.w	8009f22 <_vfiprintf_r+0xee>
 800a028:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a02a:	e77c      	b.n	8009f26 <_vfiprintf_r+0xf2>
 800a02c:	ab03      	add	r3, sp, #12
 800a02e:	9300      	str	r3, [sp, #0]
 800a030:	4622      	mov	r2, r4
 800a032:	4b0a      	ldr	r3, [pc, #40]	; (800a05c <_vfiprintf_r+0x228>)
 800a034:	a904      	add	r1, sp, #16
 800a036:	4630      	mov	r0, r6
 800a038:	f000 f888 	bl	800a14c <_printf_i>
 800a03c:	e7ec      	b.n	800a018 <_vfiprintf_r+0x1e4>
 800a03e:	bf00      	nop
 800a040:	0800d47c 	.word	0x0800d47c
 800a044:	0800d4bc 	.word	0x0800d4bc
 800a048:	0800d49c 	.word	0x0800d49c
 800a04c:	0800d45c 	.word	0x0800d45c
 800a050:	0800d4c2 	.word	0x0800d4c2
 800a054:	0800d4c6 	.word	0x0800d4c6
 800a058:	00000000 	.word	0x00000000
 800a05c:	08009e11 	.word	0x08009e11

0800a060 <_printf_common>:
 800a060:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a064:	4691      	mov	r9, r2
 800a066:	461f      	mov	r7, r3
 800a068:	688a      	ldr	r2, [r1, #8]
 800a06a:	690b      	ldr	r3, [r1, #16]
 800a06c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a070:	4293      	cmp	r3, r2
 800a072:	bfb8      	it	lt
 800a074:	4613      	movlt	r3, r2
 800a076:	f8c9 3000 	str.w	r3, [r9]
 800a07a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a07e:	4606      	mov	r6, r0
 800a080:	460c      	mov	r4, r1
 800a082:	b112      	cbz	r2, 800a08a <_printf_common+0x2a>
 800a084:	3301      	adds	r3, #1
 800a086:	f8c9 3000 	str.w	r3, [r9]
 800a08a:	6823      	ldr	r3, [r4, #0]
 800a08c:	0699      	lsls	r1, r3, #26
 800a08e:	bf42      	ittt	mi
 800a090:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a094:	3302      	addmi	r3, #2
 800a096:	f8c9 3000 	strmi.w	r3, [r9]
 800a09a:	6825      	ldr	r5, [r4, #0]
 800a09c:	f015 0506 	ands.w	r5, r5, #6
 800a0a0:	d107      	bne.n	800a0b2 <_printf_common+0x52>
 800a0a2:	f104 0a19 	add.w	sl, r4, #25
 800a0a6:	68e3      	ldr	r3, [r4, #12]
 800a0a8:	f8d9 2000 	ldr.w	r2, [r9]
 800a0ac:	1a9b      	subs	r3, r3, r2
 800a0ae:	429d      	cmp	r5, r3
 800a0b0:	db29      	blt.n	800a106 <_printf_common+0xa6>
 800a0b2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a0b6:	6822      	ldr	r2, [r4, #0]
 800a0b8:	3300      	adds	r3, #0
 800a0ba:	bf18      	it	ne
 800a0bc:	2301      	movne	r3, #1
 800a0be:	0692      	lsls	r2, r2, #26
 800a0c0:	d42e      	bmi.n	800a120 <_printf_common+0xc0>
 800a0c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a0c6:	4639      	mov	r1, r7
 800a0c8:	4630      	mov	r0, r6
 800a0ca:	47c0      	blx	r8
 800a0cc:	3001      	adds	r0, #1
 800a0ce:	d021      	beq.n	800a114 <_printf_common+0xb4>
 800a0d0:	6823      	ldr	r3, [r4, #0]
 800a0d2:	68e5      	ldr	r5, [r4, #12]
 800a0d4:	f8d9 2000 	ldr.w	r2, [r9]
 800a0d8:	f003 0306 	and.w	r3, r3, #6
 800a0dc:	2b04      	cmp	r3, #4
 800a0de:	bf08      	it	eq
 800a0e0:	1aad      	subeq	r5, r5, r2
 800a0e2:	68a3      	ldr	r3, [r4, #8]
 800a0e4:	6922      	ldr	r2, [r4, #16]
 800a0e6:	bf0c      	ite	eq
 800a0e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a0ec:	2500      	movne	r5, #0
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	bfc4      	itt	gt
 800a0f2:	1a9b      	subgt	r3, r3, r2
 800a0f4:	18ed      	addgt	r5, r5, r3
 800a0f6:	f04f 0900 	mov.w	r9, #0
 800a0fa:	341a      	adds	r4, #26
 800a0fc:	454d      	cmp	r5, r9
 800a0fe:	d11b      	bne.n	800a138 <_printf_common+0xd8>
 800a100:	2000      	movs	r0, #0
 800a102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a106:	2301      	movs	r3, #1
 800a108:	4652      	mov	r2, sl
 800a10a:	4639      	mov	r1, r7
 800a10c:	4630      	mov	r0, r6
 800a10e:	47c0      	blx	r8
 800a110:	3001      	adds	r0, #1
 800a112:	d103      	bne.n	800a11c <_printf_common+0xbc>
 800a114:	f04f 30ff 	mov.w	r0, #4294967295
 800a118:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a11c:	3501      	adds	r5, #1
 800a11e:	e7c2      	b.n	800a0a6 <_printf_common+0x46>
 800a120:	18e1      	adds	r1, r4, r3
 800a122:	1c5a      	adds	r2, r3, #1
 800a124:	2030      	movs	r0, #48	; 0x30
 800a126:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a12a:	4422      	add	r2, r4
 800a12c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a130:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a134:	3302      	adds	r3, #2
 800a136:	e7c4      	b.n	800a0c2 <_printf_common+0x62>
 800a138:	2301      	movs	r3, #1
 800a13a:	4622      	mov	r2, r4
 800a13c:	4639      	mov	r1, r7
 800a13e:	4630      	mov	r0, r6
 800a140:	47c0      	blx	r8
 800a142:	3001      	adds	r0, #1
 800a144:	d0e6      	beq.n	800a114 <_printf_common+0xb4>
 800a146:	f109 0901 	add.w	r9, r9, #1
 800a14a:	e7d7      	b.n	800a0fc <_printf_common+0x9c>

0800a14c <_printf_i>:
 800a14c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a150:	4617      	mov	r7, r2
 800a152:	7e0a      	ldrb	r2, [r1, #24]
 800a154:	b085      	sub	sp, #20
 800a156:	2a6e      	cmp	r2, #110	; 0x6e
 800a158:	4698      	mov	r8, r3
 800a15a:	4606      	mov	r6, r0
 800a15c:	460c      	mov	r4, r1
 800a15e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a160:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800a164:	f000 80bc 	beq.w	800a2e0 <_printf_i+0x194>
 800a168:	d81a      	bhi.n	800a1a0 <_printf_i+0x54>
 800a16a:	2a63      	cmp	r2, #99	; 0x63
 800a16c:	d02e      	beq.n	800a1cc <_printf_i+0x80>
 800a16e:	d80a      	bhi.n	800a186 <_printf_i+0x3a>
 800a170:	2a00      	cmp	r2, #0
 800a172:	f000 80c8 	beq.w	800a306 <_printf_i+0x1ba>
 800a176:	2a58      	cmp	r2, #88	; 0x58
 800a178:	f000 808a 	beq.w	800a290 <_printf_i+0x144>
 800a17c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a180:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800a184:	e02a      	b.n	800a1dc <_printf_i+0x90>
 800a186:	2a64      	cmp	r2, #100	; 0x64
 800a188:	d001      	beq.n	800a18e <_printf_i+0x42>
 800a18a:	2a69      	cmp	r2, #105	; 0x69
 800a18c:	d1f6      	bne.n	800a17c <_printf_i+0x30>
 800a18e:	6821      	ldr	r1, [r4, #0]
 800a190:	681a      	ldr	r2, [r3, #0]
 800a192:	f011 0f80 	tst.w	r1, #128	; 0x80
 800a196:	d023      	beq.n	800a1e0 <_printf_i+0x94>
 800a198:	1d11      	adds	r1, r2, #4
 800a19a:	6019      	str	r1, [r3, #0]
 800a19c:	6813      	ldr	r3, [r2, #0]
 800a19e:	e027      	b.n	800a1f0 <_printf_i+0xa4>
 800a1a0:	2a73      	cmp	r2, #115	; 0x73
 800a1a2:	f000 80b4 	beq.w	800a30e <_printf_i+0x1c2>
 800a1a6:	d808      	bhi.n	800a1ba <_printf_i+0x6e>
 800a1a8:	2a6f      	cmp	r2, #111	; 0x6f
 800a1aa:	d02a      	beq.n	800a202 <_printf_i+0xb6>
 800a1ac:	2a70      	cmp	r2, #112	; 0x70
 800a1ae:	d1e5      	bne.n	800a17c <_printf_i+0x30>
 800a1b0:	680a      	ldr	r2, [r1, #0]
 800a1b2:	f042 0220 	orr.w	r2, r2, #32
 800a1b6:	600a      	str	r2, [r1, #0]
 800a1b8:	e003      	b.n	800a1c2 <_printf_i+0x76>
 800a1ba:	2a75      	cmp	r2, #117	; 0x75
 800a1bc:	d021      	beq.n	800a202 <_printf_i+0xb6>
 800a1be:	2a78      	cmp	r2, #120	; 0x78
 800a1c0:	d1dc      	bne.n	800a17c <_printf_i+0x30>
 800a1c2:	2278      	movs	r2, #120	; 0x78
 800a1c4:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800a1c8:	496e      	ldr	r1, [pc, #440]	; (800a384 <_printf_i+0x238>)
 800a1ca:	e064      	b.n	800a296 <_printf_i+0x14a>
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800a1d2:	1d11      	adds	r1, r2, #4
 800a1d4:	6019      	str	r1, [r3, #0]
 800a1d6:	6813      	ldr	r3, [r2, #0]
 800a1d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a1dc:	2301      	movs	r3, #1
 800a1de:	e0a3      	b.n	800a328 <_printf_i+0x1dc>
 800a1e0:	f011 0f40 	tst.w	r1, #64	; 0x40
 800a1e4:	f102 0104 	add.w	r1, r2, #4
 800a1e8:	6019      	str	r1, [r3, #0]
 800a1ea:	d0d7      	beq.n	800a19c <_printf_i+0x50>
 800a1ec:	f9b2 3000 	ldrsh.w	r3, [r2]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	da03      	bge.n	800a1fc <_printf_i+0xb0>
 800a1f4:	222d      	movs	r2, #45	; 0x2d
 800a1f6:	425b      	negs	r3, r3
 800a1f8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a1fc:	4962      	ldr	r1, [pc, #392]	; (800a388 <_printf_i+0x23c>)
 800a1fe:	220a      	movs	r2, #10
 800a200:	e017      	b.n	800a232 <_printf_i+0xe6>
 800a202:	6820      	ldr	r0, [r4, #0]
 800a204:	6819      	ldr	r1, [r3, #0]
 800a206:	f010 0f80 	tst.w	r0, #128	; 0x80
 800a20a:	d003      	beq.n	800a214 <_printf_i+0xc8>
 800a20c:	1d08      	adds	r0, r1, #4
 800a20e:	6018      	str	r0, [r3, #0]
 800a210:	680b      	ldr	r3, [r1, #0]
 800a212:	e006      	b.n	800a222 <_printf_i+0xd6>
 800a214:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a218:	f101 0004 	add.w	r0, r1, #4
 800a21c:	6018      	str	r0, [r3, #0]
 800a21e:	d0f7      	beq.n	800a210 <_printf_i+0xc4>
 800a220:	880b      	ldrh	r3, [r1, #0]
 800a222:	4959      	ldr	r1, [pc, #356]	; (800a388 <_printf_i+0x23c>)
 800a224:	2a6f      	cmp	r2, #111	; 0x6f
 800a226:	bf14      	ite	ne
 800a228:	220a      	movne	r2, #10
 800a22a:	2208      	moveq	r2, #8
 800a22c:	2000      	movs	r0, #0
 800a22e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800a232:	6865      	ldr	r5, [r4, #4]
 800a234:	60a5      	str	r5, [r4, #8]
 800a236:	2d00      	cmp	r5, #0
 800a238:	f2c0 809c 	blt.w	800a374 <_printf_i+0x228>
 800a23c:	6820      	ldr	r0, [r4, #0]
 800a23e:	f020 0004 	bic.w	r0, r0, #4
 800a242:	6020      	str	r0, [r4, #0]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d13f      	bne.n	800a2c8 <_printf_i+0x17c>
 800a248:	2d00      	cmp	r5, #0
 800a24a:	f040 8095 	bne.w	800a378 <_printf_i+0x22c>
 800a24e:	4675      	mov	r5, lr
 800a250:	2a08      	cmp	r2, #8
 800a252:	d10b      	bne.n	800a26c <_printf_i+0x120>
 800a254:	6823      	ldr	r3, [r4, #0]
 800a256:	07da      	lsls	r2, r3, #31
 800a258:	d508      	bpl.n	800a26c <_printf_i+0x120>
 800a25a:	6923      	ldr	r3, [r4, #16]
 800a25c:	6862      	ldr	r2, [r4, #4]
 800a25e:	429a      	cmp	r2, r3
 800a260:	bfde      	ittt	le
 800a262:	2330      	movle	r3, #48	; 0x30
 800a264:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a268:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a26c:	ebae 0305 	sub.w	r3, lr, r5
 800a270:	6123      	str	r3, [r4, #16]
 800a272:	f8cd 8000 	str.w	r8, [sp]
 800a276:	463b      	mov	r3, r7
 800a278:	aa03      	add	r2, sp, #12
 800a27a:	4621      	mov	r1, r4
 800a27c:	4630      	mov	r0, r6
 800a27e:	f7ff feef 	bl	800a060 <_printf_common>
 800a282:	3001      	adds	r0, #1
 800a284:	d155      	bne.n	800a332 <_printf_i+0x1e6>
 800a286:	f04f 30ff 	mov.w	r0, #4294967295
 800a28a:	b005      	add	sp, #20
 800a28c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a290:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800a294:	493c      	ldr	r1, [pc, #240]	; (800a388 <_printf_i+0x23c>)
 800a296:	6822      	ldr	r2, [r4, #0]
 800a298:	6818      	ldr	r0, [r3, #0]
 800a29a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800a29e:	f100 0504 	add.w	r5, r0, #4
 800a2a2:	601d      	str	r5, [r3, #0]
 800a2a4:	d001      	beq.n	800a2aa <_printf_i+0x15e>
 800a2a6:	6803      	ldr	r3, [r0, #0]
 800a2a8:	e002      	b.n	800a2b0 <_printf_i+0x164>
 800a2aa:	0655      	lsls	r5, r2, #25
 800a2ac:	d5fb      	bpl.n	800a2a6 <_printf_i+0x15a>
 800a2ae:	8803      	ldrh	r3, [r0, #0]
 800a2b0:	07d0      	lsls	r0, r2, #31
 800a2b2:	bf44      	itt	mi
 800a2b4:	f042 0220 	orrmi.w	r2, r2, #32
 800a2b8:	6022      	strmi	r2, [r4, #0]
 800a2ba:	b91b      	cbnz	r3, 800a2c4 <_printf_i+0x178>
 800a2bc:	6822      	ldr	r2, [r4, #0]
 800a2be:	f022 0220 	bic.w	r2, r2, #32
 800a2c2:	6022      	str	r2, [r4, #0]
 800a2c4:	2210      	movs	r2, #16
 800a2c6:	e7b1      	b.n	800a22c <_printf_i+0xe0>
 800a2c8:	4675      	mov	r5, lr
 800a2ca:	fbb3 f0f2 	udiv	r0, r3, r2
 800a2ce:	fb02 3310 	mls	r3, r2, r0, r3
 800a2d2:	5ccb      	ldrb	r3, [r1, r3]
 800a2d4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a2d8:	4603      	mov	r3, r0
 800a2da:	2800      	cmp	r0, #0
 800a2dc:	d1f5      	bne.n	800a2ca <_printf_i+0x17e>
 800a2de:	e7b7      	b.n	800a250 <_printf_i+0x104>
 800a2e0:	6808      	ldr	r0, [r1, #0]
 800a2e2:	681a      	ldr	r2, [r3, #0]
 800a2e4:	6949      	ldr	r1, [r1, #20]
 800a2e6:	f010 0f80 	tst.w	r0, #128	; 0x80
 800a2ea:	d004      	beq.n	800a2f6 <_printf_i+0x1aa>
 800a2ec:	1d10      	adds	r0, r2, #4
 800a2ee:	6018      	str	r0, [r3, #0]
 800a2f0:	6813      	ldr	r3, [r2, #0]
 800a2f2:	6019      	str	r1, [r3, #0]
 800a2f4:	e007      	b.n	800a306 <_printf_i+0x1ba>
 800a2f6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a2fa:	f102 0004 	add.w	r0, r2, #4
 800a2fe:	6018      	str	r0, [r3, #0]
 800a300:	6813      	ldr	r3, [r2, #0]
 800a302:	d0f6      	beq.n	800a2f2 <_printf_i+0x1a6>
 800a304:	8019      	strh	r1, [r3, #0]
 800a306:	2300      	movs	r3, #0
 800a308:	6123      	str	r3, [r4, #16]
 800a30a:	4675      	mov	r5, lr
 800a30c:	e7b1      	b.n	800a272 <_printf_i+0x126>
 800a30e:	681a      	ldr	r2, [r3, #0]
 800a310:	1d11      	adds	r1, r2, #4
 800a312:	6019      	str	r1, [r3, #0]
 800a314:	6815      	ldr	r5, [r2, #0]
 800a316:	6862      	ldr	r2, [r4, #4]
 800a318:	2100      	movs	r1, #0
 800a31a:	4628      	mov	r0, r5
 800a31c:	f7f5 ff68 	bl	80001f0 <memchr>
 800a320:	b108      	cbz	r0, 800a326 <_printf_i+0x1da>
 800a322:	1b40      	subs	r0, r0, r5
 800a324:	6060      	str	r0, [r4, #4]
 800a326:	6863      	ldr	r3, [r4, #4]
 800a328:	6123      	str	r3, [r4, #16]
 800a32a:	2300      	movs	r3, #0
 800a32c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a330:	e79f      	b.n	800a272 <_printf_i+0x126>
 800a332:	6923      	ldr	r3, [r4, #16]
 800a334:	462a      	mov	r2, r5
 800a336:	4639      	mov	r1, r7
 800a338:	4630      	mov	r0, r6
 800a33a:	47c0      	blx	r8
 800a33c:	3001      	adds	r0, #1
 800a33e:	d0a2      	beq.n	800a286 <_printf_i+0x13a>
 800a340:	6823      	ldr	r3, [r4, #0]
 800a342:	079b      	lsls	r3, r3, #30
 800a344:	d507      	bpl.n	800a356 <_printf_i+0x20a>
 800a346:	2500      	movs	r5, #0
 800a348:	f104 0919 	add.w	r9, r4, #25
 800a34c:	68e3      	ldr	r3, [r4, #12]
 800a34e:	9a03      	ldr	r2, [sp, #12]
 800a350:	1a9b      	subs	r3, r3, r2
 800a352:	429d      	cmp	r5, r3
 800a354:	db05      	blt.n	800a362 <_printf_i+0x216>
 800a356:	68e0      	ldr	r0, [r4, #12]
 800a358:	9b03      	ldr	r3, [sp, #12]
 800a35a:	4298      	cmp	r0, r3
 800a35c:	bfb8      	it	lt
 800a35e:	4618      	movlt	r0, r3
 800a360:	e793      	b.n	800a28a <_printf_i+0x13e>
 800a362:	2301      	movs	r3, #1
 800a364:	464a      	mov	r2, r9
 800a366:	4639      	mov	r1, r7
 800a368:	4630      	mov	r0, r6
 800a36a:	47c0      	blx	r8
 800a36c:	3001      	adds	r0, #1
 800a36e:	d08a      	beq.n	800a286 <_printf_i+0x13a>
 800a370:	3501      	adds	r5, #1
 800a372:	e7eb      	b.n	800a34c <_printf_i+0x200>
 800a374:	2b00      	cmp	r3, #0
 800a376:	d1a7      	bne.n	800a2c8 <_printf_i+0x17c>
 800a378:	780b      	ldrb	r3, [r1, #0]
 800a37a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a37e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a382:	e765      	b.n	800a250 <_printf_i+0x104>
 800a384:	0800d4de 	.word	0x0800d4de
 800a388:	0800d4cd 	.word	0x0800d4cd

0800a38c <_putc_r>:
 800a38c:	b570      	push	{r4, r5, r6, lr}
 800a38e:	460d      	mov	r5, r1
 800a390:	4614      	mov	r4, r2
 800a392:	4606      	mov	r6, r0
 800a394:	b118      	cbz	r0, 800a39e <_putc_r+0x12>
 800a396:	6983      	ldr	r3, [r0, #24]
 800a398:	b90b      	cbnz	r3, 800a39e <_putc_r+0x12>
 800a39a:	f7ff fae1 	bl	8009960 <__sinit>
 800a39e:	4b13      	ldr	r3, [pc, #76]	; (800a3ec <_putc_r+0x60>)
 800a3a0:	429c      	cmp	r4, r3
 800a3a2:	d112      	bne.n	800a3ca <_putc_r+0x3e>
 800a3a4:	6874      	ldr	r4, [r6, #4]
 800a3a6:	68a3      	ldr	r3, [r4, #8]
 800a3a8:	3b01      	subs	r3, #1
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	60a3      	str	r3, [r4, #8]
 800a3ae:	da16      	bge.n	800a3de <_putc_r+0x52>
 800a3b0:	69a2      	ldr	r2, [r4, #24]
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	db02      	blt.n	800a3bc <_putc_r+0x30>
 800a3b6:	b2eb      	uxtb	r3, r5
 800a3b8:	2b0a      	cmp	r3, #10
 800a3ba:	d110      	bne.n	800a3de <_putc_r+0x52>
 800a3bc:	4622      	mov	r2, r4
 800a3be:	4629      	mov	r1, r5
 800a3c0:	4630      	mov	r0, r6
 800a3c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a3c6:	f7ff b919 	b.w	80095fc <__swbuf_r>
 800a3ca:	4b09      	ldr	r3, [pc, #36]	; (800a3f0 <_putc_r+0x64>)
 800a3cc:	429c      	cmp	r4, r3
 800a3ce:	d101      	bne.n	800a3d4 <_putc_r+0x48>
 800a3d0:	68b4      	ldr	r4, [r6, #8]
 800a3d2:	e7e8      	b.n	800a3a6 <_putc_r+0x1a>
 800a3d4:	4b07      	ldr	r3, [pc, #28]	; (800a3f4 <_putc_r+0x68>)
 800a3d6:	429c      	cmp	r4, r3
 800a3d8:	bf08      	it	eq
 800a3da:	68f4      	ldreq	r4, [r6, #12]
 800a3dc:	e7e3      	b.n	800a3a6 <_putc_r+0x1a>
 800a3de:	6823      	ldr	r3, [r4, #0]
 800a3e0:	1c5a      	adds	r2, r3, #1
 800a3e2:	6022      	str	r2, [r4, #0]
 800a3e4:	701d      	strb	r5, [r3, #0]
 800a3e6:	b2e8      	uxtb	r0, r5
 800a3e8:	bd70      	pop	{r4, r5, r6, pc}
 800a3ea:	bf00      	nop
 800a3ec:	0800d47c 	.word	0x0800d47c
 800a3f0:	0800d49c 	.word	0x0800d49c
 800a3f4:	0800d45c 	.word	0x0800d45c

0800a3f8 <__sread>:
 800a3f8:	b510      	push	{r4, lr}
 800a3fa:	460c      	mov	r4, r1
 800a3fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a400:	f000 f8d4 	bl	800a5ac <_read_r>
 800a404:	2800      	cmp	r0, #0
 800a406:	bfab      	itete	ge
 800a408:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a40a:	89a3      	ldrhlt	r3, [r4, #12]
 800a40c:	181b      	addge	r3, r3, r0
 800a40e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a412:	bfac      	ite	ge
 800a414:	6563      	strge	r3, [r4, #84]	; 0x54
 800a416:	81a3      	strhlt	r3, [r4, #12]
 800a418:	bd10      	pop	{r4, pc}

0800a41a <__swrite>:
 800a41a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a41e:	461f      	mov	r7, r3
 800a420:	898b      	ldrh	r3, [r1, #12]
 800a422:	05db      	lsls	r3, r3, #23
 800a424:	4605      	mov	r5, r0
 800a426:	460c      	mov	r4, r1
 800a428:	4616      	mov	r6, r2
 800a42a:	d505      	bpl.n	800a438 <__swrite+0x1e>
 800a42c:	2302      	movs	r3, #2
 800a42e:	2200      	movs	r2, #0
 800a430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a434:	f000 f868 	bl	800a508 <_lseek_r>
 800a438:	89a3      	ldrh	r3, [r4, #12]
 800a43a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a43e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a442:	81a3      	strh	r3, [r4, #12]
 800a444:	4632      	mov	r2, r6
 800a446:	463b      	mov	r3, r7
 800a448:	4628      	mov	r0, r5
 800a44a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a44e:	f000 b817 	b.w	800a480 <_write_r>

0800a452 <__sseek>:
 800a452:	b510      	push	{r4, lr}
 800a454:	460c      	mov	r4, r1
 800a456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a45a:	f000 f855 	bl	800a508 <_lseek_r>
 800a45e:	1c43      	adds	r3, r0, #1
 800a460:	89a3      	ldrh	r3, [r4, #12]
 800a462:	bf15      	itete	ne
 800a464:	6560      	strne	r0, [r4, #84]	; 0x54
 800a466:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a46a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a46e:	81a3      	strheq	r3, [r4, #12]
 800a470:	bf18      	it	ne
 800a472:	81a3      	strhne	r3, [r4, #12]
 800a474:	bd10      	pop	{r4, pc}

0800a476 <__sclose>:
 800a476:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a47a:	f000 b813 	b.w	800a4a4 <_close_r>
	...

0800a480 <_write_r>:
 800a480:	b538      	push	{r3, r4, r5, lr}
 800a482:	4c07      	ldr	r4, [pc, #28]	; (800a4a0 <_write_r+0x20>)
 800a484:	4605      	mov	r5, r0
 800a486:	4608      	mov	r0, r1
 800a488:	4611      	mov	r1, r2
 800a48a:	2200      	movs	r2, #0
 800a48c:	6022      	str	r2, [r4, #0]
 800a48e:	461a      	mov	r2, r3
 800a490:	f7fe fb32 	bl	8008af8 <_write>
 800a494:	1c43      	adds	r3, r0, #1
 800a496:	d102      	bne.n	800a49e <_write_r+0x1e>
 800a498:	6823      	ldr	r3, [r4, #0]
 800a49a:	b103      	cbz	r3, 800a49e <_write_r+0x1e>
 800a49c:	602b      	str	r3, [r5, #0]
 800a49e:	bd38      	pop	{r3, r4, r5, pc}
 800a4a0:	20000d70 	.word	0x20000d70

0800a4a4 <_close_r>:
 800a4a4:	b538      	push	{r3, r4, r5, lr}
 800a4a6:	4c06      	ldr	r4, [pc, #24]	; (800a4c0 <_close_r+0x1c>)
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	4605      	mov	r5, r0
 800a4ac:	4608      	mov	r0, r1
 800a4ae:	6023      	str	r3, [r4, #0]
 800a4b0:	f7fe fb6a 	bl	8008b88 <_close>
 800a4b4:	1c43      	adds	r3, r0, #1
 800a4b6:	d102      	bne.n	800a4be <_close_r+0x1a>
 800a4b8:	6823      	ldr	r3, [r4, #0]
 800a4ba:	b103      	cbz	r3, 800a4be <_close_r+0x1a>
 800a4bc:	602b      	str	r3, [r5, #0]
 800a4be:	bd38      	pop	{r3, r4, r5, pc}
 800a4c0:	20000d70 	.word	0x20000d70

0800a4c4 <_fstat_r>:
 800a4c4:	b538      	push	{r3, r4, r5, lr}
 800a4c6:	4c07      	ldr	r4, [pc, #28]	; (800a4e4 <_fstat_r+0x20>)
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	4605      	mov	r5, r0
 800a4cc:	4608      	mov	r0, r1
 800a4ce:	4611      	mov	r1, r2
 800a4d0:	6023      	str	r3, [r4, #0]
 800a4d2:	f7fe fb65 	bl	8008ba0 <_fstat>
 800a4d6:	1c43      	adds	r3, r0, #1
 800a4d8:	d102      	bne.n	800a4e0 <_fstat_r+0x1c>
 800a4da:	6823      	ldr	r3, [r4, #0]
 800a4dc:	b103      	cbz	r3, 800a4e0 <_fstat_r+0x1c>
 800a4de:	602b      	str	r3, [r5, #0]
 800a4e0:	bd38      	pop	{r3, r4, r5, pc}
 800a4e2:	bf00      	nop
 800a4e4:	20000d70 	.word	0x20000d70

0800a4e8 <_isatty_r>:
 800a4e8:	b538      	push	{r3, r4, r5, lr}
 800a4ea:	4c06      	ldr	r4, [pc, #24]	; (800a504 <_isatty_r+0x1c>)
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	4605      	mov	r5, r0
 800a4f0:	4608      	mov	r0, r1
 800a4f2:	6023      	str	r3, [r4, #0]
 800a4f4:	f7fe fb64 	bl	8008bc0 <_isatty>
 800a4f8:	1c43      	adds	r3, r0, #1
 800a4fa:	d102      	bne.n	800a502 <_isatty_r+0x1a>
 800a4fc:	6823      	ldr	r3, [r4, #0]
 800a4fe:	b103      	cbz	r3, 800a502 <_isatty_r+0x1a>
 800a500:	602b      	str	r3, [r5, #0]
 800a502:	bd38      	pop	{r3, r4, r5, pc}
 800a504:	20000d70 	.word	0x20000d70

0800a508 <_lseek_r>:
 800a508:	b538      	push	{r3, r4, r5, lr}
 800a50a:	4c07      	ldr	r4, [pc, #28]	; (800a528 <_lseek_r+0x20>)
 800a50c:	4605      	mov	r5, r0
 800a50e:	4608      	mov	r0, r1
 800a510:	4611      	mov	r1, r2
 800a512:	2200      	movs	r2, #0
 800a514:	6022      	str	r2, [r4, #0]
 800a516:	461a      	mov	r2, r3
 800a518:	f7fe fb5d 	bl	8008bd6 <_lseek>
 800a51c:	1c43      	adds	r3, r0, #1
 800a51e:	d102      	bne.n	800a526 <_lseek_r+0x1e>
 800a520:	6823      	ldr	r3, [r4, #0]
 800a522:	b103      	cbz	r3, 800a526 <_lseek_r+0x1e>
 800a524:	602b      	str	r3, [r5, #0]
 800a526:	bd38      	pop	{r3, r4, r5, pc}
 800a528:	20000d70 	.word	0x20000d70

0800a52c <memmove>:
 800a52c:	4288      	cmp	r0, r1
 800a52e:	b510      	push	{r4, lr}
 800a530:	eb01 0302 	add.w	r3, r1, r2
 800a534:	d803      	bhi.n	800a53e <memmove+0x12>
 800a536:	1e42      	subs	r2, r0, #1
 800a538:	4299      	cmp	r1, r3
 800a53a:	d10c      	bne.n	800a556 <memmove+0x2a>
 800a53c:	bd10      	pop	{r4, pc}
 800a53e:	4298      	cmp	r0, r3
 800a540:	d2f9      	bcs.n	800a536 <memmove+0xa>
 800a542:	1881      	adds	r1, r0, r2
 800a544:	1ad2      	subs	r2, r2, r3
 800a546:	42d3      	cmn	r3, r2
 800a548:	d100      	bne.n	800a54c <memmove+0x20>
 800a54a:	bd10      	pop	{r4, pc}
 800a54c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a550:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a554:	e7f7      	b.n	800a546 <memmove+0x1a>
 800a556:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a55a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a55e:	e7eb      	b.n	800a538 <memmove+0xc>

0800a560 <_realloc_r>:
 800a560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a562:	4607      	mov	r7, r0
 800a564:	4614      	mov	r4, r2
 800a566:	460e      	mov	r6, r1
 800a568:	b921      	cbnz	r1, 800a574 <_realloc_r+0x14>
 800a56a:	4611      	mov	r1, r2
 800a56c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a570:	f7fe bf22 	b.w	80093b8 <_malloc_r>
 800a574:	b922      	cbnz	r2, 800a580 <_realloc_r+0x20>
 800a576:	f7fe fed1 	bl	800931c <_free_r>
 800a57a:	4625      	mov	r5, r4
 800a57c:	4628      	mov	r0, r5
 800a57e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a580:	f000 f826 	bl	800a5d0 <_malloc_usable_size_r>
 800a584:	4284      	cmp	r4, r0
 800a586:	d90f      	bls.n	800a5a8 <_realloc_r+0x48>
 800a588:	4621      	mov	r1, r4
 800a58a:	4638      	mov	r0, r7
 800a58c:	f7fe ff14 	bl	80093b8 <_malloc_r>
 800a590:	4605      	mov	r5, r0
 800a592:	2800      	cmp	r0, #0
 800a594:	d0f2      	beq.n	800a57c <_realloc_r+0x1c>
 800a596:	4631      	mov	r1, r6
 800a598:	4622      	mov	r2, r4
 800a59a:	f7fe feab 	bl	80092f4 <memcpy>
 800a59e:	4631      	mov	r1, r6
 800a5a0:	4638      	mov	r0, r7
 800a5a2:	f7fe febb 	bl	800931c <_free_r>
 800a5a6:	e7e9      	b.n	800a57c <_realloc_r+0x1c>
 800a5a8:	4635      	mov	r5, r6
 800a5aa:	e7e7      	b.n	800a57c <_realloc_r+0x1c>

0800a5ac <_read_r>:
 800a5ac:	b538      	push	{r3, r4, r5, lr}
 800a5ae:	4c07      	ldr	r4, [pc, #28]	; (800a5cc <_read_r+0x20>)
 800a5b0:	4605      	mov	r5, r0
 800a5b2:	4608      	mov	r0, r1
 800a5b4:	4611      	mov	r1, r2
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	6022      	str	r2, [r4, #0]
 800a5ba:	461a      	mov	r2, r3
 800a5bc:	f7fe fa7f 	bl	8008abe <_read>
 800a5c0:	1c43      	adds	r3, r0, #1
 800a5c2:	d102      	bne.n	800a5ca <_read_r+0x1e>
 800a5c4:	6823      	ldr	r3, [r4, #0]
 800a5c6:	b103      	cbz	r3, 800a5ca <_read_r+0x1e>
 800a5c8:	602b      	str	r3, [r5, #0]
 800a5ca:	bd38      	pop	{r3, r4, r5, pc}
 800a5cc:	20000d70 	.word	0x20000d70

0800a5d0 <_malloc_usable_size_r>:
 800a5d0:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800a5d4:	2800      	cmp	r0, #0
 800a5d6:	f1a0 0004 	sub.w	r0, r0, #4
 800a5da:	bfbc      	itt	lt
 800a5dc:	580b      	ldrlt	r3, [r1, r0]
 800a5de:	18c0      	addlt	r0, r0, r3
 800a5e0:	4770      	bx	lr
	...

0800a5e4 <trunc>:
 800a5e4:	b538      	push	{r3, r4, r5, lr}
 800a5e6:	ec53 2b10 	vmov	r2, r3, d0
 800a5ea:	f3c3 500a 	ubfx	r0, r3, #20, #11
 800a5ee:	f2a0 31ff 	subw	r1, r0, #1023	; 0x3ff
 800a5f2:	2913      	cmp	r1, #19
 800a5f4:	ee10 5a10 	vmov	r5, s0
 800a5f8:	461c      	mov	r4, r3
 800a5fa:	dc10      	bgt.n	800a61e <trunc+0x3a>
 800a5fc:	2900      	cmp	r1, #0
 800a5fe:	bfa5      	ittet	ge
 800a600:	4b12      	ldrge	r3, [pc, #72]	; (800a64c <trunc+0x68>)
 800a602:	fa43 f101 	asrge.w	r1, r3, r1
 800a606:	2300      	movlt	r3, #0
 800a608:	2300      	movge	r3, #0
 800a60a:	bfb9      	ittee	lt
 800a60c:	2200      	movlt	r2, #0
 800a60e:	f004 4300 	andlt.w	r3, r4, #2147483648	; 0x80000000
 800a612:	2200      	movge	r2, #0
 800a614:	ea24 0301 	bicge.w	r3, r4, r1
 800a618:	ec43 2b10 	vmov	d0, r2, r3
 800a61c:	bd38      	pop	{r3, r4, r5, pc}
 800a61e:	2933      	cmp	r1, #51	; 0x33
 800a620:	dd0a      	ble.n	800a638 <trunc+0x54>
 800a622:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a626:	d1f7      	bne.n	800a618 <trunc+0x34>
 800a628:	4619      	mov	r1, r3
 800a62a:	ee10 0a10 	vmov	r0, s0
 800a62e:	f7f5 fe35 	bl	800029c <__adddf3>
 800a632:	4602      	mov	r2, r0
 800a634:	460b      	mov	r3, r1
 800a636:	e7ef      	b.n	800a618 <trunc+0x34>
 800a638:	f2a0 4013 	subw	r0, r0, #1043	; 0x413
 800a63c:	f04f 31ff 	mov.w	r1, #4294967295
 800a640:	fa21 f000 	lsr.w	r0, r1, r0
 800a644:	4623      	mov	r3, r4
 800a646:	ea25 0200 	bic.w	r2, r5, r0
 800a64a:	e7e5      	b.n	800a618 <trunc+0x34>
 800a64c:	000fffff 	.word	0x000fffff

0800a650 <_init>:
 800a650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a652:	bf00      	nop
 800a654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a656:	bc08      	pop	{r3}
 800a658:	469e      	mov	lr, r3
 800a65a:	4770      	bx	lr

0800a65c <_fini>:
 800a65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a65e:	bf00      	nop
 800a660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a662:	bc08      	pop	{r3}
 800a664:	469e      	mov	lr, r3
 800a666:	4770      	bx	lr
