// Seed: 2536626902
module module_0 (
    input id_0,
    output id_1
    , id_3,
    output logic id_2
);
  logic id_4;
  assign id_3 = id_3 ? id_0 : 1 ? id_3 : 1'b0;
  assign id_1 = 1'd0 ? id_4 : id_4;
endmodule
