// Seed: 1606428075
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input wand id_2,
    output tri id_3,
    input tri1 id_4,
    input supply1 id_5
);
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd36,
    parameter id_1 = 32'd10,
    parameter id_8 = 32'd42
) (
    input supply0 _id_0,
    input wand _id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri id_5,
    output wor id_6,
    output tri1 id_7,
    input supply1 _id_8
);
  wire [-1 : id_0] id_10 = id_10;
  logic [id_1 : (  id_8  )] id_11;
  assign id_2 = id_1 ^ 1 ^ (1 & id_10);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_2,
      id_3,
      id_4
  );
  logic [-1 : 1] id_12;
endmodule
