

module clk_divder(
    input clk_in,
    output reg clk_out
    );
    integer i=0;
    
    always @(posedge clk_in )
    begin 
    if(i==50000000)
    begin 
    clk_out=~clk_out;
    i=0;
    end 
    
    else i=i+1;
    end
    
  
endmodule
