/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allformats_v.i
 * Purpose:     Independent format descriptions.
 */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFI_SOURCEfmt */ 
        /* format            VFI_SOURCEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFI_SOURCEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFI_SOURCE_BCM56560_A0fmt */ 
        /* format            VFI_SOURCEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFI_SOURCE_BCM56560_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFI_SOURCE_BCM56560_B0fmt */ 
        /* format            VFI_SOURCEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFI_SOURCE_BCM56560_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFI_SOURCE_BCM56670_A0fmt */ 
        /* format            VFI_SOURCEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFI_SOURCE_BCM56560_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFI_SOURCE_BCM56670_B0fmt */ 
        /* format            VFI_SOURCEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFI_SOURCE_BCM56560_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFI_SOURCE_BCM56670_C0fmt */ 
        /* format            VFI_SOURCEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFI_SOURCE_BCM56560_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56142_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56260_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56260_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56260_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56260_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56270_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56260_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56275_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56870_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56334_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56334_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56340_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56640_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56370_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56870_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56440_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56840_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56440_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56840_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56450_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56450_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56450_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56450_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56450_B1fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56450_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56470_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56870_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56524_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56524_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56560_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56560_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56560_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56560_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56624_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56624_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56634_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56634_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56640_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56640_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56670_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56560_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56670_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56560_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56670_C0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56560_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56680_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56680_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56685_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56685_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56725_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56820_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56770_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56870_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56820_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56820_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56840_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56840_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56840_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56840_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56850_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56850_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56860_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56860_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56870_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56870_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56960_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56960_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56965_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56960_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56970_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56970_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56980_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56970_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F1_BCM56980_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F1_BCM56970_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_3fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56142_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56260_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56260_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56270_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56275_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56334_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56334_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56340_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56370_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56440_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56440_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56450_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56450_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56450_B1fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56470_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56524_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56524_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56560_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56560_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56624_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56634_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56634_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56670_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56670_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56670_C0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56680_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56680_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56685_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56685_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56725_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56770_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56820_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56840_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56840_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56850_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56860_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56860_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56870_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56960_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56965_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56970_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56980_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_0_BCM56980_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56260_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56260_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56270_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56275_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56340_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56370_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56440_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56440_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56450_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56450_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56450_B1fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56470_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56524_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56524_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56560_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56560_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56624_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56624_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56634_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56634_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56670_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56670_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56670_C0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56680_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56685_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56770_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56850_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56860_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56870_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56960_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56965_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56970_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56980_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_1_BCM56980_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56260_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56260_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56270_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56275_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56340_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56370_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56450_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56450_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56450_B1fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56470_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56560_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56560_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56670_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56670_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56670_C0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56770_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56850_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56860_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56870_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56960_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56965_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56970_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56980_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F2_2_BCM56980_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56142_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56260_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56260_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56270_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56275_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56334_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56334_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56340_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56370_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56440_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56440_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56450_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56450_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56450_B1fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56470_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56524_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56524_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56560_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56560_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56624_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56634_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56634_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56640_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56670_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56670_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56670_C0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56680_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56680_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56685_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56685_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56725_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56770_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56820_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56840_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56840_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56850_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56860_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56870_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56965_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56970_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56980_A0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_DOUBLE_WIDE_F3_BCM56980_B0fmt */ 
        /* format            VFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_VFP_F1fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_VFP_F1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM53400_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM53400_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM53540_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM53400_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM53570_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM53570_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM53570_B0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_VFP_F1_BCM53570_B0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56070_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_VFP_F1_BCM53570_B0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56142_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56150_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56150_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56160_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM53400_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56260_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_VFP_F1_BCM56260_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56260_B0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_VFP_F1_BCM56260_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56270_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_VFP_F1_BCM56260_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56275_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_VFP_F1_BCM56275_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56334_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56334_B0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56340_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VFP_F1_BCM56640_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56370_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VFP_F1_BCM56370_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56440_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 17,
        /* *fields     */ soc_VFP_F1_BCM56440_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56440_B0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 17,
        /* *fields     */ soc_VFP_F1_BCM56440_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56450_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_VFP_F1_BCM56450_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56450_B0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_VFP_F1_BCM56450_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56450_B1fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_VFP_F1_BCM56450_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56470_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_VFP_F1_BCM56275_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56524_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56524_B0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56560_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VFP_F1_BCM56560_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56560_B0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VFP_F1_BCM56560_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56624_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56624_B0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56634_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56634_B0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56640_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VFP_F1_BCM56640_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56670_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_VFP_F1_BCM56670_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56670_B0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_VFP_F1_BCM56670_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56670_C0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_VFP_F1_BCM56670_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56680_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56680_B0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56685_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56685_B0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56624_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56725_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_VFP_F1_BCM56820_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56770_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VFP_F1_BCM56960_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56820_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_VFP_F1_BCM56820_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56840_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56840_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56840_B0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_VFP_F1_BCM56840_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56850_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VFP_F1_BCM56850_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56860_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VFP_F1_BCM56860_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56870_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VFP_F1_BCM56960_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56960_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VFP_F1_BCM56960_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56965_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VFP_F1_BCM56960_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56970_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VFP_F1_BCM56960_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56980_A0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_VFP_F1_BCM56980_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F1_BCM56980_B0fmt */ 
        /* format            VFP_F1fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_VFP_F1_BCM56980_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_F2_2fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_F2_3fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_F2_4fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_F2_5fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_F2_6fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_F2_7fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F2_10fmt */ 
        /* format            VFP_F2_10fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_F2_10fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM53400_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM53540_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM53570_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM53570_B0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56070_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56142_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56150_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56160_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56260_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56260_B0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56270_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56275_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56334_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56334_B0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56340_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56370_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56440_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56440_B0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56450_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56450_B0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56450_B1fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56470_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56524_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56524_B0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56560_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56560_B0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56624_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56624_B0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56634_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56634_B0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56640_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56670_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56670_B0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56670_C0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56680_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56680_B0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56685_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56685_B0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56725_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56770_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56820_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56840_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56840_B0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56624_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56850_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56860_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_0_BCM56860_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56870_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56960_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56965_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56970_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56980_A0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F2_0_BCM56980_B0fmt */ 
        /* format            VFP_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_VFP_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F2_10_BCM56275_A0fmt */ 
        /* format            VFP_F2_10fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_F2_10_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F2_10_BCM56370_A0fmt */ 
        /* format            VFP_F2_10fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_F2_10_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F2_10_BCM56470_A0fmt */ 
        /* format            VFP_F2_10fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_F2_10_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F2_10_BCM56560_A0fmt */ 
        /* format            VFP_F2_10fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_F2_10_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F2_10_BCM56560_B0fmt */ 
        /* format            VFP_F2_10fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_F2_10_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F2_10_BCM56670_A0fmt */ 
        /* format            VFP_F2_10fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_F2_10_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F2_10_BCM56670_B0fmt */ 
        /* format            VFP_F2_10fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_F2_10_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F2_10_BCM56670_C0fmt */ 
        /* format            VFP_F2_10fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_F2_10_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F2_10_BCM56770_A0fmt */ 
        /* format            VFP_F2_10fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_F2_10_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F2_10_BCM56870_A0fmt */ 
        /* format            VFP_F2_10fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_F2_10_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F2_10_BCM56960_A0fmt */ 
        /* format            VFP_F2_10fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_F2_10_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F2_10_BCM56965_A0fmt */ 
        /* format            VFP_F2_10fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_F2_10_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F2_10_BCM56970_A0fmt */ 
        /* format            VFP_F2_10fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_VFP_F2_10_BCM56960_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM53400_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM53540_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM53570_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM53570_B0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56070_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56142_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56150_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56160_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56260_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56260_B0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56270_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56275_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56334_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56334_B0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56340_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56370_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56440_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56440_B0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56450_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56450_B0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56450_B1fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56470_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56524_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56524_B0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56560_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56560_B0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56624_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56624_B0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56634_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56634_B0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56640_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56670_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56670_B0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56670_C0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56680_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56680_B0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56685_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56685_B0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56725_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56770_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56820_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56840_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56840_B0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56850_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56860_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56870_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56960_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56965_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56970_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56980_A0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F2_1_BCM56980_B0fmt */ 
        /* format            VFP_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM53400_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM53540_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM53570_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM53570_B0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56070_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56150_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56160_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56260_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56260_B0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56270_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56275_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56340_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56370_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56440_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56440_B0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56450_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56450_B0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56450_B1fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56470_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56524_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56524_B0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56560_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56560_B0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56624_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56624_B0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56634_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56634_B0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56640_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56670_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56670_B0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56670_C0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56770_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56850_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56860_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56870_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56960_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56965_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56970_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56980_A0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F2_2_BCM56980_B0fmt */ 
        /* format            VFP_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VFP_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM53400_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM53540_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM53570_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM53570_B0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56070_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56150_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56160_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56260_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56260_B0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56270_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56275_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56340_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56370_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56440_B0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56450_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56450_B0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56450_B1fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56470_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56524_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56560_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56560_B0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56640_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56670_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56670_B0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56670_C0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56685_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56770_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56850_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56860_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56870_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56960_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56965_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56970_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56980_A0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F2_3_BCM56980_B0fmt */ 
        /* format            VFP_F2_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM53400_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM53540_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM53570_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM53570_B0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56070_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56150_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56160_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56260_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56260_B0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56270_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56275_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56340_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56370_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56440_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56450_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56450_B0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56450_B1fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56470_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56524_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56524_B0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56560_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56560_B0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56624_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56624_B0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56634_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56634_B0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56640_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56670_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56670_B0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56670_C0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56685_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56770_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56850_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56860_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56870_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56960_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56965_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56970_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56980_A0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F2_4_BCM56980_B0fmt */ 
        /* format            VFP_F2_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM53400_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM53540_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM53570_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM53570_B0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56070_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56150_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56160_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56260_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56260_B0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56270_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56275_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56340_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56370_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56440_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56450_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56450_B0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56450_B1fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56470_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56524_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56524_B0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56560_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56560_B0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56624_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56624_B0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56634_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56634_B0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56640_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56670_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56670_B0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56670_C0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56685_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56770_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56850_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56860_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56870_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56960_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56965_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56970_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56980_A0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F2_5_BCM56980_B0fmt */ 
        /* format            VFP_F2_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM53400_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM53540_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM53570_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM53570_B0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56070_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56150_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56160_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56260_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56260_B0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56270_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56275_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56340_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56370_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56440_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56450_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56450_B0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56450_B1fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56470_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56524_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56524_B0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56560_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56560_B0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56624_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56624_B0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56634_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56634_B0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56640_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56670_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56670_B0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56670_C0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56770_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56850_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56860_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56870_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56960_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56965_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56970_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56980_A0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F2_6_BCM56980_B0fmt */ 
        /* format            VFP_F2_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM53400_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM53540_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM53570_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM53570_B0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56070_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56142_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56150_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7_BCM56150_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56160_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56260_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VFP_F2_7_BCM56260_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56260_B0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VFP_F2_7_BCM56260_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56270_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VFP_F2_7_BCM56260_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56275_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56334_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56334_B0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56340_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56370_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56440_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56440_B0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56450_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VFP_F2_7_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56450_B0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VFP_F2_7_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56450_B1fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VFP_F2_7_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56470_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56524_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56524_B0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56560_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56560_B0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56624_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56640_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56670_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56670_B0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56670_C0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56680_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56680_B0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56685_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56685_B0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56725_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56770_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56820_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56840_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56840_B0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56850_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56860_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56870_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56960_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56965_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56970_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56980_A0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7_BCM56980_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F2_7_BCM56980_B0fmt */ 
        /* format            VFP_F2_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F2_7_BCM56980_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56260_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56260_B0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56270_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56275_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56340_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56370_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56450_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56450_B0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56450_B1fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56470_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56560_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56560_B0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56670_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56670_B0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56670_C0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56770_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56850_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56860_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56870_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56960_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56965_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56970_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56980_A0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F2_8_BCM56980_B0fmt */ 
        /* format            VFP_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56260_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56260_B0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56270_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56275_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56340_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56370_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56450_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56450_B0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56450_B1fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56470_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56560_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56560_B0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56670_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56670_B0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56670_C0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56770_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56850_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56860_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56870_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56960_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56965_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56970_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56980_A0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F2_9_BCM56980_B0fmt */ 
        /* format            VFP_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_F3_0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_F3_1fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VFP_F3_2fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_VFP_F3_3fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F3_5fmt */ 
        /* format            VFP_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_5fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F3_6fmt */ 
        /* format            VFP_F3_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_6fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM53400_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM53540_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM53570_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM53570_B0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56070_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56142_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56150_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56160_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56260_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56260_B0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56270_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56275_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56334_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56334_B0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56340_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56370_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56440_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56440_B0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56450_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56450_B0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56450_B1fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56470_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56524_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56524_B0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56560_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56560_B0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56624_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56624_B0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56634_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56634_B0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56640_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56670_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56670_B0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56670_C0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56680_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56680_B0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56685_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56685_B0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56725_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56770_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56820_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56840_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56840_B0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56850_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56860_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56870_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56960_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56965_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56970_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_0_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56980_A0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56980_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F3_0_BCM56980_B0fmt */ 
        /* format            VFP_F3_0fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_0_BCM56980_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM53400_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM53540_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM53570_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM53570_B0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56070_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56142_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56150_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56160_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56260_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56260_B0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56270_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56275_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56334_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56334_B0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56340_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56370_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56440_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56440_B0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56450_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56450_B0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56450_B1fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56470_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56524_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56524_B0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56560_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56560_B0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56624_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56624_B0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56634_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56634_B0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56640_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56670_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56670_B0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56670_C0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56680_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56680_B0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56685_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56685_B0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56725_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56770_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56820_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56840_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56840_B0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_1_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56850_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56860_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_1_BCM56860_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56870_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56960_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56965_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56970_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56980_A0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F3_1_BCM56980_B0fmt */ 
        /* format            VFP_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_1_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM53400_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM53540_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM53570_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM53570_B0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56070_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56142_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56150_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56160_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56260_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56260_B0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56270_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56275_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56870_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56334_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56334_B0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56340_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56370_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56870_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56440_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56440_B0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56450_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56450_B0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56450_B1fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56470_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56870_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56524_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56524_B0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56560_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56560_B0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56624_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56624_B0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56634_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56634_B0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56640_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56670_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56670_B0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56670_C0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56680_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56680_B0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56685_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56685_B0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56725_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56770_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56870_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56820_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56840_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56840_B0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_2_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56850_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56860_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56870_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56870_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56960_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56965_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56970_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56980_A0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F3_2_BCM56980_B0fmt */ 
        /* format            VFP_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_2_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM53400_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM53540_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM53570_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM53570_B0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56070_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56142_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56150_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56150_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56160_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56260_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56260_B0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56270_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56270_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56275_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56870_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56334_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56334_B0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56340_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56370_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56870_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56440_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56840_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56440_B0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56840_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56450_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56450_B0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56450_B1fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56470_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56870_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56524_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56524_B0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56560_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56560_B0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56624_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56624_B0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56634_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56634_B0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56640_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56670_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56670_B0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56670_C0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56680_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56680_B0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56685_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56685_B0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56634_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56725_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56770_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56870_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56820_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56624_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56840_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56840_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56840_B0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56840_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56850_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56850_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56860_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56850_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56870_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56870_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56960_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56965_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VFP_F3_3_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56970_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_3_BCM56970_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56980_A0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_3_BCM56980_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F3_3_BCM56980_B0fmt */ 
        /* format            VFP_F3_3fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VFP_F3_3_BCM56980_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM53570_B0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM53570_B0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56070_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM53570_B0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56260_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56260_B0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56270_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56275_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56370_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56450_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56450_B0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56450_B1fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56470_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56560_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56560_B0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56670_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56670_B0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56670_C0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56770_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56870_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56960_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56965_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56970_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56980_A0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VFP_F3_4_BCM56980_B0fmt */ 
        /* format            VFP_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_F3_4_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F3_5_BCM56275_A0fmt */ 
        /* format            VFP_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_5_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F3_5_BCM56370_A0fmt */ 
        /* format            VFP_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_5_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F3_5_BCM56470_A0fmt */ 
        /* format            VFP_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_5_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F3_5_BCM56560_A0fmt */ 
        /* format            VFP_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_5_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F3_5_BCM56560_B0fmt */ 
        /* format            VFP_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_5_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F3_5_BCM56670_A0fmt */ 
        /* format            VFP_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_5_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F3_5_BCM56670_B0fmt */ 
        /* format            VFP_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_5_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F3_5_BCM56670_C0fmt */ 
        /* format            VFP_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_5_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F3_5_BCM56770_A0fmt */ 
        /* format            VFP_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_5_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F3_5_BCM56870_A0fmt */ 
        /* format            VFP_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_5_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VFP_F3_5_BCM56960_A0fmt */ 
        /* format            VFP_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_5_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VFP_F3_5_BCM56965_A0fmt */ 
        /* format            VFP_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_5_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VFP_F3_5_BCM56970_A0fmt */ 
        /* format            VFP_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_5_BCM56960_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VFP_F3_6_BCM56275_A0fmt */ 
        /* format            VFP_F3_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_F3_6_BCM56370_A0fmt */ 
        /* format            VFP_F3_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_F3_6_BCM56470_A0fmt */ 
        /* format            VFP_F3_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VFP_F3_6_BCM56560_A0fmt */ 
        /* format            VFP_F3_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VFP_F3_6_BCM56560_B0fmt */ 
        /* format            VFP_F3_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VFP_F3_6_BCM56670_A0fmt */ 
        /* format            VFP_F3_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VFP_F3_6_BCM56670_B0fmt */ 
        /* format            VFP_F3_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VFP_F3_6_BCM56670_C0fmt */ 
        /* format            VFP_F3_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VFP_F3_6_BCM56770_A0fmt */ 
        /* format            VFP_F3_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_F3_6_BCM56870_A0fmt */ 
        /* format            VFP_F3_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VFP_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_KEY_0_DOPfmt */ 
        /* format            VFP_KEY_0_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_KEY_0_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_KEY_1_DOPfmt */ 
        /* format            VFP_KEY_1_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_KEY_1_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_KEY_2_DOPfmt */ 
        /* format            VFP_KEY_2_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_KEY_2_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_KEY_3_DOPfmt */ 
        /* format            VFP_KEY_3_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_KEY_3_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_KEY_4_DOPfmt */ 
        /* format            VFP_KEY_4_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_KEY_4_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_KEY_5_DOPfmt */ 
        /* format            VFP_KEY_5_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_KEY_5_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_KEY_6_DOPfmt */ 
        /* format            VFP_KEY_6_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_KEY_6_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_KEY_7_DOPfmt */ 
        /* format            VFP_KEY_7_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VFP_KEY_7_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VFP_TCAM_DOPfmt */ 
        /* format            VFP_TCAM_DOPfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VFP_TCAM_DOPfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VFP_TCAM_DOP_BCM56370_A0fmt */ 
        /* format            VFP_TCAM_DOPfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_VFP_TCAM_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VFP_TCAM_DOP_BCM56470_A0fmt */ 
        /* format            VFP_TCAM_DOPfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_VFP_TCAM_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_VLAN_0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_VLAN_0fmt_fields,
        /* bits        */ 107,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_VLAN_1fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_1fmt_fields,
        /* bits        */ 93,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56260_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 31,
        /* *fields     */ soc_VLAN_0_BCM56260_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56260_B0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 31,
        /* *fields     */ soc_VLAN_0_BCM56260_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56270_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 32,
        /* *fields     */ soc_VLAN_0_BCM56270_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56275_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 23,
        /* *fields     */ soc_VLAN_0_BCM56275_A0fmt_fields,
        /* bits        */ 133,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56340_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_VLAN_0_BCM56340_A0fmt_fields,
        /* bits        */ 138,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56370_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 23,
        /* *fields     */ soc_VLAN_0_BCM56370_A0fmt_fields,
        /* bits        */ 133,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56440_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VLAN_0_BCM56440_A0fmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56440_B0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_VLAN_0_BCM56440_A0fmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56450_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 41,
        /* *fields     */ soc_VLAN_0_BCM56450_A0fmt_fields,
        /* bits        */ 322,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56450_B0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 41,
        /* *fields     */ soc_VLAN_0_BCM56450_A0fmt_fields,
        /* bits        */ 322,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56450_B1fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 41,
        /* *fields     */ soc_VLAN_0_BCM56450_A0fmt_fields,
        /* bits        */ 322,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56470_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_VLAN_0_BCM56470_A0fmt_fields,
        /* bits        */ 133,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56560_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_VLAN_0_BCM56560_A0fmt_fields,
        /* bits        */ 148,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56560_B0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_VLAN_0_BCM56560_A0fmt_fields,
        /* bits        */ 148,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56640_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_VLAN_0_BCM56640_A0fmt_fields,
        /* bits        */ 166,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56670_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_VLAN_0_BCM56560_A0fmt_fields,
        /* bits        */ 148,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56670_B0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_VLAN_0_BCM56560_A0fmt_fields,
        /* bits        */ 148,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56670_C0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_VLAN_0_BCM56560_A0fmt_fields,
        /* bits        */ 148,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56770_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_VLAN_0_BCM56870_A0fmt_fields,
        /* bits        */ 133,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56840_B0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 21,
        /* *fields     */ soc_VLAN_0_BCM56840_B0fmt_fields,
        /* bits        */ 111,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56850_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 30,
        /* *fields     */ soc_VLAN_0_BCM56850_A0fmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56860_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_VLAN_0_BCM56860_A0fmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56870_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_VLAN_0_BCM56870_A0fmt_fields,
        /* bits        */ 133,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56960_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_VLAN_0_BCM56960_A0fmt_fields,
        /* bits        */ 133,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VLAN_0_BCM56965_A0fmt */ 
        /* format            VLAN_0fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_VLAN_0_BCM56960_A0fmt_fields,
        /* bits        */ 133,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56260_A0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_1_BCM56260_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56260_B0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_1_BCM56260_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56270_A0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_1_BCM56270_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56340_A0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_VLAN_1_BCM56640_A0fmt_fields,
        /* bits        */ 201,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56440_A0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_1_BCM56440_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56440_B0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VLAN_1_BCM56440_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56450_A0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_1_BCM56450_A0fmt_fields,
        /* bits        */ 180,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56450_B0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_1_BCM56450_A0fmt_fields,
        /* bits        */ 180,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56450_B1fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_1_BCM56450_A0fmt_fields,
        /* bits        */ 180,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56560_A0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VLAN_1_BCM56560_A0fmt_fields,
        /* bits        */ 88,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56560_B0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VLAN_1_BCM56560_A0fmt_fields,
        /* bits        */ 88,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56640_A0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_VLAN_1_BCM56640_A0fmt_fields,
        /* bits        */ 201,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56670_A0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VLAN_1_BCM56670_A0fmt_fields,
        /* bits        */ 88,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56670_B0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VLAN_1_BCM56670_A0fmt_fields,
        /* bits        */ 88,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56670_C0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VLAN_1_BCM56670_A0fmt_fields,
        /* bits        */ 88,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56840_B0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_VLAN_1_BCM56840_B0fmt_fields,
        /* bits        */ 207,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56850_A0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VLAN_1_BCM56850_A0fmt_fields,
        /* bits        */ 287,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56860_A0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VLAN_1_BCM56860_A0fmt_fields,
        /* bits        */ 118,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56960_A0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_VLAN_1_BCM56960_A0fmt_fields,
        /* bits        */ 351,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VLAN_1_BCM56965_A0fmt */ 
        /* format            VLAN_1fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_VLAN_1_BCM56960_A0fmt_fields,
        /* bits        */ 351,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_VLAN_DROPfmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROPfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56260_A0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56260_B0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56270_A0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56340_A0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_DROP_BCM56640_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56450_A0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56850_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56450_B0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56850_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56450_B1fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56850_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56524_A0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROPfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56560_A0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56560_B0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56640_A0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_DROP_BCM56640_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56670_A0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56670_B0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56670_C0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56685_B0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROPfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56850_A0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56850_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56860_A0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56850_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56960_A0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56965_A0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_BCM56970_A0fmt */ 
        /* format            VLAN_DROPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_VECTORfmt */ 
        /* format            VLAN_DROP_VECTORfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_DROP_VECTORfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VLAN_DROP_VECTOR_BCM56980_A0fmt */ 
        /* format            VLAN_DROP_VECTORfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_DROP_VECTOR_BCM56980_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VLAN_DROP_VECTOR_BCM56980_B0fmt */ 
        /* format            VLAN_DROP_VECTORfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_VLAN_DROP_VECTOR_BCM56980_A0fmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VLAN_HDRfmt */ 
        /* format            VLAN_HDRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VLAN_HDRfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VLAN_TAG_COMPOSITESfmt */ 
        /* format            VLAN_TAG_COMPOSITESfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_VLAN_TAG_COMPOSITESfmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VLAN_TAG_HDRfmt */ 
        /* format            VLAN_TAG_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VLAN_TAG_HDRfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VLAN_XLATE_1_DATAfmt */ 
        /* format            VLAN_XLATE_1_DATAfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_VLAN_XLATE_1_DATAfmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VLAN_XLATE_1_DATA_BCM56340_A0fmt */ 
        /* format            VLAN_XLATE_1_DATAfmt */
        /* nFields     */ 41,
        /* *fields     */ soc_VLAN_XLATE_1_DATA_BCM56340_A0fmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VLAN_XLATE_2_DATAfmt */ 
        /* format            VLAN_XLATE_2_DATAfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_VLAN_XLATE_2_DATAfmt_fields,
        /* bits        */ 105,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VLAN_XLATE_2_DATA_BCM56340_A0fmt */ 
        /* format            VLAN_XLATE_2_DATAfmt */
        /* nFields     */ 34,
        /* *fields     */ soc_VLAN_XLATE_2_DATA_BCM56340_A0fmt_fields,
        /* bits        */ 105,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_VLAN_XLATE_KEYfmt */ 
        /* format            VLAN_XLATE_KEYfmt */
        /* nFields     */ 41,
        /* *fields     */ soc_VLAN_XLATE_KEYfmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_VLAN_XLATE_KEY_BCM56340_A0fmt */ 
        /* format            VLAN_XLATE_KEYfmt */
        /* nFields     */ 41,
        /* *fields     */ soc_VLAN_XLATE_KEY_BCM56340_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VNTAG_ETAG_ACTION_SETfmt */ 
        /* format            VNTAG_ETAG_ACTION_SETfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_VNTAG_ETAG_ACTION_SETfmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VNTAG_ETAG_ASSIGN_ACTION_SETfmt */ 
        /* format            VNTAG_ETAG_ASSIGN_ACTION_SETfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VNTAG_ETAG_ASSIGN_ACTION_SETfmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDRfmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDRfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM53400_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM53540_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM53570_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM53570_B0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56070_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56160_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56260_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56260_B0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56270_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56275_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56370_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56470_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56560_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56560_B0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56670_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56670_B0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56670_C0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56770_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56870_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56960_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56965_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56970_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56980_A0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_VNTAG_HDR_BCM56980_B0fmt */ 
        /* format            VNTAG_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_VNTAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VPLAG_CONTROLS_ACTION_SETfmt */ 
        /* format            VPLAG_CONTROLS_ACTION_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_VPLAG_CONTROLS_ACTION_SETfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VSAN_ACTION_SETfmt */ 
        /* format            VSAN_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VSAN_ACTION_SETfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VXLAN_HDRfmt */ 
        /* format            VXLAN_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_VXLAN_HDRfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VXLT2_ASSIGNED_TAGS_L3_TYPE_DOPfmt */ 
        /* format            VXLT2_ASSIGNED_TAGS_L3_TYPE_DOPfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_VXLT2_ASSIGNED_TAGS_L3_TYPE_DOPfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VXLT_ACTION_SETfmt */ 
        /* format            VXLT_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_VXLT_ACTION_SETfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VXLT_CTRL_ID_SEL_ENCODING_FORMATfmt */ 
        /* format            VXLT_CTRL_ID_SEL_ENCODING_FORMATfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_VXLT_CTRL_ID_SEL_ENCODING_FORMATfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_VXLT_DROP_VECTORfmt */ 
        /* format            VXLT_DROP_VECTORfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_VXLT_DROP_VECTORfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

