<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Fri Aug  9 11:27:21 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO2-2000HC,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY PORT 'FT601_CLK' 100.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "FT601_CLK" 100.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.474ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/tx_active_24</A>  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/tx_active_24</A>  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               0.461ns  (50.8% logic, 49.2% route), 2 logic levels.

 Constraint Details:

      0.461ns physical path delay ft601_comp/SLICE_51 to ft601_comp/SLICE_51 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.474ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:REG_DEL, 0.133,R9C13B.CLK,R9C13B.Q0,ft601_comp/SLICE_51:ROUTE, 0.227,R9C13B.Q0,R9C13B.B0,ft601_comp/tx_active:CTOF_DEL, 0.101,R9C13B.B0,R9C13B.F0,ft601_comp/SLICE_51:ROUTE, 0.000,R9C13B.F0,R9C13B.DI0,ft601_comp/tx_active_N_325">Data path</A> ft601_comp/SLICE_51 to ft601_comp/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C13B.CLK to      R9C13B.Q0 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE         2     0.227<A href="#@net:ft601_comp/tx_active:R9C13B.Q0:R9C13B.B0:0.227">      R9C13B.Q0 to R9C13B.B0     </A> <A href="#@net:ft601_comp/tx_active">ft601_comp/tx_active</A>
CTOF_DEL    ---     0.101      R9C13B.B0 to      R9C13B.F0 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE         1     0.000<A href="#@net:ft601_comp/tx_active_N_325:R9C13B.F0:R9C13B.DI0:0.000">      R9C13B.F0 to R9C13B.DI0    </A> <A href="#@net:ft601_comp/tx_active_N_325">ft601_comp/tx_active_N_325</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    0.461   (50.8% logic, 49.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.785,63.PADDI,R9C13B.CLK,FT601_CLK_c">Source Clock Path</A> FT601_CLK to ft601_comp/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.785<A href="#@net:FT601_CLK_c:63.PADDI:R9C13B.CLK:0.785">       63.PADDI to R9C13B.CLK    </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.785   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.785,63.PADDI,R9C13B.CLK,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to ft601_comp/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.785<A href="#@net:FT601_CLK_c:63.PADDI:R9C13B.CLK:0.785">       63.PADDI to R9C13B.CLK    </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.785   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.748ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               0.788ns  (55.3% logic, 44.7% route), 1 logic levels.

 Constraint Details:

      0.788ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_0_7 meets
      0.040ns CS_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.040ns) by 0.748ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 0.436,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 0.352,EBR_R8C5.EF,EBR_R8C5.EMPTYI,fifo_emp">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.436  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     0.352<A href="#@net:fifo_emp:EBR_R8C5.EF:EBR_R8C5.EMPTYI:0.352">    EBR_R8C5.EF to EBR_R8C5.EMPTYI</A> <A href="#@net:fifo_emp">fifo_emp</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    0.788   (55.3% logic, 44.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.839,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.839<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:0.839">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.839   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.839,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.839<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:0.839">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.839   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.748ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_1_6">cdc_fifo_inst/async_fifo_1_6</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               0.788ns  (55.3% logic, 44.7% route), 1 logic levels.

 Constraint Details:

      0.788ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_1_6 meets
      0.040ns CS_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.040ns) by 0.748ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 0.436,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 0.352,EBR_R8C5.EF,EBR_R8C2.EMPTYI,fifo_emp">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.436  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     0.352<A href="#@net:fifo_emp:EBR_R8C5.EF:EBR_R8C2.EMPTYI:0.352">    EBR_R8C5.EF to EBR_R8C2.EMPTYI</A> <A href="#@net:fifo_emp">fifo_emp</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    0.788   (55.3% logic, 44.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.839,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.839<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:0.839">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.839   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.839,63.PADDI,EBR_R8C2.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.839<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C2.CLKR:0.839">       63.PADDI to EBR_R8C2.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.839   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.787ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/tx_active_24</A>  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/tx_active_24</A>  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               0.774ns  (43.3% logic, 56.7% route), 3 logic levels.

 Constraint Details:

      0.774ns physical path delay ft601_comp/SLICE_51 to ft601_comp/SLICE_51 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.787ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:REG_DEL, 0.133,R9C13B.CLK,R9C13B.Q0,ft601_comp/SLICE_51:ROUTE, 0.227,R9C13B.Q0,R9C13B.B1,ft601_comp/tx_active:CTOF_DEL, 0.101,R9C13B.B1,R9C13B.F1,ft601_comp/SLICE_51:ROUTE, 0.212,R9C13B.F1,R9C13B.A0,tx_active_N_326:CTOF_DEL, 0.101,R9C13B.A0,R9C13B.F0,ft601_comp/SLICE_51:ROUTE, 0.000,R9C13B.F0,R9C13B.DI0,ft601_comp/tx_active_N_325">Data path</A> ft601_comp/SLICE_51 to ft601_comp/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C13B.CLK to      R9C13B.Q0 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE         2     0.227<A href="#@net:ft601_comp/tx_active:R9C13B.Q0:R9C13B.B1:0.227">      R9C13B.Q0 to R9C13B.B1     </A> <A href="#@net:ft601_comp/tx_active">ft601_comp/tx_active</A>
CTOF_DEL    ---     0.101      R9C13B.B1 to      R9C13B.F1 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE        18     0.212<A href="#@net:tx_active_N_326:R9C13B.F1:R9C13B.A0:0.212">      R9C13B.F1 to R9C13B.A0     </A> <A href="#@net:tx_active_N_326">tx_active_N_326</A>
CTOF_DEL    ---     0.101      R9C13B.A0 to      R9C13B.F0 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE         1     0.000<A href="#@net:ft601_comp/tx_active_N_325:R9C13B.F0:R9C13B.DI0:0.000">      R9C13B.F0 to R9C13B.DI0    </A> <A href="#@net:ft601_comp/tx_active_N_325">ft601_comp/tx_active_N_325</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    0.774   (43.3% logic, 56.7% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.785,63.PADDI,R9C13B.CLK,FT601_CLK_c">Source Clock Path</A> FT601_CLK to ft601_comp/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.785<A href="#@net:FT601_CLK_c:63.PADDI:R9C13B.CLK:0.785">       63.PADDI to R9C13B.CLK    </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.785   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.785,63.PADDI,R9C13B.CLK,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to ft601_comp/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.785<A href="#@net:FT601_CLK_c:63.PADDI:R9C13B.CLK:0.785">       63.PADDI to R9C13B.CLK    </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.785   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.890ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_3_4">cdc_fifo_inst/async_fifo_3_4</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               0.930ns  (46.9% logic, 53.1% route), 1 logic levels.

 Constraint Details:

      0.930ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_3_4 meets
      0.040ns CS_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.040ns) by 0.890ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 0.436,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 0.494,EBR_R8C5.EF,EBR_R8C8.EMPTYI,fifo_emp">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.436  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     0.494<A href="#@net:fifo_emp:EBR_R8C5.EF:EBR_R8C8.EMPTYI:0.494">    EBR_R8C5.EF to EBR_R8C8.EMPTYI</A> <A href="#@net:fifo_emp">fifo_emp</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    0.930   (46.9% logic, 53.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.839,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.839<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:0.839">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.839   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.839,63.PADDI,EBR_R8C8.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.839<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C8.CLKR:0.839">       63.PADDI to EBR_R8C8.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.839   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.895ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_2_5">cdc_fifo_inst/async_fifo_2_5</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               0.935ns  (46.6% logic, 53.4% route), 1 logic levels.

 Constraint Details:

      0.935ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_2_5 meets
      0.040ns CS_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.040ns) by 0.895ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 0.436,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 0.499,EBR_R8C5.EF,EBR_R8C11.EMPTYI,fifo_emp">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.436  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     0.499<A href="#@net:fifo_emp:EBR_R8C5.EF:EBR_R8C11.EMPTYI:0.499">    EBR_R8C5.EF to EBR_R8C11.EMPTYI</A> <A href="#@net:fifo_emp">fifo_emp</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    0.935   (46.6% logic, 53.4% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.839,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.839<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:0.839">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.839   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.839,63.PADDI,EBR_R8C11.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.839<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C11.CLKR:0.839">       63.PADDI to EBR_R8C11.CLKR</A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.839   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.997ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_5_2">cdc_fifo_inst/async_fifo_5_2</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               1.037ns  (42.0% logic, 58.0% route), 1 logic levels.

 Constraint Details:

      1.037ns physical path delay cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_5_2 meets
      0.040ns CS_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.040ns) by 0.997ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:C2Q_DEL, 0.436,EBR_R8C5.CLKR,EBR_R8C5.EF,cdc_fifo_inst/async_fifo_0_7:ROUTE, 0.601,EBR_R8C5.EF,EBR_R8C15.EMPTYI,fifo_emp">Data path</A> cdc_fifo_inst/async_fifo_0_7 to cdc_fifo_inst/async_fifo_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.436  EBR_R8C5.CLKR to    EBR_R8C5.EF <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE        10     0.601<A href="#@net:fifo_emp:EBR_R8C5.EF:EBR_R8C15.EMPTYI:0.601">    EBR_R8C5.EF to EBR_R8C15.EMPTYI</A> <A href="#@net:fifo_emp">fifo_emp</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    1.037   (42.0% logic, 58.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.839,63.PADDI,EBR_R8C5.CLKR,FT601_CLK_c">Source Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.839<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C5.CLKR:0.839">       63.PADDI to EBR_R8C5.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.839   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.839,63.PADDI,EBR_R8C15.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.839<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C15.CLKR:0.839">       63.PADDI to EBR_R8C15.CLKR</A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.839   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.007ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/tx_active_24</A>  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_1_6">cdc_fifo_inst/async_fifo_1_6</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               1.124ns  (20.8% logic, 79.2% route), 2 logic levels.

 Constraint Details:

      1.124ns physical path delay ft601_comp/SLICE_51 to cdc_fifo_inst/async_fifo_1_6 meets
      0.063ns CE_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.117ns) by 1.007ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:REG_DEL, 0.133,R9C13B.CLK,R9C13B.Q0,ft601_comp/SLICE_51:ROUTE, 0.227,R9C13B.Q0,R9C13B.B1,ft601_comp/tx_active:CTOF_DEL, 0.101,R9C13B.B1,R9C13B.F1,ft601_comp/SLICE_51:ROUTE, 0.663,R9C13B.F1,EBR_R8C2.ORE,tx_active_N_326">Data path</A> ft601_comp/SLICE_51 to cdc_fifo_inst/async_fifo_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C13B.CLK to      R9C13B.Q0 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE         2     0.227<A href="#@net:ft601_comp/tx_active:R9C13B.Q0:R9C13B.B1:0.227">      R9C13B.Q0 to R9C13B.B1     </A> <A href="#@net:ft601_comp/tx_active">ft601_comp/tx_active</A>
CTOF_DEL    ---     0.101      R9C13B.B1 to      R9C13B.F1 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE        18     0.663<A href="#@net:tx_active_N_326:R9C13B.F1:EBR_R8C2.ORE:0.663">      R9C13B.F1 to EBR_R8C2.ORE  </A> <A href="#@net:tx_active_N_326">tx_active_N_326</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    1.124   (20.8% logic, 79.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.785,63.PADDI,R9C13B.CLK,FT601_CLK_c">Source Clock Path</A> FT601_CLK to ft601_comp/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.785<A href="#@net:FT601_CLK_c:63.PADDI:R9C13B.CLK:0.785">       63.PADDI to R9C13B.CLK    </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.785   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.839,63.PADDI,EBR_R8C2.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_1_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.839<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C2.CLKR:0.839">       63.PADDI to EBR_R8C2.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.839   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.007ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/tx_active_24</A>  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_3_4">cdc_fifo_inst/async_fifo_3_4</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               1.124ns  (20.8% logic, 79.2% route), 2 logic levels.

 Constraint Details:

      1.124ns physical path delay ft601_comp/SLICE_51 to cdc_fifo_inst/async_fifo_3_4 meets
      0.063ns CE_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.117ns) by 1.007ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:REG_DEL, 0.133,R9C13B.CLK,R9C13B.Q0,ft601_comp/SLICE_51:ROUTE, 0.227,R9C13B.Q0,R9C13B.B1,ft601_comp/tx_active:CTOF_DEL, 0.101,R9C13B.B1,R9C13B.F1,ft601_comp/SLICE_51:ROUTE, 0.663,R9C13B.F1,EBR_R8C8.ORE,tx_active_N_326">Data path</A> ft601_comp/SLICE_51 to cdc_fifo_inst/async_fifo_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C13B.CLK to      R9C13B.Q0 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE         2     0.227<A href="#@net:ft601_comp/tx_active:R9C13B.Q0:R9C13B.B1:0.227">      R9C13B.Q0 to R9C13B.B1     </A> <A href="#@net:ft601_comp/tx_active">ft601_comp/tx_active</A>
CTOF_DEL    ---     0.101      R9C13B.B1 to      R9C13B.F1 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE        18     0.663<A href="#@net:tx_active_N_326:R9C13B.F1:EBR_R8C8.ORE:0.663">      R9C13B.F1 to EBR_R8C8.ORE  </A> <A href="#@net:tx_active_N_326">tx_active_N_326</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    1.124   (20.8% logic, 79.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.785,63.PADDI,R9C13B.CLK,FT601_CLK_c">Source Clock Path</A> FT601_CLK to ft601_comp/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.785<A href="#@net:FT601_CLK_c:63.PADDI:R9C13B.CLK:0.785">       63.PADDI to R9C13B.CLK    </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.785   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.839,63.PADDI,EBR_R8C8.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_3_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.839<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C8.CLKR:0.839">       63.PADDI to EBR_R8C8.CLKR </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.839   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.007ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/tx_active_24</A>  (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_2_5">cdc_fifo_inst/async_fifo_2_5</A>(ASIC)  (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A> +)

   Delay:               1.124ns  (20.8% logic, 79.2% route), 2 logic levels.

 Constraint Details:

      1.124ns physical path delay ft601_comp/SLICE_51 to cdc_fifo_inst/async_fifo_2_5 meets
      0.063ns CE_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.117ns) by 1.007ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:REG_DEL, 0.133,R9C13B.CLK,R9C13B.Q0,ft601_comp/SLICE_51:ROUTE, 0.227,R9C13B.Q0,R9C13B.B1,ft601_comp/tx_active:CTOF_DEL, 0.101,R9C13B.B1,R9C13B.F1,ft601_comp/SLICE_51:ROUTE, 0.663,R9C13B.F1,EBR_R8C11.ORE,tx_active_N_326">Data path</A> ft601_comp/SLICE_51 to cdc_fifo_inst/async_fifo_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C13B.CLK to      R9C13B.Q0 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A> (from <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
ROUTE         2     0.227<A href="#@net:ft601_comp/tx_active:R9C13B.Q0:R9C13B.B1:0.227">      R9C13B.Q0 to R9C13B.B1     </A> <A href="#@net:ft601_comp/tx_active">ft601_comp/tx_active</A>
CTOF_DEL    ---     0.101      R9C13B.B1 to      R9C13B.F1 <A href="#@comp:ft601_comp/SLICE_51">ft601_comp/SLICE_51</A>
ROUTE        18     0.663<A href="#@net:tx_active_N_326:R9C13B.F1:EBR_R8C11.ORE:0.663">      R9C13B.F1 to EBR_R8C11.ORE </A> <A href="#@net:tx_active_N_326">tx_active_N_326</A> (to <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>)
                  --------
                    1.124   (20.8% logic, 79.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.785,63.PADDI,R9C13B.CLK,FT601_CLK_c">Source Clock Path</A> FT601_CLK to ft601_comp/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.785<A href="#@net:FT601_CLK_c:63.PADDI:R9C13B.CLK:0.785">       63.PADDI to R9C13B.CLK    </A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.785   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY PORT 'FT601_CLK' 100.000000 MHz ;:ROUTE, 0.839,63.PADDI,EBR_R8C11.CLKR,FT601_CLK_c">Destination Clock Path</A> FT601_CLK to cdc_fifo_inst/async_fifo_2_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     0.839<A href="#@net:FT601_CLK_c:63.PADDI:EBR_R8C11.CLKR:0.839">       63.PADDI to EBR_R8C11.CLKR</A> <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>
                  --------
                    0.839   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'sclk' 75.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "sclk" 75.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_78">deser_inst/lnk_trnd_buf_i0_i2</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/SLICE_78">deser_inst/lnk_trnd_buf_i0_i3</A>  (to <A href="#@net:sclk">sclk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay deser_inst/SLICE_78 to deser_inst/SLICE_78 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.133,R9C13C.CLK,R9C13C.Q0,deser_inst/SLICE_78:ROUTE, 0.154,R9C13C.Q0,R9C13C.M1,deser_inst/lnk_trnd_buf_2">Data path</A> deser_inst/SLICE_78 to deser_inst/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C13C.CLK to      R9C13C.Q0 <A href="#@comp:deser_inst/SLICE_78">deser_inst/SLICE_78</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         2     0.154<A href="#@net:deser_inst/lnk_trnd_buf_2:R9C13C.Q0:R9C13C.M1:0.154">      R9C13C.Q0 to R9C13C.M1     </A> <A href="#@net:deser_inst/lnk_trnd_buf_2">deser_inst/lnk_trnd_buf_2</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R9C13C.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C13C.CLK:0.670"> BCLKDIV0.CDIVX to R9C13C.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R9C13C.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C13C.CLK:0.670"> BCLKDIV0.CDIVX to R9C13C.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_71">deser_inst/counter_FSM_i4</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/SLICE_71">deser_inst/counter_FSM_i5</A>  (to <A href="#@net:sclk">sclk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay deser_inst/SLICE_71 to deser_inst/SLICE_71 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.133,R10C11B.CLK,R10C11B.Q0,deser_inst/SLICE_71:ROUTE, 0.154,R10C11B.Q0,R10C11B.M1,deser_inst/n259">Data path</A> deser_inst/SLICE_71 to deser_inst/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11B.CLK to     R10C11B.Q0 <A href="#@comp:deser_inst/SLICE_71">deser_inst/SLICE_71</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE        10     0.154<A href="#@net:deser_inst/n259:R10C11B.Q0:R10C11B.M1:0.154">     R10C11B.Q0 to R10C11B.M1    </A> <A href="#@net:deser_inst/n259">deser_inst/n259</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R10C11B.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R10C11B.CLK:0.670"> BCLKDIV0.CDIVX to R10C11B.CLK   </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R10C11B.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R10C11B.CLK:0.670"> BCLKDIV0.CDIVX to R10C11B.CLK   </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_80">deser_inst/counter_FSM_i2</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/SLICE_80">deser_inst/counter_FSM_i3</A>  (to <A href="#@net:sclk">sclk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay deser_inst/SLICE_80 to deser_inst/SLICE_80 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.133,R10C11A.CLK,R10C11A.Q0,deser_inst/SLICE_80:ROUTE, 0.154,R10C11A.Q0,R10C11A.M1,deser_inst/bit_slip_N_89">Data path</A> deser_inst/SLICE_80 to deser_inst/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11A.CLK to     R10C11A.Q0 <A href="#@comp:deser_inst/SLICE_80">deser_inst/SLICE_80</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         9     0.154<A href="#@net:deser_inst/bit_slip_N_89:R10C11A.Q0:R10C11A.M1:0.154">     R10C11A.Q0 to R10C11A.M1    </A> <A href="#@net:deser_inst/bit_slip_N_89">deser_inst/bit_slip_N_89</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R10C11A.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R10C11A.CLK:0.670"> BCLKDIV0.CDIVX to R10C11A.CLK   </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R10C11A.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R10C11A.CLK:0.670"> BCLKDIV0.CDIVX to R10C11A.CLK   </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_29">deser_inst/lnk_trnd_buf_i0_i0</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/SLICE_29">deser_inst/lnk_trnd_buf_i0_i1</A>  (to <A href="#@net:sclk">sclk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay deser_inst/SLICE_29 to deser_inst/SLICE_29 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.133,R9C12D.CLK,R9C12D.Q0,deser_inst/SLICE_29:ROUTE, 0.154,R9C12D.Q0,R9C12D.M1,deser_inst/lnk_trnd_buf_0">Data path</A> deser_inst/SLICE_29 to deser_inst/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C12D.CLK to      R9C12D.Q0 <A href="#@comp:deser_inst/SLICE_29">deser_inst/SLICE_29</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         2     0.154<A href="#@net:deser_inst/lnk_trnd_buf_0:R9C12D.Q0:R9C12D.M1:0.154">      R9C12D.Q0 to R9C12D.M1     </A> <A href="#@net:deser_inst/lnk_trnd_buf_0">deser_inst/lnk_trnd_buf_0</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R9C12D.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C12D.CLK:0.670"> BCLKDIV0.CDIVX to R9C12D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R9C12D.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C12D.CLK:0.670"> BCLKDIV0.CDIVX to R9C12D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.307ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_80">deser_inst/counter_FSM_i3</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/SLICE_71">deser_inst/counter_FSM_i4</A>  (to <A href="#@net:sclk">sclk</A> +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay deser_inst/SLICE_80 to deser_inst/SLICE_71 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.133,R10C11A.CLK,R10C11A.Q1,deser_inst/SLICE_80:ROUTE, 0.155,R10C11A.Q1,R10C11B.M0,deser_inst/n260">Data path</A> deser_inst/SLICE_80 to deser_inst/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11A.CLK to     R10C11A.Q1 <A href="#@comp:deser_inst/SLICE_80">deser_inst/SLICE_80</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE        11     0.155<A href="#@net:deser_inst/n260:R10C11A.Q1:R10C11B.M0:0.155">     R10C11A.Q1 to R10C11B.M0    </A> <A href="#@net:deser_inst/n260">deser_inst/n260</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R10C11A.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R10C11A.CLK:0.670"> BCLKDIV0.CDIVX to R10C11A.CLK   </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R10C11B.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R10C11B.CLK:0.670"> BCLKDIV0.CDIVX to R10C11B.CLK   </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.309ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_68">deser_inst/q10_buf__i0</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_66">deser_inst/q__i0</A>  (to <A href="#@net:sclk">sclk</A> +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay SLICE_68 to SLICE_66 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.309ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.133,R7C13D.CLK,R7C13D.Q0,SLICE_68:ROUTE, 0.157,R7C13D.Q0,R7C12D.M0,deser_inst/q10_buf_0">Data path</A> SLICE_68 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13D.CLK to      R7C13D.Q0 <A href="#@comp:SLICE_68">SLICE_68</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         3     0.157<A href="#@net:deser_inst/q10_buf_0:R7C13D.Q0:R7C12D.M0:0.157">      R7C13D.Q0 to R7C12D.M0     </A> <A href="#@net:deser_inst/q10_buf_0">deser_inst/q10_buf_0</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R7C13D.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C13D.CLK:0.670"> BCLKDIV0.CDIVX to R7C13D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R7C12D.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C12D.CLK:0.670"> BCLKDIV0.CDIVX to R7C12D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.346ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_53">decoder_inst/dec_data_i4</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FIFO8KB    Port           <A href="#@comp:cdc_fifo_inst/async_fifo_0_7">cdc_fifo_inst/async_fifo_0_7</A>(ASIC)  (to <A href="#@net:sclk">sclk</A> +)

   Delay:               0.452ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.452ns physical path delay SLICE_53 to cdc_fifo_inst/async_fifo_0_7 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.055ns skew requirement (totaling 0.106ns) by 0.346ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.133,R7C7B.CLK,R7C7B.Q1,SLICE_53:ROUTE, 0.319,R7C7B.Q1,EBR_R8C5.DI3,send_data_3">Data path</A> SLICE_53 to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C7B.CLK to       R7C7B.Q1 <A href="#@comp:SLICE_53">SLICE_53</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         1     0.319<A href="#@net:send_data_3:R7C7B.Q1:EBR_R8C5.DI3:0.319">       R7C7B.Q1 to EBR_R8C5.DI3  </A> <A href="#@net:send_data_3">send_data_3</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    0.452   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R7C7B.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C7B.CLK:0.670"> BCLKDIV0.CDIVX to R7C7B.CLK     </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.725,BCLKDIV0.CDIVX,EBR_R8C5.CLKW,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to cdc_fifo_inst/async_fifo_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.725<A href="#@net:sclk:BCLKDIV0.CDIVX:EBR_R8C5.CLKW:0.725"> BCLKDIV0.CDIVX to EBR_R8C5.CLKW </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.725   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.379ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_28">deser_inst/hold_slip__i2</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/SLICE_28">deser_inst/hold_slip__i2</A>  (to <A href="#@net:sclk">sclk</A> +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay deser_inst/SLICE_28 to deser_inst/SLICE_28 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.133,R9C15D.CLK,R9C15D.Q1,deser_inst/SLICE_28:ROUTE, 0.132,R9C15D.Q1,R9C15D.A1,deser_inst/hold_slip_2:CTOF_DEL, 0.101,R9C15D.A1,R9C15D.F1,deser_inst/SLICE_28:ROUTE, 0.000,R9C15D.F1,R9C15D.DI1,deser_inst/n194">Data path</A> deser_inst/SLICE_28 to deser_inst/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C15D.CLK to      R9C15D.Q1 <A href="#@comp:deser_inst/SLICE_28">deser_inst/SLICE_28</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         2     0.132<A href="#@net:deser_inst/hold_slip_2:R9C15D.Q1:R9C15D.A1:0.132">      R9C15D.Q1 to R9C15D.A1     </A> <A href="#@net:deser_inst/hold_slip_2">deser_inst/hold_slip_2</A>
CTOF_DEL    ---     0.101      R9C15D.A1 to      R9C15D.F1 <A href="#@comp:deser_inst/SLICE_28">deser_inst/SLICE_28</A>
ROUTE         1     0.000<A href="#@net:deser_inst/n194:R9C15D.F1:R9C15D.DI1:0.000">      R9C15D.F1 to R9C15D.DI1    </A> <A href="#@net:deser_inst/n194">deser_inst/n194</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R9C15D.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C15D.CLK:0.670"> BCLKDIV0.CDIVX to R9C15D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R9C15D.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C15D.CLK:0.670"> BCLKDIV0.CDIVX to R9C15D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.380ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_28">deser_inst/hold_slip__i1</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/SLICE_28">deser_inst/hold_slip__i1</A>  (to <A href="#@net:sclk">sclk</A> +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay deser_inst/SLICE_28 to deser_inst/SLICE_28 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.133,R9C15D.CLK,R9C15D.Q0,deser_inst/SLICE_28:ROUTE, 0.133,R9C15D.Q0,R9C15D.A0,deser_inst/hold_slip_1:CTOF_DEL, 0.101,R9C15D.A0,R9C15D.F0,deser_inst/SLICE_28:ROUTE, 0.000,R9C15D.F0,R9C15D.DI0,deser_inst/n1218">Data path</A> deser_inst/SLICE_28 to deser_inst/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C15D.CLK to      R9C15D.Q0 <A href="#@comp:deser_inst/SLICE_28">deser_inst/SLICE_28</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         3     0.133<A href="#@net:deser_inst/hold_slip_1:R9C15D.Q0:R9C15D.A0:0.133">      R9C15D.Q0 to R9C15D.A0     </A> <A href="#@net:deser_inst/hold_slip_1">deser_inst/hold_slip_1</A>
CTOF_DEL    ---     0.101      R9C15D.A0 to      R9C15D.F0 <A href="#@comp:deser_inst/SLICE_28">deser_inst/SLICE_28</A>
ROUTE         1     0.000<A href="#@net:deser_inst/n1218:R9C15D.F0:R9C15D.DI0:0.000">      R9C15D.F0 to R9C15D.DI0    </A> <A href="#@net:deser_inst/n1218">deser_inst/n1218</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R9C15D.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C15D.CLK:0.670"> BCLKDIV0.CDIVX to R9C15D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R9C15D.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C15D.CLK:0.670"> BCLKDIV0.CDIVX to R9C15D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.383ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_42">deser_inst/q_tmp_i0_i2</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/SLICE_34">deser_inst/q10_buf__i2</A>  (to <A href="#@net:sclk">sclk</A> +)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay deser_inst/SLICE_42 to deser_inst/SLICE_34 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.383ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:REG_DEL, 0.133,R9C13A.CLK,R9C13A.Q0,deser_inst/SLICE_42:ROUTE, 0.136,R9C13A.Q0,R9C13D.C0,deser_inst/q_tmp_2:CTOF_DEL, 0.101,R9C13D.C0,R9C13D.F0,deser_inst/SLICE_34:ROUTE, 0.000,R9C13D.F0,R9C13D.DI0,deser_inst/n648">Data path</A> deser_inst/SLICE_42 to deser_inst/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C13A.CLK to      R9C13A.Q0 <A href="#@comp:deser_inst/SLICE_42">deser_inst/SLICE_42</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         1     0.136<A href="#@net:deser_inst/q_tmp_2:R9C13A.Q0:R9C13D.C0:0.136">      R9C13A.Q0 to R9C13D.C0     </A> <A href="#@net:deser_inst/q_tmp_2">deser_inst/q_tmp_2</A>
CTOF_DEL    ---     0.101      R9C13D.C0 to      R9C13D.F0 <A href="#@comp:deser_inst/SLICE_34">deser_inst/SLICE_34</A>
ROUTE         1     0.000<A href="#@net:deser_inst/n648:R9C13D.F0:R9C13D.DI0:0.000">      R9C13D.F0 to R9C13D.DI0    </A> <A href="#@net:deser_inst/n648">deser_inst/n648</A> (to <A href="#@net:sclk">sclk</A>)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R9C13A.CLK,sclk">Source Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C13A.CLK:0.670"> BCLKDIV0.CDIVX to R9C13A.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'sclk' 75.000000 MHz ;:ROUTE, 0.670,BCLKDIV0.CDIVX,R9C13D.CLK,sclk">Destination Clock Path</A> deser_inst/ddrx4_inst/Inst7_CLKDIVC to deser_inst/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C13D.CLK:0.670"> BCLKDIV0.CDIVX to R9C13D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    0.670   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY NET 'clk_int' 133.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "clk_int" 133.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.304ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_19">deser_inst/ddrx4_inst/Inst5_rx_sync/LOCK_P1_REG_Z130</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45">deser_inst/ddrx4_inst/Inst5_rx_sync/LOCK_P2_REG_Z128</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay deser_inst/SLICE_19 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.133,R9C11C.CLK,R9C11C.Q1,deser_inst/SLICE_19:ROUTE, 0.152,R9C11C.Q1,R9C11A.M1,deser_inst/ddrx4_inst/Inst5_rx_sync/LOCK_P1">Data path</A> deser_inst/SLICE_19 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q1 <A href="#@comp:deser_inst/SLICE_19">deser_inst/SLICE_19</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE         1     0.152<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/LOCK_P1:R9C11C.Q1:R9C11A.M1:0.152">      R9C11C.Q1 to R9C11A.M1     </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/LOCK_P1">deser_inst/ddrx4_inst/Inst5_rx_sync/LOCK_P1</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R9C11C.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R9C11C.CLK:1.416">        OSC.OSC to R9C11C.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R9C11A.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R9C11A.CLK:1.416">        OSC.OSC to R9C11A.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.379ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_25">deser_inst/ddrx4_inst/Inst5_rx_sync/UDDCNTLN_REG_Z104</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_25">deser_inst/ddrx4_inst/Inst5_rx_sync/UDDCNTLN_REG_Z104</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_25 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_25 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.133,R10C10C.CLK,R10C10C.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_25:ROUTE, 0.132,R10C10C.Q0,R10C10C.A0,deser_inst/ddrx4_inst/uddcntln_i:CTOF_DEL, 0.101,R10C10C.A0,R10C10C.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_25:ROUTE, 0.000,R10C10C.F0,R10C10C.DI0,deser_inst/ddrx4_inst/Inst5_rx_sync/UDDCNTLNE_0">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_25 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C10C.CLK to     R10C10C.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_25">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_25</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE         2     0.132<A href="#@net:deser_inst/ddrx4_inst/uddcntln_i:R10C10C.Q0:R10C10C.A0:0.132">     R10C10C.Q0 to R10C10C.A0    </A> <A href="#@net:deser_inst/ddrx4_inst/uddcntln_i">deser_inst/ddrx4_inst/uddcntln_i</A>
CTOF_DEL    ---     0.101     R10C10C.A0 to     R10C10C.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_25">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_25</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/UDDCNTLNE_0:R10C10C.F0:R10C10C.DI0:0.000">     R10C10C.F0 to R10C10C.DI0   </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/UDDCNTLNE_0">deser_inst/ddrx4_inst/Inst5_rx_sync/UDDCNTLNE_0</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R10C10C.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R10C10C.CLK:1.416">        OSC.OSC to R10C10C.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R10C10C.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R10C10C.CLK:1.416">        OSC.OSC to R10C10C.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.379ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_23">deser_inst/ddrx4_inst/Inst5_rx_sync/FREEZE_REG_Z132</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_23">deser_inst/ddrx4_inst/Inst5_rx_sync/FREEZE_REG_Z132</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_23 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_23 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.133,R10C10B.CLK,R10C10B.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_23:ROUTE, 0.132,R10C10B.Q0,R10C10B.A0,deser_inst/ddrx4_inst/freeze_i:CTOF_DEL, 0.101,R10C10B.A0,R10C10B.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_23:ROUTE, 0.000,R10C10B.F0,R10C10B.DI0,deser_inst/ddrx4_inst/Inst5_rx_sync/FREEZEE_0">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_23 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C10B.CLK to     R10C10B.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_23">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_23</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE         2     0.132<A href="#@net:deser_inst/ddrx4_inst/freeze_i:R10C10B.Q0:R10C10B.A0:0.132">     R10C10B.Q0 to R10C10B.A0    </A> <A href="#@net:deser_inst/ddrx4_inst/freeze_i">deser_inst/ddrx4_inst/freeze_i</A>
CTOF_DEL    ---     0.101     R10C10B.A0 to     R10C10B.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_23">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_23</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/FREEZEE_0:R10C10B.F0:R10C10B.DI0:0.000">     R10C10B.F0 to R10C10B.DI0   </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/FREEZEE_0">deser_inst/ddrx4_inst/Inst5_rx_sync/FREEZEE_0</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R10C10B.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R10C10B.CLK:1.416">        OSC.OSC to R10C10B.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R10C10B.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R10C10B.CLK:1.416">        OSC.OSC to R10C10B.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.382ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_19">deser_inst/ddrx4_inst/Inst5_rx_sync/RX_START_FAST_REG_Z120</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/SLICE_19">deser_inst/ddrx4_inst/Inst5_rx_sync/RX_START_FAST_REG_Z120</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay deser_inst/SLICE_19 to deser_inst/SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.133,R9C11C.CLK,R9C11C.Q0,deser_inst/SLICE_19:ROUTE, 0.135,R9C11C.Q0,R9C11C.D0,deser_inst/ddrx4_inst/Inst5_rx_sync/RX_START_FAST:CTOF_DEL, 0.101,R9C11C.D0,R9C11C.F0,deser_inst/SLICE_19:ROUTE, 0.000,R9C11C.F0,R9C11C.DI0,deser_inst/ddrx4_inst/Inst5_rx_sync/RX_STARTE_0_FAST">Data path</A> deser_inst/SLICE_19 to deser_inst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q0 <A href="#@comp:deser_inst/SLICE_19">deser_inst/SLICE_19</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE         2     0.135<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/RX_START_FAST:R9C11C.Q0:R9C11C.D0:0.135">      R9C11C.Q0 to R9C11C.D0     </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/RX_START_FAST">deser_inst/ddrx4_inst/Inst5_rx_sync/RX_START_FAST</A>
CTOF_DEL    ---     0.101      R9C11C.D0 to      R9C11C.F0 <A href="#@comp:deser_inst/SLICE_19">deser_inst/SLICE_19</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/RX_STARTE_0_FAST:R9C11C.F0:R9C11C.DI0:0.000">      R9C11C.F0 to R9C11C.DI0    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/RX_STARTE_0_FAST">deser_inst/ddrx4_inst/Inst5_rx_sync/RX_STARTE_0_FAST</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R9C11C.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R9C11C.CLK:1.416">        OSC.OSC to R9C11C.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R9C11C.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R9C11C.CLK:1.416">        OSC.OSC to R9C11C.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.382ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45">deser_inst/ddrx4_inst/Inst5_rx_sync/RX_START_REG_Z122</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45">deser_inst/ddrx4_inst/Inst5_rx_sync/RX_START_REG_Z122</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.133,R9C11A.CLK,R9C11A.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45:ROUTE, 0.135,R9C11A.Q0,R9C11A.A0,deser_inst/rx_rdy:CTOF_DEL, 0.101,R9C11A.A0,R9C11A.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45:ROUTE, 0.000,R9C11A.F0,R9C11A.DI0,deser_inst/ddrx4_inst/Inst5_rx_sync/RX_STARTE_0">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11A.CLK to      R9C11A.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE        24     0.135<A href="#@net:deser_inst/rx_rdy:R9C11A.Q0:R9C11A.A0:0.135">      R9C11A.Q0 to R9C11A.A0     </A> <A href="#@net:deser_inst/rx_rdy">deser_inst/rx_rdy</A>
CTOF_DEL    ---     0.101      R9C11A.A0 to      R9C11A.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/RX_STARTE_0:R9C11A.F0:R9C11A.DI0:0.000">      R9C11A.F0 to R9C11A.DI0    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/RX_STARTE_0">deser_inst/ddrx4_inst/Inst5_rx_sync/RX_STARTE_0</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R9C11A.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R9C11A.CLK:1.416">        OSC.OSC to R9C11A.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R9C11A.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R9C11A.CLK:1.416">        OSC.OSC to R9C11A.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.383ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21">deser_inst/ddrx4_inst/Inst5_rx_sync/STAT3_REG_Z112</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22">deser_inst/ddrx4_inst/Inst5_rx_sync/STAT4_REG_Z114</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               0.370ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.370ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.383ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.133,R10C10D.CLK,R10C10D.Q1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:ROUTE, 0.136,R10C10D.Q1,R10C11D.D0,deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_3:CTOF_DEL, 0.101,R10C11D.D0,R10C11D.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:ROUTE, 0.000,R10C11D.F0,R10C11D.DI0,deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C10D.CLK to     R10C10D.Q1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE         2     0.136<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_3:R10C10D.Q1:R10C11D.D0:0.136">     R10C10D.Q1 to R10C11D.D0    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_3">deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_3</A>
CTOF_DEL    ---     0.101     R10C11D.D0 to     R10C11D.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I:R10C11D.F0:R10C11D.DI0:0.000">     R10C11D.F0 to R10C11D.DI0   </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I">deser_inst/ddrx4_inst/Inst5_rx_sync/N_170_I</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    0.370   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R10C10D.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R10C10D.CLK:1.416">        OSC.OSC to R10C10D.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R10C11D.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R10C11D.CLK:1.416">        OSC.OSC to R10C11D.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.387ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21">deser_inst/ddrx4_inst/Inst5_rx_sync/STAT2_REG_Z110</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_26">deser_inst/ddrx4_inst/Inst5_rx_sync/RX_STOP_REG_Z118</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               0.374ns  (62.6% logic, 37.4% route), 2 logic levels.

 Constraint Details:

      0.374ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_26 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.387ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.133,R10C10D.CLK,R10C10D.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:ROUTE, 0.140,R10C10D.Q0,R10C12B.D0,deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_2:CTOF_DEL, 0.101,R10C12B.D0,R10C12B.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_26:ROUTE, 0.000,R10C12B.F0,R10C12B.DI0,deser_inst/ddrx4_inst/Inst5_rx_sync/RX_STOPE_0">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C10D.CLK to     R10C10D.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE         5     0.140<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_2:R10C10D.Q0:R10C12B.D0:0.140">     R10C10D.Q0 to R10C12B.D0    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_2">deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_2</A>
CTOF_DEL    ---     0.101     R10C12B.D0 to     R10C12B.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_26">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_26</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/RX_STOPE_0:R10C12B.F0:R10C12B.DI0:0.000">     R10C12B.F0 to R10C12B.DI0   </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/RX_STOPE_0">deser_inst/ddrx4_inst/Inst5_rx_sync/RX_STOPE_0</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    0.374   (62.6% logic, 37.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R10C10D.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R10C10D.CLK:1.416">        OSC.OSC to R10C10D.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R10C12B.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R10C12B.CLK:1.416">        OSC.OSC to R10C12B.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.387ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22">deser_inst/ddrx4_inst/Inst5_rx_sync/STAT4_REG_Z114</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22">deser_inst/ddrx4_inst/Inst5_rx_sync/STAT5_REG_Z116</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               0.374ns  (62.6% logic, 37.4% route), 2 logic levels.

 Constraint Details:

      0.374ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.387ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.133,R10C11D.CLK,R10C11D.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:ROUTE, 0.140,R10C11D.Q0,R10C11D.C1,deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_4:CTOF_DEL, 0.101,R10C11D.C1,R10C11D.F1,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:ROUTE, 0.000,R10C11D.F1,R10C11D.DI1,deser_inst/ddrx4_inst/Inst5_rx_sync/N_169_I">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11D.CLK to     R10C11D.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE         4     0.140<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_4:R10C11D.Q0:R10C11D.C1:0.140">     R10C11D.Q0 to R10C11D.C1    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_4">deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_4</A>
CTOF_DEL    ---     0.101     R10C11D.C1 to     R10C11D.F1 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_169_I:R10C11D.F1:R10C11D.DI1:0.000">     R10C11D.F1 to R10C11D.DI1   </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/N_169_I">deser_inst/ddrx4_inst/Inst5_rx_sync/N_169_I</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    0.374   (62.6% logic, 37.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R10C11D.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R10C11D.CLK:1.416">        OSC.OSC to R10C11D.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R10C11D.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R10C11D.CLK:1.416">        OSC.OSC to R10C11D.CLK   </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.388ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT2_REG_Z140</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               0.375ns  (62.4% logic, 37.6% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.388ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.133,R9C10B.CLK,R9C10B.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16:ROUTE, 0.141,R9C10B.Q0,R9C10A.C0,deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_2:CTOF_DEL, 0.101,R9C10A.C0,R9C10A.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:ROUTE, 0.000,R9C10A.F0,R9C10A.DI0,deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_N0">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C10B.CLK to      R9C10B.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE         6     0.141<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_2:R9C10B.Q0:R9C10A.C0:0.141">      R9C10B.Q0 to R9C10A.C0     </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_2">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_2</A>
CTOF_DEL    ---     0.101      R9C10A.C0 to      R9C10A.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_N0:R9C10A.F0:R9C10A.DI0:0.000">      R9C10A.F0 to R9C10A.DI0    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_N0">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_N0</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    0.375   (62.4% logic, 37.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R9C10B.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R9C10B.CLK:1.416">        OSC.OSC to R9C10B.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R9C10A.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R9C10A.CLK:1.416">        OSC.OSC to R9C10A.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.388ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT2_REG_Z140</A>  (from <A href="#@net:clk_int">clk_int</A> +)
   Destination:    FF         Data in        <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT2_REG_Z140</A>  (to <A href="#@net:clk_int">clk_int</A> +)

   Delay:               0.375ns  (62.4% logic, 37.6% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.388ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:REG_DEL, 0.133,R9C10B.CLK,R9C10B.Q0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16:ROUTE, 0.141,R9C10B.Q0,R9C10B.C0,deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_2:CTOF_DEL, 0.101,R9C10B.C0,R9C10B.F0,deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16:ROUTE, 0.000,R9C10B.F0,R9C10B.DI0,deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNTE_0_2">Data path</A> deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C10B.CLK to      R9C10B.Q0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16</A> (from <A href="#@net:clk_int">clk_int</A>)
ROUTE         6     0.141<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_2:R9C10B.Q0:R9C10B.C0:0.141">      R9C10B.Q0 to R9C10B.C0     </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_2">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT_2</A>
CTOF_DEL    ---     0.101      R9C10B.C0 to      R9C10B.F0 <A href="#@comp:deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16">deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16</A>
ROUTE         1     0.000<A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNTE_0_2:R9C10B.F0:R9C10B.DI0:0.000">      R9C10B.F0 to R9C10B.DI0    </A> <A href="#@net:deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNTE_0_2">deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNTE_0_2</A> (to <A href="#@net:clk_int">clk_int</A>)
                  --------
                    0.375   (62.4% logic, 37.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R9C10B.CLK,clk_int">Source Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R9C10B.CLK:1.416">        OSC.OSC to R9C10B.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'clk_int' 133.000000 MHz ;:ROUTE, 1.416,OSC.OSC,R9C10B.CLK,clk_int">Destination Clock Path</A> oscinst0 to deser_inst/ddrx4_inst/Inst5_rx_sync/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     1.416<A href="#@net:clk_int:OSC.OSC:R9C10B.CLK:1.416">        OSC.OSC to R9C10B.CLK    </A> <A href="#@net:clk_int">clk_int</A>
                  --------
                    1.416   (0.0% logic, 100.0% route), 0 logic levels.


</A><A name="FREQUENCY PORT 'CLK_LANE' 300.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "CLK_LANE" 300.000000 MHz ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 1.421ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_78">deser_inst/lnk_trnd_buf_i0_i2</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">ce_10</A>  (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A> -)

   Delay:               0.375ns  (62.4% logic, 37.6% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay deser_inst/SLICE_78 to SLICE_0 meets
     -0.013ns DIN_HLD and
     -1.668ns delay constraint less
     -0.635ns skew requirement (totaling -1.046ns) by 1.421ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:REG_DEL, 0.133,R9C13C.CLK,R9C13C.Q0,deser_inst/SLICE_78:ROUTE, 0.136,R9C13C.Q0,R9C12B.D0,deser_inst/lnk_trnd_buf_2:CTOF_DEL, 0.101,R9C12B.D0,R9C12B.F0,SLICE_0:ROUTE, 0.005,R9C12B.F0,R9C12B.DI0,LED_c">Data path</A> deser_inst/SLICE_78 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C13C.CLK to      R9C13C.Q0 <A href="#@comp:deser_inst/SLICE_78">deser_inst/SLICE_78</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         2     0.136<A href="#@net:deser_inst/lnk_trnd_buf_2:R9C13C.Q0:R9C12B.D0:0.136">      R9C13C.Q0 to R9C12B.D0     </A> <A href="#@net:deser_inst/lnk_trnd_buf_2">deser_inst/lnk_trnd_buf_2</A>
CTOF_DEL    ---     0.101      R9C12B.D0 to      R9C12B.F0 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE        11     0.005<A href="#@net:LED_c:R9C12B.F0:R9C12B.DI0:0.005">      R9C12B.F0 to R9C12B.DI0    </A> <A href="#@net:LED_c">LED_c</A> (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>)
                  --------
                    0.375   (62.4% logic, 37.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 0.533,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.172,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.629,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.417,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.130,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 0.670,BCLKDIV0.CDIVX,R9C13C.CLK,sclk">Source Clock Path</A> CLK_LANE to deser_inst/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.533         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.172<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.172">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.629  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.417<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.417">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.130  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C13C.CLK:0.670"> BCLKDIV0.CDIVX to R9C13C.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    2.551   (50.6% logic, 49.4% route), 4 logic levels.

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 0.533,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.172,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.629,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.417,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.130,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 0.670,BCLKDIV0.CDIVX,R7C11A.CLK,sclk:REG_DEL, 0.154,R7C11A.CLK,R7C11A.Q0,decoder_inst/SLICE_10:ROUTE, 0.481,R7C11A.Q0,R9C12B.CLK,decoder_inst/mode">Destination Clock Path</A> CLK_LANE to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.533         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.172<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.172">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.629  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.417<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.417">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.130  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C11A.CLK:0.670"> BCLKDIV0.CDIVX to R7C11A.CLK    </A> <A href="#@net:sclk">sclk</A>
REG_DEL     ---     0.154     R7C11A.CLK to      R7C11A.Q0 <A href="#@comp:decoder_inst/SLICE_10">decoder_inst/SLICE_10</A>
ROUTE         1     0.481<A href="#@net:decoder_inst/mode:R7C11A.Q0:R9C12B.CLK:0.481">      R7C11A.Q0 to R9C12B.CLK    </A> <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>
                  --------
                    3.186   (45.4% logic, 54.6% route), 5 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.497ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_29">deser_inst/lnk_trnd_buf_i0_i0</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">ce_10</A>  (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A> -)

   Delay:               0.451ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.451ns physical path delay deser_inst/SLICE_29 to SLICE_0 meets
     -0.013ns DIN_HLD and
     -1.668ns delay constraint less
     -0.635ns skew requirement (totaling -1.046ns) by 1.497ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:REG_DEL, 0.133,R9C12D.CLK,R9C12D.Q0,deser_inst/SLICE_29:ROUTE, 0.212,R9C12D.Q0,R9C12B.A0,deser_inst/lnk_trnd_buf_0:CTOF_DEL, 0.101,R9C12B.A0,R9C12B.F0,SLICE_0:ROUTE, 0.005,R9C12B.F0,R9C12B.DI0,LED_c">Data path</A> deser_inst/SLICE_29 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C12D.CLK to      R9C12D.Q0 <A href="#@comp:deser_inst/SLICE_29">deser_inst/SLICE_29</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         2     0.212<A href="#@net:deser_inst/lnk_trnd_buf_0:R9C12D.Q0:R9C12B.A0:0.212">      R9C12D.Q0 to R9C12B.A0     </A> <A href="#@net:deser_inst/lnk_trnd_buf_0">deser_inst/lnk_trnd_buf_0</A>
CTOF_DEL    ---     0.101      R9C12B.A0 to      R9C12B.F0 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE        11     0.005<A href="#@net:LED_c:R9C12B.F0:R9C12B.DI0:0.005">      R9C12B.F0 to R9C12B.DI0    </A> <A href="#@net:LED_c">LED_c</A> (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>)
                  --------
                    0.451   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 0.533,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.172,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.629,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.417,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.130,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 0.670,BCLKDIV0.CDIVX,R9C12D.CLK,sclk">Source Clock Path</A> CLK_LANE to deser_inst/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.533         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.172<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.172">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.629  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.417<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.417">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.130  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C12D.CLK:0.670"> BCLKDIV0.CDIVX to R9C12D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    2.551   (50.6% logic, 49.4% route), 4 logic levels.

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 0.533,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.172,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.629,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.417,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.130,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 0.670,BCLKDIV0.CDIVX,R7C11A.CLK,sclk:REG_DEL, 0.154,R7C11A.CLK,R7C11A.Q0,decoder_inst/SLICE_10:ROUTE, 0.481,R7C11A.Q0,R9C12B.CLK,decoder_inst/mode">Destination Clock Path</A> CLK_LANE to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.533         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.172<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.172">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.629  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.417<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.417">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.130  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C11A.CLK:0.670"> BCLKDIV0.CDIVX to R7C11A.CLK    </A> <A href="#@net:sclk">sclk</A>
REG_DEL     ---     0.154     R7C11A.CLK to      R7C11A.Q0 <A href="#@comp:decoder_inst/SLICE_10">decoder_inst/SLICE_10</A>
ROUTE         1     0.481<A href="#@net:decoder_inst/mode:R7C11A.Q0:R9C12B.CLK:0.481">      R7C11A.Q0 to R9C12B.CLK    </A> <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>
                  --------
                    3.186   (45.4% logic, 54.6% route), 5 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.509ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_29">deser_inst/lnk_trnd_buf_i0_i1</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">ce_10</A>  (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A> -)

   Delay:               0.463ns  (50.5% logic, 49.5% route), 2 logic levels.

 Constraint Details:

      0.463ns physical path delay deser_inst/SLICE_29 to SLICE_0 meets
     -0.013ns DIN_HLD and
     -1.668ns delay constraint less
     -0.635ns skew requirement (totaling -1.046ns) by 1.509ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:REG_DEL, 0.133,R9C12D.CLK,R9C12D.Q1,deser_inst/SLICE_29:ROUTE, 0.224,R9C12D.Q1,R9C12B.B0,deser_inst/lnk_trnd_buf_1:CTOF_DEL, 0.101,R9C12B.B0,R9C12B.F0,SLICE_0:ROUTE, 0.005,R9C12B.F0,R9C12B.DI0,LED_c">Data path</A> deser_inst/SLICE_29 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C12D.CLK to      R9C12D.Q1 <A href="#@comp:deser_inst/SLICE_29">deser_inst/SLICE_29</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         2     0.224<A href="#@net:deser_inst/lnk_trnd_buf_1:R9C12D.Q1:R9C12B.B0:0.224">      R9C12D.Q1 to R9C12B.B0     </A> <A href="#@net:deser_inst/lnk_trnd_buf_1">deser_inst/lnk_trnd_buf_1</A>
CTOF_DEL    ---     0.101      R9C12B.B0 to      R9C12B.F0 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE        11     0.005<A href="#@net:LED_c:R9C12B.F0:R9C12B.DI0:0.005">      R9C12B.F0 to R9C12B.DI0    </A> <A href="#@net:LED_c">LED_c</A> (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>)
                  --------
                    0.463   (50.5% logic, 49.5% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 0.533,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.172,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.629,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.417,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.130,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 0.670,BCLKDIV0.CDIVX,R9C12D.CLK,sclk">Source Clock Path</A> CLK_LANE to deser_inst/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.533         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.172<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.172">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.629  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.417<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.417">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.130  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C12D.CLK:0.670"> BCLKDIV0.CDIVX to R9C12D.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    2.551   (50.6% logic, 49.4% route), 4 logic levels.

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 0.533,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.172,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.629,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.417,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.130,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 0.670,BCLKDIV0.CDIVX,R7C11A.CLK,sclk:REG_DEL, 0.154,R7C11A.CLK,R7C11A.Q0,decoder_inst/SLICE_10:ROUTE, 0.481,R7C11A.Q0,R9C12B.CLK,decoder_inst/mode">Destination Clock Path</A> CLK_LANE to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.533         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.172<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.172">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.629  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.417<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.417">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.130  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C11A.CLK:0.670"> BCLKDIV0.CDIVX to R7C11A.CLK    </A> <A href="#@net:sclk">sclk</A>
REG_DEL     ---     0.154     R7C11A.CLK to      R7C11A.Q0 <A href="#@comp:decoder_inst/SLICE_10">decoder_inst/SLICE_10</A>
ROUTE         1     0.481<A href="#@net:decoder_inst/mode:R7C11A.Q0:R9C12B.CLK:0.481">      R7C11A.Q0 to R9C12B.CLK    </A> <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>
                  --------
                    3.186   (45.4% logic, 54.6% route), 5 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.534ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:deser_inst/SLICE_78">deser_inst/lnk_trnd_buf_i0_i3</A>  (from <A href="#@net:sclk">sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">ce_10</A>  (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A> -)

   Delay:               0.488ns  (48.0% logic, 52.0% route), 2 logic levels.

 Constraint Details:

      0.488ns physical path delay deser_inst/SLICE_78 to SLICE_0 meets
     -0.013ns DIN_HLD and
     -1.668ns delay constraint less
     -0.635ns skew requirement (totaling -1.046ns) by 1.534ns

 Physical Path Details:

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:REG_DEL, 0.133,R9C13C.CLK,R9C13C.Q1,deser_inst/SLICE_78:ROUTE, 0.249,R9C13C.Q1,R9C12B.C0,deser_inst/lnk_trnd_buf_3:CTOF_DEL, 0.101,R9C12B.C0,R9C12B.F0,SLICE_0:ROUTE, 0.005,R9C12B.F0,R9C12B.DI0,LED_c">Data path</A> deser_inst/SLICE_78 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C13C.CLK to      R9C13C.Q1 <A href="#@comp:deser_inst/SLICE_78">deser_inst/SLICE_78</A> (from <A href="#@net:sclk">sclk</A>)
ROUTE         1     0.249<A href="#@net:deser_inst/lnk_trnd_buf_3:R9C13C.Q1:R9C12B.C0:0.249">      R9C13C.Q1 to R9C12B.C0     </A> <A href="#@net:deser_inst/lnk_trnd_buf_3">deser_inst/lnk_trnd_buf_3</A>
CTOF_DEL    ---     0.101      R9C12B.C0 to      R9C12B.F0 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE        11     0.005<A href="#@net:LED_c:R9C12B.F0:R9C12B.DI0:0.005">      R9C12B.F0 to R9C12B.DI0    </A> <A href="#@net:LED_c">LED_c</A> (to <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>)
                  --------
                    0.488   (48.0% logic, 52.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 0.533,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.172,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.629,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.417,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.130,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 0.670,BCLKDIV0.CDIVX,R9C13C.CLK,sclk">Source Clock Path</A> CLK_LANE to deser_inst/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.533         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.172<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.172">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.629  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.417<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.417">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.130  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R9C13C.CLK:0.670"> BCLKDIV0.CDIVX to R9C13C.CLK    </A> <A href="#@net:sclk">sclk</A>
                  --------
                    2.551   (50.6% logic, 49.4% route), 4 logic levels.

      <A href="#@path:FREQUENCY PORT 'CLK_LANE' 300.000000 MHz ;:PADI_DEL, 0.533,34.PAD,34.PADDI,CLK_LANE:ROUTE, 0.172,34.PADDI,BDLLDEL0.CLKI,buf_clk:CLKI2O_DEL, 0.629,BDLLDEL0.CLKI,BDLLDEL0.CLKO,deser_inst/ddrx4_inst/Inst4_DLLDELC:ROUTE, 0.417,BDLLDEL0.CLKO,BECLKSYNC0.ECLKI,deser_inst/ddrx4_inst/eclki:C2OUT_DEL, 0.000,BECLKSYNC0.ECLKI,BECLKSYNC0.ECLKO,deser_inst/ddrx4_inst/Inst6_ECLKSYNCA:ROUTE, 0.000,BECLKSYNC0.ECLKO,BCLKDIV0.CLKI,deser_inst/ddrx4_inst/eclko:CLKOUT_DEL, 0.130,BCLKDIV0.CLKI,BCLKDIV0.CDIVX,deser_inst/ddrx4_inst/Inst7_CLKDIVC:ROUTE, 0.670,BCLKDIV0.CDIVX,R7C11A.CLK,sclk:REG_DEL, 0.154,R7C11A.CLK,R7C11A.Q0,decoder_inst/SLICE_10:ROUTE, 0.481,R7C11A.Q0,R9C12B.CLK,decoder_inst/mode">Destination Clock Path</A> CLK_LANE to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.533         34.PAD to       34.PADDI <A href="#@comp:CLK_LANE">CLK_LANE</A>
ROUTE         1     0.172<A href="#@net:buf_clk:34.PADDI:BDLLDEL0.CLKI:0.172">       34.PADDI to BDLLDEL0.CLKI </A> <A href="#@net:buf_clk">buf_clk</A>
CLKI2O_DEL  ---     0.629  BDLLDEL0.CLKI to  BDLLDEL0.CLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst4_DLLDELC">deser_inst/ddrx4_inst/Inst4_DLLDELC</A>
ROUTE         1     0.417<A href="#@net:deser_inst/ddrx4_inst/eclki:BDLLDEL0.CLKO:BECLKSYNC0.ECLKI:0.417">  BDLLDEL0.CLKO to BECLKSYNC0.ECLKI</A> <A href="#@net:deser_inst/ddrx4_inst/eclki">deser_inst/ddrx4_inst/eclki</A>
C2OUT_DEL   ---     0.000 BECLKSYNC0.ECLKI to BECLKSYNC0.ECLKO <A href="#@comp:deser_inst/ddrx4_inst/Inst6_ECLKSYNCA">deser_inst/ddrx4_inst/Inst6_ECLKSYNCA</A>
ROUTE         3     0.000<A href="#@net:deser_inst/ddrx4_inst/eclko:BECLKSYNC0.ECLKO:BCLKDIV0.CLKI:0.000"> BECLKSYNC0.ECLKO to BCLKDIV0.CLKI </A> <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>
CLKOUT_DEL  ---     0.130  BCLKDIV0.CLKI to BCLKDIV0.CDIVX <A href="#@comp:deser_inst/ddrx4_inst/Inst7_CLKDIVC">deser_inst/ddrx4_inst/Inst7_CLKDIVC</A>
ROUTE        48     0.670<A href="#@net:sclk:BCLKDIV0.CDIVX:R7C11A.CLK:0.670"> BCLKDIV0.CDIVX to R7C11A.CLK    </A> <A href="#@net:sclk">sclk</A>
REG_DEL     ---     0.154     R7C11A.CLK to      R7C11A.Q0 <A href="#@comp:decoder_inst/SLICE_10">decoder_inst/SLICE_10</A>
ROUTE         1     0.481<A href="#@net:decoder_inst/mode:R7C11A.Q0:R9C12B.CLK:0.481">      R7C11A.Q0 to R9C12B.CLK    </A> <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>
                  --------
                    3.186   (45.4% logic, 54.6% route), 5 logic levels.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "FT601_CLK" 100.000000   |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
FREQUENCY NET "sclk" 75.000000 MHz ;    |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_int" 133.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY PORT "CLK_LANE" 300.000000    |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 6 clocks:

Clock Domain: <A href="#@net:sclk">sclk</A>   Source: deser_inst/ddrx4_inst/Inst7_CLKDIVC.CDIVX   Loads: 48
   Covered under: FREQUENCY NET "sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:clk_int">clk_int</A>   Source: oscinst0.OSC
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>   Source: deser_inst/ddrx4_inst/Inst6_ECLKSYNCA.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: <A href="#@net:decoder_inst/mode">decoder_inst/mode</A>   Source: decoder_inst/SLICE_10.Q0
      Covered under: FREQUENCY NET "sclk" 75.000000 MHz ;   Transfers: 1

Clock Domain: <A href="#@net:FT601_CLK_c">FT601_CLK_c</A>   Source: FT601_CLK.PAD   Loads: 9
   Covered under: FREQUENCY PORT "FT601_CLK" 100.000000 MHz ;

Clock Domain: <A href="#@net:clk_int">clk_int</A>   Source: oscinst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "clk_int" 133.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>   Source: deser_inst/ddrx4_inst/Inst6_ECLKSYNCA.ECLKO
      Not reported because source and destination domains are unrelated.

Clock Domain: <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>   Source: deser_inst/ddrx4_inst/Inst6_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>   Source: deser_inst/ddrx4_inst/Inst6_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:sclk">sclk</A>   Source: deser_inst/ddrx4_inst/Inst7_CLKDIVC.CDIVX
      Covered under: FREQUENCY PORT "CLK_LANE" 300.000000 MHz ;   Transfers: 4

   Clock Domain: <A href="#@net:clk_int">clk_int</A>   Source: oscinst0.OSC
      Not reported because source and destination domains are unrelated.

Clock Domain: <A href="#@net:deser_inst/ddrx4_inst/eclko">deser_inst/ddrx4_inst/eclko</A>   Source: deser_inst/ddrx4_inst/Inst6_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 755 paths, 7 nets, and 669 connections (93.70% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
