<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ar5416phy.h source code [netbsd/sys/external/isc/atheros_hal/dist/ar5416/ar5416phy.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/isc/atheros_hal/dist/ar5416/ar5416phy.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>sys</a>/<a href='../../../..'>external</a>/<a href='../../..'>isc</a>/<a href='../..'>atheros_hal</a>/<a href='..'>dist</a>/<a href='./'>ar5416</a>/<a href='ar5416phy.h.html'>ar5416phy.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2002-2008 Atheros Communications, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="6">6</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="7">7</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="10">10</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="11">11</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="12">12</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="13">13</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="14">14</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="15">15</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * $Id: ar5416phy.h,v 1.3 2011/03/07 11:25:44 cegger Exp $</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">ifndef</span> <span class="macro" data-ref="_M/_DEV_ATH_AR5416PHY_H_">_DEV_ATH_AR5416PHY_H_</span></u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/_DEV_ATH_AR5416PHY_H_" data-ref="_M/_DEV_ATH_AR5416PHY_H_">_DEV_ATH_AR5416PHY_H_</dfn></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../ar5212/ar5212phy.h.html">"ar5212/ar5212phy.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHIP_ID_REV_0" data-ref="_M/AR_PHY_CHIP_ID_REV_0">AR_PHY_CHIP_ID_REV_0</dfn>    0x80        /* 5416 Rev 0 (owl 1.0) BB */</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHIP_ID_REV_1" data-ref="_M/AR_PHY_CHIP_ID_REV_1">AR_PHY_CHIP_ID_REV_1</dfn>    0x81        /* 5416 Rev 1 (owl 2.0) BB */</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/RFSILENT_BB" data-ref="_M/RFSILENT_BB">RFSILENT_BB</dfn>             0x00002000      /* shush bb */</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RESTART" data-ref="_M/AR_PHY_RESTART">AR_PHY_RESTART</dfn>      	0x9970      /* restart */</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RESTART_DIV_GC" data-ref="_M/AR_PHY_RESTART_DIV_GC">AR_PHY_RESTART_DIV_GC</dfn>   0x001C0000  /* bb_ant_fast_div_gc_limit */</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RESTART_DIV_GC_S" data-ref="_M/AR_PHY_RESTART_DIV_GC_S">AR_PHY_RESTART_DIV_GC_S</dfn> 18</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* PLL settling times */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/RTC_PLL_SETTLE_DELAY" data-ref="_M/RTC_PLL_SETTLE_DELAY">RTC_PLL_SETTLE_DELAY</dfn>		1000    /* 1 ms     */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/HT40_CHANNEL_CENTER_SHIFT" data-ref="_M/HT40_CHANNEL_CENTER_SHIFT">HT40_CHANNEL_CENTER_SHIFT</dfn>   	10	/* MHz      */</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RFBUS_REQ" data-ref="_M/AR_PHY_RFBUS_REQ">AR_PHY_RFBUS_REQ</dfn>        0x997C</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RFBUS_REQ_EN" data-ref="_M/AR_PHY_RFBUS_REQ_EN">AR_PHY_RFBUS_REQ_EN</dfn>     0x00000001</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/AR_2040_MODE" data-ref="_M/AR_2040_MODE">AR_2040_MODE</dfn>                0x8318</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/AR_2040_JOINED_RX_CLEAR" data-ref="_M/AR_2040_JOINED_RX_CLEAR">AR_2040_JOINED_RX_CLEAR</dfn>     0x00000001   // use ctl + ext rx_clear for cca</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_TURBO_SHORT" data-ref="_M/AR_PHY_FC_TURBO_SHORT">AR_PHY_FC_TURBO_SHORT</dfn>       0x00000002  /* Set short symbols to turbo mode setting */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_DYN2040_EN" data-ref="_M/AR_PHY_FC_DYN2040_EN">AR_PHY_FC_DYN2040_EN</dfn>        0x00000004      /* Enable dyn 20/40 mode */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_DYN2040_PRI_ONLY" data-ref="_M/AR_PHY_FC_DYN2040_PRI_ONLY">AR_PHY_FC_DYN2040_PRI_ONLY</dfn>  0x00000008      /* dyn 20/40 - primary only */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_DYN2040_PRI_CH" data-ref="_M/AR_PHY_FC_DYN2040_PRI_CH">AR_PHY_FC_DYN2040_PRI_CH</dfn>    0x00000010      /* dyn 20/40 - primary ch offset (0=+10MHz, 1=-10MHz)*/</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_DYN2040_EXT_CH" data-ref="_M/AR_PHY_FC_DYN2040_EXT_CH">AR_PHY_FC_DYN2040_EXT_CH</dfn>    0x00000020      /* dyn 20/40 - ext ch spacing (0=20MHz/ 1=25MHz) */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_HT_EN" data-ref="_M/AR_PHY_FC_HT_EN">AR_PHY_FC_HT_EN</dfn>             0x00000040      /* ht enable */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_SHORT_GI_40" data-ref="_M/AR_PHY_FC_SHORT_GI_40">AR_PHY_FC_SHORT_GI_40</dfn>       0x00000080      /* allow short GI for HT 40 */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_WALSH" data-ref="_M/AR_PHY_FC_WALSH">AR_PHY_FC_WALSH</dfn>             0x00000100      /* walsh spatial spreading for 2 chains,2 streams TX */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_FC_SINGLE_HT_LTF1" data-ref="_M/AR_PHY_FC_SINGLE_HT_LTF1">AR_PHY_FC_SINGLE_HT_LTF1</dfn>    0x00000200      /* single length (4us) 1st HT long training symbol */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FC_ENABLE_DAC_FIFO" data-ref="_M/AR_PHY_FC_ENABLE_DAC_FIFO">AR_PHY_FC_ENABLE_DAC_FIFO</dfn>   0x00000800</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING2" data-ref="_M/AR_PHY_TIMING2">AR_PHY_TIMING2</dfn>      0x9810      /* Timing Control 2 */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING2_USE_FORCE" data-ref="_M/AR_PHY_TIMING2_USE_FORCE">AR_PHY_TIMING2_USE_FORCE</dfn>    0x00001000</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING2_FORCE_VAL" data-ref="_M/AR_PHY_TIMING2_FORCE_VAL">AR_PHY_TIMING2_FORCE_VAL</dfn>    0x00000fff</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_CHAIN" data-ref="_M/AR_PHY_TIMING_CTRL4_CHAIN">AR_PHY_TIMING_CTRL4_CHAIN</dfn>(_i) \</u></td></tr>
<tr><th id="58">58</th><td><u>	(AR_PHY_TIMING_CTRL4 + ((_i) &lt;&lt; 12))</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_DO_CAL" data-ref="_M/AR_PHY_TIMING_CTRL4_DO_CAL">AR_PHY_TIMING_CTRL4_DO_CAL</dfn>  0x10000	    /* perform calibration */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF">AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF</dfn> 0x01F   /* Mask for kcos_theta-1 for q correction */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S">AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S</dfn>   0   /* shift for Q_COFF */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF">AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF</dfn> 0x7E0   /* Mask for sin_theta for i correction */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S">AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S</dfn>   5   /* Shift for sin_theta for i correction */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCORR_ENABLE" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCORR_ENABLE">AR_PHY_TIMING_CTRL4_IQCORR_ENABLE</dfn>   0x800   /* enable IQ correction */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX">AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX</dfn> 0xF000  /* Mask for max number of samples (logarithmic) */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S" data-ref="_M/AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S">AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S</dfn>   12  /* Shift for max number of samples */</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_ENABLE_SPUR_RSSI" data-ref="_M/AR_PHY_TIMING_CTRL4_ENABLE_SPUR_RSSI">AR_PHY_TIMING_CTRL4_ENABLE_SPUR_RSSI</dfn>	0x80000000</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER" data-ref="_M/AR_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER">AR_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER</dfn>	0x40000000	/* Enable spur filter */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK" data-ref="_M/AR_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK">AR_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK</dfn>	0x20000000</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK" data-ref="_M/AR_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK">AR_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK</dfn>	0x10000000</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ADC_SERIAL_CTL" data-ref="_M/AR_PHY_ADC_SERIAL_CTL">AR_PHY_ADC_SERIAL_CTL</dfn>       0x9830</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SEL_INTERNAL_ADDAC" data-ref="_M/AR_PHY_SEL_INTERNAL_ADDAC">AR_PHY_SEL_INTERNAL_ADDAC</dfn>   0x00000000</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SEL_EXTERNAL_RADIO" data-ref="_M/AR_PHY_SEL_EXTERNAL_RADIO">AR_PHY_SEL_EXTERNAL_RADIO</dfn>   0x00000001</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_BSW_MARGIN" data-ref="_M/AR_PHY_GAIN_2GHZ_BSW_MARGIN">AR_PHY_GAIN_2GHZ_BSW_MARGIN</dfn>	0x00003C00</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_BSW_MARGIN_S" data-ref="_M/AR_PHY_GAIN_2GHZ_BSW_MARGIN_S">AR_PHY_GAIN_2GHZ_BSW_MARGIN_S</dfn>	10</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_BSW_ATTEN" data-ref="_M/AR_PHY_GAIN_2GHZ_BSW_ATTEN">AR_PHY_GAIN_2GHZ_BSW_ATTEN</dfn>	0x0000001F</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_BSW_ATTEN_S" data-ref="_M/AR_PHY_GAIN_2GHZ_BSW_ATTEN_S">AR_PHY_GAIN_2GHZ_BSW_ATTEN_S</dfn>	0</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN">AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN</dfn>		0x003E0000</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN_S" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN_S">AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN_S</dfn>	17</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN">AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN</dfn>		0x0001F000</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN_S" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN_S">AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN_S</dfn>	12</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN2_DB" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN2_DB">AR_PHY_GAIN_2GHZ_XATTEN2_DB</dfn>		0x00000FC0</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN2_DB_S" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN2_DB_S">AR_PHY_GAIN_2GHZ_XATTEN2_DB_S</dfn>		6</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN1_DB" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN1_DB">AR_PHY_GAIN_2GHZ_XATTEN1_DB</dfn>		0x0000003F</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_GAIN_2GHZ_XATTEN1_DB_S" data-ref="_M/AR_PHY_GAIN_2GHZ_XATTEN1_DB_S">AR_PHY_GAIN_2GHZ_XATTEN1_DB_S</dfn>		0</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/AR9280_PHY_RXGAIN_TXRX_ATTEN" data-ref="_M/AR9280_PHY_RXGAIN_TXRX_ATTEN">AR9280_PHY_RXGAIN_TXRX_ATTEN</dfn>	0x00003F80</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/AR9280_PHY_RXGAIN_TXRX_ATTEN_S" data-ref="_M/AR9280_PHY_RXGAIN_TXRX_ATTEN_S">AR9280_PHY_RXGAIN_TXRX_ATTEN_S</dfn>	7</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/AR9280_PHY_RXGAIN_TXRX_MARGIN" data-ref="_M/AR9280_PHY_RXGAIN_TXRX_MARGIN">AR9280_PHY_RXGAIN_TXRX_MARGIN</dfn>	0x001FC000</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/AR9280_PHY_RXGAIN_TXRX_MARGIN_S" data-ref="_M/AR9280_PHY_RXGAIN_TXRX_MARGIN_S">AR9280_PHY_RXGAIN_TXRX_MARGIN_S</dfn>	14</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CCA" data-ref="_M/AR_PHY_EXT_CCA">AR_PHY_EXT_CCA</dfn>          0x99bc</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CCA_CYCPWR_THR1" data-ref="_M/AR_PHY_EXT_CCA_CYCPWR_THR1">AR_PHY_EXT_CCA_CYCPWR_THR1</dfn>      0x0000FE00</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CCA_CYCPWR_THR1_S" data-ref="_M/AR_PHY_EXT_CCA_CYCPWR_THR1_S">AR_PHY_EXT_CCA_CYCPWR_THR1_S</dfn>    9</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_MINCCA_PWR" data-ref="_M/AR_PHY_EXT_MINCCA_PWR">AR_PHY_EXT_MINCCA_PWR</dfn>   0xFF800000</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_MINCCA_PWR_S" data-ref="_M/AR_PHY_EXT_MINCCA_PWR_S">AR_PHY_EXT_MINCCA_PWR_S</dfn> 23</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CCA_THRESH62" data-ref="_M/AR_PHY_EXT_CCA_THRESH62">AR_PHY_EXT_CCA_THRESH62</dfn>	0x007F0000</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_EXT_CCA_THRESH62_S" data-ref="_M/AR_PHY_EXT_CCA_THRESH62_S">AR_PHY_EXT_CCA_THRESH62_S</dfn>	16</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_EXT_MINCCA_PWR" data-ref="_M/AR9280_PHY_EXT_MINCCA_PWR">AR9280_PHY_EXT_MINCCA_PWR</dfn>       0x01FF0000</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_EXT_MINCCA_PWR_S" data-ref="_M/AR9280_PHY_EXT_MINCCA_PWR_S">AR9280_PHY_EXT_MINCCA_PWR_S</dfn>     16</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HALFGI" data-ref="_M/AR_PHY_HALFGI">AR_PHY_HALFGI</dfn>           0x99D0      /* Timing control 3 */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HALFGI_DSC_MAN" data-ref="_M/AR_PHY_HALFGI_DSC_MAN">AR_PHY_HALFGI_DSC_MAN</dfn>   0x0007FFF0</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HALFGI_DSC_MAN_S" data-ref="_M/AR_PHY_HALFGI_DSC_MAN_S">AR_PHY_HALFGI_DSC_MAN_S</dfn> 4</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HALFGI_DSC_EXP" data-ref="_M/AR_PHY_HALFGI_DSC_EXP">AR_PHY_HALFGI_DSC_EXP</dfn>   0x0000000F</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HALFGI_DSC_EXP_S" data-ref="_M/AR_PHY_HALFGI_DSC_EXP_S">AR_PHY_HALFGI_DSC_EXP_S</dfn> 0</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HEAVY_CLIP_ENABLE" data-ref="_M/AR_PHY_HEAVY_CLIP_ENABLE">AR_PHY_HEAVY_CLIP_ENABLE</dfn>    0x99E0</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_HEAVY_CLIP_FACTOR_RIFS" data-ref="_M/AR_PHY_HEAVY_CLIP_FACTOR_RIFS">AR_PHY_HEAVY_CLIP_FACTOR_RIFS</dfn>	0x99ec</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RIFS_INIT_DELAY" data-ref="_M/AR_PHY_RIFS_INIT_DELAY">AR_PHY_RIFS_INIT_DELAY</dfn>		0x03ff0000</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_M_SLEEP" data-ref="_M/AR_PHY_M_SLEEP">AR_PHY_M_SLEEP</dfn>      0x99f0      /* sleep control registers */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_REFCLKDLY" data-ref="_M/AR_PHY_REFCLKDLY">AR_PHY_REFCLKDLY</dfn>    0x99f4</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_REFCLKPD" data-ref="_M/AR_PHY_REFCLKPD">AR_PHY_REFCLKPD</dfn>     0x99f8</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CALMODE" data-ref="_M/AR_PHY_CALMODE">AR_PHY_CALMODE</dfn>		0x99f0</u></td></tr>
<tr><th id="122">122</th><td><i>/* Calibration Types */</i></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CALMODE_IQ" data-ref="_M/AR_PHY_CALMODE_IQ">AR_PHY_CALMODE_IQ</dfn>		0x00000000</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CALMODE_ADC_GAIN" data-ref="_M/AR_PHY_CALMODE_ADC_GAIN">AR_PHY_CALMODE_ADC_GAIN</dfn>		0x00000001</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CALMODE_ADC_DC_PER" data-ref="_M/AR_PHY_CALMODE_ADC_DC_PER">AR_PHY_CALMODE_ADC_DC_PER</dfn>	0x00000002</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CALMODE_ADC_DC_INIT" data-ref="_M/AR_PHY_CALMODE_ADC_DC_INIT">AR_PHY_CALMODE_ADC_DC_INIT</dfn>	0x00000003</u></td></tr>
<tr><th id="127">127</th><td><i>/* Calibration results */</i></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CAL_MEAS_0" data-ref="_M/AR_PHY_CAL_MEAS_0">AR_PHY_CAL_MEAS_0</dfn>(_i)	(0x9c10 + ((_i) &lt;&lt; 12))</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CAL_MEAS_1" data-ref="_M/AR_PHY_CAL_MEAS_1">AR_PHY_CAL_MEAS_1</dfn>(_i)	(0x9c14 + ((_i) &lt;&lt; 12))</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CAL_MEAS_2" data-ref="_M/AR_PHY_CAL_MEAS_2">AR_PHY_CAL_MEAS_2</dfn>(_i)	(0x9c18 + ((_i) &lt;&lt; 12))</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CAL_MEAS_3" data-ref="_M/AR_PHY_CAL_MEAS_3">AR_PHY_CAL_MEAS_3</dfn>(_i)	(0x9c1c + ((_i) &lt;&lt; 12))</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCA" data-ref="_M/AR_PHY_CCA">AR_PHY_CCA</dfn>          0x9864</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MINCCA_PWR" data-ref="_M/AR_PHY_MINCCA_PWR">AR_PHY_MINCCA_PWR</dfn>   0x0FF80000</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MINCCA_PWR_S" data-ref="_M/AR_PHY_MINCCA_PWR_S">AR_PHY_MINCCA_PWR_S</dfn> 19</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_MINCCA_PWR" data-ref="_M/AR9280_PHY_MINCCA_PWR">AR9280_PHY_MINCCA_PWR</dfn>       0x1FF00000</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_MINCCA_PWR_S" data-ref="_M/AR9280_PHY_MINCCA_PWR_S">AR9280_PHY_MINCCA_PWR_S</dfn>     20</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_CCA_THRESH62" data-ref="_M/AR9280_PHY_CCA_THRESH62">AR9280_PHY_CCA_THRESH62</dfn>     0x000FF000</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_CCA_THRESH62_S" data-ref="_M/AR9280_PHY_CCA_THRESH62_S">AR9280_PHY_CCA_THRESH62_S</dfn>   12</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH1_CCA" data-ref="_M/AR_PHY_CH1_CCA">AR_PHY_CH1_CCA</dfn>          0xa864</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH1_MINCCA_PWR" data-ref="_M/AR_PHY_CH1_MINCCA_PWR">AR_PHY_CH1_MINCCA_PWR</dfn>   0x0FF80000</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH1_MINCCA_PWR_S" data-ref="_M/AR_PHY_CH1_MINCCA_PWR_S">AR_PHY_CH1_MINCCA_PWR_S</dfn> 19</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCA_THRESH62" data-ref="_M/AR_PHY_CCA_THRESH62">AR_PHY_CCA_THRESH62</dfn>     0x0007F000</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CCA_THRESH62_S" data-ref="_M/AR_PHY_CCA_THRESH62_S">AR_PHY_CCA_THRESH62_S</dfn>   12</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_CH1_MINCCA_PWR" data-ref="_M/AR9280_PHY_CH1_MINCCA_PWR">AR9280_PHY_CH1_MINCCA_PWR</dfn>   0x1FF00000</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_CH1_MINCCA_PWR_S" data-ref="_M/AR9280_PHY_CH1_MINCCA_PWR_S">AR9280_PHY_CH1_MINCCA_PWR_S</dfn> 20</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH2_CCA" data-ref="_M/AR_PHY_CH2_CCA">AR_PHY_CH2_CCA</dfn>          0xb864</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH2_MINCCA_PWR" data-ref="_M/AR_PHY_CH2_MINCCA_PWR">AR_PHY_CH2_MINCCA_PWR</dfn>   0x0FF80000</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH2_MINCCA_PWR_S" data-ref="_M/AR_PHY_CH2_MINCCA_PWR_S">AR_PHY_CH2_MINCCA_PWR_S</dfn> 19</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH1_EXT_CCA" data-ref="_M/AR_PHY_CH1_EXT_CCA">AR_PHY_CH1_EXT_CCA</dfn>          0xa9bc</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH1_EXT_MINCCA_PWR" data-ref="_M/AR_PHY_CH1_EXT_MINCCA_PWR">AR_PHY_CH1_EXT_MINCCA_PWR</dfn>   0xFF800000</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH1_EXT_MINCCA_PWR_S" data-ref="_M/AR_PHY_CH1_EXT_MINCCA_PWR_S">AR_PHY_CH1_EXT_MINCCA_PWR_S</dfn> 23</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_CH1_EXT_MINCCA_PWR" data-ref="_M/AR9280_PHY_CH1_EXT_MINCCA_PWR">AR9280_PHY_CH1_EXT_MINCCA_PWR</dfn>   0x01FF0000</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/AR9280_PHY_CH1_EXT_MINCCA_PWR_S" data-ref="_M/AR9280_PHY_CH1_EXT_MINCCA_PWR_S">AR9280_PHY_CH1_EXT_MINCCA_PWR_S</dfn> 16</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH2_EXT_CCA" data-ref="_M/AR_PHY_CH2_EXT_CCA">AR_PHY_CH2_EXT_CCA</dfn>          0xb9bc</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH2_EXT_MINCCA_PWR" data-ref="_M/AR_PHY_CH2_EXT_MINCCA_PWR">AR_PHY_CH2_EXT_MINCCA_PWR</dfn>   0xFF800000</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH2_EXT_MINCCA_PWR_S" data-ref="_M/AR_PHY_CH2_EXT_MINCCA_PWR_S">AR_PHY_CH2_EXT_MINCCA_PWR_S</dfn> 23</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RX_CHAINMASK" data-ref="_M/AR_PHY_RX_CHAINMASK">AR_PHY_RX_CHAINMASK</dfn>     0x99a4</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_NEW_ADC_DC_GAIN_CORR" data-ref="_M/AR_PHY_NEW_ADC_DC_GAIN_CORR">AR_PHY_NEW_ADC_DC_GAIN_CORR</dfn>(_i)	(0x99b4 + ((_i) &lt;&lt; 12))</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_NEW_ADC_GAIN_CORR_ENABLE" data-ref="_M/AR_PHY_NEW_ADC_GAIN_CORR_ENABLE">AR_PHY_NEW_ADC_GAIN_CORR_ENABLE</dfn>	0x40000000</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE" data-ref="_M/AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE">AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE</dfn>	0x80000000</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_MULTICHAIN_GAIN_CTL" data-ref="_M/AR_PHY_MULTICHAIN_GAIN_CTL">AR_PHY_MULTICHAIN_GAIN_CTL</dfn>	0x99ac</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_EXT_CCA0" data-ref="_M/AR_PHY_EXT_CCA0">AR_PHY_EXT_CCA0</dfn>			0x99b8</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_EXT_CCA0_THRESH62" data-ref="_M/AR_PHY_EXT_CCA0_THRESH62">AR_PHY_EXT_CCA0_THRESH62</dfn>	0x000000FF</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_EXT_CCA0_THRESH62_S" data-ref="_M/AR_PHY_EXT_CCA0_THRESH62_S">AR_PHY_EXT_CCA0_THRESH62_S</dfn>	0</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH1_EXT_CCA" data-ref="_M/AR_PHY_CH1_EXT_CCA">AR_PHY_CH1_EXT_CCA</dfn>          0xa9bc</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH1_EXT_MINCCA_PWR" data-ref="_M/AR_PHY_CH1_EXT_MINCCA_PWR">AR_PHY_CH1_EXT_MINCCA_PWR</dfn>   0xFF800000</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH1_EXT_MINCCA_PWR_S" data-ref="_M/AR_PHY_CH1_EXT_MINCCA_PWR_S">AR_PHY_CH1_EXT_MINCCA_PWR_S</dfn> 23</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH2_EXT_CCA" data-ref="_M/AR_PHY_CH2_EXT_CCA">AR_PHY_CH2_EXT_CCA</dfn>          0xb9bc</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH2_EXT_MINCCA_PWR" data-ref="_M/AR_PHY_CH2_EXT_MINCCA_PWR">AR_PHY_CH2_EXT_MINCCA_PWR</dfn>   0xFF800000</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CH2_EXT_MINCCA_PWR_S" data-ref="_M/AR_PHY_CH2_EXT_MINCCA_PWR_S">AR_PHY_CH2_EXT_MINCCA_PWR_S</dfn> 23</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_ANALOG_SWAP" data-ref="_M/AR_PHY_ANALOG_SWAP">AR_PHY_ANALOG_SWAP</dfn>      0xa268</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SWAP_ALT_CHAIN" data-ref="_M/AR_PHY_SWAP_ALT_CHAIN">AR_PHY_SWAP_ALT_CHAIN</dfn>   0x00000040</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CAL_CHAINMASK" data-ref="_M/AR_PHY_CAL_CHAINMASK">AR_PHY_CAL_CHAINMASK</dfn>	0xa39c</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SWITCH_CHAIN_0" data-ref="_M/AR_PHY_SWITCH_CHAIN_0">AR_PHY_SWITCH_CHAIN_0</dfn>     0x9960</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SWITCH_COM" data-ref="_M/AR_PHY_SWITCH_COM">AR_PHY_SWITCH_COM</dfn>         0x9964</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL2" data-ref="_M/AR_PHY_RF_CTL2">AR_PHY_RF_CTL2</dfn>                  0x9824</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FRAME_TO_DATA_START" data-ref="_M/AR_PHY_TX_FRAME_TO_DATA_START">AR_PHY_TX_FRAME_TO_DATA_START</dfn>	0x000000FF</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FRAME_TO_DATA_START_S" data-ref="_M/AR_PHY_TX_FRAME_TO_DATA_START_S">AR_PHY_TX_FRAME_TO_DATA_START_S</dfn>	0</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FRAME_TO_PA_ON" data-ref="_M/AR_PHY_TX_FRAME_TO_PA_ON">AR_PHY_TX_FRAME_TO_PA_ON</dfn>	0x0000FF00</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_FRAME_TO_PA_ON_S" data-ref="_M/AR_PHY_TX_FRAME_TO_PA_ON_S">AR_PHY_TX_FRAME_TO_PA_ON_S</dfn>	8</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL3" data-ref="_M/AR_PHY_RF_CTL3">AR_PHY_RF_CTL3</dfn>                  0x9828</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_END_TO_A2_RX_ON" data-ref="_M/AR_PHY_TX_END_TO_A2_RX_ON">AR_PHY_TX_END_TO_A2_RX_ON</dfn>       0x00FF0000</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_TX_END_TO_A2_RX_ON_S" data-ref="_M/AR_PHY_TX_END_TO_A2_RX_ON_S">AR_PHY_TX_END_TO_A2_RX_ON_S</dfn>     16</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4" data-ref="_M/AR_PHY_RF_CTL4">AR_PHY_RF_CTL4</dfn>                    0x9834</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_TX_END_XPAB_OFF" data-ref="_M/AR_PHY_RF_CTL4_TX_END_XPAB_OFF">AR_PHY_RF_CTL4_TX_END_XPAB_OFF</dfn>    0xFF000000</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_TX_END_XPAB_OFF_S" data-ref="_M/AR_PHY_RF_CTL4_TX_END_XPAB_OFF_S">AR_PHY_RF_CTL4_TX_END_XPAB_OFF_S</dfn>  24</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_TX_END_XPAA_OFF" data-ref="_M/AR_PHY_RF_CTL4_TX_END_XPAA_OFF">AR_PHY_RF_CTL4_TX_END_XPAA_OFF</dfn>    0x00FF0000</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_TX_END_XPAA_OFF_S" data-ref="_M/AR_PHY_RF_CTL4_TX_END_XPAA_OFF_S">AR_PHY_RF_CTL4_TX_END_XPAA_OFF_S</dfn>  16</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_FRAME_XPAB_ON" data-ref="_M/AR_PHY_RF_CTL4_FRAME_XPAB_ON">AR_PHY_RF_CTL4_FRAME_XPAB_ON</dfn>      0x0000FF00</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_FRAME_XPAB_ON_S" data-ref="_M/AR_PHY_RF_CTL4_FRAME_XPAB_ON_S">AR_PHY_RF_CTL4_FRAME_XPAB_ON_S</dfn>    8</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_FRAME_XPAA_ON" data-ref="_M/AR_PHY_RF_CTL4_FRAME_XPAA_ON">AR_PHY_RF_CTL4_FRAME_XPAA_ON</dfn>      0x000000FF</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_RF_CTL4_FRAME_XPAA_ON_S" data-ref="_M/AR_PHY_RF_CTL4_FRAME_XPAA_ON_S">AR_PHY_RF_CTL4_FRAME_XPAA_ON_S</dfn>    0</u></td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SYNTH_CONTROL" data-ref="_M/AR_PHY_SYNTH_CONTROL">AR_PHY_SYNTH_CONTROL</dfn>	0x9874</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FORCE_CLKEN_CCK" data-ref="_M/AR_PHY_FORCE_CLKEN_CCK">AR_PHY_FORCE_CLKEN_CCK</dfn>	0xA22C</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_FORCE_CLKEN_CCK_MRC_MUX" data-ref="_M/AR_PHY_FORCE_CLKEN_CCK_MRC_MUX">AR_PHY_FORCE_CLKEN_CCK_MRC_MUX</dfn>	0x00000040</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_SUB" data-ref="_M/AR_PHY_POWER_TX_SUB">AR_PHY_POWER_TX_SUB</dfn>     0xA3C8</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE5" data-ref="_M/AR_PHY_POWER_TX_RATE5">AR_PHY_POWER_TX_RATE5</dfn>   0xA38C</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE6" data-ref="_M/AR_PHY_POWER_TX_RATE6">AR_PHY_POWER_TX_RATE6</dfn>   0xA390</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE7" data-ref="_M/AR_PHY_POWER_TX_RATE7">AR_PHY_POWER_TX_RATE7</dfn>   0xA3CC</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE8" data-ref="_M/AR_PHY_POWER_TX_RATE8">AR_PHY_POWER_TX_RATE8</dfn>   0xA3D0</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_POWER_TX_RATE9" data-ref="_M/AR_PHY_POWER_TX_RATE9">AR_PHY_POWER_TX_RATE9</dfn>   0xA3D4</u></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_GAIN_1" data-ref="_M/AR_PHY_TPCRG1_PD_GAIN_1">AR_PHY_TPCRG1_PD_GAIN_1</dfn> 	0x00030000</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_GAIN_1_S" data-ref="_M/AR_PHY_TPCRG1_PD_GAIN_1_S">AR_PHY_TPCRG1_PD_GAIN_1_S</dfn>	16</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_GAIN_2" data-ref="_M/AR_PHY_TPCRG1_PD_GAIN_2">AR_PHY_TPCRG1_PD_GAIN_2</dfn>		0x000C0000</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_GAIN_2_S" data-ref="_M/AR_PHY_TPCRG1_PD_GAIN_2_S">AR_PHY_TPCRG1_PD_GAIN_2_S</dfn>	18</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_GAIN_3" data-ref="_M/AR_PHY_TPCRG1_PD_GAIN_3">AR_PHY_TPCRG1_PD_GAIN_3</dfn>		0x00300000</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_GAIN_3_S" data-ref="_M/AR_PHY_TPCRG1_PD_GAIN_3_S">AR_PHY_TPCRG1_PD_GAIN_3_S</dfn>	20</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_CAL_ENABLE" data-ref="_M/AR_PHY_TPCRG1_PD_CAL_ENABLE">AR_PHY_TPCRG1_PD_CAL_ENABLE</dfn>	0x00400000</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_TPCRG1_PD_CAL_ENABLE_S" data-ref="_M/AR_PHY_TPCRG1_PD_CAL_ENABLE_S">AR_PHY_TPCRG1_PD_CAL_ENABLE_S</dfn>	22</u></td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_VIT_MASK2_M_46_61" data-ref="_M/AR_PHY_VIT_MASK2_M_46_61">AR_PHY_VIT_MASK2_M_46_61</dfn> 0xa3a0</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MASK2_M_31_45" data-ref="_M/AR_PHY_MASK2_M_31_45">AR_PHY_MASK2_M_31_45</dfn>     0xa3a4</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MASK2_M_16_30" data-ref="_M/AR_PHY_MASK2_M_16_30">AR_PHY_MASK2_M_16_30</dfn>     0xa3a8</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MASK2_M_00_15" data-ref="_M/AR_PHY_MASK2_M_00_15">AR_PHY_MASK2_M_00_15</dfn>     0xa3ac</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MASK2_P_15_01" data-ref="_M/AR_PHY_MASK2_P_15_01">AR_PHY_MASK2_P_15_01</dfn>     0xa3b8</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MASK2_P_30_16" data-ref="_M/AR_PHY_MASK2_P_30_16">AR_PHY_MASK2_P_30_16</dfn>     0xa3bc</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MASK2_P_45_31" data-ref="_M/AR_PHY_MASK2_P_45_31">AR_PHY_MASK2_P_45_31</dfn>     0xa3c0</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_MASK2_P_61_45" data-ref="_M/AR_PHY_MASK2_P_61_45">AR_PHY_MASK2_P_61_45</dfn>     0xa3c4</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SPUR_REG" data-ref="_M/AR_PHY_SPUR_REG">AR_PHY_SPUR_REG</dfn>         0x994c</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_EXT" data-ref="_M/AR_PHY_SFCORR_EXT">AR_PHY_SFCORR_EXT</dfn>	0x99c0</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M1_THRESH" data-ref="_M/AR_PHY_SFCORR_EXT_M1_THRESH">AR_PHY_SFCORR_EXT_M1_THRESH</dfn>	0x0000007F</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M1_THRESH_S" data-ref="_M/AR_PHY_SFCORR_EXT_M1_THRESH_S">AR_PHY_SFCORR_EXT_M1_THRESH_S</dfn>	0</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M2_THRESH" data-ref="_M/AR_PHY_SFCORR_EXT_M2_THRESH">AR_PHY_SFCORR_EXT_M2_THRESH</dfn>	0x00003F80</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M2_THRESH_S" data-ref="_M/AR_PHY_SFCORR_EXT_M2_THRESH_S">AR_PHY_SFCORR_EXT_M2_THRESH_S</dfn>	7</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M1_THRESH_LOW" data-ref="_M/AR_PHY_SFCORR_EXT_M1_THRESH_LOW">AR_PHY_SFCORR_EXT_M1_THRESH_LOW</dfn>	0x001FC000</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S" data-ref="_M/AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S">AR_PHY_SFCORR_EXT_M1_THRESH_LOW_S</dfn>	14</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M2_THRESH_LOW" data-ref="_M/AR_PHY_SFCORR_EXT_M2_THRESH_LOW">AR_PHY_SFCORR_EXT_M2_THRESH_LOW</dfn>	0x0FE00000</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S" data-ref="_M/AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S">AR_PHY_SFCORR_EXT_M2_THRESH_LOW_S</dfn>	21</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_SFCORR_SPUR_SUBCHNL_SD_S" data-ref="_M/AR_PHY_SFCORR_SPUR_SUBCHNL_SD_S">AR_PHY_SFCORR_SPUR_SUBCHNL_SD_S</dfn>	28</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><i>/* enable vit puncture per rate, 8 bits, lsb is low rate */</i></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_MASK_RATE_CNTL" data-ref="_M/AR_PHY_SPUR_REG_MASK_RATE_CNTL">AR_PHY_SPUR_REG_MASK_RATE_CNTL</dfn>       (0xFF &lt;&lt; 18)</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_MASK_RATE_CNTL_S" data-ref="_M/AR_PHY_SPUR_REG_MASK_RATE_CNTL_S">AR_PHY_SPUR_REG_MASK_RATE_CNTL_S</dfn>     18</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_ENABLE_MASK_PPM" data-ref="_M/AR_PHY_SPUR_REG_ENABLE_MASK_PPM">AR_PHY_SPUR_REG_ENABLE_MASK_PPM</dfn>      0x20000     /* bins move with freq offset */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_MASK_RATE_SELECT" data-ref="_M/AR_PHY_SPUR_REG_MASK_RATE_SELECT">AR_PHY_SPUR_REG_MASK_RATE_SELECT</dfn>     (0xFF &lt;&lt; 9) /* use mask1 or mask2, one per rate */</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_MASK_RATE_SELECT_S" data-ref="_M/AR_PHY_SPUR_REG_MASK_RATE_SELECT_S">AR_PHY_SPUR_REG_MASK_RATE_SELECT_S</dfn>   9</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_ENABLE_VIT_SPUR_RSSI" data-ref="_M/AR_PHY_SPUR_REG_ENABLE_VIT_SPUR_RSSI">AR_PHY_SPUR_REG_ENABLE_VIT_SPUR_RSSI</dfn> 0x100</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_SPUR_RSSI_THRESH" data-ref="_M/AR_PHY_SPUR_REG_SPUR_RSSI_THRESH">AR_PHY_SPUR_REG_SPUR_RSSI_THRESH</dfn>     0x7F</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S" data-ref="_M/AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S">AR_PHY_SPUR_REG_SPUR_RSSI_THRESH_S</dfn>   0</u></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PILOT_MASK_01_30" data-ref="_M/AR_PHY_PILOT_MASK_01_30">AR_PHY_PILOT_MASK_01_30</dfn>   0xa3b0</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_PILOT_MASK_31_60" data-ref="_M/AR_PHY_PILOT_MASK_31_60">AR_PHY_PILOT_MASK_31_60</dfn>   0xa3b4</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHANNEL_MASK_01_30" data-ref="_M/AR_PHY_CHANNEL_MASK_01_30">AR_PHY_CHANNEL_MASK_01_30</dfn> 0x99d4</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/AR_PHY_CHANNEL_MASK_31_60" data-ref="_M/AR_PHY_CHANNEL_MASK_31_60">AR_PHY_CHANNEL_MASK_31_60</dfn> 0x99d8</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CL_CAL_CTL" data-ref="_M/AR_PHY_CL_CAL_CTL">AR_PHY_CL_CAL_CTL</dfn>	0xA358		/* carrier leak cal control */</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_CL_CAL_ENABLE" data-ref="_M/AR_PHY_CL_CAL_ENABLE">AR_PHY_CL_CAL_ENABLE</dfn>	0x00000002</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_PARALLEL_CAL_ENABLE" data-ref="_M/AR_PHY_PARALLEL_CAL_ENABLE">AR_PHY_PARALLEL_CAL_ENABLE</dfn>	0x00000001</u></td></tr>
<tr><th id="272">272</th><td><u>#<span data-ppcond="19">endif</span> /* _DEV_ATH_AR5416PHY_H_ */</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ar2133.c.html'>netbsd/sys/external/isc/atheros_hal/dist/ar5416/ar2133.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
