#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("matrix_address0", 9, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("matrix_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("matrix_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("matrix_d0", 32, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("matrix_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("matrix_address1", 9, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("matrix_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("matrix_we1", 1, hls_out, 0, "ap_memory", "MemPortWE2", 1),
	Port_Property("matrix_d1", 32, hls_out, 0, "ap_memory", "MemPortDIN2", 1),
	Port_Property("matrix_q1", 32, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("row_address0", 9, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("row_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("row_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("row_address1", 9, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("row_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("row_q1", 32, hls_in, 1, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("col_address0", 9, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("col_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("col_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("col_address1", 9, hls_out, 2, "ap_memory", "MemPortADDR2", 1),
	Port_Property("col_ce1", 1, hls_out, 2, "ap_memory", "MemPortCE2", 1),
	Port_Property("col_q1", 32, hls_in, 2, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("a_address0", 9, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("a_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("a_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("a_address1", 9, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("a_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("a_q1", 32, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
};
const char* HLS_Design_Meta::dut_name = "loop_imperfect";
