sys = {
    cores = {
        simpleCore = {
            type = "OOO";
            dcache = "l1d";
            icache = "l1i";
        };
    };

    lineSize = 64;

    caches = {
        l1d = {
            size = 65536;
        };
        l1i = {
            size = 32768;
        };
        l2 = {
            caches = 1;
            size = 2097152;
            children = "l1i|l1d";  // interleave
        };
    };


  mem = {


    mem_controllers = {


         DRAM = {
              type = "NVMain";
              envVar = "ZSIMPATH";
              techIni = "ZSIMPATH/tests/dram-nvmain.config"; // DRAM model goes here
              outputFile = "nvmain_dram.out";
              traceName = "";
         }


         NVM = {
               type = "NVMain";
               envVar = "ZSIMPATH";
               techIni = "pcm-nvmain.config"; // NVM model goes here
               outputFile = "nvmain_nvm.out";
               traceName = "";
	       };



    };


    splitAddrs = false;
    nvmallocIntegration = true;


  };


};

sim = {
    phaseLength = 10000;
    // attachDebugger = True;
    schedQuantum = 50;  // switch threads frequently
    procStatsFilter = "l1.*|l2.*";
    strictConfig = false;
    deadlockDetection = false;
};
