[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32L433CCT6 production of ST MICROELECTRONICS from the text:This is information on a product in full production. May 2021 DS11449 Rev 6 1/227STM32L433xx  \nUltra-low-power Arm® Cortex®-M4 32-bit MCU+FPU, 100DMIPS,  \n up to 256KB Flash, 64KB SRAM, USB FS, LCD, ext. SMPS\nDatasheet - production data\nFeatures\nIncludes ST state-of-the-art patented \ntechnology\n•Ultra-low-power with FlexPowerControl\n– 1.71 V to 3.6 V power supply– -40 °C to 85/105/125 °C temperature range\n– 200 nA in V\nBAT mode: supply for RTC and \n32x32-bit backup registers\n– 8 nA Shutdown mode (5 wakeup pins)\n– 28 nA Standby mode (5 wakeup pins)\n– 280 nA Standby mode with RTC– 1.0 µA Stop 2 mode, 1.28 µA with RTC\n– 84 µA/MHz run mode (LDO Mode)\n– 36 μA/MHz run mode (@3.3 V SMPS \nMode)\n– Batch acquisition mode (BAM)\n– 4 µs wakeup from Stop mode\n– Brown out reset (BOR)– Interconnect matrix\n•Core: Arm\n® 32-bit Cortex®-M4 CPU with FPU, \nAdaptive real-time accelerator (ART Accelerator™) allowing 0- wait-state execution \nfrom Flash memory, fre quency up to 80 MHz, \nMPU, 100DMIPS and DSP instructions\n•Performance benchmark\n– 1.25 DMIPS/MHz (Drystone 2.1)– 273.55 CoreMark\n® (3.42 CoreMark/MHz @ \n80 MHz)\n•Energy benchmark\n– 347 ULPMark™ CP score\n– 121 ULPMark™ PP score\n•Clock Sources\n– 4 to 48 MHz crystal oscillator\n– 32 kHz crystal oscillator for RTC (LSE)– Internal 16 MHz factory-trimmed RC (±1%)\n– Internal low-power 32 kHz RC (±5%)– Internal multispeed 100 kHz to 48 MHz \noscillator, auto-trimme d by LSE (better than \n±0.25 % accuracy)\n– Internal 48 MHz with clock recovery– 2 PLLs for system clock, USB, audio, ADC\n•Up to 83 fast I/Os, m ost 5 V-tolerant\n•RTC with HW calendar, a larms and calibration\n•LCD 8× 40 or 4× 44 w ith step-up converter\n•Up to 21 capacitive sensing channels: support \ntouchkey, linear and rotary touch sensors\n•11x timers: 1x 16-bit ad vanced motor-control, \n1x 32-bit and 2x 16-bit general purpose, 2x 16-bit basic, 2x low-power 16-bit timers (available in Stop mode), 2x watchdogs, SysTick timer\n•Memories\n– Up to 256 KB single bank Flash, \nproprietary code readout protection\n– 64 KB of SRAM including 16 KB with \nhardware parity check\n– Quad SPI memory interface\n•Rich analog peripherals (independent supply)\n– 1x 12-bit ADC 5 Msps, up to 16-bit with \nhardware oversampling, 200 µA/Msps\n– 2x 12-bit DAC output channels, low-power \nsample and hold \n– 1x operational amplifie r with built-in PGA\n– 2x ultra-low-power comparators\n•17x communication interfaces\n– USB 2.0 full-speed crystal less solution \nwith LPM and BCD\n– 1x SAI (serial a udio interface)UFBGA64LQFP48\nUFQFPN48 (7 x 7 mm)\nLQFP64\n(10 x 10 mm)\nLQFP100\n(14 x 14 mm)(7 x 7 mm) (5 x 5 mm)\nUFBGA100\n(7 x 7 mm)THIN WLCSP49\n(3.14 x 3.15 x 0.20 mm)\nSTANDARD WLCSP49\n(3.141 x 3.127 x 0.38 mm)\nSTANDARD WLCSP64\n(3.141 x3.127 x 0.38 mm)\nwww.st.com\nSTM32L433xx\n2/227 DS11449 Rev 6– 3x I2C FM+(1 Mbit/s), SMBus/PMBus\n– 4x USARTs (ISO 7816, LIN, IrDA, modem)– 1x LPUART (Stop 2 wake-up)\n– 3x SPIs (and 1x Quad SPI)\n– CAN (2.0B Active) and SDMMC interface\n– SWPMI single wire protocol master I/F\n– IRTIM (Infrared interface)•14-channel DMA controller\n•True random number generator\n•CRC calculation unit, 96-bit unique ID\n•Development support: serial wire debug \n(SWD), JTAG, Embedded Trace Macrocell™\n•All packages are EC OPACK2 compliant\n          Table 1. Device summary \nReference Part numbers\nSTM32L433xx STM32L433CC, STM32L433RC, STM32L433VC, STM32L433CB, STM32L433RB\nDS11449 Rev 6 3/227STM32L433xx Contents\n6Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . .  . . . . . . . .  . . . . . . 12\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . .  . . . . . . 13\n3 Functional overview  . . . . .  . . . . . . . .  . . . . . . . .  . . . . . . . . . . . . . . . . . . . 17\n3.1 Arm® Cortex®-M4 core with FPU . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . 17\n3.2 Adaptive real-time memory accelerator (ART Accelerator™)  . . . . . . . . . 17\n3.3 Memory protection unit . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . 17\n3.4 Embedded Flash memory  . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . 18\n3.5 Embedded SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.6 Firewall . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.7 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.8 Cyclic redundancy check calculation unit (CRC)  . . . . . . . . . . . . . . . . . . . 20\n3.9 Power supply management  . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . 20\n3.9.1 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.9.2 Power supply supervisor  . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . 22\n3.9.3 Voltage regulator  . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . 23\n3.9.4 Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.9.5 Reset mode . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . 31\n3.9.6 VBAT operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.10 Interconnect matrix . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . 32\n3.11 Clocks and startup  . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . 34\n3.12 General-purpose inputs/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . 37\n3.13 Direct memory access controller (DMA) . . . . . . . . . . .  . . . . . . . . . . . . . . . 37\n3.14 Interrupts and events  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n3.14.1 Nested vectored interrupt  controller (NVIC) . . . . . . .  . . . . . . . . . . . . . . . 38\n3.14.2 Extended interrupt/even t controller (EXTI)  . . . . . . .  . . . . . . . . . . . . . . . 38\n3.15 Analog to digital converter (ADC) . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . 39\n3.15.1 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n3.15.2 Internal voltage referen ce (VREFINT) . . . . . . . . . . . . . . . . . . . . . . . . . . 40\n3.15.3 VBAT battery voltage monitoring . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . 40\n3.16 Digital to analog converter (DAC) . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . 40\nContents STM32L433xx\n4/227 DS11449 Rev 63.17 Voltage reference buffer (VREFBUF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n3.18 Comparators (COMP)  . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . 42\n3.19 Operational amplifier (OPAMP)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\n3.20 Touch sensing controller (TSC)  . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . 42\n3.21 Liquid crystal display controller (LCD)  . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\n3.22 True random number generator (RNG)  . . . . . . . . . . . .  . . . . . . . . . . . . . . 43\n3.23 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\n3.23.1 Advanced-control timer (TIM1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\n3.23.2 General-purpose  timers (TIM2, TIM15, TIM16) . . . . . . .  . . . . . . . . . . . . 45\n3.23.3 Basic timers (TIM6 and TIM7)  . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . 45\n3.23.4 Low-power timer (LPTIM1 and LPTIM2)  . . . . . . . . . . . . . . . . . . . . . . . . 45\n3.23.5 Infrared interface (IRTIM)  . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . 46\n3.23.6 Independent watchdog (IWDG) . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . 46\n3.23.7 System window watchdog (WWDG)  . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\n3.23.8 SysTick timer . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . 46\n3.24 Real-time clock (RTC) and backup registers  . . . . . . . .  . . . . . . . . . . . . . . 47\n3.25 Inter-integrated circuit interface (I2C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\n3.26 Universal synchronous/async hronous receiver transmitter (US ART)  . . . 49\n3.27 Low-power universal asynchr onous receiver transmitter (LPUA RT)  . . . . 50\n3.28 Serial peripheral interface (SPI) . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . 51\n3.29 Serial audio interfaces (SAI) . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . 51\n3.30 Single wire protocol master interface (SWPMI)  . . . . . . . . . . . . . . . . . . . . 52\n3.31 Controller area network (CAN) . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . 52\n3.32 Secure digital input/output and MultiMediaCards interface ( SDMMC) . . . 53\n3.33 Universal serial bus (USB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\n3.34 Clock recovery system (CRS)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\n3.35 Quad SPI memory interface (QUADSPI) . . . . . . . . . . . .  . . . . . . . . . . . . . 54\n3.36 Development support . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . 55\n3.36.1 Serial wire JTAG debug port (SWJ-DP) . . . . . . . . . . . . . . . . . . . . . . . . . 55\n3.36.2 Embedded Trace Macrocell™ . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . 55\n4 Pinouts and pin description .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\n5 Memory mapping . . .  . . . . . . .  . . . . . . .  . . . . . . .  . . . . . . . . . . . . . . . . . . . 86\nDS11449 Rev 6 5/227STM32L433xx Contents\n66 Electrical characteristics  . .  . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . 90\n6.1 Parameter conditions . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . 90\n6.1.1 Minimum and maximum values . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . 90\n6.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\n6.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\n6.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . 90\n6.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . 90\n6.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . 91\n6.1.7 Current consumption measurement  . . . . . . . . . . . . .  . . . . . . . . . . . . . . 92\n6.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . 92\n6.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\n6.3.1 General operating condit ions . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . 95\n6.3.2 Operating conditions at power-up / power- down . . . . . . . . . . . . . . . . . . 96\n6.3.3 Embedded reset and power control block characteristics . .  . . . . . . . . . 97\n6.3.4 Embedded voltage reference . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . 99\n6.3.5 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\n6.3.6 Wakeup time from low-power modes and voltage scaling  \ntransition times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127\n6.3.7 External clock source cha racteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 130\n6.3.8 Internal clock source characteristics  . . . . . . . . . .  . . . . . . . . . . . . . . . . 135\n6.3.9 PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142\n6.3.10 Flash memory characteristics  . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . 143\n6.3.11 EMC characteristics . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . 144\n6.3.12 Electrical sensitivity characteristics  . . . . . . . . .  . . . . . . . . . . . . . . . . . . 145\n6.3.13 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 146\n6.3.14 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147\n6.3.15 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152\n6.3.16 Extended interrupt and event controller input (EXTI) char acteristics . . 153\n6.3.17 Analog switches booster  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153\n6.3.18 Analog-to-Digital convert er characteristics  . . . . . . . . . . . . . . . . . . . . . 154\n6.3.19 Digital-to-Analog convert er characteristics  . . . . . . . . . . . . . . . . . . . . . 167\n6.3.20 Voltage reference buffer  characteristics  . . . . . . . .  . . . . . . . . . . . . . . . 172\n6.3.21 Comparator characteristics  . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . 174\n6.3.22 Operational amplifiers c haracteristics  . . . . . . . . .  . . . . . . . . . . . . . . . . 175\n6.3.23 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 178\n6.3.24 VBAT monitoring characteristics  . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . 179\n6.3.25 LCD controller characteristics  . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . 180\nContents STM32L433xx\n6/227 DS11449 Rev 66.3.26 Timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 181\n6.3.27 Communication interfaces characteristics . . . . . . . . . . . . . . . . . . . . . . 182\n7 Package information . . . . . .  . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . 195\n7.1 LQFP100 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195\n7.2 UFBGA100 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 198\n7.3 LQFP64 package information . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . 201\n7.4 UFBGA64 package information  . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . 204\n7.5 WLCSP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207\n7.6 WLCSP49 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210\n7.7 LQFP48 package information . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . 213\n7.8 UFQFPN48 package information . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . 216\n7.9 Thermal characteristics  . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . 219\n7.9.1 Reference document . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . 219\n7.9.2 Selecting the product temperature range  . . . . . . . . .  . . . . . . . . . . . . . 220\n8 Ordering information  . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 222\n9 Revision history  . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . .  . . . . . . .  . . . . . 223\nDS11449 Rev 6 7/227STM32L433xx List of tables\n9List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2\nTable 2. STM32L433xx family device  features and peripheral count s . . . . . . . . . . . . . . . . . . . . . . . 14\nTable 3. Access status versus rea dout protection level and execu tion modes. . . . . . . . . . . . . . . . . 18\nTable 4. STM32L433xx modes overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 4\nTable 5. Functionalities dependi ng on the working mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nTable 6. STM32L433xx peripherals interconnect m atrix  . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\nTable 7. DMA implementation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 37\nTable 8. Temperature sensor ca libration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 0\nTable 9. Internal voltage refer ence calibration values  . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nTable 10. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 44\nTable 11. I2C implementation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 48\nTable 12. STM32L433xx USART/LPUART features  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49\nTable 13. SAI implementation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 52\nTable 14. Legend/abbreviations used in the pinout table . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\nTable 15. STM32L433xx pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 62\nTable 16. Alternate function AF0 to AF7. . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\nTable 17. Alternate function AF8 to AF15. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 80\nTable 18. STM32L433xx memory map and peripheral register boundar y addresses  . . . . . . . . . . . . 87\nTable 19. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 92\nTable 20. Current character istics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 93\nTable 21. Thermal characteristics. . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94\nTable 22. General operating conditions . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\nTable 23. Operating conditions at  power-up / power-down  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96\nTable 24. Embedded reset and power control block characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 97\nTable 25. Embedded internal voltage reference. . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99\nTable 26. Current consumption in Run and Low-powe r run modes, co de with data processing  \nrunning from Flash, ART enable (Cache ON Prefetch OFF)  . . . . . . . . . . . . . . . . . . . . . . 102\nTable 27. Current consumption in Run modes, code with data proce ssing running from Flash,  \nART enable (Cache ON Prefetch OFF)  and power supplied by extern al SMPS  \n(VDD12 = 1.10 V) . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103\nTable 28. Current consumption in Run and Low-powe r run modes, co de with data processing  \nrunning from Flash, ART di sable  . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . 104\nTable 29. Current consumption in Run modes, code with data proce ssing running from Flash,  \nART disable and power s upplied by external SMPS (VDD12 = 1.10 V ). . . . . . . . . . . . . . 105\nTable 30. Current consumption in Run and Low-powe r run modes, co de with data processing  \nrunning from SRAM1  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106\nTable 31. Current consumption in Run, code with data processing running from  \n SRAM1 and power supplied by ext ernal SMPS (VDD12 = 1.10 V) . . . . . . . . . . . . . . . . . 107\nTable 32. Typical current consumption in Run and Low-power run m odes, with different codes  \nrunning from Flash, ART enable (Cache ON Prefetch OFF)  . . . . . . . . . . . . . . . . . . . . . . 108\nTable 33. Typical current consumption in Run, with different cod es running from Flash,  \nART enable (Cache ON Prefetch OFF)  and power supplied by extern al SMPS  \n(VDD12 = 1.10 V) . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108\nTable 34. Typical current consumption in Run, with different cod es running from Flash,  \nART enable (Cache ON Prefetch OFF)  and power supplied by extern al SMPS  \n(VDD12 = 1.05 V) . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109\nTable 35. Typical current consumption in Run and Low-power run m odes, with different codes  \nrunning from Flash, ART di sable  . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . 110\nList of tables STM32L433xx\n8/227 DS11449 Rev 6Table 36. Typical current consumption in Run modes, with differe nt codes running from  \n Flash, ART disable and power s upplied by external SMPS (VDD12 = 1.10 V). . . . . . . . 110\nTable 37. Typical current consumption in Run modes, with differe nt codesrunning from  \n Flash, ART disable and power s upplied by external SMPS (VDD12 = 1.05 V). . . . . . . . 111\nTable 38. Typical current consumption in Run and Low-power run m odes, with different codes  \nrunning from SRAM1  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111\nTable 39. Typical current consumption in Run, with different cod esrunning from  \n SRAM1 and power supplied by ext ernal SMPS (VDD12 = 1.10 V) . . . . . . . . . . . . . . . . . 112\nTable 40. Typical current consumption in Run, with different cod esrunning from  \n SRAM1 and power supplied by ext ernal SMPS (VDD12 = 1.05 V) . . . . . . . . . . . . . . . . . 112\nTable 41. Current consumption in Sleep and Low-power sleep modes , Flash ON  . . . . . . . . . . . . . 113\nTable 42. Current consumption in Sleep, Flash ON and power suppl ied by external SMPS  \n(VDD12 = 1.10 V) . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114\nTable 43. Current consumption in Low-power sleep modes, Flash in  power-down . . . . . . . . . . . . . 114\nTable 44. Current consumption in Stop 2 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nTable 45. Current consumption in Stop 1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117\nTable 46. Current consumption in Stop 0 . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119\nTable 47. Current consumption in Standby mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\nTable 48. Current consumption i n Shutdown mode . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121\nTable 49. Current consumption  in VBAT mode  . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123\nTable 50. Peripheral current consumption . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\nTable 51. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128\nTable 52. Regulator modes trans ition times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  129\nTable 53. Wakeup time using USART/LPUART. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129\nTable 54. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130\nTable 55. Low-speed external use r clock characteristics . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131\nTable 56. HSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 132\nTable 57. LSE oscillator characteristics (fLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133\nTable 58. HSI16 oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 135\nTable 59. MSI oscillator characteristics . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .137\nTable 60. HSI48 oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 140\nTable 61. LSI oscillator charac teristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 141\nTable 62. PLL, PLLSAI1 characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 142\nTable 63. Flash memory charac teristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 143\nTable 64. Flash memory endurance  and data retention . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . 143\nTable 65. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 144\nTable 66. EMI characteristi cs . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145\nTable 67. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 45\nTable 68. Electrical sensitivities . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146\nTable 69. I/O current injecti on susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 146\nTable 70. I/O static characteristics . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147\nTable 71. Output voltage characteristics  . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149\nTable 72. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 150\nTable 73. NRST pin characteristics  . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152\nTable 74. EXTI Input Characteristics  . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153\nTable 75. Analog switches boost er characteristics. . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 3\nTable 76. ADC characteristi cs   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 154\nTable 77. Maximum ADC RAIN  . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156\nTable 78. ADC accuracy - limited  test conditions 1  . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 8\nTable 79. ADC accuracy - limited  test conditions 2  . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 0\nTable 80. ADC accuracy - limited  test conditions 3  . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 2\nTable 81. ADC accuracy - limited  test conditions 4  . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4\nDS11449 Rev 6 9/227STM32L433xx List of tables\n9Table 82. DAC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 167\nTable 83. DAC accuracy. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 170\nTable 84. VREFBUF characteris tics . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172\nTable 85. COMP characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 174\nTable 86.  OPAMP characteristics . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175\nTable 87. TS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 178\nTable 88. VBAT monitoring characteristics  . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . 179\nTable 89. VBAT charging characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 179\nTable 90. LCD controller char acteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 180\nTable 91. TIMx characteristics . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 181\nTable 92. IWDG min/max timeout period at 32 kHz (LSI). . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . 181\nTable 93. WWDG min/max timeout va lue at 80 MHz (PCLK). . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . 182\nTable 94. I2C analog filter characteristics. . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182\nTable 95. SPI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 183\nTable 96. Quad SPI characteristics in SDR mode . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186\nTable 97. QUADSPI characteristics in DDR mode . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 187\nTable 98. SAI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 189\nTable 99. SD / MMC dynamic chara cteristics, VDD=2.7 V to 3.6 V . . . . . . . . . . . . . . . . . . . . . . . . . 191\nTable 100. eMMC dynamic characteristics, VDD = 1.71 V to 1.9 V . . . . . . . . . . . . . . . . . . . . . . . . . . 192\nTable 101. USB electrical characteristics . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193\nTable 102. SWPMI electrical characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 194\nTable 103. LQFP100 - Mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 195\nTable 104. UFBGA100 - Mechanical data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  198\nTable 105. UFBGA100 - Recommended PCB design rules (0.5 mm pitch  BGA). . . . . . . . . . . . . . . . 199\nTable 106. LQFP64 - Mechanical data . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 201\nTable 107. UFBGA64 - Mechanical data  . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 204\nTable 108. UFBGA64 - Recommended P CB design rules (0.5 mm pitch BGA). . . . . . . . . . . . . . . . . 205\nTable 109. WLCSP64 - Mechanic al data . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207\nTable 110. WLCSP64 - Recommended PC B design rules (0.35 mm pitch ). . . . . . . . . . . . . . . . . . . . 208\nTable 111. WLCSP49 - Mechanic al data . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 211\nTable 112. WLCSP49 - Recommended PC B design rules (0.4 mm pitch) . . . . . . . . . . . . . . . . . . . . . 212\nTable 113. LQFP48 - Mechanical data . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 214\nTable 114. UFQFPN48 - Mechani cal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  217\nTable 115. Package thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 219\nTable 116. STM32L433xx orderin g information scheme  . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . 222\nTable 117. Document revision history  . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 223\nList of figures STM32L433xx\n10/227 DS11449 Rev 6List of figures\nFigure 1. STM32L433xx block diagram . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\nFigure 2. Power supply overv iew . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\nFigure 3. Power-up/down seq uence  . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\nFigure 4. Clock tree . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nFigure 5. Voltage reference buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 41\nFigure 6. STM32L433Vx LQFP100 pinout(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . 56\nFigure 7. STM32L433Vx UFBGA100 ballout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\nFigure 8. STM32L433Rx LQFP64 pinout(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . 57\nFigure 9. STM32L433Rx, external SMPS device, LQFP64 pinout(1). . . . . . . . . . . . . . . . . . . . . . . . . 58\nFigure 10. STM32L433Rx UFBGA64 ballout(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . 58\nFigure 11. STM32L433Rx WLCSP64 pinout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nFigure 12. STM32L433Cx WLCSP49 pinout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nFigure 13. STM32L433Cx LQFP48 pinout(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . 60\nFigure 14. STM32L433Cx UFQFPN48 pinout(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\nFigure 15. STM32L433xx memor y map. . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nFigure 16. Pin loading conditions. . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\nFigure 17. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 90\nFigure 18. Power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 91\nFigure 19. Current consumption measurement scheme with and witho ut external  \nSMPS power supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2\nFigure 20. VREFINT versus temperature  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  100\nFigure 21. High-speed external clock source AC timing diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . 130\nFigure 22. Low-speed external clock source AC timing diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . 131\nFigure 23. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 33\nFigure 24. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134\nFigure 25. HSI16 fre quency versus temperature . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 6\nFigure 26. Typical current consu mption versus MSI frequency . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . 140\nFigure 27. HSI48 fre quency versus temperature . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 1\nFigure 28. I/O input characte ristics  . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148\nFigure 29. I/O AC characteristics definition(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152\nFigure 30. Recommended NRST pi n protection  . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153\nFigure 31. ADC accu racy characteristics. . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165\nFigure 32. Typical connection d iagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 166\nFigure 33. 12-bit buffered / non-buffered DAC. . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169\nFigure 34. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 184\nFigure 35. SPI timing diagram - slave mode and CPHA = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185\nFigure 36. SPI timing diagram - master mode . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185\nFigure 37. Quad SPI timing di agram - SDR mode. . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188\nFigure 38. Quad SPI timing di agram - DDR mode. . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188\nFigure 39. SAI master timing waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 190\nFigure 40. SAI slave timing waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 191\nFigure 41. SDIO hig h-speed mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 192\nFigure 42. SD default mode .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 193\nFigure 43. LQFP100 - Outlin e . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195\nFigure 44. LQFP100 - Recommen ded footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196\nFigure 45. LQFP100 marking (p ackage top view) . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 197\nFigure 46. UFBGA100 -Outline . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 198\nFigure 47. UFBGA100 - Recomme nded footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 199\nDS11449 Rev 6 11/227STM32L433xx List of figures\n11Figure 48. UFBGA100 marking (pa ckage top view)  . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200\nFigure 49. LQFP64 -  Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 201\nFigure 50. LQFP64 - Recommend ed footprint. . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 2\nFigure 51. LQFP64 mar king (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203\nFigure 52. UFBGA64 - Outlin e. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 204\nFigure 53. UFBGA64 - Recommend ed footprint . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205\nFigure 54. UFBGA64 marking ( package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 206\nFigure 55. WLCSP64 - Outlin e  . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 207\nFigure 56. WLCSP64 - Recommende d footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 208\nFigure 57. WLCSP64 marking (p ackage top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 209\nFigure 58. WLCSP49 - Outlin e  . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 210\nFigure 59. WLCSP49 - Recommende d footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 211\nFigure 60. WLCSP49 marking (p ackage top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 212\nFigure 61. LQFP48 -  Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 213\nFigure 62. LQFP48 - Recommend ed footprint. . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 5\nFigure 63. LQFP48 mar king (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 215\nFigure 64. UFQFPN48  - Outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 216\nFigure 65. UFQFPN48 - Recomme nded footprint . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 217\nFigure 66. UFQFPN48 marking ( package top view)  . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 218\nFigure 67. LQFP64 PD max vs. TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 221\nIntroduction STM32L433xx\n12/227 DS11449 Rev 61 Introduction\nThis datasheet provides the order ing information and mechanical  device characteristics of \nthe STM32L433xx microcontrollers.\nThis document should be read in c onjunction with the STM32L41x,  STM32L42x, \nSTM32L43x, STM32L44x, STM32L45x , STM32L46x reference manual (RM 0394), available \nfrom the STMicroelectronics website www.st.com .\nFor information on the Arm®(a) Cortex®-M4 core, refer to the Cortex®-M4 Technical \nReference Manual, available fr om the www.arm .com website.\nFor information on the device e rrata with respect to the datash eet and reference manual, \nrefer to the STM32L433xx errata sheet (ES0318), available on th e STMicroelectronics \nwebsite www.st.com.\n          \na. Arm is a registered trademark of Arm Limited (or its subsidia ries) in the US and/or elsewhere.\n\nDS11449 Rev 6 13/227STM32L433xx Description\n552 Description\nThe STM32L433xx devices are ultra -low-power microcontrollers ba sed on the  \nhigh-performance Arm® Cortex®-M4 32-bit RISC core operati ng at a frequency of up to \n80 MHz. The Cortex-M4 core features a Floating point unit (FPU) si ngle precision that \nsupports all Arm® single-precision data-processin g instructions and data types. It also \nimplements a full set o f DSP instructions and a memory protecti on unit (MPU) which \nenhances application security.\nThe STM32L433xx devices embed high-speed memories (Flash memory  up to 256  Kbyte, \n64 Kbyte of SRAM), a Quad SPI Flash  memories interface (available on all packages) and \nan extensive range of enhanced I/Os and peripherals connected t o two APB buses, two \nAHB buses and a 32-bit multi-AHB bus matrix.\nThe STM32L433xx devices embed se veral protection mechanisms for  embedded Flash \nmemory and SRAM: readout protecti on, write protec tion, propriet ary code readout \nprotection and Firewall.\nThe devices offer a fast 12-bit ADC (5 Msps), two comparators, one operational amplifier, \ntwo DAC channels, an in ternal voltage reference buffer, a low-p ower RTC, one general-\npurpose 32-bit timer, one 16-bit PWM timer dedicated to motor c ontrol, four general-purpose \n16-bit timers, and two 16-bit low-power timers.\nIn addition, up to 21 capacitive sensing channels are available . The devices also embed an \nintegrated LCD driver 8x40 or 4x4 4, with internal step-up conve rter.\nThey also feature standard and a dvanced communication interface s, namely three I2Cs, \nthree SPIs, three USARTs and one Low-Power UART, one SAI, one S DMMC, one CAN, \none USB full-speed device crystal  less, one SWPMI (single wire protocol master interface).\nThe STM32L433xx operate s in the -40 to +85  °C (+105  °C junction), -40 to +105  °C \n(+125  °C junction) and -40 to +125  °C (+130  °C junction) temperature ranges from a 1.71 to \n3.6 V VDD power supply when using internal  LDO regulator and a 1.05 to 1 .32V VDD12 \npower supply when using external  SMPS supply. A comprehensive s et of power-saving \nmodes makes possible the design of low-power applications.\nSome independent power supplies are supported: analog independe nt supply input for \nADC, DAC, OPAMP and comparators, and 3.3  V dedicated supply input for USB. A VBAT \ninput makes it possible to backu p the RTC and backup registers.  Dedicated VDD12 power \nsupplies can be used to  bypass the internal  LDO regulator when connected to an external \nSMPS.\nThe STM32L433xx family offers eight packages from 48 to 100-pin  packages.\nDescription STM32L433xx\n14/227 DS11449 Rev 6          Table 2. STM32L433xx family dev ice features and peripheral coun ts \nPeripheral STM32L433Vx STM32L433Rx STM32L433Cx\nFlash memory 256KB 128KB 256KB 128KB 256KB\nSRAM 64KB Quad SPI Yes\nTimersAdvanced \ncontrol1 (16-bit)\nGeneral \npurpose2 (16-bit)\n1 (32-bit)\nBasic 2 (16-bit)\nLow -power 2 (16-bit)\nSysTick timer 1Watchdog \ntimers \n(independent, \nwindow)2\nComm. \ninterfacesSPI 3\nI\n2C3\nUSART\nLPUART3\n1\nSAI 1\nCAN 1USB FS Yes\nSDMMC Yes\n(1)No\nSWPMI Yes\nRTC Yes\nTamper pins 3 2 2\nLCD\nCOM x SEGYes\n8x40 or 4x44Yes\n8x28(2) or 4x32(2)Yes\n4x19\nRandom generator YesGPIOs\n(3)\nWakeup pins83\n552\n4(1)38 or 39(4)\n3\nCapacitive sensing \nNumber of channels21 12 6\n12-bit ADC  \nNumber of channels1\n161\n16(1)1\n10\n12-bit DAC channels 2\nInternal voltage reference \nbufferYes No\nAnalog comparator 2\nDS11449 Rev 6 15/227STM32L433xx Description\n55Operational amplifiers 1\nMax. CPU frequency 80 MHz\nOperating voltage\n(VDD)1.71 to 3.6 V\nOperating voltage\n(VDD12)1.05 to 1.32 V\nOperating temperatureAmbient operatin g temperature:\n-40 to 85 °C / -40 to 1 05 °C / -40 to 125 °C\nJunction temperature:\n-40 to 105 °C / -40 to 1 25 °C / -40 to 130 °C\nPackagesLQFP100\nUFBGA100WLCSP64\nLQFP64\nUFBGA64WLCSP49\nLQFP48\nUFQFPN48\n1.  WKUP5, ADC1_IN14 and SDMMC interface are not supported by 64 -pin packages with SMPS option.\n2. In case external SMPS package type is used, 2 GPIO\'s are repl aced by VDD12 pins to connect the SMPS \npower supplies hence reducing the number of LCD elements to 7x2 7 or 4x30.\n3. In case external SMPS package type is used, 2 GPIO\'s are repl aced by VDD12 pins to connect the SMPS \npower supplies hence reducing the number of available GPIO\'s by  2.\n4. For WLCSP49 package.Table 2. STM32L433xx family device features and peripheral coun ts (continued)\nPeripheral STM32L433Vx STM32L433Rx STM32L433Cx\nDescription STM32L433xx\n16/227 DS11449 Rev 6Figure 1. STM32L433xx block diagram\nNote: AF: alternate function on I/O pins.MSv36867V2Flash\nup to\n256 KB\nUSB FSGPIO PORT A\nAHB/APB2\nEXT IT. WKUP 83 AF    PA[15:0]\nTIM1 / PWM3 compl. channels (TIM1_CH[1:3]N),\n4 channels (TIM1_CH[1:4]),\nETR, BKIN, BKIN2 as AF\nUSART1 RX, TX, CK,CTS, \nRTS as AF\nSPI1MOSI, MISO,\nSCK, NSS as AF\nAPB260 M Hz\nAPB1 30MH zMOSI, MISO, SCK, NSS as AF\nOUT1ITFWWDGRTC_TSOSC32_IN\nOSC32_OUT\nsmcard\nIrDA16bSDIO / MMCD[7:0]\nCMD, CK as AFVBAT = 1.55 to 3.6 V\nSCL, SDA, SMBA as AFJTAG & SW\nARM Cortex-M4\n80 MHz\nFPU  NVIC ETMMPU\nDMA2\nART \nACCEL/\nCACHERNGFIFO\n@ VDDABORSupply\nsupervision\nPVD, PVMIntreset\nXTAL 32 kHzMA N AGT\nRTCFCLKStandby\ninterfaceIWDG\n@VBAT@ VDD\n@VDD\nAWUReset & clock\ncontrol\nPCLKxVoltage\nregulator\n3.3 to 1.2 VVDD Power management\n@ VDD\nRTC_TAMPxBackup registerAHB bus-matrix\nTIM152 channels,\n1 compl. channel, BKIN as AF\nDAC1\nDAC2TIM6\nTIM7TIM2\nUSART2\nUSART3\nI2C1/SMBUSD-BUS\nSRAM 48 KB\nFIFOAPB1 80 MHz (max)SRAM 16 KBI-BUS\nS-BUS\nDMA1\nPB[15:0]\nPC[15:0]\nPD[15:0]\nPE[15:0]\nPH[1:0], \nPH[3]GPIO PORT B\nGPIO PORT C\nGPIO PORT D\nGPIO PORT E\nGPIO PORT H\n16b\nTIM16 16b1 channel,\n1 compl. channel, BKIN as AF\nOUT216b16bSCL, SDA, SMBA as AFSCL, SDA, SMBA as AFMOSI, MISO, SCK, NSS as AF\nTX, RX as AFRX, TX, CK, CTS, RTS as AFRX, TX, CK, CTS, RTS as AF\nsmcard\nIrDAsmcard\nIrDA32b4 channels, ETR as AF\nAHB/APB1OSC_IN\nOSC_OUTHCLKxXTAL OSC\n4- 16MHz\n16 external analog inputs  \nVREF+USA R T 2MBpsTemperature sensor\n@ VDDA\nSAI1MCLK_A, SD_A, FS_A, SCK_A, EXTCLK\nMCLK_B, SD_B, FS_B, SCK_B as AFTouch sensing controller7 Groups of\n3 channels max as AF\nVOUT, VINM, VINP\nLCD 8x40\nLPUART1\nSWPMI1\nLPTIM1\nLPTIM2SEGx, COMx as AF\nRX, TX, CTS, RTS as AF\nIO\nRX, TX, SUSPEND as AF\nIN1, IN2, OUT, ETR as AF\nIN1, OUT, ETR as AFRC HSI\nRC LSI\nPLL 1&2MSIQuad SPI memory interfaceD0[3:0],\nD1[3:0],CLK0, CLK1CS\n@ VDDUSB\nCOMP1 INP, INM, OUT\nCOMP2 INP, INM, OUT@ VDDARTC_OUTFIFO\nPHYAHB1 80 MHz\nCRC\nI2C2/SMBUS\nI2C3/SMBUS\nbxCAN1\nOpAmp1SPI3SPI2\nLCD BoosterVLCDVLCD = 2.5V to 3.6VAPB2 80MHzAHB2 80 MHz\n@VDDA\nFIREWALLVREF Buffer@ VDDA@ VDD\nDP\nDMVDD = 1.71 to 3.6 V\nVSS\nVDDA, VSSA\nVDD, VSS, NRSTVDDUSBTRACECLK\nTRACED[3:0]NJTRST, JTDI,\nJTCK/SWCLK\nJTDO/SWD, JTDO\nITF ADC1NOE\nCRS CRS_SYNCHSI48\nDS11449 Rev 6 17/227STM32L433xx Functional overview\n553 Functional overview\n3.1 Arm® Cortex®-M4 core with FPU\nThe Arm® Cortex®-M4 with FPU processor is the latest generation of Arm® processors for \nembedded systems, developed to provide a low-cost platform that  meets the needs of MCU \nimplementation with a reduced pi n count and low-power consumpti on, while delivering \noutstanding computational perfor mance and an adv anced response to interrupts.\nThe Arm® Cortex®-M4 with FPU 32-bit RISC proce ssor features exceptional code-\nefficiency, delivering the high-performance expected from an Ar m® core in the memory size \nusually associated with 8- and 16-bit devices.\nThe processor supports  a set of DSP instruct ions enabling effic ient signal processing and \ncomplex algorithm execution.\nIts single precision FPU speeds  up software development by usin g metalanguage \ndevelopment tools, while  avoiding sa turation.\nWith its embedded Arm® core, the STM32L433xx family  is compatible with all Arm® tools \nand software.\nFigure  1 shows the general block diagram o f the STM32L433xx family devi ces.\n3.2 Adaptive real-time memory accelerator (ART Accelerator™)\nThe ART Accelerator™ is a memory  accelerator optimized for STM3 2 industry-standard \nArm® Cortex®-M4 processors. It balances the  inherent performance advantage of the Arm® \nCortex®-M4 over Flash memory technologies, which normally requires the  processor to wait \nfor the Flash memory a t higher frequencies.\nTo release the processor near 100 DMIPS performance at 80 MHz, the accelerator \nimplements an instruction prefetc h queue and branch cache, whic h increases program \nexecution speed from the 64-bit F lash memory. Based on CoreMark  benchmark, the \nperformance achieved thanks to t he ART accelerator is equivalen t to 0 wait state program \nexecution from Flash memory a t a CPU frequency up to 80 MHz.\n3.3 Memory protection unit\nThe memory protection unit (MPU)  is used to manage the CPU acce sses to memory to \nprevent one task to accidentally corrupt the memory or resource s used by any o ther active \ntask. This memory area is organized into up to 8 protected area s that can in turn be divided \nup into 8 subareas. Th e protection area siz es are between 32 by tes and the whole \n4 Gigabytes of addre ssable memory.\nThe MPU is especially helpful for applications where some criti cal or certified code has to be \nprotected against the misbehavi or of other tasks.  It is usually  managed by an RTOS (real-\ntime operating system). If a progr am accesses a memory location  that is prohibited by the \nMPU, the RTOS can detect it and ta ke action. In an RTOS environ ment, the kernel can \ndynamically update the MPU area setting, based on the process t o be executed.\nThe MPU is optional and can be b ypassed for applications that d o not need it.\nFunctional overview STM32L433xx\n18/227 DS11449 Rev 63.4 Embedded Flash memory\nSTM32L433xx devices feature up to 256  Kbyte of embedded Flash memory available for \nstoring programs and da ta in single bank architecture. The Flas h memory contains 128 \npages of 2 Kbyte.\nFlexible protections  can be configured thanks to option bytes:\n• Readout protection (RDP) to prote ct the whole memory. Three lev els are available:\n– Level 0: no readout protection– Level 1: memory readout protection: the Flash memory cannot be  read from or \nwritten to if either debug features are connected, boot in RAM or bootloader is \nselected\n– Level 2: chip readout protection : debug features (Cortex-M4 JT AG and serial \nwire), boot in RAM and bootloader  selection are disabled (JTAG fuse). This \nselection is irreversible.\n          \n• Write protection (WRP):  the protected area i s protected against  erasing and \nprogramming. Two areas can be se lected, with 2-Kbyte granularit y.\n• Proprietary code readout protect ion (PCROP): a part of the flas h memory can be \nprotected against read and write  from third parties. The protec ted area is execute-only: \nit can only be reached by the STM32 CPU, as  an instruction code , while all other \naccesses (DMA, debug and CPU dat a read, write and erase) are st rictly prohibited. \nThe PCROP area granularity is 6 4-bit wide. An additional option  bit (PCROP_RDP) \nallows the user to select if the PCROP area is erased or not wh en the RDP protection \nis changed from Level 1 to Level 0.\nThe whole non-volatile memory embeds the error correction code (ECC) feature supporting:\n• single error detection and correction\n• double error detection.Table 3. Access status versus r eadout protection level and exec ution modes \nAreaProtection \nlevelUser executionDebug, boot from RAM or boot \nfrom system memory (loader)\nRead Write Erase Read Write Erase\nMain \nmemory1 Yes Yes Yes No No No\n2 Yes Yes Yes N/A N/A N/A\nSystem \nmemory1 Yes No No Yes No No\n2 Yes No No N/A N/A N/A\nOption \nbytes1 Yes Yes Yes Yes Yes Yes\n2 Yes No No N/A N/A N/A\nBackup \nregisters1Y e s Y e s N / A(1)\n1. Erased when RDP change from Level 1 to Level 0.No No N/A(1)\n2 Yes Yes N/A N/A N/A N/A\nSRAM21 Yes Yes Yes(1)No No No(1)\n2 Yes Yes Yes N/A N/A N/A\nDS11449 Rev 6 19/227STM32L433xx Functional overview\n55The address of the EC C fail can be read in  the ECC register.\n3.5 Embedded SRAM\nSTM32L433xx devices feature 64  Kbyte of embedded SRAM, split into two blocks: \n• 48 Kbyte mapped at address 0x2000 0000 (SRAM1)\n• 16 Kbyte located at address 0x 1000 0000 with hardw are parity ch eck (SRAM2).\nThis memory is also mapped at a ddress 0x2000 C000, offering a c ontiguous address \nspace with the SRAM 1 (16 Kbyte aliased by bit band)\nThis block is accessed through  the ICode/DCode b uses for maximu m performance. \nThese 16 Kbyte SRAM can also  be retained in Standby mode.\nThe SRAM2 can be write-protec ted with 1 Kbyte granularity.\nThe memory can be accessed in read/write at CPU clock speed wit h 0 wait states.\n3.6 Firewall\nThe device embeds a Fi rewall which protects  code sensitive and secure data from any \naccess performed by a code execute d outside of the  protected ar eas.\nEach illegal access ge nerates a rese t which kills immediately t he detected intrusion.\nThe Firewall main featu res are the following:\n• Three segments can be  protected and defin ed thanks to the Firew all registers:\n– Code segment (located in Flash o r SRAM1 if defined as executab le protected \narea)\n– Non-volatile data segment (located in Flash)\n– Volatile data segment (located in SRAM1)\n• The start address and the length of each segments are configura ble:\n– Code segment: up to 1024 Kbyt e with granularity of 256 bytes\n– Non-volatile data segment: up to 1024 Kbyte with granularity o f 256 bytes\n– Volatile data segment: up to 48 K byte with a granularity of 64  bytes\n• Specific mechanism impl emented to open the Firewall to get acce ss to the protected \nareas (call gate entry sequence)\n• Volatile data segment can be sha red or not with the non-protect ed code\n• Volatile data segment can be exe cuted or not depending on the F irewall configuration\nThe Flash readout protection mus t be set to level 2 in order to  reach the expected level of \nprotection.\n3.7 Boot modes\nAt startup, BOOT0 pin or nSWBOOT 0 option bit, and BOOT1 option bit are used to select \none of three boot options:\n• Boot from user Flash memory\n• Boot from syst em memory\n• Boot from embedded SRAM\nFunctional overview STM32L433xx\n20/227 DS11449 Rev 6The boot loader is located in system memory. It is used to repr ogram the Flash memory by \nusing USART, I2C, SPI, CAN or USB  FS in Device mode through DFU  (device firmware \nupgrade).\nBOOT0 value may come fr om the PH3-BOOT0 pin  or from an option b it depending on the \nvalue of a user option bit to  free the GPIO pad if needed.\nAn empty check mechanism is impl emented to force the boot from system Flash if the first \nmemory location is not programmed and if the boot selection is configured to boot from main \nFlash. If the boot selection uses BOOT0 pin to boot from the ma in Flash memory, but the \nfirst Flash memory location is fo und empty, the flash empty che ck mechanism forces boot \nfrom the system memory (contai ning embedded bootloader). Then d ue to bootloader \nactivation, some of the GPIOs ar e reconfigured from the High-Z state. Please refer to \nAN2606 for more details concerni ng the bootloader and GPIOs con figuration in system \nmemory boot mode.\nIt is possible to disable this feature by configuring the optio n bytes (instead of BOOT0 pin) to \nforce boot from the main Flash me mory (nSWBOOT0 = 0, nBOOT0 = 1 ).\n3.8 Cyclic redundancy che ck calculation unit (CRC)\nThe CRC (cyclic redundancy chec k) calculation unit is used to g et a CRC code using a \nconfigurable generator polynomial value and size.\nAmong other applications, CRC-based techniques are used to veri fy data transmission or \nstorage integrity. In the scope of the EN/IEC 60335-1 standard,  they offer a means of \nverifying the Flash memory integrity. The CRC calculation unit helps compute a signature of \nthe software during runtime, to be compared with a reference si gnature generated at link-\ntime and stored at a g iven memory location.\n3.9 Power supply management\n3.9.1 Power supply schemes\n• VDD = 1.71 to 3.6 V: external power supply for I/Os (VDDIO1 ), the internal regulator and \nthe system analog such as reset, power management and internal clocks. It is provided \nexternally through VDD pins.\n• VDD12 = 1.05 to 1.32 V: external power supply bypassing internal reg ulator when \nconnected to an external SMPS. It is provided externally throug h VDD12 pins and only \navailable on packages with the external SMPS supply option. VDD 12 does not require \nany external decoupling capacitanc e and cannot support any exte rnal load.\n• VDDA = 1.62 V (ADCs/COMPs) / 1.8 (DAC /OPAMP) to 3.6 V: external ana log power \nsupply for ADCs, DAC, OPAMPs, Comparators and Voltage reference  buffer. The VDDA \nvoltage level is independent from the VDD voltage.\n• VDDUSB  = 3.0 to 3.6 V: external indep endent power supp ly for USB tran sceivers. The \nVDDUSB  voltage level is independent from the VDD voltage.\n• VLCD = 2.5 to 3.6 V: the LCD controller can be powered either exter nally through VLCD \npin, or internally from an internal voltage generated by the em bedded step-up \nconverter.\n• VBAT = 1.55 to 3.6 V: powe r supply for RTC, external clock 32 kHz o scillator and \nbackup registers (throug h power switch) when VDD is not present.\nDS11449 Rev 6 21/227STM32L433xx Functional overview\n55Note: When the functions supplied by VDDA or VDDUSB  are not used, these supplies should \npreferably be shorted to VDD.\nNote: If these supplies are tied to ground, the I/Os supplied by these power supplies are not 5  V \ntolerant (refer to Table  19: Voltage characteristics ).\nNote: VDDIOx  is the I/Os general purpose digital functions supply. VDDIOx  represents VDDIO1 , with \nVDDIO1  = VDD.\nFigure 2. Power supply overview\nDuring power-up and power-down phases, the following power sequ ence requirements \nmust be respected:\n• When VDD is below 1 V, other power supplies (VDDA, VDDUSB , VLCD) must remain \nbelow VDD + 300 mV.\n• When VDD is above 1 V, all power s upplies are independent.\nDuring the power-down phase, VDD can temporarily become lower than other supplies only \nif the energy provided to  the MCU remains below 1  mJ; this allows ext ernal decoupling \ncapacitors to be discharged with different time constants durin g the power-do wn transient \nphase.MSv36866V2Low voltage detectorVDDAVDDA domain\nVSSVDD\nVBATA/D converters\nComparatorsD/A convertersOperational amplifiersVoltage reference buffer\nVDD domain\nI/O ringVSSA\nReset blockTemp. sensorPLL, HSI, MSI, HSI48\nStandby circuitry(Wakeup logic, IWDG)\nVoltage regulatorVDDIO1\nLSE crystal 32 K oscBKP registers\nRCC BDCR register\nRTCBackup domainCore\nMemoriesDigital peripheralsV\nCORE domain\nVCORELCD VLCD\nUSB transceiversVDDUSB\nVSS\nVDD12\nFunctional overview STM32L433xx\n22/227 DS11449 Rev 6Figure 3. Power-up/down sequence\n1. VDDX refers to any power supply among VDDA, VDDUSB , VLCD.\n3.9.2 Power supply supervisor\nThe device has an integrated ultra-low-power brown-out reset (B OR) active in all modes \nexcept Shutdown and ensuring pr oper operation after power-on an d during power down. \nThe device remains in reset mode when the monitored supply volt age VDD is below a \nspecified threshold, without the  need for an external reset cir cuit.\nThe lowest BOR level is 1.71V at  power on, and other higher thr esholds can be selected \nthrough option bytes.The device f eatures an embedded programmab le voltage detector \n(PVD) that monitors the VDD power supply and compares it to the VPVD threshold. An \ninterrupt can be generated when VDD drops below the VPVD threshold and/or when VDD is \nhigher than the VPVD threshold. T he interrupt service routine c an then generate a warning \nmessage and/or put the MCU into  a safe state. T he PVD is enable d by software.\nIn addition, the device embeds a Peripheral Voltage Monitor whi ch compares the \nindependent supply voltages VDDA, VDDUSB  with a fixed threshold in order to ensure that the \nperipheral is in its f unctional supply range.MSv47490V1\n0.31VBOR03.6\nOperating mode Power-on Power-down timeV\nVDDX(1)\nVDD\nInvalid supply area V DDX < V DD + 300 mV VDDX independent from V DD\nDS11449 Rev 6 23/227STM32L433xx Functional overview\n553.9.3 Voltage regulator\nTwo embedded linear voltage regulators supply most of the digit al circuitries: the main \nregulator (MR) and the low-power regulator (LPR).\n• The MR is used in the  Run and Sleep modes and in the Stop 0 mod e.\n• The LPR is used in Low-Power Run, Low-Power Sleep, Stop 1 and S top 2 modes. It is \nalso used to supply the 16 Kbyte  SRAM2 in Standby with SRAM2 re tention.\n• Both regulators are in power-down in Standby and Shutdown modes : the regulator \noutput is in high impedance, and  the kernel circuitry is powere d down thus inducing \nzero consumption. \nThe ultralow-power STM32L433xx su pports dynamic voltage scaling  to optimize its power \nconsumption in run mode. The volt age from the Main Regulator th at supplies the logic \n(VCORE ) can be adjusted according to t he system’s maximum operating f requency. \nThere are two power consumption ranges:\n• Range 1 with the CPU ru nning at up to 80 MHz.\n• Range 2 with a maximum CPU frequ ency of 26 MHz. All peripheral clocks are also \nlimited to 26 MHz.\nThe VCORE  can be supplied by the low-power  regulator, the main regulator  being switched \noff. The system is then in Low-power run mode.\n• Low-power run mode with the CPU running at up to 2 MHz. Periphe rals with \nindependent clock can be clocked by HSI16.\nWhen the MR is in use, the STM32L 433xx with the external SMPS o ption permits to force \nan external VCORE  supply on the VDD12 supply pins.\nWhen VDD12 is forced by an external source and is higher than the output of the internal \nLDO, the current is ta ken from this external supply and the ove rall power efficiency is \nsignificantly improved if using an external step down DC/DC con verter.\n3.9.4 Low-power modes\nThe ultra-low-power STM32L433xx  supports seven low-power modes to achieve the best \ncompromise between low-power consumption, short startup time, a vailable peripherals and \navailable wakeup sources.\nFunctional overview STM32L433xx\n24/227 DS11449 Rev 6\n          \nTable 4. STM32L433xx modes overview \nMode Regulator(1)CPU Flash SRAM Clocks DMA and Peripherals(2)Wakeup source Consumption(3)Wakeup time\nRun MR range 1\nYes ON(4)ON AnyAll\nN/A97 µA/MHz \nN/A SMPS range 2 High  35 µA/MHz(5)\nMR range2\nAll except USB_FS, RNG84 µA/MHz\nSMPS range 2 Low 36 µA/MHz(6)\nLPRun LPR Yes ON(4)ONAny \nexcept \nPLLAll except USB_FS, RNG N/A 94 µA/MHzto Range 1: 4 µs\nto Range 2: 64 µs\nSleep MR range 1\nNo ON(4)ON(7)AnyAll\nAny interrupt or \nevent28 µA/MHz\n6 cycles SMPS range 2 High 10 µA/MHz(5)\nMR range2\nAll except USB_FS, RNG26 µA/MHz\nSMPS range 2 Low 11 µA/MHz(6)\nLPSleep LPR No ON(4)ON(7)Any\nexcept \nPLLAll except USB_FS, RNGAny interrupt or \nevent29 µA/MHz 6 cycles\nStop 0MR Range 1(8)\nNo OFF ONLSE\nLSIBOR, PVD, PVM \nRTC, LCD, IWDG \nCOMPx (x=1,2) \nDAC1\nOPAMPx (x=1)\nUSARTx (x=1...3)(9)\nLPUART1(9)\nI2Cx (x=1...3)(10)\nLPTIMx (x=1,2)\n***\nAll other per ipherals are \nfrozen.Reset pin, all I/Os\nBOR, PVD, PVM \nRTC, LCD, IWDG\nCOMPx (x=1..2)\nUSARTx (x=1...3)(9)\nLPUART1(9)\nI2Cx (x=1...3)(10)\nLPTIMx (x=1,2)\nUSB_FS(11)\nSWPMI1(12)108 µA\n2.4 µs in SRAM\n4.1 µs in Flash\nMR Range 2(8)108 µA\nSTM32L433xx Functional overview\nDS11449 Rev 6 25/227Stop 1 LPR No Off ONLSE\nLSIBOR, PVD, PVM \nRTC, LCD, IWDG \nCOMPx (x=1,2) \nDAC1\nOPAMPx (x=1)\nUSARTx (x=1...3)(9)\nLPUART1(9)\nI2Cx (x=1...3)(10)\nLPTIMx (x=1,2)\n***\nAll other per ipherals are \nfrozen.Reset pin, all I/Os\nBOR, PVD, PVM \nRTC, LCD, IWDG\nCOMPx (x=1..2)\nUSARTx (x=1...3)(9)\nLPUART1(9)\nI2Cx (x=1...3)(10)\nLPTIMx (x=1,2)\nUSB_FS(11)\nSWPMI1(12)4.34 µA w/o RTC\n4.63 µA w RTC6.3 µs in SRAM\n7.8 µs in Flash\nStop 2 LPR No Off ONLSE\nLSIBOR, PVD, PVM \nRTC, LCD, IWDG \nCOMPx (x=1..2)\nI2C3(10)\nLPUART1(9)\nLPTIM1\n***\nAll other per ipherals are \nfrozen.Reset pin, all I/Os\nBOR, PVD, PVM\nRTC, LCD, IWDG\nCOMPx (x=1..2)\nI2C3(10)\nLPUART1(9)\nLPTIM11.3 µA w/o RTC\n1.4 µA w/RTC6.8 µs in SRAM\n8.2 µs in FlashTable 4. STM32L433xx mode s overview (continued)\nMode Regulator(1)CPU Flash SRAM Clocks DMA and Peripherals(2)Wakeup source Consumption(3)Wakeup time\nFunctional overview STM32L433xx\n26/227 DS11449 Rev 6\nStandbyLPR\nPower\ned OffOffSRAM\n2 ON\nLSE\nLSIBOR, RTC, IWDG\n***\nAll other per ipherals are \npowered off.\n***\nI/O configuration can be \nfloating, pull-up or pull-downReset pin \n5 I/Os (WKUPx)(13)\nBOR, RTC, IWDG0.20 µA w/o RTC\n0.46 µA w/ RTC\n12.2 µs\nOFFPower\ned\nOff0.03 µA w/o RTC\n0.29 µA w/ RTC\nShutdown OFFPower\ned OffOffPower\ned\nOffLSERTC\n***\nAll other per ipherals are \npowered off.\n***\nI/O configuration can be \nfloating, pull-up or pull-\ndown(14)Reset pin \n5 I/Os (WKUPx)(14)\nRTC0.01 µA w/o RTC\n0.20 µA w/ RTC262 µs\n1. LPR means Main regulator is OF F and Low-power regulator is ON .\n2. All peripherals can be active or clock gated to save power co nsumption.\n3. Typical current at VDD = 1.8 V, 25°C. Consumptions values provided running from SRAM,  Flash memory Off, 80 MHz in Range 1, 26 MHz in Range 2, 2 MHz in \nLPRun/LPSleep.\n4. The Flash memory can be put in power-down and its clock can b e gated off when executing from SRAM.\n5. Theoretical value based on VDD = 3.3 V, DC/DC Efficiency of 85%, VCORE  = 1.10 V\n6. Theoretical value based on VDD = 3.3 V, DC/DC Efficiency of 85%, VCORE  = 1.05 V\n7. The SRAM1 and SRAM2 clocks can be gated on or off independent ly.\n8. SMPS mode can be used in STOP0 Mode, but no significant power  gain can be expected.\n9. U(S)ART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or receive d frame event.\n10. I2C address detection is func tional in Stop mode, and genera tes a wakeup interrupt in case of address match.\n11. USB_FS wakeup by resume from suspend and attach detection pr otocol event.\n12. SWPMI1 wakeup by resume from suspend.13. The I/Os with wakeup from Standby/Shutdown capability are: P A0, PC13, PE6, PA2, PC5.\n14. I/Os can be configured with i nternal pull-up, pull-down or f loating in Shutdown mode but the c onfiguration is lost when exi ting the Shutdown mode.Table 4. STM32L433xx mode s overview (continued)\nMode Regulator(1)CPU Flash SRAM Clocks DMA and Peripherals(2)Wakeup source Consumption(3)Wakeup time\nDS11449 Rev 6 27/227STM32L433xx Functional overview\n55By default, the microcontroller is in Run mode after a system o r a power Reset. It is up to the \nuser to select one of the low- power modes described below:\n• Sleep  mode\nIn Sleep mode, only the CPU is stopped. All peripherals continu e to operate  and can \nwake up the CPU when an interrupt/event occurs.\n• Low-power run  mode\nThis mode is achieved with VCORE  supplied by the low-power regulator to minimize the \nregulator\'s operating current. The code can be executed from SR AM or from Flash, \nand the CPU frequency is limited  to 2 MHz. The peripherals with  independent clock can \nbe clocked by HSI16.\n• Low-power sleep  mode\nThis mode is entered f rom the low-power run  mode. Only the CPU clock is stopped. \nWhen wakeup is triggered by an event or an interrupt, the syste m reverts to the low-\npower run mode.\n• Stop 0, Stop 1 and Stop 2  modes\nStop mode achieves the  lowest power consumption while retaining  the content of \nSRAM and registers. All clocks in the VCORE  domain are stopped, the PLL, the MSI \nRC, the HSI16 RC and the HSE cr ystal oscillators are disabled. The LSE or LSI is still \nrunning. \nThe RTC can remain active (Stop mode with RTC, S top mode withou t RTC).\nSome peripherals wit h wakeup capability ca n enable the HSI16 RC  during Stop mode \nto detect their wakeup condition.\nThree Stop modes are available: S top 0, Stop 1 and Stop 2 modes . In Stop 2 mode, \nmost of the VCORE  domain is put in a lower leakage mode. \nStop 1 offers the largest number  of active peripherals and wake up sources, a smaller \nwakeup time but a higher consumption than Stop 2. In Stop 0 mod e, the main regulator \nremains ON, allowing a very fast w akeup time but with much high er consumption.\nThe system clock when exiting from Stop 0, Stop 1 or Stop 2 mod es can be either MSI \nup to 48 MHz or HSI16, dependi ng on software configuration.\n• Standby  mode\nThe Standby mode is used to achie ve the lowest power consumptio n with BOR. The \ninternal regulator is switched off so that the VCORE  domain is powered off. The PLL, the \nMSI RC, the HSI16 RC and the HSE crystal oscillato rs are also s witched off.\nThe RTC can remain active (Stand by mode with RTC, Standby mode without RTC).\nThe brown-out reset (BOR) always remains active in Standby mode .\nThe state of each I/O during stan dby mode can be s elected by so ftware: I/O with \ninternal pull-up, internal pull-down or floating.\nAfter entering Standby mode, SRAM1 and register contents are lo st except for registers \nin the Backup domain and Standby circuitry. Optionally, SRAM2 c an be retained in \nStandby mode, supplied by the low -power Regulator (Standby with  SRAM2 retention \nmode).\nThe device exits Stand by mode when an external reset (NRST pin) , an IWDG reset, \nWKUP pin event (configurable ri sing or falling e dge), or an RTC  event occurs (alarm, \nperiodic wakeup, timestamp, tamper ) or a failure is detected on  LSE (CSS on LSE).\nThe system clock after wa keup is MSI u p to 8 MHz.\nFunctional overview STM32L433xx\n28/227 DS11449 Rev 6• Shutdown  mode\nThe Shutdown mode permits to achieve the lowest power consumpti on. The internal \nregulator is switched off so that the VCORE  domain is powered off. The PLL, the HSI16, \nthe MSI, the LSI and the HSE osc illators are also switched off.\nThe RTC can remain active (Shutdown mode with RTC, Shutdown mod e without RTC).\nThe BOR is not available in Shut down mode. No pow er voltage mon itoring is possible \nin this mode, therefore the switch to Backup domain is not supp orted. \nSRAM1, SRAM2 and regi ster contents are lost except for register s in the Backup \ndomain. \nThe device exits Shutdown mode w hen an external reset (NRST pin ), a WKUP pin \nevent (configurable rising or falling edge), or a n RTC event oc curs (alarm, periodic \nwakeup, timestamp, tamper). \nThe system clock after wakeup is MSI at 4 MHz.\nDS11449 Rev 6 29/227STM32L433xx Functional overview\n55          Table 5. Functionalities dep ending on the working mode(1) \nPeripheral Run SleepLow-\npower \nrunLow-\npower \nsleepStop 0/1 Stop 2 Standby Shutdown\nVBAT\n-\nWakeup capability-\nWakeup capability-\nWakeup capability-\nWakeup capability\nCPU Y - Y - - -- -- -- --\nFlash memory (up to \n256 KB)O(2)O(2)O(2)O(2)- -- -- -- --\nSRAM1 (48 KB) Y Y(3)YY(3)Y -Y -- -- --\nSRAM2 (16 KB) Y Y(3)YY(3)Y -Y -O(4)-- --\nQuad SPI O O O O - -- -- -- --\nBackup registers Y Y Y Y Y -Y -Y -Y -Y\nBrown-out reset \n(BOR)YYYY Y YY YY Y- --\nProgrammable \nvoltage detector \n(PVD) OOOO O OO O- -- --\nPeripheral voltage \nmonitor (PVMx; \nx=1,3,4)OOOO O OO O- -- --\nD M A OOOO - -- -- -- --\nHigh speed Internal \n(HSI16)OOOO(5)-(5)-- -- --\nOscillator RC48 O O - - - -- -- -- --\nHigh speed external \n(HSE)OOOO - -- -- -- --\nLow speed internal \n(LSI)OOOO O -O -O -- --\nLow speed external \n(LSE)OOOO O -O -O -O -O\nMulti-Speed internal \n(MSI)OOOO - -- -- -- --\nClock security \nsystem (CSS)OOOO - -- -- -- --\nClock security \nsystem on LSEOOOO O OO OO O- --\nRTC / Auto wakeup O O O O O OO OO OO OO\nNumber of RTC \nTamper pins3333 3 O3 O3 O3 O3\nL C D OOOO O OO O- -- --\nFunctional overview STM32L433xx\n30/227 DS11449 Rev 6USB FS O(8)O(8)-- - O- -- -- --\nUSARTx (x=1,2,3) O O O O O(6)O(6)- -- -- --\nLow-power UART \n(LPUART)OOOO O(6)O(6)O(6)O(6)- -- --\nI2Cx (x=1,2) O O O O O(7)O(7)- -- -- --\nI 2 C 3 OOOO O(7)O(7)O(7)O(7)- -- --\nSPIx (x=1,2,3) O O O O - -- -- -- --\nC A N OOOO - -- -- -- --\nSDMMC1 O O O O - -- -- -- --\nS W P M I 1 OOOO - O- -- -- --\nSAIx (x=1) O O O O - -- -- -- --\nADCx (x=1) O O O O - -- -- -- --\nDAC1 O O O O O -- -- -- --\nVREFBUF O O O O O -- -- -- --\nOPAMPx (x=1) O O O O O -- -- -- --\nCOMPx (x=1,2) O O O O O OO O- -- --\nTemperature sensor O O O O - -- -- -- --\nTimers (TIMx) O O O O - -- -- -- --\nLow-power timer 1 \n(LPTIM1)OOOO O OO O- -- --\nLow-power timer 2 \n(LPTIM2)OOOO O O- -- -- --\nIndependent \nwatchdog (IWDG)OOOO O OO OO O- --\nWindow watchdog \n(WWDG)OOOO - -- -- -- --\nSysTick timer O O O O - -- -- -- --\nTouch sensing \ncontroller (TSC)OOOO - -- -- -- --\nRandom number \ngenerator (RNG)O(8)O(8)-- - -- -- -- --Table 5. Functionalities de pending on the working mode(1) (continued)\nPeripheral Run SleepLow-\npower \nrunLow-\npower \nsleepStop 0/1 Stop 2 Standby Shutdown\nVBAT\n-\nWakeup capability-\nWakeup capability-\nWakeup capability-\nWakeup capability\nDS11449 Rev 6 31/227STM32L433xx Functional overview\n553.9.5 Reset mode \nIn order to impro ve the consumption under reset, the I/Os state  under and after reset is \n“analog state” (the I/O schmitt t rigger is disable). In additio n, the internal reset pull-up is \ndeactivated when the reset source is internal.\n3.9.6 VBAT operation\nThe VBAT pin permits to power the device VBAT domain from an ex ternal battery, an \nexternal supercapa citor, or from VDD when no external battery and an external \nsupercapacitor are present. The VBAT pin supplies the RTC with LSE and the backup \nregisters. Three anti-tamper detec tion pins are available in VB AT mode.\nVBAT operation is automat ically activated when VDD is not present.\nAn internal VBAT battery chargi ng circuit is embedded and can b e activated when VDD is \npresent.\nNote: When the microcontroller is supplied from VBA T, external interrupts and RTC alarm/events \ndo not exit it from VBAT operation.CRC calculation unit O O O O - -- -- -- --\nG P I O s OOOO O OO O(9)5 \npins\n(10)(11)5 \npins\n(10)-\n1. Legend: Y = Yes (Enable). O = O ptional (Disable by default. C an be enabled by software). - = Not available.\n2. The Flash can be configured in power-down mode. By default, i t is not in power-down mode.\n3. The SRAM clock can be gated on or off.4. SRAM2 content is preserved wh en the bit RRS is set in PWR_CR3  register.\n5. Some peripherals with wakeup from Stop capability can request  HSI16 to be enabled. In this case, HSI16 is woken up by \nthe peripheral, and only feeds the peripheral which requested i t. HSI16 is automatically put o ff when the peripheral does not \nneed it anymore.\n6. UART and LPUART reception is functional in Stop mode, and gen erates a wakeup interrupt on Start, address match or \nreceived frame event.\n7. I2C address detection is functional in Stop mode, and generat es a wakeup interrupt in case of address match.\n8. Voltage scaling Range 1 only.9. I/Os can be configured with i nternal pull-up, pull-down or fl oating in Standby mode.\n10. The I/Os with wakeup from Standby/Shutdown capability are: P A0, PC13, PE6, PA2, PC5.\n11. I/Os can be configured with i nternal pull-up, pull-down or f loating in Shutdown mode but the configuration is lost when \nexiting the Shutdown mode.Table 5. Functionalities de pending on the working mode(1) (continued)\nPeripheral Run SleepLow-\npower \nrunLow-\npower \nsleepStop 0/1 Stop 2 Standby Shutdown\nVBAT\n-\nWakeup capability-\nWakeup capability-\nWakeup capability-\nWakeup capability\nFunctional overview STM32L433xx\n32/227 DS11449 Rev 63.10 Interconnect matrix\nSeveral peripherals have direct  connections between them. This allows autonomous \ncommunication between peripheral s, saving CPU re sources thus po wer supply \nconsumption. In addition, these hardware connections allow fast  and predictable latency.\nDepending on peripherals, these interconnections can operate in  Run, Sleep, low-power run \nand sleep, Stop 0, St op 1 and Stop 2 modes.\n          Table 6. STM32L433xx peripherals interconnect matrix \n Interconnect sourceInterconnect \ndestinationInterconnect action\nRun\nSleep\nLow-power run\nLow-power sleep\nStop 0 / Stop 1\nStop 2\nTIMx TIMx Timers synchroniza tion or chaining Y Y Y Y - -\nADCx\nDAC1Conversion triggers Y Y Y Y - -\nDMA Memory to memory transfer trigger Y Y Y Y - -\nCOMPx Comparator out put blanking Y Y Y Y - -\nTIM15/TIM16 IRTIM Infrared int erface output generation Y Y Y Y - -\nCOMPx TIM1\nTIM2Timer input channel, trigger, break from \nanalog signals comparisonYYYY - -\nLPTIMERxLow-power timer triggered by analog \nsignals comparison YYYYYY\n(1)\nADCx TIM1 Timer triggered by analog watchdog Y Y Y Y - -\nRTCTIM16 Timer input channel from RTC events Y Y Y Y - -\nLPTIMERxLow-power timer triggered by RTC alarms \nor tampers YYYYYY\n(1)\nAll clocks sources (internal \nand external)TIM2\nTIM15, 16Clock source used as input channel for \nRC measurement and trimmingYYYY - -\nUSB TIM2 Timer triggered by USB SOF Y Y - - - -CSS\nCPU (hard fault)RAM (parity error)\nFlash memory (ECC error)\nCOMPxPVDTIM1\nTIM15,16Timer break Y Y Y Y - -\nDS11449 Rev 6 33/227STM32L433xx Functional overview\n55GPIOTIMx External trigger Y Y Y Y - -\nLPTIMERx External trigger Y Y Y Y YY\n(1)\nADCx\nDAC1Conversion external trigger Y Y Y Y - -\n1. LPTIM1 only.Table 6. STM32L433xx peripherals interconnect matrix (continued )\n Interconnect sourceInterconnect \ndestinationInterconnect action\nRun\nSleep\nLow-power run\nLow-power sleep\nStop 0 / Stop 1\nStop 2\nFunctional overview STM32L433xx\n34/227 DS11449 Rev 63.11 Clocks and startup\nThe clock controller (see Figure  4) distributes the clocks coming  from different oscillators to \nthe core and the peripherals. I t also manages clock gating for low-power modes and \nensures clock robust ness. It features:\n• Clock prescaler:  to get the best trade-off betwe en speed and current consumptio n, \nthe clock frequency to the CPU a nd peripherals can be adjusted by a programmable \nprescaler\n• Safe clock switching:  clock sources can be changed s afely on the fly in run mode \nthrough a configuration register.\n• Clock management:  to reduce power consumption, the clock controller can stop the  \nclock to the core, individual peripherals or memory.\n• System clock source:  four different clock sources c an be used to dri ve the master \nclock SYSCLK:\n– 4-48 MHz high-speed external cry stal or ceramic resonator (HSE ), that can supply \na PLL. The HSE can also be config ured in bypass mode for an ext ernal clock.\n– 16 MHz high-speed internal RC oscillator (HSI16), trimmable by  software, that can \nsupply a PLL\n– Multispeed internal RC oscillato r (MSI), trimmable by software , able to generate \n12 frequencies from 100 kHz to 48 MHz. When a 32. 768 kHz clock source is \navailable in the system (LSE), the MSI frequency can be automat ically trimmed by \nhardware to reach better than ±0.25% accuracy. In this mode the  MSI can feed the \nUSB device. The MSI can supply a PLL.\n– System PLL which can be fed by  HSE, HSI16 or MSI, with a maxim um frequency \nat 80 MHz.\n• RC48 with clock recovery system (HSI48) : internal RC48 MHz clock source can be \nused to drive the U SB, the SDMMC or the RNG peripherals. This c lock can be output \non the MCO.\n• Auxiliary clock source:  two ultralow-power clock sour ces that can be used to drive \nthe LCD controller and the real-time clock:\n– 32.768 kHz low-speed external crystal (LSE), supporting four d rive capability \nmodes. The LSE can also be confi gured in bypass mode for an ext ernal clock.\n– 32 kHz low-speed internal RC (LSI), also used to drive the ind ependent watchdog. \nThe LSI clock accuracy is ±5% accuracy.\n• Peripheral clock sources:  Several peripherals (USB, SDMMC, RNG, SAI, USARTs, \nI2Cs, LPTimers, ADC, SWPMI) have  their own independent clock wh atever the system \nclock. Two PLLs, each having three independent outputs allowing  the highest flexibility, \ncan generate in dependent clocks for the ADC, the USB/SDMMC/RNG and the SAI.\n• Startup clock:  after reset, the microcontroller restarts by default with an i nternal 4 MHz \nclock (MSI). The prescaler ratio and clock source can be change d by the application \nprogram as soon as the code execution starts.\n• Clock security system (CSS):  this feature can be enabled by software. If a HSE clock \nfailure occurs, the  master clock is automatically switched to H SI16 and a software \nDS11449 Rev 6 35/227STM32L433xx Functional overview\n55interrupt is generated if enabl ed. LSE failure can also be dete cted and generated an \ninterrupt.\n• Clock-out capability: \n– MCO: microcontroller clock output:  it outputs one of the internal clocks for \nexternal use by the application.  Low frequency clocks (LSI, LSE ) are available \ndown to Stop 1 low power state.\n– LSCO: low speed clock output:  it outputs LSI or LSE in all low-power modes \ndown to Standby mode. LSE can also  be output on LSCO in Shutdow n mode. \nLSCO is not available in VBAT mode.\nSeveral prescalers permit to configure the AHB frequency, the h igh speed APB (APB2) and \nthe low speed APB (APB1 ) domains. The maximu m frequency of the AHB and the APB \ndomains is 80 MHz.\nFunctional overview STM32L433xx\n36/227 DS11449 Rev 6Figure 4. Clock tree\nMSv36868V3SYSCLKMCOLSCO\nPLL\n48 MHz clock to USB, RNG, SDMMCto IWDG\nto RTC and LCD\nto PWR\nHCLKto AHB bus, core, memory and DMA\nFCLK Cortex free running clock\nto Cortex system timer\nto APB1 peripherals\nto APB2 peripheralsPCLK1\nPCLK2LSE\nHSI16\nSYSCLKto USARTx\nx=2..3\nto LPUART1\nto I2Cx\nx=1,2,3\nto LPTIMx\nx=1,2\nSAI1_EXTCLKto SWPMIto TIMx\nx=2,6,7OSC32_OUT\nOSC32_IN\nMSI\nHSI16\nHSEMSILSILSE\nHSE\nSYSCLK\nHSE\nMSI\nHSI16LSE OSC\n32.768 kHz/32\nAHB \nPRESC\n/ 1,2,..512\n/ 8\nAPB1 \nPRESC\n/ 1,2,4,8,16\nx1 or x2\nHSI16\nSYSCLK\nLSI\nLSE\nHSI16\nHSI16\nAPB2 \nPRESC\n/ 1,2,4,8,16\nto TIMx\nx=1,15,16x1 or x2\nto USART1LSE\nHSI16\nSYSCLKPLLSAI1/ MMSI RC\n100 kHz – 48 MHzHSI RC\n16 MHzHSE OSC\n4-48 MHz\nClock \ndetectorOSC_OUT\nOSC_IN/ 1→16LSI RC 32 kHz\nClock \nsource control\nPLLSAI1CLK\nPLL48M1CLK\nPLLCLK\nPLLSAI2CLK\nPLL48M2CLK\nPLLADC1CLKHSI48\nVCOFVCO/ P\n/ R/ Q/ P\n/ Q\n/ RVCOFVCOHSI16\nPLLCLK\nto ADC\nto SAI1MSISYSCLK\nHSI16\nHSI16HSI RC\n48 MHz\nCRS\nDS11449 Rev 6 37/227STM32L433xx Functional overview\n553.12 General-purpose in puts/outputs (GPIOs)\nEach of the GPIO pins can be con figured by software as output ( push-pull or open-drain), as \ninput (with or without pull-up or  pull-down) or a s peripheral a lternate function. Most of the \nGPIO pins are shared with digita l or analog alternate functions . Fast I/O toggling can be \nachieved thanks to their mapping on the AHB2 bus.\nThe I/Os alternate function conf iguration can be locked if need ed following a specific \nsequence in order to avoid spurious writing to the I/Os registe rs.\n3.13 Direct memory acce ss controller (DMA)\nThe device embeds 2 DMAs. Refer to Table  7: DMA implementation  for the features \nimplementation.\nDirect memory access (DMA) is us ed in order to provide high-spe ed data transfer between \nperipherals and memory as well as memory to memory. Data can be  quickly moved by DMA \nwithout any CPU actions. This keep s CPU resources free for othe r operations.\nThe two DMA controllers have 14 c hannels in total, each dedicat ed to managing memory \naccess requests from one or more peripherals. Each has an arbit er for handling the priority \nbetween DMA requests. \nThe DMA supports:\n• 14 independently configur able channels (requests)\n• Each channel is connected to dedicated hardware DMA requests, s oftware trigger is \nalso supported on each channel. This config uration is done by s oftware.\n• Priorities between requests from  channels of one DMA are softwa re programmable (4 \nlevels consisting of very high, high, medium, low) or hardware in case of equality \n(example: request 1 has priority over request 2)\n• Independent source and destination transfer size (byte, half wo rd, word), emulating \npacking and unpacking. Source/d estination addresses must be ali gned on the data \nsize.\n• Support for circular buffer management\n• 3 event flags (DMA Half Transfer,  DMA Transfer complete and DMA  Transfer Error) \nlogically ORed together in a sing le interrupt request for each channel\n• Memory-to-memory transfer\n• Peripheral-to-memory and memory -to-peripheral, and peripheral-t o-peripheral \ntransfers \n• Access to Flash, SRAM, APB and AH B peripherals as source and de stination\n• Programmable number of data to be transferred: up to 65536.\n          Table 7. DMA implementation \nDMA features DMA1 DMA2\nNumber of regular channels 7 7\nFunctional overview STM32L433xx\n38/227 DS11449 Rev 63.14 Interrupts and events\n3.14.1 Nested vectored int errupt controller (NVIC)\nThe devices embed a nested vectored interrupt controller able t o manage 16 priority levels, \nand handle up to 67 maskable int errupt channels plus the 16 int errupt lines of the Cortex®-\nM4.\nThe NVIC benefits are the following:\n• Closely coupled NVIC gives low latency interrupt processing\n• Interrupt entry vect or table address passed directly to the cor e\n• Allows early proce ssing of interrupts\n• Processing of late  arriving higher priority interrupts\n• Support for tail chaining\n• Processor state automatically saved on interrupt entry, and res tored on interrupt exit, \nwith no instruction overhead\nThe NVIC hardware bloc k provides flexible interrupt management features with minimal \ninterrupt latency.\n3.14.2 Extended interrupt/event controller (EXTI)\nThe extended interrupt/event con troller consists of 37 edge det ector lines used to generate \ninterrupt/event requests and wake-up the system from Stop mode.  Each external line can be \nindependently configured to select the trigger event (rising ed ge, falling edge, both) and can \nbe masked independently. A pending register maintains the statu s of the interr upt requests. \nThe internal lines are connected to peripherals with wakeup fro m Stop mode capability. The \nEXTI can detect an external line with a pulse width shorter tha n the internal clock period. Up \nto 83 GPIOs can be connected to t he 16 external interrupt lines .\nDS11449 Rev 6 39/227STM32L433xx Functional overview\n553.15 Analog to digital converter (ADC)\nThe device embeds a successive approximation analog-to-digital converter with the \nfollowing features:\n• 12-bit native re solution, with bu ilt-in calibration\n• 5.33 Msps maximum conversi on rate with full resolution\n– Down to 18.75 ns sampling time– Increased conversion rate for lower resolution (up to 8.88 Msp s for 6-bit \nresolution)\n• Up to 16 external channels.\n• 5 internal channels: internal re ference voltage, temperature se nsor, VBAT/3, \nDAC1_OUT1 and DAC1_OUT2.\n• One external reference pin is av ailable on some package, allowi ng the input voltage \nrange to be independent from the power supply\n• Single-ended and diff erential mode inputs\n• Low-power design\n– Capable of low-current operation  at low conversion rate (consu mption decreases \nlinearly with speed)\n– Dual clock domain architecture:  ADC speed independent from CPU  frequency\n• Highly versatile digital interface\n– Single-shot or continuous/disc ontinuous sequencer-based scan m ode: 2 groups \nof analog signals conversions can be programmed to differentiat e background and \nhigh-priority real-time conversions\n– ADC supports multiple trigger i nputs for synchronization with on-chip timers and \nexternal signals\n– Results stored into data register or in RAM with DMA controlle r support\n– Data pre-processing: left/right alignment and per channel offs et compensation\n– Built-in oversampling unit for enhanced SNR– Channel-wise programmable sampling time– Three analog watchdog for automat ic voltage monitoring, genera ting interrupts \nand trigger for selected timers\n– Hardware assistant to prepare the context of the injected chan nels to allow fast \ncontext switching\n3.15.1 Temperature sensor\nThe temperature sensor (TS) generates a voltage VTS that varies linearly with temperature. \nThe temperature sensor is intern ally connected to the ADC1_IN17  input channel which is \nused to convert the sensor output voltage into a digital value.\nThe sensor provides good lineari ty but it has to  be calibrated to obtain good overall \naccuracy of the temperature meas urement. As the offset of the t emperature sensor varies \nfrom chip to chip due to proce ss variation, the uncalibrated in ternal temperature sensor is \nsuitable for applications that detect temperature changes only.\nTo improve the accuracy of the t emperature sensor measurement, each device is \nindividually factory-calibrated by ST. The temperature sensor f actory calibration data are \nstored by ST in the system memory  area, accessible in read-only  mode.\nFunctional overview STM32L433xx\n40/227 DS11449 Rev 6          \n3.15.2 Internal voltage reference (VREFINT )\nThe internal voltage reference (V REFINT) provides a stable (ban dgap) voltage output for \nthe ADC and Comparators. VREFIN T is internally connected to the  ADC1_IN0 input \nchannel. The precise voltage of VREFINT is individually measure d for each part by ST \nduring production test and stored in the system memory area. It  is accessible in read-only \nmode.\n          \n3.15.3 VBAT battery voltage monitoring\nThis embedded hardware feature allows the application to measur e the VBAT battery voltage \nusing the internal ADC ch annel ADC1_IN18. As the VBAT voltage may be higher than VDDA, \nand thus outside the ADC input  range, the VBAT pin is internall y connected to a bridge \ndivider by 3. As a consequence, the converted digital value is one third the VBAT voltage.\n3.16 Digital to analog converter (DAC)\nTwo 12-bit buffered DAC channels can be used to convert digital  signals into analog voltage \nsignal outputs. The chosen design structure is composed of inte grated resistor strings and \nan amplifier in inverting configuration.Table 8. Temperature sensor calibration values \nCalibration value name Description Memory address\nTS_CAL1TS ADC raw data acquired at a \ntemperature of 30 °C (± 5 °C), V\nDDA = VREF+ = 3.0 V (± 10 mV)0x1FFF 75A8 - 0x1FFF 75A9\nTS_CAL2TS ADC raw data acquired at a \ntemperature of 130 °C (± 5 °C), V\nDDA = VREF+ = 3.0 V (± 10 mV)0x1FFF 75CA - 0x1FFF 75CB\nTable 9. Internal voltage r eference calib ration values \nCalibration value name Description Memory address\nVREFINTRaw data acquired at a \ntemperature of 30 °C (± 5 °C), \nVDDA = VREF+ = 3.0 V (± 10 mV)0x1FFF 75AA - 0x1FFF 75AB\nDS11449 Rev 6 41/227STM32L433xx Functional overview\n55This digital interface suppo rts the following features:\n• Up to two DAC output channels\n• 8-bit or 12-bit output mode\n• Buffer offset calibration (factory and user trimming)\n• Left or right data alignment in 12-bit mode\n• Synchronized upd ate capability\n• Noise-wave generation\n• Triangular-wave generation\n• Dual DAC channel independent o r simultaneous conversions\n• DMA capability for each channel\n• External triggers for conversion\n• Sample and hold low-po wer mode, with internal or external capac itor\nThe DAC channels are triggered t hrough the timer update outputs  that are also connected \nto different DMA channels.\n3.17 Voltage referen ce buffer (VREFBUF)\nThe STM32L433xx devices embed an  voltage reference buffer which  can be used as \nvoltage reference for ADCs, DAC a nd also as voltage reference f or external components \nthrough the VREF+ pin.\nThe internal voltage reference buffer supports two voltages:\n• 2.048 V \n• 2.5 V\nAn external voltage reference ca n be provided through the VREF+  pin when the internal \nvoltage reference buffer is off.\nThe VREF+ pin is double-bonded with VDDA on some packages. In t hese packages the \ninternal voltage reference  buffer is not available.\nFigure 5. Voltage reference buffer\nMSv40197V1VREFBUF\nLow frequency \ncut-off capacitorDAC, ADC\nBandgap +VDDA\n-\n100 nFVREF+\nFunctional overview STM32L433xx\n42/227 DS11449 Rev 63.18 Comparators (COMP)\nThe STM32L433xx devices embed tw o rail-to-rail comparators with  programmable \nreference voltage (internal or external), hysteresis and speed (low speed for low-power) and \nwith selectable output polarity.\nThe reference voltage ca n be one of the following:\n• External I/O\n• DAC output channels\n• Internal reference voltage or s ubmultiple (1/ 4, 1/2, 3/4). \nAll comparators can wake up from Stop mode, generate interrupts  and breaks for the timers \nand can be also combined i nto a window comparator.\n3.19 Operational amplifier (OPAMP)\nThe STM32L433xx embeds one operational amplifier with external or internal follower \nrouting and PGA capability.\nThe operational am plifier features:\n• Low input bias current\n• Low offset voltage\n• Low-power mode\n• Rail-to-rail input\n3.20 Touch sensing controller (TSC)\nThe touch sensing controller prov ides a simple solution for add ing capacitive sensing \nfunctionality to any application.  Capacitive sensing technology  is able to detect finger \npresence near an electrode which is protected from direct touch  by a dielectric (such as \nglass or plastic). The capacitiv e variation introduced by the f inger (or any conductive object) \nis measured using a proven imple mentation based on a surface ch arge transfer acquisition \nprinciple.\nThe touch sensing controller is  fully supported by the STMTouch  touch sensing firmware \nlibrary which is free to use and allows touch sensing functiona lity to be implemented reliably \nin the end application.\nDS11449 Rev 6 43/227STM32L433xx Functional overview\n55The main features of the touch s ensing controller are the follo wing:\n• Proven and robust surface charge  transfer acquisition principle\n• Supports up to 21 capacitive sensing channels\n• Up to 3 capacitive sensing channe ls can be acquired in parallel  offering a very good \nresponse time\n• Spread spectrum featur e to improve system robustness in noisy e nvironments\n• Full hardware management of the charge transfer acquisition seq uence\n• Programmable charge transfer frequency\n• Programmable sampling capacitor I/O pin\n• Programmable channel I/O pin\n• Programmable max count value to avoid long acquisition when a c hannel is faulty\n• Dedicated end of acquisition and max count error flags with int errupt capability\n• One sampling capacitor for up to 3 capacitive sensing channels to reduce the system \ncomponents\n• Compatible with proximity, touc hkey, linear and rotary touch se nsor implementation\n• Designed to operate with STMTouch  touch sensing fi rmware librar y\nNote: The number of capacitive sensing channels is dependent on the size of the packages and \nsubject to I/ O availability.\n3.21 Liquid crystal dis play controller (LCD)\nThe LCD drives up to 8  common terminals and 44 segment terminal s to drive u p to 320 \npixels.\n• Internal step-up converter to guar antee functionality and contr ast control irrespective of \nVDD. This converter can be deactivated, in which case the VLCD pin  is used to provide \nthe voltage to the LCD\n• Supports static, 1/2, 1/3, 1/4 and 1/8 duty\n• Supports static, 1/2, 1/3 and 1/4 bias\n• Phase inversion to reduce power consumption and EMI\n• Integrated voltage output buffe rs for higher LCD driving capabi lity\n• Up to 8 pixels can be programmed to blink\n• Unneeded segments and common pins  can be used as general I/O pi ns\n• LCD RAM can be updat ed at any time owing to a double-buffer\n• The LCD controller can operate in Stop mode\n3.22 True random numb er generator (RNG)\nThe RNG is a true random number generator that pr ovides full en tropy outputs to the \napplication as 32-bit samples. It is composed of a live entropy  source (analog) and an \ninternal conditioning component.\nFunctional overview STM32L433xx\n44/227 DS11449 Rev 63.23 Timers and watchdogs\nThe STM32L433xx includes one advanced control timers, up to fiv e general-purpose timers, \ntwo basic timers, two low-power timers, two watchdog timers and  a SysTick timer. The table \nbelow compares the features of t he advanced control, general pu rpose and basic timers.\n          \n3.23.1 Advanced-control timer (TIM1)\nThe advanced-control timer can each be seen as a three-phase PW M multiplexed on 6 \nchannels. They have complementar y PWM outputs with programmable  inserted dead-\ntimes. They can also be seen as complete general-purpose timers . The 4 independent \nchannels can be used for:\n• Input capture\n• Output compare\n• PWM generation (edge or center-aligned modes) with full modulat ion capability (0-\n100%)\n• One-pulse mode output\nIn debug mode, the advanced-cont rol timer counter can be frozen  and the PWM outputs \ndisabled to turn off any power s witches driven by these outputs .\nMany features are shared with th ose of the general-purpose TIMx  timers (described in \nSection  3.23.2 ) using the same archi tecture, so the advan ced-control timer ca n work \ntogether with th e TIMx timers via the Time r Link feature for sy nchronization or event \nchaining.Table 10. Timer feature comparison \nTimer type TimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA \nrequest \ngenerationCapture/\ncompare \nchannelsComplementary \noutputs\nAdvanced \ncontrolTIM1 16-bitUp, down, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 3\nGeneral-\npurposeTIM2 32-bitUp, down, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 No\nGeneral-\npurposeTIM15 16-bit UpAny integer \nbetween 1 \nand 65536Yes 2 1\nGeneral-\npurposeTIM16 16-bit UpAny integer \nbetween 1 \nand 65536Yes 1 1\nBasic TIM6, TIM7 16-bit UpAny integer \nbetween 1 \nand 65536Yes 0 No\nDS11449 Rev 6 45/227STM32L433xx Functional overview\n553.23.2 General-purpose time rs (TIM2, TIM15, TIM16)\nThere are up to three synchroniz able general-purpose timers emb edded in the \nSTM32L433xx (see Table  10 for differences). Each genera l-purpose timer can be used to \ngenerate PWM outputs, or act as a simple time base.\n• TIM2\nIt is a full-featured general-purpose timer:TIM2 has a 32-bit auto-reload up/ downcounter and 32-bit prescal er.\nThis timer features 4 independent  channels for input capture/ou tput compare, PWM or \none-pulse mode output. It can work with the other general-purpo se timers via the Timer \nLink feature for synchronization or event chaining.\nThe counter can be frozen in debug mode.It has independent DMA request generation and support quadratur e encoder.\n• TIM15 and 16\nThey are general-purpose time rs with mid-range features:\nThey have 16-bit auto-reload up counters and 16-bit prescalers.\n– TIM15 has 2 channels and 1 complementary channel– TIM16 has 1 channel and 1 complementary channelAll channels can be used for inpu t capture/output compare, PWM or one-pulse mode \noutput.\nThe timers can work together via  the Timer Link feature for syn chronization or event \nchaining. The timers have inde pendent DMA request generation.\nThe counters can be frozen in debug mode.\n3.23.3 Basic timers (TIM6 and TIM7)\nThe basic timers are mainly used for DAC trigger generation. Th ey can also be used as \ngeneric 16-bit timebases.\n3.23.4 Low-power timer  (LPTIM1 and LPTIM2)\nThe devices embed two low-power timers. These timers have an in dependent clock and are \nrunning in Stop mode if they are  clocked by LSE,  LSI or an exte rnal clock. They are able to \nwakeup the system  from Stop mode.\nLPTIM1 is active in Stop 0 , Stop 1 and Stop 2 modes.\nLPTIM2 is active in St op 0 and Stop 1 mode.\nFunctional overview STM32L433xx\n46/227 DS11449 Rev 6This low-power timer supports the following features:\n• 16-bit up counter with 16-bit autoreload register\n• 16-bit compare register\n• Configurable output: pulse, PWM\n• Continuous/ one shot mode\n• Selectable software/hardware input trigger\n• Selectable clock source\n– Internal clock sources: L SE, LSI, HSI16 or APB clock\n– External clock source over LPTI M input (working even with no i nternal clock \nsource running, used by pu lse counter application).\n• Programmable digi tal glitch filter\n• Encoder mode (LPTIM1 only)\n3.23.5 Infrared interface (IRTIM)\nThe STM32L433xx includes one infr ared interface (IRTIM), which can be used with an \ninfrared LED to perform remote control functions. It uses TIM15  and TIM16 output channels \nto generate output signal waveforms on IR_OUT pin.\n3.23.6 Independent  watchdog (IWDG)\nThe independent watchdog is based on a 12-bit downcounter and 8 -bit prescaler. It is \nclocked from an independent 32  kHz internal RC (LSI) and a s it operates independently \nfrom the main clock, it can oper ate in Stop and Standby modes. It can be used either as a \nwatchdog to reset the device when a problem occurs, or as a fre e running timer for \napplication timeout management. It is hardware or software conf igurable through the option \nbytes. The counter can be frozen in debug mode.\n3.23.7 System window watchdog (WWDG)\nThe window watchdog is b ased on a 7-bit downcounter that can be  set as free running. It \ncan be used as a watchdog to reset the device when a problem oc curs. It is clocked from \nthe main clock. It  has an early warning i nterrupt capability an d the counter can be frozen in \ndebug mode.\n3.23.8 SysTick timer\nThis timer is dedicated to rea l-time operating systems, but can  also be used as a standard \ndown counter. It features:\n• A 24-bit down counter\n• Autoreload capability\n• Maskable system interrupt generat ion when the counter reaches 0\n• Programmable clock source\nDS11449 Rev 6 47/227STM32L433xx Functional overview\n553.24 Real-time clock (RTC ) and backup registers\nThe RTC is an independent BCD ti mer/counter. It supports the fo llowing features: \n• Calendar with subsecond, seconds, minutes, hours (12 or 24 form at), week day, date, \nmonth, year, in BCD (binar y-coded decimal) format. \n• Automatic correction for 28, 29 (leap year), 30, and 31 days of  the month. \n• Two programmable alarms. \n• On-the-fly correction from 1 to 32767 RTC clock pulses. This ca n be used to \nsynchronize it with a master clock. \n• Reference clock detection: a mor e precise second source clock ( 50 or 60 Hz) can be \nused to enhance the calendar precision. \n• Digital calibration circuit with 0.95 ppm resolution, to compen sate for quartz crystal \ninaccuracy. \n• Three anti-tamper detection pins with programmable filter. \n• Timestamp feature, which can be u sed to save the calendar conte nt. This function can \nbe triggered by an event on the t imestamp pin, or by a tamper e vent, or by a switch to \nVBAT mode.\n• 17-bit auto-reload wa keup timer (WUT) for periodic events with programmable \nresolution and period. \nThe RTC and the 32 backup registers are supplied through a swit ch that takes power either \nfrom the VDD supply when present or from the VBAT pin. \nThe backup registers are 32-bit r egisters used to store 128 byt es of user application data \nwhen VDD power is not present. They are not reset by a system or power reset, or when the \ndevice wakes up from Standby or Shutdown mode.\nThe RTC clock sources can be: \n• A 32.768 kHz external crystal (LSE)\n• An external resonator or oscillator (LSE)\n• The internal low power RC osc illator (LSI, with typical frequen cy of 32 kHz) \n• The high-speed external c lock (HSE) divided by 32. \nThe RTC is functional in VBAT m ode and in all lo w-power modes w hen it is clocked by the \nLSE. When clocked by the LSI, the RTC is not functional in VBAT  mode, but is functional in \nall low-power modes except Shutdown mode.\nAll RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can g enerate an interrupt \nand wakeup the device from the low-power modes.\nFunctional overview STM32L433xx\n48/227 DS11449 Rev 63.25 Inter-integrated  circuit interface (I2C)\nThe device embeds three  I2C. Refer to Table  11: I2C implementation  for the features \nimplementation.\nThe I2C bus interface handles  communications betw een the microcontrol ler and the serial \nI2C bus. It controls all I2C bus-specific sequencing, proto col, arbitration  and timing. \nThe I2C peripheral supports:\n• I2C-bus specification a nd user manual rev. 5 compatibility: \n– Slave and maste r modes, multima ster capability \n– Standard-mode (Sm), with a bitrate up to 100 kbit/s– Fast-mode (Fm), with a bi trate up to 400 kbit/s \n– Fast-mode Plus (Fm+), with a bitr ate up to 1 Mbit /s and 20 mA output drive I/Os\n– 7-bit and 10-bit addressing mode , multiple 7-bit slave address es\n– Programmable setup and hold times – Optional clock stretching \n• System Management Bus (SMBus) spe cification rev 2.0 compatibili ty: \n– Hardware PEC (Packet Error Checking) generation and verificati on with ACK \ncontrol \n– Address resolution pro tocol (ARP) support \n– SMBus alert \n• Power System Management Protocol (PMBus\nTM) specification re v 1.1 compatibility \n• Independent clock: a c hoice of independent clock sources allowi ng the I2C \ncommunication speed to be indepe ndent from the PCLK reprogrammi ng. Refer to \nFigure 4: Clock tree .\n• Wakeup from Stop mode on address match \n• Programmable analog and digital noise filters\n• 1-byte buffer with DMA capability\n          Table 11. I2C implementation \nI2C features(1)\n1. X: supportedI2C1 I2C2 I2C3\nStandard-mode (up to 100 kbit/s) X X X\nFast-mode (up to 400 kbit/s) X X X\nFast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s) X X X\nProgrammable analog and digital noise filters X X X\nSMBus/PMBus hardware support X X X\nIndependent clock X X X\nWakeup from Stop 0 / Stop 1 mode on address match X X X\nWakeup from Stop 2 mode on address match - - X\nDS11449 Rev 6 49/227STM32L433xx Functional overview\n553.26 Universal synchronous/asyn chronous receiver transmitter \n(USART)\nThe STM32L433xx devices have thr ee embedded universal synchrono us receiver \ntransmitters (USART1, USART2 and USART3).\nThese interfaces provide asynchro nous communication, IrDA SIR E NDEC support, \nmultiprocessor communication mod e, single-wire half-duplex comm unication mode and \nhave LIN Master/Slave capability.  They provide hardware managem ent of the CTS and RTS \nsignals, and RS485 Driver Enable , and are able to communicate a t speeds of up to \n10 Mbit/s.\nUSART1, USART2 and USART3 also p rovide Smart Card mode (ISO 781 6 compliant) and \nSPI-like communication capability. \nAll USART have a clock domain independent from the CPU clock, a llowing the USARTx \n(x=1,2,3) to wake up the MCU from Stop mode using baudrates up to 204  Kbaud. The wake \nup events from Stop mode are  programmable and can be: \n• Start bit detection\n• Any received data frame\n• A specific programmed data frame\nAll USART interfaces can be served by the DMA controller.\n          Table 12. STM32L433xx USART/LPUART features \nUSART modes/features(1)\n1. X = supported.USART1 USART2 USART3 LPUART1\nHardware flow cont rol for modem X X X X\nContinuous communica tion using DMA X X X X\nMultiprocessor communication X X X X\nSynchronous mode X X X -\nSmartcard mode X X X -Single-wire half-duplex communication X X X X\nIrDA SIR ENDEC block X X X -\nLIN mode X X X -Dual clock domain X X X X\nWakeup from Stop 0 / Stop 1 modes X X X X\nWakeup from Stop 2 mode - - - XReceiver timeout interrupt X X X -\nModbus communication X X X -\nAuto baud rate dete ction X (4 modes) -\nDriver Enable X X X X\nLPUART/USART data length 7, 8 and 9 bits\nFunctional overview STM32L433xx\n50/227 DS11449 Rev 63.27 Low-power universal asynchr onous receiver transmitter \n(LPUART)\nThe device embeds one Low-Power UART. The LPUART supports async hronous serial \ncommunication with minimum power  consumption. It supports half duplex single wire \ncommunication and modem operat ions (CTS/RTS). It allows multipr ocessor \ncommunication.\nThe LPUART has a clock domain independent from the CPU clock, a nd can wakeup the \nsystem from Stop mode using baudrates up to 220  Kbaud. The wake up events from Stop \nmode are programmable and can be: \n• Start bit detection\n• Any received data frame\n• A specific programmed data frame\nOnly a 32.768 kHz clock (LSE) i s needed to allow LPUART communi cation up to 9600 \nbaud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while \nhaving an extremely low energy consumption. Higher speed clock can be used to reach \nhigher baudrates.\nLPUART interface can be se rved by the DMA controller.\nDS11449 Rev 6 51/227STM32L433xx Functional overview\n553.28 Serial periphe ral interface (SPI)\nThree SPI interfaces allow communi cation up to 40 Mbits/s in ma ster and slave modes, in \nhalf-duplex, full-duplex and simple x modes. The 3-bit prescaler  gives 8 master mode \nfrequencies and the frame size i s configurable fr om 4 bits to 1 6 bits. The SPI interfaces \nsupport NSS pulse mode, TI mode  and Hardware CRC calculation.\nAll SPI interfaces can be se rved by the DMA controller.\n3.29 Serial audio interfaces (SAI)\nThe device embeds 1 SAI. Refer to Table  13: SAI implementation  for the features \nimplementation. The SAI bus interface handles communications be tween the \nmicrocontroller and the serial audio protocol. \nThe SAI peripheral supports:\n• Two independent audio sub-blocks  which can be tr ansmitters or r eceivers with their \nrespective FIFO.\n• 8-word integrated FIFOs f or each audio sub-block.\n• Synchronous or asynchronous mode between the audi o sub-blocks.\n• Master or slave conf iguration independen t for both audio sub-bl ocks. \n• Clock generator for each audio block to target independent audi o frequency sampling \nwhen both audio sub-blocks are  configured in master mode.\n• Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.\n• Peripheral with large configur ability and flexibility permittin g to target as example the \nfollowing audio protocol: I2S, LS B or MSB-justified, PCM/DSP, T DM, AC’97 and SPDIF \nout.\n• Up to 16 slots avail able with configurable  size and with the po ssibility to select which \nones are active in the audio frame.\n• Number of bits by frame may be configurable.\n• Frame synchronization active level configurable (offset, bit le ngth, level).\n• First active bit position in  the slot is configurable.\n• LSB first or MSB first for data transfer.\n• Mute mode.\n• Stereo/Mono audio  frame capability.\n• Communication clock strobing edge configurable (SCK).\n• Error flags with associated interrupts if enabled respectively.\n– Overrun and underrun detection.– Anticipated frame synchronizatio n signal detection in slave mo de.\n– Late frame synchronization signal detection in slave mode.– Codec not ready for the AC’97 mode in reception.\n• Interruption sources when enabled:\n–E r r o r s .– FIFO requests.\n• DMA interface with 2 dedicated channels to handle access to the  dedicated integrated \nFIFO of each SAI audio sub-block.\nFunctional overview STM32L433xx\n52/227 DS11449 Rev 6          \n3.30 Single wire protoco l master interface (SWPMI)\nThe Single wire protocol master interface (SWPMI) is the master  interface corresponding to \nthe Contactless Frontend (CLF) defined in the ETSI TS 102 613 t echnical specification. The \nmain features are:\n• full-duplex communication mode\n• automatic SWP bus state manageme nt (active, suspend, resume)\n• configurable bitra te up to 2 Mbit/s\n• automatic SOF, EOF and CRC handling\nSWPMI can be served by the DMA controller.\n3.31 Controller ar ea network (CAN)\nThe CAN is compliant with specif ications 2.0A and B (active) wi th a bitrate up to 1 Mbit/s. It \ncan receive and transmit standar d frames with 11 -bit identifier s as well as extended frames \nwith 29-bit identifiers. It has three transmit mailboxes, two r eceive FIFOs with 3 stages and \n14 scalable filter banks. Table 13. SAI implementation \nSAI features Support(1)\n1. X: supportedI2S, LSB or MSB-justified,  PCM/DSP, TDM, AC’97 X\nMute mode X\nStereo/Mono audio frame capability. X\n16 slots X\nData size configurable: 8-, 1 0-, 16-, 20-, 24-, 32-bit X\nFIFO Size X (8 Word)\nSPDIF X\nDS11449 Rev 6 53/227STM32L433xx Functional overview\n55The CAN peripheral supports:\n• Supports CAN protocol ve rsion 2.0 A, B Active \n• Bit rates up to 1 Mbit/s\n• Transmission\n– Three transmit mailboxes– Configurable transmit priority\n• Reception\n– Two receive FIFOs with three stages– 14 Scalable filter banks– Identifier list feature– Configurable FIFO overrun\n• Time-triggered communication option\n– Disable automatic retransmission mode– 16-bit free running timer– Time Stamp sent in last two data bytes\n• Management\n– Maskable interrupts– Software-efficient mailbox mapping at a unique address space\n3.32 Secure digital input/output  and MultiMediaCards interface \n(SDMMC)\nThe card host interface (SDMMC) provides an interface between t he APB peripheral bus \nand MultiMediaCards (MMCs), SD memory cards and SDIO cards.\nThe SDMMC features in clude the following:\n• Full compliance with MultiMediaCard System Specification Versio n 4.2. Card support \nfor three different databus mo des: 1-bit (default), 4-bit and 8 -bit\n• Full compatibility with previous versions of Mult iMediaCards (f orward compatibility)\n• Full compliance with SD Memory Card Specifications Version 2.0\n• Full compliance with SD I/O Card Specification Version 2.0: car d support for two \ndifferent databus modes: 1-bit (default) and 4-bit\n• Data transfer up to 48 MHz for the 8 bit mode \n• Data write and read with DMA capability\n3.33 Universal serial bus (USB)\nThe STM32L433xx devices embed a  full-speed USB device periphera l compliant with the \nUSB specification version 2.0. T he internal USB PHY supports US B FS signaling, \nembedded DP pull-up and also battery charging detection accordi ng to Battery Charging \nSpecification Revision 1.2. The USB interface implements a full -speed (12  Mbit/s) function \ninterface with added support for USB 2.0 Link Power Management.  It has software-\nconfigurable endpoint setting with packet memory up-to 1  KB and suspend/resume support. \nIt requires a precise 48  MHz clock which can be generated  from the internal main PLL (th e \nclock source must use a HSE crystal oscilla tor) or by the inter nal 48  MHz oscillator in \nFunctional overview STM32L433xx\n54/227 DS11449 Rev 6automatic trimming mode. The syn chronization for this oscillato r can be taken from the USB \ndata stream itself (SOF signaliz ation) which allows crystal les s operation.\n3.34 Clock recover y system (CRS) \nThe STM32L433xx devices embed a sp ecial block whic h allows auto matic trimming of the \ninternal 48  MHz oscillator to guara ntee its optimal acc uracy over the whole  device \noperational range. This automatic trimming is based on the exte rnal synchronization signal, \nwhich could be either derived fro m USB SOF signal ization, from LSE oscillator, from an \nexternal signal on CRS_SYNC pin or generated by user software. For faster lock-in during \nstartup it is also possible to  combine automatic trimming with manual trimming action.\n3.35 Quad SPI memory interface (QUADSPI)\nThe Quad SPI is a spec ialized communication interface targeting  single, dual or quad SPI \nFlash memories. It can operate in  any of the thr ee following mo des:\n• Indirect mode: all the operations  are performed using the QUADS PI registers\n• Status polling mode: the external  Flash memory status register is periodically read and \nan interrupt can be generated in case of flag setting\n• Memory-mapped mode: the external  Flash is memory mapped and is seen by the \nsystem as if it were an internal memory\nBoth throughput and cap acity can be increas ed two-fold using du al-flash mode , where two \nQuad SPI flash memories ar e accessed simultaneously.\nThe Quad SPI interface supports:\n• Three functional modes: indirect , status-polling,  and memory-ma pped\n• Dual-flash mode, where  8 bits can be sent/r eceived simultaneous ly by accessing two \nflash memories in parallel.\n• SDR and DDR support\n• Fully programmable opcode for both indirect and memory mapped m ode\n• Fully programmable frame format f or both indirect and memory ma pped mode\n• Each of the five following phases can be configured independent ly (enable, length, \nsingle/dual/quad communication)\n– Instruction phase– Address phase– Alternate bytes phase– Dummy cycles phase– Data phase\n• Integrated FIFO for re ception and transmission\n• 8, 16, and 32-bit data accesses are allowed\n• DMA channel for indirect mode operations\n• Programmable masking for external flash flag management\n• Timeout management\n• Interrupt generation on FIFO threshold, timeout, status match, operation complete, and \naccess error\nDS11449 Rev 6 55/227STM32L433xx Functional overview\n553.36 Development support\n3.36.1 Serial wire JT AG debug port (SWJ-DP)\nThe Arm® SWJ-DP interface is embedded, an d is a combined JTAG and seria l wire debug \nport that enables either a serial  wire debug or a JTAG probe to  be connected to the target.\nDebug is performed using only two pins instead of the five requ ired by the JTAG (JTAG pins \ncan be reused as GPIO with alter nate function): the JTAG TMS an d TCK pins are shared \nwith SWDIO and SWCLK, respectiv ely, and a specific sequence on the TMS pin is used to \nswitch between JTAG-DP and SW-DP.\n3.36.2 Embedded Trace Macrocell™\nThe Arm® Embedded Trace M acrocell™ provides a gr eater visibility of the  instruction and \ndata flow inside the CP U core by streaming compressed data at a  very high rate from the \nSTM32L433xx through a small numb er of ETM pins to  an external h ardware trace port \nanalyzer (TPA) device. Real-time instruction and data flow acti vity be recorded and then \nformatted for display on the hos t computer that runs the debugg er software. TPA hardware \nis commercially available from c ommon development tool vendors.\nThe Embedded Trace Macrocell™ operates with third party debugge r software tools.\nPinouts and pin description STM32L433xx\n56/227 DS11449 Rev 64 Pinouts and pin description\nFigure 6. STM32L433Vx LQFP100 pinout(1)\n1. The above figure shows the package top view.MSv36893V3LQFP10010\n12\n13141516\n17\n181920212223\n24\n259\n114\n6\n81\n23\n5\n7\nVSS\nPH0-OSC_IN\nPH1-OSC_OUT\nNRST\nPC0PC1\nPC2\nPC3\nVSSA\nVREF-\nVREF+\nVDDA\nPA0\nPA1\nPA2PC15-OSC32_OUT\nVDDPE5\nVBAT\nPC14-OSC32_INPE2\nPE3PE4\nPE6\nPC13\n6664\n63626160\n59\n585756555453\n52\n5167\n6572\n70\n6875\n7473\n71\n6991\n89\n8887\n86\n858483828180\n79\n78777692\n9097\n9593100\n9998\n96\n94\n35\n37\n3839\n40\n414243444546\n47\n48495034\n3629\n313326\n2728\n30\n32\nPA3\nVSS\nPA5\nPC4\nPB2VDD\nPA4\nPC5\nPE8\nPE11PA6\nPA7\nPE9\nPE12PE15PB0\nPB1\nPE13\nPB10\nVSSPE7\nPE10\nPE14\nPB11\nVDDPC9\nPC7\nPC6PD15PD14PD13\nPD12\nPD11PD10PD9PD8PB15PB14\nPB13\nPB12PA8\nPC8PA13\nPA11\nPA9VDD\nVSSVDDUSB\nPA12\nPA10VDD\nVSS\nPB9\nPB7\nPB3PE1\nPE0\nPB6\nPD6\nPD3PB8\nPH3-BOOT0\nPD5\nPD2PC12PB5\nPB4\nPD1\nPC11\nPA15PD7\nPD4\nPD0\nPC10\nPA14\nDS11449 Rev 6 57/227STM32L433xx Pinouts and pin description\n89Figure 7. STM32L433V x UFBGA100 ballout(1)\n1. The above figure shows the package top view.\nFigure 8. STM32L433Rx LQFP64 pinout(1)\n1. The above figure shows the package top view.MSv36894V3PE3 PE1 PB8 PH3-BOOT0 PD7 PD5 PB4 PB3 PA15 PA14 PA13 PA12123456789 1 0 1 1 1 2\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nMPE4 PE2 PB9 PB7 PB6 PD6 PD4 PD3 PD1 PC12 PC10 PA11\nPC13 PE5 PE0 VDD PB5 PD2 PD0 PC11 VDDUSB PA10\nPC14-\nOSC32_INPE6 VSS PA9 PA8 PC9\nPC15-\nOSC32_OUTVBAT VSS PC8 PC7 PC6\nPH0-OSC_IN VSS VSS VSS\nPH1-\nOSC_OUTVDD VDD VDD\nPC0 NRST VDD PD15 PD14 PD13\nVSSA PC1 PC2 PD12 PD11 PD10\nVREF- PC3 PA2 PA5 PC4 PD9 PD8 PB15 PB14 PB13\nVREF+ PA0 PA3 PA6 PC5 PB2 PE8 PE10 PE12 PB10 PB11 PB12\nVDDA PA1 PA4 PA7 PB0 PB1 PE7 PE9 PE11 PE13 PE14 PE15UFBGA100\nMSv36895V3LQFP641\n3\n456789101112131415162VBAT\nPC14-OSC32_IN\nPC15-OSC32_OUT\nPH0-OSC_IN\nPH1-OSC_OUT\nNRST\nPC0\nPC1PC2PC3\nVSSA/VREF-\nVDDA/VREF+\nPA0PA1\nPA2PC13\n48\n46\n454443424140393837363534334755\n53\n525150\n4956\n5461\n595764\n6362\n6058\n26\n28\n293031\n3225\n2720\n222417\n1819\n2123\nPA3\nVSS\nPA5\nPC4\nPB2VDD\nPA4\nPC5\nPB11PA6\nPA7\nVSSPB0\nPB1\nPB10\nVDDVDDUSB\nPA13\nPA12PA11PA10PA9PA8PC9PC8PC7PC6PB15PB14PB13PB12VSSVDD\nVSS\nPH3-BOOT0\nPB5\nPC12PB9\nPB8\nPB4\nPC10PB7\nPB6\nPA15PB3\nPD2\nPC11\nPA14\nPinouts and pin description STM32L433xx\n58/227 DS11449 Rev 6Figure 9. STM32L433R x, external SMPS device, LQFP64 pinout(1)\n1. The above figure shows the package top view.\nFigure 10. STM32L433Rx UFBGA64 ballout(1)\n1. The above figure shows the package top view.MSv43897V1LQFP641\n3\n456789101112131415\n162VBAT\nPC14-OSC32_IN\nPC15-OSC32_OUT\nPH0-OSC_IN\nPH1-OSC_OUT\nNRST\nPC0\nPC1PC2PC3\nVSSA/VREF-\nVDDA/VREF+\nPA0PA1\nPA2PC13\n48\n46\n454443424140393837363534\n334755\n53\n5251504956\n5461\n59\n5764\n63\n62\n6058\n26\n28\n2930313225\n2720\n22\n2417\n18\n19\n2123\nPA3\nVSS\nPA5\nPC4\nPB10VDD\nPA4\nPB0\nVDD12PA6\nPA7\nVSSPB1\nPB2\nPB11\nVDDVDDUSB\nPA13\nPA12PA11PA10PA9PA8PC9PC8PC7PC6PB15PB14PB13\nPB12VSSVDD\nVSS\nPB8PB6\nPC12VDD12\nPB9\nPB5PC10PH3-BOOT0\nPB7\nPA15PB4\nPB3\nPC11\nPA14\nMSv36896V3PC14-\nOSC32_INPC13 PB9 PB4 PB3 PA15 PA14 PA1312345678\nA\nB\nC\nD\nE\nF\nG\nHPC15-\nOSC32_OUTVBAT PB8 PH3-BOOT0 PD2 PC11 PC10 PA12\nPH0-OSC_IN VSS PB7 PB5 PC12 PA11\nPH1-\nOSC_OUTVDD PB6\nNRST PC1 PC0\nVSSA/VREF- PC2\nPC3 PA0\nVDDA/VREF+ PA1 PA4PA3PA2\nPC4PB1PB0VDDUSBVSS\nPA7PA6PA5VDDVSS\nPB11PB10PB15PC7PA8\nPC5PB2PC6VDDVSSPA10 PA9\nPB12PB13PB14PC8PC9\nDS11449 Rev 6 59/227STM32L433xx Pinouts and pin description\n89Figure 11. STM32L433Rx WLCSP64 pinout(1)\n1. The above figure shows the package top view.\nFigure 12. STM32L433Cx WLCSP49 pinout(1)\n1. The above figure shows the package top view.MSv38084V3VDDUSB PA15 PC12 PD2 PB3 PB7 VSS VDD12345678\nA\nB\nC\nD\nE\nF\nG\nHVSS PA14 PC11 PB4 PB6 PB9 VBAT PC13\nPA12 PA13 PC10 PB5 PH3-BOOT0PC14-\nOSC32_IN\nPA9 PA10 PA11\nPC7 PC9 PA8\nPC6 PB15\nPB14 PB13\nVDD VSS PB11PB12PC8\nPB1PA6PA5PA4PC0\nPB10PB2PB0PC5PC4\nVDDPA1PA0PC2PH1-\nOSC_OUT\nPA7PA3PA2PC3NRSTPB8PC15-\nOSC32_OUT\nVSSVDDA/VREF+VSSA/VREF-PC1PH0-OSC_IN\nMSv38085V3VDDUSB PA14 PB3 PB4 PH3-BOOT0 VSS VDD1234567\nA\nB\nC\nD\nE\nF\nGVSS PA13 PA15 PB5 PB8 VBAT PC13\nPA11 PA10 PA12 PB6 PB9\nPA8 PA9 PB15\nPB14 PB13 PB10\nPB12 PB11\nVDD VSS PB2PA7\nPB0PA5PA2NRST\nPB1PA6PA3PB7\nPA1VDDA/VREF+VSSA/VREF-PH0-OSC_IN\nPA4PA0PC3PH1-\nOSC_OUTPC15-\nOSC32_OUTPC14-\nOSC32_IN\nPinouts and pin description STM32L433xx\n60/227 DS11449 Rev 6Figure 13. STM32L433Cx LQFP48 pinout(1)\n1. The above figure shows the package top view.\nFigure 14. STM32L433Cx UFQFPN48 pinout(1)\n1. The above figure shows the package top view.\n          MSv36897V3LQFP481\n2\n3\n4\n5\n6\n78\n9\n10\n11\n12VBAT\nPC13\nPC14-OSC32_IN\nPC15-OSC32_OUT\nPH0-OSC_IN\nPH1-OSC_OUT\nNRST\nVSSA/VREF-\nVDDA/VREF+\nPA0\nPA1\nPA236\n35\n34\n33\n32\n31\n3029\n28\n27\n26\n2539\n3740\n3845\n43\n4148\n4746\n4442\n22\n2421\n2316\n18\n2013\n1415\n1719 PA3\nPA4\nPA7PB2\nVDDPA5\nPA6\nPB10PB0\nPB1\nPB11\nVSSVDDUSBVSS\nPA13\nPA12\nPA11\nPA10\nPA9PA8\nPB15\nPB14\nPB13\nPB12VDDVSS\nPH3-BOOT0PB5\nPA14PB9\nPB8\nPB4PB7\nPB6\nPB3\nPA15\nMSv38086V3UFQFPN481\n2\n3\n4\n5\n6\n78\n9\n10\n11\n12VBAT\nPC13\nPC14-OSC32_IN\nPC15-OSC32_OUT\nPH0-OSC_IN\nPH1-OSC_OUT\nNRST\nVSSA/VREF-\nVDDA/VREF+\nPA0\nPA1\nPA236\n35\n34\n33\n32\n31\n3029\n28\n27\n26\n2539\n3740\n3845\n43\n4148\n4746\n4442\n22\n2421\n2316\n18\n2013\n1415\n1719PA3\nPA4\nPA7PB2\nVDDPA5\nPA6\nPB10PB0\nPB1\nPB11\nVSSVDDUSBVSS\nPA13\nPA12\nPA11\nPA10\nPA9PA8\nPB15\nPB14\nPB13\nPB12VDDVSS\nPH3-BOOT0PB5\nPA14PB9\nPB8\nPB4PB7\nPB6\nPB3\nPA15\nDS11449 Rev 6 61/227STM32L433xx Pinouts and pin description\n89Table 14. Legend/abbreviations used in the pinout table \nName Abbreviation Definition\nPin nameUnless otherwise specified in brackets below the pin name, the pin function during and after \nreset is the same as the actual pin name\nPin typeS Supply pin\nI Input only pin\nI/O Input / output pin\nI/O structureFT 5 V tolerant I/O\nTT 3.6 V tolerant I/O\nRST Bidirectional reset pin with embedded weak pull-up resistor\nOption for TT or FT I/Os\n_f (1)I/O, Fm+ capable\n_l (2)I/O, with LCD function supplied by VLCD\n_u (3)I/O, with USB function supplied by VDDUSB\n_a (4)I/O, with Analog switch  function supplied by VDDA\nNotes Unless otherwise specified by a note, all I/Os are set as analog inputs during and after reset.\nPin \nfunctionsAlternate \nfunctionsFunctions selected through GPIOx_AFR registers\nAdditional \nfunctionsFunctions directly selected/enab led through peripheral register s\n1. The related I/O structures in Table 15  are: FT_f, FT_fa, FT_fl, FT_fla.\n2. The related I/O structures in Table 15  are: FT_l, FT_fl, FT_lu.\n3. The related I/O structures in Table 15  are: FT_u, FT_lu.\n4. The related I/O structures in Table 15  are: FT_a, FT_la, FT_fa, FT_fla, TT_a, TT_la.\nPinouts and pin description STM32L433xx\n62/227 DS11449 Rev 6          \nNote: FT_a and FT_fa pins can be connected to analog peripherals inputs. When analog \nperipheral is not connected to this FT_a or FT_fa pins (analog switch from GPIO to \nperipheral is not closed, for example ADC not uses given pin as ADC input), then GPIO can \naccept VDD + 3.6 V (5 V tolerant I/O). However, once the I/O input is connected to the \nanalog peripheral (for example ADC selects as  input channel from this pin), the parasitic \ndiode from this I/O pin to VDDA and/or VREF+ does not allow to use higher voltage on given \nI/O pin than VDDA or VREF+ and pin is no more 5 V-tolerant I/O.\n          Table 15. STM32L433 xx pin definitions \nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesPin functionsLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nLQFP64 SMPS\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\n- - - - - - - 1 B2 PE2 I/O FT_l -TRACECK, \nTSC_G7_IO1, \nLCD_SEG38, \nSAI1_MCLK_A, \nEVENTOUT-\n- - - - - - - 2 A1 PE3 I/O FT_l -TRACED0, \nTSC_G7_IO2, \nLCD_SEG39, \nSAI1_SD_B, \nEVENTOUT-\n- - - - - - - 3 B1 PE4 I/O FT -TRACED1, \nTSC_G7_IO3, \nSAI1_FS_A, \nEVENTOUT-\n- - -- - - -4 C 2 P E 5 I / OF T-TRACED2, \nTSC_G7_IO4, \nSAI1_SCK_A, \nEVENTOUT-\n- - -- - - -5 D 2 P E 6 I / OF T-TRACED3, \nSAI1_SD_A, \nEVENTOUTRTC_TAMP3/\nWKUP3\n1 1 B6 B7 1 1 B2 6 E2 VBAT S - - - -\n2 2 B7 B8 2 2 A2 7 C1 PC13 I/O FT(1)\n(2) EVENTOUTRTC_TAMP1/\nRTC_TS/\nRTC_OUT/\nWKUP2\n3 3 C7 C8 3 3 A1 8 D1PC14-\nOSC32_\nIN (PC14)I/O FT(1)\n(2) EVENTOUT OSC32_IN\n4 4 C6 C7 4 4 B1 9 E1PC15-\nOSC32_\nOUT \n(PC15)I/O FT(1)\n(2) EVENTOUT OSC32_OUT\nDS11449 Rev 6 63/227STM32L433xx Pinouts and pin description\n89- - - - - - - 10 F2 VSS S - - - -\n-- - - -- -1 1 G 2 V D D S - - - -\n5 5 D7 D8 5 5 C1 12 F1PH0-\nOSC_\nIN (PH0)I/O FT - EVENTOUT OSC_IN\n6 6 D6 D7 6 6 D1 13 G1PH1-\nOSC_\nOUT \n(PH1)I/O FT - EVENTOUT OSC_OUT\n7 7 D5 D6 7 7 E1 14 H2 NRST I/O RST - - -\n- - - D5 8 8 E3 15 H1 PC0 I/O FT_fla -LPTIM1_IN1, \nI2C3_SCL, \nLPUART1_RX, \nLCD_SEG18, \nLPTIM2_IN1, \nEVENTOUTADC1_IN1\n- - - E8 9 9 E2 16 J2 PC1 I/O FT_fla -LPTIM1_OUT, \nI2C3_SDA, \nLPUART1_TX, \nLCD_SEG19, \nEVENTOUTADC1_IN2\n-- -E 7 1 0 1 0 F 2 1 7J 3 P C 2 I / O F T _ l a -LPTIM1_IN2, \nSPI2_MISO, \nLCD_SEG20, \nEVENTOUTADC1_IN3\n- - E6 E6 11 11 G1 18 K2 PC3 I/O FT_a -LPTIM1_ETR, \nSPI2_MOSI, \nLCD_VLCD, \nSAI1_SD_A, \nLPTIM2_ETR, \nEVENTOUTADC1_IN4\n- - - - - - - 19 J1 VSSA S - - - -\n-- - - -- -2 0K 1 V R E F - S - - - -\n8 8 E7 F8 12 12 F1 - -VSSA/\nVREF-S- - - -\n- - - - - - - 21 L1 VREF+ S - - - VREFBUF_OUT\n- - - - - - - 22 M1 VDDA S - - - -\n9 9 F7 G8 13 13 H1 - -VDDA/\nVREF+S- - - -Table 15. STM32L433xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesPin functionsLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nLQFP64 SMPS\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nPinouts and pin description STM32L433xx\n64/227 DS11449 Rev 610 10 F6 F7 14 14 G2 23 L2 PA0 I/O FT_a -TIM2_CH1, \nUSART2_CTS, \nCOMP1_OUT, \nSAI1_EXTCLK, \nTIM2_ETR, \nEVENTOUTOPAMP1_VINP, \nCOMP1_INM, \nADC1_IN5, \nRTC_TAMP2/\nWKUP1\n11 11 G7 G7 15 15 H2 24 M2 PA1 I/O FT_la -TIM2_CH2, \nI2C1_SMBA, \nSPI1_SCK, \nUSART2_RTS_DE, \nLCD_SEG0, \nTIM15_CH1N, \nEVENTOUTOPAMP1_VINM, \nCOMP1_INP, \nADC1_IN6\n12 12 E5 F6 16 16 F3 25 K3 PA2 I/O FT_la -TIM2_CH3, \nUSART2_TX, \nLPUART1_TX, \nQUADSPI_BK1_NCS, \nLCD_SEG1, \nCOMP2_OUT, \nTIM15_CH1, \nEVENTOUTCOMP2_INM, \nADC1_IN7, \nWKUP4/LSCO\n13 13 E4 G6 17 17 G3 26 L3 PA3 I/O TT_la -TIM2_CH4, \nUSART2_RX, \nLPUART1_RX, \nQUADSPI_CLK, \nLCD_SEG2, \nSAI1_MCLK_A, \nTIM15_CH2, \nEVENTOUTOPAMP1_VOUT, \nCOMP2_INP, \nADC1_IN8\n- - - H 81 81 8C 2 2 7 E 3 V S S S - - - -\n- - - H 71 91 9D 2 2 8 H 3 V D D S - - - -\n14 14 G6 E5 20 20 H3 29 M3 PA4 I/O TT_a -SPI1_NSS, \nSPI3_NSS, \nUSART2_CK, \nSAI1_FS_B, \nLPTIM2_OUT, \nEVENTOUTCOMP1_INM, \nCOMP2_INM, \nADC1_IN9, \nDAC1_OUT1\n15 15 F5 F5 21 21 F4 30 K4 PA5 I/O TT_a -TIM2_CH1, \nTIM2_ETR, \nSPI1_SCK, \nLPTIM2_ETR, \nEVENTOUTCOMP1_INM, \nCOMP2_INM, \nADC1_IN10, \nDAC1_OUT2Table 15. STM32L433xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesPin functionsLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nLQFP64 SMPS\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nDS11449 Rev 6 65/227STM32L433xx Pinouts and pin description\n8916 16 F4 G5 22 22 G4 31 L4 PA6 I/O FT_la -TIM1_BKIN, \nSPI1_MISO, \nCOMP1_OUT, \nUSART3_CTS, \nLPUART1_CTS, \nQUADSPI_BK1_IO3, \nLCD_SEG3, \nTIM1_BKIN_COMP2, \nTIM16_CH1, \nEVENTOUTADC1_IN11\n17 17 F3 H6 23 23 H4 32 M4 PA7 I/O FT_fla -TIM1_CH1N, \nI2C3_SCL, \nSPI1_MOSI, \nQUADSPI_BK1_IO2, \nLCD_SEG4, \nCOMP2_OUT, \nEVENTOUTADC1_IN12\n- - - D 42 42 4H 5 3 3 K 5 P C 4 I / O F T _ l a -USART3_TX, \nLCD_SEG22, \nEVENTOUTCOMP1_INM, \nADC1_IN13\n- - - E4 25 - H6 34 L5 PC5 I/O FT_la -USART3_RX, \nLCD_SEG23, \nEVENTOUTCOMP1_INP, \nADC1_IN14, \nWKUP5\n18 18 G5 F4 26 25 F5 35 M5 PB0 I/O FT_la -TIM1_CH2N, \nSPI1_NSS, \nUSART3_CK, \nQUADSPI_BK1_IO1, \nLCD_SEG5, \nCOMP1_OUT, \nSAI1_EXTCLK, \nEVENTOUTADC1_IN15\n19 19 G4 H5 27 26 G5 36 M6 PB1 I/O FT_la -TIM1_CH3N, \nUSART3_RTS_DE, \nLPUART1_RTS_DE, \nQUADSPI_BK1_IO0, \nLCD_SEG6, \nLPTIM2_IN1, \nEVENTOUTCOMP1_INM, \nADC1_IN16\n20 20 G3 G4 28 27 G6 37 L6 PB2 I/O FT_a -RTC_OUT, \nLPTIM1_OUT, \nI2C3_SMBA, \nLCD_VLCD, \nEVENTOUTCOMP1_INPTable 15. STM32L433xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesPin functionsLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nLQFP64 SMPS\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nPinouts and pin description STM32L433xx\n66/227 DS11449 Rev 6- - - - - - - 38 M7 PE7 I/O FT -TIM1_ETR, \nSAI1_SD_B, \nEVENTOUT-\n- - - - - - - 39 L7 PE8 I/O FT -TIM1_CH1N, \nSAI1_SCK_B, \nEVENTOUT-\n- - - - - - - 40 M8 PE9 I/O FT -TIM1_CH1, \nSAI1_FS_B, \nEVENTOUT-\n-- - - -- -4 1L 8 P E 1 0 I / O F T -TIM1_CH2N, \nTSC_G5_IO1, \nQUADSPI_CLK, \nSAI1_MCLK_B, \nEVENTOUT-\n- - - - - - - 42 M9 PE11 I/O FT -TIM1_CH2, \nTSC_G5_IO2, \nQUADSPI_BK1_NCS, \nEVENTOUT-\n-- - - -- -4 3L 9 P E 1 2 I / O F T -TIM1_CH3N, \nSPI1_NSS, \nTSC_G5_IO3, \nQUADSPI_BK1_IO0, \nEVENTOUT-\n-- - - -- -4 4 M 1 0 P E 1 3 I / O F T -TIM1_CH3, \nSPI1_SCK, \nTSC_G5_IO4, \nQUADSPI_BK1_IO1, \nEVENTOUT-\n-- - - -- -4 5 M 1 1 P E 1 4 I / O F T -TIM1_CH4, \nTIM1_BKIN2, \nTIM1_BKIN2_\nCOMP2, SPI1_MISO, \nQUADSPI_BK1_IO2, \nEVENTOUT-\n-- - - -- -4 6 M 1 2 P E 1 5 I / O F T -TIM1_BKIN, \nTIM1_BKIN_COMP1, \nSPI1_MOSI, \nQUADSPI_BK1_IO3, \nEVENTOUT-Table 15. STM32L433xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesPin functionsLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nLQFP64 SMPS\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nDS11449 Rev 6 67/227STM32L433xx Pinouts and pin description\n8921 21 E3 H4 29 28 G7 47 L10 PB10 I/O FT_fl -TIM2_CH3, \nI2C2_SCL, \nSPI2_SCK, \nUSART3_TX, \nLPUART1_RX, \nTSC_SYNC, \nQUADSPI_CLK, \nLCD_SEG10, \nCOMP1_OUT, \nSAI1_SCK_A, \nEVENTOUT-\n22 22 F2 H3 30 29 H7 48 L11 PB11 I/O FT_fl -TIM2_CH4, \nI2C2_SDA, \nUSART3_RX, \nLPUART1_TX, \nQUADSPI_BK1_NCS, \nLCD_SEG11, \nCOMP2_OUT, \nEVENTOUT-\n-- - - - 3 0 - - - V D D 1 2 S - - - -\n23 23 G2 H2 31 31 D6 49 F12 VSS S - - - -\n24 24 G1 H1 32 32 E6 50 G12 VDD S - - - -\n25 25 F1 G3 33 33 H8 51 L12 PB12 I/O FT_l -TIM1_BKIN, \nTIM1_BKIN_COMP2, \nI2C2_SMBA, \nSPI2_NSS, \nUSART3_CK, \nLPUART1_RTS_DE, \nTSC_G1_IO1, \nLCD_SEG12, \nSWPMI1_IO, \nSAI1_FS_A, \nTIM15_BKIN, \nEVENTOUT-Table 15. STM32L433xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesPin functionsLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nLQFP64 SMPS\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nPinouts and pin description STM32L433xx\n68/227 DS11449 Rev 626 26 E2 G2 34 34 G8 52 K12 PB13 I/O FT_fl -TIM1_CH1N, \nI2C2_SCL, \nSPI2_SCK, \nUSART3_CTS, \nLPUART1_CTS, \nTSC_G1_IO2, \nLCD_SEG13, \nSWPMI1_TX, \nSAI1_SCK_A, \nTIM15_CH1N, \nEVENTOUT-\n27 27 E1 G1 35 35 F8 53 K11 PB14 I/O FT_fl -TIM1_CH2N, \nI2C2_SDA, \nSPI2_MISO, \nUSART3_RTS_DE, \nTSC_G1_IO3, \nLCD_SEG14, \nSWPMI1_RX, \nSAI1_MCLK_A, \nTIM15_CH1, \nEVENTOUT-\n28 28 D3 F2 36 36 F7 54 K10 PB15 I/O FT_l -RTC_REFIN, \nTIM1_CH3N, \nSPI2_MOSI, \nTSC_G1_IO4, \nLCD_SEG15, \nSWPMI1_SUSPEND, \nSAI1_SD_A, \nTIM15_CH2, \nEVENTOUT-\n-- - - -- -5 5K 9 P D 8 I / OF T _ l-USART3_TX, \nLCD_SEG28, \nEVENTOUT-\n-- - - -- -5 6K 8 P D 9 I / OF T _ l-USART3_RX, \nLCD_SEG29, \nEVENTOUT-\n- - - - - - - 57 J12 PD10 I/O FT_l -USART3_CK, \nTSC_G6_IO1, \nLCD_SEG30, \nEVENTOUT-Table 15. STM32L433xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesPin functionsLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nLQFP64 SMPS\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nDS11449 Rev 6 69/227STM32L433xx Pinouts and pin description\n89- - - - - - - 58 J11 PD11 I/O FT_l -USART3_CTS, \nTSC_G6_IO2, \nLCD_SEG31, \nLPTIM2_ETR, \nEVENTOUT-\n- - - - - - - 59 J10 PD12 I/O FT_l -USART3_RTS_DE, \nTSC_G6_IO3, \nLCD_SEG32, \nLPTIM2_IN1, \nEVENTOUT-\n-- - - -- -6 0 H 1 2 P D 1 3 I / OF T _ l-TSC_G6_IO4, \nLCD_SEG33, \nLPTIM2_OUT, \nEVENTOUT-\n-- - - -- -6 1 H 1 1 P D 1 4 I / OF T _ l-LCD_SEG34, \nEVENTOUT-\n-- - - -- -6 2 H 1 0 P D 1 5 I / OF T _ l-LCD_SEG35, \nEVENTOUT-\n-- -F 1 3 7 3 7 F 6 6 3 E 1 2 P C 6 I / OF T _ l-TSC_G4_IO1, \nLCD_SEG24, \nSDMMC1_D6, \nEVENTOUT-\n- - - E 13 83 8E 7 6 4 E 1 1 P C 7 I / O F T _ l -TSC_G4_IO2, \nLCD_SEG25, \nSDMMC1_D7, \nEVENTOUT-\n-- -F 3 3 9 3 9 E 8 6 5 E 1 0 P C 8 I / OF T _ l-TSC_G4_IO3, \nLCD_SEG26, \nSDMMC1_D0, \nEVENTOUT-\n-- -E 2 4 0 4 0 D 8 6 6 D 1 2 P C 9 I / OF T _ l-TSC_G4_IO4, \nUSB_NOE, \nLCD_SEG27, \nSDMMC1_D1, \nEVENTOUT-\n29 29 D1 E3 41 41 D7 67 D11 PA8 I/O FT_l -MCO, TIM1_CH1, \nUSART1_CK, \nLCD_COM0, \nSWPMI1_IO, \nSAI1_SCK_A, \nLPTIM2_OUT, \nEVENTOUT-Table 15. STM32L433xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesPin functionsLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nLQFP64 SMPS\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nPinouts and pin description STM32L433xx\n70/227 DS11449 Rev 630 30 D2 D1 42 42 C7 68 D10 PA9 I/O FT_fl -TIM1_CH2, \nI2C1_SCL, \nUSART1_TX, \nLCD_COM1, \nSAI1_FS_A, \nTIM15_BKIN, \nEVENTOUT-\n31 31 C2 D2 43 43 C6 69 C12 PA10 I/O FT_fl -TIM1_CH3, \nI2C1_SDA, \nUSART1_RX, \nUSB_CRS_SYNC, \nLCD_COM2, \nSAI1_SD_A, \nEVENTOUT-\n32 32 C1 D3 44 44 C8 70 B12 PA11 I/O FT_u -TIM1_CH4, \nTIM1_BKIN2, \nSPI1_MISO, \nCOMP1_OUT, \nUSART1_CTS, \nCAN1_RX, USB_DM, \nTIM1_BKIN2_\nCOMP1, EVENTOUT-\n33 33 C3 C1 45 45 B8 71 A12 PA12 I/O FT_u -TIM1_ETR, \nSPI1_MOSI, \nUSART1_RTS_DE, \nCAN1_TX, USB_DP, \nEVENTOUT-\n34 34 B2 C2 46 46 A8 72 A11PA13 \n(JTMS-\nSWDIO)I/O FT(3)JTMS-SWDIO, \nIR_OUT, USB_NOE, \nSWPMI1_TX, \nSAI1_SD_B, \nEVENTOUT-\n35 35 B1 B1 47 47 D5 - - VSS S - - - -\n36 36 A1 A1 48 48 E5 73 C11VDD\nUSBS- - - -\n- - - - - - - 74 F11 VSS S - - - -\n-- - - -- -7 5 G 1 1 V D D S - - - -\n37 37 A2 B2 49 49 A7 76 A10PA14 \n(JTCK-\nSWCLK)I/O FT(3)JTCK-SWCLK, \nLPTIM1_OUT, \nI2C1_SMBA, \nSWPMI1_RX, \nSAI1_FS_B, \nEVENTOUT-Table 15. STM32L433xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesPin functionsLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nLQFP64 SMPS\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nDS11449 Rev 6 71/227STM32L433xx Pinouts and pin description\n8938 38 B3 A2 50 50 A6 77 A9PA15 \n(JTDI)I/O FT_l(3)JTDI, TIM2_CH1, \nTIM2_ETR, \nUSART2_RX, \nSPI1_NSS, \nSPI3_NSS, \nUSART3_RTS_DE, \nTSC_G3_IO1, \nLCD_SEG17, \nSWPMI1_SUSPEND, \nEVENTOUT-\n-- -C 3 5 1 5 1 B 7 7 8 B 1 1 P C 1 0 I / OF T _ l-SPI3_SCK, \nUSART3_TX, \nTSC_G3_IO2, \nLCD_COM4/\nLCD_SEG28/\nLCD_SEG40, \nSDMMC1_D2, \nEVENTOUT-\n- - - B 35 25 2B 6 7 9 C 1 0 P C 1 1 I / O F T _ l -SPI3_MISO, \nUSART3_RX, \nTSC_G3_IO3, \nLCD_COM5/\nLCD_SEG29/LCD_SEG41, \nSDMMC1_D3, \nEVENTOUT-\n- - - A 3 5 3 5 3 C 58 0B 1 0 P C 1 2 I / O F T _ l -SPI3_MOSI, \nUSART3_CK, \nTSC_G3_IO4, \nLCD_COM6/\nLCD_SEG30/LCD_SEG42, \nSDMMC1_CK, \nEVENTOUT-\n-- - - -- -8 1 C 9 P D 0 I / O F T -SPI2_NSS, \nCAN1_RX, \nEVENTOUT-\n-- - - -- -8 2B 9 P D 1 I / O F T -SPI2_SCK, \nCAN1_TX, \nEVENTOUT-Table 15. STM32L433xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesPin functionsLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nLQFP64 SMPS\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nPinouts and pin description STM32L433xx\n72/227 DS11449 Rev 6- - - A4 54 - B5 83 C8 PD2 I/O FT_l -USART3_RTS_DE, \nTSC_SYNC, \nLCD_COM7/\nLCD_SEG31/\nLCD_SEG43, \nSDMMC1_CMD, \nEVENTOUT-\n-- - - -- -8 4B 8 P D 3 I / O F T -SPI2_MISO, \nUSART2_CTS, \nQUADSPI_BK2_NCS, \nEVENTOUT-\n-- - - -- -8 5B 7 P D 4 I / O F T -SPI2_MOSI, \nUSART2_RTS_DE, \nQUADSPI_BK2_IO0, \nEVENTOUT-\n-- - - -- -8 6A 6 P D 5 I / O F T -USART2_TX, \nQUADSPI_BK2_IO1, \nEVENTOUT-\n-- - - -- -8 7B 6 P D 6 I / O F T -USART2_RX, \nQUADSPI_BK2_IO2, \nSAI1_SD_A, \nEVENTOUT-\n-- - - -- -8 8A 5 P D 7 I / O F T -USART2_CK, \nQUADSPI_BK2_IO3, \nEVENTOUT-\n39 39 A3 A5 55 54 A5 89 A8PB3 \n(JTDO-\nTRACE\nSWO)I/O FT_la(3)JTDO-TRACESWO, \nTIM2_CH2, \nSPI1_SCK, SPI3_SCK, \nUSART1_RTS_DE, \nLCD_SEG7, \nSAI1_SCK_B, \nEVENTOUTCOMP2_INM\n40 40 A4 B4 56 55 A4 90 A7PB4 \n(NJTRST)I/O FT_fla\n(3)NJTRST, I2C3_SDA, \nSPI1_MISO, \nSPI3_MISO, \nUSART1_CTS, \nTSC_G2_IO1, \nLCD_SEG8, \nSAI1_MCLK_B, \nEVENTOUTCOMP2_INPTable 15. STM32L433xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesPin functionsLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nLQFP64 SMPS\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nDS11449 Rev 6 73/227STM32L433xx Pinouts and pin description\n8941 41 B4 C4 57 56 C4 91 C5 PB5 I/O FT_l -LPTIM1_IN1, \nI2C1_SMBA, \nSPI1_MOSI, \nSPI3_MOSI, \nUSART1_CK, \nTSC_G2_IO2, \nLCD_SEG9, \nCOMP2_OUT, \nSAI1_SD_B, \nTIM16_BKIN, \nEVENTOUT-\n42 42 C4 B5 58 57 D3 92 B5 PB6 I/O FT_fa -LPTIM1_ETR, \nI2C1_SCL, \nUSART1_TX, \nTSC_G2_IO3, \nSAI1_FS_B, \nTIM16_CH1N, \nEVENTOUTCOMP2_INP\n43 43 D4 A6 59 58 C3 93 B4 PB7 I/O FT_fla -LPTIM1_IN2, \nI2C1_SDA, \nUSART1_RX, \nTSC_G2_IO4, \nLCD_SEG21, \nEVENTOUTCOMP2_INM, \nPVD_IN\n44 44 A5 C5 60 59 B4 94 A4PH3-\nBOOT0I/O - - EVENTOUT -\n45 45 B5 C6 61 60 B3 95 A3 PB8 I/O FT_fl -I2C1_SCL, CAN1_RX, \nLCD_SEG16, \nSDMMC1_D4, \nSAI1_MCLK_A, \nTIM16_CH1, \nEVENTOUT-\n46 46 C5 B6 62 61 A3 96 B3 PB9 I/O FT_fl -IR_OUT, I2C1_SDA, \nSPI2_NSS, \nCAN1_TX, \nLCD_COM3, \nSDMMC1_D5, \nSAI1_FS_A, \nEVENTOUT-\n-- - - - 6 2 - - - V D D 1 2 S - - - -\n- - - - - - - 97 C3 PE0 I/O FT_l -LCD_SEG36, \nTIM16_CH1, \nEVENTOUT-Table 15. STM32L433xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesPin functionsLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nLQFP64 SMPS\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nPinouts and pin description STM32L433xx\n74/227 DS11449 Rev 6- - - - - - - 98 A2 PE1 I/O FT_l -LCD_SEG37, \nEVENTOUT-\n47 47 A6 A7 63 63 D4 99 D3 VSS S - - - -\n48 48 A7 A8 64 64 E4 100 C4 VDD S - - - -\n1. PC13, PC14 and PC15 are supplied through the power switch. Si nce the switch only sinks a limited amount of current \n(3 mA), the use of GPIOs PC13 to PC15 in output mode is limited :  \n- The speed should not exceed 2 MHz with a maximum load of 30 p F \n- These GPIOs must not be used as current sources (e.g. to driv e an LED).\n2. After a Backup domain power-up, PC13, PC14 and PC15 operate a s GPIOs. Their function then depends on the content of \nthe RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the Backup \ndomain and RTC register descriptions in the RM0394 reference ma nual.\n3. After reset, these pins are configured as JTAG/SW debug alter nate functions, and the internal pull-up on PA15, PA13, PB4 \npins and the internal pull-down on PA14 pin are activated.Table 15. STM32L433xx pin definitions (continued)\nPin Number\nPin name \n(function after \nreset)\nPin type\nI/O structure\nNotesPin functionsLQFP48\nUFQFPN48\nWLCSP49\nWLCSP64\nLQFP64\nLQFP64 SMPS\nUFBGA64\nLQFP100\nUFBGA100Alternate functionsAdditional \nfunctions\nSTM32L433xx Pinouts and pin description\nDS11449 Rev 6 75/227          \nTable 16. Alternate function AF0 to AF7(1) \nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSYS_AFTIM1/TIM2/\nLPTIM1TIM1/TIM2 USART2 I2C1/I2C2/I2C3 SPI1/SPI2 SPI3USART1/\nUSART2/\nUSART3\nPort AP A 0 - T I M 2 _ C H 1 ----- U S A R T 2 _ C T S\nPA1 - TIM2_CH2 - - I2C1_SMBA SPI1_SCK -USART2_RTS_\nDE\nP A 2 - T I M 2 _ C H 3 ----- U S A R T 2 _ T X\nP A 3 - T I M 2 _ C H 4 ----- U S A R T 2 _ R X\nPA4 - - - - - SPI1_NSS SPI3_NSS USART2_CKPA5 - TIM2_CH1 TIM2_ETR - - SPI1_SCK - -\nPA6 - TIM1_BKIN - - - SPI1_MI SO COMP1_OUT USART3_CTS\nPA7 - TIM1_CH1N - - I2C3_SCL SPI1_MOSI - -P A 8 M C O T I M 1 _ C H 1 ----- U S A R T 1 _ C K\nPA9 - TIM1_CH2 - - I2C1_SCL - - USART1_TX\nPA10 - TIM1_CH3 - - I2C1_SDA - - USART1_RX\nPA11 - TIM1_CH4 TIM1_BKIN2 - - SPI 1_MISO COMP1_OUT USART1_CTS\nPA12 - TIM1_ETR - - - SPI1_MOSI -USART1_RTS_\nDE\nP A 1 3 J T M S - S W D I O I R _ O U T ------\nPA14 JTCK-SWCLK LPTIM1_OUT - - I2C1_SMBA - - -\nPA15 JTDI TIM2_CH1 TIM2_ETR USART2_RX - SPI1_NSS SPI3_NSSUSART3_RTS_\nDE\nPinouts and pin description STM32L433xx\n76/227 DS11449 Rev 6\nPort BPB0 - TIM1_CH2N - - - SPI1_NSS - USART3_CK\nP B 1 - T I M 1 _ C H 3 N -----USART3_RTS_\nDE\nPB2 RTC_OUT LPTIM1_OUT - - I2C3_SMBA - - -\nPB3JTDO-\nTRACESWOTIM2_CH2 - - - SPI1_SCK SPI3_SCKUSART1_RTS_\nDE\nPB4 NJTRST - - - I2C3_SDA SPI1_MISO SPI3_MISO USART1_CTS\nPort BPB5 - LPTIM1_IN1 - - I2C1_SMBA SPI1_MOSI SPI3_MOSI USART1_CK\nPB6 - LPTIM1_ETR - - I2C1_SCL - - USART1_TX\nPB7 - LPTIM1_IN2 - - I2C1_SDA - - USART1_RX\nP B 8 ---- I 2 C 1 _ S C L ---PB9 - IR_OUT - - I2C1_SDA SPI2_NSS - -\nPB10 - TIM2_CH3 - - I2C2_SCL SPI2_SCK - USART3_TX\nPB11 - TIM2_CH4 - - I2C2_SDA - - USART3_RX\nPB12 - TIM1_BKIN -TIM1_BKIN_\nCOMP2I2C2_SMBA SPI2_NSS - USART3_CK\nPB13 - TIM1_CH1N - - I2C2_SCL SPI2_SCK - USART3_CTSPB14 - TIM1_CH2N - - I2C2_SDA SPI2_MISO -USART3_RTS_\nDE\nPB15 RTC_REFIN TIM1_CH3N - - - SPI2_MOSI - -Table 16. Alternate function AF0 to AF7(1) (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSYS_AFTIM1/TIM2/\nLPTIM1TIM1/TIM2 USART2 I2C1/I2C2/I2C3 SPI1/SPI2 SPI3USART1/\nUSART2/\nUSART3\nSTM32L433xx Pinouts and pin description\nDS11449 Rev 6 77/227Port CPC0 - LPTIM1_IN1 - - I2C3_SCL - - -\nPC1 - LPTIM1_OUT - - I2C3_SDA - - -PC2 - LPTIM1_IN2 - - - SPI2_MISO - -\nPC3 - LPTIM1_ETR - - - SPI2_MOSI - -\nP C 4 ------- U S A R T 3 _ T XP C 5 ------- U S A R T 3 _ R X\nP C 6 --------\nP C 7 --------P C 8 --------\nP C 9 --------\nP C 1 0 ------ S P I 3 _ S C K U S A R T 3 _ T X\nPort CP C 1 1 ------ S P I 3 _ M I S O U S A R T 3 _ R X\nP C 1 2 ------ S P I 3 _ M O S I U S A R T 3 _ C K\nP C 1 3 --------P C 1 4 --------\nP C 1 5 --------Table 16. Alternate function AF0 to AF7(1) (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSYS_AFTIM1/TIM2/\nLPTIM1TIM1/TIM2 USART2 I2C1/I2C2/I2C3 SPI1/SPI2 SPI3USART1/\nUSART2/\nUSART3\nPinouts and pin description STM32L433xx\n78/227 DS11449 Rev 6\nPort DPD0 - - - - - SPI2_NSS - -\nPD1 - - - - - SPI2_SCK - -\nP D 2 -------USART3_RTS_\nDE\nPD3 - - - - - SPI2_MISO - USART2_CTS\nPD4 - - - - - SPI2_MOSI -USART2_RTS_\nDE\nP D 5 ------- U S A R T 2 _ T XP D 6 ------- U S A R T 2 _ R X\nP D 7 ------- U S A R T 2 _ C K\nP D 8 ------- U S A R T 3 _ T XP D 9 ------- U S A R T 3 _ R X\nP D 1 0 ------- U S A R T 3 _ C K\nP D 1 1 ------- U S A R T 3 _ C T S\nP D 1 2 -------USART3_RTS_\nDE\nP D 1 3 --------\nP D 1 4 --------\nP D 1 5 --------\nP o r t  E P E 0 --------Table 16. Alternate function AF0 to AF7(1) (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSYS_AFTIM1/TIM2/\nLPTIM1TIM1/TIM2 USART2 I2C1/I2C2/I2C3 SPI1/SPI2 SPI3USART1/\nUSART2/\nUSART3\nSTM32L433xx Pinouts and pin description\nDS11449 Rev 6 79/227\nPort EP E 1 --------\nP E 2 T R A C E C K -------P E 3 T R A C E D 0 -------\nP E 4 T R A C E D 1 -------\nP E 5 T R A C E D 2 -------P E 6 T R A C E D 3 -------\nP E 7 - T I M 1 _ E T R ------\nP E 8 - T I M 1 _ C H 1 N ------P E 9 - T I M 1 _ C H 1 ------\nP E 1 0 - T I M 1 _ C H 2 N ------\nP E 1 1 - T I M 1 _ C H 2 ------\nPE12 - TIM1_CH3N - - - SPI1_NSS - -\nPE13 - TIM1_CH3 - - - SPI1_SCK - -\nPE14 - TIM1_CH4 TIM1_BKIN2TIM1_BKIN2_\nCOMP2- SPI1_MISO - -\nPE15 - TIM1_BKIN -TIM1_BKIN_\nCOMP1- SPI1_MOSI - -\nPort HP H 0 --------\nP H 1 --------P H 3 --------\n1. Refer to Table 17  for AF8 to AF15.Table 16. Alternate function AF0 to AF7(1) (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSYS_AFTIM1/TIM2/\nLPTIM1TIM1/TIM2 USART2 I2C1/I2C2/I2C3 SPI1/SPI2 SPI3USART1/\nUSART2/\nUSART3\nPinouts and pin description STM32L433xx\n80/227 DS11449 Rev 6          Table 17. Alternate function AF8 to AF15(1) \nPortAF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nLPUART1 CAN1/TSC USB/QUADSPI LCDSDMMC1/\nCOMP1/COMP2/\nSWPMI1SAI1TIM2/TIM15/\nTIM16/LPTIM2EVENTOUT\nPort APA0 - - - - COMP1_OUT SAI1_EXTCLK TIM2_ETR EVENTOUT\nPA1 - - - LCD_SEG0 - - TIM15_CH1N EVENTOUT\nPA2 LPUART1_TX -QUADSPI_\nBK1_NCSLCD_SEG1 COMP2_OUT - TIM15_CH1 EVENTOUT\nPA3 LPUART1_RX - QUADSPI_CLK LCD_ SEG2 - SAI1_MCLK_A TIM15_CH2 EVENTOUT\nP A 4 ----- S A I 1 _ F S _ B L P T I M 2 _ O U T EVENTOUT\nP A 5 ------ L P T I M 2 _ E T R EVENTOUT\nPA6 LPUART1_CTS -QUADSPI_\nBK1_IO3LCD_SEG3TIM1_BKIN_\nCOMP2- TIM16_CH1 EVENTOUT\nPA7 - -QUADSPI_\nBK1_IO2LCD_SEG4 COMP2_OUT - - EVENTOUT\nPA8 - - - LCD_COM0 SWPMI1_IO SAI1_SCK_A LPTIM2_OUT EVENTOUT\nPA9 - - - LCD_COM1 - SAI1_F S_A TIM15_BKIN EVENTOUT\nPA10 - -USB_CRS_\nSYNCLCD_COM2 - SAI1_SD_A - EVENTOUT\nPA11 - CAN1_RX USB_DM -TIM1_BKIN2_\nCOMP1- - EVENTOUT\nPA12 - CAN1_TX USB_DP - - - - EVENTOUT\nPA13 - - USB_NOE - SWPMI1_TX SAI1_SD_B - EVENTOUT\nPA14 - - - - SWPMI1_RX SAI1_FS_B - EVENTOUT\nPA15 - TSC_G3_IO1 - LCD_SEG17SWPMI1_\nSUSPEND- - EVENTOUT\nSTM32L433xx Pinouts and pin description\nDS11449 Rev 6 81/227\nPort BPB0 - -QUADSPI_\nBK1_IO1LCD_SEG5 COMP1_OUT SAI1_EXTCLK - EVENTOUT\nPB1LPUART1_RTS\n_DE-QUADSPI_\nBK1_IO0LCD_SEG6 - - LPTIM2_IN1 EVENTOUT\nPB2 - - - LCD_VLCD - - - EVENTOUT\nPB3 - - - LCD_SEG7 - SAI1_SCK_B - EVENTOUT\nPB4 - TSC_G2_IO1 - LCD_SEG8 - SAI1_MCLK_B - EVENTOUTPB5 - TSC_G2_IO2 - LCD_SEG9 COMP2 _OUT SAI1_SD_B TIM16_BKIN EVENTOUT\nPB6 - TSC_G2_IO3 - - - SAI1_F S_B TIM16_CH1N EVENTOUT\nPB7 - TSC_G2_IO4 - LCD_SEG21 - - - EVENTOUTPB8 - CAN1_RX - LCD_SEG16 SDMMC1_D 4 SAI1_MCLK_A TIM16_CH1 EVENTOUT\nPB9 - CAN1_TX - LCD_COM3 SD MMC1_D5 SAI1_FS_A - EVENTOUT\nPB10 LPUART1_RX TSC_SYNC QUADSPI_C LK LCD_SEG10 COMP1_OUT SAI1_SCK_A - E VENTOUT\nPB11 LPUART1_TX -QUADSPI_\nBK1_NCSLCD_SEG11 COMP2_OUT - - EVENTOUT\nPB12LPUART1_RTS\n_DETSC_G1_IO1 - LCD_SEG12 SWPMI1_I O SAI1_FS_A TIM15_BKIN EVENTOUT\nPB13 LPUART1_CTS TSC_G1_IO2 - LCD_SEG 13 SWPMI1_TX SAI1_SCK_A TIM15_CH1 N EVENTOUT\nPB14 - TSC_G1_IO3 - LCD_SEG14 SWPMI1 _RX SAI1_MCLK_A TIM15_CH1 EVENTOUT\nPB15 - TSC_G1_IO4 - LCD_SEG15SWPMI1_\nSUSPENDSAI1_SD_A TIM15_CH2 EVENTOUTTable 17. Alternate function AF8 to AF15(1) (continued)\nPortAF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nLPUART1 CAN1/TSC USB/QUADSPI LCDSDMMC1/\nCOMP1/\nCOMP2/\nSWPMI1SAI1TIM2/TIM15/\nTIM16/LPTIM2EVENTOUT\nPinouts and pin description STM32L433xx\n82/227 DS11449 Rev 6\nPort CPC0 LPUART1_RX - - LCD_SEG18 - - LPTIM2_IN1 EVENTOUT\nPC1 LPUART1_TX - - LCD_SEG19 - - - EVENTOUT\nPC2 - - - LCD_SEG20 - - - EVENTOUT\nPort CPC3 - - - LCD_VLCD - SAI1_SD_A LPTIM2_ETR EVENTOUT\nPC4 - - - LCD_SEG22 - - - EVENTOUT\nPC5 - - - LCD_SEG23 - - - EVENTOUT\nPC6 - TSC_G4_IO1 - LCD_SEG 24 SDMMC1_D6 - - EVENTOUT\nPC7 - TSC_G4_IO2 - LCD_SEG 25 SDMMC1_D7 - - EVENTOUT\nPC8 - TSC_G4_IO3 - LCD_SEG 26 SDMMC1_D0 - - EVENTOUT\nPC9 - TSC_G4_IO4 USB_NOE L CD_SEG27 SDMMC1_D1 - - EVENTOUT\nPC10 - TSC_G3_IO2 -LCD_COM4/\nLCD_SEG28/\nLCD_SEG40SDMMC1_D2 - - EVENTOUT\nPC11 - TSC_G3_IO3 -LCD_COM5/\nLCD_SEG29/\nLCD_SEG41SDMMC1_D3 - - EVENTOUT\nPC12 - TSC_G3_IO4 -LCD_COM6/\nLCD_SEG30/\nLCD_SEG42SDMMC1_CK - - EVENTOUT\nP C 1 3 ------ - EVENTOUT\nP C 1 4 ------ - EVENTOUT\nP C 1 5 ------ - EVENTOUTTable 17. Alternate function AF8 to AF15(1) (continued)\nPortAF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nLPUART1 CAN1/TSC USB/QUADSPI LCDSDMMC1/\nCOMP1/\nCOMP2/\nSWPMI1SAI1TIM2/TIM15/\nTIM16/LPTIM2EVENTOUT\nSTM32L433xx Pinouts and pin description\nDS11449 Rev 6 83/227Port DPD0 - CAN1_RX - - - - - EVENTOUT\nPD1 - CAN1_TX - - - - - EVENTOUT\nPD2 - TSC_SYNC -LCD_COM7/\nLCD_SEG31/\nLCD_SEG43SDMMC1_\nCMD- - EVENTOUT\nPort DPD3 - -QUADSPI_BK2\n_NCS- - - - EVENTOUT\nPD4 - -QUADSPI_BK2\n_IO0- - - - EVENTOUT\nPD5 - -QUADSPI_BK2\n_IO1- - - - EVENTOUT\nPD6 - -QUADSPI_BK2\n_IO2- - SAI1_SD_A - EVENTOUT\nPD7 - -QUADSPI_BK2\n_IO3- - - - EVENTOUT\nPD8 - - - LCD_SEG28 - - - EVENTOUT\nPD9 - - - LCD_SEG29 - - - EVENTOUT\nPD10 - TSC_G6_IO1 - LCD_SEG30 - - - EVENTOUT\nPD11 - TSC_G6_IO2 - LCD_SEG31 - - LPTIM2_ETR EVENTOUT\nPD12 - TSC_G6_IO3 - LCD_SEG32 - - LPTIM2_IN1 EVENTOUT\nPD13 - TSC_G6_IO4 - LCD_SEG 33 - - LPTIM2_OUT EVENTOUT\nPD14 - - - LCD_SEG34 - - - EVENTOUT\nPD15 - - - LCD_SEG35 - - - EVENTOUTTable 17. Alternate function AF8 to AF15(1) (continued)\nPortAF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nLPUART1 CAN1/TSC USB/QUADSPI LCDSDMMC1/\nCOMP1/\nCOMP2/\nSWPMI1SAI1TIM2/TIM15/\nTIM16/LPTIM2EVENTOUT\nPinouts and pin description STM32L433xx\n84/227 DS11449 Rev 6\nPort EPE0 - - - LCD_SEG36 - - TIM16_CH1 EVENTOUT\nPE1 - - - LCD_SEG37 - - - EVENTOUT\nPE2 - TSC_G7_IO1 - LCD_SEG38 - SAI1_MCLK_A - EVENTOUT\nPE3 - TSC_G7_IO2 - LCD_SEG39 - SAI1_SD_B - EVENTOUTPE4 - TSC_G7_IO3 - - - SAI1_FS_A - EVENTOUT\nPort EPE5 - TSC_G7_IO4 - - - SAI1_SCK_A - EVENTOUT\nP E 6 ----- S A I 1 _ S D _ A - EVENTOUT\nP E 7 ----- S A I 1 _ S D _ B - EVENTOUT\nP E 8 ----- S A I 1 _ S C K _ B - EVENTOUT\nP E 9 ----- S A I 1 _ F S _ B - EVENTOUT\nPE10 - TSC_G5_IO1 QUADSPI_CLK - - SAI1_MCLK_B - EVENTOUT\nPE11 - TSC_G5_IO2QUADSPI_BK1\n_NCS- - - - EVENTOUT\nPE12 - TSC_G5_IO3QUADSPI_BK1\n_IO0- - - - EVENTOUT\nPE13 - TSC_G5_IO4QUADSPI_BK1\n_IO1- - - - EVENTOUT\nPE14 - -QUADSPI_BK1\n_IO2- - - - EVENTOUT\nPE15 - -QUADSPI_BK1\n_IO3- - - - EVENTOUTTable 17. Alternate function AF8 to AF15(1) (continued)\nPortAF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nLPUART1 CAN1/TSC USB/QUADSPI LCDSDMMC1/\nCOMP1/\nCOMP2/\nSWPMI1SAI1TIM2/TIM15/\nTIM16/LPTIM2EVENTOUT\nSTM32L433xx Pinouts and pin description\nDS11449 Rev 6 85/227Port HP H 0 ------ - EVENTOUT\nP H 1 ------ - EVENTOUT\nP H 3 ------ - EVENTOUT\n1. Refer to Table 16  for AF0 to AF7.Table 17. Alternate function AF8 to AF15(1) (continued)\nPortAF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nLPUART1 CAN1/TSC USB/QUADSPI LCDSDMMC1/\nCOMP1/\nCOMP2/\nSWPMI1SAI1TIM2/TIM15/\nTIM16/LPTIM2EVENTOUT\nMemory mapping STM32L433xx\n86/227 DS11449 Rev 65 Memory mapping\nFigure 15. STM32L433xx memory map\nMSv36892V20xFFFF FFFF\n0xE000 0000\n0xC000 0000\n0xA000 1000\n0x8000 0000\n0x6000 0000\n0x4000 0000\n0x2000 0000\n0x0000 000001234567Cortex™-M4\nwith FPU \nInternal \nPeripherals\nPeripherals\nSRAM1\nCODEOTP area\nSystem memory\nFlash memory\nFlash, system memory \nor SRAM, depending on \nBOOT configurationAHB2\nAHB1\nAPB2\nAPB10x5006 0C00\n0x4800 0000\n0x4002 4400\n0x4002 0000\n0x4001 5800\n0x4001 0000\n0x4000 9800\n0x4000 0000\n0x1FFF FFFF\n0x1FFF 0000\n0x0804 0000\n0x0800 0000\n0x0004 0000\n0x0000 0000 ReservedReserved\nReserved\nReserved\nReserved\nReservedReserved\n0x1000 4000\n0x1000 0000SRAM2QUADSPI \nregisters\nOptions Bytes\n0x1FFF 70000x1FFF 74000x1FFF 78000x1FFF 7810\nReservedQUADSPI registers0xBFFF FFFF\n0xA000 1400\n0xA000 1000Reserved\nReservedReserved0x5FFF FFFF\n0x9000 0000QUADSPI Flash \nbank\nSRAM20x2000 C0000xA000 0000\nDS11449 Rev 6 87/227STM32L433xx Memory mapping\n89          Table 18. STM32L433xx memory map and peripheral register bounda ry addresses(1)\n \nBus Boundary address Size(bytes) Peripheral\nAHB20x5006 0800 - 0x5006 0BFF 1 KB RNG\n0x5004 0400 - 0x5006 07FF 158 KB Reserved\n0x5004 0000 - 0x5004 03FF 1 KB ADC\n0x5000 0000 - 0x5003 FFFF 16 KB Reserved\n0x4800 2000 - 0x4FFF FFFF ~127 MB Reserved\n0x4800 1C00 - 0x4800 1FFF 1 KB GPIOH\n0x4800 1400 - 0x4800 1BFF 2 KB Reserved\n0x4800 1000 - 0x4800 13FF 1 KB GPIOE0x4800 0C00 - 0x4800 0FFF 1 KB GPIOD\n0x4800 0800 - 0x4800 0BFF 1 KB GPIOC\n0x4800 0400 - 0x4800 07FF 1 KB GPIOB\n0x4800 0000 - 0x4800 03FF 1 KB GPIOA\n-\n0x4002 4400 - 0x47FF FFFF ~127 MB Reserved\nAHB10x4002 4000 - 0x4002 43FF 1 KB TSC\n0x4002 3400 - 0x4002 3FFF 1 KB Reserved\n0x4002 3000 - 0x4002 33FF 1 KB CRC\n0x4002 2400 - 0x4002 2FFF 3 KB Reserved\n0x4002 2000 - 0x4002 23FF 1 KB FLASH registers\n0x4002 1400 - 0x4002 1FFF 3 KB Reserved\n0x4002 1000 - 0x4002 13FF 1 KB RCC\n0x4002 0800 - 0x4002 0FFF 2 KB Reserved\n0x4002 0400 - 0x4002 07FF 1 KB DMA20x4002 0000 - 0x4002 03FF 1 KB DMA1\nAPB20x4001 5800 - 0x4001 FFFF 42 KB Reserved\n0x4001 5400 - 0x4000 57FF 1 KB SAI1\n0x4001 4800 - 0x4000 53FF 3 KB Reserved\n0x4001 4400 - 0x4001 47FF 1 KB TIM16\n0x4001 4000 - 0x4001 43FF 1 KB TIM15\n0x4001 3C00 - 0x4001 3FFF 1 KB Reserved\n0x4001 3800 - 0x4001 3BFF 1 KB USART1\n0x4001 3400 - 0x4001 37FF 1 KB Reserved\nMemory mapping STM32L433xx\n88/227 DS11449 Rev 6APB20x4001 3000 - 0x4001 33FF 1 KB SPI1\n0x4001 2C00 - 0x4001 2FFF 1 KB TIM1\n0x4001 2800 - 0x4001 2BFF 1 KB SDMMC1\n0x4001 2000 - 0x4001 27FF 2 KB Reserved\n0x4001 1C00 - 0x4001 1FFF 1 KB FIREWALL\n0x4001 0800- 0x4001 1BFF 5 KB Reserved\n0x4001 0400 - 0x4001 07FF 1 KB EXTI\n0x4001 0200 - 0x4001 03FF\n1 KBCOMP\n0x4001 0030 - 0x4001 01FF VREFBUF0x4001 0000 - 0x 4001 002F SYSCFG\nAPB10x4000 9800 - 0x4000 FFFF 26 KB Reserved\n0x4000 9400 - 0x4000 97FF 1 KB LPTIM2\n0x4000 8C00 - 0x4000 93FF 2 KB Reserved\n0x4000 8800 - 0x4000 8BFF 1 KB SWPMI1\n0x4000 8400 - 0x4000 87FF 1 KB Reserved\n0x4000 8000 - 0x4000 83FF 1 KB LPUART1\n0x4000 7C00 - 0x4000 7FFF 1 KB LPTIM10x4000 7800 - 0x4000 7BFF 1 KB OPAMP\n0x4000 7400 - 0x4000 77FF 1 KB DAC1\n0x4000 7000 - 0x4000 73FF 1 KB PWR0x4000 6C00 - 0x4000 6FFF 1 KB USB SRAM\n0x4000 6800 - 0x4000 6BFF 1 KB USB FS\n0x4000 6400 - 0x4000 67FF 1 KB CAN10x4000 6000 - 0x4000 63FF 1 KB CRS\n0x4000 5C00- 0x4000 5FFF 1 KB I2C3\n0x4000 5800 - 0x4000 5BFF 1 KB I2C20x4000 5400 - 0x4000 57FF 1 KB I2C1\n0x4000 4C00 - 0x4000 53FF 2 KB Reserved\n0x4000 4800 - 0x4000 4BFF 1 KB USART30x4000 4400 - 0x4000 47FF 1 KB USART2\n0x4000 4000 - 0x4000 43FF 1 KB Reserved\n0x4000 3C00 - 0x4000 3FFF 1 KB SPI30x4000 3800 - 0x4000 3BFF 1 KB SPI2Table 18. STM32L433xx memory map and peripheral register bounda ry addresses(1)\n (continued)\nBus Boundary address Size(bytes) Peripheral\nDS11449 Rev 6 89/227STM32L433xx Memory mapping\n89APB10x4000 3400 - 0x4000 37FF 1 KB Reserved\n0x4000 3000 - 0x4000 33FF 1 KB IWDG\n0x4000 2C00 - 0x4000 2FFF 1 KB WWDG0x4000 2800 - 0x4000 2BFF 1 KB RTC \n0x4000 2400 - 0x4000 27FF 1 KB LCD\n0x4000 1800 - 0x4000 23FF 3 KB Reserved\n0x4000 1400 - 0x4000 17FF 1 KB TIM7\n0x4000 1000 - 0x4000 13FF 1 KB TIM6\n0x4000 0400- 0x4000 0FFF 3 KB Reserved\n0x4000 0000 - 0x4000 03FF 1 KB TIM2\n1. The gray color is used fo r reserved boundary addresses.Table 18. STM32L433xx memory map and peripheral register bounda ry addresses(1)\n (continued)\nBus Boundary address Size(bytes) Peripheral\nElectrical characteristics STM32L433xx\n90/227 DS11449 Rev 66 Electrical characteristics\n6.1 Parameter conditions\nUnless otherwise specified, all voltages are referenced to VSS.\n6.1.1 Minimum and maximum values\nUnless otherwise specified, the minimum and maximum values are guaranteed in the worst \nconditions of ambient temperature, supply voltage and frequenci es by tests in production on \n100% of the devices with an ambient temperature at TA = 25  °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization r esults, design simulation and/o r technology cha racteristics \nare indicated in the table footnotes and are not tested in prod uction. Based on \ncharacterization, the minimum and maximum values refer to sampl e tests and represent the \nmean value plus or minus three ti mes the standard deviation (me an ±3σ).\n6.1.2 Typical values\nUnless otherwise specified, t ypical data are based on TA = 25 °C, VDD = VDDA = 3 V. They \nare given only as design gui delines and are not tested.\nTypical ADC accuracy values are determined by characterization of a batch of samples from \na standard diffusion lot over the  full temperature range, where  95% of the devices have an \nerror less than or equal to the value indicated  (mean ±2σ) .\n6.1.3 Typical curves\nUnless otherwise specified, all  typical curves are given only a s design guidelines and are \nnot tested.\n6.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are s hown in Figure  16.\n6.1.5 Pin input voltage\nThe input voltage measurement on  a pin of the device is describ ed in Figure  17.\n          \nFigure 16. Pin loading conditions Figure 17.  Pin input voltage\nMS19210V1MCU pin\nC = 50 pF\nMS19211V1MCU pin\nVIN\nDS11449 Rev 6 91/227STM32L433xx Electrical characteristics\n1946.1.6 Power supply scheme\nFigure 18. Power supply scheme\nCaution: Each power supply pair (VDD/VSS, VDDA/VSSA etc.) must be decoupled with filtering ceramic \ncapacitors as shown above. These capacitors must be placed as c lose as possible to, or \nbelow, the appropriate  pins on the undersi de of the PCB to ensu re the good functionality of \nthe device.MSv41628V1VDD\nLevel shifterIO\nlogicKernel logic\n(CPU, Digital\n& Memories)Backup circuitry\n(LSE, RTC,\nBackup registers)\nINOUTRegulator\nGPIOs1.55 – 3.6 V\nn x 100 nF\n+1 x 4.7 μF\nn x VSSn x VDDVBAT\nVCOREPower switch\nVDDIO1\nADCs/\nDACs/\nOPAMPs/COMPs/VREFBUFVREF+\nVREF-VDDA\n10 nF\n+1 μFVDDA\nVSSAVREF\n100 nF +1 μF\nElectrical characteristics STM32L433xx\n92/227 DS11449 Rev 66.1.7 Current consumption measurement\nFigure 19. Current consumption measurement scheme with and with out external\nSMPS power supply\nThe IDD_ALL  parameters given in Table  26 to Table  48 represent the total MCU consumption \nincluding the curr ent supplying VDD, VDDA, VDDUSB  and VBAT.\n6.2 Absolute maximum ratings\nStresses above the absolute m aximum ratings listed in Table  19: Voltage characteristics , \nTable  20: Current characteristics  and Table  21: Thermal characteristics  may cause \npermanent damage to the device. These are stress ratings only a nd functional operation of \nthe device at these co nditions is not implied. Exposure to maxi mum rating conditions for \nextended periods may affect device reliability. Device mission profile (application conditions) \nis compliant with JEDEC JESD47 q ualification standard, extended  mission profiles are \navailable on demand.\n          MSv45729V1IDD_USBVDDUSB\nIDD_VBATVBAT\nIDDVDD\nIDDAVDDAIDD_USBVDDUSB\nIDD_VBATVBAT\nIDD\nVDD\nIDDAVDDAVDD12SMPS\nTable 19. Voltage characteristics(1) \nSymbol Ratings Min Max Unit\nVDDX - VSSExternal main supply voltage (including \nVDD, VDDA, VDDUSB , VLCD, VBAT)-0.3 4.0 V\nVDD12 - VSS  External SMPS supply voltage -0.3 1.32 V\nVIN(2)Input voltage on FT_xxx pins VSS-0.3min (VDD, VDDA, VDDUSB , VLCD) \n+ 4.0(3)(4)\nVInput voltage on TT_xx pins VSS-0.3 4.0\nInput voltage on any other pins VSS-0.3 4.0\nDS11449 Rev 6 93/227STM32L433xx Electrical characteristics\n194          \n          |ΔVDDx|Variations between different VDDX power \npins of the same domain-5 0 m V\n|VSSx-VSS|Variations between all the different ground \npins(5) -5 0 m V\n1. All main power (VDD, VDDA, VDDUSB , VLCD, VBAT) and ground (VSS, VSSA) pins must always be connected to the external \npower supply, in the permitted range.\n2. VIN maximum must always be respected. Refer to Table 20: Current characteristics  for the maximum allowed injected \ncurrent values.\n3. This formula has to be applied only on the power supplies rel ated to the IO structure described in the pin definition table.\n4. To sustain a voltage higher than 4 V the internal pull-up/pul l-down resistors must be disabled.\n5. Include VREF- pin.Table 19. Voltage characteristics(1) (continued)\nSymbol Ratings Min Max Unit\nTable 20. Current characteristics \nSymbol Ratings Max Unit\n∑IVDD Total current into sum of all VDD power lines (source)(1)(2)140\nmA∑IVSS Total current out of sum of all VSS ground lines (sink)(1)140\nIVDD(PIN) Maximum current into each VDD power pin (source)(1)100\nIVSS(PIN) Maximum current out of each VSS ground pin (sink)(1)100\nIIO(PIN)Output current sunk by any I/O and control pin except FT_f 20\nOutput current sunk by any FT_f pin 20\nOutput current sourced by any I/O and control pin 20\n∑IIO(PIN)Total output current sunk by sum of all I/Os and control pins(3)100\nTotal output current s ourced by sum of all I/Os and control pin s(3)100\nIINJ(PIN)(4)Injected current on FT_xxx, TT_xx, RST and B pins, except PA4, \nPA5-5/+0(5)\nInjected current on PA4, PA5 -5/0\n∑|IINJ(PIN) | Total injected current (sum o f all I/Os and control pins)(6)25\n1. All main power (VDD, VDDA, VDDUSB , VBAT) and ground (VSS, VSSA) pins must always be connected to the external power \nsupplies, in the permitted range.\n2. Valid also for VDD12 on SMPS packages.\n3. This current consumption must b e correctly distributed over a ll I/Os and control pins. The total output current must not be \nsunk/sourced between two consecut ive power supply pins referrin g to high pin count QFP packages.\n4. Positive injection (when VIN > VDDIOx ) is not possible on these I/Os  and does not occur for input vo ltages lower than the \nspecified maximum value.\n5. A negative injection is induced by VIN < VSS. IINJ(PIN)  must never be exceeded. Refer also to Table 19: Voltage \ncharacteristics  for the maximum allowed input voltage values.\n6. When several inputs are submi tted to a current injection, the  maximum ∑|IINJ(PIN) | is the absolute sum of the negative \ninjected currents (instantaneous values).\nElectrical characteristics STM32L433xx\n94/227 DS11449 Rev 6Table 21. Thermal characteristics \nSymbol Ratings  Value Unit\nTSTG Storage temper ature range –65 to +150 °C\nTJ Maximum junction temperature 150 °C\nDS11449 Rev 6 95/227STM32L433xx Electrical characteristics\n1946.3 Operating conditions\n6.3.1 General operating conditions\n          Table 22. General operating conditions \nSymbol Parameter  Conditions Min Max Unit\nfHCLK Internal AHB clock frequency - 0 80\nMHz fPCLK1 Internal APB1 clock frequency - 0 80\nfPCLK2 Internal APB2 clock frequency - 0 80\nVDD Standard operating voltage -1.71\n(1) 3.6 V\nVDDA Analog supply voltageADC or COMP used 1.62\n3.6 VDAC or OPAMP used 1.8\nVREFBUF used 2.4\nADC, DAC, OPAMP, COMP, \nVREFBUF not used0\nVDD12 Standard operating voltageFull frequency range 1.08\n1.32 V\nUp to 26 MHz 1.05\nVBAT Backup operating voltage - 1.55 3.6 V\nVDDUSB USB supply voltageUSB used 3.0 3.6\nV\nUSB not used 0 3.6\nVIN I/O input voltage TT_xx I/O -0.3 VDDIOx +0.3\nV\nAll I/O except TT_xx -0.3Min(Min(VDD, VDDA, \nVDDUSB , VLCD)+3.6 V, \n5.5 V)(2)(3)\nPDPower dissipation at  \nTA = 85 °C for suffix 6  \nor \nTA = 105 °C for suffix 7(4)LQFP100 - 476\nmWLQFP64 - 444\nLQFP48 - 350UFBGA100 - 350\nUFBGA64 - 307\nUFQFPN48 - 606WLCSP64 - 434\nWLCSP49 - 416\nElectrical characteristics STM32L433xx\n96/227 DS11449 Rev 66.3.2 Operating conditions  at power-up / power-down\nThe parameters given in Table  23 are derived from tests per formed under the ambient \ntemperature condition summarized in Table  22.\n          PDPower dissipation at  \nTA = 125 °C for suffix 3(4)LQFP100 - 119\nmWLQFP64 - 111\nLQFP48 - 88UFBGA100 - 88\nUFBGA64 - 77\nUFQFPN48 - 151WLCSP64 - 109\nWLCSP49 - 104\nT\nA Ambient temperature for the \nsuffix 6 versionMaximum power dissipation –40 85\n°CLow-power dissipation(5)–40 105\nAmbient temperature for the \nsuffix 7 versionMaximum power dissipation –40 105\nLow-power dissipation(5)–40 125\nAmbient temperature for the \nsuffix 3 versionMaximum power dissipation –40 125\nLow-power dissipation(5)–40 130\nTJ Junction temperature rangeSuffix 6 version –40 105\n°C Suffix 7 version –40 125\nSuffix 3 version –40 130\n1. When RESET is released functionality is guaranteed down to VBOR0  Min.\n2. This formula has to be applied only on the power supplies rel ated to the IO structure descri bed by the pin definition table.  \nMaximum I/O input voltage is the smallest value between Min(VDD, VDDA, VDDUSB , VLCD)+3.6 V and 5.5V.\n3. For operation with voltage higher than Min (VDD, VDDA, VDDUSB , VLCD) +0.3 V, the internal Pull-up and Pull-Down resistors \nmust be disabled.\n4. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax (see Section 7.9: Thermal characteristics ).\n5. In low-power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax (see Section 7.9: \nThermal characteristics ).Table 22. General operating conditions (continued)\nSymbol Parameter  Conditions Min Max Unit\nTable 23. Operating conditions at power-up / power-down \nSymbol Parameter Conditions Min Max Unit\ntVDDVDD rise time rate\n-0∞\nµs/VVDD fall time rate 10 ∞\ntVDDAVDDA rise time rate\n-0∞\nVDDA fall time rate 10 ∞\ntVDDUSBVDDUSB  rise time rate\n-0∞\nVDDUSB  fall time rate 10 ∞\nDS11449 Rev 6 97/227STM32L433xx Electrical characteristics\n194The requirements for power-up/down sequence specified in Section  3.9.1: Power supply \nschemes  must be respected.\n6.3.3 Embedded reset and power c ontrol block characteristics\nThe parameters given in Table  24 are derived from tests per formed under the ambient \ntemperature conditions summarized in Table  22: General operating conditions .\n           Table 24. Embedded reset and power control block characteristic s \nSymbol Parameter Conditions(1)Min Typ Max Unit\ntRSTTEMPO(2) Reset temporization after \nBOR0 is detectedVDD rising - 250 400 μs\nVBOR0(2)Brown-out reset threshold 0Rising edge 1.62 1.66 1.7\nV\nFalling edge 1.6 1.64 1.69\nVBOR1 Brown-out reset threshold 1Rising edge 2.06 2.1 2.14\nV\nFalling edge 1.96 2 2.04\nVBOR2 Brown-out reset threshold 2Rising edge 2.26 2.31 2.35\nV\nFalling edge 2.16 2.20 2.24\nVBOR3 Brown-out reset threshold 3Rising edge 2.56 2.61 2.66\nV\nFalling edge 2.47 2.52 2.57\nVBOR4 Brown-out reset threshold 4Rising edge 2.85 2.90 2.95\nV\nFalling edge 2.76 2.81 2.86\nVPVD0Programmable voltage \ndetector threshold 0Rising edge 2.1 2.15 2.19\nV\nFalling edge 2 2.05 2.1\nVPVD1 PVD threshold 1Rising edge 2.26 2.31 2.36\nV\nFalling edge 2.15 2.20 2.25\nVPVD2 PVD threshold 2Rising edge 2.41 2.46 2.51\nV\nFalling edge 2.31 2.36 2.41\nVPVD3 PVD threshold 3Rising edge 2.56 2.61 2.66\nV\nFalling edge 2.47 2.52 2.57\nVPVD4 PVD threshold 4Rising edge 2.69 2.74 2.79\nV\nFalling edge 2.59 2.64 2.69\nVPVD5 PVD threshold 5Rising edge 2.85 2.91 2.96\nV\nFalling edge 2.75 2.81 2.86\nVPVD6 PVD threshold 6Rising edge 2.92 2.98 3.04\nV\nFalling edge 2.84 2.90 2.96\nVhyst_BORH0 Hysteresis voltage of BORH0Hysteresis in \ncontinuous mode-2 0 -\nmV\nHysteresis in \nother mode-3 0 -\nElectrical characteristics STM32L433xx\n98/227 DS11449 Rev 6Vhyst_BOR_PVDHysteresis voltage of BORH \n(except BORH0) and PVD-- 1 0 0 - m V\nIDD \n(BOR_PVD)(2)BOR(3) (except BOR0) and \nPVD consumption from VDD-- 1 . 1 1 . 6 µ A\nVPVM1VDDUSB  peripheral voltage \nmonitoring- 1.18 1.22 1.26 V\nVPVM3VDDA peripheral voltage \nmonitoringRising edge 1.61 1.65 1.69\nV\nFalling edge 1.6 1.64 1.68\nVPVM4VDDA peripheral voltage \nmonitoringRising edge 1.78 1.82 1.86\nV\nFalling edge 1.77 1.81 1.85\nVhyst_PVM3 PVM3 hysteresis - - 10 - mV\nVhyst_PVM4 PVM4 hysteresis - - 10 - mV\nIDD (PVM1)\n(2) PVM1 consumption from VDD -- 0 . 2 - µ A\nIDD \n(PVM3/PVM4)\n(2)PVM3 and PVM4 \nconsumption from VDD-- 2 - µ A\n1. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power \nsleep modes.\n2. Guaranteed by design.\n3. BOR0 is enabled in all modes ( except shutdown) and its consum ption is therefore included in the supply \ncurrent characteristics tables.Table 24. Embedded reset and pow er control block characteristic s (continued)\nSymbol Parameter Conditions(1)Min Typ Max Unit\nDS11449 Rev 6 99/227STM32L433xx Electrical characteristics\n1946.3.4 Embedded voltage reference\nThe parameters given in Table  25 are derived from tests per formed under the ambient \ntemperature and supply volta ge conditions summarized in Table  22: General operating \nconditions .\n           Table 25. Embedded internal voltage reference \nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT Internal reference voltage –40 °C < TA < +130 °C 1.182 1.212 1.232 V\ntS_vrefint  (1)ADC sampling time when \nreading the internal reference voltage-4\n(2)--µ s\ntstart_vrefintStart time of reference voltage \nbuffer when ADC is enable-- 8 1 2(2)µs\n \nIDD(VREFINTBUF )VREFINT  buffer consumption \nfrom VDD when converted by \nADC- - 12.5 20(2)µA\n∆VREFINTInternal reference voltage \nspread over the temperature rangeV\nDD = 3 V - 5 7.5(2)mV\nTCoeff Temperature coefficient –40°C < TA < +130°C - 30 50(2)ppm/°C\nACoeff Long term stability 1000 hours, T = 25°C - 300 1000(2)ppm\nVDDCoeff Voltage coefficient 3.0 V < VDD < 3.6 V - 250 1200(2)ppm/V\nVREFINT_DIV1 1/4 referenc e voltage\n-24 25 26\n% \nVREFINTVREFINT_DIV2 1/2 reference voltage 49 50 51\nVREFINT_DIV3 3/4 reference voltage 74 75 76\n1. The shortest sampling time c an be determined in the applicati on by multiple iterations.\n2. Guaranteed by design.\nElectrical characteristics STM32L433xx\n100/227 DS11449 Rev 6Figure 20. VREFINT  versus temperature\nMSv40169V11.1851.191.1951.21.2051.211.2151.221.2251.231.235\n-40 -20 0 20 40 60 80 100 120V\n°C\nMean Min Max\nDS11449 Rev 6 101/227STM32L433xx Electrical characteristics\n1946.3.5 Supply current characteristics\nThe current consumption is a func tion of several parameters and  factors such as the \noperating voltage, ambient temperature, I/O pin loading, device  software configuration, \noperating frequencies, I/O pin switching rate, program location  in memory and executed \nbinary code.\nThe current consumption is measured as described in Figure  19: Current consumption \nmeasurement scheme with and without external SMPS power supply .\nTypical and maximum current consumption\nThe MCU is placed under t he following conditions:\n• All I/O pins are in analog input mode\n• All peripherals are d isabled except when explicitly mentioned\n• The Flash memory access time is adjusted with the minimum wait states number, \ndepending on the fHCLK  frequency (refer to the table “N umber of wait sta tes according  \nto CPU clock (HCLK) frequency” a vailable in the RM0394 referenc e manual).\n• When the peripherals are enabled fPCLK  = fHCLK\nThe parameters given in Table  26 to Table  49 are derived from tests performed under \nambient temperature and supply v oltage conditions summarized in  Table  22: General \noperating conditions .\nElectrical characteristics STM32L433xx\n102/227 DS11449 Rev 6\n          \nTable 26. Current consumption in Run and Low-power run modes, code with d ata processing \nrunning from Flash, ART enable (Cache ON Prefetch OFF)  \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48MHz included, \nbypass mode  \nPLL ON above  \n48 MHz all peripherals disableRange 226 MHz 2.37 2.38 2.44 2.52 2.66 2.7 2.7 2.8 2.9 3.2\nmA16 MHz 1.5 1.52 1.57 1.64 1.79 1.7 1.7 1.8 2.0 2.3\n8 MHz 0.81 0.82 0.87 0.94 1.08 0.9 0.9 1.0 1.2 1.5\n4 MHz 0.46 0.47 0.52 0.59 0.73 0.5 0.6 0.6 0.8 1.12 MHz 0.29 0.3 0.34 0.41 0.55 0.3 0.4 0.4 0.6 0.9\n1 MHz 0.2 0.21 0.25 0.32 0.46 0.2 0.3 0.3 0.5 0.8\n100 kHz 0.12 0.13 0.17 0.24 0.38 0.1 0.2 0.2 0.4 0.7\nRange 180 MHz 8.53 8.56 8.64 8.74 8.92 9.5 9.6 9.7 9.9 10.3\n72 MHz 7.7 7.73 7.8 7.9 8.08 8.6 8.6 8.7 8.9 9.364 MHz 6.86 6.9 6.97 7.06 7.23 7.7 7.7 7.8 8.0 8.3\n48 MHz 5.13 5.16 5.23 5.32 5.49 5.8 5.8 6.0 6.1 6.5\n32 MHz 3.46 3.48 3.55 3.64 3.8 3.9 4.0 4.1 4.2 4.624 MHz 2.63 2.64 2.71 2.79 2.96 3.0 3.0 3.1 3.3 3.6\n16 MHz 1.8 1.81 1.87 1.96 2.12 2.0 2.1 2.2 2.3 2.7\nI\nDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrun modefHCLK  = fMSI \nall peripherals disable2 MHz 211 230 280 355 506 273.8 301.1 360.4 502.7 815.9\nµA1 MHz 117 134 179 254 404 154.7 184.6 249.6 398.4 712.4\n400 kHz 58.5 70.4 116 189 338 80.2 111.5 179.7 330.8 643.4\n100 kHz 30 41.1 85.2 159 308 46.5 76.6 147.1 299.1 611.2\n1. Guaranteed by characterization results, unless otherwise spec ified.\nSTM32L433xx Electrical characteristics\nDS11449 Rev 6 103/227          Table 27. Current consumption in Run modes, code with data proc essing running from Flash,\nART enable (Cache ON Prefetch OFF) and power supplied by extern al SMPS\n(VDD12 = 1.10 V) \nSymbol ParameterConditions(1)TYP\nUnit\n-fHCLK 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL (Run)Supply current in Run \nmodefHCLK  = fHSE up to 48MHz included, bypass mode  \nPLL ON above  \n48 MHz all peripherals disable80 MHz 3.07 3.08 3.11 3.14 3.21\nmA72 MHz 2.77 2.78 2.80 2.84 2.90\n64 MHz 2.47 2.48 2.51 2.54 2.60\n48 MHz 1.84 1.85 1.88 1.91 1.97\n32 MHz 1.24 1.25 1.28 1.31 1.37\n24 MHz 0.95 0.95 0.97 1.00 1.06\n16 MHz 0.65 0.65 0.67 0.70 0.76\n8 MHz 0.35 0.35 0.38 0.41 0.47\n4 MHz 0.20 0.20 0.22 0.25 0.312 MHz 0.13 0.13 0.15 0.18 0.24\n1 MHz 0.09 0.09 0.11 0.14 0.20\n100 kHz 0.05 0.06 0.07 0.10 0.16\n1. All values are obtained by c alculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%,  \nVDD12 = 1.10 V\nElectrical characteristics STM32L433xx\n104/227 DS11449 Rev 6          Table 28. Current consumption in Run and Low-power run modes, code with d ata processing\nrunning from Flash, ART disable  \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48MHz included, bypass mode  \nPLL ON above  \n48 MHz all peripherals disableRange 226 MHz 2.66 2.68 2.73 2.81 2.96 3.0 3.1 3.2 3.3 3.6\nmA16 MHz 1.88 1.9 1.94 2.02 2.17 2.1 2.2 2.3 2.4 2.7\n8 MHz 1.05 1.06 1.11 1.18 1.33 1.2 1.2 1.3 1.4 1.7\n4 MHz 0.6 0.62 0.66 0.73 0.87 0.7 0.7 0.8 0.9 1.2\n2 MHz 0.36 0.37 0.34 0.48 0.62 0.4 0.4 0.5 0.6 0.91 MHz 0.23 0.25 0.25 0.36 0.5 0.3 0.3 0.4 0.5 0.8\n100 kHz 0.12 0.14 0.17 0.25 0.39 0.1 0.2 0.2 0.4 0.7\nRange 180 MHz 8.56 8.61 8.69 8.79 8.97 9.6 9.7 9.8 10.0 10.3\n72 MHz 7.74 7.79 7.86 7.96 8.14 8.7 8.7 8.8 9.0 9.4\n64 MHz 7.63 7.68 7.75 7.85 8.04 8.6 8.6 8.7 8.9 9.3\n48 MHz 6.36 6.4 6.48 6.58 6.76 7.2 7.3 7.4 7.6 7.9\n32 MHz 4.56 4.6 4.66 4.76 4.93 5.2 5.2 5.3 5.5 5.8\n24 MHz 3.45 3.48 3.54 3.64 3.8 3.9 4.0 4.1 4.2 4.616 MHz 2.48 2.51 2.56 2.65 2.82 2.8 2.9 3.0 3.1 3.5\nI\nDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrunfHCLK  = fMSI  \nall peripherals disable2 MHz 310 317 364 440 593 375.3 400.9 456.7 595.3 909.6\nµA1 MHz 157 173 226 296 448 204.8 234.2 298.2 445.8 758.9\n400 kHz 72.6 89 130 206 356 99.7 131.2 199.7 349.3 663.7100 kHz 32.3 46 89.7 164 31 4 52.4 82.1 153.3 301.2 616.9\n1. Guaranteed by characterization results, unless otherwise spec ified.\nSTM32L433xx Electrical characteristics\nDS11449 Rev 6 105/227          \n          Table 29. Current consumption in Run modes, code with data proc essing running from Flash, \nART disable and power s upplied by external SMPS (VDD12 = 1.10 V) \nSymbol ParameterConditions(1)TYPUni\nt-fHCLK 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL (Run)Supply current in Run \nmodefHCLK  = fHSE up to 48MHz included, bypass mode  \nPLL ON above 48 MHz all peripherals disable80 MHz 3.08 3.10 3.12 3.16 3.22\nmA72 MHz 2.78 2.80 2.83 2.86 2.93\n64 MHz 2.74 2.76 2.79 2.82 2.8948 MHz 2.29 2.30 2.33 2.37 2.43\n32 MHz 1.64 1.65 1.68 1.71 1.77\n24 MHz 1.24 1.25 1.27 1.31 1.3716 MHz 0.89 0.90 0.92 0.95 1.01\n8 MHz 0.45 0.46 0.48 0.51 0.57\n4 MHz 0.26 0.27 0.28 0.31 0.382 MHz 0.16 0.16 0.15 0.21 0.27\n1 MHz 0.10 0.11 0.11 0.16 0.22\n100 kHz 0.05 0.06 0.07 0.11 0.17\n1. All values are obtained by cal culation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%,  \nVDD12 = 1.10 V\nElectrical characteristics STM32L433xx\n106/227 DS11449 Rev 6Table 30. Current consumption in Run and Low-power run modes, c ode with data processing \nrunning from SRAM1 \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C105 \n°C125 \n°C25 °C 55 °C 85 °C105 \n°C125 \n°C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48MHz included, \nbypass mode  \nPLL ON above  \n48 MHz all \nperipherals disableRange 226 MHz 2.42 2.43 2.49 2.56 2.71 2.7 2.7 2.8 3.0 3.3\nmA16 MHz 1.54 1.55 1.6 1.67 1.82 1.7 1.7 1.8 2.0 2.3\n8 MHz 0.82 0.84 0.88 0.95 1.1 0.9 1.0 1.0 1.2 1.54 MHz 0.47 0.48 0.52 0.59 0.73 0.5 0.6 0.6 0.8 1.1\n2 MHz 0.29 0.3 0.34 0.41 0.55 0.3 0.4 0.4 0.6 0.9\n1 MHz 0.2 0.21 0.25 0.32 0.46 0.2 0.3 0.3 0.5 0.8\n100 kHz 0.12 0.13 0.17 0.24 0.38 0.1 0.2 0.2 0.4 0.7\nRange 180 MHz 8.63 8.68 8.74 8.84 9.01 9.5 9.6 9.7 9.9 10.2\n72 MHz 7.79 7.83 7.9 7.99 8.17 8.6 8.6 8.8 8.9 9.3\n64 MHz 6.95 6.99 7.05 7.15 7.32 7.7 7.7 7.9 8.0 8.448 MHz 5.19 5.22 5.29 5.38 5.55 5.8 5.8 5.9 6.1 6.532 MHz 3.51 3.53 3.6 3.68 3.85 3.9 4.0 4.1 4.2 4.624 MHz 2.66 2.68 2.74 2.83 2.99 3.0 3.0 3.1 3.3 3.6\n16 MHz 1.82 1.84 1.89 1.98 2.14 2.0 2.1 2.2 2.3 2.7\nI\nDD_ALL\n(LPRun)Supply \ncurrent in \nlow-power \nrun modefHCLK  = fMSI \nall peripherals disable  \nFLASH in power-down2 MHz 205 228 275 352 501 276.5 302.3 358.4 502.5 816.4\nµA1 MHz 111 126 175 248 397 151.3 180.9 245.3 390.7 703.4\n400 kHz 49.2 62.7 108 181 330 73.3 104.0 170.8 321.0 632.4\n100 kHz 21.5 33.3 76.6 151 299 36.4 67.7 137.2 287.8 600.8\n1. Guaranteed by characterization results, unless otherwise spec ified.\nSTM32L433xx Electrical characteristics\nDS11449 Rev 6 107/227          Table 31. Current consu mption in Run, code w ith data processing  running from\n SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V) \nSymbol ParameterConditions(1)TYP\nUnit\n-fHCLK 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL (Run) Supply current in Run modefHCLK  = fHSE up to 48MHz inclu ded, bypass mode  \nPLL ON above  \n48 MHz all peripherals disable80 MHz 3.07 3.09 3.15 3.22 3.36\nmA72 MHz 2.77 2.80 2.84 2.93 3.06\n64 MHz 2.48 2.50 2.55 2.62 2.7748 MHz 1.85 1.87 1.91 2.00 2.12\n32 MHz 1.24 1.26 1.31 1.38 1.53\n24 MHz 0.95 0.97 1.01 1.08 1.2216 MHz 0.65 0.67 0.70 0.77 0.92\n8 MHz 0.35 0.37 0.41 0.47 0.63\n4 MHz 0.20 0.22 0.26 0.33 0.472 MHz 0.13 0.14 0.18 0.25 0.39\n1 MHz 0.09 0.10 0.14 0.21 0.36\n100 kHz 0.06 0.07 0.11 0.18 0.32\n1. All values are obtained by c alculation based on measurements done without SMPS and using follow ing parameters: SMPS input = 3.3 V, SMPS efficiency = 85%,  \nVDD12 = 1.10 V\nElectrical characteristics STM32L433xx\n108/227 DS11449 Rev 6          \n          Table 32. Typical current consu mption in Run and Low-power run modes, with dif ferent codes\nrunning from Flash, ART enable (Cache ON Prefetch OFF) \nSymbol ParameterConditions TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up \nto 48 MHz included, bypass \nmode PLL ON \nabove 48 MHz  \nall peripherals \ndisable\nRange 2\nfHCLK  = 26 MHzReduced code(1) 2 . 3 7\nmA91\nµA/MHzCoremark 2.69 103\nDhrystone 2.1 2.74 105\nFibonacci 2.58 99\nWhile(1) 2.30 88Range 1\nfHCLK  = 80 MHzReduced code(1)8.53\nmA107\nµA/MHzCoremark 9.68 121\nDhrystone 2.1 9.76 122\nFibonacci 9.27 116\nWhile(1) 8.20 103\nIDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrunfHCLK  = fMSI = 2 MHz  \nall peripherals disableReduced code(1)211\nµA106\nµA/MHzCoremark 251 126\nDhrystone 2.1 269 135Fibonacci 230 115\nWhile(1) 286 143\n1. Reduced code used for characte rization results provided in Table 26 , Table 28 , Table 30 .\nTable 33. Typical current consumption in Run, with different co des running from Flash,\nART enable (Cache ON Prefetch OFF) and power supplied by extern al SMPS\n(VDD12 = 1.10 V) \nSymbol ParameterConditions(1)TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode PLL ON above \n48 MHz  \nall peripherals disable\nfHCLK  = 26 MHzReduced code(2) 1 . 0 2\nmA39\nµA/MHzCoremark 1.16 45\nDhrystone 2.1 1.18 45Fibonacci 1.11 43While(1) 0.99 38fHCLK  = 80 MHzReduced code(2) 3 . 0 7 3 8\nCoremark 3.48 43Dhrystone 2.1 3.51 44Fibonacci 3.33 42While(1) 2.95 37\nDS11449 Rev 6 109/227STM32L433xx Electrical characteristics\n194          1. All values are obtained by calculation based on measurements done without SMPS and using following parameters: \nSMPS input = 3.3 V, SMPS efficiency = 85%, VDD12 = 1.10 V\n2. Reduced code used for characte rization results provided in Table 26 , Table 28 , Table 30 .\nTable 34. Typical current consumption in Run, with different co des running from Flash,\nART enable (Cache ON Prefetch OFF) and power supplied by extern al SMPS\n(VDD12 = 1.05 V) \nSymbol ParameterConditions(1)TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode PLL ON above \n48 MHz  \nall peripherals disable\nfHCLK  = 26 MHzReduced code(2) 0 . 9 3\nmA36\nµA/MHzCoremark 1.06 41\nDhrystone 2.1 1.08 41Fibonacci 1.01 39\nWhile(1) 0.90 35\n1. All values are obtained by calculation based on measurements done without SMPS and using following parameters: \nSMPS input = 3.3 V, SMPS efficiency = 85%, VDD12 = 1.05 V\n2. Reduced code used for characte rization results provided in Table 26 , Table 28 , Table 30 .\nElectrical characteristics STM32L433xx\n110/227 DS11449 Rev 6          Table 35. Typical current consu mption in Run and Low-power run modes, with dif ferent codes\nrunning from Flash, ART disable \nSymbol ParameterConditions TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, bypass mode  \nPLL ON above \n48 MHz  \nall peripherals \ndisable\nRange 2\nfHCLK  = 26 MHzReduced code(1) 2 . 6 6\nmA102\nµA/MHzCoremark 2.44 94\nDhrystone 2.1 2.46 95\nFibonacci 2.27 87While(1) 2.20 84.6Range 1\nfHCLK  = 80 MHzReduced code(1)8.56\nmA107\nµA/MHzCoremark 8.00 100\nDhrystone 2.1 7.98 100\nFibonacci 7.41 93While(1) 7.83 98\nI\nDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrunfHCLK  = fMSI = 2 MHz  \nall peripherals disableReduced code(1)310\nµA155\nµA/MHzCoremark 342 171\nDhrystone 2.1 324 162Fibonacci 324 162While(1) 384 192\n1. Reduced code used for characte rization results provided in Table 26 , Table 28 , Table 30 .\nTable 36. Typical current consump tion in Run modes, with differ ent codes running from\n Flash, ART disable and powe r supplied by external SMPS (VDD12 = 1.10 V) \nSymbol ParameterConditions(1)TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode  \nPLL ON above 48 MHz  \nall peripherals \ndisable\nfHCLK  = 26 MHzReduced code(2) 1 . 1 5\nmA44\nµA/MHzCoremark 1.05 40\nDhrystone 2.1 1.06 41Fibonacci 0.98 38\nWhile(1) 0.95 37fHCLK  = 80 MHzReduced code(2) 3 . 0 8 3 8\nCoremark 2.88 36Dhrystone 2.1 2.87 36\nFibonacci 2.66 33\nWhile(1) 2.81 35\n1. All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS \ninput = 3.3 V, SMPS efficiency = 85%, VDD12 = 1.10 V\n2. Reduced code used for characte rization results provided in Table 26 , Table 28 , Table 30 .\nDS11449 Rev 6 111/227STM32L433xx Electrical characteristics\n194          Table 37. Typical current consumption in Run modes, with differ ent codesrunning from\n Flash, ART disable and powe r supplied by external SMPS (VDD12 = 1.05 V) \nSymbol ParameterConditions(1)TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode  \nPLL ON above 48 MHz  \nall peripherals \nfHCLK  = 26 MHzReduced code(2) 1 . 0 5\nmA40\nµA/MHzCoremark 0.96 37\nDhrystone 2.1 0.97 37\nFibonacci 0.89 34While(1) 0.86 33\n1. All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS \ninput = 3.3 V, SMPS efficiency = 85%, VDD12 = 1.05 V\n2. Reduced code used for characte rization results provided in Table 26 , Table 28 , Table 30 .\nTable 38. Typical current consu mption in Run and Low-power run modes, with dif ferent codes\nrunning from SRAM1 \nSymbol ParameterConditions TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode  \nPLL ON above  \n48 MHz all \nperipherals disable\nRange 2\nfHCLK  = 26 MHzReduced code(1) 2 . 4 2\nmA93\nµA/MHzCoremark 2.18 84\nDhrystone 2.1 2.40 92\nFibonacci 2.40 92\nWhile(1) 2.29 88Range 1\nfHCLK  = 80 MHzReduced code(1)8.63\nmA108\nµA/MHzCoremark 7.76 97\nDhrystone 2.1 8.55 107\nFibonacci 8.56 107While(1) 8.12 102\nI\nDD_ALL\n(LPRun)Supply \ncurrent in \nLow-power \nrunfHCLK  = fMSI = 2 MHz  \nall peripherals disableReduced code(1)205\nµA103\nµA/MHzCoremark 188 94\nDhrystone 2.1 222 111Fibonacci 204 102While(1) 211 106\n1. Reduced code used for characte rization results provided in Table 26 , Table 28 , Table 30 .\nElectrical characteristics STM32L433xx\n112/227 DS11449 Rev 6          \n          Table 39. Typical current consumption in Run, with different co desrunning from\n SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V) \nSymbol ParameterConditions(1)TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode  \nPLL ON above  \n48 MHz all \nperipherals disable\nfHCLK  = 26 MHzReduced code(2) 1 . 0 4\nmA40\nµA/MHzCoremark 0.94 36\nDhrystone 2.1 1.04 40\nFibonacci 1.04 40While(1) 0.99 38fHCLK  = 80 MHzReduced code(2) 3 . 1 0 3 9\nCoremark 2.79 35\nDhrystone 2.1 3.07 38\nFibonacci 3.08 38While(1) 2.92 36\n1. All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS \ninput = 3.3 V, SMPS efficiency = 85%, VDD12 = 1.10 V\n2. Reduced code used for characte rization results provided in Table 26 , Table 28 , Table 30 .\nTable 40. Typical current consumption in Run, with different co desrunning from\n SRAM1 and power supplied by external SMPS (VDD12 = 1.05 V) \nSymbol ParameterConditions(1)TYP\nUnitTYP\nUnit\n-Voltage \nscalingCode 25 °C 25 °C\nIDD_ALL\n(Run)Supply \ncurrent in \nRun modefHCLK  = fHSE up to \n48 MHz included, \nbypass mode  \nPLL ON above  \n48 MHz all \nperipherals disable\nfHCLK  = 26 MHzReduced code(2) 0 . 9 5\nmA37\nµA/MHzCoremark 0.86 33\nDhrystone 2.1 0.94 36\nFibonacci 0.94 36While(1) 0.90 35\n1. All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS \ninput = 3.3 V, SMPS efficiency = 85%, VDD12 = 1.05 V\n2. Reduced code used for characte rization results provided in Table 26 , Table 28 , Table 30 .\nSTM32L433xx Electrical characteristics\nDS11449 Rev 6 113/227          \nTable 41. Current consumption in Sleep and Low-power sleep mode s, Flash ON \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Sleep)Supply \ncurrent in \nsleep \nmode,fHCLK  = fHSE up \nto 48 MHz included, bypass \nmode  \npll ON above  \n48 MHz all \nperipherals \ndisableRange 226 MHz 0.68 0.69 0.74 0.81 0.95 0.8 0.8 0.9 1.0 1.3\nmA16 MHz 0.46 0.48 0.52 0.59 0.73 0.5 0.6 0.6 0.8 1.1\n8 MHz 0.29 0.30 0.34 0.41 0.55 0.3 0.4 0.4 0.6 0.94 MHz 0.20 0.21 0.25 0.32 0.46 0.2 0.3 0.3 0.5 0.82 MHz 0.16 0.17 0.21 0.28 0.42 0.2 0.2 0.3 0.4 0.71 MHz 0.13 0.15 0.19 0.26 0.40 0.1 0.2 0.3 0.4 0.7\n100 kHz 0.11 0.13 0.17 0.24 0.38 0.1 0.2 0.2 0.4 0.7\nRange 180 MHz 2.23 2.25 2.30 2.38 2.54 2.5 2.5 2.6 2.8 3.1\n72 MHz 2.02 2.04 2.10 2.18 2.34 2.2 2.3 2.4 2.5 2.964 MHz 1.82 1.84 1.89 1.98 2.14 2.0 2.1 2.1 2.3 2.6\n48 MHz 1.34 1.36 1.42 1.50 1.66 1.5 1.6 1.7 1.8 2.2\n32 MHz 0.93 0.95 1.01 1.09 1.25 1.1 1.1 1.2 1.4 1.724 MHz 0.73 0.75 0.80 0.88 1.04 0.8 0.9 1.0 1.1 1.416 MHz 0.53 0.55 0.60 0.68 0.84 0.6 0.6 0.7 0.9 1.2\nI\nDD_ALL\n(LPSleep)Supply \ncurrent in \nlow-power \nsleep \nmodefHCLK  = fMSI \nall peripherals disable2 MHz 71.8 80.7 125 200 350 91.1 122.7 191.3 341.5 653.5\nµA1 MHz 45.0 57.3 101 176 325 63.2 95.4 165.4 316.5 628.7\n400 kHz 27.0 40.7 84.6 158 308 43.9 75.8 147.2 297.6 609.2\n100 kHz 22.8 30.9 63.3 113.2 20 7.7 35.2 67.9 140.9 290.8 602.4\n1. Guaranteed by characterization results, unless otherwise spec ified.\nElectrical characteristics STM32L433xx\n114/227 DS11449 Rev 6          \n          \n          Table 42. Current consumption in Sleep, Flash ON and power supp lied by external SMPS\n(VDD12 = 1.10 V) \nSymbol ParameterConditions(1)TYP\nUnit\n-fHCLK 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL (Sleep) Supply current in sleep mode,fHCLK  = fHSE up to 48 MHz included, bypass \nmode  \npll ON above  \n48 MHz all peripherals disable80 MHz 0.80 0.81 0.83 0.86 0.91\nmA72 MHz 0.73 0.73 0.75 0.78 0.84\n64 MHz 0.65 0.66 0.68 0.71 0.7748 MHz 0.48 0.49 0.51 0.54 0.6032 MHz 0.33 0.34 0.36 0.39 0.4524 MHz 0.26 0.27 0.29 0.32 0.37\n16 MHz 0.19 0.20 0.22 0.24 0.30\n8 MHz 0.13 0.13 0.15 0.18 0.244 MHz 0.09 0.09 0.11 0.14 0.202 MHz 0.07 0.07 0.09 0.12 0.18\n1 MHz 0.06 0.06 0.08 0.11 0.17\n100 kHz 0.05 0.06 0.07 0.10 0.16\n1. All values are obtained by cal culation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%,  \nVDD12 = 1.10 V\nTable 43. Current consumption in  Low-power sleep  modes, Flash i n power-down \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-Voltage \nscalingfHCLK 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(LPSleep)Supply current \nin low-power \nsleep modefHCLK  = fMSI \nall peripherals disable2 MHz 58.7 70.7 103.2 153.7 248.5 80 113 180 330 641\nµA1 MHz 39.4 47.2 79.3 129.6 224.8 53 86 154 304 616\n400 kHz 20.8 30.8 62.1 112.5 207.8 35 67 137 286 597\n100 kHz 14.3 23.1 55.1 105.7 201.5 27 58 130 279 590\n1. Guaranteed by characterization results, unless otherwise spec ified.\nSTM32L433xx Electrical characteristics\nDS11449 Rev 6 115/227Table 44. Current consumption in Stop 2 mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Stop 2)Supply current in \nStop 2 mode,  \nRTC disabled LCD disabled1.8 V 1 2.54 8.74 19.8 43.4 2.0 5.6 21.1 50.8 116.0\nµA2.4 V 1.02 2.59 8.89 20.2 44.3 2.1 5.8 21.6 52.3 119.6\n3 V 1.06 2.67 9.11 20.7 45.5 2.1 5.9 22.2 53.7 123.2\n3.6 V 1.23 2.88 9.56 21.6 47.3 2.3 6.1 23.0 55.8 127.9\nLCD enabled(2) \nclocked by LSI1.8 V 1.31 2.87 9.03 20 43.1 2.6 6.3 21.9 51.8 117.5\n2.4 V 1.36 2.96 9.22 20.4 44.1 2.8 6.5 22.5 53.3 121.1\n3 V 1.45 3.08 9.24 20.4 45.5 2.9 6.8 23.2 54.9 124.8\n3.6 V 1.69 3.4 10.1 22.1 47.9 3.1 7.1 24.2 57.1 129.6\nIDD_ALL\n(Stop 2 with \nRTC)Supply current in \nStop 2 mode,  \nRTC enabled RTC clocked by LSI,  \nLCD disabled1.8 V 1.3 2.82 9.02 20.1 43.6 2.5 6.2 21.6 51.3 116.3\nµA2.4 V 1.39 2.95 9.24 20.5 44.6 2.8 6.4 22.3 52.8 120.0\n3 V 1.5 3.11 9.55 21.1 45.8 3.0 6.8 23.0 54.5 123.8\n3.6 V 1.76 3.42 10.1 22.1 47.8 3.3 7.2 24.1 56.7 128.7\nRTC clocked by LSI,  \nLCD enabled(2)1.8 V 1.41 2.96 9.13 20.1 43.3 2.8 6.4 22.1 52.0 117.6\n2.4 V 1.49 3.08 9.35 20.5 44.2 3.0 6.7 22.8 53.5 121.2\n3 V 1.61 3.25 9.41 20.5 45.6 3.2 7.1 23.5 55.2 125.1\n3.6 V 1.91 3.63 10.3 22.3 48.1 3.5 7.5 24.6 57.5130.0\n(3)\nRTC clocked by LSE \nbypassed at \n32768Hz,LCD disabled1.8 V 1.36 2.9 9.1 20.1 43.7 - - - - -\n2.4 V 1.48 3.09 9.44 20.8 45 - - - - -\n3 V 1.83 3.67 10.4 22.3 47.3 - - - - -\n3.6 V 3.58 6.17 13.9 26.6 53 - - - - -\nRTC clocked by LSE \nquartz(4)  \nin low drive mode,  \nLCD disabled1.8 V 1.28 2.81 9.13 20.8 - - - - - -\n2.4 V 1.39 2.93 9.34 21.3 - - - - - -\n3 V 1.59 3.1 9.64 21.8 - - - - - -\n3.6 V 1.86 3.45 10.2 22.8 - - - - - -\nElectrical characteristics STM32L433xx\n116/227 DS11449 Rev 6\nIDD_ALL\n(wakeup from \nStop2)Supply current \nduring wakeup \nfrom Stop 2 \nmode Wakeup clock is  \nMSI = 48 MHz,  \nvoltage Range 1.\nSee (5).3  V 1 . 8 5 - --------\nmAWakeup clock is  \nMSI = 4 MHz,  \nvoltage Range 2.\nSee (5).3  V 1 . 5 2 - --------\nWakeup clock is  \nHSI16 = 16 MHz,  \nvoltage Range 1.\nSee (5).3  V 1 . 5 4 - --------\n1. Guaranteed by characterization results, unless otherwise spec ified.\n2. LCD enabled with external vol tage source. Consumption from VL CD excluded. Refer to LCD contro ller characteristics for IVLCD.\n3. Guaranteed by test in production.\n4. Based on characterization done with a 32.768 kHz crystal (MC3 06-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading ca pacitors. \n5. Wakeup with code execution from Flash. Average value given fo r a typical wakeup time as specified in Table 51: Low-power mode wakeup timings .Table 44. Current consumption in Stop 2 mode (continued)\nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nSTM32L433xx Electrical characteristics\nDS11449 Rev 6 117/227          Table 45. Current consumption in Stop 1 mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-- VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Stop 1)Supply current \nin Stop 1 \nmode,\nRTC disabled -LCD \ndisabled1.8 V 4.34 12.4 43.6 96.4 2 04 9.3 27.4 98.9 198.7 397.5\nµA2.4 V 4.35 12.5 43.8 97 205 9.4 27.6 99.5 199.0 398.0\n3 V 4.41 12.6 44.1 97.7 207 9.5 27.8 100.3 200.4 400.8\n3.6 V 4.56 12.9 44.8 98.9 210 9.7 28.3 101.7 202.1 404.2\n-LCD \nenabled(2) \nclocked by LSI1.8 V 4.68 12.7 43.9 96.7 2 04 9.1 27.2 99.1 198.9 397.7\n2.4 V 4.7 12.8 44.2 97.3 205 9.7 27.7 99.9 199.5 399.0\n3 V 4.88 12.6 44.5 98 206 10.2 28.4 101.0 200.9 401.8\n3.6 V 5.1 13.4 45.3 99.6 270 10.6 29.2 102.7 203.2 406.4\nI\nDD_ALL\n(Stop 1 with \nRTC)Supply current \nin stop 1 mode,  \nRTC enabledRTC clocked by\nLSILCD \ndisabled1.8 V 4.63 12.7 43.9 96.8 2 05 9.9 28.0 99.5 198.9 397.8\nµA2.4 V 4.78 12.8 44.2 97.4 206 10.1 28.3 100.3 199.5 399.0\n3 V 4.93 13 44.6 98.1 207 10.4 28.7 101.2 200.9 401.9\n3.6 V 5.05 13.4 45.3 99.5 210 10.8 29.4 102.8 202.5 405.0\nLCD \nenabled\n(2)1.8 V 4.82 12.9 44 96.8 204 10.2 28.4 99.9 199.6 399.1\n2.4 V 4.93 13 44.3 97.4 205 10.4 28.7 100.7 200.3 400.6\n3 V 5.05 12.7 44.7 98.1 206 10.7 29.2 101.7 201.8 403.6\n3.6 V 5.31 13.7 45.6 99.9 210 11.1 29.8 103.4 202.9 405.8\nRTC clocked by \nLSE bypassed \nat 32768 HzLCD \ndisabled1.8 V 4.7 12.8 44 96.9 205 - - - - -\n2.4 V 4.95 13 44.4 97.6 206 - - - - -\n3 V 5.33 13.6 45.4 99.1 209 - - - - -\n3.6 V 6.91 16.1 48.8 103 216 - - - - -\nRTC clocked by \nLSE quartz(3) in \nlow drive modeLCD \ndisabled1.8 V 4.76 12.3 43.7 99.1 - - - - - -\n2.4 V 4.95 12.4 43.8 99.3 - - - - - -\n3 V 5.1 12.6 44.1 99.6 - - - - - -\n3.6 V 5.65 13 44.8 101 - - - - - -\nElectrical characteristics STM32L433xx\n118/227 DS11449 Rev 6\nIDD_ALL\n(wakeup \nfrom Stop1)Supply current \nduring \nwakeup from Stop 1Wakeup clock MSI = 48 MHz, \nvoltage Range 1.\nSee \n(4).3  V 1 . 1 4 --- ----- -\nmAWakeup clock MSI = 4 MHz, \nvoltage Range 2.\nSee (4).3  V 1 . 2 2 --- ----- -\nWakeup clock  \nHSI16 = 16 MHz,  \nvoltage Range 1.\nSee (4).3  V 1 . 2 0 --- ----- -\n1. Guaranteed by characterization results, unless otherwise spec ified.\n2. LCD enabled with external vol tage source. Consumption from VL CD excluded. Refer to LCD contro ller characteristics for IVLCD.\n3. Based on characterization done with a 32.768 kHz crystal (MC3 06-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading ca pacitors. \n4. Wakeup with code execution from Flash. Average value given fo r a typical wakeup time as specified in Table 51: Low-power mode wakeup timings .Table 45. Current consumption in Stop 1 mode (continued)\nSymbol ParameterConditions TYP MAX(1)\nUnit\n-- VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nSTM32L433xx Electrical characteristics\nDS11449 Rev 6 119/227          Table 46. Current consumption in Stop 0 \nSymbol ParameterConditions TYP MAX(1)\n1. Guaranteed by characterization results, unless otherwise spec ified.Unit\nVDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Stop 0)Supply \ncurrent in \nStop 0 mode,\nRTC disabled 1.8 V 108 119 158 221 347 133 158 244 395 704\nµA2.4 V 110 121 160 223 349 136 161 248 399 710\n3 V 111 123 161 224 352 139 164 251 403 716\n3.6 V 114 125 163 227 355 142 167 254 408 722(2)\n2. Guaranteed by test in production.\nElectrical characteristics STM32L433xx\n120/227 DS11449 Rev 6          Table 47. Current consumption in Standby mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Standby)Supply current \nin Standby \nmode (backup \nregisters retained),  \nRTC disabledno independent watchdog1.8 V 27.7 144 758 2 072 5 425 119 425 2866 7524 20510\nnA2.4 V 50.9 187 892 2 408 6 247 183 564 3383 8778 23768\n3 V 90.2 253 1 090 2 884 7 409 225 681 3912 10071 26976\n3.6 V 253 459 1 474 3 575 8 836 292 877 4638 11659 30758\nwith independent \nwatchdog1.8 V 216 - - - - - - - - -\n2.4 V 342 - - - - - - - - -\n3 V 416 - - - - - - - - -\n3.6 V 551 - - - - - - - - -\nI\nDD_ALL\n(Standby \nwith RTC)Supply current \nin Standby mode (backup \nregisters \nretained),  \nRTC enabledRTC clocked by LSI, no \nindependent watchdog1.8 V 287 407 989 2 230 5 396 585 944 3344 7866 20504\nnA2.4 V 386 526 1 201 2 638 6 274 811 1230 4007 9246 23824\n3 V 513 679 1 478 3 167 7 414 1022 1521 4683 10671 27124\n3.6 V 771 978 1 963 3 992 9 039 1284 1924 5577 1238330954\n(2)\nRTC clocked by LSI, with \nindependent watchdog1.8 V 342 - - - - - - - - -\n2.4 V 521 - - - - - - - - -\n3 V 655 - - - - - - - - -\n3.6 V 865 - - - - - - - - -\nRTC clocked by LSE \nbypassed at 32768Hz1.8 V 142 126 865 2 220 5 650 - - - - -\nnA2.4 V 249 219 1 090 2 660 6 600 - - - - -\n3 V 404 364 1 410 3 260 7 850 - - - - -\n3.6 V 742 670 2 000 4 230 9 700 - - - - -\nRTC clocked by LSE \nquartz (3) in low drive mode1.8 V 281 423 1 046 2 410 5 700 - - - - -\n2.4 V 388 548 1 268 2 847 6 564 - - - - -\n3 V 535 715 1 565 3 420 7 694 - - - - -\n3.6 V 836 1 048 2 081 4 311 9 338 - - - - -\nSTM32L433xx Electrical characteristics\nDS11449 Rev 6 121/227\n          IDD_ALL\n(SRAM2)(4)Supply current \nto be added in \nStandby mode \nwhen SRAM2 is retained-1.8 V 173 349 1 009 2 158 4 542 249 527 1604 3402 6908\nnA2.4 V 174 345 1 015 2 163 4 535 271 589 1623 3438 6924\n3 V 178 350 1 019 2 148 4 419 277 594 1628 3467 6935\n3.6 V 184 352 1 033 2 208 4 610 293 611 1631 3480 6948\nI\nDD_ALL\n(wakeup \nfrom \nStandby)Supply current \nduring wakeup \nfrom Standby \nmode Wakeup clock is  \nMSI = 4 MHz.\nSee (5).3  V 1 . 2 3 - -------- m A\n1. Guaranteed by characterization results, unless otherwise spec ified.\n2. Guaranteed by test in production.3. Based on characterization done with a 32.768 kHz crystal (MC3 06-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading ca pacitors.\n4. The supply current in Standby with SRAM2 mode is: I\nDD_ALL (Standby) + IDD_ALL (SRAM2). The supply current in Standby with RTC with SRAM2 mode  is: IDD_ALL (Standby \n+ RTC) + IDD_ALL (SRAM2).\n5. Wakeup with code execution from Flash. Average value given fo r a typical wakeup time as specified in Table 51: Low-power mode wakeup timings .Table 47. Current consumption in Standby mode (continued)\nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nTable 48. Current consumption in Shutdown mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_ALL\n(Shutdown)Supply current \nin Shutdown \nmode  \n(backup registers \nretained) RTC \ndisabled-1.8 V 7.82 190 386 1 286 3 854 25.0 255 1721 5052 15543\nnA2.4 V 23 229 485 1 517 4 431 34.9 270 2085 5878 17639\n3 V 44.3 290 634 1 878 5 310 70.1 345 2454 6755 19984\n3.6 V 212 397 977 2 516 6 656 119.1 496 2992 7939 22860\nElectrical characteristics STM32L433xx\n122/227 DS11449 Rev 6\n          IDD_ALL\n(Shutdown \nwith RTC)Supply current \nin Shutdown \nmode  \n(backup registers \nretained) RTC \nenabledRTC clocked by LSE \nbypassed at 32768 Hz1.8 V 63 133 522 1 490 4 270 - - - - -\nnA2.4 V 165 253 710 1 830 4 980 - - - - -\n3 V 316 423 990 2 340 6 050 - - - - -\n3.6 V 649 787 1 530 3 220 7 710 - - - - -\nRTC clocked by LSE \nquartz \n(2) in low drive \nmode1.8 V 203 293 700 1 675 - - - - - -\n2.4 V 303 411 880 2 001 - - - - - -\n3 V 448 567 1 136 2 479 - - - - - -\n3.6 V 744 887 1 609 3 256 - - - - - -\nIDD_ALL\n(wakeup from \nShutdown)Supply current \nduring wakeup \nfrom Shutdown \nmode Wakeup clock is  \nMSI = 4 MHz.\nSee (3).3 V 0.780 - - - - - - - - - mA\n1. Guaranteed by characterization results, unless otherwise spec ified.\n2. Based on characterization done with a 32.768 kHz crystal (MC3 06-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading ca pacitors.\n3. Wakeup with code execution from Flash. Average value given fo r a typical wakeup time as specified in Table 51: Low-power mode wakeup timings .Table 48. Current consumption in Shutdown mode (continued)\nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VDD 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nSTM32L433xx Electrical characteristics\nDS11449 Rev 6 123/227Table 49. Current consumption in VBAT mode \nSymbol ParameterConditions TYP MAX(1)\nUnit\n-VBAT 25 °C 55 °C 85 °C 105 °C 125 °C 25 °C 55 °C 85 °C 105 °C 125 °C\nIDD_VBAT\n(VBAT)Backup domain \nsupply currentRTC disabled1.8 V 2 12 66 193 540 5 30 165 482 1350\nnA2.4 V 1 12 73 217 600 6 30 182 542 1500\n3 V 5 16 92 266 731 12.5 40 230 665 1928\n3.6 V 6 30 161 459 1 269 15 75 402 1147 3173\nRTC enabled and \nclocked by LSE bypassed at 32768 Hz1.8 V 154 175 247 430 - - - - - -\n2.4 V 228 246 335 542 - - - - - -\n3 V 316 340 459 714 - - - - - -\n3.6 V 419 462 684 1 140 - - - - - -\nRTC enabled and \nclocked by LSE quartz\n(2)1.8 V 256 297 385 558 823 - - - - -\n2.4 V 345 381 477 673 906 - - - - -\n3 V 455 495 603 836 1 085 - - - - -\n3.6 V 591 642 824 1 207 1 733 - - - - -\n1. Guaranteed by characterization results, unless otherwise spec ified.\n2. Based on characterization done with a 32.768 kHz crystal (MC3 06-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading ca pacitors.\nElectrical characteristics STM32L433xx\n124/227 DS11449 Rev 6I/O system current consumption\nThe current consumption of the I/O system has two components: s tatic and dynamic.\nI/O static current consumption\nAll the I/Os used as inputs wit h pull-up generate current consu mption when the pin is \nexternally held low. The value of this current consumption can be simply computed by using \nthe pull-up/pull-down resistors values given in Table  70: I/O static characteristics .\nFor the output pins, any external  pull-down or external load mu st also be considered to \nestimate the current consumption.\nAdditional I/O current consumption  is due to I/Os configured as  inputs if an intermediate \nvoltage level is exter nally applied. This cu rrent consumption i s caused by the input Schmitt \ntrigger circuits used to discrim inate the input value. Unless t his specific configuration is \nrequired by the applic ation, this supply cu rrent consumption ca n be avoided by configuring \nthese I/Os in analog mode. This  is notably the case of ADC inpu t pins which should be \nconfigured as analog inputs.\nCaution: Any floating input pin can also settle to an intermediate volta ge level or switch inadvertently, \nas a result of external electrom agnetic noise. To avoid current  consumption related to \nfloating pins, they must either be configured in analog mode, o r forced internally to a definite \ndigital value. This can be done either by using pull-up/down re sistors or by configuring the \npins in output mode.\nI/O dynamic current consumption\nIn addition to the internal peripheral current consumption meas ured previously (see \nTable  50: Peripheral current consumption ), the I/Os used by an a pplication also contribute \nto the current consumption. When an I/O pin switches, it uses t he current from the I/O \nsupply voltage to supply the I/O p in circuitry and to charge/di scharge the capacitive load \n(internal or external) connected to the pin:\nwhere\nISW is the current sunk by a switch ing I/O to charge/discharge the  capacitive load\nVDDIOx  is the I/O supply voltage\nfSW is the I/O switching frequency\nC is the total capacitance seen by the I/O pin: C = CINT+ CEXT + CS \nCS is the PCB board capacitance including the pad pin. \nThe test pin is configured in pu sh-pull output mode and is togg led by software at a fixed \nfrequency.ISWVDDIOxfSWC× × =\nDS11449 Rev 6 125/227STM32L433xx Electrical characteristics\n194On-chip peripheral current consumption\nThe current consumption of the on-chip peripherals is given in Table  50. The MCU is placed \nunder the following conditions:\n• All I/O pins are in Analog mode\n• The given value is calculated by measuring the difference of th e current consumptions:\n– when the peripheral is clocked on– when the peripheral is clocked off\n• Ambient operating temperature and supply voltage conditions sum marized in Table 19: \nVoltage characteristics\n• The power consumption of the dig ital part of the on-chip periph erals is given in \nTable 50 . The power consumption of the a nalog part of the peripherals ( where \napplicable) is indicated in each related section of the datashe et.\n          Table 50. Peripheral current consumption \nPeripheral Range 1 Range 2Low-power run \nand sleepUnit\nAHBBus Matrix(1)3.2 2.9 3.1\nµA/MHzADC independent clock domain 0.4 0.1 0.2\nADC clock domain 2.1 1.9 1.9CRC 0.4 0.2 0.3\nDMA1 1.4 1.3 1.4\nDMA2 1.5 1.3 1.4FLASH 6.2 5.2 5.8\nGPIOA\n(2)1.7 1.4 1.6\nGPIOB(2)) 1.6 1.3 1.6\nGPIOC(2)1.7 1.5 1.6\nGPIOD(2)1.8 1.6 1.7\nGPIOE(2)1.7 1.6 1.6\nGPIOH(2)0.6 0.6 0.5\nQSPI 7.0 5.8 7.3\nRNG independent clock domain 2.2 N/A N/ARNG clock domain 0.5 N/A N/A\nSRAM1 0.8 0.9 0.7\nSRAM2 1.0 0.8 0.8TSC 1.6 1.3 1.3\nAll AHB Peripherals 25.2 21.7 23.6\nAPB1AHB to APB1 bridge\n(3)0.9 0.7 0.9\nCAN1 4.1 3.2 3.9\nDAC1 2.4 1.8 2.2\nElectrical characteristics STM32L433xx\n126/227 DS11449 Rev 6APB1RTCA 1.7 1.1 2.1\nµA/MHzCRS 0.3 0.3 0.6\nUSB FS independent clock \ndomain2.9 N/A N/A\nUSB FS clock domain 2.3 N/A N/A\nI2C1 independent clock domain 3.5 2.8 3.4\nI2C1 clock domain 1.1 0.9 1.0\nI2C2 independent clock domain 3.5 3.0 3.4I2C2 clock domain 1.1 0.7 0.9\nI2C3 independent clock domain 2.9 2.3 2.5\nI2C3 clock domain 0.9 0.4 0.8\nLCD 0.9 0.6 0.8\nLPUART1 independent clock \ndomain1.9 1.6 1.8\nLPUART1 clock domain 0.6 0.6 0.6\nLPTIM1 independent clock \ndomain2.9 2.4 2.8\nLPTIM1 clock domain 0.8 0.4 0.7\nLPTIM2 independent clock \ndomain3.1 2.7 3.9\nLPTIM2 clock domain 0.8 0.7 0.8\nOPAMP 0.4 0.2 0.4PWR 0.4 0.1 0.4\nSPI2 1.8 1.6 1.6\nSPI3 1.7 1.3 1.6SWPMI1 independent clock \ndomain1.9 1.6 1.9\nSWPMI1 clock domain 0.9 0.7 0.8\nTIM2 6.2 5.0 5.9\nTIM6 1.0 0.6 0.9\nTIM7 1.0 0.6 0.6USART2 independent clock \ndomain4.1 3.6 3.8\nUSART2 clock domain 1.3 0.9 1.1\nAPB1USART3 independent clock \ndomain4.3 3.5 4.2\nUSART3 clock domain 1.5 1.1 1.3Table 50. Peripheral current consumption (continued)\nPeripheral Range 1 Range 2Low-power run \nand sleepUnit\nDS11449 Rev 6 127/227STM32L433xx Electrical characteristics\n194The consumption for the peripherals when using SMPS can be foun d using STM32CubeMX \nPCC tool.\n6.3.6 Wakeup time from low-po wer modes and voltage scaling  \ntransition times\nThe wakeup times given in Table  51 are the latency between the event and the execution of \nthe first user instruction.\nThe device goes in low-power mode  after the WFE (Wait For Event ) instruction.APB1WWDG 0.5 0.5 0.5\nµA/MHzAll APB1 on 51.5 35.5 48.6\nAPB2AHB to APB2(4)1.0 0.9 0.9\nFW 0.2 0.2 0.2\nSAI1 independent clock domain 2.3 1.8 1.9SAI1 clock domain 2.1 1.8 2.0\nSDMMC1 independent clock \ndomain4.7 3.9 3.9\nSDMMC1 clock domain 2.5 1.9 1.9\nSPI1 1.8 1.6 1.7\nSYSCFG/VREFBUF/COMP 0.6 0.5 0.6\nTIM1 8.1 6.5 7.6\nTIM15 3.7 3.0 3.4TIM16 2.7 2.1 2.6\nUSART1 independent clock \ndomain4.8 4.2 4.6\nUSART1 clock domain 1.5 1.3 1.7\nAll APB2 on 24.2 19.9 22.6\nALL 100.9 77.1 94.8\n1. The BusMatrix is automatical ly active when at least one maste r is ON (CPU, DMA).\n2. The GPIOx (x= A…H) dynamic current consumption is approximate ly divided by a factor two versus this table values when \nthe GPIO port is locked thanks to LCKK and LCKy bits in the GPI Ox_LCKR register. In order to save the full GPIOx current \nconsumption, the GPIOx clock should be disabled in the RCC when  all port I/Os are used in alternate function or analog \nmode (clock is only required to r ead or write into GPIO registe rs, and is not used in AF or analog modes).\n3. The AHB to APB1 Bridge is automatically active when at least one peripheral is ON on the APB1.\n4. The AHB to APB2 Bridge is automatically active when at least one peripheral is ON on the APB2.Table 50. Peripheral current consumption (continued)\nPeripheral Range 1 Range 2Low-power run \nand sleepUnit\nElectrical characteristics STM32L433xx\n128/227 DS11449 Rev 6          Table 51. Low-power mode wakeup timings(1) \nSymbol Parameter Conditions Typ Max Unit\ntWUSLEEPWakeup time from Sleep \nmode to Run mode-6 6\nNb of \nCPU\ncycles\ntWULPSLEEPWakeup time from Low-\npower sleep mode to Low-\npower run mode Wakeup in Flash with Flash in power-down \nduring low-power sleep mode (SLEEP_PD=1 in \nFLASH_ACR) and with clock MSI = 2 MHz68 . 3\ntWUSTOP0Wake up time from Stop 0 \nmode to Run mode in \nFlashRange 1Wakeup clock MSI = 48 MHz 3.8 5.7\nµsWakeup clock HSI16 = 16 MHz 4.1 6.9\nRange 2Wakeup clock MSI = 24 MHz 4.07 6.2\nWakeup clock HSI16 = 16 MHz 4.1 6.8Wakeup clock MSI = 4 MHz 8.45 11.8\nWake up time from Stop 0 \nmode to Run mode in \nSRAM1Range 1Wakeup clock MSI = 48 MHz 1.5 2.9\nWakeup clock HSI16 = 16 MHz 2.4 2.76\nRange 2Wakeup clock MSI = 24 MHz 2.4 3.48\nWakeup clock HSI16 = 16 MHz 2.4 2.76\nWakeup clock MSI = 4 MHz 8.16 10.94\nt\nWUSTOP1Wake up time from Stop 1 \nmode to Run in FlashRange 1Wakeup clock MSI = 48 MHz 6.34 7.86\nµsWakeup clock HSI16 = 16 MHz 6.84 8.23\nRange 2Wakeup clock MSI = 24 MHz 6.74 8.1\nWakeup clock HSI16 = 16 MHz 6.89 8.21\nWakeup clock MSI = 4 MHz 10.47 12.1\nWake up time from Stop 1 \nmode to Run mode in \nSRAM1Range 1Wakeup clock MSI = 48 MHz 4.7 5.97\nWakeup clock HSI16 = 16 MHz 5.9 6.92\nRange 2Wakeup clock MSI = 24 MHz 5.4 6.51\nWakeup clock HSI16 = 16 MHz 5.9 6.92Wakeup clock MSI = 4 MHz 11.1 12.2\nWake up time from Stop 1 \nmode to Low-power run mode in FlashRegulator in \nlow-power \nmode (LPR=1 in PWR_CR1)Wakeup clock MSI = 2 MHz16.4 17.73\nWake up time from Stop 1 \nmode to Low-power run mode in SRAM117.3 18.82\nDS11449 Rev 6 129/227STM32L433xx Electrical characteristics\n194          \n          tWUSTOP2Wake up time from Stop 2 \nmode to Run mode in FlashRange 1Wakeup clock MSI = 48 MHz 8.02 9.24\nµsWakeup clock HSI16 = 16 MHz 7.66 8.95\nRange 2Wakeup clock MSI = 24 MHz 8.5 9.54\nWakeup clock HSI16 = 16 MHz 7.75 8.95\nWakeup clock MSI = 4 MHz 12.06 13.16\nWake up time from Stop 2 \nmode to Run mode in \nSRAM1Range 1Wakeup clock MSI = 48 MHz 5.45 6.79\nWakeup clock HSI16 = 16 MHz 6.9 7.98\nRange 2Wakeup clock MSI = 24 MHz 6.3 7.36\nWakeup clock HSI16 = 16 MHz 6.9 7.9Wakeup clock MSI = 4 MHz 13.1 13.31\nt\nWUSTBYWakeup time from Standby \nmode to Run mode Range 1Wakeup clock MSI = 8 MHz 12.2 18.35\nµs\nWakeup clock MSI = 4 MHz 19.14 25.8\ntWUSTBY\nSRAM2Wakeup time from Standby \nwith SRAM2 to Run modeRange 1Wakeup clock MSI = 8 MHz 12.1 18.3\nµs\nWakeup clock MSI = 4 MHz 19.2 25.87\ntWUSHDNWakeup time from \nShutdown mode to Run \nmode Range 1 Wakeup clock MSI = 4 MHz 261.5 315.7 µs\n1. Guaranteed by characterization results.Table 51. Low-power mode wakeup timings(1) (continued)\nSymbol Parameter Conditions Typ Max Unit\nTable 52. Regulator mo des transition times(1) \nSymbol Parameter Conditions Typ Max Unit\ntWULPRUNWakeup time from Low-power run mode to \nRun mode(2) Code run with MSI 2 MHz 5 7\nµs\ntVOSTRegulator transition time from Range 2 to \nRange 1 or Range 1 to Range 2(3) Code run with MS I 24 MHz 20 40\n1. Guaranteed by characterization results.\n2. Time until REGLPF flag is cleared in PWR_SR2.\n3. Time until VOSF flag is cleared in PWR_SR2.\nTable 53. Wakeup time using USART/LPUART(1) \nSymbol Parameter Conditions Typ Max Unit\ntWUUSART\ntWULPUARTWakeup time needed to calculate the \nmaximum USART/LPUART baudrate \nallowing to wakeup up from stop mode \nwhen USART/LPUART clock source is HSI16Stop 0 mode - 1.7\nµsStop 1 mode an d Stop 2 \nmode-8 . 5\n1. Guaranteed by design.\nElectrical characteristics STM32L433xx\n130/227 DS11449 Rev 66.3.7 External clock source characteristics\nHigh-speed external user clock generated from an external sourc e\nIn bypass mode the HSE oscillato r is switched off and the input  pin is a standard GPIO.\nThe external clock signal has to  respect the I/O characteristic s in Section  6.3.14 . However, \nthe recommended clock inpu t waveform is shown in Figure  21: High-speed external clock \nsource AC timing diagram .\n          \nFigure 21. High-speed external clock source AC timing diagramTable 54. High-speed externa l user clock characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfHSE_ext User external clock source frequencyVoltage scaling \nRange 1-8 4 8\nMHz\nVoltage scaling \nRange 2-8 2 6\nVHSEH OSC_IN input pin high level voltage - 0.7 VDDIOx -VDDIOxV\nVHSEL OSC_IN input pin low level voltage - VSS - 0.3 VDDIOx\ntw(HSEH)\ntw(HSEL)OSC_IN high or low timeVoltage scaling \nRange 17- -\nns\nVoltage scaling \nRange 218 - -\n1. Guaranteed by design.\nMS19214V2VHSEH\ntf(HSE)90%\n10%\nTHSEttr(HSE)VHSELtw(HSEH)\ntw(HSEL)\nDS11449 Rev 6 131/227STM32L433xx Electrical characteristics\n194Low-speed external user clock generated from an external source\nIn bypass mode the LSE oscillator is switche d off and the input  pin is a standard GPIO.\nThe external clock signal has to  respect the I/O characteristic s in Section  6.3.14 . However, \nthe recommended clock inpu t waveform is shown in Figure  22.\n          \nFigure 22. Low-speed external cl ock source AC timing diagramTable 55. Low-speed external user clock characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfLSE_ext User external clock source frequency - - 32.768 1000 kHz\nVLSEH OSC32_IN input pin high level voltage - 0.7 VDDIOx -VDDIOxV\nVLSEL OSC32_IN input pin low level voltage - VSS -0 . 3  VDDIOx\ntw(LSEH)\ntw(LSEL)OSC32_IN high or low time - 250 - - ns\n1. Guaranteed by design.\nMS19215V2VLSEH\ntf(LSE)90%\n10%\nTLSEttr(LSE)VLSELtw(LSEH)\ntw(LSEL)\nElectrical characteristics STM32L433xx\n132/227 DS11449 Rev 6High-speed external clock generated from a crystal/ceramic reso nator\nThe high-speed external (HSE) c lock can be supp lied with a 4 to  48 MHz crystal/ceramic \nresonator oscillator.  All the information given in this paragra ph are based on design \nsimulation results ob tained with typical external components sp ecified in Table  56. In the \napplication, the resonator and the load capacitors have to be p laced as close as possible to \nthe oscillator pins in order to  minimize output distortion and startup stabilizat ion time. Refer \nto the crystal resonator manufactu rer for more det ails on the r esonator characteristics \n(frequency, pack age, accuracy).\n          \nFor CL1 and CL2, it is recommended to use high- quality external ceramic capaci tors in the \n5 pF to 20  pF range (typ.), designed for high-frequency applications, and selected to match \nthe requirements of the crystal or resonator (see Figure  23). CL1 and CL2 are usually the \nsame size. The crystal manufactu rer typically specifies a load capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10  pF \ncan be used as a rough estimate o f the combined p in and board c apacitance) when sizing \nCL1 and CL2.Table 56. HSE oscillator characteristics(1) \n1. Guaranteed by design.Symbol Parameter Conditions(2)\n2. Resonator characteristics give n by the crystal/ceramic resona tor manufacturer.Min Typ Max Unit\nfOSC_IN Oscillator frequency - 4 8 48 MHz\nRF Feedback resistor - - 200 - kΩ \nIDD(HSE) HSE current consumptionDuring startup(3)\n3. This consumption level occurs  during the first 2/3 of the tSU(HSE) startup time -- 5 . 5\nmAVDD = 3 V, \nRm = 30 Ω, \nCL = 10 pF@8 MHz-0 . 4 4-\nVDD = 3 V, \nRm = 45 Ω, \nCL = 10 pF@8 MHz-0 . 4 5-\nVDD = 3 V, \nRm = 30 Ω, \nCL = 5 pF@48 MHz-0 . 6 8-\nVDD = 3 V, \nRm = 30 Ω,\nCL = 10 pF@48 MHz-0 . 9 4-\nVDD = 3 V, \nRm = 30 Ω, \nCL = 20 pF@48 MHz-1 . 7 7-\nGm Maximum critical crystal \ntransconductanceStartup - - 1.5 mA/V\ntSU(HSE)(4)\n4. tSU(HSE)  is the startup time measured from the moment it is enabled (by  software) to a stabilized 8 MHz \noscillation is reached. This v alue is measured for a standard c rystal resonator and it c an vary significantly \nwith the crystal manufacturerStartup time  VDD is stabilized - 2 - ms\nDS11449 Rev 6 133/227STM32L433xx Electrical characteristics\n194Note: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 23. Typical applicat ion with an 8 MHz crystal\n1. REXT value depends on the crys tal characteristics.\nLow-speed external clock generated from a crystal resonator\nThe low-speed external (LSE) cloc k can be supplied with a 32.76 8 kHz crystal resonator \noscillator. All the in formation given in th is paragrap h are bas ed on design simulation results \nobtained with typi cal external compon ents specified in Table  57. In the application, the \nresonator and the load capacitors  have to be placed as close as  possible to the oscillator \npins in order to minimize output  distortion and startup stabili zation time. Refer to the crystal \nresonator manufacturer for more details on the resonator charac teristics (frequency, \npackage, accuracy).\n          MS19876V1(1)OSC_IN\nOSC_OUTRFBias \ncontrolled \ngainfHSE\nREXT8 MHz \nresonatorResonator with integrated \ncapacitors\nCL1\nCL2\nTable 57. LSE oscillator characteristics (fLSE = 32.768 kHz)(1) \nSymbol Parameter Conditions(2)Min Typ Max Unit\nIDD(LSE) LSE current consumptionLSEDRV[1:0] = 00  \nLow drive capability-2 5 0-\nnALSEDRV[1:0] = 01  \nMedium low drive capability-3 1 5-\nLSEDRV[1:0] = 10  \nMedium high drive capability-5 0 0-\nLSEDRV[1:0] = 11  \nHigh drive capability-6 3 0-\nGmcritmaxMaximum critical crystal \ngmLSEDRV[1:0] = 00  \nLow drive capability-- 0 . 5\nµA/VLSEDRV[1:0] = 01  \nMedium low drive capability- - 0.75\nLSEDRV[1:0] = 10  \nMedium high drive capability-- 1 . 7\nLSEDRV[1:0] = 11  \nHigh drive capability-- 2 . 7\ntSU(LSE)(3)Startup time  VDD is stabilized - 2 - s\nElectrical characteristics STM32L433xx\n134/227 DS11449 Rev 6Note: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 24. Typical applicati on with a 32.768 kHz crystal\nNote: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden \nto add one.1. Guaranteed by design.\n2. Refer to the note and caution paragraphs below the table, and  to the application note AN2867 “Oscillator design guide for \nST microcontrollers”.\n3.  tSU(LSE)  is the startup time measured from the moment it is enabled (by  software) to a stabilized 32.768 kHz oscillation is \nreached. This value is measured for a standard crystal and it c an vary significantly with the crystal manufacturer\nMS30253V2OSC32_IN\nOSC32_OUTDrive \nprogrammable \namplifierfLSE\n32.768 kHz \nresonatorResonator with integrated \ncapacitors\nCL1\nCL2\nDS11449 Rev 6 135/227STM32L433xx Electrical characteristics\n1946.3.8 Internal clock s ource characteristics\nThe parameters given in Table  58 are derived from tests performed under ambient \ntemperature and supply volta ge conditions summarized in Table  22: General operating \nconditions . The provided curves are chara cterization results, not tested in production.\nHigh-speed internal (HSI16) RC oscillator\n          Table 58. HSI16 oscillator characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfHSI16 HSI16 Frequency VDD=3.0 V, TA=30 °C 15.88 - 16.08 MHz\nTRIM HSI16 user trimming stepTrimming code is not a \nmultiple of 640.2 0.3 0.4\n%\nTrimming code is a \nmultiple of 64-4 -6 -8\nDuCy(HSI16)(2)Duty Cycle - 45 - 55 %\n∆Temp(HSI16)HSI16 oscillator frequency \ndrift over temperatureTA= 0 to 85 °C -1 - 1 %\nTA= -40 to 125 °C -2 - 1.5 %\n∆VDD(HSI16)HSI16 oscillator frequency \ndrift over VDDVDD=1.62 V to 3.6 V -0.1 - 0.05 %\ntsu(HSI16)(2) HSI16 oscillator start-up \ntime- - 0.8 1.2 μs\ntstab(HSI16)(2) HSI16 oscillator \nstabilization time-- 3 5 μ s\nIDD(HSI16)(2) HSI16 oscillator power \nconsumption- - 155 190 μA\n1. Guaranteed by characterization results.\n2. Guaranteed by design.\nElectrical characteristics STM32L433xx\n136/227 DS11449 Rev 6Figure 25. HSI16 frequency versus temperature\nMSv39299V115.615.715.815.91616.116.216.316.4MHz\nmin mean max+1%\n-1%+2%\n-2%+1.5%\n-1.5%\n-40 -20 0 20 40 60 80 100 120 °C\nDS11449 Rev 6 137/227STM32L433xx Electrical characteristics\n194Multi-speed internal (MSI) RC oscillator\n          Table 59. MSI oscillator characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfMSIMSI frequency \nafter factory \ncalibration, done at V\nDD=3 V and \nTA=30 °CMSI modeRange 0 98.7 100 101.3\nkHzRange 1 197.4 200 202.6\nRange 2 394.8 400 405.2Range 3 789.6 800 810.4\nRange 4 0.987 1 1.013\nMHzRange 5 1.974 2 2.026\nRange 6 3.948 4 4.052\nRange 7 7.896 8 8.104\nRange 8 15.79 16 16.21\nRange 9 23.69 24 24.31\nRange 10 31.58 32 32.42Range 11 47.38 48 48.62\nPLL mode  \nXTAL=  \n32.768 kHzRange 0 - 98.304 -\nkHzRange 1 - 196.608 -\nRange 2 - 393.216 -\nRange 3 - 786.432 -\nRange 4 - 1.016 -\nMHzRange 5 - 1.999 -\nRange 6 - 3.998 -\nRange 7 - 7.995 -Range 8 - 15.991 -\nRange 9 - 23.986 -\nRange 10 - 32.014 -Range 11 - 48.005 -\n∆\nTEMP (MSI)(2)MSI oscillator \nfrequency drift over temperatureMSI modeT\nA= -0 to 85 °C -3.5 - 3\n%\nTA= -40 to 125 °C -8 - 6\nElectrical characteristics STM32L433xx\n138/227 DS11449 Rev 6∆VDD(MSI)(2)MSI oscillator \nfrequency drift \nover VDD \n(reference is 3 V)MSI modeRange 0 to 3VDD=1.62 V \nto 3.6 V-1.2 -\n0.5\n%VDD=2.4 V \nto 3.6 V-0.5 -\nRange 4 to 7VDD=1.62 V \nto 3.6 V-2.5 -\n0.7\nVDD=2.4 V \nto 3.6 V-0.8 -\nRange 8 to 11VDD=1.62 V \nto 3.6 V-5 -\n1.2\nVDD=2.4 V \nto 3.6 V-1.6 -\n∆FSAMPLING\n(MSI)(2)(6)Frequency \nvariation in \nsampling mode(3)MSI modeTA= -40 to 85 °C - 1 2\n%\nTA= -40 to 125 °C - 2 4\nP_USB \nJitter(MSI)(6)Period jitter for USB clock\n(4)PLL mode  \nRange 11for next \ntransition-- - 3 . 4 5 8\nns\nfor paired \ntransition-- - 3 . 9 1 6\nMT_USB \nJitter(MSI)(6)Medium term jitter for USB clock\n(5)PLL mode  \nRange 11for next \ntransition-- - 2\nns\nfor paired \ntransition-- - 1\nCC jitter(MSI)(6)RMS cycle-to-\ncycle jitterPLL mode Range 11 - - 60 - ps\nP jitter(MSI)(6)RMS Period jitter PLL mode Range 11 - - 50 - ps\ntSU(MSI)(6) MSI oscillator \nstart-up timeRange 0 - - 10 20\nusRange 1 - - 5 10\nRange 2 - - 4 8\nRange 3 - - 3 7\nRange 4 to 7 - - 3 6Range 8 to 11 - - 2.5 6\nt\nSTAB(MSI)(6) MSI oscillator \nstabilization timePLL mode  \nRange 1110 % of final \nfrequency- - 0.25 0.5\nms5 % of final \nfrequency-- 0 . 5 1 . 2 5\n1 % of final \nfrequency-- - 2 . 5Table 59. MSI oscill ator characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS11449 Rev 6 139/227STM32L433xx Electrical characteristics\n194IDD(MSI)(6)MSI oscillator \npower consumptionMSI and  \nPLL modeRange 0 - - 0.6 1\nµARange 1 - - 0.8 1.2\nRange 2 - - 1.2 1.7\nRange 3 - - 1.9 2.5\nRange 4 - - 4.7 6Range 5 - - 6.5 9\nRange 6 - - 11 15\nRange 7 - - 18.5 25Range 8 - - 62 80\nRange 9 - - 85 110\nRange 10 - - 110 130\nRange 11 - - 155 190\n1. Guaranteed by characterization results.\n2. This is a deviation for an indi vidual part once the initial f requency has been measured.\n3. Sampling mode means Low-power run/Low-power sleep modes with Temperature sensor disable.\n4. Average period of MSI @48 MHz is compared to a real 48 MHz cl ock over 28 cycles. It includes frequency tolerance + jitter \nof MSI @48 MHz clock.\n5. Only accumulated jitter of MSI @48 MHz is extracted over 28 c ycles.  \nFor next transition: min. and ma x. jitter of 2 consecutive fram e of 28 cycles of the MSI @48 MHz, for 1000 captures over 28 \ncycles.  \nFor paired transitions: min. and max. jitter of 2 consecutive f rame of 56 cycles of the MSI @48 MHz, for 1000 captures over \n56 cycles.\n6. Guaranteed by design.Table 59. MSI oscill ator characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32L433xx\n140/227 DS11449 Rev 6Figure 26. Typical current consumption versus MSI frequency\nHigh-speed internal 48 MHz (HSI48) RC oscillator\n          \nTable 60. HSI48 oscillator characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfHSI48 HSI48 Frequency VDD=3.0V, TA=30°C - 48 - MHz\nTRIM HSI48 user trimming step - - 0.11(2)0.18(2)%\nUSER TRIM \nCOVERAGEHSI48 user trimming coverage ±32 steps ±3(3)±3.5(3)-%\nDuCy(HSI48) Duty Cycle - 45(2)-5 5(2)%\nACCHSI48_RELAccuracy of the HSI48 oscillator \nover temperature (factory \ncalibrated)VDD = 3.0 V to 3.6 V,  \nTA = –15 to 85 °C-- ± 3(3)\n%\nVDD = 1.65 V to 3.6 V,  \nTA = –40 to 125 °C-- ± 4 . 5(3)\nDVDD(HSI48)HSI48 oscillator frequency drift \nwith VDDVDD = 3 V to 3.6 V - 0.025(3)0.05(3)\n%\nVDD = 1.65 V to 3.6 V - 0.05(3)0.1(3)\ntsu(HSI48) HSI48 oscillator start-up time - - 2.5(2)6(2)μs\nIDD(HSI48)HSI48 oscillator power \nconsumption-- 3 4 0(2)380(2)μA\nDS11449 Rev 6 141/227STM32L433xx Electrical characteristics\n194Figure 27. HSI48 frequency versus temperature\nLow-speed internal (LSI) RC oscillator\n          NT jitterNext transition jitter  \nAccumulated jitter on 28 cycles(4) -- + / - 0 . 1 5(2)-n s\nPT jitterPaired transition jitter  \nAccumulated jitter on 56 cycles(4) -- + / - 0 . 2 5(2)-n s\n1. VDD = 3 V, TA = –40 to 125°C unless otherwise specified.\n2. Guaranteed by design.\n3. Guaranteed by characterization results.\n4. Jitter measurement are perform ed without clock source activat ed in parallel.Table 60. HSI48 oscillator characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nMSv40989V1-6-4-20246\n-50 -30 -10 10 30 50 70 90 110 130\nAvg min max°C%\nTable 61. LSI oscillator characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfLSI LSI FrequencyVDD = 3.0 V, TA = 30 °C 31.04 - 32.96\nkHz\nVDD = 1.62 to 3.6 V, TA = -40 to 125 °C 29.5 - 34\ntSU(LSI)(2) LSI oscillator start-\nup time-- 8 0 1 3 0 μ s\ntSTAB(LSI)(2)LSI oscillator \nstabilization time 5% of final frequency - 125 180 μs\nIDD(LSI)(2) LSI oscillator power \nconsumption-- 1 1 0 1 8 0 n A\n1. Guaranteed by characterization results.\n2. Guaranteed by design.\nElectrical characteristics STM32L433xx\n142/227 DS11449 Rev 66.3.9 PLL characteristics\nThe parameters given in Table  62 are derived from tests performed under temperature and \nVDD supply voltage conditions summarized in Table  22: General operating conditions .\n          Table 62. PLL, PLLSAI1 characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfPLL_INPLL input clock(2)-4 - 1 6 M H z\nPLL input clock duty cycle - 45 - 55 %\nfPLL_P_OUT PLL multiplier output clock PVoltage scaling Range 1 3.0968 - 80\nMHz\nVoltage scaling Range 2 3.0968 - 26\nfPLL_Q_OUT PLL multiplier output clock QVoltage scaling Range 1 12 - 80\nMHz\nVoltage scaling Range 2 12 - 26\nfPLL_R_OUT PLL multiplier output clock RVoltage scaling Range 1 12 - 80\nMHz\nVoltage scaling Range 2 12 - 26\nfVCO_OUT PLL VCO outputVoltage scaling Range 1 96 - 344\nMHz\nVoltage scaling Range 2 96 - 128\ntLOCK PLL lock time - - 15 40 μs\nJitterRMS cycle-to-cycle jitter\nSystem clock 80 MHz-4 0 -\n±ps\nRMS period jitter - 30 -\nIDD(PLL)PLL power consumption on \nVDD(1)VCO freq = 96 MHz - 200 260\nμA VCO freq = 192 MHz - 300 380\nVCO freq = 344 MHz - 520 650\n1. Guaranteed by design.\n2. Take care of using the appropriate division factor M to obtai n the specified PLL input clock v alues. The M factor is shared \nbetween the 2 PLLs.\nDS11449 Rev 6 143/227STM32L433xx Electrical characteristics\n1946.3.10 Flash memory characteristics\n          \n          Table 63. Flash memory characteristics(1) \n1. Guaranteed by design.Symbol Parameter  Conditions Typ Max Unit\ntprog 64-bit programming time - 81.69 90.76 µs\ntprog_rowone row (32 double \nword) programming timenormal programming 2.61 2.90\nmsfast programming 1.91 2.12\ntprog_pageone page (2 Kbyte) \nprogramming timenormal programming 20.91 23.24\nfast programming 15.29 16.98\ntERASE Page (2 KB) erase time - 22.02 24.47\ntprog_bankone bank (512 Kbyte) \nprogramming timenormal programming 5.35 5.95\ns\nfast programming 3.91 4.35\ntMEMass erase time  \n(one or two banks)- 22.13 24.59 ms\nIDDAverage consumption \nfrom VDDWrite mode 3.4 -\nmAErase mode 3.4 -\nMaximum current (peak)Write mode 7 (for 2 μs) -\nErase mode 7 (for 41 μs) -\nTable 64. Flash memory endur ance and data retention \nSymbol Parameter  Conditions Min(1)\n1. Guaranteed by characterization results.Unit\nNEND Endurance TA = –40 to +1 05 °C 10 kcycles\ntRET Data retention1 kcycle(2) at TA = 85 °C\n2. Cycling performed over the whole temperature range.30\nYears1 kcycle(2) at TA = 105 °C 15\n1 kcycle(2) at TA = 125 °C 7\n10 kcycles(2) at TA = 55 °C 30\n10 kcycles(2) at TA = 85 °C 15\n10 kcycles(2) at TA = 105 °C 10\nElectrical characteristics STM32L433xx\n144/227 DS11449 Rev 66.3.11 EMC characteristics\nSusceptibility tests ar e performed on a sam ple basis during dev ice characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is e xecuted on the device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic events until a fa ilure occurs. The failure is \nindicated by the LEDs:\n• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with th e IEC 61000-4-2 standard.\n• FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and \nVSS through a 100 pF capacitor, unt il a functional di sturbance occ urs. This test is \ncompliant with the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. \nThe test results are given in Table  65. They are based on the EMS levels and classes \ndefined in application note AN1709.\n          \nDesigning hardened software to avoid noise problems\nEMC characterization and optimiz ation are performed at componen t level with a typical \napplication environment and simp lified MCU software. It should be noted that good EMC \nperformance is highly dependent on the user  application and the  software in particular.\nTherefore it is recommended that t he user applies EMC software optimization and \nprequalification tests in relati on with the EMC level requested  for his application.\nSoftware recommendations\nThe software flowchart must inc lude the management of runaway c onditions such as:\n• Corrupted program counter\n• Unexpected reset\n• Critical Data corruption (control registers...)Table 65. EMS characteristics \nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin \nto induce a functional disturbanceVDD = 3.3 V, TA = +25 °C,  \nfHCLK  = 80 MHz,  \nconforming to IEC 61000-4-23B\nVEFTBFast transient volta ge burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD = 3.3 V, TA = +25 °C,  \nfHCLK  = 80 MHz,  \nconforming to IEC 61000-4-45A\nDS11449 Rev 6 145/227STM32L433xx Electrical characteristics\n194Prequalification trials\nMost of the common failures (unex pected reset and program count er corruption) can be \nreproduced by manually forcing a low state on the NRST pin or t he Oscillator pins for 1 \nsecond.\nTo complete these trials, ESD stress can be applied directly on  the device, over the range of \nspecification values. When unexp ected behavior is detected, the  software can be hardened \nto prevent unrecoverable errors occurring (see application note  AN1015).\nElectromagnetic Interference (EMI)\nThe electromagnetic field emitte d by the device are monitored w hile a simple ap plication is \nexecuted (toggling 2 LEDs through the I/O ports). This emission  test is compliant with \nIEC 61967-2 standard which specifies  the test board and the pin loa ding.\n          \n6.3.12 Electrical sensi tivity characteristics\nBased on three different tests (ESD, LU) using specific measure ment methods, the device is \nstressed in order to determine i ts performance in terms of elec trical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a posit ive then a negative pulse sepa rated by 1 second) are \napplied to the pins o f each sample according to each pin combin ation. The sample size \ndepends on the number of supply p ins in the devic e (3 parts × ( n+1) supply pins). This test \nconforms to the ANSI/JEDEC standard.\n           Table 66. EMI characteristics \nSymbol Parameter ConditionsMonitored\nfrequency bandMax vs. \n[fHSE/fHCLK ]Unit\n8  MHz/ 80 MHz\nSEMI Peak levelVDD = 3.6 V, TA = 25 °C,  \nLQFP100 package  \ncompliant with IEC \n61967-20.1 MHz to 30 MHz -8\ndBµV30 MHz to 130 MHz 2\n130 MHz to 1 GHz 51 GHz to 2 GHz 8\nEMI Level 2.5 -\nTable 67. ESD absolute maximum ratings \nSymbol Ratings Conditions ClassMaximum \nvalue(1)\n1. Guaranteed by characterization results.Unit\nVESD(HBM)Electrostatic discharge \nvoltage (human body model)TA = +25 °C, conforming \nto ANSI/ESDA/JEDEC \nJS-0012 2000\nV\nVESD(CDM)Electrostatic discharge \nvoltage (charge device \nmodel)TA = +25 °C,  \nconforming to ANSI/ESD \nSTM5.3.1C3 250\nElectrical characteristics STM32L433xx\n146/227 DS11449 Rev 6Static latch-up\nTwo complementary static tests a re required on six parts to ass ess the latch-up \nperformance: \n• A supply overvoltage is applie d to each powe r supply pin.\n• A current injection is  applied to each inpu t, output and config urable I/O pin.\nThese tests are compliant with EI A/JESD 78A IC latch-up standar d.\n          \n6.3.13 I/O current inj ection characteristics\nAs a general rule, current injec tion to the I/O pins, due to ex ternal voltage below VSS or \nabove VDDIOx  (for standard, 3.3 V-capable I/ O pins) should be avoided durin g normal \nproduct operation. However, in order to give an indication of t he robustness of the \nmicrocontroller in cases when ab normal injection accidentally h appens, susceptibility tests \nare performed on a sample basis during device characterization.\nFunctional susceptibility to I/O current injection\nWhile a simple application is exe cuted on the device, the devic e is stressed by injecting \ncurrent into the I/O pins progr ammed in floating input mode. Wh ile current is injected into \nthe I/O pin, one at a time, the  device is check ed for functiona l failures. \nThe failure is indicated by an out of range parameter: ADC erro r above a certain limit (higher \nthan 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out \nof the -5  µA/+0  µA range) or other f unctional failure (for example reset occurr ence or \noscillator freque ncy deviation).\nThe characterization results are given in Table  69.\nNegative induced leakage current is caused by negative injectio n and positive induced \nleakage current is caused  by positive injection.\n          Table 68. Electrica l sensitivities \nSymbol Parameter Conditions Class\nLU Static latch-up class TA = +105 °C conforming to JESD78A II\nTable 69. I/O current inj ection susceptibility(1) \n1. Guaranteed by characterization results.Symbol DescriptionFunctional \nsusceptibility\nUnit\nNegative \ninjectionPositive \ninjection\nIINJInjected current on all pins except PA4, PA5, PE8, PE9, \nPE10, PE11, PE12-5 N/A(2)\n2. Injection is not possible.mAInjected current on PE8, PE9, PE10, PE11, PE12 -0 N/A(2)\nInjected current o n PA4, PA5 pins -5 0\nDS11449 Rev 6 147/227STM32L433xx Electrical characteristics\n1946.3.14 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified , the parameters given in Table  70 are derived from tests \nperformed under the conditions summarized in Table  22: General operating conditions . All \nI/Os are designed as CMOS- and TTL-compliant.\nNote: For information on GPIO co nfiguration, refer to the app lication note AN4899 “STM32 GPIO \nconfiguration for hardware settings and low-power consumption” available from the ST website www.st.com .\n          Table 70. I/O static  characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVIL(1)I/O input low level \nvoltage1.62 V<VDDIOx <3.6 V - - 0.3xVDDIOx (2)\nVI/O input low level \nvoltage1.62 V<VDDIOx <3.6 V - - 0.39xVDDIOx -0.06 (3)\nI/O input low level \nvoltage1.08 V<VDDIOx <1.62 V - - 0.43xVDDIOx -0.1 (3)\nVIH(1)I/O input high level \nvoltage1.62 V<VDDIOx <3.6 V 0.7xVDDIOx (2)--\nVI/O input high level \nvoltage1.62 V<VDDIOx <3.6 V 0.49xVDDIOX +0.26 (3)--\nI/O input high level \nvoltage1.08 V<VDDIOx <1.62 V 0.61xVDDIOX +0.05 (3)--\nVhys(3)TT_xx, FT_xxx and \nNRST I/O input \nhysteresis1.62 V<VDDIOx <3.6 V - 200 - mV\nIlkg(4)FT_xx input leakage \ncurrent(3)(5)VIN ≤ \nMax(VDDXXX )(6)(7) -- ± 1 0 0\nnAMax(VDDXXX ) ≤ VIN ≤ \nMax(VDDXXX )+1 V(6)(7) - - 650\nMax(VDDXXX )+1 V < \nVIN ≤ 5.5 V(6)(7) - - 200\nFT_u and PC3 I/OsVIN ≤ \nMax(VDDXXX )(6)(7) -- ± 1 5 0\nMax(VDDXXX ) ≤ VIN ≤ \nMax(VDDXXX )+1 V(6)(7) - - 2500(3)\nMax(VDDXXX )+1 V < \nVIN ≤ 5.5 V(6)(7) - - 250\nTT_xx input leakage \ncurrentVIN ≤ Max(VDDXXX )(6)-- ± 1 5 0\nMax(VDDXXX ) ≤ VIN < \n3.6 V(6) - - 2000(3)\nRPUWeak pull-up \nequivalent resistor (8)VIN = VSS 25 40 55 kΩ\nElectrical characteristics STM32L433xx\n148/227 DS11449 Rev 6All I/Os are CMOS- and TTL-comp liant (no software configuration  required). Their \ncharacteristics cove r more than the strict CMOS-technology or T TL parameters. The \ncoverage of these requirements is shown in Figure  28 for standard I/Os, and in Figure  28 for \n5 V tolerant I/Os.\nFigure 28. I/O input characteristics\nOutput driving current\nThe GPIOs (general purpose input/ outputs) can sink or source up  to ±8  mA, and sink or \nsource up to ± 20  mA (with a relaxed VOL/VOH).RPDWeak pull-down \nequivalent resistor(8)VIN = VDDIOx 25 40 55 kΩ\nCIO I/O pin capacitance - - 5 - pF\n1. Refer to Figure 28: I/O input characteristics .\n2. Tested in production.3. Guaranteed by design.4. This value represents the pad  leakage of the IO itself. The t otal product pad leakage is provided by this formula:  \nI\nTotal_Ileak_max = 10 µA + [number of IOs where VIN is applied on the pad] ₓ Ilkg(Max).\n5. All FT_xx GPIOs except FT_u and PC3 I/Os.6. Max(V\nDDXXX ) is the maximum value of all the I/O supplies.\n7. To sustain a voltage higher than Min(VDD, VDDA, VDDUSB , VLCD) +0.3 V, the internal Pull-up and Pull-Down resistors must \nbe disabled.\n8. Pull-up and pull-down resistor s are designed with a true resi stance in series with a s witchable PMOS/NMOS. This \nPMOS/NMOS contribution to the seri es resistance is minimal (~10 % order).Table 70. I/O static characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nMSv37613V1\nTested in production CMOS requirement Vih min = 0.7xVDDIOx\nBased on simulation Vih min = 0.61xVDDIOx+0.05 for 1.08<VDDIOx<1.62 or 0.49xVDDIOx+0.26 for VDDIOx>1.62\nBased on simulation Vil max =0.43xVDDIOx-0.1 for 1.08<VDDIOx<1.62 or  0.39xVDDIOx-0.06 for VDDIOx>1.62\nTested in production CMOS requirement Vil max = 0.3xVddTTL requirement Vih min = 2V\nTTL requirement Vil max = 0.8V\nDS11449 Rev 6 149/227STM32L433xx Electrical characteristics\n194GPIOs PC13, PC14 and PC15 are sup plied through the power switch , limiting source \ncapability up to 3  mA only.\nIn the user application, the numb er of I/O pins which can drive  current must be limited to \nrespect the absolute maximum rating specified in Section  6.2:\n• The sum of the currents so urced by all the I/Os on VDDIOx, plus the maximum \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \nΣIVDD (see Table 19: Voltage characteristics ).\n• The sum of the currents sunk by all the I/Os on VSS, plus the maximum consumption of \nthe MCU sunk on VSS, cannot exceed the absol ute maximum rating ΣIVSS (see \nTable 19: Voltage characteristics ). \nOutput voltage levels\nUnless otherwise specif ied, the parameters given in the table b elow are deriv ed from tests \nperformed under the ambient temp erature and supply voltage cond itions summarized in \nTable  22: General operating conditions . All I/Os are CMOS- and TTL-compliant (FT OR TT \nunless otherwise specified).\n          Table 71. Output vol tage characteristics(1) \nSymbol Parameter Conditions Min Max Unit\nVOL Output low level voltage  for an I/O pin CMOS port(2)  \n|IIO| = 8 mA(3) \nVDDIOx  ≥ 2.7 V-0 . 4\nVVOH Output high level volt age for an I/O pin VDDIOx -0.4 -\nVOL(4)Output low level voltage for an I/O pin TTL port(2)  \n|IIO| = 8 mA(5) \nVDDIOx  ≥ 2.7 V-0 . 4\nVOH(4)Output high level volt age for an I/O pin 2.4 -\nVOL(4)Output low level voltage for an I/O pin PC13, PC14 and PC15 \n|IIO| = 3 mA  \nVDDIOx  ≥ 2.7 V-0 . 0 7\nVOH(4)Output high level volt age for an I/O pin VDDIOx -0.35 -\nVOL(4)Output low level vol tage for an I/O pin|IIO| = 20 mA(5) \nVDDIOx  ≥ 2.7 V-1 . 3\nVOH(4)Output high level volt age for an I/O pin VDDIOx -1.3 -\nVOL(4)Output low level vol tage for an I/O pin|IIO| = 4 mA(3) \nVDDIOx  ≥ 1.62 V-0 . 4 5\nVOH(4)Output high level volt age for an I/O pin VDDIOx -0.45 -\nVOL(4)Output low level vol tage for an I/O pin|IIO| = 2 mA  \n1.62 V ≥ VDDIOx  ≥ 1.08 V- 0.35ₓVDDIOx\nVOH(4)Output high level voltage for an I/O pin 0.65ₓVDDIOx -\nVOLFM+(4)Output low level voltage for an FT I/O \npin in FM+ mode (FT I/O with "f" option)|I\nIO| = 20 mA  \nVDDIOx  ≥ 2.7 V-0 . 4\n|IIO| = 10 mA  \nVDDIOx  ≥ 1.62 V-0 . 4\n|IIO| = 2 mA  \n1.62 V ≥ VDDIOx  ≥ 1.08 V-0 . 4\n1. The IIO current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 19: \nVoltage characteristics , and the sum of the currents sourced or sunk by all the I/Os (I/O ports and con trol pins) must always \nrespect the absolute maximum ratings ΣIIO.\n2. TTL and CMOS outputs are compatible with JEDEC standards JESD 36 and JESD52.\n3. PC13, PC14 and PC15 are tested/characterized at their maximum  current of 3 mA.\n4. Guaranteed by design.\nElectrical characteristics STM32L433xx\n150/227 DS11449 Rev 6Input/output AC characteristics\nThe definition and values of inp ut/output AC cha racteristics ar e given in Figure  29 and \nTable  72, respectively.\nUnless otherwise specif ied, the parameters given are derived fr om tests performed under \nthe ambient temperature and supp ly voltage conditions summarize d in Table  22: General \noperating conditions .\n          5. Not applicable to PC13, PC14 and PC15.\nTable 72. I/O AC characteristics(1)(2) \nSpeed Symbol Parameter Conditions Min Max Unit\n00Fmax Maximum frequencyC=50 pF, 2.7 V≤VDDIOx ≤3.6 V - 5\nMHzC=50 pF, 1.62 V≤VDDIOx ≤2.7 V - 1\nC=50 pF, 1.08 V≤VDDIOx ≤1.62 V - 0.1\nC=10 pF, 2.7 V≤VDDIOx ≤3.6 V - 10\nC=10 pF, 1.62 V≤VDDIOx ≤2.7 V - 1.5\nC=10 pF, 1.08 V≤VDDIOx ≤1.62 V - 0.1\nTr/Tf Output rise and fall timeC=50 pF, 2.7 V≤VDDIOx ≤3.6 V - 25\nnsC=50 pF, 1.62 V≤VDDIOx ≤2.7 V - 52\nC=50 pF, 1.08 V≤VDDIOx ≤1.62 V - 140\nC=10 pF, 2.7 V≤VDDIOx ≤3.6 V - 17\nC=10 pF, 1.62 V≤VDDIOx ≤2.7 V - 37\nC=10 pF, 1.08 V≤VDDIOx ≤1.62 V - 110\n01Fmax Maximum frequencyC=50 pF, 2.7 V≤VDDIOx ≤3.6 V - 25\nMHzC=50 pF, 1.62 V≤VDDIOx ≤2.7 V - 10\nC=50 pF, 1.08 V≤VDDIOx ≤1.62 V - 1\nC=10 pF, 2.7 V≤VDDIOx ≤3.6 V - 50\nC=10 pF, 1.62 V≤VDDIOx ≤2.7 V - 15\nC=10 pF, 1.08 V≤VDDIOx ≤1.62 V - 1\nTr/Tf Output rise and fall timeC=50 pF, 2.7 V≤VDDIOx ≤3.6 V - 9\nnsC=50 pF, 1.62 V≤VDDIOx ≤2.7 V - 16\nC=50 pF, 1.08 V≤VDDIOx ≤1.62 V - 40\nC=10 pF, 2.7 V≤VDDIOx ≤3.6 V - 4.5\nC=10 pF, 1.62 V≤VDDIOx ≤2.7 V - 9\nC=10 pF, 1.08 V≤VDDIOx ≤1.62 V - 21\nDS11449 Rev 6 151/227STM32L433xx Electrical characteristics\n19410Fmax Maximum frequencyC=50 pF, 2.7 V≤VDDIOx ≤3.6 V - 50\nMHzC=50 pF, 1.62 V≤VDDIOx ≤2.7 V - 25\nC=50 pF, 1.08 V≤VDDIOx ≤1.62 V - 5\nC=10 pF, 2.7 V≤VDDIOx ≤3.6 V - 100(3)\nC=10 pF, 1.62 V≤VDDIOx ≤2.7 V - 37.5\nC=10 pF, 1.08 V≤VDDIOx ≤1.62 V - 5\nTr/Tf Output rise and fall timeC=50 pF, 2.7 V≤VDDIOx ≤3.6 V - 5.8\nnsC=50 pF, 1.62 V≤VDDIOx ≤2.7 V - 11\nC=50 pF, 1.08 V≤VDDIOx ≤1.62 V - 28\nC=10 pF, 2.7 V≤VDDIOx ≤3.6 V - 2.5\nC=10 pF, 1.62 V≤VDDIOx ≤2.7 V - 5\nC=10 pF, 1.08 V≤VDDIOx ≤1.62 V - 12\n11Fmax Maximum frequencyC=30 pF, 2.7 V≤VDDIOx ≤3.6 V - 120(3)\nMHzC=30 pF, 1.62 V≤VDDIOx ≤2.7 V - 50\nC=30 pF, 1.08 V≤VDDIOx ≤1.62 V - 10\nC=10 pF, 2.7 V≤VDDIOx ≤3.6 V - 180(3)\nC=10 pF, 1.62 V≤VDDIOx ≤2.7 V - 75\nC=10 pF, 1.08 V≤VDDIOx ≤1.62 V - 10\nTr/Tf Output rise and fall timeC=30 pF, 2.7 V≤VDDIOx ≤3.6 V - 3.3\nns C=30 pF, 1.62 V≤VDDIOx ≤2.7 V - 6\nC=30 pF, 1.08 V≤VDDIOx ≤1.62 V - 16\nFm+Fmax Maximum frequency\nC=50 pF, 1.6 V≤VDDIOx ≤3.6 V-1 M H z\nTf Output fall time(4)-5 n s\n1. The I/O speed is configured using the OSPEEDRy[1:0] bits. The  Fm+ mode is configured in the SYSCFG_CFGR1 register. \nRefer to the RM0394 reference manual for a description of GPIO Port configuration register.\n2. Guaranteed by design.\n3. This value represents the I/O  capability but the maximum syst em frequency is limited to 80 MHz.\n4. The fall time is defined between 70% and 30% of the output wa veform accordingly to I2C specification.Table 72. I/O AC characteristics(1)(2) (continued)\nSpeed Symbol Parameter Conditions Min Max Unit\nElectrical characteristics STM32L433xx\n152/227 DS11449 Rev 6Figure 29. I/O AC charac teristics definition(1)\n1. Refer to Table 72: I/O AC characteristics .\n6.3.15 NRST pin characteristics\nThe NRST pin input driver uses th e CMOS technology. It is conne cted to a permanent pull-\nup resistor, RPU.\nUnless otherwise specif ied, the parameters given in the table b elow are deriv ed from tests \nperformed under the ambient temp erature and supply voltage cond itions summarized in \nTable  22: General operating conditions .\n          MS32132V2T10%50%90% 10%\n50%\n90%\nMaximum frequency is achieved if (t  + t  (≤ 2/3)T and if the duty cycle is (45-55%)\nwhen loaded by the specified capacitance.rfr(IO)outtf(IO)outt\nTable 73. NRST pin characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVIL(NRST)NRST input low level \nvoltage-- - 0 . 3 ₓ VDDIOx\nV\nVIH(NRST)NRST input high level \nvoltage-0 . 7 ₓ VDDIOx --\nVhys(NRST)NRST Schmitt trigger \nvoltage hysteresis -- 2 0 0 - m V\nRPUWeak pull-up \nequivalent resistor(2) VIN = VSS 25 40 55 kΩ\nVF(NRST) NRST input filtered \npulse-- - 7 0 n s\nVNF(NRST)NRST input not filtered \npulse1.71 V ≤ VDD ≤ 3.6 V 350 - - ns\n1.  Guaranteed by design.\n2. The pull-up is designed with a  true resistance in series with  a switchable PMOS. This PMO S contribution to the series \nresistance is minimal (~10% order) .\nDS11449 Rev 6 153/227STM32L433xx Electrical characteristics\n194Figure 30. Recommended NRST pin protection \n1. The reset network protects t he device against parasitic reset s.\n2. The user must ensure that the level on the NRST pin can go be low the VIL(NRST)  max level specified in \nTable 73: NRST pin characteristics . Otherwise the reset will not be taken into account by the dev ice.\n3. The external capacitor on NRS T must be placed as close as pos sible to the device.\n6.3.16 Extended interrupt and e vent controller input (EXTI) cha racteristics \nThe pulse on the interrupt input  must have a minimal length in order to guarantee that it is \ndetected by the event controller.\n          \n6.3.17 Analog switches booster\n          MS19878V3RPUVDD\nInternal resetExternal\nreset circuit(1)\nNRST(2)\nFilter\n0.1 μF\nTable 74. EXTI Input Characteristics(1)\n1. Guaranteed by design.Symbol Parameter Conditions Min Typ Max Unit\nPLECPulse length to event \ncontroller-2 0 - - n s\nTable 75. Analog switches booster characteristics(1) \n1. Guaranteed by design.Symbol Parameter Min Typ Max Unit\nVDD Supply voltage 1.62 - 3.6 V\ntSU(BOOST) Booster startup time - - 240 µs\nIDD(BOOST)Booster consumption for\n1.62 V  ≤ VDD ≤ 2.0 V-- 2 5 0\nµABooster consumption for\n2.0 V  ≤ VDD ≤ 2.7 V-- 5 0 0\nBooster consumption for\n2.7 V  ≤ VDD ≤ 3.6 V-- 9 0 0\nElectrical characteristics STM32L433xx\n154/227 DS11449 Rev 66.3.18 Analog-to-Digita l converter characteristics\nUnless otherwise specified, the parameters given in Table  76 are preliminary values derived \nfrom tests performed under ambient temperature, fPCLK frequency and VDDA supply voltage \nconditions summarized in Table  22: General operating conditions .\nNote: It is recommended to perform a calibration after each power-up.\n          Table 76. ADC characteristics(1) (2) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDA Analog supply voltage - 1.62 - 3.6 V\nVREF+ Positive reference voltageVDDA ≥ 2 V 2 - VDDA V\nVDDA < 2 V VDDA V\nVREF-Negative reference \nvoltage-VSSA V\nfADC ADC clock frequencyRange 1 0.14 - 80\nMHz\nRange 2 0.14 - 26\nfsSampling rate for FAST \nchannelsResolution = 12 bits - - 5.33\nMspsResolution = 10 bits - - 6.15\nResolution = 8 bits - - 7.27\nResolution = 6 bits - - 8.88\nSampling rate for SLOW \nchannelsResolution = 12 bits - - 4.21\nResolution = 10 bits - - 4.71\nResolution = 8 bits - - 5.33Resolution = 6 bits - - 6.15\nf\nTRIG External trigger frequencyfADC = 80 MHz  \nResolution = 12 bits- - 5.33 MHz\nResolution = 12 bits - - 15 1/fADC\nVCMIN Input common mode Differential mode(VREF++\nVREF-)/2 \n- 0.18(VREF++\nVREF-)/2 (VREF++\nVREF-)/2 \n+ 0.18V\nVAIN (3) Conversion voltage \nrange(2)-0 - VREF+ V\nRAIN External input impedance - - - 50 kΩ\nCADCInternal sample and hold \ncapacitor-- 5 - p F\ntSTAB Power-up time - 1conversion \ncycle\ntCAL Calibration timefADC = 80 MHz 1.45 µs\n-1 1 6 1 / fADC\nDS11449 Rev 6 155/227STM32L433xx Electrical characteristics\n194The maximum value of RAIN can be found in Table  77: Maximum ADC RAIN .\n          tLATRTrigger conversion \nlatency Regular and \ninjected channels without conversion abortCKMODE = 00 1.5 2 2.5\n1/f\nADCCKMODE = 01 - - 2.0\nCKMODE = 10 - - 2.25CKMODE = 11 - - 2.125\nt\nLATRINJTrigger conversion \nlatency Injected channels aborting a regular \nconversion CKMODE = 00 2.5 3 3.5\n1/f\nADCCKMODE = 01 - - 3.0\nCKMODE = 10 - - 3.25\nCKMODE = 11 - - 3.125\nts Sampling timefADC = 80 MHz 0.03125 - 8.00625 µs\n- 2.5 - 640.5 1/fADC\ntADCVREG_STUPADC voltage regulator \nstart-up time-- - 2 0 µs\ntCONVTotal conversion time  \n(including sampling time)fADC = 80 MHz  \nResolution = 12 bits0.1875 - 8.1625 µs\nResolution = 12 bitsts + 12.5 cycles for \nsuccessive approximation\n= 15 to 6531/fADC\nIDDA(ADC)ADC consumption from \nthe VDDA supplyfs = 5 Msps - 730 830\nµA fs = 1 Msps - 160 220\nfs = 10 ksps - 16 50\nIDDV_S (ADC)ADC consumption from \nthe VREF+ single ended \nmodefs = 5 Msps - 130 160\nµA fs = 1 Msps - 30 40\nfs = 10 ksps - 0.6 2\nIDDV_D (ADC)ADC consumption from \nthe VREF+ differential \nmodefs = 5 Msps - 260 310\nµA fs = 1 Msps - 60 70\nfs = 10 ksps - 1.3 3\n1. Guaranteed by design\n2. The I/O analog switch voltage booster is enable when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4V). It is disable when VDDA ≥ 2.4 V.\n3.VREF+  can be internally connected to VDDA and VREF- can be internally connected to VSSA, depending on the package.  \nRefer to Section 4: Pinouts and pin description  for further details.Table 76. ADC characteristics(1) (2) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32L433xx\n156/227 DS11449 Rev 6Table 77. Maximum ADC RAIN(1)(2) \nResolutionSampling cycle \n@80 MHzSampling time [ns] \n@80 MHzRAIN max (Ω)\nFast channels(3) Slow channels(4)\n12 bits2.5 31.25 100 N/A\n6.5 81.25 330 100\n12.5 156.25 680 47024.5 306.25 1500 1200\n47.5 593.75 2200 1800\n92.5 1156.25 4700 3900\n247.5 3093.75 12000 10000\n640.5 8006.75 39000 33000\n10 bits2.5 31.25 120 N/A\n6.5 81.25 390 180\n12.5 156.25 820 56024.5 306.25 1500 1200\n47.5 593.75 2200 1800\n92.5 1156.25 5600 4700\n247.5 3093.75 12000 10000\n640.5 8006.75 47000 39000\n8 bits2.5 31.25 180 N/A\n6.5 81.25 470 270\n12.5 156.25 1000 680\n24.5 306.25 1800 150047.5 593.75 2700 2200\n92.5 1156.25 6800 5600\n247.5 3093.75 15000 12000640.5 8006.75 50000 50000\n6 bits2.5 31.25 220 N/A\n6.5 81.25 560 330\n12.5 156.25 1200 1000\n24.5 306.25 2700 2200\n47.5 593.75 3900 330092.5 1156.25 8200 6800\n247.5 3093.75 18000 15000\n640.5 8006.75 50000 50000\n1. Guaranteed by design.\nDS11449 Rev 6 157/227STM32L433xx Electrical characteristics\n1942. The I/O analog switch voltage booster is enable when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4V). It is disable when VDDA ≥ 2.4 V.\n3. Fast channels are: PC0, PC1, PC2, PC3, PA0, PA1.4. Slow channels are: all ADC i nputs except the fast channels.\nElectrical characteristics STM32L433xx\n158/227 DS11449 Rev 6          Table 78. ADC accuracy - limited test conditions 1(1)(2)(3) \nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nETTotal \nunadjusted error\nADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\nV\nDDA = VREF+ = 3 V,\nTA = 25 °CSingle \nendedFast channel (max speed) - 4 5\nLSBSlow channel (max speed) - 4 5\nDifferentialFast channel (max speed) - 3.5 4.5\nSlow channel (max speed) - 3.5 4.5\nEOOffset \nerrorSingle \nendedFast channel (max speed) - 1 2.5\nSlow channel (max speed) - 1 2.5\nDifferentialFast channel (max speed) - 1.5 2.5\nSlow channel (max speed) - 1.5 2.5\nEG Gain errorSingle \nendedFast channel (max speed) - 2.5 4.5\nSlow channel (max speed) - 2.5 4.5\nDifferentialFast channel (max speed) - 2.5 3.5\nSlow channel (max speed) - 2.5 3.5\nEDDifferential \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1 1.5\nSlow channel (max speed) - 1 1.5\nDifferentialFast channel (max speed) - 1 1.2\nSlow channel (max speed) - 1 1.2\nELIntegral \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1.5 2.5\nSlow channel (max speed) - 1.5 2.5\nDifferentialFast channel (max speed) - 1 2\nSlow channel (max speed) - 1 2\nENOBEffective \nnumber of bitsSingle \nendedFast channel (max speed) 10.4 10.5 -\nbitsSlow channel (max speed) 10.4 10.5 -\nDifferentialFast channel (max speed) 10.8 10.9 -\nSlow channel (max speed) 10.8 10.9 -\nSINADSignal-to-\nnoise and \ndistortion ratioSingle \nendedFast channel (max speed) 64.4 65 -\ndBSlow channel (max speed) 64.4 65 -\nDifferentialFast channel (max speed) 66.8 67.4 -\nSlow channel (max speed) 66.8 67.4 -\nSNRSignal-to-\nnoise ratioSingle \nendedFast channel (max speed) 65 66 -\nSlow channel (max speed) 65 66 -\nDifferentialFast channel (max speed) 67 68 -\nSlow channel (max speed) 67 68 -\nDS11449 Rev 6 159/227STM32L433xx Electrical characteristics\n194THDTotal \nharmonic \ndistortionADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,V\nDDA = VREF+ = 3 V,\nTA = 25 °CSingle \nendedFast channel (max speed) - -74 -73\ndBSlow channel (max speed) - -74 -73\nDifferentialFast channel (max speed) - -79 -76\nSlow channel (max speed) - -79 -76\n1. Guaranteed by design.\n2. ADC DC accuracy values are meas ured after internal calibratio n.\n3. ADC accuracy vs. negative Injection Current: Injecting negati ve current on any analog input pins should be avoided as this \nsignificantly reduces the accuracy  of the conversion being perf ormed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins which may potenti ally inject negative current.\n4. The I/O analog switch voltage booster is enable when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4 V). It is disable when VDDA ≥ 2.4 V. No oversampling.Table 78. ADC accuracy - limited test conditions 1(1)(2)(3) (continued)\nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nElectrical characteristics STM32L433xx\n160/227 DS11449 Rev 6          Table 79. ADC accuracy - limited test conditions 2(1)(2)(3) \nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nETTotal \nunadjusted error\nADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\n2 V ≤ V\nDDASingle \nendedFast channel (max speed) - 4 6.5\nLSBSlow channel (max speed) - 4 6.5\nDifferentialFast channel (max speed) - 3.5 5.5\nSlow channel (max speed) - 3.5 5.5\nEOOffset \nerrorSingle \nendedFast channel (max speed) - 1 4.5\nSlow channel (max speed) - 1 5\nDifferentialFast channel (max speed) - 1.5 3\nSlow channel (max speed) - 1.5 3\nEG Gain errorSingle \nendedFast channel (max speed) - 2.5 6\nSlow channel (max speed) - 2.5 6\nDifferentialFast channel (max speed) - 2.5 3.5\nSlow channel (max speed) - 2.5 3.5\nEDDifferential \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1 1.5\nSlow channel (max speed) - 1 1.5\nDifferentialFast channel (max speed) - 1 1.2\nSlow channel (max speed) - 1 1.2\nELIntegral \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1.5 3.5\nSlow channel (max speed) - 1.5 3.5\nDifferentialFast channel (max speed) - 1 3\nSlow channel (max speed) - 1 2.5\nENOBEffective \nnumber of bitsSingle \nendedFast channel (max speed) 10 10.5 -\nbitsSlow channel (max speed) 10 10.5 -\nDifferentialFast channel (max speed) 10.7 10.9 -\nSlow channel (max speed) 10.7 10.9 -\nSINADSignal-to-\nnoise and \ndistortion ratioSingle \nendedFast channel (max speed) 62 65 -\ndBSlow channel (max speed) 62 65 -\nDifferentialFast channel (max speed) 66 67.4 -\nSlow channel (max speed) 66 67.4 -\nSNRSignal-to-\nnoise ratioSingle \nendedFast channel (max speed) 64 66 -\nSlow channel (max speed) 64 66 -\nDifferentialFast channel (max speed) 66.5 68 -\nSlow channel (max speed) 66.5 68 -\nDS11449 Rev 6 161/227STM32L433xx Electrical characteristics\n194THDTotal \nharmonic \ndistortionADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\n2 V ≤ VDDASingle \nendedFast channel (max speed) - -74 -65\ndBSlow channel (max speed) - -74 -67\nDifferentialFast channel (max speed) - -79 -70\nSlow channel (max speed) - -79 -71\n1. Guaranteed by design.\n2. ADC DC accuracy values are meas ured after internal calibratio n.\n3. ADC accuracy vs. negative Injection Current: Injecting negati ve current on any analog input pins should be avoided as this \nsignificantly reduces the accuracy  of the conversion being perf ormed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins which may potenti ally inject negative current.\n4. The I/O analog switch voltage booster is enable when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4 V). It is disable when VDDA ≥ 2.4 V. No oversampling.Table 79. ADC accuracy - limited test conditions 2(1)(2)(3) (continued)\nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nElectrical characteristics STM32L433xx\n162/227 DS11449 Rev 6          Table 80. ADC accuracy - limited test conditions 3(1)(2)(3) \nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nETTotal \nunadjusted error\nADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\n1.65 V ≤ V\nDDA = VREF+ ≤ \n3.6 V,\nVoltage scaling Range 1Single \nendedFast channel (max speed) - 5.5 7.5\nLSBSlow channel (max speed) - 4.5 6.5\nDifferentialFast channel (max speed) - 4.5 7.5\nSlow channel (max speed) - 4.5 5.5\nEOOffset \nerrorSingle \nendedFast channel (max speed) - 2 5\nSlow channel (max speed) - 2.5 5\nDifferentialFast channel (max speed) - 2 3.5\nSlow channel (max speed) - 2.5 3\nEG Gain errorSingle \nendedFast channel (max speed) - 4.5 7\nSlow channel (max speed) - 3.5 6\nDifferentialFast channel (max speed) - 3.5 4\nSlow channel (max speed) - 3.5 5\nEDDifferential \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1.2 1.5\nSlow channel (max speed) - 1.2 1.5\nDifferentialFast channel (max speed) - 1 1.2\nSlow channel (max speed) - 1 1.2\nELIntegral \nlinearity \nerrorSingle \nendedFast channel (max speed) - 3 3.5\nSlow channel (max speed) - 2.5 3.5\nDifferentialFast channel (max speed) - 2 2.5\nSlow channel (max speed) - 2 2.5\nENOBEffective \nnumber of bitsSingle \nendedFast channel (max speed) 10 10.4 -\nbitsSlow channel (max speed) 10 10.4 -\nDifferentialFast channel (max speed) 10.6 10.7 -\nSlow channel (max speed) 10.6 10.7 -\nSINADSignal-to-\nnoise and \ndistortion ratioSingle \nendedFast channel (max speed) 62 64 -\ndBSlow channel (max speed) 62 64 -\nDifferentialFast channel (max speed) 65 66 -\nSlow channel (max speed) 65 66 -\nSNRSignal-to-\nnoise ratioSingle \nendedFast channel (max speed) 63 65 -\nSlow channel (max speed) 63 65 -\nDifferentialFast channel (max speed) 66 67 -\nSlow channel (max speed) 66 67 -\nDS11449 Rev 6 163/227STM32L433xx Electrical characteristics\n194THDTotal \nharmonic distortionADC clock frequency ≤ \n80 MHz,\nSampling rate ≤ 5.33 Msps,\n1.65 V ≤ V\nDDA = VREF+ ≤ \n3.6 V,\nVoltage scaling Range 1Single \nendedFast channel (max speed) - -69 -67\ndBSlow channel (max speed) - -71 -67\nDifferentialFast channel (max speed) - -72 -71\nSlow channel (max speed) - -72 -71\n1. Guaranteed by design.\n2. ADC DC accuracy values are meas ured after internal calibratio n.\n3. ADC accuracy vs. negative Injection Current: Injecting negati ve current on any analog input pins should be avoided as this \nsignificantly reduces the accuracy  of the conversion being perf ormed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins which may potenti ally inject negative current.\n4. The I/O analog switch voltage booster is enable when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4 V). It is disable when VDDA ≥ 2.4 V. No oversampling.Table 80. ADC accuracy - limited test conditions 3(1)(2)(3) (continued)\nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nElectrical characteristics STM32L433xx\n164/227 DS11449 Rev 6          Table 81. ADC accuracy - limited test conditions 4(1)(2)(3) \nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nETTotal \nunadjusted error\nADC clock frequency ≤ \n26 MHz,\n1.65 V ≤ V\nDDA = VREF+ ≤ \n3.6 V,\nVoltage scaling Range 2Single \nendedFast channel (max speed) - 5 5.4\nLSBSlow channel (max speed) - 4 5\nDifferentialFast channel (max speed) - 4 5\nSlow channel (max speed) - 3.5 4.5\nEOOffset \nerrorSingle \nendedFast channel (max speed) - 2 4\nSlow channel (max speed) - 2 4\nDifferentialFast channel (max speed) - 2 3.5\nSlow channel (max speed) - 2 3.5\nEG Gain errorSingle \nendedFast channel (max speed) - 4 4.5\nSlow channel (max speed) - 4 4.5\nDifferentialFast channel (max speed) - 3 4\nSlow channel (max speed) - 3 4\nEDDifferential \nlinearity \nerrorSingle \nendedFast channel (max speed) - 1 1.5\nSlow channel (max speed) - 1 1.5\nDifferentialFast channel (max speed) - 1 1.2\nSlow channel (max speed) - 1 1.2\nELIntegral \nlinearity \nerrorSingle \nendedFast channel (max speed) - 2.5 3\nSlow channel (max speed) - 2.5 3\nDifferentialFast channel (max speed) - 2 2.5\nSlow channel (max speed) - 2 2.5\nENOBEffective \nnumber of bitsSingle \nendedFast channel (max speed) 10.2 10.5 -\nbitsSlow channel (max speed) 10.2 10.5 -\nDifferentialFast channel (max speed) 10.6 10.7 -\nSlow channel (max speed) 10.6 10.7 -\nSINADSignal-to-\nnoise and \ndistortion ratioSingle \nendedFast channel (max speed) 63 65 -\ndBSlow channel (max speed) 63 65 -\nDifferentialFast channel (max speed) 65 66 -\nSlow channel (max speed) 65 66 -\nSNRSignal-to-\nnoise ratioSingle \nendedFast channel (max speed) 64 65 -\nSlow channel (max speed) 64 65 -\nDifferentialFast channel (max speed) 66 67 -\nSlow channel (max speed) 66 67 -\nDS11449 Rev 6 165/227STM32L433xx Electrical characteristics\n194Figure 31. ADC accuracy characteristicsTHDTotal \nharmonic \ndistortionADC clock frequency ≤ \n26 MHz,\n1.65 V ≤ VDDA = VREF+ ≤ \n3.6 V,\nVoltage scaling Range 2Single \nendedFast channel (max speed) - -71 -69\ndBSlow channel (max speed) - -71 -69\nDifferentialFast channel (max speed) - -73 -72\nSlow channel (max speed) - -73 -72\n1. Guaranteed by design.\n2. ADC DC accuracy values are meas ured after internal calibratio n.\n3. ADC accuracy vs. negative Injection Current: Injecting negati ve current on any analog input pins should be avoided as this \nsignificantly reduces the accuracy  of the conversion being perf ormed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins which may potenti ally inject negative current.\n4. The I/O analog switch voltage booster is enable when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when \nVDDA < 2.4 V). It is disable when VDDA ≥ 2.4 V. No oversampling.Table 81. ADC accuracy - limited test conditions 4(1)(2)(3) (continued)\nSym-\nbolParameter Conditions(4)Min Typ Max Unit\nET = total unajusted error : maximum deviation \n    between the actual and ideal transfer curves.\nEO = offset error : maximum deviation \n    between the first actual transition and \n    the first ideal one.E\nG = gain error : deviation between the last \n     ideal transition and the last actual one.\nED = differential linearity error : maximum \n    deviation between actual steps and the ideal ones.\nEL = integral linearity error : maximum deviation \n    between any actual transition and the end point \n    correlation line.(1) Example of an actual transfer curve\n(2) The ideal transfer curve\n(3) End point correlation line4095\n4094\n4093\n7\n6\n5\n4\n3\n2\n1\n023 4 56 1 7 4093 4094 4095 4096 VDDAVSSA\nEOET\nELEG\nED\n1 LSB IDEAL(1)(3)(2)\nMS19880V2\nElectrical characteristics STM32L433xx\n166/227 DS11449 Rev 6Figure 32. Typical connecti on diagram using the ADC\n1. Refer to Table 76: ADC characteristics  for the values of RAIN and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (refer to Table 70: I/O static characteristics  for the value of the pad capacitance). A high \nCparasitic  value will downgrade conversion accuracy. To remedy this, fADC should be reduced.\n3. Refer to Table 70: I/O static characteristics  for the values of Ilkg.\nGeneral PCB design guidelines\nPower supply decoupling should be performed as shown in Figure  18: Power supply \nscheme . The 10  nF capacitor should be ceramic (good quality) and it should be placed as \nclose as possible to the chip.MS33900V5Sample and hold ADC converter\n12-bit \nconverter\nCparasitic(2)Ilkg (3) VT CADCVDDA\nRAIN(1)\nVAINVT\nAINxRADC\nDS11449 Rev 6 167/227STM32L433xx Electrical characteristics\n1946.3.19 Digital-to-Analog converter characteristics\n          Table 82. DAC characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDAAnalog supply voltage for \nDAC ONDAC output buffer OFF (no resistive \nload on DAC1_OUTx pin or internal connection)1.71 -\n3.6 \nVOther modes 1.80 -\nV\nREF+ Positive reference voltageDAC output buffer OFF (no resistive \nload on DAC1_OUTx pin or internal \nconnection)1.71 -\nVDDA\nOther modes 1.80 -\nVREF-Negative reference \nvoltage-VSSA\nRL Resistive loadDAC output \nbuffer ONconnected to VSSA 5- -\nkΩ\nconnected to VDDA 25 - -\nRO Output Impedance DAC output buffer OFF 9.6 11.7 13.8 kΩ\nRBONOutput impedance sample \nand hold mode, output \nbuffer ONVDD = 2.7 V - - 2\nkΩ\nVDD = 2.0 V - - 3.5\nRBOFFOutput impedance sample \nand hold mode, output \nbuffer OFFVDD = 2.7 V - - 16.5\nkΩ\nVDD = 2.0 V - - 18.0\nCLCapacitive loadDAC output buffer ON - - 50 pF\nCSH Sample and hold mode - 0.1 1 µF\nVDAC_OUTVoltage on DAC1_OUTx \noutputDAC output buffer ON 0.2 -VREF+ \n– 0.2 V\nDAC output buffer OFF 0 - VREF+\ntSETTLINGSettling time (full scale: for \na 12-bit code transition \nbetween the lowest and \nthe highest input codes when DAC1_OUTx \nreaches final value \n±0.5LSB, ±1 LSB, ±2 LSB, ±4 LSB, ±8 LSB)Normal mode  \nDAC output buffer ON  \nCL ≤ 50 pF,  \nRL ≥ 5 kΩ±0.5 LSB - 1.7 3\nµs±1 LSB - 1.6 2.9\n±2 LSB - 1.55 2.85\n±4 LSB - 1.48 2.8\n±8 LSB - 1.4 2.75\nNormal mode DAC output buffer \nOFF, ±1LSB, CL = 10 pF-22 . 5\nt\nWAKEUP(2)Wakeup time from off state \n(setting the ENx bit in the \nDAC Control register) until \nfinal value ±1 LSBNormal mode DAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ-4 . 27 . 5\nµs\nNormal mode DAC output buffer \nOFF, CL ≤ 10 pF-2 5\nPSRR VDDA supply rejection ratioNormal mode DAC output buffer ON  \nCL ≤ 50 pF, RL = 5 kΩ, DC-- 8 0- 2 8 d B\nElectrical characteristics STM32L433xx\n168/227 DS11449 Rev 6TW_to_WMinimal time between two \nconsecutive writes into the \nDAC_DORx register to guarantee a correct \nDAC1_OUTx for a small \nvariation of the input code (1 LSB)  \nDAC_MCR:MODEx[2:0] = \n000 or 001  \nDAC_MCR:MODEx[2:0] = \n010 or 011 \n \n  \n \n  \n \nCL ≤ 50 pF, RL ≥ 5 kΩ  \n \nCL ≤ 10 pF1\n1.4-- µ s\nt\nSAMPSampling time in sample \nand hold mode (code \ntransition between the \nlowest input code and the \nhighest input code when \nDAC1_OUTx reaches final value ±1LSB)DAC1_OUTx \npin connectedDAC output buffer \nON, C\nSH = 100 nF-0 . 73 . 5\nms\nDAC output buffer \nOFF, CSH = 100 nF-1 0 . 5 1 8\nDAC1_OUTx \npin not connected \n(internal \nconnection only)DAC output buffer \nOFF-23 . 5 µ s\n I\nleak Output leakage currentSample and hold mode,  \nDAC1_OUTx pin connected---(3)nA\nCIintInternal sample and hold \ncapacitor- 5.2 7 8.8 pF\ntTRIMMiddle code offset trim \ntimeDAC output buffer ON 50 - - µs\nVoffsetMiddle code offset for 1 \ntrim code stepVREF+ = 3.6 V - 1500 -\nµV\nVREF+ = 1.8 V - 750 -\nIDDA(DAC)DAC consumption from \nVDDADAC output buffer ONNo load, middle \ncode (0x800)- 315 500\nµANo load, worst code \n(0xF1C)- 450 670\nDAC output \nbuffer OFFNo load, middle \ncode (0x800)--0 . 2\nSample and hold mode, C\nSH = \n100 nF-315 ₓ \nTon/(Ton\n+Toff)\n(4)670 ₓ\nTon/(Ton\n+Toff)\n(4)Table 82. DAC ch aracteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS11449 Rev 6 169/227STM32L433xx Electrical characteristics\n194Figure 33. 12-bit buffer ed / non-buffered DAC\n1. The DAC integrates an output buffer that can be used to reduc e the output impedance and to drive external loads directly \nwithout the use of an external operational amplifier. The buffe r can be bypassed by configur ing the BOFFx bit in the \nDAC_CR register.IDDV(DAC)DAC consumption from \nVREF+DAC output \nbuffer ONNo load, middle \ncode (0x800)- 185 240\nµANo load, worst code \n(0xF1C)- 340 400\nDAC output \nbuffer OFFNo load, middle \ncode (0x800)- 155 205\nSample and hold mode, buffer ON, \nCSH = 100 nF, worst case-185 ₓ\nTon/(Ton\n+Toff)\n(4)400 ₓ\nTon/(Ton\n+Toff)\n(4)\nSample and hold mode, buffer OFF, C\nSH = 100 nF, worst case-155 ₓ\nTon/(Ton\n+Toff)\n(4)205 ₓ\nTon/(Ton\n+Toff)\n(4)\n1. Guaranteed by design.\n2. In buffered mode, the output c an overshoot above the final va lue for low input code (starting from min value).\n3. Refer to Table 70: I/O static characteristics .\n4. Ton is the Refresh phase duration. Toff is the Hold phase dur ation. Refer to RM0394 reference manual for more details.Table 82. DAC ch aracteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\n(1)Buffer\n12-bit\ndigital to \nanalog\nconverterBuffered/non-buffered DAC\nDACx_OUTRLOAD\nCLOAD\nai17157d\nElectrical characteristics STM32L433xx\n170/227 DS11449 Rev 6          .Table 83. DAC accuracy(1) \nSymbol Parameter Conditions Min Typ Max Unit\nDNLDifferential non \nlinearity (2)DAC output buffer ON - - ±2\nLSBDAC output buffer OFF - - ±2\n- monotonicity 10 bits guaranteed\nINLIntegral non \nlinearity(3)DAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ-- ± 4\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL-- ± 4\nOffsetOffset error at \ncode 0x800(3)DAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩVREF+ = 3.6 V - - ±12\nVREF+ = 1.8 V - - ±25\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL-- ± 8\nOffset1Offset error at \ncode 0x001(4)DAC output buffer OFF  \nCL ≤ 50 pF, no RL-- ± 5\nOffsetCalOffset Error at \ncode 0x800 \nafter calibrationDAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩVREF+ = 3.6 V - - ±5\nVREF+ = 1.8 V - - ±7\nGain Gain error(5)DAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ-- ± 0 . 5\n%\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL-- ± 0 . 5\nTUETotal \nunadjusted \nerrorDAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ-- ± 3 0\nLSB\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL-- ± 1 2\nTUECalTotal \nunadjusted \nerror after calibrationDAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ-- ± 2 3 L S B\nSNRSignal-to-noise \nratioDAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ  \n1 kHz, BW 500 kHz-7 1 . 2-\ndB\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL, 1 kHz  \nBW 500 kHz-7 1 . 6-\nTHDTotal harmonic \ndistortionDAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz-- 7 8-\ndB\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL, 1 kHz-- 7 9-\nDS11449 Rev 6 171/227STM32L433xx Electrical characteristics\n194SINADSignal-to-noise \nand distortion \nratioDAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz-7 0 . 4-\ndB\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL, 1 kHz-7 1-\nENOBEffective \nnumber of bitsDAC output buffer ON  \nCL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz-1 1 . 4-\nbits\nDAC output buffer OFF  \nCL ≤ 50 pF, no RL, 1 kHz-1 1 . 5-\n1. Guaranteed by design.\n2. Difference between two consecutive codes - 1 LSB.3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.\n4. Difference between the value measured at Code (0x001) and the  ideal value.\n5. Difference between ideal slope  of the transfer function and m easured slope computed from code 0x000 and 0xFFF when \nbuffer is OFF, and from code giving 0.2 V and (V\nREF+ – 0.2) V when buffer is ON.Table 83. DAC accuracy(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32L433xx\n172/227 DS11449 Rev 66.3.20 Voltage reference  buffer char acteristics\n          Table 84. VREFBUF characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDAAnalog supply \nvoltage Normal modeVRS = 0 2.4 - 3.6\nVVRS = 1 2.8 - 3.6\nDegraded mode(2)VRS = 0 1.65 - 2.4\nVRS = 1 1.65 - 2.8\nVREFBUF_\nOUTVoltage \nreference output Normal modeV\nRS = 0 2.046(3)2.048 2.049(3)\nVRS = 1 2.498(3)2.5 2.502(3)\nDegraded mode(2)VRS = 0 VDDA-150 mV - VDDA\nVRS = 1 VDDA-150 mV - VDDA\nTRIMTrim step \nresolution-- - ± 0 . 0 5 ± 0 . 1 %\nCL Load capacitor - - 0.5 1 1.5 µF\nesrEquivalent \nSerial Resistor of Cload-- - - 2 Ω\nI\nloadStatic load \ncurrent-- - - 4 m A\nIline_reg Line regulation 2.8 V ≤ VDDA ≤ 3.6 VIload = 500 µA - 200 1000\nppm/V\nIload = 4 mA - 100 500\nIload_regLoad \nregulation500 μA ≤ Iload ≤4 mA Normal mode - 50 500 ppm/mA\nTCoeffTemperature \ncoefficient-40 °C < TJ < +125 °C - -Tcoeff_\nvrefint + \n50ppm/ °C\n0 °C < TJ < +50 °C - -Tcoeff_\nvrefint  + \n50\nPSRRPower supply \nrejectionDC 40 60 -\ndB\n100 kHz 25 40 -\ntSTART Start-up timeCL = 0.5 µF(4)- 300 350\nµs CL = 1.1 µF(4)- 500 650\nCL = 1.5 µF(4)- 650 800\nIINRUSHControl of \nmaximum DC \ncurrent drive on VREFBUF_  \nOUT during \nstart-up phase \n(5)-- - 8 - m A\nDS11449 Rev 6 173/227STM32L433xx Electrical characteristics\n194IDDA(VREF\nBUF)VREFBUF \nconsumption \nfrom VDDA Iload = 0 µA - 16 25\nµA Iload = 500 µA - 18 30\nIload = 4 mA - 35 50\n1. Guaranteed by design, unl ess otherwise specified.\n2. In degraded mode, the voltage reference buffer can not mainta in accurately the output vol tage which will follow (VDDA - \ndrop voltage).\n3. Guaranteed by test in production.\n4. The capacitive load must incl ude a 100 nF capacitor in order to cut-off the high frequency noise.\n5. To correctly control the VREFBUF inrush current during start- up phase and scaling change, the VDDA voltage should be in \nthe range [2.4 V to 3.6 V] and [2.8 V to 3.6 V] respectively fo r VRS = 0 and VRS = 1.Table 84. VREFBUF characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32L433xx\n174/227 DS11449 Rev 66.3.21 Comparator characteristics\n          Table 85. COMP characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDA Analog supply voltage - 1.62 - 3.6\nV VINComparator input voltage \nrange-0 - VDDA\nVBG(2)Scaler input voltage - VREFINT\nVSC Scaler offset voltage - - ±5 ±10 mV\nIDDA(SCALER)Scaler static consumption \nfrom VDDABRG_EN=0 (bridge disable) - 200 300 nA\nBRG_EN=1 (bridge enable) - 0.8 1 µA\ntSTART_SCALER Scaler startup time - - 100 200 µs\ntSTARTComparator startup time to \nreach propagation delay \nspecificationHigh-speed \nmodeVDDA ≥ 2.7 V - - 5\nµsVDDA < 2.7 V - - 7\nMedium modeVDDA ≥ 2.7 V - - 15\nVDDA < 2.7 V - - 25\nUltra-low-power mode - - 40\ntD(3) Propagation delay with \n100 mV overdriveHigh-speed \nmodeVDDA ≥ 2.7 V - 55 80\nns\nVDDA < 2.7 V - 65 100\nMedium mode - 0.55 0.9\nµs\nUltra-low-power mode - 4 7\nVoffset Comparator offset errorFull common \nmode range-- ± 5 ± 2 0 m V\nVhys Comparator hysteresisNo hysteresis - 0 -\nmVLow hysteresis 4 8 16\nMedium hysteresis 8 15 30High hysteresis 15 27 52\nDS11449 Rev 6 175/227STM32L433xx Electrical characteristics\n1946.3.22 Operational ampl ifiers characteristics\n          IDDA(COMP)Comparator consumption \nfrom VDDA Ultra-low-\npower modeStatic - 400 600\nnA With 50 kHz \n±100 mV overdrive square signal-1 2 0 0-\nMedium modeStatic - 5 7\nµAWith 50 kHz \n±100 mV overdrive \nsquare signal-6-\nHigh-speed \nmodeStatic - 70 100\nWith 50 kHz \n±100 mV overdrive \nsquare signal-7 5-\nIbiasComparator input bias \ncurrent-- - -(4)nA\n1. Guaranteed by design, unless otherwise specified.\n2. Refer to Table 25: Embedded internal voltage reference .\n3. Guaranteed by characterization results.4. Mostly I/O leakage when used in analog mode. Refer to I\nlkg parameter in Table 70: I/O static characteristics .Table 85. COMP characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 86.  OPAMP characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDAAnalog supply \nvoltage(2) -1 . 8 - 3 . 6 V\nCMIRCommon mode \ninput range-0 - VDDA V\nVIOFFSETInput offset \nvoltage25 °C, No Load on output. - - ±1.5\nmV\nAll voltage/Temp. - - ±3\n∆VIOFFSETInput offset \nvoltage driftNormal mode - ±5 -\nμV/°C\nLow-power mode - ±10 -\nTRIMOFFSETP\nTRIMLPOFFSETPOffset trim step \nat low common \ninput voltage \n(0.1 ₓ VDDA)-- 0 . 8 1 . 1\nmV\nTRIMOFFSETN\nTRIMLPOFFSETNOffset trim step \nat high common \ninput voltage (0.9 ₓ V\nDDA)-- 1 1 . 3 5\nElectrical characteristics STM32L433xx\n176/227 DS11449 Rev 6ILOAD Drive currentNormal mode\nVDDA ≥ 2 V- - 500\nµALow-power mode - - 100\nILOAD_PGADrive current in \nPGA modeNormal mode\nVDDA ≥ 2 V- - 450\nLow-power mode - - 50\nRLOADResistive load  \n(connected to VSSA or to \nVDDA)Normal mode\nV\nDDA < 2 V4--\nkΩLow-power mode 20 - -\nRLOAD_PGAResistive load \nin PGA mode  \n(connected to \nVSSA or to \nVDDA)Normal mode\nVDDA < 2 V4.5 - -\nLow-power mode 40 - -\nCLOAD Capacitive load - - - 50 pF\nCMRRCommon mode \nrejection ratioNormal mode - -85 -\ndB\nLow-power mode - -90 -\nPSRRPower supply \nrejection ratioNormal modeCLOAD  ≤ 50 pf,  \nRLOAD  ≥ 4 kΩ DC70 85 -\ndB\nLow-power modeCLOAD  ≤ 50 pf,  \nRLOAD  ≥ 20 kΩ DC72 90 -\nGBWGain Bandwidth \nProductNormal modeVDDA ≥ 2.4 V  \n(OPA_RANGE = 1)550 1600 2200\nkHzLow-power mode 100 420 600\nNormal modeVDDA < 2.4 V  \n(OPA_RANGE = 0)250 700 950\nLow-power mode 40 180 280\nSR(3)Slew rate  \n(from 10 and \n90% of output voltage)Normal mode\nV\nDDA ≥ 2.4 V-7 0 0-\nV/msLow-power mode - 180 -\nNormal mode\nVDDA < 2.4 V-3 0 0-\nLow-power mode - 80 -\nAO Open loop gainNormal mode 55 110 -\ndB\nLow-power mode 45 110 -\nVOHSAT(3) High saturation \nvoltageNormal mode\nIload = max or Rload = \nmin Input at VDDA.VDDA -\n100--\nmVLow-power modeVDDA -\n50--\nVOLSAT(3) Low saturation \nvoltageNormal modeIload = max or Rload = \nmin Input at 0.- - 100\nLow-power mode - - 50\nφm Phase marginNormal mode - 74 -\n°\nLow-power mode - 66 -Table 86.  OPAMP characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS11449 Rev 6 177/227STM32L433xx Electrical characteristics\n194GM Gain marginNormal mode - 13 -\ndB\nLow-power mode - 20 -\ntWAKEUPWake up time \nfrom OFF state.Normal modeCLOAD  ≤ 50 pf,  \nRLOAD  ≥ 4 kΩ \nfollower \nconfiguration-5 1 0\nµs\nLow-power modeCLOAD  ≤ 50 pf,  \nRLOAD  ≥ 20 kΩ  \nfollower configuration-1 0 3 0\nI\nbiasOPAMP input \nbias currentGeneral purpose input - - -(4)nA\nPGA gain(3) Non inverting \ngain value--2-\n--4-\n-8-\n-1 6-\nRnetworkR2/R1 internal \nresistance \nvalues in PGA \nmode(5)PGA Gain = 2 - 80/80 -\nkΩ/kΩPGA Gain = 4 -120/\n40-\nPGA Gain = 8 -140/\n20-\nPGA Gain = 16 -150/\n10-\nDelta RResistance \nvariation (R1 or \nR2)-- 1 5 - 1 5 %\nPGA gain error PGA gain error - -1 - 1 %\nPGA BWPGA bandwidth \nfor different non \ninverting gainGain = 2 - -GBW/\n2-\nMHzGain = 4 - -GBW/\n4-\nGain = 8 - -GBW/\n8-\nGain = 16 - -GBW/\n16-Table 86.  OPAMP characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32L433xx\n178/227 DS11449 Rev 66.3.23 Temperature s ensor characteristics\n          enVoltage noise \ndensityNormal modeat 1 kHz, Output \nloaded with 4 kΩ-5 0 0-\nnV/√HzLow-power modeat 1 kHz, Output \nloaded with 20 kΩ-6 0 0-\nNormal modeat 10 kHz, Output \nloaded with 4 kΩ-1 8 0-\nLow-power modeat 10 kHz, Output \nloaded with 20 kΩ-2 9 0-\nIDDA(OPAMP)(3)OPAMP \nconsumption \nfrom VDDA Normal modeno Load, quiescent \nmode- 120 260\nµA\nLow-power mode - 45 100\n1. Guaranteed by design, unless otherwise specified.\n2. The temperature range is limited to 0 °C-125 °C when VDDA is below 2 V \n3. Guaranteed by characterization results.4. Mostly I/O leakage, when used in analog mode. Refer to I\nlkg parameter in Table 70: I/O static characteristics .\n5. R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between \nOPAMP inverting input and ground. The PGA gain =1+R2/R1Table 86.  OPAMP characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 87. TS characteristics \nSymbol Parameter Min Typ Max Unit\nTL(1)VTS linearity with te mperature - ±1 ±2 °C\nAvg_Slope(2)Average slope 2.3 2.5 2.7 mV/°C\nV30 Voltage at 30°C (±5 °C)(3)0.742 0.76 0.785 V\ntSTART\n(TS_BUF)(1) Sensor Buffer Start-up t ime in continuous mode(4)-8 1 5 µ s\ntSTART(1)Start-up time when ente ring in continuous mode(4)-7 0 1 2 0 µ s\ntS_temp(1)ADC sampling time when reading the temperature 5 - - µs\nIDD(TS)(1) Temperature sensor consumption from VDD, when \nselected by ADC-4 . 77µ A\n1. Guaranteed by design.\n2. Guaranteed by characterization results.3. Measured at V\nDDA = 3.0 V ±10 mV. The V30 ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 8: \nTemperature sensor calibration values .\n4.  Continuous mode means Run/Sleep modes, or temperature sensor  enable in Low-power run/Low-power sleep modes.\nDS11449 Rev 6 179/227STM32L433xx Electrical characteristics\n1946.3.24 VBAT monitoring characteristics\n          \n          Table 88. VBAT monitoring characteristics \nSymbol Parameter Min Typ Max Unit\nR Resistor bridge for VBAT -3 × 3 9- k Ω\nQ Ratio on VBAT measurement - 3 - -\nEr(1)\n1. Guaranteed by design.Error on Q -10 - 10 %\ntS_vbat(1)ADC sampling time when reading the VBAT 12 - - µs\nTable 89. VBAT charging characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nRBCBattery \ncharging \nresistor VBRS = 0 - 5 -\nkΩ\nVBRS = 1 - 1.5 -\nElectrical characteristics STM32L433xx\n180/227 DS11449 Rev 66.3.25 LCD controller characteristics\nThe devices embed a built-in step-up converter to provide a con stant LCD reference voltage \nindependently from the VDD voltage. An external capacitor Cext must be connected to the \nVLCD pin to decouple this converter.\nTable 90. LCD controller characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVLCD LCD external voltage - - 3.6\nVVLCD0 LCD internal referenc e voltage 0 - 2.62 -\nVLCD1 LCD internal referenc e voltage 1 - 2.76 -\nVLCD2 LCD internal referenc e voltage 2 - 2.89 -\nVLCD3 LCD internal referenc e voltage 3 - 3.04 -\nVLCD4 LCD internal referenc e voltage 4 - 3.19 -\nVLCD5 LCD internal referenc e voltage 5 - 3.32 -\nVLCD6 LCD internal referenc e voltage 6 - 3.46 -\nVLCD7 LCD internal referenc e voltage 7 - 3.62 -\nCext VLCD external capacitanceBuffer OFF  \n(BUFEN=0 is LCD_CR register)0.2 - 2\nμF\nBuffer ON  \n(BUFEN=1 is LCD_CR register)1-2\nILCD(2) Supply current from VDD at \nVDD = 2.2 VBuffer OFF  \n(BUFEN=0 is LCD_CR register)-3-\nμA\nSupply current from VDD at \nVDD = 3.0 VBuffer OFF  \n(BUFEN=0 is LCD_CR register)-1 . 5-\nIVLCDSupply  current from VLCD \n(VLCD = 3 V)Buffer OFF  \n(BUFFEN = 0, PON = 0)-0 . 5-\nμABuffer ON  \n(BUFFEN = 1, 1/2 Bias)-0 . 6-\nBuffer ON  \n(BUFFEN = 1, 1/3 Bias)-0 . 8-\nBuffer ON  \n(BUFFEN = 1, 1/4 Bias)-1-\nRHN Total High Resistor value for Low drive resistive network - 5.5 - M Ω\nRLN Total Low Resistor value for High drive resistive network - 240 - k Ω\nV44 Segment/Common highest level voltage - VLCD -\nVV34 Segment/Common 3/4 level voltage - 3/4 VLCD -\nV23 Segment/Common 2/3 level voltage - 2/3 VLCD -\nV12 Segment/Common 1/2 level voltage - 1/2 VLCD -\nV13 Segment/Common 1/3 level voltage - 1/3 VLCD -\nV14 Segment/Common 1/4 level voltage - 1/4 VLCD -\nV0 Segment/Common lowest  level voltage - 0 -\nDS11449 Rev 6 181/227STM32L433xx Electrical characteristics\n1946.3.26 Timer characteristics\nThe parameters given in the follo wing tables are guaranteed by design.\nRefer to Section  6.3.14: I/O port characteristics  for details on the inpu t/output alternate \nfunction characteristi cs (output compare, input capture, extern al clock, PWM output).\n          \n          1. Guaranteed by design.\n2. LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 b ias, division ratio= 64, all p ixels active, no LCD connected.\nTable 91. TIMx(1) characteristics \n1. TIMx, is used as a general term in which x stands for 1,2,3,4,5,6,7,8 ,15,16 or 17.Symbol Parameter Conditions Min Max Unit\ntres(TIM) Timer resolution time-1 - tTIMxCLK\nfTIMxCLK  = 80 MHz 12.5 - ns\nfEXTTimer external clock \nfrequency on CH1 to CH4-0 fTIMxCLK /2 MHz\nfTIMxCLK  = 80 MHz 0 40 MHz\nResTIM Timer resolutionTIMx (except \nTIM2)-1 6\nbit\nTIM2 - 32\ntCOUNTER16-bit counter clock \nperiod- 1 65536 tTIMxCLK\nfTIMxCLK  = 80 MHz 0.0125 819.2 µs\ntMAX_COUNTMaximum possible count \nwith 32-bit counter- - 65536 × 65536 tTIMxCLK\nfTIMxCLK  = 80 MHz - 53.68 s\nTable 92. IWDG min/max time out period at 32 kHz (LSI)(1) \n1. The exact timings still depend on the phasing of the APB inte rface clock versus the LSI clock so that there \nis always a full RC period of uncertainty.Prescaler divid er PR[2:0] bitsMin timeout RL[11:0]= \n0x000Max timeout RL[11:0]= \n0xFFFUnit\n/4 0 0.125 512\nms/8 1 0.250 1024\n/16 2 0.500 2048\n/32 3 1.0 4096/64 4 2.0 8192\n/128 5 4.0 16384\n/256 6 or 7 8.0 32768\nElectrical characteristics STM32L433xx\n182/227 DS11449 Rev 6          \n6.3.27 Communication interfaces characteristics\nI2C interface  characteristics\nThe I2C interface meets the timings requirements of the I2C-bus specification and user \nmanual rev. 03 for: \n• Standard-mode (Sm): with a bit rate up to 100 kbit/s \n• Fast-mode (Fm): with a bi t rate up to 400 kbit/s \n• Fast-mode Plus (Fm+): with a bit rate up to  1 Mbit/s. \nThe I2C timings requirements are guaranteed by design when the I2C peripheral is properly \nconfigured (refer to RM0394 reference manual).\nThe SDA and SCL I/O requirements  are met with th e following res trictions: the SDA and \nSCL I/O pins are not “true” open-drain. When configured as open -drain, the PMOS \nconnected between the I/O pin and VDDIOx  is disabled, but is still pr esent. Only FT_f I/O pins \nsupport Fm+ low level output cur rent maximum requirement. Refer  to Section  6.3.14: I/O \nport characteristics  for the I2C I/Os characteristics.\nAll I2C SDA and SCL I/Os embed an  analog filter. Refer to the t able below for the analog \nfilter characteristics: \n          Table 93. WWDG min/max timeou t value at 80 MHz (PCLK) \nPrescaler WDGTB Min timeout value Max timeout value Unit\n1 0 0.0512 3.2768\nms2 1 0.1024 6.5536\n4 2 0.2048 13.1072\n8 3 0.4096 26.2144\nTable 94. I2C analog f ilter characteristics(1) \n1. Guaranteed by design.Symbol Paramete rM i n M a x U n i t\ntAFMaximum pulse width of spikes \nthat are suppressed by the analog \nfilter50(2)\n2. Spikes with widths below tAF(min) are filtered.260(3)\n3. Spikes with widths above tAF(max)  are not filteredns\nDS11449 Rev 6 183/227STM32L433xx Electrical characteristics\n194SPI characteristics\nUnless otherwise specified , the parameters given in Table  95 for SPI are derived from tests \nperformed under the a mbient temperature, fPCLKx frequency and supply voltage conditions \nsummarized in Table  22: General operating conditions .\n• Output speed is set to OSPEEDRy[1:0] = 11\n• Capacitive load C = 30 pF\n• Measurement points are don e at CMOS levels: 0.5 ₓ VDD\nRefer to Section  6.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (N SS, SCK, MOSI, MISO for SPI).\n          Table 95. SPI characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\n    fSCK\n1/tc(SCK)SPI clock frequencyMaster mode receiver/full duplex  \n2.7 < VDD < 3.6 V  \nVoltage Range 1\n--40\nMHzMaster mode receiver/full duplex  \n1.71 < VDD < 3.6 V  \nVoltage Range 116\nMaster mode transmitter  \n1.71 < VDD < 3.6 V  \nVoltage Range 140\nSlave mode receiver  \n1.71 < VDD < 3.6 V  \nVoltage Range 140\nSlave mode transmitter/full duplex  \n2.7 < VDD < 3.6 V  \nVoltage Range 137(2)\nSlave mode transmitter/full duplex  \n1.71 < VDD < 3.6 V  \nVoltage Range 120(2)\nVoltage Range 2 13\ntsu(NSS) NSS setup time Slave m ode, SPI prescaler = 2 4ₓTPCLK -- n s\nth(NSS) NSS hold time Slave mode , SPI prescaler = 2 2ₓTPCLK -- n s\ntw(SCKH)\ntw(SCKL)SCK high and low time Master mode TPCLK -2 TPCLK TPCLK +2 ns\ntsu(MI)Data input setup timeMaster mode 4 - -\nns\ntsu(SI) Slave mode 1.5 - -\nth(MI)Data input hold timeMaster mode 6.5 - -\nns\nth(SI) Slave mode 1.5 - -\nta(SO) Data output access time Slave mode 9 - 36 ns\ntdis(SO) Data output disable time Slave mode 9 - 16 ns\nElectrical characteristics STM32L433xx\n184/227 DS11449 Rev 6Figure 34. SPI timing diagram - slave mode and CPHA = 0tv(SO)Data output valid timeSlave mode 2.7 < VDD < 3.6 V  \nVoltage Range 1- 12.5 13.5\nnsSlave mode 1.71 < VDD < 3.6 V  \nVoltage Range 1-1 2 . 5 2 4\nSlave mode 1.71 < VDD < 3.6 V  \nVoltage Range 2-1 2 . 5 3 3\ntv(MO) Master mode - 4.5 6\nth(SO)Data output hold timeSlave mode 7 - -\nns\nth(MO) Master mode 0 - -\n1. Guaranteed by characterization results.\n2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO)  and tsu(MI)  which has to fit into SCK low or \nhigh phase preceding the SCK samp ling edge. This value can be a chieved when the SPI communicates with a master \nhaving tsu(MI)  = 0 while Duty(SCK) = 50 %.Table 95. SPI characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nMSv41658V1NSS input\nCPHA=0\nCPOL=0SCK inputCPHA=0\nCPOL=1\nMISO output\nMOSI inputtsu(SI)th(SI)tw(SCKL)tw(SCKH)tc(SCK)\ntr(SCK)th(NSS)\ntdis(SO)tsu(NSS)\nta(SO) tv(SO)\nNext bits INLast bit OUT\nFirst bit INFirst bit OUT Next bits OUTth(SO) tf(SCK)\nLast bit IN\nDS11449 Rev 6 185/227STM32L433xx Electrical characteristics\n194Figure 35. SPI timing diagram - slave mode and CPHA = 1\n1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.\nFigure 36. SPI timing diagram - master mode\n1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.MSv41659V1NSS input\nCPHA=1\nCPOL=0SCK inputCPHA=1\nCPOL=1\nMISO output\nMOSI inputtsu(SI) th(SI)tw(SCKL)tw(SCKH) tsu(NSS)tc(SCK)\nta(SO) tv(SO)\nFirst bit OUT Next bits OUT\nNext bits INLast bit OUTth(SO) tr(SCK)tf(SCK) th(NSS)\ntdis(SO)\nFirst bit IN Last bit IN\nai14136cSCK OutputCPHA=0\nMOSI\nOUTPUTMISO\nINPUTCPHA=0\nLSB OUTLSB INCPOL=0\nCPOL=1\nBIT1 OUTNSS input\ntc(SCK)\ntw(SCKH)\ntw(SCKL)tr(SCK)\ntf(SCK)\nth(MI)HighSCK OutputCPHA=1\nCPHA=1CPOL=0\nCPOL=1\ntsu(MI)\ntv(MO) th(MO)MSB IN BIT6 IN\nMSB OUT\nElectrical characteristics STM32L433xx\n186/227 DS11449 Rev 6Quad SPI characteristics\nUnless otherwise specified , the parameters given in Table 96  and Table 97  for Quad SPI \nare derived from tests performed  under the ambient temperature,  fAHB frequency and VDD \nsupply voltage conditions summarized in Table 22: General operating conditions , with the \nfollowing configuration:\n• Output speed is set to OSPEEDRy[1:0] = 11\n• Capacitive load C = 15 or 20 pF\n• Measurement points are don e at CMOS levels: 0.5 ₓ VDD\nRefer to Section 6.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics.\n          \nTable 96. Quad SPI characteristics in SDR mode(1) \nSymbol Parameter  Conditions  Min Typ Max Unit\nFCK\n1/t(CK)Quad SPI clock frequency1.71 < VDD< 3.6 V, CLOAD  = 20 pF\nVoltage Range 1 -- 4 0\nMHz1.71 < VDD< 3.6 V, CLOAD  = 15 pF\nVoltage Range 1-- 4 8\n2.7 < VDD< 3.6 V, CLOAD  = 15 pF\nVoltage Range 1-- 6 0\n1.71 < VDD < 3.6 V CLOAD  = 20 pF\nVoltage Range 2 -- 2 6\ntw(CKH) Quad SPI clock high and   \nlow timefAHBCLK = 48 MHz, presc=0 t(CK)/2-2 - t(CK)/2\nnstw(CKL) t(CK)/2 - t(CK)/2+2\nts(IN) Data input setup timeVoltage Range 1 2 - -\nVoltage Range 2 3.5 - -\nth(IN) Data input hold timeVoltage Range 1 5 - -\nVoltage Range 2 6.5 - -\ntv(OUT) Data output valid timeVoltage Range 1 - 1 5\nVoltage Range 2 - 3 5\nth(OUT) Data output hold timeVoltage Range 1 0 - -\nVoltage Range 2 0 - -\n1. Guaranteed by characterization results.\nDS11449 Rev 6 187/227STM32L433xx Electrical characteristics\n194          Table 97. QUADSPI chara cteristics in DDR mode(1) \nSymbol Parameter  Conditions  Min Typ Max Unit\nFCK\n1/t(CK)Quad SPI clock \nfrequency1.71 < VDD < 3.6 V, CLOAD  = 20 pF\nVoltage Range 1 -- 4 0\nMHz2 < VDD < 3.6 V, CLOAD  = 20 pF\nVoltage Range 1-- 4 8\n1.71 < VDD < 3.6 V, CLOAD  = 15 pF\nVoltage Range 1-- 4 8\n1.71 < VDD < 3.6 V CLOAD  = 20 pF\nVoltage Range 2-- 2 6\ntw(CKH) Quad SPI clock high \nand   low timefAHBCLK = 48 MHz, presc=0 t(CK)/2-2 - t(CK)/2\nnstw(CKL) t(CK)/2 - t(CK)/2+2\ntsr(IN)Data input setup time \non rising edgeVoltage Range 1 1\n--\nVoltage Range 2 3.5\ntsf(IN)Data input setup time \non falling edgeVoltage Range 1 1\n--\nVoltage Range 2 1.5\nthr(IN)Data input hold time \non rising edgeVoltage Range 1 6\n--\nVoltage Range 2 6.5\nthf(IN)Data input hold time \non falling edgeVoltage Range 1 5.5\n--\nVoltage Range 2 5.5\ntvr(OUT)Data output valid time \non rising edgeVoltage Range 1\n-55 . 5\nVoltage Range 2 9.5 14\ntvf(OUT)Data output valid time \non falling edgeVoltage Range 1\n-58 . 5\nVoltage Range 2 15 19\nthr(OUT)Data output hold time \non rising edgeVoltage Range 1 3.5 -\n-\nVoltage Range 2 8 -\nthf(OUT)Data output hold time \non falling edgeVoltage Range 1 3.5 -\n-\nVoltage Range 2 13 -\n1. Guaranteed by characterization results.\nElectrical characteristics STM32L433xx\n188/227 DS11449 Rev 6Figure 37. Quad SPI tim ing diagram - SDR mode\nFigure 38. Quad SPI tim ing diagram - DDR modeMSv36878V1Data output D0 D1 D2Clock\nData input D0 D1 D2t(CK) tw(CKH) tw(CKL) tr(CK) tf(CK)\nts(IN) th(IN)tv(OUT) th(OUT)\nMSv36879V3Data output IO0 IO2 IO4Clock\nData input IO0 IO2 IO4t(CLK) tw(CLKH) tw(CLKL) tr(CLK) tf(CLK)\ntsf(IN)thf(IN)tvf(OUT) thr(OUT)\nIO1 IO3 IO5\nIO1 IO3 IO5tvr(OUT) thf(OUT)\ntsr(IN)thr(IN)\nDS11449 Rev 6 189/227STM32L433xx Electrical characteristics\n194SAI characteristics\nUnless otherwise specified, the parameters given in Table 98  for SAI are derived \nfrom tests performed under the ambient temperature, fPCLKx  frequency and VDD \nsupply voltage conditions summarized in Table 22: General operating conditions , with \nthe following configuration:\n• Output speed is set to OSPEEDRy[1:0] = 10\n• Capacitive load C = 30 pF\n• Measurement points are don e at CMOS levels: 0.5 ₓ VDD\nRefer to Section 6.3.14: I/O port characteristics  for more details on the input/output \nalternate function characteristics (CK,SD,FS).\n          Table 98. SAI ch aracteristics(1) \nSymbol Parameter Conditions Min Max Unit \nfMCLK SAI Main clock output - - 50 MHz\nfCK SAI clock frequency(2)Master transmitter  \n2.7 ≤ VDD ≤ 3.6  \nVoltage Range 1-1 8 . 5\nMHzMaster transmitter  \n1.71 ≤ VDD ≤ 3.6  \nVoltage Range 1-1 2 . 5\nMaster receiver  \nVoltage Range 1-2 5\nSlave transmitter  \n2.7 ≤ VDD ≤ 3.6  \nVoltage Range 1-2 2 . 5\nSlave transmitter  \n1.71 ≤ VDD ≤ 3.6  \nVoltage Range 1-1 4 . 5\nSlave receiver  \nVoltage Range 1-2 5\nVoltage Range 2 - 12.5\ntv(FS) FS valid time Master mode  \n2.7 ≤ VDD ≤ 3.6-2 2\nns\nMaster mode  \n1.71 ≤ VDD ≤ 3.6-4 0\nth(FS) FS hold time Master mode 10 - ns\ntsu(FS) FS setup time Slave mode 1 - ns\nth(FS) FS hold time Slave mode 2 - ns\ntsu(SD_A_MR)Data input setup timeMaster receiver 2 -\nns\ntsu(SD_B_SR) Slave receiver 1.5 -\nth(SD_A_MR)Data input hold time Master receiver 5 -\nns\nth(SD_B_SR) Slave receiver 2.5 -\nElectrical characteristics STM32L433xx\n190/227 DS11449 Rev 6Figure 39. SAI master  timing waveformstv(SD_B_ST) Data output valid timeSlave transmitter (after enable edge)  \n2.7 ≤ VDD ≤ 3.6-2 2\nns\nSlave transmitter (after enable edge)  \n1.71 ≤ VDD ≤ 3.6-3 4\nth(SD_B_ST) Data output hold time Slave tran smitter (after enable edge) 10 - n s\ntv(SD_A_MT) Data output valid timeMaster transmitter (after enable edge)  \n2.7 ≤ VDD ≤ 3.6-2 7\nns\nMaster transmitter (after enable edge)  \n1.71 ≤ VDD ≤ 3.6-4 0\nth(SD_A_MT) Data output hold time Master tr ansmitter (after enable edge) 10 - ns\n1. Guaranteed by characterization results.\n2. APB clock frequency must be a t least twice SAI clock frequenc y.Table 98. SAI characteristics(1) (continued)\nSymbol Parameter Conditions Min Max Unit \nMS32771V1SAI_SCK_X\nSAI_FS_X\n(output)1/fSCK\nSAI_SD_X\n(transmit)tv(FS)\nSlot n\nSAI_SD_X\n(receive)th(FS)\nSlot n+2tv(SD_MT) th(SD_MT)\nSlot ntsu(SD_MR) th(SD_MR)\nDS11449 Rev 6 191/227STM32L433xx Electrical characteristics\n194Figure 40. SAI slave timing waveforms\nSDMMC characteristics\nUnless otherwise specified , the parameters given in Table  99 for SDIO are derived from \ntests performed under the  ambient temperature, fPCLKx  frequency and VDD supply voltage \nconditions summarized in Table  22: General operating conditions , with the following \nconfiguration:\n• Output speed is set to OSPEEDRy[1:0] = 11\n• Capacitive load C = 30 pF\n• Measurement points are don e at CMOS levels: 0.5 ₓ VDD\nRefer to Section 6.3.14: I/O port characteristics  for more details on the input/output \ncharacteristics.\n          \nTable 99. SD / MMC dynamic characteristics, VDD=2.7 V to 3.6 V(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfPP Clock frequency in data tr ansfer mode - 0 - 50 MHz\n- SDIO_CK/fPCLK2 frequency ratio - - - 4/3 -\ntW(CKL) Clock low time fPP = 50 MHz 8 10 - ns\ntW(CKH) Clock high time fPP = 50 MHz 8 10 - ns\nCMD, D inputs (referenced to CK) in MMC and  SD HS mode\ntISU Input setup time HS fPP = 50 MHz 3.5 - - ns\ntIH Input hold time HS fPP = 50 MHz 2.5 - - ns\nCMD, D outputs (referenced to CK) in MMC and SD HS mode\ntOV Output valid time HS fPP = 50 MHz - 12 13 ns\ntOH Output hold time HS fPP = 50 MHz 10 - - ns\nCMD, D inputs (referenced to CK) in SD default mode\ntISUD Input setup time SD fPP = 50 MHz 3.5 - - ns\ntIHD Input hold time SD fPP = 50 MHz 3 - - nsMS32772V1SAI_SCK_X\nSAI_FS_X\n(input)\nSAI_SD_X\n(transmit)tsu(FS)\nSlot n\nSAI_SD_X\n(receive)tw(CKH_X) th(FS)\nSlot n+2tv(SD_ST) th(SD_ST)\nSlot ntsu(SD_SR)tw(CKL_X)\nth(SD_SR)1/fSCK\nElectrical characteristics STM32L433xx\n192/227 DS11449 Rev 6          \nFigure 41. SDIO high-speed modeCMD, D outputs (referenced to CK) in SD default mode\ntOVD Output valid default time SD fPP = 50 MHz - 2 3 ns\ntOHD Output hold default time SD fPP = 50 MHz 0 - - ns\n1. Guaranteed by characterization results.\nTable 100. eMMC dynami c characteristics, VDD = 1.71 V to 1.9 V(1)(2) \n1. Guaranteed by characterization results.\n2. CLOAD  = 20pF.Symbol Parameter Conditions Min Typ Max Unit\nfPP Clock frequency in data tr ansfer mode - 0 - 50 MHz\n- SDIO_CK/fPCLK2  frequency ratio - - - 4/3 -\ntW(CKL) Clock low time fPP = 50 MHz 8 10 - ns\ntW(CKH) Clock high time fPP = 50 MHz 8 10 - ns\nCMD, D inputs (referen ced to CK) in eMMC mode\ntISU Input setup time HS fPP = 50 MHz 0 - - ns\ntIH Input hold time HS fPP = 50 MHz 1.5 - - ns\nCMD, D outputs (referenc ed to CK) in eMMC mode\ntOV Output valid time HS fPP = 50 MHz - 13.5 15 ns\ntOH Output hold time HS fPP = 50 MHz 9 - - nsTable 99. SD / MMC dynam ic characteristics, VDD=2.7 V to 3.6 V(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS11449 Rev 6 193/227STM32L433xx Electrical characteristics\n194Figure 42. SD default mode\nUSB characteristics\nThe STM32L433xx USB interface is  fully compliant with the USB s pecification version 2.0 \nand is USB-IF certified (for Full-speed device operation).\n          \nCAN (controller area network) interface\nRefer to Section  6.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics  (CAN_TX and CAN_RX).ai14888CK\nD, CMD\n(output)tOVD tOHD\nTable 101. USB electrical characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDUSB USB transceiver operating voltage 3.0(2)-3 . 6 V\nTcrystal_less USB crystal less operation temperature -15 - 85 °C\ntSTARTUP(3)USB transceiver sta rtup time - - 1.0 µs\nRPUI Embedded USB_DP pull-up value during idle 900 1250 1600\nΩ\nRPUREmbedded USB_DP pull-up value during \nreception1400 2300 3200\nZDRV(3)Output driver impedance(4) Driving high \nand low28 36 44 Ω\n1. TA = -40 to 125 °C unless otherwise specified.\n2. The STM32L433xx USB functionality is ensured down to 2.7 V bu t not the full USB electrical characteristics \nwhich are degraded in the 2.7-to-3.0 V voltage range.\n3. Guaranteed by design.\n4. No external termination series  resistors are required on USB_ DP (D+) and USB_DM (D-); the matching \nimpedance is already included in the embedded driver.\nElectrical characteristics STM32L433xx\n194/227 DS11449 Rev 6SWPMI characteristics\nThe Single Wire Protocol Master Interface (SWPMI) and the assoc iated SWPMI_IO \ntransceiver are complia nt with the ETSI TS 102 613 technical sp ecification.\n          Table 102. SWPMI electrical characteristics \nSymbol Parameter Conditions Min Typ Max Unit\ntSWPSTART SWPMI regulator startup timeSWP Class B\n2.7 V ≤ VDD ≤ 3,3V- - 300 μs\ntSWPBIT SWP bit durationVCORE  voltage range 1 500 - -\nns\nVCORE voltage range 2 620 - -\nDS11449 Rev 6 195/227STM32L433xx Package information\n2217 Package information\nIn order to meet enviro nmental requirements, ST offers these de vices in differe nt grades of \nECOPACK packages, depending on their level of environmental com pliance. ECOPACK \nspecifications, grade definitio ns and product status are availa ble at: www.st.com . \nECOPACK is an ST trademark.\n7.1 LQFP100 pac kage information\nThis LQFP is 100 pins, 14 x 14 mm low-profile quad flat package .\nFigure 43. LQFP1 00 - Outline\n1. Drawing is not to scale.\n          Table 103. LQFP100 - Mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nD1 13.800 14.000 14.200 0. 5433 0.5512 0.5591eIDENTIFICATIONPIN 1GAUGE PLANE0.25 mmSEATING PLANE\nD\nD1\nD3\nE3\nE1\nEKccc CC\n1 25261007675 51\n50\n1L_LQFP100_ME_V5A2A\nA1\nL1Lcb\nA1\nPackage information STM32L433xx\n196/227 DS11449 Rev 6Figure 44. LQFP100 - Recommended footprint\n1. Dimensions are expressed in millimeters.\nDevice marking\nThe following figure shows the locations and orientation of the  marking areas versus pin 1. It \nalso gives an example of topside marking.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset /upset marks, which identify the  parts throughout supply \nchain operations, are not indicated below.D3 - 12.000 - - 0.4724 -\nE 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nE1 13.800 14.000 14.200 0. 5433 0.5512 0.5591\nE3 - 12.000 - - 0.4724 -\ne - 0.500 - - 0.0197 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0.0° 3.5° 7.0° 0.0° 3.5° 7.0°\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decim al digits.Table 103. LQFP100 - Mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n75 51\n50 760.5\n0.3\n16.7 14.3\n100 26\n12.3251.2\n16.71\n1L_LQFP100_FP_V1\nDS11449 Rev 6 197/227STM32L433xx Package information\n221Figure 45. LQFP100 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engineering Samp le notification letter are not yet qualified \nand therefore not approved for use in production. ST is not res ponsible for any cons equences resulting \nfrom such use. In no event will ST be liable for the customer u sing any of these engineering samples in \nproduction. ST’s Quality departmen t must be contacted prior to any decision to use these engineering \nsamples to run a qualification activity.MSv40128V2Revision codeProduct identification(1)\nDate codeSTM32L433\nVCT6    A\nYWW\nOptional gate mark\nPin 1  identifier\nPackage information STM32L433xx\n198/227 DS11449 Rev 67.2 UFBGA100 package information\nThis UFBGA is a 100-ball, 7 x 7  mm, 0.50 mm pitch, ultra fine p itch ball grid a rray package. \nFigure 46. UFBGA100 -Outline\n1. Drawing is not to scale.\n          Table 104. UFBGA100 - Mechanical data \nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA - - 0.600 - - 0.0236 \nA1 - - 0.110 - - 0.0043 A2 - 0.450 - - 0.0177 -\nA3 -  0.130 - - 0.0051 0.0094\nA4  - 0.320  - - 0.0126 -\nb 0.240 0.290 0.340 0.0094 0.0114 0.0134 \nD 6.850 7.000 7.150 0.2697 0.2756 0.2815 \nD1  - 5.500  - - 0.2165 -\nE 6.850 7.000 7.150 0.2697 0.2756 0.2815 \nE1  - 5.500  - - 0.2165 -\ne  - 0.500 - - 0.0197 -\nZ  - 0.750  - - 0.0295 -A0C2_ME_V5Seating plane\nA1\ne Z\nZ\nD\nM\nØb (100 balls)AE\nTOP VIEW BOTTOM VIEW1 12A1 ball    \nidentifier\neA A2\nYXZ\nddd Z\nD1E1\neee ZYX\nfffØ\nØM\nMZA3A4\nA1 ball    \nindex area\nDS11449 Rev 6 199/227STM32L433xx Package information\n221Figure 47. UFBGA100 - Recommended footprint\n          \nDevice marking\nThe following figure gives an exam ple of topside marking orient ation versus ball A1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset /upset marks, which identify the  parts throughout supply \nchain operations, are not indicated below.ddd - -  0.080 - -  0.0031\neee - - 0.150 - - 0.0059 \nfff - - 0.050 - - 0.0020 \n1. Values in inches are converted from mm and rounded to 4 decim al digits.\nTable 105. UFBGA100 - Recommended PCB design rules (0.5 mm pitc h BGA) \nDimension Recommended values\nPitch 0.5\nDpad 0.280 mm\nDsm0.370 mm typ. (depends o n the solder mask \nregistration tolerance)\nStencil opening 0.280 mm\nStencil thickness Between  0.100 mm and 0.125 mmTable 104. UFBGA100 - Mech anical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nBGA_WLCSP_FT_V1DsmDpad\nPackage information STM32L433xx\n200/227 DS11449 Rev 6Figure 48. UFBGA100 marki ng (package top view)\n1. Parts marked as ES or E or accompanied by an Engineering Samp le notification letter are not yet qualified \nand therefore not approved for use in production. ST is not res ponsible for any cons equences resulting \nfrom such use. In no event will ST be liable for the customer u sing any of these engineering samples in \nproduction. ST’s Quality departmen t must be contacted prior to any decision to use these engineering \nsamples to run a qualification activity.MSv40918V1Product identification(1)STM32L\n433VCI6\nWWY\nA\nDate code\nPin 1 identifier\nDS11449 Rev 6 201/227STM32L433xx Package information\n2217.3 LQFP64 package information\nThis LQFP is 64-pin , 10 x 10 mm low-profile  quad flat package.\nFigure 49. LQF P64 - Outline\n1. Drawing is not to scale.\n          Table 106. LQFP64 - Mechanical  data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD - 12.000 - - 0.4724 -\nD1 - 10.000 - - 0.3937 -\nD3 - 7.500 - - 0.2953 -\nE - 12.000 - - 0.4724 -\nE1 - 10.000 - - 0.3937 -5W_ME_V3A1A2ASEATING PLANE\nccc C\nbC\nc\nA1\nL\nL1K\nIDENTIFICATIONPIN 1D\nD1\nD3\ne1 16173233 48\n49\n64\nE3\nE1\nEGAUGE PLANE0.25 mm\nPackage information STM32L433xx\n202/227 DS11449 Rev 6Figure 50. LQFP64 - Recommended footprint\n1. Dimensions are expressed in millimeters.\nDevice marking\nThe following figure shows the locations and orientation of the  marking areas versus pin 1. It \nalso gives an example of topside marking.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset /upset marks, which identify the  parts throughout supply \nchain operations, are not indicated below.E3 - 7.500 - - 0.2953 -\ne - 0.500 - - 0.0197 -\nK 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decim al digits.Table 106. LQFP64 - Mechanical  data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n48\n32 49\n64 17\n1 161.20.333\n10.312.7\n10.30.5\n7.8\n12.7\n5W_FP_V1\nDS11449 Rev 6 203/227STM32L433xx Package information\n221Figure 51. LQFP64 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engineering Samp le notification letter are not yet qualified \nand therefore not approved for use in production. ST is not res ponsible for any cons equences resulting \nfrom such use. In no event will ST be liable for the customer u sing any of these engineering samples in \nproduction. ST’s Quality departmen t must be contacted prior to any decision to use these engineering \nsamples to run a qualification activity.MSv40127V1Date code\nPin 1 identifierSTM32L\n433RCT6Product identification(1)Revision code\nA\nYWW\nPackage information STM32L433xx\n204/227 DS11449 Rev 67.4 UFBGA64 package information\nThis UFBGA is a 64 ba lls, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array \npackage.\nFigure 52. UFBGA64 - Outline\n1. Drawing is not to scale.\n          \nA019_ME_V1Seating plane\nA1\neF\nF\nD\nH\nØb (64 balls)AE\nTOP VIEW BOTTOM VIEW1 8eA\nYXZ\nddd Z\nD1E1\neee Z Y X\nfffØ\nØM\nMZA3A4\nA1 ball \nidentifierA1 ball \nindex areaA2\nTable 107. UFBGA64 - Mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.460 0.530 0.600 0.0181 0.0209 0.0236\nA1 0.050 0.080 0.110 0 .0020 0.0031 0.0043\nA2 0.400 0.450 0.500 0.0157 0.0177 0.0197\nA3 0.080 0.130 0.180 0.0031 0.0051 0.0071\nA4 0.270 0.320 0.370 0.0106 0.0126 0.0146\nb 0.170 0.280 0.330 0.0067 0.0110 0.0130\nD 4.850 5.000 5.150 0.1909 0.1969 0.2028\nD1 3.450 3.500 3.550 0.1358 0.1378 0.1398\nE 4.850 5.000 5.150 0.1909 0.1969 0.2028\nE1 3.450 3.500 3.550 0.1358 0.1378 0.1398\ne - 0.500 - - 0.0197 -\nF 0.700 0.750 0.800 0.0276 0.0295 0.0315\nDS11449 Rev 6 205/227STM32L433xx Package information\n221          \nFigure 53. UFBGA64 - Recommended footprint\n          \nDevice marking\nThe following figure gives an exam ple of topside marking orient ation versus ball A1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset /upset marks, which identify the  parts throughout supply \nchain operations, are not indicated below.ddd - - 0.080 - - 0.0031\neee - - 0.150 - - 0.0059\nfff - - 0.050 - - 0.0020\n1. Values in inches are converted from mm and rounded to 4 decim al digits.Table 107. UFBGA64 - Mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nTable 108. UFBGA64 - Recommended PCB design rules (0.5 mm pitch  BGA) \nDimension Recommended values\nPitch 0.5\nDpad 0.280 mm\nDsm0.370 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.280 mm\nStencil thickness Between  0.100 mm and 0.125 mm\nPad trace width 0.100 mmBGA_WLCSP_FT_V1DsmDpad\nPackage information STM32L433xx\n206/227 DS11449 Rev 6Figure 54. UFBGA64 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engineering Samp le notification letter are not yet qualified \nand therefore not approved for use in production. ST is not res ponsible for any cons equences resulting \nfrom such use. In no event will ST be liable for the customer u sing any of these engineering samples in \nproduction. ST’s Quality departmen t must be contacted prior to any decision to use these engineering \nsamples to run a qualification activity.MSv40921V1Product identification(1)32L433C6\nWWY\nA\nDate code\nPin 1 identifier\nDS11449 Rev 6 207/227STM32L433xx Package information\n2217.5 WLCSP64 package information\nThis WLCSP is a 64-ball, 3.141 x  3.127 mm, 0.35 mm pitch wafer level chip sca le package.\nFigure 55. WLCSP64 - Outline\n1. Drawing is not to scale.\n          Table 109. WLCSP64 - Mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.516 0.546 0.576 0.0203 0.0215 0.0227\nA1 - 0.166 - - 0.0065 -\nA2 - 0.380 - - 0.0150 -\nA3(2)- 0.025 - - 0.0010 -A1Bump\neee\nDetail A(rotated 90°)Seating planebBump sidee1\ne2\nee\nG\nF\nWLCSP64_A064_ME_V1Side viewDetail A\nAA2\nWafer back sideD\nEGF\n1 8\nA\nH\nZbbb Z\n(4x)Orientation\nreferenceA1A3\nccc\nddd\naaaZ\nZZYX\nPackage information STM32L433xx\n208/227 DS11449 Rev 6Figure 56. WLCSP64 - Recommended footprint\n          b(3)0.190 0.220 0.250 0.0075 0.0087 0.0098\nD 3.106 3.141 3.176 0.1223 0.1237 0.1250\nE 3.092 3.127 3.162 0.1217 0.1231 0.1245\ne - 0.350 - - 0.0138 -\ne1 - 2.450 - - 0.0965 -\ne2 - 2.450 - - 0.0965 -\nF - 0.3455 - - 0.0136 -\nG - 0.3385 - - 0.0133 -\naaa - - 0.100 - - 0.0039\nbbb - - 0.100 - - 0.0039\nccc - - 0.100 - - 0.0039\nddd - - 0.050 - - 0.0020\neee - - 0.050 - - 0.0020\n1. Values in inches are converted from mm and rounded to 4 decim al digits.\n2. Back side coating.3. Dimension is measured at the maximum bump diameter parallel t o primary datum Z.\nTable 110. WLCSP64 - Recommended  PCB design rules (0.35 mm pitc h) \nDimension Recommended values\nPitch 0.35 mm\nDpad 0.210 mmTable 109. WLCSP64 - Mech anical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nBGA_WLCSP_FT_V1DsmDpad\nDS11449 Rev 6 209/227STM32L433xx Package information\n221Device marking\nThe following figure gives an exam ple of topside marking orient ation versus ball A1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset /upset marks, which identify the  parts throughout supply \nchain operations, are not indicated below.\nFigure 57. WLCSP64 mark ing (package top view)\n1. Parts marked as ES or E or accompanied by an Engineering Samp le notification letter are not yet qualified \nand therefore not approved for use in production. ST is not res ponsible for any cons equences resulting \nfrom such use. In no event will ST be liable for the customer u sing any of these engineering samples in \nproduction. ST’s Quality departmen t must be contacted prior to any decision to use these engineering \nsamples to run a qualification activity.Dsm0.275 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.235 mmStencil thickness 0.100 mmTable 110. WLCSP64 - Recommended PCB design rules (0.35 mm pitc h) (continued)\nDimension Recommended values\nMSv40135V1Date codePin 1 identifier\nL433RC6 Product identification(1)\nRevision code YWWA\nPackage information STM32L433xx\n210/227 DS11449 Rev 67.6 WLCSP49 package information\nThis WLCSP is a 49-ball, 3.141 x  3.127 mm, 0.4 mm pitch wafer l evel chip scale package.\nFigure 58. WLCSP49 - Outline\n1. Drawing is not to scale.Bottom view\nBump side Side view\nFront view\nTop view\nWafer back sideA1 ball locatione1\nF\nG\ne\nee2 E\nDA\nA2Detail AA1bbb Z\nDetail A\n(rotated 90°)Seating planeBump\neeeZ\nOrientation\nreferenceA1\n(4x) DEA3 A2\nb\nWLCSP49_A04Z_ME_V1A1\nb\naaaccc\ndddZ\nZXYZ\nDS11449 Rev 6 211/227STM32L433xx Package information\n221          \n          \nFigure 59. WLCSP49 - Recommended footprintTable 111. WLCSP49 - Mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decim al digits.Min Typ Max Min Typ Max\nA 0.525 0.555 0.585 0.0207 0.0219 0.0230\nA1 - 0.175 - - 0.0069 -\nA2 - 0.380 - - 0.0150 -\nA3(2)\n2. Back side coating- 0.025 - - 0.0010 -\nb(3)\n3. Dimension is measured at the maximum bump diameter parallel t o primary datum Z.0.220 0.250 0.280 0.0087 0.0098 0.0110\nD 3.106 3.141 3.176 0.1223 0.1237 0.1250\nE 3.092 3.127 3.162 0.1217 0.1231 0.1245\ne - 0.400 - - 0.0157 -\ne1 - 2.400 - - 0.0945 -e2 - 2.400 - - 0.0945 -\nF - 0.3705 - - 0.0146 -\nG - 0.3635 - - 0.0143 -\naaa - - 0.100 - - 0.0039\nbbb - - 0.100 - - 0.0039\nccc - - 0.100 - - 0.0039\nddd - - 0.050 - - 0.0020\neee - - 0.050 - - 0.0020\nBGA_WLCSP_FT_V1DsmDpad\nPackage information STM32L433xx\n212/227 DS11449 Rev 6          \nDevice marking\nThe following figure gives an exam ple of topside marking orient ation versus ball A1 identifier \nlocation.\nOther optional marking or inset /upset marks, which identify the  parts throughout supply \nchain operations, are not indicated below.\nFigure 60. WLCSP49 mark ing (package top view)\n1. Parts marked as ES or E or accompanied by an Engineering Samp le notification letter are not yet qualified \nand therefore not approved for use in production. ST is not res ponsible for any cons equences resulting \nfrom such use. In no event will ST be liable for the customer u sing any of these engineering samples in \nproduction. ST’s Quality departmen t must be contacted prior to any decision to use these engineering \nsamples to run a qualification activity.Table 112. WLCSP49 - Recommended PCB design rules (0.4 mm pitch ) \nDimension Recommended values\nPitch 0.4\nDpad 0.225 mm\nDsm0.290 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.250 mm\nStencil thickness 0.100 mm\nMSv40139V1Date codePin 1 identifier\nL433CCY Product identification(1)\nRevision code YWWA\nDS11449 Rev 6 213/227STM32L433xx Package information\n2217.7 LQFP48 package information\nThis LQFP is a 48-pin, 7 x 7 mm low-profile quad flat package\nFigure 61. LQF P48 - Outline\n1. Drawing is not to scale.5B_ME_V2PIN 1\nIDENTIFICATIONccc CC\nD30.25 mm\nGAUGE PLANE\nb\nA1A\nA2\nc\nA1\nL1LD\nD1\nE3\nE1\nE\ne12 1132425 36\n37\n48SEATING\nPLANE\nK\nPackage information STM32L433xx\n214/227 DS11449 Rev 6          Table 113. LQFP48 - Mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decim al digits.Min Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090  - 0.200 0.0035 - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.500  -  - 0.2165 - \nE 8.800 9.000 9.200 0.3465 0.3543 0.3622\nE1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.500  -  - 0.2165  -\ne  - 0.500  -  - 0.0197  -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.080 - - 0.0031\nDS11449 Rev 6 215/227STM32L433xx Package information\n221Figure 62. LQFP48 - Recommended footprint\n1. Dimensions are expressed in millimeters.\nDevice marking\nThe following figure shows the locations and orientation of the  marking areas versus pin 1. It \nalso gives an example of topside marking.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset /upset marks, which identify the  parts throughout supply \nchain operations, are not indicated below.\nFigure 63. LQFP48 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engineering Samp le notification letter are not yet qualified \nand therefore not approved for use in production. ST is not res ponsible for any cons equences resulting 9.70 5.807.30\n1224\n0.20\n7.30\n13736\n1.20\n5.80\n9.700.30251.200.50\nai14911d13 48\nMSv40143V1Date code\nPin 1 identifier433CCT6Product identification(1)\nRevision code\nAYWWSTM32L\nPackage information STM32L433xx\n216/227 DS11449 Rev 6from such use. In no event will ST be liable for the customer u sing any of these engineering samples in \nproduction. ST’s Quality departmen t must be contacted prior to any decision to use these engineering \nsamples to run a qualification activity.\n7.8 UFQFPN48 package information\nThis UFQFPN is a 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fin e pitch quad flat package\nFigure 64. UFQFPN48 - Outline\n1. Drawing is not to scale.\n2. All leads/pads should also be so ldered to the PCB to improve the lead/pad solder joint life.\n3. There is an exposed die pad on the underside of the UFQFPN pa ckage. It is recommended to connect and \nsolder this back-side pad to PCB ground.A0B9_ME_V3DPin 1 identifier\nlaser marking area\nEE\nD\nY\nD2\nE2Exposed pad \narea\nZ1\n48Detail ZR 0.125 typ.1\n48L\nC 0.500x45°\npin1 cornerA\nSeating plane\nA1\nb eddd\nDetail YT\nDS11449 Rev 6 217/227STM32L433xx Package information\n221          \nFigure 65. UFQFPN48 - Recommended footprint\n1. Dimensions are expressed in millimeters.\nDevice marking\nThe following figure gives an exam ple of topside marking orient ation versus ball A1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.Table 114. UFQFPN48 - Mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decim al digits.Min Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197 0.0217 0.0236\nA1 0.000  0.020 0.050 0.0000  0.0008 0.0020\nD 6.900 7.000 7.100 0.2717 0.2756 0.2795\nE 6.900 7.000 7.100 0.2717 0.2756 0.2795\nD2 5.500 5.600 5.700 0.2165 0.2205 0.2244\nE2 5.500 5.600 5.700 0.2165 0.2205 0.2244\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nT - 0.152 - - 0.0060 -\nb 0.200 0.250 0.300 0.0079 0.0098 0.0118\ne - 0.500 - - 0.0197 -\nddd - - 0.080 - - 0.0031\n7.30\n7.300.20\n0.30\n0.550.50\n5.806.20\n6.205.60\n5.605.80\n0.75\nA0B9_FP_V248\n1\n12\n13 24253637\nPackage information STM32L433xx\n218/227 DS11449 Rev 6Other optional marking or inset /upset marks, which identify the  parts throughout supply \nchain operations, are not indicated below.\nFigure 66. UFQFPN48 marking (package top view)\n1. Parts marked as ES or E or accompanied by an Engineering Samp le notification letter are not yet qualified \nand therefore not approved for use in production. ST is not res ponsible for any cons equences resulting \nfrom such use. In no event will ST be liable for the customer u sing any of these engineering samples in \nproduction. ST’s Quality departmen t must be contacted prior to any decision to use these engineering \nsamples to run a qualification activity.MSv40147V1Date code\nPin 1 identifier433CCU6Product identification(1)\nRevision code\nAYWWSTM32L\nDS11449 Rev 6 219/227STM32L433xx Package information\n2217.9 Thermal characteristics\nThe maximum chip junction temperature (TJmax) must never exceed the values given in \nTable  22: General operating conditions .\nThe maximum chip-junction temperature, TJ max, in degrees Celsius , may be calculated \nusing the following equation:\nTJ max = TA max + (PD max x ΘJA)\nWhere:\n• TA max is the maximum ambient temperature in °C,\n• ΘJA is the package junction-to-ambi ent thermal resistance, in °C/W ,\n• PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n• PINT max is the product of all IDDXXX and VDDXXX , expressed in Watts. This is the \nmaximum chip internal power.\nPI/O max represents the maximum powe r dissipation on output pins wh ere:\nPI/O max  = Σ (VOL × IOL) + Σ ((VDDIOx – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\n          \n7.9.1 Reference document\nJESD51-2 Integrated Circuits Ther mal Test Method Environment Co nditions - Natural \nConvection (Still Air). Ava ilable from www.jedec.orgTable 115. Package thermal characteristics \nSymbol Parameter Value Unit\nΘJAThermal resistance junction-ambient  \nUFQFPN48 - 7 × 7 mm / 0.5 mm pitch33\n°C/WThermal resistance junction-ambient  \nLQFP48 - 7 × 7 mm / 0.5 mm pitch57\nThermal resistance junction-ambient  \nWLCSP49 3.141 x 3.127 / 0.4 mm pitch48\nThermal resistance junction-ambient  \nLQFP64 - 10 × 10 mm / 0.5 mm pitch45\nThermal resistance junction-ambient  \nUFBGA64 - 5 × 5 mm / 0.5 mm pitch65\nThermal resistance junction-ambient  \nWLCSP64 3.141 x 3.127 / 0.35 mm pitch46\nThermal resistance junction-ambient  \nLQFP100 - 14 × 14 mm / 0.5 mm pitch42\nThermal resistance junction-ambient  \nUFBGA100 - 7 × 7 mm / 0.5 mm pitch57\nPackage information STM32L433xx\n220/227 DS11449 Rev 67.9.2 Selecting the product temperature range\nWhen ordering the microcontroller, the temperature range is spe cified in the ordering \ninformation scheme shown in Section  8: Ordering information .\nEach temperature range suffix corresponds to a specific guarant eed ambient temperature at \nmaximum dissipation and, to a sp ecific maximum junction tempera ture.\nAs applications do not commonly use the STM32L433xx at maximum dissipation, it is useful \nto calculate the exact power consumption and junction temperatu re to determine which \ntemperature range is best suited to the application.\nThe following examples show how to calculate the temperature ra nge needed for a given \napplication.\nExample 1: High-performance application\nAssuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 82 °C (measured a ccording to JESD51-2), \nIDDmax  = 50 mA, VDD = 3.5 V, maximum 20 I/Os used at the same time in output at lo w \nlevel with IOL = 8 mA, VOL = 0.4 V and maximum 8 I/Os used at the same time in output \nat low level with IOL = 20 mA, VOL= 1.3 V\nPINTmax  = 50 mA × 3.5 V = 175 mW\nPIOmax  = 20 × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW\nThis gives: PINTmax  = 175 mW and PIOmax  = 272 mW:\nPDmax  = 175 + 272 = 447 mW\nUsing the values obtained in Table  115 TJmax is calculated as follows:\n– For LQFP64, 46 °C/W T\nJmax = 82 °C + (46 °C/W × 447 mW) = 82 °C + 20.562 °C = 102.562 °C\nThis is within the range of the suffix 6 version parts (–40 < TJ < 105 °C) see Section  8: \nOrdering information .\nIn this case, parts must be ordered at least with the temperatu re range suffix 6 (see Part \nnumbering).\nNote: With this given PDmax  user can find the TAmax allowed for a given device temperature range \n(order code suffix 6 or 7).\nSuffix 6: TAmax = TJmax - (46°C/W × 447 mW) = 105-20.562 = 84.438 °C\nSuffix 7: TAmax = TJmax - (46°C/W × 447 mW) = 125-20.562 = 104.438 °C\nExample 2: High-temperature application\nUsing the same rules, it is poss ible to address applications th at run at high ambient \ntemperatures with a lo w dissipation, as long as junction temper ature TJ remains within the \nspecified range.\nDS11449 Rev 6 221/227STM32L433xx Package information\n221Assuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 100 °C (measured acc ording to JESD51-2), \nIDDmax  = 20 mA, VDD = 3.5 V, maximum 20 I/Os used at the same time in output at lo w \nlevel with IOL = 8 mA, VOL = 0.4 V\nPINTmax  = 20 mA × 3.5 V = 70 mW\nPIOmax  = 20 × 8 mA × 0.4 V = 64 mW\nThis gives: PINTmax  = 70 mW and PIOmax  = 64 mW:\nPDmax  = 70 + 64 = 134 mW\nThus: PDmax  = 134 mW\nUsing the values obtained in Table  115 TJmax is calculated as follows:\n– For LQFP64, 46 °C/W T\nJmax = 100 °C + (46 °C/W × 134 mW) =  100 °C + 6.164 °C = 106.164 °C\nThis is above the range of the suffix 6 version parts (–40 < TJ < 105 °C).\nIn this case, parts must be ordered at least with the temperatu re range suffix 7 (see \nSection  8: Ordering information ) unless we reduce the power dissipation in order to be able \nto use suffix 6 parts.\nRefer to Figure  67 to select the required temperatu re range (suffix 6 or 7) accor ding to your \nambient temperature or power requirements.\nFigure 67. LQFP64 PD max vs. TA\nMSv32143V1600\n0100200300400500700\n65 75 85 95 105 115 125 135Suffix 6\nSuffix 7PD (mW)\nTA (°C)\nOrdering information STM32L433xx\n222/227 DS11449 Rev 68 Ordering information\n          \nFor a list of available options (such as speed, package) or for  further infor mation on any \naspect of this device contact the nearest ST sales office.Table 116. STM32L433xx ordering information scheme \nExample: STM32 L  433 R C T 6 P TR\nDevice family\nSTM32 = Arm® based 32-bit microcontroller\nProduct type\nL = ultra-low-power\nDevice subfamily\n433: STM32L433xx\nPin count\nC = 48 pins\nR = 64 pins\nV = 100 pins\nFlash memory size\nB = 128 kB of Flash memoryC = 256 KB of F lash memory\nPackage\nT = LQFP  ECOPACK\n®2\nU = QFN  ECOPACK®2\nI = UFBGA ECOPACK®2\nY = CSP ECOPACK®2\nTemperature range\n6 = Industrial temperature range , -40 to 85 °C (105 °C junction )\n7 = Industrial temperature range , -40 to 105 °C (125 °C junctio n)\n3 = Industrial temperature range , -40 to 125 °C (130 °C junctio n)\nOption\nBlank = Standard product ion with integrated LDO\nP = Dedicated pinout su pporting external SMPS\nPacking\nTR = tape and reel\nxxx = programmed parts\nDS11449 Rev 6 223/227STM32L433xx Revision history\n2269 Revision history\n          Table 117. Documen t revision history \nDate Revision Changes\n08-Feb-2016 1 Initial release.\n24-May-2016 2Updated document title.\nUpdated Table 2: STM32L433xx fa mily device features \nand peripheral counts .\nUpdated Section 3.15.3: VBAT battery voltage \nmonitoring .\nUpdated Section 3.26: Universal \nsynchronous/asynchronous receiver transmitter \n(USART) .\nUpdated Table 15: STM32L433xx pin definitions .\nUpdated Table 17: Alternate function AF8 to AF15 .\nUpdated Table 19: Voltage characteristics .\nUpdated Table 22: General operating conditions .\nAdded Figure 20: VREFINT versus temperature .\nUpdated Table 24: Embedded reset and power control \nblock characteristics .\nUpdated Table 26  to Table 30  and Table 41  to Table 51 .\nUpdated Table 51: Low-power mode wakeup timings .\nAdded Table 53: Wakeup time using USART/LPUART .\nUpdated Table 59: MSI oscillator characteristics .\nAdded Table 60: HSI48 oscillator characteristics .\nAdded Figure 27: HSI48 frequency versus temperature .\nUpdated Table 62: PLL, PLLSAI1 characteristics .\nUpdated introduction of Section 6.3.14: I/O port \ncharacteristics .\nAdded note to Figure 30: Recommended NRST pin \nprotection .\nUpdated Table 75: Analog switches booster \ncharacteristics .\nUpdated Table 76: ADC characteristics .\nUpdated Table 84: VREFBUF characteristics .\nUpdated Table 85: COMP characteristics .\nUpdated Table 101: USB electrical characteristics .\nAdded Section : SWPMI characteristics .\nUpdated Table 115: Package thermal characteristics .\n21-Apr-2017 3In whole document:\n– Introduced SMPS product variant\nUpdated Section 2: Description .\nUpdated Table 2: STM32L433xx fa mily device features \nand peripheral counts .\nUpdated Section 3.9.1: Power supply schemes  included \nFigure 2: Power supply overview .\nRevision history STM32L433xx\n224/227 DS11449 Rev 621-Apr-20173\n(continued)Updated Section 3.9.3: Voltage regulator .\nAdded Table 4: STM32L433xx modes overview .\nUpdated Table 6: STM32L433xx peripherals \ninterconnect matrix .\nAdded Section 3.23.5: Infrared interface (IRTIM) .\nUpdated Section 3.26: Universal \nsynchronous/asynchronous receiver transmitter \n(USART) .\nUpdated Figure 6: STM32L433Vx LQFP100 pinout(1).\nUpdated Figure 7: STM32L433Vx UFBGA100 ballout(1).\nUpdated Figure 8: STM32L433Rx LQFP64 pinout(1).\nAdded Figure 9: STM32L433Rx, external SMPS device, \nLQFP64 pinout(1).\nUpdated Figure 10: STM32L433Rx UFBGA64 ballout(1).\nUpdated Figure 11: STM32L433Rx WLCSP64 pinout(1).\nUpdated Figure 12: STM32L433Cx WLCSP49 pinout(1).\nUpdated Figure 13: STM32L433Cx LQFP48 pinout(1).\nUpdated Figure 14: STM32L433Cx UFQFPN48 \npinout(1).\nUpdated Table 15: STM32L433xx pin definitions .\nUpdated Figure 19: Current consumption measurement \nscheme with and without external SMPS power supply .\nUpdated Section 6.2: Absolu te maximum ratings  \nincluding Table 19: Voltage characteristics .\nAdded SMPS note to Table 20: Current characteristics . \nUpdated Table 22: General operating conditions .\nUpdated Section 6.3.5: Supply current characteristics .\nAdded Table 27: Current consumption in Run modes, \ncode with data processing r unning from Flash, ART \nenable (Cache ON Prefetch OFF) and power supplied \nby external SMPS (VDD12 = 1.10 V) .\nAdded Table 27: Current consumption in Run modes, \ncode with data processing r unning from Flash, ART \nenable (Cache ON Prefetch OFF) and power supplied \nby external SMPS (VDD12 = 1.10 V) .\nAdded Table 29: Current consumption in Run modes, \ncode with data processing r unning from Flash, ART \ndisable and power supplied by external SMPS (VDD12 = 1.10 V) .\nAdded Table 31: Current consumption in Run, code with \ndata processing running from SRAM1 and power \nsupplied by external SMPS (VDD12 = 1.10 V) .\nAdded Table 33: Typical current consumption in Run, \nwith different codes running from Flash, ART enable \n(Cache ON Prefetch OFF) and power supplied by external SMPS (VDD12 = 1.10 V) .\nAdded Table 34: Typical current consumption in Run, \nwith different codes running from Flash, ART enable \n(Cache ON Prefetch OFF) and power supplied by \nexternal SMPS (VDD12 = 1.05 V) .Table 117. Document revision history (continued)\nDate Revision Changes\nDS11449 Rev 6 225/227STM32L433xx Revision history\n22621-Apr-20173\n(continued)Added Table 36: Typical current consumption in Run \nmodes, with different codes running from Flash, ART \ndisable and power supplied by external SMPS (VDD12 = 1.10 V) .\nAdded Table 36: Typical current consumption in Run \nmodes, with different codes running from Flash, ART \ndisable and power supplied by external SMPS (VDD12 \n= 1.10 V) .\nAdded Table 37: Typical current consumption in Run \nmodes, with different codesrunning from Flash, ART disable and power supplied by external SMPS (VDD12 \n= 1.05 V) .\nAdded Table 39: Typical current consumption in Run, \nwith different codesrunning from SRAM1 and power \nsupplied by external SMPS (VDD12 = 1.10 V) .\nAdded Table 40: Typical current consumption in Run, \nwith different codesrunning from SRAM1 and power \nsupplied by external SMPS (VDD12 = 1.05 V) .\nAdded Table 42: Current consum ption in Sleep, Flash \nON and power supplied by external SMPS (VDD12 = \n1.10 V) .\nUpdated Section 6.3.5: Supply current characteristics .\nUpdated Table 69: I/O current injection susceptibility .\nUpdated Table 70: I/O static characteristics .\nUpdated Section 6.3.18: Analog-to-Digital converter \ncharacteristics .\nUpdated Table 82: DAC characteristics .\nAdded Ibias pa rameter on Table 100: COMP \ncharacteristics .\nUpdated Section 7: Package information .\nUpdated Section 8: Ordering information .\n12-Jun-2017 4Added 1x LPUART on cover page.\nUpdated Reference Manual title when referring to \nRM0394.\nUpdated Table 4: STM32L433xx modes overview .\nUpdated Figure 4: Clock tree .\nRemoved footnote in Table 15: STM32L433xx pin \ndefinitions .\nUpdated Table 70: I/O static characteristics .\nAdded F\nADC min in Table 76: ADC characteristics .\nUpdated footnote below Table 32: Typical connection \ndiagram using the ADC .\nUpdated Table 104: UFBGA100 - Mechanical data .Table 117. Document revision history (continued)\nDate Revision Changes\nRevision history STM32L433xx\n226/227 DS11449 Rev 6          21-May-2018 5Updated DAC terminology in all the document for \nclarification: single DAC inst ance (= DAC1) with 2 output \nchannels.\nAdded ECOPACK2® information in Features .\nUpdated Section 3.9.1: Power supply schemes .\nAdded Figure 3: Power-up/down sequence .\nUpdated Clock-out capability in Section 3.11: Clocks \nand startup .\nUpdated Figure 4: Clock tree .\nUpdated Section 3.14.1: Nested vectored interrupt \ncontroller (NVIC) .\nUpdated Section 6.3.2: Operating conditions at power-\nup / power-down .\nUpdated ACoeff in Table 25: Embedded internal voltage \nreference .\nUpdated Table 70: I/O static characteristics .\nAdded Section 6.3.16: Extended interrupt and event \ncontroller input (EXT I) characteristics .\n21-May-2021 6Added patented technology d isclaimer on cover page.\nCompleted information of cover page package \nsilhouettes.\nUpdated reference manual title in Section 1: \nIntroduction .\nAdded errata sheet reference in Section 1: Introduction .\nUpdated Section 3.7: Boot modes .\nUpdated master versus slave SPI throughput in \nSection 3.28: Serial peripheral interface (SPI) .\nAdded Note after Table 14: Legend/abbreviations used \nin the pinout table .\nUpdated ∆VDD(MSI) max (Range 8 to 11) in Table 74: \nMSI oscillator characteristics.\nAdded Note in Section 6.3.14: I/O port characteristics .\nAdded paragraph about PC13, PC14 and PC15 \nlimitation to 3 ma in Section : Output driving current  and \nupdated Table 71: Output voltage characteristics  \naccordingly.\nAdded Vhys min and max values in Table 85: COMP \ncharacteristics .\nUpdated R value in Table 88: VBAT monitoring \ncharacteristics .\nUpdated Figure 38: Quad SPI timing diagram - DDR \nmode .\nAdded tSTARTUP  in Table 101: USB electrical \ncharacteristics .\nMultiple updates through all Section 4: Pinouts and pin \ndescription  including tables and figures.Table 117. Document revision history (continued)\nDate Revision Changes\nDS11449 Rev 6 227/227STM32L433xx\n227IMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the r ight to make changes, corrections, enhancements, modifications,  and \nimprovements to ST products and/or to this document at any time  without notice. Purchasers should obtain the latest relevant i nformation on \nST products before placing orders. ST products are sold pursuan t to ST’s terms and conditions of sale in place at the time of order \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, an d use of ST products and ST assumes no liability for applicatio n assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property ri ght is granted by ST herein.\nResale of ST products with provisions different from the inform ation set forth herein shall void any warranty granted by ST fo r such product.\nST and the ST logo are trademarks of ST. For additional informa tion about ST trademarks, please refer to www.st.com/trademarks . All other \nproduct or service names are the property of their respective o wners.\nInformation in this document supersedes and replaces informatio n previously supplied in any prior versions of this document.\n© 2021 STMicroelectronics – All rights reserved\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n STMicroelectronics:   \n\xa0 STM32L433CCT3TR\xa0 STM32L433RCT3TR\n'}]
!==============================================================================!
### STM32L433CCT6 Summary

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Operating Voltage (VDD): 1.71 V to 3.6 V
  - VDD12 (External SMPS): 1.05 V to 1.32 V
  - VBAT (Backup): 1.55 V to 3.6 V

- **Current Ratings:**
  - Supply current in Run mode: Up to 3.08 mA (at 80 MHz)
  - Low-power Run mode: 211 µA (at 2 MHz)
  - Shutdown mode: 0.01 µA (with RTC disabled)

- **Power Consumption:**
  - Typical current consumption in Run mode: 3.07 mA (at 80 MHz)
  - Low-power modes can reduce consumption to as low as 8 nA.

- **Operating Temperature Range:**
  - Ambient: -40 °C to +85 °C / +105 °C / +125 °C
  - Junction: -40 °C to +105 °C / +125 °C / +130 °C

- **Package Type:**
  - Available in multiple packages: LQFP48, LQFP64, LQFP100, UFBGA64, UFBGA100, WLCSP49, WLCSP64.

- **Special Features:**
  - Ultra-low-power consumption with FlexPowerControl.
  - Integrated peripherals including USB FS, LCD controller, and multiple communication interfaces (I2C, SPI, USART).
  - 12-bit ADC with up to 5 Msps, 2 DAC channels, and various timers.
  - Capacitive sensing support with up to 21 channels.
  - Memory protection unit (MPU) and advanced security features.

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E: Level 2.

**Description:**
The STM32L433CCT6 is an ultra-low-power microcontroller based on the Arm® Cortex®-M4 architecture, featuring a floating-point unit (FPU) and operating at frequencies up to 80 MHz. It integrates a rich set of peripherals, including high-speed Flash memory (up to 256 KB), SRAM (64 KB), and various analog and digital interfaces, making it suitable for a wide range of applications.

**Typical Applications:**
- **Wearable Devices:** Due to its low power consumption and integrated sensors.
- **IoT Devices:** Ideal for battery-operated devices that require efficient power management.
- **Medical Devices:** Used in portable medical equipment for monitoring and data processing.
- **Consumer Electronics:** Suitable for applications requiring touch sensing and LCD control.
- **Industrial Automation:** Can be utilized in control systems and data acquisition.

This microcontroller is designed for applications where energy efficiency is critical, while still providing robust processing capabilities and a wide range of connectivity options.