# Reading pref.tcl
# do mux4x1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/thays/Desktop/Logica_Pura_/mux4x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:48:55 on Oct 09,2024
# vcom -reportprogress 300 -93 -work work C:/Users/thays/Desktop/Logica_Pura_/mux4x1.vhd 
# -- Loading package STANDARD
# -- Compiling entity mux4x1
# -- Compiling architecture v_logica_pura of mux4x1
# -- Compiling architecture v_WHEN_ELSE of mux4x1
# -- Loading entity mux4x1
# -- Compiling architecture v_WITH_SELECT of mux4x1
# -- Loading entity mux4x1
# -- Compiling configuration cfg_ifsc
# -- Loading entity mux4x1
# -- Loading architecture v_logica_pura of mux4x1
# End time: 09:48:55 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.mux4x1(v_logica_pura)
# vsim work.mux4x1(v_logica_pura) 
# Start time: 09:48:59 on Oct 09,2024
# Loading std.standard
# Loading work.mux4x1(v_logica_pura)
add wave -position end  sim:/mux4x1/X
add wave -position end  sim:/mux4x1/Sel
add wave -position end  sim:/mux4x1/Y
do tb_mux4x1_v1.do
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:07 on Oct 09,2024
# vcom -reportprogress 300 -93 -work work ../../mux4x1.vhd 
# -- Loading package STANDARD
# -- Compiling entity mux4x1
# -- Compiling architecture v_logica_pura of mux4x1
# -- Compiling architecture v_WHEN_ELSE of mux4x1
# -- Loading entity mux4x1
# -- Compiling architecture v_WITH_SELECT of mux4x1
# -- Loading entity mux4x1
# -- Compiling configuration cfg_ifsc
# -- Loading entity mux4x1
# -- Loading architecture v_logica_pura of mux4x1
# End time: 09:51:08 on Oct 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:51:08 on Oct 09,2024
# vcom -reportprogress 300 -93 -work work ../../mux4x1.vhd 
# -- Loading package STANDARD
# -- Compiling entity mux4x1
# -- Compiling architecture v_logica_pura of mux4x1
# -- Compiling architecture v_WHEN_ELSE of mux4x1
# -- Loading entity mux4x1
# -- Compiling architecture v_WITH_SELECT of mux4x1
# -- Loading entity mux4x1
# -- Compiling configuration cfg_ifsc
# -- Loading entity mux4x1
# -- Loading architecture v_logica_pura of mux4x1
# End time: 09:51:08 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:51:09 on Oct 09,2024, Elapsed time: 0:02:10
# Errors: 0, Warnings: 0
# vsim work.mux4x1(v_logica_pura) 
# Start time: 09:51:09 on Oct 09,2024
# Loading std.standard
# Loading work.mux4x1(v_logica_pura)
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/thays/Desktop/Logica_Pura_/simulation/modelsim/wave_v1.do
# End time: 09:51:41 on Oct 09,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
