module regFile(input logic clk, input logic we3, input logic [3:0] ra1, ra2, ra3, input logic [31:0] wd3, r15, output logic [31:0] rd1, rd2);
					
	
	always_ff @(posedge clk) begin
		
		
		
	end
		
	
endmodule 