xst -intstyle ise -ifn "D:/141083_141089/hcsynteza2/topsim.xst" -ofn "D:/141083_141089/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "D:/141083_141089/hcsynteza2/topsim.xst" -ofn "D:/141083_141089/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "D:/141083_141089/hcsynteza2/topsim.xst" -ofn "D:/141083_141089/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "D:/141083_141089/hcsynteza2/topsim.xst" -ofn "D:/141083_141089/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "D:/141083_141089/hcsynteza2/topsim.xst" -ofn "D:/141083_141089/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "D:/141083_141089/hcsynteza2/topsim.xst" -ofn "D:/141083_141089/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "D:/141083_141089/hcsynteza2/topsim.xst" -ofn "D:/141083_141089/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "D:/141083_141089/hcsynteza2/topsim.xst" -ofn "D:/141083_141089/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "D:/141083_141089/hcsynteza2/topsim.xst" -ofn "D:/141083_141089/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "D:/141083_141089/hcsynteza2/topsim.xst" -ofn "D:/141083_141089/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "D:/141083_141089/hcsynteza2/topsim.xst" -ofn "D:/141083_141089/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "D:/141083_141089/hcsynteza2/topsim.xst" -ofn "D:/141083_141089/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/lab/hcsynteza2/topsim.xst" -ofn "/home/ise/FPGA/lab/hcsynteza2/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 topsim.ngc topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
xst -intstyle ise -ifn "/home/ise/FPGA/hc driver/hcsynteza/topsim.xst" -ofn "/home/ise/FPGA/hc driver/hcsynteza/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 "topsim.ngc" topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
bitgen -intstyle ise -f topsim.ut topsim.ncd 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
xst -intstyle ise -ifn "/home/ise/FPGA/hc driver/hcsynteza/topsim.xst" -ofn "/home/ise/FPGA/hc driver/hcsynteza/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 "topsim.ngc" topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
xst -intstyle ise -ifn "/home/ise/FPGA/hc driver/hcsynteza/topsim.xst" -ofn "/home/ise/FPGA/hc driver/hcsynteza/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 "topsim.ngc" topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
xst -intstyle ise -ifn "/home/ise/FPGA/hc driver/hcsynteza/topsim.xst" -ofn "/home/ise/FPGA/hc driver/hcsynteza/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 "topsim.ngc" topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
xst -intstyle ise -ifn "/home/ise/FPGA/hc driver/hcsynteza/topsim.xst" -ofn "/home/ise/FPGA/hc driver/hcsynteza/topsim.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc top.ucf -p xc3s500e-fg320-4 "topsim.ngc" topsim.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o topsim_map.ncd topsim.ngd topsim.pcf 
par -w -intstyle ise -ol high -t 1 topsim_map.ncd topsim.ncd topsim.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml topsim.twx topsim.ncd -o topsim.twr topsim.pcf -ucf top.ucf 
