{"vcs1":{"timestamp_begin":1682292338.377389780, "rt":1.05, "ut":0.28, "st":0.23}}
{"vcselab":{"timestamp_begin":1682292339.502791146, "rt":1.12, "ut":0.32, "st":0.14}}
{"link":{"timestamp_begin":1682292340.684596388, "rt":0.77, "ut":0.11, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682292337.963156947}
{"VCS_COMP_START_TIME": 1682292337.963156947}
{"VCS_COMP_END_TIME": 1682292627.101730270}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338320}}
{"stitch_vcselab": {"peak_mem": 222564}}
