// Seed: 1667044986
module module_0;
  assign id_1 = id_1[1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1[1] = id_4 > 1;
  assign id_3 = 1;
  module_0();
  wire id_5, id_6;
endmodule
module module_2 (
    output tri0 id_0,
    output tri1 void id_1,
    output tri1 id_2,
    input tri id_3,
    input tri id_4,
    input wire id_5,
    input wire id_6,
    input wand id_7
);
  wire id_9;
  module_0();
endmodule
