# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model multiclock_reader_writer
.inputs clock addr_read[0] addr_read[1] addr_read[2] addr_write[0] addr_write[1] addr_write[2] in[0] in[1] in[2] in[3]
.outputs out[0] out[1] out[2] out[3]
.subckt $dff CLK=clock D[0]=addr_read_$memrd_ADDR_DATA[0] D[1]=addr_read_$memrd_ADDR_DATA[1] D[2]=addr_read_$memrd_ADDR_DATA[2] D[3]=addr_read_$memrd_ADDR_DATA[3] Q[0]=out[0] Q[1]=out[1] Q[2]=out[2] Q[3]=out[3]
.param CLK_POLARITY 0
.param WIDTH 00000000000000000000000000000100
.subckt $mem RD_ADDR[0]=addr_read[0] RD_ADDR[1]=addr_read[1] RD_ADDR[2]=addr_read[2] RD_CLK=$undef RD_DATA[0]=addr_read_$memrd_ADDR_DATA[0] RD_DATA[1]=addr_read_$memrd_ADDR_DATA[1] RD_DATA[2]=addr_read_$memrd_ADDR_DATA[2] RD_DATA[3]=addr_read_$memrd_ADDR_DATA[3] RD_DATA[4]=addr_read_$memrd_ADDR_DATA[4] RD_DATA[5]=addr_read_$memrd_ADDR_DATA[5] RD_DATA[6]=addr_read_$memrd_ADDR_DATA[6] RD_DATA[7]=addr_read_$memrd_ADDR_DATA[7] RD_EN=$undef WR_ADDR[0]=addr_write[0] WR_ADDR[1]=addr_write[1] WR_ADDR[2]=addr_write[2] WR_CLK=clock WR_DATA[0]=in[0] WR_DATA[1]=in[1] WR_DATA[2]=in[2] WR_DATA[3]=in[3] WR_DATA[4]=$false WR_DATA[5]=$false WR_DATA[6]=$false WR_DATA[7]=$false WR_EN[0]=$true WR_EN[1]=$true WR_EN[2]=$true WR_EN[3]=$true WR_EN[4]=$true WR_EN[5]=$true WR_EN[6]=$true WR_EN[7]=$true
.param ABITS 00000000000000000000000000000011
.param INIT xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param MEMID "\\register"
.param OFFSET 00000000000000000000000000000000
.param RD_CLK_ENABLE 0
.param RD_CLK_POLARITY 0
.param RD_PORTS 00000000000000000000000000000001
.param RD_TRANSPARENT 0
.param SIZE 00000000000000000000000000000100
.param WIDTH 00000000000000000000000000001000
.param WR_CLK_ENABLE 1
.param WR_CLK_POLARITY 1
.param WR_PORTS 00000000000000000000000000000001
.end
