{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698006688515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698006688516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 22 13:31:28 2023 " "Processing started: Sun Oct 22 13:31:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698006688516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006688516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006688516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698006688926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698006688926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file upc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upcreg " "Found entity 1: upcreg" {  } { { "upc_reg.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/upc_reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698006694608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/rom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698006694609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robs_data_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file robs_data_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 robs_datapath " "Found entity 1: robs_datapath" {  } { { "robs_data_path.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/robs_data_path.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698006694611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robs_control_unit_micro.sv 1 1 " "Found 1 design units, including 1 entities, in source file robs_control_unit_micro.sv" { { "Info" "ISGN_ENTITY_NAME" "1 robs_control_unit_micro " "Found entity 1: robs_control_unit_micro" {  } { { "robs_control_unit_micro.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/robs_control_unit_micro.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698006694613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robsmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file robsmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 robsmult " "Found entity 1: robsmult" {  } { { "robsmult.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/robsmult.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698006694615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robertsonstest.sv 1 1 " "Found 1 design units, including 1 entities, in source file robertsonstest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 robertsonstest " "Found entity 1: robertsonstest" {  } { { "robertsonstest.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/robertsonstest.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698006694617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_register " "Found entity 1: right_shift_register" {  } { { "right_shift_register.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/right_shift_register.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698006694619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_hl.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_hl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_hl " "Found entity 1: register_hl" {  } { { "register_hl.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/register_hl.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698006694620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698006694622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/mux5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698006694624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/mux3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698006694626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698006694627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_down.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_down.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_down " "Found entity 1: counter_down" {  } { { "counter_down.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/counter_down.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698006694629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/addsub.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698006694631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "robs_control_unit_micro " "Elaborating entity \"robs_control_unit_micro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698006694658 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done robs_control_unit_micro.sv(29) " "Inferred latch for \"done\" at robs_control_unit_micro.sv(29)" {  } { { "robs_control_unit_micro.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/robs_control_unit_micro.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006694659 "|robsmult|robs_control_unit_micro:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcreg upcreg:upc_reg " "Elaborating entity \"upcreg\" for hierarchy \"upcreg:upc_reg\"" {  } { { "robs_control_unit_micro.sv" "upc_reg" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/robs_control_unit_micro.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698006694659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 upc_reg.sv(14) " "Verilog HDL assignment warning at upc_reg.sv(14): truncated value with size 32 to match size of target (5)" {  } { { "upc_reg.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/upc_reg.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698006694660 "|robsmult|robs_control_unit_micro:cu|upcreg:upc_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:cs_mux " "Elaborating entity \"mux5\" for hierarchy \"mux5:cs_mux\"" {  } { { "robs_control_unit_micro.sv" "cs_mux" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/robs_control_unit_micro.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698006694660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:control_memory " "Elaborating entity \"rom\" for hierarchy \"rom:control_memory\"" {  } { { "robs_control_unit_micro.sv" "control_memory" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab1/Lab1working/lab1/robs_control_unit_micro.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698006694661 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698006695012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698006695236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698006695236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698006695279 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698006695279 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698006695279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698006695279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698006695295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 22 13:31:35 2023 " "Processing ended: Sun Oct 22 13:31:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698006695295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698006695295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698006695295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698006695295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698006699155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698006699155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 22 13:31:39 2023 " "Processing started: Sun Oct 22 13:31:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698006699155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1698006699155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Lab1 -c Lab1 --netlist_type=sgate " "Command: quartus_npp Lab1 -c Lab1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1698006699155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1698006699366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698006699377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 22 13:31:39 2023 " "Processing ended: Sun Oct 22 13:31:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698006699377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698006699377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698006699377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1698006699377 ""}
