<stg><name>pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5</name>


<trans_list>

<trans id="98" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc64.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc64.i:0 %i_32 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_32"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc64.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc64.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc64.i:3 %icmp_ln416 = icmp_eq  i3 %i_32, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln416"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc64.i:4 %i_33 = add i3 %i_32, i3 1

]]></Node>
<StgValue><ssdm name="i_33"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc64.i:5 %br_ln416 = br i1 %icmp_ln416, void %for.inc64.split.i, void %keccak_absorb.19.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="3">
<![CDATA[
for.inc64.split.i:0 %zext_ln416 = zext i3 %i_32

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc64.split.i:2 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_32, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="6">
<![CDATA[
for.inc64.split.i:3 %zext_ln31 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc64.split.i:4 %add_ln31 = add i8 %zext_ln31, i8 160

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="8">
<![CDATA[
for.inc64.split.i:5 %zext_ln31_16 = zext i8 %add_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_16"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:6 %seed_addr = getelementptr i8 %seed, i64 0, i64 %zext_ln31_16

]]></Node>
<StgValue><ssdm name="seed_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:7 %seed_load = load i8 %seed_addr

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.split.i:8 %or_ln31 = or i6 %shl_ln, i6 1

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="6">
<![CDATA[
for.inc64.split.i:9 %zext_ln31_17 = zext i6 %or_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_17"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc64.split.i:10 %add_ln31_8 = add i8 %zext_ln31_17, i8 160

]]></Node>
<StgValue><ssdm name="add_ln31_8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="8">
<![CDATA[
for.inc64.split.i:11 %zext_ln31_18 = zext i8 %add_ln31_8

]]></Node>
<StgValue><ssdm name="zext_ln31_18"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:12 %seed_addr_1 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_18

]]></Node>
<StgValue><ssdm name="seed_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:13 %seed_load_1 = load i8 %seed_addr_1

]]></Node>
<StgValue><ssdm name="seed_load_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:51 %state_s_addr = getelementptr i64 %state_s, i64 0, i64 %zext_ln416

]]></Node>
<StgValue><ssdm name="state_s_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split.i:52 %state_s_load = load i5 %state_s_addr

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc64.split.i:55 %store_ln416 = store i3 %i_33, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
keccak_absorb.19.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:7 %seed_load = load i8 %seed_addr

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:13 %seed_load_1 = load i8 %seed_addr_1

]]></Node>
<StgValue><ssdm name="seed_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.split.i:14 %or_ln31_7 = or i6 %shl_ln, i6 2

]]></Node>
<StgValue><ssdm name="or_ln31_7"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="6">
<![CDATA[
for.inc64.split.i:15 %zext_ln31_19 = zext i6 %or_ln31_7

]]></Node>
<StgValue><ssdm name="zext_ln31_19"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc64.split.i:16 %add_ln31_9 = add i8 %zext_ln31_19, i8 160

]]></Node>
<StgValue><ssdm name="add_ln31_9"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="8">
<![CDATA[
for.inc64.split.i:17 %zext_ln31_20 = zext i8 %add_ln31_9

]]></Node>
<StgValue><ssdm name="zext_ln31_20"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:18 %seed_addr_2 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_20

]]></Node>
<StgValue><ssdm name="seed_addr_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:19 %seed_load_2 = load i8 %seed_addr_2

]]></Node>
<StgValue><ssdm name="seed_load_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.split.i:20 %or_ln31_8 = or i6 %shl_ln, i6 3

]]></Node>
<StgValue><ssdm name="or_ln31_8"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="6">
<![CDATA[
for.inc64.split.i:21 %zext_ln31_21 = zext i6 %or_ln31_8

]]></Node>
<StgValue><ssdm name="zext_ln31_21"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc64.split.i:22 %add_ln31_10 = add i8 %zext_ln31_21, i8 160

]]></Node>
<StgValue><ssdm name="add_ln31_10"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="8">
<![CDATA[
for.inc64.split.i:23 %zext_ln31_22 = zext i8 %add_ln31_10

]]></Node>
<StgValue><ssdm name="zext_ln31_22"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:24 %seed_addr_3 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_22

]]></Node>
<StgValue><ssdm name="seed_addr_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:25 %seed_load_3 = load i8 %seed_addr_3

]]></Node>
<StgValue><ssdm name="seed_load_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="5">
<![CDATA[
for.inc64.split.i:52 %state_s_load = load i5 %state_s_addr

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:19 %seed_load_2 = load i8 %seed_addr_2

]]></Node>
<StgValue><ssdm name="seed_load_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:25 %seed_load_3 = load i8 %seed_addr_3

]]></Node>
<StgValue><ssdm name="seed_load_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.split.i:26 %or_ln31_9 = or i6 %shl_ln, i6 4

]]></Node>
<StgValue><ssdm name="or_ln31_9"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="6">
<![CDATA[
for.inc64.split.i:27 %zext_ln31_23 = zext i6 %or_ln31_9

]]></Node>
<StgValue><ssdm name="zext_ln31_23"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc64.split.i:28 %add_ln31_11 = add i8 %zext_ln31_23, i8 160

]]></Node>
<StgValue><ssdm name="add_ln31_11"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
for.inc64.split.i:29 %zext_ln31_24 = zext i8 %add_ln31_11

]]></Node>
<StgValue><ssdm name="zext_ln31_24"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:30 %seed_addr_4 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_24

]]></Node>
<StgValue><ssdm name="seed_addr_4"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:31 %seed_load_4 = load i8 %seed_addr_4

]]></Node>
<StgValue><ssdm name="seed_load_4"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.split.i:32 %or_ln31_10 = or i6 %shl_ln, i6 5

]]></Node>
<StgValue><ssdm name="or_ln31_10"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="6">
<![CDATA[
for.inc64.split.i:33 %zext_ln31_25 = zext i6 %or_ln31_10

]]></Node>
<StgValue><ssdm name="zext_ln31_25"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc64.split.i:34 %add_ln31_12 = add i8 %zext_ln31_25, i8 160

]]></Node>
<StgValue><ssdm name="add_ln31_12"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
for.inc64.split.i:35 %zext_ln31_26 = zext i8 %add_ln31_12

]]></Node>
<StgValue><ssdm name="zext_ln31_26"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:36 %seed_addr_5 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_26

]]></Node>
<StgValue><ssdm name="seed_addr_5"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:37 %seed_load_5 = load i8 %seed_addr_5

]]></Node>
<StgValue><ssdm name="seed_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:31 %seed_load_4 = load i8 %seed_addr_4

]]></Node>
<StgValue><ssdm name="seed_load_4"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:37 %seed_load_5 = load i8 %seed_addr_5

]]></Node>
<StgValue><ssdm name="seed_load_5"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.split.i:38 %or_ln31_11 = or i6 %shl_ln, i6 6

]]></Node>
<StgValue><ssdm name="or_ln31_11"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="6">
<![CDATA[
for.inc64.split.i:39 %zext_ln31_27 = zext i6 %or_ln31_11

]]></Node>
<StgValue><ssdm name="zext_ln31_27"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc64.split.i:40 %add_ln31_13 = add i8 %zext_ln31_27, i8 160

]]></Node>
<StgValue><ssdm name="add_ln31_13"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
for.inc64.split.i:41 %zext_ln31_28 = zext i8 %add_ln31_13

]]></Node>
<StgValue><ssdm name="zext_ln31_28"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:42 %seed_addr_6 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_28

]]></Node>
<StgValue><ssdm name="seed_addr_6"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:43 %seed_load_6 = load i8 %seed_addr_6

]]></Node>
<StgValue><ssdm name="seed_load_6"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.split.i:44 %or_ln31_12 = or i6 %shl_ln, i6 7

]]></Node>
<StgValue><ssdm name="or_ln31_12"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="6">
<![CDATA[
for.inc64.split.i:45 %zext_ln31_29 = zext i6 %or_ln31_12

]]></Node>
<StgValue><ssdm name="zext_ln31_29"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc64.split.i:46 %add_ln31_14 = add i8 %zext_ln31_29, i8 160

]]></Node>
<StgValue><ssdm name="add_ln31_14"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
for.inc64.split.i:47 %zext_ln31_30 = zext i8 %add_ln31_14

]]></Node>
<StgValue><ssdm name="zext_ln31_30"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc64.split.i:48 %seed_addr_7 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_30

]]></Node>
<StgValue><ssdm name="seed_addr_7"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:49 %seed_load_7 = load i8 %seed_addr_7

]]></Node>
<StgValue><ssdm name="seed_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc64.split.i:1 %specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln386"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:43 %seed_load_6 = load i8 %seed_addr_6

]]></Node>
<StgValue><ssdm name="seed_load_6"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
for.inc64.split.i:49 %seed_load_7 = load i8 %seed_addr_7

]]></Node>
<StgValue><ssdm name="seed_load_7"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
for.inc64.split.i:50 %r_15_7_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %seed_load_7, i8 %seed_load_6, i8 %seed_load_5, i8 %seed_load_4, i8 %seed_load_3, i8 %seed_load_2, i8 %seed_load_1, i8 %seed_load

]]></Node>
<StgValue><ssdm name="r_15_7_i"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc64.split.i:53 %xor_ln417 = xor i64 %state_s_load, i64 %r_15_7_i

]]></Node>
<StgValue><ssdm name="xor_ln417"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc64.split.i:54 %store_ln417 = store i64 %xor_ln417, i5 %state_s_addr

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.split.i:56 %br_ln416 = br void %for.inc64.i

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="99" name="seed" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="seed"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="state_s" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state_s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="102" from="StgValue_101" to="i" fromId="101" toId="8">
</dataflow>
<dataflow id="104" from="StgValue_103" to="store_ln0" fromId="103" toId="9">
</dataflow>
<dataflow id="105" from="i" to="store_ln0" fromId="8" toId="9">
</dataflow>
<dataflow id="106" from="i" to="i_32" fromId="8" toId="11">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="107" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specpipeline_ln0" fromId="109" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specpipeline_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="113" from="StgValue_101" to="specpipeline_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="114" from="StgValue_111" to="specpipeline_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="116" from="p_str" to="specpipeline_ln0" fromId="115" toId="12">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="117" toId="13">
</dataflow>
<dataflow id="120" from="StgValue_119" to="empty" fromId="119" toId="13">
</dataflow>
<dataflow id="121" from="StgValue_119" to="empty" fromId="119" toId="13">
</dataflow>
<dataflow id="122" from="StgValue_119" to="empty" fromId="119" toId="13">
</dataflow>
<dataflow id="123" from="i_32" to="icmp_ln416" fromId="11" toId="14">
</dataflow>
<dataflow id="125" from="StgValue_124" to="icmp_ln416" fromId="124" toId="14">
</dataflow>
<dataflow id="126" from="i_32" to="i_33" fromId="11" toId="15">
</dataflow>
<dataflow id="128" from="StgValue_127" to="i_33" fromId="127" toId="15">
</dataflow>
<dataflow id="129" from="icmp_ln416" to="br_ln416" fromId="14" toId="16">
</dataflow>
<dataflow id="130" from="i_32" to="zext_ln416" fromId="11" toId="17">
</dataflow>
<dataflow id="132" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln" fromId="131" toId="18">
</dataflow>
<dataflow id="133" from="i_32" to="shl_ln" fromId="11" toId="18">
</dataflow>
<dataflow id="134" from="StgValue_103" to="shl_ln" fromId="103" toId="18">
</dataflow>
<dataflow id="135" from="shl_ln" to="zext_ln31" fromId="18" toId="19">
</dataflow>
<dataflow id="136" from="zext_ln31" to="add_ln31" fromId="19" toId="20">
</dataflow>
<dataflow id="138" from="StgValue_137" to="add_ln31" fromId="137" toId="20">
</dataflow>
<dataflow id="139" from="add_ln31" to="zext_ln31_16" fromId="20" toId="21">
</dataflow>
<dataflow id="140" from="seed" to="seed_addr" fromId="99" toId="22">
</dataflow>
<dataflow id="142" from="StgValue_141" to="seed_addr" fromId="141" toId="22">
</dataflow>
<dataflow id="143" from="zext_ln31_16" to="seed_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="144" from="seed_addr" to="seed_load" fromId="22" toId="23">
</dataflow>
<dataflow id="145" from="shl_ln" to="or_ln31" fromId="18" toId="24">
</dataflow>
<dataflow id="147" from="StgValue_146" to="or_ln31" fromId="146" toId="24">
</dataflow>
<dataflow id="148" from="or_ln31" to="zext_ln31_17" fromId="24" toId="25">
</dataflow>
<dataflow id="149" from="zext_ln31_17" to="add_ln31_8" fromId="25" toId="26">
</dataflow>
<dataflow id="150" from="StgValue_137" to="add_ln31_8" fromId="137" toId="26">
</dataflow>
<dataflow id="151" from="add_ln31_8" to="zext_ln31_18" fromId="26" toId="27">
</dataflow>
<dataflow id="152" from="seed" to="seed_addr_1" fromId="99" toId="28">
</dataflow>
<dataflow id="153" from="StgValue_141" to="seed_addr_1" fromId="141" toId="28">
</dataflow>
<dataflow id="154" from="zext_ln31_18" to="seed_addr_1" fromId="27" toId="28">
</dataflow>
<dataflow id="155" from="seed_addr_1" to="seed_load_1" fromId="28" toId="29">
</dataflow>
<dataflow id="156" from="state_s" to="state_s_addr" fromId="100" toId="30">
</dataflow>
<dataflow id="157" from="StgValue_141" to="state_s_addr" fromId="141" toId="30">
</dataflow>
<dataflow id="158" from="zext_ln416" to="state_s_addr" fromId="17" toId="30">
</dataflow>
<dataflow id="159" from="state_s_addr" to="state_s_load" fromId="30" toId="31">
</dataflow>
<dataflow id="160" from="i_33" to="store_ln416" fromId="15" toId="32">
</dataflow>
<dataflow id="161" from="i" to="store_ln416" fromId="8" toId="32">
</dataflow>
<dataflow id="162" from="seed_addr" to="seed_load" fromId="22" toId="33">
</dataflow>
<dataflow id="163" from="seed_addr_1" to="seed_load_1" fromId="28" toId="34">
</dataflow>
<dataflow id="164" from="shl_ln" to="or_ln31_7" fromId="18" toId="35">
</dataflow>
<dataflow id="166" from="StgValue_165" to="or_ln31_7" fromId="165" toId="35">
</dataflow>
<dataflow id="167" from="or_ln31_7" to="zext_ln31_19" fromId="35" toId="36">
</dataflow>
<dataflow id="168" from="zext_ln31_19" to="add_ln31_9" fromId="36" toId="37">
</dataflow>
<dataflow id="169" from="StgValue_137" to="add_ln31_9" fromId="137" toId="37">
</dataflow>
<dataflow id="170" from="add_ln31_9" to="zext_ln31_20" fromId="37" toId="38">
</dataflow>
<dataflow id="171" from="seed" to="seed_addr_2" fromId="99" toId="39">
</dataflow>
<dataflow id="172" from="StgValue_141" to="seed_addr_2" fromId="141" toId="39">
</dataflow>
<dataflow id="173" from="zext_ln31_20" to="seed_addr_2" fromId="38" toId="39">
</dataflow>
<dataflow id="174" from="seed_addr_2" to="seed_load_2" fromId="39" toId="40">
</dataflow>
<dataflow id="175" from="shl_ln" to="or_ln31_8" fromId="18" toId="41">
</dataflow>
<dataflow id="177" from="StgValue_176" to="or_ln31_8" fromId="176" toId="41">
</dataflow>
<dataflow id="178" from="or_ln31_8" to="zext_ln31_21" fromId="41" toId="42">
</dataflow>
<dataflow id="179" from="zext_ln31_21" to="add_ln31_10" fromId="42" toId="43">
</dataflow>
<dataflow id="180" from="StgValue_137" to="add_ln31_10" fromId="137" toId="43">
</dataflow>
<dataflow id="181" from="add_ln31_10" to="zext_ln31_22" fromId="43" toId="44">
</dataflow>
<dataflow id="182" from="seed" to="seed_addr_3" fromId="99" toId="45">
</dataflow>
<dataflow id="183" from="StgValue_141" to="seed_addr_3" fromId="141" toId="45">
</dataflow>
<dataflow id="184" from="zext_ln31_22" to="seed_addr_3" fromId="44" toId="45">
</dataflow>
<dataflow id="185" from="seed_addr_3" to="seed_load_3" fromId="45" toId="46">
</dataflow>
<dataflow id="186" from="state_s_addr" to="state_s_load" fromId="30" toId="47">
</dataflow>
<dataflow id="187" from="seed_addr_2" to="seed_load_2" fromId="39" toId="48">
</dataflow>
<dataflow id="188" from="seed_addr_3" to="seed_load_3" fromId="45" toId="49">
</dataflow>
<dataflow id="189" from="shl_ln" to="or_ln31_9" fromId="18" toId="50">
</dataflow>
<dataflow id="191" from="StgValue_190" to="or_ln31_9" fromId="190" toId="50">
</dataflow>
<dataflow id="192" from="or_ln31_9" to="zext_ln31_23" fromId="50" toId="51">
</dataflow>
<dataflow id="193" from="zext_ln31_23" to="add_ln31_11" fromId="51" toId="52">
</dataflow>
<dataflow id="194" from="StgValue_137" to="add_ln31_11" fromId="137" toId="52">
</dataflow>
<dataflow id="195" from="add_ln31_11" to="zext_ln31_24" fromId="52" toId="53">
</dataflow>
<dataflow id="196" from="seed" to="seed_addr_4" fromId="99" toId="54">
</dataflow>
<dataflow id="197" from="StgValue_141" to="seed_addr_4" fromId="141" toId="54">
</dataflow>
<dataflow id="198" from="zext_ln31_24" to="seed_addr_4" fromId="53" toId="54">
</dataflow>
<dataflow id="199" from="seed_addr_4" to="seed_load_4" fromId="54" toId="55">
</dataflow>
<dataflow id="200" from="shl_ln" to="or_ln31_10" fromId="18" toId="56">
</dataflow>
<dataflow id="202" from="StgValue_201" to="or_ln31_10" fromId="201" toId="56">
</dataflow>
<dataflow id="203" from="or_ln31_10" to="zext_ln31_25" fromId="56" toId="57">
</dataflow>
<dataflow id="204" from="zext_ln31_25" to="add_ln31_12" fromId="57" toId="58">
</dataflow>
<dataflow id="205" from="StgValue_137" to="add_ln31_12" fromId="137" toId="58">
</dataflow>
<dataflow id="206" from="add_ln31_12" to="zext_ln31_26" fromId="58" toId="59">
</dataflow>
<dataflow id="207" from="seed" to="seed_addr_5" fromId="99" toId="60">
</dataflow>
<dataflow id="208" from="StgValue_141" to="seed_addr_5" fromId="141" toId="60">
</dataflow>
<dataflow id="209" from="zext_ln31_26" to="seed_addr_5" fromId="59" toId="60">
</dataflow>
<dataflow id="210" from="seed_addr_5" to="seed_load_5" fromId="60" toId="61">
</dataflow>
<dataflow id="211" from="seed_addr_4" to="seed_load_4" fromId="54" toId="62">
</dataflow>
<dataflow id="212" from="seed_addr_5" to="seed_load_5" fromId="60" toId="63">
</dataflow>
<dataflow id="213" from="shl_ln" to="or_ln31_11" fromId="18" toId="64">
</dataflow>
<dataflow id="215" from="StgValue_214" to="or_ln31_11" fromId="214" toId="64">
</dataflow>
<dataflow id="216" from="or_ln31_11" to="zext_ln31_27" fromId="64" toId="65">
</dataflow>
<dataflow id="217" from="zext_ln31_27" to="add_ln31_13" fromId="65" toId="66">
</dataflow>
<dataflow id="218" from="StgValue_137" to="add_ln31_13" fromId="137" toId="66">
</dataflow>
<dataflow id="219" from="add_ln31_13" to="zext_ln31_28" fromId="66" toId="67">
</dataflow>
<dataflow id="220" from="seed" to="seed_addr_6" fromId="99" toId="68">
</dataflow>
<dataflow id="221" from="StgValue_141" to="seed_addr_6" fromId="141" toId="68">
</dataflow>
<dataflow id="222" from="zext_ln31_28" to="seed_addr_6" fromId="67" toId="68">
</dataflow>
<dataflow id="223" from="seed_addr_6" to="seed_load_6" fromId="68" toId="69">
</dataflow>
<dataflow id="224" from="shl_ln" to="or_ln31_12" fromId="18" toId="70">
</dataflow>
<dataflow id="226" from="StgValue_225" to="or_ln31_12" fromId="225" toId="70">
</dataflow>
<dataflow id="227" from="or_ln31_12" to="zext_ln31_29" fromId="70" toId="71">
</dataflow>
<dataflow id="228" from="zext_ln31_29" to="add_ln31_14" fromId="71" toId="72">
</dataflow>
<dataflow id="229" from="StgValue_137" to="add_ln31_14" fromId="137" toId="72">
</dataflow>
<dataflow id="230" from="add_ln31_14" to="zext_ln31_30" fromId="72" toId="73">
</dataflow>
<dataflow id="231" from="seed" to="seed_addr_7" fromId="99" toId="74">
</dataflow>
<dataflow id="232" from="StgValue_141" to="seed_addr_7" fromId="141" toId="74">
</dataflow>
<dataflow id="233" from="zext_ln31_30" to="seed_addr_7" fromId="73" toId="74">
</dataflow>
<dataflow id="234" from="seed_addr_7" to="seed_load_7" fromId="74" toId="75">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecLoopName" to="specloopname_ln386" fromId="235" toId="76">
</dataflow>
<dataflow id="238" from="empty_36" to="specloopname_ln386" fromId="237" toId="76">
</dataflow>
<dataflow id="239" from="seed_addr_6" to="seed_load_6" fromId="68" toId="77">
</dataflow>
<dataflow id="240" from="seed_addr_7" to="seed_load_7" fromId="74" toId="78">
</dataflow>
<dataflow id="242" from="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8" to="r_15_7_i" fromId="241" toId="79">
</dataflow>
<dataflow id="243" from="seed_load_7" to="r_15_7_i" fromId="78" toId="79">
</dataflow>
<dataflow id="244" from="seed_load_6" to="r_15_7_i" fromId="77" toId="79">
</dataflow>
<dataflow id="245" from="seed_load_5" to="r_15_7_i" fromId="63" toId="79">
</dataflow>
<dataflow id="246" from="seed_load_4" to="r_15_7_i" fromId="62" toId="79">
</dataflow>
<dataflow id="247" from="seed_load_3" to="r_15_7_i" fromId="49" toId="79">
</dataflow>
<dataflow id="248" from="seed_load_2" to="r_15_7_i" fromId="48" toId="79">
</dataflow>
<dataflow id="249" from="seed_load_1" to="r_15_7_i" fromId="34" toId="79">
</dataflow>
<dataflow id="250" from="seed_load" to="r_15_7_i" fromId="33" toId="79">
</dataflow>
<dataflow id="251" from="state_s_load" to="xor_ln417" fromId="47" toId="80">
</dataflow>
<dataflow id="252" from="r_15_7_i" to="xor_ln417" fromId="79" toId="80">
</dataflow>
<dataflow id="253" from="xor_ln417" to="store_ln417" fromId="80" toId="81">
</dataflow>
<dataflow id="254" from="state_s_addr" to="store_ln417" fromId="30" toId="81">
</dataflow>
<dataflow id="255" from="icmp_ln416" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="256" from="icmp_ln416" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="257" from="icmp_ln416" to="StgValue_4" fromId="14" toId="4">
</dataflow>
<dataflow id="258" from="icmp_ln416" to="StgValue_5" fromId="14" toId="5">
</dataflow>
</dataflows>


</stg>
