#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1446a7160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1446a7cc0 .scope module, "tb_e2e_conv2d" "tb_e2e_conv2d" 3 15;
 .timescale -9 -12;
P_0x14469a2e0 .param/l "ARRAY_SIZE" 0 3 17, +C4<00000000000000000000000000000100>;
P_0x14469a320 .param/l "CLK" 0 3 16, +C4<00000000000000000000000000001010>;
P_0x14469a360 .param/l "OP_HALT" 1 3 68, C4<11111111>;
P_0x14469a3a0 .param/l "OP_TENSOR" 1 3 67, C4<00000001>;
P_0x14469a3e0 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
v0x60000303ac70_0 .net "axi_araddr", 39 0, L_0x600002965260;  1 drivers
v0x60000303ad00_0 .net "axi_arlen", 7 0, L_0x6000029652d0;  1 drivers
v0x60000303ad90_0 .var "axi_arready", 0 0;
v0x60000303ae20_0 .net "axi_arvalid", 0 0, L_0x6000029653b0;  1 drivers
v0x60000303aeb0_0 .net "axi_awaddr", 39 0, L_0x600002964fc0;  1 drivers
v0x60000303af40_0 .net "axi_awlen", 7 0, L_0x600002965030;  1 drivers
v0x60000303afd0_0 .var "axi_awready", 0 0;
v0x60000303b060_0 .net "axi_awvalid", 0 0, L_0x6000029650a0;  1 drivers
L_0x14809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000303b0f0_0 .net "axi_bready", 0 0, L_0x14809a968;  1 drivers
v0x60000303b180_0 .var "axi_bresp", 1 0;
v0x60000303b210_0 .var "axi_bvalid", 0 0;
v0x60000303b2a0_0 .var "axi_rdata", 255 0;
v0x60000303b330_0 .var "axi_rlast", 0 0;
v0x60000303b3c0_0 .net "axi_rready", 0 0, L_0x600002965420;  1 drivers
v0x60000303b450_0 .var "axi_rvalid", 0 0;
v0x60000303b4e0_0 .net "axi_wdata", 255 0, L_0x600002965110;  1 drivers
v0x60000303b570_0 .net "axi_wlast", 0 0, L_0x600002965180;  1 drivers
v0x60000303b600_0 .var "axi_wready", 0 0;
v0x60000303b690_0 .net "axi_wvalid", 0 0, L_0x6000029651f0;  1 drivers
v0x60000303b720_0 .var "clk", 0 0;
v0x60000303b7b0_0 .var/i "errors", 31 0;
v0x60000303b840_0 .var "global_sync_in", 0 0;
v0x60000303b8d0_0 .var/i "i", 31 0;
v0x60000303b960_0 .var "noc_rx_addr", 19 0;
v0x60000303b9f0_0 .var "noc_rx_data", 255 0;
v0x60000303ba80_0 .var "noc_rx_is_instr", 0 0;
v0x60000303bb10_0 .net "noc_rx_ready", 0 0, L_0x600003372e40;  1 drivers
v0x60000303bba0_0 .var "noc_rx_valid", 0 0;
L_0x14809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000303bc30_0 .net "noc_tx_addr", 19 0, L_0x14809a9f8;  1 drivers
L_0x14809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000303bcc0_0 .net "noc_tx_data", 255 0, L_0x14809a9b0;  1 drivers
v0x60000303bd50_0 .var "noc_tx_ready", 0 0;
L_0x14809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000303bde0_0 .net "noc_tx_valid", 0 0, L_0x14809aa40;  1 drivers
v0x60000303be70_0 .var "row0", 255 0;
v0x60000303bf00_0 .var "row1", 255 0;
v0x600003034000_0 .var "row2", 255 0;
v0x600003034090_0 .var "row3", 255 0;
v0x600003034120_0 .var "rst_n", 0 0;
v0x6000030341b0_0 .var "sync_grant", 0 0;
v0x600003034240_0 .net "sync_request", 0 0, L_0x600002969180;  1 drivers
v0x6000030342d0_0 .net "tpc_busy", 0 0, L_0x600002969340;  1 drivers
v0x600003034360_0 .net "tpc_done", 0 0, L_0x6000029691f0;  1 drivers
v0x6000030343f0_0 .net "tpc_error", 0 0, L_0x600002969110;  1 drivers
v0x600003034480_0 .var "tpc_start", 0 0;
v0x600003034510_0 .var "tpc_start_pc", 19 0;
E_0x600001726580 .event negedge, v0x60000305c090_0;
S_0x1446a78c0 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x1446a7cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x144810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x144810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x144810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x144810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x144810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x144810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x144810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x144810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x144810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x144810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x144810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x144810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x144810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x144810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x144810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x144810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x144811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000296a0d0 .functor BUFZ 1, v0x6000030383f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000029648c0 .functor OR 1, L_0x600003377ca0, L_0x600003377e80, C4<0>, C4<0>;
L_0x600002964930 .functor AND 1, L_0x600002964850, L_0x6000029648c0, C4<1>, C4<1>;
L_0x6000029649a0 .functor BUFZ 1, v0x600003039440_0, C4<0>, C4<0>, C4<0>;
L_0x600002964a10 .functor BUFZ 1, v0x600003038f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000029655e0 .functor AND 1, v0x60000303bba0_0, L_0x600003372e40, C4<1>, C4<1>;
L_0x600002965650 .functor AND 1, L_0x6000029655e0, L_0x600003372ee0, C4<1>, C4<1>;
v0x60000303e370_0 .net *"_ivl_24", 19 0, L_0x6000033775c0;  1 drivers
L_0x14809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000303e400_0 .net *"_ivl_27", 3 0, L_0x14809a530;  1 drivers
v0x60000303e490_0 .net *"_ivl_28", 19 0, L_0x600003377660;  1 drivers
L_0x14809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000303e520_0 .net *"_ivl_31", 14 0, L_0x14809a578;  1 drivers
L_0x14809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000303e5b0_0 .net/2u *"_ivl_34", 2 0, L_0x14809a5c0;  1 drivers
v0x60000303e640_0 .net *"_ivl_38", 19 0, L_0x600003377840;  1 drivers
L_0x14809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000303e6d0_0 .net *"_ivl_41", 3 0, L_0x14809a608;  1 drivers
v0x60000303e760_0 .net *"_ivl_42", 19 0, L_0x6000033778e0;  1 drivers
L_0x14809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000303e7f0_0 .net *"_ivl_45", 3 0, L_0x14809a650;  1 drivers
L_0x14809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000303e880_0 .net/2u *"_ivl_48", 2 0, L_0x14809a698;  1 drivers
v0x60000303e910_0 .net *"_ivl_52", 19 0, L_0x600003377ac0;  1 drivers
L_0x14809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000303e9a0_0 .net *"_ivl_55", 3 0, L_0x14809a6e0;  1 drivers
v0x60000303ea30_0 .net *"_ivl_56", 19 0, L_0x600003377b60;  1 drivers
L_0x14809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000303eac0_0 .net *"_ivl_59", 3 0, L_0x14809a728;  1 drivers
L_0x14809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000303eb50_0 .net *"_ivl_63", 127 0, L_0x14809a770;  1 drivers
v0x60000303ebe0_0 .net *"_ivl_65", 127 0, L_0x600003377d40;  1 drivers
L_0x14809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000303ec70_0 .net/2u *"_ivl_68", 2 0, L_0x14809a7b8;  1 drivers
v0x60000303ed00_0 .net *"_ivl_70", 0 0, L_0x600003377ca0;  1 drivers
L_0x14809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000303ed90_0 .net/2u *"_ivl_72", 2 0, L_0x14809a800;  1 drivers
v0x60000303ee20_0 .net *"_ivl_74", 0 0, L_0x600003377e80;  1 drivers
v0x60000303eeb0_0 .net *"_ivl_77", 0 0, L_0x6000029648c0;  1 drivers
v0x60000303ef40_0 .net *"_ivl_87", 0 0, L_0x6000029655e0;  1 drivers
v0x60000303efd0_0 .net *"_ivl_89", 0 0, L_0x600003372ee0;  1 drivers
v0x60000303f060_0 .var "act_data_d", 31 0;
v0x60000303f0f0_0 .var "act_valid_d", 0 0;
v0x60000303f180_0 .var "act_valid_d2", 0 0;
v0x60000303f210_0 .net "axi_araddr", 39 0, L_0x600002965260;  alias, 1 drivers
v0x60000303f2a0_0 .net "axi_arlen", 7 0, L_0x6000029652d0;  alias, 1 drivers
v0x60000303f330_0 .net "axi_arready", 0 0, v0x60000303ad90_0;  1 drivers
v0x60000303f3c0_0 .net "axi_arvalid", 0 0, L_0x6000029653b0;  alias, 1 drivers
v0x60000303f450_0 .net "axi_awaddr", 39 0, L_0x600002964fc0;  alias, 1 drivers
v0x60000303f4e0_0 .net "axi_awlen", 7 0, L_0x600002965030;  alias, 1 drivers
v0x60000303f570_0 .net "axi_awready", 0 0, v0x60000303afd0_0;  1 drivers
v0x60000303f600_0 .net "axi_awvalid", 0 0, L_0x6000029650a0;  alias, 1 drivers
v0x60000303f690_0 .net "axi_bready", 0 0, L_0x14809a968;  alias, 1 drivers
v0x60000303f720_0 .net "axi_bresp", 1 0, v0x60000303b180_0;  1 drivers
v0x60000303f7b0_0 .net "axi_bvalid", 0 0, v0x60000303b210_0;  1 drivers
v0x60000303f840_0 .net "axi_rdata", 255 0, v0x60000303b2a0_0;  1 drivers
v0x60000303f8d0_0 .net "axi_rlast", 0 0, v0x60000303b330_0;  1 drivers
v0x60000303f960_0 .net "axi_rready", 0 0, L_0x600002965420;  alias, 1 drivers
v0x60000303f9f0_0 .net "axi_rvalid", 0 0, v0x60000303b450_0;  1 drivers
v0x60000303fa80_0 .net "axi_wdata", 255 0, L_0x600002965110;  alias, 1 drivers
v0x60000303fb10_0 .net "axi_wlast", 0 0, L_0x600002965180;  alias, 1 drivers
v0x60000303fba0_0 .net "axi_wready", 0 0, v0x60000303b600_0;  1 drivers
v0x60000303fc30_0 .net "axi_wvalid", 0 0, L_0x6000029651f0;  alias, 1 drivers
v0x60000303fcc0_0 .net "clk", 0 0, v0x60000303b720_0;  1 drivers
v0x60000303fd50_0 .net "dma_lcp_done", 0 0, L_0x600002964d90;  1 drivers
v0x60000303fde0_0 .net "dma_lcp_ready", 0 0, L_0x600003371f40;  1 drivers
v0x60000303fe70_0 .net "dma_sram_addr", 19 0, v0x60000305ce10_0;  1 drivers
v0x60000303ff00_0 .net "dma_sram_rdata", 255 0, L_0x600002965570;  1 drivers
v0x600003038000_0 .net "dma_sram_re", 0 0, L_0x600002964f50;  1 drivers
v0x600003038090_0 .net "dma_sram_ready", 0 0, L_0x600003372da0;  1 drivers
v0x600003038120_0 .net "dma_sram_wdata", 255 0, L_0x600002964e70;  1 drivers
v0x6000030381b0_0 .net "dma_sram_we", 0 0, L_0x600002964ee0;  1 drivers
v0x600003038240_0 .net "global_sync_in", 0 0, v0x60000303b840_0;  1 drivers
v0x6000030382d0 .array "instr_mem", 4095 0, 127 0;
v0x600003038360_0 .var "instr_rdata_reg", 127 0;
v0x6000030383f0_0 .var "instr_valid_reg", 0 0;
v0x600003038480_0 .net "lcp_dma_cmd", 127 0, v0x60000305e910_0;  1 drivers
v0x600003038510_0 .net "lcp_dma_valid", 0 0, L_0x600002969420;  1 drivers
v0x6000030385a0_0 .net "lcp_imem_addr", 19 0, L_0x600002969ea0;  1 drivers
v0x600003038630_0 .net "lcp_imem_data", 127 0, v0x600003038360_0;  1 drivers
v0x6000030386c0_0 .net "lcp_imem_re", 0 0, L_0x600002969f10;  1 drivers
v0x600003038750_0 .net "lcp_imem_valid", 0 0, L_0x60000296a0d0;  1 drivers
v0x6000030387e0_0 .net "lcp_mxu_cmd", 127 0, v0x60000305f600_0;  1 drivers
v0x600003038870_0 .net "lcp_mxu_valid", 0 0, L_0x6000029696c0;  1 drivers
v0x600003038900_0 .net "lcp_vpu_cmd", 127 0, v0x600003058240_0;  1 drivers
v0x600003038990_0 .net "lcp_vpu_valid", 0 0, L_0x600002969500;  1 drivers
v0x600003038a20_0 .net "mxu_a_addr", 19 0, L_0x600003377980;  1 drivers
v0x600003038ab0_0 .net "mxu_a_rdata", 255 0, L_0x600002965490;  1 drivers
v0x600003038b40_0 .net "mxu_a_re", 0 0, L_0x600003377a20;  1 drivers
v0x600003038bd0_0 .net "mxu_a_ready", 0 0, L_0x600003372c60;  1 drivers
v0x600003038c60_0 .net "mxu_cfg_k", 15 0, L_0x600003379900;  1 drivers
v0x600003038cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000033797c0;  1 drivers
v0x600003038d80_0 .net "mxu_cfg_n", 15 0, L_0x600003379860;  1 drivers
v0x600003038e10_0 .var "mxu_col_cnt", 4 0;
v0x600003038ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600003038f30_0 .var "mxu_done_reg", 0 0;
v0x600003038fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000033795e0;  1 drivers
v0x600003039050_0 .net "mxu_lcp_done", 0 0, L_0x600002964a10;  1 drivers
v0x6000030390e0_0 .net "mxu_lcp_ready", 0 0, L_0x6000029649a0;  1 drivers
v0x600003039170_0 .net "mxu_o_addr", 19 0, L_0x600003377c00;  1 drivers
v0x600003039200_0 .net "mxu_o_ready", 0 0, L_0x600003372d00;  1 drivers
v0x600003039290_0 .net "mxu_o_wdata", 255 0, L_0x600003377de0;  1 drivers
v0x600003039320_0 .net "mxu_o_we", 0 0, L_0x600002964930;  1 drivers
v0x6000030393b0_0 .var "mxu_out_cnt", 15 0;
v0x600003039440_0 .var "mxu_ready_reg", 0 0;
v0x6000030394d0_0 .net "mxu_src0_addr", 15 0, L_0x600003379680;  1 drivers
v0x600003039560_0 .net "mxu_src1_addr", 15 0, L_0x600003379720;  1 drivers
v0x6000030395f0_0 .var "mxu_start_array", 0 0;
v0x600003039680_0 .var "mxu_start_array_d", 0 0;
v0x600003039710_0 .var "mxu_state", 2 0;
v0x6000030397a0_0 .net "mxu_subop", 7 0, L_0x600003379540;  1 drivers
v0x600003039830_0 .net "mxu_w_addr", 19 0, L_0x600003377700;  1 drivers
v0x6000030398c0_0 .net "mxu_w_rdata", 255 0, v0x6000030438d0_0;  1 drivers
v0x600003039950_0 .net "mxu_w_re", 0 0, L_0x6000033777a0;  1 drivers
v0x6000030399e0_0 .net "mxu_w_ready", 0 0, L_0x600003372b20;  1 drivers
v0x600003039a70_0 .net "noc_data_write", 0 0, L_0x600002965650;  1 drivers
v0x600003039b00_0 .net "noc_rx_addr", 19 0, v0x60000303b960_0;  1 drivers
v0x600003039b90_0 .net "noc_rx_data", 255 0, v0x60000303b9f0_0;  1 drivers
v0x600003039c20_0 .net "noc_rx_is_instr", 0 0, v0x60000303ba80_0;  1 drivers
v0x600003039cb0_0 .net "noc_rx_ready", 0 0, L_0x600003372e40;  alias, 1 drivers
v0x600003039d40_0 .net "noc_rx_valid", 0 0, v0x60000303bba0_0;  1 drivers
v0x600003039dd0_0 .net "noc_tx_addr", 19 0, L_0x14809a9f8;  alias, 1 drivers
v0x600003039e60_0 .net "noc_tx_data", 255 0, L_0x14809a9b0;  alias, 1 drivers
v0x600003039ef0_0 .net "noc_tx_ready", 0 0, v0x60000303bd50_0;  1 drivers
v0x600003039f80_0 .net "noc_tx_valid", 0 0, L_0x14809aa40;  alias, 1 drivers
v0x60000303a010_0 .net "rst_n", 0 0, v0x600003034120_0;  1 drivers
v0x60000303a0a0_0 .net "sync_grant", 0 0, v0x6000030341b0_0;  1 drivers
v0x60000303a130_0 .net "sync_request", 0 0, L_0x600002969180;  alias, 1 drivers
v0x60000303a1c0_0 .net "systolic_busy", 0 0, L_0x600002964770;  1 drivers
v0x60000303a250_0 .net "systolic_done", 0 0, L_0x6000033770c0;  1 drivers
v0x60000303a2e0_0 .net "systolic_result", 127 0, L_0x600003376c60;  1 drivers
v0x60000303a370_0 .net "systolic_result_valid", 0 0, L_0x600002964850;  1 drivers
v0x60000303a400_0 .net "tpc_busy", 0 0, L_0x600002969340;  alias, 1 drivers
v0x60000303a490_0 .net "tpc_done", 0 0, L_0x6000029691f0;  alias, 1 drivers
v0x60000303a520_0 .net "tpc_error", 0 0, L_0x600002969110;  alias, 1 drivers
v0x60000303a5b0_0 .net "tpc_start", 0 0, v0x600003034480_0;  1 drivers
v0x60000303a640_0 .net "tpc_start_pc", 19 0, v0x600003034510_0;  1 drivers
v0x60000303a6d0_0 .net "vpu_lcp_done", 0 0, L_0x600002964b60;  1 drivers
v0x60000303a760_0 .net "vpu_lcp_ready", 0 0, L_0x600003371a40;  1 drivers
v0x60000303a7f0_0 .net "vpu_sram_addr", 19 0, v0x60000303d710_0;  1 drivers
v0x60000303a880_0 .net "vpu_sram_rdata", 255 0, L_0x600002965500;  1 drivers
v0x60000303a910_0 .net "vpu_sram_re", 0 0, L_0x600002964d20;  1 drivers
v0x60000303a9a0_0 .net "vpu_sram_ready", 0 0, L_0x600003372bc0;  1 drivers
v0x60000303aa30_0 .net "vpu_sram_wdata", 255 0, L_0x600002964c40;  1 drivers
v0x60000303aac0_0 .net "vpu_sram_we", 0 0, L_0x600002964cb0;  1 drivers
v0x60000303ab50_0 .var "weight_load_col_d", 1 0;
v0x60000303abe0_0 .var "weight_load_en_d", 0 0;
L_0x600003379540 .part v0x60000305f600_0, 112, 8;
L_0x6000033795e0 .part v0x60000305f600_0, 96, 16;
L_0x600003379680 .part v0x60000305f600_0, 80, 16;
L_0x600003379720 .part v0x60000305f600_0, 64, 16;
L_0x6000033797c0 .part v0x60000305f600_0, 48, 16;
L_0x600003379860 .part v0x60000305f600_0, 32, 16;
L_0x600003379900 .part v0x60000305f600_0, 16, 16;
L_0x600003377520 .part v0x6000030438d0_0, 0, 32;
L_0x6000033775c0 .concat [ 16 4 0 0], L_0x600003379720, L_0x14809a530;
L_0x600003377660 .concat [ 5 15 0 0], v0x600003038e10_0, L_0x14809a578;
L_0x600003377700 .arith/sum 20, L_0x6000033775c0, L_0x600003377660;
L_0x6000033777a0 .cmp/eq 3, v0x600003039710_0, L_0x14809a5c0;
L_0x600003377840 .concat [ 16 4 0 0], L_0x600003379680, L_0x14809a608;
L_0x6000033778e0 .concat [ 16 4 0 0], v0x600003038ea0_0, L_0x14809a650;
L_0x600003377980 .arith/sum 20, L_0x600003377840, L_0x6000033778e0;
L_0x600003377a20 .cmp/eq 3, v0x600003039710_0, L_0x14809a698;
L_0x600003377ac0 .concat [ 16 4 0 0], L_0x6000033795e0, L_0x14809a6e0;
L_0x600003377b60 .concat [ 16 4 0 0], v0x6000030393b0_0, L_0x14809a728;
L_0x600003377c00 .arith/sum 20, L_0x600003377ac0, L_0x600003377b60;
L_0x600003377d40 .part L_0x600003376c60, 0, 128;
L_0x600003377de0 .concat [ 128 128 0 0], L_0x600003377d40, L_0x14809a770;
L_0x600003377ca0 .cmp/eq 3, v0x600003039710_0, L_0x14809a7b8;
L_0x600003377e80 .cmp/eq 3, v0x600003039710_0, L_0x14809a800;
L_0x600003372e40 .reduce/nor L_0x600002969340;
L_0x600003372ee0 .reduce/nor v0x60000303ba80_0;
S_0x14466b290 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x1446a78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14481d200 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x14481d240 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x14481d280 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x14481d2c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x14481d300 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x14481d340 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x14481d380 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x14481d3c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x14481d400 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x14481d440 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x14481d480 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x14481d4c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x14481d500 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x14481d540 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x14481d580 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x14481d5c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x14481d600 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x14481d640 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x14481d680 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x14481d6c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x14481d700 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600002964d90 .functor BUFZ 1, v0x60000305c510_0, C4<0>, C4<0>, C4<0>;
L_0x600002964e70 .functor BUFZ 256, v0x60000305d170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002964ee0 .functor BUFZ 1, v0x60000305d290_0, C4<0>, C4<0>, C4<0>;
L_0x600002964f50 .functor BUFZ 1, v0x60000305cfc0_0, C4<0>, C4<0>, C4<0>;
L_0x600002964fc0 .functor BUFZ 40, v0x600003063450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002965030 .functor BUFZ 8, v0x600003063570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000029650a0 .functor BUFZ 1, v0x600003063720_0, C4<0>, C4<0>, C4<0>;
L_0x600002965110 .functor BUFZ 256, v0x600003063cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002965180 .functor BUFZ 1, v0x600003063de0_0, C4<0>, C4<0>, C4<0>;
L_0x6000029651f0 .functor BUFZ 1, v0x6000030646c0_0, C4<0>, C4<0>, C4<0>;
L_0x600002965260 .functor BUFZ 40, v0x600003063060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000029652d0 .functor BUFZ 8, v0x600003063180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000029653b0 .functor BUFZ 1, v0x600003063330_0, C4<0>, C4<0>, C4<0>;
L_0x600002965420 .functor BUFZ 1, v0x600003063b10_0, C4<0>, C4<0>, C4<0>;
L_0x14809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003062f40_0 .net/2u *"_ivl_14", 3 0, L_0x14809a920;  1 drivers
v0x600003062fd0_0 .net "axi_araddr", 39 0, L_0x600002965260;  alias, 1 drivers
v0x600003063060_0 .var "axi_araddr_reg", 39 0;
v0x6000030630f0_0 .net "axi_arlen", 7 0, L_0x6000029652d0;  alias, 1 drivers
v0x600003063180_0 .var "axi_arlen_reg", 7 0;
v0x600003063210_0 .net "axi_arready", 0 0, v0x60000303ad90_0;  alias, 1 drivers
v0x6000030632a0_0 .net "axi_arvalid", 0 0, L_0x6000029653b0;  alias, 1 drivers
v0x600003063330_0 .var "axi_arvalid_reg", 0 0;
v0x6000030633c0_0 .net "axi_awaddr", 39 0, L_0x600002964fc0;  alias, 1 drivers
v0x600003063450_0 .var "axi_awaddr_reg", 39 0;
v0x6000030634e0_0 .net "axi_awlen", 7 0, L_0x600002965030;  alias, 1 drivers
v0x600003063570_0 .var "axi_awlen_reg", 7 0;
v0x600003063600_0 .net "axi_awready", 0 0, v0x60000303afd0_0;  alias, 1 drivers
v0x600003063690_0 .net "axi_awvalid", 0 0, L_0x6000029650a0;  alias, 1 drivers
v0x600003063720_0 .var "axi_awvalid_reg", 0 0;
v0x6000030637b0_0 .net "axi_bready", 0 0, L_0x14809a968;  alias, 1 drivers
v0x600003063840_0 .net "axi_bresp", 1 0, v0x60000303b180_0;  alias, 1 drivers
v0x6000030638d0_0 .net "axi_bvalid", 0 0, v0x60000303b210_0;  alias, 1 drivers
v0x600003063960_0 .net "axi_rdata", 255 0, v0x60000303b2a0_0;  alias, 1 drivers
v0x6000030639f0_0 .net "axi_rlast", 0 0, v0x60000303b330_0;  alias, 1 drivers
v0x600003063a80_0 .net "axi_rready", 0 0, L_0x600002965420;  alias, 1 drivers
v0x600003063b10_0 .var "axi_rready_reg", 0 0;
v0x600003063ba0_0 .net "axi_rvalid", 0 0, v0x60000303b450_0;  alias, 1 drivers
v0x600003063c30_0 .net "axi_wdata", 255 0, L_0x600002965110;  alias, 1 drivers
v0x600003063cc0_0 .var "axi_wdata_reg", 255 0;
v0x600003063d50_0 .net "axi_wlast", 0 0, L_0x600002965180;  alias, 1 drivers
v0x600003063de0_0 .var "axi_wlast_reg", 0 0;
v0x600003063e70_0 .net "axi_wready", 0 0, v0x60000303b600_0;  alias, 1 drivers
v0x600003063f00_0 .net "axi_wvalid", 0 0, L_0x6000029651f0;  alias, 1 drivers
v0x6000030646c0_0 .var "axi_wvalid_reg", 0 0;
v0x600003064630_0 .net "cfg_cols", 11 0, L_0x600003371d60;  1 drivers
v0x60000305c000_0 .net "cfg_rows", 11 0, L_0x600003371cc0;  1 drivers
v0x60000305c090_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x60000305c120_0 .net "cmd", 127 0, v0x60000305e910_0;  alias, 1 drivers
v0x60000305c1b0_0 .net "cmd_done", 0 0, L_0x600002964d90;  alias, 1 drivers
v0x60000305c240_0 .net "cmd_ready", 0 0, L_0x600003371f40;  alias, 1 drivers
v0x60000305c2d0_0 .net "cmd_valid", 0 0, L_0x600002969420;  alias, 1 drivers
v0x60000305c360_0 .var "col_count", 11 0;
v0x60000305c3f0_0 .var "cols_cfg", 11 0;
v0x60000305c480_0 .var "data_buf", 255 0;
v0x60000305c510_0 .var "done_reg", 0 0;
v0x60000305c5a0_0 .net "ext_addr", 39 0, L_0x600003371b80;  1 drivers
v0x60000305c630_0 .var "ext_base", 39 0;
v0x60000305c6c0_0 .var "ext_ptr", 39 0;
v0x60000305c750_0 .net "ext_stride", 11 0, L_0x600003371e00;  1 drivers
v0x60000305c7e0_0 .var "ext_stride_cfg", 11 0;
v0x60000305c870_0 .net "int_addr", 19 0, L_0x600003371c20;  1 drivers
v0x60000305c900_0 .var "int_base", 19 0;
v0x60000305c990_0 .var "int_ptr", 19 0;
v0x60000305ca20_0 .net "int_stride", 11 0, L_0x600003371ea0;  1 drivers
v0x60000305cab0_0 .var "int_stride_cfg", 11 0;
v0x60000305cb40_0 .var "op_type", 7 0;
v0x60000305cbd0_0 .var "row_count", 11 0;
v0x60000305cc60_0 .var "rows_cfg", 11 0;
v0x60000305ccf0_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x60000305cd80_0 .net "sram_addr", 19 0, v0x60000305ce10_0;  alias, 1 drivers
v0x60000305ce10_0 .var "sram_addr_reg", 19 0;
v0x60000305cea0_0 .net "sram_rdata", 255 0, L_0x600002965570;  alias, 1 drivers
v0x60000305cf30_0 .net "sram_re", 0 0, L_0x600002964f50;  alias, 1 drivers
v0x60000305cfc0_0 .var "sram_re_reg", 0 0;
v0x60000305d050_0 .net "sram_ready", 0 0, L_0x600003372da0;  alias, 1 drivers
v0x60000305d0e0_0 .net "sram_wdata", 255 0, L_0x600002964e70;  alias, 1 drivers
v0x60000305d170_0 .var "sram_wdata_reg", 255 0;
v0x60000305d200_0 .net "sram_we", 0 0, L_0x600002964ee0;  alias, 1 drivers
v0x60000305d290_0 .var "sram_we_reg", 0 0;
v0x60000305d320_0 .var "state", 3 0;
v0x60000305d3b0_0 .net "subop", 7 0, L_0x600003371ae0;  1 drivers
E_0x600001726f40/0 .event negedge, v0x60000305ccf0_0;
E_0x600001726f40/1 .event posedge, v0x60000305c090_0;
E_0x600001726f40 .event/or E_0x600001726f40/0, E_0x600001726f40/1;
L_0x600003371ae0 .part v0x60000305e910_0, 112, 8;
L_0x600003371b80 .part v0x60000305e910_0, 72, 40;
L_0x600003371c20 .part v0x60000305e910_0, 52, 20;
L_0x600003371cc0 .part v0x60000305e910_0, 40, 12;
L_0x600003371d60 .part v0x60000305e910_0, 28, 12;
L_0x600003371e00 .part v0x60000305e910_0, 16, 12;
L_0x600003371ea0 .part v0x60000305e910_0, 4, 12;
L_0x600003371f40 .cmp/eq 4, v0x60000305d320_0, L_0x14809a920;
S_0x1446950f0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x1446a78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14480f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x14480f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x14480f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x14480f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x14480f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x14480f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x14480f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x14480f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x14480f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x14480f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x14480f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x14480f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x14480f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x14480f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x14480f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x14480f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x14480f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x14480f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x14480f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x14480f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x14480f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x14480f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x14480f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x14480f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x14480fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x14480fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x14480fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000296a1b0 .functor AND 1, L_0x600003378b40, L_0x600003378c80, C4<1>, C4<1>;
L_0x600002969e30 .functor AND 1, L_0x60000296a1b0, L_0x600003378820, C4<1>, C4<1>;
L_0x600002969ea0 .functor BUFZ 20, v0x60000305ef40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600002969f10 .functor BUFZ 1, v0x60000305f0f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000029696c0 .functor BUFZ 1, v0x60000305f840_0, C4<0>, C4<0>, C4<0>;
L_0x600002969500 .functor BUFZ 1, v0x600003058480_0, C4<0>, C4<0>, C4<0>;
L_0x600002969420 .functor BUFZ 1, v0x60000305eb50_0, C4<0>, C4<0>, C4<0>;
L_0x6000029692d0 .functor AND 1, L_0x6000033792c0, L_0x600003379360, C4<1>, C4<1>;
L_0x600002969340 .functor AND 1, L_0x6000029692d0, L_0x600003379400, C4<1>, C4<1>;
L_0x6000029691f0 .functor BUFZ 1, v0x60000305ec70_0, C4<0>, C4<0>, C4<0>;
L_0x600002969110 .functor BUFZ 1, v0x60000305ed90_0, C4<0>, C4<0>, C4<0>;
L_0x600002969180 .functor BUFZ 1, v0x600003058090_0, C4<0>, C4<0>, C4<0>;
L_0x148098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305d4d0_0 .net *"_ivl_11", 23 0, L_0x148098010;  1 drivers
L_0x148098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305d560_0 .net/2u *"_ivl_12", 31 0, L_0x148098058;  1 drivers
v0x60000305d5f0_0 .net *"_ivl_14", 0 0, L_0x600003378b40;  1 drivers
v0x60000305d680_0 .net *"_ivl_16", 31 0, L_0x600003378be0;  1 drivers
L_0x1480980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305d710_0 .net *"_ivl_19", 23 0, L_0x1480980a0;  1 drivers
L_0x1480980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305d7a0_0 .net/2u *"_ivl_20", 31 0, L_0x1480980e8;  1 drivers
v0x60000305d830_0 .net *"_ivl_22", 0 0, L_0x600003378c80;  1 drivers
v0x60000305d8c0_0 .net *"_ivl_25", 0 0, L_0x60000296a1b0;  1 drivers
v0x60000305d950_0 .net *"_ivl_26", 31 0, L_0x600003378d20;  1 drivers
L_0x148098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305d9e0_0 .net *"_ivl_29", 23 0, L_0x148098130;  1 drivers
L_0x148098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305da70_0 .net/2u *"_ivl_30", 31 0, L_0x148098178;  1 drivers
v0x60000305db00_0 .net *"_ivl_32", 0 0, L_0x600003378820;  1 drivers
v0x60000305db90_0 .net *"_ivl_36", 31 0, L_0x600003378640;  1 drivers
L_0x1480981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305dc20_0 .net *"_ivl_39", 23 0, L_0x1480981c0;  1 drivers
L_0x148098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305dcb0_0 .net/2u *"_ivl_40", 31 0, L_0x148098208;  1 drivers
v0x60000305dd40_0 .net *"_ivl_44", 31 0, L_0x600003378500;  1 drivers
L_0x148098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305ddd0_0 .net *"_ivl_47", 23 0, L_0x148098250;  1 drivers
L_0x148098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305de60_0 .net/2u *"_ivl_48", 31 0, L_0x148098298;  1 drivers
v0x60000305def0_0 .net *"_ivl_52", 31 0, L_0x600003379180;  1 drivers
L_0x1480982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305df80_0 .net *"_ivl_55", 23 0, L_0x1480982e0;  1 drivers
L_0x148098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305e010_0 .net/2u *"_ivl_56", 31 0, L_0x148098328;  1 drivers
L_0x148098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000305e0a0_0 .net/2u *"_ivl_76", 3 0, L_0x148098370;  1 drivers
v0x60000305e130_0 .net *"_ivl_78", 0 0, L_0x6000033792c0;  1 drivers
v0x60000305e1c0_0 .net *"_ivl_8", 31 0, L_0x600003378aa0;  1 drivers
L_0x1480983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000305e250_0 .net/2u *"_ivl_80", 3 0, L_0x1480983b8;  1 drivers
v0x60000305e2e0_0 .net *"_ivl_82", 0 0, L_0x600003379360;  1 drivers
v0x60000305e370_0 .net *"_ivl_85", 0 0, L_0x6000029692d0;  1 drivers
L_0x148098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000305e400_0 .net/2u *"_ivl_86", 3 0, L_0x148098400;  1 drivers
v0x60000305e490_0 .net *"_ivl_88", 0 0, L_0x600003379400;  1 drivers
v0x60000305e520_0 .net "all_done", 0 0, L_0x600002969e30;  1 drivers
v0x60000305e5b0_0 .net "busy", 0 0, L_0x600002969340;  alias, 1 drivers
v0x60000305e640_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x60000305e6d0_0 .var "decoded_opcode", 7 0;
v0x60000305e760_0 .var "decoded_subop", 7 0;
v0x60000305e7f0_0 .net "dma_clear", 0 0, L_0x600003379220;  1 drivers
v0x60000305e880_0 .net "dma_cmd", 127 0, v0x60000305e910_0;  alias, 1 drivers
v0x60000305e910_0 .var "dma_cmd_reg", 127 0;
v0x60000305e9a0_0 .net "dma_done", 0 0, L_0x600002964d90;  alias, 1 drivers
v0x60000305ea30_0 .net "dma_ready", 0 0, L_0x600003371f40;  alias, 1 drivers
v0x60000305eac0_0 .net "dma_valid", 0 0, L_0x600002969420;  alias, 1 drivers
v0x60000305eb50_0 .var "dma_valid_reg", 0 0;
v0x60000305ebe0_0 .net "done", 0 0, L_0x6000029691f0;  alias, 1 drivers
v0x60000305ec70_0 .var "done_reg", 0 0;
v0x60000305ed00_0 .net "error", 0 0, L_0x600002969110;  alias, 1 drivers
v0x60000305ed90_0 .var "error_reg", 0 0;
v0x60000305ee20_0 .net "global_sync_in", 0 0, v0x60000303b840_0;  alias, 1 drivers
v0x60000305eeb0_0 .net "imem_addr", 19 0, L_0x600002969ea0;  alias, 1 drivers
v0x60000305ef40_0 .var "imem_addr_reg", 19 0;
v0x60000305efd0_0 .net "imem_data", 127 0, v0x600003038360_0;  alias, 1 drivers
v0x60000305f060_0 .net "imem_re", 0 0, L_0x600002969f10;  alias, 1 drivers
v0x60000305f0f0_0 .var "imem_re_reg", 0 0;
v0x60000305f180_0 .net "imem_valid", 0 0, L_0x60000296a0d0;  alias, 1 drivers
v0x60000305f210_0 .var "instr_reg", 127 0;
v0x60000305f2a0_0 .net "loop_count", 15 0, L_0x600003378960;  1 drivers
v0x60000305f330 .array "loop_counter", 3 0, 15 0;
v0x60000305f3c0_0 .var "loop_sp", 1 0;
v0x60000305f450 .array "loop_start_addr", 3 0, 19 0;
v0x60000305f4e0_0 .net "mxu_clear", 0 0, L_0x6000033785a0;  1 drivers
v0x60000305f570_0 .net "mxu_cmd", 127 0, v0x60000305f600_0;  alias, 1 drivers
v0x60000305f600_0 .var "mxu_cmd_reg", 127 0;
v0x60000305f690_0 .net "mxu_done", 0 0, L_0x600002964a10;  alias, 1 drivers
v0x60000305f720_0 .net "mxu_ready", 0 0, L_0x6000029649a0;  alias, 1 drivers
v0x60000305f7b0_0 .net "mxu_valid", 0 0, L_0x6000029696c0;  alias, 1 drivers
v0x60000305f840_0 .var "mxu_valid_reg", 0 0;
v0x60000305f8d0_0 .net "opcode", 7 0, L_0x600003378f00;  1 drivers
v0x60000305f960_0 .var "pc", 19 0;
v0x60000305f9f0_0 .var "pending_dma", 7 0;
v0x60000305fa80_0 .var "pending_mxu", 7 0;
v0x60000305fb10_0 .var "pending_vpu", 7 0;
v0x60000305fba0_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x60000305fc30_0 .net "start", 0 0, v0x600003034480_0;  alias, 1 drivers
v0x60000305fcc0_0 .net "start_pc", 19 0, v0x600003034510_0;  alias, 1 drivers
v0x60000305fd50_0 .var "state", 3 0;
v0x60000305fde0_0 .net "subop", 7 0, L_0x600003379040;  1 drivers
v0x60000305fe70_0 .net "sync_grant", 0 0, v0x6000030341b0_0;  alias, 1 drivers
v0x60000305ff00_0 .net "sync_mask", 7 0, L_0x600003378a00;  1 drivers
v0x600003058000_0 .net "sync_request", 0 0, L_0x600002969180;  alias, 1 drivers
v0x600003058090_0 .var "sync_request_reg", 0 0;
v0x600003058120_0 .net "vpu_clear", 0 0, L_0x6000033790e0;  1 drivers
v0x6000030581b0_0 .net "vpu_cmd", 127 0, v0x600003058240_0;  alias, 1 drivers
v0x600003058240_0 .var "vpu_cmd_reg", 127 0;
v0x6000030582d0_0 .net "vpu_done", 0 0, L_0x600002964b60;  alias, 1 drivers
v0x600003058360_0 .net "vpu_ready", 0 0, L_0x600003371a40;  alias, 1 drivers
v0x6000030583f0_0 .net "vpu_valid", 0 0, L_0x600002969500;  alias, 1 drivers
v0x600003058480_0 .var "vpu_valid_reg", 0 0;
L_0x600003378f00 .part v0x600003038360_0, 120, 8;
L_0x600003379040 .part v0x600003038360_0, 112, 8;
L_0x600003378960 .part v0x600003038360_0, 32, 16;
L_0x600003378a00 .part v0x600003038360_0, 104, 8;
L_0x600003378aa0 .concat [ 8 24 0 0], v0x60000305fa80_0, L_0x148098010;
L_0x600003378b40 .cmp/eq 32, L_0x600003378aa0, L_0x148098058;
L_0x600003378be0 .concat [ 8 24 0 0], v0x60000305fb10_0, L_0x1480980a0;
L_0x600003378c80 .cmp/eq 32, L_0x600003378be0, L_0x1480980e8;
L_0x600003378d20 .concat [ 8 24 0 0], v0x60000305f9f0_0, L_0x148098130;
L_0x600003378820 .cmp/eq 32, L_0x600003378d20, L_0x148098178;
L_0x600003378640 .concat [ 8 24 0 0], v0x60000305fa80_0, L_0x1480981c0;
L_0x6000033785a0 .cmp/eq 32, L_0x600003378640, L_0x148098208;
L_0x600003378500 .concat [ 8 24 0 0], v0x60000305fb10_0, L_0x148098250;
L_0x6000033790e0 .cmp/eq 32, L_0x600003378500, L_0x148098298;
L_0x600003379180 .concat [ 8 24 0 0], v0x60000305f9f0_0, L_0x1480982e0;
L_0x600003379220 .cmp/eq 32, L_0x600003379180, L_0x148098328;
L_0x6000033792c0 .cmp/ne 4, v0x60000305fd50_0, L_0x148098370;
L_0x600003379360 .cmp/ne 4, v0x60000305fd50_0, L_0x1480983b8;
L_0x600003379400 .cmp/ne 4, v0x60000305fd50_0, L_0x148098400;
S_0x14466ae50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x1446950f0;
 .timescale 0 0;
v0x60000305d440_0 .var/i "i", 31 0;
S_0x14466aa10 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x1446a78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x1446908a0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x1446908e0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x144690920 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x144690960 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x1446909a0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x1446909e0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x144690a20 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x144690a60 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600002964540 .functor OR 1, L_0x600003376d00, L_0x600003376da0, C4<0>, C4<0>;
L_0x6000029645b0 .functor AND 1, L_0x600003376e40, v0x600003039680_0, C4<1>, C4<1>;
L_0x600002964620 .functor AND 1, L_0x6000029645b0, L_0x600003376ee0, C4<1>, C4<1>;
L_0x600002964690 .functor OR 1, L_0x600002964540, L_0x600002964620, C4<0>, C4<0>;
L_0x600002964700 .functor BUFZ 1, L_0x600002964690, C4<0>, C4<0>, C4<0>;
L_0x600002964770 .functor AND 1, L_0x600003376f80, L_0x600003377020, C4<1>, C4<1>;
L_0x6000029647e0 .functor AND 1, L_0x600003377200, L_0x6000033772a0, C4<1>, C4<1>;
L_0x600002964850 .functor AND 1, L_0x6000029647e0, L_0x600003377480, C4<1>, C4<1>;
v0x600003046d00_0 .net *"_ivl_101", 0 0, L_0x600003377480;  1 drivers
L_0x14809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003046d90_0 .net/2u *"_ivl_37", 2 0, L_0x14809a188;  1 drivers
v0x600003046e20_0 .net *"_ivl_39", 0 0, L_0x600003376d00;  1 drivers
L_0x14809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003046eb0_0 .net/2u *"_ivl_41", 2 0, L_0x14809a1d0;  1 drivers
v0x600003046f40_0 .net *"_ivl_43", 0 0, L_0x600003376da0;  1 drivers
v0x600003046fd0_0 .net *"_ivl_46", 0 0, L_0x600002964540;  1 drivers
L_0x14809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003047060_0 .net/2u *"_ivl_47", 2 0, L_0x14809a218;  1 drivers
v0x6000030470f0_0 .net *"_ivl_49", 0 0, L_0x600003376e40;  1 drivers
v0x600003047180_0 .net *"_ivl_52", 0 0, L_0x6000029645b0;  1 drivers
v0x600003047210_0 .net *"_ivl_54", 0 0, L_0x600003376ee0;  1 drivers
v0x6000030472a0_0 .net *"_ivl_56", 0 0, L_0x600002964620;  1 drivers
L_0x14809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003047330_0 .net/2u *"_ivl_61", 2 0, L_0x14809a260;  1 drivers
v0x6000030473c0_0 .net *"_ivl_63", 0 0, L_0x600003376f80;  1 drivers
L_0x14809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003047450_0 .net/2u *"_ivl_65", 2 0, L_0x14809a2a8;  1 drivers
v0x6000030474e0_0 .net *"_ivl_67", 0 0, L_0x600003377020;  1 drivers
L_0x14809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003047570_0 .net/2u *"_ivl_71", 2 0, L_0x14809a2f0;  1 drivers
L_0x14809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003047600_0 .net/2u *"_ivl_75", 2 0, L_0x14809a338;  1 drivers
L_0x14809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003047690_0 .net/2u *"_ivl_81", 2 0, L_0x14809a3c8;  1 drivers
v0x600003047720_0 .net *"_ivl_83", 0 0, L_0x600003377200;  1 drivers
v0x6000030477b0_0 .net *"_ivl_85", 0 0, L_0x6000033772a0;  1 drivers
v0x600003047840_0 .net *"_ivl_88", 0 0, L_0x6000029647e0;  1 drivers
v0x6000030478d0_0 .net *"_ivl_89", 31 0, L_0x600003377340;  1 drivers
L_0x14809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003047960_0 .net *"_ivl_92", 15 0, L_0x14809a410;  1 drivers
L_0x14809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000030479f0_0 .net *"_ivl_93", 31 0, L_0x14809aa88;  1 drivers
L_0x14809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600003047a80_0 .net/2u *"_ivl_97", 31 0, L_0x14809a458;  1 drivers
v0x600003047b10_0 .net *"_ivl_99", 31 0, L_0x6000033773e0;  1 drivers
v0x600003047ba0_0 .net "act_data", 31 0, v0x60000303f060_0;  1 drivers
v0x600003047c30 .array "act_h", 19 0;
v0x600003047c30_0 .net v0x600003047c30 0, 7 0, L_0x600002968fc0; 1 drivers
v0x600003047c30_1 .net v0x600003047c30 1, 7 0, v0x6000030595f0_0; 1 drivers
v0x600003047c30_2 .net v0x600003047c30 2, 7 0, v0x60000305ab50_0; 1 drivers
v0x600003047c30_3 .net v0x600003047c30 3, 7 0, v0x600003054120_0; 1 drivers
v0x600003047c30_4 .net v0x600003047c30 4, 7 0, v0x600003055680_0; 1 drivers
v0x600003047c30_5 .net v0x600003047c30 5, 7 0, L_0x600002968e70; 1 drivers
v0x600003047c30_6 .net v0x600003047c30 6, 7 0, v0x600003056be0_0; 1 drivers
v0x600003047c30_7 .net v0x600003047c30 7, 7 0, v0x6000030501b0_0; 1 drivers
v0x600003047c30_8 .net v0x600003047c30 8, 7 0, v0x600003051710_0; 1 drivers
v0x600003047c30_9 .net v0x600003047c30 9, 7 0, v0x600003052c70_0; 1 drivers
v0x600003047c30_10 .net v0x600003047c30 10, 7 0, L_0x600002968ee0; 1 drivers
v0x600003047c30_11 .net v0x600003047c30 11, 7 0, v0x60000304c240_0; 1 drivers
v0x600003047c30_12 .net v0x600003047c30 12, 7 0, v0x60000304d7a0_0; 1 drivers
v0x600003047c30_13 .net v0x600003047c30 13, 7 0, v0x60000304ed00_0; 1 drivers
v0x600003047c30_14 .net v0x600003047c30 14, 7 0, v0x6000030482d0_0; 1 drivers
v0x600003047c30_15 .net v0x600003047c30 15, 7 0, L_0x600002968d90; 1 drivers
v0x600003047c30_16 .net v0x600003047c30 16, 7 0, v0x600003049830_0; 1 drivers
v0x600003047c30_17 .net v0x600003047c30 17, 7 0, v0x60000304ad90_0; 1 drivers
v0x600003047c30_18 .net v0x600003047c30 18, 7 0, v0x600003044360_0; 1 drivers
v0x600003047c30_19 .net v0x600003047c30 19, 7 0, v0x6000030458c0_0; 1 drivers
v0x600003047cc0_0 .net "act_ready", 0 0, L_0x600003377160;  1 drivers
v0x600003047d50_0 .net "act_valid", 0 0, v0x60000303f180_0;  1 drivers
v0x600003047de0_0 .net "busy", 0 0, L_0x600002964770;  alias, 1 drivers
v0x600003047e70_0 .net "cfg_k_tiles", 15 0, L_0x600003379900;  alias, 1 drivers
L_0x14809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003047f00_0 .net "clear_acc", 0 0, L_0x14809a4a0;  1 drivers
v0x600003040000_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x600003040090_0 .var "cycle_count", 15 0;
v0x600003040120_0 .var "cycle_count_next", 15 0;
v0x600003058510_5 .array/port v0x600003058510, 5;
v0x6000030401b0 .array "deskew_output", 3 0;
v0x6000030401b0_0 .net v0x6000030401b0 0, 31 0, v0x600003058510_5; 1 drivers
v0x600003058630_3 .array/port v0x600003058630, 3;
v0x6000030401b0_1 .net v0x6000030401b0 1, 31 0, v0x600003058630_3; 1 drivers
v0x600003058750_1 .array/port v0x600003058750, 1;
v0x6000030401b0_2 .net v0x6000030401b0 2, 31 0, v0x600003058750_1; 1 drivers
v0x6000030401b0_3 .net v0x6000030401b0 3, 31 0, L_0x600002964310; 1 drivers
v0x600003040240_0 .net "done", 0 0, L_0x6000033770c0;  alias, 1 drivers
L_0x14809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000030402d0_0 .net "drain_delay", 15 0, L_0x14809a380;  1 drivers
v0x600003040360_0 .net "pe_enable", 0 0, L_0x600002964690;  1 drivers
v0x6000030403f0 .array "psum_bottom", 3 0;
v0x6000030403f0_0 .net v0x6000030403f0 0, 31 0, L_0x600002964000; 1 drivers
v0x6000030403f0_1 .net v0x6000030403f0 1, 31 0, L_0x6000029640e0; 1 drivers
v0x6000030403f0_2 .net v0x6000030403f0 2, 31 0, L_0x6000029641c0; 1 drivers
v0x6000030403f0_3 .net v0x6000030403f0 3, 31 0, L_0x6000029642a0; 1 drivers
L_0x148098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003040480 .array "psum_v", 19 0;
v0x600003040480_0 .net v0x600003040480 0, 31 0, L_0x148098568; 1 drivers
L_0x1480985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003040480_1 .net v0x600003040480 1, 31 0, L_0x1480985b0; 1 drivers
L_0x1480985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003040480_2 .net v0x600003040480 2, 31 0, L_0x1480985f8; 1 drivers
L_0x148098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003040480_3 .net v0x600003040480 3, 31 0, L_0x148098640; 1 drivers
v0x600003040480_4 .net v0x600003040480 4, 31 0, v0x600003059b00_0; 1 drivers
v0x600003040480_5 .net v0x600003040480 5, 31 0, v0x60000305b060_0; 1 drivers
v0x600003040480_6 .net v0x600003040480 6, 31 0, v0x600003054630_0; 1 drivers
v0x600003040480_7 .net v0x600003040480 7, 31 0, v0x600003055b90_0; 1 drivers
v0x600003040480_8 .net v0x600003040480 8, 31 0, v0x6000030570f0_0; 1 drivers
v0x600003040480_9 .net v0x600003040480 9, 31 0, v0x6000030506c0_0; 1 drivers
v0x600003040480_10 .net v0x600003040480 10, 31 0, v0x600003051c20_0; 1 drivers
v0x600003040480_11 .net v0x600003040480 11, 31 0, v0x600003053180_0; 1 drivers
v0x600003040480_12 .net v0x600003040480 12, 31 0, v0x60000304c750_0; 1 drivers
v0x600003040480_13 .net v0x600003040480 13, 31 0, v0x60000304dcb0_0; 1 drivers
v0x600003040480_14 .net v0x600003040480 14, 31 0, v0x60000304f210_0; 1 drivers
v0x600003040480_15 .net v0x600003040480 15, 31 0, v0x6000030487e0_0; 1 drivers
v0x600003040480_16 .net v0x600003040480 16, 31 0, v0x600003049d40_0; 1 drivers
v0x600003040480_17 .net v0x600003040480 17, 31 0, v0x60000304b2a0_0; 1 drivers
v0x600003040480_18 .net v0x600003040480 18, 31 0, v0x600003044870_0; 1 drivers
v0x600003040480_19 .net v0x600003040480 19, 31 0, v0x600003045dd0_0; 1 drivers
v0x600003040510_0 .net "result_data", 127 0, L_0x600003376c60;  alias, 1 drivers
L_0x14809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000030405a0_0 .net "result_ready", 0 0, L_0x14809a4e8;  1 drivers
v0x600003040630_0 .net "result_valid", 0 0, L_0x600002964850;  alias, 1 drivers
v0x6000030406c0_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x600003040750_0 .net "skew_enable", 0 0, L_0x600002964700;  1 drivers
v0x6000030407e0 .array "skew_input", 3 0;
v0x6000030407e0_0 .net v0x6000030407e0 0, 7 0, L_0x600003379a40; 1 drivers
v0x6000030407e0_1 .net v0x6000030407e0 1, 7 0, L_0x600003379b80; 1 drivers
v0x6000030407e0_2 .net v0x6000030407e0 2, 7 0, L_0x600003379cc0; 1 drivers
v0x6000030407e0_3 .net v0x6000030407e0 3, 7 0, L_0x600003379e00; 1 drivers
v0x600003040870 .array "skew_output", 3 0;
v0x600003040870_0 .net v0x600003040870 0, 7 0, v0x600003058870_0; 1 drivers
v0x600003040870_1 .net v0x600003040870 1, 7 0, v0x600003058b40_0; 1 drivers
v0x600003040870_2 .net v0x600003040870 2, 7 0, v0x600003058e10_0; 1 drivers
v0x600003040870_3 .net v0x600003040870 3, 7 0, v0x6000030590e0_0; 1 drivers
v0x600003040900_0 .net "start", 0 0, v0x600003039680_0;  1 drivers
v0x600003040990_0 .var "state", 2 0;
v0x600003040a20_0 .var "state_next", 2 0;
v0x600003040ab0_0 .net "weight_load_col", 1 0, v0x60000303ab50_0;  1 drivers
v0x600003040b40_0 .net "weight_load_data", 31 0, L_0x600003377520;  1 drivers
v0x600003040bd0_0 .net "weight_load_en", 0 0, v0x60000303abe0_0;  1 drivers
E_0x600001727840/0 .event anyedge, v0x600003040990_0, v0x600003040090_0, v0x600003040900_0, v0x600003040bd0_0;
E_0x600001727840/1 .event anyedge, v0x600003047e70_0, v0x6000030402d0_0;
E_0x600001727840 .event/or E_0x600001727840/0, E_0x600001727840/1;
L_0x6000033799a0 .part v0x60000303f060_0, 0, 8;
L_0x148098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003379a40 .functor MUXZ 8, L_0x148098448, L_0x6000033799a0, v0x60000303f180_0, C4<>;
L_0x600003379ae0 .part v0x60000303f060_0, 8, 8;
L_0x148098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003379b80 .functor MUXZ 8, L_0x148098490, L_0x600003379ae0, v0x60000303f180_0, C4<>;
L_0x600003379c20 .part v0x60000303f060_0, 16, 8;
L_0x1480984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003379cc0 .functor MUXZ 8, L_0x1480984d8, L_0x600003379c20, v0x60000303f180_0, C4<>;
L_0x600003379d60 .part v0x60000303f060_0, 24, 8;
L_0x148098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003379e00 .functor MUXZ 8, L_0x148098520, L_0x600003379d60, v0x60000303f180_0, C4<>;
L_0x600003379fe0 .part L_0x600003377520, 0, 8;
L_0x60000337a800 .part L_0x600003377520, 0, 8;
L_0x60000337b020 .part L_0x600003377520, 0, 8;
L_0x60000337b840 .part L_0x600003377520, 0, 8;
L_0x60000337fa20 .part L_0x600003377520, 8, 8;
L_0x60000337f3e0 .part L_0x600003377520, 8, 8;
L_0x60000337ec60 .part L_0x600003377520, 8, 8;
L_0x60000337dd60 .part L_0x600003377520, 8, 8;
L_0x60000337d680 .part L_0x600003377520, 16, 8;
L_0x60000337cd20 .part L_0x600003377520, 16, 8;
L_0x60000337e300 .part L_0x600003377520, 16, 8;
L_0x600003374500 .part L_0x600003377520, 16, 8;
L_0x600003374d20 .part L_0x600003377520, 24, 8;
L_0x600003375540 .part L_0x600003377520, 24, 8;
L_0x600003375d60 .part L_0x600003377520, 24, 8;
L_0x600003376580 .part L_0x600003377520, 24, 8;
L_0x600003376c60 .concat8 [ 32 32 32 32], L_0x600002964380, L_0x6000029643f0, L_0x600002964460, L_0x6000029644d0;
L_0x600003376d00 .cmp/eq 3, v0x600003040990_0, L_0x14809a188;
L_0x600003376da0 .cmp/eq 3, v0x600003040990_0, L_0x14809a1d0;
L_0x600003376e40 .cmp/eq 3, v0x600003040990_0, L_0x14809a218;
L_0x600003376ee0 .reduce/nor v0x60000303abe0_0;
L_0x600003376f80 .cmp/ne 3, v0x600003040990_0, L_0x14809a260;
L_0x600003377020 .cmp/ne 3, v0x600003040990_0, L_0x14809a2a8;
L_0x6000033770c0 .cmp/eq 3, v0x600003040990_0, L_0x14809a2f0;
L_0x600003377160 .cmp/eq 3, v0x600003040990_0, L_0x14809a338;
L_0x600003377200 .cmp/eq 3, v0x600003040990_0, L_0x14809a3c8;
L_0x6000033772a0 .cmp/ge 16, v0x600003040090_0, L_0x14809a380;
L_0x600003377340 .concat [ 16 16 0 0], v0x600003040090_0, L_0x14809a410;
L_0x6000033773e0 .arith/sum 32, L_0x14809aa88, L_0x14809a458;
L_0x600003377480 .cmp/gt 32, L_0x6000033773e0, L_0x600003377340;
S_0x14468bc00 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600002c66500 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600002c66540 .param/l "col" 1 7 248, +C4<00>;
L_0x600002964000 .functor BUFZ 32, v0x600003049d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1446895b0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14468bc00;
 .timescale 0 0;
v0x600003058510 .array "delay_stages", 5 0, 31 0;
v0x6000030585a0_0 .var/i "i", 31 0;
S_0x144686f60 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600002c66580 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600002c665c0 .param/l "col" 1 7 248, +C4<01>;
L_0x6000029640e0 .functor BUFZ 32, v0x60000304b2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x144684910 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x144686f60;
 .timescale 0 0;
v0x600003058630 .array "delay_stages", 3 0, 31 0;
v0x6000030586c0_0 .var/i "i", 31 0;
S_0x1446822c0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600002c66600 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600002c66640 .param/l "col" 1 7 248, +C4<010>;
L_0x6000029641c0 .functor BUFZ 32, v0x600003044870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14467fc70 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1446822c0;
 .timescale 0 0;
v0x600003058750 .array "delay_stages", 1 0, 31 0;
v0x6000030587e0_0 .var/i "i", 31 0;
S_0x14467d620 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600002c66680 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600002c666c0 .param/l "col" 1 7 248, +C4<011>;
L_0x6000029642a0 .functor BUFZ 32, v0x600003045dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14467afd0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x14467d620;
 .timescale 0 0;
L_0x600002964310 .functor BUFZ 32, L_0x6000029642a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x144678980 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001727ac0 .param/l "row" 1 7 142, +C4<00>;
v0x600003058900_0 .net *"_ivl_1", 7 0, L_0x6000033799a0;  1 drivers
v0x600003058990_0 .net/2u *"_ivl_2", 7 0, L_0x148098448;  1 drivers
S_0x144676330 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x144678980;
 .timescale 0 0;
v0x600003058870_0 .var "out_reg", 7 0;
S_0x144673ce0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001727b40 .param/l "row" 1 7 142, +C4<01>;
v0x600003058bd0_0 .net *"_ivl_1", 7 0, L_0x600003379ae0;  1 drivers
v0x600003058c60_0 .net/2u *"_ivl_2", 7 0, L_0x148098490;  1 drivers
S_0x144671690 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x144673ce0;
 .timescale 0 0;
v0x600003058a20 .array "delay_stages", 0 0, 7 0;
v0x600003058ab0_0 .var/i "i", 31 0;
v0x600003058b40_0 .var "out_reg", 7 0;
S_0x14466f040 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001727bc0 .param/l "row" 1 7 142, +C4<010>;
v0x600003058ea0_0 .net *"_ivl_1", 7 0, L_0x600003379c20;  1 drivers
v0x600003058f30_0 .net/2u *"_ivl_2", 7 0, L_0x1480984d8;  1 drivers
S_0x14466c9f0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14466f040;
 .timescale 0 0;
v0x600003058cf0 .array "delay_stages", 1 0, 7 0;
v0x600003058d80_0 .var/i "i", 31 0;
v0x600003058e10_0 .var "out_reg", 7 0;
S_0x144620760 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001727c40 .param/l "row" 1 7 142, +C4<011>;
v0x600003059170_0 .net *"_ivl_1", 7 0, L_0x600003379d60;  1 drivers
v0x600003059200_0 .net/2u *"_ivl_2", 7 0, L_0x148098520;  1 drivers
S_0x1446208d0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x144620760;
 .timescale 0 0;
v0x600003058fc0 .array "delay_stages", 2 0, 7 0;
v0x600003059050_0 .var/i "i", 31 0;
v0x6000030590e0_0 .var "out_reg", 7 0;
S_0x14460baa0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001727a80 .param/l "row" 1 7 213, +C4<00>;
S_0x14460bc10 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14460baa0;
 .timescale 0 0;
P_0x600001727d00 .param/l "col" 1 7 214, +C4<00>;
L_0x600002968e00 .functor AND 1, v0x60000303abe0_0, L_0x600003379f40, C4<1>, C4<1>;
L_0x600002968cb0 .functor AND 1, L_0x60000337a120, v0x600003039680_0, C4<1>, C4<1>;
L_0x600002968d20 .functor OR 1, L_0x60000337a080, L_0x600002968cb0, C4<0>, C4<0>;
L_0x600002968bd0 .functor AND 1, L_0x14809a4a0, L_0x600002968d20, C4<1>, C4<1>;
L_0x600002968c40 .functor AND 1, L_0x600002968bd0, L_0x60000337a260, C4<1>, C4<1>;
v0x600003059dd0_0 .net *"_ivl_0", 2 0, L_0x600003379ea0;  1 drivers
L_0x148098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003059e60_0 .net/2u *"_ivl_11", 2 0, L_0x148098718;  1 drivers
v0x600003059ef0_0 .net *"_ivl_13", 0 0, L_0x60000337a080;  1 drivers
L_0x148098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003059f80_0 .net/2u *"_ivl_15", 2 0, L_0x148098760;  1 drivers
v0x60000305a010_0 .net *"_ivl_17", 0 0, L_0x60000337a120;  1 drivers
v0x60000305a0a0_0 .net *"_ivl_20", 0 0, L_0x600002968cb0;  1 drivers
v0x60000305a130_0 .net *"_ivl_22", 0 0, L_0x600002968d20;  1 drivers
v0x60000305a1c0_0 .net *"_ivl_24", 0 0, L_0x600002968bd0;  1 drivers
v0x60000305a250_0 .net *"_ivl_25", 31 0, L_0x60000337a1c0;  1 drivers
L_0x1480987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305a2e0_0 .net *"_ivl_28", 15 0, L_0x1480987a8;  1 drivers
L_0x1480987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305a370_0 .net/2u *"_ivl_29", 31 0, L_0x1480987f0;  1 drivers
L_0x148098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000305a400_0 .net *"_ivl_3", 0 0, L_0x148098688;  1 drivers
v0x60000305a490_0 .net *"_ivl_31", 0 0, L_0x60000337a260;  1 drivers
L_0x1480986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000305a520_0 .net/2u *"_ivl_4", 2 0, L_0x1480986d0;  1 drivers
v0x60000305a5b0_0 .net *"_ivl_6", 0 0, L_0x600003379f40;  1 drivers
v0x60000305a640_0 .net "do_clear", 0 0, L_0x600002968c40;  1 drivers
v0x60000305a6d0_0 .net "load_weight", 0 0, L_0x600002968e00;  1 drivers
v0x60000305a760_0 .net "weight_in", 7 0, L_0x600003379fe0;  1 drivers
L_0x600003379ea0 .concat [ 2 1 0 0], v0x60000303ab50_0, L_0x148098688;
L_0x600003379f40 .cmp/eq 3, L_0x600003379ea0, L_0x1480986d0;
L_0x60000337a080 .cmp/eq 3, v0x600003040990_0, L_0x148098718;
L_0x60000337a120 .cmp/eq 3, v0x600003040990_0, L_0x148098760;
L_0x60000337a1c0 .concat [ 16 16 0 0], v0x600003040090_0, L_0x1480987a8;
L_0x60000337a260 .cmp/eq 32, L_0x60000337a1c0, L_0x1480987f0;
S_0x144619c40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14460bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c667c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003059290_0 .net *"_ivl_11", 0 0, L_0x60000337a4e0;  1 drivers
v0x600003059320_0 .net *"_ivl_12", 15 0, L_0x60000337a580;  1 drivers
v0x6000030593b0_0 .net/s *"_ivl_4", 15 0, L_0x60000337a300;  1 drivers
v0x600003059440_0 .net/s *"_ivl_6", 15 0, L_0x60000337a3a0;  1 drivers
v0x6000030594d0_0 .net/s "a_signed", 7 0, v0x600003059680_0;  1 drivers
v0x600003059560_0 .net "act_in", 7 0, L_0x600002968fc0;  alias, 1 drivers
v0x6000030595f0_0 .var "act_out", 7 0;
v0x600003059680_0 .var "act_reg", 7 0;
v0x600003059710_0 .net "clear_acc", 0 0, L_0x600002968c40;  alias, 1 drivers
v0x6000030597a0_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x600003059830_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x6000030598c0_0 .net "load_weight", 0 0, L_0x600002968e00;  alias, 1 drivers
v0x600003059950_0 .net/s "product", 15 0, L_0x60000337a440;  1 drivers
v0x6000030599e0_0 .net/s "product_ext", 31 0, L_0x60000337a620;  1 drivers
v0x600003059a70_0 .net "psum_in", 31 0, L_0x148098568;  alias, 1 drivers
v0x600003059b00_0 .var "psum_out", 31 0;
v0x600003059b90_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x600003059c20_0 .net/s "w_signed", 7 0, v0x600003059d40_0;  1 drivers
v0x600003059cb0_0 .net "weight_in", 7 0, L_0x600003379fe0;  alias, 1 drivers
v0x600003059d40_0 .var "weight_reg", 7 0;
L_0x60000337a300 .extend/s 16, v0x600003059680_0;
L_0x60000337a3a0 .extend/s 16, v0x600003059d40_0;
L_0x60000337a440 .arith/mult 16, L_0x60000337a300, L_0x60000337a3a0;
L_0x60000337a4e0 .part L_0x60000337a440, 15, 1;
LS_0x60000337a580_0_0 .concat [ 1 1 1 1], L_0x60000337a4e0, L_0x60000337a4e0, L_0x60000337a4e0, L_0x60000337a4e0;
LS_0x60000337a580_0_4 .concat [ 1 1 1 1], L_0x60000337a4e0, L_0x60000337a4e0, L_0x60000337a4e0, L_0x60000337a4e0;
LS_0x60000337a580_0_8 .concat [ 1 1 1 1], L_0x60000337a4e0, L_0x60000337a4e0, L_0x60000337a4e0, L_0x60000337a4e0;
LS_0x60000337a580_0_12 .concat [ 1 1 1 1], L_0x60000337a4e0, L_0x60000337a4e0, L_0x60000337a4e0, L_0x60000337a4e0;
L_0x60000337a580 .concat [ 4 4 4 4], LS_0x60000337a580_0_0, LS_0x60000337a580_0_4, LS_0x60000337a580_0_8, LS_0x60000337a580_0_12;
L_0x60000337a620 .concat [ 16 16 0 0], L_0x60000337a440, L_0x60000337a580;
S_0x144619db0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14460baa0;
 .timescale 0 0;
P_0x600001727e80 .param/l "col" 1 7 214, +C4<01>;
L_0x600002968a10 .functor AND 1, v0x60000303abe0_0, L_0x60000337a760, C4<1>, C4<1>;
L_0x600002968a80 .functor AND 1, L_0x60000337a940, v0x600003039680_0, C4<1>, C4<1>;
L_0x600002968930 .functor OR 1, L_0x60000337a8a0, L_0x600002968a80, C4<0>, C4<0>;
L_0x6000029689a0 .functor AND 1, L_0x14809a4a0, L_0x600002968930, C4<1>, C4<1>;
L_0x600002968850 .functor AND 1, L_0x6000029689a0, L_0x60000337aa80, C4<1>, C4<1>;
v0x60000305b330_0 .net *"_ivl_0", 2 0, L_0x60000337a6c0;  1 drivers
L_0x1480988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000305b3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1480988c8;  1 drivers
v0x60000305b450_0 .net *"_ivl_13", 0 0, L_0x60000337a8a0;  1 drivers
L_0x148098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000305b4e0_0 .net/2u *"_ivl_15", 2 0, L_0x148098910;  1 drivers
v0x60000305b570_0 .net *"_ivl_17", 0 0, L_0x60000337a940;  1 drivers
v0x60000305b600_0 .net *"_ivl_20", 0 0, L_0x600002968a80;  1 drivers
v0x60000305b690_0 .net *"_ivl_22", 0 0, L_0x600002968930;  1 drivers
v0x60000305b720_0 .net *"_ivl_24", 0 0, L_0x6000029689a0;  1 drivers
v0x60000305b7b0_0 .net *"_ivl_25", 31 0, L_0x60000337a9e0;  1 drivers
L_0x148098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305b840_0 .net *"_ivl_28", 15 0, L_0x148098958;  1 drivers
L_0x1480989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000305b8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1480989a0;  1 drivers
L_0x148098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000305b960_0 .net *"_ivl_3", 0 0, L_0x148098838;  1 drivers
v0x60000305b9f0_0 .net *"_ivl_31", 0 0, L_0x60000337aa80;  1 drivers
L_0x148098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000305ba80_0 .net/2u *"_ivl_4", 2 0, L_0x148098880;  1 drivers
v0x60000305bb10_0 .net *"_ivl_6", 0 0, L_0x60000337a760;  1 drivers
v0x60000305bba0_0 .net "do_clear", 0 0, L_0x600002968850;  1 drivers
v0x60000305bc30_0 .net "load_weight", 0 0, L_0x600002968a10;  1 drivers
v0x60000305bcc0_0 .net "weight_in", 7 0, L_0x60000337a800;  1 drivers
L_0x60000337a6c0 .concat [ 2 1 0 0], v0x60000303ab50_0, L_0x148098838;
L_0x60000337a760 .cmp/eq 3, L_0x60000337a6c0, L_0x148098880;
L_0x60000337a8a0 .cmp/eq 3, v0x600003040990_0, L_0x1480988c8;
L_0x60000337a940 .cmp/eq 3, v0x600003040990_0, L_0x148098910;
L_0x60000337a9e0 .concat [ 16 16 0 0], v0x600003040090_0, L_0x148098958;
L_0x60000337aa80 .cmp/eq 32, L_0x60000337a9e0, L_0x1480989a0;
S_0x14461c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x144619db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c66840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000305a7f0_0 .net *"_ivl_11", 0 0, L_0x60000337ad00;  1 drivers
v0x60000305a880_0 .net *"_ivl_12", 15 0, L_0x60000337ada0;  1 drivers
v0x60000305a910_0 .net/s *"_ivl_4", 15 0, L_0x60000337ab20;  1 drivers
v0x60000305a9a0_0 .net/s *"_ivl_6", 15 0, L_0x60000337abc0;  1 drivers
v0x60000305aa30_0 .net/s "a_signed", 7 0, v0x60000305abe0_0;  1 drivers
v0x60000305aac0_0 .net "act_in", 7 0, v0x6000030595f0_0;  alias, 1 drivers
v0x60000305ab50_0 .var "act_out", 7 0;
v0x60000305abe0_0 .var "act_reg", 7 0;
v0x60000305ac70_0 .net "clear_acc", 0 0, L_0x600002968850;  alias, 1 drivers
v0x60000305ad00_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x60000305ad90_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x60000305ae20_0 .net "load_weight", 0 0, L_0x600002968a10;  alias, 1 drivers
v0x60000305aeb0_0 .net/s "product", 15 0, L_0x60000337ac60;  1 drivers
v0x60000305af40_0 .net/s "product_ext", 31 0, L_0x60000337ae40;  1 drivers
v0x60000305afd0_0 .net "psum_in", 31 0, L_0x1480985b0;  alias, 1 drivers
v0x60000305b060_0 .var "psum_out", 31 0;
v0x60000305b0f0_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x60000305b180_0 .net/s "w_signed", 7 0, v0x60000305b2a0_0;  1 drivers
v0x60000305b210_0 .net "weight_in", 7 0, L_0x60000337a800;  alias, 1 drivers
v0x60000305b2a0_0 .var "weight_reg", 7 0;
L_0x60000337ab20 .extend/s 16, v0x60000305abe0_0;
L_0x60000337abc0 .extend/s 16, v0x60000305b2a0_0;
L_0x60000337ac60 .arith/mult 16, L_0x60000337ab20, L_0x60000337abc0;
L_0x60000337ad00 .part L_0x60000337ac60, 15, 1;
LS_0x60000337ada0_0_0 .concat [ 1 1 1 1], L_0x60000337ad00, L_0x60000337ad00, L_0x60000337ad00, L_0x60000337ad00;
LS_0x60000337ada0_0_4 .concat [ 1 1 1 1], L_0x60000337ad00, L_0x60000337ad00, L_0x60000337ad00, L_0x60000337ad00;
LS_0x60000337ada0_0_8 .concat [ 1 1 1 1], L_0x60000337ad00, L_0x60000337ad00, L_0x60000337ad00, L_0x60000337ad00;
LS_0x60000337ada0_0_12 .concat [ 1 1 1 1], L_0x60000337ad00, L_0x60000337ad00, L_0x60000337ad00, L_0x60000337ad00;
L_0x60000337ada0 .concat [ 4 4 4 4], LS_0x60000337ada0_0_0, LS_0x60000337ada0_0_4, LS_0x60000337ada0_0_8, LS_0x60000337ada0_0_12;
L_0x60000337ae40 .concat [ 16 16 0 0], L_0x60000337ac60, L_0x60000337ada0;
S_0x14461c210 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14460baa0;
 .timescale 0 0;
P_0x600001727f80 .param/l "col" 1 7 214, +C4<010>;
L_0x6000029698f0 .functor AND 1, v0x60000303abe0_0, L_0x60000337af80, C4<1>, C4<1>;
L_0x600002969880 .functor AND 1, L_0x60000337b160, v0x600003039680_0, C4<1>, C4<1>;
L_0x600002969810 .functor OR 1, L_0x60000337b0c0, L_0x600002969880, C4<0>, C4<0>;
L_0x6000029682a0 .functor AND 1, L_0x14809a4a0, L_0x600002969810, C4<1>, C4<1>;
L_0x6000029681c0 .functor AND 1, L_0x6000029682a0, L_0x60000337b2a0, C4<1>, C4<1>;
v0x600003054900_0 .net *"_ivl_0", 3 0, L_0x60000337aee0;  1 drivers
L_0x148098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003054990_0 .net/2u *"_ivl_11", 2 0, L_0x148098a78;  1 drivers
v0x600003054a20_0 .net *"_ivl_13", 0 0, L_0x60000337b0c0;  1 drivers
L_0x148098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003054ab0_0 .net/2u *"_ivl_15", 2 0, L_0x148098ac0;  1 drivers
v0x600003054b40_0 .net *"_ivl_17", 0 0, L_0x60000337b160;  1 drivers
v0x600003054bd0_0 .net *"_ivl_20", 0 0, L_0x600002969880;  1 drivers
v0x600003054c60_0 .net *"_ivl_22", 0 0, L_0x600002969810;  1 drivers
v0x600003054cf0_0 .net *"_ivl_24", 0 0, L_0x6000029682a0;  1 drivers
v0x600003054d80_0 .net *"_ivl_25", 31 0, L_0x60000337b200;  1 drivers
L_0x148098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003054e10_0 .net *"_ivl_28", 15 0, L_0x148098b08;  1 drivers
L_0x148098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003054ea0_0 .net/2u *"_ivl_29", 31 0, L_0x148098b50;  1 drivers
L_0x1480989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003054f30_0 .net *"_ivl_3", 1 0, L_0x1480989e8;  1 drivers
v0x600003054fc0_0 .net *"_ivl_31", 0 0, L_0x60000337b2a0;  1 drivers
L_0x148098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003055050_0 .net/2u *"_ivl_4", 3 0, L_0x148098a30;  1 drivers
v0x6000030550e0_0 .net *"_ivl_6", 0 0, L_0x60000337af80;  1 drivers
v0x600003055170_0 .net "do_clear", 0 0, L_0x6000029681c0;  1 drivers
v0x600003055200_0 .net "load_weight", 0 0, L_0x6000029698f0;  1 drivers
v0x600003055290_0 .net "weight_in", 7 0, L_0x60000337b020;  1 drivers
L_0x60000337aee0 .concat [ 2 2 0 0], v0x60000303ab50_0, L_0x1480989e8;
L_0x60000337af80 .cmp/eq 4, L_0x60000337aee0, L_0x148098a30;
L_0x60000337b0c0 .cmp/eq 3, v0x600003040990_0, L_0x148098a78;
L_0x60000337b160 .cmp/eq 3, v0x600003040990_0, L_0x148098ac0;
L_0x60000337b200 .concat [ 16 16 0 0], v0x600003040090_0, L_0x148098b08;
L_0x60000337b2a0 .cmp/eq 32, L_0x60000337b200, L_0x148098b50;
S_0x14460ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14461c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c668c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000305bd50_0 .net *"_ivl_11", 0 0, L_0x60000337b520;  1 drivers
v0x60000305bde0_0 .net *"_ivl_12", 15 0, L_0x60000337b5c0;  1 drivers
v0x60000305be70_0 .net/s *"_ivl_4", 15 0, L_0x60000337b340;  1 drivers
v0x60000305bf00_0 .net/s *"_ivl_6", 15 0, L_0x60000337b3e0;  1 drivers
v0x600003054000_0 .net/s "a_signed", 7 0, v0x6000030541b0_0;  1 drivers
v0x600003054090_0 .net "act_in", 7 0, v0x60000305ab50_0;  alias, 1 drivers
v0x600003054120_0 .var "act_out", 7 0;
v0x6000030541b0_0 .var "act_reg", 7 0;
v0x600003054240_0 .net "clear_acc", 0 0, L_0x6000029681c0;  alias, 1 drivers
v0x6000030542d0_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x600003054360_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x6000030543f0_0 .net "load_weight", 0 0, L_0x6000029698f0;  alias, 1 drivers
v0x600003054480_0 .net/s "product", 15 0, L_0x60000337b480;  1 drivers
v0x600003054510_0 .net/s "product_ext", 31 0, L_0x60000337b660;  1 drivers
v0x6000030545a0_0 .net "psum_in", 31 0, L_0x1480985f8;  alias, 1 drivers
v0x600003054630_0 .var "psum_out", 31 0;
v0x6000030546c0_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x600003054750_0 .net/s "w_signed", 7 0, v0x600003054870_0;  1 drivers
v0x6000030547e0_0 .net "weight_in", 7 0, L_0x60000337b020;  alias, 1 drivers
v0x600003054870_0 .var "weight_reg", 7 0;
L_0x60000337b340 .extend/s 16, v0x6000030541b0_0;
L_0x60000337b3e0 .extend/s 16, v0x600003054870_0;
L_0x60000337b480 .arith/mult 16, L_0x60000337b340, L_0x60000337b3e0;
L_0x60000337b520 .part L_0x60000337b480, 15, 1;
LS_0x60000337b5c0_0_0 .concat [ 1 1 1 1], L_0x60000337b520, L_0x60000337b520, L_0x60000337b520, L_0x60000337b520;
LS_0x60000337b5c0_0_4 .concat [ 1 1 1 1], L_0x60000337b520, L_0x60000337b520, L_0x60000337b520, L_0x60000337b520;
LS_0x60000337b5c0_0_8 .concat [ 1 1 1 1], L_0x60000337b520, L_0x60000337b520, L_0x60000337b520, L_0x60000337b520;
LS_0x60000337b5c0_0_12 .concat [ 1 1 1 1], L_0x60000337b520, L_0x60000337b520, L_0x60000337b520, L_0x60000337b520;
L_0x60000337b5c0 .concat [ 4 4 4 4], LS_0x60000337b5c0_0_0, LS_0x60000337b5c0_0_4, LS_0x60000337b5c0_0_8, LS_0x60000337b5c0_0_12;
L_0x60000337b660 .concat [ 16 16 0 0], L_0x60000337b480, L_0x60000337b5c0;
S_0x1446100b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14460baa0;
 .timescale 0 0;
P_0x600001720040 .param/l "col" 1 7 214, +C4<011>;
L_0x60000296a300 .functor AND 1, v0x60000303abe0_0, L_0x60000337b7a0, C4<1>, C4<1>;
L_0x60000296a370 .functor AND 1, L_0x60000337b980, v0x600003039680_0, C4<1>, C4<1>;
L_0x60000296a3e0 .functor OR 1, L_0x60000337b8e0, L_0x60000296a370, C4<0>, C4<0>;
L_0x60000296a450 .functor AND 1, L_0x14809a4a0, L_0x60000296a3e0, C4<1>, C4<1>;
L_0x60000296a4c0 .functor AND 1, L_0x60000296a450, L_0x60000337bac0, C4<1>, C4<1>;
v0x600003055e60_0 .net *"_ivl_0", 3 0, L_0x60000337b700;  1 drivers
L_0x148098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003055ef0_0 .net/2u *"_ivl_11", 2 0, L_0x148098c28;  1 drivers
v0x600003055f80_0 .net *"_ivl_13", 0 0, L_0x60000337b8e0;  1 drivers
L_0x148098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003056010_0 .net/2u *"_ivl_15", 2 0, L_0x148098c70;  1 drivers
v0x6000030560a0_0 .net *"_ivl_17", 0 0, L_0x60000337b980;  1 drivers
v0x600003056130_0 .net *"_ivl_20", 0 0, L_0x60000296a370;  1 drivers
v0x6000030561c0_0 .net *"_ivl_22", 0 0, L_0x60000296a3e0;  1 drivers
v0x600003056250_0 .net *"_ivl_24", 0 0, L_0x60000296a450;  1 drivers
v0x6000030562e0_0 .net *"_ivl_25", 31 0, L_0x60000337ba20;  1 drivers
L_0x148098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003056370_0 .net *"_ivl_28", 15 0, L_0x148098cb8;  1 drivers
L_0x148098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003056400_0 .net/2u *"_ivl_29", 31 0, L_0x148098d00;  1 drivers
L_0x148098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003056490_0 .net *"_ivl_3", 1 0, L_0x148098b98;  1 drivers
v0x600003056520_0 .net *"_ivl_31", 0 0, L_0x60000337bac0;  1 drivers
L_0x148098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000030565b0_0 .net/2u *"_ivl_4", 3 0, L_0x148098be0;  1 drivers
v0x600003056640_0 .net *"_ivl_6", 0 0, L_0x60000337b7a0;  1 drivers
v0x6000030566d0_0 .net "do_clear", 0 0, L_0x60000296a4c0;  1 drivers
v0x600003056760_0 .net "load_weight", 0 0, L_0x60000296a300;  1 drivers
v0x6000030567f0_0 .net "weight_in", 7 0, L_0x60000337b840;  1 drivers
L_0x60000337b700 .concat [ 2 2 0 0], v0x60000303ab50_0, L_0x148098b98;
L_0x60000337b7a0 .cmp/eq 4, L_0x60000337b700, L_0x148098be0;
L_0x60000337b8e0 .cmp/eq 3, v0x600003040990_0, L_0x148098c28;
L_0x60000337b980 .cmp/eq 3, v0x600003040990_0, L_0x148098c70;
L_0x60000337ba20 .concat [ 16 16 0 0], v0x600003040090_0, L_0x148098cb8;
L_0x60000337bac0 .cmp/eq 32, L_0x60000337ba20, L_0x148098d00;
S_0x144604b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1446100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c66a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003055320_0 .net *"_ivl_11", 0 0, L_0x60000337bd40;  1 drivers
v0x6000030553b0_0 .net *"_ivl_12", 15 0, L_0x60000337bde0;  1 drivers
v0x600003055440_0 .net/s *"_ivl_4", 15 0, L_0x60000337bb60;  1 drivers
v0x6000030554d0_0 .net/s *"_ivl_6", 15 0, L_0x60000337bc00;  1 drivers
v0x600003055560_0 .net/s "a_signed", 7 0, v0x600003055710_0;  1 drivers
v0x6000030555f0_0 .net "act_in", 7 0, v0x600003054120_0;  alias, 1 drivers
v0x600003055680_0 .var "act_out", 7 0;
v0x600003055710_0 .var "act_reg", 7 0;
v0x6000030557a0_0 .net "clear_acc", 0 0, L_0x60000296a4c0;  alias, 1 drivers
v0x600003055830_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x6000030558c0_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x600003055950_0 .net "load_weight", 0 0, L_0x60000296a300;  alias, 1 drivers
v0x6000030559e0_0 .net/s "product", 15 0, L_0x60000337bca0;  1 drivers
v0x600003055a70_0 .net/s "product_ext", 31 0, L_0x60000337be80;  1 drivers
v0x600003055b00_0 .net "psum_in", 31 0, L_0x148098640;  alias, 1 drivers
v0x600003055b90_0 .var "psum_out", 31 0;
v0x600003055c20_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x600003055cb0_0 .net/s "w_signed", 7 0, v0x600003055dd0_0;  1 drivers
v0x600003055d40_0 .net "weight_in", 7 0, L_0x60000337b840;  alias, 1 drivers
v0x600003055dd0_0 .var "weight_reg", 7 0;
L_0x60000337bb60 .extend/s 16, v0x600003055710_0;
L_0x60000337bc00 .extend/s 16, v0x600003055dd0_0;
L_0x60000337bca0 .arith/mult 16, L_0x60000337bb60, L_0x60000337bc00;
L_0x60000337bd40 .part L_0x60000337bca0, 15, 1;
LS_0x60000337bde0_0_0 .concat [ 1 1 1 1], L_0x60000337bd40, L_0x60000337bd40, L_0x60000337bd40, L_0x60000337bd40;
LS_0x60000337bde0_0_4 .concat [ 1 1 1 1], L_0x60000337bd40, L_0x60000337bd40, L_0x60000337bd40, L_0x60000337bd40;
LS_0x60000337bde0_0_8 .concat [ 1 1 1 1], L_0x60000337bd40, L_0x60000337bd40, L_0x60000337bd40, L_0x60000337bd40;
LS_0x60000337bde0_0_12 .concat [ 1 1 1 1], L_0x60000337bd40, L_0x60000337bd40, L_0x60000337bd40, L_0x60000337bd40;
L_0x60000337bde0 .concat [ 4 4 4 4], LS_0x60000337bde0_0_0, LS_0x60000337bde0_0_4, LS_0x60000337bde0_0_8, LS_0x60000337bde0_0_12;
L_0x60000337be80 .concat [ 16 16 0 0], L_0x60000337bca0, L_0x60000337bde0;
S_0x144604c80 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001720140 .param/l "row" 1 7 213, +C4<01>;
S_0x144616100 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x144604c80;
 .timescale 0 0;
P_0x6000017201c0 .param/l "col" 1 7 214, +C4<00>;
L_0x60000296a610 .functor AND 1, v0x60000303abe0_0, L_0x60000337fb60, C4<1>, C4<1>;
L_0x60000296a6f0 .functor AND 1, L_0x60000337fe80, v0x600003039680_0, C4<1>, C4<1>;
L_0x60000296a760 .functor OR 1, L_0x60000337f7a0, L_0x60000296a6f0, C4<0>, C4<0>;
L_0x60000296a7d0 .functor AND 1, L_0x14809a4a0, L_0x60000296a760, C4<1>, C4<1>;
L_0x60000296a840 .functor AND 1, L_0x60000296a7d0, L_0x60000337fd40, C4<1>, C4<1>;
v0x6000030573c0_0 .net *"_ivl_0", 2 0, L_0x60000337bf20;  1 drivers
L_0x148098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003057450_0 .net/2u *"_ivl_11", 2 0, L_0x148098dd8;  1 drivers
v0x6000030574e0_0 .net *"_ivl_13", 0 0, L_0x60000337f7a0;  1 drivers
L_0x148098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003057570_0 .net/2u *"_ivl_15", 2 0, L_0x148098e20;  1 drivers
v0x600003057600_0 .net *"_ivl_17", 0 0, L_0x60000337fe80;  1 drivers
v0x600003057690_0 .net *"_ivl_20", 0 0, L_0x60000296a6f0;  1 drivers
v0x600003057720_0 .net *"_ivl_22", 0 0, L_0x60000296a760;  1 drivers
v0x6000030577b0_0 .net *"_ivl_24", 0 0, L_0x60000296a7d0;  1 drivers
v0x600003057840_0 .net *"_ivl_25", 31 0, L_0x60000337f660;  1 drivers
L_0x148098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000030578d0_0 .net *"_ivl_28", 15 0, L_0x148098e68;  1 drivers
L_0x148098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003057960_0 .net/2u *"_ivl_29", 31 0, L_0x148098eb0;  1 drivers
L_0x148098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000030579f0_0 .net *"_ivl_3", 0 0, L_0x148098d48;  1 drivers
v0x600003057a80_0 .net *"_ivl_31", 0 0, L_0x60000337fd40;  1 drivers
L_0x148098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003057b10_0 .net/2u *"_ivl_4", 2 0, L_0x148098d90;  1 drivers
v0x600003057ba0_0 .net *"_ivl_6", 0 0, L_0x60000337fb60;  1 drivers
v0x600003057c30_0 .net "do_clear", 0 0, L_0x60000296a840;  1 drivers
v0x600003057cc0_0 .net "load_weight", 0 0, L_0x60000296a610;  1 drivers
v0x600003057d50_0 .net "weight_in", 7 0, L_0x60000337fa20;  1 drivers
L_0x60000337bf20 .concat [ 2 1 0 0], v0x60000303ab50_0, L_0x148098d48;
L_0x60000337fb60 .cmp/eq 3, L_0x60000337bf20, L_0x148098d90;
L_0x60000337f7a0 .cmp/eq 3, v0x600003040990_0, L_0x148098dd8;
L_0x60000337fe80 .cmp/eq 3, v0x600003040990_0, L_0x148098e20;
L_0x60000337f660 .concat [ 16 16 0 0], v0x600003040090_0, L_0x148098e68;
L_0x60000337fd40 .cmp/eq 32, L_0x60000337f660, L_0x148098eb0;
S_0x144616270 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x144616100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c66ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003056880_0 .net *"_ivl_11", 0 0, L_0x60000337fac0;  1 drivers
v0x600003056910_0 .net *"_ivl_12", 15 0, L_0x60000337f2a0;  1 drivers
v0x6000030569a0_0 .net/s *"_ivl_4", 15 0, L_0x60000337f520;  1 drivers
v0x600003056a30_0 .net/s *"_ivl_6", 15 0, L_0x60000337fc00;  1 drivers
v0x600003056ac0_0 .net/s "a_signed", 7 0, v0x600003056c70_0;  1 drivers
v0x600003056b50_0 .net "act_in", 7 0, L_0x600002968e70;  alias, 1 drivers
v0x600003056be0_0 .var "act_out", 7 0;
v0x600003056c70_0 .var "act_reg", 7 0;
v0x600003056d00_0 .net "clear_acc", 0 0, L_0x60000296a840;  alias, 1 drivers
v0x600003056d90_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x600003056e20_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x600003056eb0_0 .net "load_weight", 0 0, L_0x60000296a610;  alias, 1 drivers
v0x600003056f40_0 .net/s "product", 15 0, L_0x60000337f200;  1 drivers
v0x600003056fd0_0 .net/s "product_ext", 31 0, L_0x60000337f980;  1 drivers
v0x600003057060_0 .net "psum_in", 31 0, v0x600003059b00_0;  alias, 1 drivers
v0x6000030570f0_0 .var "psum_out", 31 0;
v0x600003057180_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x600003057210_0 .net/s "w_signed", 7 0, v0x600003057330_0;  1 drivers
v0x6000030572a0_0 .net "weight_in", 7 0, L_0x60000337fa20;  alias, 1 drivers
v0x600003057330_0 .var "weight_reg", 7 0;
L_0x60000337f520 .extend/s 16, v0x600003056c70_0;
L_0x60000337fc00 .extend/s 16, v0x600003057330_0;
L_0x60000337f200 .arith/mult 16, L_0x60000337f520, L_0x60000337fc00;
L_0x60000337fac0 .part L_0x60000337f200, 15, 1;
LS_0x60000337f2a0_0_0 .concat [ 1 1 1 1], L_0x60000337fac0, L_0x60000337fac0, L_0x60000337fac0, L_0x60000337fac0;
LS_0x60000337f2a0_0_4 .concat [ 1 1 1 1], L_0x60000337fac0, L_0x60000337fac0, L_0x60000337fac0, L_0x60000337fac0;
LS_0x60000337f2a0_0_8 .concat [ 1 1 1 1], L_0x60000337fac0, L_0x60000337fac0, L_0x60000337fac0, L_0x60000337fac0;
LS_0x60000337f2a0_0_12 .concat [ 1 1 1 1], L_0x60000337fac0, L_0x60000337fac0, L_0x60000337fac0, L_0x60000337fac0;
L_0x60000337f2a0 .concat [ 4 4 4 4], LS_0x60000337f2a0_0_0, LS_0x60000337f2a0_0_4, LS_0x60000337f2a0_0_8, LS_0x60000337f2a0_0_12;
L_0x60000337f980 .concat [ 16 16 0 0], L_0x60000337f200, L_0x60000337f2a0;
S_0x144697360 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x144604c80;
 .timescale 0 0;
P_0x600001720000 .param/l "col" 1 7 214, +C4<01>;
L_0x60000296a990 .functor AND 1, v0x60000303abe0_0, L_0x60000337f840, C4<1>, C4<1>;
L_0x60000296aa00 .functor AND 1, L_0x60000337f480, v0x600003039680_0, C4<1>, C4<1>;
L_0x60000296aa70 .functor OR 1, L_0x60000337f700, L_0x60000296aa00, C4<0>, C4<0>;
L_0x60000296aae0 .functor AND 1, L_0x14809a4a0, L_0x60000296aa70, C4<1>, C4<1>;
L_0x60000296ab50 .functor AND 1, L_0x60000296aae0, L_0x60000337f0c0, C4<1>, C4<1>;
v0x600003050990_0 .net *"_ivl_0", 2 0, L_0x60000337f340;  1 drivers
L_0x148098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003050a20_0 .net/2u *"_ivl_11", 2 0, L_0x148098f88;  1 drivers
v0x600003050ab0_0 .net *"_ivl_13", 0 0, L_0x60000337f700;  1 drivers
L_0x148098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003050b40_0 .net/2u *"_ivl_15", 2 0, L_0x148098fd0;  1 drivers
v0x600003050bd0_0 .net *"_ivl_17", 0 0, L_0x60000337f480;  1 drivers
v0x600003050c60_0 .net *"_ivl_20", 0 0, L_0x60000296aa00;  1 drivers
v0x600003050cf0_0 .net *"_ivl_22", 0 0, L_0x60000296aa70;  1 drivers
v0x600003050d80_0 .net *"_ivl_24", 0 0, L_0x60000296aae0;  1 drivers
v0x600003050e10_0 .net *"_ivl_25", 31 0, L_0x60000337f5c0;  1 drivers
L_0x148099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003050ea0_0 .net *"_ivl_28", 15 0, L_0x148099018;  1 drivers
L_0x148099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003050f30_0 .net/2u *"_ivl_29", 31 0, L_0x148099060;  1 drivers
L_0x148098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003050fc0_0 .net *"_ivl_3", 0 0, L_0x148098ef8;  1 drivers
v0x600003051050_0 .net *"_ivl_31", 0 0, L_0x60000337f0c0;  1 drivers
L_0x148098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000030510e0_0 .net/2u *"_ivl_4", 2 0, L_0x148098f40;  1 drivers
v0x600003051170_0 .net *"_ivl_6", 0 0, L_0x60000337f840;  1 drivers
v0x600003051200_0 .net "do_clear", 0 0, L_0x60000296ab50;  1 drivers
v0x600003051290_0 .net "load_weight", 0 0, L_0x60000296a990;  1 drivers
v0x600003051320_0 .net "weight_in", 7 0, L_0x60000337f3e0;  1 drivers
L_0x60000337f340 .concat [ 2 1 0 0], v0x60000303ab50_0, L_0x148098ef8;
L_0x60000337f840 .cmp/eq 3, L_0x60000337f340, L_0x148098f40;
L_0x60000337f700 .cmp/eq 3, v0x600003040990_0, L_0x148098f88;
L_0x60000337f480 .cmp/eq 3, v0x600003040990_0, L_0x148098fd0;
L_0x60000337f5c0 .concat [ 16 16 0 0], v0x600003040090_0, L_0x148099018;
L_0x60000337f0c0 .cmp/eq 32, L_0x60000337f5c0, L_0x148099060;
S_0x1446974d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x144697360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c66b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003057de0_0 .net *"_ivl_11", 0 0, L_0x60000337ee40;  1 drivers
v0x600003057e70_0 .net *"_ivl_12", 15 0, L_0x60000337eee0;  1 drivers
v0x600003057f00_0 .net/s *"_ivl_4", 15 0, L_0x60000337f160;  1 drivers
v0x600003050000_0 .net/s *"_ivl_6", 15 0, L_0x60000337ef80;  1 drivers
v0x600003050090_0 .net/s "a_signed", 7 0, v0x600003050240_0;  1 drivers
v0x600003050120_0 .net "act_in", 7 0, v0x600003056be0_0;  alias, 1 drivers
v0x6000030501b0_0 .var "act_out", 7 0;
v0x600003050240_0 .var "act_reg", 7 0;
v0x6000030502d0_0 .net "clear_acc", 0 0, L_0x60000296ab50;  alias, 1 drivers
v0x600003050360_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x6000030503f0_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x600003050480_0 .net "load_weight", 0 0, L_0x60000296a990;  alias, 1 drivers
v0x600003050510_0 .net/s "product", 15 0, L_0x60000337f020;  1 drivers
v0x6000030505a0_0 .net/s "product_ext", 31 0, L_0x60000337ed00;  1 drivers
v0x600003050630_0 .net "psum_in", 31 0, v0x60000305b060_0;  alias, 1 drivers
v0x6000030506c0_0 .var "psum_out", 31 0;
v0x600003050750_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x6000030507e0_0 .net/s "w_signed", 7 0, v0x600003050900_0;  1 drivers
v0x600003050870_0 .net "weight_in", 7 0, L_0x60000337f3e0;  alias, 1 drivers
v0x600003050900_0 .var "weight_reg", 7 0;
L_0x60000337f160 .extend/s 16, v0x600003050240_0;
L_0x60000337ef80 .extend/s 16, v0x600003050900_0;
L_0x60000337f020 .arith/mult 16, L_0x60000337f160, L_0x60000337ef80;
L_0x60000337ee40 .part L_0x60000337f020, 15, 1;
LS_0x60000337eee0_0_0 .concat [ 1 1 1 1], L_0x60000337ee40, L_0x60000337ee40, L_0x60000337ee40, L_0x60000337ee40;
LS_0x60000337eee0_0_4 .concat [ 1 1 1 1], L_0x60000337ee40, L_0x60000337ee40, L_0x60000337ee40, L_0x60000337ee40;
LS_0x60000337eee0_0_8 .concat [ 1 1 1 1], L_0x60000337ee40, L_0x60000337ee40, L_0x60000337ee40, L_0x60000337ee40;
LS_0x60000337eee0_0_12 .concat [ 1 1 1 1], L_0x60000337ee40, L_0x60000337ee40, L_0x60000337ee40, L_0x60000337ee40;
L_0x60000337eee0 .concat [ 4 4 4 4], LS_0x60000337eee0_0_0, LS_0x60000337eee0_0_4, LS_0x60000337eee0_0_8, LS_0x60000337eee0_0_12;
L_0x60000337ed00 .concat [ 16 16 0 0], L_0x60000337f020, L_0x60000337eee0;
S_0x1446919a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x144604c80;
 .timescale 0 0;
P_0x600001720380 .param/l "col" 1 7 214, +C4<010>;
L_0x60000296aca0 .functor AND 1, v0x60000303abe0_0, L_0x60000337ebc0, C4<1>, C4<1>;
L_0x60000296a680 .functor AND 1, L_0x60000337eb20, v0x600003039680_0, C4<1>, C4<1>;
L_0x60000296ad10 .functor OR 1, L_0x60000337ea80, L_0x60000296a680, C4<0>, C4<0>;
L_0x60000296ad80 .functor AND 1, L_0x14809a4a0, L_0x60000296ad10, C4<1>, C4<1>;
L_0x60000296adf0 .functor AND 1, L_0x60000296ad80, L_0x60000337e9e0, C4<1>, C4<1>;
v0x600003051ef0_0 .net *"_ivl_0", 3 0, L_0x60000337eda0;  1 drivers
L_0x148099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003051f80_0 .net/2u *"_ivl_11", 2 0, L_0x148099138;  1 drivers
v0x600003052010_0 .net *"_ivl_13", 0 0, L_0x60000337ea80;  1 drivers
L_0x148099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000030520a0_0 .net/2u *"_ivl_15", 2 0, L_0x148099180;  1 drivers
v0x600003052130_0 .net *"_ivl_17", 0 0, L_0x60000337eb20;  1 drivers
v0x6000030521c0_0 .net *"_ivl_20", 0 0, L_0x60000296a680;  1 drivers
v0x600003052250_0 .net *"_ivl_22", 0 0, L_0x60000296ad10;  1 drivers
v0x6000030522e0_0 .net *"_ivl_24", 0 0, L_0x60000296ad80;  1 drivers
v0x600003052370_0 .net *"_ivl_25", 31 0, L_0x60000337e940;  1 drivers
L_0x1480991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003052400_0 .net *"_ivl_28", 15 0, L_0x1480991c8;  1 drivers
L_0x148099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003052490_0 .net/2u *"_ivl_29", 31 0, L_0x148099210;  1 drivers
L_0x1480990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003052520_0 .net *"_ivl_3", 1 0, L_0x1480990a8;  1 drivers
v0x6000030525b0_0 .net *"_ivl_31", 0 0, L_0x60000337e9e0;  1 drivers
L_0x1480990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003052640_0 .net/2u *"_ivl_4", 3 0, L_0x1480990f0;  1 drivers
v0x6000030526d0_0 .net *"_ivl_6", 0 0, L_0x60000337ebc0;  1 drivers
v0x600003052760_0 .net "do_clear", 0 0, L_0x60000296adf0;  1 drivers
v0x6000030527f0_0 .net "load_weight", 0 0, L_0x60000296aca0;  1 drivers
v0x600003052880_0 .net "weight_in", 7 0, L_0x60000337ec60;  1 drivers
L_0x60000337eda0 .concat [ 2 2 0 0], v0x60000303ab50_0, L_0x1480990a8;
L_0x60000337ebc0 .cmp/eq 4, L_0x60000337eda0, L_0x1480990f0;
L_0x60000337ea80 .cmp/eq 3, v0x600003040990_0, L_0x148099138;
L_0x60000337eb20 .cmp/eq 3, v0x600003040990_0, L_0x148099180;
L_0x60000337e940 .concat [ 16 16 0 0], v0x600003040090_0, L_0x1480991c8;
L_0x60000337e9e0 .cmp/eq 32, L_0x60000337e940, L_0x148099210;
S_0x144691b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1446919a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c66c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000030513b0_0 .net *"_ivl_11", 0 0, L_0x60000337e1c0;  1 drivers
v0x600003051440_0 .net *"_ivl_12", 15 0, L_0x60000337dfe0;  1 drivers
v0x6000030514d0_0 .net/s *"_ivl_4", 15 0, L_0x60000337e620;  1 drivers
v0x600003051560_0 .net/s *"_ivl_6", 15 0, L_0x60000337e6c0;  1 drivers
v0x6000030515f0_0 .net/s "a_signed", 7 0, v0x6000030517a0_0;  1 drivers
v0x600003051680_0 .net "act_in", 7 0, v0x6000030501b0_0;  alias, 1 drivers
v0x600003051710_0 .var "act_out", 7 0;
v0x6000030517a0_0 .var "act_reg", 7 0;
v0x600003051830_0 .net "clear_acc", 0 0, L_0x60000296adf0;  alias, 1 drivers
v0x6000030518c0_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x600003051950_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x6000030519e0_0 .net "load_weight", 0 0, L_0x60000296aca0;  alias, 1 drivers
v0x600003051a70_0 .net/s "product", 15 0, L_0x60000337e120;  1 drivers
v0x600003051b00_0 .net/s "product_ext", 31 0, L_0x60000337e080;  1 drivers
v0x600003051b90_0 .net "psum_in", 31 0, v0x600003054630_0;  alias, 1 drivers
v0x600003051c20_0 .var "psum_out", 31 0;
v0x600003051cb0_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x600003051d40_0 .net/s "w_signed", 7 0, v0x600003051e60_0;  1 drivers
v0x600003051dd0_0 .net "weight_in", 7 0, L_0x60000337ec60;  alias, 1 drivers
v0x600003051e60_0 .var "weight_reg", 7 0;
L_0x60000337e620 .extend/s 16, v0x6000030517a0_0;
L_0x60000337e6c0 .extend/s 16, v0x600003051e60_0;
L_0x60000337e120 .arith/mult 16, L_0x60000337e620, L_0x60000337e6c0;
L_0x60000337e1c0 .part L_0x60000337e120, 15, 1;
LS_0x60000337dfe0_0_0 .concat [ 1 1 1 1], L_0x60000337e1c0, L_0x60000337e1c0, L_0x60000337e1c0, L_0x60000337e1c0;
LS_0x60000337dfe0_0_4 .concat [ 1 1 1 1], L_0x60000337e1c0, L_0x60000337e1c0, L_0x60000337e1c0, L_0x60000337e1c0;
LS_0x60000337dfe0_0_8 .concat [ 1 1 1 1], L_0x60000337e1c0, L_0x60000337e1c0, L_0x60000337e1c0, L_0x60000337e1c0;
LS_0x60000337dfe0_0_12 .concat [ 1 1 1 1], L_0x60000337e1c0, L_0x60000337e1c0, L_0x60000337e1c0, L_0x60000337e1c0;
L_0x60000337dfe0 .concat [ 4 4 4 4], LS_0x60000337dfe0_0_0, LS_0x60000337dfe0_0_4, LS_0x60000337dfe0_0_8, LS_0x60000337dfe0_0_12;
L_0x60000337e080 .concat [ 16 16 0 0], L_0x60000337e120, L_0x60000337dfe0;
S_0x14468f350 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x144604c80;
 .timescale 0 0;
P_0x600001720480 .param/l "col" 1 7 214, +C4<011>;
L_0x60000296af40 .functor AND 1, v0x60000303abe0_0, L_0x60000337df40, C4<1>, C4<1>;
L_0x60000296afb0 .functor AND 1, L_0x60000337dc20, v0x600003039680_0, C4<1>, C4<1>;
L_0x60000296b020 .functor OR 1, L_0x60000337de00, L_0x60000296afb0, C4<0>, C4<0>;
L_0x60000296b090 .functor AND 1, L_0x14809a4a0, L_0x60000296b020, C4<1>, C4<1>;
L_0x60000296b100 .functor AND 1, L_0x60000296b090, L_0x60000337dae0, C4<1>, C4<1>;
v0x600003053450_0 .net *"_ivl_0", 3 0, L_0x60000337dea0;  1 drivers
L_0x1480992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000030534e0_0 .net/2u *"_ivl_11", 2 0, L_0x1480992e8;  1 drivers
v0x600003053570_0 .net *"_ivl_13", 0 0, L_0x60000337de00;  1 drivers
L_0x148099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003053600_0 .net/2u *"_ivl_15", 2 0, L_0x148099330;  1 drivers
v0x600003053690_0 .net *"_ivl_17", 0 0, L_0x60000337dc20;  1 drivers
v0x600003053720_0 .net *"_ivl_20", 0 0, L_0x60000296afb0;  1 drivers
v0x6000030537b0_0 .net *"_ivl_22", 0 0, L_0x60000296b020;  1 drivers
v0x600003053840_0 .net *"_ivl_24", 0 0, L_0x60000296b090;  1 drivers
v0x6000030538d0_0 .net *"_ivl_25", 31 0, L_0x60000337dcc0;  1 drivers
L_0x148099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003053960_0 .net *"_ivl_28", 15 0, L_0x148099378;  1 drivers
L_0x1480993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000030539f0_0 .net/2u *"_ivl_29", 31 0, L_0x1480993c0;  1 drivers
L_0x148099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003053a80_0 .net *"_ivl_3", 1 0, L_0x148099258;  1 drivers
v0x600003053b10_0 .net *"_ivl_31", 0 0, L_0x60000337dae0;  1 drivers
L_0x1480992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003053ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1480992a0;  1 drivers
v0x600003053c30_0 .net *"_ivl_6", 0 0, L_0x60000337df40;  1 drivers
v0x600003053cc0_0 .net "do_clear", 0 0, L_0x60000296b100;  1 drivers
v0x600003053d50_0 .net "load_weight", 0 0, L_0x60000296af40;  1 drivers
v0x600003053de0_0 .net "weight_in", 7 0, L_0x60000337dd60;  1 drivers
L_0x60000337dea0 .concat [ 2 2 0 0], v0x60000303ab50_0, L_0x148099258;
L_0x60000337df40 .cmp/eq 4, L_0x60000337dea0, L_0x1480992a0;
L_0x60000337de00 .cmp/eq 3, v0x600003040990_0, L_0x1480992e8;
L_0x60000337dc20 .cmp/eq 3, v0x600003040990_0, L_0x148099330;
L_0x60000337dcc0 .concat [ 16 16 0 0], v0x600003040090_0, L_0x148099378;
L_0x60000337dae0 .cmp/eq 32, L_0x60000337dcc0, L_0x1480993c0;
S_0x14468f4c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14468f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c66940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003052910_0 .net *"_ivl_11", 0 0, L_0x60000337d860;  1 drivers
v0x6000030529a0_0 .net *"_ivl_12", 15 0, L_0x60000337d900;  1 drivers
v0x600003052a30_0 .net/s *"_ivl_4", 15 0, L_0x60000337db80;  1 drivers
v0x600003052ac0_0 .net/s *"_ivl_6", 15 0, L_0x60000337d9a0;  1 drivers
v0x600003052b50_0 .net/s "a_signed", 7 0, v0x600003052d00_0;  1 drivers
v0x600003052be0_0 .net "act_in", 7 0, v0x600003051710_0;  alias, 1 drivers
v0x600003052c70_0 .var "act_out", 7 0;
v0x600003052d00_0 .var "act_reg", 7 0;
v0x600003052d90_0 .net "clear_acc", 0 0, L_0x60000296b100;  alias, 1 drivers
v0x600003052e20_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x600003052eb0_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x600003052f40_0 .net "load_weight", 0 0, L_0x60000296af40;  alias, 1 drivers
v0x600003052fd0_0 .net/s "product", 15 0, L_0x60000337da40;  1 drivers
v0x600003053060_0 .net/s "product_ext", 31 0, L_0x60000337d720;  1 drivers
v0x6000030530f0_0 .net "psum_in", 31 0, v0x600003055b90_0;  alias, 1 drivers
v0x600003053180_0 .var "psum_out", 31 0;
v0x600003053210_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x6000030532a0_0 .net/s "w_signed", 7 0, v0x6000030533c0_0;  1 drivers
v0x600003053330_0 .net "weight_in", 7 0, L_0x60000337dd60;  alias, 1 drivers
v0x6000030533c0_0 .var "weight_reg", 7 0;
L_0x60000337db80 .extend/s 16, v0x600003052d00_0;
L_0x60000337d9a0 .extend/s 16, v0x6000030533c0_0;
L_0x60000337da40 .arith/mult 16, L_0x60000337db80, L_0x60000337d9a0;
L_0x60000337d860 .part L_0x60000337da40, 15, 1;
LS_0x60000337d900_0_0 .concat [ 1 1 1 1], L_0x60000337d860, L_0x60000337d860, L_0x60000337d860, L_0x60000337d860;
LS_0x60000337d900_0_4 .concat [ 1 1 1 1], L_0x60000337d860, L_0x60000337d860, L_0x60000337d860, L_0x60000337d860;
LS_0x60000337d900_0_8 .concat [ 1 1 1 1], L_0x60000337d860, L_0x60000337d860, L_0x60000337d860, L_0x60000337d860;
LS_0x60000337d900_0_12 .concat [ 1 1 1 1], L_0x60000337d860, L_0x60000337d860, L_0x60000337d860, L_0x60000337d860;
L_0x60000337d900 .concat [ 4 4 4 4], LS_0x60000337d900_0_0, LS_0x60000337d900_0_4, LS_0x60000337d900_0_8, LS_0x60000337d900_0_12;
L_0x60000337d720 .concat [ 16 16 0 0], L_0x60000337da40, L_0x60000337d900;
S_0x14468cd00 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001720580 .param/l "row" 1 7 213, +C4<010>;
S_0x14468ce70 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14468cd00;
 .timescale 0 0;
P_0x600001720600 .param/l "col" 1 7 214, +C4<00>;
L_0x60000296b250 .functor AND 1, v0x60000303abe0_0, L_0x60000337d5e0, C4<1>, C4<1>;
L_0x60000296b2c0 .functor AND 1, L_0x60000337d540, v0x600003039680_0, C4<1>, C4<1>;
L_0x60000296b330 .functor OR 1, L_0x60000337d4a0, L_0x60000296b2c0, C4<0>, C4<0>;
L_0x60000296b3a0 .functor AND 1, L_0x14809a4a0, L_0x60000296b330, C4<1>, C4<1>;
L_0x60000296b410 .functor AND 1, L_0x60000296b3a0, L_0x60000337d400, C4<1>, C4<1>;
v0x60000304ca20_0 .net *"_ivl_0", 2 0, L_0x60000337d7c0;  1 drivers
L_0x148099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000304cab0_0 .net/2u *"_ivl_11", 2 0, L_0x148099498;  1 drivers
v0x60000304cb40_0 .net *"_ivl_13", 0 0, L_0x60000337d4a0;  1 drivers
L_0x1480994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000304cbd0_0 .net/2u *"_ivl_15", 2 0, L_0x1480994e0;  1 drivers
v0x60000304cc60_0 .net *"_ivl_17", 0 0, L_0x60000337d540;  1 drivers
v0x60000304ccf0_0 .net *"_ivl_20", 0 0, L_0x60000296b2c0;  1 drivers
v0x60000304cd80_0 .net *"_ivl_22", 0 0, L_0x60000296b330;  1 drivers
v0x60000304ce10_0 .net *"_ivl_24", 0 0, L_0x60000296b3a0;  1 drivers
v0x60000304cea0_0 .net *"_ivl_25", 31 0, L_0x60000337d360;  1 drivers
L_0x148099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000304cf30_0 .net *"_ivl_28", 15 0, L_0x148099528;  1 drivers
L_0x148099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000304cfc0_0 .net/2u *"_ivl_29", 31 0, L_0x148099570;  1 drivers
L_0x148099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000304d050_0 .net *"_ivl_3", 0 0, L_0x148099408;  1 drivers
v0x60000304d0e0_0 .net *"_ivl_31", 0 0, L_0x60000337d400;  1 drivers
L_0x148099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000304d170_0 .net/2u *"_ivl_4", 2 0, L_0x148099450;  1 drivers
v0x60000304d200_0 .net *"_ivl_6", 0 0, L_0x60000337d5e0;  1 drivers
v0x60000304d290_0 .net "do_clear", 0 0, L_0x60000296b410;  1 drivers
v0x60000304d320_0 .net "load_weight", 0 0, L_0x60000296b250;  1 drivers
v0x60000304d3b0_0 .net "weight_in", 7 0, L_0x60000337d680;  1 drivers
L_0x60000337d7c0 .concat [ 2 1 0 0], v0x60000303ab50_0, L_0x148099408;
L_0x60000337d5e0 .cmp/eq 3, L_0x60000337d7c0, L_0x148099450;
L_0x60000337d4a0 .cmp/eq 3, v0x600003040990_0, L_0x148099498;
L_0x60000337d540 .cmp/eq 3, v0x600003040990_0, L_0x1480994e0;
L_0x60000337d360 .concat [ 16 16 0 0], v0x600003040090_0, L_0x148099528;
L_0x60000337d400 .cmp/eq 32, L_0x60000337d360, L_0x148099570;
S_0x14468a6b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14468ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c66cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003053e70_0 .net *"_ivl_11", 0 0, L_0x60000337d180;  1 drivers
v0x600003053f00_0 .net *"_ivl_12", 15 0, L_0x60000337cfa0;  1 drivers
v0x60000304c000_0 .net/s *"_ivl_4", 15 0, L_0x60000337d220;  1 drivers
v0x60000304c090_0 .net/s *"_ivl_6", 15 0, L_0x60000337d2c0;  1 drivers
v0x60000304c120_0 .net/s "a_signed", 7 0, v0x60000304c2d0_0;  1 drivers
v0x60000304c1b0_0 .net "act_in", 7 0, L_0x600002968ee0;  alias, 1 drivers
v0x60000304c240_0 .var "act_out", 7 0;
v0x60000304c2d0_0 .var "act_reg", 7 0;
v0x60000304c360_0 .net "clear_acc", 0 0, L_0x60000296b410;  alias, 1 drivers
v0x60000304c3f0_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x60000304c480_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x60000304c510_0 .net "load_weight", 0 0, L_0x60000296b250;  alias, 1 drivers
v0x60000304c5a0_0 .net/s "product", 15 0, L_0x60000337d0e0;  1 drivers
v0x60000304c630_0 .net/s "product_ext", 31 0, L_0x60000337d040;  1 drivers
v0x60000304c6c0_0 .net "psum_in", 31 0, v0x6000030570f0_0;  alias, 1 drivers
v0x60000304c750_0 .var "psum_out", 31 0;
v0x60000304c7e0_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x60000304c870_0 .net/s "w_signed", 7 0, v0x60000304c990_0;  1 drivers
v0x60000304c900_0 .net "weight_in", 7 0, L_0x60000337d680;  alias, 1 drivers
v0x60000304c990_0 .var "weight_reg", 7 0;
L_0x60000337d220 .extend/s 16, v0x60000304c2d0_0;
L_0x60000337d2c0 .extend/s 16, v0x60000304c990_0;
L_0x60000337d0e0 .arith/mult 16, L_0x60000337d220, L_0x60000337d2c0;
L_0x60000337d180 .part L_0x60000337d0e0, 15, 1;
LS_0x60000337cfa0_0_0 .concat [ 1 1 1 1], L_0x60000337d180, L_0x60000337d180, L_0x60000337d180, L_0x60000337d180;
LS_0x60000337cfa0_0_4 .concat [ 1 1 1 1], L_0x60000337d180, L_0x60000337d180, L_0x60000337d180, L_0x60000337d180;
LS_0x60000337cfa0_0_8 .concat [ 1 1 1 1], L_0x60000337d180, L_0x60000337d180, L_0x60000337d180, L_0x60000337d180;
LS_0x60000337cfa0_0_12 .concat [ 1 1 1 1], L_0x60000337d180, L_0x60000337d180, L_0x60000337d180, L_0x60000337d180;
L_0x60000337cfa0 .concat [ 4 4 4 4], LS_0x60000337cfa0_0_0, LS_0x60000337cfa0_0_4, LS_0x60000337cfa0_0_8, LS_0x60000337cfa0_0_12;
L_0x60000337d040 .concat [ 16 16 0 0], L_0x60000337d0e0, L_0x60000337cfa0;
S_0x14468a820 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14468cd00;
 .timescale 0 0;
P_0x600001720700 .param/l "col" 1 7 214, +C4<01>;
L_0x60000296b560 .functor AND 1, v0x60000303abe0_0, L_0x60000337cf00, C4<1>, C4<1>;
L_0x60000296b5d0 .functor AND 1, L_0x60000337cbe0, v0x600003039680_0, C4<1>, C4<1>;
L_0x60000296b640 .functor OR 1, L_0x60000337cdc0, L_0x60000296b5d0, C4<0>, C4<0>;
L_0x60000296b6b0 .functor AND 1, L_0x14809a4a0, L_0x60000296b640, C4<1>, C4<1>;
L_0x60000296b720 .functor AND 1, L_0x60000296b6b0, L_0x60000337caa0, C4<1>, C4<1>;
v0x60000304df80_0 .net *"_ivl_0", 2 0, L_0x60000337ce60;  1 drivers
L_0x148099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000304e010_0 .net/2u *"_ivl_11", 2 0, L_0x148099648;  1 drivers
v0x60000304e0a0_0 .net *"_ivl_13", 0 0, L_0x60000337cdc0;  1 drivers
L_0x148099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000304e130_0 .net/2u *"_ivl_15", 2 0, L_0x148099690;  1 drivers
v0x60000304e1c0_0 .net *"_ivl_17", 0 0, L_0x60000337cbe0;  1 drivers
v0x60000304e250_0 .net *"_ivl_20", 0 0, L_0x60000296b5d0;  1 drivers
v0x60000304e2e0_0 .net *"_ivl_22", 0 0, L_0x60000296b640;  1 drivers
v0x60000304e370_0 .net *"_ivl_24", 0 0, L_0x60000296b6b0;  1 drivers
v0x60000304e400_0 .net *"_ivl_25", 31 0, L_0x60000337cc80;  1 drivers
L_0x1480996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000304e490_0 .net *"_ivl_28", 15 0, L_0x1480996d8;  1 drivers
L_0x148099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000304e520_0 .net/2u *"_ivl_29", 31 0, L_0x148099720;  1 drivers
L_0x1480995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000304e5b0_0 .net *"_ivl_3", 0 0, L_0x1480995b8;  1 drivers
v0x60000304e640_0 .net *"_ivl_31", 0 0, L_0x60000337caa0;  1 drivers
L_0x148099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000304e6d0_0 .net/2u *"_ivl_4", 2 0, L_0x148099600;  1 drivers
v0x60000304e760_0 .net *"_ivl_6", 0 0, L_0x60000337cf00;  1 drivers
v0x60000304e7f0_0 .net "do_clear", 0 0, L_0x60000296b720;  1 drivers
v0x60000304e880_0 .net "load_weight", 0 0, L_0x60000296b560;  1 drivers
v0x60000304e910_0 .net "weight_in", 7 0, L_0x60000337cd20;  1 drivers
L_0x60000337ce60 .concat [ 2 1 0 0], v0x60000303ab50_0, L_0x1480995b8;
L_0x60000337cf00 .cmp/eq 3, L_0x60000337ce60, L_0x148099600;
L_0x60000337cdc0 .cmp/eq 3, v0x600003040990_0, L_0x148099648;
L_0x60000337cbe0 .cmp/eq 3, v0x600003040990_0, L_0x148099690;
L_0x60000337cc80 .concat [ 16 16 0 0], v0x600003040090_0, L_0x1480996d8;
L_0x60000337caa0 .cmp/eq 32, L_0x60000337cc80, L_0x148099720;
S_0x144688060 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14468a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c669c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000304d440_0 .net *"_ivl_11", 0 0, L_0x60000337e4e0;  1 drivers
v0x60000304d4d0_0 .net *"_ivl_12", 15 0, L_0x60000337e580;  1 drivers
v0x60000304d560_0 .net/s *"_ivl_4", 15 0, L_0x60000337cb40;  1 drivers
v0x60000304d5f0_0 .net/s *"_ivl_6", 15 0, L_0x60000337c960;  1 drivers
v0x60000304d680_0 .net/s "a_signed", 7 0, v0x60000304d830_0;  1 drivers
v0x60000304d710_0 .net "act_in", 7 0, v0x60000304c240_0;  alias, 1 drivers
v0x60000304d7a0_0 .var "act_out", 7 0;
v0x60000304d830_0 .var "act_reg", 7 0;
v0x60000304d8c0_0 .net "clear_acc", 0 0, L_0x60000296b720;  alias, 1 drivers
v0x60000304d950_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x60000304d9e0_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x60000304da70_0 .net "load_weight", 0 0, L_0x60000296b560;  alias, 1 drivers
v0x60000304db00_0 .net/s "product", 15 0, L_0x60000337ca00;  1 drivers
v0x60000304db90_0 .net/s "product_ext", 31 0, L_0x60000337e3a0;  1 drivers
v0x60000304dc20_0 .net "psum_in", 31 0, v0x6000030506c0_0;  alias, 1 drivers
v0x60000304dcb0_0 .var "psum_out", 31 0;
v0x60000304dd40_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x60000304ddd0_0 .net/s "w_signed", 7 0, v0x60000304def0_0;  1 drivers
v0x60000304de60_0 .net "weight_in", 7 0, L_0x60000337cd20;  alias, 1 drivers
v0x60000304def0_0 .var "weight_reg", 7 0;
L_0x60000337cb40 .extend/s 16, v0x60000304d830_0;
L_0x60000337c960 .extend/s 16, v0x60000304def0_0;
L_0x60000337ca00 .arith/mult 16, L_0x60000337cb40, L_0x60000337c960;
L_0x60000337e4e0 .part L_0x60000337ca00, 15, 1;
LS_0x60000337e580_0_0 .concat [ 1 1 1 1], L_0x60000337e4e0, L_0x60000337e4e0, L_0x60000337e4e0, L_0x60000337e4e0;
LS_0x60000337e580_0_4 .concat [ 1 1 1 1], L_0x60000337e4e0, L_0x60000337e4e0, L_0x60000337e4e0, L_0x60000337e4e0;
LS_0x60000337e580_0_8 .concat [ 1 1 1 1], L_0x60000337e4e0, L_0x60000337e4e0, L_0x60000337e4e0, L_0x60000337e4e0;
LS_0x60000337e580_0_12 .concat [ 1 1 1 1], L_0x60000337e4e0, L_0x60000337e4e0, L_0x60000337e4e0, L_0x60000337e4e0;
L_0x60000337e580 .concat [ 4 4 4 4], LS_0x60000337e580_0_0, LS_0x60000337e580_0_4, LS_0x60000337e580_0_8, LS_0x60000337e580_0_12;
L_0x60000337e3a0 .concat [ 16 16 0 0], L_0x60000337ca00, L_0x60000337e580;
S_0x1446881d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14468cd00;
 .timescale 0 0;
P_0x600001720800 .param/l "col" 1 7 214, +C4<010>;
L_0x60000296b870 .functor AND 1, v0x60000303abe0_0, L_0x60000337e260, C4<1>, C4<1>;
L_0x60000296b8e0 .functor AND 1, L_0x60000337c820, v0x600003039680_0, C4<1>, C4<1>;
L_0x60000296b950 .functor OR 1, L_0x60000337c6e0, L_0x60000296b8e0, C4<0>, C4<0>;
L_0x60000296b9c0 .functor AND 1, L_0x14809a4a0, L_0x60000296b950, C4<1>, C4<1>;
L_0x60000296ba30 .functor AND 1, L_0x60000296b9c0, L_0x60000337f8e0, C4<1>, C4<1>;
v0x60000304f4e0_0 .net *"_ivl_0", 3 0, L_0x60000337e440;  1 drivers
L_0x1480997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000304f570_0 .net/2u *"_ivl_11", 2 0, L_0x1480997f8;  1 drivers
v0x60000304f600_0 .net *"_ivl_13", 0 0, L_0x60000337c6e0;  1 drivers
L_0x148099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000304f690_0 .net/2u *"_ivl_15", 2 0, L_0x148099840;  1 drivers
v0x60000304f720_0 .net *"_ivl_17", 0 0, L_0x60000337c820;  1 drivers
v0x60000304f7b0_0 .net *"_ivl_20", 0 0, L_0x60000296b8e0;  1 drivers
v0x60000304f840_0 .net *"_ivl_22", 0 0, L_0x60000296b950;  1 drivers
v0x60000304f8d0_0 .net *"_ivl_24", 0 0, L_0x60000296b9c0;  1 drivers
v0x60000304f960_0 .net *"_ivl_25", 31 0, L_0x60000337c8c0;  1 drivers
L_0x148099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000304f9f0_0 .net *"_ivl_28", 15 0, L_0x148099888;  1 drivers
L_0x1480998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000304fa80_0 .net/2u *"_ivl_29", 31 0, L_0x1480998d0;  1 drivers
L_0x148099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000304fb10_0 .net *"_ivl_3", 1 0, L_0x148099768;  1 drivers
v0x60000304fba0_0 .net *"_ivl_31", 0 0, L_0x60000337f8e0;  1 drivers
L_0x1480997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000304fc30_0 .net/2u *"_ivl_4", 3 0, L_0x1480997b0;  1 drivers
v0x60000304fcc0_0 .net *"_ivl_6", 0 0, L_0x60000337e260;  1 drivers
v0x60000304fd50_0 .net "do_clear", 0 0, L_0x60000296ba30;  1 drivers
v0x60000304fde0_0 .net "load_weight", 0 0, L_0x60000296b870;  1 drivers
v0x60000304fe70_0 .net "weight_in", 7 0, L_0x60000337e300;  1 drivers
L_0x60000337e440 .concat [ 2 2 0 0], v0x60000303ab50_0, L_0x148099768;
L_0x60000337e260 .cmp/eq 4, L_0x60000337e440, L_0x1480997b0;
L_0x60000337c6e0 .cmp/eq 3, v0x600003040990_0, L_0x1480997f8;
L_0x60000337c820 .cmp/eq 3, v0x600003040990_0, L_0x148099840;
L_0x60000337c8c0 .concat [ 16 16 0 0], v0x600003040090_0, L_0x148099888;
L_0x60000337f8e0 .cmp/eq 32, L_0x60000337c8c0, L_0x1480998d0;
S_0x144685a10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1446881d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c66bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000304e9a0_0 .net *"_ivl_11", 0 0, L_0x6000033741e0;  1 drivers
v0x60000304ea30_0 .net *"_ivl_12", 15 0, L_0x600003374280;  1 drivers
v0x60000304eac0_0 .net/s *"_ivl_4", 15 0, L_0x600003374000;  1 drivers
v0x60000304eb50_0 .net/s *"_ivl_6", 15 0, L_0x6000033740a0;  1 drivers
v0x60000304ebe0_0 .net/s "a_signed", 7 0, v0x60000304ed90_0;  1 drivers
v0x60000304ec70_0 .net "act_in", 7 0, v0x60000304d7a0_0;  alias, 1 drivers
v0x60000304ed00_0 .var "act_out", 7 0;
v0x60000304ed90_0 .var "act_reg", 7 0;
v0x60000304ee20_0 .net "clear_acc", 0 0, L_0x60000296ba30;  alias, 1 drivers
v0x60000304eeb0_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x60000304ef40_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x60000304efd0_0 .net "load_weight", 0 0, L_0x60000296b870;  alias, 1 drivers
v0x60000304f060_0 .net/s "product", 15 0, L_0x600003374140;  1 drivers
v0x60000304f0f0_0 .net/s "product_ext", 31 0, L_0x600003374320;  1 drivers
v0x60000304f180_0 .net "psum_in", 31 0, v0x600003051c20_0;  alias, 1 drivers
v0x60000304f210_0 .var "psum_out", 31 0;
v0x60000304f2a0_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x60000304f330_0 .net/s "w_signed", 7 0, v0x60000304f450_0;  1 drivers
v0x60000304f3c0_0 .net "weight_in", 7 0, L_0x60000337e300;  alias, 1 drivers
v0x60000304f450_0 .var "weight_reg", 7 0;
L_0x600003374000 .extend/s 16, v0x60000304ed90_0;
L_0x6000033740a0 .extend/s 16, v0x60000304f450_0;
L_0x600003374140 .arith/mult 16, L_0x600003374000, L_0x6000033740a0;
L_0x6000033741e0 .part L_0x600003374140, 15, 1;
LS_0x600003374280_0_0 .concat [ 1 1 1 1], L_0x6000033741e0, L_0x6000033741e0, L_0x6000033741e0, L_0x6000033741e0;
LS_0x600003374280_0_4 .concat [ 1 1 1 1], L_0x6000033741e0, L_0x6000033741e0, L_0x6000033741e0, L_0x6000033741e0;
LS_0x600003374280_0_8 .concat [ 1 1 1 1], L_0x6000033741e0, L_0x6000033741e0, L_0x6000033741e0, L_0x6000033741e0;
LS_0x600003374280_0_12 .concat [ 1 1 1 1], L_0x6000033741e0, L_0x6000033741e0, L_0x6000033741e0, L_0x6000033741e0;
L_0x600003374280 .concat [ 4 4 4 4], LS_0x600003374280_0_0, LS_0x600003374280_0_4, LS_0x600003374280_0_8, LS_0x600003374280_0_12;
L_0x600003374320 .concat [ 16 16 0 0], L_0x600003374140, L_0x600003374280;
S_0x144685b80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14468cd00;
 .timescale 0 0;
P_0x600001720900 .param/l "col" 1 7 214, +C4<011>;
L_0x60000296bb80 .functor AND 1, v0x60000303abe0_0, L_0x600003374460, C4<1>, C4<1>;
L_0x60000296bbf0 .functor AND 1, L_0x600003374640, v0x600003039680_0, C4<1>, C4<1>;
L_0x60000296bc60 .functor OR 1, L_0x6000033745a0, L_0x60000296bbf0, C4<0>, C4<0>;
L_0x60000296bcd0 .functor AND 1, L_0x14809a4a0, L_0x60000296bc60, C4<1>, C4<1>;
L_0x60000296bd40 .functor AND 1, L_0x60000296bcd0, L_0x600003374780, C4<1>, C4<1>;
v0x600003048ab0_0 .net *"_ivl_0", 3 0, L_0x6000033743c0;  1 drivers
L_0x1480999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003048b40_0 .net/2u *"_ivl_11", 2 0, L_0x1480999a8;  1 drivers
v0x600003048bd0_0 .net *"_ivl_13", 0 0, L_0x6000033745a0;  1 drivers
L_0x1480999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003048c60_0 .net/2u *"_ivl_15", 2 0, L_0x1480999f0;  1 drivers
v0x600003048cf0_0 .net *"_ivl_17", 0 0, L_0x600003374640;  1 drivers
v0x600003048d80_0 .net *"_ivl_20", 0 0, L_0x60000296bbf0;  1 drivers
v0x600003048e10_0 .net *"_ivl_22", 0 0, L_0x60000296bc60;  1 drivers
v0x600003048ea0_0 .net *"_ivl_24", 0 0, L_0x60000296bcd0;  1 drivers
v0x600003048f30_0 .net *"_ivl_25", 31 0, L_0x6000033746e0;  1 drivers
L_0x148099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003048fc0_0 .net *"_ivl_28", 15 0, L_0x148099a38;  1 drivers
L_0x148099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003049050_0 .net/2u *"_ivl_29", 31 0, L_0x148099a80;  1 drivers
L_0x148099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000030490e0_0 .net *"_ivl_3", 1 0, L_0x148099918;  1 drivers
v0x600003049170_0 .net *"_ivl_31", 0 0, L_0x600003374780;  1 drivers
L_0x148099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003049200_0 .net/2u *"_ivl_4", 3 0, L_0x148099960;  1 drivers
v0x600003049290_0 .net *"_ivl_6", 0 0, L_0x600003374460;  1 drivers
v0x600003049320_0 .net "do_clear", 0 0, L_0x60000296bd40;  1 drivers
v0x6000030493b0_0 .net "load_weight", 0 0, L_0x60000296bb80;  1 drivers
v0x600003049440_0 .net "weight_in", 7 0, L_0x600003374500;  1 drivers
L_0x6000033743c0 .concat [ 2 2 0 0], v0x60000303ab50_0, L_0x148099918;
L_0x600003374460 .cmp/eq 4, L_0x6000033743c0, L_0x148099960;
L_0x6000033745a0 .cmp/eq 3, v0x600003040990_0, L_0x1480999a8;
L_0x600003374640 .cmp/eq 3, v0x600003040990_0, L_0x1480999f0;
L_0x6000033746e0 .concat [ 16 16 0 0], v0x600003040090_0, L_0x148099a38;
L_0x600003374780 .cmp/eq 32, L_0x6000033746e0, L_0x148099a80;
S_0x1446833c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x144685b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c66d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000304ff00_0 .net *"_ivl_11", 0 0, L_0x600003374a00;  1 drivers
v0x600003048000_0 .net *"_ivl_12", 15 0, L_0x600003374aa0;  1 drivers
v0x600003048090_0 .net/s *"_ivl_4", 15 0, L_0x600003374820;  1 drivers
v0x600003048120_0 .net/s *"_ivl_6", 15 0, L_0x6000033748c0;  1 drivers
v0x6000030481b0_0 .net/s "a_signed", 7 0, v0x600003048360_0;  1 drivers
v0x600003048240_0 .net "act_in", 7 0, v0x60000304ed00_0;  alias, 1 drivers
v0x6000030482d0_0 .var "act_out", 7 0;
v0x600003048360_0 .var "act_reg", 7 0;
v0x6000030483f0_0 .net "clear_acc", 0 0, L_0x60000296bd40;  alias, 1 drivers
v0x600003048480_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x600003048510_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x6000030485a0_0 .net "load_weight", 0 0, L_0x60000296bb80;  alias, 1 drivers
v0x600003048630_0 .net/s "product", 15 0, L_0x600003374960;  1 drivers
v0x6000030486c0_0 .net/s "product_ext", 31 0, L_0x600003374b40;  1 drivers
v0x600003048750_0 .net "psum_in", 31 0, v0x600003053180_0;  alias, 1 drivers
v0x6000030487e0_0 .var "psum_out", 31 0;
v0x600003048870_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x600003048900_0 .net/s "w_signed", 7 0, v0x600003048a20_0;  1 drivers
v0x600003048990_0 .net "weight_in", 7 0, L_0x600003374500;  alias, 1 drivers
v0x600003048a20_0 .var "weight_reg", 7 0;
L_0x600003374820 .extend/s 16, v0x600003048360_0;
L_0x6000033748c0 .extend/s 16, v0x600003048a20_0;
L_0x600003374960 .arith/mult 16, L_0x600003374820, L_0x6000033748c0;
L_0x600003374a00 .part L_0x600003374960, 15, 1;
LS_0x600003374aa0_0_0 .concat [ 1 1 1 1], L_0x600003374a00, L_0x600003374a00, L_0x600003374a00, L_0x600003374a00;
LS_0x600003374aa0_0_4 .concat [ 1 1 1 1], L_0x600003374a00, L_0x600003374a00, L_0x600003374a00, L_0x600003374a00;
LS_0x600003374aa0_0_8 .concat [ 1 1 1 1], L_0x600003374a00, L_0x600003374a00, L_0x600003374a00, L_0x600003374a00;
LS_0x600003374aa0_0_12 .concat [ 1 1 1 1], L_0x600003374a00, L_0x600003374a00, L_0x600003374a00, L_0x600003374a00;
L_0x600003374aa0 .concat [ 4 4 4 4], LS_0x600003374aa0_0_0, LS_0x600003374aa0_0_4, LS_0x600003374aa0_0_8, LS_0x600003374aa0_0_12;
L_0x600003374b40 .concat [ 16 16 0 0], L_0x600003374960, L_0x600003374aa0;
S_0x144683530 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001720a00 .param/l "row" 1 7 213, +C4<011>;
S_0x144680d70 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x144683530;
 .timescale 0 0;
P_0x600001720a80 .param/l "col" 1 7 214, +C4<00>;
L_0x60000296be90 .functor AND 1, v0x60000303abe0_0, L_0x600003374c80, C4<1>, C4<1>;
L_0x60000296bf00 .functor AND 1, L_0x600003374e60, v0x600003039680_0, C4<1>, C4<1>;
L_0x60000296bf70 .functor OR 1, L_0x600003374dc0, L_0x60000296bf00, C4<0>, C4<0>;
L_0x60000296fcd0 .functor AND 1, L_0x14809a4a0, L_0x60000296bf70, C4<1>, C4<1>;
L_0x60000296f870 .functor AND 1, L_0x60000296fcd0, L_0x600003374fa0, C4<1>, C4<1>;
v0x60000304a010_0 .net *"_ivl_0", 2 0, L_0x600003374be0;  1 drivers
L_0x148099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000304a0a0_0 .net/2u *"_ivl_11", 2 0, L_0x148099b58;  1 drivers
v0x60000304a130_0 .net *"_ivl_13", 0 0, L_0x600003374dc0;  1 drivers
L_0x148099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000304a1c0_0 .net/2u *"_ivl_15", 2 0, L_0x148099ba0;  1 drivers
v0x60000304a250_0 .net *"_ivl_17", 0 0, L_0x600003374e60;  1 drivers
v0x60000304a2e0_0 .net *"_ivl_20", 0 0, L_0x60000296bf00;  1 drivers
v0x60000304a370_0 .net *"_ivl_22", 0 0, L_0x60000296bf70;  1 drivers
v0x60000304a400_0 .net *"_ivl_24", 0 0, L_0x60000296fcd0;  1 drivers
v0x60000304a490_0 .net *"_ivl_25", 31 0, L_0x600003374f00;  1 drivers
L_0x148099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000304a520_0 .net *"_ivl_28", 15 0, L_0x148099be8;  1 drivers
L_0x148099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000304a5b0_0 .net/2u *"_ivl_29", 31 0, L_0x148099c30;  1 drivers
L_0x148099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000304a640_0 .net *"_ivl_3", 0 0, L_0x148099ac8;  1 drivers
v0x60000304a6d0_0 .net *"_ivl_31", 0 0, L_0x600003374fa0;  1 drivers
L_0x148099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000304a760_0 .net/2u *"_ivl_4", 2 0, L_0x148099b10;  1 drivers
v0x60000304a7f0_0 .net *"_ivl_6", 0 0, L_0x600003374c80;  1 drivers
v0x60000304a880_0 .net "do_clear", 0 0, L_0x60000296f870;  1 drivers
v0x60000304a910_0 .net "load_weight", 0 0, L_0x60000296be90;  1 drivers
v0x60000304a9a0_0 .net "weight_in", 7 0, L_0x600003374d20;  1 drivers
L_0x600003374be0 .concat [ 2 1 0 0], v0x60000303ab50_0, L_0x148099ac8;
L_0x600003374c80 .cmp/eq 3, L_0x600003374be0, L_0x148099b10;
L_0x600003374dc0 .cmp/eq 3, v0x600003040990_0, L_0x148099b58;
L_0x600003374e60 .cmp/eq 3, v0x600003040990_0, L_0x148099ba0;
L_0x600003374f00 .concat [ 16 16 0 0], v0x600003040090_0, L_0x148099be8;
L_0x600003374fa0 .cmp/eq 32, L_0x600003374f00, L_0x148099c30;
S_0x144680ee0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x144680d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c66dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000030494d0_0 .net *"_ivl_11", 0 0, L_0x600003375220;  1 drivers
v0x600003049560_0 .net *"_ivl_12", 15 0, L_0x6000033752c0;  1 drivers
v0x6000030495f0_0 .net/s *"_ivl_4", 15 0, L_0x600003375040;  1 drivers
v0x600003049680_0 .net/s *"_ivl_6", 15 0, L_0x6000033750e0;  1 drivers
v0x600003049710_0 .net/s "a_signed", 7 0, v0x6000030498c0_0;  1 drivers
v0x6000030497a0_0 .net "act_in", 7 0, L_0x600002968d90;  alias, 1 drivers
v0x600003049830_0 .var "act_out", 7 0;
v0x6000030498c0_0 .var "act_reg", 7 0;
v0x600003049950_0 .net "clear_acc", 0 0, L_0x60000296f870;  alias, 1 drivers
v0x6000030499e0_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x600003049a70_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x600003049b00_0 .net "load_weight", 0 0, L_0x60000296be90;  alias, 1 drivers
v0x600003049b90_0 .net/s "product", 15 0, L_0x600003375180;  1 drivers
v0x600003049c20_0 .net/s "product_ext", 31 0, L_0x600003375360;  1 drivers
v0x600003049cb0_0 .net "psum_in", 31 0, v0x60000304c750_0;  alias, 1 drivers
v0x600003049d40_0 .var "psum_out", 31 0;
v0x600003049dd0_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x600003049e60_0 .net/s "w_signed", 7 0, v0x600003049f80_0;  1 drivers
v0x600003049ef0_0 .net "weight_in", 7 0, L_0x600003374d20;  alias, 1 drivers
v0x600003049f80_0 .var "weight_reg", 7 0;
L_0x600003375040 .extend/s 16, v0x6000030498c0_0;
L_0x6000033750e0 .extend/s 16, v0x600003049f80_0;
L_0x600003375180 .arith/mult 16, L_0x600003375040, L_0x6000033750e0;
L_0x600003375220 .part L_0x600003375180, 15, 1;
LS_0x6000033752c0_0_0 .concat [ 1 1 1 1], L_0x600003375220, L_0x600003375220, L_0x600003375220, L_0x600003375220;
LS_0x6000033752c0_0_4 .concat [ 1 1 1 1], L_0x600003375220, L_0x600003375220, L_0x600003375220, L_0x600003375220;
LS_0x6000033752c0_0_8 .concat [ 1 1 1 1], L_0x600003375220, L_0x600003375220, L_0x600003375220, L_0x600003375220;
LS_0x6000033752c0_0_12 .concat [ 1 1 1 1], L_0x600003375220, L_0x600003375220, L_0x600003375220, L_0x600003375220;
L_0x6000033752c0 .concat [ 4 4 4 4], LS_0x6000033752c0_0_0, LS_0x6000033752c0_0_4, LS_0x6000033752c0_0_8, LS_0x6000033752c0_0_12;
L_0x600003375360 .concat [ 16 16 0 0], L_0x600003375180, L_0x6000033752c0;
S_0x14467e720 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x144683530;
 .timescale 0 0;
P_0x600001720b80 .param/l "col" 1 7 214, +C4<01>;
L_0x60000296eb50 .functor AND 1, v0x60000303abe0_0, L_0x6000033754a0, C4<1>, C4<1>;
L_0x60000296e6f0 .functor AND 1, L_0x600003375680, v0x600003039680_0, C4<1>, C4<1>;
L_0x60000296e290 .functor OR 1, L_0x6000033755e0, L_0x60000296e6f0, C4<0>, C4<0>;
L_0x60000296de30 .functor AND 1, L_0x14809a4a0, L_0x60000296e290, C4<1>, C4<1>;
L_0x60000296d9d0 .functor AND 1, L_0x60000296de30, L_0x6000033757c0, C4<1>, C4<1>;
v0x60000304b570_0 .net *"_ivl_0", 2 0, L_0x600003375400;  1 drivers
L_0x148099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000304b600_0 .net/2u *"_ivl_11", 2 0, L_0x148099d08;  1 drivers
v0x60000304b690_0 .net *"_ivl_13", 0 0, L_0x6000033755e0;  1 drivers
L_0x148099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000304b720_0 .net/2u *"_ivl_15", 2 0, L_0x148099d50;  1 drivers
v0x60000304b7b0_0 .net *"_ivl_17", 0 0, L_0x600003375680;  1 drivers
v0x60000304b840_0 .net *"_ivl_20", 0 0, L_0x60000296e6f0;  1 drivers
v0x60000304b8d0_0 .net *"_ivl_22", 0 0, L_0x60000296e290;  1 drivers
v0x60000304b960_0 .net *"_ivl_24", 0 0, L_0x60000296de30;  1 drivers
v0x60000304b9f0_0 .net *"_ivl_25", 31 0, L_0x600003375720;  1 drivers
L_0x148099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000304ba80_0 .net *"_ivl_28", 15 0, L_0x148099d98;  1 drivers
L_0x148099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000304bb10_0 .net/2u *"_ivl_29", 31 0, L_0x148099de0;  1 drivers
L_0x148099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000304bba0_0 .net *"_ivl_3", 0 0, L_0x148099c78;  1 drivers
v0x60000304bc30_0 .net *"_ivl_31", 0 0, L_0x6000033757c0;  1 drivers
L_0x148099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000304bcc0_0 .net/2u *"_ivl_4", 2 0, L_0x148099cc0;  1 drivers
v0x60000304bd50_0 .net *"_ivl_6", 0 0, L_0x6000033754a0;  1 drivers
v0x60000304bde0_0 .net "do_clear", 0 0, L_0x60000296d9d0;  1 drivers
v0x60000304be70_0 .net "load_weight", 0 0, L_0x60000296eb50;  1 drivers
v0x60000304bf00_0 .net "weight_in", 7 0, L_0x600003375540;  1 drivers
L_0x600003375400 .concat [ 2 1 0 0], v0x60000303ab50_0, L_0x148099c78;
L_0x6000033754a0 .cmp/eq 3, L_0x600003375400, L_0x148099cc0;
L_0x6000033755e0 .cmp/eq 3, v0x600003040990_0, L_0x148099d08;
L_0x600003375680 .cmp/eq 3, v0x600003040990_0, L_0x148099d50;
L_0x600003375720 .concat [ 16 16 0 0], v0x600003040090_0, L_0x148099d98;
L_0x6000033757c0 .cmp/eq 32, L_0x600003375720, L_0x148099de0;
S_0x14467e890 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14467e720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c66e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000304aa30_0 .net *"_ivl_11", 0 0, L_0x600003375a40;  1 drivers
v0x60000304aac0_0 .net *"_ivl_12", 15 0, L_0x600003375ae0;  1 drivers
v0x60000304ab50_0 .net/s *"_ivl_4", 15 0, L_0x600003375860;  1 drivers
v0x60000304abe0_0 .net/s *"_ivl_6", 15 0, L_0x600003375900;  1 drivers
v0x60000304ac70_0 .net/s "a_signed", 7 0, v0x60000304ae20_0;  1 drivers
v0x60000304ad00_0 .net "act_in", 7 0, v0x600003049830_0;  alias, 1 drivers
v0x60000304ad90_0 .var "act_out", 7 0;
v0x60000304ae20_0 .var "act_reg", 7 0;
v0x60000304aeb0_0 .net "clear_acc", 0 0, L_0x60000296d9d0;  alias, 1 drivers
v0x60000304af40_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x60000304afd0_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x60000304b060_0 .net "load_weight", 0 0, L_0x60000296eb50;  alias, 1 drivers
v0x60000304b0f0_0 .net/s "product", 15 0, L_0x6000033759a0;  1 drivers
v0x60000304b180_0 .net/s "product_ext", 31 0, L_0x600003375b80;  1 drivers
v0x60000304b210_0 .net "psum_in", 31 0, v0x60000304dcb0_0;  alias, 1 drivers
v0x60000304b2a0_0 .var "psum_out", 31 0;
v0x60000304b330_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x60000304b3c0_0 .net/s "w_signed", 7 0, v0x60000304b4e0_0;  1 drivers
v0x60000304b450_0 .net "weight_in", 7 0, L_0x600003375540;  alias, 1 drivers
v0x60000304b4e0_0 .var "weight_reg", 7 0;
L_0x600003375860 .extend/s 16, v0x60000304ae20_0;
L_0x600003375900 .extend/s 16, v0x60000304b4e0_0;
L_0x6000033759a0 .arith/mult 16, L_0x600003375860, L_0x600003375900;
L_0x600003375a40 .part L_0x6000033759a0, 15, 1;
LS_0x600003375ae0_0_0 .concat [ 1 1 1 1], L_0x600003375a40, L_0x600003375a40, L_0x600003375a40, L_0x600003375a40;
LS_0x600003375ae0_0_4 .concat [ 1 1 1 1], L_0x600003375a40, L_0x600003375a40, L_0x600003375a40, L_0x600003375a40;
LS_0x600003375ae0_0_8 .concat [ 1 1 1 1], L_0x600003375a40, L_0x600003375a40, L_0x600003375a40, L_0x600003375a40;
LS_0x600003375ae0_0_12 .concat [ 1 1 1 1], L_0x600003375a40, L_0x600003375a40, L_0x600003375a40, L_0x600003375a40;
L_0x600003375ae0 .concat [ 4 4 4 4], LS_0x600003375ae0_0_0, LS_0x600003375ae0_0_4, LS_0x600003375ae0_0_8, LS_0x600003375ae0_0_12;
L_0x600003375b80 .concat [ 16 16 0 0], L_0x6000033759a0, L_0x600003375ae0;
S_0x14467c0d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x144683530;
 .timescale 0 0;
P_0x600001720c80 .param/l "col" 1 7 214, +C4<010>;
L_0x60000296ccb0 .functor AND 1, v0x60000303abe0_0, L_0x600003375cc0, C4<1>, C4<1>;
L_0x60000296c850 .functor AND 1, L_0x600003375ea0, v0x600003039680_0, C4<1>, C4<1>;
L_0x60000296c3f0 .functor OR 1, L_0x600003375e00, L_0x60000296c850, C4<0>, C4<0>;
L_0x60000296fe20 .functor AND 1, L_0x14809a4a0, L_0x60000296c3f0, C4<1>, C4<1>;
L_0x60000296fdb0 .functor AND 1, L_0x60000296fe20, L_0x600003375fe0, C4<1>, C4<1>;
v0x600003044b40_0 .net *"_ivl_0", 3 0, L_0x600003375c20;  1 drivers
L_0x148099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003044bd0_0 .net/2u *"_ivl_11", 2 0, L_0x148099eb8;  1 drivers
v0x600003044c60_0 .net *"_ivl_13", 0 0, L_0x600003375e00;  1 drivers
L_0x148099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003044cf0_0 .net/2u *"_ivl_15", 2 0, L_0x148099f00;  1 drivers
v0x600003044d80_0 .net *"_ivl_17", 0 0, L_0x600003375ea0;  1 drivers
v0x600003044e10_0 .net *"_ivl_20", 0 0, L_0x60000296c850;  1 drivers
v0x600003044ea0_0 .net *"_ivl_22", 0 0, L_0x60000296c3f0;  1 drivers
v0x600003044f30_0 .net *"_ivl_24", 0 0, L_0x60000296fe20;  1 drivers
v0x600003044fc0_0 .net *"_ivl_25", 31 0, L_0x600003375f40;  1 drivers
L_0x148099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003045050_0 .net *"_ivl_28", 15 0, L_0x148099f48;  1 drivers
L_0x148099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000030450e0_0 .net/2u *"_ivl_29", 31 0, L_0x148099f90;  1 drivers
L_0x148099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003045170_0 .net *"_ivl_3", 1 0, L_0x148099e28;  1 drivers
v0x600003045200_0 .net *"_ivl_31", 0 0, L_0x600003375fe0;  1 drivers
L_0x148099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003045290_0 .net/2u *"_ivl_4", 3 0, L_0x148099e70;  1 drivers
v0x600003045320_0 .net *"_ivl_6", 0 0, L_0x600003375cc0;  1 drivers
v0x6000030453b0_0 .net "do_clear", 0 0, L_0x60000296fdb0;  1 drivers
v0x600003045440_0 .net "load_weight", 0 0, L_0x60000296ccb0;  1 drivers
v0x6000030454d0_0 .net "weight_in", 7 0, L_0x600003375d60;  1 drivers
L_0x600003375c20 .concat [ 2 2 0 0], v0x60000303ab50_0, L_0x148099e28;
L_0x600003375cc0 .cmp/eq 4, L_0x600003375c20, L_0x148099e70;
L_0x600003375e00 .cmp/eq 3, v0x600003040990_0, L_0x148099eb8;
L_0x600003375ea0 .cmp/eq 3, v0x600003040990_0, L_0x148099f00;
L_0x600003375f40 .concat [ 16 16 0 0], v0x600003040090_0, L_0x148099f48;
L_0x600003375fe0 .cmp/eq 32, L_0x600003375f40, L_0x148099f90;
S_0x14467c240 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14467c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c66ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003044000_0 .net *"_ivl_11", 0 0, L_0x600003376260;  1 drivers
v0x600003044090_0 .net *"_ivl_12", 15 0, L_0x600003376300;  1 drivers
v0x600003044120_0 .net/s *"_ivl_4", 15 0, L_0x600003376080;  1 drivers
v0x6000030441b0_0 .net/s *"_ivl_6", 15 0, L_0x600003376120;  1 drivers
v0x600003044240_0 .net/s "a_signed", 7 0, v0x6000030443f0_0;  1 drivers
v0x6000030442d0_0 .net "act_in", 7 0, v0x60000304ad90_0;  alias, 1 drivers
v0x600003044360_0 .var "act_out", 7 0;
v0x6000030443f0_0 .var "act_reg", 7 0;
v0x600003044480_0 .net "clear_acc", 0 0, L_0x60000296fdb0;  alias, 1 drivers
v0x600003044510_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x6000030445a0_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x600003044630_0 .net "load_weight", 0 0, L_0x60000296ccb0;  alias, 1 drivers
v0x6000030446c0_0 .net/s "product", 15 0, L_0x6000033761c0;  1 drivers
v0x600003044750_0 .net/s "product_ext", 31 0, L_0x6000033763a0;  1 drivers
v0x6000030447e0_0 .net "psum_in", 31 0, v0x60000304f210_0;  alias, 1 drivers
v0x600003044870_0 .var "psum_out", 31 0;
v0x600003044900_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x600003044990_0 .net/s "w_signed", 7 0, v0x600003044ab0_0;  1 drivers
v0x600003044a20_0 .net "weight_in", 7 0, L_0x600003375d60;  alias, 1 drivers
v0x600003044ab0_0 .var "weight_reg", 7 0;
L_0x600003376080 .extend/s 16, v0x6000030443f0_0;
L_0x600003376120 .extend/s 16, v0x600003044ab0_0;
L_0x6000033761c0 .arith/mult 16, L_0x600003376080, L_0x600003376120;
L_0x600003376260 .part L_0x6000033761c0, 15, 1;
LS_0x600003376300_0_0 .concat [ 1 1 1 1], L_0x600003376260, L_0x600003376260, L_0x600003376260, L_0x600003376260;
LS_0x600003376300_0_4 .concat [ 1 1 1 1], L_0x600003376260, L_0x600003376260, L_0x600003376260, L_0x600003376260;
LS_0x600003376300_0_8 .concat [ 1 1 1 1], L_0x600003376260, L_0x600003376260, L_0x600003376260, L_0x600003376260;
LS_0x600003376300_0_12 .concat [ 1 1 1 1], L_0x600003376260, L_0x600003376260, L_0x600003376260, L_0x600003376260;
L_0x600003376300 .concat [ 4 4 4 4], LS_0x600003376300_0_0, LS_0x600003376300_0_4, LS_0x600003376300_0_8, LS_0x600003376300_0_12;
L_0x6000033763a0 .concat [ 16 16 0 0], L_0x6000033761c0, L_0x600003376300;
S_0x144674de0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x144683530;
 .timescale 0 0;
P_0x600001720d80 .param/l "col" 1 7 214, +C4<011>;
L_0x600002973b10 .functor AND 1, v0x60000303abe0_0, L_0x6000033764e0, C4<1>, C4<1>;
L_0x6000029736b0 .functor AND 1, L_0x6000033766c0, v0x600003039680_0, C4<1>, C4<1>;
L_0x600002973640 .functor OR 1, L_0x600003376620, L_0x6000029736b0, C4<0>, C4<0>;
L_0x6000029735d0 .functor AND 1, L_0x14809a4a0, L_0x600002973640, C4<1>, C4<1>;
L_0x600002973560 .functor AND 1, L_0x6000029735d0, L_0x600003376800, C4<1>, C4<1>;
v0x6000030460a0_0 .net *"_ivl_0", 3 0, L_0x600003376440;  1 drivers
L_0x14809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003046130_0 .net/2u *"_ivl_11", 2 0, L_0x14809a068;  1 drivers
v0x6000030461c0_0 .net *"_ivl_13", 0 0, L_0x600003376620;  1 drivers
L_0x14809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003046250_0 .net/2u *"_ivl_15", 2 0, L_0x14809a0b0;  1 drivers
v0x6000030462e0_0 .net *"_ivl_17", 0 0, L_0x6000033766c0;  1 drivers
v0x600003046370_0 .net *"_ivl_20", 0 0, L_0x6000029736b0;  1 drivers
v0x600003046400_0 .net *"_ivl_22", 0 0, L_0x600002973640;  1 drivers
v0x600003046490_0 .net *"_ivl_24", 0 0, L_0x6000029735d0;  1 drivers
v0x600003046520_0 .net *"_ivl_25", 31 0, L_0x600003376760;  1 drivers
L_0x14809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000030465b0_0 .net *"_ivl_28", 15 0, L_0x14809a0f8;  1 drivers
L_0x14809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003046640_0 .net/2u *"_ivl_29", 31 0, L_0x14809a140;  1 drivers
L_0x148099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000030466d0_0 .net *"_ivl_3", 1 0, L_0x148099fd8;  1 drivers
v0x600003046760_0 .net *"_ivl_31", 0 0, L_0x600003376800;  1 drivers
L_0x14809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000030467f0_0 .net/2u *"_ivl_4", 3 0, L_0x14809a020;  1 drivers
v0x600003046880_0 .net *"_ivl_6", 0 0, L_0x6000033764e0;  1 drivers
v0x600003046910_0 .net "do_clear", 0 0, L_0x600002973560;  1 drivers
v0x6000030469a0_0 .net "load_weight", 0 0, L_0x600002973b10;  1 drivers
v0x600003046a30_0 .net "weight_in", 7 0, L_0x600003376580;  1 drivers
L_0x600003376440 .concat [ 2 2 0 0], v0x60000303ab50_0, L_0x148099fd8;
L_0x6000033764e0 .cmp/eq 4, L_0x600003376440, L_0x14809a020;
L_0x600003376620 .cmp/eq 3, v0x600003040990_0, L_0x14809a068;
L_0x6000033766c0 .cmp/eq 3, v0x600003040990_0, L_0x14809a0b0;
L_0x600003376760 .concat [ 16 16 0 0], v0x600003040090_0, L_0x14809a0f8;
L_0x600003376800 .cmp/eq 32, L_0x600003376760, L_0x14809a140;
S_0x144674f50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x144674de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002c66f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002c66f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003045560_0 .net *"_ivl_11", 0 0, L_0x600003376a80;  1 drivers
v0x6000030455f0_0 .net *"_ivl_12", 15 0, L_0x600003376b20;  1 drivers
v0x600003045680_0 .net/s *"_ivl_4", 15 0, L_0x6000033768a0;  1 drivers
v0x600003045710_0 .net/s *"_ivl_6", 15 0, L_0x600003376940;  1 drivers
v0x6000030457a0_0 .net/s "a_signed", 7 0, v0x600003045950_0;  1 drivers
v0x600003045830_0 .net "act_in", 7 0, v0x600003044360_0;  alias, 1 drivers
v0x6000030458c0_0 .var "act_out", 7 0;
v0x600003045950_0 .var "act_reg", 7 0;
v0x6000030459e0_0 .net "clear_acc", 0 0, L_0x600002973560;  alias, 1 drivers
v0x600003045a70_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x600003045b00_0 .net "enable", 0 0, L_0x600002964690;  alias, 1 drivers
v0x600003045b90_0 .net "load_weight", 0 0, L_0x600002973b10;  alias, 1 drivers
v0x600003045c20_0 .net/s "product", 15 0, L_0x6000033769e0;  1 drivers
v0x600003045cb0_0 .net/s "product_ext", 31 0, L_0x600003376bc0;  1 drivers
v0x600003045d40_0 .net "psum_in", 31 0, v0x6000030487e0_0;  alias, 1 drivers
v0x600003045dd0_0 .var "psum_out", 31 0;
v0x600003045e60_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x600003045ef0_0 .net/s "w_signed", 7 0, v0x600003046010_0;  1 drivers
v0x600003045f80_0 .net "weight_in", 7 0, L_0x600003376580;  alias, 1 drivers
v0x600003046010_0 .var "weight_reg", 7 0;
L_0x6000033768a0 .extend/s 16, v0x600003045950_0;
L_0x600003376940 .extend/s 16, v0x600003046010_0;
L_0x6000033769e0 .arith/mult 16, L_0x6000033768a0, L_0x600003376940;
L_0x600003376a80 .part L_0x6000033769e0, 15, 1;
LS_0x600003376b20_0_0 .concat [ 1 1 1 1], L_0x600003376a80, L_0x600003376a80, L_0x600003376a80, L_0x600003376a80;
LS_0x600003376b20_0_4 .concat [ 1 1 1 1], L_0x600003376a80, L_0x600003376a80, L_0x600003376a80, L_0x600003376a80;
LS_0x600003376b20_0_8 .concat [ 1 1 1 1], L_0x600003376a80, L_0x600003376a80, L_0x600003376a80, L_0x600003376a80;
LS_0x600003376b20_0_12 .concat [ 1 1 1 1], L_0x600003376a80, L_0x600003376a80, L_0x600003376a80, L_0x600003376a80;
L_0x600003376b20 .concat [ 4 4 4 4], LS_0x600003376b20_0_0, LS_0x600003376b20_0_4, LS_0x600003376b20_0_8, LS_0x600003376b20_0_12;
L_0x600003376bc0 .concat [ 16 16 0 0], L_0x6000033769e0, L_0x600003376b20;
S_0x144672790 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001720e80 .param/l "row" 1 7 198, +C4<00>;
L_0x600002968fc0 .functor BUFZ 8, v0x600003058870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x144672900 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001720f00 .param/l "row" 1 7 198, +C4<01>;
L_0x600002968e70 .functor BUFZ 8, v0x600003058b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x144670140 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001720f80 .param/l "row" 1 7 198, +C4<010>;
L_0x600002968ee0 .functor BUFZ 8, v0x600003058e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1446702b0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001721000 .param/l "row" 1 7 198, +C4<011>;
L_0x600002968d90 .functor BUFZ 8, v0x6000030590e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14466daf0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001721080 .param/l "col" 1 7 279, +C4<00>;
L_0x600002964380 .functor BUFZ 32, v0x600003058510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003046ac0_0 .net *"_ivl_2", 31 0, L_0x600002964380;  1 drivers
S_0x14466dc60 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001721100 .param/l "col" 1 7 279, +C4<01>;
L_0x6000029643f0 .functor BUFZ 32, v0x600003058630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003046b50_0 .net *"_ivl_2", 31 0, L_0x6000029643f0;  1 drivers
S_0x1446a80a0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001721180 .param/l "col" 1 7 279, +C4<010>;
L_0x600002964460 .functor BUFZ 32, v0x600003058750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003046be0_0 .net *"_ivl_2", 31 0, L_0x600002964460;  1 drivers
S_0x1446a8210 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001721200 .param/l "col" 1 7 279, +C4<011>;
L_0x6000029644d0 .functor BUFZ 32, L_0x600002964310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003046c70_0 .net *"_ivl_2", 31 0, L_0x6000029644d0;  1 drivers
S_0x1446a6590 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001721280 .param/l "col" 1 7 206, +C4<00>;
S_0x1446a6700 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001721300 .param/l "col" 1 7 206, +C4<01>;
S_0x144699a70 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001721380 .param/l "col" 1 7 206, +C4<010>;
S_0x144699be0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x14466aa10;
 .timescale 0 0;
P_0x600001721400 .param/l "col" 1 7 206, +C4<011>;
S_0x144699f50 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x1446a78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x1446691d0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x144669210 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x144669250 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x144669290 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x1446692d0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x144669310 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600002965490 .functor BUFZ 256, v0x6000030433c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002965500 .functor BUFZ 256, v0x600003043f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002965570 .functor BUFZ 256, v0x600003042d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000030422e0_0 .var/i "b", 31 0;
v0x600003042370 .array "bank_addr", 3 0, 7 0;
v0x600003042400_0 .net "bank_dma", 1 0, L_0x600003372760;  1 drivers
v0x600003042490_0 .var "bank_dma_d", 1 0;
v0x600003042520_0 .net "bank_mxu_a", 1 0, L_0x600003372580;  1 drivers
v0x6000030425b0_0 .var "bank_mxu_a_d", 1 0;
v0x600003042640_0 .net "bank_mxu_o", 1 0, L_0x600003372620;  1 drivers
v0x6000030426d0_0 .net "bank_mxu_w", 1 0, L_0x6000033724e0;  1 drivers
v0x600003042760_0 .var "bank_mxu_w_d", 1 0;
v0x6000030427f0 .array "bank_rdata", 3 0;
v0x6000030427f0_0 .net v0x6000030427f0 0, 255 0, v0x600003040f30_0; 1 drivers
v0x6000030427f0_1 .net v0x6000030427f0 1, 255 0, v0x600003041440_0; 1 drivers
v0x6000030427f0_2 .net v0x6000030427f0 2, 255 0, v0x600003041950_0; 1 drivers
v0x6000030427f0_3 .net v0x6000030427f0 3, 255 0, v0x600003041e60_0; 1 drivers
v0x600003042880_0 .var "bank_re", 3 0;
v0x600003042910_0 .net "bank_vpu", 1 0, L_0x6000033726c0;  1 drivers
v0x6000030429a0_0 .var "bank_vpu_d", 1 0;
v0x600003042a30 .array "bank_wdata", 3 0, 255 0;
v0x600003042ac0_0 .var "bank_we", 3 0;
v0x600003042b50_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x600003042be0_0 .net "dma_addr", 19 0, v0x60000305ce10_0;  alias, 1 drivers
v0x600003042c70_0 .net "dma_rdata", 255 0, L_0x600002965570;  alias, 1 drivers
v0x600003042d00_0 .var "dma_rdata_reg", 255 0;
v0x600003042d90_0 .net "dma_re", 0 0, L_0x600002964f50;  alias, 1 drivers
v0x600003042e20_0 .net "dma_ready", 0 0, L_0x600003372da0;  alias, 1 drivers
v0x600003042eb0_0 .net "dma_wdata", 255 0, L_0x600002964e70;  alias, 1 drivers
v0x600003042f40_0 .net "dma_we", 0 0, L_0x600002964ee0;  alias, 1 drivers
v0x600003042fd0_0 .var "grant_dma", 3 0;
v0x600003043060_0 .var "grant_mxu_a", 3 0;
v0x6000030430f0_0 .var "grant_mxu_o", 3 0;
v0x600003043180_0 .var "grant_mxu_w", 3 0;
v0x600003043210_0 .var "grant_vpu", 3 0;
v0x6000030432a0_0 .net "mxu_a_addr", 19 0, L_0x600003377980;  alias, 1 drivers
v0x600003043330_0 .net "mxu_a_rdata", 255 0, L_0x600002965490;  alias, 1 drivers
v0x6000030433c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600003043450_0 .net "mxu_a_re", 0 0, L_0x600003377a20;  alias, 1 drivers
v0x6000030434e0_0 .net "mxu_a_ready", 0 0, L_0x600003372c60;  alias, 1 drivers
v0x600003043570_0 .net "mxu_o_addr", 19 0, L_0x600003377c00;  alias, 1 drivers
v0x600003043600_0 .net "mxu_o_ready", 0 0, L_0x600003372d00;  alias, 1 drivers
v0x600003043690_0 .net "mxu_o_wdata", 255 0, L_0x600003377de0;  alias, 1 drivers
v0x600003043720_0 .net "mxu_o_we", 0 0, L_0x600002964930;  alias, 1 drivers
v0x6000030437b0_0 .net "mxu_w_addr", 19 0, L_0x600003377700;  alias, 1 drivers
v0x600003043840_0 .net "mxu_w_rdata", 255 0, v0x6000030438d0_0;  alias, 1 drivers
v0x6000030438d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600003043960_0 .net "mxu_w_re", 0 0, L_0x6000033777a0;  alias, 1 drivers
v0x6000030439f0_0 .net "mxu_w_ready", 0 0, L_0x600003372b20;  alias, 1 drivers
v0x600003043a80_0 .var "req_dma", 3 0;
v0x600003043b10_0 .var "req_mxu_a", 3 0;
v0x600003043ba0_0 .var "req_mxu_o", 3 0;
v0x600003043c30_0 .var "req_mxu_w", 3 0;
v0x600003043cc0_0 .var "req_vpu", 3 0;
v0x600003043d50_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x600003043de0_0 .net "vpu_addr", 19 0, v0x60000303d710_0;  alias, 1 drivers
v0x600003043e70_0 .net "vpu_rdata", 255 0, L_0x600002965500;  alias, 1 drivers
v0x600003043f00_0 .var "vpu_rdata_reg", 255 0;
v0x60000303c000_0 .net "vpu_re", 0 0, L_0x600002964d20;  alias, 1 drivers
v0x60000303c090_0 .net "vpu_ready", 0 0, L_0x600003372bc0;  alias, 1 drivers
v0x60000303c120_0 .net "vpu_wdata", 255 0, L_0x600002964c40;  alias, 1 drivers
v0x60000303c1b0_0 .net "vpu_we", 0 0, L_0x600002964cb0;  alias, 1 drivers
v0x60000303c240_0 .net "word_dma", 7 0, L_0x600003372a80;  1 drivers
v0x60000303c2d0_0 .net "word_mxu_a", 7 0, L_0x6000033728a0;  1 drivers
v0x60000303c360_0 .net "word_mxu_o", 7 0, L_0x600003372940;  1 drivers
v0x60000303c3f0_0 .net "word_mxu_w", 7 0, L_0x600003372800;  1 drivers
v0x60000303c480_0 .net "word_vpu", 7 0, L_0x6000033729e0;  1 drivers
E_0x600001721c00/0 .event anyedge, v0x600003042760_0, v0x600003040f30_0, v0x600003041440_0, v0x600003041950_0;
E_0x600001721c00/1 .event anyedge, v0x600003041e60_0, v0x6000030425b0_0, v0x6000030429a0_0, v0x600003042490_0;
E_0x600001721c00 .event/or E_0x600001721c00/0, E_0x600001721c00/1;
E_0x600001721c80/0 .event anyedge, v0x600003043c30_0, v0x600003043b10_0, v0x600003043ba0_0, v0x600003043cc0_0;
E_0x600001721c80/1 .event anyedge, v0x600003043a80_0, v0x600003043180_0, v0x60000303c3f0_0, v0x600003043060_0;
E_0x600001721c80/2 .event anyedge, v0x60000303c2d0_0, v0x6000030430f0_0, v0x60000303c360_0, v0x600003043690_0;
E_0x600001721c80/3 .event anyedge, v0x600003043210_0, v0x60000303c480_0, v0x60000303c120_0, v0x60000303c1b0_0;
E_0x600001721c80/4 .event anyedge, v0x60000303c000_0, v0x600003042fd0_0, v0x60000303c240_0, v0x60000305d0e0_0;
E_0x600001721c80/5 .event anyedge, v0x60000305d200_0, v0x60000305cf30_0;
E_0x600001721c80 .event/or E_0x600001721c80/0, E_0x600001721c80/1, E_0x600001721c80/2, E_0x600001721c80/3, E_0x600001721c80/4, E_0x600001721c80/5;
E_0x600001721cc0/0 .event anyedge, v0x600003043960_0, v0x6000030426d0_0, v0x600003043450_0, v0x600003042520_0;
E_0x600001721cc0/1 .event anyedge, v0x600003043720_0, v0x600003042640_0, v0x60000303c1b0_0, v0x60000303c000_0;
E_0x600001721cc0/2 .event anyedge, v0x600003042910_0, v0x60000305d200_0, v0x60000305cf30_0, v0x600003042400_0;
E_0x600001721cc0 .event/or E_0x600001721cc0/0, E_0x600001721cc0/1, E_0x600001721cc0/2;
L_0x600003371fe0 .part v0x600003042ac0_0, 0, 1;
L_0x600003372080 .part v0x600003042880_0, 0, 1;
L_0x600003372120 .part v0x600003042ac0_0, 1, 1;
L_0x6000033721c0 .part v0x600003042880_0, 1, 1;
L_0x600003372260 .part v0x600003042ac0_0, 2, 1;
L_0x600003372300 .part v0x600003042880_0, 2, 1;
L_0x6000033723a0 .part v0x600003042ac0_0, 3, 1;
L_0x600003372440 .part v0x600003042880_0, 3, 1;
L_0x6000033724e0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x600003377700 (v0x6000030420a0_0) S_0x14469a850;
L_0x600003372580 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x600003377980 (v0x6000030420a0_0) S_0x14469a850;
L_0x600003372620 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x600003377c00 (v0x6000030420a0_0) S_0x14469a850;
L_0x6000033726c0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, v0x60000303d710_0 (v0x6000030420a0_0) S_0x14469a850;
L_0x600003372760 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, v0x60000305ce10_0 (v0x6000030420a0_0) S_0x14469a850;
L_0x600003372800 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x600003377700 (v0x6000030421c0_0) S_0x14469a9c0;
L_0x6000033728a0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x600003377980 (v0x6000030421c0_0) S_0x14469a9c0;
L_0x600003372940 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x600003377c00 (v0x6000030421c0_0) S_0x14469a9c0;
L_0x6000033729e0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, v0x60000303d710_0 (v0x6000030421c0_0) S_0x14469a9c0;
L_0x600003372a80 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, v0x60000305ce10_0 (v0x6000030421c0_0) S_0x14469a9c0;
L_0x600003372b20 .part/v v0x600003043180_0, L_0x6000033724e0, 1;
L_0x600003372c60 .part/v v0x600003043060_0, L_0x600003372580, 1;
L_0x600003372d00 .part/v v0x6000030430f0_0, L_0x600003372620, 1;
L_0x600003372bc0 .part/v v0x600003043210_0, L_0x6000033726c0, 1;
L_0x600003372da0 .part/v v0x600003042fd0_0, L_0x600003372760, 1;
S_0x14466a080 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x144699f50;
 .timescale 0 0;
P_0x600001721d00 .param/l "i" 1 9 184, +C4<00>;
S_0x14466a1f0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14466a080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002c66400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002c66440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003042370_0 .array/port v0x600003042370, 0;
v0x600003040cf0_0 .net "addr", 7 0, v0x600003042370_0;  1 drivers
v0x600003040d80_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x600003040e10_0 .var/i "i", 31 0;
v0x600003040ea0 .array "mem", 255 0, 255 0;
v0x600003040f30_0 .var "rdata", 255 0;
v0x600003040fc0_0 .net "re", 0 0, L_0x600003372080;  1 drivers
v0x600003042a30_0 .array/port v0x600003042a30, 0;
v0x600003041050_0 .net "wdata", 255 0, v0x600003042a30_0;  1 drivers
v0x6000030410e0_0 .net "we", 0 0, L_0x600003371fe0;  1 drivers
E_0x600001721e00 .event posedge, v0x60000305c090_0;
S_0x14466a360 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x144699f50;
 .timescale 0 0;
P_0x600001721e80 .param/l "i" 1 9 184, +C4<01>;
S_0x14466a4d0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14466a360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002c66f80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002c66fc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003042370_1 .array/port v0x600003042370, 1;
v0x600003041200_0 .net "addr", 7 0, v0x600003042370_1;  1 drivers
v0x600003041290_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x600003041320_0 .var/i "i", 31 0;
v0x6000030413b0 .array "mem", 255 0, 255 0;
v0x600003041440_0 .var "rdata", 255 0;
v0x6000030414d0_0 .net "re", 0 0, L_0x6000033721c0;  1 drivers
v0x600003042a30_1 .array/port v0x600003042a30, 1;
v0x600003041560_0 .net "wdata", 255 0, v0x600003042a30_1;  1 drivers
v0x6000030415f0_0 .net "we", 0 0, L_0x600003372120;  1 drivers
S_0x1446a04e0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x144699f50;
 .timescale 0 0;
P_0x600001721fc0 .param/l "i" 1 9 184, +C4<010>;
S_0x1446a0650 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1446a04e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002c67000 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002c67040 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003042370_2 .array/port v0x600003042370, 2;
v0x600003041710_0 .net "addr", 7 0, v0x600003042370_2;  1 drivers
v0x6000030417a0_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x600003041830_0 .var/i "i", 31 0;
v0x6000030418c0 .array "mem", 255 0, 255 0;
v0x600003041950_0 .var "rdata", 255 0;
v0x6000030419e0_0 .net "re", 0 0, L_0x600003372300;  1 drivers
v0x600003042a30_2 .array/port v0x600003042a30, 2;
v0x600003041a70_0 .net "wdata", 255 0, v0x600003042a30_2;  1 drivers
v0x600003041b00_0 .net "we", 0 0, L_0x600003372260;  1 drivers
S_0x1446a07c0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x144699f50;
 .timescale 0 0;
P_0x600001722100 .param/l "i" 1 9 184, +C4<011>;
S_0x14469a6e0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1446a07c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002c67080 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002c670c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003042370_3 .array/port v0x600003042370, 3;
v0x600003041c20_0 .net "addr", 7 0, v0x600003042370_3;  1 drivers
v0x600003041cb0_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x600003041d40_0 .var/i "i", 31 0;
v0x600003041dd0 .array "mem", 255 0, 255 0;
v0x600003041e60_0 .var "rdata", 255 0;
v0x600003041ef0_0 .net "re", 0 0, L_0x600003372440;  1 drivers
v0x600003042a30_3 .array/port v0x600003042a30, 3;
v0x600003041f80_0 .net "wdata", 255 0, v0x600003042a30_3;  1 drivers
v0x600003042010_0 .net "we", 0 0, L_0x6000033723a0;  1 drivers
S_0x14469a850 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x144699f50;
 .timescale 0 0;
v0x6000030420a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14469a850
TD_tb_e2e_conv2d.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000030420a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000030420a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14469a9c0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x144699f50;
 .timescale 0 0;
v0x6000030421c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14469a9c0
TD_tb_e2e_conv2d.dut.sram_inst.get_word ;
    %load/vec4 v0x6000030421c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14469ad30 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x1446a78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x144810000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x144810040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x144810080 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1448100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x144810100 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x144810140 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x144810180 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1448101c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x144810200 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x144810240 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x144810280 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1448102c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x144810300 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x144810340 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x144810380 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1448103c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x144810400 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x144810440 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x144810480 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1448104c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x144810500 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x144810540 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x144810580 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1448105c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x144810600 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x144810640 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x144810680 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1448106c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x144810700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600002964a80 .functor BUFZ 256, L_0x6000033717c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002964af0 .functor BUFZ 256, L_0x600003371900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002964b60 .functor BUFZ 1, v0x60000303cea0_0, C4<0>, C4<0>, C4<0>;
L_0x600002964c40 .functor BUFZ 256, v0x60000303da70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002964cb0 .functor BUFZ 1, v0x60000303db90_0, C4<0>, C4<0>, C4<0>;
L_0x600002964d20 .functor BUFZ 1, v0x60000303d8c0_0, C4<0>, C4<0>, C4<0>;
v0x60000303c510_0 .net *"_ivl_48", 255 0, L_0x6000033717c0;  1 drivers
v0x60000303c5a0_0 .net *"_ivl_50", 6 0, L_0x600003371860;  1 drivers
L_0x14809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000303c630_0 .net *"_ivl_53", 1 0, L_0x14809a848;  1 drivers
v0x60000303c6c0_0 .net *"_ivl_56", 255 0, L_0x600003371900;  1 drivers
v0x60000303c750_0 .net *"_ivl_58", 6 0, L_0x6000033719a0;  1 drivers
L_0x14809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000303c7e0_0 .net *"_ivl_61", 1 0, L_0x14809a890;  1 drivers
L_0x14809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000303c870_0 .net/2u *"_ivl_64", 2 0, L_0x14809a8d8;  1 drivers
v0x60000303c900_0 .var "addr_reg", 19 0;
v0x60000303c990_0 .var "alu_result", 255 0;
v0x60000303ca20_0 .net "clk", 0 0, v0x60000303b720_0;  alias, 1 drivers
v0x60000303cab0_0 .net "cmd", 127 0, v0x600003058240_0;  alias, 1 drivers
v0x60000303cb40_0 .net "cmd_done", 0 0, L_0x600002964b60;  alias, 1 drivers
v0x60000303cbd0_0 .net "cmd_ready", 0 0, L_0x600003371a40;  alias, 1 drivers
v0x60000303cc60_0 .var "cmd_reg", 127 0;
v0x60000303ccf0_0 .net "cmd_valid", 0 0, L_0x600002969500;  alias, 1 drivers
v0x60000303cd80_0 .net "count", 15 0, L_0x600003371720;  1 drivers
v0x60000303ce10_0 .var "count_reg", 15 0;
v0x60000303cea0_0 .var "done_reg", 0 0;
v0x60000303cf30_0 .var "elem_count", 15 0;
v0x60000303cfc0_0 .net "imm", 15 0, L_0x6000033715e0;  1 drivers
v0x60000303d050_0 .var "imm_reg", 15 0;
v0x60000303d0e0_0 .var/i "lane", 31 0;
v0x60000303d170 .array "lane_a", 15 0;
v0x60000303d170_0 .net v0x60000303d170 0, 15 0, L_0x600003377f20; 1 drivers
v0x60000303d170_1 .net v0x60000303d170 1, 15 0, L_0x600003370000; 1 drivers
v0x60000303d170_2 .net v0x60000303d170 2, 15 0, L_0x600003370140; 1 drivers
v0x60000303d170_3 .net v0x60000303d170 3, 15 0, L_0x600003370280; 1 drivers
v0x60000303d170_4 .net v0x60000303d170 4, 15 0, L_0x6000033703c0; 1 drivers
v0x60000303d170_5 .net v0x60000303d170 5, 15 0, L_0x600003370500; 1 drivers
v0x60000303d170_6 .net v0x60000303d170 6, 15 0, L_0x600003370640; 1 drivers
v0x60000303d170_7 .net v0x60000303d170 7, 15 0, L_0x600003370780; 1 drivers
v0x60000303d170_8 .net v0x60000303d170 8, 15 0, L_0x6000033708c0; 1 drivers
v0x60000303d170_9 .net v0x60000303d170 9, 15 0, L_0x600003370a00; 1 drivers
v0x60000303d170_10 .net v0x60000303d170 10, 15 0, L_0x600003370be0; 1 drivers
v0x60000303d170_11 .net v0x60000303d170 11, 15 0, L_0x600003370c80; 1 drivers
v0x60000303d170_12 .net v0x60000303d170 12, 15 0, L_0x600003370dc0; 1 drivers
v0x60000303d170_13 .net v0x60000303d170 13, 15 0, L_0x600003370f00; 1 drivers
v0x60000303d170_14 .net v0x60000303d170 14, 15 0, L_0x600003371040; 1 drivers
v0x60000303d170_15 .net v0x60000303d170 15, 15 0, L_0x600003371180; 1 drivers
v0x60000303d200 .array "lane_b", 15 0;
v0x60000303d200_0 .net v0x60000303d200 0, 15 0, L_0x60000337c640; 1 drivers
v0x60000303d200_1 .net v0x60000303d200 1, 15 0, L_0x6000033700a0; 1 drivers
v0x60000303d200_2 .net v0x60000303d200 2, 15 0, L_0x6000033701e0; 1 drivers
v0x60000303d200_3 .net v0x60000303d200 3, 15 0, L_0x600003370320; 1 drivers
v0x60000303d200_4 .net v0x60000303d200 4, 15 0, L_0x600003370460; 1 drivers
v0x60000303d200_5 .net v0x60000303d200 5, 15 0, L_0x6000033705a0; 1 drivers
v0x60000303d200_6 .net v0x60000303d200 6, 15 0, L_0x6000033706e0; 1 drivers
v0x60000303d200_7 .net v0x60000303d200 7, 15 0, L_0x600003370820; 1 drivers
v0x60000303d200_8 .net v0x60000303d200 8, 15 0, L_0x600003370960; 1 drivers
v0x60000303d200_9 .net v0x60000303d200 9, 15 0, L_0x600003370b40; 1 drivers
v0x60000303d200_10 .net v0x60000303d200 10, 15 0, L_0x600003370aa0; 1 drivers
v0x60000303d200_11 .net v0x60000303d200 11, 15 0, L_0x600003370d20; 1 drivers
v0x60000303d200_12 .net v0x60000303d200 12, 15 0, L_0x600003370e60; 1 drivers
v0x60000303d200_13 .net v0x60000303d200 13, 15 0, L_0x600003370fa0; 1 drivers
v0x60000303d200_14 .net v0x60000303d200 14, 15 0, L_0x6000033710e0; 1 drivers
v0x60000303d200_15 .net v0x60000303d200 15, 15 0, L_0x600003371220; 1 drivers
v0x60000303d290 .array "lane_result", 15 0, 15 0;
v0x60000303d320_0 .net "mem_addr", 19 0, L_0x600003371680;  1 drivers
v0x60000303d3b0_0 .var "mem_addr_reg", 19 0;
v0x60000303d440_0 .net "opcode", 7 0, L_0x6000033712c0;  1 drivers
v0x60000303d4d0_0 .var "reduce_result", 15 0;
v0x60000303d560 .array "reduce_tree", 79 0, 15 0;
v0x60000303d5f0_0 .net "rst_n", 0 0, v0x600003034120_0;  alias, 1 drivers
v0x60000303d680_0 .net "sram_addr", 19 0, v0x60000303d710_0;  alias, 1 drivers
v0x60000303d710_0 .var "sram_addr_reg", 19 0;
v0x60000303d7a0_0 .net "sram_rdata", 255 0, L_0x600002965500;  alias, 1 drivers
v0x60000303d830_0 .net "sram_re", 0 0, L_0x600002964d20;  alias, 1 drivers
v0x60000303d8c0_0 .var "sram_re_reg", 0 0;
v0x60000303d950_0 .net "sram_ready", 0 0, L_0x600003372bc0;  alias, 1 drivers
v0x60000303d9e0_0 .net "sram_wdata", 255 0, L_0x600002964c40;  alias, 1 drivers
v0x60000303da70_0 .var "sram_wdata_reg", 255 0;
v0x60000303db00_0 .net "sram_we", 0 0, L_0x600002964cb0;  alias, 1 drivers
v0x60000303db90_0 .var "sram_we_reg", 0 0;
v0x60000303dc20_0 .var/i "stage", 31 0;
v0x60000303dcb0_0 .var "state", 2 0;
v0x60000303dd40_0 .net "subop", 7 0, L_0x600003371360;  1 drivers
v0x60000303ddd0_0 .var "subop_reg", 7 0;
v0x60000303de60_0 .net "vd", 4 0, L_0x600003371400;  1 drivers
v0x60000303def0_0 .var "vd_reg", 4 0;
v0x60000303df80 .array "vrf", 31 0, 255 0;
v0x60000303e010_0 .net "vs1", 4 0, L_0x6000033714a0;  1 drivers
v0x60000303e0a0_0 .net "vs1_data", 255 0, L_0x600002964a80;  1 drivers
v0x60000303e130_0 .var "vs1_reg", 4 0;
v0x60000303e1c0_0 .net "vs2", 4 0, L_0x600003371540;  1 drivers
v0x60000303e250_0 .net "vs2_data", 255 0, L_0x600002964af0;  1 drivers
v0x60000303e2e0_0 .var "vs2_reg", 4 0;
E_0x600001722a00/0 .event anyedge, v0x60000303d170_0, v0x60000303d170_1, v0x60000303d170_2, v0x60000303d170_3;
E_0x600001722a00/1 .event anyedge, v0x60000303d170_4, v0x60000303d170_5, v0x60000303d170_6, v0x60000303d170_7;
E_0x600001722a00/2 .event anyedge, v0x60000303d170_8, v0x60000303d170_9, v0x60000303d170_10, v0x60000303d170_11;
E_0x600001722a00/3 .event anyedge, v0x60000303d170_12, v0x60000303d170_13, v0x60000303d170_14, v0x60000303d170_15;
v0x60000303d560_0 .array/port v0x60000303d560, 0;
v0x60000303d560_1 .array/port v0x60000303d560, 1;
v0x60000303d560_2 .array/port v0x60000303d560, 2;
E_0x600001722a00/4 .event anyedge, v0x60000303ddd0_0, v0x60000303d560_0, v0x60000303d560_1, v0x60000303d560_2;
v0x60000303d560_3 .array/port v0x60000303d560, 3;
v0x60000303d560_4 .array/port v0x60000303d560, 4;
v0x60000303d560_5 .array/port v0x60000303d560, 5;
v0x60000303d560_6 .array/port v0x60000303d560, 6;
E_0x600001722a00/5 .event anyedge, v0x60000303d560_3, v0x60000303d560_4, v0x60000303d560_5, v0x60000303d560_6;
v0x60000303d560_7 .array/port v0x60000303d560, 7;
v0x60000303d560_8 .array/port v0x60000303d560, 8;
v0x60000303d560_9 .array/port v0x60000303d560, 9;
v0x60000303d560_10 .array/port v0x60000303d560, 10;
E_0x600001722a00/6 .event anyedge, v0x60000303d560_7, v0x60000303d560_8, v0x60000303d560_9, v0x60000303d560_10;
v0x60000303d560_11 .array/port v0x60000303d560, 11;
v0x60000303d560_12 .array/port v0x60000303d560, 12;
v0x60000303d560_13 .array/port v0x60000303d560, 13;
v0x60000303d560_14 .array/port v0x60000303d560, 14;
E_0x600001722a00/7 .event anyedge, v0x60000303d560_11, v0x60000303d560_12, v0x60000303d560_13, v0x60000303d560_14;
v0x60000303d560_15 .array/port v0x60000303d560, 15;
v0x60000303d560_16 .array/port v0x60000303d560, 16;
v0x60000303d560_17 .array/port v0x60000303d560, 17;
v0x60000303d560_18 .array/port v0x60000303d560, 18;
E_0x600001722a00/8 .event anyedge, v0x60000303d560_15, v0x60000303d560_16, v0x60000303d560_17, v0x60000303d560_18;
v0x60000303d560_19 .array/port v0x60000303d560, 19;
v0x60000303d560_20 .array/port v0x60000303d560, 20;
v0x60000303d560_21 .array/port v0x60000303d560, 21;
v0x60000303d560_22 .array/port v0x60000303d560, 22;
E_0x600001722a00/9 .event anyedge, v0x60000303d560_19, v0x60000303d560_20, v0x60000303d560_21, v0x60000303d560_22;
v0x60000303d560_23 .array/port v0x60000303d560, 23;
v0x60000303d560_24 .array/port v0x60000303d560, 24;
v0x60000303d560_25 .array/port v0x60000303d560, 25;
v0x60000303d560_26 .array/port v0x60000303d560, 26;
E_0x600001722a00/10 .event anyedge, v0x60000303d560_23, v0x60000303d560_24, v0x60000303d560_25, v0x60000303d560_26;
v0x60000303d560_27 .array/port v0x60000303d560, 27;
v0x60000303d560_28 .array/port v0x60000303d560, 28;
v0x60000303d560_29 .array/port v0x60000303d560, 29;
v0x60000303d560_30 .array/port v0x60000303d560, 30;
E_0x600001722a00/11 .event anyedge, v0x60000303d560_27, v0x60000303d560_28, v0x60000303d560_29, v0x60000303d560_30;
v0x60000303d560_31 .array/port v0x60000303d560, 31;
v0x60000303d560_32 .array/port v0x60000303d560, 32;
v0x60000303d560_33 .array/port v0x60000303d560, 33;
v0x60000303d560_34 .array/port v0x60000303d560, 34;
E_0x600001722a00/12 .event anyedge, v0x60000303d560_31, v0x60000303d560_32, v0x60000303d560_33, v0x60000303d560_34;
v0x60000303d560_35 .array/port v0x60000303d560, 35;
v0x60000303d560_36 .array/port v0x60000303d560, 36;
v0x60000303d560_37 .array/port v0x60000303d560, 37;
v0x60000303d560_38 .array/port v0x60000303d560, 38;
E_0x600001722a00/13 .event anyedge, v0x60000303d560_35, v0x60000303d560_36, v0x60000303d560_37, v0x60000303d560_38;
v0x60000303d560_39 .array/port v0x60000303d560, 39;
v0x60000303d560_40 .array/port v0x60000303d560, 40;
v0x60000303d560_41 .array/port v0x60000303d560, 41;
v0x60000303d560_42 .array/port v0x60000303d560, 42;
E_0x600001722a00/14 .event anyedge, v0x60000303d560_39, v0x60000303d560_40, v0x60000303d560_41, v0x60000303d560_42;
v0x60000303d560_43 .array/port v0x60000303d560, 43;
v0x60000303d560_44 .array/port v0x60000303d560, 44;
v0x60000303d560_45 .array/port v0x60000303d560, 45;
v0x60000303d560_46 .array/port v0x60000303d560, 46;
E_0x600001722a00/15 .event anyedge, v0x60000303d560_43, v0x60000303d560_44, v0x60000303d560_45, v0x60000303d560_46;
v0x60000303d560_47 .array/port v0x60000303d560, 47;
v0x60000303d560_48 .array/port v0x60000303d560, 48;
v0x60000303d560_49 .array/port v0x60000303d560, 49;
v0x60000303d560_50 .array/port v0x60000303d560, 50;
E_0x600001722a00/16 .event anyedge, v0x60000303d560_47, v0x60000303d560_48, v0x60000303d560_49, v0x60000303d560_50;
v0x60000303d560_51 .array/port v0x60000303d560, 51;
v0x60000303d560_52 .array/port v0x60000303d560, 52;
v0x60000303d560_53 .array/port v0x60000303d560, 53;
v0x60000303d560_54 .array/port v0x60000303d560, 54;
E_0x600001722a00/17 .event anyedge, v0x60000303d560_51, v0x60000303d560_52, v0x60000303d560_53, v0x60000303d560_54;
v0x60000303d560_55 .array/port v0x60000303d560, 55;
v0x60000303d560_56 .array/port v0x60000303d560, 56;
v0x60000303d560_57 .array/port v0x60000303d560, 57;
v0x60000303d560_58 .array/port v0x60000303d560, 58;
E_0x600001722a00/18 .event anyedge, v0x60000303d560_55, v0x60000303d560_56, v0x60000303d560_57, v0x60000303d560_58;
v0x60000303d560_59 .array/port v0x60000303d560, 59;
v0x60000303d560_60 .array/port v0x60000303d560, 60;
v0x60000303d560_61 .array/port v0x60000303d560, 61;
v0x60000303d560_62 .array/port v0x60000303d560, 62;
E_0x600001722a00/19 .event anyedge, v0x60000303d560_59, v0x60000303d560_60, v0x60000303d560_61, v0x60000303d560_62;
v0x60000303d560_63 .array/port v0x60000303d560, 63;
v0x60000303d560_64 .array/port v0x60000303d560, 64;
v0x60000303d560_65 .array/port v0x60000303d560, 65;
v0x60000303d560_66 .array/port v0x60000303d560, 66;
E_0x600001722a00/20 .event anyedge, v0x60000303d560_63, v0x60000303d560_64, v0x60000303d560_65, v0x60000303d560_66;
v0x60000303d560_67 .array/port v0x60000303d560, 67;
v0x60000303d560_68 .array/port v0x60000303d560, 68;
v0x60000303d560_69 .array/port v0x60000303d560, 69;
v0x60000303d560_70 .array/port v0x60000303d560, 70;
E_0x600001722a00/21 .event anyedge, v0x60000303d560_67, v0x60000303d560_68, v0x60000303d560_69, v0x60000303d560_70;
v0x60000303d560_71 .array/port v0x60000303d560, 71;
v0x60000303d560_72 .array/port v0x60000303d560, 72;
v0x60000303d560_73 .array/port v0x60000303d560, 73;
v0x60000303d560_74 .array/port v0x60000303d560, 74;
E_0x600001722a00/22 .event anyedge, v0x60000303d560_71, v0x60000303d560_72, v0x60000303d560_73, v0x60000303d560_74;
v0x60000303d560_75 .array/port v0x60000303d560, 75;
v0x60000303d560_76 .array/port v0x60000303d560, 76;
v0x60000303d560_77 .array/port v0x60000303d560, 77;
v0x60000303d560_78 .array/port v0x60000303d560, 78;
E_0x600001722a00/23 .event anyedge, v0x60000303d560_75, v0x60000303d560_76, v0x60000303d560_77, v0x60000303d560_78;
v0x60000303d560_79 .array/port v0x60000303d560, 79;
E_0x600001722a00/24 .event anyedge, v0x60000303d560_79;
E_0x600001722a00 .event/or E_0x600001722a00/0, E_0x600001722a00/1, E_0x600001722a00/2, E_0x600001722a00/3, E_0x600001722a00/4, E_0x600001722a00/5, E_0x600001722a00/6, E_0x600001722a00/7, E_0x600001722a00/8, E_0x600001722a00/9, E_0x600001722a00/10, E_0x600001722a00/11, E_0x600001722a00/12, E_0x600001722a00/13, E_0x600001722a00/14, E_0x600001722a00/15, E_0x600001722a00/16, E_0x600001722a00/17, E_0x600001722a00/18, E_0x600001722a00/19, E_0x600001722a00/20, E_0x600001722a00/21, E_0x600001722a00/22, E_0x600001722a00/23, E_0x600001722a00/24;
L_0x600003377f20 .part L_0x600002964a80, 0, 16;
L_0x60000337c640 .part L_0x600002964af0, 0, 16;
L_0x600003370000 .part L_0x600002964a80, 16, 16;
L_0x6000033700a0 .part L_0x600002964af0, 16, 16;
L_0x600003370140 .part L_0x600002964a80, 32, 16;
L_0x6000033701e0 .part L_0x600002964af0, 32, 16;
L_0x600003370280 .part L_0x600002964a80, 48, 16;
L_0x600003370320 .part L_0x600002964af0, 48, 16;
L_0x6000033703c0 .part L_0x600002964a80, 64, 16;
L_0x600003370460 .part L_0x600002964af0, 64, 16;
L_0x600003370500 .part L_0x600002964a80, 80, 16;
L_0x6000033705a0 .part L_0x600002964af0, 80, 16;
L_0x600003370640 .part L_0x600002964a80, 96, 16;
L_0x6000033706e0 .part L_0x600002964af0, 96, 16;
L_0x600003370780 .part L_0x600002964a80, 112, 16;
L_0x600003370820 .part L_0x600002964af0, 112, 16;
L_0x6000033708c0 .part L_0x600002964a80, 128, 16;
L_0x600003370960 .part L_0x600002964af0, 128, 16;
L_0x600003370a00 .part L_0x600002964a80, 144, 16;
L_0x600003370b40 .part L_0x600002964af0, 144, 16;
L_0x600003370be0 .part L_0x600002964a80, 160, 16;
L_0x600003370aa0 .part L_0x600002964af0, 160, 16;
L_0x600003370c80 .part L_0x600002964a80, 176, 16;
L_0x600003370d20 .part L_0x600002964af0, 176, 16;
L_0x600003370dc0 .part L_0x600002964a80, 192, 16;
L_0x600003370e60 .part L_0x600002964af0, 192, 16;
L_0x600003370f00 .part L_0x600002964a80, 208, 16;
L_0x600003370fa0 .part L_0x600002964af0, 208, 16;
L_0x600003371040 .part L_0x600002964a80, 224, 16;
L_0x6000033710e0 .part L_0x600002964af0, 224, 16;
L_0x600003371180 .part L_0x600002964a80, 240, 16;
L_0x600003371220 .part L_0x600002964af0, 240, 16;
L_0x6000033712c0 .part v0x600003058240_0, 120, 8;
L_0x600003371360 .part v0x600003058240_0, 112, 8;
L_0x600003371400 .part v0x600003058240_0, 107, 5;
L_0x6000033714a0 .part v0x600003058240_0, 102, 5;
L_0x600003371540 .part v0x600003058240_0, 97, 5;
L_0x6000033715e0 .part v0x600003058240_0, 32, 16;
L_0x600003371680 .part v0x600003058240_0, 76, 20;
L_0x600003371720 .part v0x600003058240_0, 48, 16;
L_0x6000033717c0 .array/port v0x60000303df80, L_0x600003371860;
L_0x600003371860 .concat [ 5 2 0 0], v0x60000303e130_0, L_0x14809a848;
L_0x600003371900 .array/port v0x60000303df80, L_0x6000033719a0;
L_0x6000033719a0 .concat [ 5 2 0 0], v0x60000303e2e0_0, L_0x14809a890;
L_0x600003371a40 .cmp/eq 3, v0x60000303dcb0_0, L_0x14809a8d8;
S_0x14469b1b0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x600001722a40 .param/l "i" 1 10 137, +C4<00>;
v0x60000303d290_0 .array/port v0x60000303d290, 0;
v0x60000303d290_1 .array/port v0x60000303d290, 1;
v0x60000303d290_2 .array/port v0x60000303d290, 2;
v0x60000303d290_3 .array/port v0x60000303d290, 3;
E_0x600001722ac0/0 .event anyedge, v0x60000303d290_0, v0x60000303d290_1, v0x60000303d290_2, v0x60000303d290_3;
v0x60000303d290_4 .array/port v0x60000303d290, 4;
v0x60000303d290_5 .array/port v0x60000303d290, 5;
v0x60000303d290_6 .array/port v0x60000303d290, 6;
v0x60000303d290_7 .array/port v0x60000303d290, 7;
E_0x600001722ac0/1 .event anyedge, v0x60000303d290_4, v0x60000303d290_5, v0x60000303d290_6, v0x60000303d290_7;
v0x60000303d290_8 .array/port v0x60000303d290, 8;
v0x60000303d290_9 .array/port v0x60000303d290, 9;
v0x60000303d290_10 .array/port v0x60000303d290, 10;
v0x60000303d290_11 .array/port v0x60000303d290, 11;
E_0x600001722ac0/2 .event anyedge, v0x60000303d290_8, v0x60000303d290_9, v0x60000303d290_10, v0x60000303d290_11;
v0x60000303d290_12 .array/port v0x60000303d290, 12;
v0x60000303d290_13 .array/port v0x60000303d290, 13;
v0x60000303d290_14 .array/port v0x60000303d290, 14;
v0x60000303d290_15 .array/port v0x60000303d290, 15;
E_0x600001722ac0/3 .event anyedge, v0x60000303d290_12, v0x60000303d290_13, v0x60000303d290_14, v0x60000303d290_15;
E_0x600001722ac0 .event/or E_0x600001722ac0/0, E_0x600001722ac0/1, E_0x600001722ac0/2, E_0x600001722ac0/3;
E_0x600001722b00/0 .event anyedge, v0x60000303ddd0_0, v0x60000303d170_0, v0x60000303d170_1, v0x60000303d170_2;
E_0x600001722b00/1 .event anyedge, v0x60000303d170_3, v0x60000303d170_4, v0x60000303d170_5, v0x60000303d170_6;
E_0x600001722b00/2 .event anyedge, v0x60000303d170_7, v0x60000303d170_8, v0x60000303d170_9, v0x60000303d170_10;
E_0x600001722b00/3 .event anyedge, v0x60000303d170_11, v0x60000303d170_12, v0x60000303d170_13, v0x60000303d170_14;
E_0x600001722b00/4 .event anyedge, v0x60000303d170_15, v0x60000303d200_0, v0x60000303d200_1, v0x60000303d200_2;
E_0x600001722b00/5 .event anyedge, v0x60000303d200_3, v0x60000303d200_4, v0x60000303d200_5, v0x60000303d200_6;
E_0x600001722b00/6 .event anyedge, v0x60000303d200_7, v0x60000303d200_8, v0x60000303d200_9, v0x60000303d200_10;
E_0x600001722b00/7 .event anyedge, v0x60000303d200_11, v0x60000303d200_12, v0x60000303d200_13, v0x60000303d200_14;
E_0x600001722b00/8 .event anyedge, v0x60000303d200_15, v0x60000303d050_0;
E_0x600001722b00 .event/or E_0x600001722b00/0, E_0x600001722b00/1, E_0x600001722b00/2, E_0x600001722b00/3, E_0x600001722b00/4, E_0x600001722b00/5, E_0x600001722b00/6, E_0x600001722b00/7, E_0x600001722b00/8;
S_0x14469b320 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x600001722b40 .param/l "i" 1 10 137, +C4<01>;
S_0x14469b490 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x600001722bc0 .param/l "i" 1 10 137, +C4<010>;
S_0x14469b600 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x600001722c40 .param/l "i" 1 10 137, +C4<011>;
S_0x14469b770 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x600001722d00 .param/l "i" 1 10 137, +C4<0100>;
S_0x14469b8e0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x600001722d80 .param/l "i" 1 10 137, +C4<0101>;
S_0x14469ba50 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x600001722e00 .param/l "i" 1 10 137, +C4<0110>;
S_0x14469bbc0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x600001722e80 .param/l "i" 1 10 137, +C4<0111>;
S_0x14469bd30 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x600001722cc0 .param/l "i" 1 10 137, +C4<01000>;
S_0x14469bea0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x600001722f40 .param/l "i" 1 10 137, +C4<01001>;
S_0x14469c010 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x600001722fc0 .param/l "i" 1 10 137, +C4<01010>;
S_0x14469c180 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x600001723040 .param/l "i" 1 10 137, +C4<01011>;
S_0x14469c2f0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x6000017230c0 .param/l "i" 1 10 137, +C4<01100>;
S_0x14469c460 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x600001723140 .param/l "i" 1 10 137, +C4<01101>;
S_0x14469c5d0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x6000017231c0 .param/l "i" 1 10 137, +C4<01110>;
S_0x14469c740 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x14469ad30;
 .timescale 0 0;
P_0x600001723240 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x1446950f0;
T_2 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x60000305fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000305fa80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000305fb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000305f9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000305f690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000305fa80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60000305fa80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000305fa80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000030582d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000305fb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x60000305fb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000305fb10_0, 0;
T_2.5 ;
    %load/vec4 v0x60000305e9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000305f9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x60000305f9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000305f9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x60000305f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x60000305f720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x60000305fa80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000305fa80_0, 0;
T_2.11 ;
    %load/vec4 v0x600003058480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600003058360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x60000305fb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000305fb10_0, 0;
T_2.14 ;
    %load/vec4 v0x60000305eb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x60000305ea30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x60000305f9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000305f9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1446950f0;
T_3 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x60000305fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000305f210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000305f3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000305ef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305f0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000305f600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305f840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003058240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003058480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000305e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003058090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000305e6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000305e760_0, 0;
    %fork t_1, S_0x14466ae50;
    %jmp t_0;
    .scope S_0x14466ae50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000305d440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x60000305d440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000305d440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000305f450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000305d440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000305f330, 0, 4;
    %load/vec4 v0x60000305d440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000305d440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x1446950f0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000305f840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x60000305f720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305f840_0, 0;
T_3.4 ;
    %load/vec4 v0x600003058480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600003058360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003058480_0, 0;
T_3.7 ;
    %load/vec4 v0x60000305eb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x60000305ea30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305eb50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305f0f0_0, 0;
    %load/vec4 v0x60000305fd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x60000305fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x60000305fcc0_0;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000305f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305ed90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x60000305f960_0;
    %assign/vec4 v0x60000305ef40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000305f0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x60000305f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x60000305efd0_0;
    %assign/vec4 v0x60000305f210_0, 0;
    %load/vec4 v0x60000305efd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000305e6d0_0, 0;
    %load/vec4 v0x60000305efd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000305e760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x60000305e6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000305ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x60000305f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x60000305f3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x60000305f960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000305f3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000305f450, 0, 4;
    %load/vec4 v0x60000305f210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000305f3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000305f330, 0, 4;
    %load/vec4 v0x60000305f3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000305f3c0_0, 0;
    %load/vec4 v0x60000305f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000305ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x60000305f3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x60000305f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000305f330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x60000305f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000305f330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000305f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000305f330, 0, 4;
    %load/vec4 v0x60000305f3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000305f450, 4;
    %assign/vec4 v0x60000305f960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x60000305f3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000305f3c0_0, 0;
    %load/vec4 v0x60000305f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000305f960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000305ed90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003058090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x60000305e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000305ec70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x60000305e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x60000305e6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x60000305f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x60000305f210_0;
    %assign/vec4 v0x60000305f600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000305f840_0, 0;
    %load/vec4 v0x60000305f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x60000305f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x60000305f210_0;
    %assign/vec4 v0x600003058240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003058480_0, 0;
    %load/vec4 v0x600003058360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x60000305f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x60000305f210_0;
    %assign/vec4 v0x60000305e910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000305eb50_0, 0;
    %load/vec4 v0x60000305ea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x60000305f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x60000305e760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x60000305f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x60000305f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x60000305f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600003058120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x60000305f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x60000305e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x60000305f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x60000305e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x60000305f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x60000305fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003058090_0, 0;
    %load/vec4 v0x60000305f960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x60000305fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x60000305fcc0_0;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000305f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305ec70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x60000305fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305ed90_0, 0;
    %load/vec4 v0x60000305fcc0_0;
    %assign/vec4 v0x60000305f960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000305f3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305fd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x144676330;
T_4 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x6000030406c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003058870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600003040750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000030407e0, 4;
    %assign/vec4 v0x600003058870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x144671690;
T_5 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x6000030406c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003058ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600003058ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003058ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058a20, 0, 4;
    %load/vec4 v0x600003058ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003058ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003058b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600003040750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000030407e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003058ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600003058ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600003058ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003058a20, 4;
    %ix/getv/s 3, v0x600003058ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058a20, 0, 4;
    %load/vec4 v0x600003058ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003058ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003058a20, 4;
    %assign/vec4 v0x600003058b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14466c9f0;
T_6 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x6000030406c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003058d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600003058d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003058d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058cf0, 0, 4;
    %load/vec4 v0x600003058d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003058d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003058e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600003040750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000030407e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003058d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600003058d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600003058d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003058cf0, 4;
    %ix/getv/s 3, v0x600003058d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058cf0, 0, 4;
    %load/vec4 v0x600003058d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003058d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003058cf0, 4;
    %assign/vec4 v0x600003058e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1446208d0;
T_7 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x6000030406c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003059050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600003059050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003059050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058fc0, 0, 4;
    %load/vec4 v0x600003059050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003059050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000030590e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600003040750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000030407e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003059050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600003059050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600003059050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003058fc0, 4;
    %ix/getv/s 3, v0x600003059050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058fc0, 0, 4;
    %load/vec4 v0x600003059050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003059050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003058fc0, 4;
    %assign/vec4 v0x6000030590e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x144619c40;
T_8 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x600003059b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003059d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003059680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000030595f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003059b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000030598c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600003059cb0_0;
    %assign/vec4 v0x600003059d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600003059830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600003059560_0;
    %assign/vec4 v0x600003059680_0, 0;
    %load/vec4 v0x600003059680_0;
    %assign/vec4 v0x6000030595f0_0, 0;
    %load/vec4 v0x600003059710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000030599e0_0;
    %assign/vec4 v0x600003059b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600003059a70_0;
    %load/vec4 v0x6000030599e0_0;
    %add;
    %assign/vec4 v0x600003059b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14461c0a0;
T_9 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x60000305b0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000305b2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000305abe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000305ab50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000305b060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000305ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000305b210_0;
    %assign/vec4 v0x60000305b2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x60000305ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x60000305aac0_0;
    %assign/vec4 v0x60000305abe0_0, 0;
    %load/vec4 v0x60000305abe0_0;
    %assign/vec4 v0x60000305ab50_0, 0;
    %load/vec4 v0x60000305ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x60000305af40_0;
    %assign/vec4 v0x60000305b060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x60000305afd0_0;
    %load/vec4 v0x60000305af40_0;
    %add;
    %assign/vec4 v0x60000305b060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14460ff40;
T_10 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x6000030546c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003054870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000030541b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003054120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003054630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000030543f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000030547e0_0;
    %assign/vec4 v0x600003054870_0, 0;
T_10.2 ;
    %load/vec4 v0x600003054360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600003054090_0;
    %assign/vec4 v0x6000030541b0_0, 0;
    %load/vec4 v0x6000030541b0_0;
    %assign/vec4 v0x600003054120_0, 0;
    %load/vec4 v0x600003054240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600003054510_0;
    %assign/vec4 v0x600003054630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000030545a0_0;
    %load/vec4 v0x600003054510_0;
    %add;
    %assign/vec4 v0x600003054630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x144604b10;
T_11 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x600003055c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003055dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003055710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003055680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003055b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600003055950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600003055d40_0;
    %assign/vec4 v0x600003055dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000030558c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000030555f0_0;
    %assign/vec4 v0x600003055710_0, 0;
    %load/vec4 v0x600003055710_0;
    %assign/vec4 v0x600003055680_0, 0;
    %load/vec4 v0x6000030557a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600003055a70_0;
    %assign/vec4 v0x600003055b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600003055b00_0;
    %load/vec4 v0x600003055a70_0;
    %add;
    %assign/vec4 v0x600003055b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x144616270;
T_12 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x600003057180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003057330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003056c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003056be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000030570f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600003056eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000030572a0_0;
    %assign/vec4 v0x600003057330_0, 0;
T_12.2 ;
    %load/vec4 v0x600003056e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600003056b50_0;
    %assign/vec4 v0x600003056c70_0, 0;
    %load/vec4 v0x600003056c70_0;
    %assign/vec4 v0x600003056be0_0, 0;
    %load/vec4 v0x600003056d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600003056fd0_0;
    %assign/vec4 v0x6000030570f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600003057060_0;
    %load/vec4 v0x600003056fd0_0;
    %add;
    %assign/vec4 v0x6000030570f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1446974d0;
T_13 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x600003050750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003050900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003050240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000030501b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000030506c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600003050480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600003050870_0;
    %assign/vec4 v0x600003050900_0, 0;
T_13.2 ;
    %load/vec4 v0x6000030503f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600003050120_0;
    %assign/vec4 v0x600003050240_0, 0;
    %load/vec4 v0x600003050240_0;
    %assign/vec4 v0x6000030501b0_0, 0;
    %load/vec4 v0x6000030502d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000030505a0_0;
    %assign/vec4 v0x6000030506c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600003050630_0;
    %load/vec4 v0x6000030505a0_0;
    %add;
    %assign/vec4 v0x6000030506c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x144691b10;
T_14 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x600003051cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003051e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000030517a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003051710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003051c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000030519e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600003051dd0_0;
    %assign/vec4 v0x600003051e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600003051950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600003051680_0;
    %assign/vec4 v0x6000030517a0_0, 0;
    %load/vec4 v0x6000030517a0_0;
    %assign/vec4 v0x600003051710_0, 0;
    %load/vec4 v0x600003051830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600003051b00_0;
    %assign/vec4 v0x600003051c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600003051b90_0;
    %load/vec4 v0x600003051b00_0;
    %add;
    %assign/vec4 v0x600003051c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14468f4c0;
T_15 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x600003053210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000030533c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003052d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003052c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003053180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600003052f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600003053330_0;
    %assign/vec4 v0x6000030533c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600003052eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600003052be0_0;
    %assign/vec4 v0x600003052d00_0, 0;
    %load/vec4 v0x600003052d00_0;
    %assign/vec4 v0x600003052c70_0, 0;
    %load/vec4 v0x600003052d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600003053060_0;
    %assign/vec4 v0x600003053180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000030530f0_0;
    %load/vec4 v0x600003053060_0;
    %add;
    %assign/vec4 v0x600003053180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14468a6b0;
T_16 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x60000304c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000304c990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000304c2d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000304c240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000304c750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x60000304c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x60000304c900_0;
    %assign/vec4 v0x60000304c990_0, 0;
T_16.2 ;
    %load/vec4 v0x60000304c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x60000304c1b0_0;
    %assign/vec4 v0x60000304c2d0_0, 0;
    %load/vec4 v0x60000304c2d0_0;
    %assign/vec4 v0x60000304c240_0, 0;
    %load/vec4 v0x60000304c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x60000304c630_0;
    %assign/vec4 v0x60000304c750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x60000304c6c0_0;
    %load/vec4 v0x60000304c630_0;
    %add;
    %assign/vec4 v0x60000304c750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x144688060;
T_17 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x60000304dd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000304def0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000304d830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000304d7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000304dcb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x60000304da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x60000304de60_0;
    %assign/vec4 v0x60000304def0_0, 0;
T_17.2 ;
    %load/vec4 v0x60000304d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x60000304d710_0;
    %assign/vec4 v0x60000304d830_0, 0;
    %load/vec4 v0x60000304d830_0;
    %assign/vec4 v0x60000304d7a0_0, 0;
    %load/vec4 v0x60000304d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x60000304db90_0;
    %assign/vec4 v0x60000304dcb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x60000304dc20_0;
    %load/vec4 v0x60000304db90_0;
    %add;
    %assign/vec4 v0x60000304dcb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x144685a10;
T_18 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x60000304f2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000304f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000304ed90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000304ed00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000304f210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000304efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60000304f3c0_0;
    %assign/vec4 v0x60000304f450_0, 0;
T_18.2 ;
    %load/vec4 v0x60000304ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x60000304ec70_0;
    %assign/vec4 v0x60000304ed90_0, 0;
    %load/vec4 v0x60000304ed90_0;
    %assign/vec4 v0x60000304ed00_0, 0;
    %load/vec4 v0x60000304ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x60000304f0f0_0;
    %assign/vec4 v0x60000304f210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x60000304f180_0;
    %load/vec4 v0x60000304f0f0_0;
    %add;
    %assign/vec4 v0x60000304f210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1446833c0;
T_19 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x600003048870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003048a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003048360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000030482d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000030487e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000030485a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600003048990_0;
    %assign/vec4 v0x600003048a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600003048510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600003048240_0;
    %assign/vec4 v0x600003048360_0, 0;
    %load/vec4 v0x600003048360_0;
    %assign/vec4 v0x6000030482d0_0, 0;
    %load/vec4 v0x6000030483f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000030486c0_0;
    %assign/vec4 v0x6000030487e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600003048750_0;
    %load/vec4 v0x6000030486c0_0;
    %add;
    %assign/vec4 v0x6000030487e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x144680ee0;
T_20 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x600003049dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003049f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000030498c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003049830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003049d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600003049b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600003049ef0_0;
    %assign/vec4 v0x600003049f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600003049a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000030497a0_0;
    %assign/vec4 v0x6000030498c0_0, 0;
    %load/vec4 v0x6000030498c0_0;
    %assign/vec4 v0x600003049830_0, 0;
    %load/vec4 v0x600003049950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600003049c20_0;
    %assign/vec4 v0x600003049d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600003049cb0_0;
    %load/vec4 v0x600003049c20_0;
    %add;
    %assign/vec4 v0x600003049d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14467e890;
T_21 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x60000304b330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000304b4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000304ae20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000304ad90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000304b2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60000304b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x60000304b450_0;
    %assign/vec4 v0x60000304b4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x60000304afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x60000304ad00_0;
    %assign/vec4 v0x60000304ae20_0, 0;
    %load/vec4 v0x60000304ae20_0;
    %assign/vec4 v0x60000304ad90_0, 0;
    %load/vec4 v0x60000304aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x60000304b180_0;
    %assign/vec4 v0x60000304b2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x60000304b210_0;
    %load/vec4 v0x60000304b180_0;
    %add;
    %assign/vec4 v0x60000304b2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14467c240;
T_22 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x600003044900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003044ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000030443f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003044360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003044870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600003044630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600003044a20_0;
    %assign/vec4 v0x600003044ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000030445a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000030442d0_0;
    %assign/vec4 v0x6000030443f0_0, 0;
    %load/vec4 v0x6000030443f0_0;
    %assign/vec4 v0x600003044360_0, 0;
    %load/vec4 v0x600003044480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600003044750_0;
    %assign/vec4 v0x600003044870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000030447e0_0;
    %load/vec4 v0x600003044750_0;
    %add;
    %assign/vec4 v0x600003044870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x144674f50;
T_23 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x600003045e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003046010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003045950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000030458c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003045dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600003045b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600003045f80_0;
    %assign/vec4 v0x600003046010_0, 0;
T_23.2 ;
    %load/vec4 v0x600003045b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600003045830_0;
    %assign/vec4 v0x600003045950_0, 0;
    %load/vec4 v0x600003045950_0;
    %assign/vec4 v0x6000030458c0_0, 0;
    %load/vec4 v0x6000030459e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600003045cb0_0;
    %assign/vec4 v0x600003045dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600003045d40_0;
    %load/vec4 v0x600003045cb0_0;
    %add;
    %assign/vec4 v0x600003045dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1446895b0;
T_24 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x6000030406c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000030585a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000030585a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000030585a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058510, 0, 4;
    %load/vec4 v0x6000030585a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000030585a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600003040360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000030403f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000030585a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000030585a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000030585a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003058510, 4;
    %ix/getv/s 3, v0x6000030585a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058510, 0, 4;
    %load/vec4 v0x6000030585a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000030585a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x144684910;
T_25 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x6000030406c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000030586c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000030586c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000030586c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058630, 0, 4;
    %load/vec4 v0x6000030586c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000030586c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600003040360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000030403f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000030586c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000030586c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000030586c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003058630, 4;
    %ix/getv/s 3, v0x6000030586c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058630, 0, 4;
    %load/vec4 v0x6000030586c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000030586c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14467fc70;
T_26 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x6000030406c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000030587e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000030587e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000030587e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058750, 0, 4;
    %load/vec4 v0x6000030587e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000030587e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600003040360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000030403f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000030587e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000030587e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000030587e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003058750, 4;
    %ix/getv/s 3, v0x6000030587e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003058750, 0, 4;
    %load/vec4 v0x6000030587e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000030587e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14466aa10;
T_27 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x6000030406c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003040990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003040090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600003040a20_0;
    %assign/vec4 v0x600003040990_0, 0;
    %load/vec4 v0x600003040120_0;
    %assign/vec4 v0x600003040090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14466aa10;
T_28 ;
    %wait E_0x600001727840;
    %load/vec4 v0x600003040990_0;
    %store/vec4 v0x600003040a20_0, 0, 3;
    %load/vec4 v0x600003040090_0;
    %store/vec4 v0x600003040120_0, 0, 16;
    %load/vec4 v0x600003040990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600003040900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600003040bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600003040a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003040120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600003040bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003040a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003040120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600003040090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003040120_0, 0, 16;
    %load/vec4 v0x600003047e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003040090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003040a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003040120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600003040090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600003040120_0, 0, 16;
    %load/vec4 v0x6000030402d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600003040090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003040a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600003040120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003040a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x14469b1b0;
T_29 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x14469b1b0;
T_30 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14469b320;
T_31 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14469b320;
T_32 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14469b490;
T_33 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14469b490;
T_34 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14469b600;
T_35 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14469b600;
T_36 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14469b770;
T_37 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14469b770;
T_38 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14469b8e0;
T_39 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14469b8e0;
T_40 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14469ba50;
T_41 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14469ba50;
T_42 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14469bbc0;
T_43 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14469bbc0;
T_44 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14469bd30;
T_45 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14469bd30;
T_46 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14469bea0;
T_47 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14469bea0;
T_48 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14469c010;
T_49 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14469c010;
T_50 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14469c180;
T_51 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14469c180;
T_52 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14469c2f0;
T_53 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14469c2f0;
T_54 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14469c460;
T_55 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14469c460;
T_56 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14469c5d0;
T_57 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14469c5d0;
T_58 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14469c740;
T_59 ;
    %wait E_0x600001722b00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x60000303d050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000303d290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14469c740;
T_60 ;
    %wait E_0x600001722ac0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000303c990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14469ad30;
T_61 ;
    %wait E_0x600001722a00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000303d0e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x60000303d0e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x60000303d0e0_0;
    %load/vec4a v0x60000303d170, 4;
    %ix/getv/s 4, v0x60000303d0e0_0;
    %store/vec4a v0x60000303d560, 4, 0;
    %load/vec4 v0x60000303d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000303d0e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000303dc20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x60000303dc20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000303d0e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x60000303d0e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x60000303dc20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x60000303dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000303d560, 4;
    %load/vec4 v0x60000303dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000303d560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x60000303dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000303d560, 4;
    %load/vec4 v0x60000303dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000303d560, 4;
    %add;
    %load/vec4 v0x60000303dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000303d560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x60000303dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000303d560, 4;
    %load/vec4 v0x60000303dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000303d560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x60000303dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000303d560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x60000303dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000303d560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x60000303dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000303d560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x60000303dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000303d560, 4;
    %load/vec4 v0x60000303dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000303d560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x60000303dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000303d560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x60000303dc20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000303d560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x60000303dc20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000303d0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000303d560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60000303d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000303d0e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x60000303dc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000303dc20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000303d560, 4;
    %store/vec4 v0x60000303d4d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14469ad30;
T_62 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x60000303d5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000303cc60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000303cf30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000303c900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000303db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000303d8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000303cea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000303ddd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000303def0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000303e130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000303e2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000303d050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000303d3b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000303ce10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000303db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000303d8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000303cea0_0, 0;
    %load/vec4 v0x60000303dcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x60000303ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x60000303cab0_0;
    %assign/vec4 v0x60000303cc60_0, 0;
    %load/vec4 v0x60000303dd40_0;
    %assign/vec4 v0x60000303ddd0_0, 0;
    %load/vec4 v0x60000303de60_0;
    %assign/vec4 v0x60000303def0_0, 0;
    %load/vec4 v0x60000303e010_0;
    %assign/vec4 v0x60000303e130_0, 0;
    %load/vec4 v0x60000303e1c0_0;
    %assign/vec4 v0x60000303e2e0_0, 0;
    %load/vec4 v0x60000303cfc0_0;
    %assign/vec4 v0x60000303d050_0, 0;
    %load/vec4 v0x60000303d320_0;
    %assign/vec4 v0x60000303d3b0_0, 0;
    %load/vec4 v0x60000303cd80_0;
    %assign/vec4 v0x60000303ce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x60000303ce10_0;
    %assign/vec4 v0x60000303cf30_0, 0;
    %load/vec4 v0x60000303d3b0_0;
    %assign/vec4 v0x60000303c900_0, 0;
    %load/vec4 v0x60000303ddd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000303d8c0_0, 0;
    %load/vec4 v0x60000303d3b0_0;
    %assign/vec4 v0x60000303d710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000303db90_0, 0;
    %load/vec4 v0x60000303d3b0_0;
    %assign/vec4 v0x60000303d710_0, 0;
    %load/vec4 v0x60000303e0a0_0;
    %assign/vec4 v0x60000303da70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x60000303c990_0;
    %load/vec4 v0x60000303def0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000303df80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x60000303d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x60000303ddd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x60000303d7a0_0;
    %load/vec4 v0x60000303def0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000303df80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x60000303d4d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000303def0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000303df80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000303cea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000303dcb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x14466b290;
T_63 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x60000305ccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000305cb40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000305cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000305c360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000305cc60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000305c3f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000305c7e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000305cab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000305c630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000305c6c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000305c900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000305c990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000305c480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000305ce10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000305d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305cfc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003063450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003063060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003063570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003063180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003063720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003063330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003063cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003063de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000030646c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003063b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305c510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305cfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000305c510_0, 0;
    %load/vec4 v0x60000305d320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x60000305c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x60000305d3b0_0;
    %assign/vec4 v0x60000305cb40_0, 0;
    %load/vec4 v0x60000305c5a0_0;
    %assign/vec4 v0x60000305c630_0, 0;
    %load/vec4 v0x60000305c870_0;
    %assign/vec4 v0x60000305c900_0, 0;
    %load/vec4 v0x60000305c000_0;
    %assign/vec4 v0x60000305cc60_0, 0;
    %load/vec4 v0x600003064630_0;
    %assign/vec4 v0x60000305c3f0_0, 0;
    %load/vec4 v0x60000305c750_0;
    %assign/vec4 v0x60000305c7e0_0, 0;
    %load/vec4 v0x60000305ca20_0;
    %assign/vec4 v0x60000305cab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x60000305c630_0;
    %assign/vec4 v0x60000305c6c0_0, 0;
    %load/vec4 v0x60000305c900_0;
    %assign/vec4 v0x60000305c990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000305cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000305c360_0, 0;
    %load/vec4 v0x60000305cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x60000305c6c0_0;
    %assign/vec4 v0x600003063060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003063180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003063330_0, 0;
    %load/vec4 v0x600003063210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600003063330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003063330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003063b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600003063ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600003063b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600003063960_0;
    %assign/vec4 v0x60000305c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003063b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x60000305c990_0;
    %assign/vec4 v0x60000305ce10_0, 0;
    %load/vec4 v0x60000305c480_0;
    %assign/vec4 v0x60000305d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000305d290_0, 0;
    %load/vec4 v0x60000305d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x60000305c990_0;
    %assign/vec4 v0x60000305ce10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000305cfc0_0, 0;
    %load/vec4 v0x60000305d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x60000305cea0_0;
    %assign/vec4 v0x60000305c480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x60000305c6c0_0;
    %assign/vec4 v0x600003063450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003063570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003063720_0, 0;
    %load/vec4 v0x600003063600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600003063720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003063720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x60000305c480_0;
    %assign/vec4 v0x600003063cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003063de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000030646c0_0, 0;
    %load/vec4 v0x600003063e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000030646c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000030646c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003063de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000030638d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x60000305c360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000305c360_0, 0;
    %load/vec4 v0x60000305c6c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000305c6c0_0, 0;
    %load/vec4 v0x60000305c990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000305c990_0, 0;
    %load/vec4 v0x60000305c3f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000305c360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x60000305cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x60000305cbd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000305cbd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000305c360_0, 0;
    %load/vec4 v0x60000305cc60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000305cbd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x60000305c630_0;
    %load/vec4 v0x60000305cbd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000305c7e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000305c6c0_0, 0;
    %load/vec4 v0x60000305c900_0;
    %load/vec4 v0x60000305cbd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000305cab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000305c990_0, 0;
    %load/vec4 v0x60000305cb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000305c510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000305d320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x14466a1f0;
T_64 ;
    %wait E_0x600001721e00;
    %load/vec4 v0x6000030410e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600003041050_0;
    %load/vec4 v0x600003040cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003040ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600003040fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600003040cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003040ea0, 4;
    %assign/vec4 v0x600003040f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x14466a1f0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003040e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600003040e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003040e10_0;
    %store/vec4a v0x600003040ea0, 4, 0;
    %load/vec4 v0x600003040e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003040e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x14466a4d0;
T_66 ;
    %wait E_0x600001721e00;
    %load/vec4 v0x6000030415f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600003041560_0;
    %load/vec4 v0x600003041200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000030413b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000030414d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600003041200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000030413b0, 4;
    %assign/vec4 v0x600003041440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x14466a4d0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003041320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600003041320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003041320_0;
    %store/vec4a v0x6000030413b0, 4, 0;
    %load/vec4 v0x600003041320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003041320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x1446a0650;
T_68 ;
    %wait E_0x600001721e00;
    %load/vec4 v0x600003041b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600003041a70_0;
    %load/vec4 v0x600003041710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000030418c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000030419e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600003041710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000030418c0, 4;
    %assign/vec4 v0x600003041950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1446a0650;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003041830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600003041830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003041830_0;
    %store/vec4a v0x6000030418c0, 4, 0;
    %load/vec4 v0x600003041830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003041830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x14469a6e0;
T_70 ;
    %wait E_0x600001721e00;
    %load/vec4 v0x600003042010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600003041f80_0;
    %load/vec4 v0x600003041c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003041dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600003041ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600003041c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003041dd0, 4;
    %assign/vec4 v0x600003041e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14469a6e0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003041d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600003041d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003041d40_0;
    %store/vec4a v0x600003041dd0, 4, 0;
    %load/vec4 v0x600003041d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003041d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x144699f50;
T_72 ;
    %wait E_0x600001721cc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000030422e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000030422e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600003043960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000030426d0_0;
    %pad/u 32;
    %load/vec4 v0x6000030422e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003043c30_0, 4, 1;
    %load/vec4 v0x600003043450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600003042520_0;
    %pad/u 32;
    %load/vec4 v0x6000030422e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003043b10_0, 4, 1;
    %load/vec4 v0x600003043720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600003042640_0;
    %pad/u 32;
    %load/vec4 v0x6000030422e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003043ba0_0, 4, 1;
    %load/vec4 v0x60000303c1b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x60000303c000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600003042910_0;
    %pad/u 32;
    %load/vec4 v0x6000030422e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003043cc0_0, 4, 1;
    %load/vec4 v0x600003042f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600003042d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600003042400_0;
    %pad/u 32;
    %load/vec4 v0x6000030422e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003043a80_0, 4, 1;
    %load/vec4 v0x6000030422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000030422e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x144699f50;
T_73 ;
    %wait E_0x600001721c80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000030422e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000030422e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600003043c30_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003043180_0, 4, 1;
    %load/vec4 v0x600003043b10_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600003043c30_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003043060_0, 4, 1;
    %load/vec4 v0x600003043ba0_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600003043c30_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600003043b10_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x6000030430f0_0, 4, 1;
    %load/vec4 v0x600003043cc0_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600003043c30_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600003043b10_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600003043ba0_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003043210_0, 4, 1;
    %load/vec4 v0x600003043a80_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600003043c30_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600003043b10_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600003043ba0_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600003043cc0_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003042fd0_0, 4, 1;
    %load/vec4 v0x600003043180_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x60000303c3f0_0;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4a v0x600003042370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4a v0x600003042a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003042ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003042880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600003043060_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x60000303c2d0_0;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4a v0x600003042370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4a v0x600003042a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003042ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003042880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000030430f0_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x60000303c360_0;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4a v0x600003042370, 4, 0;
    %load/vec4 v0x600003043690_0;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4a v0x600003042a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003042ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003042880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600003043210_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x60000303c480_0;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4a v0x600003042370, 4, 0;
    %load/vec4 v0x60000303c120_0;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4a v0x600003042a30, 4, 0;
    %load/vec4 v0x60000303c1b0_0;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003042ac0_0, 4, 1;
    %load/vec4 v0x60000303c000_0;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003042880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600003042fd0_0;
    %load/vec4 v0x6000030422e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x60000303c240_0;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4a v0x600003042370, 4, 0;
    %load/vec4 v0x600003042eb0_0;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4a v0x600003042a30, 4, 0;
    %load/vec4 v0x600003042f40_0;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003042ac0_0, 4, 1;
    %load/vec4 v0x600003042d90_0;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003042880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4a v0x600003042370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4a v0x600003042a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003042ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000030422e0_0;
    %store/vec4 v0x600003042880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000030422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000030422e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x144699f50;
T_74 ;
    %wait E_0x600001721e00;
    %load/vec4 v0x6000030426d0_0;
    %assign/vec4 v0x600003042760_0, 0;
    %load/vec4 v0x600003042520_0;
    %assign/vec4 v0x6000030425b0_0, 0;
    %load/vec4 v0x600003042910_0;
    %assign/vec4 v0x6000030429a0_0, 0;
    %load/vec4 v0x600003042400_0;
    %assign/vec4 v0x600003042490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x144699f50;
T_75 ;
    %wait E_0x600001721c00;
    %load/vec4 v0x600003042760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000030427f0, 4;
    %store/vec4 v0x6000030438d0_0, 0, 256;
    %load/vec4 v0x6000030425b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000030427f0, 4;
    %store/vec4 v0x6000030433c0_0, 0, 256;
    %load/vec4 v0x6000030429a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000030427f0, 4;
    %store/vec4 v0x600003043f00_0, 0, 256;
    %load/vec4 v0x600003042490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000030427f0, 4;
    %store/vec4 v0x600003042d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x1446a78c0;
T_76 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x60000303a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003038360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000030383f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000030386c0_0;
    %assign/vec4 v0x6000030383f0_0, 0;
    %load/vec4 v0x6000030386c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000030385a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000030382d0, 4;
    %assign/vec4 v0x600003038360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x1446a78c0;
T_77 ;
    %wait E_0x600001721e00;
    %load/vec4 v0x600003039d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600003039cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600003039c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600003039b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600003039b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000030382d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1446a78c0;
T_78 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x60000303a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000303abe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000303ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000303f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000303f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003039680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000303f060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600003039710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000303abe0_0, 0;
    %load/vec4 v0x600003038e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000303ab50_0, 0;
    %load/vec4 v0x600003039710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000303f0f0_0, 0;
    %load/vec4 v0x60000303f0f0_0;
    %assign/vec4 v0x60000303f180_0, 0;
    %load/vec4 v0x6000030395f0_0;
    %assign/vec4 v0x600003039680_0, 0;
    %load/vec4 v0x600003038ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000303f060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1446a78c0;
T_79 ;
    %wait E_0x600001726f40;
    %load/vec4 v0x60000303a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003039710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003038ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000030393b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003038e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000030395f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003039440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003038f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000030395f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003038f30_0, 0;
    %load/vec4 v0x60000303a370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600003039200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600003039710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600003039710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000030393b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000030393b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600003039710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003039440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000030393b0_0, 0;
    %load/vec4 v0x600003038870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003039440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003038e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003039710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000030399e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600003038e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600003038e10_0, 0;
    %load/vec4 v0x600003038e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000030395f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003038ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003039710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600003038bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600003038ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003038ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x60000303a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003039710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000030393b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003039710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003038f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003039710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x1446a7cc0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000303b720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003034120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003034480_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003034510_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000303b840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000030341b0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000303b9f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000303b960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000303bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000303ba80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000303bd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000303afd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000303ad90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000303b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000303b210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000303b450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000303b330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000303b180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000303b2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x1446a7cc0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x60000303b720_0;
    %inv;
    %store/vec4 v0x60000303b720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x1446a7cc0;
T_82 ;
    %vpi_call/w 3 114 "$display", "\000" {0 0 0};
    %vpi_call/w 3 115 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 116 "$display", "\342\225\221         Conv2D via im2col Test                             \342\225\221" {0 0 0};
    %vpi_call/w 3 117 "$display", "\342\225\221         3\303\2273 input, 2\303\2272 kernel, 4 output channels           \342\225\221" {0 0 0};
    %vpi_call/w 3 118 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 119 "$display", "\000" {0 0 0};
    %vpi_call/w 3 120 "$display", "Input (3\303\2273):" {0 0 0};
    %vpi_call/w 3 121 "$display", "  [1, 2, 3]" {0 0 0};
    %vpi_call/w 3 122 "$display", "  [4, 5, 6]" {0 0 0};
    %vpi_call/w 3 123 "$display", "  [7, 8, 9]" {0 0 0};
    %vpi_call/w 3 124 "$display", "\000" {0 0 0};
    %vpi_call/w 3 125 "$display", "Filters (2\303\2272 each): identity detectors for each corner" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003040ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000030413b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000030418c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003041dd0, 4, 0;
    %pushi/vec4 84148737, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003040ea0, 4, 0;
    %pushi/vec4 100991746, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000030413b0, 4, 0;
    %pushi/vec4 134677764, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000030418c0, 4, 0;
    %pushi/vec4 151520773, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003041dd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000030382d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000030382d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003034120_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003034120_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600001726580;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003034480_0, 0, 1;
    %wait E_0x600001721e00;
    %wait E_0x600001721e00;
    %wait E_0x600001726580;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003034480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000303b8d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x60000303b8d0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600001721e00;
    %load/vec4 v0x600003034360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x60000303b8d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x60000303b8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000303b8d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003040ea0, 4;
    %store/vec4 v0x60000303be70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000030413b0, 4;
    %store/vec4 v0x60000303bf00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000030418c0, 4;
    %store/vec4 v0x600003034000_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003041dd0, 4;
    %store/vec4 v0x600003034090_0, 0, 256;
    %vpi_call/w 3 171 "$display", "\000" {0 0 0};
    %vpi_call/w 3 172 "$display", "Output (2\303\2272 spatial \303\227 4 channels):" {0 0 0};
    %load/vec4 v0x60000303be70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000303be70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000303be70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000303be70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 173 "$display", "  pos(0,0) channels: [%0d,%0d,%0d,%0d] expect [1,2,4,5]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000303bf00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000303bf00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000303bf00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000303bf00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 175 "$display", "  pos(0,1) channels: [%0d,%0d,%0d,%0d] expect [2,3,5,6]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003034000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003034000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003034000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003034000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 177 "$display", "  pos(1,0) channels: [%0d,%0d,%0d,%0d] expect [4,5,7,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003034090_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003034090_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003034090_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003034090_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 179 "$display", "  pos(1,1) channels: [%0d,%0d,%0d,%0d] expect [5,6,8,9]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000303b7b0_0, 0, 32;
    %load/vec4 v0x60000303be70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000303be70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000303be70_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000303be70_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x60000303b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000303b7b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x60000303bf00_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 2, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000303bf00_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 3, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000303bf00_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000303bf00_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x60000303b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000303b7b0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600003034000_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003034000_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003034000_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003034000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x60000303b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000303b7b0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x600003034090_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 5, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003034090_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003034090_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003034090_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 9, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x60000303b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000303b7b0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 188 "$display", "\000" {0 0 0};
    %vpi_call/w 3 189 "$display", "Interpretation: Each output position contains the 4 corners of its" {0 0 0};
    %vpi_call/w 3 190 "$display", "corresponding input patch (identity filter extracts corners)." {0 0 0};
    %vpi_call/w 3 191 "$display", "\000" {0 0 0};
    %load/vec4 v0x60000303b7b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.24, 4;
    %vpi_call/w 3 192 "$display", ">>> CONV2D TEST PASSED! <<<" {0 0 0};
    %jmp T_82.25;
T_82.24 ;
    %vpi_call/w 3 193 "$display", ">>> CONV2D TEST FAILED (%0d errors) <<<", v0x60000303b7b0_0 {0 0 0};
T_82.25 ;
    %vpi_call/w 3 194 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_conv2d.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
