// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module LoadSequencer(	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
  input          clock,	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
  input          reset,	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
  output         io_dis_ready,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_dis_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [31:0]  io_dis_bits_bits,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [8:0]   io_dis_bits_vconfig_vl,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [2:0]   io_dis_bits_vconfig_vtype_vsew,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [7:0]   io_dis_bits_vstart,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [2:0]   io_dis_bits_segstart,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [2:0]   io_dis_bits_segend,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [4:0]   io_dis_bits_vat,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [1:0]   io_dis_bits_emul,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [15:0]  io_dis_bits_debug_id,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [1:0]   io_dis_bits_mop,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_seq_hazard_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [4:0]   io_seq_hazard_bits_vat,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [63:0]  io_seq_hazard_bits_rintent,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [63:0]  io_seq_hazard_bits_wintent,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [4:0]   io_vat,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [4:0]   io_vat_head,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [63:0]  io_older_writes,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [63:0]  io_older_reads,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_busy,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_rvm_req_ready,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_rvm_req_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [5:0]   io_rvm_req_bits_eg,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_rvm_req_bits_oldest,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input  [127:0] io_rvm_resp,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  input          io_iss_ready,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_iss_valid,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [5:0]   io_iss_bits_wvd_eg,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [15:0]  io_iss_bits_wmask,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output         io_iss_bits_tail,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [15:0]  io_iss_bits_debug_id,	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
  output [4:0]   io_iss_bits_vat	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:11:14]
);

  wire [5:0]   _io_iss_bits_wvd_eg_T_7;	// @[generators/saturn/src/main/scala/common/Parameters.scala:344:10]
  wire         _io_iss_valid_output;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:64:41]
  wire         _eidx_7;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, generators/saturn/src/main/scala/common/Parameters.scala:343:20]
  reg          valid;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:11:22]
  reg  [31:0]  inst_bits;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
  reg  [8:0]   inst_vconfig_vl;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
  reg  [2:0]   inst_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
  reg  [2:0]   inst_segend;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
  reg  [4:0]   inst_vat;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
  reg  [1:0]   inst_emul;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
  reg  [15:0]  inst_debug_id;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
  reg  [1:0]   inst_mop;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
  reg  [7:0]   eidx;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:13:18]
  reg  [2:0]   sidx;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:14:18]
  reg  [63:0]  wvd_mask;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:15:21]
  reg  [1:0]   rvm_mask;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:16:21]
  wire [2:0]   _GEN = {1'h0, inst_bits[13:12]};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21, generators/saturn/src/main/scala/common/Bundles.scala:59:{26,59}]
  wire [2:0]   _next_eidx_next_T_8 = 3'h4 - (inst_mop[0] ? inst_vconfig_vtype_vsew : _GEN);	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:33, generators/saturn/src/main/scala/common/Bundles.scala:59:{26,30}]
  wire [15:0]  _next_eidx_next_T_14 = {7'h0, {1'h0, eidx >> _next_eidx_next_T_8} + 9'h1} << _next_eidx_next_T_8;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:13:18, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:{15,33,52,60}, :64:21]
  wire [8:0]   next_eidx = inst_vconfig_vl > _next_eidx_next_T_14[8:0] ? _next_eidx_next_T_14[8:0] : inst_vconfig_vl;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:{34,37}, :52:10, :54:60]
  wire         tail = next_eidx == inst_vconfig_vl & sidx == (~(|(inst_bits[27:26])) & inst_bits[24:20] == 5'h8 ? 3'h0 : inst_bits[31:29]);	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18, :14:18, :21:{29,49,57}, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34, generators/saturn/src/main/scala/common/Bundles.scala:61:22, :62:18, :63:16, :64:{21,33,41}, :65:19]
  wire         _io_dis_ready_T_1 = io_iss_ready & _io_iss_valid_output;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:64:41, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire         _io_dis_ready_output = ~valid | tail & _io_dis_ready_T_1;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:11:22, :21:49, :23:{19,26,35}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [63:0]  _rvm_mask_T_4 = 64'h1 << _eidx_7;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, generators/saturn/src/main/scala/common/Parameters.scala:343:20, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [63:0]  vd_write_oh = 64'h1 << _io_iss_bits_wvd_eg_T_7;	// @[generators/saturn/src/main/scala/common/Parameters.scala:344:10, src/main/scala/chisel3/util/OneHot.scala:58:35]
  assign _eidx_7 = eidx[7];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:13:18, :34:23, generators/saturn/src/main/scala/common/Parameters.scala:343:20]
  assign _io_iss_valid_output = valid & ~((|((inst_bits[25] ? 64'h0 : _rvm_mask_T_4) & io_older_writes)) | (|(vd_write_oh & io_older_writes)) | (|(vd_write_oh & io_older_reads))) & (inst_bits[25] | io_rvm_req_ready);	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:11:22, :12:18, :52:24, :55:{32,51}, :56:{33,52}, :57:{33,51}, :58:46, :64:{28,41,52}, generators/saturn/src/main/scala/common/Bundles.scala:60:16, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [5:0]   _io_iss_bits_wvd_eg_T_1 = {3'h0, sidx} << inst_emul;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18, :14:18, :65:52, generators/saturn/src/main/scala/common/Bundles.scala:65:19]
  wire [7:0]   io_iss_bits_wvd_eg_off = eidx >> 3'h4 - (inst_mop[0] ? inst_vconfig_vtype_vsew : _GEN);	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18, :13:18, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:33, generators/saturn/src/main/scala/common/Bundles.scala:59:{26,30}, generators/saturn/src/main/scala/common/Parameters.scala:343:{20,73}]
  assign _io_iss_bits_wvd_eg_T_7 = {inst_bits[11:7] + _io_iss_bits_wvd_eg_T_1[4:0], 1'h0} + io_iss_bits_wvd_eg_off[5:0];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18, :65:{44,52}, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21, generators/saturn/src/main/scala/common/Bundles.scala:70:17, generators/saturn/src/main/scala/common/Parameters.scala:343:20, :344:10]
  wire [14:0]  _head_mask_T_4 = {7'h0, eidx} << (inst_mop[0] ? inst_vconfig_vtype_vsew : _GEN);	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18, :13:18, generators/saturn/src/main/scala/backend/PipeSequencer.scala:42:80, :54:60, generators/saturn/src/main/scala/common/Bundles.scala:59:{26,30}]
  wire [30:0]  head_mask = 31'hFFFF << _head_mask_T_4[3:0];	// @[generators/saturn/src/main/scala/backend/PipeSequencer.scala:42:{71,80,87}]
  wire [15:0]  _tail_mask_T_4 = {7'h0, next_eidx} << (inst_mop[0] ? inst_vconfig_vtype_vsew : _GEN);	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34, :43:102, :54:60, generators/saturn/src/main/scala/common/Bundles.scala:59:{26,30}]
  wire [2:0]   _vm_mask_T_4 = inst_mop[0] ? inst_vconfig_vtype_vsew : _GEN;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18, generators/saturn/src/main/scala/common/Bundles.scala:59:{26,30}]
  wire [127:0] _vm_mask_vm_resp_T = io_rvm_resp >> (eidx[6:0] & ~(7'hF >> _vm_mask_T_4));	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:13:18, generators/saturn/src/main/scala/backend/PipeSequencer.scala:46:{25,27,36}, :47:30, generators/saturn/src/main/scala/common/Bundles.scala:59:26]
  wire [4:0]   _GEN_0 = {3'h0, io_dis_bits_emul};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:65:19]
  wire [4:0]   rd_group = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [1:0]   group = 2'h0 >> io_dis_bits_emul;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, generators/saturn/src/main/scala/common/Bundles.scala:64:21]
  wire [4:0]   _GEN_1 = {4'h0, group[0]};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :34:23, :36:33]
  wire [4:0]   _GEN_2 = {2'h0, io_dis_bits_bits[31:29]};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:36:67, generators/saturn/src/main/scala/common/Bundles.scala:63:16, :64:21]
  wire [4:0]   rd_group_1 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [1:0]   group_1 = 2'h1 >> io_dis_bits_emul;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23]
  wire [4:0]   _GEN_3 = {4'h0, group_1[0]};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :34:23, :36:33]
  wire [4:0]   rd_group_2 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   _GEN_4 = {3'h0, 2'h2 >> io_dis_bits_emul};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :36:33, generators/saturn/src/main/scala/common/Bundles.scala:65:19]
  wire [4:0]   rd_group_3 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   _GEN_5 = {3'h0, 2'h3 >> io_dis_bits_emul};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :36:33, generators/saturn/src/main/scala/common/Bundles.scala:65:19]
  wire [2:0]   _GEN_6 = {1'h0, io_dis_bits_emul};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
  wire [4:0]   rd_group_4 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   _GEN_7 = {2'h0, 3'h4 >> _GEN_6};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :36:33, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:33, generators/saturn/src/main/scala/common/Bundles.scala:64:21]
  wire [4:0]   rd_group_5 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   _GEN_8 = {2'h0, 3'h5 >> _GEN_6};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :36:33, generators/saturn/src/main/scala/common/Bundles.scala:64:21]
  wire [4:0]   rd_group_6 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   _GEN_9 = {2'h0, 3'h6 >> _GEN_6};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :36:33, generators/saturn/src/main/scala/common/Bundles.scala:64:21]
  wire [4:0]   rd_group_7 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   _GEN_10 = {2'h0, 3'h7 >> _GEN_6};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :36:33, generators/saturn/src/main/scala/common/Bundles.scala:64:21]
  wire [3:0]   _GEN_11 = {2'h0, io_dis_bits_emul};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, generators/saturn/src/main/scala/common/Bundles.scala:64:21]
  wire [4:0]   rd_group_8 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   _GEN_12 = {1'h0, 4'h8 >> _GEN_11};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :34:23, :36:33, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
  wire [4:0]   rd_group_9 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   _GEN_13 = {1'h0, 4'h9 >> _GEN_11};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :34:23, :36:33, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
  wire [4:0]   rd_group_10 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   _GEN_14 = {1'h0, 4'hA >> _GEN_11};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :34:23, :36:33, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
  wire [4:0]   rd_group_11 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   _GEN_15 = {1'h0, 4'hB >> _GEN_11};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :34:23, :36:33, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
  wire [4:0]   rd_group_12 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   _GEN_16 = {1'h0, 4'hC >> _GEN_11};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :34:23, :36:33, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
  wire [4:0]   rd_group_13 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   _GEN_17 = {1'h0, 4'hD >> _GEN_11};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :34:23, :36:33, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
  wire [4:0]   rd_group_14 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   _GEN_18 = {1'h0, 4'hE >> _GEN_11};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :34:23, :36:33, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
  wire [4:0]   rd_group_15 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   _GEN_19 = {1'h0, 4'hF >> _GEN_11};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :36:33, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
  wire [4:0]   group_16 = 5'h10 >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_16 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_17 = 5'h11 >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_17 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_18 = 5'h12 >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_18 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_19 = 5'h13 >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_19 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_20 = 5'h14 >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_20 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_21 = 5'h15 >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_21 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_22 = 5'h16 >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_22 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_23 = 5'h17 >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_23 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_24 = 5'h18 >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_24 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_25 = 5'h19 >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_25 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_26 = 5'h1A >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_26 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_27 = 5'h1B >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_27 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_28 = 5'h1C >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_28 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_29 = 5'h1D >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_29 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_30 = 5'h1E >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_30 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire [4:0]   group_31 = 5'h1F >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:34:23, :35:34]
  wire [4:0]   rd_group_31 = io_dis_bits_bits[11:7] >> _GEN_0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:35:34, generators/saturn/src/main/scala/common/Bundles.scala:70:17]
  wire         _GEN_20 = _io_dis_ready_output & io_dis_valid;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:23:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire         _GEN_21 = _io_dis_ready_T_1 & ~tail;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:21:49, :75:{21,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [2:0]   _offset_T = 3'h4 - (inst_mop[0] ? inst_vconfig_vtype_vsew : _GEN);	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:33, :59:62, generators/saturn/src/main/scala/common/Bundles.scala:59:{26,30}]
  wire         _GEN_22 = sidx == (~(|(inst_bits[27:26])) & inst_bits[24:20] == 5'h8 ? 3'h0 : inst_bits[31:29]);	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18, :14:18, :82:16, generators/saturn/src/main/scala/common/Bundles.scala:61:22, :62:18, :63:16, :64:{21,33,41}, :65:19]
  always @(posedge clock) begin	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
    if (reset)	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
      valid <= 1'h0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:11:22, generators/saturn/src/main/scala/backend/PipeSequencer.scala:64:21]
    else	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
      valid <= _GEN_20 | (_io_dis_ready_T_1 ? ~tail : valid);	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:11:22, :21:49, :25:22, :27:11, :41:29, :42:{11,14}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    if (_GEN_20) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      inst_bits <= io_dis_bits_bits;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
      inst_vconfig_vl <= io_dis_bits_vconfig_vl;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
      inst_vconfig_vtype_vsew <= io_dis_bits_vconfig_vtype_vsew;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
      inst_segend <= io_dis_bits_segend;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
      inst_vat <= io_dis_bits_vat;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
      inst_emul <= io_dis_bits_emul;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
      inst_debug_id <= io_dis_bits_debug_id;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
      inst_mop <= io_dis_bits_mop;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:12:18]
    end
    if (_GEN_21 & _GEN_22)	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:25:22, :75:{21,31}, :82:{16,33}, :84:12]
      eidx <= next_eidx[7:0];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:13:18, :84:12, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34]
    else if (_GEN_20)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      eidx <= io_dis_bits_vstart;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:13:18]
    if (_GEN_21) begin	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:75:21]
      if (_GEN_22)	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:82:16]
        sidx <= 3'h0;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:14:18, generators/saturn/src/main/scala/common/Bundles.scala:65:19]
      else	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:82:16]
        sidx <= sidx + 3'h1;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:14:18, :86:20, src/main/scala/chisel3/util/OneHot.scala:58:35]
    end
    else if (_GEN_20)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      sidx <= io_dis_bits_segstart;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:14:18]
    if (~_GEN_21 | next_eidx >> _offset_T == {1'h0, eidx >> _offset_T}) begin	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:13:18, :25:22, :75:{21,31}, :76:101, :77:16, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34, :59:62, :60:{16,27,37}, :64:21]
      if (_GEN_20)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        wvd_mask <= {{2{group_31 >= rd_group_31 & group_31 <= rd_group_31 + _GEN_2}}, {2{group_30 >= rd_group_30 & group_30 <= rd_group_30 + _GEN_2}}, {2{group_29 >= rd_group_29 & group_29 <= rd_group_29 + _GEN_2}}, {2{group_28 >= rd_group_28 & group_28 <= rd_group_28 + _GEN_2}}, {2{group_27 >= rd_group_27 & group_27 <= rd_group_27 + _GEN_2}}, {2{group_26 >= rd_group_26 & group_26 <= rd_group_26 + _GEN_2}}, {2{group_25 >= rd_group_25 & group_25 <= rd_group_25 + _GEN_2}}, {2{group_24 >= rd_group_24 & group_24 <= rd_group_24 + _GEN_2}}, {2{group_23 >= rd_group_23 & group_23 <= rd_group_23 + _GEN_2}}, {2{group_22 >= rd_group_22 & group_22 <= rd_group_22 + _GEN_2}}, {2{group_21 >= rd_group_21 & group_21 <= rd_group_21 + _GEN_2}}, {2{group_20 >= rd_group_20 & group_20 <= rd_group_20 + _GEN_2}}, {2{group_19 >= rd_group_19 & group_19 <= rd_group_19 + _GEN_2}}, {2{group_18 >= rd_group_18 & group_18 <= rd_group_18 + _GEN_2}}, {2{group_17 >= rd_group_17 & group_17 <= rd_group_17 + _GEN_2}}, {2{group_16 >= rd_group_16 & group_16 <= rd_group_16 + _GEN_2}}, {2{_GEN_19 >= rd_group_15 & _GEN_19 <= rd_group_15 + _GEN_2}}, {2{_GEN_18 >= rd_group_14 & _GEN_18 <= rd_group_14 + _GEN_2}}, {2{_GEN_17 >= rd_group_13 & _GEN_17 <= rd_group_13 + _GEN_2}}, {2{_GEN_16 >= rd_group_12 & _GEN_16 <= rd_group_12 + _GEN_2}}, {2{_GEN_15 >= rd_group_11 & _GEN_15 <= rd_group_11 + _GEN_2}}, {2{_GEN_14 >= rd_group_10 & _GEN_14 <= rd_group_10 + _GEN_2}}, {2{_GEN_13 >= rd_group_9 & _GEN_13 <= rd_group_9 + _GEN_2}}, {2{_GEN_12 >= rd_group_8 & _GEN_12 <= rd_group_8 + _GEN_2}}, {2{_GEN_10 >= rd_group_7 & _GEN_10 <= rd_group_7 + _GEN_2}}, {2{_GEN_9 >= rd_group_6 & _GEN_9 <= rd_group_6 + _GEN_2}}, {2{_GEN_8 >= rd_group_5 & _GEN_8 <= rd_group_5 + _GEN_2}}, {2{_GEN_7 >= rd_group_4 & _GEN_7 <= rd_group_4 + _GEN_2}}, {2{_GEN_5 >= rd_group_3 & _GEN_5 <= rd_group_3 + _GEN_2}}, {2{_GEN_4 >= rd_group_2 & _GEN_4 <= rd_group_2 + _GEN_2}}, {2{_GEN_3 >= rd_group_1 & _GEN_3 <= rd_group_1 + _GEN_2}}, {2{_GEN_1 >= rd_group & _GEN_1 <= rd_group + _GEN_2}}};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:15:21, :34:23, :35:34, :36:{33,45,54,67}, :38:32]
    end
    else	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:25:22, :75:31, :76:101]
      wvd_mask <= wvd_mask & ~vd_write_oh;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:15:21, :77:{28,30}, src/main/scala/chisel3/util/OneHot.scala:58:35]
    if (~_GEN_21 | {7'h0, next_eidx[8:7]} == {8'h0, _eidx_7}) begin	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:25:22, :34:23, :75:{21,31}, :76:101, :79:85, :80:16, generators/saturn/src/main/scala/backend/PipeSequencer.scala:40:34, :48:64, :54:60, :60:{16,27}, generators/saturn/src/main/scala/common/Bundles.scala:64:21, generators/saturn/src/main/scala/common/Parameters.scala:343:20, :344:10]
      if (_GEN_20)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        rvm_mask <= {2{~(io_dis_bits_bits[25])}};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:16:21, :39:{20,21}, generators/saturn/src/main/scala/common/Bundles.scala:60:16]
    end
    else	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:25:22, :75:31, :79:85]
      rvm_mask <= ~(_rvm_mask_T_4[1:0]) & rvm_mask;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:16:21, :80:{28,30}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:13];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
    initial begin	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
        for (logic [3:0] i = 4'h0; i < 4'hE; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
        end	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
        valid = _RANDOM[4'h0][0];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :11:22]
        inst_bits = {_RANDOM[4'h1][31:9], _RANDOM[4'h2][8:0]};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :12:18]
        inst_vconfig_vl = _RANDOM[4'h2][17:9];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :12:18]
        inst_vconfig_vtype_vsew = _RANDOM[4'h4][14:12];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :12:18]
        inst_segend = _RANDOM[4'h4][31:29];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :12:18]
        inst_vat = _RANDOM[4'h9][24:20];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :12:18]
        inst_emul = _RANDOM[4'h9][29:28];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :12:18]
        inst_debug_id = {_RANDOM[4'h9][31], _RANDOM[4'hA][14:0]};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :12:18]
        inst_mop = _RANDOM[4'hA][16:15];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :12:18]
        eidx = _RANDOM[4'hB][7:0];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :13:18]
        sidx = _RANDOM[4'hB][10:8];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :13:18, :14:18]
        wvd_mask = {_RANDOM[4'hB][31:11], _RANDOM[4'hC], _RANDOM[4'hD][10:0]};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :13:18, :15:21]
        rvm_mask = _RANDOM[4'hD][12:11];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :15:21, :16:21]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_dis_ready = _io_dis_ready_output;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :23:26]
  assign io_seq_hazard_valid = valid;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :11:22]
  assign io_seq_hazard_bits_vat = inst_vat;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :12:18]
  assign io_seq_hazard_bits_rintent = {62'h0, rvm_mask};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :16:21, :48:30]
  assign io_seq_hazard_bits_wintent = wvd_mask;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :15:21]
  assign io_vat = inst_vat;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :12:18]
  assign io_busy = valid;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :11:22]
  assign io_rvm_req_valid = valid & ~(inst_bits[25]);	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :11:22, :12:18, :19:19, :60:29, generators/saturn/src/main/scala/common/Bundles.scala:60:16]
  assign io_rvm_req_bits_eg = {5'h0, _eidx_7};	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :34:23, :61:22, generators/saturn/src/main/scala/backend/PipeSequencer.scala:54:15, generators/saturn/src/main/scala/common/Parameters.scala:343:20]
  assign io_rvm_req_bits_oldest = inst_vat == io_vat_head;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :12:18, :62:38]
  assign io_iss_valid = _io_iss_valid_output;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :64:41]
  assign io_iss_bits_wvd_eg = _io_iss_bits_wvd_eg_T_7;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, generators/saturn/src/main/scala/common/Parameters.scala:344:10]
  assign io_iss_bits_wmask = sidx > inst_segend & (|(~(|(inst_bits[27:26])) & inst_bits[24:20] == 5'h8 ? 3'h0 : inst_bits[31:29])) ? 16'h0 : (inst_bits[25] ? 16'hFFFF : (_vm_mask_T_4 == 3'h0 ? _vm_mask_vm_resp_T[15:0] : 16'h0) | (_vm_mask_T_4 == 3'h1 ? {{2{_vm_mask_vm_resp_T[7]}}, {2{_vm_mask_vm_resp_T[6]}}, {2{_vm_mask_vm_resp_T[5]}}, {2{_vm_mask_vm_resp_T[4]}}, {2{_vm_mask_vm_resp_T[3]}}, {2{_vm_mask_vm_resp_T[2]}}, {2{_vm_mask_vm_resp_T[1]}}, {2{_vm_mask_vm_resp_T[0]}}} : 16'h0) | (_vm_mask_T_4 == 3'h2 ? {{4{_vm_mask_vm_resp_T[3]}}, {4{_vm_mask_vm_resp_T[2]}}, {4{_vm_mask_vm_resp_T[1]}}, {4{_vm_mask_vm_resp_T[0]}}} : 16'h0) | (_vm_mask_T_4 == 3'h3 ? {{8{_vm_mask_vm_resp_T[1]}}, {8{_vm_mask_vm_resp_T[0]}}} : 16'h0)) & head_mask[15:0] & 16'hFFFF >> 4'h0 - _tail_mask_T_4[3:0];	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :12:18, :14:18, :70:33, :72:22, :73:{27,33,47,62,86,98}, generators/saturn/src/main/scala/backend/PipeSequencer.scala:42:71, :43:{71,94,102,109}, :47:{30,41}, :48:64, :73:20, generators/saturn/src/main/scala/common/Bundles.scala:59:26, :60:16, :61:22, :62:18, :63:16, :64:{21,33,41}, :65:19, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/chisel3/util/OneHot.scala:58:35]
  assign io_iss_bits_tail = tail;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :21:49]
  assign io_iss_bits_debug_id = inst_debug_id;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :12:18]
  assign io_iss_bits_vat = inst_vat;	// @[generators/saturn/src/main/scala/backend/LoadSequencer.scala:8:7, :12:18]
endmodule

