<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='low_cost_pci_card.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: low_cost_pci_card
    <br/>
    Created: Jan  4, 2013
    <br/>
    Updated: Jan 10, 2013
    <br/>
    SVN Updated: Jan  8, 2013
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Prototype board
    
    <br/>
    Language:
    
     Verilog &amp; VHDL
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_inside pc">
    <h2>
     
     
     inside pc
    </h2>
    <p id="p_inside pc">
     javascript:alert('
     <img src="usercontent,img,1357656257" alt="inside pc"/>
     ');
    </p>
   </div>
   <div id="d_top view">
    <h2>
     
     
     top view
    </h2>
    <p id="p_top view">
     javascript:alert('
     <img src="usercontent,img,1357641932" alt="main image"/>
     ');
    </p>
   </div>
   <div id="d_bottom view">
    <h2>
     
     
     bottom view
    </h2>
    <p id="p_bottom view">
     javascript:alert('
     <img src="usercontent,img,1357642883" alt="bottom_view"/>
     ');
    </p>
   </div>
   <div id="d_control_panel">
    <h2>
     
     
     control_panel
    </h2>
    <p id="p_control_panel">
     javascript:alert('
     <img src="usercontent,img,1357642088" alt="Windows driver"/>
     ');
    </p>
   </div>
   <div id="d_interrupts">
    <h2>
     
     
     interrupts
    </h2>
    <p id="p_interrupts">
     javascript:alert('
     <img src="usercontent,img,1357643071" alt="interrupts"/>
     ');
    </p>
   </div>
   <div id="d_testing">
    <h2>
     
     
     testing
    </h2>
    <p id="p_testing">
     javascript:alert('
     <img src="usercontent,img,1357643183" alt="testing"/>
     ');
    </p>
   </div>
   <div id="d_pcb samples">
    <h2>
     
     
     pcb samples
    </h2>
    <p id="p_pcb samples">
     javascript:alert('
     <img src="usercontent,img,1357643368" alt="pcb samples"/>
     ');
    </p>
   </div>
   <div id="d_part list">
    <h2>
     
     
     part list
    </h2>
    <p id="p_part list">
     Various:
     <br/>
     5V input	SMT jack 3.5mm (Ebay)
     <br/>
     PROG	10pin 2.54mm JTAG header (2.5V)
     <br/>
     D1,D2,D3	0805 led (marking cathode side)
     <br/>
     IO 20pins 	20pins 2.54 double row male header
     <br/>
     TX/RX		PLT133_T6A/PLR135_T10 everlight
     <br/>
     OSC50Mhz	ABRACON_3V3_ASV_SERIE 50Mhz (mouser ASV-50.000MHZ-EJ-T)
     <br/>
     L1,L2,L3	3.3uH 1.1A inductors 0806 size (mouser ref CKP20163R3)
     <br/>
     <br/>
     Ics:
     <br/>
     REG1	ASM1117-ADJ(1.25V)
     <br/>
     IC1-IC5	QS3861PAG8 (IDT) (maybe replaced by compatible part SN74CBTD3861PWR)
     <br/>
     IC6	XC3S500E PQ208
     <br/>
     IC7	NCP303LSN29 open drain (DNF not required do not fit*)
     <br/>
     IC8	FAN2012 for VCCO 3.3V
     <br/>
     IC9	FAN2012 for VCCAUX 2.5V
     <br/>
     IC10	FAN2012 for VCCINT 1.2V
     <br/>
     IC11	M25P16 ST SPI flash memory
     <br/>
     <br/>
     <br/>
     Resistor:
     <br/>
     R1	ASM1117 resistor adj to ground 2K2
     <br/>
     R2	ASM1117 resistor adj to Vout  1K
     <br/>
     R3,R4,R5	resistor for 3.3V led (680R)
     <br/>
     R6	VS1 to ground (0R)
     <br/>
     R7	4K7 INIT_B to VCCO
     <br/>
     R8	bus switch enable to ground 0R
     <br/>
     R9-R10	3.3V reg. gnd-VCCO (R9 1K5 R10 4K7)
     <br/>
     R11-R12 2.5V reg. gnd-VCCAUX (R11 4K7 R12 10K)
     <br/>
     R13-R14 1.2V reg. gnd-VCCINT (R13 3K R14 1K5)
     <br/>
     R15	VCCO to SPI_SS 10K
     <br/>
     R16	VCCAUX to DONE 330R
     <br/>
     R17	VCCAUX to PROG_B 4.7K
     <br/>
     Capacitor:
     <br/>
     C1,C2	ASM1117 input capacitor 10uF min
     <br/>
     C3,C4	ASM1117 output capacitor 10uF min
     <br/>
     C5-C10	100nF decoupling bank2
     <br/>
     C11-C15	100nF decoupling for bus driver
     <br/>
     C16	100nf decoupling 50Mhz oscillator
     <br/>
     C17	capacitor for NCP303LSN29 1nF (DNF not required do not fit *)
     <br/>
     C18-C23	input capacitors for FAN2012 10uF 0805 X6
     <br/>
     C24-C29	output capacitors for FAN2012 22uF 0805 x6
     <br/>
     C30-C35 100nF decoupling bank0
     <br/>
     C36-C41	100nF decoupling bank3
     <br/>
     C42-C47	100nF decoupling bank1
     <br/>
     C48-C49	100nF decoupling RX/TX
     <br/>
     *The device NCP303 assert FPGA prog_b if power fall below 3.0V. It is not required in normal use.
     <br/>
    </p>
   </div>
   <div id="d_description1">
    <h2>
     
     
     description1
    </h2>
    <p id="p_description1">
     The card is a PCI card.
     <br/>
     Tested in 2 different PC(1 old intel and 1 recent AMD FX 64bits) , with 2 different PCI core (Raggedstone and mini-pci).
     <br/>
     The card connect 50 PCI signals and can theorically handle all feature of the PCI bus (bus master, interrupts etc).
     <br/>
     The FPGA used XC3S500E is very large and the PCI core currently use 2% of LUT space.
     <br/>
     The card is basically designed from the Raggedstone V1 design from Enterpoint LTD (same bus switch, roughly same PCI connections).
     <br/>
     The PCB is professionnaly manufactured , but the card is soldered by my hands. 3 units are currently assembled. They is spare PCB available for anyone interested.All the electronic components are available from Digikey or Mouser except for the Xilinx FPGA.
    </p>
   </div>
   <div id="d_ucf">
    <h2>
     
     
     ucf
    </h2>
    <p id="p_ucf">
     #Board leds
     <br/>
     NET LED_OUT LOC="P96"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET LED_OUT LOC="P83"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET LED_OUT LOC="P82"  | IOSTANDARD = LVCMOS33;
     <br/>
     #IO extension connector pin 13 and 14 are 3.3V, pin 19 and 20 are Gnd
     <br/>
     NET IO_EXT_1	LOC="P152"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_2	LOC="P153"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_3	LOC="P150"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_4	LOC="P151"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_5	LOC="P146"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_6	LOC="P147"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_7	LOC="P144"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_8	LOC="P145"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_9	LOC="P137"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_10	LOC="P138"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_11	LOC="P128"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_12	LOC="P129"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_15	LOC="P126"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_16	LOC="P127"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_17	LOC="P119"  | IOSTANDARD = LVCMOS33;
     <br/>
     NET IO_EXT_18	LOC="P120"  | IOSTANDARD = LVCMOS33;
     <br/>
     <br/>
     #TOSLINK fiber optic
     <br/>
     NET TOSRX LOC="P106" | IOSTANDARD = LVCMOS33;
     <br/>
     NET TOSTX	LOC="P107" | IOSTANDARD = LVCMOS33;
     <br/>
     #user oscillator
     <br/>
     NET CLK_50Mhz LOC="P180" | IOSTANDARD = LVCMOS33;
     <br/>
     #PCI bus card edge connector
     <br/>
     NET PCI_CLK	LOC="P177" | IOSTANDARD = PCI33_3;
     <br/>
     NET PCI_REQ	LOC="P179" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P181" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P186" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P189" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P192" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_CBE"	LOC="P196" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P199" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P202" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P205" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P3" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_CBE"	LOC="P5" | IOSTANDARD = PCI33_3;
     <br/>
     NET PCI_nIRDY	LOC="P9" | IOSTANDARD = PCI33_3;
     <br/>
     NET PCI_nDEVSEL	LOC="P12" | IOSTANDARD = PCI33_3;
     <br/>
     NET PCI_nPERR	LOC="P16" | IOSTANDARD = PCI33_3;
     <br/>
     NET PCI_nSERR	LOC="P18" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_CBE"	LOC="P22" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P24" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P28" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P30" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P33" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P35" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P39" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P41" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P47" | IOSTANDARD = PCI33_3;
     <br/>
     NET PCI_nINT	LOC="P171" | IOSTANDARD = PCI33_3;
     <br/>
     NET PCI_nRES	LOC="P172" | IOSTANDARD = PCI33_3;
     <br/>
     NET PCI_GNT       LOC="P178" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P185" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P187" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P190" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P193" | IOSTANDARD = PCI33_3;
     <br/>
     NET PCI_IDSEL LOC="P197" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P200" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P203" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P2" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P4" | IOSTANDARD = PCI33_3;
     <br/>
     NET PCI_nFRAME LOC="P8" | IOSTANDARD = PCI33_3;
     <br/>
     NET PCI_nTRDY	LOC="P11" | IOSTANDARD = PCI33_3;
     <br/>
     NET PCI_nSTOP	LOC="P15" | IOSTANDARD = PCI33_3;
     <br/>
     NET PCI_PAR LOC="P19" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P23" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P25" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P29" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P31" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_CBE"	LOC="P34" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P36" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P40" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P42" | IOSTANDARD = PCI33_3;
     <br/>
     NET "PCI_AD"	LOC="P48" | IOSTANDARD = PCI33_3;
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
