--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o mojo_top_0.twr
-v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9741 paths analyzed, 1279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.505ns.
--------------------------------------------------------------------------------
Slack:                  13.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/highScore/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.449ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.185 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/highScore/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y36.D1      net (fanout=14)       1.645   M_myState_rowresult[0]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X10Y38.CE      net (fanout=2)        0.538   myState/M_myalu_alu[0]
    SLICE_X10Y38.CLK     Tceck                 0.291   M_myState_highScoreOut[2]
                                                       myState/highScore/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.449ns (1.774ns logic, 4.675ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  13.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/highScore/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.447ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.185 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/highScore/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y36.D1      net (fanout=14)       1.645   M_myState_rowresult[0]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X10Y38.CE      net (fanout=2)        0.538   myState/M_myalu_alu[0]
    SLICE_X10Y38.CLK     Tceck                 0.289   M_myState_highScoreOut[2]
                                                       myState/highScore/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.447ns (1.772ns logic, 4.675ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  13.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/highScore/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.429ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.185 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/highScore/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y36.D1      net (fanout=14)       1.645   M_myState_rowresult[0]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X10Y38.CE      net (fanout=2)        0.538   myState/M_myalu_alu[0]
    SLICE_X10Y38.CLK     Tceck                 0.271   M_myState_highScoreOut[2]
                                                       myState/highScore/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.429ns (1.754ns logic, 4.675ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  13.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/highScore/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.381ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.317 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/highScore/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y36.D1      net (fanout=14)       1.645   M_myState_rowresult[0]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X9Y37.CE       net (fanout=2)        0.353   myState/M_myalu_alu[0]
    SLICE_X9Y37.CLK      Tceck                 0.408   M_myState_highScoreOut[6]
                                                       myState/highScore/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.381ns (1.891ns logic, 4.490ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  13.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/highScore/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.363ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.317 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/highScore/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y36.D1      net (fanout=14)       1.645   M_myState_rowresult[0]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X9Y37.CE       net (fanout=2)        0.353   myState/M_myalu_alu[0]
    SLICE_X9Y37.CLK      Tceck                 0.390   M_myState_highScoreOut[6]
                                                       myState/highScore/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      6.363ns (1.873ns logic, 4.490ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  13.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/highScore/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.355ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.317 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/highScore/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y36.D1      net (fanout=14)       1.645   M_myState_rowresult[0]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X9Y37.CE       net (fanout=2)        0.353   myState/M_myalu_alu[0]
    SLICE_X9Y37.CLK      Tceck                 0.382   M_myState_highScoreOut[6]
                                                       myState/highScore/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.355ns (1.865ns logic, 4.490ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  13.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/highScore/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.338ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.317 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/highScore/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y36.D1      net (fanout=14)       1.645   M_myState_rowresult[0]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X9Y37.CE       net (fanout=2)        0.353   myState/M_myalu_alu[0]
    SLICE_X9Y37.CLK      Tceck                 0.365   M_myState_highScoreOut[6]
                                                       myState/highScore/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.338ns (1.848ns logic, 4.490ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  14.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.678 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_7 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.476   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_7
    SLICE_X13Y34.D1      net (fanout=5)        1.207   M_myState_buttonCounter[7]
    SLICE_X13Y34.D       Tilo                  0.259   myState/N29
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o12_SW1
    SLICE_X15Y33.D2      net (fanout=4)        0.975   myState/N29
    SLICE_X15Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o211
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21_2
    SLICE_X15Y36.A3      net (fanout=1)        0.757   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o211
    SLICE_X15Y36.A       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X13Y38.CE      net (fanout=10)       1.239   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X13Y38.CLK     Tceck                 0.365   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.618ns logic, 4.178ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  14.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/highScore/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.794ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.317 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/highScore/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y36.D1      net (fanout=14)       1.645   M_myState_rowresult[0]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X9Y37.C2       net (fanout=8)        0.810   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X9Y37.CLK      Tas                   0.373   M_myState_highScoreOut[6]
                                                       myState/highScore/M_regs_q_5_dpot
                                                       myState/highScore/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.794ns (1.597ns logic, 4.197ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  14.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.661ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.676 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_7 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.476   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_7
    SLICE_X13Y34.D1      net (fanout=5)        1.207   M_myState_buttonCounter[7]
    SLICE_X13Y34.D       Tilo                  0.259   myState/N29
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o12_SW1
    SLICE_X14Y33.C3      net (fanout=4)        0.784   myState/N29
    SLICE_X14Y33.C       Tilo                  0.235   myState/N28
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21_1
    SLICE_X13Y36.B2      net (fanout=3)        1.153   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21
    SLICE_X13Y36.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X14Y39.C3      net (fanout=13)       0.939   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X14Y39.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/Mmux_M_w_d81
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.661ns (1.578ns logic, 4.083ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  14.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/highScore/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.655ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.317 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/highScore/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y36.D1      net (fanout=14)       1.645   M_myState_rowresult[0]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X9Y37.D3       net (fanout=8)        0.671   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X9Y37.CLK      Tas                   0.373   M_myState_highScoreOut[6]
                                                       myState/highScore/M_regs_q_6_dpot
                                                       myState/highScore/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.655ns (1.597ns logic, 4.058ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  14.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/scoreSum/M_regs_q_1 (FF)
  Destination:          myState/highScore/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.637ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.185 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/scoreSum/M_regs_q_1 to myState/highScore/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BMUX    Tshcko                0.518   M_myState_totalScore[5]
                                                       myState/scoreSum/M_regs_q_1
    SLICE_X11Y36.D2      net (fanout=8)        0.791   M_myState_totalScore[1]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X10Y38.CE      net (fanout=2)        0.538   myState/M_myalu_alu[0]
    SLICE_X10Y38.CLK     Tceck                 0.291   M_myState_highScoreOut[2]
                                                       myState/highScore/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.637ns (1.816ns logic, 3.821ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  14.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/scoreSum/M_regs_q_1 (FF)
  Destination:          myState/highScore/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.635ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.185 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/scoreSum/M_regs_q_1 to myState/highScore/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BMUX    Tshcko                0.518   M_myState_totalScore[5]
                                                       myState/scoreSum/M_regs_q_1
    SLICE_X11Y36.D2      net (fanout=8)        0.791   M_myState_totalScore[1]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X10Y38.CE      net (fanout=2)        0.538   myState/M_myalu_alu[0]
    SLICE_X10Y38.CLK     Tceck                 0.289   M_myState_highScoreOut[2]
                                                       myState/highScore/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.635ns (1.814ns logic, 3.821ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  14.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.604ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.677 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.476   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_7
    SLICE_X13Y34.D1      net (fanout=5)        1.207   M_myState_buttonCounter[7]
    SLICE_X13Y34.D       Tilo                  0.259   myState/N29
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o12_SW1
    SLICE_X14Y33.C3      net (fanout=4)        0.784   myState/N29
    SLICE_X14Y33.C       Tilo                  0.235   myState/N28
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21_1
    SLICE_X13Y36.B2      net (fanout=3)        1.153   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21
    SLICE_X13Y36.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X19Y39.C4      net (fanout=13)       0.858   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X19Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d81
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.604ns (1.602ns logic, 4.002ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  14.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/scoreSum/M_regs_q_1 (FF)
  Destination:          myState/highScore/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.617ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.185 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/scoreSum/M_regs_q_1 to myState/highScore/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BMUX    Tshcko                0.518   M_myState_totalScore[5]
                                                       myState/scoreSum/M_regs_q_1
    SLICE_X11Y36.D2      net (fanout=8)        0.791   M_myState_totalScore[1]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X10Y38.CE      net (fanout=2)        0.538   myState/M_myalu_alu[0]
    SLICE_X10Y38.CLK     Tceck                 0.271   M_myState_highScoreOut[2]
                                                       myState/highScore/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.617ns (1.796ns logic, 3.821ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  14.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.676 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_7 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.476   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_7
    SLICE_X13Y34.D1      net (fanout=5)        1.207   M_myState_buttonCounter[7]
    SLICE_X13Y34.D       Tilo                  0.259   myState/N29
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o12_SW1
    SLICE_X14Y33.C3      net (fanout=4)        0.784   myState/N29
    SLICE_X14Y33.C       Tilo                  0.235   myState/N28
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21_1
    SLICE_X13Y36.B2      net (fanout=3)        1.153   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21
    SLICE_X13Y36.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X14Y39.D4      net (fanout=13)       0.833   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X14Y39.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/Mmux_M_w_d111
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (1.578ns logic, 3.977ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  14.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/scoreSum/M_regs_q_1 (FF)
  Destination:          myState/highScore/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.569ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.317 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/scoreSum/M_regs_q_1 to myState/highScore/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BMUX    Tshcko                0.518   M_myState_totalScore[5]
                                                       myState/scoreSum/M_regs_q_1
    SLICE_X11Y36.D2      net (fanout=8)        0.791   M_myState_totalScore[1]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X9Y37.CE       net (fanout=2)        0.353   myState/M_myalu_alu[0]
    SLICE_X9Y37.CLK      Tceck                 0.408   M_myState_highScoreOut[6]
                                                       myState/highScore/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.569ns (1.933ns logic, 3.636ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  14.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/scoreSum/M_regs_q_1 (FF)
  Destination:          myState/highScore/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.551ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.317 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/scoreSum/M_regs_q_1 to myState/highScore/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BMUX    Tshcko                0.518   M_myState_totalScore[5]
                                                       myState/scoreSum/M_regs_q_1
    SLICE_X11Y36.D2      net (fanout=8)        0.791   M_myState_totalScore[1]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X9Y37.CE       net (fanout=2)        0.353   myState/M_myalu_alu[0]
    SLICE_X9Y37.CLK      Tceck                 0.390   M_myState_highScoreOut[6]
                                                       myState/highScore/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.551ns (1.915ns logic, 3.636ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  14.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_6 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.526ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.678 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_6 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.476   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_6
    SLICE_X13Y34.D3      net (fanout=6)        0.937   M_myState_buttonCounter[6]
    SLICE_X13Y34.D       Tilo                  0.259   myState/N29
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o12_SW1
    SLICE_X15Y33.D2      net (fanout=4)        0.975   myState/N29
    SLICE_X15Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o211
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21_2
    SLICE_X15Y36.A3      net (fanout=1)        0.757   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o211
    SLICE_X15Y36.A       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X13Y38.CE      net (fanout=10)       1.239   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X13Y38.CLK     Tceck                 0.365   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      5.526ns (1.618ns logic, 3.908ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  14.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.524ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.677 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.476   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_7
    SLICE_X13Y34.D1      net (fanout=5)        1.207   M_myState_buttonCounter[7]
    SLICE_X13Y34.D       Tilo                  0.259   myState/N29
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o12_SW1
    SLICE_X15Y33.D2      net (fanout=4)        0.975   myState/N29
    SLICE_X15Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o211
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21_2
    SLICE_X15Y36.A3      net (fanout=1)        0.757   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o211
    SLICE_X15Y36.A       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X18Y39.CE      net (fanout=10)       1.041   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X18Y39.CLK     Tceck                 0.291   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[24]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      5.524ns (1.544ns logic, 3.980ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  14.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/scoreSum/M_regs_q_1 (FF)
  Destination:          myState/highScore/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.543ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.317 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/scoreSum/M_regs_q_1 to myState/highScore/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BMUX    Tshcko                0.518   M_myState_totalScore[5]
                                                       myState/scoreSum/M_regs_q_1
    SLICE_X11Y36.D2      net (fanout=8)        0.791   M_myState_totalScore[1]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X9Y37.CE       net (fanout=2)        0.353   myState/M_myalu_alu[0]
    SLICE_X9Y37.CLK      Tceck                 0.382   M_myState_highScoreOut[6]
                                                       myState/highScore/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.543ns (1.907ns logic, 3.636ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  14.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.511ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.676 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_7 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.476   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_7
    SLICE_X13Y34.D1      net (fanout=5)        1.207   M_myState_buttonCounter[7]
    SLICE_X13Y34.D       Tilo                  0.259   myState/N29
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o12_SW1
    SLICE_X15Y33.D2      net (fanout=4)        0.975   myState/N29
    SLICE_X15Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o211
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21_2
    SLICE_X15Y36.A3      net (fanout=1)        0.757   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o211
    SLICE_X15Y36.A       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X14Y39.CE      net (fanout=10)       1.005   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X14Y39.CLK     Tceck                 0.314   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.511ns (1.567ns logic, 3.944ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  14.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.506ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.676 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_7 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.476   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_7
    SLICE_X13Y34.D1      net (fanout=5)        1.207   M_myState_buttonCounter[7]
    SLICE_X13Y34.D       Tilo                  0.259   myState/N29
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o12_SW1
    SLICE_X14Y33.C3      net (fanout=4)        0.784   myState/N29
    SLICE_X14Y33.C       Tilo                  0.235   myState/N28
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21_1
    SLICE_X13Y36.B2      net (fanout=3)        1.153   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21
    SLICE_X13Y36.B       Tilo                  0.259   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1
    SLICE_X14Y39.B5      net (fanout=13)       0.784   myState/mainState/mypropogater/M_randomizer_randnumrst
    SLICE_X14Y39.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/Mmux_M_w_d51
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.506ns (1.578ns logic, 3.928ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  14.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/highScore/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.525ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.185 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/highScore/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.476   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y36.D1      net (fanout=14)       1.645   M_myState_rowresult[0]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X10Y38.C1      net (fanout=8)        0.565   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X10Y38.CLK     Tas                   0.349   M_myState_highScoreOut[2]
                                                       myState/highScore/M_regs_q_1_dpot
                                                       myState/highScore/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.525ns (1.573ns logic, 3.952ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  14.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/scoreSum/M_regs_q_1 (FF)
  Destination:          myState/highScore/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.526ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.317 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/scoreSum/M_regs_q_1 to myState/highScore/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BMUX    Tshcko                0.518   M_myState_totalScore[5]
                                                       myState/scoreSum/M_regs_q_1
    SLICE_X11Y36.D2      net (fanout=8)        0.791   M_myState_totalScore[1]
    SLICE_X11Y36.D       Tilo                  0.259   M_myState_totalScore[5]
                                                       myState/Mmux_M_myalu_b21
    SLICE_X8Y36.A4       net (fanout=1)        0.942   myState/M_myalu_b[1]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X9Y37.CE       net (fanout=2)        0.353   myState/M_myalu_alu[0]
    SLICE_X9Y37.CLK      Tceck                 0.365   M_myState_highScoreOut[6]
                                                       myState/highScore/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.526ns (1.890ns logic, 3.636ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  14.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.488ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.676 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_7 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.476   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_7
    SLICE_X13Y34.D1      net (fanout=5)        1.207   M_myState_buttonCounter[7]
    SLICE_X13Y34.D       Tilo                  0.259   myState/N29
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o12_SW1
    SLICE_X15Y33.D2      net (fanout=4)        0.975   myState/N29
    SLICE_X15Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o211
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21_2
    SLICE_X15Y36.A3      net (fanout=1)        0.757   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o211
    SLICE_X15Y36.A       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X14Y39.CE      net (fanout=10)       1.005   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X14Y39.CLK     Tceck                 0.291   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      5.488ns (1.544ns logic, 3.944ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  14.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.486ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.676 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_7 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.476   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_7
    SLICE_X13Y34.D1      net (fanout=5)        1.207   M_myState_buttonCounter[7]
    SLICE_X13Y34.D       Tilo                  0.259   myState/N29
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o12_SW1
    SLICE_X15Y33.D2      net (fanout=4)        0.975   myState/N29
    SLICE_X15Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o211
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21_2
    SLICE_X15Y36.A3      net (fanout=1)        0.757   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o211
    SLICE_X15Y36.A       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X14Y39.CE      net (fanout=10)       1.005   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X14Y39.CLK     Tceck                 0.289   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.486ns (1.542ns logic, 3.944ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  14.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.474ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.677 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.476   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_7
    SLICE_X13Y34.D1      net (fanout=5)        1.207   M_myState_buttonCounter[7]
    SLICE_X13Y34.D       Tilo                  0.259   myState/N29
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o12_SW1
    SLICE_X14Y33.C3      net (fanout=4)        0.784   myState/N29
    SLICE_X14Y33.C       Tilo                  0.235   myState/N28
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21_1
    SLICE_X14Y38.B5      net (fanout=3)        0.859   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21
    SLICE_X14Y38.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/numb_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_2
    SLICE_X17Y40.B1      net (fanout=15)       1.046   myState/mainState/mypropogater/Mcount_M_ctr_q_val11
    SLICE_X17Y40.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_z_q[16]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13_glue_set
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.474ns (1.578ns logic, 3.896ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  14.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.468ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.676 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_7 to myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.476   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_7
    SLICE_X13Y34.D1      net (fanout=5)        1.207   M_myState_buttonCounter[7]
    SLICE_X13Y34.D       Tilo                  0.259   myState/N29
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o12_SW1
    SLICE_X15Y33.D2      net (fanout=4)        0.975   myState/N29
    SLICE_X15Y33.D       Tilo                  0.259   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o211
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_10_o21_2
    SLICE_X15Y36.A3      net (fanout=1)        0.757   myState/M_btnReg_out[7]_PWR_3_o_equal_10_o211
    SLICE_X15Y36.A       Tilo                  0.259   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[21]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/_n0042_inv1
    SLICE_X14Y39.CE      net (fanout=10)       1.005   myState/mainState/mypropogater/randomizer/_n0042_inv
    SLICE_X14Y39.CLK     Tceck                 0.271   myState/mainState/mypropogater/randomizer/numb_gen/M_w_q[19]
                                                       myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.468ns (1.524ns logic, 3.944ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  14.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_1 (FF)
  Destination:          myState/highScore/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.472ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.185 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_1 to myState/highScore/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.BQ      Tcko                  0.476   M_myState_rowresult[1]
                                                       myState/mainState/score/M_regs_q_1
    SLICE_X9Y36.A4       net (fanout=14)       1.467   M_myState_rowresult[1]
    SLICE_X9Y36.A        Tilo                  0.259   myState/M_addReg_out[7]
                                                       myState/Mmux_M_myalu_b11
    SLICE_X8Y36.A6       net (fanout=1)        0.143   myState/M_myalu_b[0]
    SLICE_X8Y36.A        Tilo                  0.254   myState/M_myalu_a[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>2
    SLICE_X10Y38.A3      net (fanout=1)        0.800   myState/myalu/alufn[5]_a[7]_Select_68_o<0>1
    SLICE_X10Y38.A       Tilo                  0.235   M_myState_highScoreOut[2]
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>4
    SLICE_X11Y37.A1      net (fanout=8)        0.750   myState/alufn[5]_a[7]_Select_68_o<0>3
    SLICE_X11Y37.A       Tilo                  0.259   myState/M_addReg_en
                                                       myState/myalu/alufn[5]_a[7]_Select_68_o<0>7
    SLICE_X10Y38.CE      net (fanout=2)        0.538   myState/M_myalu_alu[0]
    SLICE_X10Y38.CLK     Tceck                 0.291   M_myState_highScoreOut[2]
                                                       myState/highScore/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.472ns (1.774ns logic, 3.698ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_0/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_6/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_7/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_8/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_9/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_10/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_11/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_12/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_13/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_14/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_15/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_16/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_17/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_18/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_19/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond3/M_ctr_q_0/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond3/M_ctr_q_1/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond3/M_ctr_q_2/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond3/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond3/M_ctr_q_3/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond3/M_ctr_q[7]/CLK
  Logical resource: myState/btnCounter/button_cond3/M_ctr_q_4/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond3/M_ctr_q[7]/CLK
  Logical resource: myState/btnCounter/button_cond3/M_ctr_q_5/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.505|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9741 paths, 0 nets, and 1174 connections

Design statistics:
   Minimum period:   6.505ns{1}   (Maximum frequency: 153.728MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 13 11:44:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



