# Reading C:/developer-apps/altera/modelsim_ase/tcl/vsim/pref.tcl 
# do bregMIPS_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\developer-apps\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\developer-apps\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregMIPS
# -- Compiling architecture behaviour of bregMIPS
# ** Warning: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd(44): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 5 is not equal to right length 32).
# 
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregMIPS_tb
# -- Compiling architecture arch of bregMIPS_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(46): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  bregMIPS_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps bregMIPS_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bregmips_tb(arch)
# Loading work.bregmips(behaviour)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /bregmips_tb/bregMIPS_port
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /bregmips_tb/bregMIPS_port
pwd
# Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/simulation/modelsim



do [pwd]/compile_projectg.do
# Cannot open macro file: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/simulation/modelsim/compile_projectg.do
do [pwd]/compile_project.do
# if {[file exists rtl_work]} {
#   vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# ** Error: (vcom-7) Failed to open design unit file "Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS.vhd" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# ** Error: C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
# Error in macro Z:\workspace\mestrado\sistemasVLSI\projeto_final\bregMIPS\simulation\modelsim\compile_project.do line 8
# C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS.vhd}"
do [pwd]/compile_project.do
# if {[file exists rtl_work]} {
#   vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregMIPS
# -- Compiling architecture behaviour of bregMIPS
# ** Warning: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd(44): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 5 is not equal to right length 32).
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregMIPS_tb
# -- Compiling architecture arch of bregMIPS_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(46): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  bregMIPS_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps bregMIPS_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bregmips_tb(arch)
# Loading work.bregmips(behaviour)
# 
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps bregMIPS_tb 
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps bregMIPS_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bregmips_tb(arch)
# Loading work.bregmips(behaviour)
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /bregmips_tb/bregMIPS_port
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /bregmips_tb/bregMIPS_port
do [pwd]/compile_project.do
# if {[file exists rtl_work]} {
#   vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregMIPS
# -- Compiling architecture behaviour of bregMIPS
# ** Warning: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd(44): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 5 is not equal to right length 32).
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregMIPS_tb
# -- Compiling architecture arch of bregMIPS_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(46): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps bregMIPS_tb 
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps bregMIPS_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bregmips_tb(arch)
# Loading work.bregmips(behaviour)
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /bregmips_tb/bregMIPS_port
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /bregmips_tb/bregMIPS_port
do [pwd]/compile_project.do
# if {[file exists rtl_work]} {
#   vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregMIPS
# -- Compiling architecture behaviour of bregMIPS
# ** Warning: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd(44): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 5 is not equal to right length 32).
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregMIPS_tb
# -- Compiling architecture arch of bregMIPS_tb
# ** Warning: [2] Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(48): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(55): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(45): (vcom-1272) Length of expected is 5; length of actual is 4.
# 
# ** Error: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(46): (vcom-1272) Length of expected is 5; length of actual is 4.
# 
# ** Error: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(57): VHDL Compiler exiting
# ** Error: C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
# Error in macro Z:\workspace\mestrado\sistemasVLSI\projeto_final\bregMIPS\simulation\modelsim\compile_project.do line 9
# C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd}"
do [pwd]/compile_project.do
# if {[file exists rtl_work]} {
#   vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregMIPS
# -- Compiling architecture behaviour of bregMIPS
# ** Warning: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd(44): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 5 is not equal to right length 32).
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregMIPS_tb
# -- Compiling architecture arch of bregMIPS_tb
# ** Error: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(45): (vcom-1167) Index value -3 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# 
# ** Error: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(46): (vcom-1167) Index value -3 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# 
# ** Warning: [2] Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(48): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(55): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(45): (vcom-1272) Length of expected is 5; length of actual is 8.
# 
# ** Error: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(46): (vcom-1272) Length of expected is 5; length of actual is 8.
# 
# ** Error: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(57): VHDL Compiler exiting
# ** Error: C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
# Error in macro Z:\workspace\mestrado\sistemasVLSI\projeto_final\bregMIPS\simulation\modelsim\compile_project.do line 9
# C:/developer-apps/altera/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd}"
do [pwd]/compile_project.do
# if {[file exists rtl_work]} {
#   vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregMIPS
# -- Compiling architecture behaviour of bregMIPS
# ** Warning: Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd(44): (vcom-1083) Implicit array operator "/=" always returns TRUE (left length 5 is not equal to right length 32).
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregMIPS_tb
# -- Compiling architecture arch of bregMIPS_tb
# ** Warning: [2] Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(48): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(55): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps bregMIPS_tb 
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps bregMIPS_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bregmips_tb(arch)
# Loading work.bregmips(behaviour)
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100ns
# Break key hit 
# Break key hit 
# Break key hit 
# Break key hit 
