#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Oct  9 16:49:08 2023
# Process ID: 28844
# Current directory: C:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.runs/design_1_comblock_0_0_synth_1
# Command line: vivado.exe -log design_1_comblock_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_comblock_0_0.tcl
# Log file: C:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.runs/design_1_comblock_0_0_synth_1/design_1_comblock_0_0.vds
# Journal file: C:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.runs/design_1_comblock_0_0_synth_1\vivado.jou
# Running On: hp6g4-step-1, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 16948 MB
#-----------------------------------------------------------
source design_1_comblock_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1261.234 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mlabadmin/Downloads/core-comblock'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_comblock_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 122476
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 1936.266 ; gain = 387.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_comblock_0_0' [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ip/design_1_comblock_0_0/synth/design_1_comblock_0_0.vhd:102]
	Parameter REGS_IN_ENA bound to: 1 - type: bool 
	Parameter REGS_IN_DWIDTH bound to: 16 - type: integer 
	Parameter REGS_IN_DEPTH bound to: 11 - type: integer 
	Parameter REGS_OUT_ENA bound to: 1 - type: bool 
	Parameter REGS_OUT_DWIDTH bound to: 1 - type: integer 
	Parameter REGS_OUT_DEPTH bound to: 1 - type: integer 
	Parameter DRAM_IO_ENA bound to: 0 - type: bool 
	Parameter DRAM_IO_DWIDTH bound to: 16 - type: integer 
	Parameter DRAM_IO_AWIDTH bound to: 16 - type: integer 
	Parameter DRAM_IO_DEPTH bound to: 0 - type: integer 
	Parameter FIFO_IN_ENA bound to: 0 - type: bool 
	Parameter FIFO_IN_DWIDTH bound to: 16 - type: integer 
	Parameter FIFO_IN_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_IN_AFOFFSET bound to: 1 - type: integer 
	Parameter FIFO_IN_AEOFFSET bound to: 1 - type: integer 
	Parameter FIFO_OUT_ENA bound to: 1 - type: bool 
	Parameter FIFO_OUT_DWIDTH bound to: 16 - type: integer 
	Parameter FIFO_OUT_DEPTH bound to: 1 - type: integer 
	Parameter FIFO_OUT_AFOFFSET bound to: 1 - type: integer 
	Parameter FIFO_OUT_AEOFFSET bound to: 1 - type: integer 
	Parameter C_AXIF_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_comblock' declared at 'c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/axi_comblock.vhdl:17' bound to instance 'U0' of component 'axi_comblock' [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ip/design_1_comblock_0_0/synth/design_1_comblock_0_0.vhd:310]
INFO: [Synth 8-638] synthesizing module 'axi_comblock' [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/axi_comblock.vhdl:186]
INFO: [Synth 8-638] synthesizing module 'AXIL' [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/axil.vhdl:91]
INFO: [Synth 8-256] done synthesizing module 'AXIL' (0#1) [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/axil.vhdl:91]
INFO: [Synth 8-638] synthesizing module 'AXIF' [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/axif.vhdl:173]
INFO: [Synth 8-256] done synthesizing module 'AXIF' (0#1) [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/axif.vhdl:173]
INFO: [Synth 8-638] synthesizing module 'ComBlock' [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:125]
INFO: [Synth 8-638] synthesizing module 'FIFO' [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/fifo.vhdl:58]
INFO: [Synth 8-638] synthesizing module 'tdpram' [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/tdpram.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'tdpram' (0#1) [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/tdpram.vhdl:37]
INFO: [Synth 8-638] synthesizing module 'GraySync' [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/graysync.vhdl:29]
INFO: [Synth 8-256] done synthesizing module 'GraySync' (0#1) [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/graysync.vhdl:29]
INFO: [Synth 8-226] default block is never used [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/fifo.vhdl:120]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (0#1) [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/fifo.vhdl:58]
WARNING: [Synth 8-421] mismatched array sizes in rhs and lhs of assignment [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:365]
INFO: [Synth 8-256] done synthesizing module 'ComBlock' (0#1) [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:125]
INFO: [Synth 8-256] done synthesizing module 'axi_comblock' (0#1) [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/axi_comblock.vhdl:186]
INFO: [Synth 8-256] done synthesizing module 'design_1_comblock_0_0' (0#1) [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ip/design_1_comblock_0_0/synth/design_1_comblock_0_0.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element fifo_in_clear_reg was removed.  [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:361]
WARNING: [Synth 8-6014] Unused sequential element fifo_in_under_r_reg was removed.  [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:379]
WARNING: [Synth 8-3848] Net ram_data_o in module/entity ComBlock does not have driver. [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:87]
WARNING: [Synth 8-3848] Net fifo_in_full_o in module/entity ComBlock does not have driver. [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:93]
WARNING: [Synth 8-3848] Net fifo_in_afull_o in module/entity ComBlock does not have driver. [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:94]
WARNING: [Synth 8-3848] Net fifo_in_overflow_o in module/entity ComBlock does not have driver. [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:95]
WARNING: [Synth 8-3848] Net mem_data_o in module/entity ComBlock does not have driver. [c:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.gen/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:121]
WARNING: [Synth 8-7129] Port ram_data_o[15] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[14] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[13] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[12] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[11] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[10] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[9] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[8] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[7] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[6] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[5] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[4] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[3] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[2] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[1] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_o[0] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_full_o in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_afull_o in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_overflow_o in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[15] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[14] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[13] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[12] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[11] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[10] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[9] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[8] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[7] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[6] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[5] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[4] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[3] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[2] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[1] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_data_o[0] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_clk_i in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_we_i in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[15] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[14] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[13] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[12] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[11] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[10] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[9] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[8] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[7] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[6] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[5] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[4] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[3] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[2] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[1] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_addr_i[0] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[15] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[14] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[13] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[12] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[11] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[10] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[9] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[8] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[7] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[6] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[5] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[4] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[3] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[2] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[1] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_data_i[0] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_clk_i in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_clear_i in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_we_i in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[15] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[14] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[13] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[12] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[11] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[10] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[9] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[8] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[7] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[6] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[5] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[4] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[3] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[2] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[1] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_in_data_i[0] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[31] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[30] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[29] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[28] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[27] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[26] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[25] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[24] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[23] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[22] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[21] in module ComBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_wr_data_i[20] in module ComBlock is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 2028.563 ; gain = 480.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:51 . Memory (MB): peak = 2046.434 ; gain = 498.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:51 . Memory (MB): peak = 2046.434 ; gain = 498.125
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 2046.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2159.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2159.160 ; gain = 0.016
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:03:40 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:03:40 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:03:40 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "tdpram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:03:51 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
	   3 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 37    
+---RAMs : 
	               32 Bit	(2 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 57    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:03:57 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------+------------------------------------------------------+-----------+----------------------+-------------+
|Module Name           | RTL Object                                           | Inference | Size (Depth x Width) | Primitives  | 
+----------------------+------------------------------------------------------+-----------+----------------------+-------------+
|design_1_comblock_0_0 | U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg | Implied   | 2 x 16               | RAM32M x 3  | 
+----------------------+------------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:04:03 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:04:03 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+----------------------+------------------------------------------------------+-----------+----------------------+-------------+
|Module Name           | RTL Object                                           | Inference | Size (Depth x Width) | Primitives  | 
+----------------------+------------------------------------------------------+-----------+----------------------+-------------+
|design_1_comblock_0_0 | U0/comblock_i/fifo_out_g.fifo_out_i/i_memory/ram_reg | Implied   | 2 x 16               | RAM32M x 3  | 
+----------------------+------------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:04:04 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:04:09 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:04:09 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:04:09 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:04:09 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:04:09 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:04:09 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     1|
|2     |LUT2   |     8|
|3     |LUT3   |     4|
|4     |LUT4   |     9|
|5     |LUT5   |     7|
|6     |LUT6   |    74|
|7     |MUXF7  |     2|
|8     |RAM32M |     3|
|9     |FDRE   |    63|
|10    |FDSE   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:04:09 . Memory (MB): peak = 2159.160 ; gain = 610.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:01:34 . Memory (MB): peak = 2159.160 ; gain = 498.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:04:09 . Memory (MB): peak = 2159.160 ; gain = 610.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2159.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2159.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

Synth Design complete, checksum: f2e2f68c
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:04:52 . Memory (MB): peak = 2159.160 ; gain = 897.926
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.runs/design_1_comblock_0_0_synth_1/design_1_comblock_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_comblock_0_0, cache-ID = e290f930990834ef
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadmin/Desktop/QMARL/QMARL_5/QMARL_5.runs/design_1_comblock_0_0_synth_1/design_1_comblock_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_comblock_0_0_utilization_synth.rpt -pb design_1_comblock_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 16:56:15 2023...
