Protel Design System Design Rule Check
PCB File : D:\EDA_Project\EDA-Project\TestKeyBoard_Project\PCB2.PcbDoc
Date     : 2022/6/27
Time     : 23:42:04

Processing Rule : Clearance Constraint (Gap=0.15mm) (All),(All)
   Violation between Clearance Constraint: (0.109mm < 0.15mm) Between Pad HC-1-22(25.812mm,73.698mm) on Top Layer And Track (0mm,75.184mm)(99.949mm,75.184mm) on Top Layer 
   Violation between Clearance Constraint: (0.109mm < 0.15mm) Between Pad HC-1-24(22.812mm,73.698mm) on Top Layer And Track (0mm,75.184mm)(99.949mm,75.184mm) on Top Layer 
   Violation between Clearance Constraint: (0.109mm < 0.15mm) Between Pad HC-1-26(19.812mm,73.698mm) on Top Layer And Track (0mm,75.184mm)(99.949mm,75.184mm) on Top Layer 
Rule Violations :3

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad CAN1-0(98.473mm,38.937mm) on Top Layer And Track (99.949mm,0mm)(99.949mm,75.184mm) on Top Layer Location : [X = 155.853mm][Y = 74.243mm]
   Violation between Short-Circuit Constraint: Between Pad CAN1-0(98.473mm,43.887mm) on Top Layer And Track (99.949mm,0mm)(99.949mm,75.184mm) on Top Layer Location : [X = 155.853mm][Y = 79.193mm]
   Violation between Short-Circuit Constraint: Between Pad OLED1-0(98.473mm,46.998mm) on Top Layer And Track (99.949mm,0mm)(99.949mm,75.184mm) on Top Layer Location : [X = 155.853mm][Y = 82.304mm]
   Violation between Short-Circuit Constraint: Between Pad OLED1-0(98.473mm,58.198mm) on Top Layer And Track (99.949mm,0mm)(99.949mm,75.184mm) on Top Layer Location : [X = 155.853mm][Y = 93.504mm]
Rule Violations :4

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Track (0mm,0mm)(0mm,75.184mm) on Top Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (0mm,0mm)(99.949mm,0mm) on Top Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (0mm,75.184mm)(99.949mm,75.184mm) on Top Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (99.949mm,0mm)(99.949mm,75.184mm) on Top Layer Dead Copper - Net Not Assigned.
Rule Violations :4

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.4mm) (Max=0.4mm) (Preferred=0.4mm) (InNet('VCC5V'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=0.3mm) (Preferred=0.3mm) (InNet('VCC3V3'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 1-(19.812mm,44.45mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (4.064mm > 2.54mm) Pad 1-(22.352mm,49.53mm) on Multi-Layer Actual Hole Size = 4.064mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad 1-(22.352mm,54.483mm) on Multi-Layer Actual Rectangular Hole Height = 3.2mm
   Violation between Hole Size Constraint: (3.6mm > 2.54mm) Pad 1-(22.352mm,54.483mm) on Multi-Layer Actual Rectangular Hole Width = 3.6mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 1-(26.162mm,46.99mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 2-(38.862mm,44.45mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (4.064mm > 2.54mm) Pad 2-(41.402mm,49.53mm) on Multi-Layer Actual Hole Size = 4.064mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad 2-(41.402mm,54.483mm) on Multi-Layer Actual Rectangular Hole Height = 3.2mm
   Violation between Hole Size Constraint: (3.6mm > 2.54mm) Pad 2-(41.402mm,54.483mm) on Multi-Layer Actual Rectangular Hole Width = 3.6mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 2-(45.212mm,46.99mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 3-(57.912mm,44.45mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (4.064mm > 2.54mm) Pad 3-(60.452mm,49.53mm) on Multi-Layer Actual Hole Size = 4.064mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad 3-(60.452mm,54.483mm) on Multi-Layer Actual Rectangular Hole Height = 3.2mm
   Violation between Hole Size Constraint: (3.6mm > 2.54mm) Pad 3-(60.452mm,54.483mm) on Multi-Layer Actual Rectangular Hole Width = 3.6mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 3-(64.262mm,46.99mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 4-(76.962mm,44.45mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (4.064mm > 2.54mm) Pad 4-(79.502mm,49.53mm) on Multi-Layer Actual Hole Size = 4.064mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad 4-(79.502mm,54.483mm) on Multi-Layer Actual Rectangular Hole Height = 3.2mm
   Violation between Hole Size Constraint: (3.6mm > 2.54mm) Pad 4-(79.502mm,54.483mm) on Multi-Layer Actual Rectangular Hole Width = 3.6mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 4-(83.312mm,46.99mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 5-(19.812mm,25.4mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (4.064mm > 2.54mm) Pad 5-(22.352mm,30.48mm) on Multi-Layer Actual Hole Size = 4.064mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad 5-(22.352mm,35.433mm) on Multi-Layer Actual Rectangular Hole Height = 3.2mm
   Violation between Hole Size Constraint: (3.6mm > 2.54mm) Pad 5-(22.352mm,35.433mm) on Multi-Layer Actual Rectangular Hole Width = 3.6mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 5-(26.162mm,27.94mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 6-(38.862mm,25.4mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (4.064mm > 2.54mm) Pad 6-(41.402mm,30.48mm) on Multi-Layer Actual Hole Size = 4.064mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad 6-(41.402mm,35.433mm) on Multi-Layer Actual Rectangular Hole Height = 3.2mm
   Violation between Hole Size Constraint: (3.6mm > 2.54mm) Pad 6-(41.402mm,35.433mm) on Multi-Layer Actual Rectangular Hole Width = 3.6mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 6-(45.212mm,27.94mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 7-(57.912mm,25.4mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (4.064mm > 2.54mm) Pad 7-(60.452mm,30.48mm) on Multi-Layer Actual Hole Size = 4.064mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad 7-(60.452mm,35.433mm) on Multi-Layer Actual Rectangular Hole Height = 3.2mm
   Violation between Hole Size Constraint: (3.6mm > 2.54mm) Pad 7-(60.452mm,35.433mm) on Multi-Layer Actual Rectangular Hole Width = 3.6mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 7-(64.262mm,27.94mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 8-(76.962mm,25.4mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (4.064mm > 2.54mm) Pad 8-(79.502mm,30.48mm) on Multi-Layer Actual Hole Size = 4.064mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad 8-(79.502mm,35.433mm) on Multi-Layer Actual Rectangular Hole Height = 3.2mm
   Violation between Hole Size Constraint: (3.6mm > 2.54mm) Pad 8-(79.502mm,35.433mm) on Multi-Layer Actual Rectangular Hole Width = 3.6mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad 8-(83.312mm,27.94mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3.175mm > 2.54mm) Pad Designator136-1(94.361mm,5.588mm) on Multi-Layer Actual Hole Size = 3.175mm
   Violation between Hole Size Constraint: (3.175mm > 2.54mm) Pad Designator137-1(53.213mm,62.357mm) on Multi-Layer Actual Hole Size = 3.175mm
   Violation between Hole Size Constraint: (3.175mm > 2.54mm) Pad Designator138-1(5.334mm,5.588mm) on Multi-Layer Actual Hole Size = 3.175mm
Rule Violations :43

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad USB-1(92.398mm,60.577mm) on Multi-Layer And Pad USB-1(92.898mm,60.927mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad USB-2(92.398mm,69.217mm) on Multi-Layer And Pad USB-2(92.898mm,68.867mm) on Multi-Layer Pad/Via Touching Holes
Rule Violations :2

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.254mm) Between Pad 2-2(35.002mm,44.45mm) on Bottom Layer And Pad D6-1(32.512mm,44.399mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.254mm) Between Pad 3-2(54.052mm,44.45mm) on Bottom Layer And Pad D7-1(51.562mm,44.399mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.038mm < 0.254mm) Between Pad 4-3(82.352mm,53.733mm) on Bottom Layer And Via (83.82mm,52.603mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.038mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad AT_Config1-1(40.995mm,69.579mm) on Top Layer And Pad AT_Config1-2(39.745mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad AT_Config1-2(39.745mm,69.579mm) on Top Layer And Pad AT_Config1-3(38.495mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad AT_Config1-3(38.495mm,69.579mm) on Top Layer And Pad AT_Config1-4(37.245mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad AT_Config1-4(37.245mm,69.579mm) on Top Layer And Pad AT_Config1-5(35.995mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad C1-1(42.926mm,8.524mm) on Top Layer And Via (41.986mm,9.728mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad D10-2(32.131mm,21.641mm) on Bottom Layer And Via (30.251mm,21.641mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad D5-2(13.335mm,40.691mm) on Bottom Layer And Via (13.919mm,39.218mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad D9-2(13.335mm,21.641mm) on Bottom Layer And Via (12.548mm,23.139mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad Designator137-1(53.213mm,62.357mm) on Multi-Layer And Via (56.794mm,62.84mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.236mm] / [Bottom Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-1(7.812mm,60.198mm) on Top Layer And Pad HC-1-2(9.312mm,60.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-10(21.312mm,60.198mm) on Top Layer And Pad HC-1-11(22.812mm,60.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-10(21.312mm,60.198mm) on Top Layer And Pad HC-1-9(19.812mm,60.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-11(22.812mm,60.198mm) on Top Layer And Pad HC-1-12(24.312mm,60.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-12(24.312mm,60.198mm) on Top Layer And Pad HC-1-13(25.812mm,60.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad HC-1-13(25.812mm,60.198mm) on Top Layer And Pad HC-1-14(27.812mm,61.698mm) on Top Layer [Top Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-14(27.812mm,61.698mm) on Top Layer And Pad HC-1-15(27.812mm,63.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-15(27.812mm,63.198mm) on Top Layer And Pad HC-1-16(27.812mm,64.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-16(27.812mm,64.698mm) on Top Layer And Pad HC-1-17(27.812mm,66.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-17(27.812mm,66.198mm) on Top Layer And Pad HC-1-18(27.812mm,67.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-18(27.812mm,67.698mm) on Top Layer And Pad HC-1-19(27.812mm,69.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-19(27.812mm,69.198mm) on Top Layer And Pad HC-1-20(27.812mm,70.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-2(9.312mm,60.198mm) on Top Layer And Pad HC-1-3(10.812mm,60.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-20(27.812mm,70.698mm) on Top Layer And Pad HC-1-21(27.812mm,72.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad HC-1-21(27.812mm,72.198mm) on Top Layer And Pad HC-1-22(25.812mm,73.698mm) on Top Layer [Top Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.211mm < 0.254mm) Between Pad HC-1-21(27.812mm,72.198mm) on Top Layer And Via (30.074mm,72.542mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.211mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-22(25.812mm,73.698mm) on Top Layer And Pad HC-1-23(24.312mm,73.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-23(24.312mm,73.698mm) on Top Layer And Pad HC-1-24(22.812mm,73.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-24(22.812mm,73.698mm) on Top Layer And Pad HC-1-25(21.312mm,73.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-25(21.312mm,73.698mm) on Top Layer And Pad HC-1-26(19.812mm,73.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-26(19.812mm,73.698mm) on Top Layer And Pad HC-1-27(18.312mm,73.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad HC-1-26(19.812mm,73.698mm) on Top Layer And Via (20.396mm,71.476mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-27(18.312mm,73.698mm) on Top Layer And Pad HC-1-28(16.812mm,73.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-28(16.812mm,73.698mm) on Top Layer And Pad HC-1-29(15.312mm,73.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-29(15.312mm,73.698mm) on Top Layer And Pad HC-1-30(13.812mm,73.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-3(10.812mm,60.198mm) on Top Layer And Pad HC-1-4(12.312mm,60.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-30(13.812mm,73.698mm) on Top Layer And Pad HC-1-31(12.312mm,73.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-31(12.312mm,73.698mm) on Top Layer And Pad HC-1-32(10.812mm,73.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-32(10.812mm,73.698mm) on Top Layer And Pad HC-1-33(9.312mm,73.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-33(9.312mm,73.698mm) on Top Layer And Pad HC-1-34(7.812mm,73.698mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-4(12.312mm,60.198mm) on Top Layer And Pad HC-1-5(13.812mm,60.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-5(13.812mm,60.198mm) on Top Layer And Pad HC-1-6(15.312mm,60.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-6(15.312mm,60.198mm) on Top Layer And Pad HC-1-7(16.812mm,60.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-7(16.812mm,60.198mm) on Top Layer And Pad HC-1-8(18.312mm,60.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad HC-1-8(18.312mm,60.198mm) on Top Layer And Pad HC-1-9(19.812mm,60.198mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J1-6(85.598mm,18.161mm) on Top Layer And Pad R23-1(87.122mm,18.11mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.205mm < 0.254mm) Between Pad J1-7(85.598mm,19.431mm) on Top Layer And Pad R23-2(87.124mm,19.494mm) on Top Layer [Top Solder] Mask Sliver [0.205mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad JTAG_SW-0(67.878mm,72.39mm) on Top Layer And Pad USART3-0(70.298mm,72.39mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JTAG_SW-1(65.135mm,69.579mm) on Top Layer And Pad JTAG_SW-2(63.885mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JTAG_SW-2(63.885mm,69.579mm) on Top Layer And Pad JTAG_SW-3(62.635mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad JTAG_SW-3(62.635mm,69.579mm) on Top Layer And Pad JTAG_SW-4(61.385mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.254mm) Between Pad R10-2(74.803mm,58.801mm) on Top Layer And Via (73.533mm,57.963mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.254mm) Between Pad R9-1(70.739mm,60.086mm) on Top Layer And Via (72.049mm,60.096mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.091mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-1(45.377mm,14.545mm) on Top Layer And Pad U1-2(45.377mm,14.045mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-10(45.377mm,10.045mm) on Top Layer And Pad U1-11(45.377mm,9.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-10(45.377mm,10.045mm) on Top Layer And Pad U1-9(45.377mm,10.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.254mm) Between Pad U1-10(45.377mm,10.045mm) on Top Layer And Via (47.092mm,10.516mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-11(45.377mm,9.545mm) on Top Layer And Pad U1-12(45.377mm,9.045mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.254mm) Between Pad U1-11(45.377mm,9.545mm) on Top Layer And Via (45.377mm,9.044mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-12(45.377mm,9.045mm) on Top Layer And Pad U1-13(45.377mm,8.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-13(45.377mm,8.545mm) on Top Layer And Pad U1-14(45.377mm,8.045mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.254mm) Between Pad U1-13(45.377mm,8.545mm) on Top Layer And Via (45.377mm,9.044mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-14(45.377mm,8.045mm) on Top Layer And Pad U1-15(45.377mm,7.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U1-14(45.377mm,8.045mm) on Top Layer And Via (47.117mm,7.493mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-15(45.377mm,7.545mm) on Top Layer And Pad U1-16(45.377mm,7.045mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.005mm < 0.254mm) Between Pad U1-15(45.377mm,7.545mm) on Top Layer And Via (47.117mm,7.493mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.005mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.254mm) Between Pad U1-16(45.377mm,7.045mm) on Top Layer And Via (47.117mm,7.493mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-17(47.177mm,5.245mm) on Top Layer And Pad U1-18(47.677mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.254mm) Between Pad U1-17(47.177mm,5.245mm) on Top Layer And Via (47.041mm,3.505mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Pad U1-17(47.177mm,5.245mm) on Top Layer And Via (47.677mm,5.245mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-18(47.677mm,5.245mm) on Top Layer And Pad U1-19(48.177mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad U1-18(47.677mm,5.245mm) on Top Layer And Via (47.041mm,3.505mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-19(48.177mm,5.245mm) on Top Layer And Pad U1-20(48.677mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Pad U1-19(48.177mm,5.245mm) on Top Layer And Via (47.677mm,5.245mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-2(45.377mm,14.045mm) on Top Layer And Pad U1-3(45.377mm,13.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-20(48.677mm,5.245mm) on Top Layer And Pad U1-21(49.177mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-21(49.177mm,5.245mm) on Top Layer And Pad U1-22(49.677mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-22(49.677mm,5.245mm) on Top Layer And Pad U1-23(50.177mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-23(50.177mm,5.245mm) on Top Layer And Pad U1-24(50.677mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad U1-23(50.177mm,5.245mm) on Top Layer And Via (50.648mm,6.985mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-24(50.677mm,5.245mm) on Top Layer And Pad U1-25(51.177mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.004mm < 0.254mm) Between Pad U1-24(50.677mm,5.245mm) on Top Layer And Via (50.648mm,6.985mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.004mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-25(51.177mm,5.245mm) on Top Layer And Pad U1-26(51.677mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad U1-25(51.177mm,5.245mm) on Top Layer And Via (50.648mm,6.985mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-26(51.677mm,5.245mm) on Top Layer And Pad U1-27(52.177mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.133mm < 0.254mm) Between Pad U1-26(51.677mm,5.245mm) on Top Layer And Via (52.197mm,6.985mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.133mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-27(52.177mm,5.245mm) on Top Layer And Pad U1-28(52.677mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.004mm < 0.254mm) Between Pad U1-27(52.177mm,5.245mm) on Top Layer And Via (52.197mm,6.985mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.004mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-28(52.677mm,5.245mm) on Top Layer And Pad U1-29(53.177mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.254mm) Between Pad U1-28(52.677mm,5.245mm) on Top Layer And Via (52.197mm,6.985mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-29(53.177mm,5.245mm) on Top Layer And Pad U1-30(53.677mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-3(45.377mm,13.545mm) on Top Layer And Pad U1-4(45.377mm,13.045mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-30(53.677mm,5.245mm) on Top Layer And Pad U1-31(54.177mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-31(54.177mm,5.245mm) on Top Layer And Pad U1-32(54.677mm,5.245mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-33(56.477mm,7.045mm) on Top Layer And Pad U1-34(56.477mm,7.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-34(56.477mm,7.545mm) on Top Layer And Pad U1-35(56.477mm,8.045mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-35(56.477mm,8.045mm) on Top Layer And Pad U1-36(56.477mm,8.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-36(56.477mm,8.545mm) on Top Layer And Pad U1-37(56.477mm,9.045mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-37(56.477mm,9.045mm) on Top Layer And Pad U1-38(56.477mm,9.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-38(56.477mm,9.545mm) on Top Layer And Pad U1-39(56.477mm,10.045mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-39(56.477mm,10.045mm) on Top Layer And Pad U1-40(56.477mm,10.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-4(45.377mm,13.045mm) on Top Layer And Pad U1-5(45.377mm,12.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-40(56.477mm,10.545mm) on Top Layer And Pad U1-41(56.477mm,11.045mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-41(56.477mm,11.045mm) on Top Layer And Pad U1-42(56.477mm,11.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-42(56.477mm,11.545mm) on Top Layer And Pad U1-43(56.477mm,12.045mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-43(56.477mm,12.045mm) on Top Layer And Pad U1-44(56.477mm,12.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-44(56.477mm,12.545mm) on Top Layer And Pad U1-45(56.477mm,13.045mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-45(56.477mm,13.045mm) on Top Layer And Pad U1-46(56.477mm,13.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-46(56.477mm,13.545mm) on Top Layer And Pad U1-47(56.477mm,14.045mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-47(56.477mm,14.045mm) on Top Layer And Pad U1-48(56.477mm,14.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-49(54.677mm,16.345mm) on Top Layer And Pad U1-50(54.177mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-5(45.377mm,12.545mm) on Top Layer And Pad U1-6(45.377mm,12.045mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-50(54.177mm,16.345mm) on Top Layer And Pad U1-51(53.677mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-51(53.677mm,16.345mm) on Top Layer And Pad U1-52(53.177mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-52(53.177mm,16.345mm) on Top Layer And Pad U1-53(52.677mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-53(52.677mm,16.345mm) on Top Layer And Pad U1-54(52.177mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-54(52.177mm,16.345mm) on Top Layer And Pad U1-55(51.677mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-55(51.677mm,16.345mm) on Top Layer And Pad U1-56(51.177mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-56(51.177mm,16.345mm) on Top Layer And Pad U1-57(50.677mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.182mm < 0.254mm) Between Pad U1-56(51.177mm,16.345mm) on Top Layer And Via (50.591mm,14.586mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.182mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.254mm) Between Pad U1-56(51.177mm,16.345mm) on Top Layer And Via (50.825mm,18.186mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-57(50.677mm,16.345mm) on Top Layer And Pad U1-58(50.177mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad U1-57(50.677mm,16.345mm) on Top Layer And Via (50.591mm,14.586mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.116mm < 0.254mm) Between Pad U1-57(50.677mm,16.345mm) on Top Layer And Via (50.825mm,18.186mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.116mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-58(50.177mm,16.345mm) on Top Layer And Pad U1-59(49.677mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.105mm < 0.254mm) Between Pad U1-58(50.177mm,16.345mm) on Top Layer And Via (50.591mm,14.586mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.105mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-59(49.677mm,16.345mm) on Top Layer And Pad U1-60(49.177mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-6(45.377mm,12.045mm) on Top Layer And Pad U1-7(45.377mm,11.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-60(49.177mm,16.345mm) on Top Layer And Pad U1-61(48.677mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-61(48.677mm,16.345mm) on Top Layer And Pad U1-62(48.177mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-62(48.177mm,16.345mm) on Top Layer And Pad U1-63(47.677mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Pad U1-62(48.177mm,16.345mm) on Top Layer And Via (47.677mm,16.345mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-63(47.677mm,16.345mm) on Top Layer And Pad U1-64(47.177mm,16.345mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Pad U1-64(47.177mm,16.345mm) on Top Layer And Via (47.677mm,16.345mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-7(45.377mm,11.545mm) on Top Layer And Pad U1-8(45.377mm,11.045mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-8(45.377mm,11.045mm) on Top Layer And Pad U1-9(45.377mm,10.545mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.254mm) Between Pad U1-8(45.377mm,11.045mm) on Top Layer And Via (47.092mm,10.516mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad UART5-1(53.197mm,69.579mm) on Top Layer And Pad UART5-2(51.947mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad UART5-2(51.947mm,69.579mm) on Top Layer And Pad UART5-3(50.697mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad UART5-3(50.697mm,69.579mm) on Top Layer And Pad UART5-4(49.447mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.09mm < 0.254mm) Between Pad USART1-0(81.855mm,72.39mm) on Top Layer And Pad USART3-0(79.562mm,72.39mm) on Top Layer [Top Solder] Mask Sliver [0.09mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad USART1-1(88.376mm,69.579mm) on Top Layer And Pad USART1-2(87.126mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad USART1-2(87.126mm,69.579mm) on Top Layer And Pad USART1-3(85.876mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad USART1-3(85.876mm,69.579mm) on Top Layer And Pad USART1-4(84.626mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad USART3-1(76.819mm,69.579mm) on Top Layer And Pad USART3-2(75.569mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad USART3-2(75.569mm,69.579mm) on Top Layer And Pad USART3-3(74.319mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad USART3-3(74.319mm,69.579mm) on Top Layer And Pad USART3-4(73.069mm,69.579mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad USB-(93.748mm,68.297mm) on Multi-Layer And Pad USB-B1(93.073mm,67.522mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Pad USB-1(92.898mm,60.927mm) on Multi-Layer And Via (93.073mm,62.022mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.057mm] / [Bottom Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.206mm < 0.254mm) Between Pad USB-2(92.898mm,68.867mm) on Multi-Layer And Pad USB-A12(91.773mm,67.772mm) on Top Layer [Top Solder] Mask Sliver [0.206mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad USB-2(92.898mm,68.867mm) on Multi-Layer And Pad USB-B1(93.073mm,67.522mm) on Top Layer [Top Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A1(91.773mm,62.272mm) on Top Layer And Pad USB-B11(93.073mm,62.522mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A1(91.773mm,62.272mm) on Top Layer And Pad USB-B12(93.073mm,62.022mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A10(91.773mm,66.772mm) on Top Layer And Pad USB-B2(93.073mm,67.022mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A10(91.773mm,66.772mm) on Top Layer And Pad USB-B3(93.073mm,66.522mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A11(91.773mm,67.272mm) on Top Layer And Pad USB-B1(93.073mm,67.522mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A11(91.773mm,67.272mm) on Top Layer And Pad USB-B2(93.073mm,67.022mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.044mm < 0.254mm) Between Pad USB-A11(91.773mm,67.272mm) on Top Layer And Via (91.773mm,67.772mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.044mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A12(91.773mm,67.772mm) on Top Layer And Pad USB-B1(93.073mm,67.522mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A2(91.773mm,62.772mm) on Top Layer And Pad USB-B10(93.073mm,63.022mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A2(91.773mm,62.772mm) on Top Layer And Pad USB-B11(93.073mm,62.522mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.044mm < 0.254mm) Between Pad USB-A2(91.773mm,62.772mm) on Top Layer And Via (91.773mm,62.272mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.044mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A3(91.773mm,63.272mm) on Top Layer And Pad USB-B10(93.073mm,63.022mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A3(91.773mm,63.272mm) on Top Layer And Pad USB-B9(93.073mm,63.522mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A4(91.773mm,63.772mm) on Top Layer And Pad USB-B8(93.073mm,64.022mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A4(91.773mm,63.772mm) on Top Layer And Pad USB-B9(93.073mm,63.522mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.205mm < 0.254mm) Between Pad USB-A4(91.773mm,63.772mm) on Top Layer And Via (90.805mm,64.262mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.205mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A5(91.773mm,64.272mm) on Top Layer And Pad USB-B7(93.073mm,64.522mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A5(91.773mm,64.272mm) on Top Layer And Pad USB-B8(93.073mm,64.022mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.138mm < 0.254mm) Between Pad USB-A5(91.773mm,64.272mm) on Top Layer And Via (90.805mm,64.262mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.138mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A6(91.773mm,64.772mm) on Top Layer And Pad USB-B6(93.073mm,65.022mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A6(91.773mm,64.772mm) on Top Layer And Pad USB-B7(93.073mm,64.522mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Pad USB-A6(91.773mm,64.772mm) on Top Layer And Via (90.805mm,64.262mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A7(91.773mm,65.272mm) on Top Layer And Pad USB-B5(93.073mm,65.522mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A7(91.773mm,65.272mm) on Top Layer And Pad USB-B6(93.073mm,65.022mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A8(91.773mm,65.772mm) on Top Layer And Pad USB-B4(93.073mm,66.022mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A8(91.773mm,65.772mm) on Top Layer And Pad USB-B5(93.073mm,65.522mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A9(91.773mm,66.272mm) on Top Layer And Pad USB-B3(93.073mm,66.522mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USB-A9(91.773mm,66.272mm) on Top Layer And Pad USB-B4(93.073mm,66.022mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.044mm < 0.254mm) Between Pad USB-B11(93.073mm,62.522mm) on Top Layer And Via (93.073mm,62.022mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.044mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.044mm < 0.254mm) Between Pad USB-B2(93.073mm,67.022mm) on Top Layer And Via (93.073mm,67.522mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.044mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.012mm < 0.254mm) Between Pad USB-B5(93.073mm,65.522mm) on Top Layer And Via (93.091mm,66.04mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.012mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad USB-B9(93.073mm,63.522mm) on Top Layer And Via (94.107mm,63.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Via (41.986mm,9.728mm) from Top Layer to Bottom Layer And Via (43.358mm,10.592mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.148mm] / [Bottom Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.081mm < 0.254mm) Between Via (50.648mm,6.985mm) from Top Layer to Bottom Layer And Via (51.133mm,8.461mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.081mm] / [Bottom Solder] Mask Sliver [0.081mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Via (50.648mm,6.985mm) from Top Layer to Bottom Layer And Via (52.197mm,6.985mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.076mm] / [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Via (52.095mm,11.481mm) from Top Layer to Bottom Layer And Via (52.102mm,9.906mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.102mm] / [Bottom Solder] Mask Sliver [0.102mm]
Rule Violations :189

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Arc (36.195mm,17.454mm) on Top Overlay And Pad Y1-1(37.211mm,17.454mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (39.878mm,8.887mm) on Top Overlay And Pad REST1-1(41.003mm,7.021mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (39.878mm,8.887mm) on Top Overlay And Pad REST1-2(38.753mm,7.021mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Arc (39.878mm,9.643mm) on Top Overlay And Pad REST1-1(41.003mm,11.521mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Arc (39.878mm,9.643mm) on Top Overlay And Pad REST1-2(38.753mm,11.521mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Arc (44.586mm,64.389mm) on Top Overlay And Pad SRES-1(42.708mm,65.514mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Arc (44.586mm,64.389mm) on Top Overlay And Pad SRES-2(42.708mm,63.264mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Arc (45.026mm,15.193mm) on Top Overlay And Pad U1-1(45.377mm,14.545mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (45.342mm,64.389mm) on Top Overlay And Pad SRES-1(47.208mm,65.514mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (45.342mm,64.389mm) on Top Overlay And Pad SRES-2(47.208mm,63.264mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Area Fill (86.743mm,18.669mm) (87.505mm,18.923mm) on Top Overlay And Pad R23-1(87.122mm,18.11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Area Fill (86.743mm,18.669mm) (87.505mm,18.923mm) on Top Overlay And Pad R23-2(87.124mm,19.494mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 1-2(15.952mm,44.45mm) on Bottom Layer And Text "D5" (15.164mm,45.822mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 2-2(35.002mm,44.45mm) on Bottom Layer And Text "D6" (34.341mm,45.822mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 3-1(68.152mm,46.99mm) on Bottom Layer And Text "D8" (72.06mm,45.872mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 3-2(54.052mm,44.45mm) on Bottom Layer And Text "D7" (53.391mm,45.822mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad 4-2(73.102mm,44.45mm) on Bottom Layer And Text "D8" (72.06mm,45.872mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 5-1(30.052mm,27.94mm) on Bottom Layer And Text "D10" (35.23mm,26.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 5-2(15.952mm,25.4mm) on Bottom Layer And Text "D9" (15.164mm,26.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad 6-1(49.102mm,27.94mm) on Bottom Layer And Text "D11" (53.899mm,26.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 6-2(35.002mm,25.4mm) on Bottom Layer And Text "D10" (35.23mm,26.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad 7-1(68.152mm,27.94mm) on Bottom Layer And Text "D12" (73.584mm,26.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 7-2(54.052mm,25.4mm) on Bottom Layer And Text "D11" (53.899mm,26.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad 8-2(73.102mm,25.4mm) on Bottom Layer And Text "D12" (73.584mm,26.772mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad AT_Config1-0(33.224mm,72.39mm) on Top Layer And Track (32.661mm,70.256mm)(32.661mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad AT_Config1-0(43.738mm,72.39mm) on Top Layer And Track (44.339mm,70.256mm)(44.339mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AT_Config1-1(40.995mm,69.579mm) on Top Layer And Text "AT_Config1" (31.625mm,66.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad AT_Config1-1(40.995mm,69.579mm) on Top Layer And Track (41.672mm,70.256mm)(44.339mm,70.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AT_Config1-4(37.245mm,69.579mm) on Top Layer And Text "AT_Config1" (31.625mm,66.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad AT_Config1-5(35.995mm,69.579mm) on Top Layer And Text "AT_Config1" (31.625mm,66.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad AT_Config1-5(35.995mm,69.579mm) on Top Layer And Track (32.661mm,70.256mm)(35.328mm,70.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C10-1(7.747mm,16.449mm) on Top Layer And Track (6.833mm,15.699mm)(6.833mm,17.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C10-1(7.747mm,16.449mm) on Top Layer And Track (6.833mm,15.699mm)(8.662mm,15.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-1(7.747mm,16.449mm) on Top Layer And Track (7.747mm,17.145mm)(7.747mm,17.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C10-1(7.747mm,16.449mm) on Top Layer And Track (8.661mm,15.699mm)(8.661mm,17.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C10-2(7.747mm,18.349mm) on Top Layer And Track (6.833mm,17.78mm)(6.833mm,19.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C10-2(7.747mm,18.349mm) on Top Layer And Track (6.833mm,19.099mm)(8.662mm,19.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C10-2(7.747mm,18.349mm) on Top Layer And Track (7.747mm,17.526mm)(7.747mm,17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C10-2(7.747mm,18.349mm) on Top Layer And Track (8.661mm,17.78mm)(8.661mm,19.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(42.926mm,8.524mm) on Top Layer And Track (42.276mm,8.255mm)(42.276mm,9.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(42.926mm,8.524mm) on Top Layer And Track (42.276mm,9.174mm)(43.576mm,9.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-1(42.926mm,8.524mm) on Top Layer And Track (42.697mm,7.874mm)(43.155mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-1(42.926mm,8.524mm) on Top Layer And Track (42.926mm,7.798mm)(42.926mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C1-1(42.926mm,8.524mm) on Top Layer And Track (42.926mm,7.874mm)(42.926mm,7.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-1(42.926mm,8.524mm) on Top Layer And Track (43.576mm,8.255mm)(43.576mm,9.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C11-1(9.906mm,16.449mm) on Top Layer And Track (10.82mm,15.699mm)(10.82mm,17.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C11-1(9.906mm,16.449mm) on Top Layer And Track (8.992mm,15.699mm)(10.821mm,15.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C11-1(9.906mm,16.449mm) on Top Layer And Track (8.992mm,15.699mm)(8.992mm,17.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C11-1(9.906mm,16.449mm) on Top Layer And Track (9.906mm,17.145mm)(9.906mm,17.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C11-2(9.906mm,18.349mm) on Top Layer And Track (10.82mm,17.78mm)(10.82mm,19.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C11-2(9.906mm,18.349mm) on Top Layer And Track (8.992mm,17.78mm)(8.992mm,19.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C11-2(9.906mm,18.349mm) on Top Layer And Track (8.992mm,19.099mm)(10.821mm,19.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C11-2(9.906mm,18.349mm) on Top Layer And Track (9.906mm,17.526mm)(9.906mm,17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-2(42.926mm,7.224mm) on Top Layer And Track (42.276mm,6.574mm)(42.276mm,7.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-2(42.926mm,7.224mm) on Top Layer And Track (42.276mm,6.574mm)(43.576mm,6.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-2(42.926mm,7.224mm) on Top Layer And Track (42.697mm,7.874mm)(43.155mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C1-2(42.926mm,7.224mm) on Top Layer And Track (42.926mm,7.798mm)(42.926mm,7.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-2(42.926mm,7.224mm) on Top Layer And Track (42.926mm,7.874mm)(42.926mm,7.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C1-2(42.926mm,7.224mm) on Top Layer And Track (43.576mm,6.574mm)(43.576mm,7.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C12-1(5.588mm,16.449mm) on Top Layer And Track (4.674mm,15.699mm)(4.674mm,17.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C12-1(5.588mm,16.449mm) on Top Layer And Track (4.674mm,15.699mm)(6.503mm,15.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C12-1(5.588mm,16.449mm) on Top Layer And Track (5.588mm,17.145mm)(5.588mm,17.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C12-1(5.588mm,16.449mm) on Top Layer And Track (6.502mm,15.699mm)(6.502mm,17.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C12-2(5.588mm,18.349mm) on Top Layer And Track (4.674mm,17.78mm)(4.674mm,19.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C12-2(5.588mm,18.349mm) on Top Layer And Track (4.674mm,19.099mm)(6.503mm,19.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C12-2(5.588mm,18.349mm) on Top Layer And Track (5.588mm,17.526mm)(5.588mm,17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C12-2(5.588mm,18.349mm) on Top Layer And Track (6.502mm,17.78mm)(6.502mm,19.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C13-1(5.461mm,31.872mm) on Top Layer And Track (4.547mm,31.303mm)(4.547mm,32.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C13-1(5.461mm,31.872mm) on Top Layer And Track (4.547mm,32.622mm)(6.375mm,32.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C13-1(5.461mm,31.872mm) on Top Layer And Track (5.461mm,31.049mm)(5.461mm,31.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C13-1(5.461mm,31.872mm) on Top Layer And Track (6.375mm,31.303mm)(6.375mm,32.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C13-2(5.461mm,29.972mm) on Top Layer And Track (4.547mm,29.222mm)(4.547mm,30.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C13-2(5.461mm,29.972mm) on Top Layer And Track (4.547mm,29.222mm)(6.375mm,29.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C13-2(5.461mm,29.972mm) on Top Layer And Track (5.461mm,30.668mm)(5.461mm,30.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C13-2(5.461mm,29.972mm) on Top Layer And Track (6.375mm,29.222mm)(6.375mm,30.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-1(48.26mm,3.429mm) on Top Layer And Track (47.61mm,3.16mm)(47.61mm,4.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-1(48.26mm,3.429mm) on Top Layer And Track (47.61mm,4.079mm)(48.91mm,4.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-1(48.26mm,3.429mm) on Top Layer And Track (48.032mm,2.779mm)(48.489mm,2.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-1(48.26mm,3.429mm) on Top Layer And Track (48.26mm,2.703mm)(48.26mm,2.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C2-1(48.26mm,3.429mm) on Top Layer And Track (48.26mm,2.779mm)(48.26mm,2.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-1(48.26mm,3.429mm) on Top Layer And Track (48.91mm,3.16mm)(48.91mm,4.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-2(48.26mm,2.129mm) on Top Layer And Track (47.61mm,1.479mm)(47.61mm,2.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-2(48.26mm,2.129mm) on Top Layer And Track (47.61mm,1.479mm)(48.91mm,1.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-2(48.26mm,2.129mm) on Top Layer And Track (48.032mm,2.779mm)(48.489mm,2.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C2-2(48.26mm,2.129mm) on Top Layer And Track (48.26mm,2.703mm)(48.26mm,2.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-2(48.26mm,2.129mm) on Top Layer And Track (48.26mm,2.779mm)(48.26mm,2.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C2-2(48.26mm,2.129mm) on Top Layer And Track (48.91mm,1.479mm)(48.91mm,2.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-1(44.196mm,16.383mm) on Top Layer And Track (43.47mm,16.383mm)(43.546mm,16.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-1(44.196mm,16.383mm) on Top Layer And Track (43.546mm,16.154mm)(43.546mm,16.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C3-1(44.196mm,16.383mm) on Top Layer And Track (43.546mm,16.383mm)(43.622mm,16.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(44.196mm,16.383mm) on Top Layer And Track (43.927mm,15.733mm)(44.846mm,15.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(44.196mm,16.383mm) on Top Layer And Track (43.927mm,17.033mm)(44.846mm,17.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-1(44.196mm,16.383mm) on Top Layer And Track (44.846mm,15.733mm)(44.846mm,17.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(42.896mm,16.383mm) on Top Layer And Track (42.246mm,15.733mm)(42.246mm,17.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(42.896mm,16.383mm) on Top Layer And Track (42.246mm,15.733mm)(43.165mm,15.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C3-2(42.896mm,16.383mm) on Top Layer And Track (42.246mm,17.033mm)(43.165mm,17.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C3-2(42.896mm,16.383mm) on Top Layer And Track (43.47mm,16.383mm)(43.546mm,16.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-2(42.896mm,16.383mm) on Top Layer And Track (43.546mm,16.154mm)(43.546mm,16.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C3-2(42.896mm,16.383mm) on Top Layer And Track (43.546mm,16.383mm)(43.622mm,16.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-1(54.229mm,2.951mm) on Top Layer And Track (53.579mm,2.682mm)(53.579mm,3.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-1(54.229mm,2.951mm) on Top Layer And Track (53.579mm,3.601mm)(54.879mm,3.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-1(54.229mm,2.951mm) on Top Layer And Track (54.001mm,2.301mm)(54.458mm,2.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-1(54.229mm,2.951mm) on Top Layer And Track (54.229mm,2.225mm)(54.229mm,2.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C4-1(54.229mm,2.951mm) on Top Layer And Track (54.229mm,2.301mm)(54.229mm,2.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-1(54.229mm,2.951mm) on Top Layer And Track (54.879mm,2.682mm)(54.879mm,3.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-2(54.229mm,1.651mm) on Top Layer And Track (53.579mm,1.001mm)(53.579mm,1.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-2(54.229mm,1.651mm) on Top Layer And Track (53.579mm,1.001mm)(54.879mm,1.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-2(54.229mm,1.651mm) on Top Layer And Track (54.001mm,2.301mm)(54.458mm,2.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C4-2(54.229mm,1.651mm) on Top Layer And Track (54.229mm,2.225mm)(54.229mm,2.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C4-2(54.229mm,1.651mm) on Top Layer And Track (54.229mm,2.301mm)(54.229mm,2.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C4-2(54.229mm,1.651mm) on Top Layer And Track (54.879mm,1.001mm)(54.879mm,1.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-1(59.182mm,13.97mm) on Top Layer And Track (58.532mm,13.32mm)(58.532mm,14.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-1(59.182mm,13.97mm) on Top Layer And Track (58.532mm,13.32mm)(59.451mm,13.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-1(59.182mm,13.97mm) on Top Layer And Track (58.532mm,14.62mm)(59.451mm,14.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C5-1(59.182mm,13.97mm) on Top Layer And Track (59.756mm,13.97mm)(59.832mm,13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-1(59.182mm,13.97mm) on Top Layer And Track (59.832mm,13.742mm)(59.832mm,14.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-1(59.182mm,13.97mm) on Top Layer And Track (59.832mm,13.97mm)(59.908mm,13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-2(60.482mm,13.97mm) on Top Layer And Track (59.756mm,13.97mm)(59.832mm,13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C5-2(60.482mm,13.97mm) on Top Layer And Track (59.832mm,13.742mm)(59.832mm,14.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C5-2(60.482mm,13.97mm) on Top Layer And Track (59.832mm,13.97mm)(59.908mm,13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(60.482mm,13.97mm) on Top Layer And Track (60.213mm,13.32mm)(61.132mm,13.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(60.482mm,13.97mm) on Top Layer And Track (60.213mm,14.62mm)(61.132mm,14.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C5-2(60.482mm,13.97mm) on Top Layer And Track (61.132mm,13.32mm)(61.132mm,14.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C6-1(78.293mm,18.161mm) on Top Layer And Track (77.47mm,18.161mm)(77.597mm,18.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C6-1(78.293mm,18.161mm) on Top Layer And Track (77.724mm,17.247mm)(79.043mm,17.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C6-1(78.293mm,18.161mm) on Top Layer And Track (77.724mm,19.075mm)(79.043mm,19.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C6-1(78.293mm,18.161mm) on Top Layer And Track (79.043mm,17.247mm)(79.043mm,19.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C6-2(76.393mm,18.161mm) on Top Layer And Track (75.643mm,17.247mm)(75.643mm,19.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C6-2(76.393mm,18.161mm) on Top Layer And Track (75.643mm,17.247mm)(76.962mm,17.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C6-2(76.393mm,18.161mm) on Top Layer And Track (75.643mm,19.075mm)(76.962mm,19.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad C6-2(76.393mm,18.161mm) on Top Layer And Track (77.089mm,18.161mm)(77.216mm,18.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-1(35.179mm,17.399mm) on Top Layer And Track (34.453mm,17.399mm)(34.529mm,17.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-1(35.179mm,17.399mm) on Top Layer And Track (34.529mm,17.17mm)(34.529mm,17.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C7-1(35.179mm,17.399mm) on Top Layer And Track (34.529mm,17.399mm)(34.605mm,17.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-1(35.179mm,17.399mm) on Top Layer And Track (34.91mm,16.749mm)(35.829mm,16.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-1(35.179mm,17.399mm) on Top Layer And Track (34.91mm,18.049mm)(35.829mm,18.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-1(35.179mm,17.399mm) on Top Layer And Track (35.829mm,16.749mm)(35.829mm,18.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(33.879mm,17.399mm) on Top Layer And Track (33.229mm,16.749mm)(33.229mm,18.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(33.879mm,17.399mm) on Top Layer And Track (33.229mm,16.749mm)(34.148mm,16.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C7-2(33.879mm,17.399mm) on Top Layer And Track (33.229mm,18.049mm)(34.148mm,18.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C7-2(33.879mm,17.399mm) on Top Layer And Track (34.453mm,17.399mm)(34.529mm,17.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-2(33.879mm,17.399mm) on Top Layer And Track (34.529mm,17.17mm)(34.529mm,17.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C7-2(33.879mm,17.399mm) on Top Layer And Track (34.529mm,17.399mm)(34.605mm,17.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-1(42.672mm,19.304mm) on Top Layer And Track (41.946mm,19.304mm)(42.022mm,19.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-1(42.672mm,19.304mm) on Top Layer And Track (42.022mm,19.075mm)(42.022mm,19.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C8-1(42.672mm,19.304mm) on Top Layer And Track (42.022mm,19.304mm)(42.098mm,19.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-1(42.672mm,19.304mm) on Top Layer And Track (42.403mm,18.654mm)(43.322mm,18.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-1(42.672mm,19.304mm) on Top Layer And Track (42.403mm,19.954mm)(43.322mm,19.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-1(42.672mm,19.304mm) on Top Layer And Track (43.322mm,18.654mm)(43.322mm,19.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-2(41.372mm,19.304mm) on Top Layer And Track (40.722mm,18.654mm)(40.722mm,19.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-2(41.372mm,19.304mm) on Top Layer And Track (40.722mm,18.654mm)(41.641mm,18.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C8-2(41.372mm,19.304mm) on Top Layer And Track (40.722mm,19.954mm)(41.641mm,19.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C8-2(41.372mm,19.304mm) on Top Layer And Track (41.946mm,19.304mm)(42.022mm,19.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-2(41.372mm,19.304mm) on Top Layer And Track (42.022mm,19.075mm)(42.022mm,19.532mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C8-2(41.372mm,19.304mm) on Top Layer And Track (42.022mm,19.304mm)(42.098mm,19.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-1(41.021mm,13.32mm) on Top Layer And Track (40.371mm,12.67mm)(40.371mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-1(41.021mm,13.32mm) on Top Layer And Track (40.371mm,12.67mm)(41.671mm,12.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-1(41.021mm,13.32mm) on Top Layer And Track (40.792mm,13.97mm)(41.25mm,13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C9-1(41.021mm,13.32mm) on Top Layer And Track (41.021mm,13.894mm)(41.021mm,13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-1(41.021mm,13.32mm) on Top Layer And Track (41.021mm,13.97mm)(41.021mm,14.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-1(41.021mm,13.32mm) on Top Layer And Track (41.671mm,12.67mm)(41.671mm,13.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-2(41.021mm,14.62mm) on Top Layer And Track (40.371mm,14.351mm)(40.371mm,15.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-2(41.021mm,14.62mm) on Top Layer And Track (40.371mm,15.27mm)(41.671mm,15.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-2(41.021mm,14.62mm) on Top Layer And Track (40.792mm,13.97mm)(41.25mm,13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C9-2(41.021mm,14.62mm) on Top Layer And Track (41.021mm,13.894mm)(41.021mm,13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad C9-2(41.021mm,14.62mm) on Top Layer And Track (41.021mm,13.97mm)(41.021mm,14.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C9-2(41.021mm,14.62mm) on Top Layer And Track (41.671mm,14.351mm)(41.671mm,15.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad CAN1-0(98.473mm,38.937mm) on Top Layer And Track (95.504mm,38.628mm)(96.774mm,38.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad CAN1-0(98.473mm,38.937mm) on Top Layer And Track (99.695mm,39.705mm)(99.695mm,43.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad CAN1-0(98.473mm,43.887mm) on Top Layer And Track (95.504mm,44.216mm)(96.774mm,44.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad CAN1-0(98.473mm,43.887mm) on Top Layer And Track (99.695mm,39.705mm)(99.695mm,43.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad CAN1-1(95.123mm,40.787mm) on Top Layer And Track (95.504mm,38.628mm)(95.504mm,40.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad CAN1-2(95.123mm,42.037mm) on Top Layer And Track (95.504mm,42.692mm)(95.504mm,44.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D10-1(32.131mm,25.349mm) on Bottom Layer And Track (31.445mm,22.5mm)(31.445mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D10-1(32.131mm,25.349mm) on Bottom Layer And Track (31.496mm,24.536mm)(32.761mm,24.536mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D10-1(32.131mm,25.349mm) on Bottom Layer And Track (32.842mm,22.5mm)(32.842mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D10-2(32.131mm,21.641mm) on Bottom Layer And Track (31.445mm,22.5mm)(31.445mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D10-2(32.131mm,21.641mm) on Bottom Layer And Track (31.501mm,22.5mm)(32.761mm,22.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D10-2(32.131mm,21.641mm) on Bottom Layer And Track (32.842mm,22.5mm)(32.842mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D11-1(51.308mm,25.349mm) on Bottom Layer And Track (50.622mm,22.5mm)(50.622mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D11-1(51.308mm,25.349mm) on Bottom Layer And Track (50.673mm,24.536mm)(51.938mm,24.536mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D11-1(51.308mm,25.349mm) on Bottom Layer And Track (52.019mm,22.5mm)(52.019mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D11-2(51.308mm,21.641mm) on Bottom Layer And Track (50.622mm,22.5mm)(50.622mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D11-2(51.308mm,21.641mm) on Bottom Layer And Track (50.678mm,22.5mm)(51.938mm,22.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D11-2(51.308mm,21.641mm) on Bottom Layer And Track (52.019mm,22.5mm)(52.019mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D12-1(70.485mm,25.349mm) on Bottom Layer And Track (69.799mm,22.5mm)(69.799mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D12-1(70.485mm,25.349mm) on Bottom Layer And Track (69.85mm,24.536mm)(71.115mm,24.536mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D12-1(70.485mm,25.349mm) on Bottom Layer And Track (71.196mm,22.5mm)(71.196mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D12-2(70.485mm,21.641mm) on Bottom Layer And Track (69.799mm,22.5mm)(69.799mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D12-2(70.485mm,21.641mm) on Bottom Layer And Track (69.855mm,22.5mm)(71.115mm,22.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D12-2(70.485mm,21.641mm) on Bottom Layer And Track (71.196mm,22.5mm)(71.196mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D13-1(37.465mm,63.881mm) on Top Layer And Track (36.449mm,62.992mm)(36.449mm,64.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D13-1(37.465mm,63.881mm) on Top Layer And Track (36.449mm,62.992mm)(38.227mm,62.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D13-1(37.465mm,63.881mm) on Top Layer And Track (36.449mm,64.77mm)(38.227mm,64.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D13-2(40.005mm,63.881mm) on Top Layer And Track (39.243mm,62.992mm)(41.402mm,62.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D13-2(40.005mm,63.881mm) on Top Layer And Track (39.243mm,64.77mm)(41.402mm,64.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D13-2(40.005mm,63.881mm) on Top Layer And Track (41.021mm,62.992mm)(41.021mm,64.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D2-1(74.803mm,62.103mm) on Top Layer And Track (73.914mm,61.087mm)(73.914mm,62.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D2-1(74.803mm,62.103mm) on Top Layer And Track (73.914mm,61.087mm)(75.692mm,61.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D2-1(74.803mm,62.103mm) on Top Layer And Track (75.692mm,61.087mm)(75.692mm,62.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D2-2(74.803mm,64.643mm) on Top Layer And Track (73.914mm,63.881mm)(73.914mm,66.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D2-2(74.803mm,64.643mm) on Top Layer And Track (73.914mm,65.659mm)(75.692mm,65.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D2-2(74.803mm,64.643mm) on Top Layer And Track (75.692mm,63.881mm)(75.692mm,66.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D3-1(78.74mm,62.103mm) on Top Layer And Track (77.851mm,61.087mm)(77.851mm,62.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D3-1(78.74mm,62.103mm) on Top Layer And Track (77.851mm,61.087mm)(79.629mm,61.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D3-1(78.74mm,62.103mm) on Top Layer And Track (79.629mm,61.087mm)(79.629mm,62.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D3-2(78.74mm,64.643mm) on Top Layer And Track (77.851mm,63.881mm)(77.851mm,66.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D3-2(78.74mm,64.643mm) on Top Layer And Track (77.851mm,65.659mm)(79.629mm,65.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D3-2(78.74mm,64.643mm) on Top Layer And Track (79.629mm,63.881mm)(79.629mm,66.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D4-1(70.739mm,62.103mm) on Top Layer And Track (69.85mm,61.087mm)(69.85mm,62.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D4-1(70.739mm,62.103mm) on Top Layer And Track (69.85mm,61.087mm)(71.628mm,61.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D4-1(70.739mm,62.103mm) on Top Layer And Track (71.628mm,61.087mm)(71.628mm,62.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D4-2(70.739mm,64.643mm) on Top Layer And Track (69.85mm,63.881mm)(69.85mm,66.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D4-2(70.739mm,64.643mm) on Top Layer And Track (69.85mm,65.659mm)(71.628mm,65.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D4-2(70.739mm,64.643mm) on Top Layer And Track (71.628mm,63.881mm)(71.628mm,66.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D5-1(13.335mm,44.399mm) on Bottom Layer And Track (12.649mm,41.55mm)(12.649mm,43.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D5-1(13.335mm,44.399mm) on Bottom Layer And Track (12.7mm,43.586mm)(13.965mm,43.586mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D5-1(13.335mm,44.399mm) on Bottom Layer And Track (14.046mm,41.55mm)(14.046mm,43.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D5-2(13.335mm,40.691mm) on Bottom Layer And Track (12.649mm,41.55mm)(12.649mm,43.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D5-2(13.335mm,40.691mm) on Bottom Layer And Track (12.705mm,41.55mm)(13.965mm,41.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D5-2(13.335mm,40.691mm) on Bottom Layer And Track (14.046mm,41.55mm)(14.046mm,43.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D6-1(32.512mm,44.399mm) on Bottom Layer And Track (31.826mm,41.55mm)(31.826mm,43.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D6-1(32.512mm,44.399mm) on Bottom Layer And Track (31.877mm,43.586mm)(33.142mm,43.586mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D6-1(32.512mm,44.399mm) on Bottom Layer And Track (33.223mm,41.55mm)(33.223mm,43.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D6-2(32.512mm,40.691mm) on Bottom Layer And Track (31.826mm,41.55mm)(31.826mm,43.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D6-2(32.512mm,40.691mm) on Bottom Layer And Track (31.882mm,41.55mm)(33.142mm,41.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D6-2(32.512mm,40.691mm) on Bottom Layer And Track (33.223mm,41.55mm)(33.223mm,43.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D7-1(51.562mm,44.399mm) on Bottom Layer And Track (50.876mm,41.55mm)(50.876mm,43.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D7-1(51.562mm,44.399mm) on Bottom Layer And Track (50.927mm,43.586mm)(52.192mm,43.586mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D7-1(51.562mm,44.399mm) on Bottom Layer And Track (52.273mm,41.55mm)(52.273mm,43.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D7-2(51.562mm,40.691mm) on Bottom Layer And Track (50.876mm,41.55mm)(50.876mm,43.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D7-2(51.562mm,40.691mm) on Bottom Layer And Track (50.932mm,41.55mm)(52.192mm,41.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D7-2(51.562mm,40.691mm) on Bottom Layer And Track (52.273mm,41.55mm)(52.273mm,43.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D8-1(70.231mm,44.45mm) on Bottom Layer And Track (69.545mm,41.601mm)(69.545mm,43.641mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D8-1(70.231mm,44.45mm) on Bottom Layer And Track (69.596mm,43.637mm)(70.861mm,43.637mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D8-1(70.231mm,44.45mm) on Bottom Layer And Track (70.942mm,41.601mm)(70.942mm,43.641mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D8-2(70.231mm,40.742mm) on Bottom Layer And Track (69.545mm,41.601mm)(69.545mm,43.641mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D8-2(70.231mm,40.742mm) on Bottom Layer And Track (69.601mm,41.601mm)(70.861mm,41.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D8-2(70.231mm,40.742mm) on Bottom Layer And Track (70.942mm,41.601mm)(70.942mm,43.641mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D9-1(13.335mm,25.349mm) on Bottom Layer And Track (12.649mm,22.5mm)(12.649mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D9-1(13.335mm,25.349mm) on Bottom Layer And Track (12.7mm,24.536mm)(13.965mm,24.536mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D9-1(13.335mm,25.349mm) on Bottom Layer And Track (14.046mm,22.5mm)(14.046mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D9-2(13.335mm,21.641mm) on Bottom Layer And Track (12.649mm,22.5mm)(12.649mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D9-2(13.335mm,21.641mm) on Bottom Layer And Track (12.705mm,22.5mm)(13.965mm,22.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D9-2(13.335mm,21.641mm) on Bottom Layer And Track (14.046mm,22.5mm)(14.046mm,24.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB1-1(83.82mm,62.357mm) on Top Layer And Track (82.868mm,61.214mm)(82.868mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB1-1(83.82mm,62.357mm) on Top Layer And Track (82.868mm,61.214mm)(83.883mm,61.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB1-1(83.82mm,62.357mm) on Top Layer And Track (82.868mm,63.5mm)(83.883mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB1-1(83.82mm,62.357mm) on Top Layer And Track (83.249mm,63.5mm)(85.534mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB1-2(87.249mm,62.357mm) on Top Layer And Track (85.534mm,61.214mm)(87.82mm,61.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB1-2(87.249mm,62.357mm) on Top Layer And Track (87.186mm,61.214mm)(88.201mm,61.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB1-2(87.249mm,62.357mm) on Top Layer And Track (87.186mm,63.5mm)(88.201mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB1-2(87.249mm,62.357mm) on Top Layer And Track (88.201mm,61.214mm)(88.201mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB2-1(87.312mm,64.897mm) on Top Layer And Track (85.598mm,63.754mm)(87.884mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB2-1(87.312mm,64.897mm) on Top Layer And Track (87.249mm,63.754mm)(88.265mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB2-1(87.312mm,64.897mm) on Top Layer And Track (87.249mm,66.04mm)(88.265mm,66.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB2-1(87.312mm,64.897mm) on Top Layer And Track (88.265mm,63.754mm)(88.265mm,66.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB2-2(83.883mm,64.897mm) on Top Layer And Track (82.931mm,63.754mm)(82.931mm,66.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB2-2(83.883mm,64.897mm) on Top Layer And Track (82.931mm,63.754mm)(83.947mm,63.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB2-2(83.883mm,64.897mm) on Top Layer And Track (82.931mm,66.04mm)(83.947mm,66.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad FUSB2-2(83.883mm,64.897mm) on Top Layer And Track (83.312mm,66.04mm)(85.598mm,66.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad HC-1-1(7.812mm,60.198mm) on Top Layer And Track (0.753mm,60.301mm)(7.052mm,60.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad HC-1-10(21.312mm,60.198mm) on Top Layer And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad HC-1-11(22.812mm,60.198mm) on Top Layer And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad HC-1-12(24.312mm,60.198mm) on Top Layer And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad HC-1-13(25.812mm,60.198mm) on Top Layer And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad HC-1-13(25.812mm,60.198mm) on Top Layer And Track (26.585mm,60.301mm)(27.702mm,60.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad HC-1-14(27.812mm,61.698mm) on Top Layer And Track (27.702mm,60.301mm)(27.702mm,60.936mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad HC-1-21(27.812mm,72.198mm) on Top Layer And Track (27.702mm,72.95mm)(27.702mm,73.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad HC-1-22(25.812mm,73.698mm) on Top Layer And Track (26.585mm,73.585mm)(27.702mm,73.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad HC-1-34(7.812mm,73.698mm) on Top Layer And Track (0.753mm,73.585mm)(7.052mm,73.585mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad HC-1-4(12.312mm,60.198mm) on Top Layer And Track (12.795mm,21.086mm)(12.795mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.019mm < 0.254mm) Between Pad HC-1-4(12.312mm,60.198mm) on Top Layer And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.019mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad HC-1-5(13.812mm,60.198mm) on Top Layer And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad HC-1-6(15.312mm,60.198mm) on Top Layer And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad HC-1-7(16.812mm,60.198mm) on Top Layer And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad HC-1-8(18.312mm,60.198mm) on Top Layer And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad HC-1-9(19.812mm,60.198mm) on Top Layer And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad INPUT1-1(12.874mm,53.935mm) on Multi-Layer And Track (12.795mm,21.086mm)(12.795mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad INPUT1-1(12.874mm,53.935mm) on Multi-Layer And Track (14.398mm,46.342mm)(14.398mm,56.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad INPUT1-2(12.874mm,48.935mm) on Multi-Layer And Text "+" (12.112mm,47.458mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad INPUT1-2(12.874mm,48.935mm) on Multi-Layer And Text "D5" (15.164mm,45.822mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad INPUT1-2(12.874mm,48.935mm) on Multi-Layer And Track (12.795mm,21.086mm)(12.795mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad INPUT1-2(12.874mm,48.935mm) on Multi-Layer And Track (14.398mm,46.342mm)(14.398mm,56.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad J1-1(80.098mm,20.701mm) on Top Layer And Track (12.795mm,21.086mm)(88.995mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad J1-2(80.098mm,19.431mm) on Top Layer And Track (77.724mm,19.075mm)(79.043mm,19.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad J1-2(80.098mm,19.431mm) on Top Layer And Track (79.043mm,17.247mm)(79.043mm,19.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad J1-3(80.098mm,18.161mm) on Top Layer And Track (79.043mm,17.247mm)(79.043mm,19.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad J1-4(80.098mm,16.891mm) on Top Layer And Track (77.724mm,17.247mm)(79.043mm,17.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad J1-4(80.098mm,16.891mm) on Top Layer And Track (79.043mm,17.247mm)(79.043mm,19.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad J1-6(85.598mm,18.161mm) on Top Layer And Track (86.616mm,17.526mm)(86.616mm,18.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad J1-7(85.598mm,19.431mm) on Top Layer And Track (86.616mm,19.431mm)(86.616mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad J1-8(85.598mm,20.701mm) on Top Layer And Track (12.795mm,21.086mm)(88.995mm,21.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad JTAG_SW-0(58.614mm,72.39mm) on Top Layer And Track (57.797mm,70.256mm)(57.797mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad JTAG_SW-0(67.878mm,72.39mm) on Top Layer And Track (68.479mm,70.256mm)(68.479mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad JTAG_SW-1(65.135mm,69.579mm) on Top Layer And Track (65.812mm,70.256mm)(68.479mm,70.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad OLED1-0(98.473mm,46.998mm) on Top Layer And Track (95.504mm,46.689mm)(96.774mm,46.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad OLED1-0(98.473mm,46.998mm) on Top Layer And Track (99.695mm,47.766mm)(99.695mm,57.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad OLED1-0(98.473mm,58.198mm) on Top Layer And Track (95.504mm,58.5mm)(96.774mm,58.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad OLED1-0(98.473mm,58.198mm) on Top Layer And Track (99.695mm,47.766mm)(99.695mm,57.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad OLED1-1(95.123mm,48.848mm) on Top Layer And Track (95.504mm,46.689mm)(95.504mm,48.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad Q1-1(5.327mm,41.082mm) on Top Layer And Track (5.777mm,39.818mm)(5.777mm,40.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad Q1-2(5.327mm,39.182mm) on Top Layer And Track (5.777mm,39.818mm)(5.777mm,40.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad Q1-3(7.627mm,40.132mm) on Top Layer And Track (7.177mm,38.632mm)(7.177mm,39.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad Q1-3(7.627mm,40.132mm) on Top Layer And Track (7.177mm,40.768mm)(7.177mm,41.632mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(74.803mm,60.101mm) on Top Layer And Track (74.153mm,58.151mm)(74.153mm,60.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(74.803mm,60.101mm) on Top Layer And Track (74.153mm,60.751mm)(75.453mm,60.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-1(74.803mm,60.101mm) on Top Layer And Track (75.453mm,58.151mm)(75.453mm,60.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(74.803mm,58.801mm) on Top Layer And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(74.803mm,58.801mm) on Top Layer And Track (74.153mm,58.151mm)(74.153mm,60.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(74.803mm,58.801mm) on Top Layer And Track (74.153mm,58.151mm)(75.453mm,58.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R10-2(74.803mm,58.801mm) on Top Layer And Track (75.453mm,58.151mm)(75.453mm,60.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(78.74mm,60.086mm) on Top Layer And Track (78.09mm,58.136mm)(78.09mm,60.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(78.74mm,60.086mm) on Top Layer And Track (78.09mm,60.736mm)(79.39mm,60.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-1(78.74mm,60.086mm) on Top Layer And Track (79.39mm,58.136mm)(79.39mm,60.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Pad R11-2(78.74mm,58.786mm) on Top Layer And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(78.74mm,58.786mm) on Top Layer And Track (78.09mm,58.136mm)(78.09mm,60.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(78.74mm,58.786mm) on Top Layer And Track (78.09mm,58.136mm)(79.39mm,58.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R11-2(78.74mm,58.786mm) on Top Layer And Track (79.39mm,58.136mm)(79.39mm,60.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-1(98.171mm,72.786mm) on Top Layer And Track (97.521mm,70.836mm)(97.521mm,73.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-1(98.171mm,72.786mm) on Top Layer And Track (97.521mm,73.436mm)(98.821mm,73.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-1(98.171mm,72.786mm) on Top Layer And Track (98.821mm,70.836mm)(98.821mm,73.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-2(98.171mm,71.486mm) on Top Layer And Track (97.521mm,70.836mm)(97.521mm,73.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-2(98.171mm,71.486mm) on Top Layer And Track (97.521mm,70.836mm)(98.821mm,70.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R12-2(98.171mm,71.486mm) on Top Layer And Track (98.821mm,70.836mm)(98.821mm,73.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-1(96.52mm,72.786mm) on Top Layer And Track (95.87mm,70.836mm)(95.87mm,73.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-1(96.52mm,72.786mm) on Top Layer And Track (95.87mm,73.436mm)(97.17mm,73.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-1(96.52mm,72.786mm) on Top Layer And Track (97.17mm,70.836mm)(97.17mm,73.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-2(96.52mm,71.486mm) on Top Layer And Track (95.87mm,70.836mm)(95.87mm,73.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-2(96.52mm,71.486mm) on Top Layer And Track (95.87mm,70.836mm)(97.17mm,70.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R13-2(96.52mm,71.486mm) on Top Layer And Track (97.17mm,70.836mm)(97.17mm,73.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-1(59.152mm,12.446mm) on Top Layer And Track (58.502mm,11.796mm)(58.502mm,13.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-1(59.152mm,12.446mm) on Top Layer And Track (58.502mm,11.796mm)(61.102mm,11.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-1(59.152mm,12.446mm) on Top Layer And Track (58.502mm,13.096mm)(61.102mm,13.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-2(60.452mm,12.446mm) on Top Layer And Track (58.502mm,11.796mm)(61.102mm,11.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-2(60.452mm,12.446mm) on Top Layer And Track (58.502mm,13.096mm)(61.102mm,13.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R14-2(60.452mm,12.446mm) on Top Layer And Track (61.102mm,11.796mm)(61.102mm,13.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-1(59.167mm,9.398mm) on Top Layer And Track (58.517mm,10.048mm)(61.117mm,10.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-1(59.167mm,9.398mm) on Top Layer And Track (58.517mm,8.748mm)(58.517mm,10.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-1(59.167mm,9.398mm) on Top Layer And Track (58.517mm,8.748mm)(61.117mm,8.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-2(60.467mm,9.398mm) on Top Layer And Track (58.517mm,10.048mm)(61.117mm,10.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-2(60.467mm,9.398mm) on Top Layer And Track (58.517mm,8.748mm)(61.117mm,8.748mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R15-2(60.467mm,9.398mm) on Top Layer And Track (61.117mm,8.748mm)(61.117mm,10.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-1(59.167mm,10.922mm) on Top Layer And Track (58.517mm,10.272mm)(58.517mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-1(59.167mm,10.922mm) on Top Layer And Track (58.517mm,10.272mm)(61.117mm,10.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-1(59.167mm,10.922mm) on Top Layer And Track (58.517mm,11.572mm)(61.117mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-2(60.467mm,10.922mm) on Top Layer And Track (58.517mm,10.272mm)(61.117mm,10.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-2(60.467mm,10.922mm) on Top Layer And Track (58.517mm,11.572mm)(61.117mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R16-2(60.467mm,10.922mm) on Top Layer And Track (61.117mm,10.272mm)(61.117mm,11.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-1(59.182mm,7.874mm) on Top Layer And Track (58.532mm,7.224mm)(58.532mm,8.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-1(59.182mm,7.874mm) on Top Layer And Track (58.532mm,7.224mm)(61.132mm,7.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-1(59.182mm,7.874mm) on Top Layer And Track (58.532mm,8.524mm)(61.132mm,8.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-2(60.482mm,7.874mm) on Top Layer And Track (58.532mm,7.224mm)(61.132mm,7.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-2(60.482mm,7.874mm) on Top Layer And Track (58.532mm,8.524mm)(61.132mm,8.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R17-2(60.482mm,7.874mm) on Top Layer And Track (61.132mm,7.224mm)(61.132mm,8.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-1(30.084mm,69.596mm) on Top Layer And Track (29.434mm,68.946mm)(29.434mm,70.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-1(30.084mm,69.596mm) on Top Layer And Track (29.434mm,68.946mm)(32.034mm,68.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-1(30.084mm,69.596mm) on Top Layer And Track (29.434mm,70.246mm)(32.034mm,70.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-2(31.384mm,69.596mm) on Top Layer And Track (29.434mm,68.946mm)(32.034mm,68.946mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-2(31.384mm,69.596mm) on Top Layer And Track (29.434mm,70.246mm)(32.034mm,70.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R18-2(31.384mm,69.596mm) on Top Layer And Track (32.034mm,68.946mm)(32.034mm,70.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-1(33.894mm,65.532mm) on Top Layer And Track (33.244mm,64.882mm)(33.244mm,66.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-1(33.894mm,65.532mm) on Top Layer And Track (33.244mm,64.882mm)(35.844mm,64.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-1(33.894mm,65.532mm) on Top Layer And Track (33.244mm,66.182mm)(35.844mm,66.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-2(35.194mm,65.532mm) on Top Layer And Track (33.244mm,64.882mm)(35.844mm,64.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-2(35.194mm,65.532mm) on Top Layer And Track (33.244mm,66.182mm)(35.844mm,66.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R19-2(35.194mm,65.532mm) on Top Layer And Track (35.844mm,64.882mm)(35.844mm,66.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-1(33.894mm,63.881mm) on Top Layer And Track (33.244mm,63.231mm)(33.244mm,64.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-1(33.894mm,63.881mm) on Top Layer And Track (33.244mm,63.231mm)(35.844mm,63.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-1(33.894mm,63.881mm) on Top Layer And Track (33.244mm,64.531mm)(35.844mm,64.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-2(35.194mm,63.881mm) on Top Layer And Track (33.244mm,63.231mm)(35.844mm,63.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-2(35.194mm,63.881mm) on Top Layer And Track (33.244mm,64.531mm)(35.844mm,64.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R20-2(35.194mm,63.881mm) on Top Layer And Track (35.844mm,63.231mm)(35.844mm,64.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-1(52.705mm,1.636mm) on Top Layer And Track (52.055mm,0.986mm)(52.055mm,3.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-1(52.705mm,1.636mm) on Top Layer And Track (52.055mm,0.986mm)(53.355mm,0.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-1(52.705mm,1.636mm) on Top Layer And Track (53.355mm,0.986mm)(53.355mm,3.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-2(52.705mm,2.936mm) on Top Layer And Track (52.055mm,0.986mm)(52.055mm,3.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-2(52.705mm,2.936mm) on Top Layer And Track (52.055mm,3.586mm)(53.355mm,3.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R21-2(52.705mm,2.936mm) on Top Layer And Track (53.355mm,0.986mm)(53.355mm,3.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R22-1(49.149mm,18.4mm) on Top Layer And Track (48.499mm,17.75mm)(48.499mm,20.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R22-1(49.149mm,18.4mm) on Top Layer And Track (48.499mm,17.75mm)(49.799mm,17.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R22-1(49.149mm,18.4mm) on Top Layer And Track (49.799mm,17.75mm)(49.799mm,20.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R22-2(49.149mm,19.7mm) on Top Layer And Track (48.499mm,17.75mm)(48.499mm,20.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R22-2(49.149mm,19.7mm) on Top Layer And Track (48.499mm,20.35mm)(49.799mm,20.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R22-2(49.149mm,19.7mm) on Top Layer And Track (49.799mm,17.75mm)(49.799mm,20.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.049mm < 0.254mm) Between Pad R23-1(87.122mm,18.11mm) on Top Layer And Track (86.616mm,17.526mm)(86.616mm,18.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.049mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R23-1(87.122mm,18.11mm) on Top Layer And Track (86.616mm,17.526mm)(87.632mm,17.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mm < 0.254mm) Between Pad R23-1(87.122mm,18.11mm) on Top Layer And Track (87.632mm,17.526mm)(87.632mm,18.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R23-2(87.124mm,19.494mm) on Top Layer And Track (86.616mm,19.431mm)(86.616mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R23-2(87.124mm,19.494mm) on Top Layer And Track (86.616mm,20.066mm)(87.632mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad R23-2(87.124mm,19.494mm) on Top Layer And Track (87.632mm,19.431mm)(87.632mm,20.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(41.021mm,3.907mm) on Top Layer And Track (40.371mm,3.257mm)(40.371mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(41.021mm,3.907mm) on Top Layer And Track (40.371mm,3.257mm)(41.671mm,3.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-1(41.021mm,3.907mm) on Top Layer And Track (41.671mm,3.257mm)(41.671mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(41.021mm,5.207mm) on Top Layer And Track (40.371mm,3.257mm)(40.371mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(41.021mm,5.207mm) on Top Layer And Track (40.371mm,5.857mm)(41.671mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R4-2(41.021mm,5.207mm) on Top Layer And Track (41.671mm,3.257mm)(41.671mm,5.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(64.77mm,64.105mm) on Top Layer And Track (64.12mm,63.455mm)(64.12mm,66.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(64.77mm,64.105mm) on Top Layer And Track (64.12mm,63.455mm)(65.42mm,63.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-1(64.77mm,64.105mm) on Top Layer And Track (65.42mm,63.455mm)(65.42mm,66.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(64.77mm,65.405mm) on Top Layer And Track (64.12mm,63.455mm)(64.12mm,66.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(64.77mm,65.405mm) on Top Layer And Track (64.12mm,66.055mm)(65.42mm,66.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R5-2(64.77mm,65.405mm) on Top Layer And Track (65.42mm,63.455mm)(65.42mm,66.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(63.246mm,64.105mm) on Top Layer And Track (62.596mm,63.455mm)(62.596mm,66.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(63.246mm,64.105mm) on Top Layer And Track (62.596mm,63.455mm)(63.896mm,63.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-1(63.246mm,64.105mm) on Top Layer And Track (63.896mm,63.455mm)(63.896mm,66.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(63.246mm,65.405mm) on Top Layer And Track (62.596mm,63.455mm)(62.596mm,66.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(63.246mm,65.405mm) on Top Layer And Track (62.596mm,66.055mm)(63.896mm,66.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R6-2(63.246mm,65.405mm) on Top Layer And Track (63.896mm,63.455mm)(63.896mm,66.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(9.398mm,40.132mm) on Top Layer And Track (8.748mm,39.482mm)(11.348mm,39.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(9.398mm,40.132mm) on Top Layer And Track (8.748mm,39.482mm)(8.748mm,40.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-1(9.398mm,40.132mm) on Top Layer And Track (8.748mm,40.782mm)(11.348mm,40.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(10.698mm,40.132mm) on Top Layer And Track (11.348mm,39.482mm)(11.348mm,40.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(10.698mm,40.132mm) on Top Layer And Track (8.748mm,39.482mm)(11.348mm,39.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R7-2(10.698mm,40.132mm) on Top Layer And Track (8.748mm,40.782mm)(11.348mm,40.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-1(3.81mm,39.37mm) on Top Layer And Track (3.16mm,38.72mm)(3.16mm,41.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-1(3.81mm,39.37mm) on Top Layer And Track (3.16mm,38.72mm)(4.46mm,38.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-1(3.81mm,39.37mm) on Top Layer And Track (4.46mm,38.72mm)(4.46mm,41.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-2(3.81mm,40.67mm) on Top Layer And Track (3.16mm,38.72mm)(3.16mm,41.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-2(3.81mm,40.67mm) on Top Layer And Track (3.16mm,41.32mm)(4.46mm,41.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R8-2(3.81mm,40.67mm) on Top Layer And Track (4.46mm,38.72mm)(4.46mm,41.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(70.739mm,60.086mm) on Top Layer And Track (70.089mm,58.136mm)(70.089mm,60.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(70.739mm,60.086mm) on Top Layer And Track (70.089mm,60.736mm)(71.389mm,60.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-1(70.739mm,60.086mm) on Top Layer And Track (71.389mm,58.136mm)(71.389mm,60.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Pad R9-2(70.739mm,58.786mm) on Top Layer And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(70.739mm,58.786mm) on Top Layer And Track (70.089mm,58.136mm)(70.089mm,60.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(70.739mm,58.786mm) on Top Layer And Track (70.089mm,58.136mm)(71.389mm,58.136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad R9-2(70.739mm,58.786mm) on Top Layer And Track (71.389mm,58.136mm)(71.389mm,60.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad REST1-1(41.003mm,11.521mm) on Top Layer And Track (39.228mm,11.371mm)(40.528mm,11.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad REST1-1(41.003mm,11.521mm) on Top Layer And Track (41.478mm,7.171mm)(41.478mm,11.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad REST1-1(41.003mm,7.021mm) on Top Layer And Track (39.228mm,7.171mm)(40.528mm,7.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad REST1-1(41.003mm,7.021mm) on Top Layer And Track (41.478mm,7.171mm)(41.478mm,11.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad REST1-2(38.753mm,11.521mm) on Top Layer And Track (38.278mm,7.171mm)(38.278mm,11.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad REST1-2(38.753mm,11.521mm) on Top Layer And Track (39.228mm,11.371mm)(40.528mm,11.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad REST1-2(38.753mm,7.021mm) on Top Layer And Track (38.278mm,7.171mm)(38.278mm,11.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad REST1-2(38.753mm,7.021mm) on Top Layer And Track (39.228mm,7.171mm)(40.528mm,7.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad SRES-1(42.708mm,65.514mm) on Top Layer And Track (42.858mm,63.739mm)(42.858mm,65.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad SRES-1(42.708mm,65.514mm) on Top Layer And Track (42.858mm,65.989mm)(47.058mm,65.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad SRES-1(47.208mm,65.514mm) on Top Layer And Track (42.858mm,65.989mm)(47.058mm,65.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad SRES-1(47.208mm,65.514mm) on Top Layer And Track (47.058mm,63.739mm)(47.058mm,65.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad SRES-2(42.708mm,63.264mm) on Top Layer And Track (42.858mm,62.789mm)(47.058mm,62.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad SRES-2(42.708mm,63.264mm) on Top Layer And Track (42.858mm,63.739mm)(42.858mm,65.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad SRES-2(47.208mm,63.264mm) on Top Layer And Track (42.858mm,62.789mm)(47.058mm,62.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.036mm < 0.254mm) Between Pad SRES-2(47.208mm,63.264mm) on Top Layer And Track (47.058mm,63.739mm)(47.058mm,65.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.036mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad U1-18(47.677mm,5.245mm) on Top Layer And Track (47.61mm,3.16mm)(47.61mm,4.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad U1-18(47.677mm,5.245mm) on Top Layer And Track (47.61mm,4.079mm)(48.91mm,4.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad U1-19(48.177mm,5.245mm) on Top Layer And Track (47.61mm,4.079mm)(48.91mm,4.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad U1-20(48.677mm,5.245mm) on Top Layer And Track (47.61mm,4.079mm)(48.91mm,4.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad U1-20(48.677mm,5.245mm) on Top Layer And Track (48.91mm,3.16mm)(48.91mm,4.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad U1-21(49.177mm,5.245mm) on Top Layer And Track (47.61mm,4.079mm)(48.91mm,4.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad U1-21(49.177mm,5.245mm) on Top Layer And Track (48.91mm,3.16mm)(48.91mm,4.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-4(5.461mm,27.1mm) on Top Layer And Track (2.135mm,25.701mm)(8.787mm,25.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad UART5-0(46.676mm,72.39mm) on Top Layer And Track (45.859mm,70.256mm)(45.859mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad UART5-0(55.94mm,72.39mm) on Top Layer And Track (56.541mm,70.256mm)(56.541mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad UART5-1(53.197mm,69.579mm) on Top Layer And Track (53.874mm,70.256mm)(56.541mm,70.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad USART1-0(81.855mm,72.39mm) on Top Layer And Track (81.038mm,70.256mm)(81.038mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad USART1-0(91.119mm,72.39mm) on Top Layer And Track (91.72mm,70.256mm)(91.72mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad USART1-1(88.376mm,69.579mm) on Top Layer And Track (89.053mm,70.256mm)(91.72mm,70.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad USART3-0(70.298mm,72.39mm) on Top Layer And Track (69.481mm,70.256mm)(69.481mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad USART3-0(79.562mm,72.39mm) on Top Layer And Track (80.163mm,70.256mm)(80.163mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad USART3-1(76.819mm,69.579mm) on Top Layer And Track (77.496mm,70.256mm)(80.163mm,70.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad USB-1(92.898mm,60.927mm) on Multi-Layer And Track (93.63mm,60.577mm)(95.567mm,60.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad USB-2(92.898mm,68.867mm) on Multi-Layer And Text "USB" (94.869mm,69.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad USB-2(92.898mm,68.867mm) on Multi-Layer And Track (93.63mm,69.217mm)(95.567mm,69.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USB-A1(91.773mm,62.272mm) on Top Layer And Track (91.567mm,61.228mm)(91.567mm,61.891mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad USB-A12(91.773mm,67.772mm) on Top Layer And Track (91.567mm,68.153mm)(91.567mm,68.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad Y1-1(37.211mm,17.454mm) on Top Layer And Track (36.754mm,18.165mm)(36.754mm,18.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad Y1-1(37.211mm,17.454mm) on Top Layer And Track (38.049mm,17.124mm)(38.684mm,17.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad Y1-2(39.511mm,17.454mm) on Top Layer And Text "C3" (41.91mm,15.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad Y1-2(39.511mm,17.454mm) on Top Layer And Track (38.049mm,17.124mm)(38.684mm,17.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad Y1-2(39.511mm,17.454mm) on Top Layer And Track (39.954mm,18.165mm)(39.954mm,18.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad Y1-3(39.511mm,19.304mm) on Top Layer And Track (38.049mm,19.624mm)(38.684mm,19.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad Y1-3(39.511mm,19.304mm) on Top Layer And Track (39.954mm,18.165mm)(39.954mm,18.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad Y1-4(37.211mm,19.304mm) on Top Layer And Track (36.754mm,18.165mm)(36.754mm,18.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad Y1-4(37.211mm,19.304mm) on Top Layer And Track (38.049mm,19.624mm)(38.684mm,19.624mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
Rule Violations :475

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Arc (2.874mm,45.935mm) on Top Overlay And Text "INPUT1" (0.763mm,42.291mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Arc (53.213mm,62.357mm) on Top Overlay And Text "UART5" (47.753mm,66.802mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Area Fill (86.743mm,18.669mm) (87.505mm,18.923mm) on Top Overlay And Text "R23" (89.408mm,16.765mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+" (12.112mm,47.458mm) on Top Overlay And Track (12.795mm,21.086mm)(12.795mm,59.186mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "1" (13.259mm,55.905mm) on Top Overlay And Track (9.445mm,56.475mm)(14.398mm,56.475mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "5" (12.751mm,36.855mm) on Top Overlay And Track (12.795mm,21.086mm)(12.795mm,59.186mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "AT_Config1" (31.625mm,66.929mm) on Top Overlay And Text "D13" (36.45mm,65.024mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "AT_Config1" (31.625mm,66.929mm) on Top Overlay And Track (42.858mm,65.989mm)(47.058mm,65.989mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "C1" (42.164mm,11.557mm) on Top Overlay And Track (42.276mm,8.255mm)(42.276mm,9.174mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "C1" (42.164mm,11.557mm) on Top Overlay And Track (42.276mm,9.174mm)(43.576mm,9.174mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "C10" (6.985mm,15.366mm) on Top Overlay And Track (6.833mm,15.699mm)(8.662mm,15.699mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "C11" (9.271mm,15.366mm) on Top Overlay And Track (10.82mm,15.699mm)(10.82mm,17.018mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "C11" (9.271mm,15.366mm) on Top Overlay And Track (8.992mm,15.699mm)(10.821mm,15.699mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "C12" (4.826mm,15.366mm) on Top Overlay And Track (4.674mm,15.699mm)(6.503mm,15.699mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "C13" (6.731mm,32.892mm) on Top Overlay And Track (4.547mm,29.222mm)(6.375mm,29.222mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "C13" (6.731mm,32.892mm) on Top Overlay And Track (4.547mm,32.622mm)(6.375mm,32.622mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "C13" (6.731mm,32.892mm) on Top Overlay And Track (6.375mm,29.222mm)(6.375mm,30.541mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "C13" (6.731mm,32.892mm) on Top Overlay And Track (6.375mm,31.303mm)(6.375mm,32.622mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "C2" (45.72mm,3.937mm) on Top Overlay And Track (47.61mm,1.479mm)(47.61mm,2.398mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "C2" (45.72mm,3.937mm) on Top Overlay And Track (47.61mm,1.479mm)(48.91mm,1.479mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "C2" (45.72mm,3.937mm) on Top Overlay And Track (47.61mm,3.16mm)(47.61mm,4.079mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "C3" (41.91mm,15.621mm) on Top Overlay And Track (40.371mm,14.351mm)(40.371mm,15.27mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "C3" (41.91mm,15.621mm) on Top Overlay And Track (40.371mm,15.27mm)(41.671mm,15.27mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "C3" (41.91mm,15.621mm) on Top Overlay And Track (41.671mm,14.351mm)(41.671mm,15.27mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "C3" (41.91mm,15.621mm) on Top Overlay And Track (42.246mm,15.733mm)(42.246mm,17.033mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C3" (41.91mm,15.621mm) on Top Overlay And Track (42.246mm,15.733mm)(43.165mm,15.733mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "C4" (56.769mm,1.143mm) on Top Overlay And Track (53.579mm,3.601mm)(54.879mm,3.601mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "C4" (56.769mm,1.143mm) on Top Overlay And Track (54.879mm,1.001mm)(54.879mm,1.92mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "C4" (56.769mm,1.143mm) on Top Overlay And Track (54.879mm,2.682mm)(54.879mm,3.601mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "C5" (61.468mm,13.335mm) on Top Overlay And Text "R14" (61.469mm,11.43mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "C5" (61.468mm,13.335mm) on Top Overlay And Track (60.213mm,13.32mm)(61.132mm,13.32mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "C5" (61.468mm,13.335mm) on Top Overlay And Track (60.213mm,14.62mm)(61.132mm,14.62mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "C5" (61.468mm,13.335mm) on Top Overlay And Track (61.132mm,13.32mm)(61.132mm,14.62mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "C6" (72.771mm,17.399mm) on Top Overlay And Track (75.643mm,17.247mm)(75.643mm,19.076mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C6" (72.771mm,17.399mm) on Top Overlay And Track (75.643mm,19.075mm)(76.962mm,19.075mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "C7" (33.528mm,18.415mm) on Top Overlay And Track (33.229mm,18.049mm)(34.148mm,18.049mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "C7" (33.528mm,18.415mm) on Top Overlay And Track (34.91mm,18.049mm)(35.829mm,18.049mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (43.307mm,21.844mm) on Top Overlay And Track (12.795mm,21.086mm)(88.995mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.244mm < 0.254mm) Between Text "C8" (43.307mm,21.844mm) on Top Overlay And Track (40.722mm,18.654mm)(40.722mm,19.954mm) on Top Overlay Silk Text to Silk Clearance [0.244mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "C8" (43.307mm,21.844mm) on Top Overlay And Track (40.722mm,19.954mm)(41.641mm,19.954mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "C8" (43.307mm,21.844mm) on Top Overlay And Track (42.403mm,19.954mm)(43.322mm,19.954mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "C8" (43.307mm,21.844mm) on Top Overlay And Track (43.322mm,18.654mm)(43.322mm,19.954mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "C9" (40.005mm,12.7mm) on Top Overlay And Track (40.371mm,12.67mm)(40.371mm,13.589mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "C9" (40.005mm,12.7mm) on Top Overlay And Track (40.371mm,12.67mm)(41.671mm,12.67mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "C9" (40.005mm,12.7mm) on Top Overlay And Track (40.371mm,14.351mm)(40.371mm,15.27mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "C9" (40.005mm,12.7mm) on Top Overlay And Track (40.371mm,15.27mm)(41.671mm,15.27mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "D13" (36.45mm,65.024mm) on Top Overlay And Track (36.449mm,62.992mm)(36.449mm,64.77mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "D13" (36.45mm,65.024mm) on Top Overlay And Track (36.449mm,64.77mm)(38.227mm,64.77mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "D13" (36.45mm,65.024mm) on Top Overlay And Track (39.243mm,64.77mm)(41.402mm,64.77mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "D2" (77.47mm,62.611mm) on Top Overlay And Track (75.692mm,61.087mm)(75.692mm,62.865mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "D2" (77.47mm,62.611mm) on Top Overlay And Track (75.692mm,63.881mm)(75.692mm,66.04mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "D2" (77.47mm,62.611mm) on Top Overlay And Track (77.851mm,61.087mm)(77.851mm,62.865mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "D2" (77.47mm,62.611mm) on Top Overlay And Track (77.851mm,63.881mm)(77.851mm,66.04mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "D3" (81.534mm,62.484mm) on Top Overlay And Track (79.629mm,61.087mm)(79.629mm,62.865mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "D3" (81.534mm,62.484mm) on Top Overlay And Track (79.629mm,63.881mm)(79.629mm,66.04mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "D4" (73.533mm,62.611mm) on Top Overlay And Track (71.628mm,61.087mm)(71.628mm,62.865mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "D4" (73.533mm,62.611mm) on Top Overlay And Track (71.628mm,63.881mm)(71.628mm,66.04mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "D4" (73.533mm,62.611mm) on Top Overlay And Track (73.914mm,61.087mm)(73.914mm,62.865mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "D4" (73.533mm,62.611mm) on Top Overlay And Track (73.914mm,63.881mm)(73.914mm,66.04mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "J1" (81.661mm,14.605mm) on Top Overlay And Track (81.448mm,16.356mm)(84.298mm,16.356mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "Q1" (5.461mm,36.703mm) on Top Overlay And Track (6.177mm,38.632mm)(7.177mm,38.632mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.254mm) Between Text "Q1" (5.461mm,36.703mm) on Top Overlay And Track (7.177mm,38.632mm)(7.177mm,39.496mm) on Top Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (73.533mm,58.167mm) on Top Overlay And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "R10" (73.533mm,58.167mm) on Top Overlay And Track (69.85mm,61.087mm)(71.628mm,61.087mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "R10" (73.533mm,58.167mm) on Top Overlay And Track (71.628mm,61.087mm)(71.628mm,62.865mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "R10" (73.533mm,58.167mm) on Top Overlay And Track (73.914mm,61.087mm)(73.914mm,62.865mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "R10" (73.533mm,58.167mm) on Top Overlay And Track (73.914mm,61.087mm)(75.692mm,61.087mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R11" (77.597mm,58.167mm) on Top Overlay And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "R11" (77.597mm,58.167mm) on Top Overlay And Track (73.914mm,61.087mm)(75.692mm,61.087mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "R11" (77.597mm,58.167mm) on Top Overlay And Track (75.692mm,61.087mm)(75.692mm,62.865mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "R11" (77.597mm,58.167mm) on Top Overlay And Track (77.851mm,61.087mm)(77.851mm,62.865mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "R11" (77.597mm,58.167mm) on Top Overlay And Track (77.851mm,61.087mm)(79.629mm,61.087mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (61.469mm,11.43mm) on Top Overlay And Text "R16" (61.469mm,9.779mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "R14" (61.469mm,11.43mm) on Top Overlay And Track (58.502mm,11.796mm)(61.102mm,11.796mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.254mm) Between Text "R14" (61.469mm,11.43mm) on Top Overlay And Track (58.502mm,13.096mm)(61.102mm,13.096mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "R14" (61.469mm,11.43mm) on Top Overlay And Track (58.517mm,11.572mm)(61.117mm,11.572mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "R14" (61.469mm,11.43mm) on Top Overlay And Track (61.102mm,11.796mm)(61.102mm,13.096mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "R14" (61.469mm,11.43mm) on Top Overlay And Track (61.117mm,10.272mm)(61.117mm,11.572mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0mm < 0.254mm) Between Text "R15" (61.469mm,8.001mm) on Top Overlay And Text "R16" (61.469mm,9.779mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0mm < 0.254mm) Between Text "R15" (61.469mm,8.001mm) on Top Overlay And Text "R17" (61.469mm,6.223mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "R15" (61.469mm,8.001mm) on Top Overlay And Track (58.517mm,8.748mm)(61.117mm,8.748mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "R15" (61.469mm,8.001mm) on Top Overlay And Track (58.532mm,8.524mm)(61.132mm,8.524mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "R15" (61.469mm,8.001mm) on Top Overlay And Track (61.117mm,8.748mm)(61.117mm,10.048mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "R15" (61.469mm,8.001mm) on Top Overlay And Track (61.132mm,7.224mm)(61.132mm,8.524mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "R16" (61.469mm,9.779mm) on Top Overlay And Track (58.517mm,10.048mm)(61.117mm,10.048mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "R16" (61.469mm,9.779mm) on Top Overlay And Track (58.517mm,10.272mm)(61.117mm,10.272mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "R16" (61.469mm,9.779mm) on Top Overlay And Track (58.517mm,11.572mm)(61.117mm,11.572mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "R16" (61.469mm,9.779mm) on Top Overlay And Track (61.117mm,10.272mm)(61.117mm,11.572mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "R16" (61.469mm,9.779mm) on Top Overlay And Track (61.117mm,8.748mm)(61.117mm,10.048mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "R17" (61.469mm,6.223mm) on Top Overlay And Track (58.532mm,7.224mm)(61.132mm,7.224mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "R17" (61.469mm,6.223mm) on Top Overlay And Track (61.132mm,7.224mm)(61.132mm,8.524mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "R18" (29.845mm,74.421mm) on Top Overlay And Track (29.434mm,70.246mm)(32.034mm,70.246mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R19" (31.496mm,66.166mm) on Top Overlay And Text "R20" (33.402mm,61.214mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (31.496mm,66.166mm) on Top Overlay And Track (33.244mm,63.231mm)(33.244mm,64.531mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.022mm < 0.254mm) Between Text "R19" (31.496mm,66.166mm) on Top Overlay And Track (33.244mm,63.231mm)(35.844mm,63.231mm) on Top Overlay Silk Text to Silk Clearance [0.022mm]
   Violation between Silk To Silk Clearance Constraint: (0.037mm < 0.254mm) Between Text "R19" (31.496mm,66.166mm) on Top Overlay And Track (33.244mm,64.531mm)(35.844mm,64.531mm) on Top Overlay Silk Text to Silk Clearance [0.037mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (31.496mm,66.166mm) on Top Overlay And Track (33.244mm,64.882mm)(33.244mm,66.182mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (31.496mm,66.166mm) on Top Overlay And Track (33.244mm,66.182mm)(35.844mm,66.182mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "R20" (33.402mm,61.214mm) on Top Overlay And Track (36.449mm,62.992mm)(36.449mm,64.77mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "R20" (33.402mm,61.214mm) on Top Overlay And Track (36.449mm,62.992mm)(38.227mm,62.992mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "R21" (51.689mm,0.382mm) on Top Overlay And Track (52.055mm,0.986mm)(52.055mm,3.586mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "R21" (51.689mm,0.382mm) on Top Overlay And Track (52.055mm,3.586mm)(53.355mm,3.586mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R22" (43.943mm,20.32mm) on Top Overlay And Track (12.795mm,21.086mm)(88.995mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "R23" (89.408mm,16.765mm) on Top Overlay And Track (12.795mm,21.086mm)(88.995mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.049mm < 0.254mm) Between Text "R23" (89.408mm,16.765mm) on Top Overlay And Track (86.616mm,17.526mm)(87.632mm,17.526mm) on Top Overlay Silk Text to Silk Clearance [0.049mm]
   Violation between Silk To Silk Clearance Constraint: (0.049mm < 0.254mm) Between Text "R23" (89.408mm,16.765mm) on Top Overlay And Track (86.616mm,20.066mm)(87.632mm,20.066mm) on Top Overlay Silk Text to Silk Clearance [0.049mm]
   Violation between Silk To Silk Clearance Constraint: (0.049mm < 0.254mm) Between Text "R23" (89.408mm,16.765mm) on Top Overlay And Track (87.632mm,17.526mm)(87.632mm,18.161mm) on Top Overlay Silk Text to Silk Clearance [0.049mm]
   Violation between Silk To Silk Clearance Constraint: (0.049mm < 0.254mm) Between Text "R23" (89.408mm,16.765mm) on Top Overlay And Track (87.632mm,19.431mm)(87.632mm,20.066mm) on Top Overlay Silk Text to Silk Clearance [0.049mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "R23" (89.408mm,16.765mm) on Top Overlay And Track (88.995mm,21.086mm)(88.995mm,59.186mm) on Top Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "R5" (67.31mm,63.627mm) on Top Overlay And Track (64.12mm,63.455mm)(65.42mm,63.455mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "R5" (67.31mm,63.627mm) on Top Overlay And Track (64.12mm,66.055mm)(65.42mm,66.055mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "R5" (67.31mm,63.627mm) on Top Overlay And Track (65.42mm,63.455mm)(65.42mm,66.055mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "R6" (62.23mm,63.5mm) on Top Overlay And Track (62.596mm,63.455mm)(62.596mm,66.055mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R6" (62.23mm,63.5mm) on Top Overlay And Track (62.596mm,63.455mm)(63.896mm,63.455mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "R6" (62.23mm,63.5mm) on Top Overlay And Track (62.596mm,66.055mm)(63.896mm,66.055mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R7" (11.303mm,42.672mm) on Top Overlay And Track (11.348mm,39.482mm)(11.348mm,40.782mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "R7" (11.303mm,42.672mm) on Top Overlay And Track (8.748mm,39.482mm)(8.748mm,40.782mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "R7" (11.303mm,42.672mm) on Top Overlay And Track (8.748mm,40.782mm)(11.348mm,40.782mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "R8" (1.27mm,41.148mm) on Top Overlay And Track (3.16mm,38.72mm)(3.16mm,41.32mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "R8" (1.27mm,41.148mm) on Top Overlay And Track (3.16mm,38.72mm)(4.46mm,38.72mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "R8" (1.27mm,41.148mm) on Top Overlay And Track (3.16mm,41.32mm)(4.46mm,41.32mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (69.596mm,58.293mm) on Top Overlay And Track (12.795mm,59.186mm)(88.995mm,59.186mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "SRES" (42.292mm,60.833mm) on Top Overlay And Track (42.858mm,62.789mm)(47.058mm,62.789mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "U2" (1.778mm,22.733mm) on Top Overlay And Track (2.135mm,22.759mm)(2.135mm,25.701mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.221mm < 0.254mm) Between Text "U2" (1.778mm,22.733mm) on Top Overlay And Track (2.135mm,22.759mm)(8.787mm,22.759mm) on Top Overlay Silk Text to Silk Clearance [0.221mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Y1" (36.195mm,20.701mm) on Top Overlay And Track (12.795mm,21.086mm)(88.995mm,21.086mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :126

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 846
Waived Violations : 0
PCB Health Issues : 0
Time Elapsed        : 00:00:02