<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xscuwdt_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xscuwdt_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains the hardware interface to the Xilinx SCU private Watch Dog Timer (XSCUWDT).<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who Date     Changes
 ----- --- -------- ---------------------------------------------
 1.00a sdm 01/15/10 First release
 1.01a bss 02/27/12 Updated the register offsets to start at 0x0 instead
                    of 0x20 as the base address obtained from the tools
		     starts at 0x20.
 1.02a  sg 07/17/12 Included xil_assert.h for CR 667947. This is an issue
		     when the xstatus.h in the common driver overwrites
		     the xstatus.h of the standalone BSP during the
		     libgen.
 </pre> 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<code>#include &quot;xil_assert.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Register Map</h2></td></tr>
<tr><td colspan="2">Offsets of registers from the start of the device. The WDT registers start at an offset 0x20 <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#60decc291de6c1a7e6f3561e2706d0fa">XSCUWDT_LOAD_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#e68295e9de018c2e9000ba89439f66e6">XSCUWDT_COUNTER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#2c5b9f914517c7b839eb0d7ccbeb27ac">XSCUWDT_CONTROL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#98ec2f0019072e6105443d53e7b56f44">XSCUWDT_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#dedc5e9e64677a588542b614b106d8a6">XSCUWDT_RST_STS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#8e9587c9ebefe9c568a3b1ee1a228559">XSCUWDT_DISABLE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td colspan="2"><br><h2>Watchdog Control register</h2></td></tr>
<tr><td colspan="2">This register bits control the prescaler, WD/Timer mode, Intr enable, auto-reload, watchdog enable. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#4e5eeed45a424f5abe7985e3928a8180">XSCUWDT_CONTROL_PRESCALER_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4d75d384582c4166888368b0f4e2b759"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_CONTROL_PRESCALER_SHIFT" ref="4d75d384582c4166888368b0f4e2b759" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XSCUWDT_CONTROL_PRESCALER_SHIFT</b>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#19616dd5a299cc0e5155b9c86ef89941">XSCUWDT_CONTROL_WD_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#1cd08fd40efac66a468dda765ac350bf">XSCUWDT_CONTROL_IT_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#3befdcb705aefc983fde39a260102596">XSCUWDT_CONTROL_AUTO_RELOAD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#fe99a1207ab23a0cbcd34491417e9351">XSCUWDT_CONTROL_WD_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Status register</h2></td></tr>
<tr><td colspan="2">This register indicates the Counter register has reached zero in Counter mode. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#93048485100b17bb37559697804297e5">XSCUWDT_ISR_EVENT_FLAG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Reset Status register</h2></td></tr>
<tr><td colspan="2">This register indicates the Counter register has reached zero in Watchdog mode and a reset request is sent. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#476181265e6d79c4e8d5b0411feef0fb">XSCUWDT_RST_STS_RESET_FLAG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Disable register</h2></td></tr>
<tr><td colspan="2">This register is used to switch from watchdog mode to timer mode. The software must write 0x12345678 and 0x87654321 successively to the Watchdog Disable Register so that the watchdog mode bit in the Watchdog Control Register is set to zero. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#3440c07f682351d8adccd565ff16dc69">XSCUWDT_DISABLE_VALUE1</a>&nbsp;&nbsp;&nbsp;0x12345678</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#95e5480eeffa27cb5fe59931e27f8016">XSCUWDT_DISABLE_VALUE2</a>&nbsp;&nbsp;&nbsp;0x87654321</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#bea068954797f85eb2275b9aa8fae3e4">XScuWdt_ReadReg</a>(BaseAddr, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddr) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscuwdt__hw_8h.html#e56e5e8f512e565de7a5f9488c56b7ed">XScuWdt_WriteReg</a>(BaseAddr, RegOffset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddr) + (RegOffset), (Data))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="3befdcb705aefc983fde39a260102596"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_CONTROL_AUTO_RELOAD_MASK" ref="3befdcb705aefc983fde39a260102596" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_CONTROL_AUTO_RELOAD_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Auto-reload (in timer mode)     </td>
  </tr>
</table>
<a class="anchor" name="1cd08fd40efac66a468dda765ac350bf"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_CONTROL_IT_ENABLE_MASK" ref="1cd08fd40efac66a468dda765ac350bf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_CONTROL_IT_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Intr enable (in timer mode)     </td>
  </tr>
</table>
<a class="anchor" name="2c5b9f914517c7b839eb0d7ccbeb27ac"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_CONTROL_OFFSET" ref="2c5b9f914517c7b839eb0d7ccbeb27ac" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_CONTROL_OFFSET&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Watchdog Control Register     </td>
  </tr>
</table>
<a class="anchor" name="4e5eeed45a424f5abe7985e3928a8180"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_CONTROL_PRESCALER_MASK" ref="4e5eeed45a424f5abe7985e3928a8180" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_CONTROL_PRESCALER_MASK&nbsp;&nbsp;&nbsp;0x0000FF00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Prescaler     </td>
  </tr>
</table>
<a class="anchor" name="fe99a1207ab23a0cbcd34491417e9351"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_CONTROL_WD_ENABLE_MASK" ref="fe99a1207ab23a0cbcd34491417e9351" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_CONTROL_WD_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Watchdog enable     </td>
  </tr>
</table>
<a class="anchor" name="19616dd5a299cc0e5155b9c86ef89941"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_CONTROL_WD_MODE_MASK" ref="19616dd5a299cc0e5155b9c86ef89941" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_CONTROL_WD_MODE_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Watchdog/Timer mode     </td>
  </tr>
</table>
<a class="anchor" name="e68295e9de018c2e9000ba89439f66e6"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_COUNTER_OFFSET" ref="e68295e9de018c2e9000ba89439f66e6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_COUNTER_OFFSET&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Watchdog Counter Register     </td>
  </tr>
</table>
<a class="anchor" name="8e9587c9ebefe9c568a3b1ee1a228559"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_DISABLE_OFFSET" ref="8e9587c9ebefe9c568a3b1ee1a228559" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_DISABLE_OFFSET&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Watchdog Disable Register     </td>
  </tr>
</table>
<a class="anchor" name="3440c07f682351d8adccd565ff16dc69"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_DISABLE_VALUE1" ref="3440c07f682351d8adccd565ff16dc69" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_DISABLE_VALUE1&nbsp;&nbsp;&nbsp;0x12345678          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Watchdog mode disable value 1     </td>
  </tr>
</table>
<a class="anchor" name="95e5480eeffa27cb5fe59931e27f8016"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_DISABLE_VALUE2" ref="95e5480eeffa27cb5fe59931e27f8016" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_DISABLE_VALUE2&nbsp;&nbsp;&nbsp;0x87654321          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Watchdog mode disable value 2     </td>
  </tr>
</table>
<a class="anchor" name="93048485100b17bb37559697804297e5"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_ISR_EVENT_FLAG_MASK" ref="93048485100b17bb37559697804297e5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_ISR_EVENT_FLAG_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Event flag     </td>
  </tr>
</table>
<a class="anchor" name="98ec2f0019072e6105443d53e7b56f44"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_ISR_OFFSET" ref="98ec2f0019072e6105443d53e7b56f44" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_ISR_OFFSET&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Watchdog Interrupt Status Register     </td>
  </tr>
</table>
<a class="anchor" name="60decc291de6c1a7e6f3561e2706d0fa"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_LOAD_OFFSET" ref="60decc291de6c1a7e6f3561e2706d0fa" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_LOAD_OFFSET&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Watchdog Load Register     </td>
  </tr>
</table>
<a class="anchor" name="bea068954797f85eb2275b9aa8fae3e4"></a><!-- doxytag: member="xscuwdt_hw.h::XScuWdt_ReadReg" ref="bea068954797f85eb2275b9aa8fae3e4" args="(BaseAddr, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XScuWdt_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddr,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddr) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddr</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xscuwdt__hw_8h.html#bea068954797f85eb2275b9aa8fae3e4">XScuWdt_ReadReg(u32 BaseAddr, u32 RegOffset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="dedc5e9e64677a588542b614b106d8a6"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_RST_STS_OFFSET" ref="dedc5e9e64677a588542b614b106d8a6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_RST_STS_OFFSET&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Watchdog Reset Status Register     </td>
  </tr>
</table>
<a class="anchor" name="476181265e6d79c4e8d5b0411feef0fb"></a><!-- doxytag: member="xscuwdt_hw.h::XSCUWDT_RST_STS_RESET_FLAG_MASK" ref="476181265e6d79c4e8d5b0411feef0fb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSCUWDT_RST_STS_RESET_FLAG_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Time out occured     </td>
  </tr>
</table>
<a class="anchor" name="e56e5e8f512e565de7a5f9488c56b7ed"></a><!-- doxytag: member="xscuwdt_hw.h::XScuWdt_WriteReg" ref="e56e5e8f512e565de7a5f9488c56b7ed" args="(BaseAddr, RegOffset, Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XScuWdt_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddr,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Data&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddr) + (RegOffset), (Data))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddr</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xscuwdt__hw_8h.html#e56e5e8f512e565de7a5f9488c56b7ed">XScuWdt_WriteReg(u32 BaseAddr, u32 RegOffset, u32 Data)</a> </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
