TimeQuest Timing Analyzer report for testeMemoria
Thu Jul 04 20:11:21 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; testeMemoria                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.1%      ;
;     Processor 3            ;   3.7%      ;
;     Processor 4            ;   3.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 115.73 MHz ; 115.73 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -7.641 ; -1440.631       ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 1.165 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -724.533                      ;
+----------+--------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -7.641 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.420     ; 8.104      ;
; -7.638 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a66~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.449     ; 8.072      ;
; -7.583 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a82~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.444     ; 8.022      ;
; -7.556 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a98~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.442     ; 7.997      ;
; -7.547 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a85~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.408     ; 8.022      ;
; -7.522 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a34~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 7.965      ;
; -7.517 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_re_reg ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 7.917      ;
; -7.499 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a46~porta_re_reg  ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.402     ; 7.980      ;
; -7.494 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a125~porta_re_reg ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 7.900      ;
; -7.492 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a37~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 7.915      ;
; -7.490 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a53~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.442     ; 7.931      ;
; -7.488 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_re_reg ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.487     ; 7.884      ;
; -7.456 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a81~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 7.893      ;
; -7.427 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a75~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.478     ; 7.832      ;
; -7.427 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a115~porta_re_reg ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.404     ; 7.906      ;
; -7.417 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a29~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.487     ; 7.813      ;
; -7.411 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a62~porta_re_reg  ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.478     ; 7.816      ;
; -7.402 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a20~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.480     ; 7.805      ;
; -7.400 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a76~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 7.821      ;
; -7.390 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a30~porta_re_reg  ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.451     ; 7.822      ;
; -7.389 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.406     ; 7.866      ;
; -7.386 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a50~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.424     ; 7.845      ;
; -7.365 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a78~porta_re_reg  ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.473     ; 7.775      ;
; -7.364 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a109~porta_re_reg ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.482     ; 7.765      ;
; -7.363 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a118~porta_re_reg ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 7.787      ;
; -7.361 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.465     ; 7.779      ;
; -7.360 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a110~porta_re_reg ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.477     ; 7.766      ;
; -7.357 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a77~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.458     ; 7.782      ;
; -7.350 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a5~porta_re_reg   ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.474     ; 7.759      ;
; -7.347 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a108~porta_re_reg ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 7.777      ;
; -7.339 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 7.756      ;
; -7.330 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a54~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.465     ; 7.748      ;
; -7.323 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_re_reg ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 7.791      ;
; -7.318 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a4~porta_re_reg   ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.439     ; 7.762      ;
; -7.313 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a124~porta_re_reg ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 7.756      ;
; -7.304 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a13~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 7.715      ;
; -7.297 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a12~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 7.755      ;
; -7.296 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a99~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.396     ; 7.783      ;
; -7.280 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a27~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.461     ; 7.702      ;
; -7.275 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a6~porta_re_reg   ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.437     ; 7.721      ;
; -7.273 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_re_reg ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.463     ; 7.693      ;
; -7.273 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_re_reg ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.487     ; 7.669      ;
; -7.268 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a91~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.473     ; 7.678      ;
; -7.259 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a43~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.408     ; 7.734      ;
; -7.257 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 7.657      ;
; -7.249 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_re_reg   ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.406     ; 7.726      ;
; -7.230 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a93~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.464     ; 7.649      ;
; -7.222 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a36~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.400     ; 7.705      ;
; -7.221 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_re_reg ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.483     ; 7.621      ;
; -7.181 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a94~porta_re_reg  ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.465     ; 7.599      ;
; -7.177 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a21~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.436     ; 7.624      ;
; -7.177 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.478     ; 7.582      ;
; -7.166 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a92~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 7.603      ;
; -7.144 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.413     ; 7.614      ;
; -7.140 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a87~porta_re_reg  ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 7.554      ;
; -7.138 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a70~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.465     ; 7.556      ;
; -7.132 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a102~porta_re_reg ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.463     ; 7.552      ;
; -7.132 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a68~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 7.562      ;
; -7.116 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a123~porta_re_reg ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.484     ; 7.515      ;
; -7.100 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a45~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 7.529      ;
; -7.066 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.399     ; 7.550      ;
; -7.065 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a23~porta_re_reg  ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.463     ; 7.485      ;
; -7.037 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a33~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 7.488      ;
; -7.024 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a65~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.421     ; 7.486      ;
; -7.022 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 7.480      ;
; -7.021 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a44~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 7.475      ;
; -7.018 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a61~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.469     ; 7.432      ;
; -6.972 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a59~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.423     ; 7.432      ;
; -6.957 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.451     ; 7.389      ;
; -6.952 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a9~porta_re_reg   ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.495     ; 7.340      ;
; -6.951 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a119~porta_re_reg ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 7.378      ;
; -6.942 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a86~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.458     ; 7.367      ;
; -6.935 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_re_reg ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.453     ; 7.365      ;
; -6.934 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a73~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.482     ; 7.335      ;
; -6.933 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.442     ; 7.374      ;
; -6.932 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a60~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 7.380      ;
; -6.925 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a11~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.455     ; 7.353      ;
; -6.915 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a105~porta_re_reg ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.492     ; 7.306      ;
; -6.907 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_re_reg   ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.426     ; 7.364      ;
; -6.896 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a89~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.478     ; 7.301      ;
; -6.894 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 7.321      ;
; -6.879 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a57~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.478     ; 7.284      ;
; -6.869 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a107~porta_re_reg ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.467     ; 7.285      ;
; -6.849 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a80~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 7.334      ;
; -6.834 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a126~porta_re_reg ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 7.255      ;
; -6.806 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a28~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 7.243      ;
; -6.795 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 7.212      ;
; -6.783 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a38~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.448     ; 7.218      ;
; -6.781 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a121~porta_re_reg ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.486     ; 7.178      ;
; -6.761 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a55~porta_re_reg  ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.452     ; 7.192      ;
; -6.755 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a103~porta_re_reg ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 7.211      ;
; -6.749 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.438     ; 7.194      ;
; -6.746 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a64~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.411     ; 7.218      ;
; -6.732 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.451     ; 7.164      ;
; -6.723 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a32~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.445     ; 7.161      ;
; -6.684 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a74~porta_re_reg  ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.473     ; 7.094      ;
; -6.661 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a79~porta_re_reg  ; fetchMemory:inst|dataOut[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.419     ; 7.125      ;
; -6.619 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a39~porta_re_reg  ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.420     ; 7.082      ;
; -6.608 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a31~porta_re_reg  ; fetchMemory:inst|dataOut[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.417     ; 7.074      ;
; -6.564 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a1~porta_re_reg   ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.428     ; 7.019      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.165 ; fetchMemory:inst|state.SET_ADDR                                                        ; fetchMemory:inst|state.READ                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.431      ;
; 1.338 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a33~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 1.988      ;
; 1.398 ; fetchMemory:inst|state.SET_ADDR                                                        ; fetchMemory:inst|state.END~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.664      ;
; 1.400 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a66~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.067      ;
; 1.638 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.294      ;
; 1.647 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a81~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.311      ;
; 1.674 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a65~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.417      ; 2.313      ;
; 1.681 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a37~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 2.353      ;
; 1.685 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a64~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.318      ;
; 1.688 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 2.365      ;
; 1.696 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.323      ;
; 1.702 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a32~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.369      ;
; 1.712 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a11~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.458      ; 2.392      ;
; 1.721 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.372      ;
; 1.723 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a82~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.385      ;
; 1.759 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.415      ;
; 1.760 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 2.444      ;
; 1.827 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.471      ;
; 1.847 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a1~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 2.493      ;
; 1.862 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.499      ;
; 1.881 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 2.511      ;
; 1.907 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.567      ;
; 1.928 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 2.599      ;
; 1.955 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 2.624      ;
; 1.957 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a87~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 2.645      ;
; 1.958 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.631      ;
; 1.976 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|address_reg_a[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.222      ;
; 2.001 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 2.691      ;
; 2.014 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a125~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 2.714      ;
; 2.021 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a91~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.476      ; 2.719      ;
; 2.053 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a75~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.481      ; 2.756      ;
; 2.056 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|address_reg_a[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.302      ;
; 2.059 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a78~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.484      ; 2.765      ;
; 2.069 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a61~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 2.761      ;
; 2.084 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a109~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 2.789      ;
; 2.088 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a77~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 2.769      ;
; 2.102 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a5~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.464      ; 2.788      ;
; 2.124 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.761      ;
; 2.152 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a93~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 2.839      ;
; 2.211 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.838      ;
; 2.225 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 2.903      ;
; 2.230 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.874      ;
; 2.234 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 2.909      ;
; 2.237 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a80~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.857      ;
; 2.238 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|rden_a_store                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.484      ;
; 2.242 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a85~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.862      ;
; 2.244 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a20~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 2.936      ;
; 2.249 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_re_reg         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.893      ;
; 2.249 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a111~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 2.920      ;
; 2.250 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 2.938      ;
; 2.269 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|address_reg_a[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.515      ;
; 2.272 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a36~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.884      ;
; 2.278 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a95~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.929      ;
; 2.295 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.483      ; 3.000      ;
; 2.302 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a68~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.967      ;
; 2.304 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|rden_a_store ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_re_reg         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.967      ;
; 2.304 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|rden_a_store ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 2.967      ;
; 2.312 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.007      ;
; 2.314 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.009      ;
; 2.323 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a34~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.981      ;
; 2.326 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a39~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.417      ; 2.965      ;
; 2.327 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.487      ; 3.036      ;
; 2.333 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.028      ;
; 2.344 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a79~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.422      ; 2.988      ;
; 2.345 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a13~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.040      ;
; 2.345 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a56~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 3.020      ;
; 2.347 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a24~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 3.011      ;
; 2.350 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a106~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 3.015      ;
; 2.355 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 3.026      ;
; 2.366 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a29~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 3.076      ;
; 2.372 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a45~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 3.049      ;
; 2.374 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a62~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.489      ; 3.085      ;
; 2.383 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a88~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 3.052      ;
; 2.383 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a23~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 3.065      ;
; 2.401 ; fetchMemory:inst|state.READ                                                            ; fetchMemory:inst|dataOut[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.571      ;
; 2.401 ; fetchMemory:inst|state.READ                                                            ; fetchMemory:inst|dataOut[8]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.571      ;
; 2.401 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a110~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.488      ; 3.111      ;
; 2.424 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a4~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 3.075      ;
; 2.434 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a7~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 3.090      ;
; 2.440 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a118~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.456      ; 3.118      ;
; 2.454 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a127~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 3.135      ;
; 2.455 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a38~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 3.122      ;
; 2.456 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a26~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 3.131      ;
; 2.462 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a47~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 3.127      ;
; 2.466 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a55~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 3.137      ;
; 2.479 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a15~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 3.130      ;
; 2.494 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_re_reg        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 3.145      ;
; 2.521 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a71~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 3.183      ;
; 2.530 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a66~porta_re_reg        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 3.197      ;
; 2.531 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a103~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.424      ; 3.177      ;
; 2.532 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_re_reg        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 3.188      ;
; 2.533 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a82~porta_re_reg        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 3.195      ;
; 2.557 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a22~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 3.229      ;
; 2.565 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a94~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.476      ; 3.263      ;
; 2.568 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a76~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 3.255      ;
; 2.576 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a70~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 3.260      ;
; 2.581 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a12~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 3.231      ;
; 2.584 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a14~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 3.242      ;
; 2.585 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a86~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 3.262      ;
; 2.591 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a41~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 3.279      ;
+-------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 126.49 MHz ; 126.49 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -6.906 ; -1293.925      ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 1.066 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -713.269                     ;
+----------+--------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -6.906 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a66~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.409     ; 7.384      ;
; -6.861 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.378     ; 7.370      ;
; -6.852 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a82~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.403     ; 7.336      ;
; -6.841 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a98~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.397     ; 7.331      ;
; -6.826 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a34~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.397     ; 7.316      ;
; -6.813 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a85~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 7.335      ;
; -6.759 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a46~porta_re_reg  ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.355     ; 7.291      ;
; -6.753 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a75~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 7.205      ;
; -6.752 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a37~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.420     ; 7.219      ;
; -6.747 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_re_reg ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.443     ; 7.191      ;
; -6.742 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a29~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.441     ; 7.188      ;
; -6.738 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a125~porta_re_reg ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.433     ; 7.192      ;
; -6.726 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_re_reg ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.446     ; 7.167      ;
; -6.722 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a76~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.418     ; 7.191      ;
; -6.713 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a53~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 7.202      ;
; -6.709 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a81~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.404     ; 7.192      ;
; -6.699 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a115~porta_re_reg ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.357     ; 7.229      ;
; -6.693 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a50~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.379     ; 7.201      ;
; -6.682 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a78~porta_re_reg  ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.430     ; 7.139      ;
; -6.681 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a110~porta_re_reg ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.433     ; 7.135      ;
; -6.662 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a20~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 7.109      ;
; -6.661 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a62~porta_re_reg  ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.433     ; 7.115      ;
; -6.656 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a118~porta_re_reg ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.413     ; 7.130      ;
; -6.652 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a109~porta_re_reg ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.438     ; 7.101      ;
; -6.641 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a108~porta_re_reg ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.408     ; 7.120      ;
; -6.638 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_re_reg  ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.425     ; 7.100      ;
; -6.627 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_re_reg ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.374     ; 7.140      ;
; -6.627 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.363     ; 7.151      ;
; -6.623 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a77~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.414     ; 7.096      ;
; -6.623 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.424     ; 7.086      ;
; -6.622 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a5~porta_re_reg   ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.434     ; 7.075      ;
; -6.621 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a12~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.383     ; 7.125      ;
; -6.618 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a30~porta_re_reg  ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.407     ; 7.098      ;
; -6.605 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a91~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 7.063      ;
; -6.604 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a13~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 7.064      ;
; -6.598 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a124~porta_re_reg ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.395     ; 7.090      ;
; -6.586 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a54~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.420     ; 7.053      ;
; -6.582 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a27~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.417     ; 7.052      ;
; -6.580 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a4~porta_re_reg   ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.398     ; 7.069      ;
; -6.560 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.443     ; 7.004      ;
; -6.559 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_re_reg ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.423     ; 7.023      ;
; -6.557 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a43~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.367     ; 7.077      ;
; -6.547 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a99~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.351     ; 7.083      ;
; -6.544 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a6~porta_re_reg   ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.394     ; 7.037      ;
; -6.528 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_re_reg ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.442     ; 6.973      ;
; -6.515 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.438     ; 6.964      ;
; -6.515 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a36~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.360     ; 7.042      ;
; -6.514 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_re_reg ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.442     ; 6.959      ;
; -6.507 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a93~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.419     ; 6.975      ;
; -6.502 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a94~porta_re_reg  ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.421     ; 6.968      ;
; -6.501 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a92~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.402     ; 6.986      ;
; -6.497 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_re_reg   ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.363     ; 7.021      ;
; -6.479 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a87~porta_re_reg  ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.428     ; 6.938      ;
; -6.479 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a21~porta_re_reg  ; fetchMemory:inst|dataOut[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.392     ; 6.974      ;
; -6.461 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a68~porta_re_reg  ; fetchMemory:inst|dataOut[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.410     ; 6.938      ;
; -6.457 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a123~porta_re_reg ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.439     ; 6.905      ;
; -6.448 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a102~porta_re_reg ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 6.919      ;
; -6.434 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a70~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.422     ; 6.899      ;
; -6.400 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a23~porta_re_reg  ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 6.871      ;
; -6.391 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a45~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.408     ; 6.870      ;
; -6.377 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 6.893      ;
; -6.350 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a44~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 6.853      ;
; -6.336 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a61~porta_re_reg  ; fetchMemory:inst|dataOut[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.423     ; 6.800      ;
; -6.327 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.357     ; 6.857      ;
; -6.323 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a33~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.391     ; 6.819      ;
; -6.316 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.410     ; 6.793      ;
; -6.313 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a65~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.381     ; 6.819      ;
; -6.298 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_re_reg  ; fetchMemory:inst|dataOut[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.384     ; 6.801      ;
; -6.296 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a11~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.414     ; 6.769      ;
; -6.295 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a9~porta_re_reg   ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.451     ; 6.731      ;
; -6.281 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a119~porta_re_reg ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.409     ; 6.759      ;
; -6.271 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a59~porta_re_reg  ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.378     ; 6.780      ;
; -6.266 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_re_reg ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.413     ; 6.740      ;
; -6.262 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a60~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.389     ; 6.760      ;
; -6.257 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a73~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.440     ; 6.704      ;
; -6.251 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a86~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.415     ; 6.723      ;
; -6.249 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_re_reg   ; fetchMemory:inst|dataOut[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 6.751      ;
; -6.235 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a105~porta_re_reg ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.448     ; 6.674      ;
; -6.231 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a107~porta_re_reg ; fetchMemory:inst|dataOut[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.422     ; 6.696      ;
; -6.215 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.414     ; 6.688      ;
; -6.211 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a57~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.433     ; 6.665      ;
; -6.200 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.401     ; 6.686      ;
; -6.193 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a126~porta_re_reg ; fetchMemory:inst|dataOut[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.418     ; 6.662      ;
; -6.185 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a89~porta_re_reg  ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.436     ; 6.636      ;
; -6.185 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a80~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.354     ; 6.718      ;
; -6.160 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a28~porta_re_reg  ; fetchMemory:inst|dataOut[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.400     ; 6.647      ;
; -6.153 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.424     ; 6.616      ;
; -6.142 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a103~porta_re_reg ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.383     ; 6.646      ;
; -6.111 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a55~porta_re_reg  ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.405     ; 6.593      ;
; -6.110 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.411     ; 6.586      ;
; -6.105 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a121~porta_re_reg ; fetchMemory:inst|dataOut[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.443     ; 6.549      ;
; -6.104 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a38~porta_re_reg  ; fetchMemory:inst|dataOut[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.406     ; 6.585      ;
; -6.097 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a64~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.370     ; 6.614      ;
; -6.093 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a32~porta_re_reg  ; fetchMemory:inst|dataOut[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.403     ; 6.577      ;
; -6.078 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_re_reg  ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.397     ; 6.568      ;
; -6.049 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a74~porta_re_reg  ; fetchMemory:inst|dataOut[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.431     ; 6.505      ;
; -6.012 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a39~porta_re_reg  ; fetchMemory:inst|dataOut[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.378     ; 6.521      ;
; -5.987 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a31~porta_re_reg  ; fetchMemory:inst|dataOut[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 6.503      ;
; -5.928 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a79~porta_re_reg  ; fetchMemory:inst|dataOut[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.375     ; 6.440      ;
; -5.908 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a1~porta_re_reg   ; fetchMemory:inst|dataOut[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.386     ; 6.409      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.066 ; fetchMemory:inst|state.SET_ADDR                                                        ; fetchMemory:inst|state.READ                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.308      ;
; 1.255 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a33~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 1.836      ;
; 1.268 ; fetchMemory:inst|state.SET_ADDR                                                        ; fetchMemory:inst|state.END~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.510      ;
; 1.309 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a66~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 1.908      ;
; 1.524 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 2.111      ;
; 1.534 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a81~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.128      ;
; 1.557 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a65~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 2.128      ;
; 1.559 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a37~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.163      ;
; 1.565 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 2.173      ;
; 1.568 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a64~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.364      ; 2.133      ;
; 1.580 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.357      ; 2.138      ;
; 1.583 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a11~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 2.195      ;
; 1.586 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a32~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.184      ;
; 1.600 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a82~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.193      ;
; 1.603 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.185      ;
; 1.635 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.223      ;
; 1.636 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 2.251      ;
; 1.698 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.273      ;
; 1.711 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a1~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.287      ;
; 1.718 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.285      ;
; 1.735 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 2.296      ;
; 1.772 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.363      ;
; 1.782 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|address_reg_a[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.004      ;
; 1.785 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.388      ;
; 1.806 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a87~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.420      ; 2.427      ;
; 1.808 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.409      ;
; 1.812 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.417      ;
; 1.849 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 2.471      ;
; 1.870 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a125~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.500      ;
; 1.875 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a91~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 2.502      ;
; 1.901 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|address_reg_a[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.123      ;
; 1.904 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a75~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 2.537      ;
; 1.909 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a78~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 2.545      ;
; 1.921 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a61~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.419      ; 2.541      ;
; 1.933 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a109~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.568      ;
; 1.939 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a77~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 2.550      ;
; 1.942 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a5~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.417      ; 2.560      ;
; 1.972 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 2.539      ;
; 1.997 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a93~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.613      ;
; 2.009 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|rden_a_store                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.231      ;
; 2.053 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.357      ; 2.611      ;
; 2.054 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 2.663      ;
; 2.057 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.632      ;
; 2.065 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|address_reg_a[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.287      ;
; 2.073 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 2.680      ;
; 2.074 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a20~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.698      ;
; 2.075 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.694      ;
; 2.076 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a80~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.348      ; 2.625      ;
; 2.081 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a85~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.348      ; 2.630      ;
; 2.086 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_re_reg         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 2.661      ;
; 2.087 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|rden_a_store ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_re_reg         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.681      ;
; 2.087 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|rden_a_store ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.681      ;
; 2.087 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a111~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 2.687      ;
; 2.106 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a36~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 2.650      ;
; 2.107 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a95~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 2.686      ;
; 2.113 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 2.749      ;
; 2.124 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a68~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.718      ;
; 2.130 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 2.757      ;
; 2.131 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 2.757      ;
; 2.144 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a34~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 2.731      ;
; 2.150 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a39~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 2.721      ;
; 2.157 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.794      ;
; 2.162 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 2.789      ;
; 2.165 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a79~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 2.738      ;
; 2.168 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a13~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.792      ;
; 2.169 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a106~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.762      ;
; 2.169 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a56~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 2.776      ;
; 2.173 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a24~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.767      ;
; 2.178 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 2.781      ;
; 2.179 ; fetchMemory:inst|state.READ                                                            ; fetchMemory:inst|dataOut[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.323      ;
; 2.179 ; fetchMemory:inst|state.READ                                                            ; fetchMemory:inst|dataOut[8]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.323      ;
; 2.192 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a29~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.830      ;
; 2.197 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a45~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.802      ;
; 2.199 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a62~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.838      ;
; 2.202 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a88~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.803      ;
; 2.217 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a23~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 2.826      ;
; 2.221 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a110~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.860      ;
; 2.238 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a4~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.820      ;
; 2.257 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a7~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.845      ;
; 2.269 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a118~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 2.875      ;
; 2.277 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a38~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.876      ;
; 2.282 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a127~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 2.893      ;
; 2.285 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a26~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.887      ;
; 2.290 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a47~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.884      ;
; 2.295 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a55~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.893      ;
; 2.308 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a15~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 2.887      ;
; 2.318 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_re_reg        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.900      ;
; 2.324 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a71~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.917      ;
; 2.339 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a103~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 2.915      ;
; 2.347 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a22~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.951      ;
; 2.351 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a66~porta_re_reg        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 2.950      ;
; 2.353 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_re_reg        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 2.941      ;
; 2.356 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a82~porta_re_reg        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.949      ;
; 2.364 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a70~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.414      ; 2.979      ;
; 2.370 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a94~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 2.997      ;
; 2.370 ; fetchMemory:inst|state.00                                                              ; fetchMemory:inst|state.SET_ADDR                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 2.722      ;
; 2.372 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a86~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 2.980      ;
; 2.374 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a12~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 2.955      ;
; 2.381 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a41~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.420      ; 3.002      ;
; 2.382 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a89~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.417      ; 3.000      ;
+-------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.172 ; -625.996       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.523 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -374.723                     ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.172 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a98~porta_re_reg  ; fetchMemory:inst|dataOut[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.212     ; 3.899      ;
; -3.143 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a66~porta_re_reg  ; fetchMemory:inst|dataOut[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 3.855      ;
; -3.138 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_re_reg ; fetchMemory:inst|dataOut[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.265     ; 3.812      ;
; -3.135 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_re_reg  ; fetchMemory:inst|dataOut[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.203     ; 3.871      ;
; -3.126 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a125~porta_re_reg ; fetchMemory:inst|dataOut[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.253     ; 3.812      ;
; -3.122 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a53~porta_re_reg  ; fetchMemory:inst|dataOut[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 3.845      ;
; -3.116 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a29~porta_re_reg  ; fetchMemory:inst|dataOut[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.261     ; 3.794      ;
; -3.113 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a82~porta_re_reg  ; fetchMemory:inst|dataOut[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 3.830      ;
; -3.109 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_re_reg ; fetchMemory:inst|dataOut[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.260     ; 3.788      ;
; -3.093 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a37~porta_re_reg  ; fetchMemory:inst|dataOut[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 3.791      ;
; -3.093 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a115~porta_re_reg ; fetchMemory:inst|dataOut[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.180     ; 3.852      ;
; -3.081 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a34~porta_re_reg  ; fetchMemory:inst|dataOut[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.212     ; 3.808      ;
; -3.079 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a20~porta_re_reg  ; fetchMemory:inst|dataOut[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.262     ; 3.756      ;
; -3.064 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a62~porta_re_reg  ; fetchMemory:inst|dataOut[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.256     ; 3.747      ;
; -3.060 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a109~porta_re_reg ; fetchMemory:inst|dataOut[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.258     ; 3.741      ;
; -3.054 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a50~porta_re_reg  ; fetchMemory:inst|dataOut[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.193     ; 3.800      ;
; -3.053 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_re_reg  ; fetchMemory:inst|dataOut[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 3.749      ;
; -3.051 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a46~porta_re_reg  ; fetchMemory:inst|dataOut[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.179     ; 3.811      ;
; -3.048 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a118~porta_re_reg ; fetchMemory:inst|dataOut[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 3.757      ;
; -3.044 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a85~porta_re_reg  ; fetchMemory:inst|dataOut[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.188     ; 3.795      ;
; -3.041 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a110~porta_re_reg ; fetchMemory:inst|dataOut[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.256     ; 3.724      ;
; -3.039 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a108~porta_re_reg ; fetchMemory:inst|dataOut[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 3.751      ;
; -3.038 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a78~porta_re_reg  ; fetchMemory:inst|dataOut[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.253     ; 3.724      ;
; -3.037 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a30~porta_re_reg  ; fetchMemory:inst|dataOut[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.228     ; 3.748      ;
; -3.037 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a81~porta_re_reg  ; fetchMemory:inst|dataOut[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.221     ; 3.755      ;
; -3.022 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a5~porta_re_reg   ; fetchMemory:inst|dataOut[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.256     ; 3.705      ;
; -3.021 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_re_reg  ; fetchMemory:inst|dataOut[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.265     ; 3.695      ;
; -3.014 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a54~porta_re_reg  ; fetchMemory:inst|dataOut[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 3.717      ;
; -3.014 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_re_reg  ; fetchMemory:inst|dataOut[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 3.707      ;
; -3.010 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a75~porta_re_reg  ; fetchMemory:inst|dataOut[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.255     ; 3.694      ;
; -3.004 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a124~porta_re_reg ; fetchMemory:inst|dataOut[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.214     ; 3.729      ;
; -2.998 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a13~porta_re_reg  ; fetchMemory:inst|dataOut[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 3.690      ;
; -2.997 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_re_reg ; fetchMemory:inst|dataOut[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 3.693      ;
; -2.996 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a77~porta_re_reg  ; fetchMemory:inst|dataOut[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 3.701      ;
; -2.995 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a99~porta_re_reg  ; fetchMemory:inst|dataOut[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.172     ; 3.762      ;
; -2.989 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a76~porta_re_reg  ; fetchMemory:inst|dataOut[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.237     ; 3.691      ;
; -2.988 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_re_reg ; fetchMemory:inst|dataOut[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.261     ; 3.666      ;
; -2.987 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_re_reg ; fetchMemory:inst|dataOut[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.264     ; 3.662      ;
; -2.981 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a27~porta_re_reg  ; fetchMemory:inst|dataOut[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 3.684      ;
; -2.979 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_re_reg  ; fetchMemory:inst|dataOut[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.190     ; 3.728      ;
; -2.973 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_re_reg ; fetchMemory:inst|dataOut[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.194     ; 3.718      ;
; -2.967 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a21~porta_re_reg  ; fetchMemory:inst|dataOut[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.210     ; 3.696      ;
; -2.966 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a12~porta_re_reg  ; fetchMemory:inst|dataOut[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.205     ; 3.700      ;
; -2.954 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a4~porta_re_reg   ; fetchMemory:inst|dataOut[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.220     ; 3.673      ;
; -2.935 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a91~porta_re_reg  ; fetchMemory:inst|dataOut[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 3.625      ;
; -2.934 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a93~porta_re_reg  ; fetchMemory:inst|dataOut[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.238     ; 3.635      ;
; -2.933 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a6~porta_re_reg   ; fetchMemory:inst|dataOut[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.212     ; 3.660      ;
; -2.931 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_re_reg  ; fetchMemory:inst|dataOut[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.261     ; 3.609      ;
; -2.925 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a43~porta_re_reg  ; fetchMemory:inst|dataOut[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.188     ; 3.676      ;
; -2.919 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a68~porta_re_reg  ; fetchMemory:inst|dataOut[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.229     ; 3.629      ;
; -2.918 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_re_reg   ; fetchMemory:inst|dataOut[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.190     ; 3.667      ;
; -2.916 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a102~porta_re_reg ; fetchMemory:inst|dataOut[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 3.622      ;
; -2.901 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a94~porta_re_reg  ; fetchMemory:inst|dataOut[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 3.596      ;
; -2.894 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a123~porta_re_reg ; fetchMemory:inst|dataOut[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.259     ; 3.574      ;
; -2.893 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_re_reg  ; fetchMemory:inst|dataOut[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.196     ; 3.636      ;
; -2.883 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a23~porta_re_reg  ; fetchMemory:inst|dataOut[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 3.589      ;
; -2.870 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a87~porta_re_reg  ; fetchMemory:inst|dataOut[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 3.560      ;
; -2.864 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a61~porta_re_reg  ; fetchMemory:inst|dataOut[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 3.560      ;
; -2.859 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a45~porta_re_reg  ; fetchMemory:inst|dataOut[13]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.229     ; 3.569      ;
; -2.855 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a36~porta_re_reg  ; fetchMemory:inst|dataOut[4]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.180     ; 3.614      ;
; -2.852 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a70~porta_re_reg  ; fetchMemory:inst|dataOut[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 3.548      ;
; -2.843 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a92~porta_re_reg  ; fetchMemory:inst|dataOut[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.222     ; 3.560      ;
; -2.839 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_re_reg  ; fetchMemory:inst|dataOut[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.209     ; 3.569      ;
; -2.828 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a105~porta_re_reg ; fetchMemory:inst|dataOut[9]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.271     ; 3.496      ;
; -2.826 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_re_reg  ; fetchMemory:inst|dataOut[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.231     ; 3.534      ;
; -2.823 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_re_reg ; fetchMemory:inst|dataOut[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.230     ; 3.532      ;
; -2.813 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a33~porta_re_reg  ; fetchMemory:inst|dataOut[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.208     ; 3.544      ;
; -2.812 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_re_reg  ; fetchMemory:inst|dataOut[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.182     ; 3.569      ;
; -2.810 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a119~porta_re_reg ; fetchMemory:inst|dataOut[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.226     ; 3.523      ;
; -2.806 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a60~porta_re_reg  ; fetchMemory:inst|dataOut[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.209     ; 3.536      ;
; -2.805 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a65~porta_re_reg  ; fetchMemory:inst|dataOut[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.197     ; 3.547      ;
; -2.802 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a57~porta_re_reg  ; fetchMemory:inst|dataOut[9]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.255     ; 3.486      ;
; -2.799 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a59~porta_re_reg  ; fetchMemory:inst|dataOut[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.197     ; 3.541      ;
; -2.797 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_re_reg  ; fetchMemory:inst|dataOut[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 3.502      ;
; -2.792 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a44~porta_re_reg  ; fetchMemory:inst|dataOut[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.203     ; 3.528      ;
; -2.791 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a9~porta_re_reg   ; fetchMemory:inst|dataOut[9]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 3.456      ;
; -2.788 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_re_reg  ; fetchMemory:inst|dataOut[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.217     ; 3.510      ;
; -2.776 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a73~porta_re_reg  ; fetchMemory:inst|dataOut[9]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.267     ; 3.448      ;
; -2.756 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_re_reg   ; fetchMemory:inst|dataOut[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.203     ; 3.492      ;
; -2.750 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a126~porta_re_reg ; fetchMemory:inst|dataOut[14]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 3.448      ;
; -2.747 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a89~porta_re_reg  ; fetchMemory:inst|dataOut[9]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.262     ; 3.424      ;
; -2.746 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a11~porta_re_reg  ; fetchMemory:inst|dataOut[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.237     ; 3.448      ;
; -2.740 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a28~porta_re_reg  ; fetchMemory:inst|dataOut[12]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.218     ; 3.461      ;
; -2.735 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a55~porta_re_reg  ; fetchMemory:inst|dataOut[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.221     ; 3.453      ;
; -2.733 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a86~porta_re_reg  ; fetchMemory:inst|dataOut[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.236     ; 3.436      ;
; -2.730 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_re_reg  ; fetchMemory:inst|dataOut[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 3.429      ;
; -2.725 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a121~porta_re_reg ; fetchMemory:inst|dataOut[9]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.269     ; 3.395      ;
; -2.720 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_re_reg  ; fetchMemory:inst|dataOut[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 3.432      ;
; -2.711 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a107~porta_re_reg ; fetchMemory:inst|dataOut[11]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.242     ; 3.408      ;
; -2.696 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_re_reg  ; fetchMemory:inst|dataOut[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.212     ; 3.423      ;
; -2.670 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a80~porta_re_reg  ; fetchMemory:inst|dataOut[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.177     ; 3.432      ;
; -2.657 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a32~porta_re_reg  ; fetchMemory:inst|dataOut[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.223     ; 3.373      ;
; -2.652 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a38~porta_re_reg  ; fetchMemory:inst|dataOut[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.227     ; 3.364      ;
; -2.647 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a103~porta_re_reg ; fetchMemory:inst|dataOut[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.203     ; 3.383      ;
; -2.614 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a64~porta_re_reg  ; fetchMemory:inst|dataOut[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.190     ; 3.363      ;
; -2.608 ; fetchMemory:inst|state.00                                                                             ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a125~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.197      ; 3.814      ;
; -2.608 ; fetchMemory:inst|state.00                                                                             ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a125~porta_re_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.197      ; 3.814      ;
; -2.588 ; fetchMemory:inst|state.00                                                                             ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.190      ; 3.787      ;
; -2.588 ; fetchMemory:inst|state.00                                                                             ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_re_reg        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.190      ; 3.787      ;
; -2.582 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a74~porta_re_reg  ; fetchMemory:inst|dataOut[10]                                                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.253     ; 3.268      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.523 ; fetchMemory:inst|state.SET_ADDR                                                        ; fetchMemory:inst|state.READ                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.648      ;
; 0.654 ; fetchMemory:inst|state.SET_ADDR                                                        ; fetchMemory:inst|state.END~_Duplicate_1                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.779      ;
; 0.673 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a33~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.989      ;
; 0.707 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a66~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 1.042      ;
; 0.837 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a49~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.157      ;
; 0.839 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a81~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 1.168      ;
; 0.847 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a37~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.186      ;
; 0.850 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a69~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.194      ;
; 0.858 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a11~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 1.206      ;
; 0.861 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a65~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 1.166      ;
; 0.866 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a82~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.196      ;
; 0.868 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a32~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.200      ;
; 0.872 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a64~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 1.171      ;
; 0.877 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a18~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 1.228      ;
; 0.881 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.199      ;
; 0.885 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 1.177      ;
; 0.889 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.213      ;
; 0.910 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a67~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 1.215      ;
; 0.928 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.207      ; 1.239      ;
; 0.929 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a35~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.226      ;
; 0.941 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|address_reg_a[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.046      ;
; 0.942 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a1~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.207      ; 1.253      ;
; 0.964 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a97~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.289      ;
; 0.978 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a113~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.316      ;
; 0.982 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a87~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 1.339      ;
; 0.982 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|address_reg_a[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.087      ;
; 0.989 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 1.324      ;
; 0.993 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a125~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 1.356      ;
; 0.994 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a16~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.334      ;
; 0.996 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a91~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.256      ; 1.356      ;
; 1.005 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 1.364      ;
; 1.012 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a75~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 1.378      ;
; 1.017 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a78~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.386      ;
; 1.027 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a109~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.264      ; 1.395      ;
; 1.028 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a61~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.249      ; 1.381      ;
; 1.045 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a77~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.389      ;
; 1.047 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|rden_a_store                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.152      ;
; 1.048 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a5~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 1.402      ;
; 1.064 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|address_reg_a[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.169      ;
; 1.072 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a93~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 1.420      ;
; 1.086 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 1.391      ;
; 1.086 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|rden_a_store ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_re_reg         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 1.415      ;
; 1.086 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|rden_a_store ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 1.415      ;
; 1.103 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a2~porta_re_reg         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.207      ; 1.414      ;
; 1.111 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a111~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.444      ;
; 1.112 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a100~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.453      ;
; 1.123 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a20~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.256      ; 1.483      ;
; 1.125 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a51~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.207      ; 1.436      ;
; 1.132 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a96~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.475      ;
; 1.137 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a48~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.486      ;
; 1.140 ; fetchMemory:inst|state.READ                                                            ; fetchMemory:inst|dataOut[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.231      ;
; 1.140 ; fetchMemory:inst|state.READ                                                            ; fetchMemory:inst|dataOut[8]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.231      ;
; 1.146 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a52~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 1.509      ;
; 1.146 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a114~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.264      ; 1.514      ;
; 1.147 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a95~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.460      ;
; 1.147 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a116~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.509      ;
; 1.150 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a117~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 1.442      ;
; 1.153 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a68~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 1.480      ;
; 1.153 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a112~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.266      ; 1.523      ;
; 1.157 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a13~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 1.514      ;
; 1.159 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a80~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.182      ; 1.445      ;
; 1.164 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a85~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.182      ; 1.450      ;
; 1.165 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a101~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 1.528      ;
; 1.171 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a34~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 1.491      ;
; 1.173 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a29~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.267      ; 1.544      ;
; 1.175 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a106~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.500      ;
; 1.176 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a56~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.517      ;
; 1.177 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a39~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 1.482      ;
; 1.180 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a62~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 1.552      ;
; 1.180 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.518      ;
; 1.183 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a24~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 1.512      ;
; 1.189 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a110~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.268      ; 1.561      ;
; 1.189 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a23~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.530      ;
; 1.190 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a36~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 1.468      ;
; 1.191 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a45~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.530      ;
; 1.192 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a79~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 1.498      ;
; 1.196 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a88~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 1.531      ;
; 1.222 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a7~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.546      ;
; 1.222 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a118~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 1.560      ;
; 1.226 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a38~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 1.561      ;
; 1.229 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a127~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.573      ;
; 1.231 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a83~porta_re_reg        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.549      ;
; 1.235 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a4~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.553      ;
; 1.237 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a26~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 1.571      ;
; 1.244 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a47~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 1.571      ;
; 1.248 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a55~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 1.577      ;
; 1.250 ; fetchMemory:inst|state.READ                                                            ; fetchMemory:inst|dataOut[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.340      ;
; 1.250 ; fetchMemory:inst|state.READ                                                            ; fetchMemory:inst|dataOut[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.340      ;
; 1.252 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a66~porta_re_reg        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 1.587      ;
; 1.254 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a19~porta_re_reg        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 1.578      ;
; 1.256 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a15~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.569      ;
; 1.256 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a82~porta_re_reg        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.586      ;
; 1.262 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a70~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 1.613      ;
; 1.263 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a22~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.602      ;
; 1.265 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a94~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.256      ; 1.625      ;
; 1.270 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|rden_a_store ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_re_reg         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 1.593      ;
; 1.270 ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|rden_a_store ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a3~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 1.593      ;
; 1.270 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a71~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 1.600      ;
; 1.271 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a86~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.615      ;
; 1.275 ; fetchMemory:inst|state.END~_Duplicate_1                                                ; memo:inst1|altsyncram:altsyncram_component|altsyncram_clc1:auto_generated|ram_block1a76~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 1.623      ;
+-------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.641    ; 0.523 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -7.641    ; 0.523 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1440.631 ; 0.0   ; 0.0      ; 0.0     ; -724.533            ;
;  CLOCK_50        ; -1440.631 ; 0.000 ; N/A      ; N/A     ; -724.533            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 5492     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 5492     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 2456  ; 2456 ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jul 04 20:11:19 2019
Info: Command: quartus_sta testeMemoria -c testeMemoria
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'testeMemoria.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.641           -1440.631 CLOCK_50 
Info (332146): Worst-case hold slack is 1.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.165               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -724.533 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.906
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.906           -1293.925 CLOCK_50 
Info (332146): Worst-case hold slack is 1.066
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.066               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -713.269 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.172            -625.996 CLOCK_50 
Info (332146): Worst-case hold slack is 0.523
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.523               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -374.723 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Thu Jul 04 20:11:21 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


