INFO: [VRFC 10-2263] Analyzing Verilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/UART_wrapper_out_of_context.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_wrapper_out_of_context
