0.6
2017.2
Jun 15 2017
18:52:51
E:/Vivado/Projects/lab2/lab2.sim/sim_5/behav/glbl.v,1497407496,verilog,,,,glbl,,xil_defaultlib,,,,,,
E:/Vivado/Projects/lab2/lab2.srcs/sim_5/new/addsub_test.sv,1504804546,systemVerilog,,,,addsub_test,,xil_defaultlib,,,,,,
E:/Vivado/Projects/lab2/lab2.srcs/sources_1/imports/new/fulladder.sv,1504222120,systemVerilog,,,,fulladder,,xil_defaultlib,,,,,,
E:/Vivado/Projects/lab2/lab2.srcs/sources_1/new/adder.sv,1504801402,systemVerilog,,,,adder,,xil_defaultlib,,,,,,
E:/Vivado/Projects/lab2/lab2.srcs/sources_1/new/addsub.sv,1504801617,systemVerilog,,,,addsub,,xil_defaultlib,,,,,,
