
*** Running vivado
    with args -log base_vtc_in_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_vtc_in_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source base_vtc_in_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eashanw/Audio_open/audio-revamp-soc/Audio_Stream_Adau1761/Audio_Stream_Adau1761/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.3_released/installs/lin64/Vivado/2018.3/data/ip'.
Command: synth_design -top base_vtc_in_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18086 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1451.719 ; gain = 85.848 ; free physical = 20721 ; free virtual = 31473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_vtc_in_0' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_in_0/synth/base_vtc_in_0.vhd:93]
	Parameter C_HAS_AXI4_LITE bound to: 1 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 1 - type: integer 
	Parameter C_GEN_INTERLACED bound to: 0 - type: integer 
	Parameter C_GEN_HACTIVE_SIZE bound to: 1280 - type: integer 
	Parameter C_GEN_VACTIVE_SIZE bound to: 720 - type: integer 
	Parameter C_GEN_CPARITY bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_HSYNC_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_POLARITY bound to: 1 - type: integer 
	Parameter C_GEN_VIDEO_FORMAT bound to: 2 - type: integer 
	Parameter C_GEN_HFRAME_SIZE bound to: 1650 - type: integer 
	Parameter C_GEN_F0_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_F1_VFRAME_SIZE bound to: 750 - type: integer 
	Parameter C_GEN_HSYNC_START bound to: 1390 - type: integer 
	Parameter C_GEN_HSYNC_END bound to: 1430 - type: integer 
	Parameter C_GEN_F0_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F0_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F0_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F0_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VBLANK_HEND bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_VSTART bound to: 724 - type: integer 
	Parameter C_GEN_F1_VSYNC_VEND bound to: 729 - type: integer 
	Parameter C_GEN_F1_VSYNC_HSTART bound to: 1280 - type: integer 
	Parameter C_GEN_F1_VSYNC_HEND bound to: 1280 - type: integer 
	Parameter C_FSYNC_HSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART0 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART1 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART2 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART3 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART4 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART5 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART6 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART7 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART8 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART9 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART10 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART11 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART12 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART13 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART14 bound to: 0 - type: integer 
	Parameter C_FSYNC_HSTART15 bound to: 0 - type: integer 
	Parameter C_FSYNC_VSTART15 bound to: 0 - type: integer 
	Parameter C_MAX_PIXELS bound to: 4096 - type: integer 
	Parameter C_MAX_LINES bound to: 2048 - type: integer 
	Parameter C_NUM_FSYNCS bound to: 1 - type: integer 
	Parameter C_INTERLACE_EN bound to: 0 - type: integer 
	Parameter C_GEN_AUTO_SWITCH bound to: 0 - type: integer 
	Parameter C_DETECT_EN bound to: 1 - type: integer 
	Parameter C_SYNC_EN bound to: 0 - type: integer 
	Parameter C_GENERATE_EN bound to: 0 - type: integer 
	Parameter C_DET_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_DET_HBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_VBLANK_EN bound to: 0 - type: integer 
	Parameter C_DET_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_DET_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_HSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_VSYNC_EN bound to: 1 - type: integer 
	Parameter C_GEN_HBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_VBLANK_EN bound to: 1 - type: integer 
	Parameter C_GEN_AVIDEO_EN bound to: 1 - type: integer 
	Parameter C_GEN_ACHROMA_EN bound to: 0 - type: integer 
	Parameter C_GEN_FIELDID_EN bound to: 0 - type: integer 
	Parameter C_DET_FIELDID_EN bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'v_tc' declared at '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/a92c/hdl/v_tc_v6_1_vh_rfs.vhd:7218' bound to instance 'U0' of component 'v_tc' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_in_0/synth/base_vtc_in_0.vhd:278]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 10 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 512 - type: integer 
	Parameter C_FAMILY bound to: virtex5 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'base_vtc_in_0' (11#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_in_0/synth/base_vtc_in_0.vhd:93]
WARNING: [Synth 8-3331] design tc_detector has unconnected port det_interlace
WARNING: [Synth 8-3331] design tc_detector has unconnected port hblank
WARNING: [Synth 8-3331] design tc_detector has unconnected port vblank
WARNING: [Synth 8-3331] design tc_detector has unconnected port field_id
WARNING: [Synth 8-3331] design tc_detector has unconnected port active_chroma
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_clken
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_in
WARNING: [Synth 8-3331] design tc_top has unconnected port control[31]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[30]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[29]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[28]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[27]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[26]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[25]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[23]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[22]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[21]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[20]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[19]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[18]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[17]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[16]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[15]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[14]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[13]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[12]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[11]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[10]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[9]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[8]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[7]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[6]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[5]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[4]
WARNING: [Synth 8-3331] design tc_top has unconnected port control[1]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_polarity[6]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_polarity[5]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_polarity[3]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_polarity[2]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_polarity[1]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_encoding[2]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_encoding[1]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_encoding[0]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_interlace
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[11]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[10]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[9]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[8]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[7]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[6]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[5]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[4]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[3]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[2]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[1]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_hstart[0]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[10]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[9]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[8]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[7]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[6]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[5]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[4]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[3]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[2]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[1]
WARNING: [Synth 8-3331] design tc_top has unconnected port fsync_vstart[0]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[11]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[10]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[9]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[8]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[7]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[6]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[5]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[4]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[3]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[2]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[1]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_htotal[0]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[11]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[10]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[9]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[8]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[7]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[6]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[5]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[4]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[3]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[2]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[1]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hfp_start[0]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[11]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[10]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[9]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[8]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[7]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[6]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[5]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[4]
WARNING: [Synth 8-3331] design tc_top has unconnected port gen_hsync_start[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1611.480 ; gain = 245.609 ; free physical = 19963 ; free virtual = 30716
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1611.480 ; gain = 245.609 ; free physical = 19892 ; free virtual = 30645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1611.480 ; gain = 245.609 ; free physical = 19892 ; free virtual = 30645
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_vtc_in_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_vtc_in_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_clocks.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_vtc_in_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_vtc_in_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1980.914 ; gain = 0.000 ; free physical = 20907 ; free virtual = 31664
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1980.914 ; gain = 0.000 ; free physical = 20930 ; free virtual = 31687
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1980.922 ; gain = 0.000 ; free physical = 20928 ; free virtual = 31685
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1980.922 ; gain = 0.008 ; free physical = 20924 ; free virtual = 31681
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 21027 ; free virtual = 31784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 21027 ; free virtual = 31784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_vtc_in_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 21028 ; free virtual = 31785
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 20781 ; free virtual = 31542
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               45 Bit    Registers := 4     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 101   
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 82    
	   4 Input     32 Bit        Muxes := 2     
	   4 Input     29 Bit        Muxes := 11    
	   4 Input     27 Bit        Muxes := 17    
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 6     
	   3 Input     11 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 36    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module video_clock_cross 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 3     
Module video_clock_cross__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
Module mux_tree 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 24    
	                7 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 40    
Module mux_tree__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
Module video_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               32 Bit    Registers := 71    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 15    
	   4 Input     29 Bit        Muxes := 11    
	   4 Input     27 Bit        Muxes := 17    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module tc_detector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 16    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module tc_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module v_tc 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[0]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[1]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[2]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[3]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[4]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[5]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[6]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[7]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[8]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[9]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[10]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_hori_int_reg[11] )
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[0]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[1]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[2]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[3]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[4]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[5]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[6]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[7]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[8]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[9]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[10]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_hori_int_reg[11] )
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[0]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[1]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[2]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[3]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[4]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[5]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[6]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[7]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[8]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[9]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[10]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1fp_start_hori_int2_reg[11] )
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[0]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[1]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[2]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[3]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[4]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[5]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[6]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[7]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[8]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[9]' (FDRE) to 'U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v1total_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/GEN_DETECTION.U_tc_DET/det_chroma_skip_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[0]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[1]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[2]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[3]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[4]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[5]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[6]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/gen_vblank_d_reg )
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_error_int_reg[0]' (FDRE) to 'U0/U_TC_TOP/intr_error_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_error_int_reg[1]' (FDRE) to 'U0/U_TC_TOP/intr_error_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_error_int_reg[5]' (FDRE) to 'U0/U_TC_TOP/intr_error_int_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/intr_status_int_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[14]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/intr_status_int_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/intr_status_int_reg[16] )
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[17]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[18]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[19]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[20]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[21]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[22]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[23]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[24]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[25]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[26]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[27]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[28]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[29]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/U_TC_TOP/intr_status_int_reg[30]' (FDE) to 'U0/U_TC_TOP/intr_status_int_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/intr_status_int_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\U_TC_TOP/intr_status_int_reg[13] )
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][3]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][2]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][1]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][2]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][0] )
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][0]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][1] )
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][1]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][3] )
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][3]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][16] )
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][16]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][25] )
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][25]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][30] )
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[34].GEN_MUX_REG.data_out_reg_reg[34][31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][0]' (FDE) to 'U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 20425 ; free virtual = 31192
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 20811 ; free virtual = 31576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 20721 ; free virtual = 31487
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 20662 ; free virtual = 31428
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 20423 ; free virtual = 31189
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 20442 ; free virtual = 31208
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 20415 ; free virtual = 31181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 20410 ; free virtual = 31176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 20420 ; free virtual = 31186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 20507 ; free virtual = 31273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|video_ctrl  | AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_ctrl  | AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|video_ctrl  | AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|v_tc        | U_TC_TOP/detect_en_d_reg[3]                                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|v_tc        | U_TC_TOP/generate_en_d_reg[3]                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    64|
|2     |LUT1   |    42|
|3     |LUT2   |   126|
|4     |LUT3   |   678|
|5     |LUT4   |   189|
|6     |LUT5   |   111|
|7     |LUT6   |   415|
|8     |MUXF7  |   134|
|9     |SRL16E |     5|
|10    |FDRE   |  2938|
|11    |FDSE   |   267|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------+----------------------------------+------+
|      |Instance                                    |Module                            |Cells |
+------+--------------------------------------------+----------------------------------+------+
|1     |top                                         |                                  |  4969|
|2     |  U0                                        |v_tc                              |  4969|
|3     |    U_VIDEO_CTRL                            |video_ctrl                        |  4004|
|4     |      \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I  |axi_lite_ipif                     |   113|
|5     |        I_SLAVE_ATTACHMENT                  |slave_attachment                  |   113|
|6     |          I_DECODER                         |address_decoder                   |     9|
|7     |      \AXI4_LITE_INTERFACE.CORE_MUX0        |mux_tree__parameterized0          |   130|
|8     |      \AXI4_LITE_INTERFACE.GENR_MUX0        |mux_tree                          |  1075|
|9     |      \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I   |video_clock_cross__parameterized0 |   107|
|10    |      \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I    |video_clock_cross                 |   786|
|11    |    U_TC_TOP                                |tc_top                            |   962|
|12    |      \GEN_DETECTION.U_tc_DET               |tc_detector                       |   927|
+------+--------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 20507 ; free virtual = 31273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 781 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1980.922 ; gain = 245.609 ; free physical = 20558 ; free virtual = 31324
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:12 . Memory (MB): peak = 1980.922 ; gain = 615.051 ; free physical = 20565 ; free virtual = 31331
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.926 ; gain = 0.000 ; free physical = 20306 ; free virtual = 31075
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
225 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 1981.926 ; gain = 627.664 ; free physical = 20353 ; free virtual = 31121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.926 ; gain = 0.000 ; free physical = 20349 ; free virtual = 31118
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_vtc_in_0_synth_1/base_vtc_in_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_vtc_in_0, cache-ID = 6ab10b9753ef462a
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.945 ; gain = 0.000 ; free physical = 20090 ; free virtual = 30865
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_vtc_in_0_synth_1/base_vtc_in_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_vtc_in_0_utilization_synth.rpt -pb base_vtc_in_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 12:05:44 2019...
