{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 16:20:45 2013 " "Info: Processing started: Wed Jul 31 16:20:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ad9235 -c ad9235 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ad9235 -c ad9235" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bcd2 BCD2 ad9235.v(122) " "Info (10281): Verilog HDL Declaration information at ad9235.v(122): object \"bcd2\" differs only in case from object \"BCD2\" in the same scope" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 122 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad9235.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file ad9235.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9235 " "Info: Found entity 1: ad9235" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 bcd_1 " "Info: Found entity 2: bcd_1" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 divide1 " "Info: Found entity 3: divide1" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 bcd " "Info: Found entity 4: bcd" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 121 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ad9235 " "Info: Elaborating entity \"ad9235\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_1 bcd_1:BCD " "Info: Elaborating entity \"bcd_1\" for hierarchy \"bcd_1:BCD\"" {  } { { "ad9235.v" "BCD" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in ad9235.v(84) " "Warning (10235): Verilog HDL Always Construct warning at ad9235.v(84): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in ad9235.v(85) " "Warning (10235): Verilog HDL Always Construct warning at ad9235.v(85): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in ad9235.v(86) " "Warning (10235): Verilog HDL Always Construct warning at ad9235.v(86): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide1 bcd_1:BCD\|divide1:U2 " "Info: Elaborating entity \"divide1\" for hierarchy \"bcd_1:BCD\|divide1:U2\"" {  } { { "ad9235.v" "U2" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd_1:BCD\|bcd:U1 " "Info: Elaborating entity \"bcd\" for hierarchy \"bcd_1:BCD\|bcd:U1\"" {  } { { "ad9235.v" "U1" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "BCD2\[0\] GND " "Warning (13410): Pin \"BCD2\[0\]\" is stuck at GND" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD2\[1\] VCC " "Warning (13410): Pin \"BCD2\[1\]\" is stuck at VCC" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD2\[2\] VCC " "Warning (13410): Pin \"BCD2\[2\]\" is stuck at VCC" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD2\[3\] VCC " "Warning (13410): Pin \"BCD2\[3\]\" is stuck at VCC" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD2\[4\] VCC " "Warning (13410): Pin \"BCD2\[4\]\" is stuck at VCC" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD2\[5\] VCC " "Warning (13410): Pin \"BCD2\[5\]\" is stuck at VCC" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD2\[6\] VCC " "Warning (13410): Pin \"BCD2\[6\]\" is stuck at VCC" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cnt_r.1111101000 " "Info: Register \"cnt_r.1111101000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cnt_r~13 " "Info: Register \"cnt_r~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cnt_r~14 " "Info: Register \"cnt_r~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cnt_r~15 " "Info: Register \"cnt_r~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cnt_r~17 " "Info: Register \"cnt_r~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cnt_r~18 " "Info: Register \"cnt_r~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cnt_r~19 " "Info: Register \"cnt_r~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cnt_r~20 " "Info: Register \"cnt_r~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cnt_r~21 " "Info: Register \"cnt_r~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cnt_r~22 " "Info: Register \"cnt_r~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.map.smsg " "Info: Generated suppressed messages file D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Warning: Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[0\] " "Warning (15610): No output dependent on input pin \"code\[0\]\"" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[1\] " "Warning (15610): No output dependent on input pin \"code\[1\]\"" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[2\] " "Warning (15610): No output dependent on input pin \"code\[2\]\"" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[3\] " "Warning (15610): No output dependent on input pin \"code\[3\]\"" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[4\] " "Warning (15610): No output dependent on input pin \"code\[4\]\"" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[5\] " "Warning (15610): No output dependent on input pin \"code\[5\]\"" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[6\] " "Warning (15610): No output dependent on input pin \"code\[6\]\"" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[7\] " "Warning (15610): No output dependent on input pin \"code\[7\]\"" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[8\] " "Warning (15610): No output dependent on input pin \"code\[8\]\"" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[9\] " "Warning (15610): No output dependent on input pin \"code\[9\]\"" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[10\] " "Warning (15610): No output dependent on input pin \"code\[10\]\"" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "code\[11\] " "Warning (15610): No output dependent on input pin \"code\[11\]\"" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Info: Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Info: Implemented 41 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 16:20:46 2013 " "Info: Processing ended: Wed Jul 31 16:20:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 16:20:47 2013 " "Info: Processing started: Wed Jul 31 16:20:47 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ad9235 -c ad9235 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ad9235 -c ad9235" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ad9235 EP2C8T144C7 " "Info: Selected device EP2C8T144C7 for design \"ad9235\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C7 " "Info: Device EP2C5T144C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 25 " "Warning: No exact pin location assignment(s) for 3 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code\[9\] " "Info: Pin code\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { code[9] } } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code\[10\] " "Info: Pin code\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { code[10] } } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "code\[11\] " "Info: Pin code\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { code[11] } } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 3 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bcd_1:BCD\|divide1:U2\|OUT " "Info: Destination node bcd_1:BCD\|divide1:U2\|OUT" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 101 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_1:BCD|divide1:U2|OUT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 2 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bcd_1:BCD\|divide1:U2\|OUT  " "Info: Automatically promoted node bcd_1:BCD\|divide1:U2\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bcd_1:BCD\|divide1:U2\|OUT~0 " "Info: Destination node bcd_1:BCD\|divide1:U2\|OUT~0" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 101 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_1:BCD|divide1:U2|OUT~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 101 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_1:BCD|divide1:U2|OUT } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nCR (placed in PIN 90 (CLK5, LVDSCLK2n, Input)) " "Info: Automatically promoted node nCR (placed in PIN 90 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { nCR } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "nCR" } } } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 2 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCR } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 3 0 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 3 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 16 1 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  1 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 3 18 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 6 18 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.680 ns register register " "Info: Estimated most critical path is register to register delay of 3.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bcd_1:BCD\|divide1:U2\|cnt\[7\] 1 REG LAB_X32_Y10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X32_Y10; Fanout = 3; REG Node = 'bcd_1:BCD\|divide1:U2\|cnt\[7\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_1:BCD|divide1:U2|cnt[7] } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.517 ns) 1.632 ns bcd_1:BCD\|divide1:U2\|Add0~15 2 COMB LAB_X32_Y9 2 " "Info: 2: + IC(1.115 ns) + CELL(0.517 ns) = 1.632 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'bcd_1:BCD\|divide1:U2\|Add0~15'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { bcd_1:BCD|divide1:U2|cnt[7] bcd_1:BCD|divide1:U2|Add0~15 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.712 ns bcd_1:BCD\|divide1:U2\|Add0~17 3 COMB LAB_X32_Y9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.712 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'bcd_1:BCD\|divide1:U2\|Add0~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_1:BCD|divide1:U2|Add0~15 bcd_1:BCD|divide1:U2|Add0~17 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.792 ns bcd_1:BCD\|divide1:U2\|Add0~19 4 COMB LAB_X32_Y9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.792 ns; Loc. = LAB_X32_Y9; Fanout = 2; COMB Node = 'bcd_1:BCD\|divide1:U2\|Add0~19'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_1:BCD|divide1:U2|Add0~17 bcd_1:BCD|divide1:U2|Add0~19 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 1.970 ns bcd_1:BCD\|divide1:U2\|Add0~21 5 COMB LAB_X32_Y8 2 " "Info: 5: + IC(0.098 ns) + CELL(0.080 ns) = 1.970 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'bcd_1:BCD\|divide1:U2\|Add0~21'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { bcd_1:BCD|divide1:U2|Add0~19 bcd_1:BCD|divide1:U2|Add0~21 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.050 ns bcd_1:BCD\|divide1:U2\|Add0~23 6 COMB LAB_X32_Y8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.050 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'bcd_1:BCD\|divide1:U2\|Add0~23'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_1:BCD|divide1:U2|Add0~21 bcd_1:BCD|divide1:U2|Add0~23 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.130 ns bcd_1:BCD\|divide1:U2\|Add0~25 7 COMB LAB_X32_Y8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.130 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'bcd_1:BCD\|divide1:U2\|Add0~25'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_1:BCD|divide1:U2|Add0~23 bcd_1:BCD|divide1:U2|Add0~25 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.210 ns bcd_1:BCD\|divide1:U2\|Add0~27 8 COMB LAB_X32_Y8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.210 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'bcd_1:BCD\|divide1:U2\|Add0~27'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_1:BCD|divide1:U2|Add0~25 bcd_1:BCD|divide1:U2|Add0~27 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.290 ns bcd_1:BCD\|divide1:U2\|Add0~29 9 COMB LAB_X32_Y8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.290 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'bcd_1:BCD\|divide1:U2\|Add0~29'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_1:BCD|divide1:U2|Add0~27 bcd_1:BCD|divide1:U2|Add0~29 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.370 ns bcd_1:BCD\|divide1:U2\|Add0~31 10 COMB LAB_X32_Y8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.370 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'bcd_1:BCD\|divide1:U2\|Add0~31'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_1:BCD|divide1:U2|Add0~29 bcd_1:BCD|divide1:U2|Add0~31 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.450 ns bcd_1:BCD\|divide1:U2\|Add0~33 11 COMB LAB_X32_Y8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.450 ns; Loc. = LAB_X32_Y8; Fanout = 2; COMB Node = 'bcd_1:BCD\|divide1:U2\|Add0~33'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_1:BCD|divide1:U2|Add0~31 bcd_1:BCD|divide1:U2|Add0~33 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.908 ns bcd_1:BCD\|divide1:U2\|Add0~34 12 COMB LAB_X32_Y8 1 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 2.908 ns; Loc. = LAB_X32_Y8; Fanout = 1; COMB Node = 'bcd_1:BCD\|divide1:U2\|Add0~34'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_1:BCD|divide1:U2|Add0~33 bcd_1:BCD|divide1:U2|Add0~34 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 3.584 ns bcd_1:BCD\|divide1:U2\|cnt~20 13 COMB LAB_X32_Y8 1 " "Info: 13: + IC(0.131 ns) + CELL(0.545 ns) = 3.584 ns; Loc. = LAB_X32_Y8; Fanout = 1; COMB Node = 'bcd_1:BCD\|divide1:U2\|cnt~20'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { bcd_1:BCD|divide1:U2|Add0~34 bcd_1:BCD|divide1:U2|cnt~20 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.680 ns bcd_1:BCD\|divide1:U2\|cnt\[17\] 14 REG LAB_X32_Y8 3 " "Info: 14: + IC(0.000 ns) + CELL(0.096 ns) = 3.680 ns; Loc. = LAB_X32_Y8; Fanout = 3; REG Node = 'bcd_1:BCD\|divide1:U2\|cnt\[17\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { bcd_1:BCD|divide1:U2|cnt~20 bcd_1:BCD|divide1:U2|cnt[17] } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns ( 63.48 % ) " "Info: Total cell delay = 2.336 ns ( 63.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.344 ns ( 36.52 % ) " "Info: Total interconnect delay = 1.344 ns ( 36.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.680 ns" { bcd_1:BCD|divide1:U2|cnt[7] bcd_1:BCD|divide1:U2|Add0~15 bcd_1:BCD|divide1:U2|Add0~17 bcd_1:BCD|divide1:U2|Add0~19 bcd_1:BCD|divide1:U2|Add0~21 bcd_1:BCD|divide1:U2|Add0~23 bcd_1:BCD|divide1:U2|Add0~25 bcd_1:BCD|divide1:U2|Add0~27 bcd_1:BCD|divide1:U2|Add0~29 bcd_1:BCD|divide1:U2|Add0~31 bcd_1:BCD|divide1:U2|Add0~33 bcd_1:BCD|divide1:U2|Add0~34 bcd_1:BCD|divide1:U2|cnt~20 bcd_1:BCD|divide1:U2|cnt[17] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ctrl_clk 0 " "Info: Pin \"ctrl_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD1\[0\] 0 " "Info: Pin \"BCD1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD1\[1\] 0 " "Info: Pin \"BCD1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD1\[2\] 0 " "Info: Pin \"BCD1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD2\[0\] 0 " "Info: Pin \"BCD2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD2\[1\] 0 " "Info: Pin \"BCD2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD2\[2\] 0 " "Info: Pin \"BCD2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD2\[3\] 0 " "Info: Pin \"BCD2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD2\[4\] 0 " "Info: Pin \"BCD2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD2\[5\] 0 " "Info: Pin \"BCD2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD2\[6\] 0 " "Info: Pin \"BCD2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD2\[0\] GND " "Info: Pin BCD2\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD2[0] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD2\[0\]" } } } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD2\[1\] VCC " "Info: Pin BCD2\[1\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD2[1] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD2\[1\]" } } } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD2\[2\] VCC " "Info: Pin BCD2\[2\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD2[2] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD2\[2\]" } } } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD2\[3\] VCC " "Info: Pin BCD2\[3\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD2[3] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD2\[3\]" } } } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD2\[4\] VCC " "Info: Pin BCD2\[4\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD2[4] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD2\[4\]" } } } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD2\[5\] VCC " "Info: Pin BCD2\[5\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD2[5] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD2\[5\]" } } } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD2\[6\] VCC " "Info: Pin BCD2\[6\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD2[6] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD2\[6\]" } } } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 16:20:51 2013 " "Info: Processing ended: Wed Jul 31 16:20:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 16:20:53 2013 " "Info: Processing started: Wed Jul 31 16:20:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ad9235 -c ad9235 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ad9235 -c ad9235" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 16:20:54 2013 " "Info: Processing ended: Wed Jul 31 16:20:54 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 31 16:20:55 2013 " "Info: Processing started: Wed Jul 31 16:20:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ad9235 -c ad9235 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ad9235 -c ad9235 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 2 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "bcd_1:BCD\|divide1:U2\|OUT " "Info: Detected ripple clock \"bcd_1:BCD\|divide1:U2\|OUT\" as buffer" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 101 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "bcd_1:BCD\|divide1:U2\|OUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register bcd_1:BCD\|divide1:U2\|cnt\[14\] register bcd_1:BCD\|divide1:U2\|OUT 255.56 MHz 3.913 ns Internal " "Info: Clock \"clk\" has Internal fmax of 255.56 MHz between source register \"bcd_1:BCD\|divide1:U2\|cnt\[14\]\" and destination register \"bcd_1:BCD\|divide1:U2\|OUT\" (period= 3.913 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.402 ns + Longest register register " "Info: + Longest register to register delay is 3.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bcd_1:BCD\|divide1:U2\|cnt\[14\] 1 REG LCFF_X32_Y8_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y8_N21; Fanout = 3; REG Node = 'bcd_1:BCD\|divide1:U2\|cnt\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_1:BCD|divide1:U2|cnt[14] } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.544 ns) 1.447 ns bcd_1:BCD\|divide1:U2\|Equal0~1 2 COMB LCCOMB_X32_Y9_N8 1 " "Info: 2: + IC(0.903 ns) + CELL(0.544 ns) = 1.447 ns; Loc. = LCCOMB_X32_Y9_N8; Fanout = 1; COMB Node = 'bcd_1:BCD\|divide1:U2\|Equal0~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { bcd_1:BCD|divide1:U2|cnt[14] bcd_1:BCD|divide1:U2|Equal0~1 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.491 ns) 2.241 ns bcd_1:BCD\|divide1:U2\|Equal0~4 3 COMB LCCOMB_X32_Y9_N0 9 " "Info: 3: + IC(0.303 ns) + CELL(0.491 ns) = 2.241 ns; Loc. = LCCOMB_X32_Y9_N0; Fanout = 9; COMB Node = 'bcd_1:BCD\|divide1:U2\|Equal0~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { bcd_1:BCD|divide1:U2|Equal0~1 bcd_1:BCD|divide1:U2|Equal0~4 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.178 ns) 3.306 ns bcd_1:BCD\|divide1:U2\|OUT~0 4 COMB LCCOMB_X32_Y10_N18 1 " "Info: 4: + IC(0.887 ns) + CELL(0.178 ns) = 3.306 ns; Loc. = LCCOMB_X32_Y10_N18; Fanout = 1; COMB Node = 'bcd_1:BCD\|divide1:U2\|OUT~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { bcd_1:BCD|divide1:U2|Equal0~4 bcd_1:BCD|divide1:U2|OUT~0 } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.402 ns bcd_1:BCD\|divide1:U2\|OUT 5 REG LCFF_X32_Y10_N19 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 3.402 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 2; REG Node = 'bcd_1:BCD\|divide1:U2\|OUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { bcd_1:BCD|divide1:U2|OUT~0 bcd_1:BCD|divide1:U2|OUT } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.309 ns ( 38.48 % ) " "Info: Total cell delay = 1.309 ns ( 38.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.093 ns ( 61.52 % ) " "Info: Total interconnect delay = 2.093 ns ( 61.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.402 ns" { bcd_1:BCD|divide1:U2|cnt[14] bcd_1:BCD|divide1:U2|Equal0~1 bcd_1:BCD|divide1:U2|Equal0~4 bcd_1:BCD|divide1:U2|OUT~0 bcd_1:BCD|divide1:U2|OUT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.402 ns" { bcd_1:BCD|divide1:U2|cnt[14] {} bcd_1:BCD|divide1:U2|Equal0~1 {} bcd_1:BCD|divide1:U2|Equal0~4 {} bcd_1:BCD|divide1:U2|OUT~0 {} bcd_1:BCD|divide1:U2|OUT {} } { 0.000ns 0.903ns 0.303ns 0.887ns 0.000ns } { 0.000ns 0.544ns 0.491ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.272 ns - Smallest " "Info: - Smallest clock skew is -0.272 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.313 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.602 ns) 2.313 ns bcd_1:BCD\|divide1:U2\|OUT 2 REG LCFF_X32_Y10_N19 2 " "Info: 2: + IC(0.685 ns) + CELL(0.602 ns) = 2.313 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 2; REG Node = 'bcd_1:BCD\|divide1:U2\|OUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clk bcd_1:BCD|divide1:U2|OUT } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 70.38 % ) " "Info: Total cell delay = 1.628 ns ( 70.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.685 ns ( 29.62 % ) " "Info: Total interconnect delay = 0.685 ns ( 29.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { clk bcd_1:BCD|divide1:U2|OUT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { clk {} clk~combout {} bcd_1:BCD|divide1:U2|OUT {} } { 0.000ns 0.000ns 0.685ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.585 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.154 ns clk~clkctrl 2 COMB CLKCTRL_G6 23 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G6; Fanout = 23; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.602 ns) 2.585 ns bcd_1:BCD\|divide1:U2\|cnt\[14\] 3 REG LCFF_X32_Y8_N21 3 " "Info: 3: + IC(0.829 ns) + CELL(0.602 ns) = 2.585 ns; Loc. = LCFF_X32_Y8_N21; Fanout = 3; REG Node = 'bcd_1:BCD\|divide1:U2\|cnt\[14\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { clk~clkctrl bcd_1:BCD|divide1:U2|cnt[14] } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 62.98 % ) " "Info: Total cell delay = 1.628 ns ( 62.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.957 ns ( 37.02 % ) " "Info: Total interconnect delay = 0.957 ns ( 37.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { clk clk~clkctrl bcd_1:BCD|divide1:U2|cnt[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { clk {} clk~combout {} clk~clkctrl {} bcd_1:BCD|divide1:U2|cnt[14] {} } { 0.000ns 0.000ns 0.128ns 0.829ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { clk bcd_1:BCD|divide1:U2|OUT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { clk {} clk~combout {} bcd_1:BCD|divide1:U2|OUT {} } { 0.000ns 0.000ns 0.685ns } { 0.000ns 1.026ns 0.602ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { clk clk~clkctrl bcd_1:BCD|divide1:U2|cnt[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { clk {} clk~combout {} clk~clkctrl {} bcd_1:BCD|divide1:U2|cnt[14] {} } { 0.000ns 0.000ns 0.128ns 0.829ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.402 ns" { bcd_1:BCD|divide1:U2|cnt[14] bcd_1:BCD|divide1:U2|Equal0~1 bcd_1:BCD|divide1:U2|Equal0~4 bcd_1:BCD|divide1:U2|OUT~0 bcd_1:BCD|divide1:U2|OUT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.402 ns" { bcd_1:BCD|divide1:U2|cnt[14] {} bcd_1:BCD|divide1:U2|Equal0~1 {} bcd_1:BCD|divide1:U2|Equal0~4 {} bcd_1:BCD|divide1:U2|OUT~0 {} bcd_1:BCD|divide1:U2|OUT {} } { 0.000ns 0.903ns 0.303ns 0.887ns 0.000ns } { 0.000ns 0.544ns 0.491ns 0.178ns 0.096ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { clk bcd_1:BCD|divide1:U2|OUT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.313 ns" { clk {} clk~combout {} bcd_1:BCD|divide1:U2|OUT {} } { 0.000ns 0.000ns 0.685ns } { 0.000ns 1.026ns 0.602ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { clk clk~clkctrl bcd_1:BCD|divide1:U2|cnt[14] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { clk {} clk~combout {} clk~clkctrl {} bcd_1:BCD|divide1:U2|cnt[14] {} } { 0.000ns 0.000ns 0.128ns 0.829ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk BCD1\[2\] bcd_1:BCD\|cnt1\[2\] 9.028 ns register " "Info: tco from clock \"clk\" to destination pin \"BCD1\[2\]\" through register \"bcd_1:BCD\|cnt1\[2\]\" is 9.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.975 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.879 ns) 2.590 ns bcd_1:BCD\|divide1:U2\|OUT 2 REG LCFF_X32_Y10_N19 2 " "Info: 2: + IC(0.685 ns) + CELL(0.879 ns) = 2.590 ns; Loc. = LCFF_X32_Y10_N19; Fanout = 2; REG Node = 'bcd_1:BCD\|divide1:U2\|OUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk bcd_1:BCD|divide1:U2|OUT } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.000 ns) 3.530 ns bcd_1:BCD\|divide1:U2\|OUT~clkctrl 3 COMB CLKCTRL_G4 3 " "Info: 3: + IC(0.940 ns) + CELL(0.000 ns) = 3.530 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'bcd_1:BCD\|divide1:U2\|OUT~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { bcd_1:BCD|divide1:U2|OUT bcd_1:BCD|divide1:U2|OUT~clkctrl } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.602 ns) 4.975 ns bcd_1:BCD\|cnt1\[2\] 4 REG LCFF_X1_Y16_N29 2 " "Info: 4: + IC(0.843 ns) + CELL(0.602 ns) = 4.975 ns; Loc. = LCFF_X1_Y16_N29; Fanout = 2; REG Node = 'bcd_1:BCD\|cnt1\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { bcd_1:BCD|divide1:U2|OUT~clkctrl bcd_1:BCD|cnt1[2] } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 50.39 % ) " "Info: Total cell delay = 2.507 ns ( 50.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.468 ns ( 49.61 % ) " "Info: Total interconnect delay = 2.468 ns ( 49.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.975 ns" { clk bcd_1:BCD|divide1:U2|OUT bcd_1:BCD|divide1:U2|OUT~clkctrl bcd_1:BCD|cnt1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.975 ns" { clk {} clk~combout {} bcd_1:BCD|divide1:U2|OUT {} bcd_1:BCD|divide1:U2|OUT~clkctrl {} bcd_1:BCD|cnt1[2] {} } { 0.000ns 0.000ns 0.685ns 0.940ns 0.843ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.776 ns + Longest register pin " "Info: + Longest register to pin delay is 3.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bcd_1:BCD\|cnt1\[2\] 1 REG LCFF_X1_Y16_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N29; Fanout = 2; REG Node = 'bcd_1:BCD\|cnt1\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_1:BCD|cnt1[2] } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(2.850 ns) 3.776 ns BCD1\[2\] 2 PIN PIN_8 0 " "Info: 2: + IC(0.926 ns) + CELL(2.850 ns) = 3.776 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'BCD1\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.776 ns" { bcd_1:BCD|cnt1[2] BCD1[2] } "NODE_NAME" } } { "ad9235.v" "" { Text "D:/WORKPLACE/VerilogPRJ/ad9235/ad9235.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 75.48 % ) " "Info: Total cell delay = 2.850 ns ( 75.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 24.52 % ) " "Info: Total interconnect delay = 0.926 ns ( 24.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.776 ns" { bcd_1:BCD|cnt1[2] BCD1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.776 ns" { bcd_1:BCD|cnt1[2] {} BCD1[2] {} } { 0.000ns 0.926ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.975 ns" { clk bcd_1:BCD|divide1:U2|OUT bcd_1:BCD|divide1:U2|OUT~clkctrl bcd_1:BCD|cnt1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.975 ns" { clk {} clk~combout {} bcd_1:BCD|divide1:U2|OUT {} bcd_1:BCD|divide1:U2|OUT~clkctrl {} bcd_1:BCD|cnt1[2] {} } { 0.000ns 0.000ns 0.685ns 0.940ns 0.843ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.776 ns" { bcd_1:BCD|cnt1[2] BCD1[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.776 ns" { bcd_1:BCD|cnt1[2] {} BCD1[2] {} } { 0.000ns 0.926ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 31 16:20:56 2013 " "Info: Processing ended: Wed Jul 31 16:20:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Info: Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
