###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       185669   # Number of WRITE/WRITEP commands
num_reads_done                 =      1009060   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       769803   # Number of read row buffer hits
num_read_cmds                  =      1009055   # Number of READ/READP commands
num_writes_done                =       185683   # Number of read requests issued
num_write_row_hits             =       141702   # Number of write row buffer hits
num_act_cmds                   =       284676   # Number of ACT commands
num_pre_cmds                   =       284647   # Number of PRE commands
num_ondemand_pres              =       260212   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9509559   # Cyles of rank active rank.0
rank_active_cycles.1           =      9297795   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       490441   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       702205   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1130438   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22383   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8336   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2170   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2240   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2190   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1476   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1814   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1499   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          535   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21662   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           26   # Write cmd latency (cycles)
write_latency[20-39]           =          181   # Write cmd latency (cycles)
write_latency[40-59]           =          229   # Write cmd latency (cycles)
write_latency[60-79]           =          307   # Write cmd latency (cycles)
write_latency[80-99]           =          619   # Write cmd latency (cycles)
write_latency[100-119]         =         1152   # Write cmd latency (cycles)
write_latency[120-139]         =         2137   # Write cmd latency (cycles)
write_latency[140-159]         =         3324   # Write cmd latency (cycles)
write_latency[160-179]         =         4377   # Write cmd latency (cycles)
write_latency[180-199]         =         5324   # Write cmd latency (cycles)
write_latency[200-]            =       167993   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       310340   # Read request latency (cycles)
read_latency[40-59]            =       108227   # Read request latency (cycles)
read_latency[60-79]            =       129764   # Read request latency (cycles)
read_latency[80-99]            =        69408   # Read request latency (cycles)
read_latency[100-119]          =        54452   # Read request latency (cycles)
read_latency[120-139]          =        46840   # Read request latency (cycles)
read_latency[140-159]          =        33702   # Read request latency (cycles)
read_latency[160-179]          =        27134   # Read request latency (cycles)
read_latency[180-199]          =        22240   # Read request latency (cycles)
read_latency[200-]             =       206948   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   9.2686e+08   # Write energy
read_energy                    =  4.06851e+09   # Read energy
act_energy                     =  7.78874e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.35412e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.37058e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93396e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80182e+09   # Active standby energy rank.1
average_read_latency           =      153.189   # Average read request latency (cycles)
average_interarrival           =      8.36989   # Average request interarrival latency (cycles)
total_energy                   =  1.87872e+10   # Total energy (pJ)
average_power                  =      1878.72   # Average power (mW)
average_bandwidth              =      10.1951   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       204550   # Number of WRITE/WRITEP commands
num_reads_done                 =      1122508   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       889245   # Number of read row buffer hits
num_read_cmds                  =      1122502   # Number of READ/READP commands
num_writes_done                =       204570   # Number of read requests issued
num_write_row_hits             =       157464   # Number of write row buffer hits
num_act_cmds                   =       282021   # Number of ACT commands
num_pre_cmds                   =       281994   # Number of PRE commands
num_ondemand_pres              =       255457   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9371060   # Cyles of rank active rank.0
rank_active_cycles.1           =      9350033   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       628940   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       649967   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1266768   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19358   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7617   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2092   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2272   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2138   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1518   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1811   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1441   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          479   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21587   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          143   # Write cmd latency (cycles)
write_latency[40-59]           =          153   # Write cmd latency (cycles)
write_latency[60-79]           =          257   # Write cmd latency (cycles)
write_latency[80-99]           =          574   # Write cmd latency (cycles)
write_latency[100-119]         =          949   # Write cmd latency (cycles)
write_latency[120-139]         =         1791   # Write cmd latency (cycles)
write_latency[140-159]         =         2830   # Write cmd latency (cycles)
write_latency[160-179]         =         3868   # Write cmd latency (cycles)
write_latency[180-199]         =         4934   # Write cmd latency (cycles)
write_latency[200-]            =       189039   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       318662   # Read request latency (cycles)
read_latency[40-59]            =       120263   # Read request latency (cycles)
read_latency[60-79]            =       131659   # Read request latency (cycles)
read_latency[80-99]            =        77466   # Read request latency (cycles)
read_latency[100-119]          =        61473   # Read request latency (cycles)
read_latency[120-139]          =        51475   # Read request latency (cycles)
read_latency[140-159]          =        38975   # Read request latency (cycles)
read_latency[160-179]          =        32152   # Read request latency (cycles)
read_latency[180-199]          =        27275   # Read request latency (cycles)
read_latency[200-]             =       263099   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.02111e+09   # Write energy
read_energy                    =  4.52593e+09   # Read energy
act_energy                     =  7.71609e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.01891e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.11984e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84754e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83442e+09   # Active standby energy rank.1
average_read_latency           =      170.994   # Average read request latency (cycles)
average_interarrival           =      7.53523   # Average request interarrival latency (cycles)
total_energy                   =  1.93191e+10   # Total energy (pJ)
average_power                  =      1931.91   # Average power (mW)
average_bandwidth              =      11.3244   # Average bandwidth
