INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.sim/sim_1/synth/timing/xsim/uart_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-311] analyzing module glbl
