Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: mojo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mojo_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : mojo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ethan/Dropbox/Code/FPGA/AcousticPulseTrain/wave.v" into library work
Parsing module <wave>.
Analyzing Verilog file "/home/ethan/Dropbox/Code/FPGA/AcousticPulseTrain/acoustic_pulse_train.v" into library work
Parsing module <acoustic_pulse_train>.
Analyzing Verilog file "/home/ethan/Dropbox/Code/FPGA/AcousticPulseTrain/src/mojo_top.v" into library work
Parsing module <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top>.
WARNING:HDLCompiler:1127 - "/home/ethan/Dropbox/Code/FPGA/AcousticPulseTrain/src/mojo_top.v" Line 21: Assignment to out1 ignored, since the identifier is never used

Elaborating module <wave(CTR_LEN=25)>.

Elaborating module <acoustic_pulse_train>.
WARNING:HDLCompiler:872 - "/home/ethan/Dropbox/Code/FPGA/AcousticPulseTrain/acoustic_pulse_train.v" Line 30: Using initial value of compare since it is never assigned
WARNING:HDLCompiler:91 - "/home/ethan/Dropbox/Code/FPGA/AcousticPulseTrain/acoustic_pulse_train.v" Line 49: Signal <cntr_d> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ethan/Dropbox/Code/FPGA/AcousticPulseTrain/acoustic_pulse_train.v" Line 52: Signal <compare> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "/home/ethan/Dropbox/Code/FPGA/AcousticPulseTrain/src/mojo_top.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 22
    Found 1-bit tristate buffer for signal <avr_rx> created at line 23
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 24
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 24
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 24
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 24
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top> synthesized.

Synthesizing Unit <wave>.
    Related source file is "/home/ethan/Dropbox/Code/FPGA/AcousticPulseTrain/wave.v".
        CTR_LEN = 25
    Found 25-bit register for signal <ctr_q>.
    Found 25-bit adder for signal <ctr_d> created at line 33.
    Found 9-bit adder for signal <ctr_q[24]_GND_8_o_add_4_OUT> created at line 36.
    Found 9-bit adder for signal <ctr_q[24]_GND_8_o_add_8_OUT> created at line 36.
    Found 9-bit adder for signal <ctr_q[24]_GND_8_o_add_12_OUT> created at line 36.
    Found 9-bit adder for signal <ctr_q[24]_GND_8_o_add_16_OUT> created at line 36.
    Found 9-bit adder for signal <ctr_q[24]_GND_8_o_add_20_OUT> created at line 36.
    Found 9-bit adder for signal <ctr_q[24]_GND_8_o_add_24_OUT> created at line 36.
    Found 9-bit adder for signal <result> created at line 36.
    Found 8-bit comparator greater for signal <led<0>> created at line 43
    Found 8-bit comparator greater for signal <led<1>> created at line 43
    Found 8-bit comparator greater for signal <led<2>> created at line 43
    Found 8-bit comparator greater for signal <led<3>> created at line 43
    Found 8-bit comparator greater for signal <led<4>> created at line 43
    Found 8-bit comparator greater for signal <led<5>> created at line 43
    Found 8-bit comparator greater for signal <led<6>> created at line 43
    Found 8-bit comparator greater for signal <led<7>> created at line 43
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <wave> synthesized.

Synthesizing Unit <acoustic_pulse_train>.
    Related source file is "/home/ethan/Dropbox/Code/FPGA/AcousticPulseTrain/acoustic_pulse_train.v".
    Found 27-bit register for signal <sleep_q>.
    Found 11-bit register for signal <cntr_q>.
    Found 11-bit adder for signal <cntr_q[10]_GND_9_o_add_0_OUT> created at line 33.
    Found 27-bit adder for signal <sleep_q[26]_GND_9_o_add_3_OUT> created at line 42.
    Found 11-bit comparator greater for signal <PWR_3_o_cntr_q[10]_LessThan_2_o> created at line 36
    Found 27-bit comparator greater for signal <PWR_3_o_sleep_q[26]_LessThan_5_o> created at line 44
    Found 11-bit comparator greater for signal <GND_9_o_cntr_d[10]_LessThan_7_o> created at line 49
    Found 27-bit comparator greater for signal <PWR_3_o_sleep_q[26]_LessThan_8_o> created at line 52
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <acoustic_pulse_train> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 11-bit adder                                          : 1
 25-bit adder                                          : 1
 27-bit adder                                          : 1
 9-bit adder                                           : 7
# Registers                                            : 3
 11-bit register                                       : 1
 25-bit register                                       : 1
 27-bit register                                       : 1
# Comparators                                          : 12
 11-bit comparator greater                             : 2
 27-bit comparator greater                             : 2
 8-bit comparator greater                              : 8
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 8
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <acoustic_pulse_train>.
The following registers are absorbed into counter <sleep_q>: 1 register on signal <sleep_q>.
Unit <acoustic_pulse_train> synthesized (advanced).

Synthesizing (advanced) Unit <wave>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <wave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 11-bit adder                                          : 1
 27-bit adder                                          : 1
 9-bit adder                                           : 7
# Counters                                             : 2
 25-bit up counter                                     : 1
 27-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 12
 11-bit comparator greater                             : 2
 27-bit comparator greater                             : 2
 8-bit comparator greater                              : 8
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mojo_top, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 63
 Flip-Flops                                            : 63

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 379
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 78
#      LUT2                        : 8
#      LUT3                        : 3
#      LUT4                        : 36
#      LUT5                        : 41
#      LUT6                        : 33
#      MUXCY                       : 89
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 79
# FlipFlops/Latches                : 63
#      FD                          : 27
#      FDR                         : 36
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 1
#      OBUF                        : 9
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              63  out of  11440     0%  
 Number of Slice LUTs:                  203  out of   5720     3%  
    Number used as Logic:               203  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    204
   Number with an unused Flip Flop:     141  out of    204    69%  
   Number with an unused LUT:             1  out of    204     0%  
   Number of fully used LUT-FF pairs:    62  out of    204    30%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  17  out of    102    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 63    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.917ns (Maximum Frequency: 168.992MHz)
   Minimum input arrival time before clock: 5.097ns
   Maximum output required time after clock: 10.894ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.917ns (frequency: 168.992MHz)
  Total number of paths / destination ports: 18084 / 63
-------------------------------------------------------------------------
Delay:               5.917ns (Levels of Logic = 30)
  Source:            acoustic_pt/sleep_q_0 (FF)
  Destination:       acoustic_pt/sleep_q_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: acoustic_pt/sleep_q_0 to acoustic_pt/sleep_q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   0.803  acoustic_pt/sleep_q_0 (acoustic_pt/sleep_q_0)
     INV:I->O              1   0.255   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_lut<0>_INV_0 (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<0> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<1> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<2> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<3> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<4> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<5> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<6> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<7> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<8> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<9> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<10> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<11> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<12> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<13> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<14> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<15> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<16> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<17> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<18> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<19> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<20> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<21> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<22> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<23> (acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_cy<23>)
     XORCY:CI->O           2   0.206   1.156  acoustic_pt/Madd_sleep_q[26]_GND_9_o_add_3_OUT_xor<24> (acoustic_pt/sleep_q[26]_GND_9_o_add_3_OUT<24>)
     LUT5:I0->O            0   0.254   0.000  acoustic_pt/Mcompar_PWR_3_o_sleep_q[26]_LessThan_5_o_lutdi3 (acoustic_pt/Mcompar_PWR_3_o_sleep_q[26]_LessThan_5_o_lutdi3)
     MUXCY:DI->O           1   0.181   0.000  acoustic_pt/Mcompar_PWR_3_o_sleep_q[26]_LessThan_5_o_cy<4> (acoustic_pt/Mcompar_PWR_3_o_sleep_q[26]_LessThan_5_o_cy<4>)
     MUXCY:CI->O          27   0.023   1.436  acoustic_pt/Mcompar_PWR_3_o_sleep_q[26]_LessThan_5_o_cy<5> (acoustic_pt/Mcompar_PWR_3_o_sleep_q[26]_LessThan_5_o_cy<5>)
     LUT4:I3->O            1   0.254   0.000  acoustic_pt/sleep_q_1_rstpot (acoustic_pt/sleep_q_1_rstpot)
     FD:D                      0.074          acoustic_pt/sleep_q_1
    ----------------------------------------
    Total                      5.917ns (2.522ns logic, 3.395ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 64 / 63
-------------------------------------------------------------------------
Offset:              5.097ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       acoustic_pt/cntr_q_10 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to acoustic_pt/cntr_q_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.328   1.469  rst_n_IBUF (rst_inv)
     INV:I->O             36   0.255   1.586  rst1_INV_0 (rst)
     FDR:R                     0.459          acoustic_pt/cntr_q_0
    ----------------------------------------
    Total                      5.097ns (2.042ns logic, 3.055ns route)
                                       (40.1% logic, 59.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1278 / 9
-------------------------------------------------------------------------
Offset:              10.894ns (Levels of Logic = 7)
  Source:            led_wave/ctr_q_1 (FF)
  Destination:       led<1> (PAD)
  Source Clock:      clk rising

  Data Path: led_wave/ctr_q_1 to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.525   1.234  led_wave/ctr_q_1 (led_wave/ctr_q_1)
     LUT5:I0->O            2   0.254   1.002  led<0>81 (led<0>_bdd16)
     LUT6:I2->O            1   0.254   0.000  led<0>6_G (N29)
     MUXF7:I1->O          13   0.175   1.374  led<0>6 (led<0>_bdd11)
     LUT6:I2->O            2   0.254   0.954  led<1>141 (led<1>_bdd3)
     LUT6:I3->O            1   0.235   0.790  led<1>1 (led<1>1)
     LUT2:I0->O            1   0.250   0.681  led<1>3 (led_1_OBUF)
     OBUF:I->O                 2.912          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                     10.894ns (4.859ns logic, 6.035ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.917|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.19 secs
 
--> 


Total memory usage is 390660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    0 (   0 filtered)

