PC: 5
Reg:
reg_op1: 0x01ab|SIMD[10101011/-0.34375 00000001/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_op2: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_res: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_north_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_south_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_west_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_east_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_predicate: false
reg_loop_start: 5
reg_loop_end: 5
Sig:
wire_alu_out: 0xf78d|SIMD[10001101/-0.025390625 11110111/-240 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
wire_north_in: None
wire_south_in: None
wire_west_in: 0x01ab|SIMD[10101011/-0.34375 00000001/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
wire_east_in: None
wire_north_out: None
wire_south_out: 0xf78d|SIMD[10001101/-0.025390625 11110111/-240 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
wire_west_out: None
wire_east_out: None
Conf: operation: MULT 7
switch_config: {
    Open -> predicate,
    ALUOut -> south_out,
    Open -> west_out,
    Open -> north_out,
    Open -> east_out,
    Open -> alu_op2,
    WestIn -> alu_op1,
};
input_register_used: {};
input_register_write: {};
Previous op is load: None
