Verilator Statistics Report

Information:
  Verilator 5.008 2023-03-04 rev v5.008
  Arguments: --cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -Wno-STMTDLY -Wno-WIDTH -I/home/fluctlight/project/A53_core/projects/cpu_diff/build --x-assign unique -O3 -CFLAGS -std=c++11 -static -Wall -I/home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc -I/home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common -I/home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/difftest -DVERILATOR -DNUM_CORES=1 -I/usr/include/SDL2 -D_REENTRANT -fPIE -LDFLAGS -lpthread -lSDL2 -ldl -lz -lsqlite3 --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 -o /home/fluctlight/project/A53_core/projects/cpu_diff/build/emu -Mdir /home/fluctlight/project/A53_core/projects/cpu_diff/build/emu-compile /home/fluctlight/project/A53_core/projects/cpu_diff/build/SimTop.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/SimJTAG.v /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/difftest/spikedasm.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/difftest/ref.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/difftest/interface.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/verilator/snapshot.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/verilator/main.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/verilator/logger.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/verilator/emu.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/vga.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/flash.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/ram.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/device.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/uart.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/remote_bitbang.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/axi4.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/compress.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/SimJTAG.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/common.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/vcs/main.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/vga.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/flash.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/ram.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/device.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/uart.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/remote_bitbang.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/axi4.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/compress.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/SimJTAG.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/common/common.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/difftest/spikedasm.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/difftest/ref.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/fluctlight/project/A53_core/libraries/difftest/src/test/csrc/difftest/interface.cpp
  Build jobs: 1
  Verilate jobs: 1

Global Statistics:

  Assertions, assert immediate statements                                                             0
  Assertions, assert non-immediate statements                                                         0
  Assertions, cover statements                                                                        0
  Assertions, full/parallel case                                                                      0
  ConstPool, Constants emitted                                                                        0
  ConstPool, Tables emitted                                                                           2
  Optimizations, Cases complex                                                                        0
  Optimizations, Cases parallelized                                                                   6
  Optimizations, Clocker decomposed vectors                                                           0
  Optimizations, Clocker seen vectors                                                                 0
  Optimizations, Combined CFuncs                                                                      0
  Optimizations, Const bit op reduction                                                             185
  Optimizations, Const bit op reduction                                                               0
  Optimizations, DFG  pre inline 1st CSE, expressions eliminated                                    262
  Optimizations, DFG  pre inline 2nd CSE, expressions eliminated                                     22
  Optimizations, DFG  pre inline Ast2Dfg, coalesced assignments                                      60
  Optimizations, DFG  pre inline Ast2Dfg, input equations                                           329
  Optimizations, DFG  pre inline Ast2Dfg, non-representable (dtype)                                   3
  Optimizations, DFG  pre inline Ast2Dfg, non-representable (impure)                                  0
  Optimizations, DFG  pre inline Ast2Dfg, non-representable (lhs)                                     0
  Optimizations, DFG  pre inline Ast2Dfg, non-representable (node)                                    0
  Optimizations, DFG  pre inline Ast2Dfg, non-representable (timing)                                  0
  Optimizations, DFG  pre inline Ast2Dfg, non-representable (unknown)                                 1
  Optimizations, DFG  pre inline Ast2Dfg, non-representable (var ref)                                 0
  Optimizations, DFG  pre inline Ast2Dfg, non-representable (width)                                   0
  Optimizations, DFG  pre inline Ast2Dfg, representable                                             325
  Optimizations, DFG  pre inline Dfg2Ast, intermediate variables                                     65
  Optimizations, DFG  pre inline Dfg2Ast, replaced variables                                          1
  Optimizations, DFG  pre inline Dfg2Ast, result equations                                          285
  Optimizations, DFG  pre inline General, modules                                                    22
  Optimizations, DFG  pre inline Peephole, fold assoc binary                                          0
  Optimizations, DFG  pre inline Peephole, fold assoc binary lhs of rhs                               0
  Optimizations, DFG  pre inline Peephole, fold assoc binary rhs of lhs                               0
  Optimizations, DFG  pre inline Peephole, fold binary                                                0
  Optimizations, DFG  pre inline Peephole, fold sel                                                   2
  Optimizations, DFG  pre inline Peephole, fold unary                                                 0
  Optimizations, DFG  pre inline Peephole, inline arraysel                                            0
  Optimizations, DFG  pre inline Peephole, pull nots through cond                                     0
  Optimizations, DFG  pre inline Peephole, push bitwise op through concat                             0
  Optimizations, DFG  pre inline Peephole, push bitwise through reduction                             0
  Optimizations, DFG  pre inline Peephole, push compare op through concat                             0
  Optimizations, DFG  pre inline Peephole, push concat through nots                                   0
  Optimizations, DFG  pre inline Peephole, push not through cond                                      0
  Optimizations, DFG  pre inline Peephole, push reduction through concat                              0
  Optimizations, DFG  pre inline Peephole, push reduction through cond with const branch              0
  Optimizations, DFG  pre inline Peephole, push sel through concat                                    2
  Optimizations, DFG  pre inline Peephole, push sel through cond                                      0
  Optimizations, DFG  pre inline Peephole, push sel through not                                       0
  Optimizations, DFG  pre inline Peephole, push sel through replicate                                 0
  Optimizations, DFG  pre inline Peephole, push sel through shiftl                                    1
  Optimizations, DFG  pre inline Peephole, remove and with ones                                       0
  Optimizations, DFG  pre inline Peephole, remove concat of adjoining sels                            5
  Optimizations, DFG  pre inline Peephole, remove cond with false condition                           0
  Optimizations, DFG  pre inline Peephole, remove cond with true condition                            0
  Optimizations, DFG  pre inline Peephole, remove full width sel                                      9
  Optimizations, DFG  pre inline Peephole, remove not not                                             0
  Optimizations, DFG  pre inline Peephole, remove or with zero                                        0
  Optimizations, DFG  pre inline Peephole, remove redundant zext on rhs of shift                      0
  Optimizations, DFG  pre inline Peephole, remove replicate once                                      0
  Optimizations, DFG  pre inline Peephole, remove sel from lhs of concat                              6
  Optimizations, DFG  pre inline Peephole, remove sel from rhs of concat                             21
  Optimizations, DFG  pre inline Peephole, remove sub zero                                            0
  Optimizations, DFG  pre inline Peephole, remove width one reduction                                 0
  Optimizations, DFG  pre inline Peephole, remove xor with zero                                       0
  Optimizations, DFG  pre inline Peephole, replace and of not and neq                                 0
  Optimizations, DFG  pre inline Peephole, replace and of not and not                                 0
  Optimizations, DFG  pre inline Peephole, replace and with zero                                      0
  Optimizations, DFG  pre inline Peephole, replace concat sel bottom and zero with shiftl             0
  Optimizations, DFG  pre inline Peephole, replace concat zero and sel top with shiftr                0
  Optimizations, DFG  pre inline Peephole, replace cond dec                                           0
  Optimizations, DFG  pre inline Peephole, replace cond inc                                           0
  Optimizations, DFG  pre inline Peephole, replace cond with else branch ones                         0
  Optimizations, DFG  pre inline Peephole, replace cond with else branch zero                         0
  Optimizations, DFG  pre inline Peephole, replace cond with then branch ones                         0
  Optimizations, DFG  pre inline Peephole, replace cond with then branch zero                         0
  Optimizations, DFG  pre inline Peephole, replace contradictory and                                  0
  Optimizations, DFG  pre inline Peephole, replace extend                                            18
  Optimizations, DFG  pre inline Peephole, replace nested concat of adjoining sels on lhs             4
  Optimizations, DFG  pre inline Peephole, replace nested concat of adjoining sels on rhs             0
  Optimizations, DFG  pre inline Peephole, replace not eq                                             0
  Optimizations, DFG  pre inline Peephole, replace not neq                                            0
  Optimizations, DFG  pre inline Peephole, replace or of concat lhs zero and concat zero rhs          0
  Optimizations, DFG  pre inline Peephole, replace or of concat zero lhs and concat rhs zero          0
  Optimizations, DFG  pre inline Peephole, replace or of not and neq                                  0
  Optimizations, DFG  pre inline Peephole, replace or of not and not                                  0
  Optimizations, DFG  pre inline Peephole, replace or with ones                                       0
  Optimizations, DFG  pre inline Peephole, replace sel from sel                                      37
  Optimizations, DFG  pre inline Peephole, replace sub with not                                       0
  Optimizations, DFG  pre inline Peephole, replace tautological or                                    0
  Optimizations, DFG  pre inline Peephole, replace xor with ones                                      0
  Optimizations, DFG  pre inline Peephole, right leaning assoc                                      170
  Optimizations, DFG  pre inline Peephole, swap cond with neq condition                               0
  Optimizations, DFG  pre inline Peephole, swap cond with not condition                               0
  Optimizations, DFG  pre inline Peephole, swap const in commutative binary                           0
  Optimizations, DFG  pre inline Peephole, swap not in commutative binary                             9
  Optimizations, DFG  pre inline Peephole, swap var in commutative binary                             4
  Optimizations, DFG  pre inline Remove vars, variables removed                                      97
  Optimizations, DFG post inline 1st CSE, expressions eliminated                                      5
  Optimizations, DFG post inline 2nd CSE, expressions eliminated                                      4
  Optimizations, DFG post inline Ast2Dfg, coalesced assignments                                      67
  Optimizations, DFG post inline Ast2Dfg, input equations                                           321
  Optimizations, DFG post inline Ast2Dfg, non-representable (dtype)                                   3
  Optimizations, DFG post inline Ast2Dfg, non-representable (impure)                                  0
  Optimizations, DFG post inline Ast2Dfg, non-representable (lhs)                                     0
  Optimizations, DFG post inline Ast2Dfg, non-representable (node)                                    0
  Optimizations, DFG post inline Ast2Dfg, non-representable (timing)                                  0
  Optimizations, DFG post inline Ast2Dfg, non-representable (unknown)                                 2
  Optimizations, DFG post inline Ast2Dfg, non-representable (var ref)                                 0
  Optimizations, DFG post inline Ast2Dfg, non-representable (width)                                   0
  Optimizations, DFG post inline Ast2Dfg, representable                                             316
  Optimizations, DFG post inline Dfg2Ast, intermediate variables                                      0
  Optimizations, DFG post inline Dfg2Ast, replaced variables                                          5
  Optimizations, DFG post inline Dfg2Ast, result equations                                          303
  Optimizations, DFG post inline General, modules                                                     1
  Optimizations, DFG post inline Peephole, fold assoc binary                                          0
  Optimizations, DFG post inline Peephole, fold assoc binary lhs of rhs                               0
  Optimizations, DFG post inline Peephole, fold assoc binary rhs of lhs                               0
  Optimizations, DFG post inline Peephole, fold binary                                                0
  Optimizations, DFG post inline Peephole, fold sel                                                   0
  Optimizations, DFG post inline Peephole, fold unary                                                 0
  Optimizations, DFG post inline Peephole, inline arraysel                                            0
  Optimizations, DFG post inline Peephole, pull nots through cond                                     0
  Optimizations, DFG post inline Peephole, push bitwise op through concat                             0
  Optimizations, DFG post inline Peephole, push bitwise through reduction                             0
  Optimizations, DFG post inline Peephole, push compare op through concat                             0
  Optimizations, DFG post inline Peephole, push concat through nots                                   0
  Optimizations, DFG post inline Peephole, push not through cond                                      0
  Optimizations, DFG post inline Peephole, push reduction through concat                              0
  Optimizations, DFG post inline Peephole, push reduction through cond with const branch              0
  Optimizations, DFG post inline Peephole, push sel through concat                                    0
  Optimizations, DFG post inline Peephole, push sel through cond                                      0
  Optimizations, DFG post inline Peephole, push sel through not                                       0
  Optimizations, DFG post inline Peephole, push sel through replicate                                 0
  Optimizations, DFG post inline Peephole, push sel through shiftl                                    0
  Optimizations, DFG post inline Peephole, remove and with ones                                       0
  Optimizations, DFG post inline Peephole, remove concat of adjoining sels                            0
  Optimizations, DFG post inline Peephole, remove cond with false condition                           0
  Optimizations, DFG post inline Peephole, remove cond with true condition                            0
  Optimizations, DFG post inline Peephole, remove full width sel                                      2
  Optimizations, DFG post inline Peephole, remove not not                                             0
  Optimizations, DFG post inline Peephole, remove or with zero                                        0
  Optimizations, DFG post inline Peephole, remove redundant zext on rhs of shift                      0
  Optimizations, DFG post inline Peephole, remove replicate once                                      0
  Optimizations, DFG post inline Peephole, remove sel from lhs of concat                              1
  Optimizations, DFG post inline Peephole, remove sel from rhs of concat                              7
  Optimizations, DFG post inline Peephole, remove sub zero                                            0
  Optimizations, DFG post inline Peephole, remove width one reduction                                 0
  Optimizations, DFG post inline Peephole, remove xor with zero                                       0
  Optimizations, DFG post inline Peephole, replace and of not and neq                                 0
  Optimizations, DFG post inline Peephole, replace and of not and not                                 0
  Optimizations, DFG post inline Peephole, replace and with zero                                      0
  Optimizations, DFG post inline Peephole, replace concat sel bottom and zero with shiftl             0
  Optimizations, DFG post inline Peephole, replace concat zero and sel top with shiftr                0
  Optimizations, DFG post inline Peephole, replace cond dec                                           0
  Optimizations, DFG post inline Peephole, replace cond inc                                           0
  Optimizations, DFG post inline Peephole, replace cond with else branch ones                         0
  Optimizations, DFG post inline Peephole, replace cond with else branch zero                         0
  Optimizations, DFG post inline Peephole, replace cond with then branch ones                         0
  Optimizations, DFG post inline Peephole, replace cond with then branch zero                         0
  Optimizations, DFG post inline Peephole, replace contradictory and                                  0
  Optimizations, DFG post inline Peephole, replace extend                                             0
  Optimizations, DFG post inline Peephole, replace nested concat of adjoining sels on lhs             0
  Optimizations, DFG post inline Peephole, replace nested concat of adjoining sels on rhs             0
  Optimizations, DFG post inline Peephole, replace not eq                                             0
  Optimizations, DFG post inline Peephole, replace not neq                                            0
  Optimizations, DFG post inline Peephole, replace or of concat lhs zero and concat zero rhs          0
  Optimizations, DFG post inline Peephole, replace or of concat zero lhs and concat rhs zero          0
  Optimizations, DFG post inline Peephole, replace or of not and neq                                  0
  Optimizations, DFG post inline Peephole, replace or of not and not                                  0
  Optimizations, DFG post inline Peephole, replace or with ones                                       0
  Optimizations, DFG post inline Peephole, replace sel from sel                                      35
  Optimizations, DFG post inline Peephole, replace sub with not                                       0
  Optimizations, DFG post inline Peephole, replace tautological or                                    0
  Optimizations, DFG post inline Peephole, replace xor with ones                                      0
  Optimizations, DFG post inline Peephole, right leaning assoc                                        0
  Optimizations, DFG post inline Peephole, swap cond with neq condition                               0
  Optimizations, DFG post inline Peephole, swap cond with not condition                               0
  Optimizations, DFG post inline Peephole, swap const in commutative binary                           0
  Optimizations, DFG post inline Peephole, swap not in commutative binary                             0
  Optimizations, DFG post inline Peephole, swap var in commutative binary                             0
  Optimizations, DFG post inline Remove vars, variables removed                                       8
  Optimizations, Delayed shared-sets                                                                 61
  Optimizations, Gate assign merged                                                                   0
  Optimizations, Gate inputs replaced                                                               567
  Optimizations, Gate sigs deduped                                                                    0
  Optimizations, Gate sigs deleted                                                                  392
  Optimizations, Inline unsupported                                                                   0
  Optimizations, Inlined instances                                                                   26
  Optimizations, Lifetime assign deletions                                                            0
  Optimizations, Lifetime constant prop                                                               0
  Optimizations, Lifetime postassign deletions                                                       17
  Optimizations, MergeCond longest merge                                                              9
  Optimizations, MergeCond merged items                                                              20
  Optimizations, MergeCond merges                                                                     6
  Optimizations, Prelim extracted value to ConstPool                                                  0
  Optimizations, Reloop iterations                                                                    0
  Optimizations, Reloops                                                                              0
  Optimizations, Split always                                                                         3
  Optimizations, Substituted temps                                                                  235
  Optimizations, Tables created                                                                       6
  Optimizations, Unrolled Iterations                                                                 32
  Optimizations, Unrolled Loops                                                                       1
  Optimizations, Vars localized                                                                      48
  Optimizations, expand limited                                                                       0
  Optimizations, expand wide words                                                                  487
  Optimizations, expand wides                                                                        52
  Optimizations, isolate_assignments blocks                                                           0
  Scheduling, size of class: clocked                                                               1836
  Scheduling, size of class: combinational                                                         3251
  Scheduling, size of class: final                                                                    0
  Scheduling, size of class: hybrid                                                                   0
  Scheduling, size of class: initial                                                                  0
  Scheduling, size of class: static                                                                   0
  Scheduling, size of region: Active                                                                  0
  Scheduling, size of region: Active Pre                                                              0
  Scheduling, size of region: NBA                                                                  5087
  Scheduling, size of replicated logic: Active                                                        0
  Scheduling, size of replicated logic: Input                                                        52
  Scheduling, size of replicated logic: NBA                                                           0
  SplitVar, Split packed variables                                                                    0
  SplitVar, Split unpacked arrays                                                                     0
  Tristate, Tristate resolved nets                                                                    0
  Unknowns, variables created                                                                         0
  Warnings, Suppressed DECLFILENAME                                                                   3
  Warnings, Suppressed EOFNEWLINE                                                                    19
  Warnings, Suppressed UNDRIVEN                                                                      12
  Warnings, Suppressed UNUSEDSIGNAL                                                                  51
  Warnings, Suppressed WIDTHEXPAND                                                                   12
  Warnings, Suppressed WIDTHTRUNC                                                                     9

Performance Statistics:

  Stage, Elapsed time (sec), 001_cells                                                         0.000000
  Stage, Elapsed time (sec), 002_linkparse                                                     0.001338
  Stage, Elapsed time (sec), 003_linkdot                                                       0.002697
  Stage, Elapsed time (sec), 004_linkresolve                                                   0.000352
  Stage, Elapsed time (sec), 005_linklvalue                                                    0.000184
  Stage, Elapsed time (sec), 006_linkjump                                                      0.000146
  Stage, Elapsed time (sec), 007_linkinc                                                       0.000206
  Stage, Elapsed time (sec), 008_param                                                         0.004615
  Stage, Elapsed time (sec), 009_linkdotparam                                                  0.000978
  Stage, Elapsed time (sec), 010_deadModules                                                   0.000389
  Stage, Elapsed time (sec), 011_width                                                         0.001831
  Stage, Elapsed time (sec), 012_widthcommit                                                   0.000464
  Stage, Elapsed time (sec), 013_const                                                         0.000232
  Stage, Elapsed time (sec), 014_undriven                                                      0.000527
  Stage, Elapsed time (sec), 015_assertpre                                                     0.000210
  Stage, Elapsed time (sec), 016_assert                                                        0.000170
  Stage, Elapsed time (sec), 017_wraptop                                                       0.000028
  Stage, Elapsed time (sec), 018_const                                                         0.000513
  Stage, Elapsed time (sec), 019_split_var                                                     0.001705
  Stage, Elapsed time (sec), 020_split_var                                                     0.000046
  Stage, Elapsed time (sec), 021_dearray                                                       0.000178
  Stage, Elapsed time (sec), 022_linkdot                                                       0.001036
  Stage, Elapsed time (sec), 023_begin                                                         0.000219
  Stage, Elapsed time (sec), 024_tristate                                                      0.001094
  Stage, Elapsed time (sec), 025_unknown                                                       0.000545
  Stage, Elapsed time (sec), 026_dfg-extract                                                   0.000881
  Stage, Elapsed time (sec), 027_dfg-optimize                                                  0.003060
  Stage, Elapsed time (sec), 028_inline                                                        0.001059
  Stage, Elapsed time (sec), 029_linkdot                                                       0.000799
  Stage, Elapsed time (sec), 030_dfg-optimize                                                  0.000921
  Stage, Elapsed time (sec), 031_const                                                         0.000282
  Stage, Elapsed time (sec), 032_deadDtypes                                                    0.000269
  Stage, Elapsed time (sec), 033_inst                                                          0.000043
  Stage, Elapsed time (sec), 034_const                                                         0.000168
  Stage, Elapsed time (sec), 035_scope                                                         0.001540
  Stage, Elapsed time (sec), 036_linkdot                                                       0.000721
  Stage, Elapsed time (sec), 037_class                                                         0.000072
  Stage, Elapsed time (sec), 038_const                                                         0.000184
  Stage, Elapsed time (sec), 039_deadDtypesScoped                                              0.000220
  Stage, Elapsed time (sec), 040_case                                                          0.000225
  Stage, Elapsed time (sec), 041_task                                                          0.000703
  Stage, Elapsed time (sec), 042_name                                                          0.000349
  Stage, Elapsed time (sec), 043_unroll                                                        0.000155
  Stage, Elapsed time (sec), 044_slice                                                         0.000240
  Stage, Elapsed time (sec), 045_const                                                         0.000294
  Stage, Elapsed time (sec), 046_life                                                          0.000109
  Stage, Elapsed time (sec), 047_table                                                         0.000392
  Stage, Elapsed time (sec), 048_const                                                         0.000337
  Stage, Elapsed time (sec), 049_deadDtypesScoped                                              0.000328
  Stage, Elapsed time (sec), 050_active                                                        0.000179
  Stage, Elapsed time (sec), 051_split                                                         0.000321
  Stage, Elapsed time (sec), 052_splitas                                                       0.000083
  Stage, Elapsed time (sec), 053_gate                                                          0.002083
  Stage, Elapsed time (sec), 054_const                                                         0.000234
  Stage, Elapsed time (sec), 055_deadAllScoped                                                 0.000299
  Stage, Elapsed time (sec), 056_reorder                                                       0.000284
  Stage, Elapsed time (sec), 057_delayed                                                       0.000264
  Stage, Elapsed time (sec), 058_activetop                                                     0.000229
  Stage, Elapsed time (sec), 059_sched-gather                                                  0.001389
  Stage, Elapsed time (sec), 060_sched-static                                                  0.000017
  Stage, Elapsed time (sec), 061_sched-initial                                                 0.000008
  Stage, Elapsed time (sec), 062_sched-final                                                   0.000008
  Stage, Elapsed time (sec), 063_sched-break-cycles                                            0.000076
  Stage, Elapsed time (sec), 064_sched-settle                                                  0.000902
  Stage, Elapsed time (sec), 065_sched-partition                                               0.000413
  Stage, Elapsed time (sec), 066_sched-replicate                                               0.000108
  Stage, Elapsed time (sec), 067_sched-create-ico                                              0.000032
  Stage, Elapsed time (sec), 068_sched-create-triggers                                         0.000022
  Stage, Elapsed time (sec), 069_sched-create-act                                              0.000012
  Stage, Elapsed time (sec), 070_sched-create-nba                                              0.000771
  Stage, Elapsed time (sec), 071_sched                                                         0.000029
  Stage, Elapsed time (sec), 072_clock                                                         0.000288
  Stage, Elapsed time (sec), 073_const                                                         0.000357
  Stage, Elapsed time (sec), 074_life                                                          0.000316
  Stage, Elapsed time (sec), 075_life_post                                                     0.000461
  Stage, Elapsed time (sec), 076_const                                                         0.000346
  Stage, Elapsed time (sec), 077_deadAllScoped                                                 0.000387
  Stage, Elapsed time (sec), 078_localize                                                      0.001481
  Stage, Elapsed time (sec), 079_descope                                                       0.000316
  Stage, Elapsed time (sec), 080_combine                                                       0.000776
  Stage, Elapsed time (sec), 081_const                                                         0.000332
  Stage, Elapsed time (sec), 082_deadAll                                                       0.000356
  Stage, Elapsed time (sec), 083_clean                                                         0.000881
  Stage, Elapsed time (sec), 084_premit                                                        0.000436
  Stage, Elapsed time (sec), 085_expand                                                        0.003890
  Stage, Elapsed time (sec), 086_const_cpp                                                     0.002780
  Stage, Elapsed time (sec), 087_subst                                                         0.000630
  Stage, Elapsed time (sec), 088_const_cpp                                                     0.001603
  Stage, Elapsed time (sec), 089_deadAll                                                       0.000464
  Stage, Elapsed time (sec), 090_merge_cond                                                    0.000807
  Stage, Elapsed time (sec), 091_reloop                                                        0.000516
  Stage, Elapsed time (sec), 092_depth                                                         0.000295
  Stage, Elapsed time (sec), 093_cast                                                          0.000785
  Stage, Elapsed time (sec), 094_cctors                                                        0.000381
  Stage, Elapsed time (sec), 095_common                                                        0.000012
  Stage, Elapsed time (sec), 096_variableorder                                                 0.000048
  Stage, Elapsed time (sec), 097_cuse                                                          0.000354
  Stage, Elapsed time (sec), 098_emit                                                          0.008499
  Stage, Elapsed time (sec), TOTAL                                                             0.068614
  Stage, Memory (MB), 001_cells                                                               24.925781
  Stage, Memory (MB), 002_linkparse                                                           24.925781
  Stage, Memory (MB), 003_linkdot                                                             24.925781
  Stage, Memory (MB), 004_linkresolve                                                         24.925781
  Stage, Memory (MB), 005_linklvalue                                                          24.925781
  Stage, Memory (MB), 006_linkjump                                                            24.925781
  Stage, Memory (MB), 007_linkinc                                                             24.925781
  Stage, Memory (MB), 008_param                                                               26.812500
  Stage, Memory (MB), 009_linkdotparam                                                        26.812500
  Stage, Memory (MB), 010_deadModules                                                         26.812500
  Stage, Memory (MB), 011_width                                                               26.812500
  Stage, Memory (MB), 012_widthcommit                                                         26.812500
  Stage, Memory (MB), 013_const                                                               26.812500
  Stage, Memory (MB), 014_undriven                                                            26.812500
  Stage, Memory (MB), 015_assertpre                                                           26.812500
  Stage, Memory (MB), 016_assert                                                              26.812500
  Stage, Memory (MB), 017_wraptop                                                             26.812500
  Stage, Memory (MB), 018_const                                                               26.812500
  Stage, Memory (MB), 019_split_var                                                           26.812500
  Stage, Memory (MB), 020_split_var                                                           26.812500
  Stage, Memory (MB), 021_dearray                                                             26.812500
  Stage, Memory (MB), 022_linkdot                                                             26.812500
  Stage, Memory (MB), 023_begin                                                               26.812500
  Stage, Memory (MB), 024_tristate                                                            26.812500
  Stage, Memory (MB), 025_unknown                                                             26.812500
  Stage, Memory (MB), 026_dfg-extract                                                         26.812500
  Stage, Memory (MB), 027_dfg-optimize                                                        26.812500
  Stage, Memory (MB), 028_inline                                                              26.812500
  Stage, Memory (MB), 029_linkdot                                                             26.812500
  Stage, Memory (MB), 030_dfg-optimize                                                        26.812500
  Stage, Memory (MB), 031_const                                                               26.812500
  Stage, Memory (MB), 032_deadDtypes                                                          26.812500
  Stage, Memory (MB), 033_inst                                                                26.812500
  Stage, Memory (MB), 034_const                                                               26.812500
  Stage, Memory (MB), 035_scope                                                               27.812500
  Stage, Memory (MB), 036_linkdot                                                             27.812500
  Stage, Memory (MB), 037_class                                                               27.812500
  Stage, Memory (MB), 038_const                                                               27.812500
  Stage, Memory (MB), 039_deadDtypesScoped                                                    27.812500
  Stage, Memory (MB), 040_case                                                                27.812500
  Stage, Memory (MB), 041_task                                                                27.812500
  Stage, Memory (MB), 042_name                                                                27.812500
  Stage, Memory (MB), 043_unroll                                                              27.812500
  Stage, Memory (MB), 044_slice                                                               27.812500
  Stage, Memory (MB), 045_const                                                               27.812500
  Stage, Memory (MB), 046_life                                                                27.812500
  Stage, Memory (MB), 047_table                                                               27.812500
  Stage, Memory (MB), 048_const                                                               27.812500
  Stage, Memory (MB), 049_deadDtypesScoped                                                    27.812500
  Stage, Memory (MB), 050_active                                                              27.812500
  Stage, Memory (MB), 051_split                                                               27.812500
  Stage, Memory (MB), 052_splitas                                                             27.812500
  Stage, Memory (MB), 053_gate                                                                27.812500
  Stage, Memory (MB), 054_const                                                               27.812500
  Stage, Memory (MB), 055_deadAllScoped                                                       27.812500
  Stage, Memory (MB), 056_reorder                                                             27.812500
  Stage, Memory (MB), 057_delayed                                                             27.812500
  Stage, Memory (MB), 058_activetop                                                           27.812500
  Stage, Memory (MB), 059_sched-gather                                                        27.812500
  Stage, Memory (MB), 060_sched-static                                                        27.812500
  Stage, Memory (MB), 061_sched-initial                                                       27.812500
  Stage, Memory (MB), 062_sched-final                                                         27.812500
  Stage, Memory (MB), 063_sched-break-cycles                                                  27.812500
  Stage, Memory (MB), 064_sched-settle                                                        27.812500
  Stage, Memory (MB), 065_sched-partition                                                     27.812500
  Stage, Memory (MB), 066_sched-replicate                                                     27.812500
  Stage, Memory (MB), 067_sched-create-ico                                                    27.812500
  Stage, Memory (MB), 068_sched-create-triggers                                               27.812500
  Stage, Memory (MB), 069_sched-create-act                                                    27.812500
  Stage, Memory (MB), 070_sched-create-nba                                                    27.812500
  Stage, Memory (MB), 071_sched                                                               27.812500
  Stage, Memory (MB), 072_clock                                                               27.812500
  Stage, Memory (MB), 073_const                                                               27.812500
  Stage, Memory (MB), 074_life                                                                27.812500
  Stage, Memory (MB), 075_life_post                                                           27.812500
  Stage, Memory (MB), 076_const                                                               27.812500
  Stage, Memory (MB), 077_deadAllScoped                                                       27.812500
  Stage, Memory (MB), 078_localize                                                            28.812500
  Stage, Memory (MB), 079_descope                                                             28.812500
  Stage, Memory (MB), 080_combine                                                             28.812500
  Stage, Memory (MB), 081_const                                                               28.812500
  Stage, Memory (MB), 082_deadAll                                                             28.812500
  Stage, Memory (MB), 083_clean                                                               28.812500
  Stage, Memory (MB), 084_premit                                                              28.812500
  Stage, Memory (MB), 085_expand                                                              29.812500
  Stage, Memory (MB), 086_const_cpp                                                           29.812500
  Stage, Memory (MB), 087_subst                                                               29.812500
  Stage, Memory (MB), 088_const_cpp                                                           29.812500
  Stage, Memory (MB), 089_deadAll                                                             29.812500
  Stage, Memory (MB), 090_merge_cond                                                          29.812500
  Stage, Memory (MB), 091_reloop                                                              29.812500
  Stage, Memory (MB), 092_depth                                                               29.812500
  Stage, Memory (MB), 093_cast                                                                29.812500
  Stage, Memory (MB), 094_cctors                                                              29.812500
  Stage, Memory (MB), 095_common                                                              29.812500
  Stage, Memory (MB), 096_variableorder                                                       29.812500
  Stage, Memory (MB), 097_cuse                                                                29.812500
  Stage, Memory (MB), 098_emit                                                                29.812500

Stage Statistics:
  Stat                                                                                   Link       PreOrder   Scoped     Final      Final_Fast
  --------                                                                               -------    -------    -------    -------    -------  

  Branch prediction,                                                                          48         42         60         48         29
  Branch prediction, VL_UNLIKELY                                                                                     4          8          3

  Instruction count, TOTAL                                                                  7428      21389      33316      43035      18646
  Instruction count, fast critical                                                             0       3892      21245      29447      18318

  Node count, ACTIVE                                                                                     29
  Node count, ADD                                                                             12         12         25         26         12
  Node count, ALWAYS                                                                          30         27
  Node count, ALWAYSPOST                                                                                  2
  Node count, AND                                                                            208        175        324        753        337
  Node count, ARG                                                                            232
  Node count, ARRAYSEL                                                                                  394        656        662        359
  Node count, ASSIGN                                                                          37         95        137        399        192
  Node count, ASSIGNDLY                                                                       89         90         90         80         19
  Node count, ASSIGNPOST                                                                                 22          5          7          5
  Node count, ASSIGNPRE                                                                                  26          9          9          9
  Node count, ASSIGNW                                                                        207        228        456        454        227
  Node count, ATTROF                                                                         451
  Node count, BASICDTYPE                                                                    1008         60         63         59
  Node count, BEGIN                                                                          107
  Node count, CASE                                                                             2
  Node count, CASEITEM                                                                        26
  Node count, CCALL                                                                                      26         46         46         29
  Node count, CCAST                                                                                                          1622        730
  Node count, CELL                                                                            25          1          1          1
  Node count, CEXPR                                                                                      10         10         10          2
  Node count, CFILE                                                                                                            17
  Node count, CFUNC                                                                                      36         56         59         29
  Node count, CMETHODHARD                                                                                           43         43         25
  Node count, CONCAT                                                                         170         84        107
  Node count, COND                                                                            63         98        177        206         99
  Node count, CONST                                                                         1781       1597       2669       3101       1406
  Node count, CONSTPOOL                                                                        1          1          1          1
  Node count, CRESET                                                                                                          671        209
  Node count, CSTMT                                                                                     464        464        468        166
  Node count, CUSE                                                                                                              1
  Node count, DELAY                                                                            6
  Node count, EQ                                                                              13         40         81        114         48
  Node count, EXTEND                                                                                     19         32
  Node count, FUNC                                                                             4
  Node count, FUNCREF                                                                          4
  Node count, GENFOR                                                                           1
  Node count, IF                                                                              48         42         64         56         32
  Node count, INITARRAY                                                                                   2          2          2
  Node count, INITITEM                                                                                   24         24         24
  Node count, LOGAND                                                                           4
  Node count, LOGNOT                                                                          53
  Node count, LOGOR                                                                            3
  Node count, LT                                                                               3          1         10         10          4
  Node count, LTS                                                                                         1          2          2          1
  Node count, MODULE                                                                          34          2          2          2
  Node count, NEGATE                                                                                                           83         44
  Node count, NEQ                                                                              5          4         10         43         19
  Node count, NETLIST                                                                          1          1          1          1
  Node count, NOT                                                                             19         51         72         56         19
  Node count, OR                                                                             170        155        261        483        186
  Node count, PACKAGE                                                                          1          1          1          1
  Node count, PARSEREF                                                                       234
  Node count, PIN                                                                            244
  Node count, PORT                                                                           180
  Node count, RAND                                                                             1
  Node count, RANGE                                                                          486          8          8          8
  Node count, REDOR                                                                           14         10         17
  Node count, REPLICATE                                                                       75         55         80
  Node count, SCOPE                                                                            1          3          3          3
  Node count, SEL                                                                                       471        810
  Node count, SELBIT                                                                         394
  Node count, SELEXTRACT                                                                      58
  Node count, SENITEM                                                                         26          4
  Node count, SENTREE                                                                         26          4
  Node count, SHIFTL                                                                           2          3          6        222         89
  Node count, SHIFTR                                                                           4          6         10        390        164
  Node count, SHIFTRS                                                                          2          2          4          4          2
  Node count, SIGNED                                                                           4
  Node count, STMTEXPR                                                                        13         26         49         49         32
  Node count, SUB                                                                             25          4          6          6          4
  Node count, TASK                                                                            14
  Node count, TASKREF                                                                         13
  Node count, TEXT                                                                                      478        516        520        203
  Node count, TEXTBLOCK                                                                                              7          7          5
  Node count, TOPSCOPE                                                                                    1          1          1
  Node count, TYPETABLE                                                                        1          1          1          1
  Node count, UNPACKARRAYDTYPE                                                                 6          8          8          8
  Node count, VAR                                                                            981        689        686        703        224
  Node count, VARREF                                                                        2054       1604       2571       3649       1582
  Node count, VARSCOPE                                                                                  456        453
  Node count, VOIDDTYPE                                                                        1          1          1          1
  Node count, WHILE                                                                                                  4          4          3
  Node count, WORDSEL                                                                                                         780        312
  Node count, XOR                                                                              3          3          6          6          3

  Node pairs, ACTIVE_ALWAYS                                                                               3
  Node pairs, ACTIVE_ALWAYSPOST                                                                           2
  Node pairs, ACTIVE_ASSIGNPRE                                                                           22
  Node pairs, ACTIVE_ASSIGNW                                                                              1
  Node pairs, ADD_ADD                                                                          2          3          6          4          2
  Node pairs, ADD_AND                                                                                                           2          1
  Node pairs, ADD_CCAST                                                                                                         9          5
  Node pairs, ADD_COND                                                                                    1          2          2          1
  Node pairs, ADD_CONST                                                                        4          3          8          5          1
  Node pairs, ADD_EXTEND                                                                                  6         11
  Node pairs, ADD_OR                                                                                                            8          3
  Node pairs, ADD_SEL                                                                                     5          9
  Node pairs, ADD_VARREF                                                                      18          6         14         22         11
  Node pairs, ALWAYSPOST_IF                                                                               2
  Node pairs, ALWAYS_ASSIGN                                                                               7
  Node pairs, ALWAYS_BEGIN                                                                    30
  Node pairs, ALWAYS_IF                                                                                  13
  Node pairs, ALWAYS_SENTREE                                                                  26
  Node pairs, ALWAYS_STMTEXPR                                                                             7
  Node pairs, AND_ADD                                                                          1
  Node pairs, AND_AND                                                                         97         13         27         53         26
  Node pairs, AND_CCAST                                                                                                       264        131
  Node pairs, AND_CEXPR                                                                                                         6
  Node pairs, AND_CONCAT                                                                                  6         10
  Node pairs, AND_COND                                                                                    2          2          6          4
  Node pairs, AND_CONST                                                                        1          1          2        514        222
  Node pairs, AND_EQ                                                                           9         39         78         25         10
  Node pairs, AND_EXTEND                                                                                  2          4
  Node pairs, AND_LOGNOT                                                                      14
  Node pairs, AND_NEGATE                                                                                                       36         19
  Node pairs, AND_NEQ                                                                          3          2          6         15          9
  Node pairs, AND_NOT                                                                          8         26         36         52         17
  Node pairs, AND_OR                                                                           1          2          5         23          9
  Node pairs, AND_REDOR                                                                        4          5          9
  Node pairs, AND_REPLICATE                                                                   22         19         32
  Node pairs, AND_SEL                                                                                   140        258
  Node pairs, AND_SELBIT                                                                     212
  Node pairs, AND_SHIFTL                                                                                  1          2         26         10
  Node pairs, AND_SHIFTR                                                                                  1          2        271        118
  Node pairs, AND_SHIFTRS                                                                                 1          2          2          1
  Node pairs, AND_VARREF                                                                      44         89        171         24          7
  Node pairs, AND_WORDSEL                                                                                                     187         90
  Node pairs, AND_XOR                                                                                     1          2          2          1
  Node pairs, ARG_LOGAND                                                                       1
  Node pairs, ARG_PARSEREF                                                                   156
  Node pairs, ARG_REPLICATE                                                                    2
  Node pairs, ARG_VARREF                                                                      73
  Node pairs, ARRAYSEL_AND                                                                                                      8
  Node pairs, ARRAYSEL_CONST                                                                            385        641        641        352
  Node pairs, ARRAYSEL_SEL                                                                                2          2
  Node pairs, ARRAYSEL_VARREF                                                                           401        669        675        366
  Node pairs, ASSIGNDLY_ADD                                                                    2          2          2          2
  Node pairs, ASSIGNDLY_AND                                                                                                     3
  Node pairs, ASSIGNDLY_ARRAYSEL                                                                         32         32         32
  Node pairs, ASSIGNDLY_CONCAT                                                                            1          1
  Node pairs, ASSIGNDLY_CONST                                                                 60         36         36         29         18
  Node pairs, ASSIGNDLY_EQ                                                                     1          1          1          1
  Node pairs, ASSIGNDLY_EXTEND                                                                            3          3
  Node pairs, ASSIGNDLY_FUNCREF                                                                2
  Node pairs, ASSIGNDLY_OR                                                                     1                                4
  Node pairs, ASSIGNDLY_PARSEREF                                                              10
  Node pairs, ASSIGNDLY_REPLICATE                                                              3
  Node pairs, ASSIGNDLY_SEL                                                                               6          6
  Node pairs, ASSIGNDLY_SELBIT                                                                33
  Node pairs, ASSIGNDLY_SELEXTRACT                                                             1
  Node pairs, ASSIGNDLY_VARREF                                                                65         99         99         88         20
  Node pairs, ASSIGNDLY_WORDSEL                                                                                                 1
  Node pairs, ASSIGNPOST_VARREF                                                                          44         10         14         10
  Node pairs, ASSIGNPRE_CONST                                                                             4          4          4          4
  Node pairs, ASSIGNPRE_VARREF                                                                           48         14         14         14
  Node pairs, ASSIGNW_ADD                                                                      5          3          6          6          3
  Node pairs, ASSIGNW_AND                                                                     55         67        134        138         69
  Node pairs, ASSIGNW_ARRAYSEL                                                                          225        450        450        225
  Node pairs, ASSIGNW_CCAST                                                                                                     2          1
  Node pairs, ASSIGNW_CONCAT                                                                  14          1          2
  Node pairs, ASSIGNW_COND                                                                    28         45         90         86         43
  Node pairs, ASSIGNW_CONST                                                                    5
  Node pairs, ASSIGNW_DELAY                                                                    5
  Node pairs, ASSIGNW_EXTEND                                                                              1          2
  Node pairs, ASSIGNW_FUNCREF                                                                  1
  Node pairs, ASSIGNW_LOGAND                                                                   1
  Node pairs, ASSIGNW_LT                                                                       2          1          2          2          1
  Node pairs, ASSIGNW_LTS                                                                                 1          2          2          1
  Node pairs, ASSIGNW_NEQ                                                                                                       2          1
  Node pairs, ASSIGNW_NOT                                                                      5
  Node pairs, ASSIGNW_OR                                                                      35          9         18         18          9
  Node pairs, ASSIGNW_PARSEREF                                                                12
  Node pairs, ASSIGNW_RAND                                                                     1
  Node pairs, ASSIGNW_REDOR                                                                    1          1          2
  Node pairs, ASSIGNW_REPLICATE                                                               16
  Node pairs, ASSIGNW_SELBIT                                                                  18
  Node pairs, ASSIGNW_SELEXTRACT                                                              11
  Node pairs, ASSIGNW_SHIFTL                                                                   2
  Node pairs, ASSIGNW_SHIFTR                                                                   2          1          2          2          1
  Node pairs, ASSIGNW_SHIFTRS                                                                  2          1          2          2          1
  Node pairs, ASSIGNW_VARREF                                                                 197        100        200        198         99
  Node pairs, ASSIGNW_XOR                                                                      1
  Node pairs, ASSIGN_ADD                                                                       1                     4          8          5
  Node pairs, ASSIGN_AND                                                                                             2         23          8
  Node pairs, ASSIGN_ARRAYSEL                                                                            71         77         77         71
  Node pairs, ASSIGN_CCAST                                                                                                     16          6
  Node pairs, ASSIGN_CEXPR                                                                                6          6          4          2
  Node pairs, ASSIGN_CMETHODHARD                                                                                     4          4          3
  Node pairs, ASSIGN_COND                                                                                 1          3          3          2
  Node pairs, ASSIGN_CONST                                                                    33         36         52        240        119
  Node pairs, ASSIGN_EQ                                                                                              2          2          1
  Node pairs, ASSIGN_FUNCREF                                                                   1
  Node pairs, ASSIGN_LOGNOT                                                                    1
  Node pairs, ASSIGN_LOGOR                                                                     1
  Node pairs, ASSIGN_OR                                                                                                        12
  Node pairs, ASSIGN_PARSEREF                                                                  4
  Node pairs, ASSIGN_SEL                                                                                 11         17
  Node pairs, ASSIGN_SHIFTR                                                                                                     2          1
  Node pairs, ASSIGN_VARREF                                                                   33         65        107        113         74
  Node pairs, ASSIGN_WORDSEL                                                                                                  294         92
  Node pairs, ATTROF_VARREF                                                                  451
  Node pairs, BASICDTYPE_RANGE                                                               480
  Node pairs, BEGIN_ASSIGN                                                                    34
  Node pairs, BEGIN_ASSIGNDLY                                                                 34
  Node pairs, BEGIN_CASE                                                                       2
  Node pairs, BEGIN_GENFOR                                                                     1
  Node pairs, BEGIN_IF                                                                        21
  Node pairs, BEGIN_STMTEXPR                                                                  13
  Node pairs, CASEITEM_BEGIN                                                                  26
  Node pairs, CASEITEM_CONST                                                                  24
  Node pairs, CASE_CASEITEM                                                                    2
  Node pairs, CASE_VARREF                                                                      2
  Node pairs, CCALL_AND                                                                                                         2          1
  Node pairs, CCALL_CONST                                                                                 4          4          4          4
  Node pairs, CCALL_SEL                                                                                   1          2
  Node pairs, CCALL_SHIFTR                                                                                2          2          2          2
  Node pairs, CCALL_VARREF                                                                                1          2          2          1
  Node pairs, CCAST_AND                                                                                                        81         52
  Node pairs, CCAST_ARRAYSEL                                                                                                    1
  Node pairs, CCAST_CCAST                                                                                                     344        164
  Node pairs, CCAST_CMETHODHARD                                                                                                 8          5
  Node pairs, CCAST_COND                                                                                                        7          1
  Node pairs, CCAST_CONST                                                                                                       4          3
  Node pairs, CCAST_EQ                                                                                                         86         37
  Node pairs, CCAST_NEGATE                                                                                                     14          7
  Node pairs, CCAST_NEQ                                                                                                        12          6
  Node pairs, CCAST_OR                                                                                                          6          3
  Node pairs, CCAST_SHIFTL                                                                                                      2          1
  Node pairs, CCAST_SHIFTR                                                                                                     76         34
  Node pairs, CCAST_VARREF                                                                                                    765        322
  Node pairs, CCAST_WORDSEL                                                                                                   216         95
  Node pairs, CELL_PIN                                                                        30
  Node pairs, CEXPR_TEXT                                                                                 10         10         10          2
  Node pairs, CFUNC_ASSIGN                                                                                           7          7          4
  Node pairs, CFUNC_ASSIGNPRE                                                                                        1          1          1
  Node pairs, CFUNC_ASSIGNW                                                                                          1          1
  Node pairs, CFUNC_CRESET                                                                                                      1
  Node pairs, CFUNC_CSTMT                                                                                18         18         18          8
  Node pairs, CFUNC_IF                                                                                               7          8          7
  Node pairs, CFUNC_STMTEXPR                                                                                         1          1          1
  Node pairs, CFUNC_VAR                                                                                  36         36         41         19
  Node pairs, CMETHODHARD_CONST                                                                                     24         24         14
  Node pairs, CMETHODHARD_VARREF                                                                                    45         45         27
  Node pairs, CONCAT_AND                                                                       5          5          5
  Node pairs, CONCAT_CONCAT                                                                  122         59         68
  Node pairs, CONCAT_COND                                                                                 5          6
  Node pairs, CONCAT_CONST                                                                    11          3          6
  Node pairs, CONCAT_OR                                                                                  21         23
  Node pairs, CONCAT_REPLICATE                                                                18         30         42
  Node pairs, CONCAT_SEL                                                                                 20         32
  Node pairs, CONCAT_SELBIT                                                                    4
  Node pairs, CONCAT_SELEXTRACT                                                                5
  Node pairs, CONCAT_SHIFTL                                                                               1          2
  Node pairs, CONCAT_VARREF                                                                  175         24         30
  Node pairs, COND_ADD                                                                         1          3          5          6          2
  Node pairs, COND_AND                                                                        10         42         83         96         47
  Node pairs, COND_ARRAYSEL                                                                              33         64         70         31
  Node pairs, COND_CCAST                                                                                                      149         76
  Node pairs, COND_CONCAT                                                                                14         22
  Node pairs, COND_COND                                                                       35         43         73         93         46
  Node pairs, COND_CONST                                                                      16         16         29         37         17
  Node pairs, COND_EQ                                                                          1
  Node pairs, COND_EXTEND                                                                                 5         10
  Node pairs, COND_NEGATE                                                                                                       3          2
  Node pairs, COND_NEQ                                                                                                          8
  Node pairs, COND_NOT                                                                         4          2          4          4          2
  Node pairs, COND_OR                                                                          3          5         10        129         63
  Node pairs, COND_PARSEREF                                                                    3
  Node pairs, COND_REDOR                                                                                  2          2
  Node pairs, COND_REPLICATE                                                                  14          6          6
  Node pairs, COND_SEL                                                                                  101        183
  Node pairs, COND_SELBIT                                                                     41
  Node pairs, COND_SELEXTRACT                                                                 17
  Node pairs, COND_SUB                                                                         1
  Node pairs, COND_VARREF                                                                     43         22         40         23         11
  Node pairs, CONSTPOOL_MODULE                                                                 1          1          1          1
  Node pairs, CRESET_VARREF                                                                                                   671        209
  Node pairs, CSTMT_TEXT                                                                                464        464        468        166
  Node pairs, DELAY_CONST                                                                      6
  Node pairs, EQ_AND                                                                                                          134         55
  Node pairs, EQ_CONST                                                                         4         32         65         92         40
  Node pairs, EQ_PARSEREF                                                                      3
  Node pairs, EQ_SEL                                                                                     48         95
  Node pairs, EQ_SELEXTRACT                                                                    1
  Node pairs, EQ_VARREF                                                                       18                     2          2          1
  Node pairs, EXTEND_AND                                                                                  1          1
  Node pairs, EXTEND_CONCAT                                                                               3          4
  Node pairs, EXTEND_NOT                                                                                  1          2
  Node pairs, EXTEND_OR                                                                                   1          2
  Node pairs, EXTEND_SEL                                                                                  5          8
  Node pairs, EXTEND_VARREF                                                                               8         15
  Node pairs, FUNCREF_ARG                                                                      4
  Node pairs, FUNC_VAR                                                                         8
  Node pairs, GENFOR_ASSIGN                                                                    2
  Node pairs, GENFOR_ASSIGNW                                                                   1
  Node pairs, GENFOR_LT                                                                        1
  Node pairs, IF_AND                                                                          18         22         22         46          6
  Node pairs, IF_ASSIGN                                                                                   5          9         15          8
  Node pairs, IF_ASSIGNDLY                                                                               34         34         16          3
  Node pairs, IF_BEGIN                                                                        50
  Node pairs, IF_CCAST                                                                                                         12
  Node pairs, IF_CMETHODHARD                                                                                        28         28         14
  Node pairs, IF_CSTMT                                                                                                          4
  Node pairs, IF_EQ                                                                            2
  Node pairs, IF_IF                                                                           24         25         25         14          1
  Node pairs, IF_LOGAND                                                                        2
  Node pairs, IF_LOGNOT                                                                       38
  Node pairs, IF_LOGOR                                                                         2
  Node pairs, IF_LT                                                                                                  8          8          3
  Node pairs, IF_NOT                                                                           2         22         30
  Node pairs, IF_PARSEREF                                                                     16
  Node pairs, IF_SEL                                                                                      6          6
  Node pairs, IF_STMTEXPR                                                                                 1          5          5          4
  Node pairs, IF_TEXT                                                                                               10         10         13
  Node pairs, IF_TEXTBLOCK                                                                                           4          4          3
  Node pairs, IF_VARREF                                                                       16         34         34         18          9
  Node pairs, INITARRAY_CONST                                                                             2          2          2
  Node pairs, INITARRAY_INITITEM                                                                          2          2          2
  Node pairs, INITITEM_CONST                                                                             24         24         24
  Node pairs, LOGAND_PARSEREF                                                                  6
  Node pairs, LOGAND_VARREF                                                                    2
  Node pairs, LOGNOT_PARSEREF                                                                  3
  Node pairs, LOGNOT_SELBIT                                                                   30
  Node pairs, LOGNOT_VARREF                                                                   20
  Node pairs, LOGOR_PARSEREF                                                                   6
  Node pairs, LTS_VARREF                                                                                  2          4          4          2
  Node pairs, LT_CONST                                                                         1                     8          8          3
  Node pairs, LT_SIGNED                                                                        2
  Node pairs, LT_VARREF                                                                        3          2         12         12          5
  Node pairs, MODULE_PORT                                                                     11
  Node pairs, MODULE_SCOPE                                                                     1          1          1          1
  Node pairs, MODULE_VAR                                                                      22          1          1          1
  Node pairs, NEGATE_CCAST                                                                                                     83         44
  Node pairs, NEQ_AND                                                                                                          37         16
  Node pairs, NEQ_CONST                                                                        5          4         10         43         19
  Node pairs, NEQ_OR                                                                                                            2          1
  Node pairs, NEQ_SEL                                                                                     4         10
  Node pairs, NEQ_VARREF                                                                       5
  Node pairs, NEQ_WORDSEL                                                                                                       2          1
  Node pairs, NEQ_XOR                                                                                                           2          1
  Node pairs, NETLIST_CFILE                                                                                                     1
  Node pairs, NETLIST_MODULE                                                                   1          1          1          1
  Node pairs, NETLIST_TYPETABLE                                                                1          1          1          1
  Node pairs, NOT_AND                                                                                                           2          1
  Node pairs, NOT_CCAST                                                                                                        36         16
  Node pairs, NOT_CMETHODHARD                                                                                        8
  Node pairs, NOT_REDOR                                                                        8          2          4
  Node pairs, NOT_SEL                                                                                    37         40
  Node pairs, NOT_SELBIT                                                                       1
  Node pairs, NOT_SELEXTRACT                                                                   1
  Node pairs, NOT_SHIFTR                                                                                                       14
  Node pairs, NOT_VARREF                                                                       8         11         18          2          1
  Node pairs, NOT_XOR                                                                          1          1          2          2          1
  Node pairs, OR_AND                                                                          23         23         48        109         45
  Node pairs, OR_CCAST                                                                                                        379        142
  Node pairs, OR_NEQ                                                                           2          2          4          6          3
  Node pairs, OR_OR                                                                          128        115        199        253         97
  Node pairs, OR_PARSEREF                                                                      2
  Node pairs, OR_SEL                                                                                     16         32
  Node pairs, OR_SHIFTL                                                                                                       192         77
  Node pairs, OR_SHIFTR                                                                                                        19          6
  Node pairs, OR_VARREF                                                                      185        154        239          4          2
  Node pairs, OR_WORDSEL                                                                                                        4
  Node pairs, PACKAGE_SCOPE                                                                               1          1          1
  Node pairs, PACKAGE_TASK                                                                     1
  Node pairs, PIN_CONST                                                                       34
  Node pairs, PIN_REDOR                                                                        1
  Node pairs, PIN_SELBIT                                                                      33
  Node pairs, PIN_SELEXTRACT                                                                   5
  Node pairs, PIN_SHIFTR                                                                       2
  Node pairs, PIN_VARREF                                                                     169
  Node pairs, RANGE_CONST                                                                    950         16         16         16
  Node pairs, RANGE_SUB                                                                       22
  Node pairs, REDOR_AND                                                                                   1          1
  Node pairs, REDOR_SEL                                                                                   8         14
  Node pairs, REDOR_SELEXTRACT                                                                 6
  Node pairs, REDOR_VARREF                                                                     7
  Node pairs, REDOR_XOR                                                                        1          1          2
  Node pairs, REPLICATE_CONCAT                                                                34
  Node pairs, REPLICATE_CONST                                                                 75         55         80
  Node pairs, REPLICATE_OR                                                                     2          2          4
  Node pairs, REPLICATE_SEL                                                                              49         72
  Node pairs, REPLICATE_SELBIT                                                                19
  Node pairs, REPLICATE_SELEXTRACT                                                             3
  Node pairs, REPLICATE_VARREF                                                                17          4          4
  Node pairs, SCOPE_CFUNC                                                                                 2          2
  Node pairs, SCOPE_VARSCOPE                                                                              3          3
  Node pairs, SELBIT_ATTROF                                                                  393
  Node pairs, SELBIT_CONST                                                                   389
  Node pairs, SELBIT_PARSEREF                                                                  1
  Node pairs, SELBIT_VARREF                                                                  398
  Node pairs, SELEXTRACT_ATTROF                                                               58
  Node pairs, SELEXTRACT_CONST                                                               116
  Node pairs, SELEXTRACT_SELBIT                                                                1
  Node pairs, SELEXTRACT_VARREF                                                               57
  Node pairs, SEL_ADD                                                                                     1          2
  Node pairs, SEL_ARRAYSEL                                                                                1          1
  Node pairs, SEL_CEXPR                                                                                   4          4
  Node pairs, SEL_CONST                                                                                 942       1620
  Node pairs, SEL_SHIFTL                                                                                  1          2
  Node pairs, SEL_VARREF                                                                                464        801
  Node pairs, SENITEM_PARSEREF                                                                11
  Node pairs, SENITEM_VARREF                                                                  15          2
  Node pairs, SENTREE_SENITEM                                                                 26          4
  Node pairs, SHIFTL_AND                                                                                                        7          3
  Node pairs, SHIFTL_CCAST                                                                                                    163         69
  Node pairs, SHIFTL_COND                                                                                                       1
  Node pairs, SHIFTL_CONST                                                                                                    216         86
  Node pairs, SHIFTL_NEGATE                                                                                                    30         16
  Node pairs, SHIFTL_OR                                                                                                        20          1
  Node pairs, SHIFTL_SEL                                                                                  4          8
  Node pairs, SHIFTL_SELEXTRACT                                                                2
  Node pairs, SHIFTL_VARREF                                                                    2          2          4          6          3
  Node pairs, SHIFTL_WORDSEL                                                                                                    1
  Node pairs, SHIFTRS_AND                                                                                                       4          2
  Node pairs, SHIFTRS_CCAST                                                                                                     2          1
  Node pairs, SHIFTRS_SEL                                                                                 3          6
  Node pairs, SHIFTRS_SELEXTRACT                                                               2
  Node pairs, SHIFTRS_SIGNED                                                                   2
  Node pairs, SHIFTRS_VARREF                                                                              1          2          2          1
  Node pairs, SHIFTR_AND                                                                                                        6          3
  Node pairs, SHIFTR_CCAST                                                                                                    155         69
  Node pairs, SHIFTR_COND                                                                                                       7          1
  Node pairs, SHIFTR_CONST                                                                     2          4          6        386        162
  Node pairs, SHIFTR_OR                                                                                                         8
  Node pairs, SHIFTR_SEL                                                                                  3          6
  Node pairs, SHIFTR_SELEXTRACT                                                                3
  Node pairs, SHIFTR_SHIFTL                                                                                                     2          1
  Node pairs, SHIFTR_SUB                                                                       2          4          6          6          4
  Node pairs, SHIFTR_VARREF                                                                    1          1          2        135         54
  Node pairs, SHIFTR_WORDSEL                                                                                                   75         34
  Node pairs, SIGNED_SELEXTRACT                                                                1
  Node pairs, SIGNED_VARREF                                                                    3
  Node pairs, STMTEXPR_CCALL                                                                             26         46         46         29
  Node pairs, STMTEXPR_CMETHODHARD                                                                                   3          3          3
  Node pairs, STMTEXPR_TASKREF                                                                13
  Node pairs, SUB_CONST                                                                       26          4          6          6          4
  Node pairs, SUB_PARSEREF                                                                     1
  Node pairs, SUB_VARREF                                                                      23          4          6          6          4
  Node pairs, TASKREF_ARG                                                                     13
  Node pairs, TASK_VAR                                                                        14
  Node pairs, TEXTBLOCK_TEXT                                                                                         7          7          5
  Node pairs, TOPSCOPE_SCOPE                                                                              1          1          1
  Node pairs, TOPSCOPE_SENTREE                                                                            1
  Node pairs, TYPETABLE_BASICDTYPE                                                             1          1          1          1
  Node pairs, UNPACKARRAYDTYPE_BASICDTYPE                                                      6
  Node pairs, UNPACKARRAYDTYPE_RANGE                                                           6          8          8          8
  Node pairs, VAR_BASICDTYPE                                                                 975
  Node pairs, VAR_CONST                                                                       19
  Node pairs, VAR_DELAY                                                                        1
  Node pairs, VAR_INITARRAY                                                                               2          2          2
  Node pairs, VAR_UNPACKARRAYDTYPE                                                             6
  Node pairs, WHILE_ASSIGN                                                                                           4          4          3
  Node pairs, WHILE_VARREF                                                                                           4          4          3
  Node pairs, WORDSEL_CONST                                                                                                   780        312
  Node pairs, WORDSEL_VARREF                                                                                                  780        312
  Node pairs, XOR_CCAST                                                                                                         4          2
  Node pairs, XOR_SEL                                                                                     2          4
  Node pairs, XOR_SELBIT                                                                       2
  Node pairs, XOR_VARREF                                                                       4          4          8          8          4

  Var space, non-arrays, bytes                                                                 0       3431       3170       3478       1577
  Var space, scoped, bytes                                                                             2349       2088

  Vars, clock attribute                                                                        0          1          1          1          0
  Vars, unpacked arrayed                                                                       0          8          8          8          0
  Vars, width     1 SimTop.cmt_valid                                                                      1          1          1
  Vars, width     1 SimTop.cmt_wen                                                                        1          1          1
  Vars, width     1 SimTop.inst_sram_en                                                                   1          1          1
  Vars, width     1 SimTop.inst_valid                                                                     1          1          1
  Vars, width     1 SimTop.trap                                                                           1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.__Vcellinp__u_ID__br_e                                        1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_EX.u_alu.adder_cin                                          1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_EX.u_bru.rs1_lt_rs2                                         1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_EX.u_bru.rs1_ltu_rs2                                        1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_EX.u_bru.rs1_ne_rs2                                         1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.pc_valid_r                                               1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.rf_we                                                    1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.stall_flag                                               1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_h04662687__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_h06e356b7__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_h1e5f83ac__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_h4b32a532__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_h4ca63e02__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_h4d5a9f9f__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_h4d7abb66__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_h5d1db1f9__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_h7bab5530__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_h7f918046__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_h7fb1ec8d__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_ha4d3cc6c__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_hb0e0068d__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_hb9600e4a__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_hbc115b6f__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_hd9a7b774__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_hdcf99ac5__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_hf639659f__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.__VdfgTmp_hfc166a37__0                     1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.data_ram_we                                1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.data_unsigned                              1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_add                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_addi                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_addiw                                 1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_addw                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_and                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_andi                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_auipc                                 1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_beq                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_bge                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_bgeu                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_blt                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_bltu                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_bne                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_jal                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_jalr                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_lb                                    1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_lbu                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_ld                                    1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_lh                                    1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_lhu                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_lui                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_lw                                    1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_lwu                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_or                                    1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_ori                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_sb                                    1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_sd                                    1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_sh                                    1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_sll                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_slli                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_slliw                                 1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_sllw                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_slt                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_slti                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_sltiu                                 1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_sltu                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_sra                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_srai                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_sraiw                                 1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_sraw                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_srl                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_srli                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_srliw                                 1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_srlw                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_sub                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_subw                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_sw                                    1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_xor                                   1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.inst_xori                                  1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_IF.pc_valid                                                 1          1          1
  Vars, width     1 SimTop.u_mycpu_pipeline.u_MEM.stall_flag                                              1          1          1
  Vars, width     1 __VactContinue                                                                                   1          1
  Vars, width     1 __Vdly__SimTop.cmt_valid                                                              1
  Vars, width     1 __Vdly__SimTop.cmt_wen                                                                1
  Vars, width     1 __Vdly__SimTop.trap                                                                   1          1          1          1
  Vars, width     1 __Vdly__SimTop.u_mycpu_pipeline.u_ID.pc_valid_r                                       1
  Vars, width     1 __Vdly__SimTop.u_mycpu_pipeline.u_ID.stall_flag                                       1          1          1          1
  Vars, width     1 __Vdly__SimTop.u_mycpu_pipeline.u_IF.pc_valid                                         1
  Vars, width     1 __Vdly__SimTop.u_mycpu_pipeline.u_MEM.stall_flag                                      1          1          1          1
  Vars, width     1 __Vdlyvset__SimTop.regs_diff__v0                                                      1          1          1          1
  Vars, width     1 __Vdlyvset__SimTop.regs_diff__v1                                                      1          1          1          1
  Vars, width     1 __Vdlyvset__SimTop.u_mycpu_pipeline.u_ID.u_regfile.rf__v0                             1          1          1          1
  Vars, width     1 __Vdlyvset__SimTop.u_mycpu_pipeline.u_ID.u_regfile.rf__v32                            1          1          1          1
  Vars, width     1 __VicoContinue                                                                                   1          1          1
  Vars, width     1 __VicoTriggered                                                                                  1          1
  Vars, width     1 __VnbaContinue                                                                                   1          1          1
  Vars, width     1 __VstlContinue                                                                                   1          1
  Vars, width     1 __VstlTriggered                                                                                  1          1
  Vars, width     1 __Vtrigrprev__TOP__clock                                                                         1          1
  Vars, width     1 atomicResp                                                                            2          2          2
  Vars, width     1 clock                                                                                 1          1          1
  Vars, width     1 en                                                                                    2          2          2          4
  Vars, width     1 io_perfInfo_clean                                                                     1          1          1
  Vars, width     1 io_perfInfo_dump                                                                      1          1          1
  Vars, width     1 io_uart_in_valid                                                                      1          1          1
  Vars, width     1 io_uart_out_valid                                                                     1          1          1
  Vars, width     1 isRVC                                                                                 2          2          2          2
  Vars, width     1 jtag_TCK                                                                              2          2          2
  Vars, width     1 jtag_TDI                                                                              2          2          2
  Vars, width     1 jtag_TDO                                                                              2          2          2
  Vars, width     1 jtag_TMS                                                                              2          2          2
  Vars, width     1 jtag_TRSTn                                                                            2          2          2
  Vars, width     1 ptwResp                                                                               2          2          2
  Vars, width     1 reset                                                                                 1          1          1
  Vars, width     1 sbufferResp                                                                           2          2          2
  Vars, width     1 scFailed                                                                              2          2          2          2
  Vars, width     1 skip                                                                                  2          2          2          2
  Vars, width     1 valid                                                                                10         10         10          4
  Vars, width     1 wen                                                                                   4          4          4          6
  Vars, width     2 SimTop.u_mycpu_pipeline.u_ID.sel_rf_res                                               1          1          1
  Vars, width     2 __VactTriggered                                                                                  1          1
  Vars, width     2 __VnbaTriggered                                                                                  1          1
  Vars, width     2 __VpreTriggered                                                                                  1          1          1
  Vars, width     3 __Vtableidx2                                                                          1          1          1
  Vars, width     3 __Vtableidx3                                                                          1          1          1
  Vars, width     3 __Vtableidx5                                                                          1          1          1
  Vars, width     3 __Vtableidx6                                                                          1          1          1
  Vars, width     4 __Vtableidx1                                                                          1          1          1
  Vars, width     4 __Vtableidx4                                                                          1          1          1
  Vars, width     5 __Vdlyvdim0__SimTop.u_mycpu_pipeline.u_ID.u_regfile.rf__v32                           1          1          1          1
  Vars, width     6 SimTop.u_mycpu_pipeline.stall                                                         1          1          1
  Vars, width     7 SimTop.u_mycpu_pipeline.u_ID.ex_load_buffer                                           1          1          1
  Vars, width     7 __Vdly__SimTop.u_mycpu_pipeline.u_ID.ex_load_buffer                                   1
  Vars, width     8 SimTop.cmt_wdest                                                                      1          1          1
  Vars, width     8 SimTop.trap_code                                                                      1          1          1
  Vars, width     8 SimTop.u_mycpu_pipeline.u_EX.u_lsu.byte_sel                                           1          1          1
  Vars, width     8 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.funct3_d                                   1          1          1
  Vars, width     8 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.funct7_h                                   1          1          1
  Vars, width     8 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.opcode_h                                   1          1          1
  Vars, width     8 SimTop.u_mycpu_pipeline.u_MEM.b_data                                                  1          1          1
  Vars, width     8 TABLE_h4b04e8c6_0                                                                     1          1          1
  Vars, width     8 __Vdly__SimTop.cmt_wdest                                                              1
  Vars, width     8 __Vdly__SimTop.trap_code                                                              1
  Vars, width     8 atomicFuop                                                                            2          2          2
  Vars, width     8 atomicMask                                                                            2          2          2
  Vars, width     8 cmd                                                                                   2          2          2
  Vars, width     8 code                                                                                  2          2          2          2
  Vars, width     8 coreid                                                                               24         24         24          8
  Vars, width     8 fuType                                                                                2          2          2
  Vars, width     8 index                                                                                 6          6          6          2
  Vars, width     8 io_uart_in_ch                                                                         1          1          1
  Vars, width     8 io_uart_out_ch                                                                        1          1          1
  Vars, width     8 level                                                                                 2          2          2
  Vars, width     8 mask                                                                                  2          2          2
  Vars, width     8 opType                                                                                2          2          2
  Vars, width     8 priviledgeMode                                                                        2          2          2          2
  Vars, width     8 pte_helper__Vfuncrtn                                                                  1          1          1
  Vars, width     8 sbufferData_0                                                                         2          2          2
  Vars, width     8 sbufferData_1                                                                         2          2          2
  Vars, width     8 sbufferData_10                                                                        2          2          2
  Vars, width     8 sbufferData_11                                                                        2          2          2
  Vars, width     8 sbufferData_12                                                                        2          2          2
  Vars, width     8 sbufferData_13                                                                        2          2          2
  Vars, width     8 sbufferData_14                                                                        2          2          2
  Vars, width     8 sbufferData_15                                                                        2          2          2
  Vars, width     8 sbufferData_16                                                                        2          2          2
  Vars, width     8 sbufferData_17                                                                        2          2          2
  Vars, width     8 sbufferData_18                                                                        2          2          2
  Vars, width     8 sbufferData_19                                                                        2          2          2
  Vars, width     8 sbufferData_2                                                                         2          2          2
  Vars, width     8 sbufferData_20                                                                        2          2          2
  Vars, width     8 sbufferData_21                                                                        2          2          2
  Vars, width     8 sbufferData_22                                                                        2          2          2
  Vars, width     8 sbufferData_23                                                                        2          2          2
  Vars, width     8 sbufferData_24                                                                        2          2          2
  Vars, width     8 sbufferData_25                                                                        2          2          2
  Vars, width     8 sbufferData_26                                                                        2          2          2
  Vars, width     8 sbufferData_27                                                                        2          2          2
  Vars, width     8 sbufferData_28                                                                        2          2          2
  Vars, width     8 sbufferData_29                                                                        2          2          2
  Vars, width     8 sbufferData_3                                                                         2          2          2
  Vars, width     8 sbufferData_30                                                                        2          2          2
  Vars, width     8 sbufferData_31                                                                        2          2          2
  Vars, width     8 sbufferData_32                                                                        2          2          2
  Vars, width     8 sbufferData_33                                                                        2          2          2
  Vars, width     8 sbufferData_34                                                                        2          2          2
  Vars, width     8 sbufferData_35                                                                        2          2          2
  Vars, width     8 sbufferData_36                                                                        2          2          2
  Vars, width     8 sbufferData_37                                                                        2          2          2
  Vars, width     8 sbufferData_38                                                                        2          2          2
  Vars, width     8 sbufferData_39                                                                        2          2          2
  Vars, width     8 sbufferData_4                                                                         2          2          2
  Vars, width     8 sbufferData_40                                                                        2          2          2
  Vars, width     8 sbufferData_41                                                                        2          2          2
  Vars, width     8 sbufferData_42                                                                        2          2          2
  Vars, width     8 sbufferData_43                                                                        2          2          2
  Vars, width     8 sbufferData_44                                                                        2          2          2
  Vars, width     8 sbufferData_45                                                                        2          2          2
  Vars, width     8 sbufferData_46                                                                        2          2          2
  Vars, width     8 sbufferData_47                                                                        2          2          2
  Vars, width     8 sbufferData_48                                                                        2          2          2
  Vars, width     8 sbufferData_49                                                                        2          2          2
  Vars, width     8 sbufferData_5                                                                         2          2          2
  Vars, width     8 sbufferData_50                                                                        2          2          2
  Vars, width     8 sbufferData_51                                                                        2          2          2
  Vars, width     8 sbufferData_52                                                                        2          2          2
  Vars, width     8 sbufferData_53                                                                        2          2          2
  Vars, width     8 sbufferData_54                                                                        2          2          2
  Vars, width     8 sbufferData_55                                                                        2          2          2
  Vars, width     8 sbufferData_56                                                                        2          2          2
  Vars, width     8 sbufferData_57                                                                        2          2          2
  Vars, width     8 sbufferData_58                                                                        2          2          2
  Vars, width     8 sbufferData_59                                                                        2          2          2
  Vars, width     8 sbufferData_6                                                                         2          2          2
  Vars, width     8 sbufferData_60                                                                        2          2          2
  Vars, width     8 sbufferData_61                                                                        2          2          2
  Vars, width     8 sbufferData_62                                                                        2          2          2
  Vars, width     8 sbufferData_63                                                                        2          2          2
  Vars, width     8 sbufferData_7                                                                         2          2          2
  Vars, width     8 sbufferData_8                                                                         2          2          2
  Vars, width     8 sbufferData_9                                                                         2          2          2
  Vars, width     8 special                                                                               2          2          2          2
  Vars, width     8 storeMask                                                                             2          2          2
  Vars, width     8 wdest                                                                                 2          2          2          2
  Vars, width    16 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.funct7_l                                   1          1          1
  Vars, width    16 SimTop.u_mycpu_pipeline.u_ID.u_decoder_64i.opcode_l                                   1          1          1
  Vars, width    16 SimTop.u_mycpu_pipeline.u_MEM.h_data                                                  1          1          1
  Vars, width    16 TABLE_h7a2fd741_0                                                                     1          1          1
  Vars, width    32 SimTop.cmt_inst                                                                       1          1          1
  Vars, width    32 SimTop.inst                                                                           1          1          1
  Vars, width    32 SimTop.u_mycpu_pipeline.u_EX.u_alu.adder_result_w                                     1          1          1
  Vars, width    32 SimTop.u_mycpu_pipeline.u_EX.u_alu.sraw_result                                        1          1          1
  Vars, width    32 SimTop.u_mycpu_pipeline.u_EX.u_alu.srlw_result                                        1          1          1
  Vars, width    32 SimTop.u_mycpu_pipeline.u_ID.inst                                                     1          1          1
  Vars, width    32 SimTop.u_mycpu_pipeline.u_MEM.w_data                                                  1          1          1
  Vars, width    32 __VactIterCount                                                                                  1          1
  Vars, width    32 __Vdly__SimTop.cmt_inst                                                               1
  Vars, width    32 __VicoIterCount                                                                                  1          1
  Vars, width    32 __VnbaIterCount                                                                                  1          1          1
  Vars, width    32 __VstlIterCount                                                                                  1          1
  Vars, width    32 cause                                                                                 2          2          2
  Vars, width    32 instr                                                                                 2          2          2          2
  Vars, width    32 intrNo                                                                                2          2          2
  Vars, width    32 jtag_tick__Vfuncrtn                                                                   1          1          1
  Vars, width    64 SimTop.__Vcellout__u_mycpu_pipeline__regs_o                                           1          1          1
  Vars, width    64 SimTop.cmt_pc                                                                         1          1          1
  Vars, width    64 SimTop.cmt_wdata                                                                      1          1          1
  Vars, width    64 SimTop.cycleCnt                                                                       1          1          1
  Vars, width    64 SimTop.data_sram_addr                                                                 1          1          1
  Vars, width    64 SimTop.data_sram_rdata                                                                1          1          1
  Vars, width    64 SimTop.inst_sram_rdata                                                                1          1          1
  Vars, width    64 SimTop.instrCnt                                                                       1          1          1
  Vars, width    64 SimTop.regs                                                                           1          1          1
  Vars, width    64 SimTop.regs_diff                                                                      1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.__Vcellout__u_ID__regs_o                                      1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_EX.alu_result                                               1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_EX.alu_src1                                                 1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_EX.alu_src2                                                 1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_EX.br_addr                                                  1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_EX.src1                                                     1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_EX.src2                                                     1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_EX.u_alu.adder_b                                            1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_EX.u_alu.adder_result                                       1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_ID.__Vcellout__u_regfile__regs_o                            1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_ID.imm                                                      1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_ID.inst_r                                                   1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_ID.inst_tmp                                                 1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_ID.pc_r                                                     1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_ID.u_regfile.rf                                             1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_IF.pc                                                       1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_IF.pc_nxt                                                   1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_MEM.d_data                                                  1          1          1
  Vars, width    64 SimTop.u_mycpu_pipeline.u_MEM.data_sram_rdata_r                                       1          1          1
  Vars, width    64 __Vdly__SimTop.cmt_pc                                                                 1
  Vars, width    64 __Vdly__SimTop.cmt_wdata                                                              1
  Vars, width    64 __Vdly__SimTop.cycleCnt                                                               1          1          1          1
  Vars, width    64 __Vdly__SimTop.instrCnt                                                               1          1          1          1
  Vars, width    64 __Vdly__SimTop.u_mycpu_pipeline.u_ID.inst_r                                           1
  Vars, width    64 __Vdly__SimTop.u_mycpu_pipeline.u_ID.pc_r                                             1
  Vars, width    64 __Vdly__SimTop.u_mycpu_pipeline.u_IF.pc                                               1
  Vars, width    64 __Vdly__SimTop.u_mycpu_pipeline.u_MEM.data_sram_rdata_r                               1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v0                                                      1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v1                                                      1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v10                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v11                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v12                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v13                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v14                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v15                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v16                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v17                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v18                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v19                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v2                                                      1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v20                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v21                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v22                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v23                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v24                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v25                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v26                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v27                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v28                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v29                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v3                                                      1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v30                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v31                                                     1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v4                                                      1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v5                                                      1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v6                                                      1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v7                                                      1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v8                                                      1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.regs_diff__v9                                                      1          1          1          1
  Vars, width    64 __Vdlyvval__SimTop.u_mycpu_pipeline.u_ID.u_regfile.rf__v32                            1          1          1          1
  Vars, width    64 __Vfunc_ram_read_helper__0__Vfuncout                                                  1          1          1
  Vars, width    64 __Vfunc_ram_read_helper__2__Vfuncout                                                  1          1          1
  Vars, width    64 addr                                                                                  4          4          4
  Vars, width    64 amo_helper__Vfuncrtn                                                                  1          1          1
  Vars, width    64 atomicAddr                                                                            2          2          2
  Vars, width    64 atomicData                                                                            2          2          2
  Vars, width    64 atomicOut                                                                             2          2          2
  Vars, width    64 cycleCnt                                                                              2          2          2          2
  Vars, width    64 data_0                                                                                2          2          2
  Vars, width    64 data_1                                                                                2          2          2
  Vars, width    64 data_2                                                                                2          2          2
  Vars, width    64 data_3                                                                                2          2          2
  Vars, width    64 data_4                                                                                2          2          2
  Vars, width    64 data_5                                                                                2          2          2
  Vars, width    64 data_6                                                                                2          2          2
  Vars, width    64 data_7                                                                                2          2          2
  Vars, width    64 exceptionInst                                                                         2          2          2
  Vars, width    64 exceptionPC                                                                           2          2          2
  Vars, width    64 fpr_0                                                                                 2          2          2
  Vars, width    64 fpr_1                                                                                 2          2          2
  Vars, width    64 fpr_10                                                                                2          2          2
  Vars, width    64 fpr_11                                                                                2          2          2
  Vars, width    64 fpr_12                                                                                2          2          2
  Vars, width    64 fpr_13                                                                                2          2          2
  Vars, width    64 fpr_14                                                                                2          2          2
  Vars, width    64 fpr_15                                                                                2          2          2
  Vars, width    64 fpr_16                                                                                2          2          2
  Vars, width    64 fpr_17                                                                                2          2          2
  Vars, width    64 fpr_18                                                                                2          2          2
  Vars, width    64 fpr_19                                                                                2          2          2
  Vars, width    64 fpr_2                                                                                 2          2          2
  Vars, width    64 fpr_20                                                                                2          2          2
  Vars, width    64 fpr_21                                                                                2          2          2
  Vars, width    64 fpr_22                                                                                2          2          2
  Vars, width    64 fpr_23                                                                                2          2          2
  Vars, width    64 fpr_24                                                                                2          2          2
  Vars, width    64 fpr_25                                                                                2          2          2
  Vars, width    64 fpr_26                                                                                2          2          2
  Vars, width    64 fpr_27                                                                                2          2          2
  Vars, width    64 fpr_28                                                                                2          2          2
  Vars, width    64 fpr_29                                                                                2          2          2
  Vars, width    64 fpr_3                                                                                 2          2          2
  Vars, width    64 fpr_30                                                                                2          2          2
  Vars, width    64 fpr_31                                                                                2          2          2
  Vars, width    64 fpr_4                                                                                 2          2          2
  Vars, width    64 fpr_5                                                                                 2          2          2
  Vars, width    64 fpr_6                                                                                 2          2          2
  Vars, width    64 fpr_7                                                                                 2          2          2
  Vars, width    64 fpr_8                                                                                 2          2          2
  Vars, width    64 fpr_9                                                                                 2          2          2
  Vars, width    64 gpr_0                                                                                 2          2          2          2
  Vars, width    64 gpr_1                                                                                 2          2          2          2
  Vars, width    64 gpr_10                                                                                2          2          2          2
  Vars, width    64 gpr_11                                                                                2          2          2          2
  Vars, width    64 gpr_12                                                                                2          2          2          2
  Vars, width    64 gpr_13                                                                                2          2          2          2
  Vars, width    64 gpr_14                                                                                2          2          2          2
  Vars, width    64 gpr_15                                                                                2          2          2          2
  Vars, width    64 gpr_16                                                                                2          2          2          2
  Vars, width    64 gpr_17                                                                                2          2          2          2
  Vars, width    64 gpr_18                                                                                2          2          2          2
  Vars, width    64 gpr_19                                                                                2          2          2          2
  Vars, width    64 gpr_2                                                                                 2          2          2          2
  Vars, width    64 gpr_20                                                                                2          2          2          2
  Vars, width    64 gpr_21                                                                                2          2          2          2
  Vars, width    64 gpr_22                                                                                2          2          2          2
  Vars, width    64 gpr_23                                                                                2          2          2          2
  Vars, width    64 gpr_24                                                                                2          2          2          2
  Vars, width    64 gpr_25                                                                                2          2          2          2
  Vars, width    64 gpr_26                                                                                2          2          2          2
  Vars, width    64 gpr_27                                                                                2          2          2          2
  Vars, width    64 gpr_28                                                                                2          2          2          2
  Vars, width    64 gpr_29                                                                                2          2          2          2
  Vars, width    64 gpr_3                                                                                 2          2          2          2
  Vars, width    64 gpr_30                                                                                2          2          2          2
  Vars, width    64 gpr_31                                                                                2          2          2          2
  Vars, width    64 gpr_4                                                                                 2          2          2          2
  Vars, width    64 gpr_5                                                                                 2          2          2          2
  Vars, width    64 gpr_6                                                                                 2          2          2          2
  Vars, width    64 gpr_7                                                                                 2          2          2          2
  Vars, width    64 gpr_8                                                                                 2          2          2          2
  Vars, width    64 gpr_9                                                                                 2          2          2          2
  Vars, width    64 instrCnt                                                                              2          2          2          2
  Vars, width    64 io_logCtrl_log_begin                                                                  1          1          1
  Vars, width    64 io_logCtrl_log_end                                                                    1          1          1
  Vars, width    64 io_logCtrl_log_level                                                                  1          1          1
  Vars, width    64 line                                                                                  2          2          2
  Vars, width    64 mcause                                                                                2          2          2          2
  Vars, width    64 medeleg                                                                               2          2          2          2
  Vars, width    64 mepc                                                                                  2          2          2          2
  Vars, width    64 mideleg                                                                               2          2          2          2
  Vars, width    64 mie                                                                                   2          2          2          2
  Vars, width    64 mip                                                                                   2          2          2          2
  Vars, width    64 mscratch                                                                              2          2          2          2
  Vars, width    64 mstatus                                                                               2          2          2          2
  Vars, width    64 mtval                                                                                 2          2          2          2
  Vars, width    64 mtvec                                                                                 2          2          2          2
  Vars, width    64 paddr                                                                                 2          2          2
  Vars, width    64 pc                                                                                    4          4          4          4
  Vars, width    64 pte                                                                                   2          2          2
  Vars, width    64 ptwAddr                                                                               2          2          2
  Vars, width    64 ptwData_0                                                                             2          2          2
  Vars, width    64 ptwData_1                                                                             2          2          2
  Vars, width    64 ptwData_2                                                                             2          2          2
  Vars, width    64 ptwData_3                                                                             2          2          2
  Vars, width    64 rIdx                                                                                  2          2          2          4
  Vars, width    64 ram_read_helper__Vfuncrtn                                                             1          1          1          2
  Vars, width    64 satp                                                                                  4          4          4          2
  Vars, width    64 sbufferAddr                                                                           2          2          2
  Vars, width    64 sbufferMask                                                                           2          2          2
  Vars, width    64 scause                                                                                2          2          2          2
  Vars, width    64 sepc                                                                                  2          2          2          2
  Vars, width    64 sscratch                                                                              2          2          2          2
  Vars, width    64 sstatus                                                                               2          2          2          2
  Vars, width    64 storeAddr                                                                             2          2          2
  Vars, width    64 storeData                                                                             2          2          2
  Vars, width    64 stval                                                                                 2          2          2          2
  Vars, width    64 stvec                                                                                 2          2          2          2
  Vars, width    64 vpn                                                                                   2          2          2
  Vars, width    64 wIdx                                                                                  2          2          2          4
  Vars, width    64 wdata                                                                                 6          6          6          6
  Vars, width    64 wmask                                                                                 2          2          2          4
  Vars, width    96 __Vtemp_h54852520__0                                                                                        2          1
  Vars, width    96 __Vtemp_h93336fe5__0                                                                                        2          1
  Vars, width    96 __Vtemp_h9befc343__0                                                                                        2          1
  Vars, width    96 __Vtemp_ha4db1ee1__0                                                                                        2          1
  Vars, width    96 __Vtemp_hae3cbe47__0                                                                                        2          1
  Vars, width   128 __Vtemp_he5b5d80c__0                                                                                        1          1
  Vars, width   160 __Vtemp_h4d85910c__0                                                                                        2          1
  Vars, width   160 __Vtemp_hae92d67e__0                                                                                        1          1
  Vars, width   192 __Vtemp_h36855522__0                                                                                        1          1
  Vars, width   352 __Vtemp_h38b71ee5__0                                                                                        1          1
  Vars, width   352 __Vtemp_ha13240e2__0                                                                                        1          1
  Vars, width   600 SimTop.u_mycpu_pipeline.mem2wb_bus                                                    1          1          1
  Vars, width   600 SimTop.u_mycpu_pipeline.u_EX.id2ex_bus_r                                              1          1          1
  Vars, width   600 SimTop.u_mycpu_pipeline.u_MEM.ex2mem_bus_r                                            1          1          1
  Vars, width   600 SimTop.u_mycpu_pipeline.u_WB.mem2wb_bus_r                                             1          1          1
  Vars, width   600 __Vdly__SimTop.u_mycpu_pipeline.u_EX.id2ex_bus_r                                      1
  Vars, width   600 __Vdly__SimTop.u_mycpu_pipeline.u_MEM.ex2mem_bus_r                                    1
  Vars, width   600 __Vdly__SimTop.u_mycpu_pipeline.u_WB.mem2wb_bus_r                                     1
