QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap pcie_axi4lite_tap_v1_0_1 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pcie_axi4lite_tap_v1_0_1 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:28:30 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work pcie_axi4lite_tap_v1_0_1 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pcie_axi4lite_tap_v1_0_1/.cxl.verilog.pcie_axi4lite_tap_v1_0_1.pcie_axi4lite_tap_v1_0_1.lin64.cmf 
-- Compiling module pcie_axi4lite_tap_v1_0_1_axi_read_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_axis_cc_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_axis_cq_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_axi_write_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_maxi_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_tag_manager
-- Compiling module pcie_axi4lite_tap_v1_0_1_top

Top level modules:
	pcie_axi4lite_tap_v1_0_1_top
End time: 11:28:30 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
