$version Generated by VerilatedVcd $end
$date Sun Dec 22 14:59:13 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clk_i $end
  $var wire  4 % count_o [3:0] $end
  $var wire  1 $ rst_i $end
  $scope module top $end
   $var wire  1 # clk_i $end
   $var wire  4 % count_o [3:0] $end
   $var wire  1 $ rst_i $end
   $scope module uut $end
    $var wire  1 # clk_i $end
    $var wire  4 % count_o [3:0] $end
    $var wire  1 $ rst_i $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
b0000 %
#10
0#
#20
1#
#30
0#
#40
1#
0$
b0001 %
#50
0#
#60
1#
b0010 %
#70
0#
#80
1#
b0011 %
#90
0#
#100
1#
b0100 %
#110
0#
#120
1#
b0101 %
#130
0#
#140
1#
b0110 %
#150
0#
#160
1#
b0111 %
#170
0#
#180
1#
b1000 %
#190
0#
#200
1#
b1001 %
#210
0#
#220
1#
b1010 %
#230
0#
#240
