// Seed: 2675247058
module module_0 (
    output id_0,
    input id_1,
    output uwire id_2,
    input logic id_3,
    input id_4,
    input id_5
);
  assign id_0 = 1'h0;
  logic id_6 = 1;
  reg   id_7;
  assign id_2[1'b0] = id_5;
  always @(1 or 1'b0) begin
    if (1) begin
      #1;
      id_7 <= id_5;
    end
  end
  logic id_8;
endmodule
