// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module foc_SVPWM_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Va,
        Vb,
        Vc,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] Va;
input  [31:0] Vb;
input  [31:0] Vc;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [31:0] select_ln12_fu_190_p3;
reg   [31:0] select_ln12_reg_1080;
wire   [31:0] select_ln13_fu_279_p3;
reg   [31:0] select_ln13_reg_1087;
wire    ap_CS_fsm_state3;
wire   [31:0] grp_fu_96_p2;
reg   [31:0] mul_reg_1092;
wire    ap_CS_fsm_state6;
wire   [31:0] grp_fu_84_p2;
reg   [31:0] dc_reg_1099;
wire    ap_CS_fsm_state10;
wire   [31:0] grp_fu_88_p2;
reg   [31:0] dc_20_reg_1104;
wire   [31:0] grp_fu_92_p2;
reg   [31:0] dc_21_reg_1109;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state4;
reg   [31:0] grp_fu_101_p0;
reg   [31:0] grp_fu_101_p1;
wire   [31:0] bitcast_ln12_fu_108_p1;
wire   [31:0] bitcast_ln12_1_fu_125_p1;
wire   [7:0] tmp_s_fu_111_p4;
wire   [22:0] trunc_ln12_fu_121_p1;
wire   [0:0] icmp_ln12_4_fu_148_p2;
wire   [0:0] icmp_ln12_3_fu_142_p2;
wire   [7:0] tmp_86_fu_128_p4;
wire   [22:0] trunc_ln12_1_fu_138_p1;
wire   [0:0] icmp_ln12_6_fu_166_p2;
wire   [0:0] icmp_ln12_5_fu_160_p2;
wire   [0:0] or_ln12_fu_154_p2;
wire   [0:0] or_ln12_1_fu_172_p2;
wire   [0:0] and_ln12_fu_178_p2;
wire   [0:0] grp_fu_101_p2;
wire   [0:0] and_ln12_34_fu_184_p2;
wire   [31:0] bitcast_ln13_fu_197_p1;
wire   [31:0] bitcast_ln13_1_fu_214_p1;
wire   [7:0] tmp_88_fu_200_p4;
wire   [22:0] trunc_ln13_fu_210_p1;
wire   [0:0] icmp_ln13_1_fu_237_p2;
wire   [0:0] icmp_ln13_fu_231_p2;
wire   [7:0] tmp_89_fu_217_p4;
wire   [22:0] trunc_ln13_1_fu_227_p1;
wire   [0:0] icmp_ln13_3_fu_255_p2;
wire   [0:0] icmp_ln13_2_fu_249_p2;
wire   [0:0] or_ln13_fu_243_p2;
wire   [0:0] or_ln13_1_fu_261_p2;
wire   [0:0] and_ln13_fu_267_p2;
wire   [0:0] and_ln13_1_fu_273_p2;
wire    ap_CS_fsm_state11;
wire   [31:0] data_V_fu_285_p1;
wire   [22:0] tmp_122_fu_306_p1;
wire   [24:0] mantissa_fu_310_p4;
wire   [7:0] tmp_121_fu_296_p4;
wire   [8:0] zext_ln344_fu_324_p1;
wire   [8:0] add_ln344_fu_328_p2;
wire   [7:0] sub_ln1364_fu_342_p2;
wire   [0:0] isNeg_fu_334_p3;
wire  signed [8:0] sext_ln1364_fu_348_p1;
wire   [8:0] ush_fu_352_p3;
wire  signed [31:0] sext_ln1340_fu_360_p1;
wire   [62:0] zext_ln15_fu_320_p1;
wire   [62:0] zext_ln1340_fu_364_p1;
wire   [62:0] r_V_fu_368_p2;
wire   [0:0] tmp_fu_380_p3;
wire   [62:0] r_V_6_fu_374_p2;
wire   [15:0] zext_ln671_fu_388_p1;
wire   [15:0] tmp_92_fu_392_p4;
wire   [15:0] val_fu_402_p3;
wire   [0:0] p_Result_30_fu_288_p3;
wire   [15:0] result_V_14_fu_410_p2;
wire   [15:0] result_V_fu_416_p3;
wire   [15:0] p_Val2_s_fu_424_p2;
wire   [15:0] p_Result_31_fu_430_p4;
wire   [0:0] p_Result_s_fu_440_p3;
wire   [1:0] tmp_98_fu_448_p4;
wire   [1:0] tmp_99_fu_458_p4;
wire   [1:0] select_ln192_fu_468_p3;
wire   [0:0] icmp_ln12_fu_482_p2;
wire   [0:0] tmp_100_fu_492_p3;
wire   [1:0] zext_ln12_fu_488_p1;
wire   [1:0] zext_ln19_fu_500_p1;
wire  signed [1:0] sub_ln19_fu_504_p2;
wire   [15:0] shl_ln_fu_514_p3;
wire  signed [15:0] sext_ln19_fu_510_p1;
wire   [0:0] icmp_ln18_fu_476_p2;
wire   [15:0] sub_ln19_2_fu_522_p2;
wire   [31:0] data_V_20_fu_536_p1;
wire   [22:0] tmp_124_fu_557_p1;
wire   [24:0] mantissa_3_fu_561_p4;
wire   [7:0] tmp_123_fu_547_p4;
wire   [8:0] zext_ln344_3_fu_575_p1;
wire   [8:0] add_ln344_3_fu_579_p2;
wire   [7:0] sub_ln1364_3_fu_593_p2;
wire   [0:0] isNeg_3_fu_585_p3;
wire  signed [8:0] sext_ln1364_3_fu_599_p1;
wire   [8:0] ush_3_fu_603_p3;
wire  signed [31:0] sext_ln1340_3_fu_611_p1;
wire   [62:0] zext_ln15_3_fu_571_p1;
wire   [62:0] zext_ln1340_3_fu_615_p1;
wire   [62:0] r_V_7_fu_619_p2;
wire   [0:0] tmp_105_fu_631_p3;
wire   [62:0] r_V_8_fu_625_p2;
wire   [15:0] zext_ln671_3_fu_639_p1;
wire   [15:0] tmp_94_fu_643_p4;
wire   [15:0] val_3_fu_653_p3;
wire   [0:0] p_Result_32_fu_539_p3;
wire   [15:0] result_V_19_fu_661_p2;
wire   [15:0] result_V_23_fu_667_p3;
wire   [15:0] p_Val2_33_fu_675_p2;
wire   [15:0] p_Result_33_fu_681_p4;
wire   [0:0] p_Result_24_fu_691_p3;
wire   [1:0] tmp_108_fu_699_p4;
wire   [1:0] tmp_109_fu_709_p4;
wire   [1:0] select_ln192_1_fu_719_p3;
wire   [0:0] icmp_ln12_1_fu_733_p2;
wire   [0:0] tmp_110_fu_743_p3;
wire   [1:0] zext_ln12_34_fu_739_p1;
wire   [1:0] zext_ln24_fu_751_p1;
wire  signed [1:0] sub_ln24_fu_755_p2;
wire   [15:0] shl_ln8_fu_765_p3;
wire  signed [15:0] sext_ln24_fu_761_p1;
wire   [0:0] icmp_ln23_fu_727_p2;
wire   [15:0] sub_ln24_3_fu_773_p2;
wire   [31:0] data_V_21_fu_787_p1;
wire   [22:0] tmp_126_fu_808_p1;
wire   [24:0] mantissa_4_fu_812_p4;
wire   [7:0] tmp_125_fu_798_p4;
wire   [8:0] zext_ln344_4_fu_826_p1;
wire   [8:0] add_ln344_4_fu_830_p2;
wire   [7:0] sub_ln1364_4_fu_844_p2;
wire   [0:0] isNeg_4_fu_836_p3;
wire  signed [8:0] sext_ln1364_4_fu_850_p1;
wire   [8:0] ush_4_fu_854_p3;
wire  signed [31:0] sext_ln1340_4_fu_862_p1;
wire   [62:0] zext_ln15_4_fu_822_p1;
wire   [62:0] zext_ln1340_4_fu_866_p1;
wire   [62:0] r_V_9_fu_870_p2;
wire   [0:0] tmp_115_fu_882_p3;
wire   [62:0] r_V_10_fu_876_p2;
wire   [15:0] zext_ln671_4_fu_890_p1;
wire   [15:0] tmp_96_fu_894_p4;
wire   [15:0] val_4_fu_904_p3;
wire   [0:0] p_Result_34_fu_790_p3;
wire   [15:0] result_V_22_fu_912_p2;
wire   [15:0] result_V_24_fu_918_p3;
wire   [15:0] p_Val2_38_fu_926_p2;
wire   [15:0] p_Result_35_fu_932_p4;
wire   [0:0] p_Result_29_fu_942_p3;
wire   [1:0] tmp_118_fu_950_p4;
wire   [1:0] tmp_119_fu_960_p4;
wire   [1:0] select_ln192_2_fu_970_p3;
wire   [0:0] icmp_ln12_2_fu_984_p2;
wire   [0:0] tmp_120_fu_994_p3;
wire   [1:0] zext_ln12_35_fu_990_p1;
wire   [1:0] zext_ln29_fu_1002_p1;
wire  signed [1:0] sub_ln29_fu_1006_p2;
wire   [15:0] shl_ln9_fu_1016_p3;
wire  signed [15:0] sext_ln29_fu_1012_p1;
wire   [0:0] icmp_ln28_fu_978_p2;
wire   [15:0] sub_ln29_1_fu_1024_p2;
wire   [15:0] select_ln18_fu_528_p3;
wire   [15:0] select_ln23_fu_779_p3;
wire   [15:0] select_ln28_fu_1030_p3;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
end

foc_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_reg_1092),
    .din1(Va),
    .ce(1'b1),
    .dout(grp_fu_84_p2)
);

foc_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_reg_1092),
    .din1(Vb),
    .ce(1'b1),
    .dout(grp_fu_88_p2)
);

foc_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_reg_1092),
    .din1(Vc),
    .ce(1'b1),
    .dout(grp_fu_92_p2)
);

foc_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln13_reg_1087),
    .din1(32'd1056964608),
    .ce(1'b1),
    .dout(grp_fu_96_p2)
);

foc_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_101_p0),
    .din1(grp_fu_101_p1),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_101_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dc_20_reg_1104 <= grp_fu_88_p2;
        dc_21_reg_1109 <= grp_fu_92_p2;
        dc_reg_1099 <= grp_fu_84_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mul_reg_1092 <= grp_fu_96_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        select_ln12_reg_1080 <= select_ln12_fu_190_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        select_ln13_reg_1087 <= select_ln13_fu_279_p3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_101_p0 = select_ln12_fu_190_p3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_101_p0 = Va;
    end else begin
        grp_fu_101_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_101_p1 = Vc;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_101_p1 = Vb;
    end else begin
        grp_fu_101_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln344_3_fu_579_p2 = ($signed(zext_ln344_3_fu_575_p1) + $signed(9'd385));

assign add_ln344_4_fu_830_p2 = ($signed(zext_ln344_4_fu_826_p1) + $signed(9'd385));

assign add_ln344_fu_328_p2 = ($signed(zext_ln344_fu_324_p1) + $signed(9'd385));

assign and_ln12_34_fu_184_p2 = (grp_fu_101_p2 & and_ln12_fu_178_p2);

assign and_ln12_fu_178_p2 = (or_ln12_fu_154_p2 & or_ln12_1_fu_172_p2);

assign and_ln13_1_fu_273_p2 = (grp_fu_101_p2 & and_ln13_fu_267_p2);

assign and_ln13_fu_267_p2 = (or_ln13_fu_243_p2 & or_ln13_1_fu_261_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_return_0 = select_ln18_fu_528_p3;

assign ap_return_1 = select_ln23_fu_779_p3;

assign ap_return_2 = select_ln28_fu_1030_p3;

assign bitcast_ln12_1_fu_125_p1 = Vb;

assign bitcast_ln12_fu_108_p1 = Va;

assign bitcast_ln13_1_fu_214_p1 = Vc;

assign bitcast_ln13_fu_197_p1 = select_ln12_reg_1080;

assign data_V_20_fu_536_p1 = dc_20_reg_1104;

assign data_V_21_fu_787_p1 = dc_21_reg_1109;

assign data_V_fu_285_p1 = dc_reg_1099;

assign icmp_ln12_1_fu_733_p2 = (($signed(result_V_23_fu_667_p3) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln12_2_fu_984_p2 = (($signed(result_V_24_fu_918_p3) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln12_3_fu_142_p2 = ((tmp_s_fu_111_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln12_4_fu_148_p2 = ((trunc_ln12_fu_121_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln12_5_fu_160_p2 = ((tmp_86_fu_128_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln12_6_fu_166_p2 = ((trunc_ln12_1_fu_138_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln12_fu_482_p2 = (($signed(result_V_fu_416_p3) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln13_1_fu_237_p2 = ((trunc_ln13_fu_210_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln13_2_fu_249_p2 = ((tmp_89_fu_217_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln13_3_fu_255_p2 = ((trunc_ln13_1_fu_227_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_231_p2 = ((tmp_88_fu_200_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_476_p2 = ((select_ln192_fu_468_p3 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_727_p2 = ((select_ln192_1_fu_719_p3 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_978_p2 = ((select_ln192_2_fu_970_p3 == 2'd1) ? 1'b1 : 1'b0);

assign isNeg_3_fu_585_p3 = add_ln344_3_fu_579_p2[32'd8];

assign isNeg_4_fu_836_p3 = add_ln344_4_fu_830_p2[32'd8];

assign isNeg_fu_334_p3 = add_ln344_fu_328_p2[32'd8];

assign mantissa_3_fu_561_p4 = {{{{1'd1}, {tmp_124_fu_557_p1}}}, {1'd0}};

assign mantissa_4_fu_812_p4 = {{{{1'd1}, {tmp_126_fu_808_p1}}}, {1'd0}};

assign mantissa_fu_310_p4 = {{{{1'd1}, {tmp_122_fu_306_p1}}}, {1'd0}};

assign or_ln12_1_fu_172_p2 = (icmp_ln12_6_fu_166_p2 | icmp_ln12_5_fu_160_p2);

assign or_ln12_fu_154_p2 = (icmp_ln12_4_fu_148_p2 | icmp_ln12_3_fu_142_p2);

assign or_ln13_1_fu_261_p2 = (icmp_ln13_3_fu_255_p2 | icmp_ln13_2_fu_249_p2);

assign or_ln13_fu_243_p2 = (icmp_ln13_fu_231_p2 | icmp_ln13_1_fu_237_p2);

assign p_Result_24_fu_691_p3 = result_V_23_fu_667_p3[32'd15];

assign p_Result_29_fu_942_p3 = result_V_24_fu_918_p3[32'd15];

assign p_Result_30_fu_288_p3 = data_V_fu_285_p1[32'd31];

assign p_Result_31_fu_430_p4 = {|(1'd0), p_Val2_s_fu_424_p2[15 - 1:0]};

assign p_Result_32_fu_539_p3 = data_V_20_fu_536_p1[32'd31];

assign p_Result_33_fu_681_p4 = {|(1'd0), p_Val2_33_fu_675_p2[15 - 1:0]};

assign p_Result_34_fu_790_p3 = data_V_21_fu_787_p1[32'd31];

assign p_Result_35_fu_932_p4 = {|(1'd0), p_Val2_38_fu_926_p2[15 - 1:0]};

assign p_Result_s_fu_440_p3 = result_V_fu_416_p3[32'd15];

assign p_Val2_33_fu_675_p2 = (16'd0 - result_V_23_fu_667_p3);

assign p_Val2_38_fu_926_p2 = (16'd0 - result_V_24_fu_918_p3);

assign p_Val2_s_fu_424_p2 = (16'd0 - result_V_fu_416_p3);

assign r_V_10_fu_876_p2 = zext_ln15_4_fu_822_p1 << zext_ln1340_4_fu_866_p1;

assign r_V_6_fu_374_p2 = zext_ln15_fu_320_p1 << zext_ln1340_fu_364_p1;

assign r_V_7_fu_619_p2 = zext_ln15_3_fu_571_p1 >> zext_ln1340_3_fu_615_p1;

assign r_V_8_fu_625_p2 = zext_ln15_3_fu_571_p1 << zext_ln1340_3_fu_615_p1;

assign r_V_9_fu_870_p2 = zext_ln15_4_fu_822_p1 >> zext_ln1340_4_fu_866_p1;

assign r_V_fu_368_p2 = zext_ln15_fu_320_p1 >> zext_ln1340_fu_364_p1;

assign result_V_14_fu_410_p2 = (16'd0 - val_fu_402_p3);

assign result_V_19_fu_661_p2 = (16'd0 - val_3_fu_653_p3);

assign result_V_22_fu_912_p2 = (16'd0 - val_4_fu_904_p3);

assign result_V_23_fu_667_p3 = ((p_Result_32_fu_539_p3[0:0] == 1'b1) ? result_V_19_fu_661_p2 : val_3_fu_653_p3);

assign result_V_24_fu_918_p3 = ((p_Result_34_fu_790_p3[0:0] == 1'b1) ? result_V_22_fu_912_p2 : val_4_fu_904_p3);

assign result_V_fu_416_p3 = ((p_Result_30_fu_288_p3[0:0] == 1'b1) ? result_V_14_fu_410_p2 : val_fu_402_p3);

assign select_ln12_fu_190_p3 = ((and_ln12_34_fu_184_p2[0:0] == 1'b1) ? Va : Vb);

assign select_ln13_fu_279_p3 = ((and_ln13_1_fu_273_p2[0:0] == 1'b1) ? select_ln12_reg_1080 : Vc);

assign select_ln18_fu_528_p3 = ((icmp_ln18_fu_476_p2[0:0] == 1'b1) ? sub_ln19_2_fu_522_p2 : result_V_fu_416_p3);

assign select_ln192_1_fu_719_p3 = ((p_Result_24_fu_691_p3[0:0] == 1'b1) ? tmp_108_fu_699_p4 : tmp_109_fu_709_p4);

assign select_ln192_2_fu_970_p3 = ((p_Result_29_fu_942_p3[0:0] == 1'b1) ? tmp_118_fu_950_p4 : tmp_119_fu_960_p4);

assign select_ln192_fu_468_p3 = ((p_Result_s_fu_440_p3[0:0] == 1'b1) ? tmp_98_fu_448_p4 : tmp_99_fu_458_p4);

assign select_ln23_fu_779_p3 = ((icmp_ln23_fu_727_p2[0:0] == 1'b1) ? sub_ln24_3_fu_773_p2 : result_V_23_fu_667_p3);

assign select_ln28_fu_1030_p3 = ((icmp_ln28_fu_978_p2[0:0] == 1'b1) ? sub_ln29_1_fu_1024_p2 : result_V_24_fu_918_p3);

assign sext_ln1340_3_fu_611_p1 = $signed(ush_3_fu_603_p3);

assign sext_ln1340_4_fu_862_p1 = $signed(ush_4_fu_854_p3);

assign sext_ln1340_fu_360_p1 = $signed(ush_fu_352_p3);

assign sext_ln1364_3_fu_599_p1 = $signed(sub_ln1364_3_fu_593_p2);

assign sext_ln1364_4_fu_850_p1 = $signed(sub_ln1364_4_fu_844_p2);

assign sext_ln1364_fu_348_p1 = $signed(sub_ln1364_fu_342_p2);

assign sext_ln19_fu_510_p1 = sub_ln19_fu_504_p2;

assign sext_ln24_fu_761_p1 = sub_ln24_fu_755_p2;

assign sext_ln29_fu_1012_p1 = sub_ln29_fu_1006_p2;

assign shl_ln8_fu_765_p3 = {{sub_ln24_fu_755_p2}, {14'd0}};

assign shl_ln9_fu_1016_p3 = {{sub_ln29_fu_1006_p2}, {14'd0}};

assign shl_ln_fu_514_p3 = {{sub_ln19_fu_504_p2}, {14'd0}};

assign sub_ln1364_3_fu_593_p2 = (8'd127 - tmp_123_fu_547_p4);

assign sub_ln1364_4_fu_844_p2 = (8'd127 - tmp_125_fu_798_p4);

assign sub_ln1364_fu_342_p2 = (8'd127 - tmp_121_fu_296_p4);

assign sub_ln19_2_fu_522_p2 = ($signed(shl_ln_fu_514_p3) - $signed(sext_ln19_fu_510_p1));

assign sub_ln19_fu_504_p2 = (zext_ln12_fu_488_p1 - zext_ln19_fu_500_p1);

assign sub_ln24_3_fu_773_p2 = ($signed(shl_ln8_fu_765_p3) - $signed(sext_ln24_fu_761_p1));

assign sub_ln24_fu_755_p2 = (zext_ln12_34_fu_739_p1 - zext_ln24_fu_751_p1);

assign sub_ln29_1_fu_1024_p2 = ($signed(shl_ln9_fu_1016_p3) - $signed(sext_ln29_fu_1012_p1));

assign sub_ln29_fu_1006_p2 = (zext_ln12_35_fu_990_p1 - zext_ln29_fu_1002_p1);

assign tmp_100_fu_492_p3 = result_V_fu_416_p3[32'd15];

assign tmp_105_fu_631_p3 = r_V_7_fu_619_p2[32'd24];

assign tmp_108_fu_699_p4 = {{p_Result_33_fu_681_p4[15:14]}};

assign tmp_109_fu_709_p4 = {{result_V_23_fu_667_p3[15:14]}};

assign tmp_110_fu_743_p3 = result_V_23_fu_667_p3[32'd15];

assign tmp_115_fu_882_p3 = r_V_9_fu_870_p2[32'd24];

assign tmp_118_fu_950_p4 = {{p_Result_35_fu_932_p4[15:14]}};

assign tmp_119_fu_960_p4 = {{result_V_24_fu_918_p3[15:14]}};

assign tmp_120_fu_994_p3 = result_V_24_fu_918_p3[32'd15];

assign tmp_121_fu_296_p4 = {{data_V_fu_285_p1[30:23]}};

assign tmp_122_fu_306_p1 = data_V_fu_285_p1[22:0];

assign tmp_123_fu_547_p4 = {{data_V_20_fu_536_p1[30:23]}};

assign tmp_124_fu_557_p1 = data_V_20_fu_536_p1[22:0];

assign tmp_125_fu_798_p4 = {{data_V_21_fu_787_p1[30:23]}};

assign tmp_126_fu_808_p1 = data_V_21_fu_787_p1[22:0];

assign tmp_86_fu_128_p4 = {{bitcast_ln12_1_fu_125_p1[30:23]}};

assign tmp_88_fu_200_p4 = {{bitcast_ln13_fu_197_p1[30:23]}};

assign tmp_89_fu_217_p4 = {{bitcast_ln13_1_fu_214_p1[30:23]}};

assign tmp_92_fu_392_p4 = {{r_V_6_fu_374_p2[39:24]}};

assign tmp_94_fu_643_p4 = {{r_V_8_fu_625_p2[39:24]}};

assign tmp_96_fu_894_p4 = {{r_V_10_fu_876_p2[39:24]}};

assign tmp_98_fu_448_p4 = {{p_Result_31_fu_430_p4[15:14]}};

assign tmp_99_fu_458_p4 = {{result_V_fu_416_p3[15:14]}};

assign tmp_fu_380_p3 = r_V_fu_368_p2[32'd24];

assign tmp_s_fu_111_p4 = {{bitcast_ln12_fu_108_p1[30:23]}};

assign trunc_ln12_1_fu_138_p1 = bitcast_ln12_1_fu_125_p1[22:0];

assign trunc_ln12_fu_121_p1 = bitcast_ln12_fu_108_p1[22:0];

assign trunc_ln13_1_fu_227_p1 = bitcast_ln13_1_fu_214_p1[22:0];

assign trunc_ln13_fu_210_p1 = bitcast_ln13_fu_197_p1[22:0];

assign ush_3_fu_603_p3 = ((isNeg_3_fu_585_p3[0:0] == 1'b1) ? sext_ln1364_3_fu_599_p1 : add_ln344_3_fu_579_p2);

assign ush_4_fu_854_p3 = ((isNeg_4_fu_836_p3[0:0] == 1'b1) ? sext_ln1364_4_fu_850_p1 : add_ln344_4_fu_830_p2);

assign ush_fu_352_p3 = ((isNeg_fu_334_p3[0:0] == 1'b1) ? sext_ln1364_fu_348_p1 : add_ln344_fu_328_p2);

assign val_3_fu_653_p3 = ((isNeg_3_fu_585_p3[0:0] == 1'b1) ? zext_ln671_3_fu_639_p1 : tmp_94_fu_643_p4);

assign val_4_fu_904_p3 = ((isNeg_4_fu_836_p3[0:0] == 1'b1) ? zext_ln671_4_fu_890_p1 : tmp_96_fu_894_p4);

assign val_fu_402_p3 = ((isNeg_fu_334_p3[0:0] == 1'b1) ? zext_ln671_fu_388_p1 : tmp_92_fu_392_p4);

assign zext_ln12_34_fu_739_p1 = icmp_ln12_1_fu_733_p2;

assign zext_ln12_35_fu_990_p1 = icmp_ln12_2_fu_984_p2;

assign zext_ln12_fu_488_p1 = icmp_ln12_fu_482_p2;

assign zext_ln1340_3_fu_615_p1 = $unsigned(sext_ln1340_3_fu_611_p1);

assign zext_ln1340_4_fu_866_p1 = $unsigned(sext_ln1340_4_fu_862_p1);

assign zext_ln1340_fu_364_p1 = $unsigned(sext_ln1340_fu_360_p1);

assign zext_ln15_3_fu_571_p1 = mantissa_3_fu_561_p4;

assign zext_ln15_4_fu_822_p1 = mantissa_4_fu_812_p4;

assign zext_ln15_fu_320_p1 = mantissa_fu_310_p4;

assign zext_ln19_fu_500_p1 = tmp_100_fu_492_p3;

assign zext_ln24_fu_751_p1 = tmp_110_fu_743_p3;

assign zext_ln29_fu_1002_p1 = tmp_120_fu_994_p3;

assign zext_ln344_3_fu_575_p1 = tmp_123_fu_547_p4;

assign zext_ln344_4_fu_826_p1 = tmp_125_fu_798_p4;

assign zext_ln344_fu_324_p1 = tmp_121_fu_296_p4;

assign zext_ln671_3_fu_639_p1 = tmp_105_fu_631_p3;

assign zext_ln671_4_fu_890_p1 = tmp_115_fu_882_p3;

assign zext_ln671_fu_388_p1 = tmp_fu_380_p3;

endmodule //foc_SVPWM_float_s
