

================================================================
== Synthesis Summary Report of 'corr_accel'
================================================================
+ General Information: 
    * Date:           Fri Nov 18 15:03:42 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        correlation-max-sharing
    * Solution:       zcu104 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+----------+---------+------------+------------+-----+
    |                                   Modules                                  | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |          |         |            |            |     |
    |                                   & Loops                                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|   BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+----------+---------+------------+------------+-----+
    |+ corr_accel                                                                |     -|  0.16|   324001|  3.240e+06|         -|   324002|       -|        no|  64 (10%)|  4 (~0%)|  3503 (~0%)|  12641 (5%)|    -|
    | + recv_data_burst                                                          |     -|  4.42|    16386|  1.639e+05|         -|    16386|       -|        no|         -|        -|   138 (~0%)|   2385 (1%)|    -|
    |  o VITIS_LOOP_39_1                                                         |     -|  7.30|    16384|  1.638e+05|         2|        1|   16384|       yes|         -|        -|           -|           -|    -|
    | + compute                                                                  |     -|  0.16|   291221|  2.912e+06|         -|   291221|       -|        no|         -|  4 (~0%)|  2875 (~0%)|   4854 (2%)|    -|
    |  + compute_Pipeline_VITIS_LOOP_134_1                                       |     -|  5.25|       66|    660.000|         -|       66|       -|        no|         -|        -|     9 (~0%)|    52 (~0%)|    -|
    |   o VITIS_LOOP_134_1                                                       |     -|  7.30|       64|    640.000|         1|        1|      64|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_162_5                                       |     -|  5.25|       66|    660.000|         -|       66|       -|        no|         -|        -|     9 (~0%)|    52 (~0%)|    -|
    |   o VITIS_LOOP_162_5                                                       |     -|  7.30|       64|    640.000|         1|        1|      64|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19                    |     -|  4.60|     4034|  4.034e+04|         -|     4034|       -|        no|         -|        -|    27 (~0%)|   145 (~0%)|    -|
    |   o VITIS_LOOP_255_18_VITIS_LOOP_256_19                                    |     -|  7.30|     4032|  4.032e+04|         1|        1|    4032|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3                      |     -|  0.16|     4100|  4.100e+04|         -|     4100|       -|        no|         -|        -|   269 (~0%)|   281 (~0%)|    -|
    |   o VITIS_LOOP_142_2_VITIS_LOOP_143_3                                      |     -|  7.30|     4098|  4.098e+04|         4|        1|    4096|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_154_4                                       |     -|  1.44|       70|    700.000|         -|       70|       -|        no|         -|        -|   221 (~0%)|   176 (~0%)|    -|
    |   o VITIS_LOOP_154_4                                                       |     -|  7.30|       68|    680.000|         6|        1|      64|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7                      |     -|  0.16|     4100|  4.100e+04|         -|     4100|       -|        no|         -|        -|   281 (~0%)|   298 (~0%)|    -|
    |   o VITIS_LOOP_170_6_VITIS_LOOP_171_7                                      |     -|  7.30|     4098|  4.098e+04|         4|        1|    4096|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9                      |     -|  0.91|     4099|  4.099e+04|         -|     4099|       -|        no|         -|        -|    78 (~0%)|   168 (~0%)|    -|
    |   o VITIS_LOOP_182_8_VITIS_LOOP_183_9                                      |     -|  7.30|     4097|  4.097e+04|         3|        1|    4096|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11                    |     -|  0.16|     4100|  4.100e+04|         -|     4100|       -|        no|         -|        -|   269 (~0%)|   281 (~0%)|    -|
    |   o VITIS_LOOP_193_10_VITIS_LOOP_194_11                                    |     -|  7.30|     4098|  4.098e+04|         4|        1|    4096|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_204_12                                      |     -|  1.44|       70|    700.000|         -|       70|       -|        no|         -|        -|   221 (~0%)|   176 (~0%)|    -|
    |   o VITIS_LOOP_204_12                                                      |     -|  7.30|       68|    680.000|         6|        1|      64|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_215_13                                      |     -|  0.62|       71|    710.000|         -|       71|       -|        no|         -|        -|   255 (~0%)|   176 (~0%)|    -|
    |   o VITIS_LOOP_215_13                                                      |     -|  7.30|       69|    690.000|         7|        1|      64|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_227_14                                      |     -|  0.92|       69|    690.000|         -|       69|       -|        no|         -|        -|   333 (~0%)|   255 (~0%)|    -|
    |   o VITIS_LOOP_227_14                                                      |     -|  7.30|       67|    670.000|         5|        1|      64|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_235_15                                      |     -|  0.91|       67|    670.000|         -|       67|       -|        no|         -|        -|    34 (~0%)|    72 (~0%)|    -|
    |   o VITIS_LOOP_235_15                                                      |     -|  7.30|       65|    650.000|         3|        1|      64|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17                    |     -|  1.44|     4102|  4.102e+04|         -|     4102|       -|        no|         -|        -|   253 (~0%)|   281 (~0%)|    -|
    |   o VITIS_LOOP_243_16_VITIS_LOOP_244_17                                    |     -|  7.30|     4100|  4.100e+04|         6|        1|    4096|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21                    |     -|  4.40|     4098|  4.098e+04|         -|     4098|       -|        no|         -|        -|    43 (~0%)|   168 (~0%)|    -|
    |   o VITIS_LOOP_265_20_VITIS_LOOP_266_21                                    |     -|  7.30|     4096|  4.096e+04|         2|        1|    4096|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24  |     -|  0.16|   262149|  2.621e+06|         -|   262149|       -|        no|         -|        -|   331 (~0%)|   449 (~0%)|    -|
    |   o VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24                  |     -|  7.30|   262147|  2.621e+06|         5|        1|  262144|       yes|         -|        -|           -|           -|    -|
    |  + compute_Pipeline_VITIS_LOOP_292_25                                      |     -|  5.28|       65|    650.000|         -|       65|       -|        no|         -|        -|     8 (~0%)|    50 (~0%)|    -|
    |   o VITIS_LOOP_292_25                                                      |     -|  7.30|       63|    630.000|         1|        1|      63|       yes|         -|        -|           -|           -|    -|
    | + send_data_burst                                                          |     -|  3.91|    16387|  1.639e+05|         -|    16387|       -|        no|         -|        -|   175 (~0%)|  2257 (~0%)|    -|
    |  o VITIS_LOOP_83_1                                                         |     -|  7.30|    16385|  1.638e+05|         3|        1|   16384|       yes|         -|        -|           -|           -|    -|
    +----------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+----------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 1        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register     | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | start_time_1 | 0x10   | 32    | R      | Data signal of start_time        |                                                                      |
| s_axi_control | start_time_2 | 0x14   | 32    | R      | Data signal of start_time        |                                                                      |
| s_axi_control | end_time_1   | 0x28   | 32    | R      | Data signal of end_time          |                                                                      |
| s_axi_control | end_time_2   | 0x2c   | 32    | R      | Data signal of end_time          |                                                                      |
+---------------+--------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| data_in_address0  | 14       |
| data_in_q0        | 64       |
| data_out_address0 | 14       |
| data_out_d0       | 64       |
+-------------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| counter   | ap_none | 64       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------+
| Argument   | Direction | Datatype     |
+------------+-----------+--------------+
| data_in    | in        | ap_uint<64>* |
| data_out   | out       | ap_uint<64>* |
| counter    | in        | pointer      |
| start_time | out       | ap_uint<64>* |
| end_time   | out       | ap_uint<64>* |
+------------+-----------+--------------+

* SW-to-HW Mapping
+------------+-------------------+----------+----------+----------------------------------------+
| Argument   | HW Interface      | HW Type  | HW Usage | HW Info                                |
+------------+-------------------+----------+----------+----------------------------------------+
| data_in    | data_in_address0  | port     | offset   |                                        |
| data_in    | data_in_ce0       | port     |          |                                        |
| data_in    | data_in_q0        | port     |          |                                        |
| data_out   | data_out_address0 | port     | offset   |                                        |
| data_out   | data_out_ce0      | port     |          |                                        |
| data_out   | data_out_we0      | port     |          |                                        |
| data_out   | data_out_d0       | port     |          |                                        |
| counter    | counter           | port     |          |                                        |
| start_time | s_axi_control     | register |          | name=start_time_1 offset=0x10 range=32 |
| start_time | s_axi_control     | register |          | name=start_time_2 offset=0x14 range=32 |
| end_time   | s_axi_control     | register |          | name=end_time_1 offset=0x28 range=32   |
| end_time   | s_axi_control     | register |          | name=end_time_2 offset=0x2c range=32   |
+------------+-------------------+----------+----------+----------------------------------------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------------------------------------------+-----+--------+-------------+-------+--------+---------+
| Name                                                                       | DSP | Pragma | Variable    | Op    | Impl   | Latency |
+----------------------------------------------------------------------------+-----+--------+-------------+-------+--------+---------+
| + corr_accel                                                               | 4   |        |             |       |        |         |
|  + recv_data_burst                                                         | 0   |        |             |       |        |         |
|    add_ln39_fu_1542_p2                                                     | -   |        | add_ln39    | add   | fabric | 0       |
|    addr_fu_1672_p2                                                         | -   |        | addr        | add   | fabric | 0       |
|    add_ln47_fu_1809_p2                                                     | -   |        | add_ln47    | add   | fabric | 0       |
|    add_ln48_fu_1907_p2                                                     | -   |        | add_ln48    | add   | fabric | 0       |
|    add_ln49_fu_2005_p2                                                     | -   |        | add_ln49    | add   | fabric | 0       |
|    j_fu_1575_p2                                                            | -   |        | j           | add   | fabric | 0       |
|    i_fu_1587_p2                                                            | -   |        | i           | add   | fabric | 0       |
|    add_ln67_fu_1599_p2                                                     | -   |        | add_ln67    | add   | fabric | 0       |
|  + compute                                                                 | 4   |        |             |       |        |         |
|   + compute_Pipeline_VITIS_LOOP_134_1                                      | 0   |        |             |       |        |         |
|     add_ln134_fu_108_p2                                                    | -   |        | add_ln134   | add   | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_162_5                                      | 0   |        |             |       |        |         |
|     add_ln162_fu_108_p2                                                    | -   |        | add_ln162   | add   | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19                   | 0   |        |             |       |        |         |
|     add_ln255_fu_140_p2                                                    | -   |        | add_ln255   | add   | fabric | 0       |
|     add_ln255_1_fu_166_p2                                                  | -   |        | add_ln255_1 | add   | fabric | 0       |
|     add_ln256_fu_208_p2                                                    | -   |        | add_ln256   | add   | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3                     | 0   |        |             |       |        |         |
|     add_ln142_fu_187_p2                                                    | -   |        | add_ln142   | add   | fabric | 0       |
|     add_ln142_1_fu_213_p2                                                  | -   |        | add_ln142_1 | add   | fabric | 0       |
|     add_ln143_fu_265_p2                                                    | -   |        | add_ln143   | add   | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_154_4                                      | 0   |        |             |       |        |         |
|     add_ln154_fu_131_p2                                                    | -   |        | add_ln154   | add   | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7                     | 0   |        |             |       |        |         |
|     add_ln170_fu_189_p2                                                    | -   |        | add_ln170   | add   | fabric | 0       |
|     add_ln170_1_fu_215_p2                                                  | -   |        | add_ln170_1 | add   | fabric | 0       |
|     add_ln171_fu_267_p2                                                    | -   |        | add_ln171   | add   | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9                     | 0   |        |             |       |        |         |
|     add_ln182_fu_177_p2                                                    | -   |        | add_ln182   | add   | fabric | 0       |
|     add_ln182_1_fu_203_p2                                                  | -   |        | add_ln182_1 | add   | fabric | 0       |
|     add_ln183_fu_251_p2                                                    | -   |        | add_ln183   | add   | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11                   | 0   |        |             |       |        |         |
|     add_ln193_fu_187_p2                                                    | -   |        | add_ln193   | add   | fabric | 0       |
|     add_ln193_1_fu_213_p2                                                  | -   |        | add_ln193_1 | add   | fabric | 0       |
|     add_ln194_fu_265_p2                                                    | -   |        | add_ln194   | add   | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_204_12                                     | 0   |        |             |       |        |         |
|     add_ln204_fu_131_p2                                                    | -   |        | add_ln204   | add   | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_215_13                                     | 0   |        |             |       |        |         |
|     add_ln215_fu_121_p2                                                    | -   |        | add_ln215   | add   | fabric | 0       |
|     hsqrt_16ns_16_4_no_dsp_1_U76                                           | -   |        | tmp_s       | hsqrt | fabric | 3       |
|   + compute_Pipeline_VITIS_LOOP_227_14                                     | 0   |        |             |       |        |         |
|     add_ln227_fu_136_p2                                                    | -   |        | add_ln227   | add   | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_235_15                                     | 0   |        |             |       |        |         |
|     add_ln235_fu_159_p2                                                    | -   |        | add_ln235   | add   | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_243_16_VITIS_LOOP_244_17                   | 0   |        |             |       |        |         |
|     add_ln243_fu_179_p2                                                    | -   |        | add_ln243   | add   | fabric | 0       |
|     add_ln243_1_fu_205_p2                                                  | -   |        | add_ln243_1 | add   | fabric | 0       |
|     add_ln244_fu_257_p2                                                    | -   |        | add_ln244   | add   | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21                   | 0   |        |             |       |        |         |
|     add_ln265_fu_164_p2                                                    | -   |        | add_ln265   | add   | fabric | 0       |
|     add_ln265_1_fu_190_p2                                                  | -   |        | add_ln265_1 | add   | fabric | 0       |
|     add_ln266_fu_254_p2                                                    | -   |        | add_ln266   | add   | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24 | 0   |        |             |       |        |         |
|     add_ln274_fu_308_p2                                                    | -   |        | add_ln274   | add   | fabric | 0       |
|     add_ln274_1_fu_331_p2                                                  | -   |        | add_ln274_1 | add   | fabric | 0       |
|     add_ln275_fu_393_p2                                                    | -   |        | add_ln275   | add   | fabric | 0       |
|     add_ln276_fu_547_p2                                                    | -   |        | add_ln276   | add   | fabric | 0       |
|     add_ln275_1_fu_553_p2                                                  | -   |        | add_ln275_1 | add   | fabric | 0       |
|   + compute_Pipeline_VITIS_LOOP_292_25                                     | 0   |        |             |       |        |         |
|     add_ln292_fu_110_p2                                                    | -   |        | add_ln292   | add   | fabric | 0       |
|  + send_data_burst                                                         | 0   |        |             |       |        |         |
|    add_ln83_fu_1498_p2                                                     | -   |        | add_ln83    | add   | fabric | 0       |
|    addr_fu_1626_p2                                                         | -   |        | addr        | add   | fabric | 0       |
|    add_ln97_fu_1677_p2                                                     | -   |        | add_ln97    | add   | fabric | 0       |
|    add_ln98_fu_1729_p2                                                     | -   |        | add_ln98    | add   | fabric | 0       |
|    add_ln99_fu_1781_p2                                                     | -   |        | add_ln99    | add   | fabric | 0       |
|    j_1_fu_1529_p2                                                          | -   |        | j_1         | add   | fabric | 0       |
|    i_1_fu_1541_p2                                                          | -   |        | i_1         | add   | fabric | 0       |
|    add_ln108_fu_1553_p2                                                    | -   |        | add_ln108   | add   | fabric | 0       |
+----------------------------------------------------------------------------+-----+--------+-------------+-------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------+------+------+--------+-------------+---------+------+---------+
| Name            | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+-----------------+------+------+--------+-------------+---------+------+---------+
| + corr_accel    | 64   | 0    |        |             |         |      |         |
|   reg_file_U    | 2    | -    | yes    | reg_file    | ram_t2p | bram | 1       |
|   reg_file_1_U  | 2    | -    | yes    | reg_file_1  | ram_t2p | bram | 1       |
|   reg_file_2_U  | 2    | -    | yes    | reg_file_2  | ram_t2p | bram | 1       |
|   reg_file_3_U  | 2    | -    | yes    | reg_file_3  | ram_t2p | bram | 1       |
|   reg_file_4_U  | 2    | -    | yes    | reg_file_4  | ram_t2p | bram | 1       |
|   reg_file_5_U  | 2    | -    | yes    | reg_file_5  | ram_t2p | bram | 1       |
|   reg_file_6_U  | 2    | -    | yes    | reg_file_6  | ram_t2p | bram | 1       |
|   reg_file_7_U  | 2    | -    | yes    | reg_file_7  | ram_t2p | bram | 1       |
|   reg_file_8_U  | 2    | -    | yes    | reg_file_8  | ram_t2p | bram | 1       |
|   reg_file_9_U  | 2    | -    | yes    | reg_file_9  | ram_t2p | bram | 1       |
|   reg_file_10_U | 2    | -    | yes    | reg_file_10 | ram_t2p | bram | 1       |
|   reg_file_11_U | 2    | -    | yes    | reg_file_11 | ram_t2p | bram | 1       |
|   reg_file_12_U | 2    | -    | yes    | reg_file_12 | ram_t2p | bram | 1       |
|   reg_file_13_U | 2    | -    | yes    | reg_file_13 | ram_t2p | bram | 1       |
|   reg_file_14_U | 2    | -    | yes    | reg_file_14 | ram_t2p | bram | 1       |
|   reg_file_15_U | 2    | -    | yes    | reg_file_15 | ram_t2p | bram | 1       |
|   reg_file_16_U | 2    | -    | yes    | reg_file_16 | ram_t2p | bram | 1       |
|   reg_file_17_U | 2    | -    | yes    | reg_file_17 | ram_t2p | bram | 1       |
|   reg_file_18_U | 2    | -    | yes    | reg_file_18 | ram_t2p | bram | 1       |
|   reg_file_19_U | 2    | -    | yes    | reg_file_19 | ram_t2p | bram | 1       |
|   reg_file_20_U | 2    | -    | yes    | reg_file_20 | ram_t2p | bram | 1       |
|   reg_file_21_U | 2    | -    | yes    | reg_file_21 | ram_t2p | bram | 1       |
|   reg_file_22_U | 2    | -    | yes    | reg_file_22 | ram_t2p | bram | 1       |
|   reg_file_23_U | 2    | -    | yes    | reg_file_23 | ram_t2p | bram | 1       |
|   reg_file_24_U | 2    | -    | yes    | reg_file_24 | ram_t2p | bram | 1       |
|   reg_file_25_U | 2    | -    | yes    | reg_file_25 | ram_t2p | bram | 1       |
|   reg_file_26_U | 2    | -    | yes    | reg_file_26 | ram_t2p | bram | 1       |
|   reg_file_27_U | 2    | -    | yes    | reg_file_27 | ram_t2p | bram | 1       |
|   reg_file_28_U | 2    | -    | yes    | reg_file_28 | ram_t2p | bram | 1       |
|   reg_file_29_U | 2    | -    | yes    | reg_file_29 | ram_t2p | bram | 1       |
|   reg_file_30_U | 2    | -    | yes    | reg_file_30 | ram_t2p | bram | 1       |
|   reg_file_31_U | 2    | -    | yes    | reg_file_31 | ram_t2p | bram | 1       |
+-----------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+-------------------------------------+------------------------------------------------------------------------+----------------------------------------------------+
| Type      | Options                             | Location                                                               | Messages                                           |
+-----------+-------------------------------------+------------------------------------------------------------------------+----------------------------------------------------+
| interface | mode=ap_none port=counter register= | correlation-max-sharing/src/correlation.cpp:312 in corr_accel, counter | unexpected pragma argument '=', expects identifier |
| interface | mode=m_axi bundle=reg_file[         | correlation-max-sharing/src/correlation.cpp:313 in corr_accel          | unexpected pragma argument '[', expects identifier |
| interface | mode=m_axi bundle=reg_file[         | correlation-max-sharing/src/correlation.cpp:314 in corr_accel          | unexpected pragma argument '[', expects identifier |
+-----------+-------------------------------------+------------------------------------------------------------------------+----------------------------------------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------------+-----------------------------------------------------------------------------+
| Type            | Options                                      | Location                                                                    |
+-----------------+----------------------------------------------+-----------------------------------------------------------------------------+
| inline          |                                              | correlation-max-sharing/src/correlation.cpp:10 in access                    |
| inline          |                                              | correlation-max-sharing/src/correlation.cpp:15 in cast_half                 |
| inline          |                                              | correlation-max-sharing/src/correlation.cpp:20 in cast_dma_type             |
| inline          | off                                          | correlation-max-sharing/src/correlation.cpp:30 in recv_data_burst           |
| pipeline        |                                              | correlation-max-sharing/src/correlation.cpp:40 in recv_data_burst           |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:41 in recv_data_burst, reg_file |
| dependence      | dependent=false type=intra variable=reg_file | correlation-max-sharing/src/correlation.cpp:42 in recv_data_burst, reg_file |
| inline          | off                                          | correlation-max-sharing/src/correlation.cpp:74 in send_data_burst           |
| pipeline        |                                              | correlation-max-sharing/src/correlation.cpp:84 in send_data_burst           |
| inline          | off                                          | correlation-max-sharing/src/correlation.cpp:121 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:135 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:136 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:137 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:138 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:139 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:144 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:145 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:146 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:147 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:148 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:155 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:156 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:157 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:158 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:159 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:163 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:164 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:165 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:166 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:167 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:172 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:173 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:174 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:175 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:176 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:184 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:185 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:186 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:187 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:188 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:195 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:196 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:197 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:198 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:199 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:205 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:206 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:207 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:208 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:209 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:216 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:217 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:218 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:219 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:220 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:228 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:229 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:230 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:231 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:232 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:236 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:237 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:238 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:239 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:240 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:245 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:246 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:247 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:248 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:249 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:257 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:258 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:259 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:260 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:261 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:267 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:268 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:269 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:270 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:271 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:277 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:278 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:279 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:280 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:281 in compute                  |
| dependence      | dependent=false type=inter variable=reg_file | correlation-max-sharing/src/correlation.cpp:293 in compute, reg_file        |
| allocation      | operation instances=hadd limit=1             | correlation-max-sharing/src/correlation.cpp:294 in compute                  |
| allocation      | operation instances=hmul limit=1             | correlation-max-sharing/src/correlation.cpp:295 in compute                  |
| allocation      | operation instances=hdiv limit=1             | correlation-max-sharing/src/correlation.cpp:296 in compute                  |
| pipeline        | ii=1                                         | correlation-max-sharing/src/correlation.cpp:297 in compute                  |
| interface       | mode=s_axilite port=return                   | correlation-max-sharing/src/correlation.cpp:307 in corr_accel, return       |
| interface       | mode=s_axilite port=start_time               | correlation-max-sharing/src/correlation.cpp:308 in corr_accel, start_time   |
| interface       | mode=ap_none port=start_time register        | correlation-max-sharing/src/correlation.cpp:309 in corr_accel, start_time   |
| interface       | mode=s_axilite port=end_time                 | correlation-max-sharing/src/correlation.cpp:310 in corr_accel, end_time     |
| interface       | mode=ap_none port=end_time register          | correlation-max-sharing/src/correlation.cpp:311 in corr_accel, end_time     |
| bind_storage    | variable=reg_file type=ram_t2p impl=bram     | correlation-max-sharing/src/correlation.cpp:317 in corr_accel, reg_file     |
| array_partition | variable=reg_file dim=1 complete             | correlation-max-sharing/src/correlation.cpp:318 in corr_accel, reg_file     |
| array_partition | variable=reg_file dim=2 type=cyclic factor=2 | correlation-max-sharing/src/correlation.cpp:319 in corr_accel, reg_file     |
| protocol        | mode=fixed                                   | correlation-max-sharing/src/correlation.cpp:322 in corr_accel               |
+-----------------+----------------------------------------------+-----------------------------------------------------------------------------+


