D:/altera/projects/VHDL_study/blocking_assigment_fulladder.vhd {1 {vcom -work work -2008 -explicit -vopt -stats=none D:/altera/projects/VHDL_study/blocking_assigment_fulladder.vhd
Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity comb_fulladder
-- Compiling architecture synth of comb_fulladder

} {} {}} D:/altera/simulations/fulladder/test_fulladder.vhd {1 {vcom -work work -2002 -explicit -vopt -stats=none D:/altera/simulations/fulladder/test_fulladder.vhd
Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity test_comb_fulladder
-- Compiling architecture sim of test_comb_fulladder

} {} {}}
