User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/ReadDynamicEnergy/SRAM/16KB/16KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 16KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read energy ...

=============
CONFIGURATION
=============
Bank Organization: 8 x 1
 - Row Activation   : 1 / 8
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 16 Rows x 256 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 103.303um x 123.684um = 12776.990um^2
 |--- Mat Area      = 12.913um x 123.684um = 1597.124um^2   (72.490%)
 |--- Subarray Area = 6.456um x 60.298um = 389.312um^2   (74.347%)
 - Area Efficiency = 72.490%
Timing:
 -  Read Latency = 435.693ps
 |--- H-Tree Latency = 1.200ps
 |--- Mat Latency    = 434.494ps
    |--- Predecoder Latency = 125.992ps
    |--- Subarray Latency   = 308.501ps
       |--- Row Decoder Latency = 204.305ps
       |--- Bitline Latency     = 68.445ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 31.764ps
       |--- Precharge Latency   = 50.205ps
 - Write Latency = 435.094ps
 |--- H-Tree Latency = 0.600ps
 |--- Mat Latency    = 434.494ps
    |--- Predecoder Latency = 125.992ps
    |--- Subarray Latency   = 308.501ps
       |--- Row Decoder Latency = 204.305ps
       |--- Charge Latency      = 14.345ps
 - Read Bandwidth  = 103.626GB/s
 - Write Bandwidth = 51.864GB/s
Power:
 -  Read Dynamic Energy = 2.382pJ
 |--- H-Tree Dynamic Energy = 1.162pJ
 |--- Mat Dynamic Energy    = 1.220pJ per mat
    |--- Predecoder Dynamic Energy = 0.036pJ
    |--- Subarray Dynamic Energy   = 0.296pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.029pJ
       |--- Mux Decoder Dynamic Energy = 0.068pJ
       |--- Senseamp Dynamic Energy    = 0.012pJ
       |--- Mux Dynamic Energy         = 0.011pJ
       |--- Precharge Dynamic Energy   = 0.103pJ
 - Write Dynamic Energy = 1.664pJ
 |--- H-Tree Dynamic Energy = 1.162pJ
 |--- Mat Dynamic Energy    = 0.502pJ per mat
    |--- Predecoder Dynamic Energy = 0.036pJ
    |--- Subarray Dynamic Energy   = 0.117pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.029pJ
       |--- Mux Decoder Dynamic Energy = 0.068pJ
       |--- Mux Dynamic Energy         = 0.011pJ
 - Leakage Power = 1.780uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 222.464nW per mat

Finished!
