Info (10281): Verilog HDL Declaration information at acl_shift_register.v(23): object "STAGES" differs only in case from object "stages" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/acl_shift_register.v Line: 23
Warning (10273): Verilog HDL warning at lsu_top.v(798): extended using "x" or "z" File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/lsu_top.v Line: 798
Warning (10273): Verilog HDL warning at lsu_top.v(871): extended using "x" or "z" File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/lsu_top.v Line: 871
Info (10281): Verilog HDL Declaration information at lsu_basic_coalescer.v(550): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/lsu_basic_coalescer.v Line: 550
Warning (10268): Verilog HDL information at lsu_streaming.v(159): always construct contains both blocking and non-blocking assignments File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/lsu_streaming.v Line: 159
Warning (10268): Verilog HDL information at lsu_streaming.v(706): always construct contains both blocking and non-blocking assignments File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/lsu_streaming.v Line: 706
Warning (10268): Verilog HDL information at lsu_bursting_load_stores.v(563): always construct contains both blocking and non-blocking assignments File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 563
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(954): object "TIME_OUT" differs only in case from object "time_out" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 954
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(955): object "MAX_THREAD" differs only in case from object "max_thread" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 955
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1689): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1689
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1690): object "TIMEOUT_NOT_ALL_BE" differs only in case from object "timeout_not_all_be" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1690
Warning (10268): Verilog HDL information at lsu_burst_coalesced_pipelined_write.sv(993): always construct contains both blocking and non-blocking assignments File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv Line: 993
Info (10281): Verilog HDL Declaration information at acl_ic_master_endpoint.v(35): object "ID" differs only in case from object "id" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/acl_ic_master_endpoint.v Line: 35
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 49
