read -sv run_verilog_mid/adder_32b_8_93_dfeb1c02aaca0c323835ce27b2ff1645.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_93_dfeb1c02aaca0c323835ce27b2ff1645_yosys.v
