                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   67 |         read_addr <= $urandom_range(0,63); read_enable<=$random; write_enable <=0;
      |                                                       ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:67:79: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   67 |         read_addr <= $urandom_range(0,63); read_enable<=$random; write_enable <=0;
      |                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:20: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                    ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:59: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                                                           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:80: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                                                                                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:102: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                                                                                                      ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/5th-march/EDA-2567/asym_ram_sdp_wide_sync_read/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_wide_sync_read.v:76:139: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   76 |         write_addr <= $urandom_range(0,127); write_enable <=$random; write_data<= $random; read_addr <= $urandom_range(32,63); read_enable<=$random;
      |                                                                                                                                           ^~
%Warning-INITIALDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:88:34: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                          : ... This will be executed as a blocking assignment '='!
   88 |             RAM_PARITY[g_p][h_p] <= INIT_PARITY[f_p];
      |                                  ^~
%Warning-INITIALDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:139:24: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
  139 |         RAM_DATA[g][h] <= INIT[f];
      |                        ^~
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:165:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  165 |       collision_a_address = a_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:166:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  166 |       collision_a_read_flag = 1;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:168:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  168 |       collision_a_read_flag = 0;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:180:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  180 |       collision_b_address = b_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:181:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  181 |       collision_b_write_flag = 1;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:183:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  183 |       collision_b_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:226:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  226 |       collision_a_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:230:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  230 |       collision_a_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  237 |       collision_a_read_flag = 0;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:243:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  243 |       collision_b_write_flag = 0;   
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:247:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  247 |       collision_b_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:254:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                       : ... Suggest using delayed assignment '<='
  254 |       collision_b_read_flag = 0;
      |                             ^
%Error-BLKLOOPINIT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:121:39: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
  121 |               RAM_PARITY[b_addr][k_p] <= WPARITY_B[k_p-(find_b_write_index(ADDR_B)*B_PARITY_WRITE_WIDTH)];
      |                                       ^~
%Error-BLKLOOPINIT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_05_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:179:29: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
  179 |         RAM_DATA[b_addr][k] <= WDATA_B[k-(find_b_write_index(ADDR_B)*B_DATA_WRITE_WIDTH)];
      |                             ^~
%Error: Exiting due to 2 error(s)
ERROR: SGT: Design asym_ram_sdp_wide_sync_read simulation compilation failed!

ERROR: SGT: Design asym_ram_sdp_wide_sync_read simulation failed!

Design asym_ram_sdp_wide_sync_read simulation compilation failed!
Design asym_ram_sdp_wide_sync_read simulation failed!

    while executing
"simulate gate verilator"
    (file "../raptor_tcl.tcl" line 28)
