--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml labkit.twx labkit.ncd -o labkit.twr labkit.pcf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn_down    |    5.559(R)|      SLOW  |   -1.656(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_enter   |    4.380(R)|      SLOW  |   -1.092(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_left    |    5.639(R)|      SLOW  |   -1.620(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_right   |    4.902(R)|      SLOW  |   -1.503(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
btn_up      |    4.784(R)|      SLOW  |   -1.306(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<0>   |    4.566(R)|      SLOW  |   -1.577(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<1>   |    4.981(R)|      SLOW  |   -1.474(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<2>   |    3.648(R)|      SLOW  |   -1.267(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<4>   |    3.214(R)|      SLOW  |   -1.590(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<5>   |    3.222(R)|      SLOW  |   -1.606(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<6>   |    2.273(R)|      SLOW  |   -1.041(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<7>   |    2.842(R)|      SLOW  |   -1.415(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dig<0>      |         5.890(R)|      SLOW  |         3.785(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<1>      |         5.684(R)|      SLOW  |         3.664(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<2>      |         5.730(R)|      SLOW  |         3.689(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<3>      |         5.679(R)|      SLOW  |         3.674(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
hsync       |         6.195(R)|      SLOW  |         4.065(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<0>      |         6.455(R)|      SLOW  |         4.201(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<1>      |         6.069(R)|      SLOW  |         3.947(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<2>      |         6.294(R)|      SLOW  |         4.073(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<3>      |         6.238(R)|      SLOW  |         4.024(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<4>      |         6.444(R)|      SLOW  |         4.182(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<5>      |         6.482(R)|      SLOW  |         4.197(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<6>      |         6.507(R)|      SLOW  |         4.202(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgablue<1>  |         8.518(R)|      SLOW  |         5.072(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgablue<2>  |         8.516(R)|      SLOW  |         5.085(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<0> |         7.091(R)|      SLOW  |         4.440(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<1> |         7.119(R)|      SLOW  |         4.465(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<2> |         6.972(R)|      SLOW  |         4.385(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<0>   |         6.848(R)|      SLOW  |         4.237(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<1>   |         7.182(R)|      SLOW  |         4.495(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<2>   |         7.005(R)|      SLOW  |         4.318(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vsync       |         6.936(R)|      SLOW  |         4.467(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |  232.464|  224.857|  219.756|  219.783|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<0>      |led<0>         |    7.440|
switch<1>      |led<1>         |    7.710|
switch<2>      |led<2>         |    7.361|
switch<3>      |led<3>         |    7.338|
switch<4>      |led<4>         |    7.338|
switch<5>      |led<5>         |    6.940|
switch<6>      |led<6>         |    7.010|
switch<7>      |led<7>         |    7.988|
---------------+---------------+---------+


Analysis completed Tue Nov 28 15:01:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



