Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab6/VHDL/lab06_tb_isim_beh.exe -prj C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab6/VHDL/lab06_tb_beh.prj work.lab06_tb work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab6/VHDL/STCAM_Cell.v" into library work
Analyzing Verilog file "C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab6/VHDL/CAM_Row.v" into library work
Analyzing Verilog file "C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab6/VHDL/CAM_Array.v" into library work
Analyzing Verilog file "C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab6/VHDL/CAM_Wrapper.v" into library work
Analyzing Verilog file "C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab6/VHDL/lab06_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module STCAM_Cell
Compiling module CAM_Row(CAM_WIDTH=8)
Compiling module CAM_Array(CAM_WIDTH=8,CAM_DEPTH=...
Compiling module CAM_Wrapper
Compiling module lab06_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable C:/Users/marco/Dropbox/School/SPRING 2017/161L/New Stuff/Lab6/VHDL/lab06_tb_isim_beh.exe
Fuse Memory Usage: 26596 KB
Fuse CPU Usage: 452 ms
