    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED1
LED1__0__MASK EQU 0x20
LED1__0__PC EQU CYREG_PRT5_PC5
LED1__0__PORT EQU 5
LED1__0__SHIFT EQU 5
LED1__AG EQU CYREG_PRT5_AG
LED1__AMUX EQU CYREG_PRT5_AMUX
LED1__BIE EQU CYREG_PRT5_BIE
LED1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED1__BYP EQU CYREG_PRT5_BYP
LED1__CTL EQU CYREG_PRT5_CTL
LED1__DM0 EQU CYREG_PRT5_DM0
LED1__DM1 EQU CYREG_PRT5_DM1
LED1__DM2 EQU CYREG_PRT5_DM2
LED1__DR EQU CYREG_PRT5_DR
LED1__INP_DIS EQU CYREG_PRT5_INP_DIS
LED1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED1__LCD_EN EQU CYREG_PRT5_LCD_EN
LED1__MASK EQU 0x20
LED1__PORT EQU 5
LED1__PRT EQU CYREG_PRT5_PRT
LED1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED1__PS EQU CYREG_PRT5_PS
LED1__SHIFT EQU 5
LED1__SLW EQU CYREG_PRT5_SLW

; LED2
LED2__0__MASK EQU 0x40
LED2__0__PC EQU CYREG_PRT5_PC6
LED2__0__PORT EQU 5
LED2__0__SHIFT EQU 6
LED2__AG EQU CYREG_PRT5_AG
LED2__AMUX EQU CYREG_PRT5_AMUX
LED2__BIE EQU CYREG_PRT5_BIE
LED2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED2__BYP EQU CYREG_PRT5_BYP
LED2__CTL EQU CYREG_PRT5_CTL
LED2__DM0 EQU CYREG_PRT5_DM0
LED2__DM1 EQU CYREG_PRT5_DM1
LED2__DM2 EQU CYREG_PRT5_DM2
LED2__DR EQU CYREG_PRT5_DR
LED2__INP_DIS EQU CYREG_PRT5_INP_DIS
LED2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED2__LCD_EN EQU CYREG_PRT5_LCD_EN
LED2__MASK EQU 0x40
LED2__PORT EQU 5
LED2__PRT EQU CYREG_PRT5_PRT
LED2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED2__PS EQU CYREG_PRT5_PS
LED2__SHIFT EQU 6
LED2__SLW EQU CYREG_PRT5_SLW

; LED3
LED3__0__MASK EQU 0x80
LED3__0__PC EQU CYREG_PRT5_PC7
LED3__0__PORT EQU 5
LED3__0__SHIFT EQU 7
LED3__AG EQU CYREG_PRT5_AG
LED3__AMUX EQU CYREG_PRT5_AMUX
LED3__BIE EQU CYREG_PRT5_BIE
LED3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED3__BYP EQU CYREG_PRT5_BYP
LED3__CTL EQU CYREG_PRT5_CTL
LED3__DM0 EQU CYREG_PRT5_DM0
LED3__DM1 EQU CYREG_PRT5_DM1
LED3__DM2 EQU CYREG_PRT5_DM2
LED3__DR EQU CYREG_PRT5_DR
LED3__INP_DIS EQU CYREG_PRT5_INP_DIS
LED3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED3__LCD_EN EQU CYREG_PRT5_LCD_EN
LED3__MASK EQU 0x80
LED3__PORT EQU 5
LED3__PRT EQU CYREG_PRT5_PRT
LED3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED3__PS EQU CYREG_PRT5_PS
LED3__SHIFT EQU 7
LED3__SLW EQU CYREG_PRT5_SLW

; LED4
LED4__0__MASK EQU 0x08
LED4__0__PC EQU CYREG_PRT2_PC3
LED4__0__PORT EQU 2
LED4__0__SHIFT EQU 3
LED4__AG EQU CYREG_PRT2_AG
LED4__AMUX EQU CYREG_PRT2_AMUX
LED4__BIE EQU CYREG_PRT2_BIE
LED4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED4__BYP EQU CYREG_PRT2_BYP
LED4__CTL EQU CYREG_PRT2_CTL
LED4__DM0 EQU CYREG_PRT2_DM0
LED4__DM1 EQU CYREG_PRT2_DM1
LED4__DM2 EQU CYREG_PRT2_DM2
LED4__DR EQU CYREG_PRT2_DR
LED4__INP_DIS EQU CYREG_PRT2_INP_DIS
LED4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED4__LCD_EN EQU CYREG_PRT2_LCD_EN
LED4__MASK EQU 0x08
LED4__PORT EQU 2
LED4__PRT EQU CYREG_PRT2_PRT
LED4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED4__PS EQU CYREG_PRT2_PS
LED4__SHIFT EQU 3
LED4__SLW EQU CYREG_PRT2_SLW

; LED5
LED5__0__MASK EQU 0x10
LED5__0__PC EQU CYREG_PRT2_PC4
LED5__0__PORT EQU 2
LED5__0__SHIFT EQU 4
LED5__AG EQU CYREG_PRT2_AG
LED5__AMUX EQU CYREG_PRT2_AMUX
LED5__BIE EQU CYREG_PRT2_BIE
LED5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED5__BYP EQU CYREG_PRT2_BYP
LED5__CTL EQU CYREG_PRT2_CTL
LED5__DM0 EQU CYREG_PRT2_DM0
LED5__DM1 EQU CYREG_PRT2_DM1
LED5__DM2 EQU CYREG_PRT2_DM2
LED5__DR EQU CYREG_PRT2_DR
LED5__INP_DIS EQU CYREG_PRT2_INP_DIS
LED5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED5__LCD_EN EQU CYREG_PRT2_LCD_EN
LED5__MASK EQU 0x10
LED5__PORT EQU 2
LED5__PRT EQU CYREG_PRT2_PRT
LED5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED5__PS EQU CYREG_PRT2_PS
LED5__SHIFT EQU 4
LED5__SLW EQU CYREG_PRT2_SLW

; Rx_1
Rx_1__0__MASK EQU 0x80
Rx_1__0__PC EQU CYREG_PRT4_PC7
Rx_1__0__PORT EQU 4
Rx_1__0__SHIFT EQU 7
Rx_1__AG EQU CYREG_PRT4_AG
Rx_1__AMUX EQU CYREG_PRT4_AMUX
Rx_1__BIE EQU CYREG_PRT4_BIE
Rx_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rx_1__BYP EQU CYREG_PRT4_BYP
Rx_1__CTL EQU CYREG_PRT4_CTL
Rx_1__DM0 EQU CYREG_PRT4_DM0
Rx_1__DM1 EQU CYREG_PRT4_DM1
Rx_1__DM2 EQU CYREG_PRT4_DM2
Rx_1__DR EQU CYREG_PRT4_DR
Rx_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Rx_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Rx_1__MASK EQU 0x80
Rx_1__PORT EQU 4
Rx_1__PRT EQU CYREG_PRT4_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rx_1__PS EQU CYREG_PRT4_PS
Rx_1__SHIFT EQU 7
Rx_1__SLW EQU CYREG_PRT4_SLW

; Rx_2
Rx_2__0__MASK EQU 0x20
Rx_2__0__PC EQU CYREG_PRT1_PC5
Rx_2__0__PORT EQU 1
Rx_2__0__SHIFT EQU 5
Rx_2__AG EQU CYREG_PRT1_AG
Rx_2__AMUX EQU CYREG_PRT1_AMUX
Rx_2__BIE EQU CYREG_PRT1_BIE
Rx_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_2__BYP EQU CYREG_PRT1_BYP
Rx_2__CTL EQU CYREG_PRT1_CTL
Rx_2__DM0 EQU CYREG_PRT1_DM0
Rx_2__DM1 EQU CYREG_PRT1_DM1
Rx_2__DM2 EQU CYREG_PRT1_DM2
Rx_2__DR EQU CYREG_PRT1_DR
Rx_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_2__MASK EQU 0x20
Rx_2__PORT EQU 1
Rx_2__PRT EQU CYREG_PRT1_PRT
Rx_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_2__PS EQU CYREG_PRT1_PS
Rx_2__SHIFT EQU 5
Rx_2__SLW EQU CYREG_PRT1_SLW

; Tx_1
Tx_1__0__MASK EQU 0x01
Tx_1__0__PC EQU CYREG_PRT6_PC0
Tx_1__0__PORT EQU 6
Tx_1__0__SHIFT EQU 0
Tx_1__AG EQU CYREG_PRT6_AG
Tx_1__AMUX EQU CYREG_PRT6_AMUX
Tx_1__BIE EQU CYREG_PRT6_BIE
Tx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_1__BYP EQU CYREG_PRT6_BYP
Tx_1__CTL EQU CYREG_PRT6_CTL
Tx_1__DM0 EQU CYREG_PRT6_DM0
Tx_1__DM1 EQU CYREG_PRT6_DM1
Tx_1__DM2 EQU CYREG_PRT6_DM2
Tx_1__DR EQU CYREG_PRT6_DR
Tx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_1__MASK EQU 0x01
Tx_1__PORT EQU 6
Tx_1__PRT EQU CYREG_PRT6_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_1__PS EQU CYREG_PRT6_PS
Tx_1__SHIFT EQU 0
Tx_1__SLW EQU CYREG_PRT6_SLW

; ePin
ePin__0__MASK EQU 0x80
ePin__0__PC EQU CYREG_PRT12_PC7
ePin__0__PORT EQU 12
ePin__0__SHIFT EQU 7
ePin__AG EQU CYREG_PRT12_AG
ePin__BIE EQU CYREG_PRT12_BIE
ePin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ePin__BYP EQU CYREG_PRT12_BYP
ePin__DM0 EQU CYREG_PRT12_DM0
ePin__DM1 EQU CYREG_PRT12_DM1
ePin__DM2 EQU CYREG_PRT12_DM2
ePin__DR EQU CYREG_PRT12_DR
ePin__INP_DIS EQU CYREG_PRT12_INP_DIS
ePin__MASK EQU 0x80
ePin__PORT EQU 12
ePin__PRT EQU CYREG_PRT12_PRT
ePin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ePin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ePin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ePin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ePin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ePin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ePin__PS EQU CYREG_PRT12_PS
ePin__SHIFT EQU 7
ePin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ePin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ePin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ePin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ePin__SLW EQU CYREG_PRT12_SLW

; pinA
pinA__0__MASK EQU 0x01
pinA__0__PC EQU CYREG_PRT3_PC0
pinA__0__PORT EQU 3
pinA__0__SHIFT EQU 0
pinA__AG EQU CYREG_PRT3_AG
pinA__AMUX EQU CYREG_PRT3_AMUX
pinA__BIE EQU CYREG_PRT3_BIE
pinA__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pinA__BYP EQU CYREG_PRT3_BYP
pinA__CTL EQU CYREG_PRT3_CTL
pinA__DM0 EQU CYREG_PRT3_DM0
pinA__DM1 EQU CYREG_PRT3_DM1
pinA__DM2 EQU CYREG_PRT3_DM2
pinA__DR EQU CYREG_PRT3_DR
pinA__INP_DIS EQU CYREG_PRT3_INP_DIS
pinA__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pinA__LCD_EN EQU CYREG_PRT3_LCD_EN
pinA__MASK EQU 0x01
pinA__PORT EQU 3
pinA__PRT EQU CYREG_PRT3_PRT
pinA__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pinA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pinA__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pinA__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pinA__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pinA__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pinA__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pinA__PS EQU CYREG_PRT3_PS
pinA__SHIFT EQU 0
pinA__SLW EQU CYREG_PRT3_SLW

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

; PWM_2_PWMUDB
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_2_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_2_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1

; PWM_3_PWMUDB
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
PWM_3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_3_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_3_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_3_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
PWM_3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_3_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_3_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_3_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_3_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_3_PWMUDB_genblk8_stsreg__MASK EQU 0x2F
PWM_3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1

; PWM_4_PWMHW
PWM_4_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_4_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_4_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_4_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_4_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_4_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_4_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_4_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_4_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_4_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_4_PWMHW__PM_ACT_MSK EQU 0x01
PWM_4_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_4_PWMHW__PM_STBY_MSK EQU 0x01
PWM_4_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_4_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_4_PWMHW__SR0 EQU CYREG_TMR0_SR0

; PWM_5_PWMHW
PWM_5_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_5_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_5_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_5_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_5_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_5_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_5_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_5_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_5_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_5_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_5_PWMHW__PM_ACT_MSK EQU 0x02
PWM_5_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_5_PWMHW__PM_STBY_MSK EQU 0x02
PWM_5_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_5_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_5_PWMHW__SR0 EQU CYREG_TMR1_SR0

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x02
isr_1__INTC_NUMBER EQU 1
isr_1__INTC_PRIOR_NUM EQU 1
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_3
isr_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_3__INTC_MASK EQU 0x04
isr_3__INTC_NUMBER EQU 2
isr_3__INTC_PRIOR_NUM EQU 2
isr_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_1_BUART
UART_1_BUART_sCR_SyncCtl_CtrlReg__0__MASK EQU 0x01
UART_1_BUART_sCR_SyncCtl_CtrlReg__0__POS EQU 0
UART_1_BUART_sCR_SyncCtl_CtrlReg__1__MASK EQU 0x02
UART_1_BUART_sCR_SyncCtl_CtrlReg__1__POS EQU 1
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK EQU 0x03
UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
UART_1_BUART_sRX_RxSts__0__MASK EQU 0x01
UART_1_BUART_sRX_RxSts__0__POS EQU 0
UART_1_BUART_sRX_RxSts__1__MASK EQU 0x02
UART_1_BUART_sRX_RxSts__1__POS EQU 1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x3B
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_1_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x03
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x08
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x08

; UART_2_BUART
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB01_A0
UART_2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB01_A1
UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB01_D0
UART_2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB01_D1
UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB01_F0
UART_2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB01_F1
UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_2_BUART_sRX_RxSts__3__POS EQU 3
UART_2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_2_BUART_sRX_RxSts__4__POS EQU 4
UART_2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_2_BUART_sRX_RxSts__5__POS EQU 5
UART_2_BUART_sRX_RxSts__MASK EQU 0x38
UART_2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB01_ST

; UART_2_IntClock
UART_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_2_IntClock__INDEX EQU 0x02
UART_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_2_IntClock__PM_ACT_MSK EQU 0x04
UART_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_2_IntClock__PM_STBY_MSK EQU 0x04

; UART_2_RXInternalInterrupt
UART_2_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_2_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_2_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_2_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_2_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_2_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_2_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_2_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; foot12
foot12__0__MASK EQU 0x80
foot12__0__PC EQU CYREG_PRT6_PC7
foot12__0__PORT EQU 6
foot12__0__SHIFT EQU 7
foot12__AG EQU CYREG_PRT6_AG
foot12__AMUX EQU CYREG_PRT6_AMUX
foot12__BIE EQU CYREG_PRT6_BIE
foot12__BIT_MASK EQU CYREG_PRT6_BIT_MASK
foot12__BYP EQU CYREG_PRT6_BYP
foot12__CTL EQU CYREG_PRT6_CTL
foot12__DM0 EQU CYREG_PRT6_DM0
foot12__DM1 EQU CYREG_PRT6_DM1
foot12__DM2 EQU CYREG_PRT6_DM2
foot12__DR EQU CYREG_PRT6_DR
foot12__INP_DIS EQU CYREG_PRT6_INP_DIS
foot12__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
foot12__LCD_EN EQU CYREG_PRT6_LCD_EN
foot12__MASK EQU 0x80
foot12__PORT EQU 6
foot12__PRT EQU CYREG_PRT6_PRT
foot12__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
foot12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
foot12__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
foot12__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
foot12__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
foot12__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
foot12__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
foot12__PS EQU CYREG_PRT6_PS
foot12__SHIFT EQU 7
foot12__SLW EQU CYREG_PRT6_SLW

; foot34
foot34__0__MASK EQU 0x08
foot34__0__PC EQU CYREG_PRT0_PC3
foot34__0__PORT EQU 0
foot34__0__SHIFT EQU 3
foot34__AG EQU CYREG_PRT0_AG
foot34__AMUX EQU CYREG_PRT0_AMUX
foot34__BIE EQU CYREG_PRT0_BIE
foot34__BIT_MASK EQU CYREG_PRT0_BIT_MASK
foot34__BYP EQU CYREG_PRT0_BYP
foot34__CTL EQU CYREG_PRT0_CTL
foot34__DM0 EQU CYREG_PRT0_DM0
foot34__DM1 EQU CYREG_PRT0_DM1
foot34__DM2 EQU CYREG_PRT0_DM2
foot34__DR EQU CYREG_PRT0_DR
foot34__INP_DIS EQU CYREG_PRT0_INP_DIS
foot34__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
foot34__LCD_EN EQU CYREG_PRT0_LCD_EN
foot34__MASK EQU 0x08
foot34__PORT EQU 0
foot34__PRT EQU CYREG_PRT0_PRT
foot34__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
foot34__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
foot34__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
foot34__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
foot34__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
foot34__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
foot34__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
foot34__PS EQU CYREG_PRT0_PS
foot34__SHIFT EQU 3
foot34__SLW EQU CYREG_PRT0_SLW

; foot56
foot56__0__MASK EQU 0x10
foot56__0__PC EQU CYREG_PRT1_PC4
foot56__0__PORT EQU 1
foot56__0__SHIFT EQU 4
foot56__AG EQU CYREG_PRT1_AG
foot56__AMUX EQU CYREG_PRT1_AMUX
foot56__BIE EQU CYREG_PRT1_BIE
foot56__BIT_MASK EQU CYREG_PRT1_BIT_MASK
foot56__BYP EQU CYREG_PRT1_BYP
foot56__CTL EQU CYREG_PRT1_CTL
foot56__DM0 EQU CYREG_PRT1_DM0
foot56__DM1 EQU CYREG_PRT1_DM1
foot56__DM2 EQU CYREG_PRT1_DM2
foot56__DR EQU CYREG_PRT1_DR
foot56__INP_DIS EQU CYREG_PRT1_INP_DIS
foot56__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
foot56__LCD_EN EQU CYREG_PRT1_LCD_EN
foot56__MASK EQU 0x10
foot56__PORT EQU 1
foot56__PRT EQU CYREG_PRT1_PRT
foot56__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
foot56__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
foot56__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
foot56__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
foot56__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
foot56__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
foot56__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
foot56__PS EQU CYREG_PRT1_PS
foot56__SHIFT EQU 4
foot56__SLW EQU CYREG_PRT1_SLW

; foot78
foot78__0__MASK EQU 0x40
foot78__0__PC EQU CYREG_PRT4_PC6
foot78__0__PORT EQU 4
foot78__0__SHIFT EQU 6
foot78__AG EQU CYREG_PRT4_AG
foot78__AMUX EQU CYREG_PRT4_AMUX
foot78__BIE EQU CYREG_PRT4_BIE
foot78__BIT_MASK EQU CYREG_PRT4_BIT_MASK
foot78__BYP EQU CYREG_PRT4_BYP
foot78__CTL EQU CYREG_PRT4_CTL
foot78__DM0 EQU CYREG_PRT4_DM0
foot78__DM1 EQU CYREG_PRT4_DM1
foot78__DM2 EQU CYREG_PRT4_DM2
foot78__DR EQU CYREG_PRT4_DR
foot78__INP_DIS EQU CYREG_PRT4_INP_DIS
foot78__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
foot78__LCD_EN EQU CYREG_PRT4_LCD_EN
foot78__MASK EQU 0x40
foot78__PORT EQU 4
foot78__PRT EQU CYREG_PRT4_PRT
foot78__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
foot78__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
foot78__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
foot78__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
foot78__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
foot78__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
foot78__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
foot78__PS EQU CYREG_PRT4_PS
foot78__SHIFT EQU 6
foot78__SLW EQU CYREG_PRT4_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x04
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x10
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x10

; Clock_5
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x05
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x20
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x20

; Timer_2_TimerHW
Timer_2_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Timer_2_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Timer_2_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Timer_2_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Timer_2_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Timer_2_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Timer_2_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Timer_2_TimerHW__PER0 EQU CYREG_TMR2_PER0
Timer_2_TimerHW__PER1 EQU CYREG_TMR2_PER1
Timer_2_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_2_TimerHW__PM_ACT_MSK EQU 0x04
Timer_2_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_2_TimerHW__PM_STBY_MSK EQU 0x04
Timer_2_TimerHW__RT0 EQU CYREG_TMR2_RT0
Timer_2_TimerHW__RT1 EQU CYREG_TMR2_RT1
Timer_2_TimerHW__SR0 EQU CYREG_TMR2_SR0

; Timer_3_TimerHW
Timer_3_TimerHW__CAP0 EQU CYREG_TMR3_CAP0
Timer_3_TimerHW__CAP1 EQU CYREG_TMR3_CAP1
Timer_3_TimerHW__CFG0 EQU CYREG_TMR3_CFG0
Timer_3_TimerHW__CFG1 EQU CYREG_TMR3_CFG1
Timer_3_TimerHW__CFG2 EQU CYREG_TMR3_CFG2
Timer_3_TimerHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
Timer_3_TimerHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
Timer_3_TimerHW__PER0 EQU CYREG_TMR3_PER0
Timer_3_TimerHW__PER1 EQU CYREG_TMR3_PER1
Timer_3_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_3_TimerHW__PM_ACT_MSK EQU 0x08
Timer_3_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_3_TimerHW__PM_STBY_MSK EQU 0x08
Timer_3_TimerHW__RT0 EQU CYREG_TMR3_RT0
Timer_3_TimerHW__RT1 EQU CYREG_TMR3_RT1
Timer_3_TimerHW__SR0 EQU CYREG_TMR3_SR0

; Enable_1
Enable_1__0__MASK EQU 0x20
Enable_1__0__PC EQU CYREG_PRT2_PC5
Enable_1__0__PORT EQU 2
Enable_1__0__SHIFT EQU 5
Enable_1__AG EQU CYREG_PRT2_AG
Enable_1__AMUX EQU CYREG_PRT2_AMUX
Enable_1__BIE EQU CYREG_PRT2_BIE
Enable_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Enable_1__BYP EQU CYREG_PRT2_BYP
Enable_1__CTL EQU CYREG_PRT2_CTL
Enable_1__DM0 EQU CYREG_PRT2_DM0
Enable_1__DM1 EQU CYREG_PRT2_DM1
Enable_1__DM2 EQU CYREG_PRT2_DM2
Enable_1__DR EQU CYREG_PRT2_DR
Enable_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Enable_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Enable_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Enable_1__MASK EQU 0x20
Enable_1__PORT EQU 2
Enable_1__PRT EQU CYREG_PRT2_PRT
Enable_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Enable_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Enable_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Enable_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Enable_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Enable_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Enable_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Enable_1__PS EQU CYREG_PRT2_PS
Enable_1__SHIFT EQU 5
Enable_1__SLW EQU CYREG_PRT2_SLW

; Enable_2
Enable_2__0__MASK EQU 0x20
Enable_2__0__PC EQU CYREG_PRT12_PC5
Enable_2__0__PORT EQU 12
Enable_2__0__SHIFT EQU 5
Enable_2__AG EQU CYREG_PRT12_AG
Enable_2__BIE EQU CYREG_PRT12_BIE
Enable_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Enable_2__BYP EQU CYREG_PRT12_BYP
Enable_2__DM0 EQU CYREG_PRT12_DM0
Enable_2__DM1 EQU CYREG_PRT12_DM1
Enable_2__DM2 EQU CYREG_PRT12_DM2
Enable_2__DR EQU CYREG_PRT12_DR
Enable_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Enable_2__MASK EQU 0x20
Enable_2__PORT EQU 12
Enable_2__PRT EQU CYREG_PRT12_PRT
Enable_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Enable_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Enable_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Enable_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Enable_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Enable_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Enable_2__PS EQU CYREG_PRT12_PS
Enable_2__SHIFT EQU 5
Enable_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Enable_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Enable_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Enable_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Enable_2__SLW EQU CYREG_PRT12_SLW

; Enable_3
Enable_3__0__MASK EQU 0x08
Enable_3__0__PC EQU CYREG_IO_PC_PRT15_PC3
Enable_3__0__PORT EQU 15
Enable_3__0__SHIFT EQU 3
Enable_3__AG EQU CYREG_PRT15_AG
Enable_3__AMUX EQU CYREG_PRT15_AMUX
Enable_3__BIE EQU CYREG_PRT15_BIE
Enable_3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Enable_3__BYP EQU CYREG_PRT15_BYP
Enable_3__CTL EQU CYREG_PRT15_CTL
Enable_3__DM0 EQU CYREG_PRT15_DM0
Enable_3__DM1 EQU CYREG_PRT15_DM1
Enable_3__DM2 EQU CYREG_PRT15_DM2
Enable_3__DR EQU CYREG_PRT15_DR
Enable_3__INP_DIS EQU CYREG_PRT15_INP_DIS
Enable_3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Enable_3__LCD_EN EQU CYREG_PRT15_LCD_EN
Enable_3__MASK EQU 0x08
Enable_3__PORT EQU 15
Enable_3__PRT EQU CYREG_PRT15_PRT
Enable_3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Enable_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Enable_3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Enable_3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Enable_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Enable_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Enable_3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Enable_3__PS EQU CYREG_PRT15_PS
Enable_3__SHIFT EQU 3
Enable_3__SLW EQU CYREG_PRT15_SLW

; Enable_4
Enable_4__0__MASK EQU 0x02
Enable_4__0__PC EQU CYREG_PRT4_PC1
Enable_4__0__PORT EQU 4
Enable_4__0__SHIFT EQU 1
Enable_4__AG EQU CYREG_PRT4_AG
Enable_4__AMUX EQU CYREG_PRT4_AMUX
Enable_4__BIE EQU CYREG_PRT4_BIE
Enable_4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Enable_4__BYP EQU CYREG_PRT4_BYP
Enable_4__CTL EQU CYREG_PRT4_CTL
Enable_4__DM0 EQU CYREG_PRT4_DM0
Enable_4__DM1 EQU CYREG_PRT4_DM1
Enable_4__DM2 EQU CYREG_PRT4_DM2
Enable_4__DR EQU CYREG_PRT4_DR
Enable_4__INP_DIS EQU CYREG_PRT4_INP_DIS
Enable_4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Enable_4__LCD_EN EQU CYREG_PRT4_LCD_EN
Enable_4__MASK EQU 0x02
Enable_4__PORT EQU 4
Enable_4__PRT EQU CYREG_PRT4_PRT
Enable_4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Enable_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Enable_4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Enable_4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Enable_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Enable_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Enable_4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Enable_4__PS EQU CYREG_PRT4_PS
Enable_4__SHIFT EQU 1
Enable_4__SLW EQU CYREG_PRT4_SLW

; Enable_5
Enable_5__0__MASK EQU 0x01
Enable_5__0__PC EQU CYREG_PRT5_PC0
Enable_5__0__PORT EQU 5
Enable_5__0__SHIFT EQU 0
Enable_5__AG EQU CYREG_PRT5_AG
Enable_5__AMUX EQU CYREG_PRT5_AMUX
Enable_5__BIE EQU CYREG_PRT5_BIE
Enable_5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Enable_5__BYP EQU CYREG_PRT5_BYP
Enable_5__CTL EQU CYREG_PRT5_CTL
Enable_5__DM0 EQU CYREG_PRT5_DM0
Enable_5__DM1 EQU CYREG_PRT5_DM1
Enable_5__DM2 EQU CYREG_PRT5_DM2
Enable_5__DR EQU CYREG_PRT5_DR
Enable_5__INP_DIS EQU CYREG_PRT5_INP_DIS
Enable_5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Enable_5__LCD_EN EQU CYREG_PRT5_LCD_EN
Enable_5__MASK EQU 0x01
Enable_5__PORT EQU 5
Enable_5__PRT EQU CYREG_PRT5_PRT
Enable_5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Enable_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Enable_5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Enable_5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Enable_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Enable_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Enable_5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Enable_5__PS EQU CYREG_PRT5_PS
Enable_5__SHIFT EQU 0
Enable_5__SLW EQU CYREG_PRT5_SLW

; Enable_6
Enable_6__0__MASK EQU 0x40
Enable_6__0__PC EQU CYREG_PRT1_PC6
Enable_6__0__PORT EQU 1
Enable_6__0__SHIFT EQU 6
Enable_6__AG EQU CYREG_PRT1_AG
Enable_6__AMUX EQU CYREG_PRT1_AMUX
Enable_6__BIE EQU CYREG_PRT1_BIE
Enable_6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Enable_6__BYP EQU CYREG_PRT1_BYP
Enable_6__CTL EQU CYREG_PRT1_CTL
Enable_6__DM0 EQU CYREG_PRT1_DM0
Enable_6__DM1 EQU CYREG_PRT1_DM1
Enable_6__DM2 EQU CYREG_PRT1_DM2
Enable_6__DR EQU CYREG_PRT1_DR
Enable_6__INP_DIS EQU CYREG_PRT1_INP_DIS
Enable_6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Enable_6__LCD_EN EQU CYREG_PRT1_LCD_EN
Enable_6__MASK EQU 0x40
Enable_6__PORT EQU 1
Enable_6__PRT EQU CYREG_PRT1_PRT
Enable_6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Enable_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Enable_6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Enable_6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Enable_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Enable_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Enable_6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Enable_6__PS EQU CYREG_PRT1_PS
Enable_6__SHIFT EQU 6
Enable_6__SLW EQU CYREG_PRT1_SLW

; Enable_7
Enable_7__0__MASK EQU 0x10
Enable_7__0__PC EQU CYREG_PRT0_PC4
Enable_7__0__PORT EQU 0
Enable_7__0__SHIFT EQU 4
Enable_7__AG EQU CYREG_PRT0_AG
Enable_7__AMUX EQU CYREG_PRT0_AMUX
Enable_7__BIE EQU CYREG_PRT0_BIE
Enable_7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Enable_7__BYP EQU CYREG_PRT0_BYP
Enable_7__CTL EQU CYREG_PRT0_CTL
Enable_7__DM0 EQU CYREG_PRT0_DM0
Enable_7__DM1 EQU CYREG_PRT0_DM1
Enable_7__DM2 EQU CYREG_PRT0_DM2
Enable_7__DR EQU CYREG_PRT0_DR
Enable_7__INP_DIS EQU CYREG_PRT0_INP_DIS
Enable_7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Enable_7__LCD_EN EQU CYREG_PRT0_LCD_EN
Enable_7__MASK EQU 0x10
Enable_7__PORT EQU 0
Enable_7__PRT EQU CYREG_PRT0_PRT
Enable_7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Enable_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Enable_7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Enable_7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Enable_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Enable_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Enable_7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Enable_7__PS EQU CYREG_PRT0_PS
Enable_7__SHIFT EQU 4
Enable_7__SLW EQU CYREG_PRT0_SLW

; Enable_8
Enable_8__0__MASK EQU 0x04
Enable_8__0__PC EQU CYREG_PRT4_PC2
Enable_8__0__PORT EQU 4
Enable_8__0__SHIFT EQU 2
Enable_8__AG EQU CYREG_PRT4_AG
Enable_8__AMUX EQU CYREG_PRT4_AMUX
Enable_8__BIE EQU CYREG_PRT4_BIE
Enable_8__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Enable_8__BYP EQU CYREG_PRT4_BYP
Enable_8__CTL EQU CYREG_PRT4_CTL
Enable_8__DM0 EQU CYREG_PRT4_DM0
Enable_8__DM1 EQU CYREG_PRT4_DM1
Enable_8__DM2 EQU CYREG_PRT4_DM2
Enable_8__DR EQU CYREG_PRT4_DR
Enable_8__INP_DIS EQU CYREG_PRT4_INP_DIS
Enable_8__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Enable_8__LCD_EN EQU CYREG_PRT4_LCD_EN
Enable_8__MASK EQU 0x04
Enable_8__PORT EQU 4
Enable_8__PRT EQU CYREG_PRT4_PRT
Enable_8__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Enable_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Enable_8__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Enable_8__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Enable_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Enable_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Enable_8__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Enable_8__PS EQU CYREG_PRT4_PS
Enable_8__SHIFT EQU 2
Enable_8__SLW EQU CYREG_PRT4_SLW

; startPin
startPin__0__MASK EQU 0x10
startPin__0__PC EQU CYREG_PRT5_PC4
startPin__0__PORT EQU 5
startPin__0__SHIFT EQU 4
startPin__AG EQU CYREG_PRT5_AG
startPin__AMUX EQU CYREG_PRT5_AMUX
startPin__BIE EQU CYREG_PRT5_BIE
startPin__BIT_MASK EQU CYREG_PRT5_BIT_MASK
startPin__BYP EQU CYREG_PRT5_BYP
startPin__CTL EQU CYREG_PRT5_CTL
startPin__DM0 EQU CYREG_PRT5_DM0
startPin__DM1 EQU CYREG_PRT5_DM1
startPin__DM2 EQU CYREG_PRT5_DM2
startPin__DR EQU CYREG_PRT5_DR
startPin__INP_DIS EQU CYREG_PRT5_INP_DIS
startPin__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
startPin__LCD_EN EQU CYREG_PRT5_LCD_EN
startPin__MASK EQU 0x10
startPin__PORT EQU 5
startPin__PRT EQU CYREG_PRT5_PRT
startPin__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
startPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
startPin__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
startPin__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
startPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
startPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
startPin__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
startPin__PS EQU CYREG_PRT5_PS
startPin__SHIFT EQU 4
startPin__SLW EQU CYREG_PRT5_SLW

; Counter_1_CounterUDB
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Counter_1_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_1_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
Counter_1_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_1_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST

; Counter_2_CounterUDB
Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Counter_2_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Counter_2_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Counter_2_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Counter_2_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Counter_2_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Counter_2_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Counter_2_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Counter_2_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Counter_2_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Counter_2_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Counter_2_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Counter_2_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Counter_2_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Counter_2_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Counter_2_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Counter_2_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Counter_2_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Counter_2_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Counter_2_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Counter_2_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Counter_2_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Counter_2_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Counter_2_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Counter_2_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST

; Counter_3_CounterUDB
Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Counter_3_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Counter_3_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Counter_3_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Counter_3_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Counter_3_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Counter_3_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Counter_3_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Counter_3_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Counter_3_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Counter_3_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Counter_3_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Counter_3_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Counter_3_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Counter_3_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Counter_3_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Counter_3_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Counter_3_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_3_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Counter_3_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Counter_3_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST

; Counter_4_CounterUDB
Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Counter_4_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Counter_4_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Counter_4_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Counter_4_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Counter_4_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Counter_4_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Counter_4_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Counter_4_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Counter_4_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Counter_4_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Counter_4_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Counter_4_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Counter_4_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Counter_4_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Counter_4_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Counter_4_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Counter_4_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Counter_4_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Counter_4_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Counter_4_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Counter_4_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_4_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST

; Counter_5_CounterUDB
Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Counter_5_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Counter_5_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Counter_5_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Counter_5_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Counter_5_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Counter_5_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Counter_5_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Counter_5_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Counter_5_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Counter_5_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Counter_5_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Counter_5_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Counter_5_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Counter_5_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Counter_5_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Counter_5_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Counter_5_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Counter_5_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Counter_5_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Counter_5_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Counter_5_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Counter_5_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Counter_5_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Counter_5_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST

; Counter_6_CounterUDB
Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Counter_6_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Counter_6_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
Counter_6_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
Counter_6_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Counter_6_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
Counter_6_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
Counter_6_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Counter_6_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Counter_6_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
Counter_6_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
Counter_6_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Counter_6_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
Counter_6_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
Counter_6_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Counter_6_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
Counter_6_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
Counter_6_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Counter_6_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Counter_6_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
Counter_6_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
Counter_6_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Counter_6_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST

; Counter_7_CounterUDB
Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Counter_7_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Counter_7_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Counter_7_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Counter_7_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Counter_7_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Counter_7_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Counter_7_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Counter_7_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Counter_7_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Counter_7_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Counter_7_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_7_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Counter_7_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Counter_7_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Counter_7_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Counter_7_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Counter_7_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Counter_7_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Counter_7_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Counter_7_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Counter_7_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Counter_7_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Counter_7_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Counter_7_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST

; Counter_8_CounterUDB
Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Counter_8_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Counter_8_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Counter_8_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Counter_8_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Counter_8_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Counter_8_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Counter_8_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Counter_8_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Counter_8_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Counter_8_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Counter_8_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Counter_8_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Counter_8_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Counter_8_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Counter_8_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Counter_8_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Counter_8_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Counter_8_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Counter_8_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Counter_8_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Counter_8_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Counter_8_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK EQU 0x08
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__3__POS EQU 3
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x6F
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST

; MotorPWM_1
MotorPWM_1__0__MASK EQU 0x40
MotorPWM_1__0__PC EQU CYREG_PRT2_PC6
MotorPWM_1__0__PORT EQU 2
MotorPWM_1__0__SHIFT EQU 6
MotorPWM_1__AG EQU CYREG_PRT2_AG
MotorPWM_1__AMUX EQU CYREG_PRT2_AMUX
MotorPWM_1__BIE EQU CYREG_PRT2_BIE
MotorPWM_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MotorPWM_1__BYP EQU CYREG_PRT2_BYP
MotorPWM_1__CTL EQU CYREG_PRT2_CTL
MotorPWM_1__DM0 EQU CYREG_PRT2_DM0
MotorPWM_1__DM1 EQU CYREG_PRT2_DM1
MotorPWM_1__DM2 EQU CYREG_PRT2_DM2
MotorPWM_1__DR EQU CYREG_PRT2_DR
MotorPWM_1__INP_DIS EQU CYREG_PRT2_INP_DIS
MotorPWM_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MotorPWM_1__LCD_EN EQU CYREG_PRT2_LCD_EN
MotorPWM_1__MASK EQU 0x40
MotorPWM_1__PORT EQU 2
MotorPWM_1__PRT EQU CYREG_PRT2_PRT
MotorPWM_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MotorPWM_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MotorPWM_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MotorPWM_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MotorPWM_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MotorPWM_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MotorPWM_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MotorPWM_1__PS EQU CYREG_PRT2_PS
MotorPWM_1__SHIFT EQU 6
MotorPWM_1__SLW EQU CYREG_PRT2_SLW

; MotorPWM_2
MotorPWM_2__0__MASK EQU 0x10
MotorPWM_2__0__PC EQU CYREG_PRT6_PC4
MotorPWM_2__0__PORT EQU 6
MotorPWM_2__0__SHIFT EQU 4
MotorPWM_2__AG EQU CYREG_PRT6_AG
MotorPWM_2__AMUX EQU CYREG_PRT6_AMUX
MotorPWM_2__BIE EQU CYREG_PRT6_BIE
MotorPWM_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MotorPWM_2__BYP EQU CYREG_PRT6_BYP
MotorPWM_2__CTL EQU CYREG_PRT6_CTL
MotorPWM_2__DM0 EQU CYREG_PRT6_DM0
MotorPWM_2__DM1 EQU CYREG_PRT6_DM1
MotorPWM_2__DM2 EQU CYREG_PRT6_DM2
MotorPWM_2__DR EQU CYREG_PRT6_DR
MotorPWM_2__INP_DIS EQU CYREG_PRT6_INP_DIS
MotorPWM_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MotorPWM_2__LCD_EN EQU CYREG_PRT6_LCD_EN
MotorPWM_2__MASK EQU 0x10
MotorPWM_2__PORT EQU 6
MotorPWM_2__PRT EQU CYREG_PRT6_PRT
MotorPWM_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MotorPWM_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MotorPWM_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MotorPWM_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MotorPWM_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MotorPWM_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MotorPWM_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MotorPWM_2__PS EQU CYREG_PRT6_PS
MotorPWM_2__SHIFT EQU 4
MotorPWM_2__SLW EQU CYREG_PRT6_SLW

; MotorPWM_3
MotorPWM_3__0__MASK EQU 0x04
MotorPWM_3__0__PC EQU CYREG_PRT12_PC2
MotorPWM_3__0__PORT EQU 12
MotorPWM_3__0__SHIFT EQU 2
MotorPWM_3__AG EQU CYREG_PRT12_AG
MotorPWM_3__BIE EQU CYREG_PRT12_BIE
MotorPWM_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MotorPWM_3__BYP EQU CYREG_PRT12_BYP
MotorPWM_3__DM0 EQU CYREG_PRT12_DM0
MotorPWM_3__DM1 EQU CYREG_PRT12_DM1
MotorPWM_3__DM2 EQU CYREG_PRT12_DM2
MotorPWM_3__DR EQU CYREG_PRT12_DR
MotorPWM_3__INP_DIS EQU CYREG_PRT12_INP_DIS
MotorPWM_3__MASK EQU 0x04
MotorPWM_3__PORT EQU 12
MotorPWM_3__PRT EQU CYREG_PRT12_PRT
MotorPWM_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MotorPWM_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MotorPWM_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MotorPWM_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MotorPWM_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MotorPWM_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MotorPWM_3__PS EQU CYREG_PRT12_PS
MotorPWM_3__SHIFT EQU 2
MotorPWM_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MotorPWM_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MotorPWM_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MotorPWM_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MotorPWM_3__SLW EQU CYREG_PRT12_SLW

; MotorPWM_4
MotorPWM_4__0__MASK EQU 0x01
MotorPWM_4__0__PC EQU CYREG_PRT0_PC0
MotorPWM_4__0__PORT EQU 0
MotorPWM_4__0__SHIFT EQU 0
MotorPWM_4__AG EQU CYREG_PRT0_AG
MotorPWM_4__AMUX EQU CYREG_PRT0_AMUX
MotorPWM_4__BIE EQU CYREG_PRT0_BIE
MotorPWM_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MotorPWM_4__BYP EQU CYREG_PRT0_BYP
MotorPWM_4__CTL EQU CYREG_PRT0_CTL
MotorPWM_4__DM0 EQU CYREG_PRT0_DM0
MotorPWM_4__DM1 EQU CYREG_PRT0_DM1
MotorPWM_4__DM2 EQU CYREG_PRT0_DM2
MotorPWM_4__DR EQU CYREG_PRT0_DR
MotorPWM_4__INP_DIS EQU CYREG_PRT0_INP_DIS
MotorPWM_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MotorPWM_4__LCD_EN EQU CYREG_PRT0_LCD_EN
MotorPWM_4__MASK EQU 0x01
MotorPWM_4__PORT EQU 0
MotorPWM_4__PRT EQU CYREG_PRT0_PRT
MotorPWM_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MotorPWM_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MotorPWM_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MotorPWM_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MotorPWM_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MotorPWM_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MotorPWM_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MotorPWM_4__PS EQU CYREG_PRT0_PS
MotorPWM_4__SHIFT EQU 0
MotorPWM_4__SLW EQU CYREG_PRT0_SLW

; MotorPWM_5
MotorPWM_5__0__MASK EQU 0x02
MotorPWM_5__0__PC EQU CYREG_PRT5_PC1
MotorPWM_5__0__PORT EQU 5
MotorPWM_5__0__SHIFT EQU 1
MotorPWM_5__AG EQU CYREG_PRT5_AG
MotorPWM_5__AMUX EQU CYREG_PRT5_AMUX
MotorPWM_5__BIE EQU CYREG_PRT5_BIE
MotorPWM_5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MotorPWM_5__BYP EQU CYREG_PRT5_BYP
MotorPWM_5__CTL EQU CYREG_PRT5_CTL
MotorPWM_5__DM0 EQU CYREG_PRT5_DM0
MotorPWM_5__DM1 EQU CYREG_PRT5_DM1
MotorPWM_5__DM2 EQU CYREG_PRT5_DM2
MotorPWM_5__DR EQU CYREG_PRT5_DR
MotorPWM_5__INP_DIS EQU CYREG_PRT5_INP_DIS
MotorPWM_5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MotorPWM_5__LCD_EN EQU CYREG_PRT5_LCD_EN
MotorPWM_5__MASK EQU 0x02
MotorPWM_5__PORT EQU 5
MotorPWM_5__PRT EQU CYREG_PRT5_PRT
MotorPWM_5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MotorPWM_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MotorPWM_5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MotorPWM_5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MotorPWM_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MotorPWM_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MotorPWM_5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MotorPWM_5__PS EQU CYREG_PRT5_PS
MotorPWM_5__SHIFT EQU 1
MotorPWM_5__SLW EQU CYREG_PRT5_SLW

; MotorPWM_6
MotorPWM_6__0__MASK EQU 0x40
MotorPWM_6__0__PC EQU CYREG_PRT12_PC6
MotorPWM_6__0__PORT EQU 12
MotorPWM_6__0__SHIFT EQU 6
MotorPWM_6__AG EQU CYREG_PRT12_AG
MotorPWM_6__BIE EQU CYREG_PRT12_BIE
MotorPWM_6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MotorPWM_6__BYP EQU CYREG_PRT12_BYP
MotorPWM_6__DM0 EQU CYREG_PRT12_DM0
MotorPWM_6__DM1 EQU CYREG_PRT12_DM1
MotorPWM_6__DM2 EQU CYREG_PRT12_DM2
MotorPWM_6__DR EQU CYREG_PRT12_DR
MotorPWM_6__INP_DIS EQU CYREG_PRT12_INP_DIS
MotorPWM_6__MASK EQU 0x40
MotorPWM_6__PORT EQU 12
MotorPWM_6__PRT EQU CYREG_PRT12_PRT
MotorPWM_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MotorPWM_6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MotorPWM_6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MotorPWM_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MotorPWM_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MotorPWM_6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MotorPWM_6__PS EQU CYREG_PRT12_PS
MotorPWM_6__SHIFT EQU 6
MotorPWM_6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MotorPWM_6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MotorPWM_6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MotorPWM_6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MotorPWM_6__SLW EQU CYREG_PRT12_SLW

; MotorPWM_7
MotorPWM_7__0__MASK EQU 0x20
MotorPWM_7__0__PC EQU CYREG_PRT0_PC5
MotorPWM_7__0__PORT EQU 0
MotorPWM_7__0__SHIFT EQU 5
MotorPWM_7__AG EQU CYREG_PRT0_AG
MotorPWM_7__AMUX EQU CYREG_PRT0_AMUX
MotorPWM_7__BIE EQU CYREG_PRT0_BIE
MotorPWM_7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MotorPWM_7__BYP EQU CYREG_PRT0_BYP
MotorPWM_7__CTL EQU CYREG_PRT0_CTL
MotorPWM_7__DM0 EQU CYREG_PRT0_DM0
MotorPWM_7__DM1 EQU CYREG_PRT0_DM1
MotorPWM_7__DM2 EQU CYREG_PRT0_DM2
MotorPWM_7__DR EQU CYREG_PRT0_DR
MotorPWM_7__INP_DIS EQU CYREG_PRT0_INP_DIS
MotorPWM_7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MotorPWM_7__LCD_EN EQU CYREG_PRT0_LCD_EN
MotorPWM_7__MASK EQU 0x20
MotorPWM_7__PORT EQU 0
MotorPWM_7__PRT EQU CYREG_PRT0_PRT
MotorPWM_7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MotorPWM_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MotorPWM_7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MotorPWM_7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MotorPWM_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MotorPWM_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MotorPWM_7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MotorPWM_7__PS EQU CYREG_PRT0_PS
MotorPWM_7__SHIFT EQU 5
MotorPWM_7__SLW EQU CYREG_PRT0_SLW

; MotorPWM_8
MotorPWM_8__0__MASK EQU 0x08
MotorPWM_8__0__PC EQU CYREG_PRT4_PC3
MotorPWM_8__0__PORT EQU 4
MotorPWM_8__0__SHIFT EQU 3
MotorPWM_8__AG EQU CYREG_PRT4_AG
MotorPWM_8__AMUX EQU CYREG_PRT4_AMUX
MotorPWM_8__BIE EQU CYREG_PRT4_BIE
MotorPWM_8__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MotorPWM_8__BYP EQU CYREG_PRT4_BYP
MotorPWM_8__CTL EQU CYREG_PRT4_CTL
MotorPWM_8__DM0 EQU CYREG_PRT4_DM0
MotorPWM_8__DM1 EQU CYREG_PRT4_DM1
MotorPWM_8__DM2 EQU CYREG_PRT4_DM2
MotorPWM_8__DR EQU CYREG_PRT4_DR
MotorPWM_8__INP_DIS EQU CYREG_PRT4_INP_DIS
MotorPWM_8__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MotorPWM_8__LCD_EN EQU CYREG_PRT4_LCD_EN
MotorPWM_8__MASK EQU 0x08
MotorPWM_8__PORT EQU 4
MotorPWM_8__PRT EQU CYREG_PRT4_PRT
MotorPWM_8__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MotorPWM_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MotorPWM_8__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MotorPWM_8__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MotorPWM_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MotorPWM_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MotorPWM_8__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MotorPWM_8__PS EQU CYREG_PRT4_PS
MotorPWM_8__SHIFT EQU 3
MotorPWM_8__SLW EQU CYREG_PRT4_SLW

; Encoder_1_A
Encoder_1_A__0__MASK EQU 0x80
Encoder_1_A__0__PC EQU CYREG_PRT2_PC7
Encoder_1_A__0__PORT EQU 2
Encoder_1_A__0__SHIFT EQU 7
Encoder_1_A__AG EQU CYREG_PRT2_AG
Encoder_1_A__AMUX EQU CYREG_PRT2_AMUX
Encoder_1_A__BIE EQU CYREG_PRT2_BIE
Encoder_1_A__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Encoder_1_A__BYP EQU CYREG_PRT2_BYP
Encoder_1_A__CTL EQU CYREG_PRT2_CTL
Encoder_1_A__DM0 EQU CYREG_PRT2_DM0
Encoder_1_A__DM1 EQU CYREG_PRT2_DM1
Encoder_1_A__DM2 EQU CYREG_PRT2_DM2
Encoder_1_A__DR EQU CYREG_PRT2_DR
Encoder_1_A__INP_DIS EQU CYREG_PRT2_INP_DIS
Encoder_1_A__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Encoder_1_A__LCD_EN EQU CYREG_PRT2_LCD_EN
Encoder_1_A__MASK EQU 0x80
Encoder_1_A__PORT EQU 2
Encoder_1_A__PRT EQU CYREG_PRT2_PRT
Encoder_1_A__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Encoder_1_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Encoder_1_A__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Encoder_1_A__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Encoder_1_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Encoder_1_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Encoder_1_A__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Encoder_1_A__PS EQU CYREG_PRT2_PS
Encoder_1_A__SHIFT EQU 7
Encoder_1_A__SLW EQU CYREG_PRT2_SLW

; Encoder_1_B
Encoder_1_B__0__MASK EQU 0x10
Encoder_1_B__0__PC EQU CYREG_PRT12_PC4
Encoder_1_B__0__PORT EQU 12
Encoder_1_B__0__SHIFT EQU 4
Encoder_1_B__AG EQU CYREG_PRT12_AG
Encoder_1_B__BIE EQU CYREG_PRT12_BIE
Encoder_1_B__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Encoder_1_B__BYP EQU CYREG_PRT12_BYP
Encoder_1_B__DM0 EQU CYREG_PRT12_DM0
Encoder_1_B__DM1 EQU CYREG_PRT12_DM1
Encoder_1_B__DM2 EQU CYREG_PRT12_DM2
Encoder_1_B__DR EQU CYREG_PRT12_DR
Encoder_1_B__INP_DIS EQU CYREG_PRT12_INP_DIS
Encoder_1_B__MASK EQU 0x10
Encoder_1_B__PORT EQU 12
Encoder_1_B__PRT EQU CYREG_PRT12_PRT
Encoder_1_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Encoder_1_B__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Encoder_1_B__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Encoder_1_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Encoder_1_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Encoder_1_B__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Encoder_1_B__PS EQU CYREG_PRT12_PS
Encoder_1_B__SHIFT EQU 4
Encoder_1_B__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Encoder_1_B__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Encoder_1_B__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Encoder_1_B__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Encoder_1_B__SLW EQU CYREG_PRT12_SLW

; Encoder_2_A
Encoder_2_A__0__MASK EQU 0x20
Encoder_2_A__0__PC EQU CYREG_PRT6_PC5
Encoder_2_A__0__PORT EQU 6
Encoder_2_A__0__SHIFT EQU 5
Encoder_2_A__AG EQU CYREG_PRT6_AG
Encoder_2_A__AMUX EQU CYREG_PRT6_AMUX
Encoder_2_A__BIE EQU CYREG_PRT6_BIE
Encoder_2_A__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Encoder_2_A__BYP EQU CYREG_PRT6_BYP
Encoder_2_A__CTL EQU CYREG_PRT6_CTL
Encoder_2_A__DM0 EQU CYREG_PRT6_DM0
Encoder_2_A__DM1 EQU CYREG_PRT6_DM1
Encoder_2_A__DM2 EQU CYREG_PRT6_DM2
Encoder_2_A__DR EQU CYREG_PRT6_DR
Encoder_2_A__INP_DIS EQU CYREG_PRT6_INP_DIS
Encoder_2_A__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Encoder_2_A__LCD_EN EQU CYREG_PRT6_LCD_EN
Encoder_2_A__MASK EQU 0x20
Encoder_2_A__PORT EQU 6
Encoder_2_A__PRT EQU CYREG_PRT6_PRT
Encoder_2_A__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Encoder_2_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Encoder_2_A__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Encoder_2_A__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Encoder_2_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Encoder_2_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Encoder_2_A__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Encoder_2_A__PS EQU CYREG_PRT6_PS
Encoder_2_A__SHIFT EQU 5
Encoder_2_A__SLW EQU CYREG_PRT6_SLW

; Encoder_2_B
Encoder_2_B__0__MASK EQU 0x40
Encoder_2_B__0__PC EQU CYREG_PRT6_PC6
Encoder_2_B__0__PORT EQU 6
Encoder_2_B__0__SHIFT EQU 6
Encoder_2_B__AG EQU CYREG_PRT6_AG
Encoder_2_B__AMUX EQU CYREG_PRT6_AMUX
Encoder_2_B__BIE EQU CYREG_PRT6_BIE
Encoder_2_B__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Encoder_2_B__BYP EQU CYREG_PRT6_BYP
Encoder_2_B__CTL EQU CYREG_PRT6_CTL
Encoder_2_B__DM0 EQU CYREG_PRT6_DM0
Encoder_2_B__DM1 EQU CYREG_PRT6_DM1
Encoder_2_B__DM2 EQU CYREG_PRT6_DM2
Encoder_2_B__DR EQU CYREG_PRT6_DR
Encoder_2_B__INP_DIS EQU CYREG_PRT6_INP_DIS
Encoder_2_B__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Encoder_2_B__LCD_EN EQU CYREG_PRT6_LCD_EN
Encoder_2_B__MASK EQU 0x40
Encoder_2_B__PORT EQU 6
Encoder_2_B__PRT EQU CYREG_PRT6_PRT
Encoder_2_B__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Encoder_2_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Encoder_2_B__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Encoder_2_B__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Encoder_2_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Encoder_2_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Encoder_2_B__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Encoder_2_B__PS EQU CYREG_PRT6_PS
Encoder_2_B__SHIFT EQU 6
Encoder_2_B__SLW EQU CYREG_PRT6_SLW

; Encoder_3_A
Encoder_3_A__0__MASK EQU 0x08
Encoder_3_A__0__PC EQU CYREG_PRT12_PC3
Encoder_3_A__0__PORT EQU 12
Encoder_3_A__0__SHIFT EQU 3
Encoder_3_A__AG EQU CYREG_PRT12_AG
Encoder_3_A__BIE EQU CYREG_PRT12_BIE
Encoder_3_A__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Encoder_3_A__BYP EQU CYREG_PRT12_BYP
Encoder_3_A__DM0 EQU CYREG_PRT12_DM0
Encoder_3_A__DM1 EQU CYREG_PRT12_DM1
Encoder_3_A__DM2 EQU CYREG_PRT12_DM2
Encoder_3_A__DR EQU CYREG_PRT12_DR
Encoder_3_A__INP_DIS EQU CYREG_PRT12_INP_DIS
Encoder_3_A__MASK EQU 0x08
Encoder_3_A__PORT EQU 12
Encoder_3_A__PRT EQU CYREG_PRT12_PRT
Encoder_3_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Encoder_3_A__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Encoder_3_A__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Encoder_3_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Encoder_3_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Encoder_3_A__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Encoder_3_A__PS EQU CYREG_PRT12_PS
Encoder_3_A__SHIFT EQU 3
Encoder_3_A__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Encoder_3_A__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Encoder_3_A__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Encoder_3_A__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Encoder_3_A__SLW EQU CYREG_PRT12_SLW

; Encoder_3_B
Encoder_3_B__0__MASK EQU 0x01
Encoder_3_B__0__PC EQU CYREG_PRT4_PC0
Encoder_3_B__0__PORT EQU 4
Encoder_3_B__0__SHIFT EQU 0
Encoder_3_B__AG EQU CYREG_PRT4_AG
Encoder_3_B__AMUX EQU CYREG_PRT4_AMUX
Encoder_3_B__BIE EQU CYREG_PRT4_BIE
Encoder_3_B__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Encoder_3_B__BYP EQU CYREG_PRT4_BYP
Encoder_3_B__CTL EQU CYREG_PRT4_CTL
Encoder_3_B__DM0 EQU CYREG_PRT4_DM0
Encoder_3_B__DM1 EQU CYREG_PRT4_DM1
Encoder_3_B__DM2 EQU CYREG_PRT4_DM2
Encoder_3_B__DR EQU CYREG_PRT4_DR
Encoder_3_B__INP_DIS EQU CYREG_PRT4_INP_DIS
Encoder_3_B__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Encoder_3_B__LCD_EN EQU CYREG_PRT4_LCD_EN
Encoder_3_B__MASK EQU 0x01
Encoder_3_B__PORT EQU 4
Encoder_3_B__PRT EQU CYREG_PRT4_PRT
Encoder_3_B__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Encoder_3_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Encoder_3_B__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Encoder_3_B__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Encoder_3_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Encoder_3_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Encoder_3_B__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Encoder_3_B__PS EQU CYREG_PRT4_PS
Encoder_3_B__SHIFT EQU 0
Encoder_3_B__SLW EQU CYREG_PRT4_SLW

; Encoder_4_A
Encoder_4_A__0__MASK EQU 0x02
Encoder_4_A__0__PC EQU CYREG_PRT0_PC1
Encoder_4_A__0__PORT EQU 0
Encoder_4_A__0__SHIFT EQU 1
Encoder_4_A__AG EQU CYREG_PRT0_AG
Encoder_4_A__AMUX EQU CYREG_PRT0_AMUX
Encoder_4_A__BIE EQU CYREG_PRT0_BIE
Encoder_4_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Encoder_4_A__BYP EQU CYREG_PRT0_BYP
Encoder_4_A__CTL EQU CYREG_PRT0_CTL
Encoder_4_A__DM0 EQU CYREG_PRT0_DM0
Encoder_4_A__DM1 EQU CYREG_PRT0_DM1
Encoder_4_A__DM2 EQU CYREG_PRT0_DM2
Encoder_4_A__DR EQU CYREG_PRT0_DR
Encoder_4_A__INP_DIS EQU CYREG_PRT0_INP_DIS
Encoder_4_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Encoder_4_A__LCD_EN EQU CYREG_PRT0_LCD_EN
Encoder_4_A__MASK EQU 0x02
Encoder_4_A__PORT EQU 0
Encoder_4_A__PRT EQU CYREG_PRT0_PRT
Encoder_4_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Encoder_4_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Encoder_4_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Encoder_4_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Encoder_4_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Encoder_4_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Encoder_4_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Encoder_4_A__PS EQU CYREG_PRT0_PS
Encoder_4_A__SHIFT EQU 1
Encoder_4_A__SLW EQU CYREG_PRT0_SLW

; Encoder_4_B
Encoder_4_B__0__MASK EQU 0x04
Encoder_4_B__0__PC EQU CYREG_PRT0_PC2
Encoder_4_B__0__PORT EQU 0
Encoder_4_B__0__SHIFT EQU 2
Encoder_4_B__AG EQU CYREG_PRT0_AG
Encoder_4_B__AMUX EQU CYREG_PRT0_AMUX
Encoder_4_B__BIE EQU CYREG_PRT0_BIE
Encoder_4_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Encoder_4_B__BYP EQU CYREG_PRT0_BYP
Encoder_4_B__CTL EQU CYREG_PRT0_CTL
Encoder_4_B__DM0 EQU CYREG_PRT0_DM0
Encoder_4_B__DM1 EQU CYREG_PRT0_DM1
Encoder_4_B__DM2 EQU CYREG_PRT0_DM2
Encoder_4_B__DR EQU CYREG_PRT0_DR
Encoder_4_B__INP_DIS EQU CYREG_PRT0_INP_DIS
Encoder_4_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Encoder_4_B__LCD_EN EQU CYREG_PRT0_LCD_EN
Encoder_4_B__MASK EQU 0x04
Encoder_4_B__PORT EQU 0
Encoder_4_B__PRT EQU CYREG_PRT0_PRT
Encoder_4_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Encoder_4_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Encoder_4_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Encoder_4_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Encoder_4_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Encoder_4_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Encoder_4_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Encoder_4_B__PS EQU CYREG_PRT0_PS
Encoder_4_B__SHIFT EQU 2
Encoder_4_B__SLW EQU CYREG_PRT0_SLW

; Encoder_5_A
Encoder_5_A__0__MASK EQU 0x04
Encoder_5_A__0__PC EQU CYREG_PRT5_PC2
Encoder_5_A__0__PORT EQU 5
Encoder_5_A__0__SHIFT EQU 2
Encoder_5_A__AG EQU CYREG_PRT5_AG
Encoder_5_A__AMUX EQU CYREG_PRT5_AMUX
Encoder_5_A__BIE EQU CYREG_PRT5_BIE
Encoder_5_A__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Encoder_5_A__BYP EQU CYREG_PRT5_BYP
Encoder_5_A__CTL EQU CYREG_PRT5_CTL
Encoder_5_A__DM0 EQU CYREG_PRT5_DM0
Encoder_5_A__DM1 EQU CYREG_PRT5_DM1
Encoder_5_A__DM2 EQU CYREG_PRT5_DM2
Encoder_5_A__DR EQU CYREG_PRT5_DR
Encoder_5_A__INP_DIS EQU CYREG_PRT5_INP_DIS
Encoder_5_A__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Encoder_5_A__LCD_EN EQU CYREG_PRT5_LCD_EN
Encoder_5_A__MASK EQU 0x04
Encoder_5_A__PORT EQU 5
Encoder_5_A__PRT EQU CYREG_PRT5_PRT
Encoder_5_A__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Encoder_5_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Encoder_5_A__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Encoder_5_A__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Encoder_5_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Encoder_5_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Encoder_5_A__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Encoder_5_A__PS EQU CYREG_PRT5_PS
Encoder_5_A__SHIFT EQU 2
Encoder_5_A__SLW EQU CYREG_PRT5_SLW

; Encoder_5_B
Encoder_5_B__0__MASK EQU 0x08
Encoder_5_B__0__PC EQU CYREG_PRT5_PC3
Encoder_5_B__0__PORT EQU 5
Encoder_5_B__0__SHIFT EQU 3
Encoder_5_B__AG EQU CYREG_PRT5_AG
Encoder_5_B__AMUX EQU CYREG_PRT5_AMUX
Encoder_5_B__BIE EQU CYREG_PRT5_BIE
Encoder_5_B__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Encoder_5_B__BYP EQU CYREG_PRT5_BYP
Encoder_5_B__CTL EQU CYREG_PRT5_CTL
Encoder_5_B__DM0 EQU CYREG_PRT5_DM0
Encoder_5_B__DM1 EQU CYREG_PRT5_DM1
Encoder_5_B__DM2 EQU CYREG_PRT5_DM2
Encoder_5_B__DR EQU CYREG_PRT5_DR
Encoder_5_B__INP_DIS EQU CYREG_PRT5_INP_DIS
Encoder_5_B__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Encoder_5_B__LCD_EN EQU CYREG_PRT5_LCD_EN
Encoder_5_B__MASK EQU 0x08
Encoder_5_B__PORT EQU 5
Encoder_5_B__PRT EQU CYREG_PRT5_PRT
Encoder_5_B__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Encoder_5_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Encoder_5_B__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Encoder_5_B__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Encoder_5_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Encoder_5_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Encoder_5_B__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Encoder_5_B__PS EQU CYREG_PRT5_PS
Encoder_5_B__SHIFT EQU 3
Encoder_5_B__SLW EQU CYREG_PRT5_SLW

; Encoder_6_A
Encoder_6_A__0__MASK EQU 0x04
Encoder_6_A__0__PC EQU CYREG_PRT1_PC2
Encoder_6_A__0__PORT EQU 1
Encoder_6_A__0__SHIFT EQU 2
Encoder_6_A__AG EQU CYREG_PRT1_AG
Encoder_6_A__AMUX EQU CYREG_PRT1_AMUX
Encoder_6_A__BIE EQU CYREG_PRT1_BIE
Encoder_6_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Encoder_6_A__BYP EQU CYREG_PRT1_BYP
Encoder_6_A__CTL EQU CYREG_PRT1_CTL
Encoder_6_A__DM0 EQU CYREG_PRT1_DM0
Encoder_6_A__DM1 EQU CYREG_PRT1_DM1
Encoder_6_A__DM2 EQU CYREG_PRT1_DM2
Encoder_6_A__DR EQU CYREG_PRT1_DR
Encoder_6_A__INP_DIS EQU CYREG_PRT1_INP_DIS
Encoder_6_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Encoder_6_A__LCD_EN EQU CYREG_PRT1_LCD_EN
Encoder_6_A__MASK EQU 0x04
Encoder_6_A__PORT EQU 1
Encoder_6_A__PRT EQU CYREG_PRT1_PRT
Encoder_6_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Encoder_6_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Encoder_6_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Encoder_6_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Encoder_6_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Encoder_6_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Encoder_6_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Encoder_6_A__PS EQU CYREG_PRT1_PS
Encoder_6_A__SHIFT EQU 2
Encoder_6_A__SLW EQU CYREG_PRT1_SLW

; Encoder_6_B
Encoder_6_B__0__MASK EQU 0x80
Encoder_6_B__0__PC EQU CYREG_PRT1_PC7
Encoder_6_B__0__PORT EQU 1
Encoder_6_B__0__SHIFT EQU 7
Encoder_6_B__AG EQU CYREG_PRT1_AG
Encoder_6_B__AMUX EQU CYREG_PRT1_AMUX
Encoder_6_B__BIE EQU CYREG_PRT1_BIE
Encoder_6_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Encoder_6_B__BYP EQU CYREG_PRT1_BYP
Encoder_6_B__CTL EQU CYREG_PRT1_CTL
Encoder_6_B__DM0 EQU CYREG_PRT1_DM0
Encoder_6_B__DM1 EQU CYREG_PRT1_DM1
Encoder_6_B__DM2 EQU CYREG_PRT1_DM2
Encoder_6_B__DR EQU CYREG_PRT1_DR
Encoder_6_B__INP_DIS EQU CYREG_PRT1_INP_DIS
Encoder_6_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Encoder_6_B__LCD_EN EQU CYREG_PRT1_LCD_EN
Encoder_6_B__MASK EQU 0x80
Encoder_6_B__PORT EQU 1
Encoder_6_B__PRT EQU CYREG_PRT1_PRT
Encoder_6_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Encoder_6_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Encoder_6_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Encoder_6_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Encoder_6_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Encoder_6_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Encoder_6_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Encoder_6_B__PS EQU CYREG_PRT1_PS
Encoder_6_B__SHIFT EQU 7
Encoder_6_B__SLW EQU CYREG_PRT1_SLW

; Encoder_7_A
Encoder_7_A__0__MASK EQU 0x40
Encoder_7_A__0__PC EQU CYREG_PRT0_PC6
Encoder_7_A__0__PORT EQU 0
Encoder_7_A__0__SHIFT EQU 6
Encoder_7_A__AG EQU CYREG_PRT0_AG
Encoder_7_A__AMUX EQU CYREG_PRT0_AMUX
Encoder_7_A__BIE EQU CYREG_PRT0_BIE
Encoder_7_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Encoder_7_A__BYP EQU CYREG_PRT0_BYP
Encoder_7_A__CTL EQU CYREG_PRT0_CTL
Encoder_7_A__DM0 EQU CYREG_PRT0_DM0
Encoder_7_A__DM1 EQU CYREG_PRT0_DM1
Encoder_7_A__DM2 EQU CYREG_PRT0_DM2
Encoder_7_A__DR EQU CYREG_PRT0_DR
Encoder_7_A__INP_DIS EQU CYREG_PRT0_INP_DIS
Encoder_7_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Encoder_7_A__LCD_EN EQU CYREG_PRT0_LCD_EN
Encoder_7_A__MASK EQU 0x40
Encoder_7_A__PORT EQU 0
Encoder_7_A__PRT EQU CYREG_PRT0_PRT
Encoder_7_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Encoder_7_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Encoder_7_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Encoder_7_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Encoder_7_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Encoder_7_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Encoder_7_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Encoder_7_A__PS EQU CYREG_PRT0_PS
Encoder_7_A__SHIFT EQU 6
Encoder_7_A__SLW EQU CYREG_PRT0_SLW

; Encoder_7_B
Encoder_7_B__0__MASK EQU 0x80
Encoder_7_B__0__PC EQU CYREG_PRT0_PC7
Encoder_7_B__0__PORT EQU 0
Encoder_7_B__0__SHIFT EQU 7
Encoder_7_B__AG EQU CYREG_PRT0_AG
Encoder_7_B__AMUX EQU CYREG_PRT0_AMUX
Encoder_7_B__BIE EQU CYREG_PRT0_BIE
Encoder_7_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Encoder_7_B__BYP EQU CYREG_PRT0_BYP
Encoder_7_B__CTL EQU CYREG_PRT0_CTL
Encoder_7_B__DM0 EQU CYREG_PRT0_DM0
Encoder_7_B__DM1 EQU CYREG_PRT0_DM1
Encoder_7_B__DM2 EQU CYREG_PRT0_DM2
Encoder_7_B__DR EQU CYREG_PRT0_DR
Encoder_7_B__INP_DIS EQU CYREG_PRT0_INP_DIS
Encoder_7_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Encoder_7_B__LCD_EN EQU CYREG_PRT0_LCD_EN
Encoder_7_B__MASK EQU 0x80
Encoder_7_B__PORT EQU 0
Encoder_7_B__PRT EQU CYREG_PRT0_PRT
Encoder_7_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Encoder_7_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Encoder_7_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Encoder_7_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Encoder_7_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Encoder_7_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Encoder_7_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Encoder_7_B__PS EQU CYREG_PRT0_PS
Encoder_7_B__SHIFT EQU 7
Encoder_7_B__SLW EQU CYREG_PRT0_SLW

; Encoder_8_A
Encoder_8_A__0__MASK EQU 0x10
Encoder_8_A__0__PC EQU CYREG_PRT4_PC4
Encoder_8_A__0__PORT EQU 4
Encoder_8_A__0__SHIFT EQU 4
Encoder_8_A__AG EQU CYREG_PRT4_AG
Encoder_8_A__AMUX EQU CYREG_PRT4_AMUX
Encoder_8_A__BIE EQU CYREG_PRT4_BIE
Encoder_8_A__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Encoder_8_A__BYP EQU CYREG_PRT4_BYP
Encoder_8_A__CTL EQU CYREG_PRT4_CTL
Encoder_8_A__DM0 EQU CYREG_PRT4_DM0
Encoder_8_A__DM1 EQU CYREG_PRT4_DM1
Encoder_8_A__DM2 EQU CYREG_PRT4_DM2
Encoder_8_A__DR EQU CYREG_PRT4_DR
Encoder_8_A__INP_DIS EQU CYREG_PRT4_INP_DIS
Encoder_8_A__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Encoder_8_A__LCD_EN EQU CYREG_PRT4_LCD_EN
Encoder_8_A__MASK EQU 0x10
Encoder_8_A__PORT EQU 4
Encoder_8_A__PRT EQU CYREG_PRT4_PRT
Encoder_8_A__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Encoder_8_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Encoder_8_A__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Encoder_8_A__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Encoder_8_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Encoder_8_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Encoder_8_A__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Encoder_8_A__PS EQU CYREG_PRT4_PS
Encoder_8_A__SHIFT EQU 4
Encoder_8_A__SLW EQU CYREG_PRT4_SLW

; Encoder_8_B
Encoder_8_B__0__MASK EQU 0x20
Encoder_8_B__0__PC EQU CYREG_PRT4_PC5
Encoder_8_B__0__PORT EQU 4
Encoder_8_B__0__SHIFT EQU 5
Encoder_8_B__AG EQU CYREG_PRT4_AG
Encoder_8_B__AMUX EQU CYREG_PRT4_AMUX
Encoder_8_B__BIE EQU CYREG_PRT4_BIE
Encoder_8_B__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Encoder_8_B__BYP EQU CYREG_PRT4_BYP
Encoder_8_B__CTL EQU CYREG_PRT4_CTL
Encoder_8_B__DM0 EQU CYREG_PRT4_DM0
Encoder_8_B__DM1 EQU CYREG_PRT4_DM1
Encoder_8_B__DM2 EQU CYREG_PRT4_DM2
Encoder_8_B__DR EQU CYREG_PRT4_DR
Encoder_8_B__INP_DIS EQU CYREG_PRT4_INP_DIS
Encoder_8_B__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Encoder_8_B__LCD_EN EQU CYREG_PRT4_LCD_EN
Encoder_8_B__MASK EQU 0x20
Encoder_8_B__PORT EQU 4
Encoder_8_B__PRT EQU CYREG_PRT4_PRT
Encoder_8_B__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Encoder_8_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Encoder_8_B__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Encoder_8_B__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Encoder_8_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Encoder_8_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Encoder_8_B__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Encoder_8_B__PS EQU CYREG_PRT4_PS
Encoder_8_B__SHIFT EQU 5
Encoder_8_B__SLW EQU CYREG_PRT4_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 51999999
BCLK__BUS_CLK__KHZ EQU 51999
BCLK__BUS_CLK__MHZ EQU 51
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E16A069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
