$date
	Thu Aug 28 15:16:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux4to1_tb $end
$var wire 1 ! y $end
$var reg 1 " d0 $end
$var reg 1 # d1 $end
$var reg 1 $ d2 $end
$var reg 1 % d3 $end
$var reg 2 & sel [1:0] $end
$scope module uut $end
$var wire 1 " d0 $end
$var wire 1 # d1 $end
$var wire 1 $ d2 $end
$var wire 1 % d3 $end
$var wire 2 ' sel [1:0] $end
$var wire 1 ( y1 $end
$var wire 1 ) y0 $end
$var wire 1 ! y $end
$scope module mux_final $end
$var wire 1 * sel $end
$var wire 1 ( b $end
$var wire 1 ) a $end
$var reg 1 ! y $end
$upscope $end
$scope module mux_high $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 + sel $end
$var reg 1 ( y $end
$upscope $end
$scope module mux_low $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 , sel $end
$var reg 1 ) y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
1)
0(
b0 '
b0 &
0%
0$
0#
1"
1!
$end
#10000
1,
1+
1#
0"
b1 &
b1 '
#20000
1(
0)
0,
0+
1*
1$
0#
b10 &
b10 '
#30000
1,
1+
1%
0$
b11 &
b11 '
#40000
1)
0*
1$
1#
1"
b1 &
b1 '
#50000
0!
0(
0,
0+
1*
0$
0#
b10 &
b10 '
#60000
