Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan  7 19:31:23 2021
| Host         : DESKTOP-1P7FONU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_game_control_sets_placed.rpt
| Design       : snake_game
| Device       : xc7a35ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1395 |          574 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              49 |           15 |
| Yes          | No                    | No                     |              93 |           51 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              84 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                  Enable Signal                 |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  View/clk_divider0/clk_out_reg_0 |                                                |                                     |                1 |              1 |         1.00 |
|  View/clk_divider0/clk_out_reg_0 |                                                | Logic/RSTP                          |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                   | Logic/snake_tile_type[4][3]_i_2_n_0            | Logic/snake_tile_type[4][3]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                   | Logic/snake_tile_type[1][3]_i_2_n_0            | Logic/snake_tile_type[1][3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                   | Logic/snake_tile_type[3][3]_i_2_n_0            | Logic/snake_tile_type[3][3]_i_1_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                   | Logic/snake_tile_type[2][3]_i_2_n_0            | Logic/snake_tile_type[2][3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                   | Logic/usr_btn[1]                               |                                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                   | Input/p_0_in                                   |                                     |                2 |              4 |         2.00 |
|  View/clk_divider0/clk_out_reg_0 | View/vs0/pixel_tick                            | View/vs0/clear                      |                3 |             10 |         3.33 |
|  View/clk_divider0/clk_out_reg_0 | View/vs0/v_count_reg[9]_i_2_n_0                | View/vs0/v_count_reg[9]_i_1_n_0     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                   | reset_n_IBUF                                   |                                     |                7 |             13 |         1.86 |
|  clk_IBUF_BUFG                   |                                                | Logic/RSTP                          |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG                   |                                                | Logic/clear                         |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                   | Logic/right_snake_body_direction[2][3]_i_1_n_0 |                                     |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                   | Logic/snake_pos_temp                           |                                     |               20 |             40 |         2.00 |
|  clk_IBUF_BUFG                   | Logic/snake_pos                                | Logic/RSTP                          |               21 |             48 |         2.29 |
|  clk_IBUF_BUFG                   |                                                |                                     |              573 |           1394 |         2.43 |
+----------------------------------+------------------------------------------------+-------------------------------------+------------------+----------------+--------------+


