// Seed: 2558103018
`timescale 1 ps / 1ps
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`default_nettype wire
`define pp_8 0
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input logic id_1
    , id_4,
    input id_2,
    input id_3
);
  type_0 id_5 (
      .id_0(id_0),
      .id_1(1),
      .id_2(id_6),
      .id_3(id_1),
      .id_4(1)
  );
endmodule
