{
  "module_name": "metrics.json",
  "hash_id": "cb4a238f0834f0abd84212b644d5d092dd1d01b288b721a05c797dab1cdabeaf",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power10/metrics.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Percentage of cycles that are run cycles\",\n        \"MetricExpr\": \"PM_RUN_CYC / PM_CYC * 100\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"RUN_CYCLES_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction\",\n        \"MetricExpr\": \"PM_CYC / PM_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"CYCLES_PER_INSTRUCTION\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled for any reason\",\n        \"MetricExpr\": \"PM_DISP_STALL_CYC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI;CPI_STALL_RATIO\",\n        \"MetricName\": \"DISPATCH_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled because there was a flush\",\n        \"MetricExpr\": \"PM_DISP_STALL_FLUSH / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_FLUSH_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled because Fetch was being held,  so there was nothing in the pipeline for this thread\",\n        \"MetricExpr\": \"PM_DISP_STALL_FETCH / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_FETCH_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled because the MMU was handling a translation miss\",\n        \"MetricExpr\": \"PM_DISP_STALL_TRANSLATION / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_TRANSLATION_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled waiting to resolve an instruction ERAT miss\",\n        \"MetricExpr\": \"PM_DISP_STALL_IERAT_ONLY_MISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_IERAT_ONLY_MISS_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled waiting to resolve an instruction TLB miss\",\n        \"MetricExpr\": \"PM_DISP_STALL_ITLB_MISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_ITLB_MISS_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled due to an icache miss\",\n        \"MetricExpr\": \"PM_DISP_STALL_IC_MISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_IC_MISS_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled while the instruction was fetched from the local L2\",\n        \"MetricExpr\": \"PM_DISP_STALL_IC_L2 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_IC_L2_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled while the instruction was fetched from the local L3\",\n        \"MetricExpr\": \"PM_DISP_STALL_IC_L3 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_IC_L3_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled while the instruction was fetched from any source beyond the local L3\",\n        \"MetricExpr\": \"PM_DISP_STALL_IC_L3MISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_IC_L3MISS_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled due to an icache miss after a branch mispredict\",\n        \"MetricExpr\": \"PM_DISP_STALL_BR_MPRED_ICMISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_BR_MPRED_ICMISS_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled while instruction was fetched from the local L2 after suffering a branch mispredict\",\n        \"MetricExpr\": \"PM_DISP_STALL_BR_MPRED_IC_L2 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_BR_MPRED_IC_L2_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled while instruction was fetched from the local L3 after suffering a branch mispredict\",\n        \"MetricExpr\": \"PM_DISP_STALL_BR_MPRED_IC_L3 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_BR_MPRED_IC_L3_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled while instruction was fetched from any source beyond the local L3 after suffering a branch mispredict\",\n        \"MetricExpr\": \"PM_DISP_STALL_BR_MPRED_IC_L3MISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_BR_MPRED_IC_L3MISS_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled due to a branch mispredict\",\n        \"MetricExpr\": \"PM_DISP_STALL_BR_MPRED / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_BR_MPRED_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction was held at dispatch for any reason\",\n        \"MetricExpr\": \"PM_DISP_STALL_HELD_CYC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_HELD_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction was held at dispatch because of a synchronizing instruction that requires the ICT to be empty before dispatch\",\n        \"MetricExpr\": \"PM_DISP_STALL_HELD_SYNC_CYC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_HELD_SYNC_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction was held at dispatch while waiting on the scoreboard\",\n        \"MetricExpr\": \"PM_DISP_STALL_HELD_SCOREBOARD_CYC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_HELD_SCOREBOARD_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction was held at dispatch due to issue queue full\",\n        \"MetricExpr\": \"PM_DISP_STALL_HELD_ISSQ_FULL_CYC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_HELD_ISSQ_FULL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction was held at dispatch because the mapper/SRB was full\",\n        \"MetricExpr\": \"PM_DISP_STALL_HELD_RENAME_CYC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_HELD_RENAME_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction was held at dispatch because the STF mapper/SRB was full\",\n        \"MetricExpr\": \"PM_DISP_STALL_HELD_STF_MAPPER_CYC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_HELD_STF_MAPPER_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction was held at dispatch because the XVFC mapper/SRB was full\",\n        \"MetricExpr\": \"PM_DISP_STALL_HELD_XVFC_MAPPER_CYC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_HELD_XVFC_MAPPER_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction was held at dispatch for any other reason\",\n        \"MetricExpr\": \"PM_DISP_STALL_HELD_OTHER_CYC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_HELD_OTHER_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction has been dispatched but not issued for any reason\",\n        \"MetricExpr\": \"PM_ISSUE_STALL / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI;CPI_STALL_RATIO\",\n        \"MetricName\": \"ISSUE_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is waiting to be finished in one of the execution units\",\n        \"MetricExpr\": \"PM_EXEC_STALL / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI;CPI_STALL_RATIO\",\n        \"MetricName\": \"EXECUTION_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction spent executing an NTC instruction that gets flushed some time after dispatch\",\n        \"MetricExpr\": \"PM_EXEC_STALL_NTC_FLUSH / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"NTC_FLUSH_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTF instruction finishes at dispatch\",\n        \"MetricExpr\": \"PM_EXEC_STALL_FIN_AT_DISP / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"FIN_AT_DISP_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is executing in the branch unit\",\n        \"MetricExpr\": \"PM_EXEC_STALL_BRU / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"BRU_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is a simple fixed point instruction that is executing in the LSU\",\n        \"MetricExpr\": \"PM_EXEC_STALL_SIMPLE_FX / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"SIMPLE_FX_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is executing in the VSU\",\n        \"MetricExpr\": \"PM_EXEC_STALL_VSU / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"VSU_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is waiting to be finished in one of the execution units\",\n        \"MetricExpr\": \"PM_EXEC_STALL_TRANSLATION / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"TRANSLATION_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is a load or store that suffered a translation miss\",\n        \"MetricExpr\": \"PM_EXEC_STALL_DERAT_ONLY_MISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DERAT_ONLY_MISS_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is recovering from a TLB miss\",\n        \"MetricExpr\": \"PM_EXEC_STALL_DERAT_DTLB_MISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DERAT_DTLB_MISS_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is executing in the LSU\",\n        \"MetricExpr\": \"PM_EXEC_STALL_LSU / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"LSU_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is a load that is executing in the LSU\",\n        \"MetricExpr\": \"PM_EXEC_STALL_LOAD / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"LOAD_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is waiting for a load miss to resolve from either the local L2 or local L3\",\n        \"MetricExpr\": \"PM_EXEC_STALL_DMISS_L2L3 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DMISS_L2L3_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is waiting for a load miss to resolve from either the local L2 or local L3, with an RC dispatch conflict\",\n        \"MetricExpr\": \"PM_EXEC_STALL_DMISS_L2L3_CONFLICT / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DMISS_L2L3_CONFLICT_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is waiting for a load miss to resolve from either the local L2 or local L3, without an RC dispatch conflict\",\n        \"MetricExpr\": \"PM_EXEC_STALL_DMISS_L2L3_NOCONFLICT / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DMISS_L2L3_NOCONFLICT_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is waiting for a load miss to resolve from a source beyond the local L2 and local L3\",\n        \"MetricExpr\": \"PM_EXEC_STALL_DMISS_L3MISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DMISS_L3MISS_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is waiting for a load miss to resolve from a neighbor chiplet's L2 or L3 in the same chip\",\n        \"MetricExpr\": \"PM_EXEC_STALL_DMISS_L21_L31 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DMISS_L21_L31_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is waiting for a load miss to resolve from L4, local memory or OpenCAPI chip\",\n        \"MetricExpr\": \"PM_EXEC_STALL_DMISS_LMEM / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DMISS_LMEM_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is waiting for a load miss to resolve from a remote chip (cache, L4, memory or OpenCAPI) in the same group\",\n        \"MetricExpr\": \"PM_EXEC_STALL_DMISS_OFF_CHIP / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DMISS_OFF_CHIP_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is waiting for a load miss to resolve from a distant chip (cache, L4, memory or OpenCAPI chip)\",\n        \"MetricExpr\": \"PM_EXEC_STALL_DMISS_OFF_NODE / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DMISS_OFF_NODE_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is executing a TLBIEL instruction\",\n        \"MetricExpr\": \"PM_EXEC_STALL_TLBIEL / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"TLBIEL_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is finishing a load after its data has been reloaded from a data source beyond the local L1, OR when the LSU is processing an L1-hit, OR when the NTF instruction merged with another load in the LMQ\",\n        \"MetricExpr\": \"PM_EXEC_STALL_LOAD_FINISH / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"LOAD_FINISH_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is a store that is executing in the LSU\",\n        \"MetricExpr\": \"PM_EXEC_STALL_STORE / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"STORE_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is in the store unit outside of handling store misses or other special store operations\",\n        \"MetricExpr\": \"PM_EXEC_STALL_STORE_PIPE / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"STORE_PIPE_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is a store whose cache line was not resident in the L1 and had to wait for allocation of the missing line into the L1\",\n        \"MetricExpr\": \"PM_EXEC_STALL_STORE_MISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"STORE_MISS_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is a TLBIE instruction waiting for a response from the L2\",\n        \"MetricExpr\": \"PM_EXEC_STALL_TLBIE / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"TLBIE_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is executing a PTESYNC instruction\",\n        \"MetricExpr\": \"PM_EXEC_STALL_PTESYNC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"PTESYNC_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction cannot complete because the thread was blocked\",\n        \"MetricExpr\": \"PM_CMPL_STALL / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI;CPI_STALL_RATIO\",\n        \"MetricName\": \"COMPLETION_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction cannot complete because it was interrupted by ANY exception\",\n        \"MetricExpr\": \"PM_CMPL_STALL_EXCEPTION / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"EXCEPTION_COMPLETION_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is stuck at finish waiting for the non-speculative finish of either a STCX instruction waiting for its result or a load waiting for non-critical sectors of data and ECC\",\n        \"MetricExpr\": \"PM_CMPL_STALL_MEM_ECC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"MEM_ECC_COMPLETION_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is a STCX instruction waiting for resolution from the nest\",\n        \"MetricExpr\": \"PM_CMPL_STALL_STCX / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"STCX_COMPLETION_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is a LWSYNC instruction waiting to complete\",\n        \"MetricExpr\": \"PM_CMPL_STALL_LWSYNC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"LWSYNC_COMPLETION_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction is a HWSYNC instruction stuck at finish waiting for a response from the L2\",\n        \"MetricExpr\": \"PM_CMPL_STALL_HWSYNC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"HWSYNC_COMPLETION_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction required special handling before completion\",\n        \"MetricExpr\": \"PM_CMPL_STALL_SPECIAL / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"SPECIAL_COMPLETION_STALL_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when dispatch was stalled because fetch was being held, so there was nothing in the pipeline for this thread\",\n        \"MetricExpr\": \"PM_DISP_STALL_FETCH / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_FETCH_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTC instruction was held at dispatch because of power management\",\n        \"MetricExpr\": \"PM_DISP_STALL_HELD_HALT_CYC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"CPI\",\n        \"MetricName\": \"DISPATCH_STALL_HELD_HALT_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of flushes per completed instruction\",\n        \"MetricExpr\": \"PM_FLUSH / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"Others\",\n        \"MetricName\": \"FLUSH_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of flushes due to a branch mispredict per completed instruction\",\n        \"MetricExpr\": \"PM_FLUSH_MPRED / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"Others\",\n        \"MetricName\": \"BR_MPRED_FLUSH_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of branch mispredictions per completed instruction\",\n        \"MetricExpr\": \"PM_BR_MPRED_CMPL / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"Others\",\n        \"MetricName\": \"BRANCH_MISPREDICTION_RATE\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of finished loads that missed in the L1\",\n        \"MetricExpr\": \"PM_LD_MISS_L1 / PM_LD_REF_L1 * 100\",\n        \"MetricGroup\": \"Others\",\n        \"MetricName\": \"L1_LD_MISS_RATIO\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of completed instructions that were loads that missed the L1\",\n        \"MetricExpr\": \"PM_LD_MISS_L1 / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"Others\",\n        \"MetricName\": \"L1_LD_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of completed instructions that were stores that missed the L1\",\n        \"MetricExpr\": \"PM_ST_MISS_L1 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"Others\",\n        \"MetricName\": \"L1_ST_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of completed instructions when the DPTEG required for the load/store instruction in execution was missing from the TLB\",\n        \"MetricExpr\": \"PM_DTLB_MISS / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"Others\",\n        \"MetricName\": \"DTLB_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Average number of completed instructions dispatched per instruction completed\",\n        \"MetricExpr\": \"PM_INST_DISP / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"DISPATCH_PER_INST_CMPL\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of completed instructions that were a demand load that did not hit in the L1 or L2\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2MISS / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"L2_LD_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of completed instructions that were demand fetches that missed the L1 icache\",\n        \"MetricExpr\": \"PM_L1_ICACHE_MISS / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"Instruction_Misses\",\n        \"MetricName\": \"L1_INST_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of completed instructions that were demand fetches that reloaded from beyond the L3 icache\",\n        \"MetricExpr\": \"PM_INST_FROM_L3MISS / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"L3_INST_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Average number of completed instructions per cycle\",\n        \"MetricExpr\": \"PM_INST_CMPL / PM_CYC\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"IPC\"\n    },\n    {\n        \"BriefDescription\": \"Average number of cycles per completed instruction group\",\n        \"MetricExpr\": \"PM_CYC / PM_1PLUS_PPC_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"CYCLES_PER_COMPLETED_INSTRUCTIONS_SET\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of cycles when at least 1 instruction dispatched\",\n        \"MetricExpr\": \"PM_1PLUS_PPC_DISP / PM_RUN_CYC * 100\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"CYCLES_ATLEAST_ONE_INST_DISPATCHED\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Average number of finished loads per completed instruction\",\n        \"MetricExpr\": \"PM_LD_REF_L1 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"LOADS_PER_INST\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of demand loads that reloaded from beyond the L2 per completed instruction\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2MISS / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"dL1_Reloads\",\n        \"MetricName\": \"DL1_RELOAD_FROM_L2_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of demand loads that reloaded from beyond the L3 per completed instruction\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3MISS / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"dL1_Reloads\",\n        \"MetricName\": \"DL1_RELOAD_FROM_L3_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of ITLB misses per completed run instruction\",\n        \"MetricExpr\": \"PM_ITLB_MISS / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"ITLB_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of DERAT misses with 4k page size per completed instruction\",\n        \"MetricExpr\": \"PM_DERAT_MISS_4K / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"Translation\",\n        \"MetricName\": \"DERAT_4K_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of DERAT misses with 64k page size per completed instruction\",\n        \"MetricExpr\": \"PM_DERAT_MISS_64K / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"Translation\",\n        \"MetricName\": \"DERAT_64K_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Average number of run cycles per completed instruction\",\n        \"MetricExpr\": \"PM_RUN_CYC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"RUN_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of DERAT misses per completed instruction\",\n        \"MetricExpr\": \"PM_DERAT_MISS / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"Translation\",\n        \"MetricName\": \"DERAT_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Average number of completed instructions per run cycle\",\n        \"MetricExpr\": \"PM_RUN_INST_CMPL / PM_RUN_CYC\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"RUN_IPC\"\n    },\n    {\n        \"BriefDescription\": \"Average number of completed instructions per instruction group\",\n        \"MetricExpr\": \"PM_RUN_INST_CMPL / PM_1PLUS_PPC_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"AVERAGE_COMPLETED_INSTRUCTION_SET_SIZE\"\n    },\n    {\n        \"BriefDescription\": \"Average number of finished instructions per completed instructions\",\n        \"MetricExpr\": \"PM_INST_FIN / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"INST_FIN_PER_CMPL\"\n    },\n    {\n        \"BriefDescription\": \"Average cycles per completed instruction when the NTF instruction is completing and the finish was overlooked\",\n        \"MetricExpr\": \"PM_EXEC_STALL_UNKNOWN / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"EXEC_STALL_UNKOWN_CPI\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of finished branches that were taken\",\n        \"MetricExpr\": \"PM_BR_TAKEN_CMPL / PM_BR_FIN * 100\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"TAKEN_BRANCHES\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of completed instructions that were a demand load that did not hit in the L1, L2, or the L3\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3MISS / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"L3_LD_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Average number of finished branches per completed instruction\",\n        \"MetricExpr\": \"PM_BR_FIN / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"BRANCHES_PER_INST\"\n    },\n    {\n        \"BriefDescription\": \"Average number of instructions finished in the LSU per completed instruction\",\n        \"MetricExpr\": \"PM_LSU_FIN / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"LSU_PER_INST\"\n    },\n    {\n        \"BriefDescription\": \"Average number of instructions finished in the VSU per completed instruction\",\n        \"MetricExpr\": \"PM_VSU_FIN / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"VSU_PER_INST\"\n    },\n    {\n        \"BriefDescription\": \"Average number of TLBIE instructions finished in the LSU per completed instruction\",\n        \"MetricExpr\": \"PM_TLBIE_FIN / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"TLBIE_PER_INST\"\n    },\n    {\n        \"BriefDescription\": \"Average number of STCX instructions finshed per completed instruction\",\n        \"MetricExpr\": \"PM_STCX_FIN / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"STCX_PER_INST\"\n    },\n    {\n        \"BriefDescription\": \"Average number of LARX instructions finshed per completed instruction\",\n        \"MetricExpr\": \"PM_LARX_FIN / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"LARX_PER_INST\"\n    },\n    {\n        \"BriefDescription\": \"Average number of PTESYNC instructions finshed per completed instruction\",\n        \"MetricExpr\": \"PM_PTESYNC_FIN / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"PTESYNC_PER_INST\"\n    },\n    {\n        \"BriefDescription\": \"Average number of simple fixed-point instructions finshed in the store unit per completed instruction\",\n        \"MetricExpr\": \"PM_FX_LSU_FIN / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"FX_PER_INST\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of demand load misses that reloaded the L1 cache\",\n        \"MetricExpr\": \"PM_LD_DEMAND_MISS_L1 / PM_LD_MISS_L1 * 100\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"DL1_MISS_RELOADS\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of demand load misses that reloaded from beyond the local L2\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2MISS / PM_LD_DEMAND_MISS_L1 * 100\",\n        \"MetricGroup\": \"dL1_Reloads\",\n        \"MetricName\": \"DL1_RELOAD_FROM_L2_MISS\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of demand load misses that reloaded from beyond the local L3\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3MISS / PM_LD_DEMAND_MISS_L1 * 100\",\n        \"MetricGroup\": \"dL1_Reloads\",\n        \"MetricName\": \"DL1_RELOAD_FROM_L3_MISS\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of cycles stalled due to the NTC instruction waiting for a load miss to resolve from a source beyond the local L2 and local L3\",\n        \"MetricExpr\": \"DMISS_L3MISS_STALL_CPI / RUN_CPI * 100\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"DCACHE_MISS_CPI\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of DERAT misses with 2M page size per completed instruction\",\n        \"MetricExpr\": \"PM_DERAT_MISS_2M / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"Translation\",\n        \"MetricName\": \"DERAT_2M_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of DERAT misses with 16M page size per completed instruction\",\n        \"MetricExpr\": \"PM_DERAT_MISS_16M / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"Translation\",\n        \"MetricName\": \"DERAT_16M_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of DERAT misses with 1G page size per completed run instruction\",\n        \"MetricExpr\": \"PM_DERAT_MISS_1G * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"Translation\",\n        \"MetricName\": \"DERAT_1G_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"DERAT miss ratio for 4K page size\",\n        \"MetricExpr\": \"PM_DERAT_MISS_4K / PM_DERAT_MISS\",\n        \"MetricGroup\": \"Translation\",\n        \"MetricName\": \"DERAT_4K_MISS_RATIO\"\n    },\n    {\n        \"BriefDescription\": \"DERAT miss ratio for 2M page size\",\n        \"MetricExpr\": \"PM_DERAT_MISS_2M / PM_DERAT_MISS\",\n        \"MetricGroup\": \"Translation\",\n        \"MetricName\": \"DERAT_2M_MISS_RATIO\"\n    },\n    {\n        \"BriefDescription\": \"DERAT miss ratio for 16M page size\",\n        \"MetricExpr\": \"PM_DERAT_MISS_16M / PM_DERAT_MISS\",\n        \"MetricGroup\": \"Translation\",\n        \"MetricName\": \"DERAT_16M_MISS_RATIO\"\n    },\n    {\n        \"BriefDescription\": \"DERAT miss ratio for 1G page size\",\n        \"MetricExpr\": \"PM_DERAT_MISS_1G / PM_DERAT_MISS\",\n        \"MetricGroup\": \"Translation\",\n        \"MetricName\": \"DERAT_1G_MISS_RATIO\"\n    },\n    {\n        \"BriefDescription\": \"DERAT miss ratio for 64K page size\",\n        \"MetricExpr\": \"PM_DERAT_MISS_64K / PM_DERAT_MISS\",\n        \"MetricGroup\": \"Translation\",\n        \"MetricName\": \"DERAT_64K_MISS_RATIO\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of DERAT misses that resulted in TLB reloads\",\n        \"MetricExpr\": \"PM_DTLB_MISS / PM_DERAT_MISS * 100\",\n        \"MetricGroup\": \"Translation\",\n        \"MetricName\": \"DERAT_MISS_RELOAD\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of icache misses that were reloaded from beyond the local L3\",\n        \"MetricExpr\": \"PM_INST_FROM_L3MISS / PM_L1_ICACHE_MISS * 100\",\n        \"MetricGroup\": \"Instruction_Misses\",\n        \"MetricName\": \"INST_FROM_L3_MISS\",\n        \"ScaleUnit\": \"1%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of icache reloads from the beyond the L3 per completed instruction\",\n        \"MetricExpr\": \"PM_INST_FROM_L3MISS / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"Instruction_Misses\",\n        \"MetricName\": \"INST_FROM_L3_MISS_RATE\",\n        \"ScaleUnit\": \"1%\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}