\subsection{arch Architecture Reference}
\label{classsample__nr__cnt__mimo_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d0/da6/classsample__nr__cnt__mimo_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+423}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+424}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+425}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf lpm\+\_\+counter}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf lpm\+\_\+cnt\+\_\+cnten} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+nrcnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wr\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf active\+\_\+ch\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf lpm\+\_\+cnt\+\_\+inst}  {\bfseries lpm\+\_\+counter}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 40} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.



\subsubsection{Member Function Documentation}
\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+423@{P\+R\+O\+C\+E\+S\+S\+\_\+423}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+423@{P\+R\+O\+C\+E\+S\+S\+\_\+423}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+423reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+423 (
\begin{DoxyParamCaption}
\item[{}]{reset\+\_\+n, }
\item[{}]{clk}
\end{DoxyParamCaption}
)}\label{classsample__nr__cnt__mimo_1_1arch_a2ae5529702654ba6aa6d949ea858f85a}


Definition at line {\bf 85} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+424@{P\+R\+O\+C\+E\+S\+S\+\_\+424}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+424@{P\+R\+O\+C\+E\+S\+S\+\_\+424}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+424reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+424(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classsample__nr__cnt__mimo_1_1arch_a127b3806e66420ee692adfdce2a7fc84}


Definition at line {\bf 101} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+425@{P\+R\+O\+C\+E\+S\+S\+\_\+425}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+425@{P\+R\+O\+C\+E\+S\+S\+\_\+425}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+425reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+425(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classsample__nr__cnt__mimo_1_1arch_a3dd985bbc67c5d6fbd341d7d750fb256}


Definition at line {\bf 122} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.



\subsubsection{Member Data Documentation}
\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}!active\+\_\+ch\+\_\+cnt@{active\+\_\+ch\+\_\+cnt}}
\index{active\+\_\+ch\+\_\+cnt@{active\+\_\+ch\+\_\+cnt}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}}
\paragraph[{active\+\_\+ch\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf active\+\_\+ch\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsample__nr__cnt__mimo_1_1arch_a0aa72bb0f5e9df233f1bcf91ddc355af}


Definition at line {\bf 47} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}!en\+\_\+reg0@{en\+\_\+reg0}}
\index{en\+\_\+reg0@{en\+\_\+reg0}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}}
\paragraph[{en\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsample__nr__cnt__mimo_1_1arch_a7c33480743f334556c3030db83365d4b}


Definition at line {\bf 44} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}!en\+\_\+reg1@{en\+\_\+reg1}}
\index{en\+\_\+reg1@{en\+\_\+reg1}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}}
\paragraph[{en\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsample__nr__cnt__mimo_1_1arch_a9a9ede2ae338deccaf3678c1b93e05cd}


Definition at line {\bf 44} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}!fifo\+\_\+wr\+\_\+reg@{fifo\+\_\+wr\+\_\+reg}}
\index{fifo\+\_\+wr\+\_\+reg@{fifo\+\_\+wr\+\_\+reg}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}}
\paragraph[{fifo\+\_\+wr\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wr\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsample__nr__cnt__mimo_1_1arch_a48874b89641e92cafc78481c708f279d}


Definition at line {\bf 46} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}!lpm\+\_\+cnt\+\_\+cnten@{lpm\+\_\+cnt\+\_\+cnten}}
\index{lpm\+\_\+cnt\+\_\+cnten@{lpm\+\_\+cnt\+\_\+cnten}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}}
\paragraph[{lpm\+\_\+cnt\+\_\+cnten}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm\+\_\+cnt\+\_\+cnten} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsample__nr__cnt__mimo_1_1arch_a438bbf6cb85ad0cac70227604e897a4a}


Definition at line {\bf 43} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}!lpm\+\_\+cnt\+\_\+inst@{lpm\+\_\+cnt\+\_\+inst}}
\index{lpm\+\_\+cnt\+\_\+inst@{lpm\+\_\+cnt\+\_\+inst}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}}
\paragraph[{lpm\+\_\+cnt\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm\+\_\+cnt\+\_\+inst} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+counter}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classsample__nr__cnt__mimo_1_1arch_a29c9dd212159471f18cd9f4197c8be30}


Definition at line {\bf 80} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}!lpm\+\_\+counter@{lpm\+\_\+counter}}
\index{lpm\+\_\+counter@{lpm\+\_\+counter}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}}
\paragraph[{lpm\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm\+\_\+counter} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classsample__nr__cnt__mimo_1_1arch_a43a152a18c7c74761ff32f50aac36d72}


Definition at line {\bf 50} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.

\index{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}!sample\+\_\+nrcnt@{sample\+\_\+nrcnt}}
\index{sample\+\_\+nrcnt@{sample\+\_\+nrcnt}!sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch@{sample\+\_\+nr\+\_\+cnt\+\_\+mimo\+::arch}}
\paragraph[{sample\+\_\+nrcnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+nrcnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classsample__nr__cnt__mimo_1_1arch_a60a9dcb9dba6c0df48e2ca5ef2a86134}


Definition at line {\bf 45} of file {\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+packets/{\bf sample\+\_\+nr\+\_\+cnt\+\_\+mimo.\+vhd}\end{DoxyCompactItemize}
