# CNN-Hardware-Implementation-on-FPGA
Implemented hardware for CNN operations on a DE1-SoC board, addressing FPGA resource  limitations by designing pipelined CNN cores. Developed memory access mechanism using on-chip SRAM blocks for communication between FPGA  and HPS.
<br/> <br/>

## Acknowledgements
I would like to express my deepest gratitude to Professor Ki-Seok Chung, TA Youngwon Yoo, and TA Minho Choi for their invaluable guidance and support throughout the coursework (2024 SoC Design in Hanyang University) lab sessions. They organized the whole structure of this project and gave us insightful feedback which greatly contributed to the successful completion of this project.
