#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep  2 19:48:10 2023
# Process ID: 60396
# Current directory: C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent70264 C:\Users\ywy_c\Documents\coding\hitcoa_at\branch_predict\branch_predict_test\branch_predict_test.xpr
# Log file: C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test/vivado.log
# Journal file: C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test/branch_predict_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2019/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test/branch_predict_test.srcs/sources_1/imports/dcp/cpu_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_core
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test/branch_predict_test.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test/branch_predict_test.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test/branch_predict_test.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim'
"xelab -wto 9dedaf7b3ae4441cb47a04084f2bfc37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2019/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9dedaf7b3ae4441cb47a04084f2bfc37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <branch_predictor> not found while processing module instance <bp> [C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test/branch_predict_test.srcs/sources_1/new/cpu_top.v:79]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ywy_c/Documents/coding/hitcoa_at/branch_predict/branch_predict_test/branch_predict_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  2 19:49:00 2023...
