#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x142e19730 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x142e1a790 .scope module, "tb_vector_unit" "tb_vector_unit" 3 7;
 .timescale -9 -12;
P_0x142e13500 .param/l "CLK" 0 3 13, +C4<00000000000000000000000000001010>;
P_0x142e13540 .param/l "DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000010000>;
P_0x142e13580 .param/l "LANES" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x142e135c0 .param/l "SRAM_ADDR_W" 0 3 12, +C4<00000000000000000000000000010100>;
P_0x142e13600 .param/l "VOP_ADD" 1 3 26, C4<00000001>;
P_0x142e13640 .param/l "VOP_RELU" 1 3 27, C4<00010000>;
P_0x142e13680 .param/l "VOP_SUM" 1 3 28, C4<00100000>;
P_0x142e136c0 .param/l "VOP_ZERO" 1 3 29, C4<00110100>;
P_0x142e13700 .param/l "VREG_COUNT" 0 3 11, +C4<00000000000000000000000000100000>;
v0x6000007d0c60_0 .var "clk", 0 0;
v0x6000007d0cf0_0 .var "cmd", 127 0;
v0x6000007d0d80_0 .net "cmd_done", 0 0, L_0x600001ed00e0;  1 drivers
v0x6000007d0e10_0 .net "cmd_ready", 0 0, L_0x6000004d5ea0;  1 drivers
v0x6000007d0ea0_0 .var "cmd_valid", 0 0;
v0x6000007d0f30_0 .var/i "errors", 31 0;
v0x6000007d0fc0_0 .var "rst_n", 0 0;
v0x6000007d1050_0 .net "sram_addr", 19 0, L_0x600001ed0150;  1 drivers
v0x6000007d10e0_0 .var "sram_rdata", 127 0;
v0x6000007d1170_0 .net "sram_re", 0 0, L_0x600001ed0930;  1 drivers
v0x6000007d1200_0 .var "sram_ready", 0 0;
v0x6000007d1290_0 .net "sram_wdata", 127 0, L_0x600001ed01c0;  1 drivers
v0x6000007d1320_0 .net "sram_we", 0 0, L_0x600001ed08c0;  1 drivers
v0x6000007d13b0_0 .var/s "val", 15 0;
S_0x142e04b10 .scope module, "dut" "vector_unit" 3 33, 4 17 0, S_0x142e1a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 128 "sram_wdata";
    .port_info 8 /INPUT 128 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x143010e00 .param/l "DATA_WIDTH" 0 4 19, +C4<00000000000000000000000000010000>;
P_0x143010e40 .param/l "LANES" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x143010e80 .param/l "REDUCE_STAGES" 1 4 201, +C4<00000000000000000000000000000011>;
P_0x143010ec0 .param/l "SRAM_ADDR_W" 0 4 21, +C4<00000000000000000000000000010100>;
P_0x143010f00 .param/l "S_DECODE" 1 4 112, C4<001>;
P_0x143010f40 .param/l "S_DONE" 1 4 117, C4<110>;
P_0x143010f80 .param/l "S_EXECUTE" 1 4 113, C4<010>;
P_0x143010fc0 .param/l "S_IDLE" 1 4 111, C4<000>;
P_0x143011000 .param/l "S_MEM_WAIT" 1 4 114, C4<011>;
P_0x143011040 .param/l "S_REDUCE" 1 4 115, C4<100>;
P_0x143011080 .param/l "S_WRITEBACK" 1 4 116, C4<101>;
P_0x1430110c0 .param/l "VOP_ADD" 1 4 78, C4<00000001>;
P_0x143011100 .param/l "VOP_BCAST" 1 4 92, C4<00110010>;
P_0x143011140 .param/l "VOP_GELU" 1 4 83, C4<00010001>;
P_0x143011180 .param/l "VOP_LOAD" 1 4 90, C4<00110000>;
P_0x1430111c0 .param/l "VOP_MADD" 1 4 81, C4<00000100>;
P_0x143011200 .param/l "VOP_MAX" 1 4 88, C4<00100001>;
P_0x143011240 .param/l "VOP_MIN" 1 4 89, C4<00100010>;
P_0x143011280 .param/l "VOP_MOV" 1 4 93, C4<00110011>;
P_0x1430112c0 .param/l "VOP_MUL" 1 4 80, C4<00000011>;
P_0x143011300 .param/l "VOP_RELU" 1 4 82, C4<00010000>;
P_0x143011340 .param/l "VOP_SIGMOID" 1 4 85, C4<00010011>;
P_0x143011380 .param/l "VOP_SILU" 1 4 84, C4<00010010>;
P_0x1430113c0 .param/l "VOP_STORE" 1 4 91, C4<00110001>;
P_0x143011400 .param/l "VOP_SUB" 1 4 79, C4<00000010>;
P_0x143011440 .param/l "VOP_SUM" 1 4 87, C4<00100000>;
P_0x143011480 .param/l "VOP_TANH" 1 4 86, C4<00010100>;
P_0x1430114c0 .param/l "VOP_ZERO" 1 4 94, C4<00110100>;
P_0x143011500 .param/l "VREG_COUNT" 0 4 20, +C4<00000000000000000000000000100000>;
L_0x600001ed0bd0 .functor BUFZ 128, L_0x6000004d5c20, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001ed0070 .functor BUFZ 128, L_0x6000004d5d60, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001ed00e0 .functor BUFZ 1, v0x6000007d72a0_0, C4<0>, C4<0>, C4<0>;
L_0x600001ed0150 .functor BUFZ 20, v0x6000007d7b10_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600001ed01c0 .functor BUFZ 128, v0x6000007d7e70_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600001ed08c0 .functor BUFZ 1, v0x6000007d0000_0, C4<0>, C4<0>, C4<0>;
L_0x600001ed0930 .functor BUFZ 1, v0x6000007d7cc0_0, C4<0>, C4<0>, C4<0>;
v0x6000007d6910_0 .net *"_ivl_32", 127 0, L_0x6000004d5c20;  1 drivers
v0x6000007d69a0_0 .net *"_ivl_34", 6 0, L_0x6000004d5cc0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000007d6a30_0 .net *"_ivl_37", 1 0, L_0x148088010;  1 drivers
v0x6000007d6ac0_0 .net *"_ivl_40", 127 0, L_0x6000004d5d60;  1 drivers
v0x6000007d6b50_0 .net *"_ivl_42", 6 0, L_0x6000004d5e00;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000007d6be0_0 .net *"_ivl_45", 1 0, L_0x148088058;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000007d6c70_0 .net/2u *"_ivl_48", 2 0, L_0x1480880a0;  1 drivers
v0x6000007d6d00_0 .var "addr_reg", 19 0;
v0x6000007d6d90_0 .var "alu_result", 127 0;
v0x6000007d6e20_0 .net "clk", 0 0, v0x6000007d0c60_0;  1 drivers
v0x6000007d6eb0_0 .net "cmd", 127 0, v0x6000007d0cf0_0;  1 drivers
v0x6000007d6f40_0 .net "cmd_done", 0 0, L_0x600001ed00e0;  alias, 1 drivers
v0x6000007d6fd0_0 .net "cmd_ready", 0 0, L_0x6000004d5ea0;  alias, 1 drivers
v0x6000007d7060_0 .var "cmd_reg", 127 0;
v0x6000007d70f0_0 .net "cmd_valid", 0 0, v0x6000007d0ea0_0;  1 drivers
v0x6000007d7180_0 .net "count", 15 0, L_0x6000004d5b80;  1 drivers
v0x6000007d7210_0 .var "count_reg", 15 0;
v0x6000007d72a0_0 .var "done_reg", 0 0;
v0x6000007d7330_0 .var "elem_count", 15 0;
v0x6000007d73c0_0 .net "imm", 15 0, L_0x6000004d4500;  1 drivers
v0x6000007d7450_0 .var "imm_reg", 15 0;
v0x6000007d74e0_0 .var/i "lane", 31 0;
v0x6000007d7570 .array "lane_a", 7 0;
v0x6000007d7570_0 .net v0x6000007d7570 0, 15 0, L_0x6000004d5860; 1 drivers
v0x6000007d7570_1 .net v0x6000007d7570 1, 15 0, L_0x6000004d4000; 1 drivers
v0x6000007d7570_2 .net v0x6000007d7570 2, 15 0, L_0x6000004d4140; 1 drivers
v0x6000007d7570_3 .net v0x6000007d7570 3, 15 0, L_0x6000004d4be0; 1 drivers
v0x6000007d7570_4 .net v0x6000007d7570 4, 15 0, L_0x6000004d4aa0; 1 drivers
v0x6000007d7570_5 .net v0x6000007d7570 5, 15 0, L_0x6000004d4960; 1 drivers
v0x6000007d7570_6 .net v0x6000007d7570 6, 15 0, L_0x6000004d4820; 1 drivers
v0x6000007d7570_7 .net v0x6000007d7570 7, 15 0, L_0x6000004d46e0; 1 drivers
v0x6000007d7600 .array "lane_b", 7 0;
v0x6000007d7600_0 .net v0x6000007d7600 0, 15 0, L_0x6000004d5900; 1 drivers
v0x6000007d7600_1 .net v0x6000007d7600 1, 15 0, L_0x6000004d40a0; 1 drivers
v0x6000007d7600_2 .net v0x6000007d7600 2, 15 0, L_0x6000004d41e0; 1 drivers
v0x6000007d7600_3 .net v0x6000007d7600 3, 15 0, L_0x6000004d4c80; 1 drivers
v0x6000007d7600_4 .net v0x6000007d7600 4, 15 0, L_0x6000004d4b40; 1 drivers
v0x6000007d7600_5 .net v0x6000007d7600 5, 15 0, L_0x6000004d4a00; 1 drivers
v0x6000007d7600_6 .net v0x6000007d7600 6, 15 0, L_0x6000004d48c0; 1 drivers
v0x6000007d7600_7 .net v0x6000007d7600 7, 15 0, L_0x6000004d4780; 1 drivers
v0x6000007d7690 .array "lane_result", 7 0, 15 0;
v0x6000007d7720_0 .net "mem_addr", 19 0, L_0x6000004d5ae0;  1 drivers
v0x6000007d77b0_0 .var "mem_addr_reg", 19 0;
v0x6000007d7840_0 .net "opcode", 7 0, L_0x6000004d45a0;  1 drivers
v0x6000007d78d0_0 .var "reduce_result", 15 0;
v0x6000007d7960 .array "reduce_tree", 31 0, 15 0;
v0x6000007d79f0_0 .net "rst_n", 0 0, v0x6000007d0fc0_0;  1 drivers
v0x6000007d7a80_0 .net "sram_addr", 19 0, L_0x600001ed0150;  alias, 1 drivers
v0x6000007d7b10_0 .var "sram_addr_reg", 19 0;
v0x6000007d7ba0_0 .net "sram_rdata", 127 0, v0x6000007d10e0_0;  1 drivers
v0x6000007d7c30_0 .net "sram_re", 0 0, L_0x600001ed0930;  alias, 1 drivers
v0x6000007d7cc0_0 .var "sram_re_reg", 0 0;
v0x6000007d7d50_0 .net "sram_ready", 0 0, v0x6000007d1200_0;  1 drivers
v0x6000007d7de0_0 .net "sram_wdata", 127 0, L_0x600001ed01c0;  alias, 1 drivers
v0x6000007d7e70_0 .var "sram_wdata_reg", 127 0;
v0x6000007d7f00_0 .net "sram_we", 0 0, L_0x600001ed08c0;  alias, 1 drivers
v0x6000007d0000_0 .var "sram_we_reg", 0 0;
v0x6000007d0090_0 .var/i "stage", 31 0;
v0x6000007d0120_0 .var "state", 2 0;
v0x6000007d01b0_0 .net "subop", 7 0, L_0x6000004d4640;  1 drivers
v0x6000007d0240_0 .var "subop_reg", 7 0;
v0x6000007d02d0_0 .net "vd", 4 0, L_0x6000004d4460;  1 drivers
v0x6000007d0360_0 .var "vd_reg", 4 0;
v0x6000007d03f0 .array "vrf", 31 0, 127 0;
v0x6000007d0480_0 .net "vs1", 4 0, L_0x6000004d59a0;  1 drivers
v0x6000007d0510_0 .net "vs1_data", 127 0, L_0x600001ed0bd0;  1 drivers
v0x6000007d05a0_0 .var "vs1_reg", 4 0;
v0x6000007d0630_0 .net "vs2", 4 0, L_0x6000004d5a40;  1 drivers
v0x6000007d06c0_0 .net "vs2_data", 127 0, L_0x600001ed0070;  1 drivers
v0x6000007d0750_0 .var "vs2_reg", 4 0;
E_0x6000020ce1c0/0 .event negedge, v0x6000007d79f0_0;
E_0x6000020ce1c0/1 .event posedge, v0x6000007d6e20_0;
E_0x6000020ce1c0 .event/or E_0x6000020ce1c0/0, E_0x6000020ce1c0/1;
E_0x6000020ce200/0 .event anyedge, v0x6000007d7570_0, v0x6000007d7570_1, v0x6000007d7570_2, v0x6000007d7570_3;
E_0x6000020ce200/1 .event anyedge, v0x6000007d7570_4, v0x6000007d7570_5, v0x6000007d7570_6, v0x6000007d7570_7;
v0x6000007d7960_0 .array/port v0x6000007d7960, 0;
v0x6000007d7960_1 .array/port v0x6000007d7960, 1;
v0x6000007d7960_2 .array/port v0x6000007d7960, 2;
E_0x6000020ce200/2 .event anyedge, v0x6000007d0240_0, v0x6000007d7960_0, v0x6000007d7960_1, v0x6000007d7960_2;
v0x6000007d7960_3 .array/port v0x6000007d7960, 3;
v0x6000007d7960_4 .array/port v0x6000007d7960, 4;
v0x6000007d7960_5 .array/port v0x6000007d7960, 5;
v0x6000007d7960_6 .array/port v0x6000007d7960, 6;
E_0x6000020ce200/3 .event anyedge, v0x6000007d7960_3, v0x6000007d7960_4, v0x6000007d7960_5, v0x6000007d7960_6;
v0x6000007d7960_7 .array/port v0x6000007d7960, 7;
v0x6000007d7960_8 .array/port v0x6000007d7960, 8;
v0x6000007d7960_9 .array/port v0x6000007d7960, 9;
v0x6000007d7960_10 .array/port v0x6000007d7960, 10;
E_0x6000020ce200/4 .event anyedge, v0x6000007d7960_7, v0x6000007d7960_8, v0x6000007d7960_9, v0x6000007d7960_10;
v0x6000007d7960_11 .array/port v0x6000007d7960, 11;
v0x6000007d7960_12 .array/port v0x6000007d7960, 12;
v0x6000007d7960_13 .array/port v0x6000007d7960, 13;
v0x6000007d7960_14 .array/port v0x6000007d7960, 14;
E_0x6000020ce200/5 .event anyedge, v0x6000007d7960_11, v0x6000007d7960_12, v0x6000007d7960_13, v0x6000007d7960_14;
v0x6000007d7960_15 .array/port v0x6000007d7960, 15;
v0x6000007d7960_16 .array/port v0x6000007d7960, 16;
v0x6000007d7960_17 .array/port v0x6000007d7960, 17;
v0x6000007d7960_18 .array/port v0x6000007d7960, 18;
E_0x6000020ce200/6 .event anyedge, v0x6000007d7960_15, v0x6000007d7960_16, v0x6000007d7960_17, v0x6000007d7960_18;
v0x6000007d7960_19 .array/port v0x6000007d7960, 19;
v0x6000007d7960_20 .array/port v0x6000007d7960, 20;
v0x6000007d7960_21 .array/port v0x6000007d7960, 21;
v0x6000007d7960_22 .array/port v0x6000007d7960, 22;
E_0x6000020ce200/7 .event anyedge, v0x6000007d7960_19, v0x6000007d7960_20, v0x6000007d7960_21, v0x6000007d7960_22;
v0x6000007d7960_23 .array/port v0x6000007d7960, 23;
v0x6000007d7960_24 .array/port v0x6000007d7960, 24;
v0x6000007d7960_25 .array/port v0x6000007d7960, 25;
v0x6000007d7960_26 .array/port v0x6000007d7960, 26;
E_0x6000020ce200/8 .event anyedge, v0x6000007d7960_23, v0x6000007d7960_24, v0x6000007d7960_25, v0x6000007d7960_26;
v0x6000007d7960_27 .array/port v0x6000007d7960, 27;
v0x6000007d7960_28 .array/port v0x6000007d7960, 28;
v0x6000007d7960_29 .array/port v0x6000007d7960, 29;
v0x6000007d7960_30 .array/port v0x6000007d7960, 30;
E_0x6000020ce200/9 .event anyedge, v0x6000007d7960_27, v0x6000007d7960_28, v0x6000007d7960_29, v0x6000007d7960_30;
v0x6000007d7960_31 .array/port v0x6000007d7960, 31;
E_0x6000020ce200/10 .event anyedge, v0x6000007d7960_31;
E_0x6000020ce200 .event/or E_0x6000020ce200/0, E_0x6000020ce200/1, E_0x6000020ce200/2, E_0x6000020ce200/3, E_0x6000020ce200/4, E_0x6000020ce200/5, E_0x6000020ce200/6, E_0x6000020ce200/7, E_0x6000020ce200/8, E_0x6000020ce200/9, E_0x6000020ce200/10;
L_0x6000004d5860 .part L_0x600001ed0bd0, 0, 16;
L_0x6000004d5900 .part L_0x600001ed0070, 0, 16;
L_0x6000004d4000 .part L_0x600001ed0bd0, 16, 16;
L_0x6000004d40a0 .part L_0x600001ed0070, 16, 16;
L_0x6000004d4140 .part L_0x600001ed0bd0, 32, 16;
L_0x6000004d41e0 .part L_0x600001ed0070, 32, 16;
L_0x6000004d4be0 .part L_0x600001ed0bd0, 48, 16;
L_0x6000004d4c80 .part L_0x600001ed0070, 48, 16;
L_0x6000004d4aa0 .part L_0x600001ed0bd0, 64, 16;
L_0x6000004d4b40 .part L_0x600001ed0070, 64, 16;
L_0x6000004d4960 .part L_0x600001ed0bd0, 80, 16;
L_0x6000004d4a00 .part L_0x600001ed0070, 80, 16;
L_0x6000004d4820 .part L_0x600001ed0bd0, 96, 16;
L_0x6000004d48c0 .part L_0x600001ed0070, 96, 16;
L_0x6000004d46e0 .part L_0x600001ed0bd0, 112, 16;
L_0x6000004d4780 .part L_0x600001ed0070, 112, 16;
L_0x6000004d45a0 .part v0x6000007d0cf0_0, 120, 8;
L_0x6000004d4640 .part v0x6000007d0cf0_0, 112, 8;
L_0x6000004d4460 .part v0x6000007d0cf0_0, 107, 5;
L_0x6000004d59a0 .part v0x6000007d0cf0_0, 102, 5;
L_0x6000004d5a40 .part v0x6000007d0cf0_0, 97, 5;
L_0x6000004d4500 .part v0x6000007d0cf0_0, 32, 16;
L_0x6000004d5ae0 .part v0x6000007d0cf0_0, 76, 20;
L_0x6000004d5b80 .part v0x6000007d0cf0_0, 48, 16;
L_0x6000004d5c20 .array/port v0x6000007d03f0, L_0x6000004d5cc0;
L_0x6000004d5cc0 .concat [ 5 2 0 0], v0x6000007d05a0_0, L_0x148088010;
L_0x6000004d5d60 .array/port v0x6000007d03f0, L_0x6000004d5e00;
L_0x6000004d5e00 .concat [ 5 2 0 0], v0x6000007d0750_0, L_0x148088058;
L_0x6000004d5ea0 .cmp/eq 3, v0x6000007d0120_0, L_0x1480880a0;
S_0x142e09c30 .scope generate, "lane_extract[0]" "lane_extract[0]" 4 137, 4 137 0, S_0x142e04b10;
 .timescale 0 0;
P_0x6000020ce240 .param/l "i" 1 4 137, +C4<00>;
v0x6000007d7690_0 .array/port v0x6000007d7690, 0;
v0x6000007d7690_1 .array/port v0x6000007d7690, 1;
v0x6000007d7690_2 .array/port v0x6000007d7690, 2;
v0x6000007d7690_3 .array/port v0x6000007d7690, 3;
E_0x6000020ce2c0/0 .event anyedge, v0x6000007d7690_0, v0x6000007d7690_1, v0x6000007d7690_2, v0x6000007d7690_3;
v0x6000007d7690_4 .array/port v0x6000007d7690, 4;
v0x6000007d7690_5 .array/port v0x6000007d7690, 5;
v0x6000007d7690_6 .array/port v0x6000007d7690, 6;
v0x6000007d7690_7 .array/port v0x6000007d7690, 7;
E_0x6000020ce2c0/1 .event anyedge, v0x6000007d7690_4, v0x6000007d7690_5, v0x6000007d7690_6, v0x6000007d7690_7;
E_0x6000020ce2c0 .event/or E_0x6000020ce2c0/0, E_0x6000020ce2c0/1;
E_0x6000020ce340/0 .event anyedge, v0x6000007d0240_0, v0x6000007d7570_0, v0x6000007d7570_1, v0x6000007d7570_2;
E_0x6000020ce340/1 .event anyedge, v0x6000007d7570_3, v0x6000007d7570_4, v0x6000007d7570_5, v0x6000007d7570_6;
E_0x6000020ce340/2 .event anyedge, v0x6000007d7570_7, v0x6000007d7600_0, v0x6000007d7600_1, v0x6000007d7600_2;
E_0x6000020ce340/3 .event anyedge, v0x6000007d7600_3, v0x6000007d7600_4, v0x6000007d7600_5, v0x6000007d7600_6;
E_0x6000020ce340/4 .event anyedge, v0x6000007d7600_7, v0x6000007d7450_0;
E_0x6000020ce340 .event/or E_0x6000020ce340/0, E_0x6000020ce340/1, E_0x6000020ce340/2, E_0x6000020ce340/3, E_0x6000020ce340/4;
S_0x142e09da0 .scope generate, "lane_extract[1]" "lane_extract[1]" 4 137, 4 137 0, S_0x142e04b10;
 .timescale 0 0;
P_0x6000020ce380 .param/l "i" 1 4 137, +C4<01>;
S_0x142e17620 .scope generate, "lane_extract[2]" "lane_extract[2]" 4 137, 4 137 0, S_0x142e04b10;
 .timescale 0 0;
P_0x6000020ce400 .param/l "i" 1 4 137, +C4<010>;
S_0x142e17790 .scope generate, "lane_extract[3]" "lane_extract[3]" 4 137, 4 137 0, S_0x142e04b10;
 .timescale 0 0;
P_0x6000020ce480 .param/l "i" 1 4 137, +C4<011>;
S_0x142e17900 .scope generate, "lane_extract[4]" "lane_extract[4]" 4 137, 4 137 0, S_0x142e04b10;
 .timescale 0 0;
P_0x6000020ce540 .param/l "i" 1 4 137, +C4<0100>;
S_0x142e13b70 .scope generate, "lane_extract[5]" "lane_extract[5]" 4 137, 4 137 0, S_0x142e04b10;
 .timescale 0 0;
P_0x6000020ce5c0 .param/l "i" 1 4 137, +C4<0101>;
S_0x142e13ce0 .scope generate, "lane_extract[6]" "lane_extract[6]" 4 137, 4 137 0, S_0x142e04b10;
 .timescale 0 0;
P_0x6000020ce640 .param/l "i" 1 4 137, +C4<0110>;
S_0x142e13e50 .scope generate, "lane_extract[7]" "lane_extract[7]" 4 137, 4 137 0, S_0x142e04b10;
 .timescale 0 0;
P_0x6000020ce6c0 .param/l "i" 1 4 137, +C4<0111>;
S_0x142e141c0 .scope task, "init_vrf" "init_vrf" 3 70, 3 70 0, S_0x142e1a790;
 .timescale -9 -12;
v0x6000007d07e0_0 .var/i "k", 31 0;
TD_tb_vector_unit.init_vrf ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007d07e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x6000007d07e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x6000007d07e0_0;
    %store/vec4a v0x6000007d03f0, 4, 0;
    %load/vec4 v0x6000007d07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007d07e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x142e14330 .scope task, "issue_cmd" "issue_cmd" 3 57, 3 57 0, S_0x142e1a790;
 .timescale -9 -12;
v0x6000007d0870_0 .var "c", 127 0;
E_0x6000020ce800 .event posedge, v0x6000007d6e20_0;
TD_tb_vector_unit.issue_cmd ;
    %load/vec4 v0x6000007d0870_0;
    %store/vec4 v0x6000007d0cf0_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000007d0ea0_0, 0, 1;
    %wait E_0x6000020ce800;
T_1.2 ;
    %load/vec4 v0x6000007d0e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.3, 8;
    %wait E_0x6000020ce800;
    %jmp T_1.2;
T_1.3 ;
    %wait E_0x6000020ce800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007d0ea0_0, 0, 1;
T_1.4 ;
    %load/vec4 v0x6000007d0d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %wait E_0x6000020ce800;
    %jmp T_1.4;
T_1.5 ;
    %wait E_0x6000020ce800;
    %end;
S_0x142e144a0 .scope function.vec4.s128, "make_cmd" "make_cmd" 3 44, 3 44 0, S_0x142e1a790;
 .timescale -9 -12;
; Variable make_cmd is vec4 return value of scope S_0x142e144a0
v0x6000007d0990_0 .var "subop", 7 0;
v0x6000007d0a20_0 .var "vd", 4 0;
v0x6000007d0ab0_0 .var "vs1", 4 0;
v0x6000007d0b40_0 .var "vs2", 4 0;
TD_tb_vector_unit.make_cmd ;
    %pushi/vec4 0, 0, 128;
    %ret/vec4 0, 0, 128;  Assign to make_cmd (store_vec4_to_lval)
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000007d0990_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000007d0a20_0;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000007d0ab0_0;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000007d0b40_0;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_cmd (store_vec4_to_lval)
    %end;
S_0x142e14610 .scope task, "print_vreg" "print_vreg" 3 77, 3 77 0, S_0x142e1a790;
 .timescale -9 -12;
v0x6000007d0bd0_0 .var "idx", 4 0;
TD_tb_vector_unit.print_vreg ;
    %load/vec4 v0x6000007d0bd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000007d03f0, 4;
    %parti/s 16, 112, 8;
    %load/vec4 v0x6000007d0bd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000007d03f0, 4;
    %parti/s 16, 96, 8;
    %load/vec4 v0x6000007d0bd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000007d03f0, 4;
    %parti/s 16, 80, 8;
    %load/vec4 v0x6000007d0bd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000007d03f0, 4;
    %parti/s 16, 64, 8;
    %load/vec4 v0x6000007d0bd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000007d03f0, 4;
    %parti/s 16, 48, 7;
    %load/vec4 v0x6000007d0bd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000007d03f0, 4;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000007d0bd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000007d03f0, 4;
    %parti/s 16, 16, 6;
    %load/vec4 v0x6000007d0bd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000007d03f0, 4;
    %parti/s 16, 0, 2;
    %vpi_call/w 3 80 "$display", "    V%0d = [%d, %d, %d, %d, %d, %d, %d, %d]", v0x6000007d0bd0_0, S<7,vec4,s16>, S<6,vec4,s16>, S<5,vec4,s16>, S<4,vec4,s16>, S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {8 0 0};
    %end;
    .scope S_0x142e09c30;
T_4 ;
    %wait E_0x6000020ce340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %load/vec4 v0x6000007d0240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_4.9;
T_4.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_4.9;
T_4.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_4.9;
T_4.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_4.9;
T_4.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_4.9;
T_4.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_4.9;
T_4.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x6000007d7450_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x142e09c30;
T_5 ;
    %wait E_0x6000020ce2c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7690, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007d6d90_0, 4, 16;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x142e09da0;
T_6 ;
    %wait E_0x6000020ce340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %load/vec4 v0x6000007d0240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_6.9;
T_6.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_6.9;
T_6.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_6.9;
T_6.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_6.9;
T_6.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_6.9;
T_6.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_6.9;
T_6.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x6000007d7450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x142e09da0;
T_7 ;
    %wait E_0x6000020ce2c0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7690, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007d6d90_0, 4, 16;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x142e17620;
T_8 ;
    %wait E_0x6000020ce340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %load/vec4 v0x6000007d0240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_8.9;
T_8.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_8.9;
T_8.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_8.9;
T_8.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_8.9;
T_8.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_8.9;
T_8.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_8.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_8.13, 8;
T_8.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_8.13, 8;
 ; End of false expr.
    %blend;
T_8.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_8.9;
T_8.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x6000007d7450_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x142e17620;
T_9 ;
    %wait E_0x6000020ce2c0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7690, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007d6d90_0, 4, 16;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x142e17790;
T_10 ;
    %wait E_0x6000020ce340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %load/vec4 v0x6000007d0240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_10.9;
T_10.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_10.9;
T_10.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_10.9;
T_10.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_10.9;
T_10.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_10.9;
T_10.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_10.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_10.13, 8;
T_10.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_10.13, 8;
 ; End of false expr.
    %blend;
T_10.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_10.9;
T_10.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_10.9;
T_10.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x6000007d7450_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x142e17790;
T_11 ;
    %wait E_0x6000020ce2c0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7690, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007d6d90_0, 4, 16;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x142e17900;
T_12 ;
    %wait E_0x6000020ce340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %load/vec4 v0x6000007d0240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_12.9;
T_12.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_12.9;
T_12.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_12.9;
T_12.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_12.9;
T_12.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_12.9;
T_12.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_12.13, 8;
T_12.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_12.13, 8;
 ; End of false expr.
    %blend;
T_12.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_12.9;
T_12.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_12.9;
T_12.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x6000007d7450_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x142e17900;
T_13 ;
    %wait E_0x6000020ce2c0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7690, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007d6d90_0, 4, 16;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x142e13b70;
T_14 ;
    %wait E_0x6000020ce340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %load/vec4 v0x6000007d0240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_14.9;
T_14.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_14.9;
T_14.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_14.9;
T_14.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_14.9;
T_14.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_14.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_14.11, 8;
T_14.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_14.11, 8;
 ; End of false expr.
    %blend;
T_14.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_14.9;
T_14.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_14.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_14.13, 8;
T_14.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_14.13, 8;
 ; End of false expr.
    %blend;
T_14.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_14.9;
T_14.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_14.9;
T_14.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x6000007d7450_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x142e13b70;
T_15 ;
    %wait E_0x6000020ce2c0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7690, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007d6d90_0, 4, 16;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x142e13ce0;
T_16 ;
    %wait E_0x6000020ce340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %load/vec4 v0x6000007d0240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_16.9;
T_16.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_16.9;
T_16.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_16.9;
T_16.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_16.9;
T_16.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_16.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_16.11, 8;
T_16.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_16.11, 8;
 ; End of false expr.
    %blend;
T_16.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_16.9;
T_16.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_16.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_16.13, 8;
T_16.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_16.13, 8;
 ; End of false expr.
    %blend;
T_16.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_16.9;
T_16.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_16.9;
T_16.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v0x6000007d7450_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x142e13ce0;
T_17 ;
    %wait E_0x6000020ce2c0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7690, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007d6d90_0, 4, 16;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x142e13e50;
T_18 ;
    %wait E_0x6000020ce340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %load/vec4 v0x6000007d0240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_18.9;
T_18.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_18.9;
T_18.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_18.9;
T_18.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7600, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_18.9;
T_18.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_18.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_18.11, 8;
T_18.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_18.11, 8;
 ; End of false expr.
    %blend;
T_18.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_18.9;
T_18.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_18.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_18.13, 8;
T_18.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %jmp/0 T_18.13, 8;
 ; End of false expr.
    %blend;
T_18.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_18.9;
T_18.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_18.9;
T_18.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_18.9;
T_18.7 ;
    %load/vec4 v0x6000007d7450_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d7690, 4, 0;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x142e13e50;
T_19 ;
    %wait E_0x6000020ce2c0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7690, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000007d6d90_0, 4, 16;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x142e04b10;
T_20 ;
    %wait E_0x6000020ce200;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007d74e0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x6000007d74e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.1, 5;
    %ix/getv/s 4, v0x6000007d74e0_0;
    %load/vec4a v0x6000007d7570, 4;
    %ix/getv/s 4, v0x6000007d74e0_0;
    %store/vec4a v0x6000007d7960, 4, 0;
    %load/vec4 v0x6000007d74e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007d74e0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000007d0090_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x6000007d0090_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007d74e0_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x6000007d74e0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x6000007d0090_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_20.5, 5;
    %load/vec4 v0x6000007d0240_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %load/vec4 v0x6000007d0090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007d7960, 4;
    %load/vec4 v0x6000007d0090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000007d7960, 4, 0;
    %jmp T_20.10;
T_20.6 ;
    %load/vec4 v0x6000007d0090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007d7960, 4;
    %load/vec4 v0x6000007d0090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007d7960, 4;
    %add;
    %load/vec4 v0x6000007d0090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000007d7960, 4, 0;
    %jmp T_20.10;
T_20.7 ;
    %load/vec4 v0x6000007d0090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007d7960, 4;
    %load/vec4 v0x6000007d0090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007d7960, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_20.11, 8;
    %load/vec4 v0x6000007d0090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007d7960, 4;
    %jmp/1 T_20.12, 8;
T_20.11 ; End of true expr.
    %load/vec4 v0x6000007d0090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007d7960, 4;
    %jmp/0 T_20.12, 8;
 ; End of false expr.
    %blend;
T_20.12;
    %load/vec4 v0x6000007d0090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000007d7960, 4, 0;
    %jmp T_20.10;
T_20.8 ;
    %load/vec4 v0x6000007d0090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007d7960, 4;
    %load/vec4 v0x6000007d0090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007d7960, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_20.13, 8;
    %load/vec4 v0x6000007d0090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007d7960, 4;
    %jmp/1 T_20.14, 8;
T_20.13 ; End of true expr.
    %load/vec4 v0x6000007d0090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000007d7960, 4;
    %jmp/0 T_20.14, 8;
 ; End of false expr.
    %blend;
T_20.14;
    %load/vec4 v0x6000007d0090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000007d74e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000007d7960, 4, 0;
    %jmp T_20.10;
T_20.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000007d74e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007d74e0_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %load/vec4 v0x6000007d0090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007d0090_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d7960, 4;
    %store/vec4 v0x6000007d78d0_0, 0, 16;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x142e04b10;
T_21 ;
    %wait E_0x6000020ce1c0;
    %load/vec4 v0x6000007d79f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000007d7060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000007d7330_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000007d6d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007d0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007d7cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007d72a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000007d0240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000007d0360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000007d05a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000007d0750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000007d7450_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000007d77b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000007d7210_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007d0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007d7cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000007d72a0_0, 0;
    %load/vec4 v0x6000007d0120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
    %jmp T_21.10;
T_21.2 ;
    %load/vec4 v0x6000007d70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %load/vec4 v0x6000007d6eb0_0;
    %assign/vec4 v0x6000007d7060_0, 0;
    %load/vec4 v0x6000007d01b0_0;
    %assign/vec4 v0x6000007d0240_0, 0;
    %load/vec4 v0x6000007d02d0_0;
    %assign/vec4 v0x6000007d0360_0, 0;
    %load/vec4 v0x6000007d0480_0;
    %assign/vec4 v0x6000007d05a0_0, 0;
    %load/vec4 v0x6000007d0630_0;
    %assign/vec4 v0x6000007d0750_0, 0;
    %load/vec4 v0x6000007d73c0_0;
    %assign/vec4 v0x6000007d7450_0, 0;
    %load/vec4 v0x6000007d7720_0;
    %assign/vec4 v0x6000007d77b0_0, 0;
    %load/vec4 v0x6000007d7180_0;
    %assign/vec4 v0x6000007d7210_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
T_21.11 ;
    %jmp T_21.10;
T_21.3 ;
    %load/vec4 v0x6000007d7210_0;
    %assign/vec4 v0x6000007d7330_0, 0;
    %load/vec4 v0x6000007d77b0_0;
    %assign/vec4 v0x6000007d6d00_0, 0;
    %load/vec4 v0x6000007d0240_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
    %jmp T_21.19;
T_21.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007d7cc0_0, 0;
    %load/vec4 v0x6000007d77b0_0;
    %assign/vec4 v0x6000007d7b10_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
    %jmp T_21.19;
T_21.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007d0000_0, 0;
    %load/vec4 v0x6000007d77b0_0;
    %assign/vec4 v0x6000007d7b10_0, 0;
    %load/vec4 v0x6000007d0510_0;
    %assign/vec4 v0x6000007d7e70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
    %jmp T_21.19;
T_21.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
    %jmp T_21.19;
T_21.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
    %jmp T_21.19;
T_21.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
    %jmp T_21.19;
T_21.19 ;
    %pop/vec4 1;
    %jmp T_21.10;
T_21.4 ;
    %load/vec4 v0x6000007d6d90_0;
    %load/vec4 v0x6000007d0360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007d03f0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
    %jmp T_21.10;
T_21.5 ;
    %load/vec4 v0x6000007d7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.20, 8;
    %load/vec4 v0x6000007d0240_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_21.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
    %jmp T_21.23;
T_21.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
T_21.23 ;
T_21.20 ;
    %jmp T_21.10;
T_21.6 ;
    %load/vec4 v0x6000007d7ba0_0;
    %load/vec4 v0x6000007d0360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007d03f0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
    %jmp T_21.10;
T_21.7 ;
    %pushi/vec4 0, 0, 112;
    %load/vec4 v0x6000007d78d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000007d0360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000007d03f0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
    %jmp T_21.10;
T_21.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000007d72a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000007d0120_0, 0;
    %jmp T_21.10;
T_21.10 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x142e1a790;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007d0c60_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x142e1a790;
T_23 ;
    %delay 5000, 0;
    %load/vec4 v0x6000007d0c60_0;
    %inv;
    %store/vec4 v0x6000007d0c60_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x142e1a790;
T_24 ;
    %vpi_call/w 3 96 "$display", "\000" {0 0 0};
    %vpi_call/w 3 97 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 98 "$display", "\342\225\221              Vector Unit Testbench                           \342\225\221" {0 0 0};
    %vpi_call/w 3 99 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007d0fc0_0, 0, 1;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000007d0cf0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007d0ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000007d1200_0, 0, 1;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000007d10e0_0, 0, 128;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000007d0f30_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_24.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.1, 5;
    %jmp/1 T_24.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000020ce800;
    %jmp T_24.0;
T_24.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000007d0fc0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_24.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.3, 5;
    %jmp/1 T_24.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6000020ce800;
    %jmp T_24.2;
T_24.3 ;
    %pop/vec4 1;
    %fork TD_tb_vector_unit.init_vrf, S_0x142e141c0;
    %join;
    %vpi_call/w 3 112 "$display", "\000" {0 0 0};
    %vpi_call/w 3 113 "$display", "[TEST 1] Vector ADD: V2 = V0 + V1" {0 0 0};
    %pushi/vec4 2147512320, 0, 44;
    %concati/vec4 3221266432, 0, 33;
    %concati/vec4 2147508224, 0, 32;
    %concati/vec4 131073, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d03f0, 4, 0;
    %pushi/vec4 2684390400, 0, 41;
    %concati/vec4 4026583040, 0, 33;
    %concati/vec4 2684385280, 0, 32;
    %concati/vec4 1310730, 0, 22;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d03f0, 4, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000007d0bd0_0, 0, 5;
    %fork TD_tb_vector_unit.print_vreg, S_0x142e14610;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6000007d0bd0_0, 0, 5;
    %fork TD_tb_vector_unit.print_vreg, S_0x142e14610;
    %join;
    %pushi/vec4 1, 0, 8;
    %pushi/vec4 2, 0, 5;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6000007d0b40_0, 0, 5;
    %store/vec4 v0x6000007d0ab0_0, 0, 5;
    %store/vec4 v0x6000007d0a20_0, 0, 5;
    %store/vec4 v0x6000007d0990_0, 0, 8;
    %callf/vec4 TD_tb_vector_unit.make_cmd, S_0x142e144a0;
    %store/vec4 v0x6000007d0870_0, 0, 128;
    %fork TD_tb_vector_unit.issue_cmd, S_0x142e14330;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x6000007d0bd0_0, 0, 5;
    %fork TD_tb_vector_unit.print_vreg, S_0x142e14610;
    %join;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d03f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x6000007d13b0_0, 0, 16;
    %load/vec4 v0x6000007d13b0_0;
    %pad/s 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %vpi_call/w 3 124 "$display", "  PASS: V2[0] = %0d (1+10)", v0x6000007d13b0_0 {0 0 0};
    %jmp T_24.5;
T_24.4 ;
    %vpi_call/w 3 125 "$display", "  FAIL: V2[0] = %0d, expected 11", v0x6000007d13b0_0 {0 0 0};
    %load/vec4 v0x6000007d0f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007d0f30_0, 0, 32;
T_24.5 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d03f0, 4;
    %parti/s 16, 112, 8;
    %store/vec4 v0x6000007d13b0_0, 0, 16;
    %load/vec4 v0x6000007d13b0_0;
    %pad/s 32;
    %cmpi/e 88, 0, 32;
    %jmp/0xz  T_24.6, 4;
    %vpi_call/w 3 128 "$display", "  PASS: V2[7] = %0d (8+80)", v0x6000007d13b0_0 {0 0 0};
    %jmp T_24.7;
T_24.6 ;
    %vpi_call/w 3 129 "$display", "  FAIL: V2[7] = %0d, expected 88", v0x6000007d13b0_0 {0 0 0};
    %load/vec4 v0x6000007d0f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007d0f30_0, 0, 32;
T_24.7 ;
    %delay 50000, 0;
    %vpi_call/w 3 136 "$display", "\000" {0 0 0};
    %vpi_call/w 3 137 "$display", "[TEST 2] ReLU: V16 = relu(V5)" {0 0 0};
    %fork TD_tb_vector_unit.init_vrf, S_0x142e141c0;
    %join;
    %pushi/vec4 3758137344, 0, 45;
    %concati/vec4 3221241856, 0, 33;
    %concati/vec4 4294967293, 0, 34;
    %concati/vec4 65531, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d03f0, 4, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x6000007d0bd0_0, 0, 5;
    %fork TD_tb_vector_unit.print_vreg, S_0x142e14610;
    %join;
    %pushi/vec4 16, 0, 8;
    %pushi/vec4 16, 0, 5;
    %pushi/vec4 5, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000007d0b40_0, 0, 5;
    %store/vec4 v0x6000007d0ab0_0, 0, 5;
    %store/vec4 v0x6000007d0a20_0, 0, 5;
    %store/vec4 v0x6000007d0990_0, 0, 8;
    %callf/vec4 TD_tb_vector_unit.make_cmd, S_0x142e144a0;
    %store/vec4 v0x6000007d0870_0, 0, 128;
    %fork TD_tb_vector_unit.issue_cmd, S_0x142e14330;
    %join;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x6000007d0bd0_0, 0, 5;
    %fork TD_tb_vector_unit.print_vreg, S_0x142e14610;
    %join;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d03f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x6000007d13b0_0, 0, 16;
    %load/vec4 v0x6000007d13b0_0;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.8, 4;
    %vpi_call/w 3 147 "$display", "  PASS: relu(-5) = 0" {0 0 0};
    %jmp T_24.9;
T_24.8 ;
    %vpi_call/w 3 148 "$display", "  FAIL: relu(-5) = %0d, expected 0", v0x6000007d13b0_0 {0 0 0};
    %load/vec4 v0x6000007d0f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007d0f30_0, 0, 32;
T_24.9 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d03f0, 4;
    %parti/s 16, 112, 8;
    %store/vec4 v0x6000007d13b0_0, 0, 16;
    %load/vec4 v0x6000007d13b0_0;
    %pad/s 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_24.10, 4;
    %vpi_call/w 3 151 "$display", "  PASS: relu(7) = 7" {0 0 0};
    %jmp T_24.11;
T_24.10 ;
    %vpi_call/w 3 152 "$display", "  FAIL: relu(7) = %0d, expected 7", v0x6000007d13b0_0 {0 0 0};
    %load/vec4 v0x6000007d0f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007d0f30_0, 0, 32;
T_24.11 ;
    %delay 50000, 0;
    %vpi_call/w 3 159 "$display", "\000" {0 0 0};
    %vpi_call/w 3 160 "$display", "[TEST 3] Reduction SUM: V0 = sum(V3)" {0 0 0};
    %fork TD_tb_vector_unit.init_vrf, S_0x142e141c0;
    %join;
    %pushi/vec4 2147512320, 0, 44;
    %concati/vec4 3221266432, 0, 33;
    %concati/vec4 2147508224, 0, 32;
    %concati/vec4 131073, 0, 19;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d03f0, 4, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x6000007d0bd0_0, 0, 5;
    %fork TD_tb_vector_unit.print_vreg, S_0x142e14610;
    %join;
    %pushi/vec4 32, 0, 8;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000007d0b40_0, 0, 5;
    %store/vec4 v0x6000007d0ab0_0, 0, 5;
    %store/vec4 v0x6000007d0a20_0, 0, 5;
    %store/vec4 v0x6000007d0990_0, 0, 8;
    %callf/vec4 TD_tb_vector_unit.make_cmd, S_0x142e144a0;
    %store/vec4 v0x6000007d0870_0, 0, 128;
    %fork TD_tb_vector_unit.issue_cmd, S_0x142e14330;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000007d0bd0_0, 0, 5;
    %fork TD_tb_vector_unit.print_vreg, S_0x142e14610;
    %join;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d03f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x6000007d13b0_0, 0, 16;
    %load/vec4 v0x6000007d13b0_0;
    %pad/s 32;
    %cmpi/e 36, 0, 32;
    %jmp/0xz  T_24.12, 4;
    %vpi_call/w 3 170 "$display", "  PASS: sum([1..8]) = %0d", v0x6000007d13b0_0 {0 0 0};
    %jmp T_24.13;
T_24.12 ;
    %vpi_call/w 3 171 "$display", "  FAIL: sum = %0d, expected 36", v0x6000007d13b0_0 {0 0 0};
    %load/vec4 v0x6000007d0f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007d0f30_0, 0, 32;
T_24.13 ;
    %delay 50000, 0;
    %vpi_call/w 3 178 "$display", "\000" {0 0 0};
    %vpi_call/w 3 179 "$display", "[TEST 4] Vector ZERO: V20 = 0" {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000007d03f0, 4, 0;
    %vpi_call/w 3 182 "$display", "    Before: V20 = %h", &A<v0x6000007d03f0, 20> {0 0 0};
    %pushi/vec4 52, 0, 8;
    %pushi/vec4 20, 0, 5;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x6000007d0b40_0, 0, 5;
    %store/vec4 v0x6000007d0ab0_0, 0, 5;
    %store/vec4 v0x6000007d0a20_0, 0, 5;
    %store/vec4 v0x6000007d0990_0, 0, 8;
    %callf/vec4 TD_tb_vector_unit.make_cmd, S_0x142e144a0;
    %store/vec4 v0x6000007d0870_0, 0, 128;
    %fork TD_tb_vector_unit.issue_cmd, S_0x142e14330;
    %join;
    %vpi_call/w 3 186 "$display", "    After:  V20 = %h", &A<v0x6000007d03f0, 20> {0 0 0};
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000007d03f0, 4;
    %cmpi/e 0, 0, 128;
    %jmp/0xz  T_24.14, 4;
    %vpi_call/w 3 187 "$display", "  PASS: V20 zeroed" {0 0 0};
    %jmp T_24.15;
T_24.14 ;
    %vpi_call/w 3 188 "$display", "  FAIL: V20 not zero" {0 0 0};
    %load/vec4 v0x6000007d0f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000007d0f30_0, 0, 32;
T_24.15 ;
    %delay 100000, 0;
    %vpi_call/w 3 194 "$display", "\000" {0 0 0};
    %vpi_call/w 3 195 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %load/vec4 v0x6000007d0f30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.16, 4;
    %vpi_call/w 3 197 "$display", ">>> ALL TESTS PASSED! <<<" {0 0 0};
    %jmp T_24.17;
T_24.16 ;
    %vpi_call/w 3 199 "$display", ">>> SOME TESTS FAILED <<<" {0 0 0};
    %vpi_call/w 3 200 "$display", "    Errors: %0d", v0x6000007d0f30_0 {0 0 0};
T_24.17 ;
    %vpi_call/w 3 202 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 203 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x142e1a790;
T_25 ;
    %delay 50000000, 0;
    %vpi_call/w 3 206 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_vector_unit.v";
    "rtl/core/vector_unit.v";
