// Seed: 3771819040
module module_0 (
    input tri id_0,
    output supply0 id_1
);
  assign id_1 = 1'b0;
  assign module_1.type_0 = 0;
  wire id_3;
  nmos (1, id_1, 1'b0, id_1);
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    output supply1 id_4,
    output supply0 id_5,
    input wor id_6,
    input wire id_7,
    inout tri id_8,
    input wor id_9,
    output logic id_10,
    output tri1 id_11,
    input tri id_12,
    input wand id_13,
    input logic id_14,
    output supply1 id_15,
    input wand id_16
);
  always @(*) begin : LABEL_0
    if ({1{1}}) id_10 <= id_14;
  end
  assign id_5 = 1;
  module_0 modCall_1 (
      id_6,
      id_11
  );
endmodule
