`timescale 1ns/1ps
// ============================================
// BearCore-V with Basic Interrupt Support
// ============================================
// ç¬¬ä¸€æ­¥ï¼šå…ˆæ·»åŠ æœ€åŸºæœ¬çš„ä¸­æ–­æ”¯æŒï¼Œä¸ç ´åç°æœ‰åŠŸèƒ½
// ============================================

module core_with_interrupts(
    input clk,
    input rst_n,
    output uart_tx_o,
    
    // ğŸ†• ä¸­æ–­è¾“å…¥ï¼ˆç®€åŒ–ç‰ˆï¼‰
    input wire external_irq_i,    // å¤–éƒ¨ä¸­æ–­è¾“å…¥
    input wire timer_irq_i        // å®šæ—¶å™¨ä¸­æ–­è¾“å…¥
);

    // --- åŸæœ‰çš„æ‰€æœ‰ä¿¡å·å®šä¹‰ä¿æŒä¸å˜ ---
    // [è¿™é‡Œå¤åˆ¶æ‚¨ç°æœ‰çš„core.vä¸­çš„æ‰€æœ‰ä¿¡å·å®šä¹‰]
    
    // ğŸ†• æ–°å¢ä¸­æ–­ç›¸å…³ä¿¡å·
    wire interrupt_pending;
    wire [4:0] interrupt_cause;
    wire [31:0] interrupt_vector;
    wire global_interrupt_enable;
    wire [31:0] mepc_value;
    wire mret_signal;
    
    // ğŸ†• ç®€æ˜“ä¸­æ–­æ£€æµ‹
    assign interrupt_pending = (timer_irq_i || external_irq_i) && global_interrupt_enable;
    assign interrupt_cause = timer_irq_i ? 5'h07 : 5'h0B; // 7=å®šæ—¶å™¨, 11=å¤–éƒ¨
    
    // --- å®ä¾‹åŒ–ç°æœ‰çš„CSRæ¨¡å— ---
    csr_registers u_csr (
        .clk(clk),
        .rst_n(rst_n),
        
        // CSR å­˜å–æ¥å£ï¼ˆä¿æŒä¸å˜ï¼‰
        .csr_addr(mem_csr_addr),
        .csr_wdata(csr_wdata),
        .csr_we(csr_we),
        .csr_op(mem_csr_op),
        .csr_use_imm(mem_csr_use_imm),
        
        // ğŸ†• ä¸­æ–­æ¥å£
        .irq_i(interrupt_pending),
        .irq_cause_i(interrupt_cause),
        .irq_extra_i(32'h0),
        .irq_enable_o(global_interrupt_enable),
        .irq_vector_o(interrupt_vector),
        
        // ğŸ†• å¼‚å¸¸æ¥å£ï¼ˆæš‚æ—¶ç®€å•å¤„ç†ï¼‰
        .exception_i(1'b0),
        .exception_code_i(4'b0),
        .exception_pc_i(32'b0),
        .exception_addr_i(32'b0),
        
        // ğŸ†• å¤„ç†å™¨çŠ¶æ€
        .pc_i(ex_pc),
        .inst_i(id_inst), // ä½¿ç”¨IDé˜¶æ®µçš„æŒ‡ä»¤
        .mepc_o(mepc_value),
        .mret_o(mret_signal),
        .wfi_o(),
        
        // ğŸ†• å®šæ—¶å™¨æ¥å£
        .mtime_o(),
        .mtime_i(64'b0),
        .mtime_we_i(1'b0),
        
        // åŸæœ‰çš„è¾“å‡ºï¼ˆä¿æŒä¸å˜ï¼‰
        .csr_rdata(csr_rdata),
        .mtvec(),
        .mepc(),
        .mie(),
        .timer_int(),
        .ext_int()
    );
    
    // --- åŸæœ‰çš„æ ¸å¿ƒé€»è¾‘ä¿æŒä¸å˜ ---
    // [è¿™é‡Œå¤åˆ¶æ‚¨ç°æœ‰çš„core.vä¸­çš„æ‰€æœ‰é€»è¾‘]
    
    // ğŸ†• åªåœ¨å…³é”®ä½ç½®æ·»åŠ ä¸­æ–­å¤„ç†é€»è¾‘
    
    // 1. ä¿®æ”¹PCé€‰æ‹©é€»è¾‘ï¼Œæ”¯æŒä¸­æ–­è·³è½¬
    wire [31:0] next_pc_with_interrupt;
    reg interrupt_taken;
    
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            interrupt_taken <= 1'b0;
        end else if (interrupt_pending && !stall) begin
            interrupt_taken <= 1'b1;
        end else if (mret_signal) begin
            interrupt_taken <= 1'b0;
        end
    end
    
    // ç®€å•çš„PCå¤šè·¯é€‰æ‹©å™¨
    assign next_pc_with_interrupt = 
        interrupt_taken ? interrupt_vector :
        mret_signal ? mepc_value :
        pc_next; // åŸæœ‰çš„PCé€»è¾‘
    
    // 2. ä¿®æ”¹æµæ°´çº¿å†²åˆ·é€»è¾‘ï¼Œä¸­æ–­æ—¶å†²åˆ·æµæ°´çº¿
    wire pipeline_flush = interrupt_taken || mret_signal || ex_take_branch;
    
    // 3. ç®€å•çš„è°ƒè¯•è¾“å‡º
    always @(posedge clk) begin
        if (interrupt_taken) begin
            $display("[INTERRUPT] è¿›å…¥ä¸­æ–­å¤„ç†ï¼Œå‘é‡=0x%08hï¼ŒåŸå› =%0d", 
                     interrupt_vector, interrupt_cause);
        end
        if (mret_signal) begin
            $display("[INTERRUPT] ä»ä¸­æ–­è¿”å›ï¼ŒPC=0x%08h", mepc_value);
        end
    end
    
endmodule