# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../project_experiment_1/project_experiment_1.srcs/sources_1/new/SSI_Library.v" \
"../../../../project_experiment_5.srcs/sources_1/new/memory_lib.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
