<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: C:/nxpdrv/LPC1700CMSIS/Drivers/include/lpc17xx_uart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>C:/nxpdrv/LPC1700CMSIS/Drivers/include/lpc17xx_uart.h File Reference</h1>Contains all macro definitions and function prototypes support for UART firmware library on LPC17xx.  
<a href="#_details">More...</a>
<p>
<code>#include &quot;<a class="el" href="_l_p_c17xx_8h_source.html">LPC17xx.h</a>&quot;</code><br>
<code>#include &quot;<a class="el" href="lpc__types_8h_source.html">lpc_types.h</a>&quot;</code><br>

<p>
<a href="lpc17xx__uart_8h_source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___a_b___c_f_g___type.html">UART_AB_CFG_Type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Auto Baudrate mode configuration type definition.  <a href="struct_u_a_r_t___a_b___c_f_g___type.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___c_f_g___type.html">UART_CFG_Type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Configuration Structure definition.  <a href="struct_u_a_r_t___c_f_g___type.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___type.html">UART_FIFO_CFG_Type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART FIFO Configuration Structure definition.  <a href="struct_u_a_r_t___f_i_f_o___c_f_g___type.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1___r_s485___c_t_r_l_c_f_g___type.html">UART1_RS485_CTRLCFG_Type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART1 Full modem - RS485 Control configuration type.  <a href="struct_u_a_r_t1___r_s485___c_t_r_l_c_f_g___type.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___macros.html#g98a009d55ad0d99b3f84391f0552faeb">UART_BLOCKING_TIMEOUT</a>&nbsp;&nbsp;&nbsp;(0xFFFFFFFFUL)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g3b318954fbe283fa5da4dad6990b0b20">UART_ACCEPTED_BAUDRATE_ERROR</a>&nbsp;&nbsp;&nbsp;(3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g06774e65c2ca095c4373122ed9a390b8">UART_RBR_MASKBIT</a>&nbsp;&nbsp;&nbsp;((uint8_t)0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g1592b78e87967ae6a06756679cfc855e">UART_THR_MASKBIT</a>&nbsp;&nbsp;&nbsp;((uint8_t)0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g55a89461d99a43769772276e51a6710a">UART_LOAD_DLL</a>(div)&nbsp;&nbsp;&nbsp;((div) &amp; 0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g85050a24048ffc2de997cd60ea67f9df">UART_DLL_MASKBIT</a>&nbsp;&nbsp;&nbsp;((uint8_t)0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gf4d480e07f82896893e45b572adeffcd">UART_DLM_MASKBIT</a>&nbsp;&nbsp;&nbsp;((uint8_t)0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gc53f4cc36f13edd3fdf7fd9bab1360e2">UART_LOAD_DLM</a>(div)&nbsp;&nbsp;&nbsp;(((div) &gt;&gt; 8) &amp; 0xFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gd6400102a6ec4fa634656b7ef18d1eba">UART_IER_RBRINT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g6ad0b05af9d9599e6ce9dd5521c2aa74">UART_IER_THREINT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g11515e64ac0353023a4b62a9ca5ad0ae">UART_IER_RLSINT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g8c0039a611efc20fc28d344406d3e2cc">UART1_IER_MSINT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g3e1fdb6a9caf561de81d24821cb51f17">UART1_IER_CTSINT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g370755782fbd47ad2c33ad281462bf45">UART_IER_ABEOINT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gc6579cde413efce70ee1103ef278368f">UART_IER_ABTOINT_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g101e57e41855d1262e9d9b747854542f">UART_IER_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x307))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g145046fd9bd1d318acffd4770a7432ec">UART1_IER_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x38F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gb5fadcd32fca709aece83c05f8be1901">UART_IIR_INTSTAT_PEND</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g4441660d2a99f6b17a79eafbfb0424dd">UART_IIR_INTID_RLS</a>&nbsp;&nbsp;&nbsp;((uint32_t)(3&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gc646d8f797f3e71e01f4361997fc581b">UART_IIR_INTID_RDA</a>&nbsp;&nbsp;&nbsp;((uint32_t)(2&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g965ba229214955385f11277549b7ecce">UART_IIR_INTID_CTI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(6&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gfb93160677afbc9c90f7a0baa917a435">UART_IIR_INTID_THRE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g0496801d1096f782e06e6d394836db91">UART1_IIR_INTID_MODEM</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g6f78952aec5835ac753718323b681910">UART_IIR_INTID_MASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(7&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g29b20e73585acb416f112502d29554d7">UART_IIR_FIFO_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(3&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g6ce7f02b02e196d84ef8f6066dd2b9d4">UART_IIR_ABEO_INT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g29486c78b0afdb4b3943defe36d5404c">UART_IIR_ABTO_INT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gd443b74131fa7b7aecf0f1c581172faa">UART_IIR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x3CF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gdec12ecfc7ae1198cee68f2cad982bcb">UART_FCR_FIFO_EN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g246b37ccd6137c0bb51eb32760cb228e">UART_FCR_RX_RS</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g1c1a83fcacf333309330eea460d8a6a6">UART_FCR_TX_RS</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g996e144f7d08cb36aa729f28d74b5801">UART_FCR_DMAMODE_SEL</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gba4b4e15936a075bf5054776fbd59676">UART_FCR_TRG_LEV0</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g264238c2dde9248a73d679c32a74004b">UART_FCR_TRG_LEV1</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g7b655aba90b695210e7ce9f7b00cea89">UART_FCR_TRG_LEV2</a>&nbsp;&nbsp;&nbsp;((uint8_t)(2&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g9e6ef12c7a1f3514d6e30d7548ed3e46">UART_FCR_TRG_LEV3</a>&nbsp;&nbsp;&nbsp;((uint8_t)(3&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2dd6b12c7c237b0a52c6a82698f85b04">UART_FCR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0xCF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g94b76465adbb4fb96c821ef0866cbd0f">UART_TX_FIFO_SIZE</a>&nbsp;&nbsp;&nbsp;(16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2c64fd92092b8ac1e64b6b1204927682">UART_LCR_WLEN5</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g916fcefe6db8651be1cb1c066726381d">UART_LCR_WLEN6</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g7746eb5a2aac4b9f86e97ee82e5e2a10">UART_LCR_WLEN7</a>&nbsp;&nbsp;&nbsp;((uint8_t)(2&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g71ecde192fb0c9facb9ef9c6b77cc687">UART_LCR_WLEN8</a>&nbsp;&nbsp;&nbsp;((uint8_t)(3&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ge18d2dcf0d93727fc4ac3fae1960b1df">UART_LCR_STOPBIT_SEL</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g4fba4b3d639bdfa713d12466d411f57c">UART_LCR_PARITY_EN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g5ef9bdb85d3f5c3823d667190b19bb40">UART_LCR_PARITY_ODD</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g48df31af63d9e3a65b13a32880bb0b36">UART_LCR_PARITY_EVEN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g17566959150e60563687a91817ddf844">UART_LCR_PARITY_F_1</a>&nbsp;&nbsp;&nbsp;((uint8_t)(2&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ga5d9db8e53dae40ddaa70204fa1b60a3">UART_LCR_PARITY_F_0</a>&nbsp;&nbsp;&nbsp;((uint8_t)(3&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2f83aa82aecd63cf457ea423be643d57">UART_LCR_BREAK_EN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gae9c53e30321d4cac13137c66b022e9e">UART_LCR_DLAB_EN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g28e31fe85eeeb124ff6a471978155356">UART_LCR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g8ca301061bda466b0e62ff182938a19e">UART1_MCR_DTR_CTRL</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2e84ce056119e87adccff0b8cec560b1">UART1_MCR_RTS_CTRL</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2c22f6069fc2d3d621cd8b2e578d69a3">UART1_MCR_LOOPB_EN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gfe3631c1413e045686f07f3716e0baed">UART1_MCR_AUTO_RTS_EN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gc7f7f4cc9428e643c0bb4058e7fcb022">UART1_MCR_AUTO_CTS_EN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gfa1c3230af66a8c33f1febd18a1bf320">UART1_MCR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0x0F3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g3d83de31d722cd373ee69a2a38aaed43">UART_LSR_RDR</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g85c4312a700f6033bf0a075ae41de57c">UART_LSR_OE</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g3ae0ee26be22b855aa08d68a2801d3d2">UART_LSR_PE</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g18b1661d7c37ab40c9310311dd4f647d">UART_LSR_FE</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gaca4bb43e62c7085534b67576e1ddbeb">UART_LSR_BI</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ge05118527ef8873b9d7b1b0be0153019">UART_LSR_THRE</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gdb3f8bb82f0a253700fdb88d8c609710">UART_LSR_TEMT</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g5972ac77db6249142b482356427dcf7c">UART_LSR_RXFE</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g3643d58e12f1d3bf342d140a5e3cb1ae">UART_LSR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2bb22876f02e34aa21bcd162cea55efb">UART1_MSR_DELTA_CTS</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gc3d680cc21ada710ed81abb0ed9a1a4f">UART1_MSR_DELTA_DSR</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g36bbd609452b3c026fa804fcd13a86c0">UART1_MSR_LO2HI_RI</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g8fb22a29caf2b5ca74022ea9f0a90185">UART1_MSR_DELTA_DCD</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ge33cbb3bfc95dfa93e011c08057aa58c">UART1_MSR_CTS</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g30f158b6d377a4ce3720d4ce6864abd3">UART1_MSR_DSR</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gd2a5a9572d8e00d40add31ca00264d74">UART1_MSR_RI</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gd420620d318c71094a74ba44b1ce3483">UART1_MSR_DCD</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ga25ca1b2a81d8ee9d9aad9cafdd04668">UART1_MSR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g055f27dcd4a5664ffec09bf024e19120">UART_SCR_BIMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gf6a6a4cb65edff2871ba48d3f2b445dc">UART_ACR_START</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g706e927ee7abf7027eb88b1e13dd2a92">UART_ACR_MODE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g20674ae8e687d2161ef3fd88f2649036">UART_ACR_AUTO_RESTART</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g77450ebf0f86b6b7ea363927f0cd40c2">UART_ACR_ABEOINT_CLR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2e12222f359d7a5a41668cd729b0731d">UART_ACR_ABTOINT_CLR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ge83190d58b42771ee951dfe88aada715">UART_ACR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x307))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g716e4830450b44e4f290e6c99879ba99">UART_ICR_IRDAEN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gbee5ba619dd3c8f28a7d2ec488614f06">UART_ICR_IRDAINV</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ge022dc3e5ad94f95d2805294d97594cd">UART_ICR_FIXPULSE_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2c4fd2b4e5050b400349138942bfb307">UART_ICR_PULSEDIV</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&amp;0x07)&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g822d618fad4a8a146fd8113f827b5d09">UART_ICR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x3F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g08ae53568f606c894a5ffd764cef6171">UART_FDR_DIVADDVAL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g728a262cba31ffd0d7b4fb172f6dead7">UART_FDR_MULVAL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&lt;&lt;4)&amp;0xF0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g61a8f74c3fc22574793c6218b90fec50">UART_FDR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ga6e9b1099b787bb65c64d2e07d2fc3cf">UART_TER_TXEN</a>&nbsp;&nbsp;&nbsp;((uint8_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g65bbbe4fecd3da46942b07267bf5cd32">UART_TER_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0x80))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g17e0186d392ae4cab45b95b94b325af9">UART1_RS485CTRL_NMM_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gd46c85dd9ed07459a63a886052e53404">UART1_RS485CTRL_RX_DIS</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gcf6b20c310ad50b23669afbc56f0f005">UART1_RS485CTRL_AADEN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gcb179ac97fb8aacbea2cf116bc671477">UART1_RS485CTRL_SEL_DTR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g4fc9e8ce0ea18bc5ae717d3d00ec02eb">UART1_RS485CTRL_DCTRL_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g576582c10c8fc016f90b548a45e565a7">UART1_RS485CTRL_OINV_1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;5))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g0ac8cbd1ed106b8867caf9d127d0eca2">UART1_RS485CTRL_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x3F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g11af35ea993b841f116337dde36aeaa9">UART1_RS485ADRMATCH_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g0c75389e18ebd47c99cac42f7b6bee09">UART1_RS485DLY_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint8_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gbe06893620e5b031b884dbe67d7d5f81">UART_FIFOLVL_RXFIFOLVL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ga992b8fb5dd2279886a116d571de775b">UART_FIFOLVL_TXFIFOLVL</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&gt;&gt;8)&amp;0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g82a3ea474232bf0d4f9811099ab6e236">UART_FIFOLVL_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#gf3456a08eb7cbd06216265a805cae090">PARAM_UART_DATABIT</a>(databit)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g0448a1a38aed57e9b342fe7eb0a89481">PARAM_UART_STOPBIT</a>(stopbit)&nbsp;&nbsp;&nbsp;((stopbit==UART_STOPBIT_1) || (stopbit==UART_STOPBIT_2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g052c31e5a11be94eb1e28c8e412844ff">PARAM_UART_PARITY</a>(parity)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g212c4e823ceaed608a539aeca01bda80">PARAM_UART_FIFO_LEVEL</a>(fifo)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g171daae3e093db803ef00fd83e55e63a">PARAM_UART_INTCFG</a>(IntCfg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g00e007ced7dcc7c6181fef60a9b95a35">PARAM_UART1_INTCFG</a>(IntCfg)&nbsp;&nbsp;&nbsp;((IntCfg==UART1_INTCFG_MS) || (IntCfg==UART1_INTCFG_CTS))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g2ba8ac2c0035f47baf190443096478aa">PARAM_UART_AUTOBAUD_MODE</a>(ABmode)&nbsp;&nbsp;&nbsp;((ABmode==UART_AUTOBAUD_MODE0) || (ABmode==UART_AUTOBAUD_MODE1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g7ef8955bcb3b2f1afc20d1962f85c290">PARAM_UART_AUTOBAUD_INTSTAT</a>(ABIntStat)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g7e6f9366830e7a44be2008e1f2e03399">PARAM_UART_IrDA_PULSEDIV</a>(PulseDiv)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g3d9adf3640fa108cc794e5edf140e95f">PARAM_UART1_SIGNALSTATE</a>(x)&nbsp;&nbsp;&nbsp;((x==INACTIVE) || (x==ACTIVE))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#ge46654a5c2b0b2b3022c2633c4d12fc2">PARAM_UART1_MODEM_PIN</a>(x)&nbsp;&nbsp;&nbsp;((x==UART1_MODEM_PIN_DTR) || (x==UART1_MODEM_PIN_RTS))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g0e22549db0a3e5945249b23ae87eebbf">PARAM_UART1_MODEM_MODE</a>(x)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g32e9aa7d2b33ee9fe74da664e2359b64">PARAM_UART_RS485_DIRCTRL_PIN</a>(x)&nbsp;&nbsp;&nbsp;((x==UART1_RS485_DIRCTRL_RTS) || (x==UART1_RS485_DIRCTRL_DTR))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g154a081172d66e30febec60c3833ca54">PARAM_UARTx</a>(x)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g8af9d466136018be41f1d1280c11197a">PARAM_UART_IrDA</a>(x)&nbsp;&nbsp;&nbsp;(((uint32_t *)x)==((uint32_t *)LPC_UART3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g498a6ee60a8998e7d7c70951b599c520">PARAM_UART1_MODEM</a>(x)&nbsp;&nbsp;&nbsp;(((uint32_t *)x)==((uint32_t *)LPC_UART1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g3d303c3150afe21e6b740f0a06c5d689">PARAM_UART1_RS485_CFG_MATCHADDRVALUE</a>(x)&nbsp;&nbsp;&nbsp;((x&lt;0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___private___macros.html#g412ed900bb9130582236c4402ef5b501">PARAM_UART1_RS485_CFG_DELAYVALUE</a>(x)&nbsp;&nbsp;&nbsp;((x&lt;0xFF))</td></tr>

<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g2b8c6f7ae8c1ff3557b3c9b67be69648">UART_DATABIT_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#gg2b8c6f7ae8c1ff3557b3c9b67be69648b8edf3c4ac9cd19a77a78046c8d7c21d">UART_DATABIT_5</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2b8c6f7ae8c1ff3557b3c9b67be6964828d637fedc642319e85aa69ee7460143">UART_DATABIT_6</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2b8c6f7ae8c1ff3557b3c9b67be6964864eeea6c1646790ebd4acc2557aaf393">UART_DATABIT_7</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2b8c6f7ae8c1ff3557b3c9b67be696485a1857edfe041a41ef5e7f098be8ead2">UART_DATABIT_8</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Databit type definitions.  <a href="group___u_a_r_t___public___types.html#g2b8c6f7ae8c1ff3557b3c9b67be69648">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#ga539c23e185a76d77b3c9efc3d62b68c">UART_STOPBIT_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#gga539c23e185a76d77b3c9efc3d62b68cb9c26fe02b2f4407d7106ea4da1f74ab">UART_STOPBIT_1</a> =  (0), 
<a class="el" href="group___u_a_r_t___public___types.html#gga539c23e185a76d77b3c9efc3d62b68ccdc53828459d69a364db0fc85c4dd7b1">UART_STOPBIT_2</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Stop bit type definitions.  <a href="group___u_a_r_t___public___types.html#ga539c23e185a76d77b3c9efc3d62b68c">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g66fa9d836eb6f7035939427e6f8cc318">UART_PARITY_Type</a> { <br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc318a80d2d8ea61454045ebe71d155e85b3d">UART_PARITY_NONE</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc318d90cc425f5ba447773a44a75be6593e2">UART_PARITY_ODD</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc318d908a637b1dd23f93b149dd2d8bdfdb8">UART_PARITY_EVEN</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc318e9f804cb1d440a3a890fd7617450d2a1">UART_PARITY_SP_1</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg66fa9d836eb6f7035939427e6f8cc3187b7ef44908952b2188985f07f81420f6">UART_PARITY_SP_0</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Parity type definitions.  <a href="group___u_a_r_t___public___types.html#g66fa9d836eb6f7035939427e6f8cc318">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#gd85d4333c1c346b3078d4abe95d4b2f7">UART_FITO_LEVEL_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#ggd85d4333c1c346b3078d4abe95d4b2f731c04a9c2880b330633c41a16014a9d5">UART_FIFO_TRGLEV0</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#ggd85d4333c1c346b3078d4abe95d4b2f7ea4c7e4f74b82f0bd9b442d8c1d03809">UART_FIFO_TRGLEV1</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#ggd85d4333c1c346b3078d4abe95d4b2f7365bdb7edeb70b948cd269807e564999">UART_FIFO_TRGLEV2</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#ggd85d4333c1c346b3078d4abe95d4b2f7bbfb98226ee6b9a20b5b91ffc8d46f1a">UART_FIFO_TRGLEV3</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FIFO Level type definitions.  <a href="group___u_a_r_t___public___types.html#gd85d4333c1c346b3078d4abe95d4b2f7">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g7ee4c5ddc0e165158d0d9f1f03e1b66c">UART_INT_Type</a> { <br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66ccc310a6b8547b644e07e769df4fde8fa">UART_INTCFG_RBR</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66c67b291fd89766fa19cb89288b25af35b">UART_INTCFG_THRE</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66c77a61936f15e2a4069cdf45d71b140c9">UART_INTCFG_RLS</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66c6e9edcb2e05e9dc886acd7f194a84ba3">UART1_INTCFG_MS</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66c9ea853ac0b6dece30a9d7aa2a0ca1110">UART1_INTCFG_CTS</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66cc0a7b0a2b1bf47b4ea548a1a6a53e174">UART_INTCFG_ABEO</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg7ee4c5ddc0e165158d0d9f1f03e1b66c773e56dd8db09799644143cf91cda057">UART_INTCFG_ABTO</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Interrupt Type definitions.  <a href="group___u_a_r_t___public___types.html#g7ee4c5ddc0e165158d0d9f1f03e1b66c">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g3b9d0e882746f0275d78131ebd218ff5">UART_LS_Type</a> { <br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff5b947186ba7d7733449ceb1bf2a058c5d">UART_LINESTAT_RDR</a> =  UART_LSR_RDR, 
<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff508c4d17001d37d2ccb5190fa5b284547">UART_LINESTAT_OE</a> =  UART_LSR_OE, 
<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff5f1f0d15cc0e93f0d7576e6ef43e207a2">UART_LINESTAT_PE</a> =  UART_LSR_PE, 
<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff566c63ef21673ce11b705b563bc1e2045">UART_LINESTAT_FE</a> =  UART_LSR_FE, 
<br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff511a3713f432041c0d0536fe494792cf1">UART_LINESTAT_BI</a> =  UART_LSR_BI, 
<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff5872c97a0e539217a173e6fc22f80421d">UART_LINESTAT_THRE</a> =  UART_LSR_THRE, 
<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff5d72f2a70b4f9352d478fdff4c7815867">UART_LINESTAT_TEMT</a> =  UART_LSR_TEMT, 
<a class="el" href="group___u_a_r_t___public___types.html#gg3b9d0e882746f0275d78131ebd218ff5145e4a60ee30310ef52400e0e2eefd88">UART_LINESTAT_RXFE</a> =  UART_LSR_RXFE
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Line Status Type definition.  <a href="group___u_a_r_t___public___types.html#g3b9d0e882746f0275d78131ebd218ff5">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g0a6689108a4f3651d2188ea8a2c17d4a">UART_AB_MODE_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#gg0a6689108a4f3651d2188ea8a2c17d4abc4d62d047a6bc05fc2642091508c97a">UART_AUTOBAUD_MODE0</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#gg0a6689108a4f3651d2188ea8a2c17d4ae7ac1b0008b5c99529b71d970969761f">UART_AUTOBAUD_MODE1</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Auto-baudrate mode type definition.  <a href="group___u_a_r_t___public___types.html#g0a6689108a4f3651d2188ea8a2c17d4a">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g85f8df03cce76ca8e9404364a3b68487">UART_ABEO_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#gg85f8df03cce76ca8e9404364a3b684877e069f3443610ab3ea485eeb60927541">UART_AUTOBAUD_INTSTAT_ABEO</a> =  UART_IIR_ABEO_INT, 
<a class="el" href="group___u_a_r_t___public___types.html#gg85f8df03cce76ca8e9404364a3b6848722d6547b0202ba587cea84a30ad41668">UART_AUTOBAUD_INTSTAT_ABTO</a> =  UART_IIR_ABTO_INT
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART End of Auto-baudrate type definition.  <a href="group___u_a_r_t___public___types.html#g85f8df03cce76ca8e9404364a3b68487">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g2e41fe7d668367ce455940f7dfde1d92">UART_IrDA_PULSE_Type</a> { <br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92d0cefa4f2f3e4573e123c3f3479bb139">UART_IrDA_PULSEDIV2</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d9271f627b0056af2048e3c2b58c8de5910">UART_IrDA_PULSEDIV4</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92dfbe55864dea0b5a610ba59f014148f7">UART_IrDA_PULSEDIV8</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d929570093dfc702f7d3c3338b90b538d31">UART_IrDA_PULSEDIV16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92ba3be4c61ed87bf2b393d09fd7dd9381">UART_IrDA_PULSEDIV32</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92a0deb7fa71b2f633cf22fda359725b61">UART_IrDA_PULSEDIV64</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92d848bb16f1e1a6761fe8258dd0185cdc">UART_IrDA_PULSEDIV128</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2e41fe7d668367ce455940f7dfde1d92f4bd935127cbea2dc71b580e3103b976">UART_IrDA_PULSEDIV256</a>
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#gda493f726a4ea247b209b49fb8c85a52">UART1_SignalState</a> { <a class="el" href="group___u_a_r_t___public___types.html#ggda493f726a4ea247b209b49fb8c85a523ff8ba88da6f8947ab7c22b7825c6bb6">INACTIVE</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#ggda493f726a4ea247b209b49fb8c85a5233cf1d8ef1d06ee698a7fabf40eb3a7f">ACTIVE</a> =  !INACTIVE
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART1 Full modem - Signal states definition.  <a href="group___u_a_r_t___public___types.html#gda493f726a4ea247b209b49fb8c85a52">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g2f7d223e1fdf6018ff08109bb1c976ef">UART_MODEM_STAT_type</a> { <br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976ef14569e119fbc9aecec4d75274a21d236">UART1_MODEM_STAT_DELTA_CTS</a> =  UART1_MSR_DELTA_CTS, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976ef3e99dc6a7d3fe3c5d137d94f7e678868">UART1_MODEM_STAT_DELTA_DSR</a> =  UART1_MSR_DELTA_DSR, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976ef3ae42ef0d6c29324104dcfffeff199f1">UART1_MODEM_STAT_LO2HI_RI</a> =  UART1_MSR_LO2HI_RI, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976ef96fa592faed2ab9230d8c7b598d7ee8c">UART1_MODEM_STAT_DELTA_DCD</a> =  UART1_MSR_DELTA_DCD, 
<br>
&nbsp;&nbsp;<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976ef42a44429762b58e08934c4290026045b">UART1_MODEM_STAT_CTS</a> =  UART1_MSR_CTS, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976efab5eaf0f8cc37785653464638f60fe15">UART1_MODEM_STAT_DSR</a> =  UART1_MSR_DSR, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976ef04c1c7ce8182b3afcd61583bda850bff">UART1_MODEM_STAT_RI</a> =  UART1_MSR_RI, 
<a class="el" href="group___u_a_r_t___public___types.html#gg2f7d223e1fdf6018ff08109bb1c976efa402d76f2f9133abea5f4be5e682479f">UART1_MODEM_STAT_DCD</a> =  UART1_MSR_DCD
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART modem status type definition.  <a href="group___u_a_r_t___public___types.html#g2f7d223e1fdf6018ff08109bb1c976ef">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#gbfc7ec239b7d598e6a2cc163e66b76fc">UART_MODEM_PIN_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#ggbfc7ec239b7d598e6a2cc163e66b76fcc831b7aff6c92cfb78dab2a0bf6bd97c">UART1_MODEM_PIN_DTR</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#ggbfc7ec239b7d598e6a2cc163e66b76fcfb10c5304a783fa1d234d72a9d1ff056">UART1_MODEM_PIN_RTS</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Modem output pin type definition.  <a href="group___u_a_r_t___public___types.html#gbfc7ec239b7d598e6a2cc163e66b76fc">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#g55fc73bec4c58ad15d24b05095c4523a">UART_MODEM_MODE_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#gg55fc73bec4c58ad15d24b05095c4523a0c1c7817a58775f439acb102614f350b">UART1_MODEM_MODE_LOOPBACK</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#gg55fc73bec4c58ad15d24b05095c4523a7e6608f4e3b1a68f463d3dfbfbf2f09d">UART1_MODEM_MODE_AUTO_RTS</a>, 
<a class="el" href="group___u_a_r_t___public___types.html#gg55fc73bec4c58ad15d24b05095c4523aa290490ac4ee52b4fd0d2a89b038ac0e">UART1_MODEM_MODE_AUTO_CTS</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Modem mode type definition.  <a href="group___u_a_r_t___public___types.html#g55fc73bec4c58ad15d24b05095c4523a">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___types.html#gbcfaaf12f325112107ff9b5c5cf1120c">UART_RS485_DIRCTRL_PIN_Type</a> { <a class="el" href="group___u_a_r_t___public___types.html#ggbcfaaf12f325112107ff9b5c5cf1120c8f2c8ec98f2fb7e26516974a08fc2885">UART1_RS485_DIRCTRL_RTS</a> =  0, 
<a class="el" href="group___u_a_r_t___public___types.html#ggbcfaaf12f325112107ff9b5c5cf1120cd58cd4cd834d89b139816c0cd3138582">UART1_RS485_DIRCTRL_DTR</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART Direction Control Pin type definition.  <a href="group___u_a_r_t___public___types.html#gbcfaaf12f325112107ff9b5c5cf1120c">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g38648a309b0eb01e488f593f93fd9e02">UART_Init</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx, <a class="el" href="struct_u_a_r_t___c_f_g___type.html">UART_CFG_Type</a> *UART_ConfigStruct)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the UARTx peripheral according to the specified parameters in the UART_ConfigStruct.  <a href="group___u_a_r_t___public___functions.html#g38648a309b0eb01e488f593f93fd9e02"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g3074f639a2a3de38e5d0129c8ba113b4">UART_DeInit</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">De-initializes the UARTx peripheral registers to their default reset values.  <a href="group___u_a_r_t___public___functions.html#g3074f639a2a3de38e5d0129c8ba113b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#gb27415db995bfdbcd9984073833053d9">UART_ConfigStructInit</a> (<a class="el" href="struct_u_a_r_t___c_f_g___type.html">UART_CFG_Type</a> *UART_InitStruct)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each UART_InitStruct member with its default value:<ul>
<li>9600 bps</li><li>8-bit data</li><li>1 Stopbit</li><li>None Parity. </li></ul>
 <a href="group___u_a_r_t___public___functions.html#gb27415db995bfdbcd9984073833053d9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#ged06c5f6548091cba78b88700b82ad62">UART_SendByte</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx, uint8_t Data)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit a single data through UART peripheral.  <a href="group___u_a_r_t___public___functions.html#ged06c5f6548091cba78b88700b82ad62"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#gfbb690c2811d921f8c733888fdbfef54">UART_ReceiveByte</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive a single data from UART peripheral.  <a href="group___u_a_r_t___public___functions.html#gfbb690c2811d921f8c733888fdbfef54"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#gdeb1a6a95247931abb93fa49571ae51c">UART_Send</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx, uint8_t *txbuf, uint32_t buflen, <a class="el" href="group___l_p_c___types___public___types.html#gddb88bff95842be0c54e0e979f45cf95">TRANSFER_BLOCK_Type</a> flag)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send a block of data via UART peripheral.  <a href="group___u_a_r_t___public___functions.html#gdeb1a6a95247931abb93fa49571ae51c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g83868ce3b59f46e618c4fc4d864895a1">UART_Receive</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx, uint8_t *rxbuf, uint32_t buflen, <a class="el" href="group___l_p_c___types___public___types.html#gddb88bff95842be0c54e0e979f45cf95">TRANSFER_BLOCK_Type</a> flag)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive a block of data via UART peripheral.  <a href="group___u_a_r_t___public___functions.html#g83868ce3b59f46e618c4fc4d864895a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g91f3bb9558513f4a1da4163997bd198b">UART_FIFOConfig</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx, <a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___type.html">UART_FIFO_CFG_Type</a> *FIFOCfg)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configure FIFO function on selected UART peripheral.  <a href="group___u_a_r_t___public___functions.html#g91f3bb9558513f4a1da4163997bd198b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g84c4e278cf63acef81e359b76d28319a">UART_FIFOConfigStructInit</a> (<a class="el" href="struct_u_a_r_t___f_i_f_o___c_f_g___type.html">UART_FIFO_CFG_Type</a> *UART_FIFOInitStruct)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fills each UART_FIFOInitStruct member with its default value:<ul>
<li>FIFO_DMAMode = DISABLE</li><li>FIFO_Level = UART_FIFO_TRGLEV0</li><li>FIFO_ResetRxBuf = ENABLE</li><li>FIFO_ResetTxBuf = ENABLE</li><li>FIFO_State = ENABLE. </li></ul>
 <a href="group___u_a_r_t___public___functions.html#g84c4e278cf63acef81e359b76d28319a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g09314371b86b1597b7aafd912cf6222f">UART_GetIntId</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get Interrupt Identification value.  <a href="group___u_a_r_t___public___functions.html#g09314371b86b1597b7aafd912cf6222f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g089fc39675174ed51294ea96e4417f0d">UART_GetLineStatus</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get current value of Line Status register in UART peripheral.  <a href="group___u_a_r_t___public___functions.html#g089fc39675174ed51294ea96e4417f0d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g4bad6b6b83a5345ea0d78427a5df5284">UART_IntConfig</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx, <a class="el" href="group___u_a_r_t___public___types.html#g7ee4c5ddc0e165158d0d9f1f03e1b66c">UART_INT_Type</a> UARTIntCfg, <a class="el" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable or disable specified UART interrupt.  <a href="group___u_a_r_t___public___functions.html#g4bad6b6b83a5345ea0d78427a5df5284"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g3400356ef61d3735d9d10e04e0e95df4">UART_TxCmd</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx, <a class="el" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable/Disable transmission on UART TxD pin.  <a href="group___u_a_r_t___public___functions.html#g3400356ef61d3735d9d10e04e0e95df4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="group___l_p_c___types___public___types.html#g89136caac2e14c55151f527ac02daaff">FlagStatus</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g78570fc7b78e558ab87abacd9bb22f73">UART_CheckBusy</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Check whether if UART is busy or not.  <a href="group___u_a_r_t___public___functions.html#g78570fc7b78e558ab87abacd9bb22f73"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g68161f5403a077379de35494b6b03273">UART_ForceBreak</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force BREAK character on UART line, output pin UARTx TXD is forced to logic 0.  <a href="group___u_a_r_t___public___functions.html#g68161f5403a077379de35494b6b03273"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g0c01f920210878891c8c10cb9620d5d6">UART_ABClearIntPending</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx, <a class="el" href="group___u_a_r_t___public___types.html#g85f8df03cce76ca8e9404364a3b68487">UART_ABEO_Type</a> ABIntType)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clear Autobaud Interrupt Pending.  <a href="group___u_a_r_t___public___functions.html#g0c01f920210878891c8c10cb9620d5d6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g51b07c8e7c54845841a97ec9a8d67c3b">UART_ABCmd</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx, <a class="el" href="struct_u_a_r_t___a_b___c_f_g___type.html">UART_AB_CFG_Type</a> *ABConfigStruct, <a class="el" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start/Stop Auto Baudrate activity.  <a href="group___u_a_r_t___public___functions.html#g51b07c8e7c54845841a97ec9a8d67c3b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g5a21807b2f967d1ed1de7bd468cbd9ad">UART_FullModemForcePinState</a> (<a class="el" href="struct_l_p_c___u_a_r_t1___type_def.html">LPC_UART1_TypeDef</a> *UARTx, <a class="el" href="group___u_a_r_t___public___types.html#gbfc7ec239b7d598e6a2cc163e66b76fc">UART_MODEM_PIN_Type</a> Pin, <a class="el" href="group___u_a_r_t___public___types.html#gda493f726a4ea247b209b49fb8c85a52">UART1_SignalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Force pin DTR/RTS corresponding to given state (Full modem mode).  <a href="group___u_a_r_t___public___functions.html#g5a21807b2f967d1ed1de7bd468cbd9ad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#gd65d361221a648575a5328ec1a243aa9">UART_FullModemConfigMode</a> (<a class="el" href="struct_l_p_c___u_a_r_t1___type_def.html">LPC_UART1_TypeDef</a> *UARTx, <a class="el" href="group___u_a_r_t___public___types.html#g55fc73bec4c58ad15d24b05095c4523a">UART_MODEM_MODE_Type</a> Mode, <a class="el" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configure Full Modem mode for UART peripheral.  <a href="group___u_a_r_t___public___functions.html#gd65d361221a648575a5328ec1a243aa9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#gee50c6ea6e2ccfa7cc6edceee5833d1e">UART_FullModemGetStatus</a> (<a class="el" href="struct_l_p_c___u_a_r_t1___type_def.html">LPC_UART1_TypeDef</a> *UARTx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get current status of modem status register.  <a href="group___u_a_r_t___public___functions.html#gee50c6ea6e2ccfa7cc6edceee5833d1e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g61acf8ebde89ef2b8c05c2d2a9ac9e7c">UART_RS485Config</a> (<a class="el" href="struct_l_p_c___u_a_r_t1___type_def.html">LPC_UART1_TypeDef</a> *UARTx, <a class="el" href="struct_u_a_r_t1___r_s485___c_t_r_l_c_f_g___type.html">UART1_RS485_CTRLCFG_Type</a> *RS485ConfigStruct)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configure UART peripheral in RS485 mode according to the specified parameters in the RS485ConfigStruct.  <a href="group___u_a_r_t___public___functions.html#g61acf8ebde89ef2b8c05c2d2a9ac9e7c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g8c43ccaa9104baab28df1b0afe57a195">UART_RS485ReceiverCmd</a> (<a class="el" href="struct_l_p_c___u_a_r_t1___type_def.html">LPC_UART1_TypeDef</a> *UARTx, <a class="el" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable/Disable receiver in RS485 module in UART1.  <a href="group___u_a_r_t___public___functions.html#g8c43ccaa9104baab28df1b0afe57a195"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g51d8e73f086bb57478966b6b699404d8">UART_RS485SendSlvAddr</a> (<a class="el" href="struct_l_p_c___u_a_r_t1___type_def.html">LPC_UART1_TypeDef</a> *UARTx, uint8_t SlvAddr)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send Slave address frames on RS485 bus.  <a href="group___u_a_r_t___public___functions.html#g51d8e73f086bb57478966b6b699404d8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g97fc6a99efa2983668cf2d18c5ff7536">UART_RS485SendData</a> (<a class="el" href="struct_l_p_c___u_a_r_t1___type_def.html">LPC_UART1_TypeDef</a> *UARTx, uint8_t *pData, uint32_t size)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send Data frames on RS485 bus.  <a href="group___u_a_r_t___public___functions.html#g97fc6a99efa2983668cf2d18c5ff7536"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#gf124bd5ad22ea3060cbb388f76fdb3d7">UART_IrDAInvtInputCmd</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx, <a class="el" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable or disable inverting serial input function of IrDA on UART peripheral.  <a href="group___u_a_r_t___public___functions.html#gf124bd5ad22ea3060cbb388f76fdb3d7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g4c946a4ac4dd32ea5644f78cebaccc85">UART_IrDACmd</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx, <a class="el" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable or disable IrDA function on UART peripheral.  <a href="group___u_a_r_t___public___functions.html#g4c946a4ac4dd32ea5644f78cebaccc85"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___public___functions.html#g066c5b2f961d138fd388be4edff883ad">UART_IrDAPulseDivConfig</a> (<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a> *UARTx, <a class="el" href="group___u_a_r_t___public___types.html#g2e41fe7d668367ce455940f7dfde1d92">UART_IrDA_PULSE_Type</a> PulseDiv)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Configure Pulse divider for IrDA function on UART peripheral.  <a href="group___u_a_r_t___public___functions.html#g066c5b2f961d138fd388be4edff883ad"></a><br></td></tr>
</table>
<hr><h2>Detailed Description</h2>
Contains all macro definitions and function prototypes support for UART firmware library on LPC17xx. 
<p>
<dl class="version" compact><dt><b>Version:</b></dt><dd>3.0 </dd></dl>
<dl class="date" compact><dt><b>Date:</b></dt><dd>18. June. 2010 </dd></dl>
<dl class="author" compact><dt><b>Author:</b></dt><dd>NXP MCU SW Application Team</dd></dl>
Copyright(C) 2010, NXP Semiconductor All rights reserved.<p>
Software that is described herein is for illustrative purposes only which provides customers with programming information regarding the products. This software is supplied "AS IS" without any warranties. NXP Semiconductors assumes no responsibility or liability for the use of the software, conveys no license or title under any patent, copyright, or mask work right to the product. NXP Semiconductors reserves the right to make changes in the software without notification. NXP Semiconductors also make no representation or warranty that such application will be suitable for the specified use without further testing or modification. 
<p>Definition in file <a class="el" href="lpc17xx__uart_8h_source.html">lpc17xx_uart.h</a>.</p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:59:08 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
