{"vcs1":{"timestamp_begin":1677560627.579495950, "rt":0.40, "ut":0.14, "st":0.10}}
{"vcselab":{"timestamp_begin":1677560628.038817307, "rt":1.02, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1677560629.104945350, "rt":0.19, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677560627.291183697}
{"VCS_COMP_START_TIME": 1677560627.291183697}
{"VCS_COMP_END_TIME": 1677560629.359201805}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 338148}}
{"stitch_vcselab": {"peak_mem": 238956}}
