{
	"PDK": "gf180mcuD",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
	"DESIGN_NAME": "wrapped_wb_hyperram",
	"VERILOG_FILES": [
		"dir::../../verilog/rtl/defines.v",
		"dir::../../verilog/rtl/wb_hyperram/src/register_rw.v",
		"dir::../../verilog/rtl/wb_hyperram/src/hyperram.sv",
		"dir::../../verilog/rtl/wb_hyperram/src/wb_hyperram.sv",
		"dir::../../verilog/rtl/wrapped_wb_hyperram.v"
	],
	"DESIGN_IS_CORE": 0,
	"CLOCK_PORT": "wb_clk_i",
	"CLOCK_NET": "wb_hyperram.wb_clk_i",
	"CLOCK_PERIOD": "30.0",
	"SYNTH_STRATEGY": "DELAY 3",
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 800 300",
	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"PL_BASIC_PLACEMENT": 0,
	"PL_TARGET_DENSITY": 0.45,
	"PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
	"PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
	"PL_RESIZER_SETUP_SLACK_MARGIN": 1.0,
	"GLB_RESIZER_DESIGN_OPTIMIZATIONS": 1,
	"GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 1.0,
	"FP_CORE_UTIL": 40,
	"MAX_FANOUT_CONSTRAINT": 4,
	"RT_MAX_LAYER": "Metal4",
	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
    "BASE_SDC_FILE": "dir::wrapped_wb_hyperram.sdc",
	"RUN_HEURISTIC_DIODE_INSERTION": 1,
	"RUN_CVC": 1,
	"QUIT_ON_LINTER_ERRORS": 0
}
