
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117116                       # Number of seconds simulated
sim_ticks                                117116077323                       # Number of ticks simulated
final_tick                               1168462057315                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 107035                       # Simulator instruction rate (inst/s)
host_op_rate                                   135161                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3815962                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903088                       # Number of bytes of host memory used
host_seconds                                 30691.10                       # Real time elapsed on the host
sim_insts                                  3285009551                       # Number of instructions simulated
sim_ops                                    4148225295                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       617216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1047168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1651584                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3320832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1693824                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1693824                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4822                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8181                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12903                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25944                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13233                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13233                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5270122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8941283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14102112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28355048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16394                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14208                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41531                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14462779                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14462779                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14462779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5270122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14208                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8941283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14102112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               42817828                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140595532                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23685849                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19404208                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2008607                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9652131                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9358906                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2424610                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92454                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105063865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127115579                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23685849                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11783516                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27544301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6019799                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3482313                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12292974                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1570409                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140084376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.535148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112540075     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2220854      1.59%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3775733      2.70%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2195653      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1720460      1.23%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1517936      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          925289      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2323229      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12865147      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140084376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168468                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.904122                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104406568                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4649936                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26962774                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71402                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3993688                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3883796                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153249072                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1197                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3993688                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104930824                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         599562                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3155692                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26492797                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       911806                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152207723                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93345                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       527044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214872925                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    708108879                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    708108879                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42882550                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34228                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17141                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2661899                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14156103                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7226294                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70096                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1645842                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147215039                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34229                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138166764                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        89146                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21968441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48789867                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140084376                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986311                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.547222                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83710538     59.76%     59.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21631202     15.44%     75.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11652126      8.32%     83.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8661245      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8438966      6.02%     95.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3125659      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2367739      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       318226      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       178675      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140084376                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123006     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164541     37.46%     65.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151678     34.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116614499     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870791      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12462975      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7201412      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138166764                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.982725                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             439225                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    416946269                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169217943                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135215142                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138605989                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       282332                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2980296                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       119271                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3993688                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401632                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53651                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147249268                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       762670                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14156103                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7226294                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17141                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43392                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1154168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1070052                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2224220                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136016721                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12149889                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2150037                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19351099                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19250095                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7201210                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.967433                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135215203                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135215142                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79947594                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221484124                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.961731                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360963                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23985345                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2025539                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136090688                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.905750                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714434                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86239531     63.37%     63.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24028250     17.66%     81.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9392548      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4943285      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4207393      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2023173      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       950811      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474928      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2830769      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136090688                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2830769                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280509416                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298494418                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23582                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 511156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.405955                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.405955                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.711260                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.711260                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611634343                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188783777                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      143047128                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140595532                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21877982                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18039041                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1946386                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8792481                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8374695                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2290208                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85988                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106387463                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120242388                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21877982                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10664903                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25113402                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5789721                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3044345                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12343033                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1610670                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138356062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.066773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.487277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113242660     81.85%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1304462      0.94%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1854099      1.34%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2418077      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2715609      1.96%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2022855      1.46%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1165769      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1703897      1.23%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11928634      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138356062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155609                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.855236                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105208212                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4617407                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24662083                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        57748                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3810611                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3491272                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145035185                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3810611                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105942319                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1042763                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2259850                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23988631                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1311881                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144074507                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          869                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        264090                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       542589                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          631                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    200909482                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    673107768                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    673107768                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163944227                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36965255                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38003                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21998                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3964838                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13674862                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7113498                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       117573                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1554698                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140048380                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37964                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        130941426                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26098                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20337172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48150343                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5952                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138356062                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.946409                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.506238                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82967360     59.97%     59.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22298384     16.12%     76.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12347010      8.92%     85.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7977585      5.77%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7326292      5.30%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2919486      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1769609      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       506673      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       243663      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138356062                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62749     22.69%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         92221     33.35%     56.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121527     43.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109928521     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2003788      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16005      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11935812      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7057300      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     130941426                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.931334                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             276497                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002112                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    400541509                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160423846                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128456175                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131217923                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       320288                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2855724                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       178465                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           69                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3810611                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         783548                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107398                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140086344                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1335988                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13674862                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7113498                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21958                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81772                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1141186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1105452                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2246638                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129185764                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11772936                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1755662                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18828634                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18093508                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7055698                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.918847                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128456414                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128456175                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75246652                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204438993                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.913658                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368064                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96015348                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118006740                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22087884                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32012                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1978299                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134545451                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.877077                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.684023                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86715210     64.45%     64.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22994639     17.09%     81.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9033070      6.71%     88.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4649160      3.46%     91.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4053439      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1947880      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1688327      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       794445      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2669281      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134545451                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96015348                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118006740                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17754171                       # Number of memory references committed
system.switch_cpus1.commit.loads             10819138                       # Number of loads committed
system.switch_cpus1.commit.membars              16006                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16924431                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106367575                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2407852                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2669281                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           271970794                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          283999898                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2239470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96015348                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118006740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96015348                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.464303                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.464303                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.682919                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.682919                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       582114025                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178226681                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135897301                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32012                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140595532                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22826398                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18809472                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1892215                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8901710                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8514177                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2391764                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85546                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    102474191                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125962728                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22826398                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10905941                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26743602                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6112490                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5065670                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11873891                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1541320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138475312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.108510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.550634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111731710     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2739576      1.98%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2318079      1.67%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2325992      1.68%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2251205      1.63%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1085911      0.78%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          754911      0.55%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1959739      1.42%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13308189      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138475312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.162355                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.895923                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       101346835                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6432841                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26399864                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       110277                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4185494                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3668303                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6358                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     152006116                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50308                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4185494                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       101855636                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4064793                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1222537                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25986807                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1160034                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     150601886                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          457                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        409613                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       611012                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3305                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    210630047                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    701880818                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    701880818                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165734528                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44895513                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31988                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16213                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3791187                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14981835                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7791086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       309894                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1715877                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146774691                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31988                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136889252                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       102877                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24707386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     56645166                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          436                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    138475312                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.988546                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.585390                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82092791     59.28%     59.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23295124     16.82%     76.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11720589      8.46%     84.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7689738      5.55%     90.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6799994      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2673475      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3003904      2.17%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1104615      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        95082      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138475312                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         962032     74.48%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        158144     12.24%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       171531     13.28%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    113036908     82.58%     82.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1972292      1.44%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15775      0.01%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14121551     10.32%     94.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7742726      5.66%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136889252                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.973639                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1291707                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009436                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    413648400                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171514742                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132860720                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138180959                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       193547                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2925405                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          837                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          688                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       145692                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          602                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4185494                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3383733                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       268989                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146806679                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1145181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14981835                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7791086                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16212                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        220128                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13126                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          688                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1117887                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1070175                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2188062                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    134568320                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13883450                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2320932                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21624909                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18976062                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7741459                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.957131                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132866660                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132860720                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80132443                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        217619195                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.944985                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368223                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98533712                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120618771                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26195870                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1913750                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134289818                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.898197                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714341                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85945478     64.00%     64.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22156949     16.50%     80.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10628688      7.91%     88.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4739147      3.53%     91.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3719237      2.77%     94.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1510310      1.12%     95.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1543026      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1075513      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2971470      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134289818                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98533712                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120618771                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19701820                       # Number of memory references committed
system.switch_cpus2.commit.loads             12056426                       # Number of loads committed
system.switch_cpus2.commit.membars              15776                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17311900                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108523026                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2376067                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2971470                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           278132989                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          297815178                       # The number of ROB writes
system.switch_cpus2.timesIdled                  50661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2120220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98533712                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120618771                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98533712                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.426877                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.426877                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.700831                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.700831                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       608045745                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      183279385                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143476771                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31552                       # number of misc regfile writes
system.l2.replacements                          25944                       # number of replacements
system.l2.tagsinuse                      32767.981761                       # Cycle average of tags in use
system.l2.total_refs                          1647376                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58712                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.058591                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           873.688344                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.770694                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2250.670754                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.034770                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3840.140217                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.871386                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6327.509354                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3775.589889                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6663.681693                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           9004.024661                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.026663                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.068685                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000337                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.117192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000240                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.193100                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.115222                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.203359                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.274781                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28159                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42327                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        83202                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  153688                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54484                       # number of Writeback hits
system.l2.Writeback_hits::total                 54484                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28159                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42327                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        83202                       # number of demand (read+write) hits
system.l2.demand_hits::total                   153688                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28159                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42327                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        83202                       # number of overall hits
system.l2.overall_hits::total                  153688                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4822                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8176                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        12903                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25939                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4822                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8181                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        12903                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25944                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4822                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8181                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        12903                       # number of overall misses
system.l2.overall_misses::total                 25944                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2569537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1000861931                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2080101                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1632623099                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1852557                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2630438583                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5270425808                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       883374                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        883374                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2569537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1000861931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2080101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1633506473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1852557                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2630438583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5271309182                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2569537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1000861931                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2080101                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1633506473                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1852557                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2630438583                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5271309182                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32981                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        96105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              179627                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54484                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54484                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32981                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50508                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        96105                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               179632                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32981                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50508                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        96105                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              179632                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.146205                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.161891                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.134259                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.144405                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.146205                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.161974                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.134259                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.144429                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.146205                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.161974                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.134259                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.144429                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 171302.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207561.578391                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 160007.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199684.821306                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 185255.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 203862.557777                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 203185.389105                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 176674.800000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 176674.800000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 171302.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207561.578391                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 160007.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199670.758220                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 185255.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 203862.557777                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 203180.279911                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 171302.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207561.578391                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 160007.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199670.758220                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 185255.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 203862.557777                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 203180.279911                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13233                       # number of writebacks
system.l2.writebacks::total                     13233                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4822                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8176                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        12903                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            25939                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        12903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25944                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        12903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25944                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1695979                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    720025626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1322958                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1156070199                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1269621                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1879279640                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3759664023                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       591585                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       591585                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1695979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    720025626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1322958                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1156661784                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1269621                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1879279640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3760255608                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1695979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    720025626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1322958                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1156661784                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1269621                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1879279640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3760255608                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.146205                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.161891                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.134259                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.144405                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.146205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.161974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.134259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.144429                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.146205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.161974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.134259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.144429                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113065.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149320.951058                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       101766                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141398.018469                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 126962.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145646.720918                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 144942.519874                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       118317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       118317                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 113065.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 149320.951058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst       101766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 141383.911991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 126962.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 145646.720918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144937.388529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 113065.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 149320.951058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst       101766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 141383.911991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 126962.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 145646.720918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144937.388529                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997294                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012300611                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195879.850325                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997294                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12292959                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12292959                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12292959                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12292959                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12292959                       # number of overall hits
system.cpu0.icache.overall_hits::total       12292959                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2851537                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2851537                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2851537                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2851537                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2851537                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2851537                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12292974                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12292974                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12292974                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12292974                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12292974                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12292974                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 190102.466667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 190102.466667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 190102.466667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 190102.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 190102.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 190102.466667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2694237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2694237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2694237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2694237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2694237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2694237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 179615.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 179615.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 179615.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 179615.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 179615.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 179615.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32981                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162343304                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33237                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.415080                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.416755                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.583245                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903972                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096028                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9062696                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9062696                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16135545                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16135545                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16135545                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16135545                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84261                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84261                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84261                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84261                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84261                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84261                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8046764798                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8046764798                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8046764798                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8046764798                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8046764798                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8046764798                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9146957                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9146957                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16219806                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16219806                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16219806                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16219806                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009212                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009212                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005195                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005195                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95498.092807                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95498.092807                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95498.092807                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95498.092807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95498.092807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95498.092807                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9465                       # number of writebacks
system.cpu0.dcache.writebacks::total             9465                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51280                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51280                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51280                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51280                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51280                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51280                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32981                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32981                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32981                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32981                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32981                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32981                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2886972710                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2886972710                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2886972710                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2886972710                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2886972710                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2886972710                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002033                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002033                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87534.420121                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87534.420121                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87534.420121                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87534.420121                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87534.420121                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87534.420121                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996183                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009204811                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2034687.118952                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996183                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12343016                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12343016                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12343016                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12343016                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12343016                       # number of overall hits
system.cpu1.icache.overall_hits::total       12343016                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2723243                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2723243                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2723243                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2723243                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2723243                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2723243                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12343033                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12343033                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12343033                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12343033                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12343033                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12343033                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 160190.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 160190.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 160190.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 160190.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 160190.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 160190.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2188201                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2188201                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2188201                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2188201                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2188201                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2188201                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 168323.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 168323.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 168323.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 168323.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 168323.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 168323.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50508                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171186605                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50764                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3372.204810                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.282589                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.717411                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911260                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088740                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8766786                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8766786                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6899116                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6899116                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16889                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16889                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16006                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16006                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15665902                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15665902                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15665902                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15665902                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       145021                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       145021                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2916                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2916                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       147937                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        147937                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       147937                       # number of overall misses
system.cpu1.dcache.overall_misses::total       147937                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15578291407                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15578291407                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    442870043                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    442870043                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16021161450                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16021161450                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16021161450                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16021161450                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8911807                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8911807                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6902032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6902032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16006                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16006                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15813839                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15813839                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15813839                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15813839                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016273                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016273                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000422                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000422                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009355                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009355                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009355                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009355                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107420.934947                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107420.934947                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 151875.872085                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 151875.872085                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108297.190358                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108297.190358                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108297.190358                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108297.190358                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       957424                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       119678                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23469                       # number of writebacks
system.cpu1.dcache.writebacks::total            23469                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        94518                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        94518                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2911                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2911                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97429                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97429                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97429                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97429                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50503                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50503                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50508                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50508                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50508                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50508                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4483619995                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4483619995                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       924874                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       924874                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4484544869                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4484544869                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4484544869                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4484544869                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003194                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003194                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003194                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003194                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88779.280340                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88779.280340                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 184974.800000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 184974.800000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88788.803140                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88788.803140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88788.803140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88788.803140                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.295417                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1005487851                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1828159.729091                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.295417                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.014897                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.880281                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11873879                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11873879                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11873879                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11873879                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11873879                       # number of overall hits
system.cpu2.icache.overall_hits::total       11873879                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2250765                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2250765                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2250765                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2250765                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2250765                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2250765                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11873891                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11873891                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11873891                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11873891                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11873891                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11873891                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 187563.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 187563.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 187563.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 187563.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 187563.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 187563.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1935557                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1935557                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1935557                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1935557                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1935557                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1935557                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 193555.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 193555.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 193555.700000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 193555.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 193555.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 193555.700000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 96105                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               189916922                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 96361                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1970.889904                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.650826                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.349174                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916605                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083395                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10783637                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10783637                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7613638                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7613638                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16080                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16080                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15776                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15776                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18397275                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18397275                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18397275                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18397275                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       402015                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       402015                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          100                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       402115                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        402115                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       402115                       # number of overall misses
system.cpu2.dcache.overall_misses::total       402115                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  38193343029                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  38193343029                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     10506445                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     10506445                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  38203849474                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  38203849474                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  38203849474                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  38203849474                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11185652                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11185652                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7613738                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7613738                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15776                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15776                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18799390                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18799390                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18799390                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18799390                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035940                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035940                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021390                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021390                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021390                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021390                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 95004.771038                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95004.771038                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 105064.450000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 105064.450000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 95007.272730                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95007.272730                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 95007.272730                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95007.272730                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21550                       # number of writebacks
system.cpu2.dcache.writebacks::total            21550                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       305910                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       305910                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          100                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       306010                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       306010                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       306010                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       306010                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        96105                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        96105                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        96105                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        96105                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        96105                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        96105                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8347605939                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8347605939                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8347605939                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8347605939                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8347605939                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8347605939                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008592                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008592                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005112                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005112                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005112                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005112                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 86859.226253                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86859.226253                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 86859.226253                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86859.226253                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 86859.226253                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86859.226253                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
