INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/class/class.sim/sim_1/synth/func/xsim/tb_src_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module src
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/class/class.srcs/sim_1/new/tb_src.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_src
