$comment
	File created using the following command:
		vcd file BasicCircuits.msim.vcd -direction
$end
$date
	Mon Apr 05 15:37:39 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Lab4_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " reset $end
$var reg 1 # start $end
$var reg 8 $ X [7:0] $end
$var reg 8 % Y [7:0] $end
$var wire 1 & A [7] $end
$var wire 1 ' A [6] $end
$var wire 1 ( A [5] $end
$var wire 1 ) A [4] $end
$var wire 1 * A [3] $end
$var wire 1 + A [2] $end
$var wire 1 , A [1] $end
$var wire 1 - A [0] $end
$var wire 1 . B [7] $end
$var wire 1 / B [6] $end
$var wire 1 0 B [5] $end
$var wire 1 1 B [4] $end
$var wire 1 2 B [3] $end
$var wire 1 3 B [2] $end
$var wire 1 4 B [1] $end
$var wire 1 5 B [0] $end
$var wire 1 6 Z $end
$var wire 1 7 sampler $end
$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > inst|inst5~0_combout $end
$var wire 1 ? inst|inst5~3_combout $end
$var wire 1 @ clock~combout $end
$var wire 1 A clock~clkctrl_outclk $end
$var wire 1 B inst3|inst8~combout $end
$var wire 1 C reset~combout $end
$var wire 1 D reset~clkctrl_outclk $end
$var wire 1 E start~combout $end
$var wire 1 F inst3|inst~regout $end
$var wire 1 G inst3|inst7~combout $end
$var wire 1 H inst3|inst6~regout $end
$var wire 1 I inst3|inst13|inst3~0_combout $end
$var wire 1 J instA|inst1~1_combout $end
$var wire 1 K instA|inst14~0_combout $end
$var wire 1 L instB|inst17~0_combout $end
$var wire 1 M instA|inst21~0_combout $end
$var wire 1 N instA|inst23|inst1~0_combout $end
$var wire 1 O inst5~combout $end
$var wire 1 P instA|inst~regout $end
$var wire 1 Q inst7|inst|inst6~0_combout $end
$var wire 1 R inst7|inst1|inst2~combout $end
$var wire 1 S instB|inst2~0_combout $end
$var wire 1 T inst7|inst|inst2~0_combout $end
$var wire 1 U instB|inst23|inst1~0_combout $end
$var wire 1 V inst4~combout $end
$var wire 1 W instB|inst~regout $end
$var wire 1 X instB|inst2~regout $end
$var wire 1 Y inst7|inst1|inst6~0_combout $end
$var wire 1 Z inst7|inst2|inst2~0_combout $end
$var wire 1 [ instA|inst5~0_combout $end
$var wire 1 \ instA|inst2~0_combout $end
$var wire 1 ] instA|inst2~regout $end
$var wire 1 ^ instA|inst5~regout $end
$var wire 1 _ instA|inst21~regout $end
$var wire 1 ` inst7|inst2|inst6~0_combout $end
$var wire 1 a inst7|inst3|inst2~0_combout $end
$var wire 1 b instB|inst21~0_combout $end
$var wire 1 c instB|inst5~0_combout $end
$var wire 1 d instB|inst5~regout $end
$var wire 1 e instB|inst21~regout $end
$var wire 1 f instB|inst17~regout $end
$var wire 1 g inst7|inst3|inst6~0_combout $end
$var wire 1 h inst7|inst4|inst2~0_combout $end
$var wire 1 i instA|inst17~0_combout $end
$var wire 1 j instA|inst17~regout $end
$var wire 1 k instA|inst14~regout $end
$var wire 1 l inst7|inst4|inst6~0_combout $end
$var wire 1 m inst7|inst5|inst6~0_combout $end
$var wire 1 n inst7|inst6|inst2~0_combout $end
$var wire 1 o instB|inst11~0_combout $end
$var wire 1 p inst7|inst5|inst2~0_combout $end
$var wire 1 q instB|inst14~0_combout $end
$var wire 1 r instB|inst14~regout $end
$var wire 1 s instB|inst11~regout $end
$var wire 1 t inst7|inst6|inst6~0_combout $end
$var wire 1 u instA|inst1~0_combout $end
$var wire 1 v instA|inst1~feeder_combout $end
$var wire 1 w instA|inst11~0_combout $end
$var wire 1 x instA|inst11~regout $end
$var wire 1 y instA|inst1~regout $end
$var wire 1 z instB|inst1~1_combout $end
$var wire 1 { instB|inst1~0_combout $end
$var wire 1 | instB|inst1~feeder_combout $end
$var wire 1 } instB|inst1~regout $end
$var wire 1 ~ inst7|inst7|inst2~0_combout $end
$var wire 1 !! inst|inst5~2_combout $end
$var wire 1 "! inst|inst5~1_combout $end
$var wire 1 #! inst|inst5~4_combout $end
$var wire 1 $! inst|inst~regout $end
$var wire 1 %! X~combout [7] $end
$var wire 1 &! X~combout [6] $end
$var wire 1 '! X~combout [5] $end
$var wire 1 (! X~combout [4] $end
$var wire 1 )! X~combout [3] $end
$var wire 1 *! X~combout [2] $end
$var wire 1 +! X~combout [1] $end
$var wire 1 ,! X~combout [0] $end
$var wire 1 -! inst3|inst11|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 .! inst3|inst11|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 /! inst3|inst11|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 0! inst3|inst11|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 1! inst3|inst11|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 2! inst3|inst11|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 3! inst3|inst11|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 4! inst3|inst11|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 5! Y~combout [7] $end
$var wire 1 6! Y~combout [6] $end
$var wire 1 7! Y~combout [5] $end
$var wire 1 8! Y~combout [4] $end
$var wire 1 9! Y~combout [3] $end
$var wire 1 :! Y~combout [2] $end
$var wire 1 ;! Y~combout [1] $end
$var wire 1 <! Y~combout [0] $end
$var wire 1 =! inst3|inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 >! inst3|inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 ?! inst3|inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 @! inst3|inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 A! inst3|inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 B! inst3|inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 C! inst3|inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 D! inst3|inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
b1101 $
b111 %
0-
0,
0+
0*
0)
0(
0'
0&
05
04
03
02
01
00
0/
0.
06
x7
08
19
x:
1;
1<
1=
0>
0?
0@
0A
0B
0C
0D
0E
0F
1G
0H
0I
0J
0K
0L
1M
1N
0O
0P
0Q
0R
1S
0T
1U
0V
0W
0X
0Y
0Z
1[
0\
0]
0^
0_
0`
0a
0b
1c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
1#!
0$!
1,!
0+!
1*!
1)!
0(!
0'!
0&!
0%!
04!
03!
02!
01!
00!
0/!
0.!
0-!
1<!
1;!
1:!
09!
08!
07!
06!
05!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
$end
#20000
1"
1#
1C
1E
1D
07
#40000
1!
1@
1A
17
1H
1I
0G
1B
#80000
0!
0@
0A
07
#120000
1!
1@
1A
17
0H
1F
1>!
1=!
1.!
1-!
0I
0B
1!!
1p
1n
1h
1a
1Z
1R
1Q
0#!
1"!
1>
1Y
0R
1`
0Z
1g
0a
1l
0h
0>
0p
1m
0"!
1t
0n
1#!
#160000
0!
0@
0A
07
#200000
1!
1@
1A
17
1$!
0F
1D!
1B!
0>!
0=!
14!
12!
0.!
0-!
1G
1u
0[
0N
0M
1O
0!!
0t
1p
1n
0m
0l
1h
0g
1a
0`
1Z
0Y
1R
0Q
16
1v
0u
1"!
1K
1w
0n
0p
1i
0h
1M
1>
0a
1[
0Z
1\
0R
0v
0#!
0w
0K
0i
0M
0>
0[
0\
0"!
1#!
#240000
0!
0@
0A
07
#280000
1!
1@
1A
17
1H
0D!
1A!
04!
11!
1I
0G
1B
1[
1N
1M
1V
#320000
0!
0@
0A
07
#340000
0#
0E
17
0V
0O
#360000
1!
1@
1A
07
0B!
0A!
1>!
1=!
02!
01!
1.!
1-!
1!!
1p
1n
1h
1a
1Z
1R
1Q
0#!
1"!
1>
1Y
0R
1`
0Z
1g
0a
1l
0h
0>
0p
1m
0"!
1t
0n
1#!
#400000
0!
0@
0A
17
#440000
1!
1@
1A
07
#480000
b1111 %
b1101 %
0"
0!
0;!
19!
0C
0@
0A
0D
17
0S
1b
0H
0I
1G
0B
#500000
1#
1"
1E
1C
1D
07
#520000
1!
1@
1A
17
1H
1I
0G
1B
#560000
0!
0@
0A
07
#600000
1!
1@
1A
17
0H
1F
0B
#640000
0!
0@
0A
07
#680000
1!
1@
1A
17
0F
1A!
1?!
0>!
0=!
11!
1/!
0.!
0-!
0I
1G
1V
0U
0!!
0t
1p
1n
0m
0l
1h
0g
1a
0`
1Z
0Y
1R
0Q
1"!
0n
0p
0h
1>
0a
0Z
0R
0#!
0>
0"!
1#!
#720000
0!
0@
0A
07
#760000
1!
1@
1A
17
1H
1B!
0?!
12!
0/!
1I
0G
1B
1O
1U
#800000
0!
0@
0A
07
#830000
0#
0E
17
0V
0O
#840000
1!
1@
1A
07
0B!
0A!
1>!
1=!
02!
01!
1.!
1-!
1!!
1p
1n
1h
1a
1Z
1R
1Q
0#!
1"!
1>
1Y
0R
1`
0Z
1g
0a
1l
0h
0>
0p
1m
0"!
1t
0n
1#!
#880000
0!
0@
0A
17
#920000
1!
1@
1A
07
#960000
0!
0@
0A
17
#1000000
