{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1571365116267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1571365116268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 21:18:36 2019 " "Processing started: Thu Oct 17 21:18:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1571365116268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1571365116268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ochoBits -c ochoBits " "Command: quartus_map --read_settings_files=on --write_settings_files=off ochoBits -c ochoBits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1571365116268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1571365116790 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ochoBits.v " "Can't analyze file -- file ochoBits.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1571365116881 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU.v " "Can't analyze file -- file ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1571365116885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ochobits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ochobits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ochoBits-Behavioral " "Found design unit 1: ochoBits-Behavioral" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571365117426 ""} { "Info" "ISGN_ENTITY_NAME" "1 ochoBits " "Found entity 1: ochoBits" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571365117426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571365117426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "D:/Altera 12/ochoBits/ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571365117430 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Altera 12/ochoBits/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571365117430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571365117430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ochoBits " "Elaborating entity \"ochoBits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1571365117489 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "buf_out ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"buf_out\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117496 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax00 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax00\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117497 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax01 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax01\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117497 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax02 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax02\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117497 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax03 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax03\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117497 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax04 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax04\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117497 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax05 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax05\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117497 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax06 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax06\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117497 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax07 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax07\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117498 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax08 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax08\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117498 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax09 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax09\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117498 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax10 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax10\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117498 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax11 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax11\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117498 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax12 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax12\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117498 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax13 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax13\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117498 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax14 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax14\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117498 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ax15 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"Ax15\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117499 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg1 ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"reg1\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117499 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_alu ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"out_alu\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117499 "|ochoBits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_sel ochoBits.vhd(15) " "VHDL Process Statement warning at ochoBits.vhd(15): inferring latch(es) for signal or variable \"ram_sel\", which holds its previous value in one or more paths through the process" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571365117499 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_sel\[0\] ochoBits.vhd(15) " "Inferred latch for \"ram_sel\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117501 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_sel\[1\] ochoBits.vhd(15) " "Inferred latch for \"ram_sel\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117501 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_sel\[2\] ochoBits.vhd(15) " "Inferred latch for \"ram_sel\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117501 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_sel\[3\] ochoBits.vhd(15) " "Inferred latch for \"ram_sel\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117501 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[0\] ochoBits.vhd(15) " "Inferred latch for \"out_alu\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117502 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[1\] ochoBits.vhd(15) " "Inferred latch for \"out_alu\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117502 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[2\] ochoBits.vhd(15) " "Inferred latch for \"out_alu\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117502 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[3\] ochoBits.vhd(15) " "Inferred latch for \"out_alu\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117502 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[4\] ochoBits.vhd(15) " "Inferred latch for \"out_alu\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117502 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[5\] ochoBits.vhd(15) " "Inferred latch for \"out_alu\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117503 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[6\] ochoBits.vhd(15) " "Inferred latch for \"out_alu\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117503 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_alu\[7\] ochoBits.vhd(15) " "Inferred latch for \"out_alu\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117503 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[0\] ochoBits.vhd(15) " "Inferred latch for \"reg1\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117503 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[1\] ochoBits.vhd(15) " "Inferred latch for \"reg1\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117503 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[2\] ochoBits.vhd(15) " "Inferred latch for \"reg1\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117503 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[3\] ochoBits.vhd(15) " "Inferred latch for \"reg1\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117503 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[4\] ochoBits.vhd(15) " "Inferred latch for \"reg1\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117503 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[5\] ochoBits.vhd(15) " "Inferred latch for \"reg1\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117504 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[6\] ochoBits.vhd(15) " "Inferred latch for \"reg1\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117504 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[7\] ochoBits.vhd(15) " "Inferred latch for \"reg1\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117504 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax15\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax15\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117504 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax15\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax15\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117504 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax15\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax15\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117504 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax15\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax15\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117504 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax15\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax15\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117505 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax15\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax15\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117505 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax15\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax15\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117505 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax15\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax15\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117505 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax14\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax14\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117505 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax14\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax14\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117505 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax14\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax14\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117505 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax14\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax14\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117506 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax14\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax14\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117506 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax14\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax14\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117506 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax14\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax14\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117507 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax14\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax14\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117507 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax13\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax13\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117507 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax13\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax13\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117507 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax13\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax13\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117507 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax13\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax13\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117507 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax13\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax13\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117508 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax13\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax13\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117508 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax13\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax13\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117508 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax13\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax13\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117508 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax12\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax12\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117508 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax12\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax12\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117508 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax12\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax12\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117509 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax12\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax12\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117509 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax12\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax12\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117509 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax12\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax12\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117510 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax12\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax12\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117510 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax12\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax12\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117510 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax11\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax11\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117510 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax11\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax11\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117511 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax11\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax11\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117511 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax11\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax11\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117511 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax11\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax11\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117511 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax11\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax11\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117512 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax11\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax11\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117512 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax11\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax11\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117512 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax10\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax10\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117513 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax10\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax10\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117513 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax10\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax10\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117513 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax10\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax10\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117513 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax10\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax10\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117513 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax10\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax10\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117514 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax10\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax10\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117514 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax10\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax10\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117514 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax09\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax09\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117514 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax09\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax09\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117514 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax09\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax09\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117514 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax09\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax09\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117515 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax09\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax09\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117515 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax09\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax09\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117515 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax09\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax09\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117515 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax09\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax09\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117515 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax08\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax08\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117515 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax08\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax08\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117515 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax08\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax08\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117516 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax08\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax08\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117516 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax08\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax08\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117516 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax08\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax08\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117516 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax08\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax08\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117516 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax08\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax08\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117516 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax07\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax07\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117516 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax07\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax07\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117516 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax07\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax07\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117517 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax07\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax07\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117517 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax07\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax07\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117517 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax07\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax07\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117517 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax07\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax07\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117517 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax07\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax07\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117517 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax06\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax06\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117517 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax06\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax06\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117518 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax06\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax06\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117518 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax06\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax06\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117518 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax06\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax06\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117518 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax06\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax06\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117518 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax06\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax06\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117518 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax06\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax06\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117518 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax05\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax05\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117519 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax05\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax05\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117519 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax05\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax05\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117519 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax05\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax05\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117519 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax05\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax05\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117519 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax05\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax05\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117519 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax05\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax05\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117519 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax05\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax05\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117520 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax04\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax04\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117520 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax04\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax04\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117520 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax04\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax04\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117520 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax04\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax04\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117520 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax04\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax04\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117520 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax04\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax04\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117521 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax04\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax04\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117521 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax04\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax04\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117521 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax03\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax03\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117521 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax03\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax03\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117521 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax03\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax03\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117521 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax03\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax03\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117522 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax03\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax03\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117522 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax03\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax03\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117522 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax03\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax03\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117523 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax03\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax03\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117523 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax02\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax02\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117524 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax02\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax02\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117524 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax02\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax02\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117524 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax02\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax02\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117525 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax02\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax02\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117525 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax02\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax02\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117525 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax02\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax02\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117526 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax02\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax02\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117526 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax01\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax01\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117526 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax01\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax01\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117527 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax01\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax01\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117527 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax01\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax01\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117527 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax01\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax01\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117527 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax01\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax01\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117527 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax01\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax01\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117528 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax01\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax01\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117528 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax00\[0\] ochoBits.vhd(15) " "Inferred latch for \"Ax00\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117528 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax00\[1\] ochoBits.vhd(15) " "Inferred latch for \"Ax00\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117528 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax00\[2\] ochoBits.vhd(15) " "Inferred latch for \"Ax00\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117528 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax00\[3\] ochoBits.vhd(15) " "Inferred latch for \"Ax00\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117529 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax00\[4\] ochoBits.vhd(15) " "Inferred latch for \"Ax00\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117529 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax00\[5\] ochoBits.vhd(15) " "Inferred latch for \"Ax00\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117529 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax00\[6\] ochoBits.vhd(15) " "Inferred latch for \"Ax00\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117529 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ax00\[7\] ochoBits.vhd(15) " "Inferred latch for \"Ax00\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117529 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf_out\[0\] ochoBits.vhd(15) " "Inferred latch for \"buf_out\[0\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117529 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf_out\[1\] ochoBits.vhd(15) " "Inferred latch for \"buf_out\[1\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117529 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf_out\[2\] ochoBits.vhd(15) " "Inferred latch for \"buf_out\[2\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117530 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf_out\[3\] ochoBits.vhd(15) " "Inferred latch for \"buf_out\[3\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117530 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf_out\[4\] ochoBits.vhd(15) " "Inferred latch for \"buf_out\[4\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117530 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf_out\[5\] ochoBits.vhd(15) " "Inferred latch for \"buf_out\[5\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117530 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf_out\[6\] ochoBits.vhd(15) " "Inferred latch for \"buf_out\[6\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117530 "|ochoBits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf_out\[7\] ochoBits.vhd(15) " "Inferred latch for \"buf_out\[7\]\" at ochoBits.vhd(15)" {  } { { "ochoBits.vhd" "" { Text "D:/Altera 12/ochoBits/ochoBits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571365117530 "|ochoBits"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1571365118721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1571365119487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1571365119487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "327 " "Implemented 327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1571365119533 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1571365119533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "306 " "Implemented 306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1571365119533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1571365119533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1571365119598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 21:18:39 2019 " "Processing ended: Thu Oct 17 21:18:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1571365119598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1571365119598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1571365119598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1571365119598 ""}
