

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_6'
================================================================
* Date:           Thu Apr 13 00:01:27 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Area
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.344 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      777|      777| 7.770 us | 7.770 us |  777|  777|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      776|      776|       194|          -|          -|     4|    no    |
        | + Loop 1.1  |      192|      192|         3|          -|          -|    64|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     218|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     111|    -|
|Register         |        -|      -|      61|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      61|     329|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln916_fu_289_p2    |     +    |      0|  0|  19|          12|          12|
    |add_ln918_1_fu_377_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln918_fu_368_p2    |     +    |      0|  0|  16|           1|           9|
    |add_ln920_1_fu_428_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln920_fu_419_p2    |     +    |      0|  0|  16|           2|           9|
    |i_4_fu_221_p2          |     +    |      0|  0|  15|           7|           1|
    |i_fu_167_p2            |     +    |      0|  0|  12|           3|           1|
    |sub_ln419_fu_201_p2    |     -    |      0|  0|  18|          11|          11|
    |sub_ln916_fu_280_p2    |     -    |      0|  0|  16|           9|           9|
    |icmp_ln418_fu_161_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln915_fu_215_p2   |   icmp   |      0|  0|  11|           7|           8|
    |or_ln917_1_fu_315_p2   |    or    |      0|  0|   8|           8|           8|
    |or_ln917_fu_254_p2     |    or    |      0|  0|   8|           8|           1|
    |or_ln919_1_fu_403_p2   |    or    |      0|  0|   8|           8|           8|
    |or_ln919_fu_332_p2     |    or    |      0|  0|   8|           8|           2|
    |or_ln921_fu_350_p2     |    or    |      0|  0|   8|           8|           2|
    |r_d1                   |    or    |      0|  0|   8|           8|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 218|         127|         117|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  33|          6|    1|          6|
    |i_0_i_reg_150           |   9|          2|    7|         14|
    |i_0_reg_138             |   9|          2|    3|          6|
    |r_address0              |  15|          3|   13|         39|
    |r_d0                    |  15|          3|    8|         24|
    |w1_vec_coeffs_address0  |  15|          3|   10|         30|
    |w1_vec_coeffs_address1  |  15|          3|   10|         30|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 111|         22|   52|        149|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  5|   0|    5|          0|
    |i_0_i_reg_150       |  7|   0|    7|          0|
    |i_0_reg_138         |  3|   0|    3|          0|
    |i_4_reg_484         |  7|   0|    7|          0|
    |i_reg_464           |  3|   0|    3|          0|
    |sext_ln910_reg_469  |  6|   0|   12|          6|
    |shl_ln2_reg_489     |  6|   0|    8|          2|
    |sub_ln916_reg_506   |  9|   0|    9|          0|
    |trunc_ln8_reg_512   |  8|   0|    8|          0|
    |zext_ln915_reg_476  |  7|   0|    9|          2|
    +--------------------+---+----+-----+-----------+
    |Total               | 61|   0|   71|         10|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.6 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.6 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.6 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | pqcrystals_dilithium.6 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | pqcrystals_dilithium.6 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | pqcrystals_dilithium.6 | return value |
|r_address0              | out |   13|  ap_memory |            r           |     array    |
|r_ce0                   | out |    1|  ap_memory |            r           |     array    |
|r_we0                   | out |    1|  ap_memory |            r           |     array    |
|r_d0                    | out |    8|  ap_memory |            r           |     array    |
|r_address1              | out |   13|  ap_memory |            r           |     array    |
|r_ce1                   | out |    1|  ap_memory |            r           |     array    |
|r_we1                   | out |    1|  ap_memory |            r           |     array    |
|r_d1                    | out |    8|  ap_memory |            r           |     array    |
|w1_vec_coeffs_address0  | out |   10|  ap_memory |      w1_vec_coeffs     |     array    |
|w1_vec_coeffs_ce0       | out |    1|  ap_memory |      w1_vec_coeffs     |     array    |
|w1_vec_coeffs_q0        |  in |   32|  ap_memory |      w1_vec_coeffs     |     array    |
|w1_vec_coeffs_address1  | out |   10|  ap_memory |      w1_vec_coeffs     |     array    |
|w1_vec_coeffs_ce1       | out |    1|  ap_memory |      w1_vec_coeffs     |     array    |
|w1_vec_coeffs_q1        |  in |   32|  ap_memory |      w1_vec_coeffs     |     array    |
+------------------------+-----+-----+------------+------------------------+--------------+

