## Hardware-Based Speculation

> ##基于硬件的投机

As we try to exploit more instruction-level parallelism, maintaining control depen- dences becomes an increasing burden. Branch prediction reduces the direct stalls attributable to branches, but for a processor executing multiple instructions per clock, just predicting branches accurately may not be sufficient to generate the desired amount of instruction-level parallelism. A wide-issue processor may need to execute a branch every clock cycle to maintain maximum performance. Thus exploiting more parallelism requires that we overcome the limitation of control dependence.

> 当我们试图利用更多的指导级并行性时，保持控制权成为越来越多的负担。分支预测可降低可归因于分支的直接失速，但是对于每个时钟执行多个指令的处理器，仅准确预测分支可能不足以生成所需的指令级级并行性。广泛的处理器可能需要在每个时钟周期执行分支以保持最高性能。因此，利用更多的并行性要求我们克服控制依赖的限制。

Overcoming control dependence is done by speculating on the outcome of branches and executing the program as if our guesses are correct. This mech- anism represents a subtle, but important, extension over branch prediction with dynamic scheduling. In particular, with speculation, we fetch, issue, and _exe- cute_ instructions, as if our branch predictions are always correct; dynamic scheduling only fetches and issues such instructions. Of course, we need mech- anisms to handle the situation where the speculation is incorrect. Appendix H discusses a variety of mechanisms for supporting speculation by the compiler. In this section, we explore _hardware speculation,_ which extends the ideas of dynamic scheduling.

> 克服控制依赖性是通过推测分支机构的结果并执行程序来完成的，就好像我们的猜测是正确的一样。这种机械主义代表了对分支预测的微妙但重要的扩展，并具有动态调度。特别是，在猜测的情况下，我们提取，问题和 *exe-可爱*说明，好像我们的分支预测总是正确的；动态调度仅获取并发出此类说明。当然，我们需要机械主义来处理猜测不正确的情况。附录 H 讨论了多种支持编译器投机的机制。在本节中，我们探索*hardware 的推测，*扩展动态调度的想法。

Hardware-based speculation combines three key ideas: (1) dynamic branch prediction to choose which instructions to execute, (2) speculation to allow the execution of instructions before the control dependences are resolved (with the ability to undo the effects of an incorrectly speculated sequence), and (3) dynamic scheduling to deal with the scheduling of different combina- tions of basic blocks. (In comparison, dynamic scheduling without speculation only partially overlaps basic blocks because it requires that a branch be resolved before actually executing any instructions in the successor basic block.)

> 基于硬件的推测结合了三个关键想法：（1）动态分支预测以选择要执行的指令，（2）猜测允许在解决控件依赖性之前执行指令（具有撤消错误猜测的效果的能力序列）和（3）动态调度，以处理基本块的不同组合的调度。（相比之下，没有投机的动态调度仅部分重叠基本块，因为它要求在实际执行后继基本块中的任何指令之前解决分支。）

Hardware-based speculation follows the predicted flow of data values to choose when to execute instructions. This method of executing programs is essen- tially a _data flow execution_: Operations execute as soon as their operands are available.

> 基于硬件的推测遵循数据值的预测流，可以选择何时执行指令。从本质上讲，这种执行程序的方法是 *data Flow Execution*：一旦其操作数可用，操作会立即执行。

To extend Tomasulo’s algorithm to support speculation, we must separate the bypassing of results among instructions, which is needed to execute an instruction speculatively, from the actual completion of an instruction. By making this sepa- ration, we can allow an instruction to execute and to bypass its results to other instructions, without allowing the instruction to perform any updates that cannot be undone, until we know that the instruction is no longer speculative.

> 为了扩展 tomasulo 的算法以支持投机，我们必须在指令之间分离结果的绕过结果，这是指定指令所需的指令，而不是实际完成指令。通过制作此隔离，我们可以允许指令执行并绕过其结果到其他说明，而无需该指令执行无法撤消的任何更新，直到我们知道指令不再是投机性的。

Using the bypassed value is like performing a speculative register read because we do not know whether the instruction providing the source register value is pro- viding the correct result until the instruction is no longer speculative. When an instruction is no longer speculative, we allow it to update the register file or mem- ory; we call this additional step in the instruction execution sequence _instruction commit_.

> 使用旁观值就像执行投机寄存器读取，因为我们不知道提供源寄存器值的指令是否为正确的结果提供了正确的结果。当指令不再投机时，我们允许其更新寄存器文件或 mem-Ory；我们在指令执行序列 *instruction commit* 中调用此附加步骤。

The key idea behind implementing speculation is to allow instructions to exe- cute out of order but to force them to commit _in order_ and to prevent any irrevo- cable action (such as updating state or taking an exception) until an instruction commits. Therefore, when we add speculation, we need to separate the process of completing execution from instruction commit, because instructions may finish execution considerably before they are ready to commit. Adding this commit phase to the instruction execution sequence requires an additional set of hardware buffers that hold the results of instructions that have finished execution but have not com- mitted. This hardware buffer, which we call the _reorder buffer_, is also used to pass results among instructions that may be speculated.

> 实施猜测背后的关键思想是允许说明过于秩序，但要迫使他们提交订单*并防止任何 irrevo-cable 操作（例如更新状态或采取例外），直到指令提交。因此，当我们添加猜测时，我们需要将完成执行权与指令提交的过程分开，因为指令在准备提交之前可能会大量完成执行。将此提交阶段添加到指令执行序列中需要一组额外的硬件缓冲区，以保留完成执行但尚未完成的指令结果。我们称之为\_reorder Buffer*的硬件缓冲区也用于在可能被推测的指令中传递结果。

The reorder buffer (ROB) provides additional registers in the same way as the reservation stations in Tomasulo’s algorithm extend the register set. The ROB holds the result of an instruction between the time the operation associated with the instruction completes and the time the instruction commits. The ROB therefore is a source of operands for instructions, just as the reservation stations provide operands in Tomasulo’s algorithm. The key difference is that in Tomasulo’s algo- rithm, once an instruction writes its result, all subsequently issued instructions will find the result in the register file. With speculation, the register file is not updated until the instruction commits (and we know definitively that the instruction should execute); thus, the ROB supplies operands in the interval between completion of instruction execution and instruction commit. The ROB is similar to the store buffer in Tomasulo’s algorithm, and we integrate the function of the store buffer into the ROB for simplicity.

> 重新排序缓冲区（ROB）以与 Tomasulo 算法中的预订站相同的方式提供了其他寄存器。ROB 保留了与指令完成的操作与指令提交的时间之间的指示结果。因此，Rob 是指示操作数的来源，就像预订站在 Tomasulo 的算法中提供了操作数一样。关键区别在于，在 Tomasulo 的 Algo-Rithm 中，一旦指令写下结果，所有随后发出的指令将在寄存器文件中找到结果。通过推测，在指令提交之前，不会更新寄存器文件（并且我们确定地知道该指令应执行）；因此，ROB 在完成指令执行和指令提交之间的间隔中提供操作数。Rob 类似于 Tomasulo 算法中的商店缓冲区，我们将商店缓冲区的功能集成到 Rob 中，以简单起见。

[Figure 3.15](#_bookmark115) shows the hardware structure of the processor including the ROB. Each entry in the ROB contains four fields: the instruction type, the destination field, the value field, and the ready field. The instruction type field indicates whether the instruction is a branch (and has no destination result), a store (which has a mem- ory address destination), or a register operation (ALU operation or load, which has register destinations). The destination field supplies the register number (for loads and ALU operations) or the memory address (for stores) where the instruction result should be written. The value field is used to hold the value of the instruction result until the instruction commits. We will see an example of ROB entries shortly. Finally, the ready field indicates that the instruction has completed execution, and the value is ready.

> [图 3.15]（#\_ bookmark115）显示了包括 ROB 在内的处理器的硬件结构。ROB 中的每个条目都包含四个字段：指令类型，目标字段，值字段和就绪字段。指令类型字段指示指令是分支（并且没有目的地结果），商店（具有 MEM-ORY 地址目标）还是寄存器操作（ALU 操作或负载，具有寄存器目的地）。目标字段提供寄存器号（用于负载和 ALU 操作）或内存地址（用于商店），其中应编写指令结果。值字段用于保留指令结果的值，直到指令提交为止。我们将很快看到 Rob 条目的示例。最后，就绪字段指示指令已完成执行，并且该值已准备就绪。

![](./media/image204.png)

> ！[]（./ Media/image204.png）

Figure 3.15 The basic structure of a FP unit using Tomasulo’s algorithm and extended to handle speculation. Comparing this to [Figure 3.10](#_bookmark108) on [page 198](#_bookmark108), which implemented Tomasulo’s algorithm, we can see that the major change is the addition of the ROB and the elimination of the store buffer, whose function is integrated into the ROB. This mechanism can be extended to allow multiple issues per clock by making the CDB wider to allow for mul- tiple completions per clock.

> 图 3.15 使用 Tomasulo 的算法并扩展以处理猜测的 FP 单元的基本结构。将其与[Page 198]（#_ bookmark108）上的[图 3.10]（#_ bookmark108）进行比较，该（#\_ bookmark108）实现了 tomasulo 的算法，我们可以看到，主要更改是添加了 ROB 和删除 Store Buffer 的功能，其功能是集成到抢劫中。可以通过使 CDB 更宽以每个时钟完成操作，可以扩展该机制以允许每个时钟的多个问题。

The ROB subsumes the store buffers. Stores still execute in two steps, but the second step is performed by instruction commit. Although the renaming function of the reservation stations is replaced by the ROB, we still need a place to buffer oper- ations (and operands) between the time they issue and the time they begin execution.

> Rob 将商店的缓冲区归为。商店仍然分为两个步骤执行，但是第二步是通过指令提交执行的。尽管预订站的重命名函数被 ROB 取代，但我们仍然需要一个地方来缓冲运营（和操作数）之间，它们在发行时间到它们开始执行的时间。

This function is still provided by the reservation stations. Because every instruction has a position in the ROB until it commits, we tag a result using the ROB entry number rather than using the reservation station number. This tagging requires that the ROB assigned for an instruction must be tracked in the reservation station. Later in this sec- tion, we will explore an alternative implementation that uses extra registers for renam- ing and a queue that replaces the ROB to decide when instructions can commit.

> 此功能仍然由预订站提供。因为每个指令在 Rob 中都有一个位置，直到其提交为止，我们使用 ROB 条目编号标记了结果，而不是使用预订站编号。此标签要求必须在预订站中跟踪指令分配的 Rob。在本节的后面，我们将探索一种替代实现，该实现使用额外的寄存器进行命名，并替代 Rob 以决定指令何时可以提交的队列。

Here are the four steps involved in instruction execution:

> 这是指导执行中涉及的四个步骤：

1. _Issue_—Get an instruction from the instruction queue. Issue the instruction if there is an empty reservation station and an empty slot in the ROB; send the operands to the reservation station if they are available in either the registers or the ROB. Update the control entries to indicate the buffers are in use. The number of the ROB entry allocated for the result is also sent to the reservation station so that the number can be used to tag the result when it is placed on the CDB. If either all reservations are full or the ROB is full, then the instruction issue is stalled until both have available entries.

> 1. _issue_-从指令队列中获取指令。发出指令是否有空的预订站和 Rob 中的空插槽；如果在寄存器或 Rob 中可用，将操作数发送到预订站。更新控制条目以指示正在使用的缓冲区。为结果分配的 ROB 条目的数量也发送到预订站，以便将其放置在 CDB 上时可以使用该数字标记结果。如果所有预订均已满，或者 Rob 已满，则指令问题停滞不前，直到两者都有可用条目。

2. _Execute_—If one or more of the operands is not yet available, monitor the CDB while waiting for the register to be computed. This step checks for RAW haz- ards. When both operands are available at a reservation station, execute the operation. Instructions may take multiple clock cycles in this stage, and loads still require two steps in this stage. Stores only need the base register at this step, because execution for a store at this point is only effective address calculation.

> 2. _execute_ - 如果尚未使用一个或多个操作数，请在等待计算寄存器的同时监视 CDB。此步骤检查原始危害。当两个操作数在预订站都可用时，请执行操作。在此阶段，指令可能会进行多个时钟周期，并且在此阶段仍需要两个步骤。商店在此步骤中只需要基本寄存器，因为此时商店的执行仅是有效的地址计算。

3. _Write result_—When the result is available, write it on the CDB (with the ROB tag sent when the instruction issued) and from the CDB into the ROB, as well as to any reservation stations waiting for this result. Mark the reservation station as available. Special actions are required for store instructions. If the value to be stored is available, it is written into the Value field of the ROB entry for the store. If the value to be stored is not available yet, the CDB must be monitored until that value is broadcast, at which time the Value field of the ROB entry of the store is updated. For simplicity we assume that this occurs during the Write Result stage of a store; we discuss relaxing this requirement later.

> 3. _write 结果_-当结果可用时，将其写在 CDB 上（在发出指令时发送了 Rob 标签）以及从 CDB 中将其写入 ROB，以及任何预订站等待此结果。将预订站标记为可用。商店说明需要特殊措施。如果可存储的值可用，则将其写入商店的 Rob 条目的值字段中。如果尚未存储的值尚未可用，则必须监视 CDB，直到该值被广播为止，此时更新了商店的 Rob 条目的值字段。为简单起见，我们假设这是在商店的写入结果阶段发生的。我们讨论以后放松这一要求。

4. _Commit_—This is the final stage of completing an instruction, after which only its result remains. (Some processors call this commit phase “completion” or “graduation.”) There are three different sequences of actions at commit depend- ing on whether the committing instruction is a branch with an incorrect predic- tion, a store, or any other instruction (normal commit). The normal commit case occurs when an instruction reaches the head of the ROB and its result is present in the buffer; at this point, the processor updates the register with the result and removes the instruction from the ROB. Committing a store is similar except that memory is updated rather than a result register. When a branch with incorrect prediction reaches the head of the ROB, it indicates that the speculation was wrong. The ROB is flushed and execution is restarted at the correct successor of the branch. If the branch was correctly predicted, the branch is finished.

> 4. _commit_-这是完成指令的最后阶段，之后仅保留其结果。（某些处理器称此提交阶段为“完成”或“毕业”。）在提交方面有三个不同的操作序列，取决于提交指令是具有不正确的预测，商店还是任何其他指令的分支机构（正常提交）。当指令到达 ROB 的头部并且其结果存在于缓冲区中时，就会发生正常提交情况。此时，处理器更新了带有结果的寄存器，并从 ROB 中删除了指令。投入商店类似，除了更新内存而不是结果寄存器。当一个不正确预测的分支到达 ROB 的头部时，表明猜测是错误的。Rob 被冲洗，执行在分支的正确继任者处重新启动。如果正确预测了分支，则分支完成。

Once an instruction commits, its entry in the ROB is reclaimed, and the register or memory destination is updated, eliminating the need for the ROB entry. If the ROB fills, we simply stop issuing instructions until an entry is made free. Now let’s examine how this scheme would work with the same example we used for Toma- sulo’s algorithm.

> 指令提交后，将收回其在 ROB 中的输入，并更新寄存器或内存目的地，从而消除了 Rob 条目的需求。如果 Rob 填写，我们只需停止发布说明，直到免费入场为止。现在，让我们检查一下该方案如何与我们用于 Toma-Sulo 算法相同的示例使用。

Example Assume the same latencies for the floating-point functional units as in earlier exam- ples: add is 2 clock cycles, multiply is 6 clock cycles, and divide is 12 clock cycles. Using the following code segment, the same one we used to generate [Figure 3.12](#_bookmark111), show what the status tables look like when the fmul.d is ready to go to commit.

> 示例假设浮点功能单元的延迟与较早的检查相同：添加为 2 个时钟周期，倍数为 6 个时钟周期，而划分为 12 个时钟周期。使用以下代码段，我们用来生成的代码段[图 3.12]（#\_ bookmark111），显示 fmul.d 准备好进行提交时状态表的样子。

_Answer_ [Figure 3.16](#_bookmark116) shows the result in the three tables. Notice that although the fsub.d instruction has completed execution, it does not commit until the fmul.d com- mits. The reservation stations and register status field contain the same basic infor- mation that they did for Tomasulo’s algorithm (see page 200 for a description of those fields). The differences are that reservation station numbers are replaced with ROB entry numbers in the Qj and Qk fields, as well as in the register status fields, and we added the Dest field to the reservation stations. The Dest field designates the ROB entry that is the destination for the result produced by this reservation station entry.

> _answer_ [图 3.16]（#\_ bookmark116）在三个表中显示结果。请注意，尽管 FSUB.D 指令已经完成执行，但直到 FMUL.D commits 才提交。预订站和注册状态字段包含与 Tomasulo 算法相同的基本信息（有关这些字段的描述，请参见第 200 页）。区别在于，预订站号被 QJ 和 QK 字段中的 Rob 入门号以及寄存器状态字段中的 Rob 入门号替换，我们将 DEST 字段添加到了预订站。DEST 字段指定 ROB 条目是该预订站条目产生的结果的目的地。

The preceding example illustrates the key important difference between a pro- cessor with speculation and a processor with dynamic scheduling. Compare the content of [Figure 3.16](#_bookmark116) with that of [Figure 3.12](#_bookmark111) on page 184, which shows the same code sequence in operation on a processor with Tomasulo’s algorithm. The key difference is that, in the preceding example, no instruction after the earliest uncom- pleted instruction (fmul.d in preceding example) is allowed to complete. In con- trast, in [Figure 3.12](#_bookmark111) the fsub.d and fadd.d instructions have also completed. One implication of this difference is that the processor with the ROB can dynamically execute code while maintaining a precise interrupt model. For exam- ple, if the fmul.d instruction caused an interrupt, we could simply wait until it reached the head of the ROB and take the interrupt, flushing any other pending instructions from the ROB. Because instruction commit happens in order, this yields a precise exception.

> 前面的示例说明了具有投机的专业人士和具有动态调度的处理器之间的关键重要区别。将[图 3.16]（#_ bookmark116）的内容与第 184 页的[图 3.12]（#_ bookmark111）的内容进行比较，该内容显示了使用 Tomasulo 的算法在处理器上操作的相同代码序列。关键区别在于，在前面的示例中，最早的指令（fmul.d in 前示例中的 fmul.d）不得完成。在[图 3.12]（#\_ bookmark111）中，FSUB.D 和 FADD.D 指令也已完成。这种差异的含义是，使用 ROB 的处理器可以在维护精确的中断模型的同时动态执行代码。对于考试，如果 FMUL.D 指令引起了中断，我们可以只等到它到达 Rob 的头并打开中断，从 Rob 中冲洗任何其他待处理的指令。由于指令提交按顺序进行，因此会产生一个确切的例外。

By contrast, in the example using Tomasulo’s algorithm, the fsub.d and fadd.d instructions could both complete before the fmul.d raised the excep- tion. The result is that the registers f8 and f6 (destinations of the fsub.d and fadd.d instructions) could be overwritten, in which case the interrupt would be imprecise.

> 相比之下，在使用 tomasulo 算法的示例中，FSUB.D 和 FADD.D 指令都可以在 FMUL.D 提出之前完成。结果是可以覆盖寄存器 F8 和 F6（FSUB.D 和 FADD.D 指示的目的地），在这种情况下，中断将不精确。

> Figure 3.16 At the time the fmul.d is ready to commit, only the two fld instructions have committed, although several others have completed execution. The fmul.d is at the head of the ROB, and the two fld instructions are there only to ease understanding. The fsub.d and fadd.d instructions will not commit until the fmul.d instruc- tion commits, although the results of the instructions are available and can be used as sources for other instructions. The fdiv.d is in execution, but has not completed solely because of its longer latency than that of fmul.d. The Value column indicates the value being held; the format \#X is used to refer to a value field of ROB entry X. Reorder buffers 1 and 2 are actually completed but are shown for informational purposes. We do not show the entries for the load/store queue, but these entries are kept in order.

>> 图 3.16 在 FMUL.D 准备提交时，只有两个 FLD 指令已提交，尽管其他几个指令已经完成了执行。fmul.d 位于 Rob 的头上，两个 FLD 指示只能减轻理解。FSUB.D 和 FADD.D 指令直到 FMUL.D 指令提交，尽管说明的结果可用，并且可以用作其他说明的来源，但才能提交。FDIV.D 处于执行状态，但没有仅仅因为其延迟时间比 FMUL.D 的延迟更长。值列指示正在持有的值；格式\ #x 用于参考 Rob 条目 X 的值字段。重新订购缓冲区 1 和 2 实际完成，但显示出用于信息目的。我们不显示负载/存储队列的条目，但这些条目保留在顺序上。
>>

Some users and architects have decided that imprecise floating-point excep- tions are acceptable in high-performance processors because the program will likely terminate; see Appendix J for further discussion of this topic. Other types of exceptions, such as page faults, are much more difficult to accommodate if they are imprecise because the program must transparently resume execution after han- dling such an exception.

> 一些用户和架构师已经决定，在高性能处理器中可以接受不精确的浮点外观，因为该程序可能会终止。有关此主题的进一步讨论，请参见附录 J。其他类型的例外（例如页面故障）如果不精确，则难以容易得多，因为该程序在这样的例外后必须透明地恢复执行。

The use of a ROB with in-order instruction commit provides precise exceptions, in addition to supporting speculative execution, as the next example shows.

> 如下一个示例所示，除了支持投机执行外，使用 rob 与固定指令提交的使用还提供了精确的异常。

Example Consider the code example used earlier for Tomasulo’s algorithm and shown in [Figure 3.14](#_bookmark113) in execution:

> 示例考虑 tomasulo 算法之前使用的代码示例，并在执行中显示[图 3.14]（#\_ bookmark113）中：

Assume that we have issued all the instructions in the loop twice. Let’s also assume that the fld and fmul.d from the first iteration have committed and all other instructions have completed execution. Normally, the store would wait in the ROB for both the effective address operand (x1 in this example) and the value (f4 in this example). Because we are only considering the floating-point pipeline, assume the effective address for the store is computed by the time the instruction is issued.

> 假设我们已经两次在循环中发布了所有说明。我们还假设第一次迭代的 FLD 和 FMUL.D 已提交，所有其他说明都已完成。通常，商店将在 Rob 中等待有效的地址操作数（本示例中的 X1）和值（在本示例中的 F4）。因为我们仅考虑浮点管道，所以假设商店的有效地址是在发出指令时计算的。

_Answer_ [Figure 3.17](#_bookmark117) shows the result in two tables.

> _answer_ [图 3.17]（#\_ bookmark117）在两个表中显示结果。

Because neither the register values nor any memory values are actually written until an instruction commits, the processor can easily undo its speculative actions when a branch is found to be mispredicted. Suppose that the branch bne is not taken the first time in [Figure 3.17](#_bookmark117). The instructions prior to the branch will simply commit when each reaches the head of the ROB; when the branch reaches the head of that buffer, the buffer is simply cleared and the processor begins fetching instructions from the other path.

> 因为在指令提交之前，寄存器值和任何内存值都没有编写，所以当发现分支被发现错误预测时，处理器都可以轻松撤消其投机操作。假设[图 3.17]（#\_ bookmark117）中的第一次未采取分支 bne。分支机构之前的说明只会在每个人到达 Rob 的头时提出；当分支到达该缓冲区的头部时，简单地清除了缓冲区，并且处理器开始从另一个路径获取指令。

In practice, processors that speculate try to recover as early as possible after a branch is mispredicted. This recovery can be done by clearing the ROB for all entries that appear after the mispredicted branch, allowing those that are before the branch in the ROB to continue, and restarting the fetch at the correct branch successor. In speculative processors, performance is more sensitive to the branch prediction because the impact of a misprediction will be higher. Thus all the aspects of handling branches—prediction accuracy, latency of misprediction detection, and misprediction recovery time—increase in importance.

> 实际上，推测的处理器试图在分支机构错误预测后尽早恢复。可以通过清除 ROB 的所有条目来完成此恢复，这些条目允许 Rob 中的分支前面的分支机构继续进行，并在正确的分支继任者处重新启动获取。在投机处理器中，性能对分支预测更为敏感，因为错误预测的影响将更高。因此，重要性的所有方面 - 预测准确性，错误预测检测的延迟以及错误预测的恢复时间 - 重要性。

Exceptions are handled by not recognizing the exception until it is ready to commit. If a speculated instruction raises an exception, the exception is recorded in the ROB. If a branch misprediction arises and the instruction should not have been executed, the exception is flushed along with the instruction when the

> 在准备提交之前，不要识别异常来处理异常。如果推测指令提出了例外，则将异常记录在 ROB 中。如果出现了分支错误预测，并且不应执行指令，则该例外将与指令一起冲洗

> Figure 3.17 Only the fld and fmul.d instructions have committed, although all the others have completed execution. Thus no reservation stations are busy and none are shown. The remaining instructions will be committed as quickly as possible. The first two reorder buffers are empty, but are shown for completeness.

>> 图 3.17 只有 FLD 和 FMUL.D 指令才提出，尽管所有其他说明都已完成。因此，没有预订站很忙，没有显示。其余的说明将尽快提出。前两个重新排序缓冲区是空的，但显示为完整性。
>>

ROB is cleared. If the instruction reaches the head of the ROB, then we know it is no longer speculative and the exception should really be taken. We can also try to handle exceptions as soon as they arise and all earlier branches are resolved, but this is more challenging in the case of exceptions than for branch mispredict and, because it occurs less frequently, not as critical.

> 罗布被清除。如果指示到达了 Rob 的头部，那么我们知道它不再是投机性的，因此应该真正采取例外。我们还可以尝试一旦出现异常，并且所有早期的分支都可以解决，但是在例外情况下，这比分支错误预测的情况更具挑战性，因为它发生的频率较低，而不是那么关键。

[Figure 3.18](#_bookmark118) shows the steps of execution for an instruction, as well as the conditions that must be satisfied to proceed to the step and the actions taken. We show the case where mispredicted branches are not resolved until commit. Although speculation seems like a simple addition to dynamic scheduling, a comparison of [Figure 3.18](#_bookmark118) with the comparable figure for Tomasulo’s algo- rithm in [Figure 3.13](#_bookmark112) shows that speculation adds significant complications to the control. In addition, remember that branch mispredictions are somewhat more complex.

> [图 3.18]（#_ bookmark118）显示了指令执行的步骤，以及必须满足的条件才能继续进行步骤和采取的操作。我们展示了在提交之前无法解决错误的分支机构的情况。尽管猜测似乎是动态调度的简单补充，但[图 3.18]（#_ bookmark118）与[图 3.13]（#\_ bookmark112）中的 tomasulo algo-rithm 的可比较图进行了比较。此外，请记住，分支错误预测更为复杂。

There is an important difference in how stores are handled in a speculative processor versus in Tomasulo’s algorithm. In Tomasulo’s algorithm, a store can update memory when it reaches Write Result (which ensures that the effec- tive address has been calculated) and the data value to store is available. In a speculative processor, a store updates memory only when it reaches the head of the ROB. This difference ensures that memory is not updated until an instruc- tion is no longer speculative.

> 在 Tomasulo 的算法中，在投机处理器中处理商店的处理方式存在重要区别。在 Tomasulo 的算法中，商店在达到写入结果时可以更新内存（确保已经计算出效率地址），并且可以存储数据值。在投机处理器中，仅当存储器到达 ROB 的头部时才更新内存。这种差异可确保直到不再投机之前，才能更新内存。

> Figure 3.18 Steps in the algorithm and what is required for each step. For the issuing instruction, rd is the des- tination, rs and rt are the sources, r is the reservation station allocated, b is the assigned ROB entry, and h is the head entry of the ROB. RS is the reservation station data structure. The value returned by a reservation station is called the result. Register-Stat is the register data structure, Regs represents the actual registers, and ROB is the reorder buffer data structure.

>> 图 3.18 算法中的步骤以及每个步骤所需的内容。对于发行指令，RD 是 destination，RS 和 RT 是来源，R 是分配的预订站，B 是指定的 ROB 条目，H 是 ROB 的头部入口。RS 是预订站数据结构。预订站返回的值称为结果。寄存器-STAT 是寄存器数据结构，REGS 代表实际寄存器，ROB 是重新排序缓冲区数据结构。
>>

[Figure 3.18](#_bookmark118) has one significant simplification for stores, which is unneeded in practice. [Figure 3.18](#_bookmark118) requires stores to wait in the Write Result stage for the register source operand whose value is to be stored; the value is then moved from the Vk field of the store’s reservation station to the Value field of the store’s ROB entry. In reality, however, the value to be stored need not arrive until _just before_ the store commits and can be placed directly into the store’s ROB entry by the sourcing instruction. This is accomplished by having the hardware track when the source value to be stored is available in the store’s ROB entry and searching the ROB on every instruction completion to look for dependent stores.

> [图 3.18]（#_ bookmark118）对商店有一个重要的简化，这在实践中不需要。[图 3.18]（#_ bookmark118）要求商店在写入结果阶段等待寄存器源操作数，其价值要存储；然后，该值从商店预订站的 VK 字段转移到商店 Rob 条目的价值字段。但是，实际上，要存储的价值不必到达之前\_之前的商店提交，并且可以通过采购指令将其直接放入商店的 Rob 条目中。这是通过在商店的 Rob 条目中可用的硬件轨道进行硬件轨道来完成的，并在每个说明完成中搜索 ROB 以寻找依赖商店。

This addition is not complicated, but adding it has two effects: we would need to add a field to the ROB, and [Figure 3.18](#_bookmark118), which is already in a small font, would be even longer! Although [Figure 3.18](#_bookmark118) makes this simplification, in our examples, we will allow the store to pass through the Write Result stage and simply wait for the value to be ready when it commits.

> 此添加并不复杂，但是添加它具有两个效果：我们需要在 Rob 中添加一个字段，[图 3.18]（#_ bookmark118）已经在小字体中了，甚至更长！尽管[图 3.18]（#_ bookmark118）简化了这一简化，但在我们的示例中，我们将允许商店通过写入结果阶段，并在提交时只等待该值准备就绪。

Like Tomasulo’s algorithm, we must avoid hazards through memory. WAW and WAR hazards through memory are eliminated with speculation because the actual updating of memory occurs in order, when a store is at the head of the ROB, so no earlier loads or stores can still be pending. RAW hazards through memory are maintained by two restrictions:

> 像 Tomasulo 的算法一样，我们必须通过记忆来避免危害。通过猜测来消除通过内存的 WAW 和战争危害，因为当商店位于 Rob 的头部时，记忆的实际更新是按顺序进行的，因此仍然没有较早的负载或商店可以待处理。通过记忆通过两个限制来维持通过记忆的原始危害：

1. Not allowing a load to initiate the second step of its execution if any active ROB entry occupied by a store has a Destination field that matches the value of the A field of the load

> 1.如果商店占用的任何活动 ROB 条目具有与负载的 A 字段相匹配的目标字段，则不允许负载启动其执行的第二步

2. Maintaining the program order for the computation of an effective address of a load with respect to all earlier stores

> 2.维护程序顺序，以计算有关所有早期商店的有效地址的有效地址

Together, these two restrictions ensure that any load that accesses a memory location written to by an earlier store cannot perform the memory access until the store has written the data. Some speculative processors will actually bypass the value from the store to the load directly when such a RAW hazard occurs. Another approach is to predict potential collisions using a form of value prediction; we consider this in [Section 3.9](#advanced-techniques-for-instruction-delivery-and-speculation).

> 这两个限制在一起确保了访问较早商店写入的内存位置的任何负载在商店编写数据之前无法执行内存访问。当发生这种原始危害时，一些投机处理器实际上将直接绕过从商店到负载的值。另一种方法是使用一种价值预测形式来预测潜在的碰撞。我们在[第 3.9 节]中考虑这一点（＃高级教学和指定）。

Although this explanation of speculative execution has focused on floating point, the techniques easily extend to the integer registers and functional units. Indeed, because such programs tend to have code where the branch behavior is less predictable, speculation may be more useful in integer programs. Additionally, these techniques can be extended to work in a multiple-issue processor by allowing multiple instructions to issue and commit every clock. In fact, speculation is probably most interesting in such processors because less ambitious techniques can probably exploit sufficient ILP within basic blocks when assisted by a compiler.

> 尽管对投机执行的这种解释集中在浮点上，但这些技术很容易扩展到整数寄存器和功能单元。确实，由于此类程序往往具有分支行为较低的代码，因此猜测在整数程序中可能更有用。此外，可以通过允许多个说明发出并提交每个时钟来扩展这些技术在多发处理器中工作。实际上，在这样的处理器中，猜测可能是最有趣的，因为雄心勃勃的技术可能会在编译器协助的基本块中利用足够的 ILP。
