Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto d7dfd3f56ec14c538a0f711ec58ad2fe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_7 -L processing_system7_vip_v1_0_9 -L xlconstant_v1_1_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot red_pitaya_top_behav xil_defaultlib.red_pitaya_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'IRQ_F2P' [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:631]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5496]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5514]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10203]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10222]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_9_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7107]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7126]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.ip_user_files/bd/system/sim/system.v:164]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v:243]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3759]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6084]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10844]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7722]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7935]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8074]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8171]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8190]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8331]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8336]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8341]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/imports/classic/rtl/red_pitaya_pll.sv" Line 13. Module red_pitaya_pll doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/martin/Projects/RedPitaya_SiPM/RedPitaya_fpga/project/redpitaya.srcs/sources_1/imports/classic/rtl/red_pitaya_pll.sv" Line 13. Module red_pitaya_pll doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module xil_defaultlib.red_pitaya_pll
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.oscilloscope
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.axi_s2mm
Compiling module xil_defaultlib.acquire_top
Compiling module xil_defaultlib.system_acquire_top_0_2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.system_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.system_clk_wiz_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=1,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture system_proc_sys_reset_0_arch of entity xil_defaultlib.system_proc_sys_reset_0 [system_proc_sys_reset_0_default]
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ge...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_fm...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ar...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ss...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_sp...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_dd...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_oc...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_in...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9_ax...
Compiling module processing_system7_vip_v1_0_9.processing_system7_vip_v1_0_9(C_...
Compiling module xil_defaultlib.system_processing_system7_0
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.rp_expansion_to_in_default
Compiling module xil_defaultlib.system_rp_expansion_to_in_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_xlconstant_0
Compiling module xil_defaultlib.system
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_HSTL18_I...
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.red_pitaya_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot red_pitaya_top_behav
