0.7
2020.2
Nov 18 2020
09:47:47
D:/Projects_Verilog/Fpga_design_flow_practice/Fpga_design_flow_practice.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/Projects_Verilog/Fpga_design_flow_practice/Fpga_design_flow_practice.srcs/sim_1/new/tb.v,1684577897,verilog,,,,tb,,,,,,,,
D:/Projects_Verilog/Fpga_design_flow_practice/Fpga_design_flow_practice.srcs/sources_1/new/top.v,1684577841,verilog,,D:/Projects_Verilog/Fpga_design_flow_practice/Fpga_design_flow_practice.srcs/sim_1/new/tb.v,,top,,,,,,,,
