

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Sat Dec 28 18:43:58 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        |- Loop 2  |  786|  786|         4|          1|          1|   784|    yes   |
        |- Loop 3  |  786|  786|         4|          1|          1|   784|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 3
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 4, States = { 42 43 44 45 }
  Pipeline-2 : II = 1, D = 4, States = { 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 46 43 
43 --> 44 
44 --> 45 
45 --> 42 
46 --> 47 
47 --> 51 48 
48 --> 49 
49 --> 50 
50 --> 47 
51 --> 52 
52 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.66>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_data_V), !map !113"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_keep_V), !map !119"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_strb_V), !map !123"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_user_V), !map !127"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_last_V), !map !131"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_id_V), !map !135"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_dest_V), !map !139"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_data_V), !map !143"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_keep_V), !map !147"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_strb_V), !map !151"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_user_V), !map !155"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_last_V), !map !159"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_id_V), !map !163"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_dest_V), !map !167"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !171"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 68 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%MemBank_A = alloca [14400 x i16], align 16" [../mnist_AXI_Stream.cpp:59]   --->   Operation 69 'alloca' 'MemBank_A' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%MemBank_B = alloca [14400 x i16], align 16" [../mnist_AXI_Stream.cpp:59]   --->   Operation 70 'alloca' 'MemBank_B' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%MemBank_Out = alloca [784 x i16], align 16" [../mnist_AXI_Stream.cpp:66]   --->   Operation 71 'alloca' 'MemBank_Out' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sig_buffer_keep_V = alloca [784 x i2], align 1" [../mnist_AXI_Stream.cpp:68]   --->   Operation 72 'alloca' 'sig_buffer_keep_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sig_buffer_strb_V = alloca [784 x i2], align 1" [../mnist_AXI_Stream.cpp:68]   --->   Operation 73 'alloca' 'sig_buffer_strb_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sig_buffer_user_V = alloca [784 x i1], align 1" [../mnist_AXI_Stream.cpp:68]   --->   Operation 74 'alloca' 'sig_buffer_user_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sig_buffer_last_V = alloca [784 x i1], align 1" [../mnist_AXI_Stream.cpp:68]   --->   Operation 75 'alloca' 'sig_buffer_last_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sig_buffer_id_V = alloca [784 x i1], align 1" [../mnist_AXI_Stream.cpp:68]   --->   Operation 76 'alloca' 'sig_buffer_id_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sig_buffer_dest_V = alloca [784 x i1], align 1" [../mnist_AXI_Stream.cpp:68]   --->   Operation 77 'alloca' 'sig_buffer_dest_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_data_V, i2* %input_data_keep_V, i2* %input_data_strb_V, i1* %input_data_user_V, i1* %input_data_last_V, i1* %input_data_id_V, i1* %input_data_dest_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29)" [../mnist_AXI_Stream.cpp:29]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_data_V, i2* %output_data_keep_V, i2* %output_data_strb_V, i1* %output_data_user_V, i1* %output_data_last_V, i1* %output_data_id_V, i1* %output_data_dest_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29)" [../mnist_AXI_Stream.cpp:30]   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str310, i32 1, i32 1, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [../mnist_AXI_Stream.cpp:31]   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.66ns)   --->   "br label %hls_label_0" [../mnist_AXI_Stream.cpp:72]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.66>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i, %hls_label_0 ], [ 0, %.preheader40.preheader ]"   --->   Operation 82 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i32 %i_0 to i64" [../mnist_AXI_Stream.cpp:75]   --->   Operation 83 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%empty = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_data_V, i2* %input_data_keep_V, i2* %input_data_strb_V, i1* %input_data_user_V, i1* %input_data_last_V, i1* %input_data_id_V, i1* %input_data_dest_V)" [../mnist_AXI_Stream.cpp:28]   --->   Operation 84 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%input_data_data_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 0" [../mnist_AXI_Stream.cpp:28]   --->   Operation 85 'extractvalue' 'input_data_data_V_tm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%input_data_keep_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 1" [../mnist_AXI_Stream.cpp:28]   --->   Operation 86 'extractvalue' 'input_data_keep_V_tm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%input_data_strb_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 2" [../mnist_AXI_Stream.cpp:28]   --->   Operation 87 'extractvalue' 'input_data_strb_V_tm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%input_data_user_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 3" [../mnist_AXI_Stream.cpp:28]   --->   Operation 88 'extractvalue' 'input_data_user_V_tm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%input_data_last_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 4" [../mnist_AXI_Stream.cpp:28]   --->   Operation 89 'extractvalue' 'input_data_last_V_tm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%input_data_id_V_tmp = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 5" [../mnist_AXI_Stream.cpp:28]   --->   Operation 90 'extractvalue' 'input_data_id_V_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%input_data_dest_V_tm = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty, 6" [../mnist_AXI_Stream.cpp:28]   --->   Operation 91 'extractvalue' 'input_data_dest_V_tm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%MemBank_A_addr = getelementptr inbounds [14400 x i16]* %MemBank_A, i64 0, i64 %sext_ln75" [../mnist_AXI_Stream.cpp:76]   --->   Operation 92 'getelementptr' 'MemBank_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.68ns)   --->   "store i16 %input_data_data_V_tm, i16* %MemBank_A_addr, align 2" [../mnist_AXI_Stream.cpp:76]   --->   Operation 93 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sig_buffer_keep_V_ad = getelementptr [784 x i2]* %sig_buffer_keep_V, i64 0, i64 %sext_ln75" [../mnist_AXI_Stream.cpp:77]   --->   Operation 94 'getelementptr' 'sig_buffer_keep_V_ad' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.68ns)   --->   "store i2 %input_data_keep_V_tm, i2* %sig_buffer_keep_V_ad, align 2" [../mnist_AXI_Stream.cpp:77]   --->   Operation 95 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sig_buffer_strb_V_ad = getelementptr [784 x i2]* %sig_buffer_strb_V, i64 0, i64 %sext_ln75" [../mnist_AXI_Stream.cpp:78]   --->   Operation 96 'getelementptr' 'sig_buffer_strb_V_ad' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.68ns)   --->   "store i2 %input_data_strb_V_tm, i2* %sig_buffer_strb_V_ad, align 1" [../mnist_AXI_Stream.cpp:78]   --->   Operation 97 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sig_buffer_user_V_ad = getelementptr [784 x i1]* %sig_buffer_user_V, i64 0, i64 %sext_ln75" [../mnist_AXI_Stream.cpp:79]   --->   Operation 98 'getelementptr' 'sig_buffer_user_V_ad' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.56ns)   --->   "store i1 %input_data_user_V_tm, i1* %sig_buffer_user_V_ad, align 4" [../mnist_AXI_Stream.cpp:79]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sig_buffer_last_V_ad = getelementptr [784 x i1]* %sig_buffer_last_V, i64 0, i64 %sext_ln75" [../mnist_AXI_Stream.cpp:80]   --->   Operation 100 'getelementptr' 'sig_buffer_last_V_ad' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (2.56ns)   --->   "store i1 %input_data_last_V_tm, i1* %sig_buffer_last_V_ad, align 1" [../mnist_AXI_Stream.cpp:80]   --->   Operation 101 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sig_buffer_id_V_addr = getelementptr [784 x i1]* %sig_buffer_id_V, i64 0, i64 %sext_ln75" [../mnist_AXI_Stream.cpp:81]   --->   Operation 102 'getelementptr' 'sig_buffer_id_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (2.56ns)   --->   "store i1 %input_data_id_V_tmp, i1* %sig_buffer_id_V_addr, align 2" [../mnist_AXI_Stream.cpp:81]   --->   Operation 103 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sig_buffer_dest_V_ad = getelementptr [784 x i1]* %sig_buffer_dest_V, i64 0, i64 %sext_ln75" [../mnist_AXI_Stream.cpp:82]   --->   Operation 104 'getelementptr' 'sig_buffer_dest_V_ad' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (2.56ns)   --->   "store i1 %input_data_dest_V_tm, i1* %sig_buffer_dest_V_ad, align 1" [../mnist_AXI_Stream.cpp:82]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_2 : Operation 106 [2/2] (2.17ns)   --->   "%i = add nsw i32 %i_0, 1" [../mnist_AXI_Stream.cpp:83]   --->   Operation 106 'add' 'i' <Predicate = true> <Delay = 2.17> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.17>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str512)" [../mnist_AXI_Stream.cpp:72]   --->   Operation 107 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind" [../mnist_AXI_Stream.cpp:74]   --->   Operation 108 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/2] (2.17ns)   --->   "%i = add nsw i32 %i_0, 1" [../mnist_AXI_Stream.cpp:83]   --->   Operation 109 'add' 'i' <Predicate = true> <Delay = 2.17> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str512, i32 %tmp)" [../mnist_AXI_Stream.cpp:84]   --->   Operation 110 'specregionend' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %input_data_last_V_tm, label %0, label %hls_label_0" [../mnist_AXI_Stream.cpp:84]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.66>
ST_4 : Operation 112 [2/2] (0.66ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 1, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:91]   --->   Operation 112 'call' <Predicate = true> <Delay = 0.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 113 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 1, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:91]   --->   Operation 113 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 114 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix([14400 x i16]* %MemBank_B, [14400 x i16]* %MemBank_A)" [../mnist_AXI_Stream.cpp:95]   --->   Operation 114 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 115 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix([14400 x i16]* %MemBank_B, [14400 x i16]* %MemBank_A)" [../mnist_AXI_Stream.cpp:95]   --->   Operation 115 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 116 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:100]   --->   Operation 116 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 117 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:100]   --->   Operation 117 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.66>
ST_10 : Operation 118 [2/2] (0.66ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_B, i6 zeroext 16, i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_A)" [../mnist_AXI_Stream.cpp:105]   --->   Operation 118 'call' <Predicate = true> <Delay = 0.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 119 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_B, i6 zeroext 16, i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_A)" [../mnist_AXI_Stream.cpp:105]   --->   Operation 119 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.66>
ST_12 : Operation 120 [2/2] (0.66ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:109]   --->   Operation 120 'call' <Predicate = true> <Delay = 0.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 121 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:109]   --->   Operation 121 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.66>
ST_14 : Operation 122 [2/2] (0.66ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 16, i6 16, [14400 x i16]* %MemBank_B, i6 14, i6 14, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_1_b_1, [48 x i16]* @SeparableConv2D_1_w_2, [48 x i16]* @SeparableConv2D_1_w_1, [48 x i16]* @SeparableConv2D_1_w_s)" [../mnist_AXI_Stream.cpp:113]   --->   Operation 122 'call' <Predicate = true> <Delay = 0.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 123 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 16, i6 16, [14400 x i16]* %MemBank_B, i6 14, i6 14, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_1_b_1, [48 x i16]* @SeparableConv2D_1_w_2, [48 x i16]* @SeparableConv2D_1_w_1, [48 x i16]* @SeparableConv2D_1_w_s)" [../mnist_AXI_Stream.cpp:113]   --->   Operation 123 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 124 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:118]   --->   Operation 124 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 125 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.1([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:118]   --->   Operation 125 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.66>
ST_18 : Operation 126 [2/2] (0.66ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 8, i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_A)" [../mnist_AXI_Stream.cpp:123]   --->   Operation 126 'call' <Predicate = true> <Delay = 0.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 127 [1/2] (0.00ns)   --->   "call fastcc void @max_pooling2d_fix16(i7 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 8, i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_A)" [../mnist_AXI_Stream.cpp:123]   --->   Operation 127 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.66>
ST_20 : Operation 128 [2/2] (0.66ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 7, i6 zeroext 7, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:127]   --->   Operation 128 'call' <Predicate = true> <Delay = 0.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 129 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 7, i6 zeroext 7, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:127]   --->   Operation 129 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.66>
ST_22 : Operation 130 [2/2] (0.66ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 9, i6 9, [14400 x i16]* %MemBank_B, i5 7, i5 7, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_2_b_1, [24 x i16]* @SeparableConv2D_2_w_2, [24 x i16]* @SeparableConv2D_2_w_1, [24 x i16]* @SeparableConv2D_2_w_s)" [../mnist_AXI_Stream.cpp:131]   --->   Operation 130 'call' <Predicate = true> <Delay = 0.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 131 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 9, i6 9, [14400 x i16]* %MemBank_B, i5 7, i5 7, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_2_b_1, [24 x i16]* @SeparableConv2D_2_w_2, [24 x i16]* @SeparableConv2D_2_w_1, [24 x i16]* @SeparableConv2D_2_w_s)" [../mnist_AXI_Stream.cpp:131]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 132 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:136]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 133 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.2([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:136]   --->   Operation 133 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.66>
ST_26 : Operation 134 [2/2] (0.66ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_B, i6 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A)" [../mnist_AXI_Stream.cpp:141]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 135 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 7, i5 zeroext 7, [14400 x i16]* %MemBank_B, i6 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A)" [../mnist_AXI_Stream.cpp:141]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.66>
ST_28 : Operation 136 [2/2] (0.66ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:145]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 137 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 8, i6 zeroext 14, i6 zeroext 14, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:145]   --->   Operation 137 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.66>
ST_30 : Operation 138 [2/2] (0.66ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 16, i6 16, [14400 x i16]* %MemBank_B, i5 14, i5 14, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_3_b_1, [24 x i16]* @SeparableConv2D_3_w_2, [24 x i16]* @SeparableConv2D_3_w_1, [24 x i16]* @SeparableConv2D_3_w_s)" [../mnist_AXI_Stream.cpp:149]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 139 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.1(i6 16, i6 16, [14400 x i16]* %MemBank_B, i5 14, i5 14, [14400 x i16]* %MemBank_A, [8 x i16]* @SeparableConv2D_3_b_1, [24 x i16]* @SeparableConv2D_3_w_2, [24 x i16]* @SeparableConv2D_3_w_1, [24 x i16]* @SeparableConv2D_3_w_s)" [../mnist_AXI_Stream.cpp:149]   --->   Operation 139 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 140 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:154]   --->   Operation 140 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 141 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.3([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:154]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.66>
ST_34 : Operation 142 [2/2] (0.66ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A)" [../mnist_AXI_Stream.cpp:159]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 143 [1/2] (0.00ns)   --->   "call fastcc void @up_sampling2d_fix16(i5 zeroext 14, i5 zeroext 14, [14400 x i16]* %MemBank_B, i6 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A)" [../mnist_AXI_Stream.cpp:159]   --->   Operation 143 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.66>
ST_36 : Operation 144 [2/2] (0.66ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:163]   --->   Operation 144 'call' <Predicate = true> <Delay = 0.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 145 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16(i7 zeroext 16, i6 zeroext 28, i6 zeroext 28, [14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:163]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.66>
ST_38 : Operation 146 [2/2] (0.66ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 30, i6 30, [14400 x i16]* %MemBank_B, i6 28, i6 28, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_4_b_s, [48 x i16]* @SeparableConv2D_4_w_2, [48 x i16]* @SeparableConv2D_4_w_1, [48 x i16]* @SeparableConv2D_4_w_s)" [../mnist_AXI_Stream.cpp:167]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 147 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix.2(i7 30, i6 30, [14400 x i16]* %MemBank_B, i6 28, i6 28, [14400 x i16]* %MemBank_A, [16 x i16]* @SeparableConv2D_4_b_s, [48 x i16]* @SeparableConv2D_4_w_2, [48 x i16]* @SeparableConv2D_4_w_1, [48 x i16]* @SeparableConv2D_4_w_s)" [../mnist_AXI_Stream.cpp:167]   --->   Operation 147 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 148 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:172]   --->   Operation 148 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.66>
ST_41 : Operation 149 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix.4([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [../mnist_AXI_Stream.cpp:172]   --->   Operation 149 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 150 [1/1] (0.66ns)   --->   "br label %1" [../mnist_AXI_Stream.cpp:177]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.66>

State 42 <SV = 41> <Delay = 2.74>
ST_42 : Operation 151 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ 0, %0 ], [ %i_3, %hls_label_1 ]"   --->   Operation 151 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 152 [1/1] (1.77ns)   --->   "%icmp_ln177 = icmp eq i10 %i_1, -240" [../mnist_AXI_Stream.cpp:177]   --->   Operation 152 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 153 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 153 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 154 [1/1] (1.73ns)   --->   "%i_3 = add i10 %i_1, 1" [../mnist_AXI_Stream.cpp:177]   --->   Operation 154 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %.preheader.preheader, label %hls_label_1" [../mnist_AXI_Stream.cpp:177]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i10 %i_1 to i64" [../mnist_AXI_Stream.cpp:180]   --->   Operation 156 'zext' 'zext_ln180' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_42 : Operation 157 [1/1] (0.00ns)   --->   "%MemBank_B_addr = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 %zext_ln180" [../mnist_AXI_Stream.cpp:180]   --->   Operation 157 'getelementptr' 'MemBank_B_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_42 : Operation 158 [3/3] (1.68ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 2" [../mnist_AXI_Stream.cpp:180]   --->   Operation 158 'load' 'MemBank_B_load' <Predicate = (!icmp_ln177)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>

State 43 <SV = 42> <Delay = 1.68>
ST_43 : Operation 159 [2/3] (1.68ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 2" [../mnist_AXI_Stream.cpp:180]   --->   Operation 159 'load' 'MemBank_B_load' <Predicate = (!icmp_ln177)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>

State 44 <SV = 43> <Delay = 1.68>
ST_44 : Operation 160 [1/3] (1.68ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 2" [../mnist_AXI_Stream.cpp:180]   --->   Operation 160 'load' 'MemBank_B_load' <Predicate = (!icmp_ln177)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>

State 45 <SV = 44> <Delay = 1.68>
ST_45 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [../mnist_AXI_Stream.cpp:177]   --->   Operation 161 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_45 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind" [../mnist_AXI_Stream.cpp:179]   --->   Operation 162 'specpipeline' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_45 : Operation 163 [1/1] (0.00ns)   --->   "%MemBank_Out_addr = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %zext_ln180" [../mnist_AXI_Stream.cpp:180]   --->   Operation 163 'getelementptr' 'MemBank_Out_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_45 : Operation 164 [1/1] (1.68ns)   --->   "store i16 %MemBank_B_load, i16* %MemBank_Out_addr, align 2" [../mnist_AXI_Stream.cpp:180]   --->   Operation 164 'store' <Predicate = (!icmp_ln177)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_45 : Operation 165 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_s)" [../mnist_AXI_Stream.cpp:181]   --->   Operation 165 'specregionend' 'empty_39' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_45 : Operation 166 [1/1] (0.00ns)   --->   "br label %1" [../mnist_AXI_Stream.cpp:177]   --->   Operation 166 'br' <Predicate = (!icmp_ln177)> <Delay = 0.00>

State 46 <SV = 42> <Delay = 0.66>
ST_46 : Operation 167 [1/1] (0.66ns)   --->   "br label %.preheader" [../mnist_AXI_Stream.cpp:201]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.66>

State 47 <SV = 43> <Delay = 2.74>
ST_47 : Operation 168 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ %i_4, %hls_label_2 ], [ 0, %.preheader.preheader ]"   --->   Operation 168 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 169 [1/1] (1.77ns)   --->   "%icmp_ln201 = icmp eq i10 %i_2, -240" [../mnist_AXI_Stream.cpp:201]   --->   Operation 169 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 170 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 170 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 171 [1/1] (1.73ns)   --->   "%i_4 = add i10 %i_2, 1" [../mnist_AXI_Stream.cpp:201]   --->   Operation 171 'add' 'i_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %icmp_ln201, label %2, label %hls_label_2" [../mnist_AXI_Stream.cpp:201]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i10 %i_2 to i64" [../mnist_AXI_Stream.cpp:204]   --->   Operation 173 'zext' 'zext_ln204' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_47 : Operation 174 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_1 = getelementptr inbounds [784 x i16]* %MemBank_Out, i64 0, i64 %zext_ln204" [../mnist_AXI_Stream.cpp:204]   --->   Operation 174 'getelementptr' 'MemBank_Out_addr_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_47 : Operation 175 [3/3] (1.68ns)   --->   "%MemBank_Out_load = load i16* %MemBank_Out_addr_1, align 2" [../mnist_AXI_Stream.cpp:204]   --->   Operation 175 'load' 'MemBank_Out_load' <Predicate = (!icmp_ln201)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_47 : Operation 176 [1/1] (0.00ns)   --->   "%sig_buffer_keep_V_ad_1 = getelementptr [784 x i2]* %sig_buffer_keep_V, i64 0, i64 %zext_ln204" [../mnist_AXI_Stream.cpp:205]   --->   Operation 176 'getelementptr' 'sig_buffer_keep_V_ad_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_47 : Operation 177 [3/3] (1.68ns)   --->   "%sig_buffer_keep_V_lo = load i2* %sig_buffer_keep_V_ad_1, align 2" [../mnist_AXI_Stream.cpp:205]   --->   Operation 177 'load' 'sig_buffer_keep_V_lo' <Predicate = (!icmp_ln201)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_47 : Operation 178 [1/1] (0.00ns)   --->   "%sig_buffer_strb_V_ad_1 = getelementptr [784 x i2]* %sig_buffer_strb_V, i64 0, i64 %zext_ln204" [../mnist_AXI_Stream.cpp:206]   --->   Operation 178 'getelementptr' 'sig_buffer_strb_V_ad_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_47 : Operation 179 [3/3] (1.68ns)   --->   "%sig_buffer_strb_V_lo = load i2* %sig_buffer_strb_V_ad_1, align 1" [../mnist_AXI_Stream.cpp:206]   --->   Operation 179 'load' 'sig_buffer_strb_V_lo' <Predicate = (!icmp_ln201)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>

State 48 <SV = 44> <Delay = 2.56>
ST_48 : Operation 180 [2/3] (1.68ns)   --->   "%MemBank_Out_load = load i16* %MemBank_Out_addr_1, align 2" [../mnist_AXI_Stream.cpp:204]   --->   Operation 180 'load' 'MemBank_Out_load' <Predicate = (!icmp_ln201)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_48 : Operation 181 [2/3] (1.68ns)   --->   "%sig_buffer_keep_V_lo = load i2* %sig_buffer_keep_V_ad_1, align 2" [../mnist_AXI_Stream.cpp:205]   --->   Operation 181 'load' 'sig_buffer_keep_V_lo' <Predicate = (!icmp_ln201)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_48 : Operation 182 [2/3] (1.68ns)   --->   "%sig_buffer_strb_V_lo = load i2* %sig_buffer_strb_V_ad_1, align 1" [../mnist_AXI_Stream.cpp:206]   --->   Operation 182 'load' 'sig_buffer_strb_V_lo' <Predicate = (!icmp_ln201)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_48 : Operation 183 [1/1] (0.00ns)   --->   "%sig_buffer_user_V_ad_1 = getelementptr [784 x i1]* %sig_buffer_user_V, i64 0, i64 %zext_ln204" [../mnist_AXI_Stream.cpp:207]   --->   Operation 183 'getelementptr' 'sig_buffer_user_V_ad_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_48 : Operation 184 [2/2] (2.56ns)   --->   "%sig_buffer_user_V_lo = load i1* %sig_buffer_user_V_ad_1, align 4" [../mnist_AXI_Stream.cpp:207]   --->   Operation 184 'load' 'sig_buffer_user_V_lo' <Predicate = (!icmp_ln201)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_48 : Operation 185 [1/1] (0.00ns)   --->   "%sig_buffer_last_V_ad_1 = getelementptr [784 x i1]* %sig_buffer_last_V, i64 0, i64 %zext_ln204" [../mnist_AXI_Stream.cpp:208]   --->   Operation 185 'getelementptr' 'sig_buffer_last_V_ad_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_48 : Operation 186 [2/2] (2.56ns)   --->   "%sig_buffer_last_V_lo = load i1* %sig_buffer_last_V_ad_1, align 1" [../mnist_AXI_Stream.cpp:208]   --->   Operation 186 'load' 'sig_buffer_last_V_lo' <Predicate = (!icmp_ln201)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_48 : Operation 187 [1/1] (0.00ns)   --->   "%sig_buffer_id_V_addr_1 = getelementptr [784 x i1]* %sig_buffer_id_V, i64 0, i64 %zext_ln204" [../mnist_AXI_Stream.cpp:209]   --->   Operation 187 'getelementptr' 'sig_buffer_id_V_addr_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_48 : Operation 188 [2/2] (2.56ns)   --->   "%sig_buffer_id_V_load = load i1* %sig_buffer_id_V_addr_1, align 2" [../mnist_AXI_Stream.cpp:209]   --->   Operation 188 'load' 'sig_buffer_id_V_load' <Predicate = (!icmp_ln201)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_48 : Operation 189 [1/1] (0.00ns)   --->   "%sig_buffer_dest_V_ad_1 = getelementptr [784 x i1]* %sig_buffer_dest_V, i64 0, i64 %zext_ln204" [../mnist_AXI_Stream.cpp:210]   --->   Operation 189 'getelementptr' 'sig_buffer_dest_V_ad_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_48 : Operation 190 [2/2] (2.56ns)   --->   "%sig_buffer_dest_V_lo = load i1* %sig_buffer_dest_V_ad_1, align 1" [../mnist_AXI_Stream.cpp:210]   --->   Operation 190 'load' 'sig_buffer_dest_V_lo' <Predicate = (!icmp_ln201)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>

State 49 <SV = 45> <Delay = 2.56>
ST_49 : Operation 191 [1/3] (1.68ns)   --->   "%MemBank_Out_load = load i16* %MemBank_Out_addr_1, align 2" [../mnist_AXI_Stream.cpp:204]   --->   Operation 191 'load' 'MemBank_Out_load' <Predicate = (!icmp_ln201)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_49 : Operation 192 [1/3] (1.68ns)   --->   "%sig_buffer_keep_V_lo = load i2* %sig_buffer_keep_V_ad_1, align 2" [../mnist_AXI_Stream.cpp:205]   --->   Operation 192 'load' 'sig_buffer_keep_V_lo' <Predicate = (!icmp_ln201)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_49 : Operation 193 [1/3] (1.68ns)   --->   "%sig_buffer_strb_V_lo = load i2* %sig_buffer_strb_V_ad_1, align 1" [../mnist_AXI_Stream.cpp:206]   --->   Operation 193 'load' 'sig_buffer_strb_V_lo' <Predicate = (!icmp_ln201)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_49 : Operation 194 [1/2] (2.56ns)   --->   "%sig_buffer_user_V_lo = load i1* %sig_buffer_user_V_ad_1, align 4" [../mnist_AXI_Stream.cpp:207]   --->   Operation 194 'load' 'sig_buffer_user_V_lo' <Predicate = (!icmp_ln201)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_49 : Operation 195 [1/2] (2.56ns)   --->   "%sig_buffer_last_V_lo = load i1* %sig_buffer_last_V_ad_1, align 1" [../mnist_AXI_Stream.cpp:208]   --->   Operation 195 'load' 'sig_buffer_last_V_lo' <Predicate = (!icmp_ln201)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_49 : Operation 196 [1/2] (2.56ns)   --->   "%sig_buffer_id_V_load = load i1* %sig_buffer_id_V_addr_1, align 2" [../mnist_AXI_Stream.cpp:209]   --->   Operation 196 'load' 'sig_buffer_id_V_load' <Predicate = (!icmp_ln201)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_49 : Operation 197 [1/2] (2.56ns)   --->   "%sig_buffer_dest_V_lo = load i1* %sig_buffer_dest_V_ad_1, align 1" [../mnist_AXI_Stream.cpp:210]   --->   Operation 197 'load' 'sig_buffer_dest_V_lo' <Predicate = (!icmp_ln201)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 784> <RAM>
ST_49 : Operation 198 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_data_V, i2* %output_data_keep_V, i2* %output_data_strb_V, i1* %output_data_user_V, i1* %output_data_last_V, i1* %output_data_id_V, i1* %output_data_dest_V, i16 %MemBank_Out_load, i2 %sig_buffer_keep_V_lo, i2 %sig_buffer_strb_V_lo, i1 %sig_buffer_user_V_lo, i1 %sig_buffer_last_V_lo, i1 %sig_buffer_id_V_load, i1 %sig_buffer_dest_V_lo)" [../mnist_AXI_Stream.cpp:28]   --->   Operation 198 'write' <Predicate = (!icmp_ln201)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 50 <SV = 46> <Delay = 0.00>
ST_50 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str713)" [../mnist_AXI_Stream.cpp:201]   --->   Operation 199 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_50 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind" [../mnist_AXI_Stream.cpp:203]   --->   Operation 200 'specpipeline' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_50 : Operation 201 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_data_V, i2* %output_data_keep_V, i2* %output_data_strb_V, i1* %output_data_user_V, i1* %output_data_last_V, i1* %output_data_id_V, i1* %output_data_dest_V, i16 %MemBank_Out_load, i2 %sig_buffer_keep_V_lo, i2 %sig_buffer_strb_V_lo, i1 %sig_buffer_user_V_lo, i1 %sig_buffer_last_V_lo, i1 %sig_buffer_id_V_load, i1 %sig_buffer_dest_V_lo)" [../mnist_AXI_Stream.cpp:28]   --->   Operation 201 'write' <Predicate = (!icmp_ln201)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_50 : Operation 202 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str713, i32 %tmp_1)" [../mnist_AXI_Stream.cpp:212]   --->   Operation 202 'specregionend' 'empty_41' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_50 : Operation 203 [1/1] (0.00ns)   --->   "br label %.preheader" [../mnist_AXI_Stream.cpp:201]   --->   Operation 203 'br' <Predicate = (!icmp_ln201)> <Delay = 0.00>

State 51 <SV = 44> <Delay = 0.00>
ST_51 : Operation 204 [2/2] (0.00ns)   --->   "ret i32 0" [../mnist_AXI_Stream.cpp:213]   --->   Operation 204 'ret' <Predicate = true> <Delay = 0.00>

State 52 <SV = 45> <Delay = 0.00>
ST_52 : Operation 205 [1/2] (0.00ns)   --->   "ret i32 0" [../mnist_AXI_Stream.cpp:213]   --->   Operation 205 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 6ns.

 <State 1>: 0.667ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../mnist_AXI_Stream.cpp:83) [65]  (0.667 ns)

 <State 2>: 2.57ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../mnist_AXI_Stream.cpp:83) [65]  (0 ns)
	'getelementptr' operation ('sig_buffer_user_V_ad', ../mnist_AXI_Stream.cpp:79) [83]  (0 ns)
	'store' operation ('store_ln79', ../mnist_AXI_Stream.cpp:79) of variable 'input_data_user_V_tm', ../mnist_AXI_Stream.cpp:28 on array 'sig_buffer.user.V', ../mnist_AXI_Stream.cpp:68 [84]  (2.57 ns)

 <State 3>: 2.17ns
The critical path consists of the following:
	'add' operation ('i', ../mnist_AXI_Stream.cpp:83) [91]  (2.17 ns)

 <State 4>: 0.667ns
The critical path consists of the following:
	'call' operation ('call_ln91', ../mnist_AXI_Stream.cpp:91) to 'padding2d_fix16' [95]  (0.667 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0.667ns
The critical path consists of the following:
	'call' operation ('call_ln105', ../mnist_AXI_Stream.cpp:105) to 'max_pooling2d_fix16' [98]  (0.667 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0.667ns
The critical path consists of the following:
	'call' operation ('call_ln109', ../mnist_AXI_Stream.cpp:109) to 'padding2d_fix16' [99]  (0.667 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0.667ns
The critical path consists of the following:
	'call' operation ('call_ln113', ../mnist_AXI_Stream.cpp:113) to 'depthwise_conv2d_fix.2' [100]  (0.667 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0.667ns
The critical path consists of the following:
	'call' operation ('call_ln123', ../mnist_AXI_Stream.cpp:123) to 'max_pooling2d_fix16' [102]  (0.667 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0.667ns
The critical path consists of the following:
	'call' operation ('call_ln127', ../mnist_AXI_Stream.cpp:127) to 'padding2d_fix16' [103]  (0.667 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0.667ns
The critical path consists of the following:
	'call' operation ('call_ln131', ../mnist_AXI_Stream.cpp:131) to 'depthwise_conv2d_fix.1' [104]  (0.667 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0.667ns
The critical path consists of the following:
	'call' operation ('call_ln141', ../mnist_AXI_Stream.cpp:141) to 'up_sampling2d_fix16' [106]  (0.667 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0.667ns
The critical path consists of the following:
	'call' operation ('call_ln145', ../mnist_AXI_Stream.cpp:145) to 'padding2d_fix16' [107]  (0.667 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0.667ns
The critical path consists of the following:
	'call' operation ('call_ln149', ../mnist_AXI_Stream.cpp:149) to 'depthwise_conv2d_fix.1' [108]  (0.667 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0.667ns
The critical path consists of the following:
	'call' operation ('call_ln159', ../mnist_AXI_Stream.cpp:159) to 'up_sampling2d_fix16' [110]  (0.667 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0.667ns
The critical path consists of the following:
	'call' operation ('call_ln163', ../mnist_AXI_Stream.cpp:163) to 'padding2d_fix16' [111]  (0.667 ns)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0.667ns
The critical path consists of the following:
	'call' operation ('call_ln167', ../mnist_AXI_Stream.cpp:167) to 'depthwise_conv2d_fix.2' [112]  (0.667 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0.667ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../mnist_AXI_Stream.cpp:177) [116]  (0.667 ns)

 <State 42>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln177', ../mnist_AXI_Stream.cpp:177) [117]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 43>: 1.68ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load', ../mnist_AXI_Stream.cpp:180) on array 'MemBank_B', ../mnist_AXI_Stream.cpp:59 [126]  (1.68 ns)

 <State 44>: 1.68ns
The critical path consists of the following:
	'load' operation ('MemBank_B_load', ../mnist_AXI_Stream.cpp:180) on array 'MemBank_B', ../mnist_AXI_Stream.cpp:59 [126]  (1.68 ns)

 <State 45>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('MemBank_Out_addr', ../mnist_AXI_Stream.cpp:180) [127]  (0 ns)
	'store' operation ('store_ln180', ../mnist_AXI_Stream.cpp:180) of variable 'MemBank_B_load', ../mnist_AXI_Stream.cpp:180 on array 'MemBank_Out', ../mnist_AXI_Stream.cpp:66 [128]  (1.68 ns)

 <State 46>: 0.667ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../mnist_AXI_Stream.cpp:201) [134]  (0.667 ns)

 <State 47>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln201', ../mnist_AXI_Stream.cpp:201) [135]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 48>: 2.57ns
The critical path consists of the following:
	'getelementptr' operation ('sig_buffer_user_V_ad_1', ../mnist_AXI_Stream.cpp:207) [149]  (0 ns)
	'load' operation ('sig_buffer_user_V_lo', ../mnist_AXI_Stream.cpp:207) on array 'sig_buffer.user.V', ../mnist_AXI_Stream.cpp:68 [150]  (2.57 ns)

 <State 49>: 2.57ns
The critical path consists of the following:
	'load' operation ('sig_buffer_user_V_lo', ../mnist_AXI_Stream.cpp:207) on array 'sig_buffer.user.V', ../mnist_AXI_Stream.cpp:68 [150]  (2.57 ns)

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
