<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Single_cycle_core_TB_VHDL_behav.wdb" id="1">
         <top_modules>
            <top_module name="Single_cycle_core_TB_VHDL" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="8541fs"></ZoomEndTime>
      <Cursor1Time time="18230fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="220"></NameColumnWidth>
      <ValueColumnWidth column_width="72"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="19" />
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/r_CLOCK" type="logic">
      <obj_property name="ElementShortName">r_CLOCK</obj_property>
      <obj_property name="ObjectShortName">r_CLOCK</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/r_reset" type="logic">
      <obj_property name="ElementShortName">r_reset</obj_property>
      <obj_property name="ObjectShortName">r_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/c_CLOCK_PERIOD" type="other">
      <obj_property name="ElementShortName">c_CLOCK_PERIOD</obj_property>
      <obj_property name="ObjectShortName">c_CLOCK_PERIOD</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/insn_mem/insn_out" type="array">
      <obj_property name="ElementShortName">insn_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">insn_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile" type="array">
      <obj_property name="ElementShortName">sig_regfile[0:15][15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_regfile[0:15][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/src_a" type="array">
      <obj_property name="ElementShortName">src_a[15:0]</obj_property>
      <obj_property name="ObjectShortName">src_a[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/src_b" type="array">
      <obj_property name="ElementShortName">src_b[15:0]</obj_property>
      <obj_property name="ObjectShortName">src_b[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/ctrl" type="array">
      <obj_property name="ElementShortName">ctrl[1:0]</obj_property>
      <obj_property name="ObjectShortName">ctrl[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/alu/sum" type="array">
      <obj_property name="ElementShortName">sum[15:0]</obj_property>
      <obj_property name="ObjectShortName">sum[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/opcode" type="array">
      <obj_property name="ElementShortName">opcode[3:0]</obj_property>
      <obj_property name="ObjectShortName">opcode[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/reg_dst" type="logic">
      <obj_property name="ElementShortName">reg_dst</obj_property>
      <obj_property name="ObjectShortName">reg_dst</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/reg_write" type="logic">
      <obj_property name="ElementShortName">reg_write</obj_property>
      <obj_property name="ObjectShortName">reg_write</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/alu_src" type="logic">
      <obj_property name="ElementShortName">alu_src</obj_property>
      <obj_property name="ObjectShortName">alu_src</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/mem_write" type="logic">
      <obj_property name="ElementShortName">mem_write</obj_property>
      <obj_property name="ObjectShortName">mem_write</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/mem_to_reg" type="logic">
      <obj_property name="ElementShortName">mem_to_reg</obj_property>
      <obj_property name="ObjectShortName">mem_to_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/alu_ctrl" type="array">
      <obj_property name="ElementShortName">alu_ctrl[1:0]</obj_property>
      <obj_property name="ObjectShortName">alu_ctrl[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/MEM_WB_reg/WB_reg_write" type="logic">
      <obj_property name="ElementShortName">WB_reg_write</obj_property>
      <obj_property name="ObjectShortName">WB_reg_write</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/MEM_WB_reg/WB_data_out" type="array">
      <obj_property name="ElementShortName">WB_data_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">WB_data_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/MEM_WB_reg/WB_write_register" type="array">
      <obj_property name="ElementShortName">WB_write_register[3:0]</obj_property>
      <obj_property name="ObjectShortName">WB_write_register[3:0]</obj_property>
   </wvobject>
</wave_config>
