/* verilator lint_off PINMISSING */
/* verilator lint_off CASEX */
/* verilator lint_off CASEOVERLAP */
// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="PATCH_EMBED_PATCH_EMBED,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu5ev-sfvc784-1-e,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.288812,HLS_SYN_LAT=112910,HLS_SYN_TPT=112907,HLS_SYN_MEM=82,HLS_SYN_DSP=0,HLS_SYN_FF=15098,HLS_SYN_LUT=12098,HLS_VERSION=2020_2}" *)

module PATCH_EMBED (
        i_stream_V_TDATA,
        o_stream_V_TDATA,
        ap_clk,
        ap_rst_n,
        i_stream_V_TVALID,
        i_stream_V_TREADY,
        o_stream_V_TVALID,
        o_stream_V_TREADY,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] i_stream_V_TDATA;
output  [31:0] o_stream_V_TDATA;
input   ap_clk;
input   ap_rst_n;
input   i_stream_V_TVALID;
output   i_stream_V_TREADY;
output   o_stream_V_TVALID;
input   o_stream_V_TREADY;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire   [31:0] do_patch_embed_U0_o_stream_V_TDATA;
 reg    ap_rst_n_inv;
wire    do_patch_embed_U0_i_stream_V_TREADY;
wire    do_patch_embed_U0_ap_start;
wire    do_patch_embed_U0_o_stream_V_TVALID;
wire    do_patch_embed_U0_ap_done;
wire    do_patch_embed_U0_ap_ready;
wire    do_patch_embed_U0_ap_idle;
wire    do_patch_embed_U0_ap_continue;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    do_patch_embed_U0_start_full_n;
wire    do_patch_embed_U0_start_write;

PATCH_EMBED_do_patch_embed do_patch_embed_U0(
    .i_stream_V_TDATA(i_stream_V_TDATA),
    .o_stream_V_TDATA(do_patch_embed_U0_o_stream_V_TDATA),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .i_stream_V_TVALID(i_stream_V_TVALID),
    .i_stream_V_TREADY(do_patch_embed_U0_i_stream_V_TREADY),
    .ap_start(do_patch_embed_U0_ap_start),
    .o_stream_V_TVALID(do_patch_embed_U0_o_stream_V_TVALID),
    .o_stream_V_TREADY(o_stream_V_TREADY),
    .ap_done(do_patch_embed_U0_ap_done),
    .ap_ready(do_patch_embed_U0_ap_ready),
    .ap_idle(do_patch_embed_U0_ap_idle),
    .ap_continue(do_patch_embed_U0_ap_continue)
);

assign ap_done = do_patch_embed_U0_ap_done;

assign ap_idle = do_patch_embed_U0_ap_idle;

assign ap_ready = do_patch_embed_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = ap_continue;

assign ap_sync_done = do_patch_embed_U0_ap_done;

assign ap_sync_ready = do_patch_embed_U0_ap_ready;

assign do_patch_embed_U0_ap_continue = ap_continue;

assign do_patch_embed_U0_ap_start = ap_start;

assign do_patch_embed_U0_start_full_n = 1'b1;

assign do_patch_embed_U0_start_write = 1'b0;

assign i_stream_V_TREADY = do_patch_embed_U0_i_stream_V_TREADY;

assign o_stream_V_TDATA = do_patch_embed_U0_o_stream_V_TDATA;

assign o_stream_V_TVALID = do_patch_embed_U0_o_stream_V_TVALID;

endmodule //PATCH_EMBED
// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module PATCH_EMBED_do_adapt (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        i_stream_V_TDATA,
        i_stream_V_TVALID,
        i_stream_V_TREADY,
        adpt_sm_din,
        adpt_sm_full_n,
        adpt_sm_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state5 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] i_stream_V_TDATA;
input   i_stream_V_TVALID;
output   i_stream_V_TREADY;
output  [255:0] adpt_sm_din;
input   adpt_sm_full_n;
output   adpt_sm_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg i_stream_V_TREADY;
reg adpt_sm_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    i_stream_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln78_fu_238_p2;
reg    adpt_sm_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] icmp_ln83_1_reg_980;
reg   [15:0] indvar_flatten125_reg_199;
reg   [9:0] indvar_flatten_reg_210;
reg   [3:0] t_reg_221;
wire   [15:0] add_ln78_fu_232_p2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln78_reg_799;
reg   [31:0] i_stream_V_read_reg_803;
reg   [31:0] i_stream_V_read_reg_803_pp0_iter1_reg;
wire   [7:0] trunc_ln145_fu_268_p1;
reg   [7:0] trunc_ln145_reg_809;
reg   [7:0] trunc_ln145_s_reg_814;
reg   [7:0] trunc_ln145_31_reg_819;
reg   [7:0] trunc_ln145_32_reg_824;
wire   [3:0] t_2_fu_314_p3;
reg   [3:0] t_2_reg_829;
wire   [9:0] select_ln79_fu_328_p3;
reg   [7:0] p_load162_reg_840;
reg   [7:0] p_load161_reg_845;
reg   [7:0] p_load160_reg_850;
reg   [7:0] p_load159_reg_855;
reg   [7:0] p_load158_reg_860;
reg   [7:0] p_load157_reg_865;
reg   [7:0] p_load156_reg_870;
reg   [7:0] p_load155_reg_875;
reg   [7:0] p_load154_reg_880;
reg   [7:0] p_load153_reg_885;
reg   [7:0] p_load152_reg_890;
reg   [7:0] p_load151_reg_895;
reg   [7:0] p_load146_reg_900;
reg   [7:0] p_load145_reg_905;
reg   [7:0] p_load144_reg_910;
reg   [7:0] p_load143_reg_915;
reg   [7:0] p_load142_reg_920;
reg   [7:0] p_load141_reg_925;
reg   [7:0] p_load140_reg_930;
reg   [7:0] p_load139_reg_935;
reg   [7:0] p_load138_reg_940;
reg   [7:0] p_load137_reg_945;
reg   [7:0] p_load136_reg_950;
reg   [7:0] p_load135_reg_955;
reg   [7:0] p_load149_reg_960;
reg   [7:0] p_load147_reg_965;
reg   [7:0] p_load133_reg_970;
reg   [7:0] p_load_reg_975;
wire   [0:0] icmp_ln83_1_fu_552_p2;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter1;
reg    ap_condition_pp0_exit_iter1_state3;
reg   [3:0] ap_phi_mux_t_phi_fu_225_p4;
reg   [7:0] empty_fu_74;
reg   [7:0] empty_41_fu_78;
reg   [7:0] empty_42_fu_82;
reg   [7:0] empty_43_fu_86;
reg   [7:0] empty_44_fu_90;
reg   [7:0] empty_45_fu_94;
reg   [7:0] empty_46_fu_98;
reg   [7:0] empty_47_fu_102;
reg   [7:0] empty_48_fu_106;
reg   [7:0] empty_49_fu_110;
reg   [7:0] empty_50_fu_114;
reg   [7:0] empty_51_fu_118;
reg   [7:0] empty_52_fu_122;
reg   [7:0] empty_53_fu_126;
reg   [7:0] empty_54_fu_130;
reg   [7:0] empty_55_fu_134;
reg   [7:0] empty_56_fu_138;
reg   [7:0] empty_57_fu_142;
reg   [7:0] empty_58_fu_146;
reg   [7:0] empty_59_fu_150;
reg   [7:0] empty_60_fu_154;
reg   [7:0] empty_61_fu_158;
reg   [7:0] empty_62_fu_162;
reg   [7:0] empty_63_fu_166;
reg   [7:0] empty_64_fu_170;
reg   [7:0] empty_65_fu_174;
reg   [7:0] empty_66_fu_178;
reg   [7:0] empty_67_fu_182;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln79_fu_244_p2;
wire   [0:0] icmp_ln83_fu_256_p2;
wire   [0:0] xor_ln78_fu_250_p2;
wire   [0:0] and_ln78_fu_262_p2;
wire   [0:0] or_ln83_fu_308_p2;
wire   [3:0] add_ln83_fu_302_p2;
wire   [9:0] add_ln79_fu_322_p2;
wire   [15:0] tmp_387_fu_576_p4;
wire   [15:0] trunc_ln174_fu_573_p1;
wire    ap_CS_fsm_state5;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 ap_CS_fsm = 3'd1;
//#0 ap_enable_reg_pp0_iter0 = 1'b0;
//#0 ap_enable_reg_pp0_iter2 = 1'b0;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter1_state3)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter1_state3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_fu_238_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten125_reg_199 <= add_ln78_fu_232_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten125_reg_199 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_fu_238_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_210 <= select_ln79_fu_328_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_210 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_799 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        t_reg_221 <= t_2_reg_829;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_reg_221 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        empty_41_fu_78 <= empty_43_fu_86;
        empty_42_fu_82 <= empty_44_fu_90;
        empty_43_fu_86 <= empty_45_fu_94;
        empty_44_fu_90 <= empty_46_fu_98;
        empty_45_fu_94 <= empty_47_fu_102;
        empty_46_fu_98 <= empty_48_fu_106;
        empty_47_fu_102 <= empty_49_fu_110;
        empty_48_fu_106 <= empty_50_fu_114;
        empty_49_fu_110 <= empty_51_fu_118;
        empty_50_fu_114 <= empty_52_fu_122;
        empty_51_fu_118 <= empty_53_fu_126;
        empty_54_fu_130 <= empty_56_fu_138;
        empty_55_fu_134 <= empty_57_fu_142;
        empty_56_fu_138 <= empty_58_fu_146;
        empty_57_fu_142 <= empty_59_fu_150;
        empty_58_fu_146 <= empty_60_fu_154;
        empty_59_fu_150 <= empty_61_fu_158;
        empty_60_fu_154 <= empty_62_fu_162;
        empty_61_fu_158 <= empty_63_fu_166;
        empty_62_fu_162 <= empty_64_fu_170;
        empty_63_fu_166 <= empty_65_fu_174;
        empty_64_fu_170 <= empty_66_fu_178;
        empty_65_fu_174 <= empty_67_fu_182;
        empty_fu_74 <= empty_42_fu_82;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_799 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        empty_52_fu_122 <= trunc_ln145_reg_809;
        empty_53_fu_126 <= trunc_ln145_s_reg_814;
        empty_66_fu_178 <= trunc_ln145_31_reg_819;
        empty_67_fu_182 <= trunc_ln145_32_reg_824;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_fu_238_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_stream_V_read_reg_803 <= i_stream_V_TDATA;
        trunc_ln145_31_reg_819 <= {{i_stream_V_TDATA[23:16]}};
        trunc_ln145_32_reg_824 <= {{i_stream_V_TDATA[31:24]}};
        trunc_ln145_reg_809 <= trunc_ln145_fu_268_p1;
        trunc_ln145_s_reg_814 <= {{i_stream_V_TDATA[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_stream_V_read_reg_803_pp0_iter1_reg <= i_stream_V_read_reg_803;
        icmp_ln78_reg_799 <= icmp_ln78_fu_238_p2;
        p_load135_reg_955 <= empty_65_fu_174;
        p_load136_reg_950 <= empty_64_fu_170;
        p_load137_reg_945 <= empty_63_fu_166;
        p_load138_reg_940 <= empty_62_fu_162;
        p_load139_reg_935 <= empty_61_fu_158;
        p_load140_reg_930 <= empty_60_fu_154;
        p_load141_reg_925 <= empty_59_fu_150;
        p_load142_reg_920 <= empty_58_fu_146;
        p_load143_reg_915 <= empty_57_fu_142;
        p_load144_reg_910 <= empty_56_fu_138;
        p_load145_reg_905 <= empty_55_fu_134;
        p_load146_reg_900 <= empty_54_fu_130;
        p_load151_reg_895 <= empty_51_fu_118;
        p_load152_reg_890 <= empty_50_fu_114;
        p_load153_reg_885 <= empty_49_fu_110;
        p_load154_reg_880 <= empty_48_fu_106;
        p_load155_reg_875 <= empty_47_fu_102;
        p_load156_reg_870 <= empty_46_fu_98;
        p_load157_reg_865 <= empty_45_fu_94;
        p_load158_reg_860 <= empty_44_fu_90;
        p_load159_reg_855 <= empty_43_fu_86;
        p_load160_reg_850 <= empty_42_fu_82;
        p_load161_reg_845 <= empty_41_fu_78;
        p_load162_reg_840 <= empty_fu_74;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_799 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln83_1_reg_980 <= icmp_ln83_1_fu_552_p2;
        p_load133_reg_970 <= empty_66_fu_178;
        p_load147_reg_965 <= empty_53_fu_126;
        p_load149_reg_960 <= empty_52_fu_122;
        p_load_reg_975 <= empty_67_fu_182;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_fu_238_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_2_reg_829 <= t_2_fu_314_p3;
    end
end

always @ (*) begin
    if (((icmp_ln83_1_reg_980 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        adpt_sm_blk_n = adpt_sm_full_n;
    end else begin
        adpt_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln83_1_reg_980 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        adpt_sm_write = 1'b1;
    end else begin
        adpt_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_condition_pp0_exit_iter1_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln78_fu_238_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln78_reg_799 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_t_phi_fu_225_p4 = t_2_reg_829;
    end else begin
        ap_phi_mux_t_phi_fu_225_p4 = t_reg_221;
    end
end

always @ (*) begin
    if (((icmp_ln78_fu_238_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_stream_V_TDATA_blk_n = i_stream_V_TVALID;
    end else begin
        i_stream_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln78_fu_238_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_stream_V_TREADY = 1'b1;
    end else begin
        i_stream_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln78_fu_232_p2 = (indvar_flatten125_reg_199 + 16'd1);

assign add_ln79_fu_322_p2 = (indvar_flatten_reg_210 + 10'd1);

assign add_ln83_fu_302_p2 = (ap_phi_mux_t_phi_fu_225_p4 + 4'd1);

assign adpt_sm_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_387_fu_576_p4}, {p_load_reg_975}}, {p_load133_reg_970}}, {p_load135_reg_955}}, {p_load136_reg_950}}, {p_load137_reg_945}}, {p_load138_reg_940}}, {p_load139_reg_935}}, {p_load140_reg_930}}, {p_load141_reg_925}}, {p_load142_reg_920}}, {p_load143_reg_915}}, {p_load144_reg_910}}, {p_load145_reg_905}}, {p_load146_reg_900}}, {trunc_ln174_fu_573_p1}}, {p_load147_reg_965}}, {p_load149_reg_960}}, {p_load151_reg_895}}, {p_load152_reg_890}}, {p_load153_reg_885}}, {p_load154_reg_880}}, {p_load155_reg_875}}, {p_load156_reg_870}}, {p_load157_reg_865}}, {p_load158_reg_860}}, {p_load159_reg_855}}, {p_load160_reg_850}}, {p_load161_reg_845}}, {p_load162_reg_840}};

assign and_ln78_fu_262_p2 = (xor_ln78_fu_250_p2 & icmp_ln83_fu_256_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln83_1_reg_980 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == adpt_sm_full_n)) | ((icmp_ln78_fu_238_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (i_stream_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln83_1_reg_980 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == adpt_sm_full_n)) | ((icmp_ln78_fu_238_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (i_stream_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln83_1_reg_980 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == adpt_sm_full_n)) | ((icmp_ln78_fu_238_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (i_stream_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((icmp_ln78_fu_238_p2 == 1'd0) & (i_stream_V_TVALID == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = ((icmp_ln83_1_reg_980 == 1'd1) & (1'b0 == adpt_sm_full_n));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign icmp_ln78_fu_238_p2 = ((indvar_flatten125_reg_199 == 16'd37632) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_244_p2 = ((indvar_flatten_reg_210 == 10'd384) ? 1'b1 : 1'b0);

assign icmp_ln83_1_fu_552_p2 = ((t_2_reg_829 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_256_p2 = ((ap_phi_mux_t_phi_fu_225_p4 == 4'd8) ? 1'b1 : 1'b0);

assign or_ln83_fu_308_p2 = (icmp_ln79_fu_244_p2 | and_ln78_fu_262_p2);

assign select_ln79_fu_328_p3 = ((icmp_ln79_fu_244_p2[0:0] == 1'b1) ? 10'd1 : add_ln79_fu_322_p2);

assign start_out = real_start;

assign t_2_fu_314_p3 = ((or_ln83_fu_308_p2[0:0] == 1'b1) ? 4'd1 : add_ln83_fu_302_p2);

assign tmp_387_fu_576_p4 = {{i_stream_V_read_reg_803_pp0_iter1_reg[31:16]}};

assign trunc_ln145_fu_268_p1 = i_stream_V_TDATA[7:0];

assign trunc_ln174_fu_573_p1 = i_stream_V_read_reg_803_pp0_iter1_reg[15:0];

assign xor_ln78_fu_250_p2 = (icmp_ln79_fu_244_p2 ^ 1'd1);

endmodule //PATCH_EMBED_do_adapt
// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module PATCH_EMBED_do_adapt_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        mac_sm_dout,
        mac_sm_empty_n,
        mac_sm_read,
        o_stream_V_TDATA,
        o_stream_V_TVALID,
        o_stream_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] mac_sm_dout;
input   mac_sm_empty_n;
output   mac_sm_read;
output  [31:0] o_stream_V_TDATA;
output   o_stream_V_TVALID;
input   o_stream_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mac_sm_read;
reg o_stream_V_TVALID;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    mac_sm_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln45_reg_880;
reg   [0:0] icmp_ln50_reg_884;
reg    o_stream_V_TDATA_blk_n;
reg   [14:0] indvar_flatten17_reg_229;
reg   [8:0] indvar_flatten_reg_240;
reg   [4:0] t_reg_251;
reg   [415:0] vec_i_data_M_elems_V_2_reg_262;
reg   [12:0] p_fca_0_0_1_0_0_0_extract362_reg_273;
reg   [12:0] p_fca_0_0_0_0_0_0_extract360_reg_284;
wire   [14:0] add_ln45_fu_327_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op33_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln45_fu_333_p2;
wire   [0:0] icmp_ln50_fu_377_p2;
wire   [4:0] t_1_fu_383_p2;
wire   [8:0] select_ln46_1_fu_395_p3;
wire   [415:0] vec_i_data_M_elems_V_1_fu_848_p5;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg   [12:0] ap_phi_mux_p_fca_0_0_1_0_0_0_extract361_phi_fu_309_p4;
reg   [415:0] ap_phi_mux_vec_i_data_M_elems_V_3_phi_fu_298_p4;
wire   [415:0] vec_i_data_M_elems_V_fu_783_p5;
wire   [415:0] ap_phi_reg_pp0_iter1_vec_i_data_M_elems_V_3_reg_295;
wire   [12:0] ap_phi_reg_pp0_iter1_p_fca_0_0_1_0_0_0_extract361_reg_305;
reg   [12:0] ap_phi_mux_p_fca_0_0_0_0_0_0_extract359_phi_fu_320_p4;
wire   [12:0] trunc_ln50_fu_403_p1;
wire   [12:0] ap_phi_reg_pp0_iter1_p_fca_0_0_0_0_0_0_extract359_reg_317;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln46_fu_339_p2;
wire   [0:0] icmp_ln47_fu_351_p2;
wire   [0:0] xor_ln45_fu_345_p2;
wire   [0:0] and_ln45_fu_357_p2;
wire   [0:0] or_ln46_fu_363_p2;
wire   [4:0] select_ln46_fu_369_p3;
wire   [8:0] add_ln46_fu_389_p2;
wire   [12:0] trunc_ln50_30_fu_709_p4;
wire   [12:0] trunc_ln50_29_fu_699_p4;
wire   [12:0] trunc_ln50_28_fu_689_p4;
wire   [12:0] trunc_ln50_27_fu_679_p4;
wire   [12:0] trunc_ln50_26_fu_669_p4;
wire   [12:0] trunc_ln50_25_fu_659_p4;
wire   [12:0] trunc_ln50_24_fu_649_p4;
wire   [12:0] trunc_ln50_23_fu_639_p4;
wire   [12:0] trunc_ln50_22_fu_629_p4;
wire   [12:0] trunc_ln50_21_fu_619_p4;
wire   [12:0] trunc_ln50_20_fu_609_p4;
wire   [12:0] trunc_ln50_19_fu_599_p4;
wire   [12:0] trunc_ln50_18_fu_589_p4;
wire   [12:0] trunc_ln50_17_fu_579_p4;
wire   [12:0] trunc_ln50_16_fu_569_p4;
wire   [12:0] trunc_ln50_15_fu_559_p4;
wire   [12:0] trunc_ln50_14_fu_549_p4;
wire   [12:0] trunc_ln50_13_fu_539_p4;
wire   [12:0] trunc_ln50_12_fu_529_p4;
wire   [12:0] trunc_ln50_11_fu_519_p4;
wire   [12:0] trunc_ln50_10_fu_509_p4;
wire   [12:0] trunc_ln50_s_fu_499_p4;
wire   [12:0] trunc_ln50_9_fu_489_p4;
wire   [12:0] trunc_ln50_8_fu_479_p4;
wire   [12:0] trunc_ln50_7_fu_469_p4;
wire   [12:0] trunc_ln50_6_fu_459_p4;
wire   [12:0] trunc_ln50_5_fu_449_p4;
wire   [12:0] trunc_ln50_4_fu_439_p4;
wire   [12:0] trunc_ln50_3_fu_429_p4;
wire   [12:0] trunc_ln50_2_fu_419_p4;
wire   [389:0] tmp_s_fu_719_p31;
wire   [194:0] tmp_387_fu_816_p4;
wire   [168:0] tmp_388_fu_826_p4;
wire   [389:0] tmp_389_fu_836_p5;
wire   [12:0] tmp_386_fu_806_p4;
wire   [28:0] tmp_390_fu_860_p4;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 ap_done_reg = 1'b0;
//#0 ap_CS_fsm = 3'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_333_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten17_reg_229 <= add_ln45_fu_327_p2;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten17_reg_229 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_333_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_240 <= select_ln46_1_fu_395_p3;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_240 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_333_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_reg_251 <= t_1_fu_383_p2;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_reg_251 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln45_reg_880 <= icmp_ln45_fu_333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_fu_333_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln50_reg_884 <= icmp_ln50_fu_377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln45_reg_880 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_fca_0_0_0_0_0_0_extract360_reg_284 <= ap_phi_mux_p_fca_0_0_1_0_0_0_extract361_phi_fu_309_p4;
        p_fca_0_0_1_0_0_0_extract362_reg_273 <= {{ap_phi_mux_vec_i_data_M_elems_V_3_phi_fu_298_p4[38:26]}};
        vec_i_data_M_elems_V_2_reg_262 <= vec_i_data_M_elems_V_1_fu_848_p5;
    end
end

always @ (*) begin
    if (((icmp_ln45_fu_333_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_880 == 1'd0)) begin
        if ((icmp_ln50_reg_884 == 1'd0)) begin
            ap_phi_mux_p_fca_0_0_0_0_0_0_extract359_phi_fu_320_p4 = p_fca_0_0_0_0_0_0_extract360_reg_284;
        end else if ((icmp_ln50_reg_884 == 1'd1)) begin
            ap_phi_mux_p_fca_0_0_0_0_0_0_extract359_phi_fu_320_p4 = trunc_ln50_fu_403_p1;
        end else begin
            ap_phi_mux_p_fca_0_0_0_0_0_0_extract359_phi_fu_320_p4 = ap_phi_reg_pp0_iter1_p_fca_0_0_0_0_0_0_extract359_reg_317;
        end
    end else begin
        ap_phi_mux_p_fca_0_0_0_0_0_0_extract359_phi_fu_320_p4 = ap_phi_reg_pp0_iter1_p_fca_0_0_0_0_0_0_extract359_reg_317;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_880 == 1'd0)) begin
        if ((icmp_ln50_reg_884 == 1'd0)) begin
            ap_phi_mux_p_fca_0_0_1_0_0_0_extract361_phi_fu_309_p4 = p_fca_0_0_1_0_0_0_extract362_reg_273;
        end else if ((icmp_ln50_reg_884 == 1'd1)) begin
            ap_phi_mux_p_fca_0_0_1_0_0_0_extract361_phi_fu_309_p4 = {{mac_sm_dout[28:16]}};
        end else begin
            ap_phi_mux_p_fca_0_0_1_0_0_0_extract361_phi_fu_309_p4 = ap_phi_reg_pp0_iter1_p_fca_0_0_1_0_0_0_extract361_reg_305;
        end
    end else begin
        ap_phi_mux_p_fca_0_0_1_0_0_0_extract361_phi_fu_309_p4 = ap_phi_reg_pp0_iter1_p_fca_0_0_1_0_0_0_extract361_reg_305;
    end
end

always @ (*) begin
    if ((icmp_ln45_reg_880 == 1'd0)) begin
        if ((icmp_ln50_reg_884 == 1'd0)) begin
            ap_phi_mux_vec_i_data_M_elems_V_3_phi_fu_298_p4 = vec_i_data_M_elems_V_2_reg_262;
        end else if ((icmp_ln50_reg_884 == 1'd1)) begin
            ap_phi_mux_vec_i_data_M_elems_V_3_phi_fu_298_p4 = vec_i_data_M_elems_V_fu_783_p5;
        end else begin
            ap_phi_mux_vec_i_data_M_elems_V_3_phi_fu_298_p4 = ap_phi_reg_pp0_iter1_vec_i_data_M_elems_V_3_reg_295;
        end
    end else begin
        ap_phi_mux_vec_i_data_M_elems_V_3_phi_fu_298_p4 = ap_phi_reg_pp0_iter1_vec_i_data_M_elems_V_3_reg_295;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln50_reg_884 == 1'd1) & (icmp_ln45_reg_880 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mac_sm_blk_n = mac_sm_empty_n;
    end else begin
        mac_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op33_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mac_sm_read = 1'b1;
    end else begin
        mac_sm_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln45_reg_880 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        o_stream_V_TDATA_blk_n = o_stream_V_TREADY;
    end else begin
        o_stream_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln45_reg_880 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        o_stream_V_TVALID = 1'b1;
    end else begin
        o_stream_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln45_fu_327_p2 = (indvar_flatten17_reg_229 + 15'd1);

assign add_ln46_fu_389_p2 = (indvar_flatten_reg_240 + 9'd1);

assign and_ln45_fu_357_p2 = (xor_ln45_fu_345_p2 & icmp_ln47_fu_351_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op33_read_state3 == 1'b1) & (mac_sm_empty_n == 1'b0)) | ((icmp_ln45_reg_880 == 1'd0) & (o_stream_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op33_read_state3 == 1'b1) & (mac_sm_empty_n == 1'b0)) | ((icmp_ln45_reg_880 == 1'd0) & (o_stream_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op33_read_state3 == 1'b1) & (mac_sm_empty_n == 1'b0)) | ((icmp_ln45_reg_880 == 1'd0) & (o_stream_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((icmp_ln45_reg_880 == 1'd0) & (o_stream_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((ap_predicate_op33_read_state3 == 1'b1) & (mac_sm_empty_n == 1'b0)) | ((icmp_ln45_reg_880 == 1'd0) & (o_stream_V_TREADY == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter1_p_fca_0_0_0_0_0_0_extract359_reg_317 = 'bx;

assign ap_phi_reg_pp0_iter1_p_fca_0_0_1_0_0_0_extract361_reg_305 = 'bx;

assign ap_phi_reg_pp0_iter1_vec_i_data_M_elems_V_3_reg_295 = 'bx;

always @ (*) begin
    ap_predicate_op33_read_state3 = ((icmp_ln50_reg_884 == 1'd1) & (icmp_ln45_reg_880 == 1'd0));
end

assign icmp_ln45_fu_333_p2 = ((indvar_flatten17_reg_229 == 15'd18816) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_339_p2 = ((indvar_flatten_reg_240 == 9'd192) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_351_p2 = ((t_reg_251 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_377_p2 = ((select_ln46_fu_369_p3 == 5'd0) ? 1'b1 : 1'b0);

assign o_stream_V_TDATA = tmp_390_fu_860_p4;

assign or_ln46_fu_363_p2 = (icmp_ln46_fu_339_p2 | and_ln45_fu_357_p2);

assign select_ln46_1_fu_395_p3 = ((icmp_ln46_fu_339_p2[0:0] == 1'b1) ? 9'd1 : add_ln46_fu_389_p2);

assign select_ln46_fu_369_p3 = ((or_ln46_fu_363_p2[0:0] == 1'b1) ? 5'd0 : t_reg_251);

assign t_1_fu_383_p2 = (select_ln46_fu_369_p3 + 5'd1);

assign tmp_386_fu_806_p4 = {{ap_phi_mux_vec_i_data_M_elems_V_3_phi_fu_298_p4[220:208]}};

assign tmp_387_fu_816_p4 = {{ap_phi_mux_vec_i_data_M_elems_V_3_phi_fu_298_p4[415:221]}};

assign tmp_388_fu_826_p4 = {{ap_phi_mux_vec_i_data_M_elems_V_3_phi_fu_298_p4[207:39]}};

assign tmp_389_fu_836_p5 = {{{{{{13'd0}, {tmp_387_fu_816_p4}}}, {13'd0}}}, {tmp_388_fu_826_p4}};

assign tmp_390_fu_860_p4 = {{{tmp_386_fu_806_p4}, {3'd0}}, {ap_phi_mux_p_fca_0_0_0_0_0_0_extract359_phi_fu_320_p4}};

assign tmp_s_fu_719_p31 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln50_30_fu_709_p4}, {trunc_ln50_29_fu_699_p4}}, {trunc_ln50_28_fu_689_p4}}, {trunc_ln50_27_fu_679_p4}}, {trunc_ln50_26_fu_669_p4}}, {trunc_ln50_25_fu_659_p4}}, {trunc_ln50_24_fu_649_p4}}, {trunc_ln50_23_fu_639_p4}}, {trunc_ln50_22_fu_629_p4}}, {trunc_ln50_21_fu_619_p4}}, {trunc_ln50_20_fu_609_p4}}, {trunc_ln50_19_fu_599_p4}}, {trunc_ln50_18_fu_589_p4}}, {trunc_ln50_17_fu_579_p4}}, {trunc_ln50_16_fu_569_p4}}, {trunc_ln50_15_fu_559_p4}}, {trunc_ln50_14_fu_549_p4}}, {trunc_ln50_13_fu_539_p4}}, {trunc_ln50_12_fu_529_p4}}, {trunc_ln50_11_fu_519_p4}}, {trunc_ln50_10_fu_509_p4}}, {trunc_ln50_s_fu_499_p4}}, {trunc_ln50_9_fu_489_p4}}, {trunc_ln50_8_fu_479_p4}}, {trunc_ln50_7_fu_469_p4}}, {trunc_ln50_6_fu_459_p4}}, {trunc_ln50_5_fu_449_p4}}, {trunc_ln50_4_fu_439_p4}}, {trunc_ln50_3_fu_429_p4}}, {trunc_ln50_2_fu_419_p4}};

assign trunc_ln50_10_fu_509_p4 = {{mac_sm_dout[188:176]}};

assign trunc_ln50_11_fu_519_p4 = {{mac_sm_dout[204:192]}};

assign trunc_ln50_12_fu_529_p4 = {{mac_sm_dout[220:208]}};

assign trunc_ln50_13_fu_539_p4 = {{mac_sm_dout[236:224]}};

assign trunc_ln50_14_fu_549_p4 = {{mac_sm_dout[252:240]}};

assign trunc_ln50_15_fu_559_p4 = {{mac_sm_dout[268:256]}};

assign trunc_ln50_16_fu_569_p4 = {{mac_sm_dout[284:272]}};

assign trunc_ln50_17_fu_579_p4 = {{mac_sm_dout[300:288]}};

assign trunc_ln50_18_fu_589_p4 = {{mac_sm_dout[316:304]}};

assign trunc_ln50_19_fu_599_p4 = {{mac_sm_dout[332:320]}};

assign trunc_ln50_20_fu_609_p4 = {{mac_sm_dout[348:336]}};

assign trunc_ln50_21_fu_619_p4 = {{mac_sm_dout[364:352]}};

assign trunc_ln50_22_fu_629_p4 = {{mac_sm_dout[380:368]}};

assign trunc_ln50_23_fu_639_p4 = {{mac_sm_dout[396:384]}};

assign trunc_ln50_24_fu_649_p4 = {{mac_sm_dout[412:400]}};

assign trunc_ln50_25_fu_659_p4 = {{mac_sm_dout[428:416]}};

assign trunc_ln50_26_fu_669_p4 = {{mac_sm_dout[444:432]}};

assign trunc_ln50_27_fu_679_p4 = {{mac_sm_dout[460:448]}};

assign trunc_ln50_28_fu_689_p4 = {{mac_sm_dout[476:464]}};

assign trunc_ln50_29_fu_699_p4 = {{mac_sm_dout[492:480]}};

assign trunc_ln50_2_fu_419_p4 = {{mac_sm_dout[44:32]}};

assign trunc_ln50_30_fu_709_p4 = {{mac_sm_dout[508:496]}};

assign trunc_ln50_3_fu_429_p4 = {{mac_sm_dout[60:48]}};

assign trunc_ln50_4_fu_439_p4 = {{mac_sm_dout[76:64]}};

assign trunc_ln50_5_fu_449_p4 = {{mac_sm_dout[92:80]}};

assign trunc_ln50_6_fu_459_p4 = {{mac_sm_dout[108:96]}};

assign trunc_ln50_7_fu_469_p4 = {{mac_sm_dout[124:112]}};

assign trunc_ln50_8_fu_479_p4 = {{mac_sm_dout[140:128]}};

assign trunc_ln50_9_fu_489_p4 = {{mac_sm_dout[156:144]}};

assign trunc_ln50_fu_403_p1 = mac_sm_dout[12:0];

assign trunc_ln50_s_fu_499_p4 = {{mac_sm_dout[172:160]}};

assign vec_i_data_M_elems_V_1_fu_848_p5 = {{tmp_389_fu_836_p5}, {ap_phi_mux_vec_i_data_M_elems_V_3_phi_fu_298_p4[25:0]}};

assign vec_i_data_M_elems_V_fu_783_p5 = {{tmp_s_fu_719_p31}, {vec_i_data_M_elems_V_2_reg_262[25:0]}};

assign xor_ln45_fu_345_p2 = (icmp_ln46_fu_339_p2 ^ 1'd1);

endmodule //PATCH_EMBED_do_adapt_1
// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module PATCH_EMBED_do_patch_embed (
        i_stream_V_TDATA,
        o_stream_V_TDATA,
        ap_clk,
        ap_rst,
        i_stream_V_TVALID,
        i_stream_V_TREADY,
        ap_start,
        o_stream_V_TVALID,
        o_stream_V_TREADY,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] i_stream_V_TDATA;
output  [31:0] o_stream_V_TDATA;
input   ap_clk;
input   ap_rst;
input   i_stream_V_TVALID;
output   i_stream_V_TREADY;
input   ap_start;
output   o_stream_V_TVALID;
input   o_stream_V_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    do_adapt_U0_ap_start;
wire    do_adapt_U0_ap_done;
wire    do_adapt_U0_ap_continue;
wire    do_adapt_U0_ap_idle;
wire    do_adapt_U0_ap_ready;
wire    do_adapt_U0_start_out;
wire    do_adapt_U0_start_write;
wire    do_adapt_U0_i_stream_V_TREADY;
wire   [255:0] do_adapt_U0_adpt_sm_din;
wire    do_adapt_U0_adpt_sm_write;
wire    step1_cache_window_U0_ap_start;
wire    step1_cache_window_U0_ap_done;
wire    step1_cache_window_U0_ap_continue;
wire    step1_cache_window_U0_ap_idle;
wire    step1_cache_window_U0_ap_ready;
wire    step1_cache_window_U0_start_out;
wire    step1_cache_window_U0_start_write;
wire    step1_cache_window_U0_adpt_sm_read;
wire   [255:0] step1_cache_window_U0_cache_window_sm_din;
wire    step1_cache_window_U0_cache_window_sm_write;
wire    step2_mac_replace_shift_U0_ap_start;
wire    step2_mac_replace_shift_U0_ap_done;
wire    step2_mac_replace_shift_U0_ap_continue;
wire    step2_mac_replace_shift_U0_ap_idle;
wire    step2_mac_replace_shift_U0_ap_ready;
wire    step2_mac_replace_shift_U0_start_out;
wire    step2_mac_replace_shift_U0_start_write;
wire    step2_mac_replace_shift_U0_cache_window_sm_read;
wire   [511:0] step2_mac_replace_shift_U0_mac_sm_din;
wire    step2_mac_replace_shift_U0_mac_sm_write;
wire    do_adapt_1_U0_ap_start;
wire    do_adapt_1_U0_ap_done;
wire    do_adapt_1_U0_ap_continue;
wire    do_adapt_1_U0_ap_idle;
wire    do_adapt_1_U0_ap_ready;
wire    do_adapt_1_U0_mac_sm_read;
wire   [31:0] do_adapt_1_U0_o_stream_V_TDATA;
wire    do_adapt_1_U0_o_stream_V_TVALID;
wire    ap_sync_continue;
wire    adpt_sm_full_n;
wire   [255:0] adpt_sm_dout;
wire    adpt_sm_empty_n;
wire    cache_window_sm_full_n;
wire   [255:0] cache_window_sm_dout;
wire    cache_window_sm_empty_n;
wire    mac_sm_full_n;
wire   [511:0] mac_sm_dout;
wire    mac_sm_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_step1_cache_window_U0_din;
wire    start_for_step1_cache_window_U0_full_n;
wire   [0:0] start_for_step1_cache_window_U0_dout;
wire    start_for_step1_cache_window_U0_empty_n;
wire   [0:0] start_for_step2_mac_replace_shift_U0_din;
wire    start_for_step2_mac_replace_shift_U0_full_n;
wire   [0:0] start_for_step2_mac_replace_shift_U0_dout;
wire    start_for_step2_mac_replace_shift_U0_empty_n;
wire   [0:0] start_for_do_adapt_1_U0_din;
wire    start_for_do_adapt_1_U0_full_n;
wire   [0:0] start_for_do_adapt_1_U0_dout;
wire    start_for_do_adapt_1_U0_empty_n;
wire    do_adapt_1_U0_start_full_n;
wire    do_adapt_1_U0_start_write;

PATCH_EMBED_do_adapt do_adapt_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(do_adapt_U0_ap_start),
    .start_full_n(start_for_step1_cache_window_U0_full_n),
    .ap_done(do_adapt_U0_ap_done),
    .ap_continue(do_adapt_U0_ap_continue),
    .ap_idle(do_adapt_U0_ap_idle),
    .ap_ready(do_adapt_U0_ap_ready),
    .start_out(do_adapt_U0_start_out),
    .start_write(do_adapt_U0_start_write),
    .i_stream_V_TDATA(i_stream_V_TDATA),
    .i_stream_V_TVALID(i_stream_V_TVALID),
    .i_stream_V_TREADY(do_adapt_U0_i_stream_V_TREADY),
    .adpt_sm_din(do_adapt_U0_adpt_sm_din),
    .adpt_sm_full_n(adpt_sm_full_n),
    .adpt_sm_write(do_adapt_U0_adpt_sm_write)
);

PATCH_EMBED_step1_cache_window step1_cache_window_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(step1_cache_window_U0_ap_start),
    .start_full_n(start_for_step2_mac_replace_shift_U0_full_n),
    .ap_done(step1_cache_window_U0_ap_done),
    .ap_continue(step1_cache_window_U0_ap_continue),
    .ap_idle(step1_cache_window_U0_ap_idle),
    .ap_ready(step1_cache_window_U0_ap_ready),
    .start_out(step1_cache_window_U0_start_out),
    .start_write(step1_cache_window_U0_start_write),
    .adpt_sm_dout(adpt_sm_dout),
    .adpt_sm_empty_n(adpt_sm_empty_n),
    .adpt_sm_read(step1_cache_window_U0_adpt_sm_read),
    .cache_window_sm_din(step1_cache_window_U0_cache_window_sm_din),
    .cache_window_sm_full_n(cache_window_sm_full_n),
    .cache_window_sm_write(step1_cache_window_U0_cache_window_sm_write)
);

PATCH_EMBED_step2_mac_replace_shift step2_mac_replace_shift_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(step2_mac_replace_shift_U0_ap_start),
    .start_full_n(start_for_do_adapt_1_U0_full_n),
    .ap_done(step2_mac_replace_shift_U0_ap_done),
    .ap_continue(step2_mac_replace_shift_U0_ap_continue),
    .ap_idle(step2_mac_replace_shift_U0_ap_idle),
    .ap_ready(step2_mac_replace_shift_U0_ap_ready),
    .start_out(step2_mac_replace_shift_U0_start_out),
    .start_write(step2_mac_replace_shift_U0_start_write),
    .cache_window_sm_dout(cache_window_sm_dout),
    .cache_window_sm_empty_n(cache_window_sm_empty_n),
    .cache_window_sm_read(step2_mac_replace_shift_U0_cache_window_sm_read),
    .mac_sm_din(step2_mac_replace_shift_U0_mac_sm_din),
    .mac_sm_full_n(mac_sm_full_n),
    .mac_sm_write(step2_mac_replace_shift_U0_mac_sm_write)
);

PATCH_EMBED_do_adapt_1 do_adapt_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(do_adapt_1_U0_ap_start),
    .ap_done(do_adapt_1_U0_ap_done),
    .ap_continue(do_adapt_1_U0_ap_continue),
    .ap_idle(do_adapt_1_U0_ap_idle),
    .ap_ready(do_adapt_1_U0_ap_ready),
    .mac_sm_dout(mac_sm_dout),
    .mac_sm_empty_n(mac_sm_empty_n),
    .mac_sm_read(do_adapt_1_U0_mac_sm_read),
    .o_stream_V_TDATA(do_adapt_1_U0_o_stream_V_TDATA),
    .o_stream_V_TVALID(do_adapt_1_U0_o_stream_V_TVALID),
    .o_stream_V_TREADY(o_stream_V_TREADY)
);

PATCH_EMBED_fifo_w256_d64_A adpt_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(do_adapt_U0_adpt_sm_din),
    .if_full_n(adpt_sm_full_n),
    .if_write(do_adapt_U0_adpt_sm_write),
    .if_dout(adpt_sm_dout),
    .if_empty_n(adpt_sm_empty_n),
    .if_read(step1_cache_window_U0_adpt_sm_read)
);

PATCH_EMBED_fifo_w256_d2_S cache_window_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(step1_cache_window_U0_cache_window_sm_din),
    .if_full_n(cache_window_sm_full_n),
    .if_write(step1_cache_window_U0_cache_window_sm_write),
    .if_dout(cache_window_sm_dout),
    .if_empty_n(cache_window_sm_empty_n),
    .if_read(step2_mac_replace_shift_U0_cache_window_sm_read)
);

PATCH_EMBED_fifo_w512_d2_S mac_sm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(step2_mac_replace_shift_U0_mac_sm_din),
    .if_full_n(mac_sm_full_n),
    .if_write(step2_mac_replace_shift_U0_mac_sm_write),
    .if_dout(mac_sm_dout),
    .if_empty_n(mac_sm_empty_n),
    .if_read(do_adapt_1_U0_mac_sm_read)
);

PATCH_EMBED_start_for_step1_cache_window_U0 start_for_step1_cache_window_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_step1_cache_window_U0_din),
    .if_full_n(start_for_step1_cache_window_U0_full_n),
    .if_write(do_adapt_U0_start_write),
    .if_dout(start_for_step1_cache_window_U0_dout),
    .if_empty_n(start_for_step1_cache_window_U0_empty_n),
    .if_read(step1_cache_window_U0_ap_ready)
);

PATCH_EMBED_start_for_step2_mac_replace_shift_U0 start_for_step2_mac_replace_shift_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_step2_mac_replace_shift_U0_din),
    .if_full_n(start_for_step2_mac_replace_shift_U0_full_n),
    .if_write(step1_cache_window_U0_start_write),
    .if_dout(start_for_step2_mac_replace_shift_U0_dout),
    .if_empty_n(start_for_step2_mac_replace_shift_U0_empty_n),
    .if_read(step2_mac_replace_shift_U0_ap_ready)
);

PATCH_EMBED_start_for_do_adapt_1_U0 start_for_do_adapt_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_do_adapt_1_U0_din),
    .if_full_n(start_for_do_adapt_1_U0_full_n),
    .if_write(step2_mac_replace_shift_U0_start_write),
    .if_dout(start_for_do_adapt_1_U0_dout),
    .if_empty_n(start_for_do_adapt_1_U0_empty_n),
    .if_read(do_adapt_1_U0_ap_ready)
);

assign ap_done = do_adapt_1_U0_ap_done;

assign ap_idle = (step2_mac_replace_shift_U0_ap_idle & step1_cache_window_U0_ap_idle & do_adapt_U0_ap_idle & do_adapt_1_U0_ap_idle);

assign ap_ready = do_adapt_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = do_adapt_1_U0_ap_done;

assign ap_sync_ready = do_adapt_U0_ap_ready;

assign do_adapt_1_U0_ap_continue = ap_continue;

assign do_adapt_1_U0_ap_start = start_for_do_adapt_1_U0_empty_n;

assign do_adapt_1_U0_start_full_n = 1'b1;

assign do_adapt_1_U0_start_write = 1'b0;

assign do_adapt_U0_ap_continue = 1'b1;

assign do_adapt_U0_ap_start = ap_start;

assign i_stream_V_TREADY = do_adapt_U0_i_stream_V_TREADY;

assign o_stream_V_TDATA = do_adapt_1_U0_o_stream_V_TDATA;

assign o_stream_V_TVALID = do_adapt_1_U0_o_stream_V_TVALID;

assign start_for_do_adapt_1_U0_din = 1'b1;

assign start_for_step1_cache_window_U0_din = 1'b1;

assign start_for_step2_mac_replace_shift_U0_din = 1'b1;

assign step1_cache_window_U0_ap_continue = 1'b1;

assign step1_cache_window_U0_ap_start = start_for_step1_cache_window_U0_empty_n;

assign step2_mac_replace_shift_U0_ap_continue = 1'b1;

assign step2_mac_replace_shift_U0_ap_start = start_for_step2_mac_replace_shift_U0_empty_n;

endmodule //PATCH_EMBED_do_patch_embed
// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps

module PATCH_EMBED_fifo_w256_d2_S_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd256;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 2'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module PATCH_EMBED_fifo_w256_d2_S (
    clk,
    reset,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "shiftreg";
parameter DATA_WIDTH  = 32'd256;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 2'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = ~{(ADDR_WIDTH+1){1'b0}};
reg internal_empty_n = 0;
reg internal_full_n = 1;

assign if_full_n = internal_full_n;
assign if_empty_n = internal_empty_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 2'd1;
            if (mOutPtr == 2'd0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 2'd1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2'd2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;

PATCH_EMBED_fifo_w256_d2_S_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_PATCH_EMBED_fifo_w256_d2_S_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1ns/1ps

module PATCH_EMBED_fifo_w256_d64_A_ram
#(parameter
    DATA_WIDTH  = 256,
    ADDR_WIDTH  = 6,
    DEPTH       = 64
)
(
    input  wire                  clk,
    input  wire                  we,
    input  wire [ADDR_WIDTH-1:0] waddr,
    input  wire [DATA_WIDTH-1:0] din,
    input  wire [ADDR_WIDTH-1:0] raddr,
    output wire [DATA_WIDTH-1:0] dout
);

(* rw_addr_collision = "yes" *)
reg  [DATA_WIDTH-1:0] mem[0:DEPTH-1];
reg  [ADDR_WIDTH-1:0] raddr_reg;

//write to ram
always @(posedge clk) begin
    if (we)
        mem[waddr] <= din;
end

//buffer the raddr
always @(posedge clk) begin
    raddr_reg <= raddr;
end

//read from ram
assign dout = mem[raddr_reg];

endmodule

module PATCH_EMBED_fifo_w256_d64_A
#(parameter
    DATA_WIDTH  = 256,
    ADDR_WIDTH  = 6,
    DEPTH       = 64
)
(
    // system signal
    input  wire                  clk,
    input  wire                  reset,

    // write
    output wire                  if_full_n,
    input  wire                  if_write_ce,
    input  wire                  if_write,
    input  wire [DATA_WIDTH-1:0] if_din,

    // read
    output wire                  if_empty_n,
    input  wire                  if_read_ce,
    input  wire                  if_read,
    output wire [DATA_WIDTH-1:0] if_dout
);
//------------------------Parameter----------------------

//------------------------Local signal-------------------
reg  [ADDR_WIDTH-1:0] waddr = 1'b0;
reg  [ADDR_WIDTH-1:0] raddr = 1'b0;
wire [ADDR_WIDTH-1:0] wnext;
wire [ADDR_WIDTH-1:0] rnext;
wire                  push;
wire                  pop;
reg  [ADDR_WIDTH:0]   mOutPtr = 1'b0;
reg                   full_n = 1'b1;
reg                   empty_n = 1'b0;


//------------------------Instantiation------------------
PATCH_EMBED_fifo_w256_d64_A_ram
#(
 .DATA_WIDTH(DATA_WIDTH),
 .ADDR_WIDTH(ADDR_WIDTH),
 .DEPTH(DEPTH))
U_PATCH_EMBED_fifo_w256_d64_A_ram(
 .clk(clk),
 .we(push),
 .waddr(waddr),
 .din(if_din),
 .raddr(rnext),
 .dout(if_dout)
);

//------------------------Task and function--------------

//------------------------Body---------------------------
assign if_full_n  = full_n;
assign if_empty_n = empty_n;
assign push       = full_n & if_write_ce & if_write;
assign pop        = empty_n & if_read_ce & if_read;
assign wnext      = !push                ? waddr :
                    (waddr == DEPTH - 1) ? 1'b0  :
                    waddr + 1'b1;
assign rnext      = !pop                 ? raddr :
                    (raddr == DEPTH - 1) ? 1'b0  :
                    raddr + 1'b1;

// waddr
always @(posedge clk) begin
    if (reset == 1'b1)
        waddr <= 1'b0;
    else
        waddr <= wnext;
end

// raddr
always @(posedge clk) begin
    if (reset == 1'b1)
        raddr <= 1'b0;
    else
        raddr <= rnext;
end

// mOutPtr
always @(posedge clk) begin
    if (reset == 1'b1)
        mOutPtr <= 1'b0;
    else if (push & ~pop)
        mOutPtr <= mOutPtr + 1'b1;
    else if (~push & pop)
        mOutPtr <= mOutPtr - 1'b1;
end

// full_n
always @(posedge clk) begin
    if (reset == 1'b1)
        full_n <= 1'b1;
    else if (push & ~pop)
        full_n <= (mOutPtr != DEPTH - 1);
    else if (~push & pop)
        full_n <= 1'b1;
end

// empty_n
always @(posedge clk) begin
    if (reset == 1'b1)
        empty_n <= 1'b0;
    else if (push & ~pop)
        empty_n <= 1'b1;
    else if (~push & pop)
        empty_n <= (mOutPtr != 1'b1);
end

endmodule

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps

module PATCH_EMBED_fifo_w512_d2_S_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd512;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 2'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module PATCH_EMBED_fifo_w512_d2_S (
    clk,
    reset,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "shiftreg";
parameter DATA_WIDTH  = 32'd512;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 2'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = ~{(ADDR_WIDTH+1){1'b0}};
reg internal_empty_n = 0;
reg internal_full_n = 1;

assign if_full_n = internal_full_n;
assign if_empty_n = internal_empty_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 2'd1;
            if (mOutPtr == 2'd0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 2'd1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2'd2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;

PATCH_EMBED_fifo_w512_d2_S_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_PATCH_EMBED_fifo_w512_d2_S_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps

(* use_dsp = "yes" *) module PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1_DSP48_0(
    input clk,
    input rst,
    input ce,
    input  [8 - 1:0] in0,
    input  [8 - 1:0] in1,
    input  [16 - 1:0] in2,
    output [17 - 1:0]  dout);

wire signed [27 - 1:0]     a;
wire signed [18 - 1:0]     b;
wire signed [48 - 1:0]     c;
wire signed [45 - 1:0]     m;
wire signed [48 - 1:0]     p;
reg  signed [45 - 1:0]     m_reg;
reg  signed [27 - 1:0]     a_reg;
reg  signed [18 - 1:0]     b_reg;
reg  signed [48 - 1:0]     p_reg;

assign a  = $signed(in0);
assign b  = $signed(in1);
assign c  = $signed(in2);

assign m  = a_reg * b_reg;
assign p  = m_reg + c;

always @(posedge clk) begin
    if (ce) begin
        m_reg  <= m;
        a_reg  <= a;
        b_reg  <= b;
        p_reg  <= p;
    end
end

assign dout = p_reg;

endmodule
`timescale 1 ns / 1 ps
module PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1(
    clk,
    reset,
    ce,
    din0,
    din1,
    din2,
    dout);

parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter din2_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input clk;
input reset;
input ce;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
input[din2_WIDTH - 1:0] din2;
output[dout_WIDTH - 1:0] dout;



PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1_DSP48_0 PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U(
    .clk( clk ),
    .rst( reset ),
    .ce( ce ),
    .in0( din0 ),
    .in1( din1 ),
    .in2( din2 ),
    .dout( dout ));

endmodule

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps

(* use_dsp = "yes" *) module PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1_DSP48_1(
    input clk,
    input rst,
    input ce,
    input  [8 - 1:0] in0,
    input  [8 - 1:0] in1,
    input  [17 - 1:0] in2,
    output [17 - 1:0]  dout);

wire signed [27 - 1:0]     a;
wire signed [18 - 1:0]     b;
wire signed [48 - 1:0]     c;
wire signed [45 - 1:0]     m;
wire signed [48 - 1:0]     p;
reg  signed [45 - 1:0]     m_reg;
reg  signed [27 - 1:0]     a_reg;
reg  signed [18 - 1:0]     b_reg;
reg  signed [48 - 1:0]     p_reg;

assign a  = $signed(in0);
assign b  = $signed(in1);
assign c  = $signed(in2);

assign m  = a_reg * b_reg;
assign p  = m_reg + c;

always @(posedge clk) begin
    if (ce) begin
        m_reg  <= m;
        a_reg  <= a;
        b_reg  <= b;
        p_reg  <= p;
    end
end

assign dout = p_reg;

endmodule
`timescale 1 ns / 1 ps
module PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1(
    clk,
    reset,
    ce,
    din0,
    din1,
    din2,
    dout);

parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter din2_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input clk;
input reset;
input ce;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
input[din2_WIDTH - 1:0] din2;
output[dout_WIDTH - 1:0] dout;



PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1_DSP48_1 PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U(
    .clk( clk ),
    .rst( reset ),
    .ce( ce ),
    .in0( din0 ),
    .in1( din1 ),
    .in2( din2 ),
    .dout( dout ));

endmodule

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps

(* use_dsp = "yes" *) module PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1_DSP48_2(
    input clk,
    input rst,
    input ce,
    input  [8 - 1:0] in0,
    input  [8 - 1:0] in1,
    input  [21 - 1:0] in2,
    output [21 - 1:0]  dout);

wire signed [27 - 1:0]     a;
wire signed [18 - 1:0]     b;
wire signed [48 - 1:0]     c;
wire signed [45 - 1:0]     m;
wire signed [48 - 1:0]     p;
reg  signed [45 - 1:0]     m_reg;
reg  signed [27 - 1:0]     a_reg;
reg  signed [18 - 1:0]     b_reg;
reg  signed [48 - 1:0]     p_reg;

assign a  = $signed(in0);
assign b  = $signed(in1);
assign c  = $unsigned(in2);

assign m  = a_reg * b_reg;
assign p  = m_reg + c;

always @(posedge clk) begin
    if (ce) begin
        m_reg  <= m;
        a_reg  <= a;
        b_reg  <= b;
        p_reg  <= p;
    end
end

assign dout = p_reg;

endmodule
`timescale 1 ns / 1 ps
module PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1(
    clk,
    reset,
    ce,
    din0,
    din1,
    din2,
    dout);

parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter din2_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input clk;
input reset;
input ce;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
input[din2_WIDTH - 1:0] din2;
output[dout_WIDTH - 1:0] dout;



PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1_DSP48_2 PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1_DSP48_2_U(
    .clk( clk ),
    .rst( reset ),
    .ce( ce ),
    .in0( din0 ),
    .in1( din1 ),
    .in2( din2 ),
    .dout( dout ));

endmodule

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps

(* use_dsp = "yes" *) module PATCH_EMBED_mul_8s_8s_16_3_1_Mul_DSP_0(clk, ce, a, b, p);
input clk;
input ce;
input[8 - 1 : 0] a; 
input[8 - 1 : 0] b; 
output[16 - 1 : 0] p;

reg signed [8 - 1 : 0] a_reg0;
reg signed [8 - 1 : 0] b_reg0;
wire signed [16 - 1 : 0] tmp_product;
reg signed [16 - 1 : 0] buff0;

assign p = buff0;
assign tmp_product = a_reg0 * b_reg0;
always @ (posedge clk) begin
    if (ce) begin
        a_reg0 <= a;
        b_reg0 <= b;
        buff0 <= tmp_product;
    end
end
endmodule
`timescale 1 ns / 1 ps
module PATCH_EMBED_mul_8s_8s_16_3_1(
    clk,
    reset,
    ce,
    din0,
    din1,
    dout);

parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input clk;
input reset;
input ce;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
output[dout_WIDTH - 1:0] dout;



PATCH_EMBED_mul_8s_8s_16_3_1_Mul_DSP_0 PATCH_EMBED_mul_8s_8s_16_3_1_Mul_DSP_0_U(
    .clk( clk ),
    .ce( ce ),
    .a( din0 ),
    .b( din1 ),
    .p( dout ));

endmodule

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps

module PATCH_EMBED_start_for_do_adapt_1_U0_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd1;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 2'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module PATCH_EMBED_start_for_do_adapt_1_U0 (
    clk,
    reset,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "shiftreg";
parameter DATA_WIDTH  = 32'd1;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 2'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = ~{(ADDR_WIDTH+1){1'b0}};
reg internal_empty_n = 0;
reg internal_full_n = 1;

assign if_full_n = internal_full_n;
assign if_empty_n = internal_empty_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 2'd1;
            if (mOutPtr == 2'd0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 2'd1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2'd2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;

PATCH_EMBED_start_for_do_adapt_1_U0_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_PATCH_EMBED_start_for_do_adapt_1_U0_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps

module PATCH_EMBED_start_for_step1_cache_window_U0_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd1;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 2'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module PATCH_EMBED_start_for_step1_cache_window_U0 (
    clk,
    reset,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "shiftreg";
parameter DATA_WIDTH  = 32'd1;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 2'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = ~{(ADDR_WIDTH+1){1'b0}};
reg internal_empty_n = 0;
reg internal_full_n = 1;

assign if_full_n = internal_full_n;
assign if_empty_n = internal_empty_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 2'd1;
            if (mOutPtr == 2'd0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 2'd1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2'd2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;

PATCH_EMBED_start_for_step1_cache_window_U0_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_PATCH_EMBED_start_for_step1_cache_window_U0_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps

module PATCH_EMBED_start_for_step2_mac_replace_shift_U0_shiftReg (
    clk,
    data,
    ce,
    a,
    q);

parameter DATA_WIDTH = 32'd1;
parameter ADDR_WIDTH = 32'd1;
parameter DEPTH = 2'd2;

input clk;
input [DATA_WIDTH-1:0] data;
input ce;
input [ADDR_WIDTH-1:0] a;
output [DATA_WIDTH-1:0] q;

reg[DATA_WIDTH-1:0] SRL_SIG [0:DEPTH-1];
integer i;

always @ (posedge clk)
    begin
        if (ce)
        begin
            for (i=0;i<DEPTH-1;i=i+1)
                SRL_SIG[i+1] <= SRL_SIG[i];
            SRL_SIG[0] <= data;
        end
    end

assign q = SRL_SIG[a];

endmodule

module PATCH_EMBED_start_for_step2_mac_replace_shift_U0 (
    clk,
    reset,
    if_empty_n,
    if_read_ce,
    if_read,
    if_dout,
    if_full_n,
    if_write_ce,
    if_write,
    if_din);

parameter MEM_STYLE   = "shiftreg";
parameter DATA_WIDTH  = 32'd1;
parameter ADDR_WIDTH  = 32'd1;
parameter DEPTH       = 2'd2;

input clk;
input reset;
output if_empty_n;
input if_read_ce;
input if_read;
output[DATA_WIDTH - 1:0] if_dout;
output if_full_n;
input if_write_ce;
input if_write;
input[DATA_WIDTH - 1:0] if_din;

wire[ADDR_WIDTH - 1:0] shiftReg_addr ;
wire[DATA_WIDTH - 1:0] shiftReg_data, shiftReg_q;
wire                     shiftReg_ce;
reg[ADDR_WIDTH:0] mOutPtr = ~{(ADDR_WIDTH+1){1'b0}};
reg internal_empty_n = 0;
reg internal_full_n = 1;

assign if_full_n = internal_full_n;
assign if_empty_n = internal_empty_n;
assign shiftReg_data = if_din;
assign if_dout = shiftReg_q;

always @ (posedge clk) begin
    if (reset == 1'b1)
    begin
        mOutPtr <= ~{ADDR_WIDTH+1{1'b0}};
        internal_empty_n <= 1'b0;
        internal_full_n <= 1'b1;
    end
    else begin
        if (((if_read & if_read_ce) == 1 & internal_empty_n == 1) && 
            ((if_write & if_write_ce) == 0 | internal_full_n == 0))
        begin
            mOutPtr <= mOutPtr - 2'd1;
            if (mOutPtr == 2'd0)
                internal_empty_n <= 1'b0;
            internal_full_n <= 1'b1;
        end 
        else if (((if_read & if_read_ce) == 0 | internal_empty_n == 0) && 
            ((if_write & if_write_ce) == 1 & internal_full_n == 1))
        begin
            mOutPtr <= mOutPtr + 2'd1;
            internal_empty_n <= 1'b1;
            if (mOutPtr == DEPTH - 2'd2)
                internal_full_n <= 1'b0;
        end 
    end
end

assign shiftReg_addr = mOutPtr[ADDR_WIDTH] == 1'b0 ? mOutPtr[ADDR_WIDTH-1:0]:{ADDR_WIDTH{1'b0}};
assign shiftReg_ce = (if_write & if_write_ce) & internal_full_n;

PATCH_EMBED_start_for_step2_mac_replace_shift_U0_shiftReg 
#(
    .DATA_WIDTH(DATA_WIDTH),
    .ADDR_WIDTH(ADDR_WIDTH),
    .DEPTH(DEPTH))
U_PATCH_EMBED_start_for_step2_mac_replace_shift_U0_ram (
    .clk(clk),
    .data(shiftReg_data),
    .ce(shiftReg_ce),
    .a(shiftReg_addr),
    .q(shiftReg_q));

endmodule  

// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module PATCH_EMBED_step1_cache_window (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        adpt_sm_dout,
        adpt_sm_empty_n,
        adpt_sm_read,
        cache_window_sm_din,
        cache_window_sm_full_n,
        cache_window_sm_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state6 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [255:0] adpt_sm_dout;
input   adpt_sm_empty_n;
output   adpt_sm_read;
output  [255:0] cache_window_sm_din;
input   cache_window_sm_full_n;
output   cache_window_sm_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg adpt_sm_read;
reg cache_window_sm_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    adpt_sm_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln75_reg_1295;
reg   [0:0] select_ln76_1_reg_1332;
reg    cache_window_sm_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln75_reg_1295_pp0_iter1_reg;
reg   [15:0] indvar_flatten13_reg_229;
reg   [9:0] indvar_flatten_reg_240;
reg   [3:0] cot_reg_251;
reg   [5:0] cit_reg_262;
wire   [15:0] add_ln75_fu_399_p2;
reg   [15:0] add_ln75_reg_1290;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op79_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln75_fu_405_p2;
wire   [0:0] icmp_ln76_fu_411_p2;
reg   [0:0] icmp_ln76_reg_1299;
wire   [3:0] select_ln75_fu_417_p3;
reg   [3:0] select_ln75_reg_1304;
wire   [0:0] cmp1023_fu_425_p2;
reg   [0:0] cmp1023_reg_1310;
wire   [0:0] and_ln75_fu_443_p2;
reg   [0:0] and_ln75_reg_1315;
wire   [5:0] select_ln76_fu_455_p3;
reg   [5:0] select_ln76_reg_1321;
wire   [9:0] select_ln76_3_fu_469_p3;
reg   [9:0] select_ln76_3_reg_1327;
wire   [0:0] select_ln76_1_fu_492_p3;
wire    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_state5_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
wire   [3:0] select_ln76_2_fu_499_p3;
reg   [3:0] select_ln76_2_reg_1336;
reg   [5:0] wb_V_addr_reg_1341;
wire   [5:0] add_ln77_fu_509_p2;
reg   [5:0] add_ln77_reg_1346;
wire   [151:0] vec_o_data_M_elems_V_4_cast_fu_828_p20;
wire   [151:0] trunc_ln155_fu_870_p1;
wire   [7:0] trunc_ln84_18_fu_1058_p4;
wire   [7:0] trunc_ln84_19_fu_1068_p4;
wire   [7:0] trunc_ln84_20_fu_1078_p4;
wire   [7:0] trunc_ln84_21_fu_1088_p4;
wire   [7:0] trunc_ln84_22_fu_1098_p4;
wire   [7:0] trunc_ln84_23_fu_1108_p4;
wire   [7:0] trunc_ln84_24_fu_1118_p4;
wire   [7:0] trunc_ln84_25_fu_1128_p4;
wire   [7:0] trunc_ln84_26_fu_1138_p4;
wire   [7:0] trunc_ln84_27_fu_1148_p4;
wire   [7:0] trunc_ln84_28_fu_1158_p4;
wire   [7:0] trunc_ln84_29_fu_1168_p4;
wire   [7:0] trunc_ln84_30_fu_1178_p4;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp0_stage1_subdone;
reg   [5:0] wb_V_address0;
reg    wb_V_ce0;
reg    wb_V_we0;
wire   [255:0] wb_V_d0;
wire   [255:0] wb_V_q0;
reg   [15:0] ap_phi_mux_indvar_flatten13_phi_fu_233_p4;
reg   [9:0] ap_phi_mux_indvar_flatten_phi_fu_244_p4;
reg   [3:0] ap_phi_mux_cot_phi_fu_255_p4;
reg   [5:0] ap_phi_mux_cit_phi_fu_266_p4;
wire   [151:0] ap_phi_reg_pp0_iter0_vec_o_data_M_elems_V_3_in_in_reg_273;
reg   [151:0] ap_phi_reg_pp0_iter1_vec_o_data_M_elems_V_3_in_in_reg_273;
wire   [7:0] ap_phi_reg_pp0_iter0_p_fca_0_0_31_0_0_0_load_reg_282;
reg   [7:0] ap_phi_reg_pp0_iter1_p_fca_0_0_31_0_0_0_load_reg_282;
wire   [7:0] ap_phi_reg_pp0_iter0_p_fca_0_0_30_0_0_0_load_reg_291;
reg   [7:0] ap_phi_reg_pp0_iter1_p_fca_0_0_30_0_0_0_load_reg_291;
wire   [7:0] ap_phi_reg_pp0_iter0_p_fca_0_0_29_0_0_0_load_reg_300;
reg   [7:0] ap_phi_reg_pp0_iter1_p_fca_0_0_29_0_0_0_load_reg_300;
wire   [7:0] ap_phi_reg_pp0_iter0_p_fca_0_0_28_0_0_0_load_reg_309;
reg   [7:0] ap_phi_reg_pp0_iter1_p_fca_0_0_28_0_0_0_load_reg_309;
wire   [7:0] ap_phi_reg_pp0_iter0_p_fca_0_0_27_0_0_0_load_reg_318;
reg   [7:0] ap_phi_reg_pp0_iter1_p_fca_0_0_27_0_0_0_load_reg_318;
wire   [7:0] ap_phi_reg_pp0_iter0_p_fca_0_0_26_0_0_0_load_reg_327;
reg   [7:0] ap_phi_reg_pp0_iter1_p_fca_0_0_26_0_0_0_load_reg_327;
wire   [7:0] ap_phi_reg_pp0_iter0_p_fca_0_0_25_0_0_0_load_reg_336;
reg   [7:0] ap_phi_reg_pp0_iter1_p_fca_0_0_25_0_0_0_load_reg_336;
wire   [7:0] ap_phi_reg_pp0_iter0_p_fca_0_0_24_0_0_0_load_reg_345;
reg   [7:0] ap_phi_reg_pp0_iter1_p_fca_0_0_24_0_0_0_load_reg_345;
wire   [7:0] ap_phi_reg_pp0_iter0_p_fca_0_0_23_0_0_0_load_reg_354;
reg   [7:0] ap_phi_reg_pp0_iter1_p_fca_0_0_23_0_0_0_load_reg_354;
wire   [7:0] ap_phi_reg_pp0_iter0_p_fca_0_0_22_0_0_0_load_reg_363;
reg   [7:0] ap_phi_reg_pp0_iter1_p_fca_0_0_22_0_0_0_load_reg_363;
wire   [7:0] ap_phi_reg_pp0_iter0_p_fca_0_0_21_0_0_0_load_reg_372;
reg   [7:0] ap_phi_reg_pp0_iter1_p_fca_0_0_21_0_0_0_load_reg_372;
wire   [7:0] ap_phi_reg_pp0_iter0_p_fca_0_0_20_0_0_0_load_reg_381;
reg   [7:0] ap_phi_reg_pp0_iter1_p_fca_0_0_20_0_0_0_load_reg_381;
wire   [7:0] ap_phi_reg_pp0_iter0_p_fca_0_0_19_0_0_0_load_reg_390;
reg   [7:0] ap_phi_reg_pp0_iter1_p_fca_0_0_19_0_0_0_load_reg_390;
wire   [63:0] zext_ln77_fu_505_p1;
reg    ap_block_pp0_stage1_01001;
wire   [0:0] icmp_ln77_fu_437_p2;
wire   [0:0] xor_ln75_fu_431_p2;
wire   [0:0] or_ln76_fu_449_p2;
wire   [9:0] add_ln76_1_fu_463_p2;
wire   [3:0] cot_2_fu_481_p2;
wire   [0:0] cmp10_mid1_fu_486_p2;
wire   [0:0] or_ln75_fu_477_p2;
wire   [7:0] tmp_372_fu_688_p4;
wire   [7:0] tmp_371_fu_678_p4;
wire   [7:0] tmp_370_fu_668_p4;
wire   [7:0] tmp_369_fu_658_p4;
wire   [7:0] tmp_368_fu_648_p4;
wire   [7:0] tmp_367_fu_638_p4;
wire   [7:0] tmp_366_fu_628_p4;
wire   [7:0] tmp_365_fu_618_p4;
wire   [7:0] tmp_364_fu_608_p4;
wire   [7:0] tmp_363_fu_598_p4;
wire   [7:0] tmp_362_fu_588_p4;
wire   [7:0] tmp_361_fu_578_p4;
wire   [7:0] tmp_360_fu_568_p4;
wire   [7:0] tmp_359_fu_558_p4;
wire   [7:0] tmp_358_fu_548_p4;
wire   [7:0] tmp_357_fu_538_p4;
wire   [7:0] tmp_356_fu_528_p4;
wire   [7:0] tmp_355_fu_518_p4;
wire   [7:0] trunc_ln98_fu_514_p1;
wire   [7:0] trunc_ln84_14_fu_1018_p4;
wire   [7:0] trunc_ln84_13_fu_1008_p4;
wire   [7:0] trunc_ln84_12_fu_998_p4;
wire   [7:0] trunc_ln84_11_fu_988_p4;
wire   [7:0] trunc_ln84_10_fu_978_p4;
wire   [7:0] trunc_ln84_s_fu_968_p4;
wire   [7:0] trunc_ln84_9_fu_958_p4;
wire   [7:0] trunc_ln84_8_fu_948_p4;
wire   [7:0] trunc_ln84_7_fu_938_p4;
wire   [7:0] trunc_ln84_6_fu_928_p4;
wire   [7:0] trunc_ln84_5_fu_918_p4;
wire   [7:0] trunc_ln84_4_fu_908_p4;
wire   [7:0] trunc_ln84_3_fu_898_p4;
wire   [7:0] trunc_ln84_17_fu_1048_p4;
wire   [7:0] trunc_ln84_2_fu_888_p4;
wire   [7:0] trunc_ln84_16_fu_1038_p4;
wire   [7:0] trunc_ln84_1_fu_878_p4;
wire   [7:0] trunc_ln84_15_fu_1028_p4;
wire   [7:0] trunc_ln84_fu_874_p1;
wire    ap_CS_fsm_state6;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 ap_CS_fsm = 4'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

PATCH_EMBED_step1_cache_window_wb_V #(
    .DataWidth( 256 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
wb_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wb_V_address0),
    .ce0(wb_V_ce0),
    .we0(wb_V_we0),
    .d0(wb_V_d0),
    .q0(wb_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln76_1_reg_1332 == 1'd0) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_19_0_0_0_load_reg_390 <= {{wb_V_q0[63:56]}};
    end else if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_19_0_0_0_load_reg_390 <= {{adpt_sm_dout[159:152]}};
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_19_0_0_0_load_reg_390 <= ap_phi_reg_pp0_iter0_p_fca_0_0_19_0_0_0_load_reg_390;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln76_1_reg_1332 == 1'd0) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_20_0_0_0_load_reg_381 <= {{wb_V_q0[79:72]}};
    end else if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_20_0_0_0_load_reg_381 <= {{adpt_sm_dout[167:160]}};
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_20_0_0_0_load_reg_381 <= ap_phi_reg_pp0_iter0_p_fca_0_0_20_0_0_0_load_reg_381;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln76_1_reg_1332 == 1'd0) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_21_0_0_0_load_reg_372 <= {{wb_V_q0[95:88]}};
    end else if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_21_0_0_0_load_reg_372 <= {{adpt_sm_dout[175:168]}};
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_21_0_0_0_load_reg_372 <= ap_phi_reg_pp0_iter0_p_fca_0_0_21_0_0_0_load_reg_372;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln76_1_reg_1332 == 1'd0) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_22_0_0_0_load_reg_363 <= {{wb_V_q0[111:104]}};
    end else if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_22_0_0_0_load_reg_363 <= {{adpt_sm_dout[183:176]}};
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_22_0_0_0_load_reg_363 <= ap_phi_reg_pp0_iter0_p_fca_0_0_22_0_0_0_load_reg_363;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln76_1_reg_1332 == 1'd0) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_23_0_0_0_load_reg_354 <= {{wb_V_q0[127:120]}};
    end else if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_23_0_0_0_load_reg_354 <= {{adpt_sm_dout[191:184]}};
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_23_0_0_0_load_reg_354 <= ap_phi_reg_pp0_iter0_p_fca_0_0_23_0_0_0_load_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln76_1_reg_1332 == 1'd0) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_24_0_0_0_load_reg_345 <= {{wb_V_q0[143:136]}};
    end else if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_24_0_0_0_load_reg_345 <= {{adpt_sm_dout[199:192]}};
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_24_0_0_0_load_reg_345 <= ap_phi_reg_pp0_iter0_p_fca_0_0_24_0_0_0_load_reg_345;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln76_1_reg_1332 == 1'd0) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_25_0_0_0_load_reg_336 <= {{wb_V_q0[159:152]}};
    end else if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_25_0_0_0_load_reg_336 <= {{adpt_sm_dout[207:200]}};
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_25_0_0_0_load_reg_336 <= ap_phi_reg_pp0_iter0_p_fca_0_0_25_0_0_0_load_reg_336;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln76_1_reg_1332 == 1'd0) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_26_0_0_0_load_reg_327 <= {{wb_V_q0[175:168]}};
    end else if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_26_0_0_0_load_reg_327 <= {{adpt_sm_dout[215:208]}};
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_26_0_0_0_load_reg_327 <= ap_phi_reg_pp0_iter0_p_fca_0_0_26_0_0_0_load_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln76_1_reg_1332 == 1'd0) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_27_0_0_0_load_reg_318 <= {{wb_V_q0[191:184]}};
    end else if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_27_0_0_0_load_reg_318 <= {{adpt_sm_dout[223:216]}};
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_27_0_0_0_load_reg_318 <= ap_phi_reg_pp0_iter0_p_fca_0_0_27_0_0_0_load_reg_318;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln76_1_reg_1332 == 1'd0) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_28_0_0_0_load_reg_309 <= {{wb_V_q0[207:200]}};
    end else if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_28_0_0_0_load_reg_309 <= {{adpt_sm_dout[231:224]}};
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_28_0_0_0_load_reg_309 <= ap_phi_reg_pp0_iter0_p_fca_0_0_28_0_0_0_load_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln76_1_reg_1332 == 1'd0) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_29_0_0_0_load_reg_300 <= {{wb_V_q0[223:216]}};
    end else if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_29_0_0_0_load_reg_300 <= {{adpt_sm_dout[239:232]}};
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_29_0_0_0_load_reg_300 <= ap_phi_reg_pp0_iter0_p_fca_0_0_29_0_0_0_load_reg_300;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln76_1_reg_1332 == 1'd0) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_30_0_0_0_load_reg_291 <= {{wb_V_q0[239:232]}};
    end else if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_30_0_0_0_load_reg_291 <= {{adpt_sm_dout[247:240]}};
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_30_0_0_0_load_reg_291 <= ap_phi_reg_pp0_iter0_p_fca_0_0_30_0_0_0_load_reg_291;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln76_1_reg_1332 == 1'd0) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_31_0_0_0_load_reg_282 <= {{wb_V_q0[255:248]}};
    end else if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_31_0_0_0_load_reg_282 <= {{adpt_sm_dout[255:248]}};
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_fca_0_0_31_0_0_0_load_reg_282 <= ap_phi_reg_pp0_iter0_p_fca_0_0_31_0_0_0_load_reg_282;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln76_1_reg_1332 == 1'd0) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_vec_o_data_M_elems_V_3_in_in_reg_273 <= vec_o_data_M_elems_V_4_cast_fu_828_p20;
    end else if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_vec_o_data_M_elems_V_3_in_in_reg_273 <= trunc_ln155_fu_870_p1;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_vec_o_data_M_elems_V_3_in_in_reg_273 <= ap_phi_reg_pp0_iter0_vec_o_data_M_elems_V_3_in_in_reg_273;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cit_reg_262 <= add_ln77_reg_1346;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cit_reg_262 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cot_reg_251 <= select_ln76_2_reg_1336;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cot_reg_251 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten13_reg_229 <= add_ln75_reg_1290;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten13_reg_229 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_240 <= select_ln76_3_reg_1327;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_240 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln75_reg_1290 <= add_ln75_fu_399_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln77_reg_1346 <= add_ln77_fu_509_p2;
        select_ln76_2_reg_1336 <= select_ln76_2_fu_499_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln75_fu_405_p2 == 1'd0))) begin
        and_ln75_reg_1315 <= and_ln75_fu_443_p2;
        cmp1023_reg_1310 <= cmp1023_fu_425_p2;
        icmp_ln76_reg_1299 <= icmp_ln76_fu_411_p2;
        select_ln75_reg_1304 <= select_ln75_fu_417_p3;
        select_ln76_reg_1321 <= select_ln76_fu_455_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln75_reg_1295 <= icmp_ln75_fu_405_p2;
        icmp_ln75_reg_1295_pp0_iter1_reg <= icmp_ln75_reg_1295;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln76_1_reg_1332 <= select_ln76_1_fu_492_p3;
        wb_V_addr_reg_1341 <= zext_ln77_fu_505_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln75_fu_405_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln76_3_reg_1327 <= select_ln76_3_fu_469_p3;
    end
end

always @ (*) begin
    if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        adpt_sm_blk_n = adpt_sm_empty_n;
    end else begin
        adpt_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op79_read_state4 == 1'b1))) begin
        adpt_sm_read = 1'b1;
    end else begin
        adpt_sm_read = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln75_fu_405_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_cit_phi_fu_266_p4 = add_ln77_reg_1346;
    end else begin
        ap_phi_mux_cit_phi_fu_266_p4 = cit_reg_262;
    end
end

always @ (*) begin
    if (((icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_cot_phi_fu_255_p4 = select_ln76_2_reg_1336;
    end else begin
        ap_phi_mux_cot_phi_fu_255_p4 = cot_reg_251;
    end
end

always @ (*) begin
    if (((icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten13_phi_fu_233_p4 = add_ln75_reg_1290;
    end else begin
        ap_phi_mux_indvar_flatten13_phi_fu_233_p4 = indvar_flatten13_reg_229;
    end
end

always @ (*) begin
    if (((icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_244_p4 = select_ln76_3_reg_1327;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_244_p4 = indvar_flatten_reg_240;
    end
end

always @ (*) begin
    if (((icmp_ln75_reg_1295_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cache_window_sm_blk_n = cache_window_sm_full_n;
    end else begin
        cache_window_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln75_reg_1295_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cache_window_sm_write = 1'b1;
    end else begin
        cache_window_sm_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wb_V_address0 = wb_V_addr_reg_1341;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        wb_V_address0 = zext_ln77_fu_505_p1;
    end else begin
        wb_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        wb_V_ce0 = 1'b1;
    end else begin
        wb_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wb_V_we0 = 1'b1;
    end else begin
        wb_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln75_fu_405_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln75_fu_405_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b0)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln75_fu_399_p2 = (ap_phi_mux_indvar_flatten13_phi_fu_233_p4 + 16'd1);

assign add_ln76_1_fu_463_p2 = (ap_phi_mux_indvar_flatten_phi_fu_244_p4 + 10'd1);

assign add_ln77_fu_509_p2 = (select_ln76_reg_1321 + 6'd1);

assign and_ln75_fu_443_p2 = (xor_ln75_fu_431_p2 & icmp_ln77_fu_437_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == adpt_sm_empty_n) & (ap_predicate_op79_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == adpt_sm_empty_n) & (ap_predicate_op79_read_state4 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((icmp_ln75_reg_1295_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cache_window_sm_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln75_reg_1295_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cache_window_sm_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((icmp_ln75_reg_1295_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cache_window_sm_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((1'b0 == adpt_sm_empty_n) & (ap_predicate_op79_read_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage1_iter1 = ((icmp_ln75_reg_1295_pp0_iter1_reg == 1'd0) & (cache_window_sm_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_fca_0_0_19_0_0_0_load_reg_390 = 'bx;

assign ap_phi_reg_pp0_iter0_p_fca_0_0_20_0_0_0_load_reg_381 = 'bx;

assign ap_phi_reg_pp0_iter0_p_fca_0_0_21_0_0_0_load_reg_372 = 'bx;

assign ap_phi_reg_pp0_iter0_p_fca_0_0_22_0_0_0_load_reg_363 = 'bx;

assign ap_phi_reg_pp0_iter0_p_fca_0_0_23_0_0_0_load_reg_354 = 'bx;

assign ap_phi_reg_pp0_iter0_p_fca_0_0_24_0_0_0_load_reg_345 = 'bx;

assign ap_phi_reg_pp0_iter0_p_fca_0_0_25_0_0_0_load_reg_336 = 'bx;

assign ap_phi_reg_pp0_iter0_p_fca_0_0_26_0_0_0_load_reg_327 = 'bx;

assign ap_phi_reg_pp0_iter0_p_fca_0_0_27_0_0_0_load_reg_318 = 'bx;

assign ap_phi_reg_pp0_iter0_p_fca_0_0_28_0_0_0_load_reg_309 = 'bx;

assign ap_phi_reg_pp0_iter0_p_fca_0_0_29_0_0_0_load_reg_300 = 'bx;

assign ap_phi_reg_pp0_iter0_p_fca_0_0_30_0_0_0_load_reg_291 = 'bx;

assign ap_phi_reg_pp0_iter0_p_fca_0_0_31_0_0_0_load_reg_282 = 'bx;

assign ap_phi_reg_pp0_iter0_vec_o_data_M_elems_V_3_in_in_reg_273 = 'bx;

always @ (*) begin
    ap_predicate_op79_read_state4 = ((select_ln76_1_reg_1332 == 1'd1) & (icmp_ln75_reg_1295 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign cache_window_sm_din = {{{{{{{{{{{{{{ap_phi_reg_pp0_iter1_p_fca_0_0_31_0_0_0_load_reg_282}, {ap_phi_reg_pp0_iter1_p_fca_0_0_30_0_0_0_load_reg_291}}, {ap_phi_reg_pp0_iter1_p_fca_0_0_29_0_0_0_load_reg_300}}, {ap_phi_reg_pp0_iter1_p_fca_0_0_28_0_0_0_load_reg_309}}, {ap_phi_reg_pp0_iter1_p_fca_0_0_27_0_0_0_load_reg_318}}, {ap_phi_reg_pp0_iter1_p_fca_0_0_26_0_0_0_load_reg_327}}, {ap_phi_reg_pp0_iter1_p_fca_0_0_25_0_0_0_load_reg_336}}, {ap_phi_reg_pp0_iter1_p_fca_0_0_24_0_0_0_load_reg_345}}, {ap_phi_reg_pp0_iter1_p_fca_0_0_23_0_0_0_load_reg_354}}, {ap_phi_reg_pp0_iter1_p_fca_0_0_22_0_0_0_load_reg_363}}, {ap_phi_reg_pp0_iter1_p_fca_0_0_21_0_0_0_load_reg_372}}, {ap_phi_reg_pp0_iter1_p_fca_0_0_20_0_0_0_load_reg_381}}, {ap_phi_reg_pp0_iter1_p_fca_0_0_19_0_0_0_load_reg_390}}, {ap_phi_reg_pp0_iter1_vec_o_data_M_elems_V_3_in_in_reg_273}};

assign cmp1023_fu_425_p2 = ((ap_phi_mux_cot_phi_fu_255_p4 == 4'd0) ? 1'b1 : 1'b0);

assign cmp10_mid1_fu_486_p2 = ((cot_2_fu_481_p2 == 4'd0) ? 1'b1 : 1'b0);

assign cot_2_fu_481_p2 = (select_ln75_reg_1304 + 4'd1);

assign icmp_ln75_fu_405_p2 = ((ap_phi_mux_indvar_flatten13_phi_fu_233_p4 == 16'd56448) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_411_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_244_p4 == 10'd576) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_437_p2 = ((ap_phi_mux_cit_phi_fu_266_p4 == 6'd48) ? 1'b1 : 1'b0);

assign or_ln75_fu_477_p2 = (icmp_ln76_reg_1299 | cmp1023_reg_1310);

assign or_ln76_fu_449_p2 = (icmp_ln76_fu_411_p2 | and_ln75_fu_443_p2);

assign select_ln75_fu_417_p3 = ((icmp_ln76_fu_411_p2[0:0] == 1'b1) ? 4'd0 : ap_phi_mux_cot_phi_fu_255_p4);

assign select_ln76_1_fu_492_p3 = ((and_ln75_reg_1315[0:0] == 1'b1) ? cmp10_mid1_fu_486_p2 : or_ln75_fu_477_p2);

assign select_ln76_2_fu_499_p3 = ((and_ln75_reg_1315[0:0] == 1'b1) ? cot_2_fu_481_p2 : select_ln75_reg_1304);

assign select_ln76_3_fu_469_p3 = ((icmp_ln76_fu_411_p2[0:0] == 1'b1) ? 10'd1 : add_ln76_1_fu_463_p2);

assign select_ln76_fu_455_p3 = ((or_ln76_fu_449_p2[0:0] == 1'b1) ? 6'd0 : ap_phi_mux_cit_phi_fu_266_p4);

assign start_out = real_start;

assign tmp_355_fu_518_p4 = {{wb_V_q0[23:16]}};

assign tmp_356_fu_528_p4 = {{wb_V_q0[39:32]}};

assign tmp_357_fu_538_p4 = {{wb_V_q0[55:48]}};

assign tmp_358_fu_548_p4 = {{wb_V_q0[71:64]}};

assign tmp_359_fu_558_p4 = {{wb_V_q0[87:80]}};

assign tmp_360_fu_568_p4 = {{wb_V_q0[103:96]}};

assign tmp_361_fu_578_p4 = {{wb_V_q0[119:112]}};

assign tmp_362_fu_588_p4 = {{wb_V_q0[135:128]}};

assign tmp_363_fu_598_p4 = {{wb_V_q0[151:144]}};

assign tmp_364_fu_608_p4 = {{wb_V_q0[167:160]}};

assign tmp_365_fu_618_p4 = {{wb_V_q0[183:176]}};

assign tmp_366_fu_628_p4 = {{wb_V_q0[199:192]}};

assign tmp_367_fu_638_p4 = {{wb_V_q0[215:208]}};

assign tmp_368_fu_648_p4 = {{wb_V_q0[231:224]}};

assign tmp_369_fu_658_p4 = {{wb_V_q0[247:240]}};

assign tmp_370_fu_668_p4 = {{wb_V_q0[15:8]}};

assign tmp_371_fu_678_p4 = {{wb_V_q0[31:24]}};

assign tmp_372_fu_688_p4 = {{wb_V_q0[47:40]}};

assign trunc_ln155_fu_870_p1 = adpt_sm_dout[151:0];

assign trunc_ln84_10_fu_978_p4 = {{adpt_sm_dout[95:88]}};

assign trunc_ln84_11_fu_988_p4 = {{adpt_sm_dout[103:96]}};

assign trunc_ln84_12_fu_998_p4 = {{adpt_sm_dout[111:104]}};

assign trunc_ln84_13_fu_1008_p4 = {{adpt_sm_dout[119:112]}};

assign trunc_ln84_14_fu_1018_p4 = {{adpt_sm_dout[127:120]}};

assign trunc_ln84_15_fu_1028_p4 = {{adpt_sm_dout[135:128]}};

assign trunc_ln84_16_fu_1038_p4 = {{adpt_sm_dout[143:136]}};

assign trunc_ln84_17_fu_1048_p4 = {{adpt_sm_dout[151:144]}};

assign trunc_ln84_18_fu_1058_p4 = {{adpt_sm_dout[159:152]}};

assign trunc_ln84_19_fu_1068_p4 = {{adpt_sm_dout[167:160]}};

assign trunc_ln84_1_fu_878_p4 = {{adpt_sm_dout[15:8]}};

assign trunc_ln84_20_fu_1078_p4 = {{adpt_sm_dout[175:168]}};

assign trunc_ln84_21_fu_1088_p4 = {{adpt_sm_dout[183:176]}};

assign trunc_ln84_22_fu_1098_p4 = {{adpt_sm_dout[191:184]}};

assign trunc_ln84_23_fu_1108_p4 = {{adpt_sm_dout[199:192]}};

assign trunc_ln84_24_fu_1118_p4 = {{adpt_sm_dout[207:200]}};

assign trunc_ln84_25_fu_1128_p4 = {{adpt_sm_dout[215:208]}};

assign trunc_ln84_26_fu_1138_p4 = {{adpt_sm_dout[223:216]}};

assign trunc_ln84_27_fu_1148_p4 = {{adpt_sm_dout[231:224]}};

assign trunc_ln84_28_fu_1158_p4 = {{adpt_sm_dout[239:232]}};

assign trunc_ln84_29_fu_1168_p4 = {{adpt_sm_dout[247:240]}};

assign trunc_ln84_2_fu_888_p4 = {{adpt_sm_dout[23:16]}};

assign trunc_ln84_30_fu_1178_p4 = {{adpt_sm_dout[255:248]}};

assign trunc_ln84_3_fu_898_p4 = {{adpt_sm_dout[31:24]}};

assign trunc_ln84_4_fu_908_p4 = {{adpt_sm_dout[39:32]}};

assign trunc_ln84_5_fu_918_p4 = {{adpt_sm_dout[47:40]}};

assign trunc_ln84_6_fu_928_p4 = {{adpt_sm_dout[55:48]}};

assign trunc_ln84_7_fu_938_p4 = {{adpt_sm_dout[63:56]}};

assign trunc_ln84_8_fu_948_p4 = {{adpt_sm_dout[71:64]}};

assign trunc_ln84_9_fu_958_p4 = {{adpt_sm_dout[79:72]}};

assign trunc_ln84_fu_874_p1 = adpt_sm_dout[7:0];

assign trunc_ln84_s_fu_968_p4 = {{adpt_sm_dout[87:80]}};

assign trunc_ln98_fu_514_p1 = wb_V_q0[7:0];

assign vec_o_data_M_elems_V_4_cast_fu_828_p20 = {{{{{{{{{{{{{{{{{{{tmp_372_fu_688_p4}, {tmp_371_fu_678_p4}}, {tmp_370_fu_668_p4}}, {tmp_369_fu_658_p4}}, {tmp_368_fu_648_p4}}, {tmp_367_fu_638_p4}}, {tmp_366_fu_628_p4}}, {tmp_365_fu_618_p4}}, {tmp_364_fu_608_p4}}, {tmp_363_fu_598_p4}}, {tmp_362_fu_588_p4}}, {tmp_361_fu_578_p4}}, {tmp_360_fu_568_p4}}, {tmp_359_fu_558_p4}}, {tmp_358_fu_548_p4}}, {tmp_357_fu_538_p4}}, {tmp_356_fu_528_p4}}, {tmp_355_fu_518_p4}}, {trunc_ln98_fu_514_p1}};

assign wb_V_d0 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln84_30_fu_1178_p4}, {trunc_ln84_14_fu_1018_p4}}, {trunc_ln84_29_fu_1168_p4}}, {trunc_ln84_13_fu_1008_p4}}, {trunc_ln84_28_fu_1158_p4}}, {trunc_ln84_12_fu_998_p4}}, {trunc_ln84_27_fu_1148_p4}}, {trunc_ln84_11_fu_988_p4}}, {trunc_ln84_26_fu_1138_p4}}, {trunc_ln84_10_fu_978_p4}}, {trunc_ln84_25_fu_1128_p4}}, {trunc_ln84_s_fu_968_p4}}, {trunc_ln84_24_fu_1118_p4}}, {trunc_ln84_9_fu_958_p4}}, {trunc_ln84_23_fu_1108_p4}}, {trunc_ln84_8_fu_948_p4}}, {trunc_ln84_22_fu_1098_p4}}, {trunc_ln84_7_fu_938_p4}}, {trunc_ln84_21_fu_1088_p4}}, {trunc_ln84_6_fu_928_p4}}, {trunc_ln84_20_fu_1078_p4}}, {trunc_ln84_5_fu_918_p4}}, {trunc_ln84_19_fu_1068_p4}}, {trunc_ln84_4_fu_908_p4}}, {trunc_ln84_18_fu_1058_p4}}, {trunc_ln84_3_fu_898_p4}}, {trunc_ln84_17_fu_1048_p4}}, {trunc_ln84_2_fu_888_p4}}, {trunc_ln84_16_fu_1038_p4}}, {trunc_ln84_1_fu_878_p4}}, {trunc_ln84_15_fu_1028_p4}}, {trunc_ln84_fu_874_p1}};

assign xor_ln75_fu_431_p2 = (icmp_ln76_fu_411_p2 ^ 1'd1);

assign zext_ln77_fu_505_p1 = select_ln76_reg_1321;

endmodule //PATCH_EMBED_step1_cache_window
// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module PATCH_EMBED_step1_cache_window_wb_V_ram (addr0, ce0, d0, we0, q0,  clk);

parameter DWIDTH = 256;
parameter AWIDTH = 6;
parameter MEM_SIZE = 48;

input[AWIDTH-1:0] addr0;
input ce0;
input[DWIDTH-1:0] d0;
input we0;
output reg[DWIDTH-1:0] q0;
input clk;

(* ram_style = "distributed" *)reg [DWIDTH-1:0] ram[0:MEM_SIZE-1];




always @(posedge clk)  
begin 
    if (ce0) begin
        if (we0) 
            ram[addr0] <= d0; 
        q0 <= ram[addr0];
    end
end


endmodule

`timescale 1 ns / 1 ps
module PATCH_EMBED_step1_cache_window_wb_V(
    reset,
    clk,
    address0,
    ce0,
    we0,
    d0,
    q0);

parameter DataWidth = 32'd256;
parameter AddressRange = 32'd48;
parameter AddressWidth = 32'd6;
input reset;
input clk;
input[AddressWidth - 1:0] address0;
input ce0;
input we0;
input[DataWidth - 1:0] d0;
output[DataWidth - 1:0] q0;



PATCH_EMBED_step1_cache_window_wb_V_ram PATCH_EMBED_step1_cache_window_wb_V_ram_U(
    .clk( clk ),
    .addr0( address0 ),
    .ce0( ce0 ),
    .we0( we0 ),
    .d0( d0 ),
    .q0( q0 ));

endmodule

// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module PATCH_EMBED_step2_mac_replace_shift (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        cache_window_sm_dout,
        cache_window_sm_empty_n,
        cache_window_sm_read,
        mac_sm_din,
        mac_sm_full_n,
        mac_sm_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state13 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [255:0] cache_window_sm_dout;
input   cache_window_sm_empty_n;
output   cache_window_sm_read;
output  [511:0] mac_sm_din;
input   mac_sm_full_n;
output   mac_sm_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg cache_window_sm_read;
reg mac_sm_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [10:0] PATCH_EMBED_INST_bias_arr_V_address0;
reg    PATCH_EMBED_INST_bias_arr_V_ce0;
wire   [667:0] PATCH_EMBED_INST_bias_arr_V_q0;
reg   [3:0] PATCH_EMBED_INST_cls_arr_V_address0;
reg    PATCH_EMBED_INST_cls_arr_V_ce0;
wire   [330:0] PATCH_EMBED_INST_cls_arr_V_q0;
wire   [9:0] PATCH_EMBED_INST_weight_arr_V_address0;
reg    PATCH_EMBED_INST_weight_arr_V_ce0;
wire   [2047:0] PATCH_EMBED_INST_weight_arr_V_q0;
reg    cache_window_sm_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln126_reg_15431;
reg   [0:0] icmp_ln126_reg_15431_pp0_iter1_reg;
reg    mac_sm_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter5;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln173_reg_15599;
reg   [0:0] icmp_ln173_reg_15599_pp0_iter4_reg;
reg   [15:0] indvar_flatten93_reg_1458;
reg   [6:0] tt_reg_1470;
reg   [9:0] indvar_flatten_reg_1481;
reg   [3:0] cot_reg_1492;
reg   [5:0] cit_reg_1503;
reg   [667:0] reg_1514;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state10_pp0_stage0_iter4;
reg    ap_block_state12_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln127_reg_15442;
reg   [0:0] icmp_ln132_reg_15543;
reg   [0:0] icmp_ln128_reg_15494;
wire   [0:0] cmp11_fu_1544_p2;
reg   [0:0] cmp11_reg_15415;
reg   [0:0] cmp11_reg_15415_pp0_iter1_reg;
wire   [10:0] empty_33_fu_1559_p2;
reg   [10:0] empty_33_reg_15421;
wire   [0:0] icmp_ln126_fu_1565_p2;
reg   [0:0] icmp_ln126_reg_15431_pp0_iter2_reg;
reg   [0:0] icmp_ln126_reg_15431_pp0_iter3_reg;
wire   [6:0] add_ln126_fu_1571_p2;
reg   [6:0] add_ln126_reg_15435;
wire   [0:0] icmp_ln127_fu_1577_p2;
reg   [0:0] icmp_ln127_reg_15442_pp0_iter1_reg;
wire   [3:0] select_ln126_fu_1583_p3;
reg   [3:0] select_ln126_reg_15481;
wire   [6:0] select_ln126_1_fu_1591_p3;
reg   [6:0] select_ln126_1_reg_15487;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln128_fu_1605_p2;
wire   [0:0] and_ln126_fu_1611_p2;
reg   [0:0] and_ln126_reg_15498;
reg   [0:0] and_ln126_reg_15498_pp0_iter1_reg;
wire   [5:0] select_ln127_fu_1623_p3;
reg   [5:0] select_ln127_reg_15536;
wire   [0:0] icmp_ln132_fu_1631_p2;
reg   [0:0] icmp_ln132_reg_15543_pp0_iter1_reg;
reg   [0:0] icmp_ln132_reg_15543_pp0_iter2_reg;
reg   [0:0] icmp_ln132_reg_15543_pp0_iter3_reg;
wire   [9:0] add_ln127_1_fu_1637_p2;
reg   [9:0] add_ln127_1_reg_15548;
wire   [15:0] add_ln126_1_fu_1643_p2;
reg   [15:0] add_ln126_1_reg_15553;
wire    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state7_pp0_stage1_iter2;
wire    ap_block_state9_pp0_stage1_iter3;
wire    ap_block_state11_pp0_stage1_iter4;
reg    ap_block_pp0_stage1_11001;
reg   [330:0] PATCH_EMBED_INST_cls_arr_V_load_reg_15563;
wire   [0:0] cmp11_mid1_fu_1706_p2;
reg   [0:0] cmp11_mid1_reg_15568;
wire   [3:0] select_ln127_1_fu_1736_p3;
reg   [3:0] select_ln127_1_reg_15584;
wire   [0:0] icmp_ln173_fu_1782_p2;
reg   [0:0] icmp_ln173_reg_15599_pp0_iter1_reg;
reg   [0:0] icmp_ln173_reg_15599_pp0_iter2_reg;
reg   [0:0] icmp_ln173_reg_15599_pp0_iter3_reg;
wire   [5:0] add_ln128_fu_1787_p2;
reg   [5:0] add_ln128_reg_15603;
wire   [9:0] select_ln127_35_fu_1792_p3;
reg   [9:0] select_ln127_35_reg_15608;
reg   [20:0] tmp_1_reg_15613;
reg   [20:0] tmp_3_reg_15618;
reg   [20:0] tmp_5_reg_15623;
reg   [20:0] tmp_7_reg_15628;
reg   [20:0] tmp_9_reg_15633;
reg   [20:0] tmp_s_reg_15638;
reg   [20:0] tmp_2_reg_15643;
reg   [20:0] tmp_4_reg_15648;
reg   [20:0] tmp_6_reg_15653;
reg   [20:0] tmp_8_reg_15658;
reg   [20:0] tmp_10_reg_15663;
reg   [20:0] tmp_11_reg_15668;
reg   [20:0] tmp_12_reg_15673;
reg   [20:0] tmp_13_reg_15678;
reg   [20:0] tmp_14_reg_15683;
reg   [16:0] tmp_15_reg_15688;
reg   [20:0] tmp_17_reg_15693;
reg   [20:0] tmp_18_reg_15698;
reg   [20:0] tmp_19_reg_15703;
reg   [20:0] tmp_20_reg_15708;
reg   [20:0] tmp_21_reg_15713;
reg   [20:0] tmp_22_reg_15718;
reg   [20:0] tmp_23_reg_15723;
reg   [20:0] tmp_24_reg_15728;
reg   [20:0] tmp_25_reg_15733;
reg   [20:0] tmp_26_reg_15738;
reg   [20:0] tmp_27_reg_15743;
reg   [20:0] tmp_28_reg_15748;
reg   [20:0] tmp_29_reg_15753;
reg   [20:0] tmp_30_reg_15758;
wire   [20:0] storemerge_fu_2108_p3;
reg   [20:0] storemerge_reg_15763;
reg   [330:0] PATCH_EMBED_INST_cls_arr_V_load_1_reg_15768;
wire   [0:0] select_ln126_2_fu_2115_p3;
reg   [0:0] select_ln126_2_reg_15773;
reg   [0:0] select_ln126_2_reg_15773_pp0_iter2_reg;
reg   [0:0] select_ln126_2_reg_15773_pp0_iter3_reg;
wire   [330:0] select_ln127_33_fu_3175_p3;
reg   [330:0] select_ln127_33_reg_15778;
reg   [330:0] select_ln127_33_reg_15778_pp0_iter2_reg;
reg   [330:0] select_ln127_33_reg_15778_pp0_iter3_reg;
wire   [667:0] vec_o_data_M_elems_V_fu_3238_p19;
reg   [667:0] vec_o_data_M_elems_V_reg_15783;
reg   [667:0] vec_o_data_M_elems_V_reg_15783_pp0_iter2_reg;
reg   [667:0] vec_o_data_M_elems_V_reg_15783_pp0_iter3_reg;
wire   [7:0] trunc_ln145_fu_3278_p1;
reg   [7:0] trunc_ln145_reg_15788;
reg   [7:0] trunc_ln145_reg_15788_pp0_iter2_reg;
reg   [7:0] trunc_ln145_1_reg_15793;
reg   [7:0] trunc_ln145_2_reg_15798;
reg   [7:0] trunc_ln145_3_reg_15803;
reg   [7:0] trunc_ln145_4_reg_15808;
reg   [7:0] trunc_ln145_5_reg_15813;
reg   [7:0] trunc_ln145_6_reg_15818;
reg   [7:0] trunc_ln145_7_reg_15823;
reg   [7:0] trunc_ln145_8_reg_15828;
reg   [7:0] trunc_ln145_9_reg_15833;
reg   [7:0] trunc_ln145_s_reg_15838;
reg   [7:0] trunc_ln145_10_reg_15843;
reg   [7:0] trunc_ln145_11_reg_15848;
reg   [7:0] trunc_ln145_12_reg_15853;
reg   [7:0] trunc_ln145_13_reg_15858;
reg   [7:0] trunc_ln145_14_reg_15863;
reg   [7:0] trunc_ln145_15_reg_15868;
reg   [7:0] trunc_ln145_16_reg_15873;
reg   [7:0] trunc_ln145_17_reg_15878;
reg   [7:0] trunc_ln145_18_reg_15883;
reg   [7:0] trunc_ln145_19_reg_15888;
reg   [7:0] trunc_ln145_20_reg_15893;
reg   [7:0] trunc_ln145_21_reg_15898;
reg   [7:0] trunc_ln145_22_reg_15903;
reg   [7:0] trunc_ln145_23_reg_15908;
reg   [7:0] trunc_ln145_24_reg_15913;
reg   [7:0] trunc_ln145_25_reg_15918;
reg   [7:0] trunc_ln145_26_reg_15923;
reg   [7:0] trunc_ln145_27_reg_15928;
reg   [7:0] trunc_ln145_28_reg_15933;
reg   [7:0] trunc_ln145_28_reg_15933_pp0_iter2_reg;
reg   [7:0] trunc_ln145_29_reg_15938;
reg   [7:0] trunc_ln145_30_reg_15943;
wire  signed [15:0] sext_ln1345_1_fu_3596_p1;
reg  signed [15:0] sext_ln1345_1_reg_15948;
wire  signed [15:0] sext_ln1345_3_fu_3610_p1;
reg  signed [15:0] sext_ln1345_3_reg_15954;
wire  signed [15:0] sext_ln1345_5_fu_3624_p1;
reg  signed [15:0] sext_ln1345_5_reg_15960;
wire  signed [15:0] sext_ln1345_7_fu_3638_p1;
reg  signed [15:0] sext_ln1345_7_reg_15966;
wire  signed [15:0] sext_ln1345_9_fu_3652_p1;
reg  signed [15:0] sext_ln1345_9_reg_15972;
wire  signed [15:0] sext_ln1345_11_fu_3666_p1;
reg  signed [15:0] sext_ln1345_11_reg_15978;
reg   [7:0] tmp_41_reg_15984;
wire  signed [15:0] sext_ln1345_14_fu_3690_p1;
wire  signed [15:0] sext_ln1345_15_fu_3693_p1;
reg  signed [15:0] sext_ln1345_15_reg_16009;
wire  signed [15:0] sext_ln1345_16_fu_3713_p1;
wire  signed [15:0] sext_ln1345_17_fu_3716_p1;
reg  signed [15:0] sext_ln1345_17_reg_16035;
wire  signed [15:0] sext_ln1345_18_fu_3730_p1;
wire  signed [15:0] sext_ln1345_19_fu_3733_p1;
wire  signed [15:0] sext_ln1345_20_fu_3753_p1;
wire  signed [15:0] sext_ln1345_21_fu_3756_p1;
reg  signed [15:0] sext_ln1345_21_reg_16087;
wire  signed [15:0] sext_ln1345_22_fu_3770_p1;
wire  signed [15:0] sext_ln1345_23_fu_3773_p1;
reg  signed [15:0] sext_ln1345_23_reg_16113;
wire  signed [15:0] sext_ln1345_24_fu_3793_p1;
wire  signed [15:0] sext_ln1345_25_fu_3796_p1;
reg  signed [15:0] sext_ln1345_25_reg_16139;
reg  signed [7:0] tmp_48_reg_16145;
wire  signed [15:0] sext_ln1345_28_fu_3820_p1;
wire  signed [15:0] sext_ln1345_29_fu_3823_p1;
reg  signed [15:0] sext_ln1345_29_reg_16170;
wire  signed [15:0] sext_ln1345_30_fu_3843_p1;
wire  signed [15:0] sext_ln1345_31_fu_3846_p1;
wire  signed [15:0] sext_ln1345_32_fu_3860_p1;
reg  signed [15:0] sext_ln1345_32_reg_16202;
wire  signed [15:0] sext_ln1345_33_fu_3874_p1;
reg  signed [15:0] sext_ln1345_33_reg_16208;
wire  signed [15:0] sext_ln1345_34_fu_3888_p1;
reg  signed [15:0] sext_ln1345_34_reg_16214;
wire  signed [15:0] sext_ln1345_35_fu_3902_p1;
reg  signed [15:0] sext_ln1345_35_reg_16220;
wire  signed [15:0] sext_ln1345_36_fu_3916_p1;
reg  signed [15:0] sext_ln1345_36_reg_16226;
wire  signed [15:0] sext_ln1345_37_fu_3930_p1;
reg  signed [15:0] sext_ln1345_37_reg_16232;
reg   [7:0] tmp_58_reg_16238;
wire  signed [15:0] sext_ln1345_39_fu_3954_p1;
reg  signed [15:0] sext_ln1345_39_reg_16243;
wire  signed [15:0] sext_ln1345_40_fu_3974_p1;
reg  signed [15:0] sext_ln1345_40_reg_16249;
wire  signed [15:0] sext_ln1345_41_fu_3988_p1;
wire  signed [15:0] sext_ln1345_42_fu_4008_p1;
reg  signed [15:0] sext_ln1345_42_reg_16261;
wire  signed [15:0] sext_ln1345_43_fu_4022_p1;
reg  signed [15:0] sext_ln1345_43_reg_16267;
wire  signed [15:0] sext_ln1345_44_fu_4042_p1;
reg  signed [15:0] sext_ln1345_44_reg_16273;
reg  signed [7:0] tmp_65_reg_16279;
wire  signed [15:0] sext_ln1345_46_fu_4066_p1;
reg  signed [15:0] sext_ln1345_46_reg_16284;
wire  signed [15:0] sext_ln1345_47_fu_4086_p1;
wire  signed [15:0] sext_ln1345_48_fu_4100_p1;
reg  signed [15:0] sext_ln1345_48_reg_16296;
wire  signed [15:0] sext_ln1345_49_fu_4114_p1;
reg  signed [15:0] sext_ln1345_49_reg_16302;
wire  signed [15:0] sext_ln1345_50_fu_4128_p1;
reg  signed [15:0] sext_ln1345_50_reg_16308;
wire  signed [15:0] sext_ln1345_51_fu_4142_p1;
reg  signed [15:0] sext_ln1345_51_reg_16314;
wire  signed [15:0] sext_ln1345_52_fu_4156_p1;
reg  signed [15:0] sext_ln1345_52_reg_16320;
wire  signed [15:0] sext_ln1345_53_fu_4170_p1;
reg  signed [15:0] sext_ln1345_53_reg_16326;
reg   [7:0] tmp_75_reg_16332;
wire  signed [15:0] sext_ln1345_55_fu_4194_p1;
reg  signed [15:0] sext_ln1345_55_reg_16337;
wire  signed [15:0] sext_ln1345_56_fu_4214_p1;
reg  signed [15:0] sext_ln1345_56_reg_16343;
wire  signed [15:0] sext_ln1345_57_fu_4228_p1;
wire  signed [15:0] sext_ln1345_58_fu_4248_p1;
reg  signed [15:0] sext_ln1345_58_reg_16355;
wire  signed [15:0] sext_ln1345_59_fu_4262_p1;
reg  signed [15:0] sext_ln1345_59_reg_16361;
wire  signed [15:0] sext_ln1345_60_fu_4282_p1;
reg  signed [15:0] sext_ln1345_60_reg_16367;
reg  signed [7:0] tmp_82_reg_16373;
wire  signed [15:0] sext_ln1345_62_fu_4306_p1;
reg  signed [15:0] sext_ln1345_62_reg_16378;
wire  signed [15:0] sext_ln1345_63_fu_4326_p1;
wire  signed [15:0] sext_ln1345_64_fu_4340_p1;
reg  signed [15:0] sext_ln1345_64_reg_16390;
wire  signed [15:0] sext_ln1345_65_fu_4354_p1;
reg  signed [15:0] sext_ln1345_65_reg_16396;
wire  signed [15:0] sext_ln1345_66_fu_4368_p1;
reg  signed [15:0] sext_ln1345_66_reg_16402;
wire  signed [15:0] sext_ln1345_67_fu_4382_p1;
reg  signed [15:0] sext_ln1345_67_reg_16408;
wire  signed [15:0] sext_ln1345_68_fu_4396_p1;
reg  signed [15:0] sext_ln1345_68_reg_16414;
wire  signed [15:0] sext_ln1345_69_fu_4410_p1;
reg  signed [15:0] sext_ln1345_69_reg_16420;
reg   [7:0] tmp_92_reg_16426;
wire  signed [15:0] sext_ln1345_71_fu_4434_p1;
reg  signed [15:0] sext_ln1345_71_reg_16431;
wire  signed [15:0] sext_ln1345_72_fu_4454_p1;
reg  signed [15:0] sext_ln1345_72_reg_16437;
wire  signed [15:0] sext_ln1345_73_fu_4468_p1;
wire  signed [15:0] sext_ln1345_74_fu_4488_p1;
reg  signed [15:0] sext_ln1345_74_reg_16449;
wire  signed [15:0] sext_ln1345_75_fu_4502_p1;
reg  signed [15:0] sext_ln1345_75_reg_16455;
wire  signed [15:0] sext_ln1345_76_fu_4522_p1;
reg  signed [15:0] sext_ln1345_76_reg_16461;
reg  signed [7:0] tmp_99_reg_16467;
wire  signed [15:0] sext_ln1345_78_fu_4546_p1;
reg  signed [15:0] sext_ln1345_78_reg_16472;
wire  signed [15:0] sext_ln1345_79_fu_4566_p1;
wire  signed [15:0] sext_ln1345_80_fu_4580_p1;
reg  signed [15:0] sext_ln1345_80_reg_16484;
wire  signed [15:0] sext_ln1345_81_fu_4594_p1;
reg  signed [15:0] sext_ln1345_81_reg_16490;
wire  signed [15:0] sext_ln1345_82_fu_4608_p1;
reg  signed [15:0] sext_ln1345_82_reg_16496;
wire  signed [15:0] sext_ln1345_83_fu_4622_p1;
reg  signed [15:0] sext_ln1345_83_reg_16502;
wire  signed [15:0] sext_ln1345_84_fu_4636_p1;
reg  signed [15:0] sext_ln1345_84_reg_16508;
wire  signed [15:0] sext_ln1345_85_fu_4650_p1;
reg  signed [15:0] sext_ln1345_85_reg_16514;
reg   [7:0] tmp_109_reg_16520;
wire  signed [15:0] sext_ln1345_87_fu_4674_p1;
reg  signed [15:0] sext_ln1345_87_reg_16525;
wire  signed [15:0] sext_ln1345_88_fu_4694_p1;
reg  signed [15:0] sext_ln1345_88_reg_16531;
wire  signed [15:0] sext_ln1345_89_fu_4708_p1;
wire  signed [15:0] sext_ln1345_90_fu_4728_p1;
reg  signed [15:0] sext_ln1345_90_reg_16543;
wire  signed [15:0] sext_ln1345_91_fu_4742_p1;
reg  signed [15:0] sext_ln1345_91_reg_16549;
wire  signed [15:0] sext_ln1345_92_fu_4762_p1;
reg  signed [15:0] sext_ln1345_92_reg_16555;
reg  signed [7:0] tmp_116_reg_16561;
wire  signed [15:0] sext_ln1345_94_fu_4786_p1;
reg  signed [15:0] sext_ln1345_94_reg_16566;
wire  signed [15:0] sext_ln1345_95_fu_4806_p1;
wire  signed [15:0] sext_ln1345_96_fu_4820_p1;
reg  signed [15:0] sext_ln1345_96_reg_16578;
wire  signed [15:0] sext_ln1345_97_fu_4834_p1;
reg  signed [15:0] sext_ln1345_97_reg_16584;
wire  signed [15:0] sext_ln1345_98_fu_4848_p1;
reg  signed [15:0] sext_ln1345_98_reg_16590;
wire  signed [15:0] sext_ln1345_99_fu_4862_p1;
reg  signed [15:0] sext_ln1345_99_reg_16596;
wire  signed [15:0] sext_ln1345_100_fu_4876_p1;
reg  signed [15:0] sext_ln1345_100_reg_16602;
wire  signed [15:0] sext_ln1345_101_fu_4890_p1;
reg  signed [15:0] sext_ln1345_101_reg_16608;
reg   [7:0] tmp_126_reg_16614;
wire  signed [15:0] sext_ln1345_103_fu_4914_p1;
reg  signed [15:0] sext_ln1345_103_reg_16619;
wire  signed [15:0] sext_ln1345_104_fu_4934_p1;
reg  signed [15:0] sext_ln1345_104_reg_16625;
wire  signed [15:0] sext_ln1345_105_fu_4948_p1;
wire  signed [15:0] sext_ln1345_106_fu_4968_p1;
reg  signed [15:0] sext_ln1345_106_reg_16637;
wire  signed [15:0] sext_ln1345_107_fu_4982_p1;
reg  signed [15:0] sext_ln1345_107_reg_16643;
wire  signed [15:0] sext_ln1345_108_fu_5002_p1;
reg  signed [15:0] sext_ln1345_108_reg_16649;
reg  signed [7:0] tmp_133_reg_16655;
wire  signed [15:0] sext_ln1345_110_fu_5026_p1;
reg  signed [15:0] sext_ln1345_110_reg_16660;
wire  signed [15:0] sext_ln1345_111_fu_5046_p1;
wire  signed [15:0] sext_ln1345_112_fu_5060_p1;
reg  signed [15:0] sext_ln1345_112_reg_16672;
wire  signed [15:0] sext_ln1345_113_fu_5074_p1;
reg  signed [15:0] sext_ln1345_113_reg_16678;
wire  signed [15:0] sext_ln1345_114_fu_5088_p1;
reg  signed [15:0] sext_ln1345_114_reg_16684;
wire  signed [15:0] sext_ln1345_115_fu_5102_p1;
reg  signed [15:0] sext_ln1345_115_reg_16690;
wire  signed [15:0] sext_ln1345_116_fu_5116_p1;
reg  signed [15:0] sext_ln1345_116_reg_16696;
wire  signed [15:0] sext_ln1345_117_fu_5130_p1;
reg  signed [15:0] sext_ln1345_117_reg_16702;
reg   [7:0] tmp_143_reg_16708;
wire  signed [15:0] sext_ln1345_119_fu_5154_p1;
reg  signed [15:0] sext_ln1345_119_reg_16713;
wire  signed [15:0] sext_ln1345_120_fu_5174_p1;
reg  signed [15:0] sext_ln1345_120_reg_16719;
wire  signed [15:0] sext_ln1345_121_fu_5188_p1;
wire  signed [15:0] sext_ln1345_122_fu_5208_p1;
reg  signed [15:0] sext_ln1345_122_reg_16731;
wire  signed [15:0] sext_ln1345_123_fu_5222_p1;
reg  signed [15:0] sext_ln1345_123_reg_16737;
wire  signed [15:0] sext_ln1345_124_fu_5242_p1;
reg  signed [15:0] sext_ln1345_124_reg_16743;
reg  signed [7:0] tmp_150_reg_16749;
wire  signed [15:0] sext_ln1345_126_fu_5266_p1;
reg  signed [15:0] sext_ln1345_126_reg_16754;
wire  signed [15:0] sext_ln1345_127_fu_5286_p1;
wire  signed [15:0] sext_ln1345_128_fu_5300_p1;
reg  signed [15:0] sext_ln1345_128_reg_16766;
wire  signed [15:0] sext_ln1345_129_fu_5314_p1;
reg  signed [15:0] sext_ln1345_129_reg_16772;
wire  signed [15:0] sext_ln1345_130_fu_5328_p1;
reg  signed [15:0] sext_ln1345_130_reg_16778;
wire  signed [15:0] sext_ln1345_131_fu_5342_p1;
reg  signed [15:0] sext_ln1345_131_reg_16784;
wire  signed [15:0] sext_ln1345_132_fu_5356_p1;
reg  signed [15:0] sext_ln1345_132_reg_16790;
wire  signed [15:0] sext_ln1345_133_fu_5370_p1;
reg  signed [15:0] sext_ln1345_133_reg_16796;
reg   [7:0] tmp_160_reg_16802;
wire  signed [15:0] sext_ln1345_135_fu_5394_p1;
reg  signed [15:0] sext_ln1345_135_reg_16807;
wire  signed [15:0] sext_ln1345_136_fu_5414_p1;
reg  signed [15:0] sext_ln1345_136_reg_16813;
wire  signed [15:0] sext_ln1345_137_fu_5428_p1;
wire  signed [15:0] sext_ln1345_138_fu_5448_p1;
reg  signed [15:0] sext_ln1345_138_reg_16825;
wire  signed [15:0] sext_ln1345_139_fu_5462_p1;
reg  signed [15:0] sext_ln1345_139_reg_16831;
wire  signed [15:0] sext_ln1345_140_fu_5482_p1;
reg  signed [15:0] sext_ln1345_140_reg_16837;
reg  signed [7:0] tmp_167_reg_16843;
wire  signed [15:0] sext_ln1345_142_fu_5506_p1;
reg  signed [15:0] sext_ln1345_142_reg_16848;
wire  signed [15:0] sext_ln1345_143_fu_5526_p1;
wire  signed [15:0] sext_ln1345_144_fu_5540_p1;
reg  signed [15:0] sext_ln1345_144_reg_16860;
wire  signed [15:0] sext_ln1345_145_fu_5554_p1;
reg  signed [15:0] sext_ln1345_145_reg_16866;
wire  signed [15:0] sext_ln1345_146_fu_5568_p1;
reg  signed [15:0] sext_ln1345_146_reg_16872;
wire  signed [15:0] sext_ln1345_147_fu_5582_p1;
reg  signed [15:0] sext_ln1345_147_reg_16878;
wire  signed [15:0] sext_ln1345_148_fu_5596_p1;
reg  signed [15:0] sext_ln1345_148_reg_16884;
wire  signed [15:0] sext_ln1345_149_fu_5610_p1;
reg  signed [15:0] sext_ln1345_149_reg_16890;
reg   [7:0] tmp_177_reg_16896;
wire  signed [15:0] sext_ln1345_151_fu_5634_p1;
reg  signed [15:0] sext_ln1345_151_reg_16901;
wire  signed [15:0] sext_ln1345_152_fu_5654_p1;
reg  signed [15:0] sext_ln1345_152_reg_16907;
wire  signed [15:0] sext_ln1345_153_fu_5668_p1;
wire  signed [15:0] sext_ln1345_154_fu_5688_p1;
reg  signed [15:0] sext_ln1345_154_reg_16919;
wire  signed [15:0] sext_ln1345_155_fu_5702_p1;
reg  signed [15:0] sext_ln1345_155_reg_16925;
wire  signed [15:0] sext_ln1345_156_fu_5722_p1;
reg  signed [15:0] sext_ln1345_156_reg_16931;
reg  signed [7:0] tmp_184_reg_16937;
wire  signed [15:0] sext_ln1345_158_fu_5746_p1;
reg  signed [15:0] sext_ln1345_158_reg_16942;
wire  signed [15:0] sext_ln1345_159_fu_5766_p1;
wire  signed [15:0] sext_ln1345_160_fu_5780_p1;
reg  signed [15:0] sext_ln1345_160_reg_16954;
wire  signed [15:0] sext_ln1345_161_fu_5794_p1;
reg  signed [15:0] sext_ln1345_161_reg_16960;
wire  signed [15:0] sext_ln1345_162_fu_5808_p1;
reg  signed [15:0] sext_ln1345_162_reg_16966;
wire  signed [15:0] sext_ln1345_163_fu_5822_p1;
reg  signed [15:0] sext_ln1345_163_reg_16972;
wire  signed [15:0] sext_ln1345_164_fu_5836_p1;
reg  signed [15:0] sext_ln1345_164_reg_16978;
wire  signed [15:0] sext_ln1345_165_fu_5850_p1;
reg  signed [15:0] sext_ln1345_165_reg_16984;
reg   [7:0] tmp_194_reg_16990;
wire  signed [15:0] sext_ln1345_167_fu_5874_p1;
reg  signed [15:0] sext_ln1345_167_reg_16995;
wire  signed [15:0] sext_ln1345_168_fu_5894_p1;
reg  signed [15:0] sext_ln1345_168_reg_17001;
wire  signed [15:0] sext_ln1345_169_fu_5908_p1;
wire  signed [15:0] sext_ln1345_170_fu_5928_p1;
reg  signed [15:0] sext_ln1345_170_reg_17013;
wire  signed [15:0] sext_ln1345_171_fu_5942_p1;
reg  signed [15:0] sext_ln1345_171_reg_17019;
wire  signed [15:0] sext_ln1345_172_fu_5962_p1;
reg  signed [15:0] sext_ln1345_172_reg_17025;
reg  signed [7:0] tmp_201_reg_17031;
wire  signed [15:0] sext_ln1345_174_fu_5986_p1;
reg  signed [15:0] sext_ln1345_174_reg_17036;
wire  signed [15:0] sext_ln1345_175_fu_6006_p1;
reg  signed [7:0] tmp_204_reg_17048;
wire  signed [15:0] sext_ln1345_177_fu_6030_p1;
reg  signed [15:0] sext_ln1345_177_reg_17053;
wire  signed [15:0] sext_ln1345_178_fu_6044_p1;
reg  signed [15:0] sext_ln1345_178_reg_17059;
wire  signed [15:0] sext_ln1345_179_fu_6058_p1;
reg  signed [15:0] sext_ln1345_179_reg_17065;
wire  signed [15:0] sext_ln1345_180_fu_6072_p1;
reg  signed [15:0] sext_ln1345_180_reg_17071;
wire  signed [15:0] sext_ln1345_181_fu_6086_p1;
reg  signed [15:0] sext_ln1345_181_reg_17077;
reg   [7:0] tmp_211_reg_17083;
wire  signed [15:0] sext_ln1345_183_fu_6110_p1;
reg  signed [15:0] sext_ln1345_183_reg_17088;
wire  signed [15:0] sext_ln1345_184_fu_6130_p1;
reg  signed [15:0] sext_ln1345_184_reg_17094;
wire  signed [15:0] sext_ln1345_185_fu_6144_p1;
reg  signed [15:0] sext_ln1345_185_reg_17100;
wire  signed [15:0] sext_ln1345_186_fu_6164_p1;
reg  signed [15:0] sext_ln1345_186_reg_17106;
wire  signed [15:0] sext_ln1345_187_fu_6178_p1;
reg  signed [15:0] sext_ln1345_187_reg_17112;
wire  signed [15:0] sext_ln1345_188_fu_6198_p1;
reg  signed [15:0] sext_ln1345_188_reg_17118;
reg  signed [7:0] tmp_218_reg_17124;
wire  signed [15:0] sext_ln1345_190_fu_6222_p1;
reg  signed [15:0] sext_ln1345_190_reg_17129;
wire  signed [15:0] sext_ln1345_191_fu_6242_p1;
reg  signed [7:0] tmp_221_reg_17141;
reg   [7:0] tmp_223_reg_17146;
reg   [7:0] tmp_224_reg_17151;
reg   [7:0] tmp_225_reg_17156;
reg   [7:0] tmp_226_reg_17161;
wire  signed [15:0] sext_ln1345_197_fu_6306_p1;
reg  signed [15:0] sext_ln1345_197_reg_17166;
reg   [7:0] tmp_228_reg_17172;
wire  signed [15:0] sext_ln1345_199_fu_6330_p1;
reg  signed [15:0] sext_ln1345_199_reg_17177;
wire  signed [15:0] sext_ln1345_200_fu_6350_p1;
reg  signed [15:0] sext_ln1345_200_reg_17183;
wire  signed [15:0] sext_ln1345_201_fu_6364_p1;
reg  signed [15:0] sext_ln1345_201_reg_17189;
wire  signed [15:0] sext_ln1345_202_fu_6384_p1;
reg  signed [15:0] sext_ln1345_202_reg_17195;
wire  signed [15:0] sext_ln1345_203_fu_6398_p1;
reg  signed [15:0] sext_ln1345_203_reg_17201;
wire  signed [15:0] sext_ln1345_204_fu_6418_p1;
reg  signed [15:0] sext_ln1345_204_reg_17207;
reg  signed [7:0] tmp_235_reg_17213;
wire  signed [15:0] sext_ln1345_206_fu_6442_p1;
reg  signed [15:0] sext_ln1345_206_reg_17218;
wire  signed [15:0] sext_ln1345_207_fu_6462_p1;
reg  signed [7:0] tmp_238_reg_17230;
reg   [7:0] tmp_240_reg_17235;
reg   [7:0] tmp_241_reg_17240;
reg   [7:0] tmp_242_reg_17245;
reg   [7:0] tmp_243_reg_17250;
wire  signed [15:0] sext_ln1345_213_fu_6526_p1;
reg  signed [15:0] sext_ln1345_213_reg_17255;
reg   [7:0] tmp_245_reg_17261;
wire  signed [15:0] sext_ln1345_215_fu_6550_p1;
reg  signed [15:0] sext_ln1345_215_reg_17266;
wire  signed [15:0] sext_ln1345_216_fu_6570_p1;
reg  signed [15:0] sext_ln1345_216_reg_17272;
wire  signed [15:0] sext_ln1345_217_fu_6584_p1;
reg  signed [15:0] sext_ln1345_217_reg_17278;
wire  signed [15:0] sext_ln1345_218_fu_6604_p1;
reg  signed [15:0] sext_ln1345_218_reg_17284;
wire  signed [15:0] sext_ln1345_219_fu_6618_p1;
reg  signed [15:0] sext_ln1345_219_reg_17290;
wire  signed [15:0] sext_ln1345_220_fu_6638_p1;
reg  signed [15:0] sext_ln1345_220_reg_17296;
reg  signed [7:0] tmp_252_reg_17302;
wire  signed [15:0] sext_ln1345_222_fu_6662_p1;
reg  signed [15:0] sext_ln1345_222_reg_17307;
wire  signed [15:0] sext_ln1345_223_fu_6682_p1;
reg  signed [7:0] tmp_255_reg_17319;
reg   [7:0] tmp_257_reg_17324;
reg   [7:0] tmp_258_reg_17329;
reg   [7:0] tmp_259_reg_17334;
reg   [7:0] tmp_260_reg_17339;
wire  signed [15:0] sext_ln1345_229_fu_6746_p1;
reg  signed [15:0] sext_ln1345_229_reg_17344;
reg   [7:0] tmp_262_reg_17350;
wire  signed [15:0] sext_ln1345_231_fu_6770_p1;
reg  signed [15:0] sext_ln1345_231_reg_17355;
wire  signed [15:0] sext_ln1345_232_fu_6790_p1;
reg  signed [15:0] sext_ln1345_232_reg_17361;
wire  signed [15:0] sext_ln1345_233_fu_6804_p1;
reg  signed [15:0] sext_ln1345_233_reg_17367;
wire  signed [15:0] sext_ln1345_234_fu_6824_p1;
reg  signed [15:0] sext_ln1345_234_reg_17373;
wire  signed [15:0] sext_ln1345_235_fu_6838_p1;
reg  signed [15:0] sext_ln1345_235_reg_17379;
wire  signed [15:0] sext_ln1345_236_fu_6858_p1;
reg  signed [15:0] sext_ln1345_236_reg_17385;
reg  signed [7:0] tmp_269_reg_17391;
wire  signed [15:0] sext_ln1345_238_fu_6882_p1;
reg  signed [15:0] sext_ln1345_238_reg_17396;
wire  signed [15:0] sext_ln1345_239_fu_6902_p1;
reg  signed [7:0] tmp_272_reg_17408;
reg   [7:0] tmp_274_reg_17413;
reg   [7:0] tmp_275_reg_17418;
reg   [7:0] tmp_276_reg_17423;
reg   [7:0] tmp_277_reg_17428;
wire  signed [15:0] sext_ln1345_245_fu_6966_p1;
reg  signed [15:0] sext_ln1345_245_reg_17433;
reg   [7:0] tmp_279_reg_17439;
wire  signed [15:0] sext_ln1345_247_fu_6990_p1;
reg  signed [15:0] sext_ln1345_247_reg_17444;
wire  signed [15:0] sext_ln1345_248_fu_7010_p1;
reg  signed [15:0] sext_ln1345_248_reg_17450;
wire  signed [15:0] sext_ln1345_249_fu_7024_p1;
reg  signed [15:0] sext_ln1345_249_reg_17456;
wire  signed [15:0] sext_ln1345_250_fu_7044_p1;
reg  signed [15:0] sext_ln1345_250_reg_17462;
wire  signed [15:0] sext_ln1345_251_fu_7058_p1;
reg  signed [15:0] sext_ln1345_251_reg_17468;
wire  signed [15:0] sext_ln1345_252_fu_7078_p1;
reg  signed [15:0] sext_ln1345_252_reg_17474;
reg  signed [7:0] tmp_286_reg_17480;
wire  signed [15:0] sext_ln1345_254_fu_7102_p1;
reg  signed [15:0] sext_ln1345_254_reg_17485;
wire  signed [15:0] sext_ln1345_255_fu_7122_p1;
reg  signed [7:0] tmp_289_reg_17497;
reg   [7:0] tmp_291_reg_17502;
reg   [7:0] tmp_292_reg_17507;
reg   [7:0] tmp_293_reg_17512;
reg   [7:0] tmp_294_reg_17517;
wire  signed [15:0] sext_ln1345_261_fu_7186_p1;
reg  signed [15:0] sext_ln1345_261_reg_17522;
reg   [7:0] tmp_296_reg_17528;
wire  signed [15:0] sext_ln1345_263_fu_7210_p1;
reg  signed [15:0] sext_ln1345_263_reg_17533;
wire  signed [15:0] sext_ln1345_264_fu_7230_p1;
reg  signed [15:0] sext_ln1345_264_reg_17539;
wire  signed [15:0] sext_ln1345_265_fu_7244_p1;
reg  signed [15:0] sext_ln1345_265_reg_17545;
wire  signed [15:0] sext_ln1345_266_fu_7264_p1;
reg  signed [15:0] sext_ln1345_266_reg_17551;
wire  signed [15:0] sext_ln1345_267_fu_7278_p1;
reg  signed [15:0] sext_ln1345_267_reg_17557;
wire  signed [15:0] sext_ln1345_268_fu_7298_p1;
reg  signed [15:0] sext_ln1345_268_reg_17563;
reg  signed [7:0] tmp_303_reg_17569;
wire  signed [15:0] sext_ln1345_270_fu_7322_p1;
reg  signed [15:0] sext_ln1345_270_reg_17574;
wire  signed [15:0] sext_ln1345_271_fu_7342_p1;
wire  signed [15:0] sext_ln1345_272_fu_7346_p1;
reg  signed [15:0] sext_ln1345_272_reg_17586;
wire  signed [15:0] sext_ln1345_273_fu_7349_p1;
reg  signed [15:0] sext_ln1345_273_reg_17606;
wire  signed [15:0] sext_ln1345_274_fu_7352_p1;
reg  signed [15:0] sext_ln1345_274_reg_17626;
wire  signed [15:0] sext_ln1345_275_fu_7361_p1;
reg  signed [15:0] sext_ln1345_275_reg_17646;
wire  signed [15:0] sext_ln1345_276_fu_7364_p1;
reg  signed [15:0] sext_ln1345_276_reg_17666;
wire  signed [15:0] sext_ln1345_277_fu_7373_p1;
wire  signed [15:0] sext_ln1345_281_fu_7382_p1;
reg  signed [15:0] sext_ln1345_281_reg_17706;
wire  signed [15:0] sext_ln1345_287_fu_7391_p1;
wire  signed [15:0] sext_ln1345_2_fu_7658_p1;
wire  signed [15:0] sext_ln1345_4_fu_7666_p1;
wire  signed [15:0] sext_ln1345_6_fu_7669_p1;
wire  signed [15:0] sext_ln1345_8_fu_7677_p1;
wire  signed [15:0] sext_ln1345_10_fu_7680_p1;
wire  signed [15:0] sext_ln1345_12_fu_7688_p1;
wire  signed [15:0] sext_ln1345_13_fu_7691_p1;
wire  signed [15:0] sext_ln1345_26_fu_7694_p1;
wire  signed [15:0] sext_ln1345_27_fu_7697_p1;
reg  signed [15:0] sext_ln1345_27_reg_17892;
wire  signed [15:0] sext_ln1345_38_fu_7715_p1;
wire  signed [15:0] sext_ln1345_45_fu_7718_p1;
reg  signed [15:0] sext_ln1345_45_reg_17904;
wire  signed [15:0] sext_ln1345_54_fu_7736_p1;
wire  signed [15:0] sext_ln1345_61_fu_7739_p1;
reg  signed [15:0] sext_ln1345_61_reg_17916;
wire  signed [15:0] sext_ln1345_70_fu_7757_p1;
wire  signed [15:0] sext_ln1345_77_fu_7760_p1;
reg  signed [15:0] sext_ln1345_77_reg_17928;
wire  signed [15:0] sext_ln1345_86_fu_7778_p1;
wire  signed [15:0] sext_ln1345_93_fu_7781_p1;
reg  signed [15:0] sext_ln1345_93_reg_17940;
wire  signed [15:0] sext_ln1345_102_fu_7799_p1;
wire  signed [15:0] sext_ln1345_109_fu_7802_p1;
reg  signed [15:0] sext_ln1345_109_reg_17952;
wire  signed [15:0] sext_ln1345_118_fu_7820_p1;
wire  signed [15:0] sext_ln1345_125_fu_7823_p1;
reg  signed [15:0] sext_ln1345_125_reg_17964;
wire  signed [15:0] sext_ln1345_134_fu_7841_p1;
wire  signed [15:0] sext_ln1345_141_fu_7844_p1;
reg  signed [15:0] sext_ln1345_141_reg_17976;
wire  signed [15:0] sext_ln1345_150_fu_7862_p1;
wire  signed [15:0] sext_ln1345_157_fu_7865_p1;
reg  signed [15:0] sext_ln1345_157_reg_17988;
wire  signed [15:0] sext_ln1345_166_fu_7883_p1;
wire  signed [15:0] sext_ln1345_173_fu_7886_p1;
reg  signed [15:0] sext_ln1345_173_reg_18000;
wire  signed [15:0] sext_ln1345_176_fu_7889_p1;
reg  signed [15:0] sext_ln1345_176_reg_18006;
wire  signed [15:0] sext_ln1345_182_fu_7907_p1;
wire  signed [15:0] sext_ln1345_189_fu_7910_p1;
reg  signed [15:0] sext_ln1345_189_reg_18018;
wire  signed [15:0] sext_ln1345_192_fu_7913_p1;
reg  signed [15:0] sext_ln1345_192_reg_18024;
wire  signed [15:0] sext_ln1345_193_fu_7916_p1;
wire  signed [15:0] sext_ln1345_194_fu_7925_p1;
wire  signed [15:0] sext_ln1345_195_fu_7928_p1;
wire  signed [15:0] sext_ln1345_196_fu_7937_p1;
wire  signed [15:0] sext_ln1345_198_fu_7945_p1;
wire  signed [15:0] sext_ln1345_205_fu_7948_p1;
reg  signed [15:0] sext_ln1345_205_reg_18060;
wire  signed [15:0] sext_ln1345_208_fu_7951_p1;
reg  signed [15:0] sext_ln1345_208_reg_18066;
wire  signed [15:0] sext_ln1345_209_fu_7954_p1;
wire  signed [15:0] sext_ln1345_210_fu_7963_p1;
wire  signed [15:0] sext_ln1345_211_fu_7966_p1;
wire  signed [15:0] sext_ln1345_212_fu_7975_p1;
wire  signed [15:0] sext_ln1345_214_fu_7983_p1;
wire  signed [15:0] sext_ln1345_221_fu_7986_p1;
reg  signed [15:0] sext_ln1345_221_reg_18102;
wire  signed [15:0] sext_ln1345_224_fu_7989_p1;
reg  signed [15:0] sext_ln1345_224_reg_18108;
wire  signed [15:0] sext_ln1345_225_fu_7992_p1;
wire  signed [15:0] sext_ln1345_226_fu_8001_p1;
wire  signed [15:0] sext_ln1345_227_fu_8004_p1;
wire  signed [15:0] sext_ln1345_228_fu_8013_p1;
wire  signed [15:0] sext_ln1345_230_fu_8021_p1;
wire  signed [15:0] sext_ln1345_237_fu_8024_p1;
reg  signed [15:0] sext_ln1345_237_reg_18144;
wire  signed [15:0] sext_ln1345_240_fu_8027_p1;
reg  signed [15:0] sext_ln1345_240_reg_18150;
wire  signed [15:0] sext_ln1345_241_fu_8030_p1;
wire  signed [15:0] sext_ln1345_242_fu_8039_p1;
wire  signed [15:0] sext_ln1345_243_fu_8042_p1;
wire  signed [15:0] sext_ln1345_244_fu_8051_p1;
wire  signed [15:0] sext_ln1345_246_fu_8059_p1;
wire  signed [15:0] sext_ln1345_253_fu_8062_p1;
reg  signed [15:0] sext_ln1345_253_reg_18186;
wire  signed [15:0] sext_ln1345_256_fu_8065_p1;
reg  signed [15:0] sext_ln1345_256_reg_18192;
wire  signed [15:0] sext_ln1345_257_fu_8068_p1;
wire  signed [15:0] sext_ln1345_258_fu_8077_p1;
wire  signed [15:0] sext_ln1345_259_fu_8080_p1;
wire  signed [15:0] sext_ln1345_260_fu_8089_p1;
wire  signed [15:0] sext_ln1345_262_fu_8097_p1;
wire  signed [15:0] sext_ln1345_269_fu_8100_p1;
reg  signed [15:0] sext_ln1345_269_reg_18228;
wire  signed [15:0] sext_ln1345_278_fu_8103_p1;
wire  signed [15:0] sext_ln1345_279_fu_8106_p1;
wire  signed [15:0] sext_ln1345_280_fu_8114_p1;
wire  signed [15:0] sext_ln1345_282_fu_8117_p1;
wire  signed [15:0] sext_ln1345_283_fu_8120_p1;
wire  signed [15:0] sext_ln1345_284_fu_8128_p1;
wire  signed [15:0] sext_ln1345_286_fu_8131_p1;
wire  signed [15:0] sext_ln1345_fu_8438_p1;
wire  signed [15:0] sext_ln1345_285_fu_8713_p1;
wire  signed [16:0] grp_fu_13190_p3;
reg  signed [16:0] add_ln691_7_reg_18989;
reg    ap_enable_reg_pp0_iter3;
wire  signed [16:0] grp_fu_13198_p3;
reg  signed [16:0] add_ln691_8_reg_18994;
wire  signed [16:0] grp_fu_13206_p3;
reg  signed [16:0] add_ln691_10_reg_18999;
wire  signed [16:0] grp_fu_13214_p3;
wire  signed [16:0] grp_fu_13222_p3;
reg  signed [16:0] add_ln691_23_reg_19024;
wire  signed [16:0] grp_fu_13230_p3;
reg  signed [16:0] add_ln691_24_reg_19029;
wire  signed [16:0] grp_fu_13238_p3;
reg  signed [16:0] add_ln691_26_reg_19034;
wire  signed [16:0] grp_fu_13246_p3;
wire  signed [16:0] grp_fu_13254_p3;
reg  signed [16:0] add_ln691_39_reg_19059;
wire  signed [16:0] grp_fu_13262_p3;
reg  signed [16:0] add_ln691_40_reg_19064;
wire  signed [16:0] grp_fu_13270_p3;
reg  signed [16:0] add_ln691_42_reg_19069;
wire  signed [16:0] grp_fu_13278_p3;
wire  signed [16:0] grp_fu_13286_p3;
reg  signed [16:0] add_ln691_55_reg_19094;
wire  signed [16:0] grp_fu_13294_p3;
reg  signed [16:0] add_ln691_56_reg_19099;
wire  signed [16:0] grp_fu_13302_p3;
reg  signed [16:0] add_ln691_58_reg_19104;
wire  signed [16:0] grp_fu_13310_p3;
wire  signed [16:0] grp_fu_13318_p3;
reg  signed [16:0] add_ln691_71_reg_19129;
wire  signed [16:0] grp_fu_13326_p3;
reg  signed [16:0] add_ln691_72_reg_19134;
wire  signed [16:0] grp_fu_13334_p3;
reg  signed [16:0] add_ln691_74_reg_19139;
wire  signed [16:0] grp_fu_13342_p3;
wire  signed [16:0] grp_fu_13350_p3;
reg  signed [16:0] add_ln691_87_reg_19164;
wire  signed [16:0] grp_fu_13358_p3;
reg  signed [16:0] add_ln691_88_reg_19169;
wire  signed [16:0] grp_fu_13366_p3;
reg  signed [16:0] add_ln691_90_reg_19174;
wire  signed [16:0] grp_fu_13374_p3;
wire  signed [16:0] grp_fu_13382_p3;
reg  signed [16:0] add_ln691_103_reg_19199;
wire  signed [16:0] grp_fu_13390_p3;
reg  signed [16:0] add_ln691_104_reg_19204;
wire  signed [16:0] grp_fu_13398_p3;
reg  signed [16:0] add_ln691_106_reg_19209;
wire  signed [16:0] grp_fu_13406_p3;
wire  signed [16:0] grp_fu_13414_p3;
reg  signed [16:0] add_ln691_119_reg_19234;
wire  signed [16:0] grp_fu_13422_p3;
reg  signed [16:0] add_ln691_120_reg_19239;
wire  signed [16:0] grp_fu_13430_p3;
reg  signed [16:0] add_ln691_122_reg_19244;
wire  signed [16:0] grp_fu_13438_p3;
wire  signed [16:0] grp_fu_13446_p3;
reg  signed [16:0] add_ln691_135_reg_19269;
wire  signed [16:0] grp_fu_13454_p3;
reg  signed [16:0] add_ln691_136_reg_19274;
wire  signed [16:0] grp_fu_13462_p3;
reg  signed [16:0] add_ln691_138_reg_19279;
wire  signed [16:0] grp_fu_13470_p3;
wire  signed [16:0] grp_fu_13478_p3;
reg  signed [16:0] add_ln691_151_reg_19304;
wire  signed [16:0] grp_fu_13486_p3;
reg  signed [16:0] add_ln691_152_reg_19309;
wire  signed [16:0] grp_fu_13494_p3;
reg  signed [16:0] add_ln691_154_reg_19314;
wire  signed [16:0] grp_fu_13502_p3;
wire  signed [16:0] grp_fu_13510_p3;
reg  signed [16:0] add_ln691_167_reg_19339;
wire  signed [16:0] grp_fu_13518_p3;
reg  signed [16:0] add_ln691_168_reg_19344;
wire  signed [16:0] grp_fu_13526_p3;
reg  signed [16:0] add_ln691_170_reg_19349;
wire  signed [16:0] grp_fu_13534_p3;
wire  signed [16:0] grp_fu_13542_p3;
reg  signed [16:0] add_ln691_183_reg_19374;
wire  signed [16:0] grp_fu_13550_p3;
reg  signed [16:0] add_ln691_184_reg_19379;
wire  signed [16:0] grp_fu_13558_p3;
reg  signed [16:0] add_ln691_186_reg_19384;
wire  signed [16:0] grp_fu_13566_p3;
wire  signed [16:0] grp_fu_13574_p3;
reg  signed [16:0] add_ln691_199_reg_19409;
wire  signed [16:0] grp_fu_13582_p3;
reg  signed [16:0] add_ln691_200_reg_19414;
wire  signed [16:0] grp_fu_13590_p3;
reg  signed [16:0] add_ln691_202_reg_19419;
wire  signed [16:0] grp_fu_13598_p3;
wire  signed [16:0] grp_fu_13606_p3;
reg  signed [16:0] add_ln691_215_reg_19444;
wire  signed [16:0] grp_fu_13614_p3;
reg  signed [16:0] add_ln691_216_reg_19449;
wire  signed [16:0] grp_fu_13622_p3;
reg  signed [16:0] add_ln691_218_reg_19454;
wire  signed [16:0] grp_fu_13630_p3;
wire  signed [16:0] grp_fu_13638_p3;
reg  signed [16:0] add_ln691_231_reg_19479;
wire  signed [16:0] grp_fu_13646_p3;
reg  signed [16:0] add_ln691_232_reg_19484;
wire  signed [16:0] grp_fu_13654_p3;
reg  signed [16:0] add_ln691_234_reg_19489;
wire  signed [16:0] grp_fu_13662_p3;
wire  signed [16:0] grp_fu_13670_p3;
reg  signed [16:0] add_ln691_247_reg_19514;
wire  signed [16:0] grp_fu_13678_p3;
reg  signed [16:0] add_ln691_248_reg_19519;
wire  signed [16:0] grp_fu_13686_p3;
reg  signed [16:0] add_ln691_250_reg_19524;
wire  signed [16:0] grp_fu_13694_p3;
wire  signed [16:0] grp_fu_13702_p3;
reg  signed [16:0] add_ln691_263_reg_19549;
wire  signed [16:0] grp_fu_13710_p3;
reg  signed [16:0] add_ln691_264_reg_19554;
wire  signed [16:0] grp_fu_13718_p3;
reg  signed [16:0] add_ln691_266_reg_19559;
wire  signed [16:0] grp_fu_13726_p3;
wire  signed [16:0] grp_fu_13734_p3;
reg  signed [16:0] add_ln691_279_reg_19584;
wire  signed [16:0] grp_fu_13742_p3;
reg  signed [16:0] add_ln691_280_reg_19589;
wire  signed [16:0] grp_fu_13750_p3;
reg  signed [16:0] add_ln691_282_reg_19594;
wire  signed [16:0] grp_fu_13758_p3;
wire  signed [16:0] grp_fu_13766_p3;
reg  signed [16:0] add_ln691_295_reg_19619;
wire  signed [16:0] grp_fu_13774_p3;
reg  signed [16:0] add_ln691_296_reg_19624;
wire  signed [16:0] grp_fu_13782_p3;
reg  signed [16:0] add_ln691_298_reg_19629;
wire  signed [16:0] grp_fu_13790_p3;
wire  signed [16:0] grp_fu_13798_p3;
reg  signed [16:0] add_ln691_311_reg_19654;
wire  signed [16:0] grp_fu_13806_p3;
reg  signed [16:0] add_ln691_312_reg_19659;
wire  signed [16:0] grp_fu_13814_p3;
reg  signed [16:0] add_ln691_314_reg_19664;
wire  signed [16:0] grp_fu_13822_p3;
wire  signed [16:0] grp_fu_13830_p3;
reg  signed [16:0] add_ln691_327_reg_19689;
wire  signed [16:0] grp_fu_13838_p3;
reg  signed [16:0] add_ln691_328_reg_19694;
wire  signed [16:0] grp_fu_13846_p3;
reg  signed [16:0] add_ln691_330_reg_19699;
wire  signed [16:0] grp_fu_13854_p3;
wire  signed [16:0] grp_fu_13862_p3;
reg  signed [16:0] add_ln691_343_reg_19724;
wire  signed [16:0] grp_fu_13870_p3;
reg  signed [16:0] add_ln691_344_reg_19729;
wire  signed [16:0] grp_fu_13878_p3;
reg  signed [16:0] add_ln691_346_reg_19734;
wire  signed [16:0] grp_fu_13886_p3;
wire  signed [16:0] grp_fu_13894_p3;
reg  signed [16:0] add_ln691_359_reg_19759;
wire  signed [16:0] grp_fu_13902_p3;
reg  signed [16:0] add_ln691_360_reg_19764;
wire  signed [16:0] grp_fu_13910_p3;
reg  signed [16:0] add_ln691_362_reg_19769;
wire  signed [16:0] grp_fu_13918_p3;
wire  signed [16:0] grp_fu_13926_p3;
reg  signed [16:0] add_ln691_375_reg_19794;
wire  signed [16:0] grp_fu_13934_p3;
reg  signed [16:0] add_ln691_376_reg_19799;
wire  signed [16:0] grp_fu_13942_p3;
reg  signed [16:0] add_ln691_378_reg_19804;
wire  signed [16:0] grp_fu_13950_p3;
wire  signed [16:0] grp_fu_13958_p3;
reg  signed [16:0] add_ln691_391_reg_19829;
wire  signed [16:0] grp_fu_13966_p3;
reg  signed [16:0] add_ln691_392_reg_19834;
wire  signed [16:0] grp_fu_13974_p3;
reg  signed [16:0] add_ln691_394_reg_19839;
wire  signed [16:0] grp_fu_13982_p3;
wire  signed [16:0] grp_fu_13990_p3;
reg  signed [16:0] add_ln691_407_reg_19864;
wire  signed [16:0] grp_fu_13998_p3;
reg  signed [16:0] add_ln691_408_reg_19869;
wire  signed [16:0] grp_fu_14006_p3;
reg  signed [16:0] add_ln691_410_reg_19874;
wire  signed [16:0] grp_fu_14014_p3;
wire  signed [16:0] grp_fu_14022_p3;
reg  signed [16:0] add_ln691_424_reg_19904;
wire  signed [16:0] grp_fu_14030_p3;
reg  signed [16:0] add_ln691_426_reg_19909;
wire  signed [16:0] grp_fu_14038_p3;
wire  signed [16:0] grp_fu_14046_p3;
wire  signed [16:0] grp_fu_14054_p3;
wire  signed [16:0] grp_fu_14062_p3;
wire  signed [16:0] grp_fu_14070_p3;
wire  signed [16:0] grp_fu_14078_p3;
wire  signed [16:0] grp_fu_14086_p3;
reg  signed [16:0] add_ln691_1_reg_20099;
reg    ap_enable_reg_pp0_iter4;
wire  signed [16:0] grp_fu_14093_p3;
reg  signed [16:0] add_ln691_3_reg_20104;
wire  signed [16:0] grp_fu_14100_p3;
reg  signed [16:0] add_ln691_4_reg_20109;
wire   [17:0] add_ln691_9_fu_9363_p2;
reg   [17:0] add_ln691_9_reg_20114;
wire  signed [16:0] grp_fu_14108_p3;
reg  signed [16:0] add_ln691_12_reg_20119;
wire  signed [16:0] grp_fu_14116_p3;
reg  signed [16:0] add_ln691_17_reg_20129;
wire  signed [16:0] grp_fu_14123_p3;
reg  signed [16:0] add_ln691_19_reg_20134;
wire  signed [16:0] grp_fu_14130_p3;
reg  signed [16:0] add_ln691_20_reg_20139;
wire   [17:0] add_ln691_25_fu_9385_p2;
reg   [17:0] add_ln691_25_reg_20144;
wire  signed [16:0] grp_fu_14138_p3;
reg  signed [16:0] add_ln691_28_reg_20149;
wire  signed [16:0] grp_fu_14146_p3;
reg  signed [16:0] add_ln691_33_reg_20159;
wire  signed [16:0] grp_fu_14153_p3;
reg  signed [16:0] add_ln691_35_reg_20164;
wire  signed [16:0] grp_fu_14160_p3;
reg  signed [16:0] add_ln691_36_reg_20169;
wire   [17:0] add_ln691_41_fu_9407_p2;
reg   [17:0] add_ln691_41_reg_20174;
wire  signed [16:0] grp_fu_14168_p3;
reg  signed [16:0] add_ln691_44_reg_20179;
wire  signed [16:0] grp_fu_14176_p3;
reg  signed [16:0] add_ln691_49_reg_20189;
wire  signed [16:0] grp_fu_14183_p3;
reg  signed [16:0] add_ln691_51_reg_20194;
wire  signed [16:0] grp_fu_14190_p3;
reg  signed [16:0] add_ln691_52_reg_20199;
wire   [17:0] add_ln691_57_fu_9429_p2;
reg   [17:0] add_ln691_57_reg_20204;
wire  signed [16:0] grp_fu_14198_p3;
reg  signed [16:0] add_ln691_60_reg_20209;
wire  signed [16:0] grp_fu_14206_p3;
reg  signed [16:0] add_ln691_65_reg_20219;
wire  signed [16:0] grp_fu_14213_p3;
reg  signed [16:0] add_ln691_67_reg_20224;
wire  signed [16:0] grp_fu_14220_p3;
reg  signed [16:0] add_ln691_68_reg_20229;
wire   [17:0] add_ln691_73_fu_9451_p2;
reg   [17:0] add_ln691_73_reg_20234;
wire  signed [16:0] grp_fu_14228_p3;
reg  signed [16:0] add_ln691_76_reg_20239;
wire  signed [16:0] grp_fu_14236_p3;
reg  signed [16:0] add_ln691_81_reg_20249;
wire  signed [16:0] grp_fu_14243_p3;
reg  signed [16:0] add_ln691_83_reg_20254;
wire  signed [16:0] grp_fu_14250_p3;
reg  signed [16:0] add_ln691_84_reg_20259;
wire   [17:0] add_ln691_89_fu_9473_p2;
reg   [17:0] add_ln691_89_reg_20264;
wire  signed [16:0] grp_fu_14258_p3;
reg  signed [16:0] add_ln691_92_reg_20269;
wire  signed [16:0] grp_fu_14266_p3;
reg  signed [16:0] add_ln691_97_reg_20279;
wire  signed [16:0] grp_fu_14273_p3;
reg  signed [16:0] add_ln691_99_reg_20284;
wire  signed [16:0] grp_fu_14280_p3;
reg  signed [16:0] add_ln691_100_reg_20289;
wire   [17:0] add_ln691_105_fu_9495_p2;
reg   [17:0] add_ln691_105_reg_20294;
wire  signed [16:0] grp_fu_14288_p3;
reg  signed [16:0] add_ln691_108_reg_20299;
wire  signed [16:0] grp_fu_14296_p3;
reg  signed [16:0] add_ln691_113_reg_20309;
wire  signed [16:0] grp_fu_14303_p3;
reg  signed [16:0] add_ln691_115_reg_20314;
wire  signed [16:0] grp_fu_14310_p3;
reg  signed [16:0] add_ln691_116_reg_20319;
wire   [17:0] add_ln691_121_fu_9517_p2;
reg   [17:0] add_ln691_121_reg_20324;
wire  signed [16:0] grp_fu_14318_p3;
reg  signed [16:0] add_ln691_124_reg_20329;
wire  signed [16:0] grp_fu_14326_p3;
reg  signed [16:0] add_ln691_129_reg_20339;
wire  signed [16:0] grp_fu_14333_p3;
reg  signed [16:0] add_ln691_131_reg_20344;
wire  signed [16:0] grp_fu_14340_p3;
reg  signed [16:0] add_ln691_132_reg_20349;
wire   [17:0] add_ln691_137_fu_9539_p2;
reg   [17:0] add_ln691_137_reg_20354;
wire  signed [16:0] grp_fu_14348_p3;
reg  signed [16:0] add_ln691_140_reg_20359;
wire  signed [16:0] grp_fu_14356_p3;
reg  signed [16:0] add_ln691_145_reg_20369;
wire  signed [16:0] grp_fu_14363_p3;
reg  signed [16:0] add_ln691_147_reg_20374;
wire  signed [16:0] grp_fu_14370_p3;
reg  signed [16:0] add_ln691_148_reg_20379;
wire   [17:0] add_ln691_153_fu_9561_p2;
reg   [17:0] add_ln691_153_reg_20384;
wire  signed [16:0] grp_fu_14378_p3;
reg  signed [16:0] add_ln691_156_reg_20389;
wire  signed [16:0] grp_fu_14386_p3;
reg  signed [16:0] add_ln691_161_reg_20399;
wire  signed [16:0] grp_fu_14393_p3;
reg  signed [16:0] add_ln691_163_reg_20404;
wire  signed [16:0] grp_fu_14400_p3;
reg  signed [16:0] add_ln691_164_reg_20409;
wire   [17:0] add_ln691_169_fu_9583_p2;
reg   [17:0] add_ln691_169_reg_20414;
wire  signed [16:0] grp_fu_14408_p3;
reg  signed [16:0] add_ln691_172_reg_20419;
wire  signed [16:0] grp_fu_14416_p3;
reg  signed [16:0] add_ln691_177_reg_20429;
wire  signed [16:0] grp_fu_14424_p3;
reg  signed [16:0] add_ln691_179_reg_20434;
wire  signed [16:0] grp_fu_14432_p3;
reg  signed [16:0] add_ln691_180_reg_20439;
wire   [17:0] add_ln691_185_fu_9605_p2;
reg   [17:0] add_ln691_185_reg_20444;
wire  signed [16:0] grp_fu_14440_p3;
reg  signed [16:0] add_ln691_188_reg_20449;
wire  signed [16:0] grp_fu_14448_p3;
reg  signed [16:0] add_ln691_193_reg_20459;
wire  signed [16:0] grp_fu_14456_p3;
reg  signed [16:0] add_ln691_195_reg_20464;
wire  signed [16:0] grp_fu_14464_p3;
reg  signed [16:0] add_ln691_196_reg_20469;
wire   [17:0] add_ln691_201_fu_9627_p2;
reg   [17:0] add_ln691_201_reg_20474;
wire  signed [16:0] grp_fu_14472_p3;
reg  signed [16:0] add_ln691_204_reg_20479;
wire  signed [16:0] grp_fu_14480_p3;
reg  signed [16:0] add_ln691_209_reg_20489;
wire  signed [16:0] grp_fu_14488_p3;
reg  signed [16:0] add_ln691_211_reg_20494;
wire  signed [16:0] grp_fu_14496_p3;
reg  signed [16:0] add_ln691_212_reg_20499;
wire   [17:0] add_ln691_217_fu_9649_p2;
reg   [17:0] add_ln691_217_reg_20504;
wire  signed [16:0] grp_fu_14504_p3;
reg  signed [16:0] add_ln691_220_reg_20509;
wire  signed [16:0] grp_fu_14512_p3;
reg  signed [16:0] add_ln691_225_reg_20519;
wire  signed [16:0] grp_fu_14520_p3;
reg  signed [16:0] add_ln691_227_reg_20524;
wire  signed [16:0] grp_fu_14528_p3;
reg  signed [16:0] add_ln691_228_reg_20529;
wire   [17:0] add_ln691_233_fu_9671_p2;
reg   [17:0] add_ln691_233_reg_20534;
wire  signed [16:0] grp_fu_14536_p3;
reg  signed [16:0] add_ln691_236_reg_20539;
wire  signed [16:0] grp_fu_14544_p3;
reg  signed [16:0] add_ln691_241_reg_20549;
wire  signed [16:0] grp_fu_14552_p3;
reg  signed [16:0] add_ln691_243_reg_20554;
wire  signed [16:0] grp_fu_14560_p3;
reg  signed [16:0] add_ln691_244_reg_20559;
wire   [17:0] add_ln691_249_fu_9693_p2;
reg   [17:0] add_ln691_249_reg_20564;
wire  signed [16:0] grp_fu_14568_p3;
reg  signed [16:0] add_ln691_252_reg_20569;
wire  signed [16:0] grp_fu_14598_p3;
reg  signed [16:0] add_ln691_257_reg_20579;
wire  signed [16:0] grp_fu_14584_p3;
reg  signed [16:0] add_ln691_259_reg_20584;
wire  signed [16:0] grp_fu_14591_p3;
reg  signed [16:0] add_ln691_260_reg_20589;
wire   [17:0] add_ln691_265_fu_9715_p2;
reg   [17:0] add_ln691_265_reg_20594;
wire  signed [16:0] grp_fu_14576_p3;
reg  signed [16:0] add_ln691_268_reg_20599;
wire  signed [16:0] grp_fu_14627_p3;
reg  signed [16:0] add_ln691_273_reg_20609;
wire  signed [16:0] grp_fu_14613_p3;
reg  signed [16:0] add_ln691_275_reg_20614;
wire  signed [16:0] grp_fu_14620_p3;
reg  signed [16:0] add_ln691_276_reg_20619;
wire   [17:0] add_ln691_281_fu_9737_p2;
reg   [17:0] add_ln691_281_reg_20624;
wire  signed [16:0] grp_fu_14605_p3;
reg  signed [16:0] add_ln691_284_reg_20629;
wire  signed [16:0] grp_fu_14656_p3;
reg  signed [16:0] add_ln691_289_reg_20639;
wire  signed [16:0] grp_fu_14642_p3;
reg  signed [16:0] add_ln691_291_reg_20644;
wire  signed [16:0] grp_fu_14649_p3;
reg  signed [16:0] add_ln691_292_reg_20649;
wire   [17:0] add_ln691_297_fu_9759_p2;
reg   [17:0] add_ln691_297_reg_20654;
wire  signed [16:0] grp_fu_14634_p3;
reg  signed [16:0] add_ln691_300_reg_20659;
wire  signed [16:0] grp_fu_14685_p3;
reg  signed [16:0] add_ln691_305_reg_20669;
wire  signed [16:0] grp_fu_14671_p3;
reg  signed [16:0] add_ln691_307_reg_20674;
wire  signed [16:0] grp_fu_14678_p3;
reg  signed [16:0] add_ln691_308_reg_20679;
wire   [17:0] add_ln691_313_fu_9781_p2;
reg   [17:0] add_ln691_313_reg_20684;
wire  signed [16:0] grp_fu_14663_p3;
reg  signed [16:0] add_ln691_316_reg_20689;
wire  signed [16:0] grp_fu_14714_p3;
reg  signed [16:0] add_ln691_321_reg_20699;
wire  signed [16:0] grp_fu_14700_p3;
reg  signed [16:0] add_ln691_323_reg_20704;
wire  signed [16:0] grp_fu_14707_p3;
reg  signed [16:0] add_ln691_324_reg_20709;
wire   [17:0] add_ln691_329_fu_9803_p2;
reg   [17:0] add_ln691_329_reg_20714;
wire  signed [16:0] grp_fu_14692_p3;
reg  signed [16:0] add_ln691_332_reg_20719;
wire  signed [16:0] grp_fu_14743_p3;
reg  signed [16:0] add_ln691_337_reg_20729;
wire  signed [16:0] grp_fu_14729_p3;
reg  signed [16:0] add_ln691_339_reg_20734;
wire  signed [16:0] grp_fu_14736_p3;
reg  signed [16:0] add_ln691_340_reg_20739;
wire   [17:0] add_ln691_345_fu_9825_p2;
reg   [17:0] add_ln691_345_reg_20744;
wire  signed [16:0] grp_fu_14721_p3;
reg  signed [16:0] add_ln691_348_reg_20749;
wire  signed [16:0] grp_fu_14772_p3;
reg  signed [16:0] add_ln691_353_reg_20759;
wire  signed [16:0] grp_fu_14758_p3;
reg  signed [16:0] add_ln691_355_reg_20764;
wire  signed [16:0] grp_fu_14765_p3;
reg  signed [16:0] add_ln691_356_reg_20769;
wire   [17:0] add_ln691_361_fu_9847_p2;
reg   [17:0] add_ln691_361_reg_20774;
wire  signed [16:0] grp_fu_14750_p3;
reg  signed [16:0] add_ln691_364_reg_20779;
wire  signed [16:0] grp_fu_14801_p3;
reg  signed [16:0] add_ln691_369_reg_20789;
wire  signed [16:0] grp_fu_14787_p3;
reg  signed [16:0] add_ln691_371_reg_20794;
wire  signed [16:0] grp_fu_14794_p3;
reg  signed [16:0] add_ln691_372_reg_20799;
wire   [17:0] add_ln691_377_fu_9869_p2;
reg   [17:0] add_ln691_377_reg_20804;
wire  signed [16:0] grp_fu_14779_p3;
reg  signed [16:0] add_ln691_380_reg_20809;
wire  signed [16:0] grp_fu_14830_p3;
reg  signed [16:0] add_ln691_385_reg_20819;
wire  signed [16:0] grp_fu_14816_p3;
reg  signed [16:0] add_ln691_387_reg_20824;
wire  signed [16:0] grp_fu_14823_p3;
reg  signed [16:0] add_ln691_388_reg_20829;
wire   [17:0] add_ln691_393_fu_9891_p2;
reg   [17:0] add_ln691_393_reg_20834;
wire  signed [16:0] grp_fu_14808_p3;
reg  signed [16:0] add_ln691_396_reg_20839;
wire  signed [16:0] grp_fu_14859_p3;
reg  signed [16:0] add_ln691_401_reg_20849;
wire  signed [16:0] grp_fu_14845_p3;
reg  signed [16:0] add_ln691_403_reg_20854;
wire  signed [16:0] grp_fu_14852_p3;
reg  signed [16:0] add_ln691_404_reg_20859;
wire   [17:0] add_ln691_409_fu_9913_p2;
reg   [17:0] add_ln691_409_reg_20864;
wire  signed [16:0] grp_fu_14837_p3;
reg  signed [16:0] add_ln691_412_reg_20869;
wire  signed [16:0] grp_fu_14895_p3;
reg  signed [16:0] add_ln691_417_reg_20879;
wire  signed [16:0] grp_fu_14881_p3;
reg  signed [16:0] add_ln691_419_reg_20884;
wire  signed [16:0] grp_fu_14888_p3;
reg  signed [16:0] add_ln691_420_reg_20889;
wire  signed [16:0] grp_fu_14866_p3;
reg  signed [16:0] add_ln691_423_reg_20894;
wire  signed [16:0] grp_fu_14873_p3;
reg  signed [16:0] add_ln691_428_reg_20899;
wire  signed [16:0] grp_fu_14945_p3;
reg  signed [16:0] add_ln691_433_reg_20909;
wire  signed [16:0] grp_fu_14931_p3;
reg  signed [16:0] add_ln691_435_reg_20914;
wire  signed [16:0] grp_fu_14938_p3;
reg  signed [16:0] add_ln691_436_reg_20919;
wire  signed [16:0] grp_fu_14902_p3;
reg  signed [16:0] add_ln691_439_reg_20924;
wire  signed [16:0] grp_fu_14909_p3;
reg  signed [16:0] add_ln691_440_reg_20929;
wire  signed [16:0] grp_fu_14916_p3;
reg  signed [16:0] add_ln691_442_reg_20934;
wire  signed [16:0] grp_fu_14923_p3;
reg  signed [16:0] add_ln691_444_reg_20939;
wire  signed [16:0] grp_fu_14995_p3;
reg  signed [16:0] add_ln691_449_reg_20949;
wire  signed [16:0] grp_fu_14981_p3;
reg  signed [16:0] add_ln691_451_reg_20954;
wire  signed [16:0] grp_fu_14988_p3;
reg  signed [16:0] add_ln691_452_reg_20959;
wire  signed [16:0] grp_fu_14952_p3;
reg  signed [16:0] add_ln691_455_reg_20964;
wire  signed [16:0] grp_fu_14959_p3;
reg  signed [16:0] add_ln691_456_reg_20969;
wire  signed [16:0] grp_fu_14966_p3;
reg  signed [16:0] add_ln691_458_reg_20974;
wire  signed [16:0] grp_fu_14973_p3;
reg  signed [16:0] add_ln691_460_reg_20979;
wire  signed [16:0] grp_fu_15045_p3;
reg  signed [16:0] add_ln691_465_reg_20989;
wire  signed [16:0] grp_fu_15031_p3;
reg  signed [16:0] add_ln691_467_reg_20994;
wire  signed [16:0] grp_fu_15038_p3;
reg  signed [16:0] add_ln691_468_reg_20999;
wire  signed [16:0] grp_fu_15002_p3;
reg  signed [16:0] add_ln691_471_reg_21004;
wire  signed [16:0] grp_fu_15009_p3;
reg  signed [16:0] add_ln691_472_reg_21009;
wire  signed [16:0] grp_fu_15016_p3;
reg  signed [16:0] add_ln691_474_reg_21014;
wire  signed [16:0] grp_fu_15023_p3;
reg  signed [16:0] add_ln691_476_reg_21019;
wire  signed [16:0] grp_fu_15095_p3;
reg  signed [16:0] add_ln691_481_reg_21029;
wire  signed [16:0] grp_fu_15081_p3;
reg  signed [16:0] add_ln691_483_reg_21034;
wire  signed [16:0] grp_fu_15088_p3;
reg  signed [16:0] add_ln691_484_reg_21039;
wire  signed [16:0] grp_fu_15052_p3;
reg  signed [16:0] add_ln691_487_reg_21044;
wire  signed [16:0] grp_fu_15059_p3;
reg  signed [16:0] add_ln691_488_reg_21049;
wire  signed [16:0] grp_fu_15066_p3;
reg  signed [16:0] add_ln691_490_reg_21054;
wire  signed [16:0] grp_fu_15073_p3;
reg  signed [16:0] add_ln691_492_reg_21059;
wire  signed [16:0] grp_fu_15145_p3;
reg  signed [16:0] add_ln691_497_reg_21069;
wire  signed [16:0] grp_fu_15131_p3;
reg  signed [16:0] add_ln691_499_reg_21074;
wire  signed [16:0] grp_fu_15138_p3;
reg  signed [16:0] add_ln691_500_reg_21079;
wire  signed [16:0] grp_fu_15102_p3;
reg  signed [16:0] add_ln691_503_reg_21084;
wire  signed [16:0] grp_fu_15109_p3;
reg  signed [16:0] add_ln691_504_reg_21089;
wire  signed [16:0] grp_fu_15116_p3;
reg  signed [16:0] add_ln691_506_reg_21094;
wire  signed [16:0] grp_fu_15123_p3;
reg  signed [16:0] add_ln691_508_reg_21099;
wire   [20:0] trunc_ln215_1_fu_12258_p1;
reg   [20:0] trunc_ln215_1_reg_21104;
reg   [20:0] tmp_324_reg_21109;
reg   [20:0] tmp_325_reg_21114;
reg   [20:0] tmp_326_reg_21119;
reg   [20:0] tmp_327_reg_21124;
reg   [20:0] tmp_328_reg_21129;
reg   [20:0] tmp_329_reg_21134;
reg   [20:0] tmp_330_reg_21139;
reg   [20:0] tmp_331_reg_21144;
reg   [20:0] tmp_332_reg_21149;
reg   [20:0] tmp_333_reg_21154;
reg   [20:0] tmp_334_reg_21159;
reg   [20:0] tmp_335_reg_21164;
reg   [20:0] tmp_336_reg_21169;
reg   [20:0] tmp_337_reg_21174;
reg   [20:0] tmp_338_reg_21179;
reg   [20:0] tmp_339_reg_21184;
reg   [20:0] tmp_340_reg_21189;
reg   [20:0] tmp_341_reg_21194;
reg   [20:0] tmp_342_reg_21199;
reg   [20:0] tmp_343_reg_21204;
reg   [20:0] tmp_344_reg_21209;
reg   [20:0] tmp_345_reg_21214;
reg   [20:0] tmp_346_reg_21219;
reg   [20:0] tmp_347_reg_21224;
reg   [20:0] tmp_348_reg_21229;
reg   [20:0] tmp_349_reg_21234;
reg   [20:0] tmp_350_reg_21239;
reg   [20:0] tmp_351_reg_21244;
reg   [20:0] tmp_352_reg_21249;
reg   [20:0] tmp_353_reg_21254;
reg   [20:0] tmp_354_reg_21259;
reg    ap_block_state1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state4;
reg   [15:0] ap_phi_mux_indvar_flatten93_phi_fu_1462_p4;
reg   [6:0] ap_phi_mux_tt_phi_fu_1474_p4;
reg   [9:0] ap_phi_mux_indvar_flatten_phi_fu_1485_p4;
reg   [3:0] ap_phi_mux_cot_phi_fu_1496_p4;
reg   [5:0] ap_phi_mux_cit_phi_fu_1507_p4;
wire   [63:0] zext_ln127_fu_1550_p1;
wire   [63:0] p_cast_fu_1649_p1;
wire   [63:0] zext_ln126_fu_1677_p1;
wire   [63:0] p_cast180_fu_1731_p1;
wire   [63:0] zext_ln127_1_fu_1716_p1;
wire   [63:0] zext_ln215_2_fu_1777_p1;
reg   [671:0] vec_o_data_M_elems_V_2_fu_1378;
wire   [671:0] tmp_322_fu_12140_p33;
wire   [671:0] vec_o_data_M_elems_V_7_fu_12251_p3;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] tmp_16_fu_1526_p3;
wire   [10:0] tmp_fu_1518_p3;
wire   [10:0] tmp_355_cast_fu_1534_p1;
wire   [10:0] empty_fu_1538_p2;
wire   [10:0] cot_cast_fu_1555_p1;
wire   [0:0] xor_ln126_fu_1599_p2;
wire   [0:0] or_ln127_fu_1617_p2;
wire   [8:0] tmp_35_fu_1660_p3;
wire   [10:0] tmp_34_fu_1653_p3;
wire   [10:0] tmp_357_cast_fu_1667_p1;
wire   [10:0] empty_35_fu_1671_p2;
wire   [8:0] tmp_323_fu_1689_p3;
wire   [10:0] p_shl1_cast_fu_1682_p3;
wire   [10:0] p_shl2_cast_fu_1696_p1;
wire   [3:0] add_ln127_fu_1711_p2;
wire   [10:0] empty_36_fu_1700_p2;
wire   [10:0] add_ln127_cast_fu_1721_p1;
wire   [10:0] empty_37_fu_1725_p2;
wire   [7:0] tmp_355_fu_1750_p3;
wire   [9:0] p_shl3_cast_fu_1742_p3;
wire   [9:0] zext_ln215_fu_1758_p1;
wire   [9:0] sub_ln215_fu_1762_p2;
wire   [9:0] zext_ln215_1_fu_1768_p1;
wire   [9:0] add_ln215_fu_1771_p2;
wire   [20:0] tmp_31_fu_2098_p4;
wire   [20:0] tmp_1_mid_fu_2120_p4;
wire   [20:0] tmp_3_mid_fu_2136_p4;
wire   [20:0] tmp_5_mid_fu_2152_p4;
wire   [20:0] tmp_7_mid_fu_2168_p4;
wire   [20:0] tmp_9_mid_fu_2184_p4;
wire   [20:0] tmp_mid_fu_2200_p4;
wire   [20:0] tmp_2_mid_fu_2216_p4;
wire   [20:0] tmp_4_mid_fu_2232_p4;
wire   [20:0] tmp_6_mid_fu_2248_p4;
wire   [20:0] tmp_8_mid_fu_2264_p4;
wire   [20:0] tmp_10_mid_fu_2280_p4;
wire   [20:0] tmp_11_mid_fu_2296_p4;
wire   [20:0] tmp_12_mid_fu_2312_p4;
wire   [20:0] tmp_13_mid_fu_2328_p4;
wire   [20:0] tmp_14_mid_fu_2344_p4;
wire   [16:0] tmp_15_mid_fu_2360_p4;
wire   [20:0] tmp_17_mid_fu_2376_p4;
wire   [20:0] tmp_18_mid_fu_2392_p4;
wire   [20:0] tmp_19_mid_fu_2408_p4;
wire   [20:0] tmp_20_mid_fu_2424_p4;
wire   [20:0] tmp_21_mid_fu_2440_p4;
wire   [20:0] tmp_22_mid_fu_2456_p4;
wire   [20:0] tmp_23_mid_fu_2472_p4;
wire   [20:0] tmp_24_mid_fu_2488_p4;
wire   [20:0] tmp_25_mid_fu_2504_p4;
wire   [20:0] tmp_26_mid_fu_2520_p4;
wire   [20:0] tmp_27_mid_fu_2536_p4;
wire   [20:0] tmp_28_mid_fu_2552_p4;
wire   [20:0] tmp_29_mid_fu_2568_p4;
wire   [20:0] tmp_30_mid_fu_2584_p4;
wire   [20:0] tmp_31_mid_fu_2600_p4;
wire   [20:0] storemerge_mid189_fu_2616_p3;
wire   [20:0] tmp_1_mid1_fu_2629_p4;
wire   [20:0] select_ln126_3_fu_2130_p3;
wire   [20:0] tmp_3_mid1_fu_2646_p4;
wire   [20:0] select_ln126_4_fu_2146_p3;
wire   [20:0] tmp_5_mid1_fu_2663_p4;
wire   [20:0] select_ln126_5_fu_2162_p3;
wire   [20:0] tmp_7_mid1_fu_2680_p4;
wire   [20:0] select_ln126_6_fu_2178_p3;
wire   [20:0] tmp_9_mid1_fu_2697_p4;
wire   [20:0] select_ln126_7_fu_2194_p3;
wire   [20:0] tmp_mid1_fu_2714_p4;
wire   [20:0] select_ln126_8_fu_2210_p3;
wire   [20:0] tmp_2_mid1_fu_2731_p4;
wire   [20:0] select_ln126_9_fu_2226_p3;
wire   [20:0] tmp_4_mid1_fu_2748_p4;
wire   [20:0] select_ln126_10_fu_2242_p3;
wire   [20:0] tmp_6_mid1_fu_2765_p4;
wire   [20:0] select_ln126_11_fu_2258_p3;
wire   [20:0] tmp_8_mid1_fu_2782_p4;
wire   [20:0] select_ln126_12_fu_2274_p3;
wire   [20:0] tmp_10_mid1_fu_2799_p4;
wire   [20:0] select_ln126_13_fu_2290_p3;
wire   [20:0] tmp_11_mid1_fu_2816_p4;
wire   [20:0] select_ln126_14_fu_2306_p3;
wire   [20:0] tmp_12_mid1_fu_2833_p4;
wire   [20:0] select_ln126_15_fu_2322_p3;
wire   [20:0] tmp_13_mid1_fu_2850_p4;
wire   [20:0] select_ln126_16_fu_2338_p3;
wire   [20:0] tmp_14_mid1_fu_2867_p4;
wire   [20:0] select_ln126_17_fu_2354_p3;
wire   [16:0] tmp_15_mid1_fu_2884_p4;
wire   [16:0] select_ln126_18_fu_2370_p3;
wire   [20:0] trunc_ln127_1_fu_2905_p1;
wire   [20:0] trunc_ln127_2_fu_2909_p1;
wire   [20:0] trunc_ln127_fu_2901_p1;
wire   [20:0] select_ln126_35_fu_2913_p3;
wire   [20:0] tmp_17_mid1_fu_2927_p4;
wire   [20:0] select_ln126_19_fu_2386_p3;
wire   [20:0] tmp_18_mid1_fu_2944_p4;
wire   [20:0] select_ln126_20_fu_2402_p3;
wire   [20:0] tmp_19_mid1_fu_2961_p4;
wire   [20:0] select_ln126_21_fu_2418_p3;
wire   [20:0] tmp_20_mid1_fu_2978_p4;
wire   [20:0] select_ln126_22_fu_2434_p3;
wire   [20:0] tmp_21_mid1_fu_2995_p4;
wire   [20:0] select_ln126_23_fu_2450_p3;
wire   [20:0] tmp_22_mid1_fu_3012_p4;
wire   [20:0] select_ln126_24_fu_2466_p3;
wire   [20:0] tmp_23_mid1_fu_3029_p4;
wire   [20:0] select_ln126_25_fu_2482_p3;
wire   [20:0] tmp_24_mid1_fu_3046_p4;
wire   [20:0] select_ln126_26_fu_2498_p3;
wire   [20:0] tmp_25_mid1_fu_3063_p4;
wire   [20:0] select_ln126_27_fu_2514_p3;
wire   [20:0] tmp_26_mid1_fu_3080_p4;
wire   [20:0] select_ln126_28_fu_2530_p3;
wire   [20:0] tmp_27_mid1_fu_3097_p4;
wire   [20:0] select_ln126_29_fu_2546_p3;
wire   [20:0] tmp_28_mid1_fu_3114_p4;
wire   [20:0] select_ln126_30_fu_2562_p3;
wire   [20:0] tmp_29_mid1_fu_3131_p4;
wire   [20:0] select_ln126_31_fu_2578_p3;
wire   [20:0] tmp_30_mid1_fu_3148_p4;
wire   [20:0] select_ln126_32_fu_2594_p3;
wire   [330:0] select_ln126_33_fu_2610_p3;
wire   [20:0] tmp_31_mid1_fu_3165_p4;
wire   [20:0] storemerge_mid1_fu_3181_p3;
wire   [20:0] select_ln126_34_fu_2623_p3;
wire   [20:0] select_ln127_32_fu_3158_p3;
wire   [20:0] select_ln127_31_fu_3141_p3;
wire   [20:0] select_ln127_30_fu_3124_p3;
wire   [20:0] select_ln127_29_fu_3107_p3;
wire   [20:0] select_ln127_28_fu_3090_p3;
wire   [20:0] select_ln127_27_fu_3073_p3;
wire   [20:0] select_ln127_26_fu_3056_p3;
wire   [20:0] select_ln127_25_fu_3039_p3;
wire   [20:0] select_ln127_24_fu_3022_p3;
wire   [20:0] select_ln127_23_fu_3005_p3;
wire   [20:0] select_ln127_22_fu_2988_p3;
wire   [20:0] select_ln127_21_fu_2971_p3;
wire   [20:0] select_ln127_20_fu_2954_p3;
wire   [20:0] select_ln127_19_fu_2937_p3;
wire   [20:0] select_ln127_18_fu_2920_p3;
wire   [314:0] tmp_32_fu_3196_p16;
wire   [16:0] select_ln127_17_fu_2894_p3;
wire   [20:0] select_ln127_16_fu_2877_p3;
wire   [20:0] select_ln127_15_fu_2860_p3;
wire   [20:0] select_ln127_14_fu_2843_p3;
wire   [20:0] select_ln127_13_fu_2826_p3;
wire   [20:0] select_ln127_12_fu_2809_p3;
wire   [20:0] select_ln127_11_fu_2792_p3;
wire   [20:0] select_ln127_10_fu_2775_p3;
wire   [20:0] select_ln127_9_fu_2758_p3;
wire   [20:0] select_ln127_8_fu_2741_p3;
wire   [20:0] select_ln127_7_fu_2724_p3;
wire   [20:0] select_ln127_6_fu_2707_p3;
wire   [20:0] select_ln127_5_fu_2690_p3;
wire   [20:0] select_ln127_4_fu_2673_p3;
wire   [20:0] select_ln127_3_fu_2656_p3;
wire   [20:0] select_ln127_2_fu_2639_p3;
wire   [20:0] select_ln127_34_fu_3189_p3;
wire   [314:0] empty_38_fu_3230_p3;
wire  signed [7:0] trunc_ln215_fu_3592_p1;
wire  signed [7:0] tmp_36_fu_3600_p4;
wire  signed [7:0] tmp_37_fu_3614_p4;
wire  signed [7:0] tmp_38_fu_3628_p4;
wire  signed [7:0] tmp_39_fu_3642_p4;
wire  signed [7:0] tmp_40_fu_3656_p4;
wire  signed [7:0] tmp_42_fu_3680_p4;
wire  signed [7:0] grp_fu_3697_p1;
wire  signed [7:0] tmp_43_fu_3703_p4;
wire   [7:0] tmp_44_fu_3720_p4;
wire  signed [7:0] grp_fu_3737_p0;
wire  signed [7:0] grp_fu_3737_p1;
wire  signed [7:0] tmp_45_fu_3743_p4;
wire  signed [7:0] tmp_46_fu_3760_p4;
wire  signed [7:0] grp_fu_3777_p1;
wire  signed [7:0] tmp_47_fu_3783_p4;
wire  signed [7:0] tmp_49_fu_3810_p4;
wire  signed [7:0] grp_fu_3827_p1;
wire   [7:0] tmp_50_fu_3833_p4;
wire  signed [7:0] tmp_51_fu_3850_p4;
wire  signed [7:0] tmp_53_fu_3864_p4;
wire  signed [7:0] tmp_54_fu_3878_p4;
wire  signed [7:0] tmp_55_fu_3892_p4;
wire  signed [7:0] tmp_56_fu_3906_p4;
wire  signed [7:0] tmp_57_fu_3920_p4;
wire  signed [7:0] tmp_59_fu_3944_p4;
wire  signed [7:0] grp_fu_3958_p1;
wire  signed [7:0] tmp_60_fu_3964_p4;
wire   [7:0] tmp_61_fu_3978_p4;
wire  signed [7:0] grp_fu_3992_p0;
wire  signed [7:0] grp_fu_3992_p1;
wire  signed [7:0] tmp_62_fu_3998_p4;
wire  signed [7:0] tmp_63_fu_4012_p4;
wire  signed [7:0] grp_fu_4026_p1;
wire  signed [7:0] tmp_64_fu_4032_p4;
wire  signed [7:0] tmp_66_fu_4056_p4;
wire  signed [7:0] grp_fu_4070_p1;
wire   [7:0] tmp_67_fu_4076_p4;
wire  signed [7:0] tmp_68_fu_4090_p4;
wire  signed [7:0] tmp_70_fu_4104_p4;
wire  signed [7:0] tmp_71_fu_4118_p4;
wire  signed [7:0] tmp_72_fu_4132_p4;
wire  signed [7:0] tmp_73_fu_4146_p4;
wire  signed [7:0] tmp_74_fu_4160_p4;
wire  signed [7:0] tmp_76_fu_4184_p4;
wire  signed [7:0] grp_fu_4198_p1;
wire  signed [7:0] tmp_77_fu_4204_p4;
wire   [7:0] tmp_78_fu_4218_p4;
wire  signed [7:0] grp_fu_4232_p0;
wire  signed [7:0] grp_fu_4232_p1;
wire  signed [7:0] tmp_79_fu_4238_p4;
wire  signed [7:0] tmp_80_fu_4252_p4;
wire  signed [7:0] grp_fu_4266_p1;
wire  signed [7:0] tmp_81_fu_4272_p4;
wire  signed [7:0] tmp_83_fu_4296_p4;
wire  signed [7:0] grp_fu_4310_p1;
wire   [7:0] tmp_84_fu_4316_p4;
wire  signed [7:0] tmp_85_fu_4330_p4;
wire  signed [7:0] tmp_87_fu_4344_p4;
wire  signed [7:0] tmp_88_fu_4358_p4;
wire  signed [7:0] tmp_89_fu_4372_p4;
wire  signed [7:0] tmp_90_fu_4386_p4;
wire  signed [7:0] tmp_91_fu_4400_p4;
wire  signed [7:0] tmp_93_fu_4424_p4;
wire  signed [7:0] grp_fu_4438_p1;
wire  signed [7:0] tmp_94_fu_4444_p4;
wire   [7:0] tmp_95_fu_4458_p4;
wire  signed [7:0] grp_fu_4472_p0;
wire  signed [7:0] grp_fu_4472_p1;
wire  signed [7:0] tmp_96_fu_4478_p4;
wire  signed [7:0] tmp_97_fu_4492_p4;
wire  signed [7:0] grp_fu_4506_p1;
wire  signed [7:0] tmp_98_fu_4512_p4;
wire  signed [7:0] tmp_100_fu_4536_p4;
wire  signed [7:0] grp_fu_4550_p1;
wire   [7:0] tmp_101_fu_4556_p4;
wire  signed [7:0] tmp_102_fu_4570_p4;
wire  signed [7:0] tmp_104_fu_4584_p4;
wire  signed [7:0] tmp_105_fu_4598_p4;
wire  signed [7:0] tmp_106_fu_4612_p4;
wire  signed [7:0] tmp_107_fu_4626_p4;
wire  signed [7:0] tmp_108_fu_4640_p4;
wire  signed [7:0] tmp_110_fu_4664_p4;
wire  signed [7:0] grp_fu_4678_p1;
wire  signed [7:0] tmp_111_fu_4684_p4;
wire   [7:0] tmp_112_fu_4698_p4;
wire  signed [7:0] grp_fu_4712_p0;
wire  signed [7:0] grp_fu_4712_p1;
wire  signed [7:0] tmp_113_fu_4718_p4;
wire  signed [7:0] tmp_114_fu_4732_p4;
wire  signed [7:0] grp_fu_4746_p1;
wire  signed [7:0] tmp_115_fu_4752_p4;
wire  signed [7:0] tmp_117_fu_4776_p4;
wire  signed [7:0] grp_fu_4790_p1;
wire   [7:0] tmp_118_fu_4796_p4;
wire  signed [7:0] tmp_119_fu_4810_p4;
wire  signed [7:0] tmp_121_fu_4824_p4;
wire  signed [7:0] tmp_122_fu_4838_p4;
wire  signed [7:0] tmp_123_fu_4852_p4;
wire  signed [7:0] tmp_124_fu_4866_p4;
wire  signed [7:0] tmp_125_fu_4880_p4;
wire  signed [7:0] tmp_127_fu_4904_p4;
wire  signed [7:0] grp_fu_4918_p1;
wire  signed [7:0] tmp_128_fu_4924_p4;
wire   [7:0] tmp_129_fu_4938_p4;
wire  signed [7:0] grp_fu_4952_p0;
wire  signed [7:0] grp_fu_4952_p1;
wire  signed [7:0] tmp_130_fu_4958_p4;
wire  signed [7:0] tmp_131_fu_4972_p4;
wire  signed [7:0] grp_fu_4986_p1;
wire  signed [7:0] tmp_132_fu_4992_p4;
wire  signed [7:0] tmp_134_fu_5016_p4;
wire  signed [7:0] grp_fu_5030_p1;
wire   [7:0] tmp_135_fu_5036_p4;
wire  signed [7:0] tmp_136_fu_5050_p4;
wire  signed [7:0] tmp_138_fu_5064_p4;
wire  signed [7:0] tmp_139_fu_5078_p4;
wire  signed [7:0] tmp_140_fu_5092_p4;
wire  signed [7:0] tmp_141_fu_5106_p4;
wire  signed [7:0] tmp_142_fu_5120_p4;
wire  signed [7:0] tmp_144_fu_5144_p4;
wire  signed [7:0] grp_fu_5158_p1;
wire  signed [7:0] tmp_145_fu_5164_p4;
wire   [7:0] tmp_146_fu_5178_p4;
wire  signed [7:0] grp_fu_5192_p0;
wire  signed [7:0] grp_fu_5192_p1;
wire  signed [7:0] tmp_147_fu_5198_p4;
wire  signed [7:0] tmp_148_fu_5212_p4;
wire  signed [7:0] grp_fu_5226_p1;
wire  signed [7:0] tmp_149_fu_5232_p4;
wire  signed [7:0] tmp_151_fu_5256_p4;
wire  signed [7:0] grp_fu_5270_p1;
wire   [7:0] tmp_152_fu_5276_p4;
wire  signed [7:0] tmp_153_fu_5290_p4;
wire  signed [7:0] tmp_155_fu_5304_p4;
wire  signed [7:0] tmp_156_fu_5318_p4;
wire  signed [7:0] tmp_157_fu_5332_p4;
wire  signed [7:0] tmp_158_fu_5346_p4;
wire  signed [7:0] tmp_159_fu_5360_p4;
wire  signed [7:0] tmp_161_fu_5384_p4;
wire  signed [7:0] grp_fu_5398_p1;
wire  signed [7:0] tmp_162_fu_5404_p4;
wire   [7:0] tmp_163_fu_5418_p4;
wire  signed [7:0] grp_fu_5432_p0;
wire  signed [7:0] grp_fu_5432_p1;
wire  signed [7:0] tmp_164_fu_5438_p4;
wire  signed [7:0] tmp_165_fu_5452_p4;
wire  signed [7:0] grp_fu_5466_p1;
wire  signed [7:0] tmp_166_fu_5472_p4;
wire  signed [7:0] tmp_168_fu_5496_p4;
wire  signed [7:0] grp_fu_5510_p1;
wire   [7:0] tmp_169_fu_5516_p4;
wire  signed [7:0] tmp_170_fu_5530_p4;
wire  signed [7:0] tmp_172_fu_5544_p4;
wire  signed [7:0] tmp_173_fu_5558_p4;
wire  signed [7:0] tmp_174_fu_5572_p4;
wire  signed [7:0] tmp_175_fu_5586_p4;
wire  signed [7:0] tmp_176_fu_5600_p4;
wire  signed [7:0] tmp_178_fu_5624_p4;
wire  signed [7:0] grp_fu_5638_p1;
wire  signed [7:0] tmp_179_fu_5644_p4;
wire   [7:0] tmp_180_fu_5658_p4;
wire  signed [7:0] grp_fu_5672_p0;
wire  signed [7:0] grp_fu_5672_p1;
wire  signed [7:0] tmp_181_fu_5678_p4;
wire  signed [7:0] tmp_182_fu_5692_p4;
wire  signed [7:0] grp_fu_5706_p1;
wire  signed [7:0] tmp_183_fu_5712_p4;
wire  signed [7:0] tmp_185_fu_5736_p4;
wire  signed [7:0] grp_fu_5750_p1;
wire   [7:0] tmp_186_fu_5756_p4;
wire  signed [7:0] tmp_187_fu_5770_p4;
wire  signed [7:0] tmp_189_fu_5784_p4;
wire  signed [7:0] tmp_190_fu_5798_p4;
wire  signed [7:0] tmp_191_fu_5812_p4;
wire  signed [7:0] tmp_192_fu_5826_p4;
wire  signed [7:0] tmp_193_fu_5840_p4;
wire  signed [7:0] tmp_195_fu_5864_p4;
wire  signed [7:0] grp_fu_5878_p1;
wire  signed [7:0] tmp_196_fu_5884_p4;
wire   [7:0] tmp_197_fu_5898_p4;
wire  signed [7:0] grp_fu_5912_p0;
wire  signed [7:0] grp_fu_5912_p1;
wire  signed [7:0] tmp_198_fu_5918_p4;
wire  signed [7:0] tmp_199_fu_5932_p4;
wire  signed [7:0] grp_fu_5946_p1;
wire  signed [7:0] tmp_200_fu_5952_p4;
wire  signed [7:0] tmp_202_fu_5976_p4;
wire  signed [7:0] grp_fu_5990_p1;
wire   [7:0] tmp_203_fu_5996_p4;
wire  signed [7:0] tmp_206_fu_6020_p4;
wire  signed [7:0] tmp_207_fu_6034_p4;
wire  signed [7:0] tmp_208_fu_6048_p4;
wire  signed [7:0] tmp_209_fu_6062_p4;
wire  signed [7:0] tmp_210_fu_6076_p4;
wire  signed [7:0] tmp_212_fu_6100_p4;
wire  signed [7:0] grp_fu_6114_p1;
wire  signed [7:0] tmp_213_fu_6120_p4;
wire  signed [7:0] tmp_214_fu_6134_p4;
wire  signed [7:0] grp_fu_6148_p1;
wire  signed [7:0] tmp_215_fu_6154_p4;
wire  signed [7:0] tmp_216_fu_6168_p4;
wire  signed [7:0] grp_fu_6182_p1;
wire  signed [7:0] tmp_217_fu_6188_p4;
wire  signed [7:0] tmp_219_fu_6212_p4;
wire  signed [7:0] grp_fu_6226_p1;
wire   [7:0] tmp_220_fu_6232_p4;
wire  signed [7:0] tmp_227_fu_6296_p4;
wire  signed [7:0] tmp_229_fu_6320_p4;
wire  signed [7:0] grp_fu_6334_p1;
wire  signed [7:0] tmp_230_fu_6340_p4;
wire  signed [7:0] tmp_231_fu_6354_p4;
wire  signed [7:0] grp_fu_6368_p1;
wire  signed [7:0] tmp_232_fu_6374_p4;
wire  signed [7:0] tmp_233_fu_6388_p4;
wire  signed [7:0] grp_fu_6402_p1;
wire  signed [7:0] tmp_234_fu_6408_p4;
wire  signed [7:0] tmp_236_fu_6432_p4;
wire  signed [7:0] grp_fu_6446_p1;
wire   [7:0] tmp_237_fu_6452_p4;
wire  signed [7:0] tmp_244_fu_6516_p4;
wire  signed [7:0] tmp_246_fu_6540_p4;
wire  signed [7:0] grp_fu_6554_p1;
wire  signed [7:0] tmp_247_fu_6560_p4;
wire  signed [7:0] tmp_248_fu_6574_p4;
wire  signed [7:0] grp_fu_6588_p1;
wire  signed [7:0] tmp_249_fu_6594_p4;
wire  signed [7:0] tmp_250_fu_6608_p4;
wire  signed [7:0] grp_fu_6622_p1;
wire  signed [7:0] tmp_251_fu_6628_p4;
wire  signed [7:0] tmp_253_fu_6652_p4;
wire  signed [7:0] grp_fu_6666_p1;
wire   [7:0] tmp_254_fu_6672_p4;
wire  signed [7:0] tmp_261_fu_6736_p4;
wire  signed [7:0] tmp_263_fu_6760_p4;
wire  signed [7:0] grp_fu_6774_p1;
wire  signed [7:0] tmp_264_fu_6780_p4;
wire  signed [7:0] tmp_265_fu_6794_p4;
wire  signed [7:0] grp_fu_6808_p1;
wire  signed [7:0] tmp_266_fu_6814_p4;
wire  signed [7:0] tmp_267_fu_6828_p4;
wire  signed [7:0] grp_fu_6842_p1;
wire  signed [7:0] tmp_268_fu_6848_p4;
wire  signed [7:0] tmp_270_fu_6872_p4;
wire  signed [7:0] grp_fu_6886_p1;
wire   [7:0] tmp_271_fu_6892_p4;
wire  signed [7:0] tmp_278_fu_6956_p4;
wire  signed [7:0] tmp_280_fu_6980_p4;
wire  signed [7:0] grp_fu_6994_p1;
wire  signed [7:0] tmp_281_fu_7000_p4;
wire  signed [7:0] tmp_282_fu_7014_p4;
wire  signed [7:0] grp_fu_7028_p1;
wire  signed [7:0] tmp_283_fu_7034_p4;
wire  signed [7:0] tmp_284_fu_7048_p4;
wire  signed [7:0] grp_fu_7062_p1;
wire  signed [7:0] tmp_285_fu_7068_p4;
wire  signed [7:0] tmp_287_fu_7092_p4;
wire  signed [7:0] grp_fu_7106_p1;
wire   [7:0] tmp_288_fu_7112_p4;
wire  signed [7:0] tmp_295_fu_7176_p4;
wire  signed [7:0] tmp_297_fu_7200_p4;
wire  signed [7:0] grp_fu_7214_p1;
wire  signed [7:0] tmp_298_fu_7220_p4;
wire  signed [7:0] tmp_299_fu_7234_p4;
wire  signed [7:0] grp_fu_7248_p1;
wire  signed [7:0] tmp_300_fu_7254_p4;
wire  signed [7:0] tmp_301_fu_7268_p4;
wire  signed [7:0] grp_fu_7282_p1;
wire  signed [7:0] tmp_302_fu_7288_p4;
wire  signed [7:0] tmp_304_fu_7312_p4;
wire  signed [7:0] grp_fu_7326_p1;
wire   [7:0] tmp_305_fu_7332_p4;
wire  signed [7:0] grp_fu_7355_p1;
wire  signed [7:0] grp_fu_7367_p1;
wire  signed [7:0] grp_fu_7376_p1;
wire  signed [7:0] grp_fu_7385_p0;
wire  signed [7:0] grp_fu_7385_p1;
wire  signed [7:0] grp_fu_7394_p1;
wire  signed [7:0] grp_fu_7400_p1;
wire  signed [7:0] grp_fu_7406_p1;
wire  signed [7:0] grp_fu_7412_p0;
wire  signed [7:0] grp_fu_7412_p1;
wire  signed [7:0] grp_fu_7418_p1;
wire  signed [7:0] grp_fu_7424_p1;
wire  signed [7:0] grp_fu_7430_p1;
wire  signed [7:0] grp_fu_7436_p0;
wire  signed [7:0] grp_fu_7436_p1;
wire  signed [7:0] grp_fu_7442_p1;
wire  signed [7:0] grp_fu_7448_p1;
wire  signed [7:0] grp_fu_7454_p1;
wire  signed [7:0] grp_fu_7460_p0;
wire  signed [7:0] grp_fu_7460_p1;
wire  signed [7:0] grp_fu_7466_p1;
wire  signed [7:0] grp_fu_7472_p1;
wire  signed [7:0] grp_fu_7478_p1;
wire  signed [7:0] grp_fu_7484_p0;
wire  signed [7:0] grp_fu_7484_p1;
wire  signed [7:0] grp_fu_7490_p1;
wire  signed [7:0] grp_fu_7496_p1;
wire  signed [7:0] grp_fu_7502_p1;
wire  signed [7:0] grp_fu_7508_p0;
wire  signed [7:0] grp_fu_7508_p1;
wire  signed [7:0] grp_fu_7514_p1;
wire  signed [7:0] grp_fu_7520_p1;
wire  signed [7:0] grp_fu_7526_p1;
wire  signed [7:0] grp_fu_7532_p0;
wire  signed [7:0] grp_fu_7532_p1;
wire  signed [7:0] grp_fu_7538_p1;
wire  signed [7:0] grp_fu_7544_p1;
wire  signed [7:0] grp_fu_7550_p1;
wire  signed [7:0] grp_fu_7556_p0;
wire  signed [7:0] grp_fu_7556_p1;
wire  signed [7:0] grp_fu_7562_p1;
wire  signed [7:0] grp_fu_7568_p1;
wire  signed [7:0] grp_fu_7574_p1;
wire  signed [7:0] grp_fu_7580_p0;
wire  signed [7:0] grp_fu_7580_p1;
wire  signed [7:0] grp_fu_7586_p1;
wire  signed [7:0] grp_fu_7592_p1;
wire  signed [7:0] grp_fu_7598_p1;
wire  signed [7:0] grp_fu_7604_p0;
wire  signed [7:0] grp_fu_7604_p1;
wire  signed [7:0] grp_fu_7610_p1;
wire  signed [7:0] grp_fu_7616_p1;
wire  signed [7:0] grp_fu_7622_p1;
wire  signed [7:0] grp_fu_7628_p1;
wire  signed [7:0] grp_fu_7634_p1;
wire  signed [7:0] grp_fu_7640_p1;
wire  signed [7:0] grp_fu_7646_p1;
wire  signed [7:0] grp_fu_7652_p1;
wire  signed [7:0] grp_fu_7661_p0;
wire  signed [7:0] grp_fu_7661_p1;
wire  signed [7:0] grp_fu_7672_p0;
wire  signed [7:0] grp_fu_7672_p1;
wire  signed [7:0] grp_fu_7683_p0;
wire  signed [7:0] grp_fu_7683_p1;
wire  signed [7:0] grp_fu_7700_p0;
wire  signed [7:0] grp_fu_7700_p1;
wire  signed [7:0] grp_fu_7705_p0;
wire  signed [7:0] grp_fu_7705_p1;
wire  signed [7:0] grp_fu_7710_p0;
wire  signed [7:0] grp_fu_7710_p1;
wire  signed [7:0] grp_fu_7721_p0;
wire  signed [7:0] grp_fu_7721_p1;
wire  signed [7:0] grp_fu_7726_p0;
wire  signed [7:0] grp_fu_7726_p1;
wire  signed [7:0] grp_fu_7731_p0;
wire  signed [7:0] grp_fu_7731_p1;
wire  signed [7:0] grp_fu_7742_p0;
wire  signed [7:0] grp_fu_7742_p1;
wire  signed [7:0] grp_fu_7747_p0;
wire  signed [7:0] grp_fu_7747_p1;
wire  signed [7:0] grp_fu_7752_p0;
wire  signed [7:0] grp_fu_7752_p1;
wire  signed [7:0] grp_fu_7763_p0;
wire  signed [7:0] grp_fu_7763_p1;
wire  signed [7:0] grp_fu_7768_p0;
wire  signed [7:0] grp_fu_7768_p1;
wire  signed [7:0] grp_fu_7773_p0;
wire  signed [7:0] grp_fu_7773_p1;
wire  signed [7:0] grp_fu_7784_p0;
wire  signed [7:0] grp_fu_7784_p1;
wire  signed [7:0] grp_fu_7789_p0;
wire  signed [7:0] grp_fu_7789_p1;
wire  signed [7:0] grp_fu_7794_p0;
wire  signed [7:0] grp_fu_7794_p1;
wire  signed [7:0] grp_fu_7805_p0;
wire  signed [7:0] grp_fu_7805_p1;
wire  signed [7:0] grp_fu_7810_p0;
wire  signed [7:0] grp_fu_7810_p1;
wire  signed [7:0] grp_fu_7815_p0;
wire  signed [7:0] grp_fu_7815_p1;
wire  signed [7:0] grp_fu_7826_p0;
wire  signed [7:0] grp_fu_7826_p1;
wire  signed [7:0] grp_fu_7831_p0;
wire  signed [7:0] grp_fu_7831_p1;
wire  signed [7:0] grp_fu_7836_p0;
wire  signed [7:0] grp_fu_7836_p1;
wire  signed [7:0] grp_fu_7847_p0;
wire  signed [7:0] grp_fu_7847_p1;
wire  signed [7:0] grp_fu_7852_p0;
wire  signed [7:0] grp_fu_7852_p1;
wire  signed [7:0] grp_fu_7857_p0;
wire  signed [7:0] grp_fu_7857_p1;
wire  signed [7:0] grp_fu_7868_p0;
wire  signed [7:0] grp_fu_7868_p1;
wire  signed [7:0] grp_fu_7873_p0;
wire  signed [7:0] grp_fu_7873_p1;
wire  signed [7:0] grp_fu_7878_p0;
wire  signed [7:0] grp_fu_7878_p1;
wire  signed [7:0] grp_fu_7892_p0;
wire  signed [7:0] grp_fu_7892_p1;
wire  signed [7:0] grp_fu_7897_p0;
wire  signed [7:0] grp_fu_7897_p1;
wire  signed [7:0] grp_fu_7902_p0;
wire  signed [7:0] grp_fu_7902_p1;
wire  signed [7:0] grp_fu_7919_p0;
wire  signed [7:0] grp_fu_7919_p1;
wire  signed [7:0] grp_fu_7931_p0;
wire  signed [7:0] grp_fu_7931_p1;
wire  signed [7:0] grp_fu_7940_p0;
wire  signed [7:0] grp_fu_7940_p1;
wire  signed [7:0] grp_fu_7957_p0;
wire  signed [7:0] grp_fu_7957_p1;
wire  signed [7:0] grp_fu_7969_p0;
wire  signed [7:0] grp_fu_7969_p1;
wire  signed [7:0] grp_fu_7978_p0;
wire  signed [7:0] grp_fu_7978_p1;
wire  signed [7:0] grp_fu_7995_p0;
wire  signed [7:0] grp_fu_7995_p1;
wire  signed [7:0] grp_fu_8007_p0;
wire  signed [7:0] grp_fu_8007_p1;
wire  signed [7:0] grp_fu_8016_p0;
wire  signed [7:0] grp_fu_8016_p1;
wire  signed [7:0] grp_fu_8033_p0;
wire  signed [7:0] grp_fu_8033_p1;
wire  signed [7:0] grp_fu_8045_p0;
wire  signed [7:0] grp_fu_8045_p1;
wire  signed [7:0] grp_fu_8054_p0;
wire  signed [7:0] grp_fu_8054_p1;
wire  signed [7:0] grp_fu_8071_p0;
wire  signed [7:0] grp_fu_8071_p1;
wire  signed [7:0] grp_fu_8083_p0;
wire  signed [7:0] grp_fu_8083_p1;
wire  signed [7:0] grp_fu_8092_p0;
wire  signed [7:0] grp_fu_8092_p1;
wire  signed [7:0] grp_fu_8109_p0;
wire  signed [7:0] grp_fu_8109_p1;
wire  signed [7:0] grp_fu_8123_p0;
wire  signed [7:0] grp_fu_8123_p1;
wire  signed [7:0] grp_fu_8134_p0;
wire  signed [7:0] grp_fu_8134_p1;
wire  signed [7:0] grp_fu_8139_p0;
wire  signed [7:0] grp_fu_8139_p1;
wire  signed [7:0] grp_fu_8144_p0;
wire  signed [7:0] grp_fu_8144_p1;
wire  signed [7:0] grp_fu_8149_p0;
wire  signed [7:0] grp_fu_8149_p1;
wire  signed [7:0] grp_fu_8154_p0;
wire  signed [7:0] grp_fu_8154_p1;
wire  signed [7:0] grp_fu_8159_p0;
wire  signed [7:0] grp_fu_8159_p1;
wire  signed [7:0] grp_fu_8164_p0;
wire  signed [7:0] grp_fu_8164_p1;
wire  signed [7:0] grp_fu_8169_p0;
wire  signed [7:0] grp_fu_8169_p1;
wire  signed [7:0] grp_fu_8174_p0;
wire  signed [7:0] grp_fu_8174_p1;
wire  signed [7:0] grp_fu_8179_p0;
wire  signed [7:0] grp_fu_8179_p1;
wire  signed [7:0] grp_fu_8184_p0;
wire  signed [7:0] grp_fu_8184_p1;
wire  signed [7:0] grp_fu_8189_p0;
wire  signed [7:0] grp_fu_8189_p1;
wire  signed [7:0] grp_fu_8194_p0;
wire  signed [7:0] grp_fu_8194_p1;
wire  signed [7:0] grp_fu_8199_p0;
wire  signed [7:0] grp_fu_8199_p1;
wire  signed [7:0] grp_fu_8204_p0;
wire  signed [7:0] grp_fu_8204_p1;
wire  signed [7:0] grp_fu_8209_p0;
wire  signed [7:0] grp_fu_8209_p1;
wire  signed [7:0] grp_fu_8214_p0;
wire  signed [7:0] grp_fu_8214_p1;
wire  signed [7:0] grp_fu_8219_p0;
wire  signed [7:0] grp_fu_8219_p1;
wire  signed [7:0] grp_fu_8224_p0;
wire  signed [7:0] grp_fu_8224_p1;
wire  signed [7:0] grp_fu_8229_p0;
wire  signed [7:0] grp_fu_8229_p1;
wire  signed [7:0] grp_fu_8234_p0;
wire  signed [7:0] grp_fu_8234_p1;
wire  signed [7:0] grp_fu_8239_p0;
wire  signed [7:0] grp_fu_8239_p1;
wire  signed [7:0] grp_fu_8244_p0;
wire  signed [7:0] grp_fu_8244_p1;
wire  signed [7:0] grp_fu_8249_p0;
wire  signed [7:0] grp_fu_8249_p1;
wire  signed [7:0] grp_fu_8254_p0;
wire  signed [7:0] grp_fu_8254_p1;
wire  signed [7:0] grp_fu_8259_p0;
wire  signed [7:0] grp_fu_8259_p1;
wire  signed [7:0] grp_fu_8264_p0;
wire  signed [7:0] grp_fu_8264_p1;
wire  signed [7:0] grp_fu_8269_p0;
wire  signed [7:0] grp_fu_8269_p1;
wire  signed [7:0] grp_fu_8274_p0;
wire  signed [7:0] grp_fu_8274_p1;
wire  signed [7:0] grp_fu_8279_p0;
wire  signed [7:0] grp_fu_8279_p1;
wire  signed [7:0] grp_fu_8283_p0;
wire  signed [7:0] grp_fu_8283_p1;
wire  signed [7:0] grp_fu_8288_p0;
wire  signed [7:0] grp_fu_8288_p1;
wire  signed [7:0] grp_fu_8293_p0;
wire  signed [7:0] grp_fu_8293_p1;
wire  signed [7:0] grp_fu_8298_p0;
wire  signed [7:0] grp_fu_8298_p1;
wire  signed [7:0] grp_fu_8303_p0;
wire  signed [7:0] grp_fu_8303_p1;
wire  signed [7:0] grp_fu_8308_p0;
wire  signed [7:0] grp_fu_8308_p1;
wire  signed [7:0] grp_fu_8312_p0;
wire  signed [7:0] grp_fu_8312_p1;
wire  signed [7:0] grp_fu_8317_p0;
wire  signed [7:0] grp_fu_8317_p1;
wire  signed [7:0] grp_fu_8322_p0;
wire  signed [7:0] grp_fu_8322_p1;
wire  signed [7:0] grp_fu_8327_p0;
wire  signed [7:0] grp_fu_8327_p1;
wire  signed [7:0] grp_fu_8332_p0;
wire  signed [7:0] grp_fu_8332_p1;
wire  signed [7:0] grp_fu_8337_p0;
wire  signed [7:0] grp_fu_8337_p1;
wire  signed [7:0] grp_fu_8341_p0;
wire  signed [7:0] grp_fu_8341_p1;
wire  signed [7:0] grp_fu_8346_p0;
wire  signed [7:0] grp_fu_8346_p1;
wire  signed [7:0] grp_fu_8351_p0;
wire  signed [7:0] grp_fu_8351_p1;
wire  signed [7:0] grp_fu_8356_p0;
wire  signed [7:0] grp_fu_8356_p1;
wire  signed [7:0] grp_fu_8361_p0;
wire  signed [7:0] grp_fu_8361_p1;
wire  signed [7:0] grp_fu_8366_p0;
wire  signed [7:0] grp_fu_8366_p1;
wire  signed [7:0] grp_fu_8370_p0;
wire  signed [7:0] grp_fu_8370_p1;
wire  signed [7:0] grp_fu_8375_p0;
wire  signed [7:0] grp_fu_8375_p1;
wire  signed [7:0] grp_fu_8380_p0;
wire  signed [7:0] grp_fu_8380_p1;
wire  signed [7:0] grp_fu_8385_p0;
wire  signed [7:0] grp_fu_8385_p1;
wire  signed [7:0] grp_fu_8390_p0;
wire  signed [7:0] grp_fu_8390_p1;
wire  signed [7:0] grp_fu_8395_p0;
wire  signed [7:0] grp_fu_8395_p1;
wire  signed [7:0] grp_fu_8399_p0;
wire  signed [7:0] grp_fu_8399_p1;
wire  signed [7:0] grp_fu_8404_p0;
wire  signed [7:0] grp_fu_8404_p1;
wire  signed [7:0] grp_fu_8409_p0;
wire  signed [7:0] grp_fu_8409_p1;
wire  signed [7:0] grp_fu_8414_p0;
wire  signed [7:0] grp_fu_8414_p1;
wire  signed [7:0] grp_fu_8419_p0;
wire  signed [7:0] grp_fu_8419_p1;
wire  signed [7:0] grp_fu_8424_p0;
wire  signed [7:0] grp_fu_8424_p1;
wire  signed [7:0] grp_fu_8428_p0;
wire  signed [7:0] grp_fu_8428_p1;
wire  signed [7:0] grp_fu_8433_p0;
wire  signed [7:0] grp_fu_8433_p1;
wire  signed [15:0] grp_fu_3697_p2;
wire  signed [15:0] grp_fu_3737_p2;
wire  signed [15:0] grp_fu_3777_p2;
wire  signed [15:0] grp_fu_3827_p2;
wire  signed [15:0] grp_fu_3958_p2;
wire  signed [15:0] grp_fu_3992_p2;
wire  signed [15:0] grp_fu_4026_p2;
wire  signed [15:0] grp_fu_4070_p2;
wire  signed [15:0] grp_fu_4198_p2;
wire  signed [15:0] grp_fu_4232_p2;
wire  signed [15:0] grp_fu_4266_p2;
wire  signed [15:0] grp_fu_4310_p2;
wire  signed [15:0] grp_fu_4438_p2;
wire  signed [15:0] grp_fu_4472_p2;
wire  signed [15:0] grp_fu_4506_p2;
wire  signed [15:0] grp_fu_4550_p2;
wire  signed [15:0] grp_fu_4678_p2;
wire  signed [15:0] grp_fu_4712_p2;
wire  signed [15:0] grp_fu_4746_p2;
wire  signed [15:0] grp_fu_4790_p2;
wire  signed [15:0] grp_fu_4918_p2;
wire  signed [15:0] grp_fu_4952_p2;
wire  signed [15:0] grp_fu_4986_p2;
wire  signed [15:0] grp_fu_5030_p2;
wire  signed [15:0] grp_fu_5158_p2;
wire  signed [15:0] grp_fu_5192_p2;
wire  signed [15:0] grp_fu_5226_p2;
wire  signed [15:0] grp_fu_5270_p2;
wire  signed [15:0] grp_fu_5398_p2;
wire  signed [15:0] grp_fu_5432_p2;
wire  signed [15:0] grp_fu_5466_p2;
wire  signed [15:0] grp_fu_5510_p2;
wire  signed [15:0] grp_fu_5638_p2;
wire  signed [15:0] grp_fu_5672_p2;
wire  signed [15:0] grp_fu_5706_p2;
wire  signed [15:0] grp_fu_5750_p2;
wire  signed [15:0] grp_fu_5878_p2;
wire  signed [15:0] grp_fu_5912_p2;
wire  signed [15:0] grp_fu_5946_p2;
wire  signed [15:0] grp_fu_5990_p2;
wire  signed [15:0] grp_fu_6114_p2;
wire  signed [15:0] grp_fu_6148_p2;
wire  signed [15:0] grp_fu_6182_p2;
wire  signed [15:0] grp_fu_6226_p2;
wire  signed [15:0] grp_fu_6334_p2;
wire  signed [15:0] grp_fu_6368_p2;
wire  signed [15:0] grp_fu_6402_p2;
wire  signed [15:0] grp_fu_6446_p2;
wire  signed [15:0] grp_fu_6554_p2;
wire  signed [15:0] grp_fu_6588_p2;
wire  signed [15:0] grp_fu_6622_p2;
wire  signed [15:0] grp_fu_6666_p2;
wire  signed [15:0] grp_fu_6774_p2;
wire  signed [15:0] grp_fu_6808_p2;
wire  signed [15:0] grp_fu_6842_p2;
wire  signed [15:0] grp_fu_6886_p2;
wire  signed [15:0] grp_fu_6994_p2;
wire  signed [15:0] grp_fu_7028_p2;
wire  signed [15:0] grp_fu_7062_p2;
wire  signed [15:0] grp_fu_7106_p2;
wire  signed [15:0] grp_fu_7214_p2;
wire  signed [15:0] grp_fu_7248_p2;
wire  signed [15:0] grp_fu_7282_p2;
wire  signed [15:0] grp_fu_7326_p2;
wire  signed [15:0] grp_fu_7355_p2;
wire  signed [15:0] grp_fu_7367_p2;
wire  signed [15:0] grp_fu_7376_p2;
wire  signed [15:0] grp_fu_7385_p2;
wire  signed [15:0] grp_fu_7394_p2;
wire  signed [15:0] grp_fu_7400_p2;
wire  signed [15:0] grp_fu_7406_p2;
wire  signed [15:0] grp_fu_7412_p2;
wire  signed [15:0] grp_fu_7418_p2;
wire  signed [15:0] grp_fu_7424_p2;
wire  signed [15:0] grp_fu_7430_p2;
wire  signed [15:0] grp_fu_7436_p2;
wire  signed [15:0] grp_fu_7442_p2;
wire  signed [15:0] grp_fu_7448_p2;
wire  signed [15:0] grp_fu_7454_p2;
wire  signed [15:0] grp_fu_7460_p2;
wire  signed [15:0] grp_fu_7466_p2;
wire  signed [15:0] grp_fu_7472_p2;
wire  signed [15:0] grp_fu_7478_p2;
wire  signed [15:0] grp_fu_7484_p2;
wire  signed [15:0] grp_fu_7490_p2;
wire  signed [15:0] grp_fu_7496_p2;
wire  signed [15:0] grp_fu_7502_p2;
wire  signed [15:0] grp_fu_7508_p2;
wire  signed [15:0] grp_fu_7514_p2;
wire  signed [15:0] grp_fu_7520_p2;
wire  signed [15:0] grp_fu_7526_p2;
wire  signed [15:0] grp_fu_7532_p2;
wire  signed [15:0] grp_fu_7538_p2;
wire  signed [15:0] grp_fu_7544_p2;
wire  signed [15:0] grp_fu_7550_p2;
wire  signed [15:0] grp_fu_7556_p2;
wire  signed [15:0] grp_fu_7562_p2;
wire  signed [15:0] grp_fu_7568_p2;
wire  signed [15:0] grp_fu_7574_p2;
wire  signed [15:0] grp_fu_7580_p2;
wire  signed [15:0] grp_fu_7586_p2;
wire  signed [15:0] grp_fu_7592_p2;
wire  signed [15:0] grp_fu_7598_p2;
wire  signed [15:0] grp_fu_7604_p2;
wire  signed [15:0] grp_fu_7610_p2;
wire  signed [15:0] grp_fu_7616_p2;
wire  signed [15:0] grp_fu_7622_p2;
wire  signed [15:0] grp_fu_7628_p2;
wire  signed [15:0] grp_fu_7634_p2;
wire  signed [15:0] grp_fu_7640_p2;
wire  signed [15:0] grp_fu_7646_p2;
wire  signed [15:0] grp_fu_7652_p2;
wire  signed [15:0] grp_fu_7661_p2;
wire  signed [15:0] grp_fu_7672_p2;
wire  signed [15:0] grp_fu_7683_p2;
wire  signed [15:0] grp_fu_7700_p2;
wire  signed [15:0] grp_fu_7705_p2;
wire  signed [15:0] grp_fu_7710_p2;
wire  signed [15:0] grp_fu_7721_p2;
wire  signed [15:0] grp_fu_7726_p2;
wire  signed [15:0] grp_fu_7731_p2;
wire  signed [15:0] grp_fu_7742_p2;
wire  signed [15:0] grp_fu_7747_p2;
wire  signed [15:0] grp_fu_7752_p2;
wire  signed [15:0] grp_fu_7763_p2;
wire  signed [15:0] grp_fu_7768_p2;
wire  signed [15:0] grp_fu_7773_p2;
wire  signed [15:0] grp_fu_7784_p2;
wire  signed [15:0] grp_fu_7789_p2;
wire  signed [15:0] grp_fu_7794_p2;
wire  signed [15:0] grp_fu_7805_p2;
wire  signed [15:0] grp_fu_7810_p2;
wire  signed [15:0] grp_fu_7815_p2;
wire  signed [15:0] grp_fu_7826_p2;
wire  signed [15:0] grp_fu_7831_p2;
wire  signed [15:0] grp_fu_7836_p2;
wire  signed [15:0] grp_fu_7847_p2;
wire  signed [15:0] grp_fu_7852_p2;
wire  signed [15:0] grp_fu_7857_p2;
wire  signed [15:0] grp_fu_7868_p2;
wire  signed [15:0] grp_fu_7873_p2;
wire  signed [15:0] grp_fu_7878_p2;
wire  signed [15:0] grp_fu_7892_p2;
wire  signed [15:0] grp_fu_7897_p2;
wire  signed [15:0] grp_fu_7902_p2;
wire  signed [15:0] grp_fu_7919_p2;
wire  signed [15:0] grp_fu_7931_p2;
wire  signed [15:0] grp_fu_7940_p2;
wire  signed [15:0] grp_fu_7957_p2;
wire  signed [15:0] grp_fu_7969_p2;
wire  signed [15:0] grp_fu_7978_p2;
wire  signed [15:0] grp_fu_7995_p2;
wire  signed [15:0] grp_fu_8007_p2;
wire  signed [15:0] grp_fu_8016_p2;
wire  signed [15:0] grp_fu_8033_p2;
wire  signed [15:0] grp_fu_8045_p2;
wire  signed [15:0] grp_fu_8054_p2;
wire  signed [15:0] grp_fu_8071_p2;
wire  signed [15:0] grp_fu_8083_p2;
wire  signed [15:0] grp_fu_8092_p2;
wire  signed [15:0] grp_fu_8109_p2;
wire  signed [15:0] grp_fu_8123_p2;
wire  signed [15:0] grp_fu_8134_p2;
wire  signed [15:0] grp_fu_8139_p2;
wire  signed [15:0] grp_fu_8144_p2;
wire  signed [15:0] grp_fu_8149_p2;
wire  signed [15:0] grp_fu_8154_p2;
wire  signed [15:0] grp_fu_8159_p2;
wire  signed [15:0] grp_fu_8164_p2;
wire  signed [15:0] grp_fu_8169_p2;
wire  signed [15:0] grp_fu_8174_p2;
wire  signed [15:0] grp_fu_8179_p2;
wire  signed [15:0] grp_fu_8184_p2;
wire  signed [15:0] grp_fu_8189_p2;
wire  signed [15:0] grp_fu_8194_p2;
wire  signed [15:0] grp_fu_8199_p2;
wire  signed [15:0] grp_fu_8204_p2;
wire  signed [15:0] grp_fu_8209_p2;
wire  signed [15:0] grp_fu_8214_p2;
wire  signed [15:0] grp_fu_8219_p2;
wire  signed [15:0] grp_fu_8224_p2;
wire  signed [15:0] grp_fu_8229_p2;
wire  signed [15:0] grp_fu_8234_p2;
wire  signed [15:0] grp_fu_8239_p2;
wire  signed [15:0] grp_fu_8244_p2;
wire  signed [15:0] grp_fu_8249_p2;
wire  signed [15:0] grp_fu_8254_p2;
wire  signed [15:0] grp_fu_8259_p2;
wire  signed [15:0] grp_fu_8264_p2;
wire  signed [15:0] grp_fu_8269_p2;
wire  signed [15:0] grp_fu_8274_p2;
wire  signed [15:0] grp_fu_8279_p2;
wire  signed [15:0] grp_fu_8283_p2;
wire  signed [15:0] grp_fu_8288_p2;
wire  signed [15:0] grp_fu_8293_p2;
wire  signed [15:0] grp_fu_8298_p2;
wire  signed [15:0] grp_fu_8303_p2;
wire  signed [15:0] grp_fu_8308_p2;
wire  signed [15:0] grp_fu_8312_p2;
wire  signed [15:0] grp_fu_8317_p2;
wire  signed [15:0] grp_fu_8322_p2;
wire  signed [15:0] grp_fu_8327_p2;
wire  signed [15:0] grp_fu_8332_p2;
wire  signed [15:0] grp_fu_8337_p2;
wire  signed [15:0] grp_fu_8341_p2;
wire  signed [15:0] grp_fu_8346_p2;
wire  signed [15:0] grp_fu_8351_p2;
wire  signed [15:0] grp_fu_8356_p2;
wire  signed [15:0] grp_fu_8361_p2;
wire  signed [15:0] grp_fu_8366_p2;
wire  signed [15:0] grp_fu_8370_p2;
wire  signed [15:0] grp_fu_8375_p2;
wire  signed [15:0] grp_fu_8380_p2;
wire  signed [15:0] grp_fu_8385_p2;
wire  signed [15:0] grp_fu_8390_p2;
wire  signed [15:0] grp_fu_8395_p2;
wire  signed [15:0] grp_fu_8399_p2;
wire  signed [15:0] grp_fu_8404_p2;
wire  signed [15:0] grp_fu_8409_p2;
wire  signed [15:0] grp_fu_8414_p2;
wire  signed [15:0] grp_fu_8419_p2;
wire  signed [15:0] grp_fu_8424_p2;
wire  signed [15:0] grp_fu_8428_p2;
wire  signed [15:0] grp_fu_8433_p2;
wire  signed [671:0] sext_ln142_fu_9343_p1;
wire   [671:0] vec_o_data_M_elems_V_1_fu_9346_p3;
wire  signed [17:0] sext_ln691_7_fu_9360_p1;
wire  signed [17:0] sext_ln691_6_fu_9357_p1;
wire  signed [17:0] sext_ln691_20_fu_9382_p1;
wire  signed [17:0] sext_ln691_19_fu_9379_p1;
wire  signed [17:0] sext_ln691_33_fu_9404_p1;
wire  signed [17:0] sext_ln691_32_fu_9401_p1;
wire  signed [17:0] sext_ln691_46_fu_9426_p1;
wire  signed [17:0] sext_ln691_45_fu_9423_p1;
wire  signed [17:0] sext_ln691_59_fu_9448_p1;
wire  signed [17:0] sext_ln691_58_fu_9445_p1;
wire  signed [17:0] sext_ln691_72_fu_9470_p1;
wire  signed [17:0] sext_ln691_71_fu_9467_p1;
wire  signed [17:0] sext_ln691_85_fu_9492_p1;
wire  signed [17:0] sext_ln691_84_fu_9489_p1;
wire  signed [17:0] sext_ln691_98_fu_9514_p1;
wire  signed [17:0] sext_ln691_97_fu_9511_p1;
wire  signed [17:0] sext_ln691_111_fu_9536_p1;
wire  signed [17:0] sext_ln691_110_fu_9533_p1;
wire  signed [17:0] sext_ln691_124_fu_9558_p1;
wire  signed [17:0] sext_ln691_123_fu_9555_p1;
wire  signed [17:0] sext_ln691_137_fu_9580_p1;
wire  signed [17:0] sext_ln691_136_fu_9577_p1;
wire  signed [17:0] sext_ln691_150_fu_9602_p1;
wire  signed [17:0] sext_ln691_149_fu_9599_p1;
wire  signed [17:0] sext_ln691_163_fu_9624_p1;
wire  signed [17:0] sext_ln691_162_fu_9621_p1;
wire  signed [17:0] sext_ln691_176_fu_9646_p1;
wire  signed [17:0] sext_ln691_175_fu_9643_p1;
wire  signed [17:0] sext_ln691_189_fu_9668_p1;
wire  signed [17:0] sext_ln691_188_fu_9665_p1;
wire  signed [17:0] sext_ln691_202_fu_9690_p1;
wire  signed [17:0] sext_ln691_201_fu_9687_p1;
wire  signed [17:0] sext_ln691_216_fu_9712_p1;
wire  signed [17:0] sext_ln691_215_fu_9709_p1;
wire  signed [17:0] sext_ln691_230_fu_9734_p1;
wire  signed [17:0] sext_ln691_229_fu_9731_p1;
wire  signed [17:0] sext_ln691_244_fu_9756_p1;
wire  signed [17:0] sext_ln691_243_fu_9753_p1;
wire  signed [17:0] sext_ln691_258_fu_9778_p1;
wire  signed [17:0] sext_ln691_257_fu_9775_p1;
wire  signed [17:0] sext_ln691_272_fu_9800_p1;
wire  signed [17:0] sext_ln691_271_fu_9797_p1;
wire  signed [17:0] sext_ln691_286_fu_9822_p1;
wire  signed [17:0] sext_ln691_285_fu_9819_p1;
wire  signed [17:0] sext_ln691_300_fu_9844_p1;
wire  signed [17:0] sext_ln691_299_fu_9841_p1;
wire  signed [17:0] sext_ln691_314_fu_9866_p1;
wire  signed [17:0] sext_ln691_313_fu_9863_p1;
wire  signed [17:0] sext_ln691_328_fu_9888_p1;
wire  signed [17:0] sext_ln691_327_fu_9885_p1;
wire  signed [17:0] sext_ln691_342_fu_9910_p1;
wire  signed [17:0] sext_ln691_341_fu_9907_p1;
wire  signed [20:0] sext_ln691_2_fu_9982_p1;
wire  signed [20:0] grp_fu_15152_p3;
wire  signed [17:0] sext_ln691_4_fu_9993_p1;
wire  signed [17:0] sext_ln691_3_fu_9990_p1;
wire   [17:0] add_ln691_5_fu_9996_p2;
wire  signed [20:0] sext_ln691_5_fu_10002_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_2_fu_9985_p2;
wire  signed [17:0] sext_ln691_10_fu_10018_p1;
wire  signed [17:0] sext_ln691_9_fu_10015_p1;
wire   [17:0] add_ln691_13_fu_10021_p2;
wire  signed [18:0] sext_ln691_11_fu_10027_p1;
wire  signed [18:0] sext_ln691_8_fu_10012_p1;
wire   [18:0] add_ln691_14_fu_10031_p2;
wire  signed [20:0] sext_ln691_12_fu_10037_p1;
wire   [20:0] add_ln691_6_fu_10006_p2;
wire  signed [20:0] sext_ln691_15_fu_10047_p1;
wire  signed [20:0] grp_fu_15160_p3;
wire  signed [17:0] sext_ln691_17_fu_10058_p1;
wire  signed [17:0] sext_ln691_16_fu_10055_p1;
wire   [17:0] add_ln691_21_fu_10061_p2;
wire  signed [20:0] sext_ln691_18_fu_10067_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_18_fu_10050_p2;
wire  signed [17:0] sext_ln691_23_fu_10083_p1;
wire  signed [17:0] sext_ln691_22_fu_10080_p1;
wire   [17:0] add_ln691_29_fu_10086_p2;
wire  signed [18:0] sext_ln691_24_fu_10092_p1;
wire  signed [18:0] sext_ln691_21_fu_10077_p1;
wire   [18:0] add_ln691_30_fu_10096_p2;
wire  signed [20:0] sext_ln691_25_fu_10102_p1;
wire   [20:0] add_ln691_22_fu_10071_p2;
wire  signed [20:0] sext_ln691_28_fu_10112_p1;
wire  signed [20:0] grp_fu_15168_p3;
wire  signed [17:0] sext_ln691_30_fu_10123_p1;
wire  signed [17:0] sext_ln691_29_fu_10120_p1;
wire   [17:0] add_ln691_37_fu_10126_p2;
wire  signed [20:0] sext_ln691_31_fu_10132_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_34_fu_10115_p2;
wire  signed [17:0] sext_ln691_36_fu_10148_p1;
wire  signed [17:0] sext_ln691_35_fu_10145_p1;
wire   [17:0] add_ln691_45_fu_10151_p2;
wire  signed [18:0] sext_ln691_37_fu_10157_p1;
wire  signed [18:0] sext_ln691_34_fu_10142_p1;
wire   [18:0] add_ln691_46_fu_10161_p2;
wire  signed [20:0] sext_ln691_38_fu_10167_p1;
wire   [20:0] add_ln691_38_fu_10136_p2;
wire  signed [20:0] sext_ln691_41_fu_10177_p1;
wire  signed [20:0] grp_fu_15176_p3;
wire  signed [17:0] sext_ln691_43_fu_10188_p1;
wire  signed [17:0] sext_ln691_42_fu_10185_p1;
wire   [17:0] add_ln691_53_fu_10191_p2;
wire  signed [20:0] sext_ln691_44_fu_10197_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_50_fu_10180_p2;
wire  signed [17:0] sext_ln691_49_fu_10213_p1;
wire  signed [17:0] sext_ln691_48_fu_10210_p1;
wire   [17:0] add_ln691_61_fu_10216_p2;
wire  signed [18:0] sext_ln691_50_fu_10222_p1;
wire  signed [18:0] sext_ln691_47_fu_10207_p1;
wire   [18:0] add_ln691_62_fu_10226_p2;
wire  signed [20:0] sext_ln691_51_fu_10232_p1;
wire   [20:0] add_ln691_54_fu_10201_p2;
wire  signed [20:0] sext_ln691_54_fu_10242_p1;
wire  signed [20:0] grp_fu_15184_p3;
wire  signed [17:0] sext_ln691_56_fu_10253_p1;
wire  signed [17:0] sext_ln691_55_fu_10250_p1;
wire   [17:0] add_ln691_69_fu_10256_p2;
wire  signed [20:0] sext_ln691_57_fu_10262_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_66_fu_10245_p2;
wire  signed [17:0] sext_ln691_62_fu_10278_p1;
wire  signed [17:0] sext_ln691_61_fu_10275_p1;
wire   [17:0] add_ln691_77_fu_10281_p2;
wire  signed [18:0] sext_ln691_63_fu_10287_p1;
wire  signed [18:0] sext_ln691_60_fu_10272_p1;
wire   [18:0] add_ln691_78_fu_10291_p2;
wire  signed [20:0] sext_ln691_64_fu_10297_p1;
wire   [20:0] add_ln691_70_fu_10266_p2;
wire  signed [20:0] sext_ln691_67_fu_10307_p1;
wire  signed [20:0] grp_fu_15192_p3;
wire  signed [17:0] sext_ln691_69_fu_10318_p1;
wire  signed [17:0] sext_ln691_68_fu_10315_p1;
wire   [17:0] add_ln691_85_fu_10321_p2;
wire  signed [20:0] sext_ln691_70_fu_10327_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_82_fu_10310_p2;
wire  signed [17:0] sext_ln691_75_fu_10343_p1;
wire  signed [17:0] sext_ln691_74_fu_10340_p1;
wire   [17:0] add_ln691_93_fu_10346_p2;
wire  signed [18:0] sext_ln691_76_fu_10352_p1;
wire  signed [18:0] sext_ln691_73_fu_10337_p1;
wire   [18:0] add_ln691_94_fu_10356_p2;
wire  signed [20:0] sext_ln691_77_fu_10362_p1;
wire   [20:0] add_ln691_86_fu_10331_p2;
wire  signed [20:0] sext_ln691_80_fu_10372_p1;
wire  signed [20:0] grp_fu_15200_p3;
wire  signed [17:0] sext_ln691_82_fu_10383_p1;
wire  signed [17:0] sext_ln691_81_fu_10380_p1;
wire   [17:0] add_ln691_101_fu_10386_p2;
wire  signed [20:0] sext_ln691_83_fu_10392_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_98_fu_10375_p2;
wire  signed [17:0] sext_ln691_88_fu_10408_p1;
wire  signed [17:0] sext_ln691_87_fu_10405_p1;
wire   [17:0] add_ln691_109_fu_10411_p2;
wire  signed [18:0] sext_ln691_89_fu_10417_p1;
wire  signed [18:0] sext_ln691_86_fu_10402_p1;
wire   [18:0] add_ln691_110_fu_10421_p2;
wire  signed [20:0] sext_ln691_90_fu_10427_p1;
wire   [20:0] add_ln691_102_fu_10396_p2;
wire  signed [20:0] sext_ln691_93_fu_10437_p1;
wire  signed [20:0] grp_fu_15208_p3;
wire  signed [17:0] sext_ln691_95_fu_10448_p1;
wire  signed [17:0] sext_ln691_94_fu_10445_p1;
wire   [17:0] add_ln691_117_fu_10451_p2;
wire  signed [20:0] sext_ln691_96_fu_10457_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_114_fu_10440_p2;
wire  signed [17:0] sext_ln691_101_fu_10473_p1;
wire  signed [17:0] sext_ln691_100_fu_10470_p1;
wire   [17:0] add_ln691_125_fu_10476_p2;
wire  signed [18:0] sext_ln691_102_fu_10482_p1;
wire  signed [18:0] sext_ln691_99_fu_10467_p1;
wire   [18:0] add_ln691_126_fu_10486_p2;
wire  signed [20:0] sext_ln691_103_fu_10492_p1;
wire   [20:0] add_ln691_118_fu_10461_p2;
wire  signed [20:0] sext_ln691_106_fu_10502_p1;
wire  signed [20:0] grp_fu_15216_p3;
wire  signed [17:0] sext_ln691_108_fu_10513_p1;
wire  signed [17:0] sext_ln691_107_fu_10510_p1;
wire   [17:0] add_ln691_133_fu_10516_p2;
wire  signed [20:0] sext_ln691_109_fu_10522_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_130_fu_10505_p2;
wire  signed [17:0] sext_ln691_114_fu_10538_p1;
wire  signed [17:0] sext_ln691_113_fu_10535_p1;
wire   [17:0] add_ln691_141_fu_10541_p2;
wire  signed [18:0] sext_ln691_115_fu_10547_p1;
wire  signed [18:0] sext_ln691_112_fu_10532_p1;
wire   [18:0] add_ln691_142_fu_10551_p2;
wire  signed [20:0] sext_ln691_116_fu_10557_p1;
wire   [20:0] add_ln691_134_fu_10526_p2;
wire  signed [20:0] sext_ln691_119_fu_10567_p1;
wire  signed [20:0] grp_fu_15224_p3;
wire  signed [17:0] sext_ln691_121_fu_10578_p1;
wire  signed [17:0] sext_ln691_120_fu_10575_p1;
wire   [17:0] add_ln691_149_fu_10581_p2;
wire  signed [20:0] sext_ln691_122_fu_10587_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_146_fu_10570_p2;
wire  signed [17:0] sext_ln691_127_fu_10603_p1;
wire  signed [17:0] sext_ln691_126_fu_10600_p1;
wire   [17:0] add_ln691_157_fu_10606_p2;
wire  signed [18:0] sext_ln691_128_fu_10612_p1;
wire  signed [18:0] sext_ln691_125_fu_10597_p1;
wire   [18:0] add_ln691_158_fu_10616_p2;
wire  signed [20:0] sext_ln691_129_fu_10622_p1;
wire   [20:0] add_ln691_150_fu_10591_p2;
wire  signed [20:0] sext_ln691_132_fu_10632_p1;
wire  signed [20:0] grp_fu_15232_p3;
wire  signed [17:0] sext_ln691_134_fu_10643_p1;
wire  signed [17:0] sext_ln691_133_fu_10640_p1;
wire   [17:0] add_ln691_165_fu_10646_p2;
wire  signed [20:0] sext_ln691_135_fu_10652_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_162_fu_10635_p2;
wire  signed [17:0] sext_ln691_140_fu_10668_p1;
wire  signed [17:0] sext_ln691_139_fu_10665_p1;
wire   [17:0] add_ln691_173_fu_10671_p2;
wire  signed [18:0] sext_ln691_141_fu_10677_p1;
wire  signed [18:0] sext_ln691_138_fu_10662_p1;
wire   [18:0] add_ln691_174_fu_10681_p2;
wire  signed [20:0] sext_ln691_142_fu_10687_p1;
wire   [20:0] add_ln691_166_fu_10656_p2;
wire  signed [20:0] sext_ln691_145_fu_10697_p1;
wire  signed [20:0] grp_fu_15240_p3;
wire  signed [17:0] sext_ln691_147_fu_10708_p1;
wire  signed [17:0] sext_ln691_146_fu_10705_p1;
wire   [17:0] add_ln691_181_fu_10711_p2;
wire  signed [20:0] sext_ln691_148_fu_10717_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_178_fu_10700_p2;
wire  signed [17:0] sext_ln691_153_fu_10733_p1;
wire  signed [17:0] sext_ln691_152_fu_10730_p1;
wire   [17:0] add_ln691_189_fu_10736_p2;
wire  signed [18:0] sext_ln691_154_fu_10742_p1;
wire  signed [18:0] sext_ln691_151_fu_10727_p1;
wire   [18:0] add_ln691_190_fu_10746_p2;
wire  signed [20:0] sext_ln691_155_fu_10752_p1;
wire   [20:0] add_ln691_182_fu_10721_p2;
wire  signed [20:0] sext_ln691_158_fu_10762_p1;
wire  signed [20:0] grp_fu_15248_p3;
wire  signed [17:0] sext_ln691_160_fu_10773_p1;
wire  signed [17:0] sext_ln691_159_fu_10770_p1;
wire   [17:0] add_ln691_197_fu_10776_p2;
wire  signed [20:0] sext_ln691_161_fu_10782_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_194_fu_10765_p2;
wire  signed [17:0] sext_ln691_166_fu_10798_p1;
wire  signed [17:0] sext_ln691_165_fu_10795_p1;
wire   [17:0] add_ln691_205_fu_10801_p2;
wire  signed [18:0] sext_ln691_167_fu_10807_p1;
wire  signed [18:0] sext_ln691_164_fu_10792_p1;
wire   [18:0] add_ln691_206_fu_10811_p2;
wire  signed [20:0] sext_ln691_168_fu_10817_p1;
wire   [20:0] add_ln691_198_fu_10786_p2;
wire  signed [20:0] sext_ln691_171_fu_10827_p1;
wire  signed [20:0] grp_fu_15256_p3;
wire  signed [17:0] sext_ln691_173_fu_10838_p1;
wire  signed [17:0] sext_ln691_172_fu_10835_p1;
wire   [17:0] add_ln691_213_fu_10841_p2;
wire  signed [20:0] sext_ln691_174_fu_10847_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_210_fu_10830_p2;
wire  signed [17:0] sext_ln691_179_fu_10863_p1;
wire  signed [17:0] sext_ln691_178_fu_10860_p1;
wire   [17:0] add_ln691_221_fu_10866_p2;
wire  signed [18:0] sext_ln691_180_fu_10872_p1;
wire  signed [18:0] sext_ln691_177_fu_10857_p1;
wire   [18:0] add_ln691_222_fu_10876_p2;
wire  signed [20:0] sext_ln691_181_fu_10882_p1;
wire   [20:0] add_ln691_214_fu_10851_p2;
wire  signed [20:0] sext_ln691_184_fu_10892_p1;
wire  signed [20:0] grp_fu_15264_p3;
wire  signed [17:0] sext_ln691_186_fu_10903_p1;
wire  signed [17:0] sext_ln691_185_fu_10900_p1;
wire   [17:0] add_ln691_229_fu_10906_p2;
wire  signed [20:0] sext_ln691_187_fu_10912_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_226_fu_10895_p2;
wire  signed [17:0] sext_ln691_192_fu_10928_p1;
wire  signed [17:0] sext_ln691_191_fu_10925_p1;
wire   [17:0] add_ln691_237_fu_10931_p2;
wire  signed [18:0] sext_ln691_193_fu_10937_p1;
wire  signed [18:0] sext_ln691_190_fu_10922_p1;
wire   [18:0] add_ln691_238_fu_10941_p2;
wire  signed [20:0] sext_ln691_194_fu_10947_p1;
wire   [20:0] add_ln691_230_fu_10916_p2;
wire  signed [20:0] sext_ln691_197_fu_10957_p1;
wire  signed [20:0] grp_fu_15272_p3;
wire  signed [17:0] sext_ln691_199_fu_10968_p1;
wire  signed [17:0] sext_ln691_198_fu_10965_p1;
wire   [17:0] add_ln691_245_fu_10971_p2;
wire  signed [20:0] sext_ln691_200_fu_10977_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_242_fu_10960_p2;
wire  signed [17:0] sext_ln691_205_fu_10993_p1;
wire  signed [17:0] sext_ln691_204_fu_10990_p1;
wire   [17:0] add_ln691_253_fu_10996_p2;
wire  signed [18:0] sext_ln691_206_fu_11002_p1;
wire  signed [18:0] sext_ln691_203_fu_10987_p1;
wire   [18:0] add_ln691_254_fu_11006_p2;
wire  signed [20:0] sext_ln691_207_fu_11012_p1;
wire   [20:0] add_ln691_246_fu_10981_p2;
wire  signed [20:0] sext_ln691_211_fu_11022_p1;
wire  signed [20:0] grp_fu_15280_p3;
wire  signed [17:0] sext_ln691_213_fu_11033_p1;
wire  signed [17:0] sext_ln691_212_fu_11030_p1;
wire   [17:0] add_ln691_261_fu_11036_p2;
wire  signed [20:0] sext_ln691_214_fu_11042_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_258_fu_11025_p2;
wire  signed [17:0] sext_ln691_219_fu_11058_p1;
wire  signed [17:0] sext_ln691_218_fu_11055_p1;
wire   [17:0] add_ln691_269_fu_11061_p2;
wire  signed [18:0] sext_ln691_220_fu_11067_p1;
wire  signed [18:0] sext_ln691_217_fu_11052_p1;
wire   [18:0] add_ln691_270_fu_11071_p2;
wire  signed [20:0] sext_ln691_221_fu_11077_p1;
wire   [20:0] add_ln691_262_fu_11046_p2;
wire  signed [20:0] sext_ln691_225_fu_11087_p1;
wire  signed [20:0] grp_fu_15288_p3;
wire  signed [17:0] sext_ln691_227_fu_11098_p1;
wire  signed [17:0] sext_ln691_226_fu_11095_p1;
wire   [17:0] add_ln691_277_fu_11101_p2;
wire  signed [20:0] sext_ln691_228_fu_11107_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_274_fu_11090_p2;
wire  signed [17:0] sext_ln691_233_fu_11123_p1;
wire  signed [17:0] sext_ln691_232_fu_11120_p1;
wire   [17:0] add_ln691_285_fu_11126_p2;
wire  signed [18:0] sext_ln691_234_fu_11132_p1;
wire  signed [18:0] sext_ln691_231_fu_11117_p1;
wire   [18:0] add_ln691_286_fu_11136_p2;
wire  signed [20:0] sext_ln691_235_fu_11142_p1;
wire   [20:0] add_ln691_278_fu_11111_p2;
wire  signed [20:0] sext_ln691_239_fu_11152_p1;
wire  signed [20:0] grp_fu_15296_p3;
wire  signed [17:0] sext_ln691_241_fu_11163_p1;
wire  signed [17:0] sext_ln691_240_fu_11160_p1;
wire   [17:0] add_ln691_293_fu_11166_p2;
wire  signed [20:0] sext_ln691_242_fu_11172_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_290_fu_11155_p2;
wire  signed [17:0] sext_ln691_247_fu_11188_p1;
wire  signed [17:0] sext_ln691_246_fu_11185_p1;
wire   [17:0] add_ln691_301_fu_11191_p2;
wire  signed [18:0] sext_ln691_248_fu_11197_p1;
wire  signed [18:0] sext_ln691_245_fu_11182_p1;
wire   [18:0] add_ln691_302_fu_11201_p2;
wire  signed [20:0] sext_ln691_249_fu_11207_p1;
wire   [20:0] add_ln691_294_fu_11176_p2;
wire  signed [20:0] sext_ln691_253_fu_11217_p1;
wire  signed [20:0] grp_fu_15304_p3;
wire  signed [17:0] sext_ln691_255_fu_11228_p1;
wire  signed [17:0] sext_ln691_254_fu_11225_p1;
wire   [17:0] add_ln691_309_fu_11231_p2;
wire  signed [20:0] sext_ln691_256_fu_11237_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_306_fu_11220_p2;
wire  signed [17:0] sext_ln691_261_fu_11253_p1;
wire  signed [17:0] sext_ln691_260_fu_11250_p1;
wire   [17:0] add_ln691_317_fu_11256_p2;
wire  signed [18:0] sext_ln691_262_fu_11262_p1;
wire  signed [18:0] sext_ln691_259_fu_11247_p1;
wire   [18:0] add_ln691_318_fu_11266_p2;
wire  signed [20:0] sext_ln691_263_fu_11272_p1;
wire   [20:0] add_ln691_310_fu_11241_p2;
wire  signed [20:0] sext_ln691_267_fu_11282_p1;
wire  signed [20:0] grp_fu_15312_p3;
wire  signed [17:0] sext_ln691_269_fu_11293_p1;
wire  signed [17:0] sext_ln691_268_fu_11290_p1;
wire   [17:0] add_ln691_325_fu_11296_p2;
wire  signed [20:0] sext_ln691_270_fu_11302_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_322_fu_11285_p2;
wire  signed [17:0] sext_ln691_275_fu_11318_p1;
wire  signed [17:0] sext_ln691_274_fu_11315_p1;
wire   [17:0] add_ln691_333_fu_11321_p2;
wire  signed [18:0] sext_ln691_276_fu_11327_p1;
wire  signed [18:0] sext_ln691_273_fu_11312_p1;
wire   [18:0] add_ln691_334_fu_11331_p2;
wire  signed [20:0] sext_ln691_277_fu_11337_p1;
wire   [20:0] add_ln691_326_fu_11306_p2;
wire  signed [20:0] sext_ln691_281_fu_11347_p1;
wire  signed [20:0] grp_fu_15320_p3;
wire  signed [17:0] sext_ln691_283_fu_11358_p1;
wire  signed [17:0] sext_ln691_282_fu_11355_p1;
wire   [17:0] add_ln691_341_fu_11361_p2;
wire  signed [20:0] sext_ln691_284_fu_11367_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_338_fu_11350_p2;
wire  signed [17:0] sext_ln691_289_fu_11383_p1;
wire  signed [17:0] sext_ln691_288_fu_11380_p1;
wire   [17:0] add_ln691_349_fu_11386_p2;
wire  signed [18:0] sext_ln691_290_fu_11392_p1;
wire  signed [18:0] sext_ln691_287_fu_11377_p1;
wire   [18:0] add_ln691_350_fu_11396_p2;
wire  signed [20:0] sext_ln691_291_fu_11402_p1;
wire   [20:0] add_ln691_342_fu_11371_p2;
wire  signed [20:0] sext_ln691_295_fu_11412_p1;
wire  signed [20:0] grp_fu_15328_p3;
wire  signed [17:0] sext_ln691_297_fu_11423_p1;
wire  signed [17:0] sext_ln691_296_fu_11420_p1;
wire   [17:0] add_ln691_357_fu_11426_p2;
wire  signed [20:0] sext_ln691_298_fu_11432_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_354_fu_11415_p2;
wire  signed [17:0] sext_ln691_303_fu_11448_p1;
wire  signed [17:0] sext_ln691_302_fu_11445_p1;
wire   [17:0] add_ln691_365_fu_11451_p2;
wire  signed [18:0] sext_ln691_304_fu_11457_p1;
wire  signed [18:0] sext_ln691_301_fu_11442_p1;
wire   [18:0] add_ln691_366_fu_11461_p2;
wire  signed [20:0] sext_ln691_305_fu_11467_p1;
wire   [20:0] add_ln691_358_fu_11436_p2;
wire  signed [20:0] sext_ln691_309_fu_11477_p1;
wire  signed [20:0] grp_fu_15336_p3;
wire  signed [17:0] sext_ln691_311_fu_11488_p1;
wire  signed [17:0] sext_ln691_310_fu_11485_p1;
wire   [17:0] add_ln691_373_fu_11491_p2;
wire  signed [20:0] sext_ln691_312_fu_11497_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_370_fu_11480_p2;
wire  signed [17:0] sext_ln691_317_fu_11513_p1;
wire  signed [17:0] sext_ln691_316_fu_11510_p1;
wire   [17:0] add_ln691_381_fu_11516_p2;
wire  signed [18:0] sext_ln691_318_fu_11522_p1;
wire  signed [18:0] sext_ln691_315_fu_11507_p1;
wire   [18:0] add_ln691_382_fu_11526_p2;
wire  signed [20:0] sext_ln691_319_fu_11532_p1;
wire   [20:0] add_ln691_374_fu_11501_p2;
wire  signed [20:0] sext_ln691_323_fu_11542_p1;
wire  signed [20:0] grp_fu_15344_p3;
wire  signed [17:0] sext_ln691_325_fu_11553_p1;
wire  signed [17:0] sext_ln691_324_fu_11550_p1;
wire   [17:0] add_ln691_389_fu_11556_p2;
wire  signed [20:0] sext_ln691_326_fu_11562_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_386_fu_11545_p2;
wire  signed [17:0] sext_ln691_331_fu_11578_p1;
wire  signed [17:0] sext_ln691_330_fu_11575_p1;
wire   [17:0] add_ln691_397_fu_11581_p2;
wire  signed [18:0] sext_ln691_332_fu_11587_p1;
wire  signed [18:0] sext_ln691_329_fu_11572_p1;
wire   [18:0] add_ln691_398_fu_11591_p2;
wire  signed [20:0] sext_ln691_333_fu_11597_p1;
wire   [20:0] add_ln691_390_fu_11566_p2;
wire  signed [20:0] sext_ln691_337_fu_11607_p1;
wire  signed [20:0] grp_fu_15352_p3;
wire  signed [17:0] sext_ln691_339_fu_11618_p1;
wire  signed [17:0] sext_ln691_338_fu_11615_p1;
wire   [17:0] add_ln691_405_fu_11621_p2;
wire  signed [20:0] sext_ln691_340_fu_11627_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_402_fu_11610_p2;
wire  signed [17:0] sext_ln691_345_fu_11643_p1;
wire  signed [17:0] sext_ln691_344_fu_11640_p1;
wire   [17:0] add_ln691_413_fu_11646_p2;
wire  signed [18:0] sext_ln691_346_fu_11652_p1;
wire  signed [18:0] sext_ln691_343_fu_11637_p1;
wire   [18:0] add_ln691_414_fu_11656_p2;
wire  signed [20:0] sext_ln691_347_fu_11662_p1;
wire   [20:0] add_ln691_406_fu_11631_p2;
wire  signed [20:0] sext_ln691_351_fu_11672_p1;
wire  signed [20:0] grp_fu_15360_p3;
wire  signed [17:0] sext_ln691_353_fu_11683_p1;
wire  signed [17:0] sext_ln691_352_fu_11680_p1;
wire   [17:0] add_ln691_421_fu_11686_p2;
wire  signed [20:0] sext_ln691_354_fu_11692_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_418_fu_11675_p2;
wire  signed [17:0] sext_ln691_356_fu_11705_p1;
wire  signed [17:0] sext_ln691_355_fu_11702_p1;
wire   [17:0] add_ln691_425_fu_11708_p2;
wire  signed [17:0] sext_ln691_359_fu_11721_p1;
wire  signed [17:0] sext_ln691_358_fu_11718_p1;
wire   [17:0] add_ln691_429_fu_11724_p2;
wire  signed [18:0] sext_ln691_360_fu_11730_p1;
wire  signed [18:0] sext_ln691_357_fu_11714_p1;
wire   [18:0] add_ln691_430_fu_11734_p2;
wire  signed [20:0] sext_ln691_361_fu_11740_p1;
wire   [20:0] add_ln691_422_fu_11696_p2;
wire  signed [20:0] sext_ln691_365_fu_11750_p1;
wire  signed [20:0] grp_fu_15368_p3;
wire  signed [17:0] sext_ln691_367_fu_11761_p1;
wire  signed [17:0] sext_ln691_366_fu_11758_p1;
wire   [17:0] add_ln691_437_fu_11764_p2;
wire  signed [20:0] sext_ln691_368_fu_11770_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_434_fu_11753_p2;
wire  signed [17:0] sext_ln691_370_fu_11783_p1;
wire  signed [17:0] sext_ln691_369_fu_11780_p1;
wire   [17:0] add_ln691_441_fu_11786_p2;
wire  signed [17:0] sext_ln691_373_fu_11799_p1;
wire  signed [17:0] sext_ln691_372_fu_11796_p1;
wire   [17:0] add_ln691_445_fu_11802_p2;
wire  signed [18:0] sext_ln691_374_fu_11808_p1;
wire  signed [18:0] sext_ln691_371_fu_11792_p1;
wire   [18:0] add_ln691_446_fu_11812_p2;
wire  signed [20:0] sext_ln691_375_fu_11818_p1;
wire   [20:0] add_ln691_438_fu_11774_p2;
wire  signed [20:0] sext_ln691_379_fu_11828_p1;
wire  signed [20:0] grp_fu_15376_p3;
wire  signed [17:0] sext_ln691_381_fu_11839_p1;
wire  signed [17:0] sext_ln691_380_fu_11836_p1;
wire   [17:0] add_ln691_453_fu_11842_p2;
wire  signed [20:0] sext_ln691_382_fu_11848_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_450_fu_11831_p2;
wire  signed [17:0] sext_ln691_384_fu_11861_p1;
wire  signed [17:0] sext_ln691_383_fu_11858_p1;
wire   [17:0] add_ln691_457_fu_11864_p2;
wire  signed [17:0] sext_ln691_387_fu_11877_p1;
wire  signed [17:0] sext_ln691_386_fu_11874_p1;
wire   [17:0] add_ln691_461_fu_11880_p2;
wire  signed [18:0] sext_ln691_388_fu_11886_p1;
wire  signed [18:0] sext_ln691_385_fu_11870_p1;
wire   [18:0] add_ln691_462_fu_11890_p2;
wire  signed [20:0] sext_ln691_389_fu_11896_p1;
wire   [20:0] add_ln691_454_fu_11852_p2;
wire  signed [20:0] sext_ln691_393_fu_11906_p1;
wire  signed [20:0] grp_fu_15384_p3;
wire  signed [17:0] sext_ln691_395_fu_11917_p1;
wire  signed [17:0] sext_ln691_394_fu_11914_p1;
wire   [17:0] add_ln691_469_fu_11920_p2;
wire  signed [20:0] sext_ln691_396_fu_11926_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_466_fu_11909_p2;
wire  signed [17:0] sext_ln691_398_fu_11939_p1;
wire  signed [17:0] sext_ln691_397_fu_11936_p1;
wire   [17:0] add_ln691_473_fu_11942_p2;
wire  signed [17:0] sext_ln691_401_fu_11955_p1;
wire  signed [17:0] sext_ln691_400_fu_11952_p1;
wire   [17:0] add_ln691_477_fu_11958_p2;
wire  signed [18:0] sext_ln691_402_fu_11964_p1;
wire  signed [18:0] sext_ln691_399_fu_11948_p1;
wire   [18:0] add_ln691_478_fu_11968_p2;
wire  signed [20:0] sext_ln691_403_fu_11974_p1;
wire   [20:0] add_ln691_470_fu_11930_p2;
wire  signed [20:0] sext_ln691_407_fu_11984_p1;
wire  signed [20:0] grp_fu_15392_p3;
wire  signed [17:0] sext_ln691_409_fu_11995_p1;
wire  signed [17:0] sext_ln691_408_fu_11992_p1;
wire   [17:0] add_ln691_485_fu_11998_p2;
wire  signed [20:0] sext_ln691_410_fu_12004_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_482_fu_11987_p2;
wire  signed [17:0] sext_ln691_412_fu_12017_p1;
wire  signed [17:0] sext_ln691_411_fu_12014_p1;
wire   [17:0] add_ln691_489_fu_12020_p2;
wire  signed [17:0] sext_ln691_415_fu_12033_p1;
wire  signed [17:0] sext_ln691_414_fu_12030_p1;
wire   [17:0] add_ln691_493_fu_12036_p2;
wire  signed [18:0] sext_ln691_416_fu_12042_p1;
wire  signed [18:0] sext_ln691_413_fu_12026_p1;
wire   [18:0] add_ln691_494_fu_12046_p2;
wire  signed [20:0] sext_ln691_417_fu_12052_p1;
wire   [20:0] add_ln691_486_fu_12008_p2;
wire  signed [20:0] sext_ln691_421_fu_12062_p1;
wire  signed [20:0] grp_fu_15400_p3;
wire  signed [17:0] sext_ln691_423_fu_12073_p1;
wire  signed [17:0] sext_ln691_422_fu_12070_p1;
wire   [17:0] add_ln691_501_fu_12076_p2;
wire  signed [20:0] sext_ln691_424_fu_12082_p1;
(* use_dsp48 = "no" *) wire   [20:0] add_ln691_498_fu_12065_p2;
wire  signed [17:0] sext_ln691_426_fu_12095_p1;
wire  signed [17:0] sext_ln691_425_fu_12092_p1;
wire   [17:0] add_ln691_505_fu_12098_p2;
wire  signed [17:0] sext_ln691_429_fu_12111_p1;
wire  signed [17:0] sext_ln691_428_fu_12108_p1;
wire   [17:0] add_ln691_509_fu_12114_p2;
wire  signed [18:0] sext_ln691_430_fu_12120_p1;
wire  signed [18:0] sext_ln691_427_fu_12104_p1;
wire   [18:0] add_ln691_510_fu_12124_p2;
wire  signed [20:0] sext_ln691_431_fu_12130_p1;
wire   [20:0] add_ln691_502_fu_12086_p2;
wire   [20:0] add_ln691_511_fu_12134_p2;
wire   [20:0] add_ln691_495_fu_12056_p2;
wire   [20:0] add_ln691_479_fu_11978_p2;
wire   [20:0] add_ln691_463_fu_11900_p2;
wire   [20:0] add_ln691_447_fu_11822_p2;
wire   [20:0] add_ln691_431_fu_11744_p2;
wire   [20:0] add_ln691_415_fu_11666_p2;
wire   [20:0] add_ln691_399_fu_11601_p2;
wire   [20:0] add_ln691_383_fu_11536_p2;
wire   [20:0] add_ln691_367_fu_11471_p2;
wire   [20:0] add_ln691_351_fu_11406_p2;
wire   [20:0] add_ln691_335_fu_11341_p2;
wire   [20:0] add_ln691_319_fu_11276_p2;
wire   [20:0] add_ln691_303_fu_11211_p2;
wire   [20:0] add_ln691_287_fu_11146_p2;
wire   [20:0] add_ln691_271_fu_11081_p2;
wire   [20:0] add_ln691_255_fu_11016_p2;
wire   [20:0] add_ln691_239_fu_10951_p2;
wire   [20:0] add_ln691_223_fu_10886_p2;
wire   [20:0] add_ln691_207_fu_10821_p2;
wire   [20:0] add_ln691_191_fu_10756_p2;
wire   [20:0] add_ln691_175_fu_10691_p2;
wire   [20:0] add_ln691_159_fu_10626_p2;
wire   [20:0] add_ln691_143_fu_10561_p2;
wire   [20:0] add_ln691_127_fu_10496_p2;
wire   [20:0] add_ln691_111_fu_10431_p2;
wire   [20:0] add_ln691_95_fu_10366_p2;
wire   [20:0] add_ln691_79_fu_10301_p2;
wire   [20:0] add_ln691_63_fu_10236_p2;
wire   [20:0] add_ln691_47_fu_10171_p2;
wire   [20:0] add_ln691_31_fu_10106_p2;
wire   [20:0] add_ln691_15_fu_10041_p2;
wire  signed [335:0] select_ln127_33_cast_fu_9979_p1;
wire   [671:0] vec_o_data_M_elems_V_3_fu_12213_p18;
wire   [20:0] ret_fu_12577_p2;
wire   [20:0] ret_1_fu_12592_p2;
wire   [20:0] ret_2_fu_12597_p2;
wire   [20:0] ret_3_fu_12602_p2;
wire   [20:0] ret_4_fu_12607_p2;
wire   [20:0] ret_5_fu_12612_p2;
wire   [20:0] ret_6_fu_12617_p2;
wire   [20:0] ret_7_fu_12622_p2;
wire   [20:0] ret_8_fu_12627_p2;
wire   [20:0] ret_9_fu_12632_p2;
wire   [20:0] ret_10_fu_12637_p2;
wire   [20:0] ret_11_fu_12642_p2;
wire   [20:0] ret_12_fu_12647_p2;
wire   [20:0] ret_13_fu_12652_p2;
wire   [20:0] ret_14_fu_12657_p2;
wire   [20:0] ret_15_fu_12662_p2;
wire   [20:0] ret_16_fu_12667_p2;
wire   [20:0] ret_17_fu_12672_p2;
wire   [20:0] ret_18_fu_12677_p2;
wire   [20:0] ret_19_fu_12682_p2;
wire   [20:0] ret_20_fu_12687_p2;
wire   [20:0] ret_21_fu_12692_p2;
wire   [20:0] ret_22_fu_12697_p2;
wire   [20:0] ret_23_fu_12702_p2;
wire   [20:0] ret_24_fu_12707_p2;
wire   [20:0] ret_25_fu_12712_p2;
wire   [20:0] ret_26_fu_12717_p2;
wire   [20:0] ret_27_fu_12722_p2;
wire   [20:0] ret_28_fu_12727_p2;
wire   [20:0] ret_29_fu_12732_p2;
wire   [20:0] ret_30_fu_12737_p2;
wire   [20:0] ret_31_fu_12742_p2;
wire   [12:0] trunc_ln174_6_fu_13047_p4;
wire   [12:0] trunc_ln174_5_fu_13037_p4;
wire   [12:0] trunc_ln174_4_fu_13027_p4;
wire   [12:0] trunc_ln174_3_fu_13017_p4;
wire   [12:0] trunc_ln174_2_fu_13007_p4;
wire   [12:0] trunc_ln174_1_fu_12997_p4;
wire   [12:0] trunc_ln174_s_fu_12987_p4;
wire   [12:0] tmp_379_fu_12977_p4;
wire   [12:0] tmp_378_fu_12967_p4;
wire   [12:0] tmp_377_fu_12957_p4;
wire   [12:0] tmp_376_fu_12947_p4;
wire   [12:0] tmp_375_fu_12937_p4;
wire   [12:0] tmp_374_fu_12927_p4;
wire   [12:0] tmp_373_fu_12917_p4;
wire   [12:0] tmp_372_fu_12907_p4;
wire   [12:0] tmp_371_fu_12897_p4;
wire   [12:0] tmp_370_fu_12887_p4;
wire   [12:0] tmp_369_fu_12877_p4;
wire   [12:0] tmp_368_fu_12867_p4;
wire   [12:0] tmp_367_fu_12857_p4;
wire   [12:0] tmp_366_fu_12847_p4;
wire   [12:0] tmp_365_fu_12837_p4;
wire   [12:0] tmp_364_fu_12827_p4;
wire   [12:0] tmp_363_fu_12817_p4;
wire   [12:0] tmp_362_fu_12807_p4;
wire   [12:0] tmp_361_fu_12797_p4;
wire   [12:0] tmp_360_fu_12787_p4;
wire   [12:0] tmp_359_fu_12777_p4;
wire   [12:0] tmp_358_fu_12767_p4;
wire   [12:0] tmp_357_fu_12757_p4;
wire   [12:0] tmp_356_fu_12747_p4;
wire   [12:0] trunc_ln1_fu_12582_p4;
wire  signed [7:0] grp_fu_13190_p1;
wire  signed [7:0] grp_fu_13198_p1;
wire  signed [7:0] grp_fu_13206_p1;
wire  signed [7:0] grp_fu_13214_p0;
wire  signed [7:0] grp_fu_13214_p1;
wire  signed [7:0] grp_fu_13222_p1;
wire  signed [7:0] grp_fu_13230_p1;
wire  signed [7:0] grp_fu_13238_p1;
wire  signed [7:0] grp_fu_13246_p0;
wire  signed [7:0] grp_fu_13246_p1;
wire  signed [7:0] grp_fu_13254_p1;
wire  signed [7:0] grp_fu_13262_p1;
wire  signed [7:0] grp_fu_13270_p1;
wire  signed [7:0] grp_fu_13278_p0;
wire  signed [7:0] grp_fu_13278_p1;
wire  signed [7:0] grp_fu_13286_p1;
wire  signed [7:0] grp_fu_13294_p1;
wire  signed [7:0] grp_fu_13302_p1;
wire  signed [7:0] grp_fu_13310_p0;
wire  signed [7:0] grp_fu_13310_p1;
wire  signed [7:0] grp_fu_13318_p1;
wire  signed [7:0] grp_fu_13326_p1;
wire  signed [7:0] grp_fu_13334_p1;
wire  signed [7:0] grp_fu_13342_p0;
wire  signed [7:0] grp_fu_13342_p1;
wire  signed [7:0] grp_fu_13350_p1;
wire  signed [7:0] grp_fu_13358_p1;
wire  signed [7:0] grp_fu_13366_p1;
wire  signed [7:0] grp_fu_13374_p0;
wire  signed [7:0] grp_fu_13374_p1;
wire  signed [7:0] grp_fu_13382_p1;
wire  signed [7:0] grp_fu_13390_p1;
wire  signed [7:0] grp_fu_13398_p1;
wire  signed [7:0] grp_fu_13406_p0;
wire  signed [7:0] grp_fu_13406_p1;
wire  signed [7:0] grp_fu_13414_p1;
wire  signed [7:0] grp_fu_13422_p1;
wire  signed [7:0] grp_fu_13430_p1;
wire  signed [7:0] grp_fu_13438_p0;
wire  signed [7:0] grp_fu_13438_p1;
wire  signed [7:0] grp_fu_13446_p1;
wire  signed [7:0] grp_fu_13454_p1;
wire  signed [7:0] grp_fu_13462_p1;
wire  signed [7:0] grp_fu_13470_p0;
wire  signed [7:0] grp_fu_13470_p1;
wire  signed [7:0] grp_fu_13478_p1;
wire  signed [7:0] grp_fu_13486_p1;
wire  signed [7:0] grp_fu_13494_p1;
wire  signed [7:0] grp_fu_13502_p0;
wire  signed [7:0] grp_fu_13502_p1;
wire  signed [7:0] grp_fu_13510_p1;
wire  signed [7:0] grp_fu_13518_p1;
wire  signed [7:0] grp_fu_13526_p1;
wire  signed [7:0] grp_fu_13534_p0;
wire  signed [7:0] grp_fu_13534_p1;
wire  signed [7:0] grp_fu_13542_p1;
wire  signed [7:0] grp_fu_13550_p1;
wire  signed [7:0] grp_fu_13558_p1;
wire  signed [7:0] grp_fu_13566_p0;
wire  signed [7:0] grp_fu_13566_p1;
wire  signed [7:0] grp_fu_13574_p1;
wire  signed [7:0] grp_fu_13582_p1;
wire  signed [7:0] grp_fu_13590_p1;
wire  signed [7:0] grp_fu_13598_p0;
wire  signed [7:0] grp_fu_13598_p1;
wire  signed [7:0] grp_fu_13606_p1;
wire  signed [7:0] grp_fu_13614_p1;
wire  signed [7:0] grp_fu_13622_p1;
wire  signed [7:0] grp_fu_13630_p0;
wire  signed [7:0] grp_fu_13630_p1;
wire  signed [7:0] grp_fu_13638_p1;
wire  signed [7:0] grp_fu_13646_p1;
wire  signed [7:0] grp_fu_13654_p1;
wire  signed [7:0] grp_fu_13662_p0;
wire  signed [7:0] grp_fu_13662_p1;
wire  signed [7:0] grp_fu_13670_p1;
wire  signed [7:0] grp_fu_13678_p1;
wire  signed [7:0] grp_fu_13686_p1;
wire  signed [7:0] grp_fu_13694_p0;
wire  signed [7:0] grp_fu_13694_p1;
wire  signed [7:0] grp_fu_13702_p1;
wire  signed [7:0] grp_fu_13710_p1;
wire  signed [7:0] grp_fu_13718_p1;
wire  signed [7:0] grp_fu_13726_p0;
wire  signed [7:0] grp_fu_13726_p1;
wire  signed [7:0] grp_fu_13734_p1;
wire  signed [7:0] grp_fu_13742_p1;
wire  signed [7:0] grp_fu_13750_p1;
wire  signed [7:0] grp_fu_13758_p0;
wire  signed [7:0] grp_fu_13758_p1;
wire  signed [7:0] grp_fu_13766_p1;
wire  signed [7:0] grp_fu_13774_p1;
wire  signed [7:0] grp_fu_13782_p1;
wire  signed [7:0] grp_fu_13790_p0;
wire  signed [7:0] grp_fu_13790_p1;
wire  signed [7:0] grp_fu_13798_p1;
wire  signed [7:0] grp_fu_13806_p1;
wire  signed [7:0] grp_fu_13814_p1;
wire  signed [7:0] grp_fu_13822_p0;
wire  signed [7:0] grp_fu_13822_p1;
wire  signed [7:0] grp_fu_13830_p1;
wire  signed [7:0] grp_fu_13838_p1;
wire  signed [7:0] grp_fu_13846_p1;
wire  signed [7:0] grp_fu_13854_p0;
wire  signed [7:0] grp_fu_13854_p1;
wire  signed [7:0] grp_fu_13862_p1;
wire  signed [7:0] grp_fu_13870_p1;
wire  signed [7:0] grp_fu_13878_p1;
wire  signed [7:0] grp_fu_13886_p0;
wire  signed [7:0] grp_fu_13886_p1;
wire  signed [7:0] grp_fu_13894_p1;
wire  signed [7:0] grp_fu_13902_p1;
wire  signed [7:0] grp_fu_13910_p1;
wire  signed [7:0] grp_fu_13918_p0;
wire  signed [7:0] grp_fu_13918_p1;
wire  signed [7:0] grp_fu_13926_p1;
wire  signed [7:0] grp_fu_13934_p1;
wire  signed [7:0] grp_fu_13942_p1;
wire  signed [7:0] grp_fu_13950_p0;
wire  signed [7:0] grp_fu_13950_p1;
wire  signed [7:0] grp_fu_13958_p1;
wire  signed [7:0] grp_fu_13966_p1;
wire  signed [7:0] grp_fu_13974_p1;
wire  signed [7:0] grp_fu_13982_p0;
wire  signed [7:0] grp_fu_13982_p1;
wire  signed [7:0] grp_fu_13990_p1;
wire  signed [7:0] grp_fu_13998_p1;
wire  signed [7:0] grp_fu_14006_p1;
wire  signed [7:0] grp_fu_14014_p0;
wire  signed [7:0] grp_fu_14014_p1;
wire  signed [7:0] grp_fu_14022_p1;
wire  signed [7:0] grp_fu_14030_p1;
wire  signed [7:0] grp_fu_14038_p0;
wire  signed [7:0] grp_fu_14038_p1;
wire  signed [7:0] grp_fu_14046_p0;
wire  signed [7:0] grp_fu_14046_p1;
wire  signed [7:0] grp_fu_14054_p0;
wire  signed [7:0] grp_fu_14054_p1;
wire  signed [7:0] grp_fu_14062_p0;
wire  signed [7:0] grp_fu_14062_p1;
wire  signed [7:0] grp_fu_14070_p0;
wire  signed [7:0] grp_fu_14070_p1;
wire  signed [7:0] grp_fu_14078_p0;
wire  signed [7:0] grp_fu_14078_p1;
wire  signed [7:0] grp_fu_14086_p0;
wire  signed [7:0] grp_fu_14086_p1;
wire  signed [7:0] grp_fu_14093_p0;
wire  signed [7:0] grp_fu_14093_p1;
wire  signed [7:0] grp_fu_14100_p0;
wire  signed [7:0] grp_fu_14100_p1;
wire  signed [7:0] grp_fu_14108_p1;
wire  signed [7:0] grp_fu_14116_p0;
wire  signed [7:0] grp_fu_14116_p1;
wire  signed [7:0] grp_fu_14123_p0;
wire  signed [7:0] grp_fu_14123_p1;
wire  signed [7:0] grp_fu_14130_p0;
wire  signed [7:0] grp_fu_14130_p1;
wire  signed [7:0] grp_fu_14138_p1;
wire  signed [7:0] grp_fu_14146_p0;
wire  signed [7:0] grp_fu_14146_p1;
wire  signed [7:0] grp_fu_14153_p0;
wire  signed [7:0] grp_fu_14153_p1;
wire  signed [7:0] grp_fu_14160_p0;
wire  signed [7:0] grp_fu_14160_p1;
wire  signed [7:0] grp_fu_14168_p1;
wire  signed [7:0] grp_fu_14176_p0;
wire  signed [7:0] grp_fu_14176_p1;
wire  signed [7:0] grp_fu_14183_p0;
wire  signed [7:0] grp_fu_14183_p1;
wire  signed [7:0] grp_fu_14190_p0;
wire  signed [7:0] grp_fu_14190_p1;
wire  signed [7:0] grp_fu_14198_p1;
wire  signed [7:0] grp_fu_14206_p0;
wire  signed [7:0] grp_fu_14206_p1;
wire  signed [7:0] grp_fu_14213_p0;
wire  signed [7:0] grp_fu_14213_p1;
wire  signed [7:0] grp_fu_14220_p0;
wire  signed [7:0] grp_fu_14220_p1;
wire  signed [7:0] grp_fu_14228_p1;
wire  signed [7:0] grp_fu_14236_p0;
wire  signed [7:0] grp_fu_14236_p1;
wire  signed [7:0] grp_fu_14243_p0;
wire  signed [7:0] grp_fu_14243_p1;
wire  signed [7:0] grp_fu_14250_p0;
wire  signed [7:0] grp_fu_14250_p1;
wire  signed [7:0] grp_fu_14258_p1;
wire  signed [7:0] grp_fu_14266_p0;
wire  signed [7:0] grp_fu_14266_p1;
wire  signed [7:0] grp_fu_14273_p0;
wire  signed [7:0] grp_fu_14273_p1;
wire  signed [7:0] grp_fu_14280_p0;
wire  signed [7:0] grp_fu_14280_p1;
wire  signed [7:0] grp_fu_14288_p1;
wire  signed [7:0] grp_fu_14296_p0;
wire  signed [7:0] grp_fu_14296_p1;
wire  signed [7:0] grp_fu_14303_p0;
wire  signed [7:0] grp_fu_14303_p1;
wire  signed [7:0] grp_fu_14310_p0;
wire  signed [7:0] grp_fu_14310_p1;
wire  signed [7:0] grp_fu_14318_p1;
wire  signed [7:0] grp_fu_14326_p0;
wire  signed [7:0] grp_fu_14326_p1;
wire  signed [7:0] grp_fu_14333_p0;
wire  signed [7:0] grp_fu_14333_p1;
wire  signed [7:0] grp_fu_14340_p0;
wire  signed [7:0] grp_fu_14340_p1;
wire  signed [7:0] grp_fu_14348_p1;
wire  signed [7:0] grp_fu_14356_p0;
wire  signed [7:0] grp_fu_14356_p1;
wire  signed [7:0] grp_fu_14363_p0;
wire  signed [7:0] grp_fu_14363_p1;
wire  signed [7:0] grp_fu_14370_p0;
wire  signed [7:0] grp_fu_14370_p1;
wire  signed [7:0] grp_fu_14378_p1;
wire  signed [7:0] grp_fu_14386_p0;
wire  signed [7:0] grp_fu_14386_p1;
wire  signed [7:0] grp_fu_14393_p0;
wire  signed [7:0] grp_fu_14393_p1;
wire  signed [7:0] grp_fu_14400_p0;
wire  signed [7:0] grp_fu_14400_p1;
wire  signed [7:0] grp_fu_14408_p1;
wire  signed [7:0] grp_fu_14416_p0;
wire  signed [7:0] grp_fu_14416_p1;
wire  signed [7:0] grp_fu_14424_p0;
wire  signed [7:0] grp_fu_14424_p1;
wire  signed [7:0] grp_fu_14432_p0;
wire  signed [7:0] grp_fu_14432_p1;
wire  signed [7:0] grp_fu_14440_p1;
wire  signed [7:0] grp_fu_14448_p0;
wire  signed [7:0] grp_fu_14448_p1;
wire  signed [7:0] grp_fu_14456_p0;
wire  signed [7:0] grp_fu_14456_p1;
wire  signed [7:0] grp_fu_14464_p0;
wire  signed [7:0] grp_fu_14464_p1;
wire  signed [7:0] grp_fu_14472_p1;
wire  signed [7:0] grp_fu_14480_p0;
wire  signed [7:0] grp_fu_14480_p1;
wire  signed [7:0] grp_fu_14488_p0;
wire  signed [7:0] grp_fu_14488_p1;
wire  signed [7:0] grp_fu_14496_p0;
wire  signed [7:0] grp_fu_14496_p1;
wire  signed [7:0] grp_fu_14504_p1;
wire  signed [7:0] grp_fu_14512_p0;
wire  signed [7:0] grp_fu_14512_p1;
wire  signed [7:0] grp_fu_14520_p0;
wire  signed [7:0] grp_fu_14520_p1;
wire  signed [7:0] grp_fu_14528_p0;
wire  signed [7:0] grp_fu_14528_p1;
wire  signed [7:0] grp_fu_14536_p1;
wire  signed [7:0] grp_fu_14544_p0;
wire  signed [7:0] grp_fu_14544_p1;
wire  signed [7:0] grp_fu_14552_p0;
wire  signed [7:0] grp_fu_14552_p1;
wire  signed [7:0] grp_fu_14560_p0;
wire  signed [7:0] grp_fu_14560_p1;
wire  signed [7:0] grp_fu_14568_p1;
wire  signed [7:0] grp_fu_14576_p0;
wire  signed [7:0] grp_fu_14576_p1;
wire  signed [7:0] grp_fu_14584_p0;
wire  signed [7:0] grp_fu_14584_p1;
wire  signed [7:0] grp_fu_14591_p0;
wire  signed [7:0] grp_fu_14591_p1;
wire  signed [7:0] grp_fu_14598_p0;
wire  signed [7:0] grp_fu_14598_p1;
wire  signed [7:0] grp_fu_14605_p0;
wire  signed [7:0] grp_fu_14605_p1;
wire  signed [7:0] grp_fu_14613_p0;
wire  signed [7:0] grp_fu_14613_p1;
wire  signed [7:0] grp_fu_14620_p0;
wire  signed [7:0] grp_fu_14620_p1;
wire  signed [7:0] grp_fu_14627_p0;
wire  signed [7:0] grp_fu_14627_p1;
wire  signed [7:0] grp_fu_14634_p0;
wire  signed [7:0] grp_fu_14634_p1;
wire  signed [7:0] grp_fu_14642_p0;
wire  signed [7:0] grp_fu_14642_p1;
wire  signed [7:0] grp_fu_14649_p0;
wire  signed [7:0] grp_fu_14649_p1;
wire  signed [7:0] grp_fu_14656_p0;
wire  signed [7:0] grp_fu_14656_p1;
wire  signed [7:0] grp_fu_14663_p0;
wire  signed [7:0] grp_fu_14663_p1;
wire  signed [7:0] grp_fu_14671_p0;
wire  signed [7:0] grp_fu_14671_p1;
wire  signed [7:0] grp_fu_14678_p0;
wire  signed [7:0] grp_fu_14678_p1;
wire  signed [7:0] grp_fu_14685_p0;
wire  signed [7:0] grp_fu_14685_p1;
wire  signed [7:0] grp_fu_14692_p0;
wire  signed [7:0] grp_fu_14692_p1;
wire  signed [7:0] grp_fu_14700_p0;
wire  signed [7:0] grp_fu_14700_p1;
wire  signed [7:0] grp_fu_14707_p0;
wire  signed [7:0] grp_fu_14707_p1;
wire  signed [7:0] grp_fu_14714_p0;
wire  signed [7:0] grp_fu_14714_p1;
wire  signed [7:0] grp_fu_14721_p0;
wire  signed [7:0] grp_fu_14721_p1;
wire  signed [7:0] grp_fu_14729_p0;
wire  signed [7:0] grp_fu_14729_p1;
wire  signed [7:0] grp_fu_14736_p0;
wire  signed [7:0] grp_fu_14736_p1;
wire  signed [7:0] grp_fu_14743_p0;
wire  signed [7:0] grp_fu_14743_p1;
wire  signed [7:0] grp_fu_14750_p0;
wire  signed [7:0] grp_fu_14750_p1;
wire  signed [7:0] grp_fu_14758_p0;
wire  signed [7:0] grp_fu_14758_p1;
wire  signed [7:0] grp_fu_14765_p0;
wire  signed [7:0] grp_fu_14765_p1;
wire  signed [7:0] grp_fu_14772_p0;
wire  signed [7:0] grp_fu_14772_p1;
wire  signed [7:0] grp_fu_14779_p0;
wire  signed [7:0] grp_fu_14779_p1;
wire  signed [7:0] grp_fu_14787_p0;
wire  signed [7:0] grp_fu_14787_p1;
wire  signed [7:0] grp_fu_14794_p0;
wire  signed [7:0] grp_fu_14794_p1;
wire  signed [7:0] grp_fu_14801_p0;
wire  signed [7:0] grp_fu_14801_p1;
wire  signed [7:0] grp_fu_14808_p0;
wire  signed [7:0] grp_fu_14808_p1;
wire  signed [7:0] grp_fu_14816_p0;
wire  signed [7:0] grp_fu_14816_p1;
wire  signed [7:0] grp_fu_14823_p0;
wire  signed [7:0] grp_fu_14823_p1;
wire  signed [7:0] grp_fu_14830_p0;
wire  signed [7:0] grp_fu_14830_p1;
wire  signed [7:0] grp_fu_14837_p0;
wire  signed [7:0] grp_fu_14837_p1;
wire  signed [7:0] grp_fu_14845_p0;
wire  signed [7:0] grp_fu_14845_p1;
wire  signed [7:0] grp_fu_14852_p0;
wire  signed [7:0] grp_fu_14852_p1;
wire  signed [7:0] grp_fu_14859_p0;
wire  signed [7:0] grp_fu_14859_p1;
wire  signed [7:0] grp_fu_14866_p1;
wire  signed [7:0] grp_fu_14873_p0;
wire  signed [7:0] grp_fu_14873_p1;
wire  signed [7:0] grp_fu_14881_p0;
wire  signed [7:0] grp_fu_14881_p1;
wire  signed [7:0] grp_fu_14888_p0;
wire  signed [7:0] grp_fu_14888_p1;
wire  signed [7:0] grp_fu_14895_p0;
wire  signed [7:0] grp_fu_14895_p1;
wire  signed [7:0] grp_fu_14902_p1;
wire  signed [7:0] grp_fu_14909_p0;
wire  signed [7:0] grp_fu_14909_p1;
wire  signed [7:0] grp_fu_14916_p0;
wire  signed [7:0] grp_fu_14916_p1;
wire  signed [7:0] grp_fu_14923_p0;
wire  signed [7:0] grp_fu_14923_p1;
wire  signed [7:0] grp_fu_14931_p0;
wire  signed [7:0] grp_fu_14931_p1;
wire  signed [7:0] grp_fu_14938_p0;
wire  signed [7:0] grp_fu_14938_p1;
wire  signed [7:0] grp_fu_14945_p0;
wire  signed [7:0] grp_fu_14945_p1;
wire  signed [7:0] grp_fu_14952_p1;
wire  signed [7:0] grp_fu_14959_p0;
wire  signed [7:0] grp_fu_14959_p1;
wire  signed [7:0] grp_fu_14966_p0;
wire  signed [7:0] grp_fu_14966_p1;
wire  signed [7:0] grp_fu_14973_p0;
wire  signed [7:0] grp_fu_14973_p1;
wire  signed [7:0] grp_fu_14981_p0;
wire  signed [7:0] grp_fu_14981_p1;
wire  signed [7:0] grp_fu_14988_p0;
wire  signed [7:0] grp_fu_14988_p1;
wire  signed [7:0] grp_fu_14995_p0;
wire  signed [7:0] grp_fu_14995_p1;
wire  signed [7:0] grp_fu_15002_p1;
wire  signed [7:0] grp_fu_15009_p0;
wire  signed [7:0] grp_fu_15009_p1;
wire  signed [7:0] grp_fu_15016_p0;
wire  signed [7:0] grp_fu_15016_p1;
wire  signed [7:0] grp_fu_15023_p0;
wire  signed [7:0] grp_fu_15023_p1;
wire  signed [7:0] grp_fu_15031_p0;
wire  signed [7:0] grp_fu_15031_p1;
wire  signed [7:0] grp_fu_15038_p0;
wire  signed [7:0] grp_fu_15038_p1;
wire  signed [7:0] grp_fu_15045_p0;
wire  signed [7:0] grp_fu_15045_p1;
wire  signed [7:0] grp_fu_15052_p1;
wire  signed [7:0] grp_fu_15059_p0;
wire  signed [7:0] grp_fu_15059_p1;
wire  signed [7:0] grp_fu_15066_p0;
wire  signed [7:0] grp_fu_15066_p1;
wire  signed [7:0] grp_fu_15073_p0;
wire  signed [7:0] grp_fu_15073_p1;
wire  signed [7:0] grp_fu_15081_p0;
wire  signed [7:0] grp_fu_15081_p1;
wire  signed [7:0] grp_fu_15088_p0;
wire  signed [7:0] grp_fu_15088_p1;
wire  signed [7:0] grp_fu_15095_p0;
wire  signed [7:0] grp_fu_15095_p1;
wire  signed [7:0] grp_fu_15102_p1;
wire  signed [7:0] grp_fu_15109_p0;
wire  signed [7:0] grp_fu_15109_p1;
wire  signed [7:0] grp_fu_15116_p0;
wire  signed [7:0] grp_fu_15116_p1;
wire  signed [7:0] grp_fu_15123_p0;
wire  signed [7:0] grp_fu_15123_p1;
wire  signed [7:0] grp_fu_15131_p0;
wire  signed [7:0] grp_fu_15131_p1;
wire  signed [7:0] grp_fu_15138_p0;
wire  signed [7:0] grp_fu_15138_p1;
wire  signed [7:0] grp_fu_15145_p0;
wire  signed [7:0] grp_fu_15145_p1;
wire  signed [7:0] grp_fu_15152_p0;
wire  signed [7:0] grp_fu_15152_p1;
wire   [20:0] grp_fu_15152_p2;
wire  signed [7:0] grp_fu_15160_p0;
wire  signed [7:0] grp_fu_15160_p1;
wire   [20:0] grp_fu_15160_p2;
wire  signed [7:0] grp_fu_15168_p0;
wire  signed [7:0] grp_fu_15168_p1;
wire   [20:0] grp_fu_15168_p2;
wire  signed [7:0] grp_fu_15176_p0;
wire  signed [7:0] grp_fu_15176_p1;
wire   [20:0] grp_fu_15176_p2;
wire  signed [7:0] grp_fu_15184_p0;
wire  signed [7:0] grp_fu_15184_p1;
wire   [20:0] grp_fu_15184_p2;
wire  signed [7:0] grp_fu_15192_p0;
wire  signed [7:0] grp_fu_15192_p1;
wire   [20:0] grp_fu_15192_p2;
wire  signed [7:0] grp_fu_15200_p0;
wire  signed [7:0] grp_fu_15200_p1;
wire   [20:0] grp_fu_15200_p2;
wire  signed [7:0] grp_fu_15208_p0;
wire  signed [7:0] grp_fu_15208_p1;
wire   [20:0] grp_fu_15208_p2;
wire  signed [7:0] grp_fu_15216_p0;
wire  signed [7:0] grp_fu_15216_p1;
wire   [20:0] grp_fu_15216_p2;
wire  signed [7:0] grp_fu_15224_p0;
wire  signed [7:0] grp_fu_15224_p1;
wire   [20:0] grp_fu_15224_p2;
wire  signed [7:0] grp_fu_15232_p0;
wire  signed [7:0] grp_fu_15232_p1;
wire   [20:0] grp_fu_15232_p2;
wire  signed [7:0] grp_fu_15240_p0;
wire  signed [7:0] grp_fu_15240_p1;
wire   [20:0] grp_fu_15240_p2;
wire  signed [7:0] grp_fu_15248_p0;
wire  signed [7:0] grp_fu_15248_p1;
wire   [20:0] grp_fu_15248_p2;
wire  signed [7:0] grp_fu_15256_p0;
wire  signed [7:0] grp_fu_15256_p1;
wire   [20:0] grp_fu_15256_p2;
wire  signed [7:0] grp_fu_15264_p0;
wire  signed [7:0] grp_fu_15264_p1;
wire   [20:0] grp_fu_15264_p2;
wire  signed [7:0] grp_fu_15272_p0;
wire  signed [7:0] grp_fu_15272_p1;
wire   [20:0] grp_fu_15272_p2;
wire  signed [7:0] grp_fu_15280_p0;
wire  signed [7:0] grp_fu_15280_p1;
wire   [20:0] grp_fu_15280_p2;
wire  signed [7:0] grp_fu_15288_p0;
wire  signed [7:0] grp_fu_15288_p1;
wire   [20:0] grp_fu_15288_p2;
wire  signed [7:0] grp_fu_15296_p0;
wire  signed [7:0] grp_fu_15296_p1;
wire   [20:0] grp_fu_15296_p2;
wire  signed [7:0] grp_fu_15304_p0;
wire  signed [7:0] grp_fu_15304_p1;
wire   [20:0] grp_fu_15304_p2;
wire  signed [7:0] grp_fu_15312_p0;
wire  signed [7:0] grp_fu_15312_p1;
wire   [20:0] grp_fu_15312_p2;
wire  signed [7:0] grp_fu_15320_p0;
wire  signed [7:0] grp_fu_15320_p1;
wire   [20:0] grp_fu_15320_p2;
wire  signed [7:0] grp_fu_15328_p0;
wire  signed [7:0] grp_fu_15328_p1;
wire   [20:0] grp_fu_15328_p2;
wire  signed [7:0] grp_fu_15336_p0;
wire  signed [7:0] grp_fu_15336_p1;
wire   [20:0] grp_fu_15336_p2;
wire  signed [7:0] grp_fu_15344_p0;
wire  signed [7:0] grp_fu_15344_p1;
wire   [20:0] grp_fu_15344_p2;
wire  signed [7:0] grp_fu_15352_p0;
wire  signed [7:0] grp_fu_15352_p1;
wire   [20:0] grp_fu_15352_p2;
wire  signed [7:0] grp_fu_15360_p0;
wire  signed [7:0] grp_fu_15360_p1;
wire   [20:0] grp_fu_15360_p2;
wire  signed [7:0] grp_fu_15368_p0;
wire  signed [7:0] grp_fu_15368_p1;
wire   [20:0] grp_fu_15368_p2;
wire  signed [7:0] grp_fu_15376_p0;
wire  signed [7:0] grp_fu_15376_p1;
wire   [20:0] grp_fu_15376_p2;
wire  signed [7:0] grp_fu_15384_p0;
wire  signed [7:0] grp_fu_15384_p1;
wire   [20:0] grp_fu_15384_p2;
wire  signed [7:0] grp_fu_15392_p0;
wire  signed [7:0] grp_fu_15392_p1;
wire   [20:0] grp_fu_15392_p2;
wire  signed [7:0] grp_fu_15400_p0;
wire  signed [7:0] grp_fu_15400_p1;
wire   [20:0] grp_fu_15400_p2;
reg    grp_fu_3697_ce;
reg    grp_fu_3737_ce;
reg    grp_fu_3777_ce;
reg    grp_fu_3827_ce;
reg    grp_fu_3958_ce;
reg    grp_fu_3992_ce;
reg    grp_fu_4026_ce;
reg    grp_fu_4070_ce;
reg    grp_fu_4198_ce;
reg    grp_fu_4232_ce;
reg    grp_fu_4266_ce;
reg    grp_fu_4310_ce;
reg    grp_fu_4438_ce;
reg    grp_fu_4472_ce;
reg    grp_fu_4506_ce;
reg    grp_fu_4550_ce;
reg    grp_fu_4678_ce;
reg    grp_fu_4712_ce;
reg    grp_fu_4746_ce;
reg    grp_fu_4790_ce;
reg    grp_fu_4918_ce;
reg    grp_fu_4952_ce;
reg    grp_fu_4986_ce;
reg    grp_fu_5030_ce;
reg    grp_fu_5158_ce;
reg    grp_fu_5192_ce;
reg    grp_fu_5226_ce;
reg    grp_fu_5270_ce;
reg    grp_fu_5398_ce;
reg    grp_fu_5432_ce;
reg    grp_fu_5466_ce;
reg    grp_fu_5510_ce;
reg    grp_fu_5638_ce;
reg    grp_fu_5672_ce;
reg    grp_fu_5706_ce;
reg    grp_fu_5750_ce;
reg    grp_fu_5878_ce;
reg    grp_fu_5912_ce;
reg    grp_fu_5946_ce;
reg    grp_fu_5990_ce;
reg    grp_fu_6114_ce;
reg    grp_fu_6148_ce;
reg    grp_fu_6182_ce;
reg    grp_fu_6226_ce;
reg    grp_fu_6334_ce;
reg    grp_fu_6368_ce;
reg    grp_fu_6402_ce;
reg    grp_fu_6446_ce;
reg    grp_fu_6554_ce;
reg    grp_fu_6588_ce;
reg    grp_fu_6622_ce;
reg    grp_fu_6666_ce;
reg    grp_fu_6774_ce;
reg    grp_fu_6808_ce;
reg    grp_fu_6842_ce;
reg    grp_fu_6886_ce;
reg    grp_fu_6994_ce;
reg    grp_fu_7028_ce;
reg    grp_fu_7062_ce;
reg    grp_fu_7106_ce;
reg    grp_fu_7214_ce;
reg    grp_fu_7248_ce;
reg    grp_fu_7282_ce;
reg    grp_fu_7326_ce;
reg    grp_fu_7355_ce;
reg    grp_fu_7367_ce;
reg    grp_fu_7376_ce;
reg    grp_fu_7385_ce;
reg    grp_fu_7394_ce;
reg    grp_fu_7400_ce;
reg    grp_fu_7406_ce;
reg    grp_fu_7412_ce;
reg    grp_fu_7418_ce;
reg    grp_fu_7424_ce;
reg    grp_fu_7430_ce;
reg    grp_fu_7436_ce;
reg    grp_fu_7442_ce;
reg    grp_fu_7448_ce;
reg    grp_fu_7454_ce;
reg    grp_fu_7460_ce;
reg    grp_fu_7466_ce;
reg    grp_fu_7472_ce;
reg    grp_fu_7478_ce;
reg    grp_fu_7484_ce;
reg    grp_fu_7490_ce;
reg    grp_fu_7496_ce;
reg    grp_fu_7502_ce;
reg    grp_fu_7508_ce;
reg    grp_fu_7514_ce;
reg    grp_fu_7520_ce;
reg    grp_fu_7526_ce;
reg    grp_fu_7532_ce;
reg    grp_fu_7538_ce;
reg    grp_fu_7544_ce;
reg    grp_fu_7550_ce;
reg    grp_fu_7556_ce;
reg    grp_fu_7562_ce;
reg    grp_fu_7568_ce;
reg    grp_fu_7574_ce;
reg    grp_fu_7580_ce;
reg    grp_fu_7586_ce;
reg    grp_fu_7592_ce;
reg    grp_fu_7598_ce;
reg    grp_fu_7604_ce;
reg    grp_fu_7610_ce;
reg    grp_fu_7616_ce;
reg    grp_fu_7622_ce;
reg    grp_fu_7628_ce;
reg    grp_fu_7634_ce;
reg    grp_fu_7640_ce;
reg    grp_fu_7646_ce;
reg    grp_fu_7652_ce;
reg    grp_fu_7661_ce;
reg    grp_fu_7672_ce;
reg    grp_fu_7683_ce;
reg    grp_fu_7700_ce;
reg    grp_fu_7705_ce;
reg    grp_fu_7710_ce;
reg    grp_fu_7721_ce;
reg    grp_fu_7726_ce;
reg    grp_fu_7731_ce;
reg    grp_fu_7742_ce;
reg    grp_fu_7747_ce;
reg    grp_fu_7752_ce;
reg    grp_fu_7763_ce;
reg    grp_fu_7768_ce;
reg    grp_fu_7773_ce;
reg    grp_fu_7784_ce;
reg    grp_fu_7789_ce;
reg    grp_fu_7794_ce;
reg    grp_fu_7805_ce;
reg    grp_fu_7810_ce;
reg    grp_fu_7815_ce;
reg    grp_fu_7826_ce;
reg    grp_fu_7831_ce;
reg    grp_fu_7836_ce;
reg    grp_fu_7847_ce;
reg    grp_fu_7852_ce;
reg    grp_fu_7857_ce;
reg    grp_fu_7868_ce;
reg    grp_fu_7873_ce;
reg    grp_fu_7878_ce;
reg    grp_fu_7892_ce;
reg    grp_fu_7897_ce;
reg    grp_fu_7902_ce;
reg    grp_fu_7919_ce;
reg    grp_fu_7931_ce;
reg    grp_fu_7940_ce;
reg    grp_fu_7957_ce;
reg    grp_fu_7969_ce;
reg    grp_fu_7978_ce;
reg    grp_fu_7995_ce;
reg    grp_fu_8007_ce;
reg    grp_fu_8016_ce;
reg    grp_fu_8033_ce;
reg    grp_fu_8045_ce;
reg    grp_fu_8054_ce;
reg    grp_fu_8071_ce;
reg    grp_fu_8083_ce;
reg    grp_fu_8092_ce;
reg    grp_fu_8109_ce;
reg    grp_fu_8123_ce;
reg    grp_fu_8134_ce;
reg    grp_fu_8139_ce;
reg    grp_fu_8144_ce;
reg    grp_fu_8149_ce;
reg    grp_fu_8154_ce;
reg    grp_fu_8159_ce;
reg    grp_fu_8164_ce;
reg    grp_fu_8169_ce;
reg    grp_fu_8174_ce;
reg    grp_fu_8179_ce;
reg    grp_fu_8184_ce;
reg    grp_fu_8189_ce;
reg    grp_fu_8194_ce;
reg    grp_fu_8199_ce;
reg    grp_fu_8204_ce;
reg    grp_fu_8209_ce;
reg    grp_fu_8214_ce;
reg    grp_fu_8219_ce;
reg    grp_fu_8224_ce;
reg    grp_fu_8229_ce;
reg    grp_fu_8234_ce;
reg    grp_fu_8239_ce;
reg    grp_fu_8244_ce;
reg    grp_fu_8249_ce;
reg    grp_fu_8254_ce;
reg    grp_fu_8259_ce;
reg    grp_fu_8264_ce;
reg    grp_fu_8269_ce;
reg    grp_fu_8274_ce;
reg    grp_fu_8279_ce;
reg    grp_fu_8283_ce;
reg    grp_fu_8288_ce;
reg    grp_fu_8293_ce;
reg    grp_fu_8298_ce;
reg    grp_fu_8303_ce;
reg    grp_fu_8308_ce;
reg    grp_fu_8312_ce;
reg    grp_fu_8317_ce;
reg    grp_fu_8322_ce;
reg    grp_fu_8327_ce;
reg    grp_fu_8332_ce;
reg    grp_fu_8337_ce;
reg    grp_fu_8341_ce;
reg    grp_fu_8346_ce;
reg    grp_fu_8351_ce;
reg    grp_fu_8356_ce;
reg    grp_fu_8361_ce;
reg    grp_fu_8366_ce;
reg    grp_fu_8370_ce;
reg    grp_fu_8375_ce;
reg    grp_fu_8380_ce;
reg    grp_fu_8385_ce;
reg    grp_fu_8390_ce;
reg    grp_fu_8395_ce;
reg    grp_fu_8399_ce;
reg    grp_fu_8404_ce;
reg    grp_fu_8409_ce;
reg    grp_fu_8414_ce;
reg    grp_fu_8419_ce;
reg    grp_fu_8424_ce;
reg    grp_fu_8428_ce;
reg    grp_fu_8433_ce;
reg    grp_fu_13190_ce;
reg    grp_fu_13198_ce;
reg    grp_fu_13206_ce;
reg    grp_fu_13214_ce;
reg    grp_fu_13222_ce;
reg    grp_fu_13230_ce;
reg    grp_fu_13238_ce;
reg    grp_fu_13246_ce;
reg    grp_fu_13254_ce;
reg    grp_fu_13262_ce;
reg    grp_fu_13270_ce;
reg    grp_fu_13278_ce;
reg    grp_fu_13286_ce;
reg    grp_fu_13294_ce;
reg    grp_fu_13302_ce;
reg    grp_fu_13310_ce;
reg    grp_fu_13318_ce;
reg    grp_fu_13326_ce;
reg    grp_fu_13334_ce;
reg    grp_fu_13342_ce;
reg    grp_fu_13350_ce;
reg    grp_fu_13358_ce;
reg    grp_fu_13366_ce;
reg    grp_fu_13374_ce;
reg    grp_fu_13382_ce;
reg    grp_fu_13390_ce;
reg    grp_fu_13398_ce;
reg    grp_fu_13406_ce;
reg    grp_fu_13414_ce;
reg    grp_fu_13422_ce;
reg    grp_fu_13430_ce;
reg    grp_fu_13438_ce;
reg    grp_fu_13446_ce;
reg    grp_fu_13454_ce;
reg    grp_fu_13462_ce;
reg    grp_fu_13470_ce;
reg    grp_fu_13478_ce;
reg    grp_fu_13486_ce;
reg    grp_fu_13494_ce;
reg    grp_fu_13502_ce;
reg    grp_fu_13510_ce;
reg    grp_fu_13518_ce;
reg    grp_fu_13526_ce;
reg    grp_fu_13534_ce;
reg    grp_fu_13542_ce;
reg    grp_fu_13550_ce;
reg    grp_fu_13558_ce;
reg    grp_fu_13566_ce;
reg    grp_fu_13574_ce;
reg    grp_fu_13582_ce;
reg    grp_fu_13590_ce;
reg    grp_fu_13598_ce;
reg    grp_fu_13606_ce;
reg    grp_fu_13614_ce;
reg    grp_fu_13622_ce;
reg    grp_fu_13630_ce;
reg    grp_fu_13638_ce;
reg    grp_fu_13646_ce;
reg    grp_fu_13654_ce;
reg    grp_fu_13662_ce;
reg    grp_fu_13670_ce;
reg    grp_fu_13678_ce;
reg    grp_fu_13686_ce;
reg    grp_fu_13694_ce;
reg    grp_fu_13702_ce;
reg    grp_fu_13710_ce;
reg    grp_fu_13718_ce;
reg    grp_fu_13726_ce;
reg    grp_fu_13734_ce;
reg    grp_fu_13742_ce;
reg    grp_fu_13750_ce;
reg    grp_fu_13758_ce;
reg    grp_fu_13766_ce;
reg    grp_fu_13774_ce;
reg    grp_fu_13782_ce;
reg    grp_fu_13790_ce;
reg    grp_fu_13798_ce;
reg    grp_fu_13806_ce;
reg    grp_fu_13814_ce;
reg    grp_fu_13822_ce;
reg    grp_fu_13830_ce;
reg    grp_fu_13838_ce;
reg    grp_fu_13846_ce;
reg    grp_fu_13854_ce;
reg    grp_fu_13862_ce;
reg    grp_fu_13870_ce;
reg    grp_fu_13878_ce;
reg    grp_fu_13886_ce;
reg    grp_fu_13894_ce;
reg    grp_fu_13902_ce;
reg    grp_fu_13910_ce;
reg    grp_fu_13918_ce;
reg    grp_fu_13926_ce;
reg    grp_fu_13934_ce;
reg    grp_fu_13942_ce;
reg    grp_fu_13950_ce;
reg    grp_fu_13958_ce;
reg    grp_fu_13966_ce;
reg    grp_fu_13974_ce;
reg    grp_fu_13982_ce;
reg    grp_fu_13990_ce;
reg    grp_fu_13998_ce;
reg    grp_fu_14006_ce;
reg    grp_fu_14014_ce;
reg    grp_fu_14022_ce;
reg    grp_fu_14030_ce;
reg    grp_fu_14038_ce;
reg    grp_fu_14046_ce;
reg    grp_fu_14054_ce;
reg    grp_fu_14062_ce;
reg    grp_fu_14070_ce;
reg    grp_fu_14078_ce;
reg    grp_fu_14086_ce;
reg    grp_fu_14093_ce;
reg    grp_fu_14100_ce;
reg    grp_fu_14108_ce;
reg    grp_fu_14116_ce;
reg    grp_fu_14123_ce;
reg    grp_fu_14130_ce;
reg    grp_fu_14138_ce;
reg    grp_fu_14146_ce;
reg    grp_fu_14153_ce;
reg    grp_fu_14160_ce;
reg    grp_fu_14168_ce;
reg    grp_fu_14176_ce;
reg    grp_fu_14183_ce;
reg    grp_fu_14190_ce;
reg    grp_fu_14198_ce;
reg    grp_fu_14206_ce;
reg    grp_fu_14213_ce;
reg    grp_fu_14220_ce;
reg    grp_fu_14228_ce;
reg    grp_fu_14236_ce;
reg    grp_fu_14243_ce;
reg    grp_fu_14250_ce;
reg    grp_fu_14258_ce;
reg    grp_fu_14266_ce;
reg    grp_fu_14273_ce;
reg    grp_fu_14280_ce;
reg    grp_fu_14288_ce;
reg    grp_fu_14296_ce;
reg    grp_fu_14303_ce;
reg    grp_fu_14310_ce;
reg    grp_fu_14318_ce;
reg    grp_fu_14326_ce;
reg    grp_fu_14333_ce;
reg    grp_fu_14340_ce;
reg    grp_fu_14348_ce;
reg    grp_fu_14356_ce;
reg    grp_fu_14363_ce;
reg    grp_fu_14370_ce;
reg    grp_fu_14378_ce;
reg    grp_fu_14386_ce;
reg    grp_fu_14393_ce;
reg    grp_fu_14400_ce;
reg    grp_fu_14408_ce;
reg    grp_fu_14416_ce;
reg    grp_fu_14424_ce;
reg    grp_fu_14432_ce;
reg    grp_fu_14440_ce;
reg    grp_fu_14448_ce;
reg    grp_fu_14456_ce;
reg    grp_fu_14464_ce;
reg    grp_fu_14472_ce;
reg    grp_fu_14480_ce;
reg    grp_fu_14488_ce;
reg    grp_fu_14496_ce;
reg    grp_fu_14504_ce;
reg    grp_fu_14512_ce;
reg    grp_fu_14520_ce;
reg    grp_fu_14528_ce;
reg    grp_fu_14536_ce;
reg    grp_fu_14544_ce;
reg    grp_fu_14552_ce;
reg    grp_fu_14560_ce;
reg    grp_fu_14568_ce;
reg    grp_fu_14576_ce;
reg    grp_fu_14584_ce;
reg    grp_fu_14591_ce;
reg    grp_fu_14598_ce;
reg    grp_fu_14605_ce;
reg    grp_fu_14613_ce;
reg    grp_fu_14620_ce;
reg    grp_fu_14627_ce;
reg    grp_fu_14634_ce;
reg    grp_fu_14642_ce;
reg    grp_fu_14649_ce;
reg    grp_fu_14656_ce;
reg    grp_fu_14663_ce;
reg    grp_fu_14671_ce;
reg    grp_fu_14678_ce;
reg    grp_fu_14685_ce;
reg    grp_fu_14692_ce;
reg    grp_fu_14700_ce;
reg    grp_fu_14707_ce;
reg    grp_fu_14714_ce;
reg    grp_fu_14721_ce;
reg    grp_fu_14729_ce;
reg    grp_fu_14736_ce;
reg    grp_fu_14743_ce;
reg    grp_fu_14750_ce;
reg    grp_fu_14758_ce;
reg    grp_fu_14765_ce;
reg    grp_fu_14772_ce;
reg    grp_fu_14779_ce;
reg    grp_fu_14787_ce;
reg    grp_fu_14794_ce;
reg    grp_fu_14801_ce;
reg    grp_fu_14808_ce;
reg    grp_fu_14816_ce;
reg    grp_fu_14823_ce;
reg    grp_fu_14830_ce;
reg    grp_fu_14837_ce;
reg    grp_fu_14845_ce;
reg    grp_fu_14852_ce;
reg    grp_fu_14859_ce;
reg    grp_fu_14866_ce;
reg    grp_fu_14873_ce;
reg    grp_fu_14881_ce;
reg    grp_fu_14888_ce;
reg    grp_fu_14895_ce;
reg    grp_fu_14902_ce;
reg    grp_fu_14909_ce;
reg    grp_fu_14916_ce;
reg    grp_fu_14923_ce;
reg    grp_fu_14931_ce;
reg    grp_fu_14938_ce;
reg    grp_fu_14945_ce;
reg    grp_fu_14952_ce;
reg    grp_fu_14959_ce;
reg    grp_fu_14966_ce;
reg    grp_fu_14973_ce;
reg    grp_fu_14981_ce;
reg    grp_fu_14988_ce;
reg    grp_fu_14995_ce;
reg    grp_fu_15002_ce;
reg    grp_fu_15009_ce;
reg    grp_fu_15016_ce;
reg    grp_fu_15023_ce;
reg    grp_fu_15031_ce;
reg    grp_fu_15038_ce;
reg    grp_fu_15045_ce;
reg    grp_fu_15052_ce;
reg    grp_fu_15059_ce;
reg    grp_fu_15066_ce;
reg    grp_fu_15073_ce;
reg    grp_fu_15081_ce;
reg    grp_fu_15088_ce;
reg    grp_fu_15095_ce;
reg    grp_fu_15102_ce;
reg    grp_fu_15109_ce;
reg    grp_fu_15116_ce;
reg    grp_fu_15123_ce;
reg    grp_fu_15131_ce;
reg    grp_fu_15138_ce;
reg    grp_fu_15145_ce;
reg    grp_fu_15152_ce;
reg    grp_fu_15160_ce;
reg    grp_fu_15168_ce;
reg    grp_fu_15176_ce;
reg    grp_fu_15184_ce;
reg    grp_fu_15192_ce;
reg    grp_fu_15200_ce;
reg    grp_fu_15208_ce;
reg    grp_fu_15216_ce;
reg    grp_fu_15224_ce;
reg    grp_fu_15232_ce;
reg    grp_fu_15240_ce;
reg    grp_fu_15248_ce;
reg    grp_fu_15256_ce;
reg    grp_fu_15264_ce;
reg    grp_fu_15272_ce;
reg    grp_fu_15280_ce;
reg    grp_fu_15288_ce;
reg    grp_fu_15296_ce;
reg    grp_fu_15304_ce;
reg    grp_fu_15312_ce;
reg    grp_fu_15320_ce;
reg    grp_fu_15328_ce;
reg    grp_fu_15336_ce;
reg    grp_fu_15344_ce;
reg    grp_fu_15352_ce;
reg    grp_fu_15360_ce;
reg    grp_fu_15368_ce;
reg    grp_fu_15376_ce;
reg    grp_fu_15384_ce;
reg    grp_fu_15392_ce;
reg    grp_fu_15400_ce;
wire    ap_CS_fsm_state13;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_11929;
reg    ap_condition_2492;
reg    ap_condition_2503;
wire    ap_ce_reg;

// power-on initialization
initial begin
//#0 start_once_reg = 1'b0;
//#0 ap_done_reg = 1'b0;
//#0 ap_CS_fsm = 4'd1;
//#0 ap_enable_reg_pp0_iter1 = 1'b0;
//#0 ap_enable_reg_pp0_iter5 = 1'b0;
//#0 ap_enable_reg_pp0_iter0 = 1'b0;
//#0 ap_enable_reg_pp0_iter3 = 1'b0;
//#0 ap_enable_reg_pp0_iter4 = 1'b0;
//#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_bias_arr_V #(
    .DataWidth( 668 ),
    .AddressRange( 1176 ),
    .AddressWidth( 11 ))
PATCH_EMBED_INST_bias_arr_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(PATCH_EMBED_INST_bias_arr_V_address0),
    .ce0(PATCH_EMBED_INST_bias_arr_V_ce0),
    .q0(PATCH_EMBED_INST_bias_arr_V_q0)
);

PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_cls_arr_V #(
    .DataWidth( 331 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
PATCH_EMBED_INST_cls_arr_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(PATCH_EMBED_INST_cls_arr_V_address0),
    .ce0(PATCH_EMBED_INST_cls_arr_V_ce0),
    .q0(PATCH_EMBED_INST_cls_arr_V_q0)
);

PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_weight_arr_V #(
    .DataWidth( 2048 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
PATCH_EMBED_INST_weight_arr_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(PATCH_EMBED_INST_weight_arr_V_address0),
    .ce0(PATCH_EMBED_INST_weight_arr_V_ce0),
    .q0(PATCH_EMBED_INST_weight_arr_V_q0)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_42_fu_3680_p4),
    .din1(grp_fu_3697_p1),
    .ce(grp_fu_3697_ce),
    .dout(grp_fu_3697_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3737_p0),
    .din1(grp_fu_3737_p1),
    .ce(grp_fu_3737_ce),
    .dout(grp_fu_3737_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_46_fu_3760_p4),
    .din1(grp_fu_3777_p1),
    .ce(grp_fu_3777_ce),
    .dout(grp_fu_3777_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_49_fu_3810_p4),
    .din1(grp_fu_3827_p1),
    .ce(grp_fu_3827_ce),
    .dout(grp_fu_3827_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_59_fu_3944_p4),
    .din1(grp_fu_3958_p1),
    .ce(grp_fu_3958_ce),
    .dout(grp_fu_3958_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3992_p0),
    .din1(grp_fu_3992_p1),
    .ce(grp_fu_3992_ce),
    .dout(grp_fu_3992_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_63_fu_4012_p4),
    .din1(grp_fu_4026_p1),
    .ce(grp_fu_4026_ce),
    .dout(grp_fu_4026_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_66_fu_4056_p4),
    .din1(grp_fu_4070_p1),
    .ce(grp_fu_4070_ce),
    .dout(grp_fu_4070_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_76_fu_4184_p4),
    .din1(grp_fu_4198_p1),
    .ce(grp_fu_4198_ce),
    .dout(grp_fu_4198_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4232_p0),
    .din1(grp_fu_4232_p1),
    .ce(grp_fu_4232_ce),
    .dout(grp_fu_4232_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_80_fu_4252_p4),
    .din1(grp_fu_4266_p1),
    .ce(grp_fu_4266_ce),
    .dout(grp_fu_4266_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_83_fu_4296_p4),
    .din1(grp_fu_4310_p1),
    .ce(grp_fu_4310_ce),
    .dout(grp_fu_4310_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_93_fu_4424_p4),
    .din1(grp_fu_4438_p1),
    .ce(grp_fu_4438_ce),
    .dout(grp_fu_4438_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4472_p0),
    .din1(grp_fu_4472_p1),
    .ce(grp_fu_4472_ce),
    .dout(grp_fu_4472_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_97_fu_4492_p4),
    .din1(grp_fu_4506_p1),
    .ce(grp_fu_4506_ce),
    .dout(grp_fu_4506_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_100_fu_4536_p4),
    .din1(grp_fu_4550_p1),
    .ce(grp_fu_4550_ce),
    .dout(grp_fu_4550_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_110_fu_4664_p4),
    .din1(grp_fu_4678_p1),
    .ce(grp_fu_4678_ce),
    .dout(grp_fu_4678_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4712_p0),
    .din1(grp_fu_4712_p1),
    .ce(grp_fu_4712_ce),
    .dout(grp_fu_4712_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_114_fu_4732_p4),
    .din1(grp_fu_4746_p1),
    .ce(grp_fu_4746_ce),
    .dout(grp_fu_4746_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_117_fu_4776_p4),
    .din1(grp_fu_4790_p1),
    .ce(grp_fu_4790_ce),
    .dout(grp_fu_4790_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_127_fu_4904_p4),
    .din1(grp_fu_4918_p1),
    .ce(grp_fu_4918_ce),
    .dout(grp_fu_4918_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4952_p0),
    .din1(grp_fu_4952_p1),
    .ce(grp_fu_4952_ce),
    .dout(grp_fu_4952_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_131_fu_4972_p4),
    .din1(grp_fu_4986_p1),
    .ce(grp_fu_4986_ce),
    .dout(grp_fu_4986_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_134_fu_5016_p4),
    .din1(grp_fu_5030_p1),
    .ce(grp_fu_5030_ce),
    .dout(grp_fu_5030_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_144_fu_5144_p4),
    .din1(grp_fu_5158_p1),
    .ce(grp_fu_5158_ce),
    .dout(grp_fu_5158_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5192_p0),
    .din1(grp_fu_5192_p1),
    .ce(grp_fu_5192_ce),
    .dout(grp_fu_5192_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_148_fu_5212_p4),
    .din1(grp_fu_5226_p1),
    .ce(grp_fu_5226_ce),
    .dout(grp_fu_5226_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_151_fu_5256_p4),
    .din1(grp_fu_5270_p1),
    .ce(grp_fu_5270_ce),
    .dout(grp_fu_5270_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_161_fu_5384_p4),
    .din1(grp_fu_5398_p1),
    .ce(grp_fu_5398_ce),
    .dout(grp_fu_5398_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5432_p0),
    .din1(grp_fu_5432_p1),
    .ce(grp_fu_5432_ce),
    .dout(grp_fu_5432_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_165_fu_5452_p4),
    .din1(grp_fu_5466_p1),
    .ce(grp_fu_5466_ce),
    .dout(grp_fu_5466_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_168_fu_5496_p4),
    .din1(grp_fu_5510_p1),
    .ce(grp_fu_5510_ce),
    .dout(grp_fu_5510_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_178_fu_5624_p4),
    .din1(grp_fu_5638_p1),
    .ce(grp_fu_5638_ce),
    .dout(grp_fu_5638_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5672_p0),
    .din1(grp_fu_5672_p1),
    .ce(grp_fu_5672_ce),
    .dout(grp_fu_5672_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_182_fu_5692_p4),
    .din1(grp_fu_5706_p1),
    .ce(grp_fu_5706_ce),
    .dout(grp_fu_5706_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_185_fu_5736_p4),
    .din1(grp_fu_5750_p1),
    .ce(grp_fu_5750_ce),
    .dout(grp_fu_5750_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_195_fu_5864_p4),
    .din1(grp_fu_5878_p1),
    .ce(grp_fu_5878_ce),
    .dout(grp_fu_5878_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5912_p0),
    .din1(grp_fu_5912_p1),
    .ce(grp_fu_5912_ce),
    .dout(grp_fu_5912_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_199_fu_5932_p4),
    .din1(grp_fu_5946_p1),
    .ce(grp_fu_5946_ce),
    .dout(grp_fu_5946_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_202_fu_5976_p4),
    .din1(grp_fu_5990_p1),
    .ce(grp_fu_5990_ce),
    .dout(grp_fu_5990_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_212_fu_6100_p4),
    .din1(grp_fu_6114_p1),
    .ce(grp_fu_6114_ce),
    .dout(grp_fu_6114_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_214_fu_6134_p4),
    .din1(grp_fu_6148_p1),
    .ce(grp_fu_6148_ce),
    .dout(grp_fu_6148_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_216_fu_6168_p4),
    .din1(grp_fu_6182_p1),
    .ce(grp_fu_6182_ce),
    .dout(grp_fu_6182_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_219_fu_6212_p4),
    .din1(grp_fu_6226_p1),
    .ce(grp_fu_6226_ce),
    .dout(grp_fu_6226_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_229_fu_6320_p4),
    .din1(grp_fu_6334_p1),
    .ce(grp_fu_6334_ce),
    .dout(grp_fu_6334_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_231_fu_6354_p4),
    .din1(grp_fu_6368_p1),
    .ce(grp_fu_6368_ce),
    .dout(grp_fu_6368_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_233_fu_6388_p4),
    .din1(grp_fu_6402_p1),
    .ce(grp_fu_6402_ce),
    .dout(grp_fu_6402_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_236_fu_6432_p4),
    .din1(grp_fu_6446_p1),
    .ce(grp_fu_6446_ce),
    .dout(grp_fu_6446_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_246_fu_6540_p4),
    .din1(grp_fu_6554_p1),
    .ce(grp_fu_6554_ce),
    .dout(grp_fu_6554_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_248_fu_6574_p4),
    .din1(grp_fu_6588_p1),
    .ce(grp_fu_6588_ce),
    .dout(grp_fu_6588_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_250_fu_6608_p4),
    .din1(grp_fu_6622_p1),
    .ce(grp_fu_6622_ce),
    .dout(grp_fu_6622_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_253_fu_6652_p4),
    .din1(grp_fu_6666_p1),
    .ce(grp_fu_6666_ce),
    .dout(grp_fu_6666_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_263_fu_6760_p4),
    .din1(grp_fu_6774_p1),
    .ce(grp_fu_6774_ce),
    .dout(grp_fu_6774_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_265_fu_6794_p4),
    .din1(grp_fu_6808_p1),
    .ce(grp_fu_6808_ce),
    .dout(grp_fu_6808_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_267_fu_6828_p4),
    .din1(grp_fu_6842_p1),
    .ce(grp_fu_6842_ce),
    .dout(grp_fu_6842_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_270_fu_6872_p4),
    .din1(grp_fu_6886_p1),
    .ce(grp_fu_6886_ce),
    .dout(grp_fu_6886_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_280_fu_6980_p4),
    .din1(grp_fu_6994_p1),
    .ce(grp_fu_6994_ce),
    .dout(grp_fu_6994_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_282_fu_7014_p4),
    .din1(grp_fu_7028_p1),
    .ce(grp_fu_7028_ce),
    .dout(grp_fu_7028_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_284_fu_7048_p4),
    .din1(grp_fu_7062_p1),
    .ce(grp_fu_7062_ce),
    .dout(grp_fu_7062_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_287_fu_7092_p4),
    .din1(grp_fu_7106_p1),
    .ce(grp_fu_7106_ce),
    .dout(grp_fu_7106_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_297_fu_7200_p4),
    .din1(grp_fu_7214_p1),
    .ce(grp_fu_7214_ce),
    .dout(grp_fu_7214_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_299_fu_7234_p4),
    .din1(grp_fu_7248_p1),
    .ce(grp_fu_7248_ce),
    .dout(grp_fu_7248_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_301_fu_7268_p4),
    .din1(grp_fu_7282_p1),
    .ce(grp_fu_7282_ce),
    .dout(grp_fu_7282_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_304_fu_7312_p4),
    .din1(grp_fu_7326_p1),
    .ce(grp_fu_7326_ce),
    .dout(grp_fu_7326_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_37_fu_3614_p4),
    .din1(grp_fu_7355_p1),
    .ce(grp_fu_7355_ce),
    .dout(grp_fu_7355_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_39_fu_3642_p4),
    .din1(grp_fu_7367_p1),
    .ce(grp_fu_7367_ce),
    .dout(grp_fu_7367_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_40_fu_3656_p4),
    .din1(grp_fu_7376_p1),
    .ce(grp_fu_7376_ce),
    .dout(grp_fu_7376_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7385_p0),
    .din1(grp_fu_7385_p1),
    .ce(grp_fu_7385_ce),
    .dout(grp_fu_7385_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_54_fu_3878_p4),
    .din1(grp_fu_7394_p1),
    .ce(grp_fu_7394_ce),
    .dout(grp_fu_7394_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_56_fu_3906_p4),
    .din1(grp_fu_7400_p1),
    .ce(grp_fu_7400_ce),
    .dout(grp_fu_7400_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_57_fu_3920_p4),
    .din1(grp_fu_7406_p1),
    .ce(grp_fu_7406_ce),
    .dout(grp_fu_7406_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7412_p0),
    .din1(grp_fu_7412_p1),
    .ce(grp_fu_7412_ce),
    .dout(grp_fu_7412_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_71_fu_4118_p4),
    .din1(grp_fu_7418_p1),
    .ce(grp_fu_7418_ce),
    .dout(grp_fu_7418_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_73_fu_4146_p4),
    .din1(grp_fu_7424_p1),
    .ce(grp_fu_7424_ce),
    .dout(grp_fu_7424_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_74_fu_4160_p4),
    .din1(grp_fu_7430_p1),
    .ce(grp_fu_7430_ce),
    .dout(grp_fu_7430_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7436_p0),
    .din1(grp_fu_7436_p1),
    .ce(grp_fu_7436_ce),
    .dout(grp_fu_7436_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_88_fu_4358_p4),
    .din1(grp_fu_7442_p1),
    .ce(grp_fu_7442_ce),
    .dout(grp_fu_7442_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_90_fu_4386_p4),
    .din1(grp_fu_7448_p1),
    .ce(grp_fu_7448_ce),
    .dout(grp_fu_7448_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_91_fu_4400_p4),
    .din1(grp_fu_7454_p1),
    .ce(grp_fu_7454_ce),
    .dout(grp_fu_7454_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7460_p0),
    .din1(grp_fu_7460_p1),
    .ce(grp_fu_7460_ce),
    .dout(grp_fu_7460_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_105_fu_4598_p4),
    .din1(grp_fu_7466_p1),
    .ce(grp_fu_7466_ce),
    .dout(grp_fu_7466_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_107_fu_4626_p4),
    .din1(grp_fu_7472_p1),
    .ce(grp_fu_7472_ce),
    .dout(grp_fu_7472_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_108_fu_4640_p4),
    .din1(grp_fu_7478_p1),
    .ce(grp_fu_7478_ce),
    .dout(grp_fu_7478_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7484_p0),
    .din1(grp_fu_7484_p1),
    .ce(grp_fu_7484_ce),
    .dout(grp_fu_7484_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_122_fu_4838_p4),
    .din1(grp_fu_7490_p1),
    .ce(grp_fu_7490_ce),
    .dout(grp_fu_7490_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_124_fu_4866_p4),
    .din1(grp_fu_7496_p1),
    .ce(grp_fu_7496_ce),
    .dout(grp_fu_7496_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_125_fu_4880_p4),
    .din1(grp_fu_7502_p1),
    .ce(grp_fu_7502_ce),
    .dout(grp_fu_7502_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7508_p0),
    .din1(grp_fu_7508_p1),
    .ce(grp_fu_7508_ce),
    .dout(grp_fu_7508_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_fu_5078_p4),
    .din1(grp_fu_7514_p1),
    .ce(grp_fu_7514_ce),
    .dout(grp_fu_7514_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_141_fu_5106_p4),
    .din1(grp_fu_7520_p1),
    .ce(grp_fu_7520_ce),
    .dout(grp_fu_7520_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_142_fu_5120_p4),
    .din1(grp_fu_7526_p1),
    .ce(grp_fu_7526_ce),
    .dout(grp_fu_7526_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7532_p0),
    .din1(grp_fu_7532_p1),
    .ce(grp_fu_7532_ce),
    .dout(grp_fu_7532_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_156_fu_5318_p4),
    .din1(grp_fu_7538_p1),
    .ce(grp_fu_7538_ce),
    .dout(grp_fu_7538_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_158_fu_5346_p4),
    .din1(grp_fu_7544_p1),
    .ce(grp_fu_7544_ce),
    .dout(grp_fu_7544_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_159_fu_5360_p4),
    .din1(grp_fu_7550_p1),
    .ce(grp_fu_7550_ce),
    .dout(grp_fu_7550_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7556_p0),
    .din1(grp_fu_7556_p1),
    .ce(grp_fu_7556_ce),
    .dout(grp_fu_7556_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_173_fu_5558_p4),
    .din1(grp_fu_7562_p1),
    .ce(grp_fu_7562_ce),
    .dout(grp_fu_7562_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_175_fu_5586_p4),
    .din1(grp_fu_7568_p1),
    .ce(grp_fu_7568_ce),
    .dout(grp_fu_7568_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_176_fu_5600_p4),
    .din1(grp_fu_7574_p1),
    .ce(grp_fu_7574_ce),
    .dout(grp_fu_7574_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7580_p0),
    .din1(grp_fu_7580_p1),
    .ce(grp_fu_7580_ce),
    .dout(grp_fu_7580_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_190_fu_5798_p4),
    .din1(grp_fu_7586_p1),
    .ce(grp_fu_7586_ce),
    .dout(grp_fu_7586_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_192_fu_5826_p4),
    .din1(grp_fu_7592_p1),
    .ce(grp_fu_7592_ce),
    .dout(grp_fu_7592_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_193_fu_5840_p4),
    .din1(grp_fu_7598_p1),
    .ce(grp_fu_7598_ce),
    .dout(grp_fu_7598_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7604_p0),
    .din1(grp_fu_7604_p1),
    .ce(grp_fu_7604_ce),
    .dout(grp_fu_7604_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_207_fu_6034_p4),
    .din1(grp_fu_7610_p1),
    .ce(grp_fu_7610_ce),
    .dout(grp_fu_7610_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_209_fu_6062_p4),
    .din1(grp_fu_7616_p1),
    .ce(grp_fu_7616_ce),
    .dout(grp_fu_7616_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_210_fu_6076_p4),
    .din1(grp_fu_7622_p1),
    .ce(grp_fu_7622_ce),
    .dout(grp_fu_7622_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_227_fu_6296_p4),
    .din1(grp_fu_7628_p1),
    .ce(grp_fu_7628_ce),
    .dout(grp_fu_7628_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_244_fu_6516_p4),
    .din1(grp_fu_7634_p1),
    .ce(grp_fu_7634_ce),
    .dout(grp_fu_7634_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_261_fu_6736_p4),
    .din1(grp_fu_7640_p1),
    .ce(grp_fu_7640_ce),
    .dout(grp_fu_7640_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_278_fu_6956_p4),
    .din1(grp_fu_7646_p1),
    .ce(grp_fu_7646_ce),
    .dout(grp_fu_7646_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_295_fu_7176_p4),
    .din1(grp_fu_7652_p1),
    .ce(grp_fu_7652_ce),
    .dout(grp_fu_7652_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7661_p0),
    .din1(grp_fu_7661_p1),
    .ce(grp_fu_7661_ce),
    .dout(grp_fu_7661_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7672_p0),
    .din1(grp_fu_7672_p1),
    .ce(grp_fu_7672_ce),
    .dout(grp_fu_7672_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7683_p0),
    .din1(grp_fu_7683_p1),
    .ce(grp_fu_7683_ce),
    .dout(grp_fu_7683_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7700_p0),
    .din1(grp_fu_7700_p1),
    .ce(grp_fu_7700_ce),
    .dout(grp_fu_7700_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7705_p0),
    .din1(grp_fu_7705_p1),
    .ce(grp_fu_7705_ce),
    .dout(grp_fu_7705_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7710_p0),
    .din1(grp_fu_7710_p1),
    .ce(grp_fu_7710_ce),
    .dout(grp_fu_7710_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7721_p0),
    .din1(grp_fu_7721_p1),
    .ce(grp_fu_7721_ce),
    .dout(grp_fu_7721_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7726_p0),
    .din1(grp_fu_7726_p1),
    .ce(grp_fu_7726_ce),
    .dout(grp_fu_7726_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7731_p0),
    .din1(grp_fu_7731_p1),
    .ce(grp_fu_7731_ce),
    .dout(grp_fu_7731_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7742_p0),
    .din1(grp_fu_7742_p1),
    .ce(grp_fu_7742_ce),
    .dout(grp_fu_7742_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7747_p0),
    .din1(grp_fu_7747_p1),
    .ce(grp_fu_7747_ce),
    .dout(grp_fu_7747_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7752_p0),
    .din1(grp_fu_7752_p1),
    .ce(grp_fu_7752_ce),
    .dout(grp_fu_7752_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7763_p0),
    .din1(grp_fu_7763_p1),
    .ce(grp_fu_7763_ce),
    .dout(grp_fu_7763_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7768_p0),
    .din1(grp_fu_7768_p1),
    .ce(grp_fu_7768_ce),
    .dout(grp_fu_7768_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7773_p0),
    .din1(grp_fu_7773_p1),
    .ce(grp_fu_7773_ce),
    .dout(grp_fu_7773_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7784_p0),
    .din1(grp_fu_7784_p1),
    .ce(grp_fu_7784_ce),
    .dout(grp_fu_7784_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7789_p0),
    .din1(grp_fu_7789_p1),
    .ce(grp_fu_7789_ce),
    .dout(grp_fu_7789_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7794_p0),
    .din1(grp_fu_7794_p1),
    .ce(grp_fu_7794_ce),
    .dout(grp_fu_7794_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7805_p0),
    .din1(grp_fu_7805_p1),
    .ce(grp_fu_7805_ce),
    .dout(grp_fu_7805_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7810_p0),
    .din1(grp_fu_7810_p1),
    .ce(grp_fu_7810_ce),
    .dout(grp_fu_7810_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7815_p0),
    .din1(grp_fu_7815_p1),
    .ce(grp_fu_7815_ce),
    .dout(grp_fu_7815_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7826_p0),
    .din1(grp_fu_7826_p1),
    .ce(grp_fu_7826_ce),
    .dout(grp_fu_7826_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7831_p0),
    .din1(grp_fu_7831_p1),
    .ce(grp_fu_7831_ce),
    .dout(grp_fu_7831_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7836_p0),
    .din1(grp_fu_7836_p1),
    .ce(grp_fu_7836_ce),
    .dout(grp_fu_7836_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7847_p0),
    .din1(grp_fu_7847_p1),
    .ce(grp_fu_7847_ce),
    .dout(grp_fu_7847_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7852_p0),
    .din1(grp_fu_7852_p1),
    .ce(grp_fu_7852_ce),
    .dout(grp_fu_7852_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7857_p0),
    .din1(grp_fu_7857_p1),
    .ce(grp_fu_7857_ce),
    .dout(grp_fu_7857_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7868_p0),
    .din1(grp_fu_7868_p1),
    .ce(grp_fu_7868_ce),
    .dout(grp_fu_7868_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7873_p0),
    .din1(grp_fu_7873_p1),
    .ce(grp_fu_7873_ce),
    .dout(grp_fu_7873_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7878_p0),
    .din1(grp_fu_7878_p1),
    .ce(grp_fu_7878_ce),
    .dout(grp_fu_7878_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U148(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7892_p0),
    .din1(grp_fu_7892_p1),
    .ce(grp_fu_7892_ce),
    .dout(grp_fu_7892_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7897_p0),
    .din1(grp_fu_7897_p1),
    .ce(grp_fu_7897_ce),
    .dout(grp_fu_7897_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7902_p0),
    .din1(grp_fu_7902_p1),
    .ce(grp_fu_7902_ce),
    .dout(grp_fu_7902_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7919_p0),
    .din1(grp_fu_7919_p1),
    .ce(grp_fu_7919_ce),
    .dout(grp_fu_7919_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U152(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7931_p0),
    .din1(grp_fu_7931_p1),
    .ce(grp_fu_7931_ce),
    .dout(grp_fu_7931_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7940_p0),
    .din1(grp_fu_7940_p1),
    .ce(grp_fu_7940_ce),
    .dout(grp_fu_7940_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7957_p0),
    .din1(grp_fu_7957_p1),
    .ce(grp_fu_7957_ce),
    .dout(grp_fu_7957_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7969_p0),
    .din1(grp_fu_7969_p1),
    .ce(grp_fu_7969_ce),
    .dout(grp_fu_7969_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7978_p0),
    .din1(grp_fu_7978_p1),
    .ce(grp_fu_7978_ce),
    .dout(grp_fu_7978_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7995_p0),
    .din1(grp_fu_7995_p1),
    .ce(grp_fu_7995_ce),
    .dout(grp_fu_7995_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8007_p0),
    .din1(grp_fu_8007_p1),
    .ce(grp_fu_8007_ce),
    .dout(grp_fu_8007_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U159(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8016_p0),
    .din1(grp_fu_8016_p1),
    .ce(grp_fu_8016_ce),
    .dout(grp_fu_8016_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U160(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8033_p0),
    .din1(grp_fu_8033_p1),
    .ce(grp_fu_8033_ce),
    .dout(grp_fu_8033_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8045_p0),
    .din1(grp_fu_8045_p1),
    .ce(grp_fu_8045_ce),
    .dout(grp_fu_8045_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8054_p0),
    .din1(grp_fu_8054_p1),
    .ce(grp_fu_8054_ce),
    .dout(grp_fu_8054_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8071_p0),
    .din1(grp_fu_8071_p1),
    .ce(grp_fu_8071_ce),
    .dout(grp_fu_8071_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8083_p0),
    .din1(grp_fu_8083_p1),
    .ce(grp_fu_8083_ce),
    .dout(grp_fu_8083_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8092_p0),
    .din1(grp_fu_8092_p1),
    .ce(grp_fu_8092_ce),
    .dout(grp_fu_8092_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8109_p0),
    .din1(grp_fu_8109_p1),
    .ce(grp_fu_8109_ce),
    .dout(grp_fu_8109_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8123_p0),
    .din1(grp_fu_8123_p1),
    .ce(grp_fu_8123_ce),
    .dout(grp_fu_8123_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8134_p0),
    .din1(grp_fu_8134_p1),
    .ce(grp_fu_8134_ce),
    .dout(grp_fu_8134_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8139_p0),
    .din1(grp_fu_8139_p1),
    .ce(grp_fu_8139_ce),
    .dout(grp_fu_8139_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8144_p0),
    .din1(grp_fu_8144_p1),
    .ce(grp_fu_8144_ce),
    .dout(grp_fu_8144_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8149_p0),
    .din1(grp_fu_8149_p1),
    .ce(grp_fu_8149_ce),
    .dout(grp_fu_8149_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8154_p0),
    .din1(grp_fu_8154_p1),
    .ce(grp_fu_8154_ce),
    .dout(grp_fu_8154_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U173(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8159_p0),
    .din1(grp_fu_8159_p1),
    .ce(grp_fu_8159_ce),
    .dout(grp_fu_8159_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U174(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8164_p0),
    .din1(grp_fu_8164_p1),
    .ce(grp_fu_8164_ce),
    .dout(grp_fu_8164_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U175(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8169_p0),
    .din1(grp_fu_8169_p1),
    .ce(grp_fu_8169_ce),
    .dout(grp_fu_8169_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8174_p0),
    .din1(grp_fu_8174_p1),
    .ce(grp_fu_8174_ce),
    .dout(grp_fu_8174_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8179_p0),
    .din1(grp_fu_8179_p1),
    .ce(grp_fu_8179_ce),
    .dout(grp_fu_8179_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8184_p0),
    .din1(grp_fu_8184_p1),
    .ce(grp_fu_8184_ce),
    .dout(grp_fu_8184_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U179(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8189_p0),
    .din1(grp_fu_8189_p1),
    .ce(grp_fu_8189_ce),
    .dout(grp_fu_8189_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U180(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8194_p0),
    .din1(grp_fu_8194_p1),
    .ce(grp_fu_8194_ce),
    .dout(grp_fu_8194_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U181(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8199_p0),
    .din1(grp_fu_8199_p1),
    .ce(grp_fu_8199_ce),
    .dout(grp_fu_8199_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8204_p0),
    .din1(grp_fu_8204_p1),
    .ce(grp_fu_8204_ce),
    .dout(grp_fu_8204_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8209_p0),
    .din1(grp_fu_8209_p1),
    .ce(grp_fu_8209_ce),
    .dout(grp_fu_8209_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8214_p0),
    .din1(grp_fu_8214_p1),
    .ce(grp_fu_8214_ce),
    .dout(grp_fu_8214_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U185(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8219_p0),
    .din1(grp_fu_8219_p1),
    .ce(grp_fu_8219_ce),
    .dout(grp_fu_8219_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8224_p0),
    .din1(grp_fu_8224_p1),
    .ce(grp_fu_8224_ce),
    .dout(grp_fu_8224_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8229_p0),
    .din1(grp_fu_8229_p1),
    .ce(grp_fu_8229_ce),
    .dout(grp_fu_8229_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8234_p0),
    .din1(grp_fu_8234_p1),
    .ce(grp_fu_8234_ce),
    .dout(grp_fu_8234_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U189(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8239_p0),
    .din1(grp_fu_8239_p1),
    .ce(grp_fu_8239_ce),
    .dout(grp_fu_8239_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U190(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8244_p0),
    .din1(grp_fu_8244_p1),
    .ce(grp_fu_8244_ce),
    .dout(grp_fu_8244_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8249_p0),
    .din1(grp_fu_8249_p1),
    .ce(grp_fu_8249_ce),
    .dout(grp_fu_8249_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8254_p0),
    .din1(grp_fu_8254_p1),
    .ce(grp_fu_8254_ce),
    .dout(grp_fu_8254_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8259_p0),
    .din1(grp_fu_8259_p1),
    .ce(grp_fu_8259_ce),
    .dout(grp_fu_8259_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8264_p0),
    .din1(grp_fu_8264_p1),
    .ce(grp_fu_8264_ce),
    .dout(grp_fu_8264_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8269_p0),
    .din1(grp_fu_8269_p1),
    .ce(grp_fu_8269_ce),
    .dout(grp_fu_8269_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8274_p0),
    .din1(grp_fu_8274_p1),
    .ce(grp_fu_8274_ce),
    .dout(grp_fu_8274_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U197(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8279_p0),
    .din1(grp_fu_8279_p1),
    .ce(grp_fu_8279_ce),
    .dout(grp_fu_8279_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U198(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8283_p0),
    .din1(grp_fu_8283_p1),
    .ce(grp_fu_8283_ce),
    .dout(grp_fu_8283_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U199(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8288_p0),
    .din1(grp_fu_8288_p1),
    .ce(grp_fu_8288_ce),
    .dout(grp_fu_8288_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8293_p0),
    .din1(grp_fu_8293_p1),
    .ce(grp_fu_8293_ce),
    .dout(grp_fu_8293_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U201(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8298_p0),
    .din1(grp_fu_8298_p1),
    .ce(grp_fu_8298_ce),
    .dout(grp_fu_8298_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8303_p0),
    .din1(grp_fu_8303_p1),
    .ce(grp_fu_8303_ce),
    .dout(grp_fu_8303_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U203(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8308_p0),
    .din1(grp_fu_8308_p1),
    .ce(grp_fu_8308_ce),
    .dout(grp_fu_8308_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U204(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8312_p0),
    .din1(grp_fu_8312_p1),
    .ce(grp_fu_8312_ce),
    .dout(grp_fu_8312_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U205(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8317_p0),
    .din1(grp_fu_8317_p1),
    .ce(grp_fu_8317_ce),
    .dout(grp_fu_8317_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U206(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8322_p0),
    .din1(grp_fu_8322_p1),
    .ce(grp_fu_8322_ce),
    .dout(grp_fu_8322_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U207(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8327_p0),
    .din1(grp_fu_8327_p1),
    .ce(grp_fu_8327_ce),
    .dout(grp_fu_8327_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U208(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8332_p0),
    .din1(grp_fu_8332_p1),
    .ce(grp_fu_8332_ce),
    .dout(grp_fu_8332_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U209(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8337_p0),
    .din1(grp_fu_8337_p1),
    .ce(grp_fu_8337_ce),
    .dout(grp_fu_8337_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8341_p0),
    .din1(grp_fu_8341_p1),
    .ce(grp_fu_8341_ce),
    .dout(grp_fu_8341_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8346_p0),
    .din1(grp_fu_8346_p1),
    .ce(grp_fu_8346_ce),
    .dout(grp_fu_8346_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8351_p0),
    .din1(grp_fu_8351_p1),
    .ce(grp_fu_8351_ce),
    .dout(grp_fu_8351_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8356_p0),
    .din1(grp_fu_8356_p1),
    .ce(grp_fu_8356_ce),
    .dout(grp_fu_8356_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8361_p0),
    .din1(grp_fu_8361_p1),
    .ce(grp_fu_8361_ce),
    .dout(grp_fu_8361_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U215(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8366_p0),
    .din1(grp_fu_8366_p1),
    .ce(grp_fu_8366_ce),
    .dout(grp_fu_8366_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U216(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8370_p0),
    .din1(grp_fu_8370_p1),
    .ce(grp_fu_8370_ce),
    .dout(grp_fu_8370_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U217(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8375_p0),
    .din1(grp_fu_8375_p1),
    .ce(grp_fu_8375_ce),
    .dout(grp_fu_8375_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U218(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8380_p0),
    .din1(grp_fu_8380_p1),
    .ce(grp_fu_8380_ce),
    .dout(grp_fu_8380_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U219(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8385_p0),
    .din1(grp_fu_8385_p1),
    .ce(grp_fu_8385_ce),
    .dout(grp_fu_8385_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U220(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8390_p0),
    .din1(grp_fu_8390_p1),
    .ce(grp_fu_8390_ce),
    .dout(grp_fu_8390_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U221(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8395_p0),
    .din1(grp_fu_8395_p1),
    .ce(grp_fu_8395_ce),
    .dout(grp_fu_8395_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U222(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8399_p0),
    .din1(grp_fu_8399_p1),
    .ce(grp_fu_8399_ce),
    .dout(grp_fu_8399_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U223(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8404_p0),
    .din1(grp_fu_8404_p1),
    .ce(grp_fu_8404_ce),
    .dout(grp_fu_8404_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U224(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8409_p0),
    .din1(grp_fu_8409_p1),
    .ce(grp_fu_8409_ce),
    .dout(grp_fu_8409_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U225(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8414_p0),
    .din1(grp_fu_8414_p1),
    .ce(grp_fu_8414_ce),
    .dout(grp_fu_8414_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U226(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8419_p0),
    .din1(grp_fu_8419_p1),
    .ce(grp_fu_8419_ce),
    .dout(grp_fu_8419_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8424_p0),
    .din1(grp_fu_8424_p1),
    .ce(grp_fu_8424_ce),
    .dout(grp_fu_8424_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8428_p0),
    .din1(grp_fu_8428_p1),
    .ce(grp_fu_8428_ce),
    .dout(grp_fu_8428_p2)
);

PATCH_EMBED_mul_8s_8s_16_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_3_1_U229(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_8433_p0),
    .din1(grp_fu_8433_p1),
    .ce(grp_fu_8433_ce),
    .dout(grp_fu_8433_p2)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U230(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_43_fu_3703_p4),
    .din1(grp_fu_13190_p1),
    .din2(grp_fu_3697_p2),
    .ce(grp_fu_13190_ce),
    .dout(grp_fu_13190_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U231(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_45_fu_3743_p4),
    .din1(grp_fu_13198_p1),
    .din2(grp_fu_3737_p2),
    .ce(grp_fu_13198_ce),
    .dout(grp_fu_13198_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U232(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_47_fu_3783_p4),
    .din1(grp_fu_13206_p1),
    .din2(grp_fu_3777_p2),
    .ce(grp_fu_13206_ce),
    .dout(grp_fu_13206_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U233(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13214_p0),
    .din1(grp_fu_13214_p1),
    .din2(grp_fu_3827_p2),
    .ce(grp_fu_13214_ce),
    .dout(grp_fu_13214_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U234(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_60_fu_3964_p4),
    .din1(grp_fu_13222_p1),
    .din2(grp_fu_3958_p2),
    .ce(grp_fu_13222_ce),
    .dout(grp_fu_13222_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U235(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_62_fu_3998_p4),
    .din1(grp_fu_13230_p1),
    .din2(grp_fu_3992_p2),
    .ce(grp_fu_13230_ce),
    .dout(grp_fu_13230_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U236(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_64_fu_4032_p4),
    .din1(grp_fu_13238_p1),
    .din2(grp_fu_4026_p2),
    .ce(grp_fu_13238_ce),
    .dout(grp_fu_13238_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U237(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13246_p0),
    .din1(grp_fu_13246_p1),
    .din2(grp_fu_4070_p2),
    .ce(grp_fu_13246_ce),
    .dout(grp_fu_13246_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U238(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_77_fu_4204_p4),
    .din1(grp_fu_13254_p1),
    .din2(grp_fu_4198_p2),
    .ce(grp_fu_13254_ce),
    .dout(grp_fu_13254_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U239(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_79_fu_4238_p4),
    .din1(grp_fu_13262_p1),
    .din2(grp_fu_4232_p2),
    .ce(grp_fu_13262_ce),
    .dout(grp_fu_13262_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U240(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_81_fu_4272_p4),
    .din1(grp_fu_13270_p1),
    .din2(grp_fu_4266_p2),
    .ce(grp_fu_13270_ce),
    .dout(grp_fu_13270_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U241(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13278_p0),
    .din1(grp_fu_13278_p1),
    .din2(grp_fu_4310_p2),
    .ce(grp_fu_13278_ce),
    .dout(grp_fu_13278_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U242(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_94_fu_4444_p4),
    .din1(grp_fu_13286_p1),
    .din2(grp_fu_4438_p2),
    .ce(grp_fu_13286_ce),
    .dout(grp_fu_13286_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U243(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_96_fu_4478_p4),
    .din1(grp_fu_13294_p1),
    .din2(grp_fu_4472_p2),
    .ce(grp_fu_13294_ce),
    .dout(grp_fu_13294_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U244(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_98_fu_4512_p4),
    .din1(grp_fu_13302_p1),
    .din2(grp_fu_4506_p2),
    .ce(grp_fu_13302_ce),
    .dout(grp_fu_13302_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U245(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13310_p0),
    .din1(grp_fu_13310_p1),
    .din2(grp_fu_4550_p2),
    .ce(grp_fu_13310_ce),
    .dout(grp_fu_13310_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U246(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_111_fu_4684_p4),
    .din1(grp_fu_13318_p1),
    .din2(grp_fu_4678_p2),
    .ce(grp_fu_13318_ce),
    .dout(grp_fu_13318_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U247(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_113_fu_4718_p4),
    .din1(grp_fu_13326_p1),
    .din2(grp_fu_4712_p2),
    .ce(grp_fu_13326_ce),
    .dout(grp_fu_13326_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U248(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_115_fu_4752_p4),
    .din1(grp_fu_13334_p1),
    .din2(grp_fu_4746_p2),
    .ce(grp_fu_13334_ce),
    .dout(grp_fu_13334_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U249(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13342_p0),
    .din1(grp_fu_13342_p1),
    .din2(grp_fu_4790_p2),
    .ce(grp_fu_13342_ce),
    .dout(grp_fu_13342_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U250(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_128_fu_4924_p4),
    .din1(grp_fu_13350_p1),
    .din2(grp_fu_4918_p2),
    .ce(grp_fu_13350_ce),
    .dout(grp_fu_13350_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U251(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_130_fu_4958_p4),
    .din1(grp_fu_13358_p1),
    .din2(grp_fu_4952_p2),
    .ce(grp_fu_13358_ce),
    .dout(grp_fu_13358_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U252(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_132_fu_4992_p4),
    .din1(grp_fu_13366_p1),
    .din2(grp_fu_4986_p2),
    .ce(grp_fu_13366_ce),
    .dout(grp_fu_13366_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U253(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13374_p0),
    .din1(grp_fu_13374_p1),
    .din2(grp_fu_5030_p2),
    .ce(grp_fu_13374_ce),
    .dout(grp_fu_13374_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U254(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_145_fu_5164_p4),
    .din1(grp_fu_13382_p1),
    .din2(grp_fu_5158_p2),
    .ce(grp_fu_13382_ce),
    .dout(grp_fu_13382_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U255(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_147_fu_5198_p4),
    .din1(grp_fu_13390_p1),
    .din2(grp_fu_5192_p2),
    .ce(grp_fu_13390_ce),
    .dout(grp_fu_13390_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U256(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_149_fu_5232_p4),
    .din1(grp_fu_13398_p1),
    .din2(grp_fu_5226_p2),
    .ce(grp_fu_13398_ce),
    .dout(grp_fu_13398_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U257(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13406_p0),
    .din1(grp_fu_13406_p1),
    .din2(grp_fu_5270_p2),
    .ce(grp_fu_13406_ce),
    .dout(grp_fu_13406_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U258(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_162_fu_5404_p4),
    .din1(grp_fu_13414_p1),
    .din2(grp_fu_5398_p2),
    .ce(grp_fu_13414_ce),
    .dout(grp_fu_13414_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U259(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_164_fu_5438_p4),
    .din1(grp_fu_13422_p1),
    .din2(grp_fu_5432_p2),
    .ce(grp_fu_13422_ce),
    .dout(grp_fu_13422_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U260(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_166_fu_5472_p4),
    .din1(grp_fu_13430_p1),
    .din2(grp_fu_5466_p2),
    .ce(grp_fu_13430_ce),
    .dout(grp_fu_13430_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U261(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13438_p0),
    .din1(grp_fu_13438_p1),
    .din2(grp_fu_5510_p2),
    .ce(grp_fu_13438_ce),
    .dout(grp_fu_13438_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U262(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_179_fu_5644_p4),
    .din1(grp_fu_13446_p1),
    .din2(grp_fu_5638_p2),
    .ce(grp_fu_13446_ce),
    .dout(grp_fu_13446_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U263(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_181_fu_5678_p4),
    .din1(grp_fu_13454_p1),
    .din2(grp_fu_5672_p2),
    .ce(grp_fu_13454_ce),
    .dout(grp_fu_13454_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U264(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_183_fu_5712_p4),
    .din1(grp_fu_13462_p1),
    .din2(grp_fu_5706_p2),
    .ce(grp_fu_13462_ce),
    .dout(grp_fu_13462_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U265(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13470_p0),
    .din1(grp_fu_13470_p1),
    .din2(grp_fu_5750_p2),
    .ce(grp_fu_13470_ce),
    .dout(grp_fu_13470_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U266(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_196_fu_5884_p4),
    .din1(grp_fu_13478_p1),
    .din2(grp_fu_5878_p2),
    .ce(grp_fu_13478_ce),
    .dout(grp_fu_13478_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U267(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_198_fu_5918_p4),
    .din1(grp_fu_13486_p1),
    .din2(grp_fu_5912_p2),
    .ce(grp_fu_13486_ce),
    .dout(grp_fu_13486_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U268(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_200_fu_5952_p4),
    .din1(grp_fu_13494_p1),
    .din2(grp_fu_5946_p2),
    .ce(grp_fu_13494_ce),
    .dout(grp_fu_13494_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U269(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13502_p0),
    .din1(grp_fu_13502_p1),
    .din2(grp_fu_5990_p2),
    .ce(grp_fu_13502_ce),
    .dout(grp_fu_13502_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U270(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_213_fu_6120_p4),
    .din1(grp_fu_13510_p1),
    .din2(grp_fu_6114_p2),
    .ce(grp_fu_13510_ce),
    .dout(grp_fu_13510_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U271(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_215_fu_6154_p4),
    .din1(grp_fu_13518_p1),
    .din2(grp_fu_6148_p2),
    .ce(grp_fu_13518_ce),
    .dout(grp_fu_13518_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U272(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_217_fu_6188_p4),
    .din1(grp_fu_13526_p1),
    .din2(grp_fu_6182_p2),
    .ce(grp_fu_13526_ce),
    .dout(grp_fu_13526_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U273(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13534_p0),
    .din1(grp_fu_13534_p1),
    .din2(grp_fu_6226_p2),
    .ce(grp_fu_13534_ce),
    .dout(grp_fu_13534_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U274(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_230_fu_6340_p4),
    .din1(grp_fu_13542_p1),
    .din2(grp_fu_6334_p2),
    .ce(grp_fu_13542_ce),
    .dout(grp_fu_13542_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U275(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_232_fu_6374_p4),
    .din1(grp_fu_13550_p1),
    .din2(grp_fu_6368_p2),
    .ce(grp_fu_13550_ce),
    .dout(grp_fu_13550_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U276(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_234_fu_6408_p4),
    .din1(grp_fu_13558_p1),
    .din2(grp_fu_6402_p2),
    .ce(grp_fu_13558_ce),
    .dout(grp_fu_13558_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U277(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13566_p0),
    .din1(grp_fu_13566_p1),
    .din2(grp_fu_6446_p2),
    .ce(grp_fu_13566_ce),
    .dout(grp_fu_13566_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U278(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_247_fu_6560_p4),
    .din1(grp_fu_13574_p1),
    .din2(grp_fu_6554_p2),
    .ce(grp_fu_13574_ce),
    .dout(grp_fu_13574_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U279(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_249_fu_6594_p4),
    .din1(grp_fu_13582_p1),
    .din2(grp_fu_6588_p2),
    .ce(grp_fu_13582_ce),
    .dout(grp_fu_13582_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U280(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_251_fu_6628_p4),
    .din1(grp_fu_13590_p1),
    .din2(grp_fu_6622_p2),
    .ce(grp_fu_13590_ce),
    .dout(grp_fu_13590_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U281(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13598_p0),
    .din1(grp_fu_13598_p1),
    .din2(grp_fu_6666_p2),
    .ce(grp_fu_13598_ce),
    .dout(grp_fu_13598_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U282(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_264_fu_6780_p4),
    .din1(grp_fu_13606_p1),
    .din2(grp_fu_6774_p2),
    .ce(grp_fu_13606_ce),
    .dout(grp_fu_13606_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U283(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_266_fu_6814_p4),
    .din1(grp_fu_13614_p1),
    .din2(grp_fu_6808_p2),
    .ce(grp_fu_13614_ce),
    .dout(grp_fu_13614_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U284(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_268_fu_6848_p4),
    .din1(grp_fu_13622_p1),
    .din2(grp_fu_6842_p2),
    .ce(grp_fu_13622_ce),
    .dout(grp_fu_13622_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U285(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13630_p0),
    .din1(grp_fu_13630_p1),
    .din2(grp_fu_6886_p2),
    .ce(grp_fu_13630_ce),
    .dout(grp_fu_13630_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U286(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_281_fu_7000_p4),
    .din1(grp_fu_13638_p1),
    .din2(grp_fu_6994_p2),
    .ce(grp_fu_13638_ce),
    .dout(grp_fu_13638_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U287(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_283_fu_7034_p4),
    .din1(grp_fu_13646_p1),
    .din2(grp_fu_7028_p2),
    .ce(grp_fu_13646_ce),
    .dout(grp_fu_13646_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U288(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_285_fu_7068_p4),
    .din1(grp_fu_13654_p1),
    .din2(grp_fu_7062_p2),
    .ce(grp_fu_13654_ce),
    .dout(grp_fu_13654_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U289(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13662_p0),
    .din1(grp_fu_13662_p1),
    .din2(grp_fu_7106_p2),
    .ce(grp_fu_13662_ce),
    .dout(grp_fu_13662_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U290(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_298_fu_7220_p4),
    .din1(grp_fu_13670_p1),
    .din2(grp_fu_7214_p2),
    .ce(grp_fu_13670_ce),
    .dout(grp_fu_13670_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U291(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_300_fu_7254_p4),
    .din1(grp_fu_13678_p1),
    .din2(grp_fu_7248_p2),
    .ce(grp_fu_13678_ce),
    .dout(grp_fu_13678_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U292(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_302_fu_7288_p4),
    .din1(grp_fu_13686_p1),
    .din2(grp_fu_7282_p2),
    .ce(grp_fu_13686_ce),
    .dout(grp_fu_13686_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U293(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13694_p0),
    .din1(grp_fu_13694_p1),
    .din2(grp_fu_7326_p2),
    .ce(grp_fu_13694_ce),
    .dout(grp_fu_13694_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U294(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln215_fu_3592_p1),
    .din1(grp_fu_13702_p1),
    .din2(grp_fu_7385_p2),
    .ce(grp_fu_13702_ce),
    .dout(grp_fu_13702_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U295(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_36_fu_3600_p4),
    .din1(grp_fu_13710_p1),
    .din2(grp_fu_7355_p2),
    .ce(grp_fu_13710_ce),
    .dout(grp_fu_13710_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U296(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_38_fu_3628_p4),
    .din1(grp_fu_13718_p1),
    .din2(grp_fu_7367_p2),
    .ce(grp_fu_13718_ce),
    .dout(grp_fu_13718_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U297(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13726_p0),
    .din1(grp_fu_13726_p1),
    .din2(grp_fu_7376_p2),
    .ce(grp_fu_13726_ce),
    .dout(grp_fu_13726_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U298(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_51_fu_3850_p4),
    .din1(grp_fu_13734_p1),
    .din2(grp_fu_7412_p2),
    .ce(grp_fu_13734_ce),
    .dout(grp_fu_13734_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U299(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_53_fu_3864_p4),
    .din1(grp_fu_13742_p1),
    .din2(grp_fu_7394_p2),
    .ce(grp_fu_13742_ce),
    .dout(grp_fu_13742_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U300(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_55_fu_3892_p4),
    .din1(grp_fu_13750_p1),
    .din2(grp_fu_7400_p2),
    .ce(grp_fu_13750_ce),
    .dout(grp_fu_13750_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U301(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13758_p0),
    .din1(grp_fu_13758_p1),
    .din2(grp_fu_7406_p2),
    .ce(grp_fu_13758_ce),
    .dout(grp_fu_13758_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U302(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_68_fu_4090_p4),
    .din1(grp_fu_13766_p1),
    .din2(grp_fu_7436_p2),
    .ce(grp_fu_13766_ce),
    .dout(grp_fu_13766_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U303(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_70_fu_4104_p4),
    .din1(grp_fu_13774_p1),
    .din2(grp_fu_7418_p2),
    .ce(grp_fu_13774_ce),
    .dout(grp_fu_13774_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U304(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_72_fu_4132_p4),
    .din1(grp_fu_13782_p1),
    .din2(grp_fu_7424_p2),
    .ce(grp_fu_13782_ce),
    .dout(grp_fu_13782_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U305(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13790_p0),
    .din1(grp_fu_13790_p1),
    .din2(grp_fu_7430_p2),
    .ce(grp_fu_13790_ce),
    .dout(grp_fu_13790_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U306(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_85_fu_4330_p4),
    .din1(grp_fu_13798_p1),
    .din2(grp_fu_7460_p2),
    .ce(grp_fu_13798_ce),
    .dout(grp_fu_13798_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U307(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_87_fu_4344_p4),
    .din1(grp_fu_13806_p1),
    .din2(grp_fu_7442_p2),
    .ce(grp_fu_13806_ce),
    .dout(grp_fu_13806_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U308(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_89_fu_4372_p4),
    .din1(grp_fu_13814_p1),
    .din2(grp_fu_7448_p2),
    .ce(grp_fu_13814_ce),
    .dout(grp_fu_13814_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U309(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13822_p0),
    .din1(grp_fu_13822_p1),
    .din2(grp_fu_7454_p2),
    .ce(grp_fu_13822_ce),
    .dout(grp_fu_13822_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U310(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_102_fu_4570_p4),
    .din1(grp_fu_13830_p1),
    .din2(grp_fu_7484_p2),
    .ce(grp_fu_13830_ce),
    .dout(grp_fu_13830_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U311(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_104_fu_4584_p4),
    .din1(grp_fu_13838_p1),
    .din2(grp_fu_7466_p2),
    .ce(grp_fu_13838_ce),
    .dout(grp_fu_13838_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U312(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_106_fu_4612_p4),
    .din1(grp_fu_13846_p1),
    .din2(grp_fu_7472_p2),
    .ce(grp_fu_13846_ce),
    .dout(grp_fu_13846_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U313(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13854_p0),
    .din1(grp_fu_13854_p1),
    .din2(grp_fu_7478_p2),
    .ce(grp_fu_13854_ce),
    .dout(grp_fu_13854_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U314(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_119_fu_4810_p4),
    .din1(grp_fu_13862_p1),
    .din2(grp_fu_7508_p2),
    .ce(grp_fu_13862_ce),
    .dout(grp_fu_13862_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U315(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_121_fu_4824_p4),
    .din1(grp_fu_13870_p1),
    .din2(grp_fu_7490_p2),
    .ce(grp_fu_13870_ce),
    .dout(grp_fu_13870_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U316(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_123_fu_4852_p4),
    .din1(grp_fu_13878_p1),
    .din2(grp_fu_7496_p2),
    .ce(grp_fu_13878_ce),
    .dout(grp_fu_13878_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U317(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13886_p0),
    .din1(grp_fu_13886_p1),
    .din2(grp_fu_7502_p2),
    .ce(grp_fu_13886_ce),
    .dout(grp_fu_13886_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U318(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_136_fu_5050_p4),
    .din1(grp_fu_13894_p1),
    .din2(grp_fu_7532_p2),
    .ce(grp_fu_13894_ce),
    .dout(grp_fu_13894_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U319(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_138_fu_5064_p4),
    .din1(grp_fu_13902_p1),
    .din2(grp_fu_7514_p2),
    .ce(grp_fu_13902_ce),
    .dout(grp_fu_13902_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U320(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_140_fu_5092_p4),
    .din1(grp_fu_13910_p1),
    .din2(grp_fu_7520_p2),
    .ce(grp_fu_13910_ce),
    .dout(grp_fu_13910_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U321(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13918_p0),
    .din1(grp_fu_13918_p1),
    .din2(grp_fu_7526_p2),
    .ce(grp_fu_13918_ce),
    .dout(grp_fu_13918_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U322(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_153_fu_5290_p4),
    .din1(grp_fu_13926_p1),
    .din2(grp_fu_7556_p2),
    .ce(grp_fu_13926_ce),
    .dout(grp_fu_13926_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U323(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_155_fu_5304_p4),
    .din1(grp_fu_13934_p1),
    .din2(grp_fu_7538_p2),
    .ce(grp_fu_13934_ce),
    .dout(grp_fu_13934_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U324(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_157_fu_5332_p4),
    .din1(grp_fu_13942_p1),
    .din2(grp_fu_7544_p2),
    .ce(grp_fu_13942_ce),
    .dout(grp_fu_13942_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U325(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13950_p0),
    .din1(grp_fu_13950_p1),
    .din2(grp_fu_7550_p2),
    .ce(grp_fu_13950_ce),
    .dout(grp_fu_13950_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U326(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_170_fu_5530_p4),
    .din1(grp_fu_13958_p1),
    .din2(grp_fu_7580_p2),
    .ce(grp_fu_13958_ce),
    .dout(grp_fu_13958_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U327(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_172_fu_5544_p4),
    .din1(grp_fu_13966_p1),
    .din2(grp_fu_7562_p2),
    .ce(grp_fu_13966_ce),
    .dout(grp_fu_13966_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U328(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_174_fu_5572_p4),
    .din1(grp_fu_13974_p1),
    .din2(grp_fu_7568_p2),
    .ce(grp_fu_13974_ce),
    .dout(grp_fu_13974_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U329(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_13982_p0),
    .din1(grp_fu_13982_p1),
    .din2(grp_fu_7574_p2),
    .ce(grp_fu_13982_ce),
    .dout(grp_fu_13982_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U330(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_187_fu_5770_p4),
    .din1(grp_fu_13990_p1),
    .din2(grp_fu_7604_p2),
    .ce(grp_fu_13990_ce),
    .dout(grp_fu_13990_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U331(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_189_fu_5784_p4),
    .din1(grp_fu_13998_p1),
    .din2(grp_fu_7586_p2),
    .ce(grp_fu_13998_ce),
    .dout(grp_fu_13998_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U332(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_191_fu_5812_p4),
    .din1(grp_fu_14006_p1),
    .din2(grp_fu_7592_p2),
    .ce(grp_fu_14006_ce),
    .dout(grp_fu_14006_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U333(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14014_p0),
    .din1(grp_fu_14014_p1),
    .din2(grp_fu_7598_p2),
    .ce(grp_fu_14014_ce),
    .dout(grp_fu_14014_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U334(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_206_fu_6020_p4),
    .din1(grp_fu_14022_p1),
    .din2(grp_fu_7610_p2),
    .ce(grp_fu_14022_ce),
    .dout(grp_fu_14022_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U335(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_208_fu_6048_p4),
    .din1(grp_fu_14030_p1),
    .din2(grp_fu_7616_p2),
    .ce(grp_fu_14030_ce),
    .dout(grp_fu_14030_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U336(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14038_p0),
    .din1(grp_fu_14038_p1),
    .din2(grp_fu_7622_p2),
    .ce(grp_fu_14038_ce),
    .dout(grp_fu_14038_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U337(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14046_p0),
    .din1(grp_fu_14046_p1),
    .din2(grp_fu_7628_p2),
    .ce(grp_fu_14046_ce),
    .dout(grp_fu_14046_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U338(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14054_p0),
    .din1(grp_fu_14054_p1),
    .din2(grp_fu_7634_p2),
    .ce(grp_fu_14054_ce),
    .dout(grp_fu_14054_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U339(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14062_p0),
    .din1(grp_fu_14062_p1),
    .din2(grp_fu_7640_p2),
    .ce(grp_fu_14062_ce),
    .dout(grp_fu_14062_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U340(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14070_p0),
    .din1(grp_fu_14070_p1),
    .din2(grp_fu_7646_p2),
    .ce(grp_fu_14070_ce),
    .dout(grp_fu_14070_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U341(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14078_p0),
    .din1(grp_fu_14078_p1),
    .din2(grp_fu_7652_p2),
    .ce(grp_fu_14078_ce),
    .dout(grp_fu_14078_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U342(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14086_p0),
    .din1(grp_fu_14086_p1),
    .din2(grp_fu_7661_p2),
    .ce(grp_fu_14086_ce),
    .dout(grp_fu_14086_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U343(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14093_p0),
    .din1(grp_fu_14093_p1),
    .din2(grp_fu_7672_p2),
    .ce(grp_fu_14093_ce),
    .dout(grp_fu_14093_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U344(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14100_p0),
    .din1(grp_fu_14100_p1),
    .din2(grp_fu_7683_p2),
    .ce(grp_fu_14100_ce),
    .dout(grp_fu_14100_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U345(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_48_reg_16145),
    .din1(grp_fu_14108_p1),
    .din2(grp_fu_13214_p3),
    .ce(grp_fu_14108_ce),
    .dout(grp_fu_14108_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U346(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14116_p0),
    .din1(grp_fu_14116_p1),
    .din2(grp_fu_7700_p2),
    .ce(grp_fu_14116_ce),
    .dout(grp_fu_14116_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U347(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14123_p0),
    .din1(grp_fu_14123_p1),
    .din2(grp_fu_7705_p2),
    .ce(grp_fu_14123_ce),
    .dout(grp_fu_14123_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U348(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14130_p0),
    .din1(grp_fu_14130_p1),
    .din2(grp_fu_7710_p2),
    .ce(grp_fu_14130_ce),
    .dout(grp_fu_14130_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U349(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_65_reg_16279),
    .din1(grp_fu_14138_p1),
    .din2(grp_fu_13246_p3),
    .ce(grp_fu_14138_ce),
    .dout(grp_fu_14138_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U350(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14146_p0),
    .din1(grp_fu_14146_p1),
    .din2(grp_fu_7721_p2),
    .ce(grp_fu_14146_ce),
    .dout(grp_fu_14146_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U351(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14153_p0),
    .din1(grp_fu_14153_p1),
    .din2(grp_fu_7726_p2),
    .ce(grp_fu_14153_ce),
    .dout(grp_fu_14153_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U352(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14160_p0),
    .din1(grp_fu_14160_p1),
    .din2(grp_fu_7731_p2),
    .ce(grp_fu_14160_ce),
    .dout(grp_fu_14160_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U353(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_82_reg_16373),
    .din1(grp_fu_14168_p1),
    .din2(grp_fu_13278_p3),
    .ce(grp_fu_14168_ce),
    .dout(grp_fu_14168_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U354(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14176_p0),
    .din1(grp_fu_14176_p1),
    .din2(grp_fu_7742_p2),
    .ce(grp_fu_14176_ce),
    .dout(grp_fu_14176_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U355(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14183_p0),
    .din1(grp_fu_14183_p1),
    .din2(grp_fu_7747_p2),
    .ce(grp_fu_14183_ce),
    .dout(grp_fu_14183_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U356(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14190_p0),
    .din1(grp_fu_14190_p1),
    .din2(grp_fu_7752_p2),
    .ce(grp_fu_14190_ce),
    .dout(grp_fu_14190_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U357(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_99_reg_16467),
    .din1(grp_fu_14198_p1),
    .din2(grp_fu_13310_p3),
    .ce(grp_fu_14198_ce),
    .dout(grp_fu_14198_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U358(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14206_p0),
    .din1(grp_fu_14206_p1),
    .din2(grp_fu_7763_p2),
    .ce(grp_fu_14206_ce),
    .dout(grp_fu_14206_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U359(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14213_p0),
    .din1(grp_fu_14213_p1),
    .din2(grp_fu_7768_p2),
    .ce(grp_fu_14213_ce),
    .dout(grp_fu_14213_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U360(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14220_p0),
    .din1(grp_fu_14220_p1),
    .din2(grp_fu_7773_p2),
    .ce(grp_fu_14220_ce),
    .dout(grp_fu_14220_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U361(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_116_reg_16561),
    .din1(grp_fu_14228_p1),
    .din2(grp_fu_13342_p3),
    .ce(grp_fu_14228_ce),
    .dout(grp_fu_14228_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U362(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14236_p0),
    .din1(grp_fu_14236_p1),
    .din2(grp_fu_7784_p2),
    .ce(grp_fu_14236_ce),
    .dout(grp_fu_14236_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U363(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14243_p0),
    .din1(grp_fu_14243_p1),
    .din2(grp_fu_7789_p2),
    .ce(grp_fu_14243_ce),
    .dout(grp_fu_14243_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U364(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14250_p0),
    .din1(grp_fu_14250_p1),
    .din2(grp_fu_7794_p2),
    .ce(grp_fu_14250_ce),
    .dout(grp_fu_14250_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U365(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_133_reg_16655),
    .din1(grp_fu_14258_p1),
    .din2(grp_fu_13374_p3),
    .ce(grp_fu_14258_ce),
    .dout(grp_fu_14258_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U366(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14266_p0),
    .din1(grp_fu_14266_p1),
    .din2(grp_fu_7805_p2),
    .ce(grp_fu_14266_ce),
    .dout(grp_fu_14266_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U367(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14273_p0),
    .din1(grp_fu_14273_p1),
    .din2(grp_fu_7810_p2),
    .ce(grp_fu_14273_ce),
    .dout(grp_fu_14273_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U368(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14280_p0),
    .din1(grp_fu_14280_p1),
    .din2(grp_fu_7815_p2),
    .ce(grp_fu_14280_ce),
    .dout(grp_fu_14280_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U369(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_150_reg_16749),
    .din1(grp_fu_14288_p1),
    .din2(grp_fu_13406_p3),
    .ce(grp_fu_14288_ce),
    .dout(grp_fu_14288_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U370(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14296_p0),
    .din1(grp_fu_14296_p1),
    .din2(grp_fu_7826_p2),
    .ce(grp_fu_14296_ce),
    .dout(grp_fu_14296_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U371(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14303_p0),
    .din1(grp_fu_14303_p1),
    .din2(grp_fu_7831_p2),
    .ce(grp_fu_14303_ce),
    .dout(grp_fu_14303_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U372(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14310_p0),
    .din1(grp_fu_14310_p1),
    .din2(grp_fu_7836_p2),
    .ce(grp_fu_14310_ce),
    .dout(grp_fu_14310_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U373(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_167_reg_16843),
    .din1(grp_fu_14318_p1),
    .din2(grp_fu_13438_p3),
    .ce(grp_fu_14318_ce),
    .dout(grp_fu_14318_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U374(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14326_p0),
    .din1(grp_fu_14326_p1),
    .din2(grp_fu_7847_p2),
    .ce(grp_fu_14326_ce),
    .dout(grp_fu_14326_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U375(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14333_p0),
    .din1(grp_fu_14333_p1),
    .din2(grp_fu_7852_p2),
    .ce(grp_fu_14333_ce),
    .dout(grp_fu_14333_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U376(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14340_p0),
    .din1(grp_fu_14340_p1),
    .din2(grp_fu_7857_p2),
    .ce(grp_fu_14340_ce),
    .dout(grp_fu_14340_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U377(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_184_reg_16937),
    .din1(grp_fu_14348_p1),
    .din2(grp_fu_13470_p3),
    .ce(grp_fu_14348_ce),
    .dout(grp_fu_14348_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U378(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14356_p0),
    .din1(grp_fu_14356_p1),
    .din2(grp_fu_7868_p2),
    .ce(grp_fu_14356_ce),
    .dout(grp_fu_14356_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U379(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14363_p0),
    .din1(grp_fu_14363_p1),
    .din2(grp_fu_7873_p2),
    .ce(grp_fu_14363_ce),
    .dout(grp_fu_14363_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U380(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14370_p0),
    .din1(grp_fu_14370_p1),
    .din2(grp_fu_7878_p2),
    .ce(grp_fu_14370_ce),
    .dout(grp_fu_14370_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U381(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_201_reg_17031),
    .din1(grp_fu_14378_p1),
    .din2(grp_fu_13502_p3),
    .ce(grp_fu_14378_ce),
    .dout(grp_fu_14378_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U382(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14386_p0),
    .din1(grp_fu_14386_p1),
    .din2(grp_fu_7892_p2),
    .ce(grp_fu_14386_ce),
    .dout(grp_fu_14386_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U383(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14393_p0),
    .din1(grp_fu_14393_p1),
    .din2(grp_fu_7897_p2),
    .ce(grp_fu_14393_ce),
    .dout(grp_fu_14393_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U384(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14400_p0),
    .din1(grp_fu_14400_p1),
    .din2(grp_fu_7902_p2),
    .ce(grp_fu_14400_ce),
    .dout(grp_fu_14400_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U385(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_218_reg_17124),
    .din1(grp_fu_14408_p1),
    .din2(grp_fu_13534_p3),
    .ce(grp_fu_14408_ce),
    .dout(grp_fu_14408_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U386(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14416_p0),
    .din1(grp_fu_14416_p1),
    .din2(grp_fu_7919_p2),
    .ce(grp_fu_14416_ce),
    .dout(grp_fu_14416_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U387(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14424_p0),
    .din1(grp_fu_14424_p1),
    .din2(grp_fu_7931_p2),
    .ce(grp_fu_14424_ce),
    .dout(grp_fu_14424_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U388(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14432_p0),
    .din1(grp_fu_14432_p1),
    .din2(grp_fu_7940_p2),
    .ce(grp_fu_14432_ce),
    .dout(grp_fu_14432_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U389(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_235_reg_17213),
    .din1(grp_fu_14440_p1),
    .din2(grp_fu_13566_p3),
    .ce(grp_fu_14440_ce),
    .dout(grp_fu_14440_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U390(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14448_p0),
    .din1(grp_fu_14448_p1),
    .din2(grp_fu_7957_p2),
    .ce(grp_fu_14448_ce),
    .dout(grp_fu_14448_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U391(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14456_p0),
    .din1(grp_fu_14456_p1),
    .din2(grp_fu_7969_p2),
    .ce(grp_fu_14456_ce),
    .dout(grp_fu_14456_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U392(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14464_p0),
    .din1(grp_fu_14464_p1),
    .din2(grp_fu_7978_p2),
    .ce(grp_fu_14464_ce),
    .dout(grp_fu_14464_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U393(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_252_reg_17302),
    .din1(grp_fu_14472_p1),
    .din2(grp_fu_13598_p3),
    .ce(grp_fu_14472_ce),
    .dout(grp_fu_14472_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U394(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14480_p0),
    .din1(grp_fu_14480_p1),
    .din2(grp_fu_7995_p2),
    .ce(grp_fu_14480_ce),
    .dout(grp_fu_14480_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U395(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14488_p0),
    .din1(grp_fu_14488_p1),
    .din2(grp_fu_8007_p2),
    .ce(grp_fu_14488_ce),
    .dout(grp_fu_14488_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U396(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14496_p0),
    .din1(grp_fu_14496_p1),
    .din2(grp_fu_8016_p2),
    .ce(grp_fu_14496_ce),
    .dout(grp_fu_14496_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U397(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_269_reg_17391),
    .din1(grp_fu_14504_p1),
    .din2(grp_fu_13630_p3),
    .ce(grp_fu_14504_ce),
    .dout(grp_fu_14504_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U398(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14512_p0),
    .din1(grp_fu_14512_p1),
    .din2(grp_fu_8033_p2),
    .ce(grp_fu_14512_ce),
    .dout(grp_fu_14512_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U399(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14520_p0),
    .din1(grp_fu_14520_p1),
    .din2(grp_fu_8045_p2),
    .ce(grp_fu_14520_ce),
    .dout(grp_fu_14520_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U400(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14528_p0),
    .din1(grp_fu_14528_p1),
    .din2(grp_fu_8054_p2),
    .ce(grp_fu_14528_ce),
    .dout(grp_fu_14528_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U401(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_286_reg_17480),
    .din1(grp_fu_14536_p1),
    .din2(grp_fu_13662_p3),
    .ce(grp_fu_14536_ce),
    .dout(grp_fu_14536_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U402(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14544_p0),
    .din1(grp_fu_14544_p1),
    .din2(grp_fu_8071_p2),
    .ce(grp_fu_14544_ce),
    .dout(grp_fu_14544_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U403(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14552_p0),
    .din1(grp_fu_14552_p1),
    .din2(grp_fu_8083_p2),
    .ce(grp_fu_14552_ce),
    .dout(grp_fu_14552_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U404(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14560_p0),
    .din1(grp_fu_14560_p1),
    .din2(grp_fu_8092_p2),
    .ce(grp_fu_14560_ce),
    .dout(grp_fu_14560_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U405(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_303_reg_17569),
    .din1(grp_fu_14568_p1),
    .din2(grp_fu_13694_p3),
    .ce(grp_fu_14568_ce),
    .dout(grp_fu_14568_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U406(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14576_p0),
    .din1(grp_fu_14576_p1),
    .din2(grp_fu_13726_p3),
    .ce(grp_fu_14576_ce),
    .dout(grp_fu_14576_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U407(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14584_p0),
    .din1(grp_fu_14584_p1),
    .din2(grp_fu_8123_p2),
    .ce(grp_fu_14584_ce),
    .dout(grp_fu_14584_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U408(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14591_p0),
    .din1(grp_fu_14591_p1),
    .din2(grp_fu_8109_p2),
    .ce(grp_fu_14591_ce),
    .dout(grp_fu_14591_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U409(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14598_p0),
    .din1(grp_fu_14598_p1),
    .din2(grp_fu_8134_p2),
    .ce(grp_fu_14598_ce),
    .dout(grp_fu_14598_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U410(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14605_p0),
    .din1(grp_fu_14605_p1),
    .din2(grp_fu_13758_p3),
    .ce(grp_fu_14605_ce),
    .dout(grp_fu_14605_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U411(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14613_p0),
    .din1(grp_fu_14613_p1),
    .din2(grp_fu_8144_p2),
    .ce(grp_fu_14613_ce),
    .dout(grp_fu_14613_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U412(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14620_p0),
    .din1(grp_fu_14620_p1),
    .din2(grp_fu_8139_p2),
    .ce(grp_fu_14620_ce),
    .dout(grp_fu_14620_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U413(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14627_p0),
    .din1(grp_fu_14627_p1),
    .din2(grp_fu_8149_p2),
    .ce(grp_fu_14627_ce),
    .dout(grp_fu_14627_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U414(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14634_p0),
    .din1(grp_fu_14634_p1),
    .din2(grp_fu_13790_p3),
    .ce(grp_fu_14634_ce),
    .dout(grp_fu_14634_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U415(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14642_p0),
    .din1(grp_fu_14642_p1),
    .din2(grp_fu_8159_p2),
    .ce(grp_fu_14642_ce),
    .dout(grp_fu_14642_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U416(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14649_p0),
    .din1(grp_fu_14649_p1),
    .din2(grp_fu_8154_p2),
    .ce(grp_fu_14649_ce),
    .dout(grp_fu_14649_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U417(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14656_p0),
    .din1(grp_fu_14656_p1),
    .din2(grp_fu_8164_p2),
    .ce(grp_fu_14656_ce),
    .dout(grp_fu_14656_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U418(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14663_p0),
    .din1(grp_fu_14663_p1),
    .din2(grp_fu_13822_p3),
    .ce(grp_fu_14663_ce),
    .dout(grp_fu_14663_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U419(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14671_p0),
    .din1(grp_fu_14671_p1),
    .din2(grp_fu_8174_p2),
    .ce(grp_fu_14671_ce),
    .dout(grp_fu_14671_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U420(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14678_p0),
    .din1(grp_fu_14678_p1),
    .din2(grp_fu_8169_p2),
    .ce(grp_fu_14678_ce),
    .dout(grp_fu_14678_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U421(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14685_p0),
    .din1(grp_fu_14685_p1),
    .din2(grp_fu_8179_p2),
    .ce(grp_fu_14685_ce),
    .dout(grp_fu_14685_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U422(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14692_p0),
    .din1(grp_fu_14692_p1),
    .din2(grp_fu_13854_p3),
    .ce(grp_fu_14692_ce),
    .dout(grp_fu_14692_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U423(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14700_p0),
    .din1(grp_fu_14700_p1),
    .din2(grp_fu_8189_p2),
    .ce(grp_fu_14700_ce),
    .dout(grp_fu_14700_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U424(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14707_p0),
    .din1(grp_fu_14707_p1),
    .din2(grp_fu_8184_p2),
    .ce(grp_fu_14707_ce),
    .dout(grp_fu_14707_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U425(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14714_p0),
    .din1(grp_fu_14714_p1),
    .din2(grp_fu_8194_p2),
    .ce(grp_fu_14714_ce),
    .dout(grp_fu_14714_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U426(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14721_p0),
    .din1(grp_fu_14721_p1),
    .din2(grp_fu_13886_p3),
    .ce(grp_fu_14721_ce),
    .dout(grp_fu_14721_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U427(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14729_p0),
    .din1(grp_fu_14729_p1),
    .din2(grp_fu_8204_p2),
    .ce(grp_fu_14729_ce),
    .dout(grp_fu_14729_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U428(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14736_p0),
    .din1(grp_fu_14736_p1),
    .din2(grp_fu_8199_p2),
    .ce(grp_fu_14736_ce),
    .dout(grp_fu_14736_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U429(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14743_p0),
    .din1(grp_fu_14743_p1),
    .din2(grp_fu_8209_p2),
    .ce(grp_fu_14743_ce),
    .dout(grp_fu_14743_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U430(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14750_p0),
    .din1(grp_fu_14750_p1),
    .din2(grp_fu_13918_p3),
    .ce(grp_fu_14750_ce),
    .dout(grp_fu_14750_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U431(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14758_p0),
    .din1(grp_fu_14758_p1),
    .din2(grp_fu_8219_p2),
    .ce(grp_fu_14758_ce),
    .dout(grp_fu_14758_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U432(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14765_p0),
    .din1(grp_fu_14765_p1),
    .din2(grp_fu_8214_p2),
    .ce(grp_fu_14765_ce),
    .dout(grp_fu_14765_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U433(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14772_p0),
    .din1(grp_fu_14772_p1),
    .din2(grp_fu_8224_p2),
    .ce(grp_fu_14772_ce),
    .dout(grp_fu_14772_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U434(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14779_p0),
    .din1(grp_fu_14779_p1),
    .din2(grp_fu_13950_p3),
    .ce(grp_fu_14779_ce),
    .dout(grp_fu_14779_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U435(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14787_p0),
    .din1(grp_fu_14787_p1),
    .din2(grp_fu_8234_p2),
    .ce(grp_fu_14787_ce),
    .dout(grp_fu_14787_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U436(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14794_p0),
    .din1(grp_fu_14794_p1),
    .din2(grp_fu_8229_p2),
    .ce(grp_fu_14794_ce),
    .dout(grp_fu_14794_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U437(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14801_p0),
    .din1(grp_fu_14801_p1),
    .din2(grp_fu_8239_p2),
    .ce(grp_fu_14801_ce),
    .dout(grp_fu_14801_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U438(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14808_p0),
    .din1(grp_fu_14808_p1),
    .din2(grp_fu_13982_p3),
    .ce(grp_fu_14808_ce),
    .dout(grp_fu_14808_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U439(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14816_p0),
    .din1(grp_fu_14816_p1),
    .din2(grp_fu_8249_p2),
    .ce(grp_fu_14816_ce),
    .dout(grp_fu_14816_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U440(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14823_p0),
    .din1(grp_fu_14823_p1),
    .din2(grp_fu_8244_p2),
    .ce(grp_fu_14823_ce),
    .dout(grp_fu_14823_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U441(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14830_p0),
    .din1(grp_fu_14830_p1),
    .din2(grp_fu_8254_p2),
    .ce(grp_fu_14830_ce),
    .dout(grp_fu_14830_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U442(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14837_p0),
    .din1(grp_fu_14837_p1),
    .din2(grp_fu_14014_p3),
    .ce(grp_fu_14837_ce),
    .dout(grp_fu_14837_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U443(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14845_p0),
    .din1(grp_fu_14845_p1),
    .din2(grp_fu_8264_p2),
    .ce(grp_fu_14845_ce),
    .dout(grp_fu_14845_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U444(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14852_p0),
    .din1(grp_fu_14852_p1),
    .din2(grp_fu_8259_p2),
    .ce(grp_fu_14852_ce),
    .dout(grp_fu_14852_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U445(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14859_p0),
    .din1(grp_fu_14859_p1),
    .din2(grp_fu_8269_p2),
    .ce(grp_fu_14859_ce),
    .dout(grp_fu_14859_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U446(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_204_reg_17048),
    .din1(grp_fu_14866_p1),
    .din2(grp_fu_8279_p2),
    .ce(grp_fu_14866_ce),
    .dout(grp_fu_14866_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U447(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14873_p0),
    .din1(grp_fu_14873_p1),
    .din2(grp_fu_14038_p3),
    .ce(grp_fu_14873_ce),
    .dout(grp_fu_14873_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U448(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14881_p0),
    .din1(grp_fu_14881_p1),
    .din2(grp_fu_8283_p2),
    .ce(grp_fu_14881_ce),
    .dout(grp_fu_14881_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U449(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14888_p0),
    .din1(grp_fu_14888_p1),
    .din2(grp_fu_8274_p2),
    .ce(grp_fu_14888_ce),
    .dout(grp_fu_14888_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U450(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14895_p0),
    .din1(grp_fu_14895_p1),
    .din2(grp_fu_8288_p2),
    .ce(grp_fu_14895_ce),
    .dout(grp_fu_14895_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U451(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_221_reg_17141),
    .din1(grp_fu_14902_p1),
    .din2(grp_fu_8308_p2),
    .ce(grp_fu_14902_ce),
    .dout(grp_fu_14902_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U452(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14909_p0),
    .din1(grp_fu_14909_p1),
    .din2(grp_fu_8293_p2),
    .ce(grp_fu_14909_ce),
    .dout(grp_fu_14909_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U453(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14916_p0),
    .din1(grp_fu_14916_p1),
    .din2(grp_fu_8298_p2),
    .ce(grp_fu_14916_ce),
    .dout(grp_fu_14916_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U454(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14923_p0),
    .din1(grp_fu_14923_p1),
    .din2(grp_fu_14046_p3),
    .ce(grp_fu_14923_ce),
    .dout(grp_fu_14923_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U455(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14931_p0),
    .din1(grp_fu_14931_p1),
    .din2(grp_fu_8312_p2),
    .ce(grp_fu_14931_ce),
    .dout(grp_fu_14931_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U456(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14938_p0),
    .din1(grp_fu_14938_p1),
    .din2(grp_fu_8303_p2),
    .ce(grp_fu_14938_ce),
    .dout(grp_fu_14938_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U457(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14945_p0),
    .din1(grp_fu_14945_p1),
    .din2(grp_fu_8317_p2),
    .ce(grp_fu_14945_ce),
    .dout(grp_fu_14945_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U458(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_238_reg_17230),
    .din1(grp_fu_14952_p1),
    .din2(grp_fu_8337_p2),
    .ce(grp_fu_14952_ce),
    .dout(grp_fu_14952_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U459(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14959_p0),
    .din1(grp_fu_14959_p1),
    .din2(grp_fu_8322_p2),
    .ce(grp_fu_14959_ce),
    .dout(grp_fu_14959_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U460(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14966_p0),
    .din1(grp_fu_14966_p1),
    .din2(grp_fu_8327_p2),
    .ce(grp_fu_14966_ce),
    .dout(grp_fu_14966_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U461(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14973_p0),
    .din1(grp_fu_14973_p1),
    .din2(grp_fu_14054_p3),
    .ce(grp_fu_14973_ce),
    .dout(grp_fu_14973_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U462(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14981_p0),
    .din1(grp_fu_14981_p1),
    .din2(grp_fu_8341_p2),
    .ce(grp_fu_14981_ce),
    .dout(grp_fu_14981_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U463(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14988_p0),
    .din1(grp_fu_14988_p1),
    .din2(grp_fu_8332_p2),
    .ce(grp_fu_14988_ce),
    .dout(grp_fu_14988_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U464(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_14995_p0),
    .din1(grp_fu_14995_p1),
    .din2(grp_fu_8346_p2),
    .ce(grp_fu_14995_ce),
    .dout(grp_fu_14995_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U465(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_255_reg_17319),
    .din1(grp_fu_15002_p1),
    .din2(grp_fu_8366_p2),
    .ce(grp_fu_15002_ce),
    .dout(grp_fu_15002_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U466(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15009_p0),
    .din1(grp_fu_15009_p1),
    .din2(grp_fu_8351_p2),
    .ce(grp_fu_15009_ce),
    .dout(grp_fu_15009_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U467(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15016_p0),
    .din1(grp_fu_15016_p1),
    .din2(grp_fu_8356_p2),
    .ce(grp_fu_15016_ce),
    .dout(grp_fu_15016_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U468(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15023_p0),
    .din1(grp_fu_15023_p1),
    .din2(grp_fu_14062_p3),
    .ce(grp_fu_15023_ce),
    .dout(grp_fu_15023_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U469(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15031_p0),
    .din1(grp_fu_15031_p1),
    .din2(grp_fu_8370_p2),
    .ce(grp_fu_15031_ce),
    .dout(grp_fu_15031_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U470(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15038_p0),
    .din1(grp_fu_15038_p1),
    .din2(grp_fu_8361_p2),
    .ce(grp_fu_15038_ce),
    .dout(grp_fu_15038_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U471(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15045_p0),
    .din1(grp_fu_15045_p1),
    .din2(grp_fu_8375_p2),
    .ce(grp_fu_15045_ce),
    .dout(grp_fu_15045_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U472(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_272_reg_17408),
    .din1(grp_fu_15052_p1),
    .din2(grp_fu_8395_p2),
    .ce(grp_fu_15052_ce),
    .dout(grp_fu_15052_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U473(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15059_p0),
    .din1(grp_fu_15059_p1),
    .din2(grp_fu_8380_p2),
    .ce(grp_fu_15059_ce),
    .dout(grp_fu_15059_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U474(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15066_p0),
    .din1(grp_fu_15066_p1),
    .din2(grp_fu_8385_p2),
    .ce(grp_fu_15066_ce),
    .dout(grp_fu_15066_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U475(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15073_p0),
    .din1(grp_fu_15073_p1),
    .din2(grp_fu_14070_p3),
    .ce(grp_fu_15073_ce),
    .dout(grp_fu_15073_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U476(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15081_p0),
    .din1(grp_fu_15081_p1),
    .din2(grp_fu_8399_p2),
    .ce(grp_fu_15081_ce),
    .dout(grp_fu_15081_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U477(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15088_p0),
    .din1(grp_fu_15088_p1),
    .din2(grp_fu_8390_p2),
    .ce(grp_fu_15088_ce),
    .dout(grp_fu_15088_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U478(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15095_p0),
    .din1(grp_fu_15095_p1),
    .din2(grp_fu_8404_p2),
    .ce(grp_fu_15095_ce),
    .dout(grp_fu_15095_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U479(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_289_reg_17497),
    .din1(grp_fu_15102_p1),
    .din2(grp_fu_8424_p2),
    .ce(grp_fu_15102_ce),
    .dout(grp_fu_15102_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U480(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15109_p0),
    .din1(grp_fu_15109_p1),
    .din2(grp_fu_8409_p2),
    .ce(grp_fu_15109_ce),
    .dout(grp_fu_15109_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U481(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15116_p0),
    .din1(grp_fu_15116_p1),
    .din2(grp_fu_8414_p2),
    .ce(grp_fu_15116_ce),
    .dout(grp_fu_15116_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U482(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15123_p0),
    .din1(grp_fu_15123_p1),
    .din2(grp_fu_14078_p3),
    .ce(grp_fu_15123_ce),
    .dout(grp_fu_15123_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U483(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15131_p0),
    .din1(grp_fu_15131_p1),
    .din2(grp_fu_8428_p2),
    .ce(grp_fu_15131_ce),
    .dout(grp_fu_15131_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U484(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15138_p0),
    .din1(grp_fu_15138_p1),
    .din2(grp_fu_8419_p2),
    .ce(grp_fu_15138_ce),
    .dout(grp_fu_15138_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U485(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15145_p0),
    .din1(grp_fu_15145_p1),
    .din2(grp_fu_8433_p2),
    .ce(grp_fu_15145_ce),
    .dout(grp_fu_15145_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U486(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15152_p0),
    .din1(grp_fu_15152_p1),
    .din2(grp_fu_15152_p2),
    .ce(grp_fu_15152_ce),
    .dout(grp_fu_15152_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U487(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15160_p0),
    .din1(grp_fu_15160_p1),
    .din2(grp_fu_15160_p2),
    .ce(grp_fu_15160_ce),
    .dout(grp_fu_15160_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U488(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15168_p0),
    .din1(grp_fu_15168_p1),
    .din2(grp_fu_15168_p2),
    .ce(grp_fu_15168_ce),
    .dout(grp_fu_15168_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U489(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15176_p0),
    .din1(grp_fu_15176_p1),
    .din2(grp_fu_15176_p2),
    .ce(grp_fu_15176_ce),
    .dout(grp_fu_15176_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U490(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15184_p0),
    .din1(grp_fu_15184_p1),
    .din2(grp_fu_15184_p2),
    .ce(grp_fu_15184_ce),
    .dout(grp_fu_15184_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U491(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15192_p0),
    .din1(grp_fu_15192_p1),
    .din2(grp_fu_15192_p2),
    .ce(grp_fu_15192_ce),
    .dout(grp_fu_15192_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U492(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15200_p0),
    .din1(grp_fu_15200_p1),
    .din2(grp_fu_15200_p2),
    .ce(grp_fu_15200_ce),
    .dout(grp_fu_15200_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U493(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15208_p0),
    .din1(grp_fu_15208_p1),
    .din2(grp_fu_15208_p2),
    .ce(grp_fu_15208_ce),
    .dout(grp_fu_15208_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U494(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15216_p0),
    .din1(grp_fu_15216_p1),
    .din2(grp_fu_15216_p2),
    .ce(grp_fu_15216_ce),
    .dout(grp_fu_15216_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U495(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15224_p0),
    .din1(grp_fu_15224_p1),
    .din2(grp_fu_15224_p2),
    .ce(grp_fu_15224_ce),
    .dout(grp_fu_15224_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U496(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15232_p0),
    .din1(grp_fu_15232_p1),
    .din2(grp_fu_15232_p2),
    .ce(grp_fu_15232_ce),
    .dout(grp_fu_15232_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U497(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15240_p0),
    .din1(grp_fu_15240_p1),
    .din2(grp_fu_15240_p2),
    .ce(grp_fu_15240_ce),
    .dout(grp_fu_15240_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U498(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15248_p0),
    .din1(grp_fu_15248_p1),
    .din2(grp_fu_15248_p2),
    .ce(grp_fu_15248_ce),
    .dout(grp_fu_15248_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U499(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15256_p0),
    .din1(grp_fu_15256_p1),
    .din2(grp_fu_15256_p2),
    .ce(grp_fu_15256_ce),
    .dout(grp_fu_15256_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U500(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15264_p0),
    .din1(grp_fu_15264_p1),
    .din2(grp_fu_15264_p2),
    .ce(grp_fu_15264_ce),
    .dout(grp_fu_15264_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U501(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15272_p0),
    .din1(grp_fu_15272_p1),
    .din2(grp_fu_15272_p2),
    .ce(grp_fu_15272_ce),
    .dout(grp_fu_15272_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U502(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15280_p0),
    .din1(grp_fu_15280_p1),
    .din2(grp_fu_15280_p2),
    .ce(grp_fu_15280_ce),
    .dout(grp_fu_15280_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U503(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15288_p0),
    .din1(grp_fu_15288_p1),
    .din2(grp_fu_15288_p2),
    .ce(grp_fu_15288_ce),
    .dout(grp_fu_15288_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U504(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15296_p0),
    .din1(grp_fu_15296_p1),
    .din2(grp_fu_15296_p2),
    .ce(grp_fu_15296_ce),
    .dout(grp_fu_15296_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U505(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15304_p0),
    .din1(grp_fu_15304_p1),
    .din2(grp_fu_15304_p2),
    .ce(grp_fu_15304_ce),
    .dout(grp_fu_15304_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U506(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15312_p0),
    .din1(grp_fu_15312_p1),
    .din2(grp_fu_15312_p2),
    .ce(grp_fu_15312_ce),
    .dout(grp_fu_15312_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U507(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15320_p0),
    .din1(grp_fu_15320_p1),
    .din2(grp_fu_15320_p2),
    .ce(grp_fu_15320_ce),
    .dout(grp_fu_15320_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U508(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15328_p0),
    .din1(grp_fu_15328_p1),
    .din2(grp_fu_15328_p2),
    .ce(grp_fu_15328_ce),
    .dout(grp_fu_15328_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U509(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15336_p0),
    .din1(grp_fu_15336_p1),
    .din2(grp_fu_15336_p2),
    .ce(grp_fu_15336_ce),
    .dout(grp_fu_15336_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U510(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15344_p0),
    .din1(grp_fu_15344_p1),
    .din2(grp_fu_15344_p2),
    .ce(grp_fu_15344_ce),
    .dout(grp_fu_15344_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U511(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15352_p0),
    .din1(grp_fu_15352_p1),
    .din2(grp_fu_15352_p2),
    .ce(grp_fu_15352_ce),
    .dout(grp_fu_15352_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U512(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15360_p0),
    .din1(grp_fu_15360_p1),
    .din2(grp_fu_15360_p2),
    .ce(grp_fu_15360_ce),
    .dout(grp_fu_15360_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U513(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15368_p0),
    .din1(grp_fu_15368_p1),
    .din2(grp_fu_15368_p2),
    .ce(grp_fu_15368_ce),
    .dout(grp_fu_15368_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U514(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15376_p0),
    .din1(grp_fu_15376_p1),
    .din2(grp_fu_15376_p2),
    .ce(grp_fu_15376_ce),
    .dout(grp_fu_15376_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U515(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15384_p0),
    .din1(grp_fu_15384_p1),
    .din2(grp_fu_15384_p2),
    .ce(grp_fu_15384_ce),
    .dout(grp_fu_15384_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U516(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15392_p0),
    .din1(grp_fu_15392_p1),
    .din2(grp_fu_15392_p2),
    .ce(grp_fu_15392_ce),
    .dout(grp_fu_15392_p3)
);

PATCH_EMBED_mac_muladd_8s_8s_21ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
mac_muladd_8s_8s_21ns_21_4_1_U517(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_15400_p0),
    .din1(grp_fu_15400_p1),
    .din2(grp_fu_15400_p2),
    .ce(grp_fu_15400_ce),
    .dout(grp_fu_15400_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cit_reg_1503 <= add_ln128_reg_15603;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cit_reg_1503 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cot_reg_1492 <= select_ln127_1_reg_15584;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cot_reg_1492 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten93_reg_1458 <= add_ln126_1_reg_15553;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten93_reg_1458 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_1481 <= select_ln127_35_reg_15608;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_1481 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tt_reg_1470 <= select_ln126_1_reg_15487;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tt_reg_1470 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2503)) begin
        if ((icmp_ln173_reg_15599_pp0_iter3_reg == 1'd1)) begin
            vec_o_data_M_elems_V_2_fu_1378 <= vec_o_data_M_elems_V_7_fu_12251_p3;
        end else if ((icmp_ln173_reg_15599_pp0_iter3_reg == 1'd0)) begin
            vec_o_data_M_elems_V_2_fu_1378 <= tmp_322_fu_12140_p33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln126_reg_15498))) begin
        PATCH_EMBED_INST_cls_arr_V_load_1_reg_15768 <= PATCH_EMBED_INST_cls_arr_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        PATCH_EMBED_INST_cls_arr_V_load_reg_15563 <= PATCH_EMBED_INST_cls_arr_V_q0;
        add_ln126_1_reg_15553 <= add_ln126_1_fu_1643_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln126_fu_1565_p2 == 1'd0))) begin
        add_ln126_reg_15435 <= add_ln126_fu_1571_p2;
        add_ln127_1_reg_15548 <= add_ln127_1_fu_1637_p2;
        and_ln126_reg_15498 <= and_ln126_fu_1611_p2;
        icmp_ln127_reg_15442 <= icmp_ln127_fu_1577_p2;
        icmp_ln128_reg_15494 <= icmp_ln128_fu_1605_p2;
        icmp_ln132_reg_15543 <= icmp_ln132_fu_1631_p2;
        select_ln126_reg_15481 <= select_ln126_fu_1583_p3;
        select_ln127_reg_15536 <= select_ln127_fu_1623_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln128_reg_15603 <= add_ln128_fu_1787_p2;
        select_ln127_1_reg_15584 <= select_ln127_1_fu_1736_p3;
        select_ln127_35_reg_15608 <= select_ln127_35_fu_1792_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln126_reg_15431_pp0_iter3_reg == 1'd0))) begin
        add_ln691_100_reg_20289 <= grp_fu_14280_p3;
        add_ln691_108_reg_20299 <= grp_fu_14288_p3;
        add_ln691_113_reg_20309 <= grp_fu_14296_p3;
        add_ln691_115_reg_20314 <= grp_fu_14303_p3;
        add_ln691_116_reg_20319 <= grp_fu_14310_p3;
        add_ln691_124_reg_20329 <= grp_fu_14318_p3;
        add_ln691_129_reg_20339 <= grp_fu_14326_p3;
        add_ln691_12_reg_20119 <= grp_fu_14108_p3;
        add_ln691_131_reg_20344 <= grp_fu_14333_p3;
        add_ln691_132_reg_20349 <= grp_fu_14340_p3;
        add_ln691_140_reg_20359 <= grp_fu_14348_p3;
        add_ln691_145_reg_20369 <= grp_fu_14356_p3;
        add_ln691_147_reg_20374 <= grp_fu_14363_p3;
        add_ln691_148_reg_20379 <= grp_fu_14370_p3;
        add_ln691_156_reg_20389 <= grp_fu_14378_p3;
        add_ln691_161_reg_20399 <= grp_fu_14386_p3;
        add_ln691_163_reg_20404 <= grp_fu_14393_p3;
        add_ln691_164_reg_20409 <= grp_fu_14400_p3;
        add_ln691_172_reg_20419 <= grp_fu_14408_p3;
        add_ln691_177_reg_20429 <= grp_fu_14416_p3;
        add_ln691_179_reg_20434 <= grp_fu_14424_p3;
        add_ln691_17_reg_20129 <= grp_fu_14116_p3;
        add_ln691_180_reg_20439 <= grp_fu_14432_p3;
        add_ln691_188_reg_20449 <= grp_fu_14440_p3;
        add_ln691_193_reg_20459 <= grp_fu_14448_p3;
        add_ln691_195_reg_20464 <= grp_fu_14456_p3;
        add_ln691_196_reg_20469 <= grp_fu_14464_p3;
        add_ln691_19_reg_20134 <= grp_fu_14123_p3;
        add_ln691_1_reg_20099 <= grp_fu_14086_p3;
        add_ln691_204_reg_20479 <= grp_fu_14472_p3;
        add_ln691_209_reg_20489 <= grp_fu_14480_p3;
        add_ln691_20_reg_20139 <= grp_fu_14130_p3;
        add_ln691_211_reg_20494 <= grp_fu_14488_p3;
        add_ln691_212_reg_20499 <= grp_fu_14496_p3;
        add_ln691_220_reg_20509 <= grp_fu_14504_p3;
        add_ln691_225_reg_20519 <= grp_fu_14512_p3;
        add_ln691_227_reg_20524 <= grp_fu_14520_p3;
        add_ln691_228_reg_20529 <= grp_fu_14528_p3;
        add_ln691_236_reg_20539 <= grp_fu_14536_p3;
        add_ln691_241_reg_20549 <= grp_fu_14544_p3;
        add_ln691_243_reg_20554 <= grp_fu_14552_p3;
        add_ln691_244_reg_20559 <= grp_fu_14560_p3;
        add_ln691_252_reg_20569 <= grp_fu_14568_p3;
        add_ln691_257_reg_20579 <= grp_fu_14598_p3;
        add_ln691_259_reg_20584 <= grp_fu_14584_p3;
        add_ln691_260_reg_20589 <= grp_fu_14591_p3;
        add_ln691_268_reg_20599 <= grp_fu_14576_p3;
        add_ln691_273_reg_20609 <= grp_fu_14627_p3;
        add_ln691_275_reg_20614 <= grp_fu_14613_p3;
        add_ln691_276_reg_20619 <= grp_fu_14620_p3;
        add_ln691_284_reg_20629 <= grp_fu_14605_p3;
        add_ln691_289_reg_20639 <= grp_fu_14656_p3;
        add_ln691_28_reg_20149 <= grp_fu_14138_p3;
        add_ln691_291_reg_20644 <= grp_fu_14642_p3;
        add_ln691_292_reg_20649 <= grp_fu_14649_p3;
        add_ln691_300_reg_20659 <= grp_fu_14634_p3;
        add_ln691_305_reg_20669 <= grp_fu_14685_p3;
        add_ln691_307_reg_20674 <= grp_fu_14671_p3;
        add_ln691_308_reg_20679 <= grp_fu_14678_p3;
        add_ln691_316_reg_20689 <= grp_fu_14663_p3;
        add_ln691_321_reg_20699 <= grp_fu_14714_p3;
        add_ln691_323_reg_20704 <= grp_fu_14700_p3;
        add_ln691_324_reg_20709 <= grp_fu_14707_p3;
        add_ln691_332_reg_20719 <= grp_fu_14692_p3;
        add_ln691_337_reg_20729 <= grp_fu_14743_p3;
        add_ln691_339_reg_20734 <= grp_fu_14729_p3;
        add_ln691_33_reg_20159 <= grp_fu_14146_p3;
        add_ln691_340_reg_20739 <= grp_fu_14736_p3;
        add_ln691_348_reg_20749 <= grp_fu_14721_p3;
        add_ln691_353_reg_20759 <= grp_fu_14772_p3;
        add_ln691_355_reg_20764 <= grp_fu_14758_p3;
        add_ln691_356_reg_20769 <= grp_fu_14765_p3;
        add_ln691_35_reg_20164 <= grp_fu_14153_p3;
        add_ln691_364_reg_20779 <= grp_fu_14750_p3;
        add_ln691_369_reg_20789 <= grp_fu_14801_p3;
        add_ln691_36_reg_20169 <= grp_fu_14160_p3;
        add_ln691_371_reg_20794 <= grp_fu_14787_p3;
        add_ln691_372_reg_20799 <= grp_fu_14794_p3;
        add_ln691_380_reg_20809 <= grp_fu_14779_p3;
        add_ln691_385_reg_20819 <= grp_fu_14830_p3;
        add_ln691_387_reg_20824 <= grp_fu_14816_p3;
        add_ln691_388_reg_20829 <= grp_fu_14823_p3;
        add_ln691_396_reg_20839 <= grp_fu_14808_p3;
        add_ln691_3_reg_20104 <= grp_fu_14093_p3;
        add_ln691_401_reg_20849 <= grp_fu_14859_p3;
        add_ln691_403_reg_20854 <= grp_fu_14845_p3;
        add_ln691_404_reg_20859 <= grp_fu_14852_p3;
        add_ln691_412_reg_20869 <= grp_fu_14837_p3;
        add_ln691_417_reg_20879 <= grp_fu_14895_p3;
        add_ln691_419_reg_20884 <= grp_fu_14881_p3;
        add_ln691_420_reg_20889 <= grp_fu_14888_p3;
        add_ln691_423_reg_20894 <= grp_fu_14866_p3;
        add_ln691_428_reg_20899 <= grp_fu_14873_p3;
        add_ln691_433_reg_20909 <= grp_fu_14945_p3;
        add_ln691_435_reg_20914 <= grp_fu_14931_p3;
        add_ln691_436_reg_20919 <= grp_fu_14938_p3;
        add_ln691_439_reg_20924 <= grp_fu_14902_p3;
        add_ln691_440_reg_20929 <= grp_fu_14909_p3;
        add_ln691_442_reg_20934 <= grp_fu_14916_p3;
        add_ln691_444_reg_20939 <= grp_fu_14923_p3;
        add_ln691_449_reg_20949 <= grp_fu_14995_p3;
        add_ln691_44_reg_20179 <= grp_fu_14168_p3;
        add_ln691_451_reg_20954 <= grp_fu_14981_p3;
        add_ln691_452_reg_20959 <= grp_fu_14988_p3;
        add_ln691_455_reg_20964 <= grp_fu_14952_p3;
        add_ln691_456_reg_20969 <= grp_fu_14959_p3;
        add_ln691_458_reg_20974 <= grp_fu_14966_p3;
        add_ln691_460_reg_20979 <= grp_fu_14973_p3;
        add_ln691_465_reg_20989 <= grp_fu_15045_p3;
        add_ln691_467_reg_20994 <= grp_fu_15031_p3;
        add_ln691_468_reg_20999 <= grp_fu_15038_p3;
        add_ln691_471_reg_21004 <= grp_fu_15002_p3;
        add_ln691_472_reg_21009 <= grp_fu_15009_p3;
        add_ln691_474_reg_21014 <= grp_fu_15016_p3;
        add_ln691_476_reg_21019 <= grp_fu_15023_p3;
        add_ln691_481_reg_21029 <= grp_fu_15095_p3;
        add_ln691_483_reg_21034 <= grp_fu_15081_p3;
        add_ln691_484_reg_21039 <= grp_fu_15088_p3;
        add_ln691_487_reg_21044 <= grp_fu_15052_p3;
        add_ln691_488_reg_21049 <= grp_fu_15059_p3;
        add_ln691_490_reg_21054 <= grp_fu_15066_p3;
        add_ln691_492_reg_21059 <= grp_fu_15073_p3;
        add_ln691_497_reg_21069 <= grp_fu_15145_p3;
        add_ln691_499_reg_21074 <= grp_fu_15131_p3;
        add_ln691_49_reg_20189 <= grp_fu_14176_p3;
        add_ln691_4_reg_20109 <= grp_fu_14100_p3;
        add_ln691_500_reg_21079 <= grp_fu_15138_p3;
        add_ln691_503_reg_21084 <= grp_fu_15102_p3;
        add_ln691_504_reg_21089 <= grp_fu_15109_p3;
        add_ln691_506_reg_21094 <= grp_fu_15116_p3;
        add_ln691_508_reg_21099 <= grp_fu_15123_p3;
        add_ln691_51_reg_20194 <= grp_fu_14183_p3;
        add_ln691_52_reg_20199 <= grp_fu_14190_p3;
        add_ln691_60_reg_20209 <= grp_fu_14198_p3;
        add_ln691_65_reg_20219 <= grp_fu_14206_p3;
        add_ln691_67_reg_20224 <= grp_fu_14213_p3;
        add_ln691_68_reg_20229 <= grp_fu_14220_p3;
        add_ln691_76_reg_20239 <= grp_fu_14228_p3;
        add_ln691_81_reg_20249 <= grp_fu_14236_p3;
        add_ln691_83_reg_20254 <= grp_fu_14243_p3;
        add_ln691_84_reg_20259 <= grp_fu_14250_p3;
        add_ln691_92_reg_20269 <= grp_fu_14258_p3;
        add_ln691_97_reg_20279 <= grp_fu_14266_p3;
        add_ln691_99_reg_20284 <= grp_fu_14273_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln126_reg_15431_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        add_ln691_103_reg_19199 <= grp_fu_13382_p3;
        add_ln691_104_reg_19204 <= grp_fu_13390_p3;
        add_ln691_106_reg_19209 <= grp_fu_13398_p3;
        add_ln691_10_reg_18999 <= grp_fu_13206_p3;
        add_ln691_119_reg_19234 <= grp_fu_13414_p3;
        add_ln691_120_reg_19239 <= grp_fu_13422_p3;
        add_ln691_122_reg_19244 <= grp_fu_13430_p3;
        add_ln691_135_reg_19269 <= grp_fu_13446_p3;
        add_ln691_136_reg_19274 <= grp_fu_13454_p3;
        add_ln691_138_reg_19279 <= grp_fu_13462_p3;
        add_ln691_151_reg_19304 <= grp_fu_13478_p3;
        add_ln691_152_reg_19309 <= grp_fu_13486_p3;
        add_ln691_154_reg_19314 <= grp_fu_13494_p3;
        add_ln691_167_reg_19339 <= grp_fu_13510_p3;
        add_ln691_168_reg_19344 <= grp_fu_13518_p3;
        add_ln691_170_reg_19349 <= grp_fu_13526_p3;
        add_ln691_183_reg_19374 <= grp_fu_13542_p3;
        add_ln691_184_reg_19379 <= grp_fu_13550_p3;
        add_ln691_186_reg_19384 <= grp_fu_13558_p3;
        add_ln691_199_reg_19409 <= grp_fu_13574_p3;
        add_ln691_200_reg_19414 <= grp_fu_13582_p3;
        add_ln691_202_reg_19419 <= grp_fu_13590_p3;
        add_ln691_215_reg_19444 <= grp_fu_13606_p3;
        add_ln691_216_reg_19449 <= grp_fu_13614_p3;
        add_ln691_218_reg_19454 <= grp_fu_13622_p3;
        add_ln691_231_reg_19479 <= grp_fu_13638_p3;
        add_ln691_232_reg_19484 <= grp_fu_13646_p3;
        add_ln691_234_reg_19489 <= grp_fu_13654_p3;
        add_ln691_23_reg_19024 <= grp_fu_13222_p3;
        add_ln691_247_reg_19514 <= grp_fu_13670_p3;
        add_ln691_248_reg_19519 <= grp_fu_13678_p3;
        add_ln691_24_reg_19029 <= grp_fu_13230_p3;
        add_ln691_250_reg_19524 <= grp_fu_13686_p3;
        add_ln691_263_reg_19549 <= grp_fu_13702_p3;
        add_ln691_264_reg_19554 <= grp_fu_13710_p3;
        add_ln691_266_reg_19559 <= grp_fu_13718_p3;
        add_ln691_26_reg_19034 <= grp_fu_13238_p3;
        add_ln691_279_reg_19584 <= grp_fu_13734_p3;
        add_ln691_280_reg_19589 <= grp_fu_13742_p3;
        add_ln691_282_reg_19594 <= grp_fu_13750_p3;
        add_ln691_295_reg_19619 <= grp_fu_13766_p3;
        add_ln691_296_reg_19624 <= grp_fu_13774_p3;
        add_ln691_298_reg_19629 <= grp_fu_13782_p3;
        add_ln691_311_reg_19654 <= grp_fu_13798_p3;
        add_ln691_312_reg_19659 <= grp_fu_13806_p3;
        add_ln691_314_reg_19664 <= grp_fu_13814_p3;
        add_ln691_327_reg_19689 <= grp_fu_13830_p3;
        add_ln691_328_reg_19694 <= grp_fu_13838_p3;
        add_ln691_330_reg_19699 <= grp_fu_13846_p3;
        add_ln691_343_reg_19724 <= grp_fu_13862_p3;
        add_ln691_344_reg_19729 <= grp_fu_13870_p3;
        add_ln691_346_reg_19734 <= grp_fu_13878_p3;
        add_ln691_359_reg_19759 <= grp_fu_13894_p3;
        add_ln691_360_reg_19764 <= grp_fu_13902_p3;
        add_ln691_362_reg_19769 <= grp_fu_13910_p3;
        add_ln691_375_reg_19794 <= grp_fu_13926_p3;
        add_ln691_376_reg_19799 <= grp_fu_13934_p3;
        add_ln691_378_reg_19804 <= grp_fu_13942_p3;
        add_ln691_391_reg_19829 <= grp_fu_13958_p3;
        add_ln691_392_reg_19834 <= grp_fu_13966_p3;
        add_ln691_394_reg_19839 <= grp_fu_13974_p3;
        add_ln691_39_reg_19059 <= grp_fu_13254_p3;
        add_ln691_407_reg_19864 <= grp_fu_13990_p3;
        add_ln691_408_reg_19869 <= grp_fu_13998_p3;
        add_ln691_40_reg_19064 <= grp_fu_13262_p3;
        add_ln691_410_reg_19874 <= grp_fu_14006_p3;
        add_ln691_424_reg_19904 <= grp_fu_14022_p3;
        add_ln691_426_reg_19909 <= grp_fu_14030_p3;
        add_ln691_42_reg_19069 <= grp_fu_13270_p3;
        add_ln691_55_reg_19094 <= grp_fu_13286_p3;
        add_ln691_56_reg_19099 <= grp_fu_13294_p3;
        add_ln691_58_reg_19104 <= grp_fu_13302_p3;
        add_ln691_71_reg_19129 <= grp_fu_13318_p3;
        add_ln691_72_reg_19134 <= grp_fu_13326_p3;
        add_ln691_74_reg_19139 <= grp_fu_13334_p3;
        add_ln691_7_reg_18989 <= grp_fu_13190_p3;
        add_ln691_87_reg_19164 <= grp_fu_13350_p3;
        add_ln691_88_reg_19169 <= grp_fu_13358_p3;
        add_ln691_8_reg_18994 <= grp_fu_13198_p3;
        add_ln691_90_reg_19174 <= grp_fu_13366_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln126_reg_15431_pp0_iter3_reg == 1'd0))) begin
        add_ln691_105_reg_20294 <= add_ln691_105_fu_9495_p2;
        add_ln691_121_reg_20324 <= add_ln691_121_fu_9517_p2;
        add_ln691_137_reg_20354 <= add_ln691_137_fu_9539_p2;
        add_ln691_153_reg_20384 <= add_ln691_153_fu_9561_p2;
        add_ln691_169_reg_20414 <= add_ln691_169_fu_9583_p2;
        add_ln691_185_reg_20444 <= add_ln691_185_fu_9605_p2;
        add_ln691_201_reg_20474 <= add_ln691_201_fu_9627_p2;
        add_ln691_217_reg_20504 <= add_ln691_217_fu_9649_p2;
        add_ln691_233_reg_20534 <= add_ln691_233_fu_9671_p2;
        add_ln691_249_reg_20564 <= add_ln691_249_fu_9693_p2;
        add_ln691_25_reg_20144 <= add_ln691_25_fu_9385_p2;
        add_ln691_265_reg_20594 <= add_ln691_265_fu_9715_p2;
        add_ln691_281_reg_20624 <= add_ln691_281_fu_9737_p2;
        add_ln691_297_reg_20654 <= add_ln691_297_fu_9759_p2;
        add_ln691_313_reg_20684 <= add_ln691_313_fu_9781_p2;
        add_ln691_329_reg_20714 <= add_ln691_329_fu_9803_p2;
        add_ln691_345_reg_20744 <= add_ln691_345_fu_9825_p2;
        add_ln691_361_reg_20774 <= add_ln691_361_fu_9847_p2;
        add_ln691_377_reg_20804 <= add_ln691_377_fu_9869_p2;
        add_ln691_393_reg_20834 <= add_ln691_393_fu_9891_p2;
        add_ln691_409_reg_20864 <= add_ln691_409_fu_9913_p2;
        add_ln691_41_reg_20174 <= add_ln691_41_fu_9407_p2;
        add_ln691_57_reg_20204 <= add_ln691_57_fu_9429_p2;
        add_ln691_73_reg_20234 <= add_ln691_73_fu_9451_p2;
        add_ln691_89_reg_20264 <= add_ln691_89_fu_9473_p2;
        add_ln691_9_reg_20114 <= add_ln691_9_fu_9363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln126_reg_15498_pp0_iter1_reg <= and_ln126_reg_15498;
        cmp11_reg_15415 <= cmp11_fu_1544_p2;
        cmp11_reg_15415_pp0_iter1_reg <= cmp11_reg_15415;
        empty_33_reg_15421 <= empty_33_fu_1559_p2;
        icmp_ln126_reg_15431 <= icmp_ln126_fu_1565_p2;
        icmp_ln126_reg_15431_pp0_iter1_reg <= icmp_ln126_reg_15431;
        icmp_ln126_reg_15431_pp0_iter2_reg <= icmp_ln126_reg_15431_pp0_iter1_reg;
        icmp_ln126_reg_15431_pp0_iter3_reg <= icmp_ln126_reg_15431_pp0_iter2_reg;
        icmp_ln127_reg_15442_pp0_iter1_reg <= icmp_ln127_reg_15442;
        icmp_ln132_reg_15543_pp0_iter1_reg <= icmp_ln132_reg_15543;
        icmp_ln132_reg_15543_pp0_iter2_reg <= icmp_ln132_reg_15543_pp0_iter1_reg;
        icmp_ln132_reg_15543_pp0_iter3_reg <= icmp_ln132_reg_15543_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cmp11_mid1_reg_15568 <= cmp11_mid1_fu_1706_p2;
        icmp_ln173_reg_15599 <= icmp_ln173_fu_1782_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln173_reg_15599_pp0_iter1_reg <= icmp_ln173_reg_15599;
        icmp_ln173_reg_15599_pp0_iter2_reg <= icmp_ln173_reg_15599_pp0_iter1_reg;
        icmp_ln173_reg_15599_pp0_iter3_reg <= icmp_ln173_reg_15599_pp0_iter2_reg;
        icmp_ln173_reg_15599_pp0_iter4_reg <= icmp_ln173_reg_15599_pp0_iter3_reg;
        select_ln126_2_reg_15773_pp0_iter2_reg <= select_ln126_2_reg_15773;
        select_ln126_2_reg_15773_pp0_iter3_reg <= select_ln126_2_reg_15773_pp0_iter2_reg;
        select_ln127_33_reg_15778_pp0_iter2_reg <= select_ln127_33_reg_15778;
        select_ln127_33_reg_15778_pp0_iter3_reg <= select_ln127_33_reg_15778_pp0_iter2_reg;
        trunc_ln145_28_reg_15933_pp0_iter2_reg <= trunc_ln145_28_reg_15933;
        trunc_ln145_reg_15788_pp0_iter2_reg <= trunc_ln145_reg_15788;
        vec_o_data_M_elems_V_reg_15783_pp0_iter2_reg <= vec_o_data_M_elems_V_reg_15783;
        vec_o_data_M_elems_V_reg_15783_pp0_iter3_reg <= vec_o_data_M_elems_V_reg_15783_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln128_reg_15494 == 1'd1) & (icmp_ln132_reg_15543 == 1'd1) & (icmp_ln127_reg_15442 == 1'd0)) | ((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln132_reg_15543 == 1'd1) & (icmp_ln127_reg_15442 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln128_reg_15494 == 1'd0) & (icmp_ln132_reg_15543 == 1'd1) & (icmp_ln127_reg_15442 == 1'd0)))) begin
        reg_1514 <= PATCH_EMBED_INST_bias_arr_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln126_fu_1565_p2 == 1'd0))) begin
        select_ln126_1_reg_15487 <= select_ln126_1_fu_1591_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_15431_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln126_2_reg_15773 <= select_ln126_2_fu_2115_p3;
        select_ln127_33_reg_15778 <= select_ln127_33_fu_3175_p3;
        trunc_ln145_10_reg_15843 <= {{cache_window_sm_dout[95:88]}};
        trunc_ln145_11_reg_15848 <= {{cache_window_sm_dout[103:96]}};
        trunc_ln145_12_reg_15853 <= {{cache_window_sm_dout[111:104]}};
        trunc_ln145_13_reg_15858 <= {{cache_window_sm_dout[119:112]}};
        trunc_ln145_14_reg_15863 <= {{cache_window_sm_dout[127:120]}};
        trunc_ln145_15_reg_15868 <= {{cache_window_sm_dout[135:128]}};
        trunc_ln145_16_reg_15873 <= {{cache_window_sm_dout[143:136]}};
        trunc_ln145_17_reg_15878 <= {{cache_window_sm_dout[151:144]}};
        trunc_ln145_18_reg_15883 <= {{cache_window_sm_dout[159:152]}};
        trunc_ln145_19_reg_15888 <= {{cache_window_sm_dout[167:160]}};
        trunc_ln145_1_reg_15793 <= {{cache_window_sm_dout[15:8]}};
        trunc_ln145_20_reg_15893 <= {{cache_window_sm_dout[175:168]}};
        trunc_ln145_21_reg_15898 <= {{cache_window_sm_dout[183:176]}};
        trunc_ln145_22_reg_15903 <= {{cache_window_sm_dout[191:184]}};
        trunc_ln145_23_reg_15908 <= {{cache_window_sm_dout[199:192]}};
        trunc_ln145_24_reg_15913 <= {{cache_window_sm_dout[207:200]}};
        trunc_ln145_25_reg_15918 <= {{cache_window_sm_dout[215:208]}};
        trunc_ln145_26_reg_15923 <= {{cache_window_sm_dout[223:216]}};
        trunc_ln145_27_reg_15928 <= {{cache_window_sm_dout[231:224]}};
        trunc_ln145_28_reg_15933 <= {{cache_window_sm_dout[239:232]}};
        trunc_ln145_29_reg_15938 <= {{cache_window_sm_dout[247:240]}};
        trunc_ln145_2_reg_15798 <= {{cache_window_sm_dout[23:16]}};
        trunc_ln145_30_reg_15943 <= {{cache_window_sm_dout[255:248]}};
        trunc_ln145_3_reg_15803 <= {{cache_window_sm_dout[31:24]}};
        trunc_ln145_4_reg_15808 <= {{cache_window_sm_dout[39:32]}};
        trunc_ln145_5_reg_15813 <= {{cache_window_sm_dout[47:40]}};
        trunc_ln145_6_reg_15818 <= {{cache_window_sm_dout[55:48]}};
        trunc_ln145_7_reg_15823 <= {{cache_window_sm_dout[63:56]}};
        trunc_ln145_8_reg_15828 <= {{cache_window_sm_dout[71:64]}};
        trunc_ln145_9_reg_15833 <= {{cache_window_sm_dout[79:72]}};
        trunc_ln145_reg_15788 <= trunc_ln145_fu_3278_p1;
        trunc_ln145_s_reg_15838 <= {{cache_window_sm_dout[87:80]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_15431_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sext_ln1345_100_reg_16602 <= sext_ln1345_100_fu_4876_p1;
        sext_ln1345_101_reg_16608 <= sext_ln1345_101_fu_4890_p1;
        sext_ln1345_103_reg_16619 <= sext_ln1345_103_fu_4914_p1;
        sext_ln1345_104_reg_16625 <= sext_ln1345_104_fu_4934_p1;
        sext_ln1345_106_reg_16637 <= sext_ln1345_106_fu_4968_p1;
        sext_ln1345_107_reg_16643 <= sext_ln1345_107_fu_4982_p1;
        sext_ln1345_108_reg_16649 <= sext_ln1345_108_fu_5002_p1;
        sext_ln1345_110_reg_16660 <= sext_ln1345_110_fu_5026_p1;
        sext_ln1345_112_reg_16672 <= sext_ln1345_112_fu_5060_p1;
        sext_ln1345_113_reg_16678 <= sext_ln1345_113_fu_5074_p1;
        sext_ln1345_114_reg_16684 <= sext_ln1345_114_fu_5088_p1;
        sext_ln1345_115_reg_16690 <= sext_ln1345_115_fu_5102_p1;
        sext_ln1345_116_reg_16696 <= sext_ln1345_116_fu_5116_p1;
        sext_ln1345_117_reg_16702 <= sext_ln1345_117_fu_5130_p1;
        sext_ln1345_119_reg_16713 <= sext_ln1345_119_fu_5154_p1;
        sext_ln1345_11_reg_15978 <= sext_ln1345_11_fu_3666_p1;
        sext_ln1345_120_reg_16719 <= sext_ln1345_120_fu_5174_p1;
        sext_ln1345_122_reg_16731 <= sext_ln1345_122_fu_5208_p1;
        sext_ln1345_123_reg_16737 <= sext_ln1345_123_fu_5222_p1;
        sext_ln1345_124_reg_16743 <= sext_ln1345_124_fu_5242_p1;
        sext_ln1345_126_reg_16754 <= sext_ln1345_126_fu_5266_p1;
        sext_ln1345_128_reg_16766 <= sext_ln1345_128_fu_5300_p1;
        sext_ln1345_129_reg_16772 <= sext_ln1345_129_fu_5314_p1;
        sext_ln1345_130_reg_16778 <= sext_ln1345_130_fu_5328_p1;
        sext_ln1345_131_reg_16784 <= sext_ln1345_131_fu_5342_p1;
        sext_ln1345_132_reg_16790 <= sext_ln1345_132_fu_5356_p1;
        sext_ln1345_133_reg_16796 <= sext_ln1345_133_fu_5370_p1;
        sext_ln1345_135_reg_16807 <= sext_ln1345_135_fu_5394_p1;
        sext_ln1345_136_reg_16813 <= sext_ln1345_136_fu_5414_p1;
        sext_ln1345_138_reg_16825 <= sext_ln1345_138_fu_5448_p1;
        sext_ln1345_139_reg_16831 <= sext_ln1345_139_fu_5462_p1;
        sext_ln1345_140_reg_16837 <= sext_ln1345_140_fu_5482_p1;
        sext_ln1345_142_reg_16848 <= sext_ln1345_142_fu_5506_p1;
        sext_ln1345_144_reg_16860 <= sext_ln1345_144_fu_5540_p1;
        sext_ln1345_145_reg_16866 <= sext_ln1345_145_fu_5554_p1;
        sext_ln1345_146_reg_16872 <= sext_ln1345_146_fu_5568_p1;
        sext_ln1345_147_reg_16878 <= sext_ln1345_147_fu_5582_p1;
        sext_ln1345_148_reg_16884 <= sext_ln1345_148_fu_5596_p1;
        sext_ln1345_149_reg_16890 <= sext_ln1345_149_fu_5610_p1;
        sext_ln1345_151_reg_16901 <= sext_ln1345_151_fu_5634_p1;
        sext_ln1345_152_reg_16907 <= sext_ln1345_152_fu_5654_p1;
        sext_ln1345_154_reg_16919 <= sext_ln1345_154_fu_5688_p1;
        sext_ln1345_155_reg_16925 <= sext_ln1345_155_fu_5702_p1;
        sext_ln1345_156_reg_16931 <= sext_ln1345_156_fu_5722_p1;
        sext_ln1345_158_reg_16942 <= sext_ln1345_158_fu_5746_p1;
        sext_ln1345_15_reg_16009 <= sext_ln1345_15_fu_3693_p1;
        sext_ln1345_160_reg_16954 <= sext_ln1345_160_fu_5780_p1;
        sext_ln1345_161_reg_16960 <= sext_ln1345_161_fu_5794_p1;
        sext_ln1345_162_reg_16966 <= sext_ln1345_162_fu_5808_p1;
        sext_ln1345_163_reg_16972 <= sext_ln1345_163_fu_5822_p1;
        sext_ln1345_164_reg_16978 <= sext_ln1345_164_fu_5836_p1;
        sext_ln1345_165_reg_16984 <= sext_ln1345_165_fu_5850_p1;
        sext_ln1345_167_reg_16995 <= sext_ln1345_167_fu_5874_p1;
        sext_ln1345_168_reg_17001 <= sext_ln1345_168_fu_5894_p1;
        sext_ln1345_170_reg_17013 <= sext_ln1345_170_fu_5928_p1;
        sext_ln1345_171_reg_17019 <= sext_ln1345_171_fu_5942_p1;
        sext_ln1345_172_reg_17025 <= sext_ln1345_172_fu_5962_p1;
        sext_ln1345_174_reg_17036 <= sext_ln1345_174_fu_5986_p1;
        sext_ln1345_177_reg_17053 <= sext_ln1345_177_fu_6030_p1;
        sext_ln1345_178_reg_17059 <= sext_ln1345_178_fu_6044_p1;
        sext_ln1345_179_reg_17065 <= sext_ln1345_179_fu_6058_p1;
        sext_ln1345_17_reg_16035 <= sext_ln1345_17_fu_3716_p1;
        sext_ln1345_180_reg_17071 <= sext_ln1345_180_fu_6072_p1;
        sext_ln1345_181_reg_17077 <= sext_ln1345_181_fu_6086_p1;
        sext_ln1345_183_reg_17088 <= sext_ln1345_183_fu_6110_p1;
        sext_ln1345_184_reg_17094 <= sext_ln1345_184_fu_6130_p1;
        sext_ln1345_185_reg_17100 <= sext_ln1345_185_fu_6144_p1;
        sext_ln1345_186_reg_17106 <= sext_ln1345_186_fu_6164_p1;
        sext_ln1345_187_reg_17112 <= sext_ln1345_187_fu_6178_p1;
        sext_ln1345_188_reg_17118 <= sext_ln1345_188_fu_6198_p1;
        sext_ln1345_190_reg_17129 <= sext_ln1345_190_fu_6222_p1;
        sext_ln1345_197_reg_17166 <= sext_ln1345_197_fu_6306_p1;
        sext_ln1345_199_reg_17177 <= sext_ln1345_199_fu_6330_p1;
        sext_ln1345_1_reg_15948 <= sext_ln1345_1_fu_3596_p1;
        sext_ln1345_200_reg_17183 <= sext_ln1345_200_fu_6350_p1;
        sext_ln1345_201_reg_17189 <= sext_ln1345_201_fu_6364_p1;
        sext_ln1345_202_reg_17195 <= sext_ln1345_202_fu_6384_p1;
        sext_ln1345_203_reg_17201 <= sext_ln1345_203_fu_6398_p1;
        sext_ln1345_204_reg_17207 <= sext_ln1345_204_fu_6418_p1;
        sext_ln1345_206_reg_17218 <= sext_ln1345_206_fu_6442_p1;
        sext_ln1345_213_reg_17255 <= sext_ln1345_213_fu_6526_p1;
        sext_ln1345_215_reg_17266 <= sext_ln1345_215_fu_6550_p1;
        sext_ln1345_216_reg_17272 <= sext_ln1345_216_fu_6570_p1;
        sext_ln1345_217_reg_17278 <= sext_ln1345_217_fu_6584_p1;
        sext_ln1345_218_reg_17284 <= sext_ln1345_218_fu_6604_p1;
        sext_ln1345_219_reg_17290 <= sext_ln1345_219_fu_6618_p1;
        sext_ln1345_21_reg_16087 <= sext_ln1345_21_fu_3756_p1;
        sext_ln1345_220_reg_17296 <= sext_ln1345_220_fu_6638_p1;
        sext_ln1345_222_reg_17307 <= sext_ln1345_222_fu_6662_p1;
        sext_ln1345_229_reg_17344 <= sext_ln1345_229_fu_6746_p1;
        sext_ln1345_231_reg_17355 <= sext_ln1345_231_fu_6770_p1;
        sext_ln1345_232_reg_17361 <= sext_ln1345_232_fu_6790_p1;
        sext_ln1345_233_reg_17367 <= sext_ln1345_233_fu_6804_p1;
        sext_ln1345_234_reg_17373 <= sext_ln1345_234_fu_6824_p1;
        sext_ln1345_235_reg_17379 <= sext_ln1345_235_fu_6838_p1;
        sext_ln1345_236_reg_17385 <= sext_ln1345_236_fu_6858_p1;
        sext_ln1345_238_reg_17396 <= sext_ln1345_238_fu_6882_p1;
        sext_ln1345_23_reg_16113 <= sext_ln1345_23_fu_3773_p1;
        sext_ln1345_245_reg_17433 <= sext_ln1345_245_fu_6966_p1;
        sext_ln1345_247_reg_17444 <= sext_ln1345_247_fu_6990_p1;
        sext_ln1345_248_reg_17450 <= sext_ln1345_248_fu_7010_p1;
        sext_ln1345_249_reg_17456 <= sext_ln1345_249_fu_7024_p1;
        sext_ln1345_250_reg_17462 <= sext_ln1345_250_fu_7044_p1;
        sext_ln1345_251_reg_17468 <= sext_ln1345_251_fu_7058_p1;
        sext_ln1345_252_reg_17474 <= sext_ln1345_252_fu_7078_p1;
        sext_ln1345_254_reg_17485 <= sext_ln1345_254_fu_7102_p1;
        sext_ln1345_25_reg_16139 <= sext_ln1345_25_fu_3796_p1;
        sext_ln1345_261_reg_17522 <= sext_ln1345_261_fu_7186_p1;
        sext_ln1345_263_reg_17533 <= sext_ln1345_263_fu_7210_p1;
        sext_ln1345_264_reg_17539 <= sext_ln1345_264_fu_7230_p1;
        sext_ln1345_265_reg_17545 <= sext_ln1345_265_fu_7244_p1;
        sext_ln1345_266_reg_17551 <= sext_ln1345_266_fu_7264_p1;
        sext_ln1345_267_reg_17557 <= sext_ln1345_267_fu_7278_p1;
        sext_ln1345_268_reg_17563 <= sext_ln1345_268_fu_7298_p1;
        sext_ln1345_270_reg_17574 <= sext_ln1345_270_fu_7322_p1;
        sext_ln1345_272_reg_17586 <= sext_ln1345_272_fu_7346_p1;
        sext_ln1345_273_reg_17606 <= sext_ln1345_273_fu_7349_p1;
        sext_ln1345_274_reg_17626 <= sext_ln1345_274_fu_7352_p1;
        sext_ln1345_275_reg_17646 <= sext_ln1345_275_fu_7361_p1;
        sext_ln1345_276_reg_17666 <= sext_ln1345_276_fu_7364_p1;
        sext_ln1345_281_reg_17706 <= sext_ln1345_281_fu_7382_p1;
        sext_ln1345_29_reg_16170 <= sext_ln1345_29_fu_3823_p1;
        sext_ln1345_32_reg_16202 <= sext_ln1345_32_fu_3860_p1;
        sext_ln1345_33_reg_16208 <= sext_ln1345_33_fu_3874_p1;
        sext_ln1345_34_reg_16214 <= sext_ln1345_34_fu_3888_p1;
        sext_ln1345_35_reg_16220 <= sext_ln1345_35_fu_3902_p1;
        sext_ln1345_36_reg_16226 <= sext_ln1345_36_fu_3916_p1;
        sext_ln1345_37_reg_16232 <= sext_ln1345_37_fu_3930_p1;
        sext_ln1345_39_reg_16243 <= sext_ln1345_39_fu_3954_p1;
        sext_ln1345_3_reg_15954 <= sext_ln1345_3_fu_3610_p1;
        sext_ln1345_40_reg_16249 <= sext_ln1345_40_fu_3974_p1;
        sext_ln1345_42_reg_16261 <= sext_ln1345_42_fu_4008_p1;
        sext_ln1345_43_reg_16267 <= sext_ln1345_43_fu_4022_p1;
        sext_ln1345_44_reg_16273 <= sext_ln1345_44_fu_4042_p1;
        sext_ln1345_46_reg_16284 <= sext_ln1345_46_fu_4066_p1;
        sext_ln1345_48_reg_16296 <= sext_ln1345_48_fu_4100_p1;
        sext_ln1345_49_reg_16302 <= sext_ln1345_49_fu_4114_p1;
        sext_ln1345_50_reg_16308 <= sext_ln1345_50_fu_4128_p1;
        sext_ln1345_51_reg_16314 <= sext_ln1345_51_fu_4142_p1;
        sext_ln1345_52_reg_16320 <= sext_ln1345_52_fu_4156_p1;
        sext_ln1345_53_reg_16326 <= sext_ln1345_53_fu_4170_p1;
        sext_ln1345_55_reg_16337 <= sext_ln1345_55_fu_4194_p1;
        sext_ln1345_56_reg_16343 <= sext_ln1345_56_fu_4214_p1;
        sext_ln1345_58_reg_16355 <= sext_ln1345_58_fu_4248_p1;
        sext_ln1345_59_reg_16361 <= sext_ln1345_59_fu_4262_p1;
        sext_ln1345_5_reg_15960 <= sext_ln1345_5_fu_3624_p1;
        sext_ln1345_60_reg_16367 <= sext_ln1345_60_fu_4282_p1;
        sext_ln1345_62_reg_16378 <= sext_ln1345_62_fu_4306_p1;
        sext_ln1345_64_reg_16390 <= sext_ln1345_64_fu_4340_p1;
        sext_ln1345_65_reg_16396 <= sext_ln1345_65_fu_4354_p1;
        sext_ln1345_66_reg_16402 <= sext_ln1345_66_fu_4368_p1;
        sext_ln1345_67_reg_16408 <= sext_ln1345_67_fu_4382_p1;
        sext_ln1345_68_reg_16414 <= sext_ln1345_68_fu_4396_p1;
        sext_ln1345_69_reg_16420 <= sext_ln1345_69_fu_4410_p1;
        sext_ln1345_71_reg_16431 <= sext_ln1345_71_fu_4434_p1;
        sext_ln1345_72_reg_16437 <= sext_ln1345_72_fu_4454_p1;
        sext_ln1345_74_reg_16449 <= sext_ln1345_74_fu_4488_p1;
        sext_ln1345_75_reg_16455 <= sext_ln1345_75_fu_4502_p1;
        sext_ln1345_76_reg_16461 <= sext_ln1345_76_fu_4522_p1;
        sext_ln1345_78_reg_16472 <= sext_ln1345_78_fu_4546_p1;
        sext_ln1345_7_reg_15966 <= sext_ln1345_7_fu_3638_p1;
        sext_ln1345_80_reg_16484 <= sext_ln1345_80_fu_4580_p1;
        sext_ln1345_81_reg_16490 <= sext_ln1345_81_fu_4594_p1;
        sext_ln1345_82_reg_16496 <= sext_ln1345_82_fu_4608_p1;
        sext_ln1345_83_reg_16502 <= sext_ln1345_83_fu_4622_p1;
        sext_ln1345_84_reg_16508 <= sext_ln1345_84_fu_4636_p1;
        sext_ln1345_85_reg_16514 <= sext_ln1345_85_fu_4650_p1;
        sext_ln1345_87_reg_16525 <= sext_ln1345_87_fu_4674_p1;
        sext_ln1345_88_reg_16531 <= sext_ln1345_88_fu_4694_p1;
        sext_ln1345_90_reg_16543 <= sext_ln1345_90_fu_4728_p1;
        sext_ln1345_91_reg_16549 <= sext_ln1345_91_fu_4742_p1;
        sext_ln1345_92_reg_16555 <= sext_ln1345_92_fu_4762_p1;
        sext_ln1345_94_reg_16566 <= sext_ln1345_94_fu_4786_p1;
        sext_ln1345_96_reg_16578 <= sext_ln1345_96_fu_4820_p1;
        sext_ln1345_97_reg_16584 <= sext_ln1345_97_fu_4834_p1;
        sext_ln1345_98_reg_16590 <= sext_ln1345_98_fu_4848_p1;
        sext_ln1345_99_reg_16596 <= sext_ln1345_99_fu_4862_p1;
        sext_ln1345_9_reg_15972 <= sext_ln1345_9_fu_3652_p1;
        tmp_109_reg_16520 <= {{PATCH_EMBED_INST_weight_arr_V_q0[807:800]}};
        tmp_116_reg_16561 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1703:1696]}};
        tmp_126_reg_16614 <= {{PATCH_EMBED_INST_weight_arr_V_q0[815:808]}};
        tmp_133_reg_16655 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1711:1704]}};
        tmp_143_reg_16708 <= {{PATCH_EMBED_INST_weight_arr_V_q0[823:816]}};
        tmp_150_reg_16749 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1719:1712]}};
        tmp_160_reg_16802 <= {{PATCH_EMBED_INST_weight_arr_V_q0[831:824]}};
        tmp_167_reg_16843 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1727:1720]}};
        tmp_177_reg_16896 <= {{PATCH_EMBED_INST_weight_arr_V_q0[839:832]}};
        tmp_184_reg_16937 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1735:1728]}};
        tmp_194_reg_16990 <= {{PATCH_EMBED_INST_weight_arr_V_q0[847:840]}};
        tmp_201_reg_17031 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1743:1736]}};
        tmp_204_reg_17048 <= {{PATCH_EMBED_INST_weight_arr_V_q0[87:80]}};
        tmp_211_reg_17083 <= {{PATCH_EMBED_INST_weight_arr_V_q0[855:848]}};
        tmp_218_reg_17124 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1751:1744]}};
        tmp_221_reg_17141 <= {{PATCH_EMBED_INST_weight_arr_V_q0[95:88]}};
        tmp_223_reg_17146 <= {{PATCH_EMBED_INST_weight_arr_V_q0[223:216]}};
        tmp_224_reg_17151 <= {{PATCH_EMBED_INST_weight_arr_V_q0[351:344]}};
        tmp_225_reg_17156 <= {{PATCH_EMBED_INST_weight_arr_V_q0[479:472]}};
        tmp_226_reg_17161 <= {{PATCH_EMBED_INST_weight_arr_V_q0[607:600]}};
        tmp_228_reg_17172 <= {{PATCH_EMBED_INST_weight_arr_V_q0[863:856]}};
        tmp_235_reg_17213 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1759:1752]}};
        tmp_238_reg_17230 <= {{PATCH_EMBED_INST_weight_arr_V_q0[103:96]}};
        tmp_240_reg_17235 <= {{PATCH_EMBED_INST_weight_arr_V_q0[231:224]}};
        tmp_241_reg_17240 <= {{PATCH_EMBED_INST_weight_arr_V_q0[359:352]}};
        tmp_242_reg_17245 <= {{PATCH_EMBED_INST_weight_arr_V_q0[487:480]}};
        tmp_243_reg_17250 <= {{PATCH_EMBED_INST_weight_arr_V_q0[615:608]}};
        tmp_245_reg_17261 <= {{PATCH_EMBED_INST_weight_arr_V_q0[871:864]}};
        tmp_252_reg_17302 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1767:1760]}};
        tmp_255_reg_17319 <= {{PATCH_EMBED_INST_weight_arr_V_q0[111:104]}};
        tmp_257_reg_17324 <= {{PATCH_EMBED_INST_weight_arr_V_q0[239:232]}};
        tmp_258_reg_17329 <= {{PATCH_EMBED_INST_weight_arr_V_q0[367:360]}};
        tmp_259_reg_17334 <= {{PATCH_EMBED_INST_weight_arr_V_q0[495:488]}};
        tmp_260_reg_17339 <= {{PATCH_EMBED_INST_weight_arr_V_q0[623:616]}};
        tmp_262_reg_17350 <= {{PATCH_EMBED_INST_weight_arr_V_q0[879:872]}};
        tmp_269_reg_17391 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1775:1768]}};
        tmp_272_reg_17408 <= {{PATCH_EMBED_INST_weight_arr_V_q0[119:112]}};
        tmp_274_reg_17413 <= {{PATCH_EMBED_INST_weight_arr_V_q0[247:240]}};
        tmp_275_reg_17418 <= {{PATCH_EMBED_INST_weight_arr_V_q0[375:368]}};
        tmp_276_reg_17423 <= {{PATCH_EMBED_INST_weight_arr_V_q0[503:496]}};
        tmp_277_reg_17428 <= {{PATCH_EMBED_INST_weight_arr_V_q0[631:624]}};
        tmp_279_reg_17439 <= {{PATCH_EMBED_INST_weight_arr_V_q0[887:880]}};
        tmp_286_reg_17480 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1783:1776]}};
        tmp_289_reg_17497 <= {{PATCH_EMBED_INST_weight_arr_V_q0[127:120]}};
        tmp_291_reg_17502 <= {{PATCH_EMBED_INST_weight_arr_V_q0[255:248]}};
        tmp_292_reg_17507 <= {{PATCH_EMBED_INST_weight_arr_V_q0[383:376]}};
        tmp_293_reg_17512 <= {{PATCH_EMBED_INST_weight_arr_V_q0[511:504]}};
        tmp_294_reg_17517 <= {{PATCH_EMBED_INST_weight_arr_V_q0[639:632]}};
        tmp_296_reg_17528 <= {{PATCH_EMBED_INST_weight_arr_V_q0[895:888]}};
        tmp_303_reg_17569 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1791:1784]}};
        tmp_41_reg_15984 <= {{PATCH_EMBED_INST_weight_arr_V_q0[775:768]}};
        tmp_48_reg_16145 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1671:1664]}};
        tmp_58_reg_16238 <= {{PATCH_EMBED_INST_weight_arr_V_q0[783:776]}};
        tmp_65_reg_16279 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1679:1672]}};
        tmp_75_reg_16332 <= {{PATCH_EMBED_INST_weight_arr_V_q0[791:784]}};
        tmp_82_reg_16373 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1687:1680]}};
        tmp_92_reg_16426 <= {{PATCH_EMBED_INST_weight_arr_V_q0[799:792]}};
        tmp_99_reg_16467 <= {{PATCH_EMBED_INST_weight_arr_V_q0[1695:1688]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln126_reg_15431_pp0_iter2_reg == 1'd0))) begin
        sext_ln1345_109_reg_17952 <= sext_ln1345_109_fu_7802_p1;
        sext_ln1345_125_reg_17964 <= sext_ln1345_125_fu_7823_p1;
        sext_ln1345_141_reg_17976 <= sext_ln1345_141_fu_7844_p1;
        sext_ln1345_157_reg_17988 <= sext_ln1345_157_fu_7865_p1;
        sext_ln1345_173_reg_18000 <= sext_ln1345_173_fu_7886_p1;
        sext_ln1345_176_reg_18006 <= sext_ln1345_176_fu_7889_p1;
        sext_ln1345_189_reg_18018 <= sext_ln1345_189_fu_7910_p1;
        sext_ln1345_192_reg_18024 <= sext_ln1345_192_fu_7913_p1;
        sext_ln1345_205_reg_18060 <= sext_ln1345_205_fu_7948_p1;
        sext_ln1345_208_reg_18066 <= sext_ln1345_208_fu_7951_p1;
        sext_ln1345_221_reg_18102 <= sext_ln1345_221_fu_7986_p1;
        sext_ln1345_224_reg_18108 <= sext_ln1345_224_fu_7989_p1;
        sext_ln1345_237_reg_18144 <= sext_ln1345_237_fu_8024_p1;
        sext_ln1345_240_reg_18150 <= sext_ln1345_240_fu_8027_p1;
        sext_ln1345_253_reg_18186 <= sext_ln1345_253_fu_8062_p1;
        sext_ln1345_256_reg_18192 <= sext_ln1345_256_fu_8065_p1;
        sext_ln1345_269_reg_18228 <= sext_ln1345_269_fu_8100_p1;
        sext_ln1345_27_reg_17892 <= sext_ln1345_27_fu_7697_p1;
        sext_ln1345_45_reg_17904 <= sext_ln1345_45_fu_7718_p1;
        sext_ln1345_61_reg_17916 <= sext_ln1345_61_fu_7739_p1;
        sext_ln1345_77_reg_17928 <= sext_ln1345_77_fu_7760_p1;
        sext_ln1345_93_reg_17940 <= sext_ln1345_93_fu_7781_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln126_reg_15498) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln132_reg_15543 == 1'd1) & (icmp_ln127_reg_15442 == 1'd0))) begin
        storemerge_reg_15763 <= storemerge_fu_2108_p3;
        tmp_10_reg_15663 <= {{PATCH_EMBED_INST_bias_arr_V_q0[461:441]}};
        tmp_11_reg_15668 <= {{PATCH_EMBED_INST_bias_arr_V_q0[503:483]}};
        tmp_12_reg_15673 <= {{PATCH_EMBED_INST_bias_arr_V_q0[545:525]}};
        tmp_13_reg_15678 <= {{PATCH_EMBED_INST_bias_arr_V_q0[587:567]}};
        tmp_14_reg_15683 <= {{PATCH_EMBED_INST_bias_arr_V_q0[629:609]}};
        tmp_15_reg_15688 <= {{PATCH_EMBED_INST_bias_arr_V_q0[667:651]}};
        tmp_17_reg_15693 <= {{PATCH_EMBED_INST_bias_arr_V_q0[62:42]}};
        tmp_18_reg_15698 <= {{PATCH_EMBED_INST_bias_arr_V_q0[104:84]}};
        tmp_19_reg_15703 <= {{PATCH_EMBED_INST_bias_arr_V_q0[146:126]}};
        tmp_1_reg_15613 <= {{PATCH_EMBED_INST_bias_arr_V_q0[41:21]}};
        tmp_20_reg_15708 <= {{PATCH_EMBED_INST_bias_arr_V_q0[188:168]}};
        tmp_21_reg_15713 <= {{PATCH_EMBED_INST_bias_arr_V_q0[230:210]}};
        tmp_22_reg_15718 <= {{PATCH_EMBED_INST_bias_arr_V_q0[272:252]}};
        tmp_23_reg_15723 <= {{PATCH_EMBED_INST_bias_arr_V_q0[314:294]}};
        tmp_24_reg_15728 <= {{PATCH_EMBED_INST_bias_arr_V_q0[356:336]}};
        tmp_25_reg_15733 <= {{PATCH_EMBED_INST_bias_arr_V_q0[398:378]}};
        tmp_26_reg_15738 <= {{PATCH_EMBED_INST_bias_arr_V_q0[440:420]}};
        tmp_27_reg_15743 <= {{PATCH_EMBED_INST_bias_arr_V_q0[482:462]}};
        tmp_28_reg_15748 <= {{PATCH_EMBED_INST_bias_arr_V_q0[524:504]}};
        tmp_29_reg_15753 <= {{PATCH_EMBED_INST_bias_arr_V_q0[566:546]}};
        tmp_2_reg_15643 <= {{PATCH_EMBED_INST_bias_arr_V_q0[293:273]}};
        tmp_30_reg_15758 <= {{PATCH_EMBED_INST_bias_arr_V_q0[608:588]}};
        tmp_3_reg_15618 <= {{PATCH_EMBED_INST_bias_arr_V_q0[83:63]}};
        tmp_4_reg_15648 <= {{PATCH_EMBED_INST_bias_arr_V_q0[335:315]}};
        tmp_5_reg_15623 <= {{PATCH_EMBED_INST_bias_arr_V_q0[125:105]}};
        tmp_6_reg_15653 <= {{PATCH_EMBED_INST_bias_arr_V_q0[377:357]}};
        tmp_7_reg_15628 <= {{PATCH_EMBED_INST_bias_arr_V_q0[167:147]}};
        tmp_8_reg_15658 <= {{PATCH_EMBED_INST_bias_arr_V_q0[419:399]}};
        tmp_9_reg_15633 <= {{PATCH_EMBED_INST_bias_arr_V_q0[209:189]}};
        tmp_s_reg_15638 <= {{PATCH_EMBED_INST_bias_arr_V_q0[251:231]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln173_reg_15599_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_324_reg_21109 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[41:21]}};
        tmp_325_reg_21114 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[62:42]}};
        tmp_326_reg_21119 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[83:63]}};
        tmp_327_reg_21124 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[104:84]}};
        tmp_328_reg_21129 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[125:105]}};
        tmp_329_reg_21134 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[146:126]}};
        tmp_330_reg_21139 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[167:147]}};
        tmp_331_reg_21144 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[188:168]}};
        tmp_332_reg_21149 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[209:189]}};
        tmp_333_reg_21154 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[230:210]}};
        tmp_334_reg_21159 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[251:231]}};
        tmp_335_reg_21164 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[272:252]}};
        tmp_336_reg_21169 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[293:273]}};
        tmp_337_reg_21174 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[314:294]}};
        tmp_338_reg_21179 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[335:315]}};
        tmp_339_reg_21184 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[356:336]}};
        tmp_340_reg_21189 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[377:357]}};
        tmp_341_reg_21194 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[398:378]}};
        tmp_342_reg_21199 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[419:399]}};
        tmp_343_reg_21204 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[440:420]}};
        tmp_344_reg_21209 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[461:441]}};
        tmp_345_reg_21214 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[482:462]}};
        tmp_346_reg_21219 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[503:483]}};
        tmp_347_reg_21224 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[524:504]}};
        tmp_348_reg_21229 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[545:525]}};
        tmp_349_reg_21234 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[566:546]}};
        tmp_350_reg_21239 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[587:567]}};
        tmp_351_reg_21244 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[608:588]}};
        tmp_352_reg_21249 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[629:609]}};
        tmp_353_reg_21254 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[650:630]}};
        tmp_354_reg_21259 <= {{vec_o_data_M_elems_V_7_fu_12251_p3[671:651]}};
        trunc_ln215_1_reg_21104 <= trunc_ln215_1_fu_12258_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_15431_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln132_reg_15543_pp0_iter1_reg == 1'd1))) begin
        vec_o_data_M_elems_V_reg_15783 <= vec_o_data_M_elems_V_fu_3238_p19;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2492)) begin
        if ((1'b1 == ap_condition_11929)) begin
            PATCH_EMBED_INST_bias_arr_V_address0 = p_cast180_fu_1731_p1;
        end else if (((icmp_ln126_reg_15431 == 1'd0) & (icmp_ln127_reg_15442 == 1'd1))) begin
            PATCH_EMBED_INST_bias_arr_V_address0 = zext_ln126_fu_1677_p1;
        end else if (((icmp_ln128_reg_15494 == 1'd0) & (icmp_ln127_reg_15442 == 1'd0))) begin
            PATCH_EMBED_INST_bias_arr_V_address0 = p_cast_fu_1649_p1;
        end else begin
            PATCH_EMBED_INST_bias_arr_V_address0 = 'bx;
        end
    end else begin
        PATCH_EMBED_INST_bias_arr_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln128_reg_15494 == 1'd0) & (icmp_ln132_reg_15543 == 1'd1) & (icmp_ln127_reg_15442 == 1'd0)) | ((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln128_reg_15494 == 1'd1) & (icmp_ln132_reg_15543 == 1'd1) & (icmp_ln127_reg_15442 == 1'd0)) | ((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln132_reg_15543 == 1'd1) & (icmp_ln127_reg_15442 == 1'd1)))) begin
        PATCH_EMBED_INST_bias_arr_V_ce0 = 1'b1;
    end else begin
        PATCH_EMBED_INST_bias_arr_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            PATCH_EMBED_INST_cls_arr_V_address0 = zext_ln127_1_fu_1716_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            PATCH_EMBED_INST_cls_arr_V_address0 = zext_ln127_fu_1550_p1;
        end else begin
            PATCH_EMBED_INST_cls_arr_V_address0 = 'bx;
        end
    end else begin
        PATCH_EMBED_INST_cls_arr_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        PATCH_EMBED_INST_cls_arr_V_ce0 = 1'b1;
    end else begin
        PATCH_EMBED_INST_cls_arr_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        PATCH_EMBED_INST_weight_arr_V_ce0 = 1'b1;
    end else begin
        PATCH_EMBED_INST_weight_arr_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_15431 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_cit_phi_fu_1507_p4 = add_ln128_reg_15603;
    end else begin
        ap_phi_mux_cit_phi_fu_1507_p4 = cit_reg_1503;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_cot_phi_fu_1496_p4 = select_ln127_1_reg_15584;
    end else begin
        ap_phi_mux_cot_phi_fu_1496_p4 = cot_reg_1492;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten93_phi_fu_1462_p4 = add_ln126_1_reg_15553;
    end else begin
        ap_phi_mux_indvar_flatten93_phi_fu_1462_p4 = indvar_flatten93_reg_1458;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_1485_p4 = select_ln127_35_reg_15608;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_1485_p4 = indvar_flatten_reg_1481;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_15431 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_tt_phi_fu_1474_p4 = select_ln126_1_reg_15487;
    end else begin
        ap_phi_mux_tt_phi_fu_1474_p4 = tt_reg_1470;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_15431_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cache_window_sm_blk_n = cache_window_sm_empty_n;
    end else begin
        cache_window_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_15431_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cache_window_sm_read = 1'b1;
    end else begin
        cache_window_sm_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13190_ce = 1'b1;
    end else begin
        grp_fu_13190_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13198_ce = 1'b1;
    end else begin
        grp_fu_13198_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13206_ce = 1'b1;
    end else begin
        grp_fu_13206_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13214_ce = 1'b1;
    end else begin
        grp_fu_13214_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13222_ce = 1'b1;
    end else begin
        grp_fu_13222_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13230_ce = 1'b1;
    end else begin
        grp_fu_13230_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13238_ce = 1'b1;
    end else begin
        grp_fu_13238_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13246_ce = 1'b1;
    end else begin
        grp_fu_13246_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13254_ce = 1'b1;
    end else begin
        grp_fu_13254_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13262_ce = 1'b1;
    end else begin
        grp_fu_13262_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13270_ce = 1'b1;
    end else begin
        grp_fu_13270_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13278_ce = 1'b1;
    end else begin
        grp_fu_13278_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13286_ce = 1'b1;
    end else begin
        grp_fu_13286_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13294_ce = 1'b1;
    end else begin
        grp_fu_13294_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13302_ce = 1'b1;
    end else begin
        grp_fu_13302_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13310_ce = 1'b1;
    end else begin
        grp_fu_13310_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13318_ce = 1'b1;
    end else begin
        grp_fu_13318_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13326_ce = 1'b1;
    end else begin
        grp_fu_13326_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13334_ce = 1'b1;
    end else begin
        grp_fu_13334_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13342_ce = 1'b1;
    end else begin
        grp_fu_13342_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13350_ce = 1'b1;
    end else begin
        grp_fu_13350_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13358_ce = 1'b1;
    end else begin
        grp_fu_13358_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13366_ce = 1'b1;
    end else begin
        grp_fu_13366_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13374_ce = 1'b1;
    end else begin
        grp_fu_13374_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13382_ce = 1'b1;
    end else begin
        grp_fu_13382_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13390_ce = 1'b1;
    end else begin
        grp_fu_13390_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13398_ce = 1'b1;
    end else begin
        grp_fu_13398_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13406_ce = 1'b1;
    end else begin
        grp_fu_13406_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13414_ce = 1'b1;
    end else begin
        grp_fu_13414_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13422_ce = 1'b1;
    end else begin
        grp_fu_13422_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13430_ce = 1'b1;
    end else begin
        grp_fu_13430_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13438_ce = 1'b1;
    end else begin
        grp_fu_13438_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13446_ce = 1'b1;
    end else begin
        grp_fu_13446_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13454_ce = 1'b1;
    end else begin
        grp_fu_13454_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13462_ce = 1'b1;
    end else begin
        grp_fu_13462_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13470_ce = 1'b1;
    end else begin
        grp_fu_13470_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13478_ce = 1'b1;
    end else begin
        grp_fu_13478_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13486_ce = 1'b1;
    end else begin
        grp_fu_13486_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13494_ce = 1'b1;
    end else begin
        grp_fu_13494_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13502_ce = 1'b1;
    end else begin
        grp_fu_13502_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13510_ce = 1'b1;
    end else begin
        grp_fu_13510_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13518_ce = 1'b1;
    end else begin
        grp_fu_13518_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13526_ce = 1'b1;
    end else begin
        grp_fu_13526_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13534_ce = 1'b1;
    end else begin
        grp_fu_13534_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13542_ce = 1'b1;
    end else begin
        grp_fu_13542_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13550_ce = 1'b1;
    end else begin
        grp_fu_13550_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13558_ce = 1'b1;
    end else begin
        grp_fu_13558_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13566_ce = 1'b1;
    end else begin
        grp_fu_13566_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13574_ce = 1'b1;
    end else begin
        grp_fu_13574_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13582_ce = 1'b1;
    end else begin
        grp_fu_13582_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13590_ce = 1'b1;
    end else begin
        grp_fu_13590_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13598_ce = 1'b1;
    end else begin
        grp_fu_13598_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13606_ce = 1'b1;
    end else begin
        grp_fu_13606_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13614_ce = 1'b1;
    end else begin
        grp_fu_13614_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13622_ce = 1'b1;
    end else begin
        grp_fu_13622_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13630_ce = 1'b1;
    end else begin
        grp_fu_13630_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13638_ce = 1'b1;
    end else begin
        grp_fu_13638_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13646_ce = 1'b1;
    end else begin
        grp_fu_13646_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13654_ce = 1'b1;
    end else begin
        grp_fu_13654_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13662_ce = 1'b1;
    end else begin
        grp_fu_13662_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13670_ce = 1'b1;
    end else begin
        grp_fu_13670_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13678_ce = 1'b1;
    end else begin
        grp_fu_13678_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13686_ce = 1'b1;
    end else begin
        grp_fu_13686_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13694_ce = 1'b1;
    end else begin
        grp_fu_13694_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13702_ce = 1'b1;
    end else begin
        grp_fu_13702_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13710_ce = 1'b1;
    end else begin
        grp_fu_13710_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13718_ce = 1'b1;
    end else begin
        grp_fu_13718_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13726_ce = 1'b1;
    end else begin
        grp_fu_13726_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13734_ce = 1'b1;
    end else begin
        grp_fu_13734_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13742_ce = 1'b1;
    end else begin
        grp_fu_13742_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13750_ce = 1'b1;
    end else begin
        grp_fu_13750_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13758_ce = 1'b1;
    end else begin
        grp_fu_13758_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13766_ce = 1'b1;
    end else begin
        grp_fu_13766_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13774_ce = 1'b1;
    end else begin
        grp_fu_13774_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13782_ce = 1'b1;
    end else begin
        grp_fu_13782_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13790_ce = 1'b1;
    end else begin
        grp_fu_13790_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13798_ce = 1'b1;
    end else begin
        grp_fu_13798_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13806_ce = 1'b1;
    end else begin
        grp_fu_13806_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13814_ce = 1'b1;
    end else begin
        grp_fu_13814_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13822_ce = 1'b1;
    end else begin
        grp_fu_13822_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13830_ce = 1'b1;
    end else begin
        grp_fu_13830_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13838_ce = 1'b1;
    end else begin
        grp_fu_13838_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13846_ce = 1'b1;
    end else begin
        grp_fu_13846_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13854_ce = 1'b1;
    end else begin
        grp_fu_13854_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13862_ce = 1'b1;
    end else begin
        grp_fu_13862_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13870_ce = 1'b1;
    end else begin
        grp_fu_13870_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13878_ce = 1'b1;
    end else begin
        grp_fu_13878_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13886_ce = 1'b1;
    end else begin
        grp_fu_13886_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13894_ce = 1'b1;
    end else begin
        grp_fu_13894_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13902_ce = 1'b1;
    end else begin
        grp_fu_13902_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13910_ce = 1'b1;
    end else begin
        grp_fu_13910_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13918_ce = 1'b1;
    end else begin
        grp_fu_13918_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13926_ce = 1'b1;
    end else begin
        grp_fu_13926_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13934_ce = 1'b1;
    end else begin
        grp_fu_13934_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13942_ce = 1'b1;
    end else begin
        grp_fu_13942_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13950_ce = 1'b1;
    end else begin
        grp_fu_13950_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13958_ce = 1'b1;
    end else begin
        grp_fu_13958_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13966_ce = 1'b1;
    end else begin
        grp_fu_13966_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13974_ce = 1'b1;
    end else begin
        grp_fu_13974_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13982_ce = 1'b1;
    end else begin
        grp_fu_13982_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13990_ce = 1'b1;
    end else begin
        grp_fu_13990_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_13998_ce = 1'b1;
    end else begin
        grp_fu_13998_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14006_ce = 1'b1;
    end else begin
        grp_fu_14006_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14014_ce = 1'b1;
    end else begin
        grp_fu_14014_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14022_ce = 1'b1;
    end else begin
        grp_fu_14022_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14030_ce = 1'b1;
    end else begin
        grp_fu_14030_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14038_ce = 1'b1;
    end else begin
        grp_fu_14038_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14046_ce = 1'b1;
    end else begin
        grp_fu_14046_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14054_ce = 1'b1;
    end else begin
        grp_fu_14054_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14062_ce = 1'b1;
    end else begin
        grp_fu_14062_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14070_ce = 1'b1;
    end else begin
        grp_fu_14070_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14078_ce = 1'b1;
    end else begin
        grp_fu_14078_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14086_ce = 1'b1;
    end else begin
        grp_fu_14086_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14093_ce = 1'b1;
    end else begin
        grp_fu_14093_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14100_ce = 1'b1;
    end else begin
        grp_fu_14100_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14108_ce = 1'b1;
    end else begin
        grp_fu_14108_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14116_ce = 1'b1;
    end else begin
        grp_fu_14116_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14123_ce = 1'b1;
    end else begin
        grp_fu_14123_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14130_ce = 1'b1;
    end else begin
        grp_fu_14130_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14138_ce = 1'b1;
    end else begin
        grp_fu_14138_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14146_ce = 1'b1;
    end else begin
        grp_fu_14146_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14153_ce = 1'b1;
    end else begin
        grp_fu_14153_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14160_ce = 1'b1;
    end else begin
        grp_fu_14160_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14168_ce = 1'b1;
    end else begin
        grp_fu_14168_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14176_ce = 1'b1;
    end else begin
        grp_fu_14176_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14183_ce = 1'b1;
    end else begin
        grp_fu_14183_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14190_ce = 1'b1;
    end else begin
        grp_fu_14190_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14198_ce = 1'b1;
    end else begin
        grp_fu_14198_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14206_ce = 1'b1;
    end else begin
        grp_fu_14206_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14213_ce = 1'b1;
    end else begin
        grp_fu_14213_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14220_ce = 1'b1;
    end else begin
        grp_fu_14220_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14228_ce = 1'b1;
    end else begin
        grp_fu_14228_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14236_ce = 1'b1;
    end else begin
        grp_fu_14236_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14243_ce = 1'b1;
    end else begin
        grp_fu_14243_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14250_ce = 1'b1;
    end else begin
        grp_fu_14250_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14258_ce = 1'b1;
    end else begin
        grp_fu_14258_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14266_ce = 1'b1;
    end else begin
        grp_fu_14266_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14273_ce = 1'b1;
    end else begin
        grp_fu_14273_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14280_ce = 1'b1;
    end else begin
        grp_fu_14280_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14288_ce = 1'b1;
    end else begin
        grp_fu_14288_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14296_ce = 1'b1;
    end else begin
        grp_fu_14296_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14303_ce = 1'b1;
    end else begin
        grp_fu_14303_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14310_ce = 1'b1;
    end else begin
        grp_fu_14310_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14318_ce = 1'b1;
    end else begin
        grp_fu_14318_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14326_ce = 1'b1;
    end else begin
        grp_fu_14326_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14333_ce = 1'b1;
    end else begin
        grp_fu_14333_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14340_ce = 1'b1;
    end else begin
        grp_fu_14340_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14348_ce = 1'b1;
    end else begin
        grp_fu_14348_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14356_ce = 1'b1;
    end else begin
        grp_fu_14356_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14363_ce = 1'b1;
    end else begin
        grp_fu_14363_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14370_ce = 1'b1;
    end else begin
        grp_fu_14370_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14378_ce = 1'b1;
    end else begin
        grp_fu_14378_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14386_ce = 1'b1;
    end else begin
        grp_fu_14386_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14393_ce = 1'b1;
    end else begin
        grp_fu_14393_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14400_ce = 1'b1;
    end else begin
        grp_fu_14400_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14408_ce = 1'b1;
    end else begin
        grp_fu_14408_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14416_ce = 1'b1;
    end else begin
        grp_fu_14416_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14424_ce = 1'b1;
    end else begin
        grp_fu_14424_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14432_ce = 1'b1;
    end else begin
        grp_fu_14432_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14440_ce = 1'b1;
    end else begin
        grp_fu_14440_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14448_ce = 1'b1;
    end else begin
        grp_fu_14448_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14456_ce = 1'b1;
    end else begin
        grp_fu_14456_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14464_ce = 1'b1;
    end else begin
        grp_fu_14464_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14472_ce = 1'b1;
    end else begin
        grp_fu_14472_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14480_ce = 1'b1;
    end else begin
        grp_fu_14480_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14488_ce = 1'b1;
    end else begin
        grp_fu_14488_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14496_ce = 1'b1;
    end else begin
        grp_fu_14496_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14504_ce = 1'b1;
    end else begin
        grp_fu_14504_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14512_ce = 1'b1;
    end else begin
        grp_fu_14512_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14520_ce = 1'b1;
    end else begin
        grp_fu_14520_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14528_ce = 1'b1;
    end else begin
        grp_fu_14528_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14536_ce = 1'b1;
    end else begin
        grp_fu_14536_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14544_ce = 1'b1;
    end else begin
        grp_fu_14544_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14552_ce = 1'b1;
    end else begin
        grp_fu_14552_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14560_ce = 1'b1;
    end else begin
        grp_fu_14560_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14568_ce = 1'b1;
    end else begin
        grp_fu_14568_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14576_ce = 1'b1;
    end else begin
        grp_fu_14576_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14584_ce = 1'b1;
    end else begin
        grp_fu_14584_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14591_ce = 1'b1;
    end else begin
        grp_fu_14591_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14598_ce = 1'b1;
    end else begin
        grp_fu_14598_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14605_ce = 1'b1;
    end else begin
        grp_fu_14605_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14613_ce = 1'b1;
    end else begin
        grp_fu_14613_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14620_ce = 1'b1;
    end else begin
        grp_fu_14620_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14627_ce = 1'b1;
    end else begin
        grp_fu_14627_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14634_ce = 1'b1;
    end else begin
        grp_fu_14634_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14642_ce = 1'b1;
    end else begin
        grp_fu_14642_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14649_ce = 1'b1;
    end else begin
        grp_fu_14649_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14656_ce = 1'b1;
    end else begin
        grp_fu_14656_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14663_ce = 1'b1;
    end else begin
        grp_fu_14663_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14671_ce = 1'b1;
    end else begin
        grp_fu_14671_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14678_ce = 1'b1;
    end else begin
        grp_fu_14678_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14685_ce = 1'b1;
    end else begin
        grp_fu_14685_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14692_ce = 1'b1;
    end else begin
        grp_fu_14692_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14700_ce = 1'b1;
    end else begin
        grp_fu_14700_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14707_ce = 1'b1;
    end else begin
        grp_fu_14707_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14714_ce = 1'b1;
    end else begin
        grp_fu_14714_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14721_ce = 1'b1;
    end else begin
        grp_fu_14721_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14729_ce = 1'b1;
    end else begin
        grp_fu_14729_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14736_ce = 1'b1;
    end else begin
        grp_fu_14736_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14743_ce = 1'b1;
    end else begin
        grp_fu_14743_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14750_ce = 1'b1;
    end else begin
        grp_fu_14750_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14758_ce = 1'b1;
    end else begin
        grp_fu_14758_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14765_ce = 1'b1;
    end else begin
        grp_fu_14765_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14772_ce = 1'b1;
    end else begin
        grp_fu_14772_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14779_ce = 1'b1;
    end else begin
        grp_fu_14779_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14787_ce = 1'b1;
    end else begin
        grp_fu_14787_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14794_ce = 1'b1;
    end else begin
        grp_fu_14794_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14801_ce = 1'b1;
    end else begin
        grp_fu_14801_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14808_ce = 1'b1;
    end else begin
        grp_fu_14808_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14816_ce = 1'b1;
    end else begin
        grp_fu_14816_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14823_ce = 1'b1;
    end else begin
        grp_fu_14823_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14830_ce = 1'b1;
    end else begin
        grp_fu_14830_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14837_ce = 1'b1;
    end else begin
        grp_fu_14837_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14845_ce = 1'b1;
    end else begin
        grp_fu_14845_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14852_ce = 1'b1;
    end else begin
        grp_fu_14852_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14859_ce = 1'b1;
    end else begin
        grp_fu_14859_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14866_ce = 1'b1;
    end else begin
        grp_fu_14866_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14873_ce = 1'b1;
    end else begin
        grp_fu_14873_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14881_ce = 1'b1;
    end else begin
        grp_fu_14881_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14888_ce = 1'b1;
    end else begin
        grp_fu_14888_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14895_ce = 1'b1;
    end else begin
        grp_fu_14895_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14902_ce = 1'b1;
    end else begin
        grp_fu_14902_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14909_ce = 1'b1;
    end else begin
        grp_fu_14909_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14916_ce = 1'b1;
    end else begin
        grp_fu_14916_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14923_ce = 1'b1;
    end else begin
        grp_fu_14923_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14931_ce = 1'b1;
    end else begin
        grp_fu_14931_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14938_ce = 1'b1;
    end else begin
        grp_fu_14938_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14945_ce = 1'b1;
    end else begin
        grp_fu_14945_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14952_ce = 1'b1;
    end else begin
        grp_fu_14952_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14959_ce = 1'b1;
    end else begin
        grp_fu_14959_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14966_ce = 1'b1;
    end else begin
        grp_fu_14966_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14973_ce = 1'b1;
    end else begin
        grp_fu_14973_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14981_ce = 1'b1;
    end else begin
        grp_fu_14981_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14988_ce = 1'b1;
    end else begin
        grp_fu_14988_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_14995_ce = 1'b1;
    end else begin
        grp_fu_14995_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15002_ce = 1'b1;
    end else begin
        grp_fu_15002_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15009_ce = 1'b1;
    end else begin
        grp_fu_15009_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15016_ce = 1'b1;
    end else begin
        grp_fu_15016_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15023_ce = 1'b1;
    end else begin
        grp_fu_15023_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15031_ce = 1'b1;
    end else begin
        grp_fu_15031_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15038_ce = 1'b1;
    end else begin
        grp_fu_15038_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15045_ce = 1'b1;
    end else begin
        grp_fu_15045_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15052_ce = 1'b1;
    end else begin
        grp_fu_15052_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15059_ce = 1'b1;
    end else begin
        grp_fu_15059_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15066_ce = 1'b1;
    end else begin
        grp_fu_15066_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15073_ce = 1'b1;
    end else begin
        grp_fu_15073_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15081_ce = 1'b1;
    end else begin
        grp_fu_15081_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15088_ce = 1'b1;
    end else begin
        grp_fu_15088_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15095_ce = 1'b1;
    end else begin
        grp_fu_15095_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15102_ce = 1'b1;
    end else begin
        grp_fu_15102_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15109_ce = 1'b1;
    end else begin
        grp_fu_15109_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15116_ce = 1'b1;
    end else begin
        grp_fu_15116_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15123_ce = 1'b1;
    end else begin
        grp_fu_15123_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15131_ce = 1'b1;
    end else begin
        grp_fu_15131_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15138_ce = 1'b1;
    end else begin
        grp_fu_15138_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15145_ce = 1'b1;
    end else begin
        grp_fu_15145_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15152_ce = 1'b1;
    end else begin
        grp_fu_15152_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15160_ce = 1'b1;
    end else begin
        grp_fu_15160_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15168_ce = 1'b1;
    end else begin
        grp_fu_15168_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15176_ce = 1'b1;
    end else begin
        grp_fu_15176_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15184_ce = 1'b1;
    end else begin
        grp_fu_15184_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15192_ce = 1'b1;
    end else begin
        grp_fu_15192_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15200_ce = 1'b1;
    end else begin
        grp_fu_15200_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15208_ce = 1'b1;
    end else begin
        grp_fu_15208_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15216_ce = 1'b1;
    end else begin
        grp_fu_15216_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15224_ce = 1'b1;
    end else begin
        grp_fu_15224_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15232_ce = 1'b1;
    end else begin
        grp_fu_15232_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15240_ce = 1'b1;
    end else begin
        grp_fu_15240_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15248_ce = 1'b1;
    end else begin
        grp_fu_15248_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15256_ce = 1'b1;
    end else begin
        grp_fu_15256_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15264_ce = 1'b1;
    end else begin
        grp_fu_15264_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15272_ce = 1'b1;
    end else begin
        grp_fu_15272_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15280_ce = 1'b1;
    end else begin
        grp_fu_15280_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15288_ce = 1'b1;
    end else begin
        grp_fu_15288_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15296_ce = 1'b1;
    end else begin
        grp_fu_15296_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15304_ce = 1'b1;
    end else begin
        grp_fu_15304_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15312_ce = 1'b1;
    end else begin
        grp_fu_15312_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15320_ce = 1'b1;
    end else begin
        grp_fu_15320_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15328_ce = 1'b1;
    end else begin
        grp_fu_15328_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15336_ce = 1'b1;
    end else begin
        grp_fu_15336_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15344_ce = 1'b1;
    end else begin
        grp_fu_15344_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15352_ce = 1'b1;
    end else begin
        grp_fu_15352_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15360_ce = 1'b1;
    end else begin
        grp_fu_15360_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15368_ce = 1'b1;
    end else begin
        grp_fu_15368_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15376_ce = 1'b1;
    end else begin
        grp_fu_15376_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15384_ce = 1'b1;
    end else begin
        grp_fu_15384_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15392_ce = 1'b1;
    end else begin
        grp_fu_15392_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_15400_ce = 1'b1;
    end else begin
        grp_fu_15400_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3697_ce = 1'b1;
    end else begin
        grp_fu_3697_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3737_ce = 1'b1;
    end else begin
        grp_fu_3737_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3777_ce = 1'b1;
    end else begin
        grp_fu_3777_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3827_ce = 1'b1;
    end else begin
        grp_fu_3827_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3958_ce = 1'b1;
    end else begin
        grp_fu_3958_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3992_ce = 1'b1;
    end else begin
        grp_fu_3992_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4026_ce = 1'b1;
    end else begin
        grp_fu_4026_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4070_ce = 1'b1;
    end else begin
        grp_fu_4070_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4198_ce = 1'b1;
    end else begin
        grp_fu_4198_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4232_ce = 1'b1;
    end else begin
        grp_fu_4232_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4266_ce = 1'b1;
    end else begin
        grp_fu_4266_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4310_ce = 1'b1;
    end else begin
        grp_fu_4310_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4438_ce = 1'b1;
    end else begin
        grp_fu_4438_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4472_ce = 1'b1;
    end else begin
        grp_fu_4472_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4506_ce = 1'b1;
    end else begin
        grp_fu_4506_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4550_ce = 1'b1;
    end else begin
        grp_fu_4550_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4678_ce = 1'b1;
    end else begin
        grp_fu_4678_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4712_ce = 1'b1;
    end else begin
        grp_fu_4712_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4746_ce = 1'b1;
    end else begin
        grp_fu_4746_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4790_ce = 1'b1;
    end else begin
        grp_fu_4790_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4918_ce = 1'b1;
    end else begin
        grp_fu_4918_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4952_ce = 1'b1;
    end else begin
        grp_fu_4952_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4986_ce = 1'b1;
    end else begin
        grp_fu_4986_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5030_ce = 1'b1;
    end else begin
        grp_fu_5030_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5158_ce = 1'b1;
    end else begin
        grp_fu_5158_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5192_ce = 1'b1;
    end else begin
        grp_fu_5192_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5226_ce = 1'b1;
    end else begin
        grp_fu_5226_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5270_ce = 1'b1;
    end else begin
        grp_fu_5270_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5398_ce = 1'b1;
    end else begin
        grp_fu_5398_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5432_ce = 1'b1;
    end else begin
        grp_fu_5432_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5466_ce = 1'b1;
    end else begin
        grp_fu_5466_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5510_ce = 1'b1;
    end else begin
        grp_fu_5510_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5638_ce = 1'b1;
    end else begin
        grp_fu_5638_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5672_ce = 1'b1;
    end else begin
        grp_fu_5672_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5706_ce = 1'b1;
    end else begin
        grp_fu_5706_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5750_ce = 1'b1;
    end else begin
        grp_fu_5750_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5878_ce = 1'b1;
    end else begin
        grp_fu_5878_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5912_ce = 1'b1;
    end else begin
        grp_fu_5912_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5946_ce = 1'b1;
    end else begin
        grp_fu_5946_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_5990_ce = 1'b1;
    end else begin
        grp_fu_5990_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6114_ce = 1'b1;
    end else begin
        grp_fu_6114_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6148_ce = 1'b1;
    end else begin
        grp_fu_6148_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6182_ce = 1'b1;
    end else begin
        grp_fu_6182_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6226_ce = 1'b1;
    end else begin
        grp_fu_6226_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6334_ce = 1'b1;
    end else begin
        grp_fu_6334_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6368_ce = 1'b1;
    end else begin
        grp_fu_6368_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6402_ce = 1'b1;
    end else begin
        grp_fu_6402_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6446_ce = 1'b1;
    end else begin
        grp_fu_6446_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6554_ce = 1'b1;
    end else begin
        grp_fu_6554_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6588_ce = 1'b1;
    end else begin
        grp_fu_6588_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6622_ce = 1'b1;
    end else begin
        grp_fu_6622_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6666_ce = 1'b1;
    end else begin
        grp_fu_6666_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6774_ce = 1'b1;
    end else begin
        grp_fu_6774_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6808_ce = 1'b1;
    end else begin
        grp_fu_6808_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6842_ce = 1'b1;
    end else begin
        grp_fu_6842_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6886_ce = 1'b1;
    end else begin
        grp_fu_6886_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6994_ce = 1'b1;
    end else begin
        grp_fu_6994_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7028_ce = 1'b1;
    end else begin
        grp_fu_7028_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7062_ce = 1'b1;
    end else begin
        grp_fu_7062_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7106_ce = 1'b1;
    end else begin
        grp_fu_7106_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7214_ce = 1'b1;
    end else begin
        grp_fu_7214_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7248_ce = 1'b1;
    end else begin
        grp_fu_7248_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7282_ce = 1'b1;
    end else begin
        grp_fu_7282_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7326_ce = 1'b1;
    end else begin
        grp_fu_7326_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7355_ce = 1'b1;
    end else begin
        grp_fu_7355_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7367_ce = 1'b1;
    end else begin
        grp_fu_7367_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7376_ce = 1'b1;
    end else begin
        grp_fu_7376_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7385_ce = 1'b1;
    end else begin
        grp_fu_7385_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7394_ce = 1'b1;
    end else begin
        grp_fu_7394_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7400_ce = 1'b1;
    end else begin
        grp_fu_7400_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7406_ce = 1'b1;
    end else begin
        grp_fu_7406_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7412_ce = 1'b1;
    end else begin
        grp_fu_7412_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7418_ce = 1'b1;
    end else begin
        grp_fu_7418_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7424_ce = 1'b1;
    end else begin
        grp_fu_7424_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7430_ce = 1'b1;
    end else begin
        grp_fu_7430_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7436_ce = 1'b1;
    end else begin
        grp_fu_7436_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7442_ce = 1'b1;
    end else begin
        grp_fu_7442_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7448_ce = 1'b1;
    end else begin
        grp_fu_7448_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7454_ce = 1'b1;
    end else begin
        grp_fu_7454_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7460_ce = 1'b1;
    end else begin
        grp_fu_7460_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7466_ce = 1'b1;
    end else begin
        grp_fu_7466_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7472_ce = 1'b1;
    end else begin
        grp_fu_7472_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7478_ce = 1'b1;
    end else begin
        grp_fu_7478_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7484_ce = 1'b1;
    end else begin
        grp_fu_7484_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7490_ce = 1'b1;
    end else begin
        grp_fu_7490_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7496_ce = 1'b1;
    end else begin
        grp_fu_7496_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7502_ce = 1'b1;
    end else begin
        grp_fu_7502_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7508_ce = 1'b1;
    end else begin
        grp_fu_7508_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7514_ce = 1'b1;
    end else begin
        grp_fu_7514_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7520_ce = 1'b1;
    end else begin
        grp_fu_7520_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7526_ce = 1'b1;
    end else begin
        grp_fu_7526_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7532_ce = 1'b1;
    end else begin
        grp_fu_7532_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7538_ce = 1'b1;
    end else begin
        grp_fu_7538_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7544_ce = 1'b1;
    end else begin
        grp_fu_7544_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7550_ce = 1'b1;
    end else begin
        grp_fu_7550_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7556_ce = 1'b1;
    end else begin
        grp_fu_7556_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7562_ce = 1'b1;
    end else begin
        grp_fu_7562_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7568_ce = 1'b1;
    end else begin
        grp_fu_7568_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7574_ce = 1'b1;
    end else begin
        grp_fu_7574_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7580_ce = 1'b1;
    end else begin
        grp_fu_7580_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7586_ce = 1'b1;
    end else begin
        grp_fu_7586_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7592_ce = 1'b1;
    end else begin
        grp_fu_7592_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7598_ce = 1'b1;
    end else begin
        grp_fu_7598_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7604_ce = 1'b1;
    end else begin
        grp_fu_7604_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7610_ce = 1'b1;
    end else begin
        grp_fu_7610_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7616_ce = 1'b1;
    end else begin
        grp_fu_7616_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7622_ce = 1'b1;
    end else begin
        grp_fu_7622_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7628_ce = 1'b1;
    end else begin
        grp_fu_7628_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7634_ce = 1'b1;
    end else begin
        grp_fu_7634_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7640_ce = 1'b1;
    end else begin
        grp_fu_7640_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7646_ce = 1'b1;
    end else begin
        grp_fu_7646_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7652_ce = 1'b1;
    end else begin
        grp_fu_7652_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7661_ce = 1'b1;
    end else begin
        grp_fu_7661_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7672_ce = 1'b1;
    end else begin
        grp_fu_7672_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7683_ce = 1'b1;
    end else begin
        grp_fu_7683_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7700_ce = 1'b1;
    end else begin
        grp_fu_7700_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7705_ce = 1'b1;
    end else begin
        grp_fu_7705_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7710_ce = 1'b1;
    end else begin
        grp_fu_7710_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7721_ce = 1'b1;
    end else begin
        grp_fu_7721_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7726_ce = 1'b1;
    end else begin
        grp_fu_7726_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7731_ce = 1'b1;
    end else begin
        grp_fu_7731_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7742_ce = 1'b1;
    end else begin
        grp_fu_7742_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7747_ce = 1'b1;
    end else begin
        grp_fu_7747_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7752_ce = 1'b1;
    end else begin
        grp_fu_7752_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7763_ce = 1'b1;
    end else begin
        grp_fu_7763_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7768_ce = 1'b1;
    end else begin
        grp_fu_7768_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7773_ce = 1'b1;
    end else begin
        grp_fu_7773_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7784_ce = 1'b1;
    end else begin
        grp_fu_7784_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7789_ce = 1'b1;
    end else begin
        grp_fu_7789_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7794_ce = 1'b1;
    end else begin
        grp_fu_7794_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7805_ce = 1'b1;
    end else begin
        grp_fu_7805_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7810_ce = 1'b1;
    end else begin
        grp_fu_7810_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7815_ce = 1'b1;
    end else begin
        grp_fu_7815_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7826_ce = 1'b1;
    end else begin
        grp_fu_7826_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7831_ce = 1'b1;
    end else begin
        grp_fu_7831_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7836_ce = 1'b1;
    end else begin
        grp_fu_7836_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7847_ce = 1'b1;
    end else begin
        grp_fu_7847_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7852_ce = 1'b1;
    end else begin
        grp_fu_7852_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7857_ce = 1'b1;
    end else begin
        grp_fu_7857_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7868_ce = 1'b1;
    end else begin
        grp_fu_7868_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7873_ce = 1'b1;
    end else begin
        grp_fu_7873_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7878_ce = 1'b1;
    end else begin
        grp_fu_7878_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7892_ce = 1'b1;
    end else begin
        grp_fu_7892_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7897_ce = 1'b1;
    end else begin
        grp_fu_7897_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7902_ce = 1'b1;
    end else begin
        grp_fu_7902_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7919_ce = 1'b1;
    end else begin
        grp_fu_7919_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7931_ce = 1'b1;
    end else begin
        grp_fu_7931_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7940_ce = 1'b1;
    end else begin
        grp_fu_7940_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7957_ce = 1'b1;
    end else begin
        grp_fu_7957_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7969_ce = 1'b1;
    end else begin
        grp_fu_7969_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7978_ce = 1'b1;
    end else begin
        grp_fu_7978_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_7995_ce = 1'b1;
    end else begin
        grp_fu_7995_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8007_ce = 1'b1;
    end else begin
        grp_fu_8007_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8016_ce = 1'b1;
    end else begin
        grp_fu_8016_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8033_ce = 1'b1;
    end else begin
        grp_fu_8033_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8045_ce = 1'b1;
    end else begin
        grp_fu_8045_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8054_ce = 1'b1;
    end else begin
        grp_fu_8054_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8071_ce = 1'b1;
    end else begin
        grp_fu_8071_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8083_ce = 1'b1;
    end else begin
        grp_fu_8083_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8092_ce = 1'b1;
    end else begin
        grp_fu_8092_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8109_ce = 1'b1;
    end else begin
        grp_fu_8109_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8123_ce = 1'b1;
    end else begin
        grp_fu_8123_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8134_ce = 1'b1;
    end else begin
        grp_fu_8134_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8139_ce = 1'b1;
    end else begin
        grp_fu_8139_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8144_ce = 1'b1;
    end else begin
        grp_fu_8144_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8149_ce = 1'b1;
    end else begin
        grp_fu_8149_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8154_ce = 1'b1;
    end else begin
        grp_fu_8154_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8159_ce = 1'b1;
    end else begin
        grp_fu_8159_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8164_ce = 1'b1;
    end else begin
        grp_fu_8164_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8169_ce = 1'b1;
    end else begin
        grp_fu_8169_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8174_ce = 1'b1;
    end else begin
        grp_fu_8174_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8179_ce = 1'b1;
    end else begin
        grp_fu_8179_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8184_ce = 1'b1;
    end else begin
        grp_fu_8184_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8189_ce = 1'b1;
    end else begin
        grp_fu_8189_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8194_ce = 1'b1;
    end else begin
        grp_fu_8194_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8199_ce = 1'b1;
    end else begin
        grp_fu_8199_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8204_ce = 1'b1;
    end else begin
        grp_fu_8204_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8209_ce = 1'b1;
    end else begin
        grp_fu_8209_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8214_ce = 1'b1;
    end else begin
        grp_fu_8214_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8219_ce = 1'b1;
    end else begin
        grp_fu_8219_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8224_ce = 1'b1;
    end else begin
        grp_fu_8224_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8229_ce = 1'b1;
    end else begin
        grp_fu_8229_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8234_ce = 1'b1;
    end else begin
        grp_fu_8234_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8239_ce = 1'b1;
    end else begin
        grp_fu_8239_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8244_ce = 1'b1;
    end else begin
        grp_fu_8244_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8249_ce = 1'b1;
    end else begin
        grp_fu_8249_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8254_ce = 1'b1;
    end else begin
        grp_fu_8254_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8259_ce = 1'b1;
    end else begin
        grp_fu_8259_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8264_ce = 1'b1;
    end else begin
        grp_fu_8264_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8269_ce = 1'b1;
    end else begin
        grp_fu_8269_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8274_ce = 1'b1;
    end else begin
        grp_fu_8274_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8279_ce = 1'b1;
    end else begin
        grp_fu_8279_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8283_ce = 1'b1;
    end else begin
        grp_fu_8283_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8288_ce = 1'b1;
    end else begin
        grp_fu_8288_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8293_ce = 1'b1;
    end else begin
        grp_fu_8293_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8298_ce = 1'b1;
    end else begin
        grp_fu_8298_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8303_ce = 1'b1;
    end else begin
        grp_fu_8303_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8308_ce = 1'b1;
    end else begin
        grp_fu_8308_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8312_ce = 1'b1;
    end else begin
        grp_fu_8312_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8317_ce = 1'b1;
    end else begin
        grp_fu_8317_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8322_ce = 1'b1;
    end else begin
        grp_fu_8322_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8327_ce = 1'b1;
    end else begin
        grp_fu_8327_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8332_ce = 1'b1;
    end else begin
        grp_fu_8332_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8337_ce = 1'b1;
    end else begin
        grp_fu_8337_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8341_ce = 1'b1;
    end else begin
        grp_fu_8341_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8346_ce = 1'b1;
    end else begin
        grp_fu_8346_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8351_ce = 1'b1;
    end else begin
        grp_fu_8351_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8356_ce = 1'b1;
    end else begin
        grp_fu_8356_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8361_ce = 1'b1;
    end else begin
        grp_fu_8361_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8366_ce = 1'b1;
    end else begin
        grp_fu_8366_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8370_ce = 1'b1;
    end else begin
        grp_fu_8370_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8375_ce = 1'b1;
    end else begin
        grp_fu_8375_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8380_ce = 1'b1;
    end else begin
        grp_fu_8380_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8385_ce = 1'b1;
    end else begin
        grp_fu_8385_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8390_ce = 1'b1;
    end else begin
        grp_fu_8390_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8395_ce = 1'b1;
    end else begin
        grp_fu_8395_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8399_ce = 1'b1;
    end else begin
        grp_fu_8399_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8404_ce = 1'b1;
    end else begin
        grp_fu_8404_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8409_ce = 1'b1;
    end else begin
        grp_fu_8409_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8414_ce = 1'b1;
    end else begin
        grp_fu_8414_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8419_ce = 1'b1;
    end else begin
        grp_fu_8419_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8424_ce = 1'b1;
    end else begin
        grp_fu_8424_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8428_ce = 1'b1;
    end else begin
        grp_fu_8428_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_8433_ce = 1'b1;
    end else begin
        grp_fu_8433_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln173_reg_15599_pp0_iter4_reg == 1'd1))) begin
        mac_sm_blk_n = mac_sm_full_n;
    end else begin
        mac_sm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln173_reg_15599_pp0_iter4_reg == 1'd1))) begin
        mac_sm_write = 1'b1;
    end else begin
        mac_sm_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)) & ~((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign PATCH_EMBED_INST_weight_arr_V_address0 = zext_ln215_2_fu_1777_p1;

assign add_ln126_1_fu_1643_p2 = (indvar_flatten93_reg_1458 + 16'd1);

assign add_ln126_fu_1571_p2 = (ap_phi_mux_tt_phi_fu_1474_p4 + 7'd1);

assign add_ln127_1_fu_1637_p2 = (ap_phi_mux_indvar_flatten_phi_fu_1485_p4 + 10'd1);

assign add_ln127_cast_fu_1721_p1 = add_ln127_fu_1711_p2;

assign add_ln127_fu_1711_p2 = (select_ln126_reg_15481 + 4'd1);

assign add_ln128_fu_1787_p2 = (select_ln127_reg_15536 + 6'd1);

assign add_ln215_fu_1771_p2 = (sub_ln215_fu_1762_p2 + zext_ln215_1_fu_1768_p1);

assign add_ln691_101_fu_10386_p2 = ($signed(sext_ln691_82_fu_10383_p1) + $signed(sext_ln691_81_fu_10380_p1));

assign add_ln691_102_fu_10396_p2 = ($signed(sext_ln691_83_fu_10392_p1) + $signed(add_ln691_98_fu_10375_p2));

assign add_ln691_105_fu_9495_p2 = ($signed(sext_ln691_85_fu_9492_p1) + $signed(sext_ln691_84_fu_9489_p1));

assign add_ln691_109_fu_10411_p2 = ($signed(sext_ln691_88_fu_10408_p1) + $signed(sext_ln691_87_fu_10405_p1));

assign add_ln691_110_fu_10421_p2 = ($signed(sext_ln691_89_fu_10417_p1) + $signed(sext_ln691_86_fu_10402_p1));

assign add_ln691_111_fu_10431_p2 = ($signed(sext_ln691_90_fu_10427_p1) + $signed(add_ln691_102_fu_10396_p2));

assign add_ln691_114_fu_10440_p2 = ($signed(sext_ln691_93_fu_10437_p1) + $signed(grp_fu_15208_p3));

assign add_ln691_117_fu_10451_p2 = ($signed(sext_ln691_95_fu_10448_p1) + $signed(sext_ln691_94_fu_10445_p1));

assign add_ln691_118_fu_10461_p2 = ($signed(sext_ln691_96_fu_10457_p1) + $signed(add_ln691_114_fu_10440_p2));

assign add_ln691_121_fu_9517_p2 = ($signed(sext_ln691_98_fu_9514_p1) + $signed(sext_ln691_97_fu_9511_p1));

assign add_ln691_125_fu_10476_p2 = ($signed(sext_ln691_101_fu_10473_p1) + $signed(sext_ln691_100_fu_10470_p1));

assign add_ln691_126_fu_10486_p2 = ($signed(sext_ln691_102_fu_10482_p1) + $signed(sext_ln691_99_fu_10467_p1));

assign add_ln691_127_fu_10496_p2 = ($signed(sext_ln691_103_fu_10492_p1) + $signed(add_ln691_118_fu_10461_p2));

assign add_ln691_130_fu_10505_p2 = ($signed(sext_ln691_106_fu_10502_p1) + $signed(grp_fu_15216_p3));

assign add_ln691_133_fu_10516_p2 = ($signed(sext_ln691_108_fu_10513_p1) + $signed(sext_ln691_107_fu_10510_p1));

assign add_ln691_134_fu_10526_p2 = ($signed(sext_ln691_109_fu_10522_p1) + $signed(add_ln691_130_fu_10505_p2));

assign add_ln691_137_fu_9539_p2 = ($signed(sext_ln691_111_fu_9536_p1) + $signed(sext_ln691_110_fu_9533_p1));

assign add_ln691_13_fu_10021_p2 = ($signed(sext_ln691_10_fu_10018_p1) + $signed(sext_ln691_9_fu_10015_p1));

assign add_ln691_141_fu_10541_p2 = ($signed(sext_ln691_114_fu_10538_p1) + $signed(sext_ln691_113_fu_10535_p1));

assign add_ln691_142_fu_10551_p2 = ($signed(sext_ln691_115_fu_10547_p1) + $signed(sext_ln691_112_fu_10532_p1));

assign add_ln691_143_fu_10561_p2 = ($signed(sext_ln691_116_fu_10557_p1) + $signed(add_ln691_134_fu_10526_p2));

assign add_ln691_146_fu_10570_p2 = ($signed(sext_ln691_119_fu_10567_p1) + $signed(grp_fu_15224_p3));

assign add_ln691_149_fu_10581_p2 = ($signed(sext_ln691_121_fu_10578_p1) + $signed(sext_ln691_120_fu_10575_p1));

assign add_ln691_14_fu_10031_p2 = ($signed(sext_ln691_11_fu_10027_p1) + $signed(sext_ln691_8_fu_10012_p1));

assign add_ln691_150_fu_10591_p2 = ($signed(sext_ln691_122_fu_10587_p1) + $signed(add_ln691_146_fu_10570_p2));

assign add_ln691_153_fu_9561_p2 = ($signed(sext_ln691_124_fu_9558_p1) + $signed(sext_ln691_123_fu_9555_p1));

assign add_ln691_157_fu_10606_p2 = ($signed(sext_ln691_127_fu_10603_p1) + $signed(sext_ln691_126_fu_10600_p1));

assign add_ln691_158_fu_10616_p2 = ($signed(sext_ln691_128_fu_10612_p1) + $signed(sext_ln691_125_fu_10597_p1));

assign add_ln691_159_fu_10626_p2 = ($signed(sext_ln691_129_fu_10622_p1) + $signed(add_ln691_150_fu_10591_p2));

assign add_ln691_15_fu_10041_p2 = ($signed(sext_ln691_12_fu_10037_p1) + $signed(add_ln691_6_fu_10006_p2));

assign add_ln691_162_fu_10635_p2 = ($signed(sext_ln691_132_fu_10632_p1) + $signed(grp_fu_15232_p3));

assign add_ln691_165_fu_10646_p2 = ($signed(sext_ln691_134_fu_10643_p1) + $signed(sext_ln691_133_fu_10640_p1));

assign add_ln691_166_fu_10656_p2 = ($signed(sext_ln691_135_fu_10652_p1) + $signed(add_ln691_162_fu_10635_p2));

assign add_ln691_169_fu_9583_p2 = ($signed(sext_ln691_137_fu_9580_p1) + $signed(sext_ln691_136_fu_9577_p1));

assign add_ln691_173_fu_10671_p2 = ($signed(sext_ln691_140_fu_10668_p1) + $signed(sext_ln691_139_fu_10665_p1));

assign add_ln691_174_fu_10681_p2 = ($signed(sext_ln691_141_fu_10677_p1) + $signed(sext_ln691_138_fu_10662_p1));

assign add_ln691_175_fu_10691_p2 = ($signed(sext_ln691_142_fu_10687_p1) + $signed(add_ln691_166_fu_10656_p2));

assign add_ln691_178_fu_10700_p2 = ($signed(sext_ln691_145_fu_10697_p1) + $signed(grp_fu_15240_p3));

assign add_ln691_181_fu_10711_p2 = ($signed(sext_ln691_147_fu_10708_p1) + $signed(sext_ln691_146_fu_10705_p1));

assign add_ln691_182_fu_10721_p2 = ($signed(sext_ln691_148_fu_10717_p1) + $signed(add_ln691_178_fu_10700_p2));

assign add_ln691_185_fu_9605_p2 = ($signed(sext_ln691_150_fu_9602_p1) + $signed(sext_ln691_149_fu_9599_p1));

assign add_ln691_189_fu_10736_p2 = ($signed(sext_ln691_153_fu_10733_p1) + $signed(sext_ln691_152_fu_10730_p1));

assign add_ln691_18_fu_10050_p2 = ($signed(sext_ln691_15_fu_10047_p1) + $signed(grp_fu_15160_p3));

assign add_ln691_190_fu_10746_p2 = ($signed(sext_ln691_154_fu_10742_p1) + $signed(sext_ln691_151_fu_10727_p1));

assign add_ln691_191_fu_10756_p2 = ($signed(sext_ln691_155_fu_10752_p1) + $signed(add_ln691_182_fu_10721_p2));

assign add_ln691_194_fu_10765_p2 = ($signed(sext_ln691_158_fu_10762_p1) + $signed(grp_fu_15248_p3));

assign add_ln691_197_fu_10776_p2 = ($signed(sext_ln691_160_fu_10773_p1) + $signed(sext_ln691_159_fu_10770_p1));

assign add_ln691_198_fu_10786_p2 = ($signed(sext_ln691_161_fu_10782_p1) + $signed(add_ln691_194_fu_10765_p2));

assign add_ln691_201_fu_9627_p2 = ($signed(sext_ln691_163_fu_9624_p1) + $signed(sext_ln691_162_fu_9621_p1));

assign add_ln691_205_fu_10801_p2 = ($signed(sext_ln691_166_fu_10798_p1) + $signed(sext_ln691_165_fu_10795_p1));

assign add_ln691_206_fu_10811_p2 = ($signed(sext_ln691_167_fu_10807_p1) + $signed(sext_ln691_164_fu_10792_p1));

assign add_ln691_207_fu_10821_p2 = ($signed(sext_ln691_168_fu_10817_p1) + $signed(add_ln691_198_fu_10786_p2));

assign add_ln691_210_fu_10830_p2 = ($signed(sext_ln691_171_fu_10827_p1) + $signed(grp_fu_15256_p3));

assign add_ln691_213_fu_10841_p2 = ($signed(sext_ln691_173_fu_10838_p1) + $signed(sext_ln691_172_fu_10835_p1));

assign add_ln691_214_fu_10851_p2 = ($signed(sext_ln691_174_fu_10847_p1) + $signed(add_ln691_210_fu_10830_p2));

assign add_ln691_217_fu_9649_p2 = ($signed(sext_ln691_176_fu_9646_p1) + $signed(sext_ln691_175_fu_9643_p1));

assign add_ln691_21_fu_10061_p2 = ($signed(sext_ln691_17_fu_10058_p1) + $signed(sext_ln691_16_fu_10055_p1));

assign add_ln691_221_fu_10866_p2 = ($signed(sext_ln691_179_fu_10863_p1) + $signed(sext_ln691_178_fu_10860_p1));

assign add_ln691_222_fu_10876_p2 = ($signed(sext_ln691_180_fu_10872_p1) + $signed(sext_ln691_177_fu_10857_p1));

assign add_ln691_223_fu_10886_p2 = ($signed(sext_ln691_181_fu_10882_p1) + $signed(add_ln691_214_fu_10851_p2));

assign add_ln691_226_fu_10895_p2 = ($signed(sext_ln691_184_fu_10892_p1) + $signed(grp_fu_15264_p3));

assign add_ln691_229_fu_10906_p2 = ($signed(sext_ln691_186_fu_10903_p1) + $signed(sext_ln691_185_fu_10900_p1));

assign add_ln691_22_fu_10071_p2 = ($signed(sext_ln691_18_fu_10067_p1) + $signed(add_ln691_18_fu_10050_p2));

assign add_ln691_230_fu_10916_p2 = ($signed(sext_ln691_187_fu_10912_p1) + $signed(add_ln691_226_fu_10895_p2));

assign add_ln691_233_fu_9671_p2 = ($signed(sext_ln691_189_fu_9668_p1) + $signed(sext_ln691_188_fu_9665_p1));

assign add_ln691_237_fu_10931_p2 = ($signed(sext_ln691_192_fu_10928_p1) + $signed(sext_ln691_191_fu_10925_p1));

assign add_ln691_238_fu_10941_p2 = ($signed(sext_ln691_193_fu_10937_p1) + $signed(sext_ln691_190_fu_10922_p1));

assign add_ln691_239_fu_10951_p2 = ($signed(sext_ln691_194_fu_10947_p1) + $signed(add_ln691_230_fu_10916_p2));

assign add_ln691_242_fu_10960_p2 = ($signed(sext_ln691_197_fu_10957_p1) + $signed(grp_fu_15272_p3));

assign add_ln691_245_fu_10971_p2 = ($signed(sext_ln691_199_fu_10968_p1) + $signed(sext_ln691_198_fu_10965_p1));

assign add_ln691_246_fu_10981_p2 = ($signed(sext_ln691_200_fu_10977_p1) + $signed(add_ln691_242_fu_10960_p2));

assign add_ln691_249_fu_9693_p2 = ($signed(sext_ln691_202_fu_9690_p1) + $signed(sext_ln691_201_fu_9687_p1));

assign add_ln691_253_fu_10996_p2 = ($signed(sext_ln691_205_fu_10993_p1) + $signed(sext_ln691_204_fu_10990_p1));

assign add_ln691_254_fu_11006_p2 = ($signed(sext_ln691_206_fu_11002_p1) + $signed(sext_ln691_203_fu_10987_p1));

assign add_ln691_255_fu_11016_p2 = ($signed(sext_ln691_207_fu_11012_p1) + $signed(add_ln691_246_fu_10981_p2));

assign add_ln691_258_fu_11025_p2 = ($signed(sext_ln691_211_fu_11022_p1) + $signed(grp_fu_15280_p3));

assign add_ln691_25_fu_9385_p2 = ($signed(sext_ln691_20_fu_9382_p1) + $signed(sext_ln691_19_fu_9379_p1));

assign add_ln691_261_fu_11036_p2 = ($signed(sext_ln691_213_fu_11033_p1) + $signed(sext_ln691_212_fu_11030_p1));

assign add_ln691_262_fu_11046_p2 = ($signed(sext_ln691_214_fu_11042_p1) + $signed(add_ln691_258_fu_11025_p2));

assign add_ln691_265_fu_9715_p2 = ($signed(sext_ln691_216_fu_9712_p1) + $signed(sext_ln691_215_fu_9709_p1));

assign add_ln691_269_fu_11061_p2 = ($signed(sext_ln691_219_fu_11058_p1) + $signed(sext_ln691_218_fu_11055_p1));

assign add_ln691_270_fu_11071_p2 = ($signed(sext_ln691_220_fu_11067_p1) + $signed(sext_ln691_217_fu_11052_p1));

assign add_ln691_271_fu_11081_p2 = ($signed(sext_ln691_221_fu_11077_p1) + $signed(add_ln691_262_fu_11046_p2));

assign add_ln691_274_fu_11090_p2 = ($signed(sext_ln691_225_fu_11087_p1) + $signed(grp_fu_15288_p3));

assign add_ln691_277_fu_11101_p2 = ($signed(sext_ln691_227_fu_11098_p1) + $signed(sext_ln691_226_fu_11095_p1));

assign add_ln691_278_fu_11111_p2 = ($signed(sext_ln691_228_fu_11107_p1) + $signed(add_ln691_274_fu_11090_p2));

assign add_ln691_281_fu_9737_p2 = ($signed(sext_ln691_230_fu_9734_p1) + $signed(sext_ln691_229_fu_9731_p1));

assign add_ln691_285_fu_11126_p2 = ($signed(sext_ln691_233_fu_11123_p1) + $signed(sext_ln691_232_fu_11120_p1));

assign add_ln691_286_fu_11136_p2 = ($signed(sext_ln691_234_fu_11132_p1) + $signed(sext_ln691_231_fu_11117_p1));

assign add_ln691_287_fu_11146_p2 = ($signed(sext_ln691_235_fu_11142_p1) + $signed(add_ln691_278_fu_11111_p2));

assign add_ln691_290_fu_11155_p2 = ($signed(sext_ln691_239_fu_11152_p1) + $signed(grp_fu_15296_p3));

assign add_ln691_293_fu_11166_p2 = ($signed(sext_ln691_241_fu_11163_p1) + $signed(sext_ln691_240_fu_11160_p1));

assign add_ln691_294_fu_11176_p2 = ($signed(sext_ln691_242_fu_11172_p1) + $signed(add_ln691_290_fu_11155_p2));

assign add_ln691_297_fu_9759_p2 = ($signed(sext_ln691_244_fu_9756_p1) + $signed(sext_ln691_243_fu_9753_p1));

assign add_ln691_29_fu_10086_p2 = ($signed(sext_ln691_23_fu_10083_p1) + $signed(sext_ln691_22_fu_10080_p1));

assign add_ln691_2_fu_9985_p2 = ($signed(sext_ln691_2_fu_9982_p1) + $signed(grp_fu_15152_p3));

assign add_ln691_301_fu_11191_p2 = ($signed(sext_ln691_247_fu_11188_p1) + $signed(sext_ln691_246_fu_11185_p1));

assign add_ln691_302_fu_11201_p2 = ($signed(sext_ln691_248_fu_11197_p1) + $signed(sext_ln691_245_fu_11182_p1));

assign add_ln691_303_fu_11211_p2 = ($signed(sext_ln691_249_fu_11207_p1) + $signed(add_ln691_294_fu_11176_p2));

assign add_ln691_306_fu_11220_p2 = ($signed(sext_ln691_253_fu_11217_p1) + $signed(grp_fu_15304_p3));

assign add_ln691_309_fu_11231_p2 = ($signed(sext_ln691_255_fu_11228_p1) + $signed(sext_ln691_254_fu_11225_p1));

assign add_ln691_30_fu_10096_p2 = ($signed(sext_ln691_24_fu_10092_p1) + $signed(sext_ln691_21_fu_10077_p1));

assign add_ln691_310_fu_11241_p2 = ($signed(sext_ln691_256_fu_11237_p1) + $signed(add_ln691_306_fu_11220_p2));

assign add_ln691_313_fu_9781_p2 = ($signed(sext_ln691_258_fu_9778_p1) + $signed(sext_ln691_257_fu_9775_p1));

assign add_ln691_317_fu_11256_p2 = ($signed(sext_ln691_261_fu_11253_p1) + $signed(sext_ln691_260_fu_11250_p1));

assign add_ln691_318_fu_11266_p2 = ($signed(sext_ln691_262_fu_11262_p1) + $signed(sext_ln691_259_fu_11247_p1));

assign add_ln691_319_fu_11276_p2 = ($signed(sext_ln691_263_fu_11272_p1) + $signed(add_ln691_310_fu_11241_p2));

assign add_ln691_31_fu_10106_p2 = ($signed(sext_ln691_25_fu_10102_p1) + $signed(add_ln691_22_fu_10071_p2));

assign add_ln691_322_fu_11285_p2 = ($signed(sext_ln691_267_fu_11282_p1) + $signed(grp_fu_15312_p3));

assign add_ln691_325_fu_11296_p2 = ($signed(sext_ln691_269_fu_11293_p1) + $signed(sext_ln691_268_fu_11290_p1));

assign add_ln691_326_fu_11306_p2 = ($signed(sext_ln691_270_fu_11302_p1) + $signed(add_ln691_322_fu_11285_p2));

assign add_ln691_329_fu_9803_p2 = ($signed(sext_ln691_272_fu_9800_p1) + $signed(sext_ln691_271_fu_9797_p1));

assign add_ln691_333_fu_11321_p2 = ($signed(sext_ln691_275_fu_11318_p1) + $signed(sext_ln691_274_fu_11315_p1));

assign add_ln691_334_fu_11331_p2 = ($signed(sext_ln691_276_fu_11327_p1) + $signed(sext_ln691_273_fu_11312_p1));

assign add_ln691_335_fu_11341_p2 = ($signed(sext_ln691_277_fu_11337_p1) + $signed(add_ln691_326_fu_11306_p2));

assign add_ln691_338_fu_11350_p2 = ($signed(sext_ln691_281_fu_11347_p1) + $signed(grp_fu_15320_p3));

assign add_ln691_341_fu_11361_p2 = ($signed(sext_ln691_283_fu_11358_p1) + $signed(sext_ln691_282_fu_11355_p1));

assign add_ln691_342_fu_11371_p2 = ($signed(sext_ln691_284_fu_11367_p1) + $signed(add_ln691_338_fu_11350_p2));

assign add_ln691_345_fu_9825_p2 = ($signed(sext_ln691_286_fu_9822_p1) + $signed(sext_ln691_285_fu_9819_p1));

assign add_ln691_349_fu_11386_p2 = ($signed(sext_ln691_289_fu_11383_p1) + $signed(sext_ln691_288_fu_11380_p1));

assign add_ln691_34_fu_10115_p2 = ($signed(sext_ln691_28_fu_10112_p1) + $signed(grp_fu_15168_p3));

assign add_ln691_350_fu_11396_p2 = ($signed(sext_ln691_290_fu_11392_p1) + $signed(sext_ln691_287_fu_11377_p1));

assign add_ln691_351_fu_11406_p2 = ($signed(sext_ln691_291_fu_11402_p1) + $signed(add_ln691_342_fu_11371_p2));

assign add_ln691_354_fu_11415_p2 = ($signed(sext_ln691_295_fu_11412_p1) + $signed(grp_fu_15328_p3));

assign add_ln691_357_fu_11426_p2 = ($signed(sext_ln691_297_fu_11423_p1) + $signed(sext_ln691_296_fu_11420_p1));

assign add_ln691_358_fu_11436_p2 = ($signed(sext_ln691_298_fu_11432_p1) + $signed(add_ln691_354_fu_11415_p2));

assign add_ln691_361_fu_9847_p2 = ($signed(sext_ln691_300_fu_9844_p1) + $signed(sext_ln691_299_fu_9841_p1));

assign add_ln691_365_fu_11451_p2 = ($signed(sext_ln691_303_fu_11448_p1) + $signed(sext_ln691_302_fu_11445_p1));

assign add_ln691_366_fu_11461_p2 = ($signed(sext_ln691_304_fu_11457_p1) + $signed(sext_ln691_301_fu_11442_p1));

assign add_ln691_367_fu_11471_p2 = ($signed(sext_ln691_305_fu_11467_p1) + $signed(add_ln691_358_fu_11436_p2));

assign add_ln691_370_fu_11480_p2 = ($signed(sext_ln691_309_fu_11477_p1) + $signed(grp_fu_15336_p3));

assign add_ln691_373_fu_11491_p2 = ($signed(sext_ln691_311_fu_11488_p1) + $signed(sext_ln691_310_fu_11485_p1));

assign add_ln691_374_fu_11501_p2 = ($signed(sext_ln691_312_fu_11497_p1) + $signed(add_ln691_370_fu_11480_p2));

assign add_ln691_377_fu_9869_p2 = ($signed(sext_ln691_314_fu_9866_p1) + $signed(sext_ln691_313_fu_9863_p1));

assign add_ln691_37_fu_10126_p2 = ($signed(sext_ln691_30_fu_10123_p1) + $signed(sext_ln691_29_fu_10120_p1));

assign add_ln691_381_fu_11516_p2 = ($signed(sext_ln691_317_fu_11513_p1) + $signed(sext_ln691_316_fu_11510_p1));

assign add_ln691_382_fu_11526_p2 = ($signed(sext_ln691_318_fu_11522_p1) + $signed(sext_ln691_315_fu_11507_p1));

assign add_ln691_383_fu_11536_p2 = ($signed(sext_ln691_319_fu_11532_p1) + $signed(add_ln691_374_fu_11501_p2));

assign add_ln691_386_fu_11545_p2 = ($signed(sext_ln691_323_fu_11542_p1) + $signed(grp_fu_15344_p3));

assign add_ln691_389_fu_11556_p2 = ($signed(sext_ln691_325_fu_11553_p1) + $signed(sext_ln691_324_fu_11550_p1));

assign add_ln691_38_fu_10136_p2 = ($signed(sext_ln691_31_fu_10132_p1) + $signed(add_ln691_34_fu_10115_p2));

assign add_ln691_390_fu_11566_p2 = ($signed(sext_ln691_326_fu_11562_p1) + $signed(add_ln691_386_fu_11545_p2));

assign add_ln691_393_fu_9891_p2 = ($signed(sext_ln691_328_fu_9888_p1) + $signed(sext_ln691_327_fu_9885_p1));

assign add_ln691_397_fu_11581_p2 = ($signed(sext_ln691_331_fu_11578_p1) + $signed(sext_ln691_330_fu_11575_p1));

assign add_ln691_398_fu_11591_p2 = ($signed(sext_ln691_332_fu_11587_p1) + $signed(sext_ln691_329_fu_11572_p1));

assign add_ln691_399_fu_11601_p2 = ($signed(sext_ln691_333_fu_11597_p1) + $signed(add_ln691_390_fu_11566_p2));

assign add_ln691_402_fu_11610_p2 = ($signed(sext_ln691_337_fu_11607_p1) + $signed(grp_fu_15352_p3));

assign add_ln691_405_fu_11621_p2 = ($signed(sext_ln691_339_fu_11618_p1) + $signed(sext_ln691_338_fu_11615_p1));

assign add_ln691_406_fu_11631_p2 = ($signed(sext_ln691_340_fu_11627_p1) + $signed(add_ln691_402_fu_11610_p2));

assign add_ln691_409_fu_9913_p2 = ($signed(sext_ln691_342_fu_9910_p1) + $signed(sext_ln691_341_fu_9907_p1));

assign add_ln691_413_fu_11646_p2 = ($signed(sext_ln691_345_fu_11643_p1) + $signed(sext_ln691_344_fu_11640_p1));

assign add_ln691_414_fu_11656_p2 = ($signed(sext_ln691_346_fu_11652_p1) + $signed(sext_ln691_343_fu_11637_p1));

assign add_ln691_415_fu_11666_p2 = ($signed(sext_ln691_347_fu_11662_p1) + $signed(add_ln691_406_fu_11631_p2));

assign add_ln691_418_fu_11675_p2 = ($signed(sext_ln691_351_fu_11672_p1) + $signed(grp_fu_15360_p3));

assign add_ln691_41_fu_9407_p2 = ($signed(sext_ln691_33_fu_9404_p1) + $signed(sext_ln691_32_fu_9401_p1));

assign add_ln691_421_fu_11686_p2 = ($signed(sext_ln691_353_fu_11683_p1) + $signed(sext_ln691_352_fu_11680_p1));

assign add_ln691_422_fu_11696_p2 = ($signed(sext_ln691_354_fu_11692_p1) + $signed(add_ln691_418_fu_11675_p2));

assign add_ln691_425_fu_11708_p2 = ($signed(sext_ln691_356_fu_11705_p1) + $signed(sext_ln691_355_fu_11702_p1));

assign add_ln691_429_fu_11724_p2 = ($signed(sext_ln691_359_fu_11721_p1) + $signed(sext_ln691_358_fu_11718_p1));

assign add_ln691_430_fu_11734_p2 = ($signed(sext_ln691_360_fu_11730_p1) + $signed(sext_ln691_357_fu_11714_p1));

assign add_ln691_431_fu_11744_p2 = ($signed(sext_ln691_361_fu_11740_p1) + $signed(add_ln691_422_fu_11696_p2));

assign add_ln691_434_fu_11753_p2 = ($signed(sext_ln691_365_fu_11750_p1) + $signed(grp_fu_15368_p3));

assign add_ln691_437_fu_11764_p2 = ($signed(sext_ln691_367_fu_11761_p1) + $signed(sext_ln691_366_fu_11758_p1));

assign add_ln691_438_fu_11774_p2 = ($signed(sext_ln691_368_fu_11770_p1) + $signed(add_ln691_434_fu_11753_p2));

assign add_ln691_441_fu_11786_p2 = ($signed(sext_ln691_370_fu_11783_p1) + $signed(sext_ln691_369_fu_11780_p1));

assign add_ln691_445_fu_11802_p2 = ($signed(sext_ln691_373_fu_11799_p1) + $signed(sext_ln691_372_fu_11796_p1));

assign add_ln691_446_fu_11812_p2 = ($signed(sext_ln691_374_fu_11808_p1) + $signed(sext_ln691_371_fu_11792_p1));

assign add_ln691_447_fu_11822_p2 = ($signed(sext_ln691_375_fu_11818_p1) + $signed(add_ln691_438_fu_11774_p2));

assign add_ln691_450_fu_11831_p2 = ($signed(sext_ln691_379_fu_11828_p1) + $signed(grp_fu_15376_p3));

assign add_ln691_453_fu_11842_p2 = ($signed(sext_ln691_381_fu_11839_p1) + $signed(sext_ln691_380_fu_11836_p1));

assign add_ln691_454_fu_11852_p2 = ($signed(sext_ln691_382_fu_11848_p1) + $signed(add_ln691_450_fu_11831_p2));

assign add_ln691_457_fu_11864_p2 = ($signed(sext_ln691_384_fu_11861_p1) + $signed(sext_ln691_383_fu_11858_p1));

assign add_ln691_45_fu_10151_p2 = ($signed(sext_ln691_36_fu_10148_p1) + $signed(sext_ln691_35_fu_10145_p1));

assign add_ln691_461_fu_11880_p2 = ($signed(sext_ln691_387_fu_11877_p1) + $signed(sext_ln691_386_fu_11874_p1));

assign add_ln691_462_fu_11890_p2 = ($signed(sext_ln691_388_fu_11886_p1) + $signed(sext_ln691_385_fu_11870_p1));

assign add_ln691_463_fu_11900_p2 = ($signed(sext_ln691_389_fu_11896_p1) + $signed(add_ln691_454_fu_11852_p2));

assign add_ln691_466_fu_11909_p2 = ($signed(sext_ln691_393_fu_11906_p1) + $signed(grp_fu_15384_p3));

assign add_ln691_469_fu_11920_p2 = ($signed(sext_ln691_395_fu_11917_p1) + $signed(sext_ln691_394_fu_11914_p1));

assign add_ln691_46_fu_10161_p2 = ($signed(sext_ln691_37_fu_10157_p1) + $signed(sext_ln691_34_fu_10142_p1));

assign add_ln691_470_fu_11930_p2 = ($signed(sext_ln691_396_fu_11926_p1) + $signed(add_ln691_466_fu_11909_p2));

assign add_ln691_473_fu_11942_p2 = ($signed(sext_ln691_398_fu_11939_p1) + $signed(sext_ln691_397_fu_11936_p1));

assign add_ln691_477_fu_11958_p2 = ($signed(sext_ln691_401_fu_11955_p1) + $signed(sext_ln691_400_fu_11952_p1));

assign add_ln691_478_fu_11968_p2 = ($signed(sext_ln691_402_fu_11964_p1) + $signed(sext_ln691_399_fu_11948_p1));

assign add_ln691_479_fu_11978_p2 = ($signed(sext_ln691_403_fu_11974_p1) + $signed(add_ln691_470_fu_11930_p2));

assign add_ln691_47_fu_10171_p2 = ($signed(sext_ln691_38_fu_10167_p1) + $signed(add_ln691_38_fu_10136_p2));

assign add_ln691_482_fu_11987_p2 = ($signed(sext_ln691_407_fu_11984_p1) + $signed(grp_fu_15392_p3));

assign add_ln691_485_fu_11998_p2 = ($signed(sext_ln691_409_fu_11995_p1) + $signed(sext_ln691_408_fu_11992_p1));

assign add_ln691_486_fu_12008_p2 = ($signed(sext_ln691_410_fu_12004_p1) + $signed(add_ln691_482_fu_11987_p2));

assign add_ln691_489_fu_12020_p2 = ($signed(sext_ln691_412_fu_12017_p1) + $signed(sext_ln691_411_fu_12014_p1));

assign add_ln691_493_fu_12036_p2 = ($signed(sext_ln691_415_fu_12033_p1) + $signed(sext_ln691_414_fu_12030_p1));

assign add_ln691_494_fu_12046_p2 = ($signed(sext_ln691_416_fu_12042_p1) + $signed(sext_ln691_413_fu_12026_p1));

assign add_ln691_495_fu_12056_p2 = ($signed(sext_ln691_417_fu_12052_p1) + $signed(add_ln691_486_fu_12008_p2));

assign add_ln691_498_fu_12065_p2 = ($signed(sext_ln691_421_fu_12062_p1) + $signed(grp_fu_15400_p3));

assign add_ln691_501_fu_12076_p2 = ($signed(sext_ln691_423_fu_12073_p1) + $signed(sext_ln691_422_fu_12070_p1));

assign add_ln691_502_fu_12086_p2 = ($signed(sext_ln691_424_fu_12082_p1) + $signed(add_ln691_498_fu_12065_p2));

assign add_ln691_505_fu_12098_p2 = ($signed(sext_ln691_426_fu_12095_p1) + $signed(sext_ln691_425_fu_12092_p1));

assign add_ln691_509_fu_12114_p2 = ($signed(sext_ln691_429_fu_12111_p1) + $signed(sext_ln691_428_fu_12108_p1));

assign add_ln691_50_fu_10180_p2 = ($signed(sext_ln691_41_fu_10177_p1) + $signed(grp_fu_15176_p3));

assign add_ln691_510_fu_12124_p2 = ($signed(sext_ln691_430_fu_12120_p1) + $signed(sext_ln691_427_fu_12104_p1));

assign add_ln691_511_fu_12134_p2 = ($signed(sext_ln691_431_fu_12130_p1) + $signed(add_ln691_502_fu_12086_p2));

assign add_ln691_53_fu_10191_p2 = ($signed(sext_ln691_43_fu_10188_p1) + $signed(sext_ln691_42_fu_10185_p1));

assign add_ln691_54_fu_10201_p2 = ($signed(sext_ln691_44_fu_10197_p1) + $signed(add_ln691_50_fu_10180_p2));

assign add_ln691_57_fu_9429_p2 = ($signed(sext_ln691_46_fu_9426_p1) + $signed(sext_ln691_45_fu_9423_p1));

assign add_ln691_5_fu_9996_p2 = ($signed(sext_ln691_4_fu_9993_p1) + $signed(sext_ln691_3_fu_9990_p1));

assign add_ln691_61_fu_10216_p2 = ($signed(sext_ln691_49_fu_10213_p1) + $signed(sext_ln691_48_fu_10210_p1));

assign add_ln691_62_fu_10226_p2 = ($signed(sext_ln691_50_fu_10222_p1) + $signed(sext_ln691_47_fu_10207_p1));

assign add_ln691_63_fu_10236_p2 = ($signed(sext_ln691_51_fu_10232_p1) + $signed(add_ln691_54_fu_10201_p2));

assign add_ln691_66_fu_10245_p2 = ($signed(sext_ln691_54_fu_10242_p1) + $signed(grp_fu_15184_p3));

assign add_ln691_69_fu_10256_p2 = ($signed(sext_ln691_56_fu_10253_p1) + $signed(sext_ln691_55_fu_10250_p1));

assign add_ln691_6_fu_10006_p2 = ($signed(sext_ln691_5_fu_10002_p1) + $signed(add_ln691_2_fu_9985_p2));

assign add_ln691_70_fu_10266_p2 = ($signed(sext_ln691_57_fu_10262_p1) + $signed(add_ln691_66_fu_10245_p2));

assign add_ln691_73_fu_9451_p2 = ($signed(sext_ln691_59_fu_9448_p1) + $signed(sext_ln691_58_fu_9445_p1));

assign add_ln691_77_fu_10281_p2 = ($signed(sext_ln691_62_fu_10278_p1) + $signed(sext_ln691_61_fu_10275_p1));

assign add_ln691_78_fu_10291_p2 = ($signed(sext_ln691_63_fu_10287_p1) + $signed(sext_ln691_60_fu_10272_p1));

assign add_ln691_79_fu_10301_p2 = ($signed(sext_ln691_64_fu_10297_p1) + $signed(add_ln691_70_fu_10266_p2));

assign add_ln691_82_fu_10310_p2 = ($signed(sext_ln691_67_fu_10307_p1) + $signed(grp_fu_15192_p3));

assign add_ln691_85_fu_10321_p2 = ($signed(sext_ln691_69_fu_10318_p1) + $signed(sext_ln691_68_fu_10315_p1));

assign add_ln691_86_fu_10331_p2 = ($signed(sext_ln691_70_fu_10327_p1) + $signed(add_ln691_82_fu_10310_p2));

assign add_ln691_89_fu_9473_p2 = ($signed(sext_ln691_72_fu_9470_p1) + $signed(sext_ln691_71_fu_9467_p1));

assign add_ln691_93_fu_10346_p2 = ($signed(sext_ln691_75_fu_10343_p1) + $signed(sext_ln691_74_fu_10340_p1));

assign add_ln691_94_fu_10356_p2 = ($signed(sext_ln691_76_fu_10352_p1) + $signed(sext_ln691_73_fu_10337_p1));

assign add_ln691_95_fu_10366_p2 = ($signed(sext_ln691_77_fu_10362_p1) + $signed(add_ln691_86_fu_10331_p2));

assign add_ln691_98_fu_10375_p2 = ($signed(sext_ln691_80_fu_10372_p1) + $signed(grp_fu_15200_p3));

assign add_ln691_9_fu_9363_p2 = ($signed(sext_ln691_7_fu_9360_p1) + $signed(sext_ln691_6_fu_9357_p1));

assign and_ln126_fu_1611_p2 = (xor_ln126_fu_1599_p2 & icmp_ln128_fu_1605_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (mac_sm_full_n == 1'b0) & (icmp_ln173_reg_15599_pp0_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (mac_sm_full_n == 1'b0) & (icmp_ln173_reg_15599_pp0_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter5 == 1'b1) & (mac_sm_full_n == 1'b0) & (icmp_ln173_reg_15599_pp0_iter4_reg == 1'd1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln126_reg_15431_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cache_window_sm_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((icmp_ln126_reg_15431_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cache_window_sm_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp0_stage0_iter5 = ((mac_sm_full_n == 1'b0) & (icmp_ln173_reg_15599_pp0_iter4_reg == 1'd1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage1_iter1 = ((icmp_ln126_reg_15431_pp0_iter1_reg == 1'd0) & (cache_window_sm_empty_n == 1'b0));
end

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_11929 = ((icmp_ln126_reg_15431 == 1'd0) & (icmp_ln128_reg_15494 == 1'd1) & (icmp_ln127_reg_15442 == 1'd0));
end

always @ (*) begin
    ap_condition_2492 = ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln132_reg_15543 == 1'd1));
end

always @ (*) begin
    ap_condition_2503 = ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign cmp11_fu_1544_p2 = ((ap_phi_mux_tt_phi_fu_1474_p4 == 7'd0) ? 1'b1 : 1'b0);

assign cmp11_mid1_fu_1706_p2 = ((add_ln126_reg_15435 == 7'd0) ? 1'b1 : 1'b0);

assign cot_cast_fu_1555_p1 = ap_phi_mux_cot_phi_fu_1496_p4;

assign empty_33_fu_1559_p2 = (empty_fu_1538_p2 + cot_cast_fu_1555_p1);

assign empty_35_fu_1671_p2 = (tmp_34_fu_1653_p3 - tmp_357_cast_fu_1667_p1);

assign empty_36_fu_1700_p2 = (p_shl1_cast_fu_1682_p3 - p_shl2_cast_fu_1696_p1);

assign empty_37_fu_1725_p2 = (empty_36_fu_1700_p2 + add_ln127_cast_fu_1721_p1);

assign empty_38_fu_3230_p3 = ((select_ln126_2_fu_2115_p3[0:0] == 1'b1) ? 315'd0 : tmp_32_fu_3196_p16);

assign empty_fu_1538_p2 = (tmp_fu_1518_p3 - tmp_355_cast_fu_1534_p1);

assign grp_fu_13190_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13198_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13206_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13214_p0 = sext_ln1345_31_fu_3846_p1;

assign grp_fu_13214_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13222_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13230_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13238_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13246_p0 = sext_ln1345_47_fu_4086_p1;

assign grp_fu_13246_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13254_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13262_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13270_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13278_p0 = sext_ln1345_63_fu_4326_p1;

assign grp_fu_13278_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13286_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13294_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13302_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13310_p0 = sext_ln1345_79_fu_4566_p1;

assign grp_fu_13310_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13318_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13326_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13334_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13342_p0 = sext_ln1345_95_fu_4806_p1;

assign grp_fu_13342_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13350_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13358_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13366_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13374_p0 = sext_ln1345_111_fu_5046_p1;

assign grp_fu_13374_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13382_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13390_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13398_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13406_p0 = sext_ln1345_127_fu_5286_p1;

assign grp_fu_13406_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13414_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13422_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13430_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13438_p0 = sext_ln1345_143_fu_5526_p1;

assign grp_fu_13438_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13446_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13454_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13462_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13470_p0 = sext_ln1345_159_fu_5766_p1;

assign grp_fu_13470_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13478_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13486_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13494_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13502_p0 = sext_ln1345_175_fu_6006_p1;

assign grp_fu_13502_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13510_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13518_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13526_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13534_p0 = sext_ln1345_191_fu_6242_p1;

assign grp_fu_13534_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13542_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13550_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13558_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13566_p0 = sext_ln1345_207_fu_6462_p1;

assign grp_fu_13566_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13574_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13582_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13590_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13598_p0 = sext_ln1345_223_fu_6682_p1;

assign grp_fu_13598_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13606_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13614_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13622_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13630_p0 = sext_ln1345_239_fu_6902_p1;

assign grp_fu_13630_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13638_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13646_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13654_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13662_p0 = sext_ln1345_255_fu_7122_p1;

assign grp_fu_13662_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13670_p1 = sext_ln1345_16_fu_3713_p1;

assign grp_fu_13678_p1 = sext_ln1345_20_fu_3753_p1;

assign grp_fu_13686_p1 = sext_ln1345_24_fu_3793_p1;

assign grp_fu_13694_p0 = sext_ln1345_271_fu_7342_p1;

assign grp_fu_13694_p1 = sext_ln1345_30_fu_3843_p1;

assign grp_fu_13702_p1 = sext_ln1345_272_fu_7346_p1;

assign grp_fu_13710_p1 = sext_ln1345_273_fu_7349_p1;

assign grp_fu_13718_p1 = sext_ln1345_275_fu_7361_p1;

assign grp_fu_13726_p0 = sext_ln1345_31_fu_3846_p1;

assign grp_fu_13726_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_13734_p1 = sext_ln1345_272_fu_7346_p1;

assign grp_fu_13742_p1 = sext_ln1345_273_fu_7349_p1;

assign grp_fu_13750_p1 = sext_ln1345_275_fu_7361_p1;

assign grp_fu_13758_p0 = sext_ln1345_47_fu_4086_p1;

assign grp_fu_13758_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_13766_p1 = sext_ln1345_272_fu_7346_p1;

assign grp_fu_13774_p1 = sext_ln1345_273_fu_7349_p1;

assign grp_fu_13782_p1 = sext_ln1345_275_fu_7361_p1;

assign grp_fu_13790_p0 = sext_ln1345_63_fu_4326_p1;

assign grp_fu_13790_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_13798_p1 = sext_ln1345_272_fu_7346_p1;

assign grp_fu_13806_p1 = sext_ln1345_273_fu_7349_p1;

assign grp_fu_13814_p1 = sext_ln1345_275_fu_7361_p1;

assign grp_fu_13822_p0 = sext_ln1345_79_fu_4566_p1;

assign grp_fu_13822_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_13830_p1 = sext_ln1345_272_fu_7346_p1;

assign grp_fu_13838_p1 = sext_ln1345_273_fu_7349_p1;

assign grp_fu_13846_p1 = sext_ln1345_275_fu_7361_p1;

assign grp_fu_13854_p0 = sext_ln1345_95_fu_4806_p1;

assign grp_fu_13854_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_13862_p1 = sext_ln1345_272_fu_7346_p1;

assign grp_fu_13870_p1 = sext_ln1345_273_fu_7349_p1;

assign grp_fu_13878_p1 = sext_ln1345_275_fu_7361_p1;

assign grp_fu_13886_p0 = sext_ln1345_111_fu_5046_p1;

assign grp_fu_13886_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_13894_p1 = sext_ln1345_272_fu_7346_p1;

assign grp_fu_13902_p1 = sext_ln1345_273_fu_7349_p1;

assign grp_fu_13910_p1 = sext_ln1345_275_fu_7361_p1;

assign grp_fu_13918_p0 = sext_ln1345_127_fu_5286_p1;

assign grp_fu_13918_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_13926_p1 = sext_ln1345_272_fu_7346_p1;

assign grp_fu_13934_p1 = sext_ln1345_273_fu_7349_p1;

assign grp_fu_13942_p1 = sext_ln1345_275_fu_7361_p1;

assign grp_fu_13950_p0 = sext_ln1345_143_fu_5526_p1;

assign grp_fu_13950_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_13958_p1 = sext_ln1345_272_fu_7346_p1;

assign grp_fu_13966_p1 = sext_ln1345_273_fu_7349_p1;

assign grp_fu_13974_p1 = sext_ln1345_275_fu_7361_p1;

assign grp_fu_13982_p0 = sext_ln1345_159_fu_5766_p1;

assign grp_fu_13982_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_13990_p1 = sext_ln1345_272_fu_7346_p1;

assign grp_fu_13998_p1 = sext_ln1345_273_fu_7349_p1;

assign grp_fu_14006_p1 = sext_ln1345_275_fu_7361_p1;

assign grp_fu_14014_p0 = sext_ln1345_175_fu_6006_p1;

assign grp_fu_14014_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_14022_p1 = sext_ln1345_273_fu_7349_p1;

assign grp_fu_14030_p1 = sext_ln1345_275_fu_7361_p1;

assign grp_fu_14038_p0 = sext_ln1345_191_fu_6242_p1;

assign grp_fu_14038_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_14046_p0 = sext_ln1345_207_fu_6462_p1;

assign grp_fu_14046_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_14054_p0 = sext_ln1345_223_fu_6682_p1;

assign grp_fu_14054_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_14062_p0 = sext_ln1345_239_fu_6902_p1;

assign grp_fu_14062_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_14070_p0 = sext_ln1345_255_fu_7122_p1;

assign grp_fu_14070_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_14078_p0 = sext_ln1345_271_fu_7342_p1;

assign grp_fu_14078_p1 = sext_ln1345_287_fu_7391_p1;

assign grp_fu_14086_p0 = sext_ln1345_5_reg_15960;

assign grp_fu_14086_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14093_p0 = sext_ln1345_9_reg_15972;

assign grp_fu_14093_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14100_p0 = sext_ln1345_13_fu_7691_p1;

assign grp_fu_14100_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14108_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14116_p0 = sext_ln1345_34_reg_16214;

assign grp_fu_14116_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14123_p0 = sext_ln1345_36_reg_16226;

assign grp_fu_14123_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14130_p0 = sext_ln1345_38_fu_7715_p1;

assign grp_fu_14130_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14138_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14146_p0 = sext_ln1345_50_reg_16308;

assign grp_fu_14146_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14153_p0 = sext_ln1345_52_reg_16320;

assign grp_fu_14153_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14160_p0 = sext_ln1345_54_fu_7736_p1;

assign grp_fu_14160_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14168_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14176_p0 = sext_ln1345_66_reg_16402;

assign grp_fu_14176_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14183_p0 = sext_ln1345_68_reg_16414;

assign grp_fu_14183_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14190_p0 = sext_ln1345_70_fu_7757_p1;

assign grp_fu_14190_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14198_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14206_p0 = sext_ln1345_82_reg_16496;

assign grp_fu_14206_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14213_p0 = sext_ln1345_84_reg_16508;

assign grp_fu_14213_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14220_p0 = sext_ln1345_86_fu_7778_p1;

assign grp_fu_14220_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14228_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14236_p0 = sext_ln1345_98_reg_16590;

assign grp_fu_14236_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14243_p0 = sext_ln1345_100_reg_16602;

assign grp_fu_14243_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14250_p0 = sext_ln1345_102_fu_7799_p1;

assign grp_fu_14250_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14258_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14266_p0 = sext_ln1345_114_reg_16684;

assign grp_fu_14266_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14273_p0 = sext_ln1345_116_reg_16696;

assign grp_fu_14273_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14280_p0 = sext_ln1345_118_fu_7820_p1;

assign grp_fu_14280_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14288_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14296_p0 = sext_ln1345_130_reg_16778;

assign grp_fu_14296_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14303_p0 = sext_ln1345_132_reg_16790;

assign grp_fu_14303_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14310_p0 = sext_ln1345_134_fu_7841_p1;

assign grp_fu_14310_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14318_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14326_p0 = sext_ln1345_146_reg_16872;

assign grp_fu_14326_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14333_p0 = sext_ln1345_148_reg_16884;

assign grp_fu_14333_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14340_p0 = sext_ln1345_150_fu_7862_p1;

assign grp_fu_14340_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14348_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14356_p0 = sext_ln1345_162_reg_16966;

assign grp_fu_14356_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14363_p0 = sext_ln1345_164_reg_16978;

assign grp_fu_14363_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14370_p0 = sext_ln1345_166_fu_7883_p1;

assign grp_fu_14370_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14378_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14386_p0 = sext_ln1345_178_reg_17059;

assign grp_fu_14386_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14393_p0 = sext_ln1345_180_reg_17071;

assign grp_fu_14393_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14400_p0 = sext_ln1345_182_fu_7907_p1;

assign grp_fu_14400_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14408_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14416_p0 = sext_ln1345_194_fu_7925_p1;

assign grp_fu_14416_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14424_p0 = sext_ln1345_196_fu_7937_p1;

assign grp_fu_14424_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14432_p0 = sext_ln1345_198_fu_7945_p1;

assign grp_fu_14432_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14440_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14448_p0 = sext_ln1345_210_fu_7963_p1;

assign grp_fu_14448_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14456_p0 = sext_ln1345_212_fu_7975_p1;

assign grp_fu_14456_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14464_p0 = sext_ln1345_214_fu_7983_p1;

assign grp_fu_14464_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14472_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14480_p0 = sext_ln1345_226_fu_8001_p1;

assign grp_fu_14480_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14488_p0 = sext_ln1345_228_fu_8013_p1;

assign grp_fu_14488_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14496_p0 = sext_ln1345_230_fu_8021_p1;

assign grp_fu_14496_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14504_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14512_p0 = sext_ln1345_242_fu_8039_p1;

assign grp_fu_14512_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14520_p0 = sext_ln1345_244_fu_8051_p1;

assign grp_fu_14520_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14528_p0 = sext_ln1345_246_fu_8059_p1;

assign grp_fu_14528_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14536_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14544_p0 = sext_ln1345_258_fu_8077_p1;

assign grp_fu_14544_p1 = sext_ln1345_4_fu_7666_p1;

assign grp_fu_14552_p0 = sext_ln1345_260_fu_8089_p1;

assign grp_fu_14552_p1 = sext_ln1345_8_fu_7677_p1;

assign grp_fu_14560_p0 = sext_ln1345_262_fu_8097_p1;

assign grp_fu_14560_p1 = sext_ln1345_12_fu_7688_p1;

assign grp_fu_14568_p1 = sext_ln1345_26_fu_7694_p1;

assign grp_fu_14576_p0 = sext_ln1345_13_fu_7691_p1;

assign grp_fu_14576_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_14584_p0 = sext_ln1345_17_reg_16035;

assign grp_fu_14584_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_14591_p0 = sext_ln1345_21_reg_16087;

assign grp_fu_14591_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_14598_p0 = sext_ln1345_25_reg_16139;

assign grp_fu_14598_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_14605_p0 = sext_ln1345_38_fu_7715_p1;

assign grp_fu_14605_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_14613_p0 = sext_ln1345_40_reg_16249;

assign grp_fu_14613_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_14620_p0 = sext_ln1345_42_reg_16261;

assign grp_fu_14620_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_14627_p0 = sext_ln1345_44_reg_16273;

assign grp_fu_14627_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_14634_p0 = sext_ln1345_54_fu_7736_p1;

assign grp_fu_14634_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_14642_p0 = sext_ln1345_56_reg_16343;

assign grp_fu_14642_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_14649_p0 = sext_ln1345_58_reg_16355;

assign grp_fu_14649_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_14656_p0 = sext_ln1345_60_reg_16367;

assign grp_fu_14656_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_14663_p0 = sext_ln1345_70_fu_7757_p1;

assign grp_fu_14663_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_14671_p0 = sext_ln1345_72_reg_16437;

assign grp_fu_14671_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_14678_p0 = sext_ln1345_74_reg_16449;

assign grp_fu_14678_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_14685_p0 = sext_ln1345_76_reg_16461;

assign grp_fu_14685_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_14692_p0 = sext_ln1345_86_fu_7778_p1;

assign grp_fu_14692_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_14700_p0 = sext_ln1345_88_reg_16531;

assign grp_fu_14700_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_14707_p0 = sext_ln1345_90_reg_16543;

assign grp_fu_14707_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_14714_p0 = sext_ln1345_92_reg_16555;

assign grp_fu_14714_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_14721_p0 = sext_ln1345_102_fu_7799_p1;

assign grp_fu_14721_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_14729_p0 = sext_ln1345_104_reg_16625;

assign grp_fu_14729_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_14736_p0 = sext_ln1345_106_reg_16637;

assign grp_fu_14736_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_14743_p0 = sext_ln1345_108_reg_16649;

assign grp_fu_14743_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_14750_p0 = sext_ln1345_118_fu_7820_p1;

assign grp_fu_14750_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_14758_p0 = sext_ln1345_120_reg_16719;

assign grp_fu_14758_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_14765_p0 = sext_ln1345_122_reg_16731;

assign grp_fu_14765_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_14772_p0 = sext_ln1345_124_reg_16743;

assign grp_fu_14772_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_14779_p0 = sext_ln1345_134_fu_7841_p1;

assign grp_fu_14779_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_14787_p0 = sext_ln1345_136_reg_16813;

assign grp_fu_14787_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_14794_p0 = sext_ln1345_138_reg_16825;

assign grp_fu_14794_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_14801_p0 = sext_ln1345_140_reg_16837;

assign grp_fu_14801_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_14808_p0 = sext_ln1345_150_fu_7862_p1;

assign grp_fu_14808_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_14816_p0 = sext_ln1345_152_reg_16907;

assign grp_fu_14816_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_14823_p0 = sext_ln1345_154_reg_16919;

assign grp_fu_14823_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_14830_p0 = sext_ln1345_156_reg_16931;

assign grp_fu_14830_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_14837_p0 = sext_ln1345_166_fu_7883_p1;

assign grp_fu_14837_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_14845_p0 = sext_ln1345_168_reg_17001;

assign grp_fu_14845_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_14852_p0 = sext_ln1345_170_reg_17013;

assign grp_fu_14852_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_14859_p0 = sext_ln1345_172_reg_17025;

assign grp_fu_14859_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_14866_p1 = sext_ln1345_272_reg_17586;

assign grp_fu_14873_p0 = sext_ln1345_182_fu_7907_p1;

assign grp_fu_14873_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_14881_p0 = sext_ln1345_184_reg_17094;

assign grp_fu_14881_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_14888_p0 = sext_ln1345_186_reg_17106;

assign grp_fu_14888_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_14895_p0 = sext_ln1345_188_reg_17118;

assign grp_fu_14895_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_14902_p1 = sext_ln1345_272_reg_17586;

assign grp_fu_14909_p0 = sext_ln1345_193_fu_7916_p1;

assign grp_fu_14909_p1 = sext_ln1345_273_reg_17606;

assign grp_fu_14916_p0 = sext_ln1345_195_fu_7928_p1;

assign grp_fu_14916_p1 = sext_ln1345_275_reg_17646;

assign grp_fu_14923_p0 = sext_ln1345_198_fu_7945_p1;

assign grp_fu_14923_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_14931_p0 = sext_ln1345_200_reg_17183;

assign grp_fu_14931_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_14938_p0 = sext_ln1345_202_reg_17195;

assign grp_fu_14938_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_14945_p0 = sext_ln1345_204_reg_17207;

assign grp_fu_14945_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_14952_p1 = sext_ln1345_272_reg_17586;

assign grp_fu_14959_p0 = sext_ln1345_209_fu_7954_p1;

assign grp_fu_14959_p1 = sext_ln1345_273_reg_17606;

assign grp_fu_14966_p0 = sext_ln1345_211_fu_7966_p1;

assign grp_fu_14966_p1 = sext_ln1345_275_reg_17646;

assign grp_fu_14973_p0 = sext_ln1345_214_fu_7983_p1;

assign grp_fu_14973_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_14981_p0 = sext_ln1345_216_reg_17272;

assign grp_fu_14981_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_14988_p0 = sext_ln1345_218_reg_17284;

assign grp_fu_14988_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_14995_p0 = sext_ln1345_220_reg_17296;

assign grp_fu_14995_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_15002_p1 = sext_ln1345_272_reg_17586;

assign grp_fu_15009_p0 = sext_ln1345_225_fu_7992_p1;

assign grp_fu_15009_p1 = sext_ln1345_273_reg_17606;

assign grp_fu_15016_p0 = sext_ln1345_227_fu_8004_p1;

assign grp_fu_15016_p1 = sext_ln1345_275_reg_17646;

assign grp_fu_15023_p0 = sext_ln1345_230_fu_8021_p1;

assign grp_fu_15023_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_15031_p0 = sext_ln1345_232_reg_17361;

assign grp_fu_15031_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_15038_p0 = sext_ln1345_234_reg_17373;

assign grp_fu_15038_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_15045_p0 = sext_ln1345_236_reg_17385;

assign grp_fu_15045_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_15052_p1 = sext_ln1345_272_reg_17586;

assign grp_fu_15059_p0 = sext_ln1345_241_fu_8030_p1;

assign grp_fu_15059_p1 = sext_ln1345_273_reg_17606;

assign grp_fu_15066_p0 = sext_ln1345_243_fu_8042_p1;

assign grp_fu_15066_p1 = sext_ln1345_275_reg_17646;

assign grp_fu_15073_p0 = sext_ln1345_246_fu_8059_p1;

assign grp_fu_15073_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_15081_p0 = sext_ln1345_248_reg_17450;

assign grp_fu_15081_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_15088_p0 = sext_ln1345_250_reg_17462;

assign grp_fu_15088_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_15095_p0 = sext_ln1345_252_reg_17474;

assign grp_fu_15095_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_15102_p1 = sext_ln1345_272_reg_17586;

assign grp_fu_15109_p0 = sext_ln1345_257_fu_8068_p1;

assign grp_fu_15109_p1 = sext_ln1345_273_reg_17606;

assign grp_fu_15116_p0 = sext_ln1345_259_fu_8080_p1;

assign grp_fu_15116_p1 = sext_ln1345_275_reg_17646;

assign grp_fu_15123_p0 = sext_ln1345_262_fu_8097_p1;

assign grp_fu_15123_p1 = sext_ln1345_278_fu_8103_p1;

assign grp_fu_15131_p0 = sext_ln1345_264_reg_17539;

assign grp_fu_15131_p1 = sext_ln1345_280_fu_8114_p1;

assign grp_fu_15138_p0 = sext_ln1345_266_reg_17551;

assign grp_fu_15138_p1 = sext_ln1345_282_fu_8117_p1;

assign grp_fu_15145_p0 = sext_ln1345_268_reg_17563;

assign grp_fu_15145_p1 = sext_ln1345_284_fu_8128_p1;

assign grp_fu_15152_p0 = sext_ln1345_1_reg_15948;

assign grp_fu_15152_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15152_p2 = vec_o_data_M_elems_V_1_fu_9346_p3[20:0];

assign grp_fu_15160_p0 = sext_ln1345_32_reg_16202;

assign grp_fu_15160_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15160_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[41:21]}};

assign grp_fu_15168_p0 = sext_ln1345_48_reg_16296;

assign grp_fu_15168_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15168_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[62:42]}};

assign grp_fu_15176_p0 = sext_ln1345_64_reg_16390;

assign grp_fu_15176_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15176_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[83:63]}};

assign grp_fu_15184_p0 = sext_ln1345_80_reg_16484;

assign grp_fu_15184_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15184_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[104:84]}};

assign grp_fu_15192_p0 = sext_ln1345_96_reg_16578;

assign grp_fu_15192_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15192_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[125:105]}};

assign grp_fu_15200_p0 = sext_ln1345_112_reg_16672;

assign grp_fu_15200_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15200_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[146:126]}};

assign grp_fu_15208_p0 = sext_ln1345_128_reg_16766;

assign grp_fu_15208_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15208_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[167:147]}};

assign grp_fu_15216_p0 = sext_ln1345_144_reg_16860;

assign grp_fu_15216_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15216_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[188:168]}};

assign grp_fu_15224_p0 = sext_ln1345_160_reg_16954;

assign grp_fu_15224_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15224_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[209:189]}};

assign grp_fu_15232_p0 = sext_ln1345_176_reg_18006;

assign grp_fu_15232_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15232_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[230:210]}};

assign grp_fu_15240_p0 = sext_ln1345_192_reg_18024;

assign grp_fu_15240_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15240_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[251:231]}};

assign grp_fu_15248_p0 = sext_ln1345_208_reg_18066;

assign grp_fu_15248_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15248_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[272:252]}};

assign grp_fu_15256_p0 = sext_ln1345_224_reg_18108;

assign grp_fu_15256_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15256_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[293:273]}};

assign grp_fu_15264_p0 = sext_ln1345_240_reg_18150;

assign grp_fu_15264_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15264_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[314:294]}};

assign grp_fu_15272_p0 = sext_ln1345_256_reg_18192;

assign grp_fu_15272_p1 = sext_ln1345_fu_8438_p1;

assign grp_fu_15272_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[335:315]}};

assign grp_fu_15280_p0 = sext_ln1345_27_reg_17892;

assign grp_fu_15280_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15280_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[356:336]}};

assign grp_fu_15288_p0 = sext_ln1345_45_reg_17904;

assign grp_fu_15288_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15288_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[377:357]}};

assign grp_fu_15296_p0 = sext_ln1345_61_reg_17916;

assign grp_fu_15296_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15296_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[398:378]}};

assign grp_fu_15304_p0 = sext_ln1345_77_reg_17928;

assign grp_fu_15304_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15304_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[419:399]}};

assign grp_fu_15312_p0 = sext_ln1345_93_reg_17940;

assign grp_fu_15312_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15312_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[440:420]}};

assign grp_fu_15320_p0 = sext_ln1345_109_reg_17952;

assign grp_fu_15320_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15320_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[461:441]}};

assign grp_fu_15328_p0 = sext_ln1345_125_reg_17964;

assign grp_fu_15328_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15328_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[482:462]}};

assign grp_fu_15336_p0 = sext_ln1345_141_reg_17976;

assign grp_fu_15336_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15336_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[503:483]}};

assign grp_fu_15344_p0 = sext_ln1345_157_reg_17988;

assign grp_fu_15344_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15344_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[524:504]}};

assign grp_fu_15352_p0 = sext_ln1345_173_reg_18000;

assign grp_fu_15352_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15352_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[545:525]}};

assign grp_fu_15360_p0 = sext_ln1345_189_reg_18018;

assign grp_fu_15360_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15360_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[566:546]}};

assign grp_fu_15368_p0 = sext_ln1345_205_reg_18060;

assign grp_fu_15368_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15368_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[587:567]}};

assign grp_fu_15376_p0 = sext_ln1345_221_reg_18102;

assign grp_fu_15376_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15376_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[608:588]}};

assign grp_fu_15384_p0 = sext_ln1345_237_reg_18144;

assign grp_fu_15384_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15384_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[629:609]}};

assign grp_fu_15392_p0 = sext_ln1345_253_reg_18186;

assign grp_fu_15392_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15392_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[650:630]}};

assign grp_fu_15400_p0 = sext_ln1345_269_reg_18228;

assign grp_fu_15400_p1 = sext_ln1345_285_fu_8713_p1;

assign grp_fu_15400_p2 = {{vec_o_data_M_elems_V_1_fu_9346_p3[671:651]}};

assign grp_fu_3697_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_3737_p0 = sext_ln1345_19_fu_3733_p1;

assign grp_fu_3737_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_3777_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_3827_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_3958_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_3992_p0 = sext_ln1345_41_fu_3988_p1;

assign grp_fu_3992_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_4026_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_4070_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_4198_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_4232_p0 = sext_ln1345_57_fu_4228_p1;

assign grp_fu_4232_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_4266_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_4310_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_4438_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_4472_p0 = sext_ln1345_73_fu_4468_p1;

assign grp_fu_4472_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_4506_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_4550_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_4678_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_4712_p0 = sext_ln1345_89_fu_4708_p1;

assign grp_fu_4712_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_4746_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_4790_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_4918_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_4952_p0 = sext_ln1345_105_fu_4948_p1;

assign grp_fu_4952_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_4986_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_5030_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_5158_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_5192_p0 = sext_ln1345_121_fu_5188_p1;

assign grp_fu_5192_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_5226_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_5270_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_5398_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_5432_p0 = sext_ln1345_137_fu_5428_p1;

assign grp_fu_5432_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_5466_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_5510_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_5638_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_5672_p0 = sext_ln1345_153_fu_5668_p1;

assign grp_fu_5672_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_5706_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_5750_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_5878_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_5912_p0 = sext_ln1345_169_fu_5908_p1;

assign grp_fu_5912_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_5946_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_5990_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_6114_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_6148_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_6182_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_6226_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_6334_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_6368_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_6402_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_6446_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_6554_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_6588_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_6622_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_6666_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_6774_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_6808_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_6842_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_6886_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_6994_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_7028_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_7062_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_7106_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_7214_p1 = sext_ln1345_14_fu_3690_p1;

assign grp_fu_7248_p1 = sext_ln1345_18_fu_3730_p1;

assign grp_fu_7282_p1 = sext_ln1345_22_fu_3770_p1;

assign grp_fu_7326_p1 = sext_ln1345_28_fu_3820_p1;

assign grp_fu_7355_p1 = sext_ln1345_274_fu_7352_p1;

assign grp_fu_7367_p1 = sext_ln1345_276_fu_7364_p1;

assign grp_fu_7376_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7385_p0 = sext_ln1345_19_fu_3733_p1;

assign grp_fu_7385_p1 = sext_ln1345_281_fu_7382_p1;

assign grp_fu_7394_p1 = sext_ln1345_274_fu_7352_p1;

assign grp_fu_7400_p1 = sext_ln1345_276_fu_7364_p1;

assign grp_fu_7406_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7412_p0 = sext_ln1345_41_fu_3988_p1;

assign grp_fu_7412_p1 = sext_ln1345_281_fu_7382_p1;

assign grp_fu_7418_p1 = sext_ln1345_274_fu_7352_p1;

assign grp_fu_7424_p1 = sext_ln1345_276_fu_7364_p1;

assign grp_fu_7430_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7436_p0 = sext_ln1345_57_fu_4228_p1;

assign grp_fu_7436_p1 = sext_ln1345_281_fu_7382_p1;

assign grp_fu_7442_p1 = sext_ln1345_274_fu_7352_p1;

assign grp_fu_7448_p1 = sext_ln1345_276_fu_7364_p1;

assign grp_fu_7454_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7460_p0 = sext_ln1345_73_fu_4468_p1;

assign grp_fu_7460_p1 = sext_ln1345_281_fu_7382_p1;

assign grp_fu_7466_p1 = sext_ln1345_274_fu_7352_p1;

assign grp_fu_7472_p1 = sext_ln1345_276_fu_7364_p1;

assign grp_fu_7478_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7484_p0 = sext_ln1345_89_fu_4708_p1;

assign grp_fu_7484_p1 = sext_ln1345_281_fu_7382_p1;

assign grp_fu_7490_p1 = sext_ln1345_274_fu_7352_p1;

assign grp_fu_7496_p1 = sext_ln1345_276_fu_7364_p1;

assign grp_fu_7502_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7508_p0 = sext_ln1345_105_fu_4948_p1;

assign grp_fu_7508_p1 = sext_ln1345_281_fu_7382_p1;

assign grp_fu_7514_p1 = sext_ln1345_274_fu_7352_p1;

assign grp_fu_7520_p1 = sext_ln1345_276_fu_7364_p1;

assign grp_fu_7526_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7532_p0 = sext_ln1345_121_fu_5188_p1;

assign grp_fu_7532_p1 = sext_ln1345_281_fu_7382_p1;

assign grp_fu_7538_p1 = sext_ln1345_274_fu_7352_p1;

assign grp_fu_7544_p1 = sext_ln1345_276_fu_7364_p1;

assign grp_fu_7550_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7556_p0 = sext_ln1345_137_fu_5428_p1;

assign grp_fu_7556_p1 = sext_ln1345_281_fu_7382_p1;

assign grp_fu_7562_p1 = sext_ln1345_274_fu_7352_p1;

assign grp_fu_7568_p1 = sext_ln1345_276_fu_7364_p1;

assign grp_fu_7574_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7580_p0 = sext_ln1345_153_fu_5668_p1;

assign grp_fu_7580_p1 = sext_ln1345_281_fu_7382_p1;

assign grp_fu_7586_p1 = sext_ln1345_274_fu_7352_p1;

assign grp_fu_7592_p1 = sext_ln1345_276_fu_7364_p1;

assign grp_fu_7598_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7604_p0 = sext_ln1345_169_fu_5908_p1;

assign grp_fu_7604_p1 = sext_ln1345_281_fu_7382_p1;

assign grp_fu_7610_p1 = sext_ln1345_274_fu_7352_p1;

assign grp_fu_7616_p1 = sext_ln1345_276_fu_7364_p1;

assign grp_fu_7622_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7628_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7634_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7640_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7646_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7652_p1 = sext_ln1345_277_fu_7373_p1;

assign grp_fu_7661_p0 = sext_ln1345_3_reg_15954;

assign grp_fu_7661_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_7672_p0 = sext_ln1345_7_reg_15966;

assign grp_fu_7672_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_7683_p0 = sext_ln1345_11_reg_15978;

assign grp_fu_7683_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_7700_p0 = sext_ln1345_33_reg_16208;

assign grp_fu_7700_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_7705_p0 = sext_ln1345_35_reg_16220;

assign grp_fu_7705_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_7710_p0 = sext_ln1345_37_reg_16232;

assign grp_fu_7710_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_7721_p0 = sext_ln1345_49_reg_16302;

assign grp_fu_7721_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_7726_p0 = sext_ln1345_51_reg_16314;

assign grp_fu_7726_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_7731_p0 = sext_ln1345_53_reg_16326;

assign grp_fu_7731_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_7742_p0 = sext_ln1345_65_reg_16396;

assign grp_fu_7742_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_7747_p0 = sext_ln1345_67_reg_16408;

assign grp_fu_7747_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_7752_p0 = sext_ln1345_69_reg_16420;

assign grp_fu_7752_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_7763_p0 = sext_ln1345_81_reg_16490;

assign grp_fu_7763_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_7768_p0 = sext_ln1345_83_reg_16502;

assign grp_fu_7768_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_7773_p0 = sext_ln1345_85_reg_16514;

assign grp_fu_7773_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_7784_p0 = sext_ln1345_97_reg_16584;

assign grp_fu_7784_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_7789_p0 = sext_ln1345_99_reg_16596;

assign grp_fu_7789_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_7794_p0 = sext_ln1345_101_reg_16608;

assign grp_fu_7794_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_7805_p0 = sext_ln1345_113_reg_16678;

assign grp_fu_7805_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_7810_p0 = sext_ln1345_115_reg_16690;

assign grp_fu_7810_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_7815_p0 = sext_ln1345_117_reg_16702;

assign grp_fu_7815_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_7826_p0 = sext_ln1345_129_reg_16772;

assign grp_fu_7826_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_7831_p0 = sext_ln1345_131_reg_16784;

assign grp_fu_7831_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_7836_p0 = sext_ln1345_133_reg_16796;

assign grp_fu_7836_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_7847_p0 = sext_ln1345_145_reg_16866;

assign grp_fu_7847_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_7852_p0 = sext_ln1345_147_reg_16878;

assign grp_fu_7852_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_7857_p0 = sext_ln1345_149_reg_16890;

assign grp_fu_7857_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_7868_p0 = sext_ln1345_161_reg_16960;

assign grp_fu_7868_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_7873_p0 = sext_ln1345_163_reg_16972;

assign grp_fu_7873_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_7878_p0 = sext_ln1345_165_reg_16984;

assign grp_fu_7878_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_7892_p0 = sext_ln1345_177_reg_17053;

assign grp_fu_7892_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_7897_p0 = sext_ln1345_179_reg_17065;

assign grp_fu_7897_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_7902_p0 = sext_ln1345_181_reg_17077;

assign grp_fu_7902_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_7919_p0 = sext_ln1345_193_fu_7916_p1;

assign grp_fu_7919_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_7931_p0 = sext_ln1345_195_fu_7928_p1;

assign grp_fu_7931_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_7940_p0 = sext_ln1345_197_reg_17166;

assign grp_fu_7940_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_7957_p0 = sext_ln1345_209_fu_7954_p1;

assign grp_fu_7957_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_7969_p0 = sext_ln1345_211_fu_7966_p1;

assign grp_fu_7969_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_7978_p0 = sext_ln1345_213_reg_17255;

assign grp_fu_7978_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_7995_p0 = sext_ln1345_225_fu_7992_p1;

assign grp_fu_7995_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_8007_p0 = sext_ln1345_227_fu_8004_p1;

assign grp_fu_8007_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_8016_p0 = sext_ln1345_229_reg_17344;

assign grp_fu_8016_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_8033_p0 = sext_ln1345_241_fu_8030_p1;

assign grp_fu_8033_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_8045_p0 = sext_ln1345_243_fu_8042_p1;

assign grp_fu_8045_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_8054_p0 = sext_ln1345_245_reg_17433;

assign grp_fu_8054_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_8071_p0 = sext_ln1345_257_fu_8068_p1;

assign grp_fu_8071_p1 = sext_ln1345_2_fu_7658_p1;

assign grp_fu_8083_p0 = sext_ln1345_259_fu_8080_p1;

assign grp_fu_8083_p1 = sext_ln1345_6_fu_7669_p1;

assign grp_fu_8092_p0 = sext_ln1345_261_reg_17522;

assign grp_fu_8092_p1 = sext_ln1345_10_fu_7680_p1;

assign grp_fu_8109_p0 = sext_ln1345_15_reg_16009;

assign grp_fu_8109_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8123_p0 = sext_ln1345_23_reg_16113;

assign grp_fu_8123_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8134_p0 = sext_ln1345_29_reg_16170;

assign grp_fu_8134_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8139_p0 = sext_ln1345_39_reg_16243;

assign grp_fu_8139_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8144_p0 = sext_ln1345_43_reg_16267;

assign grp_fu_8144_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8149_p0 = sext_ln1345_46_reg_16284;

assign grp_fu_8149_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8154_p0 = sext_ln1345_55_reg_16337;

assign grp_fu_8154_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8159_p0 = sext_ln1345_59_reg_16361;

assign grp_fu_8159_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8164_p0 = sext_ln1345_62_reg_16378;

assign grp_fu_8164_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8169_p0 = sext_ln1345_71_reg_16431;

assign grp_fu_8169_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8174_p0 = sext_ln1345_75_reg_16455;

assign grp_fu_8174_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8179_p0 = sext_ln1345_78_reg_16472;

assign grp_fu_8179_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8184_p0 = sext_ln1345_87_reg_16525;

assign grp_fu_8184_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8189_p0 = sext_ln1345_91_reg_16549;

assign grp_fu_8189_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8194_p0 = sext_ln1345_94_reg_16566;

assign grp_fu_8194_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8199_p0 = sext_ln1345_103_reg_16619;

assign grp_fu_8199_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8204_p0 = sext_ln1345_107_reg_16643;

assign grp_fu_8204_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8209_p0 = sext_ln1345_110_reg_16660;

assign grp_fu_8209_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8214_p0 = sext_ln1345_119_reg_16713;

assign grp_fu_8214_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8219_p0 = sext_ln1345_123_reg_16737;

assign grp_fu_8219_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8224_p0 = sext_ln1345_126_reg_16754;

assign grp_fu_8224_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8229_p0 = sext_ln1345_135_reg_16807;

assign grp_fu_8229_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8234_p0 = sext_ln1345_139_reg_16831;

assign grp_fu_8234_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8239_p0 = sext_ln1345_142_reg_16848;

assign grp_fu_8239_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8244_p0 = sext_ln1345_151_reg_16901;

assign grp_fu_8244_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8249_p0 = sext_ln1345_155_reg_16925;

assign grp_fu_8249_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8254_p0 = sext_ln1345_158_reg_16942;

assign grp_fu_8254_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8259_p0 = sext_ln1345_167_reg_16995;

assign grp_fu_8259_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8264_p0 = sext_ln1345_171_reg_17019;

assign grp_fu_8264_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8269_p0 = sext_ln1345_174_reg_17036;

assign grp_fu_8269_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8274_p0 = sext_ln1345_183_reg_17088;

assign grp_fu_8274_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8279_p0 = sext_ln1345_185_reg_17100;

assign grp_fu_8279_p1 = sext_ln1345_281_reg_17706;

assign grp_fu_8283_p0 = sext_ln1345_187_reg_17112;

assign grp_fu_8283_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8288_p0 = sext_ln1345_190_reg_17129;

assign grp_fu_8288_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8293_p0 = sext_ln1345_194_fu_7925_p1;

assign grp_fu_8293_p1 = sext_ln1345_274_reg_17626;

assign grp_fu_8298_p0 = sext_ln1345_196_fu_7937_p1;

assign grp_fu_8298_p1 = sext_ln1345_276_reg_17666;

assign grp_fu_8303_p0 = sext_ln1345_199_reg_17177;

assign grp_fu_8303_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8308_p0 = sext_ln1345_201_reg_17189;

assign grp_fu_8308_p1 = sext_ln1345_281_reg_17706;

assign grp_fu_8312_p0 = sext_ln1345_203_reg_17201;

assign grp_fu_8312_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8317_p0 = sext_ln1345_206_reg_17218;

assign grp_fu_8317_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8322_p0 = sext_ln1345_210_fu_7963_p1;

assign grp_fu_8322_p1 = sext_ln1345_274_reg_17626;

assign grp_fu_8327_p0 = sext_ln1345_212_fu_7975_p1;

assign grp_fu_8327_p1 = sext_ln1345_276_reg_17666;

assign grp_fu_8332_p0 = sext_ln1345_215_reg_17266;

assign grp_fu_8332_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8337_p0 = sext_ln1345_217_reg_17278;

assign grp_fu_8337_p1 = sext_ln1345_281_reg_17706;

assign grp_fu_8341_p0 = sext_ln1345_219_reg_17290;

assign grp_fu_8341_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8346_p0 = sext_ln1345_222_reg_17307;

assign grp_fu_8346_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8351_p0 = sext_ln1345_226_fu_8001_p1;

assign grp_fu_8351_p1 = sext_ln1345_274_reg_17626;

assign grp_fu_8356_p0 = sext_ln1345_228_fu_8013_p1;

assign grp_fu_8356_p1 = sext_ln1345_276_reg_17666;

assign grp_fu_8361_p0 = sext_ln1345_231_reg_17355;

assign grp_fu_8361_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8366_p0 = sext_ln1345_233_reg_17367;

assign grp_fu_8366_p1 = sext_ln1345_281_reg_17706;

assign grp_fu_8370_p0 = sext_ln1345_235_reg_17379;

assign grp_fu_8370_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8375_p0 = sext_ln1345_238_reg_17396;

assign grp_fu_8375_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8380_p0 = sext_ln1345_242_fu_8039_p1;

assign grp_fu_8380_p1 = sext_ln1345_274_reg_17626;

assign grp_fu_8385_p0 = sext_ln1345_244_fu_8051_p1;

assign grp_fu_8385_p1 = sext_ln1345_276_reg_17666;

assign grp_fu_8390_p0 = sext_ln1345_247_reg_17444;

assign grp_fu_8390_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8395_p0 = sext_ln1345_249_reg_17456;

assign grp_fu_8395_p1 = sext_ln1345_281_reg_17706;

assign grp_fu_8399_p0 = sext_ln1345_251_reg_17468;

assign grp_fu_8399_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8404_p0 = sext_ln1345_254_reg_17485;

assign grp_fu_8404_p1 = sext_ln1345_286_fu_8131_p1;

assign grp_fu_8409_p0 = sext_ln1345_258_fu_8077_p1;

assign grp_fu_8409_p1 = sext_ln1345_274_reg_17626;

assign grp_fu_8414_p0 = sext_ln1345_260_fu_8089_p1;

assign grp_fu_8414_p1 = sext_ln1345_276_reg_17666;

assign grp_fu_8419_p0 = sext_ln1345_263_reg_17533;

assign grp_fu_8419_p1 = sext_ln1345_279_fu_8106_p1;

assign grp_fu_8424_p0 = sext_ln1345_265_reg_17545;

assign grp_fu_8424_p1 = sext_ln1345_281_reg_17706;

assign grp_fu_8428_p0 = sext_ln1345_267_reg_17557;

assign grp_fu_8428_p1 = sext_ln1345_283_fu_8120_p1;

assign grp_fu_8433_p0 = sext_ln1345_270_reg_17574;

assign grp_fu_8433_p1 = sext_ln1345_286_fu_8131_p1;

assign icmp_ln126_fu_1565_p2 = ((ap_phi_mux_indvar_flatten93_phi_fu_1462_p4 == 16'd56448) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_1577_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_1485_p4 == 10'd576) ? 1'b1 : 1'b0);

assign icmp_ln128_fu_1605_p2 = ((ap_phi_mux_cit_phi_fu_1507_p4 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln132_fu_1631_p2 = ((select_ln127_fu_1623_p3 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_1782_p2 = ((select_ln127_reg_15536 == 6'd47) ? 1'b1 : 1'b0);

assign mac_sm_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{3'd0}, {trunc_ln174_6_fu_13047_p4}}}, {3'd0}}}, {trunc_ln174_5_fu_13037_p4}}}, {3'd0}}}, {trunc_ln174_4_fu_13027_p4}}}, {3'd0}}}, {trunc_ln174_3_fu_13017_p4}}}, {3'd0}}}, {trunc_ln174_2_fu_13007_p4}}}, {3'd0}}}, {trunc_ln174_1_fu_12997_p4}}}, {3'd0}}}, {trunc_ln174_s_fu_12987_p4}}}, {3'd0}}}, {tmp_379_fu_12977_p4}}}, {3'd0}}}, {tmp_378_fu_12967_p4}}}, {3'd0}}}, {tmp_377_fu_12957_p4}}}, {3'd0}}}, {tmp_376_fu_12947_p4}}}, {3'd0}}}, {tmp_375_fu_12937_p4}}}, {3'd0}}}, {tmp_374_fu_12927_p4}}}, {3'd0}}}, {tmp_373_fu_12917_p4}}}, {3'd0}}}, {tmp_372_fu_12907_p4}}}, {3'd0}}}, {tmp_371_fu_12897_p4}}}, {3'd0}}}, {tmp_370_fu_12887_p4}}}, {3'd0}}}, {tmp_369_fu_12877_p4}}}, {3'd0}}}, {tmp_368_fu_12867_p4}}}, {3'd0}}}, {tmp_367_fu_12857_p4}}}, {3'd0}}}, {tmp_366_fu_12847_p4}}}, {3'd0}}}, {tmp_365_fu_12837_p4}}}, {3'd0}}}, {tmp_364_fu_12827_p4}}}, {3'd0}}}, {tmp_363_fu_12817_p4}}}, {3'd0}}}, {tmp_362_fu_12807_p4}}}, {3'd0}}}, {tmp_361_fu_12797_p4}}}, {3'd0}}}, {tmp_360_fu_12787_p4}}}, {3'd0}}}, {tmp_359_fu_12777_p4}}}, {3'd0}}}, {tmp_358_fu_12767_p4}}}, {3'd0}}}, {tmp_357_fu_12757_p4}}}, {3'd0}}}, {tmp_356_fu_12747_p4}}}, {3'd0}}}, {trunc_ln1_fu_12582_p4}};

assign or_ln127_fu_1617_p2 = (icmp_ln127_fu_1577_p2 | and_ln126_fu_1611_p2);

assign p_cast180_fu_1731_p1 = empty_37_fu_1725_p2;

assign p_cast_fu_1649_p1 = empty_33_reg_15421;

assign p_shl1_cast_fu_1682_p3 = {{select_ln126_1_reg_15487}, {4'd0}};

assign p_shl2_cast_fu_1696_p1 = tmp_323_fu_1689_p3;

assign p_shl3_cast_fu_1742_p3 = {{select_ln127_1_fu_1736_p3}, {6'd0}};

assign ret_10_fu_12637_p2 = (tmp_333_reg_21154 + 21'd128);

assign ret_11_fu_12642_p2 = (tmp_334_reg_21159 + 21'd128);

assign ret_12_fu_12647_p2 = (tmp_335_reg_21164 + 21'd128);

assign ret_13_fu_12652_p2 = (tmp_336_reg_21169 + 21'd128);

assign ret_14_fu_12657_p2 = (tmp_337_reg_21174 + 21'd128);

assign ret_15_fu_12662_p2 = (tmp_338_reg_21179 + 21'd128);

assign ret_16_fu_12667_p2 = (tmp_339_reg_21184 + 21'd128);

assign ret_17_fu_12672_p2 = (tmp_340_reg_21189 + 21'd128);

assign ret_18_fu_12677_p2 = (tmp_341_reg_21194 + 21'd128);

assign ret_19_fu_12682_p2 = (tmp_342_reg_21199 + 21'd128);

assign ret_1_fu_12592_p2 = (tmp_324_reg_21109 + 21'd128);

assign ret_20_fu_12687_p2 = (tmp_343_reg_21204 + 21'd128);

assign ret_21_fu_12692_p2 = (tmp_344_reg_21209 + 21'd128);

assign ret_22_fu_12697_p2 = (tmp_345_reg_21214 + 21'd128);

assign ret_23_fu_12702_p2 = (tmp_346_reg_21219 + 21'd128);

assign ret_24_fu_12707_p2 = (tmp_347_reg_21224 + 21'd128);

assign ret_25_fu_12712_p2 = (tmp_348_reg_21229 + 21'd128);

assign ret_26_fu_12717_p2 = (tmp_349_reg_21234 + 21'd128);

assign ret_27_fu_12722_p2 = (tmp_350_reg_21239 + 21'd128);

assign ret_28_fu_12727_p2 = (tmp_351_reg_21244 + 21'd128);

assign ret_29_fu_12732_p2 = (tmp_352_reg_21249 + 21'd128);

assign ret_2_fu_12597_p2 = (tmp_325_reg_21114 + 21'd128);

assign ret_30_fu_12737_p2 = (tmp_353_reg_21254 + 21'd128);

assign ret_31_fu_12742_p2 = (tmp_354_reg_21259 + 21'd128);

assign ret_3_fu_12602_p2 = (tmp_326_reg_21119 + 21'd128);

assign ret_4_fu_12607_p2 = (tmp_327_reg_21124 + 21'd128);

assign ret_5_fu_12612_p2 = (tmp_328_reg_21129 + 21'd128);

assign ret_6_fu_12617_p2 = (tmp_329_reg_21134 + 21'd128);

assign ret_7_fu_12622_p2 = (tmp_330_reg_21139 + 21'd128);

assign ret_8_fu_12627_p2 = (tmp_331_reg_21144 + 21'd128);

assign ret_9_fu_12632_p2 = (tmp_332_reg_21149 + 21'd128);

assign ret_fu_12577_p2 = (trunc_ln215_1_reg_21104 + 21'd128);

assign select_ln126_10_fu_2242_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_4_mid_fu_2232_p4 : tmp_4_reg_15648);

assign select_ln126_11_fu_2258_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_6_mid_fu_2248_p4 : tmp_6_reg_15653);

assign select_ln126_12_fu_2274_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_8_mid_fu_2264_p4 : tmp_8_reg_15658);

assign select_ln126_13_fu_2290_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_10_mid_fu_2280_p4 : tmp_10_reg_15663);

assign select_ln126_14_fu_2306_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_11_mid_fu_2296_p4 : tmp_11_reg_15668);

assign select_ln126_15_fu_2322_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_12_mid_fu_2312_p4 : tmp_12_reg_15673);

assign select_ln126_16_fu_2338_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_13_mid_fu_2328_p4 : tmp_13_reg_15678);

assign select_ln126_17_fu_2354_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_14_mid_fu_2344_p4 : tmp_14_reg_15683);

assign select_ln126_18_fu_2370_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_15_mid_fu_2360_p4 : tmp_15_reg_15688);

assign select_ln126_19_fu_2386_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_17_mid_fu_2376_p4 : tmp_17_reg_15693);

assign select_ln126_1_fu_1591_p3 = ((icmp_ln127_fu_1577_p2[0:0] == 1'b1) ? add_ln126_fu_1571_p2 : ap_phi_mux_tt_phi_fu_1474_p4);

assign select_ln126_20_fu_2402_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_18_mid_fu_2392_p4 : tmp_18_reg_15698);

assign select_ln126_21_fu_2418_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_19_mid_fu_2408_p4 : tmp_19_reg_15703);

assign select_ln126_22_fu_2434_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_20_mid_fu_2424_p4 : tmp_20_reg_15708);

assign select_ln126_23_fu_2450_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_21_mid_fu_2440_p4 : tmp_21_reg_15713);

assign select_ln126_24_fu_2466_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_22_mid_fu_2456_p4 : tmp_22_reg_15718);

assign select_ln126_25_fu_2482_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_23_mid_fu_2472_p4 : tmp_23_reg_15723);

assign select_ln126_26_fu_2498_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_24_mid_fu_2488_p4 : tmp_24_reg_15728);

assign select_ln126_27_fu_2514_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_25_mid_fu_2504_p4 : tmp_25_reg_15733);

assign select_ln126_28_fu_2530_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_26_mid_fu_2520_p4 : tmp_26_reg_15738);

assign select_ln126_29_fu_2546_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_27_mid_fu_2536_p4 : tmp_27_reg_15743);

assign select_ln126_2_fu_2115_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? cmp11_mid1_reg_15568 : cmp11_reg_15415_pp0_iter1_reg);

assign select_ln126_30_fu_2562_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_28_mid_fu_2552_p4 : tmp_28_reg_15748);

assign select_ln126_31_fu_2578_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_29_mid_fu_2568_p4 : tmp_29_reg_15753);

assign select_ln126_32_fu_2594_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_30_mid_fu_2584_p4 : tmp_30_reg_15758);

assign select_ln126_33_fu_2610_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? 331'd9353278961524337889004931988771810895539116032147578302365715183178206186769479935048432322868188 : PATCH_EMBED_INST_cls_arr_V_load_reg_15563);

assign select_ln126_34_fu_2623_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? storemerge_mid189_fu_2616_p3 : storemerge_reg_15763);

assign select_ln126_35_fu_2913_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? trunc_ln127_1_fu_2905_p1 : trunc_ln127_2_fu_2909_p1);

assign select_ln126_3_fu_2130_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_1_mid_fu_2120_p4 : tmp_1_reg_15613);

assign select_ln126_4_fu_2146_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_3_mid_fu_2136_p4 : tmp_3_reg_15618);

assign select_ln126_5_fu_2162_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_5_mid_fu_2152_p4 : tmp_5_reg_15623);

assign select_ln126_6_fu_2178_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_7_mid_fu_2168_p4 : tmp_7_reg_15628);

assign select_ln126_7_fu_2194_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_9_mid_fu_2184_p4 : tmp_9_reg_15633);

assign select_ln126_8_fu_2210_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_mid_fu_2200_p4 : tmp_s_reg_15638);

assign select_ln126_9_fu_2226_p3 = ((icmp_ln127_reg_15442_pp0_iter1_reg[0:0] == 1'b1) ? tmp_2_mid_fu_2216_p4 : tmp_2_reg_15643);

assign select_ln126_fu_1583_p3 = ((icmp_ln127_fu_1577_p2[0:0] == 1'b1) ? 4'd0 : ap_phi_mux_cot_phi_fu_1496_p4);

assign select_ln127_10_fu_2775_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_6_mid1_fu_2765_p4 : select_ln126_11_fu_2258_p3);

assign select_ln127_11_fu_2792_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_8_mid1_fu_2782_p4 : select_ln126_12_fu_2274_p3);

assign select_ln127_12_fu_2809_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_10_mid1_fu_2799_p4 : select_ln126_13_fu_2290_p3);

assign select_ln127_13_fu_2826_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_11_mid1_fu_2816_p4 : select_ln126_14_fu_2306_p3);

assign select_ln127_14_fu_2843_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_12_mid1_fu_2833_p4 : select_ln126_15_fu_2322_p3);

assign select_ln127_15_fu_2860_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_13_mid1_fu_2850_p4 : select_ln126_16_fu_2338_p3);

assign select_ln127_16_fu_2877_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_14_mid1_fu_2867_p4 : select_ln126_17_fu_2354_p3);

assign select_ln127_17_fu_2894_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_15_mid1_fu_2884_p4 : select_ln126_18_fu_2370_p3);

assign select_ln127_18_fu_2920_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? trunc_ln127_fu_2901_p1 : select_ln126_35_fu_2913_p3);

assign select_ln127_19_fu_2937_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_17_mid1_fu_2927_p4 : select_ln126_19_fu_2386_p3);

assign select_ln127_1_fu_1736_p3 = ((and_ln126_reg_15498[0:0] == 1'b1) ? add_ln127_fu_1711_p2 : select_ln126_reg_15481);

assign select_ln127_20_fu_2954_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_18_mid1_fu_2944_p4 : select_ln126_20_fu_2402_p3);

assign select_ln127_21_fu_2971_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_19_mid1_fu_2961_p4 : select_ln126_21_fu_2418_p3);

assign select_ln127_22_fu_2988_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_20_mid1_fu_2978_p4 : select_ln126_22_fu_2434_p3);

assign select_ln127_23_fu_3005_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_21_mid1_fu_2995_p4 : select_ln126_23_fu_2450_p3);

assign select_ln127_24_fu_3022_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_22_mid1_fu_3012_p4 : select_ln126_24_fu_2466_p3);

assign select_ln127_25_fu_3039_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_23_mid1_fu_3029_p4 : select_ln126_25_fu_2482_p3);

assign select_ln127_26_fu_3056_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_24_mid1_fu_3046_p4 : select_ln126_26_fu_2498_p3);

assign select_ln127_27_fu_3073_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_25_mid1_fu_3063_p4 : select_ln126_27_fu_2514_p3);

assign select_ln127_28_fu_3090_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_26_mid1_fu_3080_p4 : select_ln126_28_fu_2530_p3);

assign select_ln127_29_fu_3107_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_27_mid1_fu_3097_p4 : select_ln126_29_fu_2546_p3);

assign select_ln127_2_fu_2639_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_1_mid1_fu_2629_p4 : select_ln126_3_fu_2130_p3);

assign select_ln127_30_fu_3124_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_28_mid1_fu_3114_p4 : select_ln126_30_fu_2562_p3);

assign select_ln127_31_fu_3141_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_29_mid1_fu_3131_p4 : select_ln126_31_fu_2578_p3);

assign select_ln127_32_fu_3158_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_30_mid1_fu_3148_p4 : select_ln126_32_fu_2594_p3);

assign select_ln127_33_cast_fu_9979_p1 = $signed(select_ln127_33_reg_15778_pp0_iter3_reg);

assign select_ln127_33_fu_3175_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? PATCH_EMBED_INST_cls_arr_V_load_1_reg_15768 : select_ln126_33_fu_2610_p3);

assign select_ln127_34_fu_3189_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? storemerge_mid1_fu_3181_p3 : select_ln126_34_fu_2623_p3);

assign select_ln127_35_fu_1792_p3 = ((icmp_ln127_reg_15442[0:0] == 1'b1) ? 10'd1 : add_ln127_1_reg_15548);

assign select_ln127_3_fu_2656_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_3_mid1_fu_2646_p4 : select_ln126_4_fu_2146_p3);

assign select_ln127_4_fu_2673_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_5_mid1_fu_2663_p4 : select_ln126_5_fu_2162_p3);

assign select_ln127_5_fu_2690_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_7_mid1_fu_2680_p4 : select_ln126_6_fu_2178_p3);

assign select_ln127_6_fu_2707_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_9_mid1_fu_2697_p4 : select_ln126_7_fu_2194_p3);

assign select_ln127_7_fu_2724_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_mid1_fu_2714_p4 : select_ln126_8_fu_2210_p3);

assign select_ln127_8_fu_2741_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_2_mid1_fu_2731_p4 : select_ln126_9_fu_2226_p3);

assign select_ln127_9_fu_2758_p3 = ((and_ln126_reg_15498_pp0_iter1_reg[0:0] == 1'b1) ? tmp_4_mid1_fu_2748_p4 : select_ln126_10_fu_2242_p3);

assign select_ln127_fu_1623_p3 = ((or_ln127_fu_1617_p2[0:0] == 1'b1) ? 6'd0 : ap_phi_mux_cit_phi_fu_1507_p4);

assign sext_ln1345_100_fu_4876_p1 = tmp_124_fu_4866_p4;

assign sext_ln1345_101_fu_4890_p1 = tmp_125_fu_4880_p4;

assign sext_ln1345_102_fu_7799_p1 = $signed(tmp_126_reg_16614);

assign sext_ln1345_103_fu_4914_p1 = tmp_127_fu_4904_p4;

assign sext_ln1345_104_fu_4934_p1 = tmp_128_fu_4924_p4;

assign sext_ln1345_105_fu_4948_p1 = $signed(tmp_129_fu_4938_p4);

assign sext_ln1345_106_fu_4968_p1 = tmp_130_fu_4958_p4;

assign sext_ln1345_107_fu_4982_p1 = tmp_131_fu_4972_p4;

assign sext_ln1345_108_fu_5002_p1 = tmp_132_fu_4992_p4;

assign sext_ln1345_109_fu_7802_p1 = tmp_133_reg_16655;

assign sext_ln1345_10_fu_7680_p1 = $signed(trunc_ln145_5_reg_15813);

assign sext_ln1345_110_fu_5026_p1 = tmp_134_fu_5016_p4;

assign sext_ln1345_111_fu_5046_p1 = $signed(tmp_135_fu_5036_p4);

assign sext_ln1345_112_fu_5060_p1 = tmp_136_fu_5050_p4;

assign sext_ln1345_113_fu_5074_p1 = tmp_138_fu_5064_p4;

assign sext_ln1345_114_fu_5088_p1 = tmp_139_fu_5078_p4;

assign sext_ln1345_115_fu_5102_p1 = tmp_140_fu_5092_p4;

assign sext_ln1345_116_fu_5116_p1 = tmp_141_fu_5106_p4;

assign sext_ln1345_117_fu_5130_p1 = tmp_142_fu_5120_p4;

assign sext_ln1345_118_fu_7820_p1 = $signed(tmp_143_reg_16708);

assign sext_ln1345_119_fu_5154_p1 = tmp_144_fu_5144_p4;

assign sext_ln1345_11_fu_3666_p1 = tmp_40_fu_3656_p4;

assign sext_ln1345_120_fu_5174_p1 = tmp_145_fu_5164_p4;

assign sext_ln1345_121_fu_5188_p1 = $signed(tmp_146_fu_5178_p4);

assign sext_ln1345_122_fu_5208_p1 = tmp_147_fu_5198_p4;

assign sext_ln1345_123_fu_5222_p1 = tmp_148_fu_5212_p4;

assign sext_ln1345_124_fu_5242_p1 = tmp_149_fu_5232_p4;

assign sext_ln1345_125_fu_7823_p1 = tmp_150_reg_16749;

assign sext_ln1345_126_fu_5266_p1 = tmp_151_fu_5256_p4;

assign sext_ln1345_127_fu_5286_p1 = $signed(tmp_152_fu_5276_p4);

assign sext_ln1345_128_fu_5300_p1 = tmp_153_fu_5290_p4;

assign sext_ln1345_129_fu_5314_p1 = tmp_155_fu_5304_p4;

assign sext_ln1345_12_fu_7688_p1 = $signed(trunc_ln145_6_reg_15818);

assign sext_ln1345_130_fu_5328_p1 = tmp_156_fu_5318_p4;

assign sext_ln1345_131_fu_5342_p1 = tmp_157_fu_5332_p4;

assign sext_ln1345_132_fu_5356_p1 = tmp_158_fu_5346_p4;

assign sext_ln1345_133_fu_5370_p1 = tmp_159_fu_5360_p4;

assign sext_ln1345_134_fu_7841_p1 = $signed(tmp_160_reg_16802);

assign sext_ln1345_135_fu_5394_p1 = tmp_161_fu_5384_p4;

assign sext_ln1345_136_fu_5414_p1 = tmp_162_fu_5404_p4;

assign sext_ln1345_137_fu_5428_p1 = $signed(tmp_163_fu_5418_p4);

assign sext_ln1345_138_fu_5448_p1 = tmp_164_fu_5438_p4;

assign sext_ln1345_139_fu_5462_p1 = tmp_165_fu_5452_p4;

assign sext_ln1345_13_fu_7691_p1 = $signed(tmp_41_reg_15984);

assign sext_ln1345_140_fu_5482_p1 = tmp_166_fu_5472_p4;

assign sext_ln1345_141_fu_7844_p1 = tmp_167_reg_16843;

assign sext_ln1345_142_fu_5506_p1 = tmp_168_fu_5496_p4;

assign sext_ln1345_143_fu_5526_p1 = $signed(tmp_169_fu_5516_p4);

assign sext_ln1345_144_fu_5540_p1 = tmp_170_fu_5530_p4;

assign sext_ln1345_145_fu_5554_p1 = tmp_172_fu_5544_p4;

assign sext_ln1345_146_fu_5568_p1 = tmp_173_fu_5558_p4;

assign sext_ln1345_147_fu_5582_p1 = tmp_174_fu_5572_p4;

assign sext_ln1345_148_fu_5596_p1 = tmp_175_fu_5586_p4;

assign sext_ln1345_149_fu_5610_p1 = tmp_176_fu_5600_p4;

assign sext_ln1345_14_fu_3690_p1 = $signed(trunc_ln145_7_reg_15823);

assign sext_ln1345_150_fu_7862_p1 = $signed(tmp_177_reg_16896);

assign sext_ln1345_151_fu_5634_p1 = tmp_178_fu_5624_p4;

assign sext_ln1345_152_fu_5654_p1 = tmp_179_fu_5644_p4;

assign sext_ln1345_153_fu_5668_p1 = $signed(tmp_180_fu_5658_p4);

assign sext_ln1345_154_fu_5688_p1 = tmp_181_fu_5678_p4;

assign sext_ln1345_155_fu_5702_p1 = tmp_182_fu_5692_p4;

assign sext_ln1345_156_fu_5722_p1 = tmp_183_fu_5712_p4;

assign sext_ln1345_157_fu_7865_p1 = tmp_184_reg_16937;

assign sext_ln1345_158_fu_5746_p1 = tmp_185_fu_5736_p4;

assign sext_ln1345_159_fu_5766_p1 = $signed(tmp_186_fu_5756_p4);

assign sext_ln1345_15_fu_3693_p1 = tmp_42_fu_3680_p4;

assign sext_ln1345_160_fu_5780_p1 = tmp_187_fu_5770_p4;

assign sext_ln1345_161_fu_5794_p1 = tmp_189_fu_5784_p4;

assign sext_ln1345_162_fu_5808_p1 = tmp_190_fu_5798_p4;

assign sext_ln1345_163_fu_5822_p1 = tmp_191_fu_5812_p4;

assign sext_ln1345_164_fu_5836_p1 = tmp_192_fu_5826_p4;

assign sext_ln1345_165_fu_5850_p1 = tmp_193_fu_5840_p4;

assign sext_ln1345_166_fu_7883_p1 = $signed(tmp_194_reg_16990);

assign sext_ln1345_167_fu_5874_p1 = tmp_195_fu_5864_p4;

assign sext_ln1345_168_fu_5894_p1 = tmp_196_fu_5884_p4;

assign sext_ln1345_169_fu_5908_p1 = $signed(tmp_197_fu_5898_p4);

assign sext_ln1345_16_fu_3713_p1 = $signed(trunc_ln145_8_reg_15828);

assign sext_ln1345_170_fu_5928_p1 = tmp_198_fu_5918_p4;

assign sext_ln1345_171_fu_5942_p1 = tmp_199_fu_5932_p4;

assign sext_ln1345_172_fu_5962_p1 = tmp_200_fu_5952_p4;

assign sext_ln1345_173_fu_7886_p1 = tmp_201_reg_17031;

assign sext_ln1345_174_fu_5986_p1 = tmp_202_fu_5976_p4;

assign sext_ln1345_175_fu_6006_p1 = $signed(tmp_203_fu_5996_p4);

assign sext_ln1345_176_fu_7889_p1 = tmp_204_reg_17048;

assign sext_ln1345_177_fu_6030_p1 = tmp_206_fu_6020_p4;

assign sext_ln1345_178_fu_6044_p1 = tmp_207_fu_6034_p4;

assign sext_ln1345_179_fu_6058_p1 = tmp_208_fu_6048_p4;

assign sext_ln1345_17_fu_3716_p1 = tmp_43_fu_3703_p4;

assign sext_ln1345_180_fu_6072_p1 = tmp_209_fu_6062_p4;

assign sext_ln1345_181_fu_6086_p1 = tmp_210_fu_6076_p4;

assign sext_ln1345_182_fu_7907_p1 = $signed(tmp_211_reg_17083);

assign sext_ln1345_183_fu_6110_p1 = tmp_212_fu_6100_p4;

assign sext_ln1345_184_fu_6130_p1 = tmp_213_fu_6120_p4;

assign sext_ln1345_185_fu_6144_p1 = tmp_214_fu_6134_p4;

assign sext_ln1345_186_fu_6164_p1 = tmp_215_fu_6154_p4;

assign sext_ln1345_187_fu_6178_p1 = tmp_216_fu_6168_p4;

assign sext_ln1345_188_fu_6198_p1 = tmp_217_fu_6188_p4;

assign sext_ln1345_189_fu_7910_p1 = tmp_218_reg_17124;

assign sext_ln1345_18_fu_3730_p1 = $signed(trunc_ln145_9_reg_15833);

assign sext_ln1345_190_fu_6222_p1 = tmp_219_fu_6212_p4;

assign sext_ln1345_191_fu_6242_p1 = $signed(tmp_220_fu_6232_p4);

assign sext_ln1345_192_fu_7913_p1 = tmp_221_reg_17141;

assign sext_ln1345_193_fu_7916_p1 = $signed(tmp_223_reg_17146);

assign sext_ln1345_194_fu_7925_p1 = $signed(tmp_224_reg_17151);

assign sext_ln1345_195_fu_7928_p1 = $signed(tmp_225_reg_17156);

assign sext_ln1345_196_fu_7937_p1 = $signed(tmp_226_reg_17161);

assign sext_ln1345_197_fu_6306_p1 = tmp_227_fu_6296_p4;

assign sext_ln1345_198_fu_7945_p1 = $signed(tmp_228_reg_17172);

assign sext_ln1345_199_fu_6330_p1 = tmp_229_fu_6320_p4;

assign sext_ln1345_19_fu_3733_p1 = $signed(tmp_44_fu_3720_p4);

assign sext_ln1345_1_fu_3596_p1 = trunc_ln215_fu_3592_p1;

assign sext_ln1345_200_fu_6350_p1 = tmp_230_fu_6340_p4;

assign sext_ln1345_201_fu_6364_p1 = tmp_231_fu_6354_p4;

assign sext_ln1345_202_fu_6384_p1 = tmp_232_fu_6374_p4;

assign sext_ln1345_203_fu_6398_p1 = tmp_233_fu_6388_p4;

assign sext_ln1345_204_fu_6418_p1 = tmp_234_fu_6408_p4;

assign sext_ln1345_205_fu_7948_p1 = tmp_235_reg_17213;

assign sext_ln1345_206_fu_6442_p1 = tmp_236_fu_6432_p4;

assign sext_ln1345_207_fu_6462_p1 = $signed(tmp_237_fu_6452_p4);

assign sext_ln1345_208_fu_7951_p1 = tmp_238_reg_17230;

assign sext_ln1345_209_fu_7954_p1 = $signed(tmp_240_reg_17235);

assign sext_ln1345_20_fu_3753_p1 = $signed(trunc_ln145_s_reg_15838);

assign sext_ln1345_210_fu_7963_p1 = $signed(tmp_241_reg_17240);

assign sext_ln1345_211_fu_7966_p1 = $signed(tmp_242_reg_17245);

assign sext_ln1345_212_fu_7975_p1 = $signed(tmp_243_reg_17250);

assign sext_ln1345_213_fu_6526_p1 = tmp_244_fu_6516_p4;

assign sext_ln1345_214_fu_7983_p1 = $signed(tmp_245_reg_17261);

assign sext_ln1345_215_fu_6550_p1 = tmp_246_fu_6540_p4;

assign sext_ln1345_216_fu_6570_p1 = tmp_247_fu_6560_p4;

assign sext_ln1345_217_fu_6584_p1 = tmp_248_fu_6574_p4;

assign sext_ln1345_218_fu_6604_p1 = tmp_249_fu_6594_p4;

assign sext_ln1345_219_fu_6618_p1 = tmp_250_fu_6608_p4;

assign sext_ln1345_21_fu_3756_p1 = tmp_45_fu_3743_p4;

assign sext_ln1345_220_fu_6638_p1 = tmp_251_fu_6628_p4;

assign sext_ln1345_221_fu_7986_p1 = tmp_252_reg_17302;

assign sext_ln1345_222_fu_6662_p1 = tmp_253_fu_6652_p4;

assign sext_ln1345_223_fu_6682_p1 = $signed(tmp_254_fu_6672_p4);

assign sext_ln1345_224_fu_7989_p1 = tmp_255_reg_17319;

assign sext_ln1345_225_fu_7992_p1 = $signed(tmp_257_reg_17324);

assign sext_ln1345_226_fu_8001_p1 = $signed(tmp_258_reg_17329);

assign sext_ln1345_227_fu_8004_p1 = $signed(tmp_259_reg_17334);

assign sext_ln1345_228_fu_8013_p1 = $signed(tmp_260_reg_17339);

assign sext_ln1345_229_fu_6746_p1 = tmp_261_fu_6736_p4;

assign sext_ln1345_22_fu_3770_p1 = $signed(trunc_ln145_10_reg_15843);

assign sext_ln1345_230_fu_8021_p1 = $signed(tmp_262_reg_17350);

assign sext_ln1345_231_fu_6770_p1 = tmp_263_fu_6760_p4;

assign sext_ln1345_232_fu_6790_p1 = tmp_264_fu_6780_p4;

assign sext_ln1345_233_fu_6804_p1 = tmp_265_fu_6794_p4;

assign sext_ln1345_234_fu_6824_p1 = tmp_266_fu_6814_p4;

assign sext_ln1345_235_fu_6838_p1 = tmp_267_fu_6828_p4;

assign sext_ln1345_236_fu_6858_p1 = tmp_268_fu_6848_p4;

assign sext_ln1345_237_fu_8024_p1 = tmp_269_reg_17391;

assign sext_ln1345_238_fu_6882_p1 = tmp_270_fu_6872_p4;

assign sext_ln1345_239_fu_6902_p1 = $signed(tmp_271_fu_6892_p4);

assign sext_ln1345_23_fu_3773_p1 = tmp_46_fu_3760_p4;

assign sext_ln1345_240_fu_8027_p1 = tmp_272_reg_17408;

assign sext_ln1345_241_fu_8030_p1 = $signed(tmp_274_reg_17413);

assign sext_ln1345_242_fu_8039_p1 = $signed(tmp_275_reg_17418);

assign sext_ln1345_243_fu_8042_p1 = $signed(tmp_276_reg_17423);

assign sext_ln1345_244_fu_8051_p1 = $signed(tmp_277_reg_17428);

assign sext_ln1345_245_fu_6966_p1 = tmp_278_fu_6956_p4;

assign sext_ln1345_246_fu_8059_p1 = $signed(tmp_279_reg_17439);

assign sext_ln1345_247_fu_6990_p1 = tmp_280_fu_6980_p4;

assign sext_ln1345_248_fu_7010_p1 = tmp_281_fu_7000_p4;

assign sext_ln1345_249_fu_7024_p1 = tmp_282_fu_7014_p4;

assign sext_ln1345_24_fu_3793_p1 = $signed(trunc_ln145_11_reg_15848);

assign sext_ln1345_250_fu_7044_p1 = tmp_283_fu_7034_p4;

assign sext_ln1345_251_fu_7058_p1 = tmp_284_fu_7048_p4;

assign sext_ln1345_252_fu_7078_p1 = tmp_285_fu_7068_p4;

assign sext_ln1345_253_fu_8062_p1 = tmp_286_reg_17480;

assign sext_ln1345_254_fu_7102_p1 = tmp_287_fu_7092_p4;

assign sext_ln1345_255_fu_7122_p1 = $signed(tmp_288_fu_7112_p4);

assign sext_ln1345_256_fu_8065_p1 = tmp_289_reg_17497;

assign sext_ln1345_257_fu_8068_p1 = $signed(tmp_291_reg_17502);

assign sext_ln1345_258_fu_8077_p1 = $signed(tmp_292_reg_17507);

assign sext_ln1345_259_fu_8080_p1 = $signed(tmp_293_reg_17512);

assign sext_ln1345_25_fu_3796_p1 = tmp_47_fu_3783_p4;

assign sext_ln1345_260_fu_8089_p1 = $signed(tmp_294_reg_17517);

assign sext_ln1345_261_fu_7186_p1 = tmp_295_fu_7176_p4;

assign sext_ln1345_262_fu_8097_p1 = $signed(tmp_296_reg_17528);

assign sext_ln1345_263_fu_7210_p1 = tmp_297_fu_7200_p4;

assign sext_ln1345_264_fu_7230_p1 = tmp_298_fu_7220_p4;

assign sext_ln1345_265_fu_7244_p1 = tmp_299_fu_7234_p4;

assign sext_ln1345_266_fu_7264_p1 = tmp_300_fu_7254_p4;

assign sext_ln1345_267_fu_7278_p1 = tmp_301_fu_7268_p4;

assign sext_ln1345_268_fu_7298_p1 = tmp_302_fu_7288_p4;

assign sext_ln1345_269_fu_8100_p1 = tmp_303_reg_17569;

assign sext_ln1345_26_fu_7694_p1 = $signed(trunc_ln145_12_reg_15853);

assign sext_ln1345_270_fu_7322_p1 = tmp_304_fu_7312_p4;

assign sext_ln1345_271_fu_7342_p1 = $signed(tmp_305_fu_7332_p4);

assign sext_ln1345_272_fu_7346_p1 = $signed(trunc_ln145_15_reg_15868);

assign sext_ln1345_273_fu_7349_p1 = $signed(trunc_ln145_16_reg_15873);

assign sext_ln1345_274_fu_7352_p1 = $signed(trunc_ln145_17_reg_15878);

assign sext_ln1345_275_fu_7361_p1 = $signed(trunc_ln145_18_reg_15883);

assign sext_ln1345_276_fu_7364_p1 = $signed(trunc_ln145_19_reg_15888);

assign sext_ln1345_277_fu_7373_p1 = $signed(trunc_ln145_20_reg_15893);

assign sext_ln1345_278_fu_8103_p1 = $signed(trunc_ln145_21_reg_15898);

assign sext_ln1345_279_fu_8106_p1 = $signed(trunc_ln145_22_reg_15903);

assign sext_ln1345_27_fu_7697_p1 = tmp_48_reg_16145;

assign sext_ln1345_280_fu_8114_p1 = $signed(trunc_ln145_23_reg_15908);

assign sext_ln1345_281_fu_7382_p1 = $signed(trunc_ln145_24_reg_15913);

assign sext_ln1345_282_fu_8117_p1 = $signed(trunc_ln145_25_reg_15918);

assign sext_ln1345_283_fu_8120_p1 = $signed(trunc_ln145_26_reg_15923);

assign sext_ln1345_284_fu_8128_p1 = $signed(trunc_ln145_27_reg_15928);

assign sext_ln1345_285_fu_8713_p1 = $signed(trunc_ln145_28_reg_15933_pp0_iter2_reg);

assign sext_ln1345_286_fu_8131_p1 = $signed(trunc_ln145_29_reg_15938);

assign sext_ln1345_287_fu_7391_p1 = $signed(trunc_ln145_30_reg_15943);

assign sext_ln1345_28_fu_3820_p1 = $signed(trunc_ln145_13_reg_15858);

assign sext_ln1345_29_fu_3823_p1 = tmp_49_fu_3810_p4;

assign sext_ln1345_2_fu_7658_p1 = $signed(trunc_ln145_1_reg_15793);

assign sext_ln1345_30_fu_3843_p1 = $signed(trunc_ln145_14_reg_15863);

assign sext_ln1345_31_fu_3846_p1 = $signed(tmp_50_fu_3833_p4);

assign sext_ln1345_32_fu_3860_p1 = tmp_51_fu_3850_p4;

assign sext_ln1345_33_fu_3874_p1 = tmp_53_fu_3864_p4;

assign sext_ln1345_34_fu_3888_p1 = tmp_54_fu_3878_p4;

assign sext_ln1345_35_fu_3902_p1 = tmp_55_fu_3892_p4;

assign sext_ln1345_36_fu_3916_p1 = tmp_56_fu_3906_p4;

assign sext_ln1345_37_fu_3930_p1 = tmp_57_fu_3920_p4;

assign sext_ln1345_38_fu_7715_p1 = $signed(tmp_58_reg_16238);

assign sext_ln1345_39_fu_3954_p1 = tmp_59_fu_3944_p4;

assign sext_ln1345_3_fu_3610_p1 = tmp_36_fu_3600_p4;

assign sext_ln1345_40_fu_3974_p1 = tmp_60_fu_3964_p4;

assign sext_ln1345_41_fu_3988_p1 = $signed(tmp_61_fu_3978_p4);

assign sext_ln1345_42_fu_4008_p1 = tmp_62_fu_3998_p4;

assign sext_ln1345_43_fu_4022_p1 = tmp_63_fu_4012_p4;

assign sext_ln1345_44_fu_4042_p1 = tmp_64_fu_4032_p4;

assign sext_ln1345_45_fu_7718_p1 = tmp_65_reg_16279;

assign sext_ln1345_46_fu_4066_p1 = tmp_66_fu_4056_p4;

assign sext_ln1345_47_fu_4086_p1 = $signed(tmp_67_fu_4076_p4);

assign sext_ln1345_48_fu_4100_p1 = tmp_68_fu_4090_p4;

assign sext_ln1345_49_fu_4114_p1 = tmp_70_fu_4104_p4;

assign sext_ln1345_4_fu_7666_p1 = $signed(trunc_ln145_2_reg_15798);

assign sext_ln1345_50_fu_4128_p1 = tmp_71_fu_4118_p4;

assign sext_ln1345_51_fu_4142_p1 = tmp_72_fu_4132_p4;

assign sext_ln1345_52_fu_4156_p1 = tmp_73_fu_4146_p4;

assign sext_ln1345_53_fu_4170_p1 = tmp_74_fu_4160_p4;

assign sext_ln1345_54_fu_7736_p1 = $signed(tmp_75_reg_16332);

assign sext_ln1345_55_fu_4194_p1 = tmp_76_fu_4184_p4;

assign sext_ln1345_56_fu_4214_p1 = tmp_77_fu_4204_p4;

assign sext_ln1345_57_fu_4228_p1 = $signed(tmp_78_fu_4218_p4);

assign sext_ln1345_58_fu_4248_p1 = tmp_79_fu_4238_p4;

assign sext_ln1345_59_fu_4262_p1 = tmp_80_fu_4252_p4;

assign sext_ln1345_5_fu_3624_p1 = tmp_37_fu_3614_p4;

assign sext_ln1345_60_fu_4282_p1 = tmp_81_fu_4272_p4;

assign sext_ln1345_61_fu_7739_p1 = tmp_82_reg_16373;

assign sext_ln1345_62_fu_4306_p1 = tmp_83_fu_4296_p4;

assign sext_ln1345_63_fu_4326_p1 = $signed(tmp_84_fu_4316_p4);

assign sext_ln1345_64_fu_4340_p1 = tmp_85_fu_4330_p4;

assign sext_ln1345_65_fu_4354_p1 = tmp_87_fu_4344_p4;

assign sext_ln1345_66_fu_4368_p1 = tmp_88_fu_4358_p4;

assign sext_ln1345_67_fu_4382_p1 = tmp_89_fu_4372_p4;

assign sext_ln1345_68_fu_4396_p1 = tmp_90_fu_4386_p4;

assign sext_ln1345_69_fu_4410_p1 = tmp_91_fu_4400_p4;

assign sext_ln1345_6_fu_7669_p1 = $signed(trunc_ln145_3_reg_15803);

assign sext_ln1345_70_fu_7757_p1 = $signed(tmp_92_reg_16426);

assign sext_ln1345_71_fu_4434_p1 = tmp_93_fu_4424_p4;

assign sext_ln1345_72_fu_4454_p1 = tmp_94_fu_4444_p4;

assign sext_ln1345_73_fu_4468_p1 = $signed(tmp_95_fu_4458_p4);

assign sext_ln1345_74_fu_4488_p1 = tmp_96_fu_4478_p4;

assign sext_ln1345_75_fu_4502_p1 = tmp_97_fu_4492_p4;

assign sext_ln1345_76_fu_4522_p1 = tmp_98_fu_4512_p4;

assign sext_ln1345_77_fu_7760_p1 = tmp_99_reg_16467;

assign sext_ln1345_78_fu_4546_p1 = tmp_100_fu_4536_p4;

assign sext_ln1345_79_fu_4566_p1 = $signed(tmp_101_fu_4556_p4);

assign sext_ln1345_7_fu_3638_p1 = tmp_38_fu_3628_p4;

assign sext_ln1345_80_fu_4580_p1 = tmp_102_fu_4570_p4;

assign sext_ln1345_81_fu_4594_p1 = tmp_104_fu_4584_p4;

assign sext_ln1345_82_fu_4608_p1 = tmp_105_fu_4598_p4;

assign sext_ln1345_83_fu_4622_p1 = tmp_106_fu_4612_p4;

assign sext_ln1345_84_fu_4636_p1 = tmp_107_fu_4626_p4;

assign sext_ln1345_85_fu_4650_p1 = tmp_108_fu_4640_p4;

assign sext_ln1345_86_fu_7778_p1 = $signed(tmp_109_reg_16520);

assign sext_ln1345_87_fu_4674_p1 = tmp_110_fu_4664_p4;

assign sext_ln1345_88_fu_4694_p1 = tmp_111_fu_4684_p4;

assign sext_ln1345_89_fu_4708_p1 = $signed(tmp_112_fu_4698_p4);

assign sext_ln1345_8_fu_7677_p1 = $signed(trunc_ln145_4_reg_15808);

assign sext_ln1345_90_fu_4728_p1 = tmp_113_fu_4718_p4;

assign sext_ln1345_91_fu_4742_p1 = tmp_114_fu_4732_p4;

assign sext_ln1345_92_fu_4762_p1 = tmp_115_fu_4752_p4;

assign sext_ln1345_93_fu_7781_p1 = tmp_116_reg_16561;

assign sext_ln1345_94_fu_4786_p1 = tmp_117_fu_4776_p4;

assign sext_ln1345_95_fu_4806_p1 = $signed(tmp_118_fu_4796_p4);

assign sext_ln1345_96_fu_4820_p1 = tmp_119_fu_4810_p4;

assign sext_ln1345_97_fu_4834_p1 = tmp_121_fu_4824_p4;

assign sext_ln1345_98_fu_4848_p1 = tmp_122_fu_4838_p4;

assign sext_ln1345_99_fu_4862_p1 = tmp_123_fu_4852_p4;

assign sext_ln1345_9_fu_3652_p1 = tmp_39_fu_3642_p4;

assign sext_ln1345_fu_8438_p1 = $signed(trunc_ln145_reg_15788_pp0_iter2_reg);

assign sext_ln142_fu_9343_p1 = $signed(vec_o_data_M_elems_V_reg_15783_pp0_iter3_reg);

assign sext_ln691_100_fu_10470_p1 = add_ln691_122_reg_19244;

assign sext_ln691_101_fu_10473_p1 = add_ln691_124_reg_20329;

assign sext_ln691_102_fu_10482_p1 = $signed(add_ln691_125_fu_10476_p2);

assign sext_ln691_103_fu_10492_p1 = $signed(add_ln691_126_fu_10486_p2);

assign sext_ln691_106_fu_10502_p1 = add_ln691_129_reg_20339;

assign sext_ln691_107_fu_10510_p1 = add_ln691_131_reg_20344;

assign sext_ln691_108_fu_10513_p1 = add_ln691_132_reg_20349;

assign sext_ln691_109_fu_10522_p1 = $signed(add_ln691_133_fu_10516_p2);

assign sext_ln691_10_fu_10018_p1 = add_ln691_12_reg_20119;

assign sext_ln691_110_fu_9533_p1 = add_ln691_135_reg_19269;

assign sext_ln691_111_fu_9536_p1 = add_ln691_136_reg_19274;

assign sext_ln691_112_fu_10532_p1 = $signed(add_ln691_137_reg_20354);

assign sext_ln691_113_fu_10535_p1 = add_ln691_138_reg_19279;

assign sext_ln691_114_fu_10538_p1 = add_ln691_140_reg_20359;

assign sext_ln691_115_fu_10547_p1 = $signed(add_ln691_141_fu_10541_p2);

assign sext_ln691_116_fu_10557_p1 = $signed(add_ln691_142_fu_10551_p2);

assign sext_ln691_119_fu_10567_p1 = add_ln691_145_reg_20369;

assign sext_ln691_11_fu_10027_p1 = $signed(add_ln691_13_fu_10021_p2);

assign sext_ln691_120_fu_10575_p1 = add_ln691_147_reg_20374;

assign sext_ln691_121_fu_10578_p1 = add_ln691_148_reg_20379;

assign sext_ln691_122_fu_10587_p1 = $signed(add_ln691_149_fu_10581_p2);

assign sext_ln691_123_fu_9555_p1 = add_ln691_151_reg_19304;

assign sext_ln691_124_fu_9558_p1 = add_ln691_152_reg_19309;

assign sext_ln691_125_fu_10597_p1 = $signed(add_ln691_153_reg_20384);

assign sext_ln691_126_fu_10600_p1 = add_ln691_154_reg_19314;

assign sext_ln691_127_fu_10603_p1 = add_ln691_156_reg_20389;

assign sext_ln691_128_fu_10612_p1 = $signed(add_ln691_157_fu_10606_p2);

assign sext_ln691_129_fu_10622_p1 = $signed(add_ln691_158_fu_10616_p2);

assign sext_ln691_12_fu_10037_p1 = $signed(add_ln691_14_fu_10031_p2);

assign sext_ln691_132_fu_10632_p1 = add_ln691_161_reg_20399;

assign sext_ln691_133_fu_10640_p1 = add_ln691_163_reg_20404;

assign sext_ln691_134_fu_10643_p1 = add_ln691_164_reg_20409;

assign sext_ln691_135_fu_10652_p1 = $signed(add_ln691_165_fu_10646_p2);

assign sext_ln691_136_fu_9577_p1 = add_ln691_167_reg_19339;

assign sext_ln691_137_fu_9580_p1 = add_ln691_168_reg_19344;

assign sext_ln691_138_fu_10662_p1 = $signed(add_ln691_169_reg_20414);

assign sext_ln691_139_fu_10665_p1 = add_ln691_170_reg_19349;

assign sext_ln691_140_fu_10668_p1 = add_ln691_172_reg_20419;

assign sext_ln691_141_fu_10677_p1 = $signed(add_ln691_173_fu_10671_p2);

assign sext_ln691_142_fu_10687_p1 = $signed(add_ln691_174_fu_10681_p2);

assign sext_ln691_145_fu_10697_p1 = add_ln691_177_reg_20429;

assign sext_ln691_146_fu_10705_p1 = add_ln691_179_reg_20434;

assign sext_ln691_147_fu_10708_p1 = add_ln691_180_reg_20439;

assign sext_ln691_148_fu_10717_p1 = $signed(add_ln691_181_fu_10711_p2);

assign sext_ln691_149_fu_9599_p1 = add_ln691_183_reg_19374;

assign sext_ln691_150_fu_9602_p1 = add_ln691_184_reg_19379;

assign sext_ln691_151_fu_10727_p1 = $signed(add_ln691_185_reg_20444);

assign sext_ln691_152_fu_10730_p1 = add_ln691_186_reg_19384;

assign sext_ln691_153_fu_10733_p1 = add_ln691_188_reg_20449;

assign sext_ln691_154_fu_10742_p1 = $signed(add_ln691_189_fu_10736_p2);

assign sext_ln691_155_fu_10752_p1 = $signed(add_ln691_190_fu_10746_p2);

assign sext_ln691_158_fu_10762_p1 = add_ln691_193_reg_20459;

assign sext_ln691_159_fu_10770_p1 = add_ln691_195_reg_20464;

assign sext_ln691_15_fu_10047_p1 = add_ln691_17_reg_20129;

assign sext_ln691_160_fu_10773_p1 = add_ln691_196_reg_20469;

assign sext_ln691_161_fu_10782_p1 = $signed(add_ln691_197_fu_10776_p2);

assign sext_ln691_162_fu_9621_p1 = add_ln691_199_reg_19409;

assign sext_ln691_163_fu_9624_p1 = add_ln691_200_reg_19414;

assign sext_ln691_164_fu_10792_p1 = $signed(add_ln691_201_reg_20474);

assign sext_ln691_165_fu_10795_p1 = add_ln691_202_reg_19419;

assign sext_ln691_166_fu_10798_p1 = add_ln691_204_reg_20479;

assign sext_ln691_167_fu_10807_p1 = $signed(add_ln691_205_fu_10801_p2);

assign sext_ln691_168_fu_10817_p1 = $signed(add_ln691_206_fu_10811_p2);

assign sext_ln691_16_fu_10055_p1 = add_ln691_19_reg_20134;

assign sext_ln691_171_fu_10827_p1 = add_ln691_209_reg_20489;

assign sext_ln691_172_fu_10835_p1 = add_ln691_211_reg_20494;

assign sext_ln691_173_fu_10838_p1 = add_ln691_212_reg_20499;

assign sext_ln691_174_fu_10847_p1 = $signed(add_ln691_213_fu_10841_p2);

assign sext_ln691_175_fu_9643_p1 = add_ln691_215_reg_19444;

assign sext_ln691_176_fu_9646_p1 = add_ln691_216_reg_19449;

assign sext_ln691_177_fu_10857_p1 = $signed(add_ln691_217_reg_20504);

assign sext_ln691_178_fu_10860_p1 = add_ln691_218_reg_19454;

assign sext_ln691_179_fu_10863_p1 = add_ln691_220_reg_20509;

assign sext_ln691_17_fu_10058_p1 = add_ln691_20_reg_20139;

assign sext_ln691_180_fu_10872_p1 = $signed(add_ln691_221_fu_10866_p2);

assign sext_ln691_181_fu_10882_p1 = $signed(add_ln691_222_fu_10876_p2);

assign sext_ln691_184_fu_10892_p1 = add_ln691_225_reg_20519;

assign sext_ln691_185_fu_10900_p1 = add_ln691_227_reg_20524;

assign sext_ln691_186_fu_10903_p1 = add_ln691_228_reg_20529;

assign sext_ln691_187_fu_10912_p1 = $signed(add_ln691_229_fu_10906_p2);

assign sext_ln691_188_fu_9665_p1 = add_ln691_231_reg_19479;

assign sext_ln691_189_fu_9668_p1 = add_ln691_232_reg_19484;

assign sext_ln691_18_fu_10067_p1 = $signed(add_ln691_21_fu_10061_p2);

assign sext_ln691_190_fu_10922_p1 = $signed(add_ln691_233_reg_20534);

assign sext_ln691_191_fu_10925_p1 = add_ln691_234_reg_19489;

assign sext_ln691_192_fu_10928_p1 = add_ln691_236_reg_20539;

assign sext_ln691_193_fu_10937_p1 = $signed(add_ln691_237_fu_10931_p2);

assign sext_ln691_194_fu_10947_p1 = $signed(add_ln691_238_fu_10941_p2);

assign sext_ln691_197_fu_10957_p1 = add_ln691_241_reg_20549;

assign sext_ln691_198_fu_10965_p1 = add_ln691_243_reg_20554;

assign sext_ln691_199_fu_10968_p1 = add_ln691_244_reg_20559;

assign sext_ln691_19_fu_9379_p1 = add_ln691_23_reg_19024;

assign sext_ln691_200_fu_10977_p1 = $signed(add_ln691_245_fu_10971_p2);

assign sext_ln691_201_fu_9687_p1 = add_ln691_247_reg_19514;

assign sext_ln691_202_fu_9690_p1 = add_ln691_248_reg_19519;

assign sext_ln691_203_fu_10987_p1 = $signed(add_ln691_249_reg_20564);

assign sext_ln691_204_fu_10990_p1 = add_ln691_250_reg_19524;

assign sext_ln691_205_fu_10993_p1 = add_ln691_252_reg_20569;

assign sext_ln691_206_fu_11002_p1 = $signed(add_ln691_253_fu_10996_p2);

assign sext_ln691_207_fu_11012_p1 = $signed(add_ln691_254_fu_11006_p2);

assign sext_ln691_20_fu_9382_p1 = add_ln691_24_reg_19029;

assign sext_ln691_211_fu_11022_p1 = add_ln691_257_reg_20579;

assign sext_ln691_212_fu_11030_p1 = add_ln691_259_reg_20584;

assign sext_ln691_213_fu_11033_p1 = add_ln691_260_reg_20589;

assign sext_ln691_214_fu_11042_p1 = $signed(add_ln691_261_fu_11036_p2);

assign sext_ln691_215_fu_9709_p1 = add_ln691_263_reg_19549;

assign sext_ln691_216_fu_9712_p1 = add_ln691_264_reg_19554;

assign sext_ln691_217_fu_11052_p1 = $signed(add_ln691_265_reg_20594);

assign sext_ln691_218_fu_11055_p1 = add_ln691_266_reg_19559;

assign sext_ln691_219_fu_11058_p1 = add_ln691_268_reg_20599;

assign sext_ln691_21_fu_10077_p1 = $signed(add_ln691_25_reg_20144);

assign sext_ln691_220_fu_11067_p1 = $signed(add_ln691_269_fu_11061_p2);

assign sext_ln691_221_fu_11077_p1 = $signed(add_ln691_270_fu_11071_p2);

assign sext_ln691_225_fu_11087_p1 = add_ln691_273_reg_20609;

assign sext_ln691_226_fu_11095_p1 = add_ln691_275_reg_20614;

assign sext_ln691_227_fu_11098_p1 = add_ln691_276_reg_20619;

assign sext_ln691_228_fu_11107_p1 = $signed(add_ln691_277_fu_11101_p2);

assign sext_ln691_229_fu_9731_p1 = add_ln691_279_reg_19584;

assign sext_ln691_22_fu_10080_p1 = add_ln691_26_reg_19034;

assign sext_ln691_230_fu_9734_p1 = add_ln691_280_reg_19589;

assign sext_ln691_231_fu_11117_p1 = $signed(add_ln691_281_reg_20624);

assign sext_ln691_232_fu_11120_p1 = add_ln691_282_reg_19594;

assign sext_ln691_233_fu_11123_p1 = add_ln691_284_reg_20629;

assign sext_ln691_234_fu_11132_p1 = $signed(add_ln691_285_fu_11126_p2);

assign sext_ln691_235_fu_11142_p1 = $signed(add_ln691_286_fu_11136_p2);

assign sext_ln691_239_fu_11152_p1 = add_ln691_289_reg_20639;

assign sext_ln691_23_fu_10083_p1 = add_ln691_28_reg_20149;

assign sext_ln691_240_fu_11160_p1 = add_ln691_291_reg_20644;

assign sext_ln691_241_fu_11163_p1 = add_ln691_292_reg_20649;

assign sext_ln691_242_fu_11172_p1 = $signed(add_ln691_293_fu_11166_p2);

assign sext_ln691_243_fu_9753_p1 = add_ln691_295_reg_19619;

assign sext_ln691_244_fu_9756_p1 = add_ln691_296_reg_19624;

assign sext_ln691_245_fu_11182_p1 = $signed(add_ln691_297_reg_20654);

assign sext_ln691_246_fu_11185_p1 = add_ln691_298_reg_19629;

assign sext_ln691_247_fu_11188_p1 = add_ln691_300_reg_20659;

assign sext_ln691_248_fu_11197_p1 = $signed(add_ln691_301_fu_11191_p2);

assign sext_ln691_249_fu_11207_p1 = $signed(add_ln691_302_fu_11201_p2);

assign sext_ln691_24_fu_10092_p1 = $signed(add_ln691_29_fu_10086_p2);

assign sext_ln691_253_fu_11217_p1 = add_ln691_305_reg_20669;

assign sext_ln691_254_fu_11225_p1 = add_ln691_307_reg_20674;

assign sext_ln691_255_fu_11228_p1 = add_ln691_308_reg_20679;

assign sext_ln691_256_fu_11237_p1 = $signed(add_ln691_309_fu_11231_p2);

assign sext_ln691_257_fu_9775_p1 = add_ln691_311_reg_19654;

assign sext_ln691_258_fu_9778_p1 = add_ln691_312_reg_19659;

assign sext_ln691_259_fu_11247_p1 = $signed(add_ln691_313_reg_20684);

assign sext_ln691_25_fu_10102_p1 = $signed(add_ln691_30_fu_10096_p2);

assign sext_ln691_260_fu_11250_p1 = add_ln691_314_reg_19664;

assign sext_ln691_261_fu_11253_p1 = add_ln691_316_reg_20689;

assign sext_ln691_262_fu_11262_p1 = $signed(add_ln691_317_fu_11256_p2);

assign sext_ln691_263_fu_11272_p1 = $signed(add_ln691_318_fu_11266_p2);

assign sext_ln691_267_fu_11282_p1 = add_ln691_321_reg_20699;

assign sext_ln691_268_fu_11290_p1 = add_ln691_323_reg_20704;

assign sext_ln691_269_fu_11293_p1 = add_ln691_324_reg_20709;

assign sext_ln691_270_fu_11302_p1 = $signed(add_ln691_325_fu_11296_p2);

assign sext_ln691_271_fu_9797_p1 = add_ln691_327_reg_19689;

assign sext_ln691_272_fu_9800_p1 = add_ln691_328_reg_19694;

assign sext_ln691_273_fu_11312_p1 = $signed(add_ln691_329_reg_20714);

assign sext_ln691_274_fu_11315_p1 = add_ln691_330_reg_19699;

assign sext_ln691_275_fu_11318_p1 = add_ln691_332_reg_20719;

assign sext_ln691_276_fu_11327_p1 = $signed(add_ln691_333_fu_11321_p2);

assign sext_ln691_277_fu_11337_p1 = $signed(add_ln691_334_fu_11331_p2);

assign sext_ln691_281_fu_11347_p1 = add_ln691_337_reg_20729;

assign sext_ln691_282_fu_11355_p1 = add_ln691_339_reg_20734;

assign sext_ln691_283_fu_11358_p1 = add_ln691_340_reg_20739;

assign sext_ln691_284_fu_11367_p1 = $signed(add_ln691_341_fu_11361_p2);

assign sext_ln691_285_fu_9819_p1 = add_ln691_343_reg_19724;

assign sext_ln691_286_fu_9822_p1 = add_ln691_344_reg_19729;

assign sext_ln691_287_fu_11377_p1 = $signed(add_ln691_345_reg_20744);

assign sext_ln691_288_fu_11380_p1 = add_ln691_346_reg_19734;

assign sext_ln691_289_fu_11383_p1 = add_ln691_348_reg_20749;

assign sext_ln691_28_fu_10112_p1 = add_ln691_33_reg_20159;

assign sext_ln691_290_fu_11392_p1 = $signed(add_ln691_349_fu_11386_p2);

assign sext_ln691_291_fu_11402_p1 = $signed(add_ln691_350_fu_11396_p2);

assign sext_ln691_295_fu_11412_p1 = add_ln691_353_reg_20759;

assign sext_ln691_296_fu_11420_p1 = add_ln691_355_reg_20764;

assign sext_ln691_297_fu_11423_p1 = add_ln691_356_reg_20769;

assign sext_ln691_298_fu_11432_p1 = $signed(add_ln691_357_fu_11426_p2);

assign sext_ln691_299_fu_9841_p1 = add_ln691_359_reg_19759;

assign sext_ln691_29_fu_10120_p1 = add_ln691_35_reg_20164;

assign sext_ln691_2_fu_9982_p1 = add_ln691_1_reg_20099;

assign sext_ln691_300_fu_9844_p1 = add_ln691_360_reg_19764;

assign sext_ln691_301_fu_11442_p1 = $signed(add_ln691_361_reg_20774);

assign sext_ln691_302_fu_11445_p1 = add_ln691_362_reg_19769;

assign sext_ln691_303_fu_11448_p1 = add_ln691_364_reg_20779;

assign sext_ln691_304_fu_11457_p1 = $signed(add_ln691_365_fu_11451_p2);

assign sext_ln691_305_fu_11467_p1 = $signed(add_ln691_366_fu_11461_p2);

assign sext_ln691_309_fu_11477_p1 = add_ln691_369_reg_20789;

assign sext_ln691_30_fu_10123_p1 = add_ln691_36_reg_20169;

assign sext_ln691_310_fu_11485_p1 = add_ln691_371_reg_20794;

assign sext_ln691_311_fu_11488_p1 = add_ln691_372_reg_20799;

assign sext_ln691_312_fu_11497_p1 = $signed(add_ln691_373_fu_11491_p2);

assign sext_ln691_313_fu_9863_p1 = add_ln691_375_reg_19794;

assign sext_ln691_314_fu_9866_p1 = add_ln691_376_reg_19799;

assign sext_ln691_315_fu_11507_p1 = $signed(add_ln691_377_reg_20804);

assign sext_ln691_316_fu_11510_p1 = add_ln691_378_reg_19804;

assign sext_ln691_317_fu_11513_p1 = add_ln691_380_reg_20809;

assign sext_ln691_318_fu_11522_p1 = $signed(add_ln691_381_fu_11516_p2);

assign sext_ln691_319_fu_11532_p1 = $signed(add_ln691_382_fu_11526_p2);

assign sext_ln691_31_fu_10132_p1 = $signed(add_ln691_37_fu_10126_p2);

assign sext_ln691_323_fu_11542_p1 = add_ln691_385_reg_20819;

assign sext_ln691_324_fu_11550_p1 = add_ln691_387_reg_20824;

assign sext_ln691_325_fu_11553_p1 = add_ln691_388_reg_20829;

assign sext_ln691_326_fu_11562_p1 = $signed(add_ln691_389_fu_11556_p2);

assign sext_ln691_327_fu_9885_p1 = add_ln691_391_reg_19829;

assign sext_ln691_328_fu_9888_p1 = add_ln691_392_reg_19834;

assign sext_ln691_329_fu_11572_p1 = $signed(add_ln691_393_reg_20834);

assign sext_ln691_32_fu_9401_p1 = add_ln691_39_reg_19059;

assign sext_ln691_330_fu_11575_p1 = add_ln691_394_reg_19839;

assign sext_ln691_331_fu_11578_p1 = add_ln691_396_reg_20839;

assign sext_ln691_332_fu_11587_p1 = $signed(add_ln691_397_fu_11581_p2);

assign sext_ln691_333_fu_11597_p1 = $signed(add_ln691_398_fu_11591_p2);

assign sext_ln691_337_fu_11607_p1 = add_ln691_401_reg_20849;

assign sext_ln691_338_fu_11615_p1 = add_ln691_403_reg_20854;

assign sext_ln691_339_fu_11618_p1 = add_ln691_404_reg_20859;

assign sext_ln691_33_fu_9404_p1 = add_ln691_40_reg_19064;

assign sext_ln691_340_fu_11627_p1 = $signed(add_ln691_405_fu_11621_p2);

assign sext_ln691_341_fu_9907_p1 = add_ln691_407_reg_19864;

assign sext_ln691_342_fu_9910_p1 = add_ln691_408_reg_19869;

assign sext_ln691_343_fu_11637_p1 = $signed(add_ln691_409_reg_20864);

assign sext_ln691_344_fu_11640_p1 = add_ln691_410_reg_19874;

assign sext_ln691_345_fu_11643_p1 = add_ln691_412_reg_20869;

assign sext_ln691_346_fu_11652_p1 = $signed(add_ln691_413_fu_11646_p2);

assign sext_ln691_347_fu_11662_p1 = $signed(add_ln691_414_fu_11656_p2);

assign sext_ln691_34_fu_10142_p1 = $signed(add_ln691_41_reg_20174);

assign sext_ln691_351_fu_11672_p1 = add_ln691_417_reg_20879;

assign sext_ln691_352_fu_11680_p1 = add_ln691_419_reg_20884;

assign sext_ln691_353_fu_11683_p1 = add_ln691_420_reg_20889;

assign sext_ln691_354_fu_11692_p1 = $signed(add_ln691_421_fu_11686_p2);

assign sext_ln691_355_fu_11702_p1 = add_ln691_423_reg_20894;

assign sext_ln691_356_fu_11705_p1 = add_ln691_424_reg_19904;

assign sext_ln691_357_fu_11714_p1 = $signed(add_ln691_425_fu_11708_p2);

assign sext_ln691_358_fu_11718_p1 = add_ln691_426_reg_19909;

assign sext_ln691_359_fu_11721_p1 = add_ln691_428_reg_20899;

assign sext_ln691_35_fu_10145_p1 = add_ln691_42_reg_19069;

assign sext_ln691_360_fu_11730_p1 = $signed(add_ln691_429_fu_11724_p2);

assign sext_ln691_361_fu_11740_p1 = $signed(add_ln691_430_fu_11734_p2);

assign sext_ln691_365_fu_11750_p1 = add_ln691_433_reg_20909;

assign sext_ln691_366_fu_11758_p1 = add_ln691_435_reg_20914;

assign sext_ln691_367_fu_11761_p1 = add_ln691_436_reg_20919;

assign sext_ln691_368_fu_11770_p1 = $signed(add_ln691_437_fu_11764_p2);

assign sext_ln691_369_fu_11780_p1 = add_ln691_439_reg_20924;

assign sext_ln691_36_fu_10148_p1 = add_ln691_44_reg_20179;

assign sext_ln691_370_fu_11783_p1 = add_ln691_440_reg_20929;

assign sext_ln691_371_fu_11792_p1 = $signed(add_ln691_441_fu_11786_p2);

assign sext_ln691_372_fu_11796_p1 = add_ln691_442_reg_20934;

assign sext_ln691_373_fu_11799_p1 = add_ln691_444_reg_20939;

assign sext_ln691_374_fu_11808_p1 = $signed(add_ln691_445_fu_11802_p2);

assign sext_ln691_375_fu_11818_p1 = $signed(add_ln691_446_fu_11812_p2);

assign sext_ln691_379_fu_11828_p1 = add_ln691_449_reg_20949;

assign sext_ln691_37_fu_10157_p1 = $signed(add_ln691_45_fu_10151_p2);

assign sext_ln691_380_fu_11836_p1 = add_ln691_451_reg_20954;

assign sext_ln691_381_fu_11839_p1 = add_ln691_452_reg_20959;

assign sext_ln691_382_fu_11848_p1 = $signed(add_ln691_453_fu_11842_p2);

assign sext_ln691_383_fu_11858_p1 = add_ln691_455_reg_20964;

assign sext_ln691_384_fu_11861_p1 = add_ln691_456_reg_20969;

assign sext_ln691_385_fu_11870_p1 = $signed(add_ln691_457_fu_11864_p2);

assign sext_ln691_386_fu_11874_p1 = add_ln691_458_reg_20974;

assign sext_ln691_387_fu_11877_p1 = add_ln691_460_reg_20979;

assign sext_ln691_388_fu_11886_p1 = $signed(add_ln691_461_fu_11880_p2);

assign sext_ln691_389_fu_11896_p1 = $signed(add_ln691_462_fu_11890_p2);

assign sext_ln691_38_fu_10167_p1 = $signed(add_ln691_46_fu_10161_p2);

assign sext_ln691_393_fu_11906_p1 = add_ln691_465_reg_20989;

assign sext_ln691_394_fu_11914_p1 = add_ln691_467_reg_20994;

assign sext_ln691_395_fu_11917_p1 = add_ln691_468_reg_20999;

assign sext_ln691_396_fu_11926_p1 = $signed(add_ln691_469_fu_11920_p2);

assign sext_ln691_397_fu_11936_p1 = add_ln691_471_reg_21004;

assign sext_ln691_398_fu_11939_p1 = add_ln691_472_reg_21009;

assign sext_ln691_399_fu_11948_p1 = $signed(add_ln691_473_fu_11942_p2);

assign sext_ln691_3_fu_9990_p1 = add_ln691_3_reg_20104;

assign sext_ln691_400_fu_11952_p1 = add_ln691_474_reg_21014;

assign sext_ln691_401_fu_11955_p1 = add_ln691_476_reg_21019;

assign sext_ln691_402_fu_11964_p1 = $signed(add_ln691_477_fu_11958_p2);

assign sext_ln691_403_fu_11974_p1 = $signed(add_ln691_478_fu_11968_p2);

assign sext_ln691_407_fu_11984_p1 = add_ln691_481_reg_21029;

assign sext_ln691_408_fu_11992_p1 = add_ln691_483_reg_21034;

assign sext_ln691_409_fu_11995_p1 = add_ln691_484_reg_21039;

assign sext_ln691_410_fu_12004_p1 = $signed(add_ln691_485_fu_11998_p2);

assign sext_ln691_411_fu_12014_p1 = add_ln691_487_reg_21044;

assign sext_ln691_412_fu_12017_p1 = add_ln691_488_reg_21049;

assign sext_ln691_413_fu_12026_p1 = $signed(add_ln691_489_fu_12020_p2);

assign sext_ln691_414_fu_12030_p1 = add_ln691_490_reg_21054;

assign sext_ln691_415_fu_12033_p1 = add_ln691_492_reg_21059;

assign sext_ln691_416_fu_12042_p1 = $signed(add_ln691_493_fu_12036_p2);

assign sext_ln691_417_fu_12052_p1 = $signed(add_ln691_494_fu_12046_p2);

assign sext_ln691_41_fu_10177_p1 = add_ln691_49_reg_20189;

assign sext_ln691_421_fu_12062_p1 = add_ln691_497_reg_21069;

assign sext_ln691_422_fu_12070_p1 = add_ln691_499_reg_21074;

assign sext_ln691_423_fu_12073_p1 = add_ln691_500_reg_21079;

assign sext_ln691_424_fu_12082_p1 = $signed(add_ln691_501_fu_12076_p2);

assign sext_ln691_425_fu_12092_p1 = add_ln691_503_reg_21084;

assign sext_ln691_426_fu_12095_p1 = add_ln691_504_reg_21089;

assign sext_ln691_427_fu_12104_p1 = $signed(add_ln691_505_fu_12098_p2);

assign sext_ln691_428_fu_12108_p1 = add_ln691_506_reg_21094;

assign sext_ln691_429_fu_12111_p1 = add_ln691_508_reg_21099;

assign sext_ln691_42_fu_10185_p1 = add_ln691_51_reg_20194;

assign sext_ln691_430_fu_12120_p1 = $signed(add_ln691_509_fu_12114_p2);

assign sext_ln691_431_fu_12130_p1 = $signed(add_ln691_510_fu_12124_p2);

assign sext_ln691_43_fu_10188_p1 = add_ln691_52_reg_20199;

assign sext_ln691_44_fu_10197_p1 = $signed(add_ln691_53_fu_10191_p2);

assign sext_ln691_45_fu_9423_p1 = add_ln691_55_reg_19094;

assign sext_ln691_46_fu_9426_p1 = add_ln691_56_reg_19099;

assign sext_ln691_47_fu_10207_p1 = $signed(add_ln691_57_reg_20204);

assign sext_ln691_48_fu_10210_p1 = add_ln691_58_reg_19104;

assign sext_ln691_49_fu_10213_p1 = add_ln691_60_reg_20209;

assign sext_ln691_4_fu_9993_p1 = add_ln691_4_reg_20109;

assign sext_ln691_50_fu_10222_p1 = $signed(add_ln691_61_fu_10216_p2);

assign sext_ln691_51_fu_10232_p1 = $signed(add_ln691_62_fu_10226_p2);

assign sext_ln691_54_fu_10242_p1 = add_ln691_65_reg_20219;

assign sext_ln691_55_fu_10250_p1 = add_ln691_67_reg_20224;

assign sext_ln691_56_fu_10253_p1 = add_ln691_68_reg_20229;

assign sext_ln691_57_fu_10262_p1 = $signed(add_ln691_69_fu_10256_p2);

assign sext_ln691_58_fu_9445_p1 = add_ln691_71_reg_19129;

assign sext_ln691_59_fu_9448_p1 = add_ln691_72_reg_19134;

assign sext_ln691_5_fu_10002_p1 = $signed(add_ln691_5_fu_9996_p2);

assign sext_ln691_60_fu_10272_p1 = $signed(add_ln691_73_reg_20234);

assign sext_ln691_61_fu_10275_p1 = add_ln691_74_reg_19139;

assign sext_ln691_62_fu_10278_p1 = add_ln691_76_reg_20239;

assign sext_ln691_63_fu_10287_p1 = $signed(add_ln691_77_fu_10281_p2);

assign sext_ln691_64_fu_10297_p1 = $signed(add_ln691_78_fu_10291_p2);

assign sext_ln691_67_fu_10307_p1 = add_ln691_81_reg_20249;

assign sext_ln691_68_fu_10315_p1 = add_ln691_83_reg_20254;

assign sext_ln691_69_fu_10318_p1 = add_ln691_84_reg_20259;

assign sext_ln691_6_fu_9357_p1 = add_ln691_7_reg_18989;

assign sext_ln691_70_fu_10327_p1 = $signed(add_ln691_85_fu_10321_p2);

assign sext_ln691_71_fu_9467_p1 = add_ln691_87_reg_19164;

assign sext_ln691_72_fu_9470_p1 = add_ln691_88_reg_19169;

assign sext_ln691_73_fu_10337_p1 = $signed(add_ln691_89_reg_20264);

assign sext_ln691_74_fu_10340_p1 = add_ln691_90_reg_19174;

assign sext_ln691_75_fu_10343_p1 = add_ln691_92_reg_20269;

assign sext_ln691_76_fu_10352_p1 = $signed(add_ln691_93_fu_10346_p2);

assign sext_ln691_77_fu_10362_p1 = $signed(add_ln691_94_fu_10356_p2);

assign sext_ln691_7_fu_9360_p1 = add_ln691_8_reg_18994;

assign sext_ln691_80_fu_10372_p1 = add_ln691_97_reg_20279;

assign sext_ln691_81_fu_10380_p1 = add_ln691_99_reg_20284;

assign sext_ln691_82_fu_10383_p1 = add_ln691_100_reg_20289;

assign sext_ln691_83_fu_10392_p1 = $signed(add_ln691_101_fu_10386_p2);

assign sext_ln691_84_fu_9489_p1 = add_ln691_103_reg_19199;

assign sext_ln691_85_fu_9492_p1 = add_ln691_104_reg_19204;

assign sext_ln691_86_fu_10402_p1 = $signed(add_ln691_105_reg_20294);

assign sext_ln691_87_fu_10405_p1 = add_ln691_106_reg_19209;

assign sext_ln691_88_fu_10408_p1 = add_ln691_108_reg_20299;

assign sext_ln691_89_fu_10417_p1 = $signed(add_ln691_109_fu_10411_p2);

assign sext_ln691_8_fu_10012_p1 = $signed(add_ln691_9_reg_20114);

assign sext_ln691_90_fu_10427_p1 = $signed(add_ln691_110_fu_10421_p2);

assign sext_ln691_93_fu_10437_p1 = add_ln691_113_reg_20309;

assign sext_ln691_94_fu_10445_p1 = add_ln691_115_reg_20314;

assign sext_ln691_95_fu_10448_p1 = add_ln691_116_reg_20319;

assign sext_ln691_96_fu_10457_p1 = $signed(add_ln691_117_fu_10451_p2);

assign sext_ln691_97_fu_9511_p1 = add_ln691_119_reg_19234;

assign sext_ln691_98_fu_9514_p1 = add_ln691_120_reg_19239;

assign sext_ln691_99_fu_10467_p1 = $signed(add_ln691_121_reg_20324);

assign sext_ln691_9_fu_10015_p1 = add_ln691_10_reg_18999;

assign start_out = real_start;

assign storemerge_fu_2108_p3 = ((cmp11_reg_15415[0:0] == 1'b1) ? 21'd0 : tmp_31_fu_2098_p4);

assign storemerge_mid189_fu_2616_p3 = ((cmp11_mid1_reg_15568[0:0] == 1'b1) ? 21'd0 : tmp_31_mid_fu_2600_p4);

assign storemerge_mid1_fu_3181_p3 = ((select_ln126_2_fu_2115_p3[0:0] == 1'b1) ? 21'd0 : tmp_31_mid1_fu_3165_p4);

assign sub_ln215_fu_1762_p2 = (p_shl3_cast_fu_1742_p3 - zext_ln215_fu_1758_p1);

assign tmp_100_fu_4536_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1823:1816]}};

assign tmp_101_fu_4556_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1951:1944]}};

assign tmp_102_fu_4570_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[39:32]}};

assign tmp_104_fu_4584_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[167:160]}};

assign tmp_105_fu_4598_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[295:288]}};

assign tmp_106_fu_4612_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[423:416]}};

assign tmp_107_fu_4626_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[551:544]}};

assign tmp_108_fu_4640_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[679:672]}};

assign tmp_10_mid1_fu_2799_p4 = {{reg_1514[461:441]}};

assign tmp_10_mid_fu_2280_p4 = {{reg_1514[461:441]}};

assign tmp_110_fu_4664_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[935:928]}};

assign tmp_111_fu_4684_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1063:1056]}};

assign tmp_112_fu_4698_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1191:1184]}};

assign tmp_113_fu_4718_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1319:1312]}};

assign tmp_114_fu_4732_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1447:1440]}};

assign tmp_115_fu_4752_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1575:1568]}};

assign tmp_117_fu_4776_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1831:1824]}};

assign tmp_118_fu_4796_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1959:1952]}};

assign tmp_119_fu_4810_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[47:40]}};

assign tmp_11_mid1_fu_2816_p4 = {{reg_1514[503:483]}};

assign tmp_11_mid_fu_2296_p4 = {{reg_1514[503:483]}};

assign tmp_121_fu_4824_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[175:168]}};

assign tmp_122_fu_4838_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[303:296]}};

assign tmp_123_fu_4852_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[431:424]}};

assign tmp_124_fu_4866_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[559:552]}};

assign tmp_125_fu_4880_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[687:680]}};

assign tmp_127_fu_4904_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[943:936]}};

assign tmp_128_fu_4924_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1071:1064]}};

assign tmp_129_fu_4938_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1199:1192]}};

assign tmp_12_mid1_fu_2833_p4 = {{reg_1514[545:525]}};

assign tmp_12_mid_fu_2312_p4 = {{reg_1514[545:525]}};

assign tmp_130_fu_4958_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1327:1320]}};

assign tmp_131_fu_4972_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1455:1448]}};

assign tmp_132_fu_4992_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1583:1576]}};

assign tmp_134_fu_5016_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1839:1832]}};

assign tmp_135_fu_5036_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1967:1960]}};

assign tmp_136_fu_5050_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[55:48]}};

assign tmp_138_fu_5064_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[183:176]}};

assign tmp_139_fu_5078_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[311:304]}};

assign tmp_13_mid1_fu_2850_p4 = {{reg_1514[587:567]}};

assign tmp_13_mid_fu_2328_p4 = {{reg_1514[587:567]}};

assign tmp_140_fu_5092_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[439:432]}};

assign tmp_141_fu_5106_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[567:560]}};

assign tmp_142_fu_5120_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[695:688]}};

assign tmp_144_fu_5144_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[951:944]}};

assign tmp_145_fu_5164_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1079:1072]}};

assign tmp_146_fu_5178_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1207:1200]}};

assign tmp_147_fu_5198_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1335:1328]}};

assign tmp_148_fu_5212_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1463:1456]}};

assign tmp_149_fu_5232_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1591:1584]}};

assign tmp_14_mid1_fu_2867_p4 = {{reg_1514[629:609]}};

assign tmp_14_mid_fu_2344_p4 = {{reg_1514[629:609]}};

assign tmp_151_fu_5256_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1847:1840]}};

assign tmp_152_fu_5276_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1975:1968]}};

assign tmp_153_fu_5290_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[63:56]}};

assign tmp_155_fu_5304_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[191:184]}};

assign tmp_156_fu_5318_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[319:312]}};

assign tmp_157_fu_5332_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[447:440]}};

assign tmp_158_fu_5346_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[575:568]}};

assign tmp_159_fu_5360_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[703:696]}};

assign tmp_15_mid1_fu_2884_p4 = {{reg_1514[667:651]}};

assign tmp_15_mid_fu_2360_p4 = {{reg_1514[667:651]}};

assign tmp_161_fu_5384_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[959:952]}};

assign tmp_162_fu_5404_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1087:1080]}};

assign tmp_163_fu_5418_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1215:1208]}};

assign tmp_164_fu_5438_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1343:1336]}};

assign tmp_165_fu_5452_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1471:1464]}};

assign tmp_166_fu_5472_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1599:1592]}};

assign tmp_168_fu_5496_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1855:1848]}};

assign tmp_169_fu_5516_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1983:1976]}};

assign tmp_16_fu_1526_p3 = {{ap_phi_mux_tt_phi_fu_1474_p4}, {2'd0}};

assign tmp_170_fu_5530_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[71:64]}};

assign tmp_172_fu_5544_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[199:192]}};

assign tmp_173_fu_5558_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[327:320]}};

assign tmp_174_fu_5572_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[455:448]}};

assign tmp_175_fu_5586_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[583:576]}};

assign tmp_176_fu_5600_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[711:704]}};

assign tmp_178_fu_5624_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[967:960]}};

assign tmp_179_fu_5644_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1095:1088]}};

assign tmp_17_mid1_fu_2927_p4 = {{reg_1514[62:42]}};

assign tmp_17_mid_fu_2376_p4 = {{reg_1514[62:42]}};

assign tmp_180_fu_5658_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1223:1216]}};

assign tmp_181_fu_5678_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1351:1344]}};

assign tmp_182_fu_5692_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1479:1472]}};

assign tmp_183_fu_5712_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1607:1600]}};

assign tmp_185_fu_5736_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1863:1856]}};

assign tmp_186_fu_5756_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1991:1984]}};

assign tmp_187_fu_5770_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[79:72]}};

assign tmp_189_fu_5784_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[207:200]}};

assign tmp_18_mid1_fu_2944_p4 = {{reg_1514[104:84]}};

assign tmp_18_mid_fu_2392_p4 = {{reg_1514[104:84]}};

assign tmp_190_fu_5798_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[335:328]}};

assign tmp_191_fu_5812_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[463:456]}};

assign tmp_192_fu_5826_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[591:584]}};

assign tmp_193_fu_5840_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[719:712]}};

assign tmp_195_fu_5864_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[975:968]}};

assign tmp_196_fu_5884_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1103:1096]}};

assign tmp_197_fu_5898_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1231:1224]}};

assign tmp_198_fu_5918_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1359:1352]}};

assign tmp_199_fu_5932_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1487:1480]}};

assign tmp_19_mid1_fu_2961_p4 = {{reg_1514[146:126]}};

assign tmp_19_mid_fu_2408_p4 = {{reg_1514[146:126]}};

assign tmp_1_mid1_fu_2629_p4 = {{reg_1514[41:21]}};

assign tmp_1_mid_fu_2120_p4 = {{reg_1514[41:21]}};

assign tmp_200_fu_5952_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1615:1608]}};

assign tmp_202_fu_5976_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1871:1864]}};

assign tmp_203_fu_5996_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1999:1992]}};

assign tmp_206_fu_6020_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[215:208]}};

assign tmp_207_fu_6034_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[343:336]}};

assign tmp_208_fu_6048_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[471:464]}};

assign tmp_209_fu_6062_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[599:592]}};

assign tmp_20_mid1_fu_2978_p4 = {{reg_1514[188:168]}};

assign tmp_20_mid_fu_2424_p4 = {{reg_1514[188:168]}};

assign tmp_210_fu_6076_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[727:720]}};

assign tmp_212_fu_6100_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[983:976]}};

assign tmp_213_fu_6120_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1111:1104]}};

assign tmp_214_fu_6134_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1239:1232]}};

assign tmp_215_fu_6154_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1367:1360]}};

assign tmp_216_fu_6168_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1495:1488]}};

assign tmp_217_fu_6188_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1623:1616]}};

assign tmp_219_fu_6212_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1879:1872]}};

assign tmp_21_mid1_fu_2995_p4 = {{reg_1514[230:210]}};

assign tmp_21_mid_fu_2440_p4 = {{reg_1514[230:210]}};

assign tmp_220_fu_6232_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[2007:2000]}};

assign tmp_227_fu_6296_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[735:728]}};

assign tmp_229_fu_6320_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[991:984]}};

assign tmp_22_mid1_fu_3012_p4 = {{reg_1514[272:252]}};

assign tmp_22_mid_fu_2456_p4 = {{reg_1514[272:252]}};

assign tmp_230_fu_6340_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1119:1112]}};

assign tmp_231_fu_6354_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1247:1240]}};

assign tmp_232_fu_6374_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1375:1368]}};

assign tmp_233_fu_6388_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1503:1496]}};

assign tmp_234_fu_6408_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1631:1624]}};

assign tmp_236_fu_6432_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1887:1880]}};

assign tmp_237_fu_6452_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[2015:2008]}};

assign tmp_23_mid1_fu_3029_p4 = {{reg_1514[314:294]}};

assign tmp_23_mid_fu_2472_p4 = {{reg_1514[314:294]}};

assign tmp_244_fu_6516_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[743:736]}};

assign tmp_246_fu_6540_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[999:992]}};

assign tmp_247_fu_6560_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1127:1120]}};

assign tmp_248_fu_6574_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1255:1248]}};

assign tmp_249_fu_6594_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1383:1376]}};

assign tmp_24_mid1_fu_3046_p4 = {{reg_1514[356:336]}};

assign tmp_24_mid_fu_2488_p4 = {{reg_1514[356:336]}};

assign tmp_250_fu_6608_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1511:1504]}};

assign tmp_251_fu_6628_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1639:1632]}};

assign tmp_253_fu_6652_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1895:1888]}};

assign tmp_254_fu_6672_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[2023:2016]}};

assign tmp_25_mid1_fu_3063_p4 = {{reg_1514[398:378]}};

assign tmp_25_mid_fu_2504_p4 = {{reg_1514[398:378]}};

assign tmp_261_fu_6736_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[751:744]}};

assign tmp_263_fu_6760_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1007:1000]}};

assign tmp_264_fu_6780_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1135:1128]}};

assign tmp_265_fu_6794_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1263:1256]}};

assign tmp_266_fu_6814_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1391:1384]}};

assign tmp_267_fu_6828_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1519:1512]}};

assign tmp_268_fu_6848_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1647:1640]}};

assign tmp_26_mid1_fu_3080_p4 = {{reg_1514[440:420]}};

assign tmp_26_mid_fu_2520_p4 = {{reg_1514[440:420]}};

assign tmp_270_fu_6872_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1903:1896]}};

assign tmp_271_fu_6892_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[2031:2024]}};

assign tmp_278_fu_6956_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[759:752]}};

assign tmp_27_mid1_fu_3097_p4 = {{reg_1514[482:462]}};

assign tmp_27_mid_fu_2536_p4 = {{reg_1514[482:462]}};

assign tmp_280_fu_6980_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1015:1008]}};

assign tmp_281_fu_7000_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1143:1136]}};

assign tmp_282_fu_7014_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1271:1264]}};

assign tmp_283_fu_7034_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1399:1392]}};

assign tmp_284_fu_7048_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1527:1520]}};

assign tmp_285_fu_7068_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1655:1648]}};

assign tmp_287_fu_7092_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1911:1904]}};

assign tmp_288_fu_7112_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[2039:2032]}};

assign tmp_28_mid1_fu_3114_p4 = {{reg_1514[524:504]}};

assign tmp_28_mid_fu_2552_p4 = {{reg_1514[524:504]}};

assign tmp_295_fu_7176_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[767:760]}};

assign tmp_297_fu_7200_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1023:1016]}};

assign tmp_298_fu_7220_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1151:1144]}};

assign tmp_299_fu_7234_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1279:1272]}};

assign tmp_29_mid1_fu_3131_p4 = {{reg_1514[566:546]}};

assign tmp_29_mid_fu_2568_p4 = {{reg_1514[566:546]}};

assign tmp_2_mid1_fu_2731_p4 = {{reg_1514[293:273]}};

assign tmp_2_mid_fu_2216_p4 = {{reg_1514[293:273]}};

assign tmp_300_fu_7254_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1407:1400]}};

assign tmp_301_fu_7268_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1535:1528]}};

assign tmp_302_fu_7288_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1663:1656]}};

assign tmp_304_fu_7312_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1919:1912]}};

assign tmp_305_fu_7332_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[2047:2040]}};

assign tmp_30_mid1_fu_3148_p4 = {{reg_1514[608:588]}};

assign tmp_30_mid_fu_2584_p4 = {{reg_1514[608:588]}};

assign tmp_31_fu_2098_p4 = {{PATCH_EMBED_INST_bias_arr_V_q0[650:630]}};

assign tmp_31_mid1_fu_3165_p4 = {{reg_1514[650:630]}};

assign tmp_31_mid_fu_2600_p4 = {{reg_1514[650:630]}};

assign tmp_322_fu_12140_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{add_ln691_511_fu_12134_p2}, {add_ln691_495_fu_12056_p2}}, {add_ln691_479_fu_11978_p2}}, {add_ln691_463_fu_11900_p2}}, {add_ln691_447_fu_11822_p2}}, {add_ln691_431_fu_11744_p2}}, {add_ln691_415_fu_11666_p2}}, {add_ln691_399_fu_11601_p2}}, {add_ln691_383_fu_11536_p2}}, {add_ln691_367_fu_11471_p2}}, {add_ln691_351_fu_11406_p2}}, {add_ln691_335_fu_11341_p2}}, {add_ln691_319_fu_11276_p2}}, {add_ln691_303_fu_11211_p2}}, {add_ln691_287_fu_11146_p2}}, {add_ln691_271_fu_11081_p2}}, {add_ln691_255_fu_11016_p2}}, {add_ln691_239_fu_10951_p2}}, {add_ln691_223_fu_10886_p2}}, {add_ln691_207_fu_10821_p2}}, {add_ln691_191_fu_10756_p2}}, {add_ln691_175_fu_10691_p2}}, {add_ln691_159_fu_10626_p2}}, {add_ln691_143_fu_10561_p2}}, {add_ln691_127_fu_10496_p2}}, {add_ln691_111_fu_10431_p2}}, {add_ln691_95_fu_10366_p2}}, {add_ln691_79_fu_10301_p2}}, {add_ln691_63_fu_10236_p2}}, {add_ln691_47_fu_10171_p2}}, {add_ln691_31_fu_10106_p2}}, {add_ln691_15_fu_10041_p2}};

assign tmp_323_fu_1689_p3 = {{select_ln126_1_reg_15487}, {2'd0}};

assign tmp_32_fu_3196_p16 = {{{{{{{{{{{{{{{select_ln127_32_fu_3158_p3}, {select_ln127_31_fu_3141_p3}}, {select_ln127_30_fu_3124_p3}}, {select_ln127_29_fu_3107_p3}}, {select_ln127_28_fu_3090_p3}}, {select_ln127_27_fu_3073_p3}}, {select_ln127_26_fu_3056_p3}}, {select_ln127_25_fu_3039_p3}}, {select_ln127_24_fu_3022_p3}}, {select_ln127_23_fu_3005_p3}}, {select_ln127_22_fu_2988_p3}}, {select_ln127_21_fu_2971_p3}}, {select_ln127_20_fu_2954_p3}}, {select_ln127_19_fu_2937_p3}}, {select_ln127_18_fu_2920_p3}};

assign tmp_34_fu_1653_p3 = {{add_ln126_reg_15435}, {4'd0}};

assign tmp_355_cast_fu_1534_p1 = tmp_16_fu_1526_p3;

assign tmp_355_fu_1750_p3 = {{select_ln127_1_fu_1736_p3}, {4'd0}};

assign tmp_356_fu_12747_p4 = {{ret_1_fu_12592_p2[20:8]}};

assign tmp_357_cast_fu_1667_p1 = tmp_35_fu_1660_p3;

assign tmp_357_fu_12757_p4 = {{ret_2_fu_12597_p2[20:8]}};

assign tmp_358_fu_12767_p4 = {{ret_3_fu_12602_p2[20:8]}};

assign tmp_359_fu_12777_p4 = {{ret_4_fu_12607_p2[20:8]}};

assign tmp_35_fu_1660_p3 = {{add_ln126_reg_15435}, {2'd0}};

assign tmp_360_fu_12787_p4 = {{ret_5_fu_12612_p2[20:8]}};

assign tmp_361_fu_12797_p4 = {{ret_6_fu_12617_p2[20:8]}};

assign tmp_362_fu_12807_p4 = {{ret_7_fu_12622_p2[20:8]}};

assign tmp_363_fu_12817_p4 = {{ret_8_fu_12627_p2[20:8]}};

assign tmp_364_fu_12827_p4 = {{ret_9_fu_12632_p2[20:8]}};

assign tmp_365_fu_12837_p4 = {{ret_10_fu_12637_p2[20:8]}};

assign tmp_366_fu_12847_p4 = {{ret_11_fu_12642_p2[20:8]}};

assign tmp_367_fu_12857_p4 = {{ret_12_fu_12647_p2[20:8]}};

assign tmp_368_fu_12867_p4 = {{ret_13_fu_12652_p2[20:8]}};

assign tmp_369_fu_12877_p4 = {{ret_14_fu_12657_p2[20:8]}};

assign tmp_36_fu_3600_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[135:128]}};

assign tmp_370_fu_12887_p4 = {{ret_15_fu_12662_p2[20:8]}};

assign tmp_371_fu_12897_p4 = {{ret_16_fu_12667_p2[20:8]}};

assign tmp_372_fu_12907_p4 = {{ret_17_fu_12672_p2[20:8]}};

assign tmp_373_fu_12917_p4 = {{ret_18_fu_12677_p2[20:8]}};

assign tmp_374_fu_12927_p4 = {{ret_19_fu_12682_p2[20:8]}};

assign tmp_375_fu_12937_p4 = {{ret_20_fu_12687_p2[20:8]}};

assign tmp_376_fu_12947_p4 = {{ret_21_fu_12692_p2[20:8]}};

assign tmp_377_fu_12957_p4 = {{ret_22_fu_12697_p2[20:8]}};

assign tmp_378_fu_12967_p4 = {{ret_23_fu_12702_p2[20:8]}};

assign tmp_379_fu_12977_p4 = {{ret_24_fu_12707_p2[20:8]}};

assign tmp_37_fu_3614_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[263:256]}};

assign tmp_38_fu_3628_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[391:384]}};

assign tmp_39_fu_3642_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[519:512]}};

assign tmp_3_mid1_fu_2646_p4 = {{reg_1514[83:63]}};

assign tmp_3_mid_fu_2136_p4 = {{reg_1514[83:63]}};

assign tmp_40_fu_3656_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[647:640]}};

assign tmp_42_fu_3680_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[903:896]}};

assign tmp_43_fu_3703_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1031:1024]}};

assign tmp_44_fu_3720_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1159:1152]}};

assign tmp_45_fu_3743_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1287:1280]}};

assign tmp_46_fu_3760_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1415:1408]}};

assign tmp_47_fu_3783_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1543:1536]}};

assign tmp_49_fu_3810_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1799:1792]}};

assign tmp_4_mid1_fu_2748_p4 = {{reg_1514[335:315]}};

assign tmp_4_mid_fu_2232_p4 = {{reg_1514[335:315]}};

assign tmp_50_fu_3833_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1927:1920]}};

assign tmp_51_fu_3850_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[15:8]}};

assign tmp_53_fu_3864_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[143:136]}};

assign tmp_54_fu_3878_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[271:264]}};

assign tmp_55_fu_3892_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[399:392]}};

assign tmp_56_fu_3906_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[527:520]}};

assign tmp_57_fu_3920_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[655:648]}};

assign tmp_59_fu_3944_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[911:904]}};

assign tmp_5_mid1_fu_2663_p4 = {{reg_1514[125:105]}};

assign tmp_5_mid_fu_2152_p4 = {{reg_1514[125:105]}};

assign tmp_60_fu_3964_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1039:1032]}};

assign tmp_61_fu_3978_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1167:1160]}};

assign tmp_62_fu_3998_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1295:1288]}};

assign tmp_63_fu_4012_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1423:1416]}};

assign tmp_64_fu_4032_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1551:1544]}};

assign tmp_66_fu_4056_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1807:1800]}};

assign tmp_67_fu_4076_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1935:1928]}};

assign tmp_68_fu_4090_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[23:16]}};

assign tmp_6_mid1_fu_2765_p4 = {{reg_1514[377:357]}};

assign tmp_6_mid_fu_2248_p4 = {{reg_1514[377:357]}};

assign tmp_70_fu_4104_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[151:144]}};

assign tmp_71_fu_4118_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[279:272]}};

assign tmp_72_fu_4132_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[407:400]}};

assign tmp_73_fu_4146_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[535:528]}};

assign tmp_74_fu_4160_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[663:656]}};

assign tmp_76_fu_4184_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[919:912]}};

assign tmp_77_fu_4204_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1047:1040]}};

assign tmp_78_fu_4218_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1175:1168]}};

assign tmp_79_fu_4238_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1303:1296]}};

assign tmp_7_mid1_fu_2680_p4 = {{reg_1514[167:147]}};

assign tmp_7_mid_fu_2168_p4 = {{reg_1514[167:147]}};

assign tmp_80_fu_4252_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1431:1424]}};

assign tmp_81_fu_4272_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1559:1552]}};

assign tmp_83_fu_4296_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1815:1808]}};

assign tmp_84_fu_4316_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1943:1936]}};

assign tmp_85_fu_4330_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[31:24]}};

assign tmp_87_fu_4344_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[159:152]}};

assign tmp_88_fu_4358_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[287:280]}};

assign tmp_89_fu_4372_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[415:408]}};

assign tmp_8_mid1_fu_2782_p4 = {{reg_1514[419:399]}};

assign tmp_8_mid_fu_2264_p4 = {{reg_1514[419:399]}};

assign tmp_90_fu_4386_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[543:536]}};

assign tmp_91_fu_4400_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[671:664]}};

assign tmp_93_fu_4424_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[927:920]}};

assign tmp_94_fu_4444_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1055:1048]}};

assign tmp_95_fu_4458_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1183:1176]}};

assign tmp_96_fu_4478_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1311:1304]}};

assign tmp_97_fu_4492_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1439:1432]}};

assign tmp_98_fu_4512_p4 = {{PATCH_EMBED_INST_weight_arr_V_q0[1567:1560]}};

assign tmp_9_mid1_fu_2697_p4 = {{reg_1514[209:189]}};

assign tmp_9_mid_fu_2184_p4 = {{reg_1514[209:189]}};

assign tmp_fu_1518_p3 = {{ap_phi_mux_tt_phi_fu_1474_p4}, {4'd0}};

assign tmp_mid1_fu_2714_p4 = {{reg_1514[251:231]}};

assign tmp_mid_fu_2200_p4 = {{reg_1514[251:231]}};

assign trunc_ln127_1_fu_2905_p1 = reg_1514[20:0];

assign trunc_ln127_2_fu_2909_p1 = reg_1514[20:0];

assign trunc_ln127_fu_2901_p1 = reg_1514[20:0];

assign trunc_ln145_fu_3278_p1 = cache_window_sm_dout[7:0];

assign trunc_ln174_1_fu_12997_p4 = {{ret_26_fu_12717_p2[20:8]}};

assign trunc_ln174_2_fu_13007_p4 = {{ret_27_fu_12722_p2[20:8]}};

assign trunc_ln174_3_fu_13017_p4 = {{ret_28_fu_12727_p2[20:8]}};

assign trunc_ln174_4_fu_13027_p4 = {{ret_29_fu_12732_p2[20:8]}};

assign trunc_ln174_5_fu_13037_p4 = {{ret_30_fu_12737_p2[20:8]}};

assign trunc_ln174_6_fu_13047_p4 = {{ret_31_fu_12742_p2[20:8]}};

assign trunc_ln174_s_fu_12987_p4 = {{ret_25_fu_12712_p2[20:8]}};

assign trunc_ln1_fu_12582_p4 = {{ret_fu_12577_p2[20:8]}};

assign trunc_ln215_1_fu_12258_p1 = vec_o_data_M_elems_V_7_fu_12251_p3[20:0];

assign trunc_ln215_fu_3592_p1 = PATCH_EMBED_INST_weight_arr_V_q0[7:0];

assign vec_o_data_M_elems_V_1_fu_9346_p3 = ((icmp_ln132_reg_15543_pp0_iter3_reg[0:0] == 1'b1) ? sext_ln142_fu_9343_p1 : vec_o_data_M_elems_V_2_fu_1378);

assign vec_o_data_M_elems_V_3_fu_12213_p18 = {{{{{{{{{{{{{{{{{add_ln691_511_fu_12134_p2}, {add_ln691_495_fu_12056_p2}}, {add_ln691_479_fu_11978_p2}}, {add_ln691_463_fu_11900_p2}}, {add_ln691_447_fu_11822_p2}}, {add_ln691_431_fu_11744_p2}}, {add_ln691_415_fu_11666_p2}}, {add_ln691_399_fu_11601_p2}}, {add_ln691_383_fu_11536_p2}}, {add_ln691_367_fu_11471_p2}}, {add_ln691_351_fu_11406_p2}}, {add_ln691_335_fu_11341_p2}}, {add_ln691_319_fu_11276_p2}}, {add_ln691_303_fu_11211_p2}}, {add_ln691_287_fu_11146_p2}}, {add_ln691_271_fu_11081_p2}}, {select_ln127_33_cast_fu_9979_p1}};

assign vec_o_data_M_elems_V_7_fu_12251_p3 = ((select_ln126_2_reg_15773_pp0_iter3_reg[0:0] == 1'b1) ? vec_o_data_M_elems_V_3_fu_12213_p18 : tmp_322_fu_12140_p33);

assign vec_o_data_M_elems_V_fu_3238_p19 = {{{{{{{{{{{{{{{{{{select_ln127_17_fu_2894_p3}, {select_ln127_16_fu_2877_p3}}, {select_ln127_15_fu_2860_p3}}, {select_ln127_14_fu_2843_p3}}, {select_ln127_13_fu_2826_p3}}, {select_ln127_12_fu_2809_p3}}, {select_ln127_11_fu_2792_p3}}, {select_ln127_10_fu_2775_p3}}, {select_ln127_9_fu_2758_p3}}, {select_ln127_8_fu_2741_p3}}, {select_ln127_7_fu_2724_p3}}, {select_ln127_6_fu_2707_p3}}, {select_ln127_5_fu_2690_p3}}, {select_ln127_4_fu_2673_p3}}, {select_ln127_3_fu_2656_p3}}, {select_ln127_2_fu_2639_p3}}, {select_ln127_34_fu_3189_p3}}, {empty_38_fu_3230_p3}};

assign xor_ln126_fu_1599_p2 = (icmp_ln127_fu_1577_p2 ^ 1'd1);

assign zext_ln126_fu_1677_p1 = empty_35_fu_1671_p2;

assign zext_ln127_1_fu_1716_p1 = add_ln127_fu_1711_p2;

assign zext_ln127_fu_1550_p1 = ap_phi_mux_cot_phi_fu_1496_p4;

assign zext_ln215_1_fu_1768_p1 = select_ln127_reg_15536;

assign zext_ln215_2_fu_1777_p1 = add_ln215_fu_1771_p2;

assign zext_ln215_fu_1758_p1 = tmp_355_fu_1750_p3;

endmodule //PATCH_EMBED_step2_mac_replace_shift
// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
(* rom_style = "block" *) module PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_bias_arr_V_rom (
addr0, ce0, q0, clk);

parameter DWIDTH = 668;
parameter AWIDTH = 11;
parameter MEM_SIZE = 1176;

input[AWIDTH-1:0] addr0;
input ce0;
output reg[DWIDTH-1:0] q0;
input clk;

(* ram_style = "block" *)reg [DWIDTH-1:0] ram[0:MEM_SIZE-1];

initial begin
    $readmemh("/mnt/f/master_MLsys/USTC_spring/EDA/Project/HG-PIPE/SPINAL/src/main/verilog/PATCH_EMBED/PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_bias_arr_V_rom.dat", ram);
end



always @(posedge clk)  
begin 
    if (ce0) 
    begin
        q0 <= ram[addr0];
    end
end



endmodule

`timescale 1 ns / 1 ps
module PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_bias_arr_V(
    reset,
    clk,
    address0,
    ce0,
    q0);

parameter DataWidth = 32'd668;
parameter AddressRange = 32'd1176;
parameter AddressWidth = 32'd11;
input reset;
input clk;
input[AddressWidth - 1:0] address0;
input ce0;
output[DataWidth - 1:0] q0;



PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_bias_arr_V_rom PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_bias_arr_V_rom_U(
    .clk( clk ),
    .addr0( address0 ),
    .ce0( ce0 ),
    .q0( q0 ));

endmodule

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_cls_arr_V_rom (
addr0, ce0, q0, clk);

parameter DWIDTH = 331;
parameter AWIDTH = 4;
parameter MEM_SIZE = 12;

input[AWIDTH-1:0] addr0;
input ce0;
output reg[DWIDTH-1:0] q0;
input clk;

reg [DWIDTH-1:0] ram[0:MEM_SIZE-1];

initial begin
    $readmemh("/mnt/f/master_MLsys/USTC_spring/EDA/Project/HG-PIPE/SPINAL/src/main/verilog/PATCH_EMBED/PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_cls_arr_V_rom.dat", ram);
end



always @(posedge clk)  
begin 
    if (ce0) 
    begin
        q0 <= ram[addr0];
    end
end



endmodule

`timescale 1 ns / 1 ps
module PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_cls_arr_V(
    reset,
    clk,
    address0,
    ce0,
    q0);

parameter DataWidth = 32'd331;
parameter AddressRange = 32'd12;
parameter AddressWidth = 32'd4;
input reset;
input clk;
input[AddressWidth - 1:0] address0;
input ce0;
output[DataWidth - 1:0] q0;



PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_cls_arr_V_rom PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_cls_arr_V_rom_U(
    .clk( clk ),
    .addr0( address0 ),
    .ce0( ce0 ),
    .q0( q0 ));

endmodule

// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
(* rom_style = "hls_ultra" *) module PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_weight_arr_V_rom (
addr0, ce0, q0, clk);

parameter DWIDTH = 2048;
parameter AWIDTH = 10;
parameter MEM_SIZE = 576;

input[AWIDTH-1:0] addr0;
input ce0;
output wire[DWIDTH-1:0] q0;
input clk;

(* ram_style = "hls_ultra" *)reg [DWIDTH-1:0] ram[0:MEM_SIZE-1];
wire [AWIDTH-1:0] addr0_t0; 
wire ce0_t0; 
reg [AWIDTH-1:0] addr0_t1; 
reg [DWIDTH-1:0] q0_t0;
reg [DWIDTH-1:0] q0_t1;

initial begin
    $readmemh("/mnt/f/master_MLsys/USTC_spring/EDA/Project/HG-PIPE/SPINAL/src/main/verilog/PATCH_EMBED/PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_weight_arr_V_rom.dat", ram);
end

assign addr0_t0 = addr0;
assign q0 = q0_t1;

always @(posedge clk)  
begin
    if (ce0) 
    begin
        addr0_t1 <= addr0_t0; 
        q0_t1 <= q0_t0;
    end
end


always @(posedge clk)  
begin 
    if (ce0) 
    begin
        q0_t0 <= ram[addr0_t1];
    end
end



endmodule

`timescale 1 ns / 1 ps
module PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_weight_arr_V(
    reset,
    clk,
    address0,
    ce0,
    q0);

parameter DataWidth = 32'd2048;
parameter AddressRange = 32'd576;
parameter AddressWidth = 32'd10;
input reset;
input clk;
input[AddressWidth - 1:0] address0;
input ce0;
output[DataWidth - 1:0] q0;



PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_weight_arr_V_rom PATCH_EMBED_step2_mac_replace_shift_PATCH_EMBED_INST_weight_arr_V_rom_U(
    .clk( clk ),
    .addr0( address0 ),
    .ce0( ce0 ),
    .q0( q0 ));

endmodule

