Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 9d4d1ebd29e6498cbcda930ac49cc321 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder4bit_test_behav xil_defaultlib.adder4bit_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/new/adder4bit.sv" Line 23. Module adder4bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/imports/new/fulladder.sv" Line 23. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/imports/new/fulladder.sv" Line 23. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/imports/new/fulladder.sv" Line 23. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/imports/new/fulladder.sv" Line 23. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.sim/sim_2/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/new/adder4bit.sv" Line 23. Module adder4bit has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/imports/new/fulladder.sv" Line 23. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/imports/new/fulladder.sv" Line 23. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/imports/new/fulladder.sv" Line 23. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/imports/new/fulladder.sv" Line 23. Module fulladder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.sim/sim_2/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder4bit
Compiling module xil_defaultlib.adder4bit_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder4bit_test_behav
