

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 15:29:03 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_37 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101|  1.010 us|  1.010 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 36 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 37 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 38 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add239623_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add239623_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add239_141625_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add239_141625_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add239_2627_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add239_2627_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add239_3629_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add239_3629_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add239_4631_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add239_4631_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add239_5633_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add239_5633_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add239_6635_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add239_6635_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add75646_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add75646_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add75_1481647_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add75_1481647_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add75_2548648_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add75_2548648_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add75_1339649_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add75_1339649_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add75_1339_1650_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add75_1339_1650_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add75_1339_2651_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add75_1339_2651_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add75_2404652_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add75_2404652_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add75_2404_1653_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add75_2404_1653_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add75_2404_2654_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add75_2404_2654_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add75_3655_loc = alloca i64 1"   --->   Operation 55 'alloca' 'add75_3655_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add75_3_1656_loc = alloca i64 1"   --->   Operation 56 'alloca' 'add75_3_1656_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add75_3_2657_loc = alloca i64 1"   --->   Operation 57 'alloca' 'add75_3_2657_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add75_4658_loc = alloca i64 1"   --->   Operation 58 'alloca' 'add75_4658_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add75_4_1659_loc = alloca i64 1"   --->   Operation 59 'alloca' 'add75_4_1659_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add75_4_2660_loc = alloca i64 1"   --->   Operation 60 'alloca' 'add75_4_2660_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add44664_loc = alloca i64 1"   --->   Operation 61 'alloca' 'add44664_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 66 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 67 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 68 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 69 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 71 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 72 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 73 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 74 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 75 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 76 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 77 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 78 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 79 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 80 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 81 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 82 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 83 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 84 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 85 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 86 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 87 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 88 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 89 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 90 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 91 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 92 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 93 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d2.cpp:24]   --->   Operation 94 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d2.cpp:31]   --->   Operation 95 'partselect' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d2.cpp:130]   --->   Operation 96 'partselect' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [d2.cpp:24]   --->   Operation 97 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln24" [d2.cpp:24]   --->   Operation 98 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 99 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 100 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 100 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 101 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 101 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 102 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 102 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 103 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 103 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 104 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 104 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 105 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 105 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 106 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 106 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d2.cpp:24]   --->   Operation 107 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 108 [1/2] (1.21ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d2.cpp:24]   --->   Operation 108 'call' 'call_ln24' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln31_1" [d2.cpp:31]   --->   Operation 109 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln31" [d2.cpp:31]   --->   Operation 110 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [8/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 111 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 112 [7/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 112 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 113 [6/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 113 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 114 [5/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 114 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 115 [4/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 115 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 116 [3/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 116 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 117 [2/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 117 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 118 [1/8] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 118 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d2.cpp:31]   --->   Operation 119 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 120 [1/2] (1.21ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d2.cpp:31]   --->   Operation 120 'call' 'call_ln31' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 6.31>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 121 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 122 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 123 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 124 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 125 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 126 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 127 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 128 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 129 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 130 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 131 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 132 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 133 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 134 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 135 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 136 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 137 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 138 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 139 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 140 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 141 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 142 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 143 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 144 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 145 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 146 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 147 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 148 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 149 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 150 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 151 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [2/2] (6.31ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_42_1, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add44664_loc, i64 %add75_4_2660_loc, i64 %add75_4_1659_loc, i64 %add75_4658_loc, i64 %add75_3_2657_loc, i64 %add75_3_1656_loc, i64 %add75_3655_loc, i64 %add75_2404_2654_loc, i64 %add75_2404_1653_loc, i64 %add75_2404652_loc, i64 %add75_1339_2651_loc, i64 %add75_1339_1650_loc, i64 %add75_1339649_loc, i64 %add75_2548648_loc, i64 %add75_1481647_loc, i64 %add75646_loc"   --->   Operation 152 'call' 'call_ln0' <Predicate = true> <Delay = 6.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_42_1, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add44664_loc, i64 %add75_4_2660_loc, i64 %add75_4_1659_loc, i64 %add75_4658_loc, i64 %add75_3_2657_loc, i64 %add75_3_1656_loc, i64 %add75_3655_loc, i64 %add75_2404_2654_loc, i64 %add75_2404_1653_loc, i64 %add75_2404652_loc, i64 %add75_1339_2651_loc, i64 %add75_1339_1650_loc, i64 %add75_1339649_loc, i64 %add75_2548648_loc, i64 %add75_1481647_loc, i64 %add75646_loc"   --->   Operation 153 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.54>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%add75_2404652_loc_load = load i64 %add75_2404652_loc"   --->   Operation 154 'load' 'add75_2404652_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%add75_1339_2651_loc_load = load i64 %add75_1339_2651_loc"   --->   Operation 155 'load' 'add75_1339_2651_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%add75_1339_1650_loc_load = load i64 %add75_1339_1650_loc"   --->   Operation 156 'load' 'add75_1339_1650_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%add75_1339649_loc_load = load i64 %add75_1339649_loc"   --->   Operation 157 'load' 'add75_1339649_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%add75_2548648_loc_load = load i64 %add75_2548648_loc"   --->   Operation 158 'load' 'add75_2548648_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%add75_1481647_loc_load = load i64 %add75_1481647_loc"   --->   Operation 159 'load' 'add75_1481647_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%add75646_loc_load = load i64 %add75646_loc"   --->   Operation 160 'load' 'add75646_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 161 [2/2] (0.54ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_73_5, i64 %add75_2404652_loc_load, i64 %add75_1339_2651_loc_load, i64 %add75_1339_1650_loc_load, i64 %add75_1339649_loc_load, i64 %add75_2548648_loc_load, i64 %add75_1481647_loc_load, i64 %add75646_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_13_loc_load, i32 %arg2_r_15_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_5_loc_load, i64 %add239_6635_loc, i64 %add239_5633_loc, i64 %add239_4631_loc, i64 %add239_3629_loc, i64 %add239_2627_loc, i64 %add239_141625_loc, i64 %add239623_loc"   --->   Operation 161 'call' 'call_ln0' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 5.59>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 162 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%conv60 = zext i32 %arg2_r_15_loc_load"   --->   Operation 163 'zext' 'conv60' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 164 [1/2] (1.22ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_73_5, i64 %add75_2404652_loc_load, i64 %add75_1339_2651_loc_load, i64 %add75_1339_1650_loc_load, i64 %add75_1339649_loc_load, i64 %add75_2548648_loc_load, i64 %add75_1481647_loc_load, i64 %add75646_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_13_loc_load, i32 %arg2_r_15_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_5_loc_load, i64 %add239_6635_loc, i64 %add239_5633_loc, i64 %add239_4631_loc, i64 %add239_3629_loc, i64 %add239_2627_loc, i64 %add239_141625_loc, i64 %add239623_loc"   --->   Operation 164 'call' 'call_ln0' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i32 %arg1_r_8_loc_load" [d2.cpp:95]   --->   Operation 165 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i32 %arg1_r_7_loc_load" [d2.cpp:95]   --->   Operation 166 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i32 %arg1_r_6_loc_load" [d2.cpp:95]   --->   Operation 167 'zext' 'zext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i32 %arg1_r_5_loc_load" [d2.cpp:95]   --->   Operation 168 'zext' 'zext_ln95_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln95_4 = zext i32 %arg1_r_4_loc_load" [d2.cpp:95]   --->   Operation 169 'zext' 'zext_ln95_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln95_5 = zext i32 %arg1_r_3_loc_load" [d2.cpp:95]   --->   Operation 170 'zext' 'zext_ln95_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln95_6 = zext i32 %arg1_r_2_loc_load" [d2.cpp:95]   --->   Operation 171 'zext' 'zext_ln95_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln95_7 = zext i32 %arg1_r_1_loc_load" [d2.cpp:95]   --->   Operation 172 'zext' 'zext_ln95_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln95_8 = zext i32 %arg1_r_loc_load" [d2.cpp:95]   --->   Operation 173 'zext' 'zext_ln95_8' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 174 '%mul_ln101 = mul i64 %conv60, i64 %zext_ln95_8'
ST_25 : Operation 174 [1/1] (2.10ns)   --->   "%mul_ln101 = mul i64 %conv60, i64 %zext_ln95_8" [d2.cpp:101]   --->   Operation 174 'mul' 'mul_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln95_9 = zext i32 %arg2_r_6_loc_load" [d2.cpp:95]   --->   Operation 175 'zext' 'zext_ln95_9' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 176 '%mul_ln102 = mul i64 %zext_ln95_9, i64 %zext_ln95_7'
ST_25 : Operation 176 [1/1] (2.10ns)   --->   "%mul_ln102 = mul i64 %zext_ln95_9, i64 %zext_ln95_7" [d2.cpp:102]   --->   Operation 176 'mul' 'mul_ln102' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln95_10 = zext i32 %arg2_r_7_loc_load" [d2.cpp:95]   --->   Operation 177 'zext' 'zext_ln95_10' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 178 '%mul_ln102_1 = mul i64 %zext_ln95_10, i64 %zext_ln95_8'
ST_25 : Operation 178 [1/1] (2.10ns)   --->   "%mul_ln102_1 = mul i64 %zext_ln95_10, i64 %zext_ln95_8" [d2.cpp:102]   --->   Operation 178 'mul' 'mul_ln102_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln95_11 = zext i32 %arg2_r_8_loc_load" [d2.cpp:95]   --->   Operation 179 'zext' 'zext_ln95_11' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 180 '%mul_ln101_1 = mul i64 %zext_ln95_11, i64 %zext_ln95_1'
ST_25 : Operation 180 [1/1] (2.10ns)   --->   "%mul_ln101_1 = mul i64 %zext_ln95_11, i64 %zext_ln95_1" [d2.cpp:101]   --->   Operation 180 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln95_12 = zext i32 %arg2_r_9_loc_load" [d2.cpp:95]   --->   Operation 181 'zext' 'zext_ln95_12' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 182 '%mul_ln101_2 = mul i64 %zext_ln95_12, i64 %zext_ln95_2'
ST_25 : Operation 182 [1/1] (2.10ns)   --->   "%mul_ln101_2 = mul i64 %zext_ln95_12, i64 %zext_ln95_2" [d2.cpp:101]   --->   Operation 182 'mul' 'mul_ln101_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln95_13 = zext i32 %arg2_r_10_loc_load" [d2.cpp:95]   --->   Operation 183 'zext' 'zext_ln95_13' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 184 '%mul_ln101_3 = mul i64 %zext_ln95_13, i64 %zext_ln95_3'
ST_25 : Operation 184 [1/1] (2.10ns)   --->   "%mul_ln101_3 = mul i64 %zext_ln95_13, i64 %zext_ln95_3" [d2.cpp:101]   --->   Operation 184 'mul' 'mul_ln101_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln95_14 = zext i32 %arg2_r_11_loc_load" [d2.cpp:95]   --->   Operation 185 'zext' 'zext_ln95_14' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 186 '%mul_ln101_4 = mul i64 %zext_ln95_14, i64 %zext_ln95_4'
ST_25 : Operation 186 [1/1] (2.10ns)   --->   "%mul_ln101_4 = mul i64 %zext_ln95_14, i64 %zext_ln95_4" [d2.cpp:101]   --->   Operation 186 'mul' 'mul_ln101_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln95_15 = zext i32 %arg2_r_12_loc_load" [d2.cpp:95]   --->   Operation 187 'zext' 'zext_ln95_15' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 188 '%mul_ln101_5 = mul i64 %zext_ln95_15, i64 %zext_ln95_5'
ST_25 : Operation 188 [1/1] (2.10ns)   --->   "%mul_ln101_5 = mul i64 %zext_ln95_15, i64 %zext_ln95_5" [d2.cpp:101]   --->   Operation 188 'mul' 'mul_ln101_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln95_16 = zext i32 %arg2_r_13_loc_load" [d2.cpp:95]   --->   Operation 189 'zext' 'zext_ln95_16' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 190 '%mul_ln101_6 = mul i64 %zext_ln95_16, i64 %zext_ln95_6'
ST_25 : Operation 190 [1/1] (2.10ns)   --->   "%mul_ln101_6 = mul i64 %zext_ln95_16, i64 %zext_ln95_6" [d2.cpp:101]   --->   Operation 190 'mul' 'mul_ln101_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln95_17 = zext i32 %arg2_r_14_loc_load" [d2.cpp:95]   --->   Operation 191 'zext' 'zext_ln95_17' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 192 '%mul_ln101_7 = mul i64 %zext_ln95_17, i64 %zext_ln95_7'
ST_25 : Operation 192 [1/1] (2.10ns)   --->   "%mul_ln101_7 = mul i64 %zext_ln95_17, i64 %zext_ln95_7" [d2.cpp:101]   --->   Operation 192 'mul' 'mul_ln101_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 193 [1/1] (1.08ns)   --->   "%add_ln101 = add i64 %mul_ln101_6, i64 %mul_ln101_7" [d2.cpp:101]   --->   Operation 193 'add' 'add_ln101' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 194 [1/1] (1.08ns)   --->   "%add_ln101_1 = add i64 %mul_ln101_5, i64 %mul_ln101_4" [d2.cpp:101]   --->   Operation 194 'add' 'add_ln101_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i64 %add_ln101" [d2.cpp:101]   --->   Operation 195 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln101_1 = trunc i64 %add_ln101_1" [d2.cpp:101]   --->   Operation 196 'trunc' 'trunc_ln101_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (1.08ns)   --->   "%add_ln101_2 = add i64 %add_ln101_1, i64 %add_ln101" [d2.cpp:101]   --->   Operation 197 'add' 'add_ln101_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 198 [1/1] (1.08ns)   --->   "%add_ln101_3 = add i64 %mul_ln101_2, i64 %mul_ln101_3" [d2.cpp:101]   --->   Operation 198 'add' 'add_ln101_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 199 [1/1] (1.08ns)   --->   "%add_ln101_4 = add i64 %mul_ln101_1, i64 %mul_ln101" [d2.cpp:101]   --->   Operation 199 'add' 'add_ln101_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln101_2 = trunc i64 %add_ln101_3" [d2.cpp:101]   --->   Operation 200 'trunc' 'trunc_ln101_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln101_3 = trunc i64 %add_ln101_4" [d2.cpp:101]   --->   Operation 201 'trunc' 'trunc_ln101_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (1.08ns)   --->   "%add_ln101_5 = add i64 %add_ln101_4, i64 %add_ln101_3" [d2.cpp:101]   --->   Operation 202 'add' 'add_ln101_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 203 [1/1] (0.97ns)   --->   "%add_ln101_7 = add i28 %trunc_ln101_1, i28 %trunc_ln101" [d2.cpp:101]   --->   Operation 203 'add' 'add_ln101_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 204 [1/1] (0.97ns)   --->   "%add_ln101_8 = add i28 %trunc_ln101_3, i28 %trunc_ln101_2" [d2.cpp:101]   --->   Operation 204 'add' 'add_ln101_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i32 %arg2_r_5_loc_load" [d2.cpp:96]   --->   Operation 205 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 206 '%mul_ln102_2 = mul i64 %zext_ln96, i64 %zext_ln95_6'
ST_25 : Operation 206 [1/1] (2.10ns)   --->   "%mul_ln102_2 = mul i64 %zext_ln96, i64 %zext_ln95_6" [d2.cpp:102]   --->   Operation 206 'mul' 'mul_ln102_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i32 %arg2_r_4_loc_load" [d2.cpp:97]   --->   Operation 207 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 208 '%mul_ln102_3 = mul i64 %zext_ln97, i64 %zext_ln95_5'
ST_25 : Operation 208 [1/1] (2.10ns)   --->   "%mul_ln102_3 = mul i64 %zext_ln97, i64 %zext_ln95_5" [d2.cpp:102]   --->   Operation 208 'mul' 'mul_ln102_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i32 %arg2_r_3_loc_load" [d2.cpp:98]   --->   Operation 209 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 210 '%mul_ln102_4 = mul i64 %zext_ln98, i64 %zext_ln95_4'
ST_25 : Operation 210 [1/1] (2.10ns)   --->   "%mul_ln102_4 = mul i64 %zext_ln98, i64 %zext_ln95_4" [d2.cpp:102]   --->   Operation 210 'mul' 'mul_ln102_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i32 %arg2_r_2_loc_load" [d2.cpp:99]   --->   Operation 211 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 212 '%mul_ln100 = mul i64 %zext_ln99, i64 %zext_ln95_1'
ST_25 : Operation 212 [1/1] (2.10ns)   --->   "%mul_ln100 = mul i64 %zext_ln99, i64 %zext_ln95_1" [d2.cpp:100]   --->   Operation 212 'mul' 'mul_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 213 '%mul_ln102_5 = mul i64 %zext_ln99, i64 %zext_ln95_3'
ST_25 : Operation 213 [1/1] (2.10ns)   --->   "%mul_ln102_5 = mul i64 %zext_ln99, i64 %zext_ln95_3" [d2.cpp:102]   --->   Operation 213 'mul' 'mul_ln102_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i32 %arg2_r_1_loc_load" [d2.cpp:100]   --->   Operation 214 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 215 '%mul_ln100_1 = mul i64 %zext_ln100, i64 %zext_ln95'
ST_25 : Operation 215 [1/1] (2.10ns)   --->   "%mul_ln100_1 = mul i64 %zext_ln100, i64 %zext_ln95" [d2.cpp:100]   --->   Operation 215 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 216 [1/1] (1.08ns)   --->   "%add_ln100 = add i64 %mul_ln100, i64 %mul_ln100_1" [d2.cpp:100]   --->   Operation 216 'add' 'add_ln100' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = trunc i64 %add_ln100" [d2.cpp:100]   --->   Operation 217 'trunc' 'trunc_ln100_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i32 %arg2_r_loc_load" [d2.cpp:102]   --->   Operation 218 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 219 '%mul_ln102_6 = mul i64 %zext_ln102, i64 %zext_ln95_1'
ST_25 : Operation 219 [1/1] (2.10ns)   --->   "%mul_ln102_6 = mul i64 %zext_ln102, i64 %zext_ln95_1" [d2.cpp:102]   --->   Operation 219 'mul' 'mul_ln102_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 220 '%mul_ln102_7 = mul i64 %zext_ln100, i64 %zext_ln95_2'
ST_25 : Operation 220 [1/1] (2.10ns)   --->   "%mul_ln102_7 = mul i64 %zext_ln100, i64 %zext_ln95_2" [d2.cpp:102]   --->   Operation 220 'mul' 'mul_ln102_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 221 [1/1] (1.08ns)   --->   "%add_ln102 = add i64 %mul_ln102_2, i64 %mul_ln102" [d2.cpp:102]   --->   Operation 221 'add' 'add_ln102' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 222 [1/1] (1.08ns)   --->   "%add_ln102_1 = add i64 %mul_ln102_3, i64 %mul_ln102_4" [d2.cpp:102]   --->   Operation 222 'add' 'add_ln102_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i64 %add_ln102" [d2.cpp:102]   --->   Operation 223 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i64 %add_ln102_1" [d2.cpp:102]   --->   Operation 224 'trunc' 'trunc_ln102_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 225 [1/1] (1.08ns)   --->   "%add_ln102_2 = add i64 %add_ln102_1, i64 %add_ln102" [d2.cpp:102]   --->   Operation 225 'add' 'add_ln102_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 226 [1/1] (1.08ns)   --->   "%add_ln102_3 = add i64 %mul_ln102_7, i64 %mul_ln102_5" [d2.cpp:102]   --->   Operation 226 'add' 'add_ln102_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 227 [1/1] (1.08ns)   --->   "%add_ln102_4 = add i64 %mul_ln102_6, i64 %mul_ln102_1" [d2.cpp:102]   --->   Operation 227 'add' 'add_ln102_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln102_2 = trunc i64 %add_ln102_3" [d2.cpp:102]   --->   Operation 228 'trunc' 'trunc_ln102_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln102_3 = trunc i64 %add_ln102_4" [d2.cpp:102]   --->   Operation 229 'trunc' 'trunc_ln102_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 230 [1/1] (1.08ns)   --->   "%add_ln102_5 = add i64 %add_ln102_4, i64 %add_ln102_3" [d2.cpp:102]   --->   Operation 230 'add' 'add_ln102_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 231 [1/1] (0.97ns)   --->   "%add_ln102_7 = add i28 %trunc_ln102_1, i28 %trunc_ln102" [d2.cpp:102]   --->   Operation 231 'add' 'add_ln102_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 232 [1/1] (0.97ns)   --->   "%add_ln102_8 = add i28 %trunc_ln102_3, i28 %trunc_ln102_2" [d2.cpp:102]   --->   Operation 232 'add' 'add_ln102_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 233 '%mul_ln107 = mul i64 %zext_ln99, i64 %zext_ln95_8'
ST_25 : Operation 233 [1/1] (2.10ns)   --->   "%mul_ln107 = mul i64 %zext_ln99, i64 %zext_ln95_8" [d2.cpp:107]   --->   Operation 233 'mul' 'mul_ln107' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 234 '%mul_ln107_1 = mul i64 %zext_ln100, i64 %zext_ln95_7'
ST_25 : Operation 234 [1/1] (2.10ns)   --->   "%mul_ln107_1 = mul i64 %zext_ln100, i64 %zext_ln95_7" [d2.cpp:107]   --->   Operation 234 'mul' 'mul_ln107_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 235 '%mul_ln107_2 = mul i64 %zext_ln102, i64 %zext_ln95_6'
ST_25 : Operation 235 [1/1] (2.10ns)   --->   "%mul_ln107_2 = mul i64 %zext_ln102, i64 %zext_ln95_6" [d2.cpp:107]   --->   Operation 235 'mul' 'mul_ln107_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 236 '%mul_ln108 = mul i64 %zext_ln102, i64 %zext_ln95_7'
ST_25 : Operation 236 [1/1] (2.10ns)   --->   "%mul_ln108 = mul i64 %zext_ln102, i64 %zext_ln95_7" [d2.cpp:108]   --->   Operation 236 'mul' 'mul_ln108' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 237 '%mul_ln108_1 = mul i64 %zext_ln100, i64 %zext_ln95_8'
ST_25 : Operation 237 [1/1] (2.10ns)   --->   "%mul_ln108_1 = mul i64 %zext_ln100, i64 %zext_ln95_8" [d2.cpp:108]   --->   Operation 237 'mul' 'mul_ln108_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 238 '%mul_ln109 = mul i64 %zext_ln102, i64 %zext_ln95_8'
ST_25 : Operation 238 [1/1] (2.10ns)   --->   "%mul_ln109 = mul i64 %zext_ln102, i64 %zext_ln95_8" [d2.cpp:109]   --->   Operation 238 'mul' 'mul_ln109' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 239 '%mul_ln111 = mul i64 %zext_ln95_11, i64 %zext_ln95_8'
ST_25 : Operation 239 [1/1] (2.10ns)   --->   "%mul_ln111 = mul i64 %zext_ln95_11, i64 %zext_ln95_8" [d2.cpp:111]   --->   Operation 239 'mul' 'mul_ln111' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i64 %mul_ln111" [d2.cpp:111]   --->   Operation 240 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 241 '%mul_ln111_1 = mul i64 %zext_ln95_10, i64 %zext_ln95_7'
ST_25 : Operation 241 [1/1] (2.10ns)   --->   "%mul_ln111_1 = mul i64 %zext_ln95_10, i64 %zext_ln95_7" [d2.cpp:111]   --->   Operation 241 'mul' 'mul_ln111_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i64 %mul_ln111_1" [d2.cpp:111]   --->   Operation 242 'zext' 'zext_ln111_2' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 243 '%mul_ln111_2 = mul i64 %zext_ln95_9, i64 %zext_ln95_6'
ST_25 : Operation 243 [1/1] (2.10ns)   --->   "%mul_ln111_2 = mul i64 %zext_ln95_9, i64 %zext_ln95_6" [d2.cpp:111]   --->   Operation 243 'mul' 'mul_ln111_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i64 %mul_ln111_2" [d2.cpp:111]   --->   Operation 244 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 245 '%mul_ln111_3 = mul i64 %zext_ln96, i64 %zext_ln95_5'
ST_25 : Operation 245 [1/1] (2.10ns)   --->   "%mul_ln111_3 = mul i64 %zext_ln96, i64 %zext_ln95_5" [d2.cpp:111]   --->   Operation 245 'mul' 'mul_ln111_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln111_4 = zext i64 %mul_ln111_3" [d2.cpp:111]   --->   Operation 246 'zext' 'zext_ln111_4' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 247 '%mul_ln111_4 = mul i64 %zext_ln97, i64 %zext_ln95_4'
ST_25 : Operation 247 [1/1] (2.10ns)   --->   "%mul_ln111_4 = mul i64 %zext_ln97, i64 %zext_ln95_4" [d2.cpp:111]   --->   Operation 247 'mul' 'mul_ln111_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln111_5 = zext i64 %mul_ln111_4" [d2.cpp:111]   --->   Operation 248 'zext' 'zext_ln111_5' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 249 '%mul_ln111_5 = mul i64 %zext_ln98, i64 %zext_ln95_3'
ST_25 : Operation 249 [1/1] (2.10ns)   --->   "%mul_ln111_5 = mul i64 %zext_ln98, i64 %zext_ln95_3" [d2.cpp:111]   --->   Operation 249 'mul' 'mul_ln111_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln111_6 = zext i64 %mul_ln111_5" [d2.cpp:111]   --->   Operation 250 'zext' 'zext_ln111_6' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 251 '%mul_ln111_6 = mul i64 %zext_ln99, i64 %zext_ln95_2'
ST_25 : Operation 251 [1/1] (2.10ns)   --->   "%mul_ln111_6 = mul i64 %zext_ln99, i64 %zext_ln95_2" [d2.cpp:111]   --->   Operation 251 'mul' 'mul_ln111_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln111_7 = zext i64 %mul_ln111_6" [d2.cpp:111]   --->   Operation 252 'zext' 'zext_ln111_7' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 253 '%mul_ln111_7 = mul i64 %zext_ln100, i64 %zext_ln95_1'
ST_25 : Operation 253 [1/1] (2.10ns)   --->   "%mul_ln111_7 = mul i64 %zext_ln100, i64 %zext_ln95_1" [d2.cpp:111]   --->   Operation 253 'mul' 'mul_ln111_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln111_8 = zext i64 %mul_ln111_7" [d2.cpp:111]   --->   Operation 254 'zext' 'zext_ln111_8' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 255 '%mul_ln111_8 = mul i64 %zext_ln102, i64 %zext_ln95'
ST_25 : Operation 255 [1/1] (2.10ns)   --->   "%mul_ln111_8 = mul i64 %zext_ln102, i64 %zext_ln95" [d2.cpp:111]   --->   Operation 255 'mul' 'mul_ln111_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln111_9 = zext i64 %mul_ln111_8" [d2.cpp:111]   --->   Operation 256 'zext' 'zext_ln111_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln111_2 = trunc i64 %mul_ln111_8" [d2.cpp:111]   --->   Operation 257 'trunc' 'trunc_ln111_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln111_3 = trunc i64 %mul_ln111_7" [d2.cpp:111]   --->   Operation 258 'trunc' 'trunc_ln111_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln111_4 = trunc i64 %mul_ln111_6" [d2.cpp:111]   --->   Operation 259 'trunc' 'trunc_ln111_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln111_5 = trunc i64 %mul_ln111_5" [d2.cpp:111]   --->   Operation 260 'trunc' 'trunc_ln111_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln111_6 = trunc i64 %mul_ln111_4" [d2.cpp:111]   --->   Operation 261 'trunc' 'trunc_ln111_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln111_7 = trunc i64 %mul_ln111_3" [d2.cpp:111]   --->   Operation 262 'trunc' 'trunc_ln111_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln111_8 = trunc i64 %mul_ln111_2" [d2.cpp:111]   --->   Operation 263 'trunc' 'trunc_ln111_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln111_9 = trunc i64 %mul_ln111_1" [d2.cpp:111]   --->   Operation 264 'trunc' 'trunc_ln111_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln111_11 = trunc i64 %mul_ln111" [d2.cpp:111]   --->   Operation 265 'trunc' 'trunc_ln111_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 266 [1/1] (1.08ns)   --->   "%add_ln111_2 = add i65 %zext_ln111_9, i65 %zext_ln111_7" [d2.cpp:111]   --->   Operation 266 'add' 'add_ln111_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln111_12 = zext i65 %add_ln111_2" [d2.cpp:111]   --->   Operation 267 'zext' 'zext_ln111_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (1.09ns)   --->   "%add_ln111_3 = add i66 %zext_ln111_12, i66 %zext_ln111_8" [d2.cpp:111]   --->   Operation 268 'add' 'add_ln111_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 269 [1/1] (1.08ns)   --->   "%add_ln111_4 = add i65 %zext_ln111_5, i65 %zext_ln111_4" [d2.cpp:111]   --->   Operation 269 'add' 'add_ln111_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln111_14 = zext i65 %add_ln111_4" [d2.cpp:111]   --->   Operation 270 'zext' 'zext_ln111_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 271 [1/1] (1.09ns)   --->   "%add_ln111_5 = add i66 %zext_ln111_14, i66 %zext_ln111_6" [d2.cpp:111]   --->   Operation 271 'add' 'add_ln111_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 272 [1/1] (1.08ns)   --->   "%add_ln111_7 = add i65 %zext_ln111_2, i65 %zext_ln111_1" [d2.cpp:111]   --->   Operation 272 'add' 'add_ln111_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln111_17 = zext i65 %add_ln111_7" [d2.cpp:111]   --->   Operation 273 'zext' 'zext_ln111_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (1.09ns)   --->   "%add_ln111_8 = add i66 %zext_ln111_17, i66 %zext_ln111_3" [d2.cpp:111]   --->   Operation 274 'add' 'add_ln111_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 275 [1/1] (1.08ns)   --->   "%add_ln108 = add i64 %mul_ln108_1, i64 %mul_ln108" [d2.cpp:108]   --->   Operation 275 'add' 'add_ln108' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln108_1 = trunc i64 %add_ln108" [d2.cpp:108]   --->   Operation 276 'trunc' 'trunc_ln108_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107 = add i64 %mul_ln107_2, i64 %mul_ln107" [d2.cpp:107]   --->   Operation 277 'add' 'add_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 278 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln107_1 = add i64 %add_ln107, i64 %mul_ln107_1" [d2.cpp:107]   --->   Operation 278 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i64 %add_ln107_1" [d2.cpp:107]   --->   Operation 279 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_4 = add i28 %trunc_ln111_9, i28 %trunc_ln111_8" [d2.cpp:119]   --->   Operation 280 'add' 'add_ln119_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 281 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_5 = add i28 %add_ln119_4, i28 %trunc_ln111_7" [d2.cpp:119]   --->   Operation 281 'add' 'add_ln119_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 282 [1/1] (0.97ns)   --->   "%add_ln119_7 = add i28 %trunc_ln111_3, i28 %trunc_ln111_4" [d2.cpp:119]   --->   Operation 282 'add' 'add_ln119_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.12>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "%add44664_loc_load = load i64 %add44664_loc"   --->   Operation 283 'load' 'add44664_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%add75_4_2660_loc_load = load i64 %add75_4_2660_loc"   --->   Operation 284 'load' 'add75_4_2660_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (0.00ns)   --->   "%add75_4_1659_loc_load = load i64 %add75_4_1659_loc"   --->   Operation 285 'load' 'add75_4_1659_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "%add75_4658_loc_load = load i64 %add75_4658_loc"   --->   Operation 286 'load' 'add75_4658_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 287 [1/1] (0.00ns)   --->   "%add75_3_2657_loc_load = load i64 %add75_3_2657_loc"   --->   Operation 287 'load' 'add75_3_2657_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 288 [1/1] (0.00ns)   --->   "%add75_2404_1653_loc_load = load i64 %add75_2404_1653_loc"   --->   Operation 288 'load' 'add75_2404_1653_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%add239_6635_loc_load = load i64 %add239_6635_loc"   --->   Operation 289 'load' 'add239_6635_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 290 [1/1] (0.00ns)   --->   "%add239_5633_loc_load = load i64 %add239_5633_loc"   --->   Operation 290 'load' 'add239_5633_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 291 [1/1] (0.00ns)   --->   "%add239_4631_loc_load = load i64 %add239_4631_loc"   --->   Operation 291 'load' 'add239_4631_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 292 [1/1] (0.00ns)   --->   "%add239_3629_loc_load = load i64 %add239_3629_loc"   --->   Operation 292 'load' 'add239_3629_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 293 '%mul_ln95 = mul i64 %zext_ln95_9, i64 %zext_ln95'
ST_26 : Operation 293 [1/1] (2.10ns)   --->   "%mul_ln95 = mul i64 %zext_ln95_9, i64 %zext_ln95" [d2.cpp:95]   --->   Operation 293 'mul' 'mul_ln95' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 294 '%mul_ln96 = mul i64 %zext_ln95_9, i64 %zext_ln95_1'
ST_26 : Operation 294 [1/1] (2.10ns)   --->   "%mul_ln96 = mul i64 %zext_ln95_9, i64 %zext_ln95_1" [d2.cpp:96]   --->   Operation 294 'mul' 'mul_ln96' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 295 '%mul_ln97 = mul i64 %zext_ln95_9, i64 %zext_ln95_2'
ST_26 : Operation 295 [1/1] (2.10ns)   --->   "%mul_ln97 = mul i64 %zext_ln95_9, i64 %zext_ln95_2" [d2.cpp:97]   --->   Operation 295 'mul' 'mul_ln97' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 296 '%mul_ln98 = mul i64 %zext_ln95_9, i64 %zext_ln95_3'
ST_26 : Operation 296 [1/1] (2.10ns)   --->   "%mul_ln98 = mul i64 %zext_ln95_9, i64 %zext_ln95_3" [d2.cpp:98]   --->   Operation 296 'mul' 'mul_ln98' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 297 '%mul_ln95_1 = mul i64 %zext_ln95_10, i64 %zext_ln95_1'
ST_26 : Operation 297 [1/1] (2.10ns)   --->   "%mul_ln95_1 = mul i64 %zext_ln95_10, i64 %zext_ln95_1" [d2.cpp:95]   --->   Operation 297 'mul' 'mul_ln95_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 298 '%mul_ln96_1 = mul i64 %zext_ln95_10, i64 %zext_ln95_2'
ST_26 : Operation 298 [1/1] (2.10ns)   --->   "%mul_ln96_1 = mul i64 %zext_ln95_10, i64 %zext_ln95_2" [d2.cpp:96]   --->   Operation 298 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 299 '%mul_ln97_1 = mul i64 %zext_ln95_10, i64 %zext_ln95_3'
ST_26 : Operation 299 [1/1] (2.10ns)   --->   "%mul_ln97_1 = mul i64 %zext_ln95_10, i64 %zext_ln95_3" [d2.cpp:97]   --->   Operation 299 'mul' 'mul_ln97_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 300 '%mul_ln98_1 = mul i64 %zext_ln95_10, i64 %zext_ln95_4'
ST_26 : Operation 300 [1/1] (2.10ns)   --->   "%mul_ln98_1 = mul i64 %zext_ln95_10, i64 %zext_ln95_4" [d2.cpp:98]   --->   Operation 300 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 301 '%mul_ln95_2 = mul i64 %zext_ln95_11, i64 %zext_ln95_2'
ST_26 : Operation 301 [1/1] (2.10ns)   --->   "%mul_ln95_2 = mul i64 %zext_ln95_11, i64 %zext_ln95_2" [d2.cpp:95]   --->   Operation 301 'mul' 'mul_ln95_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 302 '%mul_ln96_2 = mul i64 %zext_ln95_11, i64 %zext_ln95_3'
ST_26 : Operation 302 [1/1] (2.10ns)   --->   "%mul_ln96_2 = mul i64 %zext_ln95_11, i64 %zext_ln95_3" [d2.cpp:96]   --->   Operation 302 'mul' 'mul_ln96_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 303 '%mul_ln97_2 = mul i64 %zext_ln95_11, i64 %zext_ln95_4'
ST_26 : Operation 303 [1/1] (2.10ns)   --->   "%mul_ln97_2 = mul i64 %zext_ln95_11, i64 %zext_ln95_4" [d2.cpp:97]   --->   Operation 303 'mul' 'mul_ln97_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 304 '%mul_ln98_2 = mul i64 %zext_ln95_11, i64 %zext_ln95_5'
ST_26 : Operation 304 [1/1] (2.10ns)   --->   "%mul_ln98_2 = mul i64 %zext_ln95_11, i64 %zext_ln95_5" [d2.cpp:98]   --->   Operation 304 'mul' 'mul_ln98_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 305 '%mul_ln95_3 = mul i64 %zext_ln95_12, i64 %zext_ln95_3'
ST_26 : Operation 305 [1/1] (2.10ns)   --->   "%mul_ln95_3 = mul i64 %zext_ln95_12, i64 %zext_ln95_3" [d2.cpp:95]   --->   Operation 305 'mul' 'mul_ln95_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 306 '%mul_ln96_3 = mul i64 %zext_ln95_12, i64 %zext_ln95_4'
ST_26 : Operation 306 [1/1] (2.10ns)   --->   "%mul_ln96_3 = mul i64 %zext_ln95_12, i64 %zext_ln95_4" [d2.cpp:96]   --->   Operation 306 'mul' 'mul_ln96_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 307 '%mul_ln97_3 = mul i64 %zext_ln95_12, i64 %zext_ln95_5'
ST_26 : Operation 307 [1/1] (2.10ns)   --->   "%mul_ln97_3 = mul i64 %zext_ln95_12, i64 %zext_ln95_5" [d2.cpp:97]   --->   Operation 307 'mul' 'mul_ln97_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 308 '%mul_ln95_4 = mul i64 %zext_ln95_13, i64 %zext_ln95_4'
ST_26 : Operation 308 [1/1] (2.10ns)   --->   "%mul_ln95_4 = mul i64 %zext_ln95_13, i64 %zext_ln95_4" [d2.cpp:95]   --->   Operation 308 'mul' 'mul_ln95_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 309 '%mul_ln96_4 = mul i64 %zext_ln95_13, i64 %zext_ln95_5'
ST_26 : Operation 309 [1/1] (2.10ns)   --->   "%mul_ln96_4 = mul i64 %zext_ln95_13, i64 %zext_ln95_5" [d2.cpp:96]   --->   Operation 309 'mul' 'mul_ln96_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 310 '%mul_ln97_4 = mul i64 %zext_ln95_13, i64 %zext_ln95_6'
ST_26 : Operation 310 [1/1] (2.10ns)   --->   "%mul_ln97_4 = mul i64 %zext_ln95_13, i64 %zext_ln95_6" [d2.cpp:97]   --->   Operation 310 'mul' 'mul_ln97_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 311 '%mul_ln95_5 = mul i64 %zext_ln95_14, i64 %zext_ln95_5'
ST_26 : Operation 311 [1/1] (2.10ns)   --->   "%mul_ln95_5 = mul i64 %zext_ln95_14, i64 %zext_ln95_5" [d2.cpp:95]   --->   Operation 311 'mul' 'mul_ln95_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 312 '%mul_ln96_5 = mul i64 %zext_ln95_14, i64 %zext_ln95_6'
ST_26 : Operation 312 [1/1] (2.10ns)   --->   "%mul_ln96_5 = mul i64 %zext_ln95_14, i64 %zext_ln95_6" [d2.cpp:96]   --->   Operation 312 'mul' 'mul_ln96_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 313 '%mul_ln97_5 = mul i64 %zext_ln95_14, i64 %zext_ln95_7'
ST_26 : Operation 313 [1/1] (2.10ns)   --->   "%mul_ln97_5 = mul i64 %zext_ln95_14, i64 %zext_ln95_7" [d2.cpp:97]   --->   Operation 313 'mul' 'mul_ln97_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 314 '%mul_ln95_6 = mul i64 %zext_ln95_15, i64 %zext_ln95_6'
ST_26 : Operation 314 [1/1] (2.10ns)   --->   "%mul_ln95_6 = mul i64 %zext_ln95_15, i64 %zext_ln95_6" [d2.cpp:95]   --->   Operation 314 'mul' 'mul_ln95_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 315 '%mul_ln96_6 = mul i64 %zext_ln95_15, i64 %zext_ln95_7'
ST_26 : Operation 315 [1/1] (2.10ns)   --->   "%mul_ln96_6 = mul i64 %zext_ln95_15, i64 %zext_ln95_7" [d2.cpp:96]   --->   Operation 315 'mul' 'mul_ln96_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 316 '%mul_ln95_7 = mul i64 %zext_ln95_16, i64 %zext_ln95_7'
ST_26 : Operation 316 [1/1] (2.10ns)   --->   "%mul_ln95_7 = mul i64 %zext_ln95_16, i64 %zext_ln95_7" [d2.cpp:95]   --->   Operation 316 'mul' 'mul_ln95_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 317 '%mul_ln96_7 = mul i64 %zext_ln95_16, i64 %zext_ln95_8'
ST_26 : Operation 317 [1/1] (2.10ns)   --->   "%mul_ln96_7 = mul i64 %zext_ln95_16, i64 %zext_ln95_8" [d2.cpp:96]   --->   Operation 317 'mul' 'mul_ln96_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 318 '%mul_ln95_8 = mul i64 %zext_ln95_17, i64 %zext_ln95_8'
ST_26 : Operation 318 [1/1] (2.10ns)   --->   "%mul_ln95_8 = mul i64 %zext_ln95_17, i64 %zext_ln95_8" [d2.cpp:95]   --->   Operation 318 'mul' 'mul_ln95_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_6 = add i64 %add_ln101_5, i64 %add_ln101_2" [d2.cpp:101]   --->   Operation 319 'add' 'add_ln101_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln101_4 = trunc i64 %add44664_loc_load" [d2.cpp:101]   --->   Operation 320 'trunc' 'trunc_ln101_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_9 = add i28 %add_ln101_8, i28 %add_ln101_7" [d2.cpp:101]   --->   Operation 321 'add' 'add_ln101_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 322 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_51 = add i64 %add_ln101_6, i64 %add44664_loc_load" [d2.cpp:101]   --->   Operation 322 'add' 'arr_51' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 323 '%mul_ln96_8 = mul i64 %zext_ln96, i64 %zext_ln95'
ST_26 : Operation 323 [1/1] (2.10ns)   --->   "%mul_ln96_8 = mul i64 %zext_ln96, i64 %zext_ln95" [d2.cpp:96]   --->   Operation 323 'mul' 'mul_ln96_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 324 '%mul_ln97_6 = mul i64 %zext_ln96, i64 %zext_ln95_1'
ST_26 : Operation 324 [1/1] (2.10ns)   --->   "%mul_ln97_6 = mul i64 %zext_ln96, i64 %zext_ln95_1" [d2.cpp:97]   --->   Operation 324 'mul' 'mul_ln97_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 325 '%mul_ln98_3 = mul i64 %zext_ln96, i64 %zext_ln95_2'
ST_26 : Operation 325 [1/1] (2.10ns)   --->   "%mul_ln98_3 = mul i64 %zext_ln96, i64 %zext_ln95_2" [d2.cpp:98]   --->   Operation 325 'mul' 'mul_ln98_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 326 '%mul_ln99 = mul i64 %zext_ln96, i64 %zext_ln95_3'
ST_26 : Operation 326 [1/1] (2.10ns)   --->   "%mul_ln99 = mul i64 %zext_ln96, i64 %zext_ln95_3" [d2.cpp:99]   --->   Operation 326 'mul' 'mul_ln99' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 327 '%mul_ln97_7 = mul i64 %zext_ln97, i64 %zext_ln95'
ST_26 : Operation 327 [1/1] (2.10ns)   --->   "%mul_ln97_7 = mul i64 %zext_ln97, i64 %zext_ln95" [d2.cpp:97]   --->   Operation 327 'mul' 'mul_ln97_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 328 [1/1] (1.08ns)   --->   "%add_ln97 = add i64 %mul_ln97_3, i64 %mul_ln97_4" [d2.cpp:97]   --->   Operation 328 'add' 'add_ln97' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 329 [1/1] (1.08ns)   --->   "%add_ln97_1 = add i64 %mul_ln97_2, i64 %mul_ln97_1" [d2.cpp:97]   --->   Operation 329 'add' 'add_ln97_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i64 %add_ln97" [d2.cpp:97]   --->   Operation 330 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = trunc i64 %add_ln97_1" [d2.cpp:97]   --->   Operation 331 'trunc' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 332 [1/1] (1.08ns)   --->   "%add_ln97_2 = add i64 %add_ln97_1, i64 %add_ln97" [d2.cpp:97]   --->   Operation 332 'add' 'add_ln97_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 333 [1/1] (1.08ns)   --->   "%add_ln97_3 = add i64 %mul_ln97_6, i64 %mul_ln97" [d2.cpp:97]   --->   Operation 333 'add' 'add_ln97_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 334 [1/1] (1.08ns)   --->   "%add_ln97_4 = add i64 %mul_ln97_7, i64 %mul_ln97_5" [d2.cpp:97]   --->   Operation 334 'add' 'add_ln97_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln97_2 = trunc i64 %add_ln97_3" [d2.cpp:97]   --->   Operation 335 'trunc' 'trunc_ln97_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln97_3 = trunc i64 %add_ln97_4" [d2.cpp:97]   --->   Operation 336 'trunc' 'trunc_ln97_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 337 [1/1] (1.08ns)   --->   "%add_ln97_5 = add i64 %add_ln97_4, i64 %add_ln97_3" [d2.cpp:97]   --->   Operation 337 'add' 'add_ln97_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 338 [1/1] (0.97ns)   --->   "%add_ln97_8 = add i28 %trunc_ln97_3, i28 %trunc_ln97_2" [d2.cpp:97]   --->   Operation 338 'add' 'add_ln97_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 339 '%mul_ln98_4 = mul i64 %zext_ln97, i64 %zext_ln95_1'
ST_26 : Operation 339 [1/1] (2.10ns)   --->   "%mul_ln98_4 = mul i64 %zext_ln97, i64 %zext_ln95_1" [d2.cpp:98]   --->   Operation 339 'mul' 'mul_ln98_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 340 '%mul_ln99_1 = mul i64 %zext_ln97, i64 %zext_ln95_2'
ST_26 : Operation 340 [1/1] (2.10ns)   --->   "%mul_ln99_1 = mul i64 %zext_ln97, i64 %zext_ln95_2" [d2.cpp:99]   --->   Operation 340 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 341 '%mul_ln98_5 = mul i64 %zext_ln98, i64 %zext_ln95'
ST_26 : Operation 341 [1/1] (2.10ns)   --->   "%mul_ln98_5 = mul i64 %zext_ln98, i64 %zext_ln95" [d2.cpp:98]   --->   Operation 341 'mul' 'mul_ln98_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98 = add i64 %mul_ln98_1, i64 %mul_ln98_3" [d2.cpp:98]   --->   Operation 342 'add' 'add_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 343 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln98_1 = add i64 %add_ln98, i64 %mul_ln98" [d2.cpp:98]   --->   Operation 343 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_2 = add i64 %mul_ln98_4, i64 %mul_ln98_2" [d2.cpp:98]   --->   Operation 344 'add' 'add_ln98_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 345 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln98_3 = add i64 %add_ln98_2, i64 %mul_ln98_5" [d2.cpp:98]   --->   Operation 345 'add' 'add_ln98_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i64 %add_ln98_1" [d2.cpp:98]   --->   Operation 346 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i64 %add_ln98_3" [d2.cpp:98]   --->   Operation 347 'trunc' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_4 = add i64 %add_ln98_3, i64 %add_ln98_1" [d2.cpp:98]   --->   Operation 348 'add' 'add_ln98_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln98_2 = trunc i64 %add239_3629_loc_load" [d2.cpp:98]   --->   Operation 349 'trunc' 'trunc_ln98_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 350 [1/1] (0.97ns)   --->   "%add_ln98_5 = add i28 %trunc_ln98_1, i28 %trunc_ln98" [d2.cpp:98]   --->   Operation 350 'add' 'add_ln98_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 351 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_48 = add i64 %add_ln98_4, i64 %add239_3629_loc_load" [d2.cpp:98]   --->   Operation 351 'add' 'arr_48' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 352 '%mul_ln99_2 = mul i64 %zext_ln98, i64 %zext_ln95_1'
ST_26 : Operation 352 [1/1] (2.10ns)   --->   "%mul_ln99_2 = mul i64 %zext_ln98, i64 %zext_ln95_1" [d2.cpp:99]   --->   Operation 352 'mul' 'mul_ln99_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 353 '%mul_ln99_3 = mul i64 %zext_ln99, i64 %zext_ln95'
ST_26 : Operation 353 [1/1] (2.10ns)   --->   "%mul_ln99_3 = mul i64 %zext_ln99, i64 %zext_ln95" [d2.cpp:99]   --->   Operation 353 'mul' 'mul_ln99_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 354 [1/1] (1.08ns)   --->   "%add_ln99 = add i64 %mul_ln99_3, i64 %mul_ln99_1" [d2.cpp:99]   --->   Operation 354 'add' 'add_ln99' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 355 [1/1] (1.08ns)   --->   "%add_ln99_1 = add i64 %mul_ln99_2, i64 %mul_ln99" [d2.cpp:99]   --->   Operation 355 'add' 'add_ln99_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i64 %add_ln99" [d2.cpp:99]   --->   Operation 356 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i64 %add_ln99_1" [d2.cpp:99]   --->   Operation 357 'trunc' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_2 = add i64 %add_ln99_1, i64 %add_ln99" [d2.cpp:99]   --->   Operation 358 'add' 'add_ln99_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln99_2 = trunc i64 %add239_4631_loc_load" [d2.cpp:99]   --->   Operation 359 'trunc' 'trunc_ln99_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 360 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_49 = add i64 %add_ln99_2, i64 %add239_4631_loc_load" [d2.cpp:99]   --->   Operation 360 'add' 'arr_49' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i64 %add239_5633_loc_load" [d2.cpp:100]   --->   Operation 361 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 362 [1/1] (1.08ns)   --->   "%arr_50 = add i64 %add_ln100, i64 %add239_5633_loc_load" [d2.cpp:100]   --->   Operation 362 'add' 'arr_50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_6 = add i64 %add_ln102_5, i64 %add_ln102_2" [d2.cpp:102]   --->   Operation 363 'add' 'add_ln102_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln102_4 = trunc i64 %add75_2404_1653_loc_load" [d2.cpp:102]   --->   Operation 364 'trunc' 'trunc_ln102_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_9 = add i28 %add_ln102_8, i28 %add_ln102_7" [d2.cpp:102]   --->   Operation 365 'add' 'add_ln102_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 366 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_52 = add i64 %add_ln102_6, i64 %add75_2404_1653_loc_load" [d2.cpp:102]   --->   Operation 366 'add' 'arr_52' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 367 '%mul_ln103 = mul i64 %zext_ln95_9, i64 %zext_ln95_8'
ST_26 : Operation 367 [1/1] (2.10ns)   --->   "%mul_ln103 = mul i64 %zext_ln95_9, i64 %zext_ln95_8" [d2.cpp:103]   --->   Operation 367 'mul' 'mul_ln103' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 368 '%mul_ln103_1 = mul i64 %zext_ln96, i64 %zext_ln95_7'
ST_26 : Operation 368 [1/1] (2.10ns)   --->   "%mul_ln103_1 = mul i64 %zext_ln96, i64 %zext_ln95_7" [d2.cpp:103]   --->   Operation 368 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 369 '%mul_ln103_2 = mul i64 %zext_ln97, i64 %zext_ln95_6'
ST_26 : Operation 369 [1/1] (2.10ns)   --->   "%mul_ln103_2 = mul i64 %zext_ln97, i64 %zext_ln95_6" [d2.cpp:103]   --->   Operation 369 'mul' 'mul_ln103_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 370 '%mul_ln103_3 = mul i64 %zext_ln98, i64 %zext_ln95_5'
ST_26 : Operation 370 [1/1] (2.10ns)   --->   "%mul_ln103_3 = mul i64 %zext_ln98, i64 %zext_ln95_5" [d2.cpp:103]   --->   Operation 370 'mul' 'mul_ln103_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 371 '%mul_ln103_4 = mul i64 %zext_ln99, i64 %zext_ln95_4'
ST_26 : Operation 371 [1/1] (2.10ns)   --->   "%mul_ln103_4 = mul i64 %zext_ln99, i64 %zext_ln95_4" [d2.cpp:103]   --->   Operation 371 'mul' 'mul_ln103_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 372 '%mul_ln103_5 = mul i64 %zext_ln100, i64 %zext_ln95_3'
ST_26 : Operation 372 [1/1] (2.10ns)   --->   "%mul_ln103_5 = mul i64 %zext_ln100, i64 %zext_ln95_3" [d2.cpp:103]   --->   Operation 372 'mul' 'mul_ln103_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 373 '%mul_ln103_6 = mul i64 %zext_ln102, i64 %zext_ln95_2'
ST_26 : Operation 373 [1/1] (2.10ns)   --->   "%mul_ln103_6 = mul i64 %zext_ln102, i64 %zext_ln95_2" [d2.cpp:103]   --->   Operation 373 'mul' 'mul_ln103_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 374 '%mul_ln104 = mul i64 %zext_ln96, i64 %zext_ln95_8'
ST_26 : Operation 374 [1/1] (2.10ns)   --->   "%mul_ln104 = mul i64 %zext_ln96, i64 %zext_ln95_8" [d2.cpp:104]   --->   Operation 374 'mul' 'mul_ln104' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 375 '%mul_ln104_1 = mul i64 %zext_ln97, i64 %zext_ln95_7'
ST_26 : Operation 375 [1/1] (2.10ns)   --->   "%mul_ln104_1 = mul i64 %zext_ln97, i64 %zext_ln95_7" [d2.cpp:104]   --->   Operation 375 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 376 '%mul_ln104_2 = mul i64 %zext_ln98, i64 %zext_ln95_6'
ST_26 : Operation 376 [1/1] (2.10ns)   --->   "%mul_ln104_2 = mul i64 %zext_ln98, i64 %zext_ln95_6" [d2.cpp:104]   --->   Operation 376 'mul' 'mul_ln104_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 377 '%mul_ln104_3 = mul i64 %zext_ln99, i64 %zext_ln95_5'
ST_26 : Operation 377 [1/1] (2.10ns)   --->   "%mul_ln104_3 = mul i64 %zext_ln99, i64 %zext_ln95_5" [d2.cpp:104]   --->   Operation 377 'mul' 'mul_ln104_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 378 '%mul_ln104_4 = mul i64 %zext_ln100, i64 %zext_ln95_4'
ST_26 : Operation 378 [1/1] (2.10ns)   --->   "%mul_ln104_4 = mul i64 %zext_ln100, i64 %zext_ln95_4" [d2.cpp:104]   --->   Operation 378 'mul' 'mul_ln104_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 379 '%mul_ln104_5 = mul i64 %zext_ln102, i64 %zext_ln95_3'
ST_26 : Operation 379 [1/1] (2.10ns)   --->   "%mul_ln104_5 = mul i64 %zext_ln102, i64 %zext_ln95_3" [d2.cpp:104]   --->   Operation 379 'mul' 'mul_ln104_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 380 '%mul_ln105 = mul i64 %zext_ln97, i64 %zext_ln95_8'
ST_26 : Operation 380 [1/1] (2.10ns)   --->   "%mul_ln105 = mul i64 %zext_ln97, i64 %zext_ln95_8" [d2.cpp:105]   --->   Operation 380 'mul' 'mul_ln105' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 381 '%mul_ln105_1 = mul i64 %zext_ln98, i64 %zext_ln95_7'
ST_26 : Operation 381 [1/1] (2.10ns)   --->   "%mul_ln105_1 = mul i64 %zext_ln98, i64 %zext_ln95_7" [d2.cpp:105]   --->   Operation 381 'mul' 'mul_ln105_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 382 '%mul_ln105_2 = mul i64 %zext_ln99, i64 %zext_ln95_6'
ST_26 : Operation 382 [1/1] (2.10ns)   --->   "%mul_ln105_2 = mul i64 %zext_ln99, i64 %zext_ln95_6" [d2.cpp:105]   --->   Operation 382 'mul' 'mul_ln105_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 383 '%mul_ln105_3 = mul i64 %zext_ln100, i64 %zext_ln95_5'
ST_26 : Operation 383 [1/1] (2.10ns)   --->   "%mul_ln105_3 = mul i64 %zext_ln100, i64 %zext_ln95_5" [d2.cpp:105]   --->   Operation 383 'mul' 'mul_ln105_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 384 '%mul_ln105_4 = mul i64 %zext_ln102, i64 %zext_ln95_4'
ST_26 : Operation 384 [1/1] (2.10ns)   --->   "%mul_ln105_4 = mul i64 %zext_ln102, i64 %zext_ln95_4" [d2.cpp:105]   --->   Operation 384 'mul' 'mul_ln105_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 385 '%mul_ln106 = mul i64 %zext_ln98, i64 %zext_ln95_8'
ST_26 : Operation 385 [1/1] (2.10ns)   --->   "%mul_ln106 = mul i64 %zext_ln98, i64 %zext_ln95_8" [d2.cpp:106]   --->   Operation 385 'mul' 'mul_ln106' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 386 '%mul_ln106_1 = mul i64 %zext_ln99, i64 %zext_ln95_7'
ST_26 : Operation 386 [1/1] (2.10ns)   --->   "%mul_ln106_1 = mul i64 %zext_ln99, i64 %zext_ln95_7" [d2.cpp:106]   --->   Operation 386 'mul' 'mul_ln106_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 387 '%mul_ln106_2 = mul i64 %zext_ln102, i64 %zext_ln95_5'
ST_26 : Operation 387 [1/1] (2.10ns)   --->   "%mul_ln106_2 = mul i64 %zext_ln102, i64 %zext_ln95_5" [d2.cpp:106]   --->   Operation 387 'mul' 'mul_ln106_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 388 '%mul_ln106_3 = mul i64 %zext_ln100, i64 %zext_ln95_6'
ST_26 : Operation 388 [1/1] (2.10ns)   --->   "%mul_ln106_3 = mul i64 %zext_ln100, i64 %zext_ln95_6" [d2.cpp:106]   --->   Operation 388 'mul' 'mul_ln106_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 389 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_51, i32 28, i32 63" [d2.cpp:111]   --->   Operation 389 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln111_63 = zext i36 %lshr_ln" [d2.cpp:111]   --->   Operation 390 'zext' 'zext_ln111_63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 391 [1/1] (1.08ns)   --->   "%arr_53 = add i64 %add75_4_2660_loc_load, i64 %mul_ln109" [d2.cpp:109]   --->   Operation 391 'add' 'arr_53' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_51, i32 28, i32 55" [d2.cpp:111]   --->   Operation 392 'partselect' 'trunc_ln111_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i64 %arr_53" [d2.cpp:111]   --->   Operation 393 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 394 [1/1] (1.08ns)   --->   "%add_ln111 = add i64 %arr_53, i64 %zext_ln111_63" [d2.cpp:111]   --->   Operation 394 'add' 'add_ln111' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 395 [1/1] (0.97ns)   --->   "%add_ln111_1 = add i28 %trunc_ln111, i28 %trunc_ln111_1" [d2.cpp:111]   --->   Operation 395 'add' 'add_ln111_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 396 [1/1] (0.00ns)   --->   "%lshr_ln111_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_52, i32 28, i32 63" [d2.cpp:111]   --->   Operation 396 'partselect' 'lshr_ln111_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i36 %lshr_ln111_1" [d2.cpp:111]   --->   Operation 397 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln111_10 = zext i64 %add239_6635_loc_load" [d2.cpp:111]   --->   Operation 398 'zext' 'zext_ln111_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln111_11 = zext i36 %lshr_ln" [d2.cpp:111]   --->   Operation 399 'zext' 'zext_ln111_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln111_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_52, i32 28, i32 55" [d2.cpp:111]   --->   Operation 400 'partselect' 'trunc_ln111_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln111_13 = trunc i64 %add239_6635_loc_load" [d2.cpp:111]   --->   Operation 401 'trunc' 'trunc_ln111_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln111_13 = zext i66 %add_ln111_3" [d2.cpp:111]   --->   Operation 402 'zext' 'zext_ln111_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln111_15 = zext i66 %add_ln111_5" [d2.cpp:111]   --->   Operation 403 'zext' 'zext_ln111_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 404 [1/1] (1.10ns)   --->   "%add_ln111_41 = add i66 %add_ln111_5, i66 %add_ln111_3" [d2.cpp:111]   --->   Operation 404 'add' 'add_ln111_41' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 405 [1/1] (1.10ns)   --->   "%add_ln111_6 = add i67 %zext_ln111_15, i67 %zext_ln111_13" [d2.cpp:111]   --->   Operation 405 'add' 'add_ln111_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln111_14 = trunc i66 %add_ln111_41" [d2.cpp:111]   --->   Operation 406 'trunc' 'trunc_ln111_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln111_16 = zext i67 %add_ln111_6" [d2.cpp:111]   --->   Operation 407 'zext' 'zext_ln111_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln111_18 = zext i66 %add_ln111_8" [d2.cpp:111]   --->   Operation 408 'zext' 'zext_ln111_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln111_9 = add i65 %zext_ln111_11, i65 %zext_ln111_10" [d2.cpp:111]   --->   Operation 409 'add' 'add_ln111_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 410 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln111_10 = add i65 %add_ln111_9, i65 %zext_ln111" [d2.cpp:111]   --->   Operation 410 'add' 'add_ln111_10' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln111_19 = zext i65 %add_ln111_10" [d2.cpp:111]   --->   Operation 411 'zext' 'zext_ln111_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 412 [1/1] (1.10ns)   --->   "%add_ln111_12 = add i67 %zext_ln111_19, i67 %zext_ln111_18" [d2.cpp:111]   --->   Operation 412 'add' 'add_ln111_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln111_15 = trunc i67 %add_ln111_12" [d2.cpp:111]   --->   Operation 413 'trunc' 'trunc_ln111_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln111_20 = zext i67 %add_ln111_12" [d2.cpp:111]   --->   Operation 414 'zext' 'zext_ln111_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 415 [1/1] (1.09ns)   --->   "%add_ln111_35 = add i56 %trunc_ln111_15, i56 %trunc_ln111_14" [d2.cpp:111]   --->   Operation 415 'add' 'add_ln111_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 416 [1/1] (1.10ns)   --->   "%add_ln111_11 = add i68 %zext_ln111_20, i68 %zext_ln111_16" [d2.cpp:111]   --->   Operation 416 'add' 'add_ln111_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln111_10 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln111_11, i32 28, i32 67" [d2.cpp:111]   --->   Operation 417 'partselect' 'trunc_ln111_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln111_21 = zext i40 %trunc_ln111_10" [d2.cpp:111]   --->   Operation 418 'zext' 'zext_ln111_21' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 419 '%mul_ln111_9 = mul i64 %zext_ln95_12, i64 %zext_ln95_8'
ST_26 : Operation 419 [1/1] (2.10ns)   --->   "%mul_ln111_9 = mul i64 %zext_ln95_12, i64 %zext_ln95_8" [d2.cpp:111]   --->   Operation 419 'mul' 'mul_ln111_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln111_22 = zext i64 %mul_ln111_9" [d2.cpp:111]   --->   Operation 420 'zext' 'zext_ln111_22' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 421 '%mul_ln111_10 = mul i64 %zext_ln95_11, i64 %zext_ln95_7'
ST_26 : Operation 421 [1/1] (2.10ns)   --->   "%mul_ln111_10 = mul i64 %zext_ln95_11, i64 %zext_ln95_7" [d2.cpp:111]   --->   Operation 421 'mul' 'mul_ln111_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln111_23 = zext i64 %mul_ln111_10" [d2.cpp:111]   --->   Operation 422 'zext' 'zext_ln111_23' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 423 '%mul_ln111_11 = mul i64 %zext_ln95_10, i64 %zext_ln95_6'
ST_26 : Operation 423 [1/1] (2.10ns)   --->   "%mul_ln111_11 = mul i64 %zext_ln95_10, i64 %zext_ln95_6" [d2.cpp:111]   --->   Operation 423 'mul' 'mul_ln111_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln111_24 = zext i64 %mul_ln111_11" [d2.cpp:111]   --->   Operation 424 'zext' 'zext_ln111_24' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 425 '%mul_ln111_12 = mul i64 %zext_ln95_9, i64 %zext_ln95_5'
ST_26 : Operation 425 [1/1] (2.10ns)   --->   "%mul_ln111_12 = mul i64 %zext_ln95_9, i64 %zext_ln95_5" [d2.cpp:111]   --->   Operation 425 'mul' 'mul_ln111_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln111_25 = zext i64 %mul_ln111_12" [d2.cpp:111]   --->   Operation 426 'zext' 'zext_ln111_25' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 427 '%mul_ln111_13 = mul i64 %zext_ln96, i64 %zext_ln95_4'
ST_26 : Operation 427 [1/1] (2.10ns)   --->   "%mul_ln111_13 = mul i64 %zext_ln96, i64 %zext_ln95_4" [d2.cpp:111]   --->   Operation 427 'mul' 'mul_ln111_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln111_26 = zext i64 %mul_ln111_13" [d2.cpp:111]   --->   Operation 428 'zext' 'zext_ln111_26' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 429 '%mul_ln111_14 = mul i64 %zext_ln97, i64 %zext_ln95_3'
ST_26 : Operation 429 [1/1] (2.10ns)   --->   "%mul_ln111_14 = mul i64 %zext_ln97, i64 %zext_ln95_3" [d2.cpp:111]   --->   Operation 429 'mul' 'mul_ln111_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln111_27 = zext i64 %mul_ln111_14" [d2.cpp:111]   --->   Operation 430 'zext' 'zext_ln111_27' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 431 '%mul_ln111_15 = mul i64 %zext_ln98, i64 %zext_ln95_2'
ST_26 : Operation 431 [1/1] (2.10ns)   --->   "%mul_ln111_15 = mul i64 %zext_ln98, i64 %zext_ln95_2" [d2.cpp:111]   --->   Operation 431 'mul' 'mul_ln111_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln111_28 = zext i64 %mul_ln111_15" [d2.cpp:111]   --->   Operation 432 'zext' 'zext_ln111_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln111_29 = zext i64 %arr_50" [d2.cpp:111]   --->   Operation 433 'zext' 'zext_ln111_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln111_16 = trunc i64 %mul_ln111_15" [d2.cpp:111]   --->   Operation 434 'trunc' 'trunc_ln111_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln111_17 = trunc i64 %mul_ln111_14" [d2.cpp:111]   --->   Operation 435 'trunc' 'trunc_ln111_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln111_18 = trunc i64 %mul_ln111_13" [d2.cpp:111]   --->   Operation 436 'trunc' 'trunc_ln111_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln111_19 = trunc i64 %mul_ln111_12" [d2.cpp:111]   --->   Operation 437 'trunc' 'trunc_ln111_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln111_22 = trunc i64 %mul_ln111_11" [d2.cpp:111]   --->   Operation 438 'trunc' 'trunc_ln111_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln111_23 = trunc i64 %mul_ln111_10" [d2.cpp:111]   --->   Operation 439 'trunc' 'trunc_ln111_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln111_24 = trunc i64 %mul_ln111_9" [d2.cpp:111]   --->   Operation 440 'trunc' 'trunc_ln111_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln111_12 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln111_35, i32 28, i32 55" [d2.cpp:111]   --->   Operation 441 'partselect' 'trunc_ln111_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 442 [1/1] (1.08ns)   --->   "%add_ln111_13 = add i65 %zext_ln111_27, i65 %zext_ln111_28" [d2.cpp:111]   --->   Operation 442 'add' 'add_ln111_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln111_30 = zext i65 %add_ln111_13" [d2.cpp:111]   --->   Operation 443 'zext' 'zext_ln111_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 444 [1/1] (1.08ns)   --->   "%add_ln111_14 = add i65 %zext_ln111_26, i65 %zext_ln111_25" [d2.cpp:111]   --->   Operation 444 'add' 'add_ln111_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln111_31 = zext i65 %add_ln111_14" [d2.cpp:111]   --->   Operation 445 'zext' 'zext_ln111_31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 446 [1/1] (1.09ns)   --->   "%add_ln111_15 = add i66 %zext_ln111_31, i66 %zext_ln111_30" [d2.cpp:111]   --->   Operation 446 'add' 'add_ln111_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 447 [1/1] (1.08ns)   --->   "%add_ln111_16 = add i65 %zext_ln111_24, i65 %zext_ln111_23" [d2.cpp:111]   --->   Operation 447 'add' 'add_ln111_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln111_33 = zext i65 %add_ln111_16" [d2.cpp:111]   --->   Operation 448 'zext' 'zext_ln111_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 449 [1/1] (1.08ns)   --->   "%add_ln111_17 = add i65 %zext_ln111_29, i65 %zext_ln111_21" [d2.cpp:111]   --->   Operation 449 'add' 'add_ln111_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln111_34 = zext i65 %add_ln111_17" [d2.cpp:111]   --->   Operation 450 'zext' 'zext_ln111_34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 451 [1/1] (1.09ns)   --->   "%add_ln111_18 = add i66 %zext_ln111_34, i66 %zext_ln111_22" [d2.cpp:111]   --->   Operation 451 'add' 'add_ln111_18' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln111_35 = zext i66 %add_ln111_18" [d2.cpp:111]   --->   Operation 452 'zext' 'zext_ln111_35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 453 [1/1] (1.10ns)   --->   "%add_ln111_20 = add i67 %zext_ln111_35, i67 %zext_ln111_33" [d2.cpp:111]   --->   Operation 453 'add' 'add_ln111_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 454 '%mul_ln111_16 = mul i64 %zext_ln95_13, i64 %zext_ln95_8'
ST_26 : Operation 454 [1/1] (2.10ns)   --->   "%mul_ln111_16 = mul i64 %zext_ln95_13, i64 %zext_ln95_8" [d2.cpp:111]   --->   Operation 454 'mul' 'mul_ln111_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln111_38 = zext i64 %mul_ln111_16" [d2.cpp:111]   --->   Operation 455 'zext' 'zext_ln111_38' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 456 '%mul_ln111_17 = mul i64 %zext_ln95_12, i64 %zext_ln95_7'
ST_26 : Operation 456 [1/1] (2.10ns)   --->   "%mul_ln111_17 = mul i64 %zext_ln95_12, i64 %zext_ln95_7" [d2.cpp:111]   --->   Operation 456 'mul' 'mul_ln111_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln111_39 = zext i64 %mul_ln111_17" [d2.cpp:111]   --->   Operation 457 'zext' 'zext_ln111_39' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 458 '%mul_ln111_18 = mul i64 %zext_ln95_11, i64 %zext_ln95_6'
ST_26 : Operation 458 [1/1] (2.10ns)   --->   "%mul_ln111_18 = mul i64 %zext_ln95_11, i64 %zext_ln95_6" [d2.cpp:111]   --->   Operation 458 'mul' 'mul_ln111_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln111_40 = zext i64 %mul_ln111_18" [d2.cpp:111]   --->   Operation 459 'zext' 'zext_ln111_40' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 460 '%mul_ln111_19 = mul i64 %zext_ln95_10, i64 %zext_ln95_5'
ST_26 : Operation 460 [1/1] (2.10ns)   --->   "%mul_ln111_19 = mul i64 %zext_ln95_10, i64 %zext_ln95_5" [d2.cpp:111]   --->   Operation 460 'mul' 'mul_ln111_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln111_41 = zext i64 %mul_ln111_19" [d2.cpp:111]   --->   Operation 461 'zext' 'zext_ln111_41' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 462 '%mul_ln111_20 = mul i64 %zext_ln95_9, i64 %zext_ln95_4'
ST_26 : Operation 462 [1/1] (2.10ns)   --->   "%mul_ln111_20 = mul i64 %zext_ln95_9, i64 %zext_ln95_4" [d2.cpp:111]   --->   Operation 462 'mul' 'mul_ln111_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln111_42 = zext i64 %mul_ln111_20" [d2.cpp:111]   --->   Operation 463 'zext' 'zext_ln111_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln111_25 = trunc i64 %mul_ln111_20" [d2.cpp:111]   --->   Operation 464 'trunc' 'trunc_ln111_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln111_26 = trunc i64 %mul_ln111_19" [d2.cpp:111]   --->   Operation 465 'trunc' 'trunc_ln111_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln111_29 = trunc i64 %mul_ln111_18" [d2.cpp:111]   --->   Operation 466 'trunc' 'trunc_ln111_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln111_30 = trunc i64 %mul_ln111_17" [d2.cpp:111]   --->   Operation 467 'trunc' 'trunc_ln111_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln111_31 = trunc i64 %mul_ln111_16" [d2.cpp:111]   --->   Operation 468 'trunc' 'trunc_ln111_31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 469 [1/1] (1.08ns)   --->   "%add_ln111_21 = add i65 %zext_ln111_42, i65 %zext_ln111_40" [d2.cpp:111]   --->   Operation 469 'add' 'add_ln111_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln111_44 = zext i65 %add_ln111_21" [d2.cpp:111]   --->   Operation 470 'zext' 'zext_ln111_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 471 [1/1] (1.09ns)   --->   "%add_ln111_22 = add i66 %zext_ln111_44, i66 %zext_ln111_41" [d2.cpp:111]   --->   Operation 471 'add' 'add_ln111_22' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln111_34 = trunc i66 %add_ln111_22" [d2.cpp:111]   --->   Operation 472 'trunc' 'trunc_ln111_34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 473 [1/1] (1.08ns)   --->   "%add_ln111_23 = add i65 %zext_ln111_39, i65 %zext_ln111_38" [d2.cpp:111]   --->   Operation 473 'add' 'add_ln111_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 474 '%mul_ln111_21 = mul i64 %zext_ln95_14, i64 %zext_ln95_8'
ST_26 : Operation 474 [1/1] (2.10ns)   --->   "%mul_ln111_21 = mul i64 %zext_ln95_14, i64 %zext_ln95_8" [d2.cpp:111]   --->   Operation 474 'mul' 'mul_ln111_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 475 '%mul_ln111_22 = mul i64 %zext_ln95_13, i64 %zext_ln95_7'
ST_26 : Operation 475 [1/1] (2.10ns)   --->   "%mul_ln111_22 = mul i64 %zext_ln95_13, i64 %zext_ln95_7" [d2.cpp:111]   --->   Operation 475 'mul' 'mul_ln111_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln111_51 = zext i64 %mul_ln111_22" [d2.cpp:111]   --->   Operation 476 'zext' 'zext_ln111_51' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 477 '%mul_ln111_23 = mul i64 %zext_ln95_12, i64 %zext_ln95_6'
ST_26 : Operation 477 [1/1] (2.10ns)   --->   "%mul_ln111_23 = mul i64 %zext_ln95_12, i64 %zext_ln95_6" [d2.cpp:111]   --->   Operation 477 'mul' 'mul_ln111_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln111_52 = zext i64 %mul_ln111_23" [d2.cpp:111]   --->   Operation 478 'zext' 'zext_ln111_52' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln111_40 = trunc i64 %mul_ln111_23" [d2.cpp:111]   --->   Operation 479 'trunc' 'trunc_ln111_40' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln111_41 = trunc i64 %mul_ln111_22" [d2.cpp:111]   --->   Operation 480 'trunc' 'trunc_ln111_41' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln111_42 = trunc i64 %mul_ln111_21" [d2.cpp:111]   --->   Operation 481 'trunc' 'trunc_ln111_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 482 [1/1] (1.08ns)   --->   "%add_ln111_27 = add i65 %zext_ln111_51, i65 %zext_ln111_52" [d2.cpp:111]   --->   Operation 482 'add' 'add_ln111_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.31ns)   --->   Input mux for Operation 483 '%mul_ln111_24 = mul i64 %zext_ln95_15, i64 %zext_ln95_8'
ST_26 : Operation 483 [1/1] (2.10ns)   --->   "%mul_ln111_24 = mul i64 %zext_ln95_15, i64 %zext_ln95_8" [d2.cpp:111]   --->   Operation 483 'mul' 'mul_ln111_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln111_43 = trunc i64 %mul_ln111_24" [d2.cpp:111]   --->   Operation 484 'trunc' 'trunc_ln111_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 485 [1/1] (1.08ns)   --->   "%add_ln96 = add i64 %mul_ln96_5, i64 %mul_ln96_6" [d2.cpp:96]   --->   Operation 485 'add' 'add_ln96' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 486 [1/1] (1.08ns)   --->   "%add_ln96_1 = add i64 %mul_ln96_4, i64 %mul_ln96_3" [d2.cpp:96]   --->   Operation 486 'add' 'add_ln96_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i64 %add_ln96" [d2.cpp:96]   --->   Operation 487 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i64 %add_ln96_1" [d2.cpp:96]   --->   Operation 488 'trunc' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 489 [1/1] (1.08ns)   --->   "%add_ln96_2 = add i64 %add_ln96_1, i64 %add_ln96" [d2.cpp:96]   --->   Operation 489 'add' 'add_ln96_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 490 [1/1] (1.08ns)   --->   "%add_ln96_3 = add i64 %mul_ln96_8, i64 %mul_ln96" [d2.cpp:96]   --->   Operation 490 'add' 'add_ln96_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_4 = add i64 %mul_ln96_1, i64 %mul_ln96_7" [d2.cpp:96]   --->   Operation 491 'add' 'add_ln96_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 492 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln96_5 = add i64 %add_ln96_4, i64 %mul_ln96_2" [d2.cpp:96]   --->   Operation 492 'add' 'add_ln96_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln96_2 = trunc i64 %add_ln96_3" [d2.cpp:96]   --->   Operation 493 'trunc' 'trunc_ln96_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln96_3 = trunc i64 %add_ln96_5" [d2.cpp:96]   --->   Operation 494 'trunc' 'trunc_ln96_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 495 [1/1] (1.08ns)   --->   "%add_ln96_6 = add i64 %add_ln96_5, i64 %add_ln96_3" [d2.cpp:96]   --->   Operation 495 'add' 'add_ln96_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 496 [1/1] (0.97ns)   --->   "%add_ln96_8 = add i28 %trunc_ln96_1, i28 %trunc_ln96" [d2.cpp:96]   --->   Operation 496 'add' 'add_ln96_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 497 [1/1] (0.97ns)   --->   "%add_ln96_9 = add i28 %trunc_ln96_3, i28 %trunc_ln96_2" [d2.cpp:96]   --->   Operation 497 'add' 'add_ln96_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 498 [1/1] (1.08ns)   --->   "%add_ln95 = add i64 %mul_ln95_6, i64 %mul_ln95_7" [d2.cpp:95]   --->   Operation 498 'add' 'add_ln95' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 499 [1/1] (1.08ns)   --->   "%add_ln95_1 = add i64 %mul_ln95_5, i64 %mul_ln95_4" [d2.cpp:95]   --->   Operation 499 'add' 'add_ln95_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i64 %add_ln95" [d2.cpp:95]   --->   Operation 500 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = trunc i64 %add_ln95_1" [d2.cpp:95]   --->   Operation 501 'trunc' 'trunc_ln95_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 502 [1/1] (1.08ns)   --->   "%add_ln95_2 = add i64 %add_ln95_1, i64 %add_ln95" [d2.cpp:95]   --->   Operation 502 'add' 'add_ln95_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 503 [1/1] (1.08ns)   --->   "%add_ln95_3 = add i64 %mul_ln95, i64 %mul_ln95_1" [d2.cpp:95]   --->   Operation 503 'add' 'add_ln95_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_4 = add i64 %mul_ln95_2, i64 %mul_ln95_8" [d2.cpp:95]   --->   Operation 504 'add' 'add_ln95_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 505 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln95_5 = add i64 %add_ln95_4, i64 %mul_ln95_3" [d2.cpp:95]   --->   Operation 505 'add' 'add_ln95_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln95_2 = trunc i64 %add_ln95_3" [d2.cpp:95]   --->   Operation 506 'trunc' 'trunc_ln95_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln95_3 = trunc i64 %add_ln95_5" [d2.cpp:95]   --->   Operation 507 'trunc' 'trunc_ln95_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 508 [1/1] (1.08ns)   --->   "%add_ln95_6 = add i64 %add_ln95_5, i64 %add_ln95_3" [d2.cpp:95]   --->   Operation 508 'add' 'add_ln95_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 509 [1/1] (0.97ns)   --->   "%add_ln95_8 = add i28 %trunc_ln95_1, i28 %trunc_ln95" [d2.cpp:95]   --->   Operation 509 'add' 'add_ln95_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 510 [1/1] (0.97ns)   --->   "%add_ln95_9 = add i28 %trunc_ln95_3, i28 %trunc_ln95_2" [d2.cpp:95]   --->   Operation 510 'add' 'add_ln95_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 511 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln111_39 = add i28 %add_ln101_9, i28 %trunc_ln101_4" [d2.cpp:111]   --->   Operation 511 'add' 'add_ln111_39' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 512 [1/1] (0.00ns)   --->   "%lshr_ln112_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln111, i32 28, i32 63" [d2.cpp:112]   --->   Operation 512 'partselect' 'lshr_ln112_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i36 %lshr_ln112_1" [d2.cpp:112]   --->   Operation 513 'zext' 'zext_ln112_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i64 %add75_4_1659_loc_load" [d2.cpp:108]   --->   Operation 514 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln111, i32 28, i32 55" [d2.cpp:112]   --->   Operation 515 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln112_2 = add i64 %add75_4_1659_loc_load, i64 %zext_ln112_3" [d2.cpp:112]   --->   Operation 516 'add' 'add_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 517 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln112_1 = add i64 %add_ln112_2, i64 %add_ln108" [d2.cpp:112]   --->   Operation 517 'add' 'add_ln112_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln112_4 = add i28 %trunc_ln108, i28 %trunc_ln" [d2.cpp:112]   --->   Operation 518 'add' 'add_ln112_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 519 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln112_3 = add i28 %add_ln112_4, i28 %trunc_ln108_1" [d2.cpp:112]   --->   Operation 519 'add' 'add_ln112_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 520 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln112_1, i32 28, i32 63" [d2.cpp:113]   --->   Operation 520 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i36 %lshr_ln2" [d2.cpp:113]   --->   Operation 521 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %add75_4658_loc_load" [d2.cpp:107]   --->   Operation 522 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln112_1, i32 28, i32 55" [d2.cpp:113]   --->   Operation 523 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_1 = add i64 %add75_4658_loc_load, i64 %zext_ln113" [d2.cpp:113]   --->   Operation 524 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 525 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113 = add i64 %add_ln113_1, i64 %add_ln107_1" [d2.cpp:113]   --->   Operation 525 'add' 'add_ln113' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_2 = add i28 %trunc_ln107, i28 %trunc_ln1" [d2.cpp:113]   --->   Operation 526 'add' 'add_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 527 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln113_2, i28 %trunc_ln107_1" [d2.cpp:113]   --->   Operation 527 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 528 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln113, i32 28, i32 63" [d2.cpp:114]   --->   Operation 528 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i36 %lshr_ln3" [d2.cpp:114]   --->   Operation 529 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 530 [1/1] (1.08ns)   --->   "%add_ln106 = add i64 %mul_ln106_2, i64 %mul_ln106_1" [d2.cpp:106]   --->   Operation 530 'add' 'add_ln106' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 531 [1/1] (1.08ns)   --->   "%add_ln106_1 = add i64 %mul_ln106_3, i64 %mul_ln106" [d2.cpp:106]   --->   Operation 531 'add' 'add_ln106_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %add_ln106" [d2.cpp:106]   --->   Operation 532 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i64 %add_ln106_1" [d2.cpp:106]   --->   Operation 533 'trunc' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_2 = add i64 %add_ln106_1, i64 %add_ln106" [d2.cpp:106]   --->   Operation 534 'add' 'add_ln106_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = trunc i64 %add75_3_2657_loc_load" [d2.cpp:106]   --->   Operation 535 'trunc' 'trunc_ln106_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_3 = add i28 %trunc_ln106_1, i28 %trunc_ln106" [d2.cpp:106]   --->   Operation 536 'add' 'add_ln106_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln113, i32 28, i32 55" [d2.cpp:114]   --->   Operation 537 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 538 [1/1] (1.08ns)   --->   "%add_ln114_1 = add i64 %add75_3_2657_loc_load, i64 %zext_ln114" [d2.cpp:114]   --->   Operation 538 'add' 'add_ln114_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 539 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln114 = add i64 %add_ln114_1, i64 %add_ln106_2" [d2.cpp:114]   --->   Operation 539 'add' 'add_ln114' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 540 [1/1] (0.97ns)   --->   "%add_ln114_2 = add i28 %trunc_ln106_2, i28 %trunc_ln2" [d2.cpp:114]   --->   Operation 540 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 541 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln114_2, i28 %add_ln106_3" [d2.cpp:114]   --->   Operation 541 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 542 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln114, i32 28, i32 63" [d2.cpp:115]   --->   Operation 542 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 543 [1/1] (1.08ns)   --->   "%add_ln105 = add i64 %mul_ln105_2, i64 %mul_ln105_1" [d2.cpp:105]   --->   Operation 543 'add' 'add_ln105' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_1 = add i64 %mul_ln105_3, i64 %mul_ln105" [d2.cpp:105]   --->   Operation 544 'add' 'add_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 545 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_2 = add i64 %add_ln105_1, i64 %mul_ln105_4" [d2.cpp:105]   --->   Operation 545 'add' 'add_ln105_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %add_ln105" [d2.cpp:105]   --->   Operation 546 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i64 %add_ln105_2" [d2.cpp:105]   --->   Operation 547 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln114, i32 28, i32 55" [d2.cpp:115]   --->   Operation 548 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104 = add i64 %mul_ln104_1, i64 %mul_ln104_3" [d2.cpp:104]   --->   Operation 549 'add' 'add_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 550 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_1 = add i64 %add_ln104, i64 %mul_ln104_2" [d2.cpp:104]   --->   Operation 550 'add' 'add_ln104_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_2 = add i64 %mul_ln104_4, i64 %mul_ln104" [d2.cpp:104]   --->   Operation 551 'add' 'add_ln104_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 552 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_3 = add i64 %add_ln104_2, i64 %mul_ln104_5" [d2.cpp:104]   --->   Operation 552 'add' 'add_ln104_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i64 %add_ln104_1" [d2.cpp:104]   --->   Operation 553 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln104_1 = trunc i64 %add_ln104_3" [d2.cpp:104]   --->   Operation 554 'trunc' 'trunc_ln104_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103 = add i64 %mul_ln103_1, i64 %mul_ln103_3" [d2.cpp:103]   --->   Operation 555 'add' 'add_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 556 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln103_1 = add i64 %add_ln103, i64 %mul_ln103_2" [d2.cpp:103]   --->   Operation 556 'add' 'add_ln103_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 557 [1/1] (1.08ns)   --->   "%add_ln103_2 = add i64 %mul_ln103_5, i64 %mul_ln103_4" [d2.cpp:103]   --->   Operation 557 'add' 'add_ln103_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 558 [1/1] (1.08ns)   --->   "%add_ln103_3 = add i64 %mul_ln103_6, i64 %mul_ln103" [d2.cpp:103]   --->   Operation 558 'add' 'add_ln103_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i64 %add_ln103_2" [d2.cpp:103]   --->   Operation 559 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i64 %add_ln103_3" [d2.cpp:103]   --->   Operation 560 'trunc' 'trunc_ln103_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 561 [1/1] (1.08ns)   --->   "%add_ln103_4 = add i64 %add_ln103_3, i64 %add_ln103_2" [d2.cpp:103]   --->   Operation 561 'add' 'add_ln103_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln103_2 = trunc i64 %add_ln103_1" [d2.cpp:103]   --->   Operation 562 'trunc' 'trunc_ln103_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 563 [1/1] (0.97ns)   --->   "%add_ln103_6 = add i28 %trunc_ln103_1, i28 %trunc_ln103" [d2.cpp:103]   --->   Operation 563 'add' 'add_ln103_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 564 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln118 = add i28 %add_ln102_9, i28 %trunc_ln102_4" [d2.cpp:118]   --->   Operation 564 'add' 'add_ln118' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_1 = add i28 %trunc_ln111_1, i28 %trunc_ln111_11" [d2.cpp:119]   --->   Operation 565 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 566 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_2 = add i28 %add_ln119_1, i28 %trunc_ln111_s" [d2.cpp:119]   --->   Operation 566 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_6 = add i28 %add_ln119_5, i28 %add_ln119_2" [d2.cpp:119]   --->   Operation 567 'add' 'add_ln119_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_8 = add i28 %add_ln119_7, i28 %trunc_ln111_2" [d2.cpp:119]   --->   Operation 568 'add' 'add_ln119_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_9 = add i28 %trunc_ln111_5, i28 %trunc_ln111_13" [d2.cpp:119]   --->   Operation 569 'add' 'add_ln119_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 570 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_10 = add i28 %add_ln119_9, i28 %trunc_ln111_6" [d2.cpp:119]   --->   Operation 570 'add' 'add_ln119_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 571 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_11 = add i28 %add_ln119_10, i28 %add_ln119_8" [d2.cpp:119]   --->   Operation 571 'add' 'add_ln119_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 572 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_3 = add i28 %add_ln119_11, i28 %add_ln119_6" [d2.cpp:119]   --->   Operation 572 'add' 'add_ln119_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 573 [1/1] (0.97ns)   --->   "%add_ln120_1 = add i28 %trunc_ln111_17, i28 %trunc_ln111_16" [d2.cpp:120]   --->   Operation 573 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_3 = add i28 %trunc_ln111_19, i28 %trunc_ln111_22" [d2.cpp:120]   --->   Operation 574 'add' 'add_ln120_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 575 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_4 = add i28 %add_ln120_3, i28 %trunc_ln111_18" [d2.cpp:120]   --->   Operation 575 'add' 'add_ln120_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_5 = add i28 %add_ln120_4, i28 %add_ln120_1" [d2.cpp:120]   --->   Operation 576 'add' 'add_ln120_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_6 = add i28 %trunc_ln111_23, i28 %trunc_ln111_24" [d2.cpp:120]   --->   Operation 577 'add' 'add_ln120_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_7 = add i28 %trunc_ln100_1, i28 %trunc_ln111_12" [d2.cpp:120]   --->   Operation 578 'add' 'add_ln120_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 579 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_8 = add i28 %add_ln120_7, i28 %trunc_ln100" [d2.cpp:120]   --->   Operation 579 'add' 'add_ln120_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 580 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_9 = add i28 %add_ln120_8, i28 %add_ln120_6" [d2.cpp:120]   --->   Operation 580 'add' 'add_ln120_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 581 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_2 = add i28 %add_ln120_9, i28 %add_ln120_5" [d2.cpp:120]   --->   Operation 581 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 582 [1/1] (0.97ns)   --->   "%add_ln121 = add i28 %trunc_ln111_26, i28 %trunc_ln111_25" [d2.cpp:121]   --->   Operation 582 'add' 'add_ln121' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 583 [1/1] (0.97ns)   --->   "%add_ln121_1 = add i28 %trunc_ln111_29, i28 %trunc_ln111_30" [d2.cpp:121]   --->   Operation 583 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 584 [1/1] (0.97ns)   --->   "%add_ln122 = add i28 %trunc_ln111_40, i28 %trunc_ln111_42" [d2.cpp:122]   --->   Operation 584 'add' 'add_ln122' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.73>
ST_27 : Operation 585 [1/1] (0.00ns)   --->   "%add75_3_1656_loc_load = load i64 %add75_3_1656_loc"   --->   Operation 585 'load' 'add75_3_1656_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 586 [1/1] (0.00ns)   --->   "%add75_3655_loc_load = load i64 %add75_3655_loc"   --->   Operation 586 'load' 'add75_3655_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 587 [1/1] (0.00ns)   --->   "%add75_2404_2654_loc_load = load i64 %add75_2404_2654_loc"   --->   Operation 587 'load' 'add75_2404_2654_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 588 [1/1] (0.00ns)   --->   "%add239_2627_loc_load = load i64 %add239_2627_loc"   --->   Operation 588 'load' 'add239_2627_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_7 = add i28 %trunc_ln97_1, i28 %trunc_ln97" [d2.cpp:97]   --->   Operation 589 'add' 'add_ln97_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_6 = add i64 %add_ln97_5, i64 %add_ln97_2" [d2.cpp:97]   --->   Operation 590 'add' 'add_ln97_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln97_4 = trunc i64 %add239_2627_loc_load" [d2.cpp:97]   --->   Operation 591 'trunc' 'trunc_ln97_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 592 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln97_9 = add i28 %add_ln97_8, i28 %add_ln97_7" [d2.cpp:97]   --->   Operation 592 'add' 'add_ln97_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 593 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr = add i64 %add_ln97_6, i64 %add239_2627_loc_load" [d2.cpp:97]   --->   Operation 593 'add' 'arr' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_3 = add i28 %trunc_ln99_1, i28 %trunc_ln99" [d2.cpp:99]   --->   Operation 594 'add' 'add_ln99_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln111_32 = zext i66 %add_ln111_15" [d2.cpp:111]   --->   Operation 595 'zext' 'zext_ln111_32' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln111_36 = zext i67 %add_ln111_20" [d2.cpp:111]   --->   Operation 596 'zext' 'zext_ln111_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 597 [1/1] (1.10ns)   --->   "%add_ln111_19 = add i68 %zext_ln111_36, i68 %zext_ln111_32" [d2.cpp:111]   --->   Operation 597 'add' 'add_ln111_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln111_20 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln111_19, i32 28, i32 67" [d2.cpp:111]   --->   Operation 598 'partselect' 'trunc_ln111_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln111_37 = zext i40 %trunc_ln111_20" [d2.cpp:111]   --->   Operation 599 'zext' 'zext_ln111_37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln111_43 = zext i64 %arr_49" [d2.cpp:111]   --->   Operation 600 'zext' 'zext_ln111_43' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln111_21 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln111_19, i32 28, i32 55" [d2.cpp:111]   --->   Operation 601 'partselect' 'trunc_ln111_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln111_45 = zext i66 %add_ln111_22" [d2.cpp:111]   --->   Operation 602 'zext' 'zext_ln111_45' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln111_46 = zext i65 %add_ln111_23" [d2.cpp:111]   --->   Operation 603 'zext' 'zext_ln111_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 604 [1/1] (1.08ns)   --->   "%add_ln111_24 = add i65 %zext_ln111_43, i65 %zext_ln111_37" [d2.cpp:111]   --->   Operation 604 'add' 'add_ln111_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln111_47 = zext i65 %add_ln111_24" [d2.cpp:111]   --->   Operation 605 'zext' 'zext_ln111_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 606 [1/1] (1.09ns)   --->   "%add_ln111_42 = add i65 %add_ln111_24, i65 %add_ln111_23" [d2.cpp:111]   --->   Operation 606 'add' 'add_ln111_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 607 [1/1] (1.09ns)   --->   "%add_ln111_26 = add i66 %zext_ln111_47, i66 %zext_ln111_46" [d2.cpp:111]   --->   Operation 607 'add' 'add_ln111_26' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln111_39 = trunc i65 %add_ln111_42" [d2.cpp:111]   --->   Operation 608 'trunc' 'trunc_ln111_39' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln111_48 = zext i66 %add_ln111_26" [d2.cpp:111]   --->   Operation 609 'zext' 'zext_ln111_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 610 [1/1] (1.09ns)   --->   "%add_ln111_40 = add i56 %trunc_ln111_39, i56 %trunc_ln111_34" [d2.cpp:111]   --->   Operation 610 'add' 'add_ln111_40' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 611 [1/1] (1.10ns)   --->   "%add_ln111_25 = add i67 %zext_ln111_48, i67 %zext_ln111_45" [d2.cpp:111]   --->   Operation 611 'add' 'add_ln111_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln111_27 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln111_25, i32 28, i32 66" [d2.cpp:111]   --->   Operation 612 'partselect' 'trunc_ln111_27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln111_49 = zext i39 %trunc_ln111_27" [d2.cpp:111]   --->   Operation 613 'zext' 'zext_ln111_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln111_50 = zext i64 %mul_ln111_21" [d2.cpp:111]   --->   Operation 614 'zext' 'zext_ln111_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln111_53 = zext i64 %arr_48" [d2.cpp:111]   --->   Operation 615 'zext' 'zext_ln111_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln111_28 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln111_40, i32 28, i32 55" [d2.cpp:111]   --->   Operation 616 'partselect' 'trunc_ln111_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 617 [1/1] (1.08ns)   --->   "%add_ln111_28 = add i65 %zext_ln111_53, i65 %zext_ln111_49" [d2.cpp:111]   --->   Operation 617 'add' 'add_ln111_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln111_55 = zext i65 %add_ln111_28" [d2.cpp:111]   --->   Operation 618 'zext' 'zext_ln111_55' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 619 [1/1] (1.09ns)   --->   "%add_ln111_30 = add i66 %zext_ln111_55, i66 %zext_ln111_50" [d2.cpp:111]   --->   Operation 619 'add' 'add_ln111_30' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i36 %lshr_ln4" [d2.cpp:115]   --->   Operation 620 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_3 = add i64 %add_ln105_2, i64 %add_ln105" [d2.cpp:105]   --->   Operation 621 'add' 'add_ln105_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln105_2 = trunc i64 %add75_3_1656_loc_load" [d2.cpp:105]   --->   Operation 622 'trunc' 'trunc_ln105_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_4 = add i28 %trunc_ln105_1, i28 %trunc_ln105" [d2.cpp:105]   --->   Operation 623 'add' 'add_ln105_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 624 [1/1] (1.08ns)   --->   "%add_ln115_1 = add i64 %add75_3_1656_loc_load, i64 %zext_ln115" [d2.cpp:115]   --->   Operation 624 'add' 'add_ln115_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 625 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln115 = add i64 %add_ln115_1, i64 %add_ln105_3" [d2.cpp:115]   --->   Operation 625 'add' 'add_ln115' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 626 [1/1] (0.97ns)   --->   "%add_ln115_2 = add i28 %trunc_ln105_2, i28 %trunc_ln3" [d2.cpp:115]   --->   Operation 626 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 627 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln115_2, i28 %add_ln105_4" [d2.cpp:115]   --->   Operation 627 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 628 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln115, i32 28, i32 63" [d2.cpp:116]   --->   Operation 628 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i36 %lshr_ln5" [d2.cpp:116]   --->   Operation 629 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_4 = add i64 %add_ln104_3, i64 %add_ln104_1" [d2.cpp:104]   --->   Operation 630 'add' 'add_ln104_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln104_2 = trunc i64 %add75_3655_loc_load" [d2.cpp:104]   --->   Operation 631 'trunc' 'trunc_ln104_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_5 = add i28 %trunc_ln104_1, i28 %trunc_ln104" [d2.cpp:104]   --->   Operation 632 'add' 'add_ln104_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln115, i32 28, i32 55" [d2.cpp:116]   --->   Operation 633 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 634 [1/1] (1.08ns)   --->   "%add_ln116_1 = add i64 %add75_3655_loc_load, i64 %zext_ln116" [d2.cpp:116]   --->   Operation 634 'add' 'add_ln116_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 635 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i64 %add_ln116_1, i64 %add_ln104_4" [d2.cpp:116]   --->   Operation 635 'add' 'add_ln116' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 636 [1/1] (0.97ns)   --->   "%add_ln116_2 = add i28 %trunc_ln104_2, i28 %trunc_ln4" [d2.cpp:116]   --->   Operation 636 'add' 'add_ln116_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 637 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln116_2, i28 %add_ln104_5" [d2.cpp:116]   --->   Operation 637 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 638 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln116, i32 28, i32 63" [d2.cpp:117]   --->   Operation 638 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i36 %lshr_ln6" [d2.cpp:117]   --->   Operation 639 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_5 = add i64 %add_ln103_4, i64 %add_ln103_1" [d2.cpp:103]   --->   Operation 640 'add' 'add_ln103_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln103_3 = trunc i64 %add75_2404_2654_loc_load" [d2.cpp:103]   --->   Operation 641 'trunc' 'trunc_ln103_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_7 = add i28 %add_ln103_6, i28 %trunc_ln103_2" [d2.cpp:103]   --->   Operation 642 'add' 'add_ln103_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln116, i32 28, i32 55" [d2.cpp:117]   --->   Operation 643 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 644 [1/1] (1.08ns)   --->   "%add_ln117_1 = add i64 %add75_2404_2654_loc_load, i64 %zext_ln117" [d2.cpp:117]   --->   Operation 644 'add' 'add_ln117_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 645 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln117 = add i64 %add_ln117_1, i64 %add_ln103_5" [d2.cpp:117]   --->   Operation 645 'add' 'add_ln117' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 646 [1/1] (0.97ns)   --->   "%add_ln117_2 = add i28 %trunc_ln103_3, i28 %trunc_ln5" [d2.cpp:117]   --->   Operation 646 'add' 'add_ln117_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 647 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln117_2, i28 %add_ln103_7" [d2.cpp:117]   --->   Operation 647 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln117, i32 28, i32 63" [d2.cpp:118]   --->   Operation 648 'partselect' 'trunc_ln118_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i36 %trunc_ln118_1" [d2.cpp:118]   --->   Operation 649 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln117, i32 28, i32 55" [d2.cpp:118]   --->   Operation 650 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 651 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln6, i28 %add_ln118" [d2.cpp:118]   --->   Operation 651 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i28 %add_ln118" [d2.cpp:119]   --->   Operation 652 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 653 [1/1] (1.02ns)   --->   "%add_ln119 = add i37 %zext_ln118, i37 %zext_ln119" [d2.cpp:119]   --->   Operation 653 'add' 'add_ln119' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln119, i32 28, i32 36" [d2.cpp:119]   --->   Operation 654 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_2 = add i28 %add_ln121_1, i28 %add_ln121" [d2.cpp:121]   --->   Operation 655 'add' 'add_ln121_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_3 = add i28 %trunc_ln111_31, i28 %trunc_ln99_2" [d2.cpp:121]   --->   Operation 656 'add' 'add_ln121_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 657 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln121_4 = add i28 %add_ln99_3, i28 %trunc_ln111_21" [d2.cpp:121]   --->   Operation 657 'add' 'add_ln121_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 658 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln121_5 = add i28 %add_ln121_4, i28 %add_ln121_3" [d2.cpp:121]   --->   Operation 658 'add' 'add_ln121_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 659 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln121_5, i28 %add_ln121_2" [d2.cpp:121]   --->   Operation 659 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_1 = add i28 %add_ln122, i28 %trunc_ln111_41" [d2.cpp:122]   --->   Operation 660 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_2 = add i28 %add_ln98_5, i28 %trunc_ln111_28" [d2.cpp:122]   --->   Operation 661 'add' 'add_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 662 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln122_3 = add i28 %add_ln122_2, i28 %trunc_ln98_2" [d2.cpp:122]   --->   Operation 662 'add' 'add_ln122_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 663 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln122_3, i28 %add_ln122_1" [d2.cpp:122]   --->   Operation 663 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 664 [1/1] (0.00ns)   --->   "%add239_141625_loc_load = load i64 %add239_141625_loc"   --->   Operation 664 'load' 'add239_141625_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 665 [1/1] (0.00ns)   --->   "%add239623_loc_load = load i64 %add239623_loc"   --->   Operation 665 'load' 'add239623_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln111_54 = zext i65 %add_ln111_27" [d2.cpp:111]   --->   Operation 666 'zext' 'zext_ln111_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln111_56 = zext i66 %add_ln111_30" [d2.cpp:111]   --->   Operation 667 'zext' 'zext_ln111_56' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 668 [1/1] (1.10ns)   --->   "%add_ln111_29 = add i67 %zext_ln111_56, i67 %zext_ln111_54" [d2.cpp:111]   --->   Operation 668 'add' 'add_ln111_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln111_32 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln111_29, i32 28, i32 66" [d2.cpp:111]   --->   Operation 669 'partselect' 'trunc_ln111_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln111_57 = zext i39 %trunc_ln111_32" [d2.cpp:111]   --->   Operation 670 'zext' 'zext_ln111_57' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln111_58 = zext i64 %mul_ln111_24" [d2.cpp:111]   --->   Operation 671 'zext' 'zext_ln111_58' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln111_59 = zext i64 %arr" [d2.cpp:111]   --->   Operation 672 'zext' 'zext_ln111_59' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln111_33 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln111_29, i32 28, i32 55" [d2.cpp:111]   --->   Operation 673 'partselect' 'trunc_ln111_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 674 [1/1] (1.08ns)   --->   "%add_ln111_36 = add i65 %zext_ln111_58, i65 %zext_ln111_57" [d2.cpp:111]   --->   Operation 674 'add' 'add_ln111_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln111_60 = zext i65 %add_ln111_36" [d2.cpp:111]   --->   Operation 675 'zext' 'zext_ln111_60' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 676 [1/1] (1.09ns)   --->   "%add_ln111_31 = add i66 %zext_ln111_60, i66 %zext_ln111_59" [d2.cpp:111]   --->   Operation 676 'add' 'add_ln111_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln111_31, i32 28, i32 65" [d2.cpp:111]   --->   Operation 677 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln111_64 = zext i38 %tmp_s" [d2.cpp:111]   --->   Operation 678 'zext' 'zext_ln111_64' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_7 = add i64 %add_ln96_6, i64 %add_ln96_2" [d2.cpp:96]   --->   Operation 679 'add' 'add_ln96_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln96_4 = trunc i64 %add239_141625_loc_load" [d2.cpp:96]   --->   Operation 680 'trunc' 'trunc_ln96_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_10 = add i28 %add_ln96_9, i28 %add_ln96_8" [d2.cpp:96]   --->   Operation 681 'add' 'add_ln96_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln111_35 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln111_31, i32 28, i32 55" [d2.cpp:111]   --->   Operation 682 'partselect' 'trunc_ln111_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 683 [1/1] (1.08ns)   --->   "%add_ln111_37 = add i64 %add239_141625_loc_load, i64 %zext_ln111_64" [d2.cpp:111]   --->   Operation 683 'add' 'add_ln111_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 684 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln111_32 = add i64 %add_ln111_37, i64 %add_ln96_7" [d2.cpp:111]   --->   Operation 684 'add' 'add_ln111_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 685 [1/1] (0.00ns)   --->   "%lshr_ln111_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln111_32, i32 28, i32 63" [d2.cpp:111]   --->   Operation 685 'partselect' 'lshr_ln111_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln111_65 = zext i36 %lshr_ln111_7" [d2.cpp:111]   --->   Operation 686 'zext' 'zext_ln111_65' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_7 = add i64 %add_ln95_6, i64 %add_ln95_2" [d2.cpp:95]   --->   Operation 687 'add' 'add_ln95_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln95_4 = trunc i64 %add239623_loc_load" [d2.cpp:95]   --->   Operation 688 'trunc' 'trunc_ln95_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_10 = add i28 %add_ln95_9, i28 %add_ln95_8" [d2.cpp:95]   --->   Operation 689 'add' 'add_ln95_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln111_36 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln111_32, i32 28, i32 55" [d2.cpp:111]   --->   Operation 690 'partselect' 'trunc_ln111_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 691 [1/1] (1.08ns)   --->   "%add_ln111_38 = add i64 %add239623_loc_load, i64 %zext_ln111_65" [d2.cpp:111]   --->   Operation 691 'add' 'add_ln111_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 692 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln111_33 = add i64 %add_ln111_38, i64 %add_ln95_7" [d2.cpp:111]   --->   Operation 692 'add' 'add_ln111_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln111_37 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln111_33, i32 28, i32 63" [d2.cpp:111]   --->   Operation 693 'partselect' 'trunc_ln111_37' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123 = add i28 %add_ln97_9, i28 %trunc_ln97_4" [d2.cpp:123]   --->   Operation 694 'add' 'add_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 695 [1/1] (0.97ns)   --->   "%add_ln123_1 = add i28 %trunc_ln111_43, i28 %trunc_ln111_33" [d2.cpp:123]   --->   Operation 695 'add' 'add_ln123_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 696 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln123_1, i28 %add_ln123" [d2.cpp:123]   --->   Operation 696 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 697 [1/1] (0.97ns)   --->   "%add_ln124 = add i28 %trunc_ln96_4, i28 %trunc_ln111_35" [d2.cpp:124]   --->   Operation 697 'add' 'add_ln124' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 698 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln124, i28 %add_ln96_10" [d2.cpp:124]   --->   Operation 698 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 699 [1/1] (0.97ns)   --->   "%add_ln125 = add i28 %trunc_ln95_4, i28 %trunc_ln111_36" [d2.cpp:125]   --->   Operation 699 'add' 'add_ln125' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 700 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln125, i28 %add_ln95_10" [d2.cpp:125]   --->   Operation 700 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln111_33, i32 28, i32 55" [d2.cpp:126]   --->   Operation 701 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i62 %trunc_ln130_1" [d2.cpp:130]   --->   Operation 702 'sext' 'sext_ln130' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 703 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln130" [d2.cpp:130]   --->   Operation 703 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 704 [1/1] (7.30ns)   --->   "%empty_41 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d2.cpp:130]   --->   Operation 704 'writereq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 4.24>
ST_29 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln111_61 = zext i36 %trunc_ln111_37" [d2.cpp:111]   --->   Operation 705 'zext' 'zext_ln111_61' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln111_62 = zext i28 %add_ln111_39" [d2.cpp:111]   --->   Operation 706 'zext' 'zext_ln111_62' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 707 [1/1] (1.02ns)   --->   "%add_ln111_34 = add i37 %zext_ln111_61, i37 %zext_ln111_62" [d2.cpp:111]   --->   Operation 707 'add' 'add_ln111_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln111_34, i32 28, i32 36" [d2.cpp:111]   --->   Operation 708 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln111_66 = zext i9 %tmp_107" [d2.cpp:111]   --->   Operation 709 'zext' 'zext_ln111_66' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln111_67 = zext i9 %tmp_107" [d2.cpp:111]   --->   Operation 710 'zext' 'zext_ln111_67' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln111_68 = zext i9 %tmp_107" [d2.cpp:111]   --->   Operation 711 'zext' 'zext_ln111_68' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 712 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln111_68, i28 %add_ln111_1" [d2.cpp:111]   --->   Operation 712 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i28 %add_ln111_1" [d2.cpp:112]   --->   Operation 713 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 714 [1/1] (0.97ns)   --->   "%add_ln112 = add i29 %zext_ln111_67, i29 %zext_ln112" [d2.cpp:112]   --->   Operation 714 'add' 'add_ln112' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 715 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln112, i32 28" [d2.cpp:112]   --->   Operation 715 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i1 %tmp" [d2.cpp:112]   --->   Operation 716 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i28 %add_ln112_3" [d2.cpp:112]   --->   Operation 717 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 718 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln112_2, i29 %zext_ln112_1" [d2.cpp:112]   --->   Operation 718 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i9 %tmp_108" [d2.cpp:119]   --->   Operation 719 'zext' 'zext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 720 [1/1] (0.77ns)   --->   "%add_ln119_12 = add i10 %zext_ln119_1, i10 %zext_ln111_66" [d2.cpp:119]   --->   Operation 720 'add' 'add_ln119_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i10 %add_ln119_12" [d2.cpp:119]   --->   Operation 721 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 722 [1/1] (0.97ns)   --->   "%out1_w_8 = add i28 %zext_ln119_2, i28 %add_ln119_3" [d2.cpp:119]   --->   Operation 722 'add' 'out1_w_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i28 %add_ln119_3" [d2.cpp:120]   --->   Operation 723 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i10 %add_ln119_12" [d2.cpp:120]   --->   Operation 724 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 725 [1/1] (0.97ns)   --->   "%add_ln120 = add i29 %zext_ln120_1, i29 %zext_ln120" [d2.cpp:120]   --->   Operation 725 'add' 'add_ln120' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln120, i32 28" [d2.cpp:120]   --->   Operation 726 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i1 %tmp_106" [d2.cpp:120]   --->   Operation 727 'zext' 'zext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln120_3 = zext i28 %add_ln120_2" [d2.cpp:120]   --->   Operation 728 'zext' 'zext_ln120_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 729 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln120_3, i29 %zext_ln120_2" [d2.cpp:120]   --->   Operation 729 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 730 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln111_39" [d2.cpp:126]   --->   Operation 730 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 731 [2/2] (0.48ns)   --->   "%call_ln130 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln130_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d2.cpp:130]   --->   Operation 731 'call' 'call_ln130' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 732 [1/2] (0.00ns)   --->   "%call_ln130 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln130_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d2.cpp:130]   --->   Operation 732 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 733 [5/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 733 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 734 [4/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 734 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 735 [3/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 735 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 736 [2/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 736 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 737 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [d2.cpp:3]   --->   Operation 737 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 738 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 16, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 738 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 739 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 739 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 740 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 740 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 741 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_11, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 741 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 742 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_12, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 742 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 743 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_11, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 743 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 744 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 744 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 745 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_11, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_0, i32 4294967295, i32 0"   --->   Operation 745 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 746 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 746 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 747 [1/5] (7.30ns)   --->   "%empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 747 'writeresp' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 748 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [d2.cpp:134]   --->   Operation 748 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d2.cpp:24) [75]  (0.000 ns)
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [76]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [76]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [76]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [76]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [76]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [76]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [76]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [76]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln24', d2.cpp:24) to 'test_Pipeline_ARRAY_1_READ' [77]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d2.cpp:31) [96]  (0.000 ns)
	bus request operation ('empty_40', d2.cpp:31) on port 'mem' (d2.cpp:31) [97]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d2.cpp:31) on port 'mem' (d2.cpp:31) [97]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d2.cpp:31) on port 'mem' (d2.cpp:31) [97]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d2.cpp:31) on port 'mem' (d2.cpp:31) [97]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d2.cpp:31) on port 'mem' (d2.cpp:31) [97]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d2.cpp:31) on port 'mem' (d2.cpp:31) [97]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d2.cpp:31) on port 'mem' (d2.cpp:31) [97]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_40', d2.cpp:31) on port 'mem' (d2.cpp:31) [97]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln31', d2.cpp:31) to 'test_Pipeline_ARRAY_2_READ' [98]  (1.216 ns)

 <State 22>: 6.311ns
The critical path consists of the following:
	'load' operation ('arg1_r_15_loc_load') on local variable 'arg1_r_15_loc' [78]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_42_1' [116]  (6.311 ns)

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.547ns
The critical path consists of the following:
	'load' operation ('add75_2404652_loc_load') on local variable 'add75_2404652_loc' [126]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_73_5' [133]  (0.547 ns)

 <State 25>: 5.598ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.317 ns)
'mul' operation ('mul_ln111_8', d2.cpp:111) [342]  (2.103 ns)
	'add' operation ('add_ln111_2', d2.cpp:111) [357]  (1.085 ns)
	'add' operation ('add_ln111_3', d2.cpp:111) [359]  (1.093 ns)

 <State 26>: 7.127ns
The critical path consists of the following:
	'load' operation ('add44664_loc_load') on local variable 'add44664_loc' [117]  (0.000 ns)
	'add' operation ('arr', d2.cpp:101) [210]  (0.819 ns)
	'add' operation ('add_ln111_9', d2.cpp:111) [373]  (0.000 ns)
	'add' operation ('add_ln111_10', d2.cpp:111) [374]  (0.822 ns)
	'add' operation ('add_ln111_12', d2.cpp:111) [376]  (1.100 ns)
	'add' operation ('add_ln111_11', d2.cpp:111) [380]  (1.108 ns)
	'add' operation ('add_ln111_17', d2.cpp:111) [414]  (1.085 ns)
	'add' operation ('add_ln111_18', d2.cpp:111) [416]  (1.093 ns)
	'add' operation ('add_ln111_20', d2.cpp:111) [418]  (1.100 ns)

 <State 27>: 6.737ns
The critical path consists of the following:
	'load' operation ('add75_3_1656_loc_load') on local variable 'add75_3_1656_loc' [122]  (0.000 ns)
	'add' operation ('add_ln115_1', d2.cpp:115) [589]  (1.085 ns)
	'add' operation ('add_ln115', d2.cpp:115) [590]  (0.819 ns)
	'add' operation ('add_ln116_1', d2.cpp:116) [605]  (1.085 ns)
	'add' operation ('add_ln116', d2.cpp:116) [606]  (0.819 ns)
	'add' operation ('add_ln117_1', d2.cpp:117) [624]  (1.085 ns)
	'add' operation ('add_ln117', d2.cpp:117) [625]  (0.819 ns)
	'add' operation ('add_ln119', d2.cpp:119) [634]  (1.025 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d2.cpp:130) [690]  (0.000 ns)
	bus request operation ('empty_41', d2.cpp:130) on port 'mem' (d2.cpp:130) [691]  (7.300 ns)

 <State 29>: 4.240ns
The critical path consists of the following:
	'add' operation ('add_ln111_34', d2.cpp:111) [531]  (1.025 ns)
	'add' operation ('add_ln119_12', d2.cpp:119) [648]  (0.776 ns)
	'add' operation ('add_ln120', d2.cpp:120) [653]  (0.975 ns)
	'add' operation ('out1_w', d2.cpp:120) [666]  (0.975 ns)
	'call' operation ('call_ln130', d2.cpp:130) to 'test_Pipeline_ARRAY_WRITE' [692]  (0.489 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d2.cpp:134) on port 'mem' (d2.cpp:134) [693]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d2.cpp:134) on port 'mem' (d2.cpp:134) [693]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d2.cpp:134) on port 'mem' (d2.cpp:134) [693]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d2.cpp:134) on port 'mem' (d2.cpp:134) [693]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_42', d2.cpp:134) on port 'mem' (d2.cpp:134) [693]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
