$date
	Sat Oct 22 21:49:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#160005
b1 !
1"
#160006
b1 &
b1 %
1$
#160007
0"
#160010
1#
#160014
b0 &
0#
b0 %
0$
#1192278
b1 &
b1 %
1$
1"
#1192279
0"
#1192282
1#
#1192286
b0 &
0#
b0 %
0$
#2157312
b1100 !
1"
#2157314
b1100 &
b1100 %
1$
#2157315
0"
#2157318
b110 &
b110 %
#2157322
b11 &
b11 %
#2157326
b1010 &
b1010 %
#2157330
b101 &
b101 %
#2157334
b10000 &
b10000 %
#2157338
b1000 &
b1000 %
#2157342
b100 &
b100 %
#2157346
b10 &
b10 %
#2157350
b1 &
1#
b1 %
#2157354
b0 &
b0 %
0#
0$
#4500012
