$date
	Tue Dec  3 01:45:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module moore_sequence_detector_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var parameter 3 % S0 $end
$var parameter 3 & S1 $end
$var parameter 3 ' S2 $end
$var parameter 3 ( S3 $end
$var parameter 3 ) S4 $end
$var parameter 32 * SIZE $end
$var reg 3 + next_state [2:0] $end
$var reg 1 ! out $end
$var reg 3 , state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 *
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 ,
b0 +
1$
0#
0"
0!
$end
#5000
1"
#10000
0"
#12000
0$
#15000
1"
#20000
0"
#22000
b1 +
1#
#25000
b1 +
b1 ,
1"
#30000
0"
#32000
b10 +
0#
#35000
b0 +
b10 ,
1"
#40000
0"
#42000
b11 +
1#
#45000
b100 +
b11 ,
1"
#50000
0"
#55000
1!
b100 +
b100 ,
1"
#60000
0"
#62000
1!
b10 +
0#
#65000
0!
b0 +
b10 ,
1"
#70000
0"
#72000
b11 +
1#
#75000
b100 +
b11 ,
1"
#80000
0"
#82000
b10 +
0#
#85000
b0 +
b10 ,
1"
#90000
0"
#92000
b11 +
1#
#95000
b100 +
b11 ,
1"
#100000
0"
#105000
1!
b100 +
b100 ,
1"
#110000
0"
#115000
1"
#120000
0"
#125000
1"
#130000
0"
#135000
1"
#140000
0"
#142000
