-------------------------------------------------------------------

-- file automatically generated by /home/luebbers/work/reconos/trunk/tools/python/maketop.py

-- at 2009-07-08 12:27:11.853655

-------------------------------------------------------------------

-------------------------------------------------------------------------------

-- system.vhd

-------------------------------------------------------------------------------

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

library UNISIM;

use UNISIM.VCOMPONENTS.ALL;

library busmacro_xc2vp;
use busmacro_xc2vp.busmacro_xc2vp_pkg.ALL;

entity system is

  port (

    fpga_0_RS232_Uart_1_ctsN_pin : in std_logic;

    fpga_0_RS232_Uart_1_rtsN_pin : out std_logic;

    fpga_0_RS232_Uart_1_sin_pin : in std_logic;

    fpga_0_RS232_Uart_1_sout_pin : out std_logic;

    fpga_0_LEDs_4Bit_GPIO_IO_pin : out std_logic_vector(0 to 3);

    fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clk_pin : out std_logic_vector(0 to 2);

    fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clkn_pin : out std_logic_vector(0 to 2);

    fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Addr_pin : out std_logic_vector(0 to 12);

    fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_BankAddr_pin : out std_logic_vector(0 to 1);

    fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CASn_pin : out std_logic;

    fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_RASn_pin : out std_logic;

    fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_WEn_pin : out std_logic;

    fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DM_pin : out std_logic_vector(0 to 7);

    fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_pin : inout std_logic_vector(0 to 7);

    fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin : inout std_logic_vector(0 to 63);

    fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin : out std_logic_vector(0 to 1);

    fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CSn_pin : out std_logic_vector(0 to 1);

    fpga_0_net_gnd_pin : out std_logic;

    fpga_0_net_gnd_1_pin : out std_logic;

    fpga_0_net_gnd_2_pin : out std_logic;

    fpga_0_net_gnd_3_pin : out std_logic;

    fpga_0_net_gnd_4_pin : out std_logic;

    fpga_0_net_gnd_5_pin : out std_logic;

    fpga_0_net_gnd_6_pin : out std_logic;

    fpga_0_DDR_CLK_FB : in std_logic;

    fpga_0_DDR_CLK_FB_OUT : out std_logic;

    sys_clk_pin : in std_logic;

    sys_rst_pin : in std_logic

  );

end system;

architecture STRUCTURE of system is

  component ppc405_0_wrapper is

    port (

      C405CPMCORESLEEPREQ : out std_logic;

      C405CPMMSRCE : out std_logic;

      C405CPMMSREE : out std_logic;

      C405CPMTIMERIRQ : out std_logic;

      C405CPMTIMERRESETREQ : out std_logic;

      C405XXXMACHINECHECK : out std_logic;

      CPMC405CLOCK : in std_logic;

      CPMC405CORECLKINACTIVE : in std_logic;

      CPMC405CPUCLKEN : in std_logic;

      CPMC405JTAGCLKEN : in std_logic;

      CPMC405TIMERCLKEN : in std_logic;

      CPMC405TIMERTICK : in std_logic;

      MCBCPUCLKEN : in std_logic;

      MCBTIMEREN : in std_logic;

      MCPPCRST : in std_logic;

      PLBCLK : in std_logic;

      DCRCLK : in std_logic;

      C405RSTCHIPRESETREQ : out std_logic;

      C405RSTCORERESETREQ : out std_logic;

      C405RSTSYSRESETREQ : out std_logic;

      RSTC405RESETCHIP : in std_logic;

      RSTC405RESETCORE : in std_logic;

      RSTC405RESETSYS : in std_logic;

      C405PLBICUABUS : out std_logic_vector(0 to 31);

      C405PLBICUBE : out std_logic_vector(0 to 7);

      C405PLBICURNW : out std_logic;

      C405PLBICUABORT : out std_logic;

      C405PLBICUBUSLOCK : out std_logic;

      C405PLBICUU0ATTR : out std_logic;

      C405PLBICUGUARDED : out std_logic;

      C405PLBICULOCKERR : out std_logic;

      C405PLBICUMSIZE : out std_logic_vector(0 to 1);

      C405PLBICUORDERED : out std_logic;

      C405PLBICUPRIORITY : out std_logic_vector(0 to 1);

      C405PLBICURDBURST : out std_logic;

      C405PLBICUREQUEST : out std_logic;

      C405PLBICUSIZE : out std_logic_vector(0 to 3);

      C405PLBICUTYPE : out std_logic_vector(0 to 2);

      C405PLBICUWRBURST : out std_logic;

      C405PLBICUWRDBUS : out std_logic_vector(0 to 63);

      C405PLBICUCACHEABLE : out std_logic;

      PLBC405ICUADDRACK : in std_logic;

      PLBC405ICUBUSY : in std_logic;

      PLBC405ICUERR : in std_logic;

      PLBC405ICURDBTERM : in std_logic;

      PLBC405ICURDDACK : in std_logic;

      PLBC405ICURDDBUS : in std_logic_vector(0 to 63);

      PLBC405ICURDWDADDR : in std_logic_vector(0 to 3);

      PLBC405ICUREARBITRATE : in std_logic;

      PLBC405ICUWRBTERM : in std_logic;

      PLBC405ICUWRDACK : in std_logic;

      PLBC405ICUSSIZE : in std_logic_vector(0 to 1);

      PLBC405ICUSERR : in std_logic;

      PLBC405ICUSBUSYS : in std_logic;

      C405PLBDCUABUS : out std_logic_vector(0 to 31);

      C405PLBDCUBE : out std_logic_vector(0 to 7);

      C405PLBDCURNW : out std_logic;

      C405PLBDCUABORT : out std_logic;

      C405PLBDCUBUSLOCK : out std_logic;

      C405PLBDCUU0ATTR : out std_logic;

      C405PLBDCUGUARDED : out std_logic;

      C405PLBDCULOCKERR : out std_logic;

      C405PLBDCUMSIZE : out std_logic_vector(0 to 1);

      C405PLBDCUORDERED : out std_logic;

      C405PLBDCUPRIORITY : out std_logic_vector(0 to 1);

      C405PLBDCURDBURST : out std_logic;

      C405PLBDCUREQUEST : out std_logic;

      C405PLBDCUSIZE : out std_logic_vector(0 to 3);

      C405PLBDCUTYPE : out std_logic_vector(0 to 2);

      C405PLBDCUWRBURST : out std_logic;

      C405PLBDCUWRDBUS : out std_logic_vector(0 to 63);

      C405PLBDCUCACHEABLE : out std_logic;

      C405PLBDCUWRITETHRU : out std_logic;

      PLBC405DCUADDRACK : in std_logic;

      PLBC405DCUBUSY : in std_logic;

      PLBC405DCUERR : in std_logic;

      PLBC405DCURDBTERM : in std_logic;

      PLBC405DCURDDACK : in std_logic;

      PLBC405DCURDDBUS : in std_logic_vector(0 to 63);

      PLBC405DCURDWDADDR : in std_logic_vector(0 to 3);

      PLBC405DCUREARBITRATE : in std_logic;

      PLBC405DCUWRBTERM : in std_logic;

      PLBC405DCUWRDACK : in std_logic;

      PLBC405DCUSSIZE : in std_logic_vector(0 to 1);

      PLBC405DCUSERR : in std_logic;

      PLBC405DCUSBUSYS : in std_logic;

      BRAMDSOCMCLK : in std_logic;

      BRAMDSOCMRDDBUS : in std_logic_vector(0 to 31);

      DSARCVALUE : in std_logic_vector(0 to 7);

      DSCNTLVALUE : in std_logic_vector(0 to 7);

      DSOCMBRAMABUS : out std_logic_vector(8 to 29);

      DSOCMBRAMBYTEWRITE : out std_logic_vector(0 to 3);

      DSOCMBRAMEN : out std_logic;

      DSOCMBRAMWRDBUS : out std_logic_vector(0 to 31);

      DSOCMBUSY : out std_logic;

      BRAMISOCMCLK : in std_logic;

      BRAMISOCMRDDBUS : in std_logic_vector(0 to 63);

      ISARCVALUE : in std_logic_vector(0 to 7);

      ISCNTLVALUE : in std_logic_vector(0 to 7);

      ISOCMBRAMEN : out std_logic;

      ISOCMBRAMEVENWRITEEN : out std_logic;

      ISOCMBRAMODDWRITEEN : out std_logic;

      ISOCMBRAMRDABUS : out std_logic_vector(8 to 28);

      ISOCMBRAMWRABUS : out std_logic_vector(8 to 28);

      ISOCMBRAMWRDBUS : out std_logic_vector(0 to 31);

      C405DCRABUS : out std_logic_vector(0 to 9);

      C405DCRDBUSOUT : out std_logic_vector(0 to 31);

      C405DCRREAD : out std_logic;

      C405DCRWRITE : out std_logic;

      DCRC405ACK : in std_logic;

      DCRC405DBUSIN : in std_logic_vector(0 to 31);

      EICC405CRITINPUTIRQ : in std_logic;

      EICC405EXTINPUTIRQ : in std_logic;

      C405JTGCAPTUREDR : out std_logic;

      C405JTGEXTEST : out std_logic;

      C405JTGPGMOUT : out std_logic;

      C405JTGSHIFTDR : out std_logic;

      C405JTGTDO : out std_logic;

      C405JTGTDOEN : out std_logic;

      C405JTGUPDATEDR : out std_logic;

      MCBJTAGEN : in std_logic;

      JTGC405BNDSCANTDO : in std_logic;

      JTGC405TCK : in std_logic;

      JTGC405TDI : in std_logic;

      JTGC405TMS : in std_logic;

      JTGC405TRSTNEG : in std_logic;

      C405DBGMSRWE : out std_logic;

      C405DBGSTOPACK : out std_logic;

      C405DBGWBCOMPLETE : out std_logic;

      C405DBGWBFULL : out std_logic;

      C405DBGWBIAR : out std_logic_vector(0 to 29);

      DBGC405DEBUGHALT : in std_logic;

      DBGC405EXTBUSHOLDACK : in std_logic;

      DBGC405UNCONDDEBUGEVENT : in std_logic;

      C405TRCCYCLE : out std_logic;

      C405TRCEVENEXECUTIONSTATUS : out std_logic_vector(0 to 1);

      C405TRCODDEXECUTIONSTATUS : out std_logic_vector(0 to 1);

      C405TRCTRACESTATUS : out std_logic_vector(0 to 3);

      C405TRCTRIGGEREVENTOUT : out std_logic;

      C405TRCTRIGGEREVENTTYPE : out std_logic_vector(0 to 10);

      TRCC405TRACEDISABLE : in std_logic;

      TRCC405TRIGGEREVENTIN : in std_logic

    );

  end component;

  component ppc405_1_wrapper is

    port (

      C405CPMCORESLEEPREQ : out std_logic;

      C405CPMMSRCE : out std_logic;

      C405CPMMSREE : out std_logic;

      C405CPMTIMERIRQ : out std_logic;

      C405CPMTIMERRESETREQ : out std_logic;

      C405XXXMACHINECHECK : out std_logic;

      CPMC405CLOCK : in std_logic;

      CPMC405CORECLKINACTIVE : in std_logic;

      CPMC405CPUCLKEN : in std_logic;

      CPMC405JTAGCLKEN : in std_logic;

      CPMC405TIMERCLKEN : in std_logic;

      CPMC405TIMERTICK : in std_logic;

      MCBCPUCLKEN : in std_logic;

      MCBTIMEREN : in std_logic;

      MCPPCRST : in std_logic;

      PLBCLK : in std_logic;

      DCRCLK : in std_logic;

      C405RSTCHIPRESETREQ : out std_logic;

      C405RSTCORERESETREQ : out std_logic;

      C405RSTSYSRESETREQ : out std_logic;

      RSTC405RESETCHIP : in std_logic;

      RSTC405RESETCORE : in std_logic;

      RSTC405RESETSYS : in std_logic;

      C405PLBICUABUS : out std_logic_vector(0 to 31);

      C405PLBICUBE : out std_logic_vector(0 to 7);

      C405PLBICURNW : out std_logic;

      C405PLBICUABORT : out std_logic;

      C405PLBICUBUSLOCK : out std_logic;

      C405PLBICUU0ATTR : out std_logic;

      C405PLBICUGUARDED : out std_logic;

      C405PLBICULOCKERR : out std_logic;

      C405PLBICUMSIZE : out std_logic_vector(0 to 1);

      C405PLBICUORDERED : out std_logic;

      C405PLBICUPRIORITY : out std_logic_vector(0 to 1);

      C405PLBICURDBURST : out std_logic;

      C405PLBICUREQUEST : out std_logic;

      C405PLBICUSIZE : out std_logic_vector(0 to 3);

      C405PLBICUTYPE : out std_logic_vector(0 to 2);

      C405PLBICUWRBURST : out std_logic;

      C405PLBICUWRDBUS : out std_logic_vector(0 to 63);

      C405PLBICUCACHEABLE : out std_logic;

      PLBC405ICUADDRACK : in std_logic;

      PLBC405ICUBUSY : in std_logic;

      PLBC405ICUERR : in std_logic;

      PLBC405ICURDBTERM : in std_logic;

      PLBC405ICURDDACK : in std_logic;

      PLBC405ICURDDBUS : in std_logic_vector(0 to 63);

      PLBC405ICURDWDADDR : in std_logic_vector(0 to 3);

      PLBC405ICUREARBITRATE : in std_logic;

      PLBC405ICUWRBTERM : in std_logic;

      PLBC405ICUWRDACK : in std_logic;

      PLBC405ICUSSIZE : in std_logic_vector(0 to 1);

      PLBC405ICUSERR : in std_logic;

      PLBC405ICUSBUSYS : in std_logic;

      C405PLBDCUABUS : out std_logic_vector(0 to 31);

      C405PLBDCUBE : out std_logic_vector(0 to 7);

      C405PLBDCURNW : out std_logic;

      C405PLBDCUABORT : out std_logic;

      C405PLBDCUBUSLOCK : out std_logic;

      C405PLBDCUU0ATTR : out std_logic;

      C405PLBDCUGUARDED : out std_logic;

      C405PLBDCULOCKERR : out std_logic;

      C405PLBDCUMSIZE : out std_logic_vector(0 to 1);

      C405PLBDCUORDERED : out std_logic;

      C405PLBDCUPRIORITY : out std_logic_vector(0 to 1);

      C405PLBDCURDBURST : out std_logic;

      C405PLBDCUREQUEST : out std_logic;

      C405PLBDCUSIZE : out std_logic_vector(0 to 3);

      C405PLBDCUTYPE : out std_logic_vector(0 to 2);

      C405PLBDCUWRBURST : out std_logic;

      C405PLBDCUWRDBUS : out std_logic_vector(0 to 63);

      C405PLBDCUCACHEABLE : out std_logic;

      C405PLBDCUWRITETHRU : out std_logic;

      PLBC405DCUADDRACK : in std_logic;

      PLBC405DCUBUSY : in std_logic;

      PLBC405DCUERR : in std_logic;

      PLBC405DCURDBTERM : in std_logic;

      PLBC405DCURDDACK : in std_logic;

      PLBC405DCURDDBUS : in std_logic_vector(0 to 63);

      PLBC405DCURDWDADDR : in std_logic_vector(0 to 3);

      PLBC405DCUREARBITRATE : in std_logic;

      PLBC405DCUWRBTERM : in std_logic;

      PLBC405DCUWRDACK : in std_logic;

      PLBC405DCUSSIZE : in std_logic_vector(0 to 1);

      PLBC405DCUSERR : in std_logic;

      PLBC405DCUSBUSYS : in std_logic;

      BRAMDSOCMCLK : in std_logic;

      BRAMDSOCMRDDBUS : in std_logic_vector(0 to 31);

      DSARCVALUE : in std_logic_vector(0 to 7);

      DSCNTLVALUE : in std_logic_vector(0 to 7);

      DSOCMBRAMABUS : out std_logic_vector(8 to 29);

      DSOCMBRAMBYTEWRITE : out std_logic_vector(0 to 3);

      DSOCMBRAMEN : out std_logic;

      DSOCMBRAMWRDBUS : out std_logic_vector(0 to 31);

      DSOCMBUSY : out std_logic;

      BRAMISOCMCLK : in std_logic;

      BRAMISOCMRDDBUS : in std_logic_vector(0 to 63);

      ISARCVALUE : in std_logic_vector(0 to 7);

      ISCNTLVALUE : in std_logic_vector(0 to 7);

      ISOCMBRAMEN : out std_logic;

      ISOCMBRAMEVENWRITEEN : out std_logic;

      ISOCMBRAMODDWRITEEN : out std_logic;

      ISOCMBRAMRDABUS : out std_logic_vector(8 to 28);

      ISOCMBRAMWRABUS : out std_logic_vector(8 to 28);

      ISOCMBRAMWRDBUS : out std_logic_vector(0 to 31);

      C405DCRABUS : out std_logic_vector(0 to 9);

      C405DCRDBUSOUT : out std_logic_vector(0 to 31);

      C405DCRREAD : out std_logic;

      C405DCRWRITE : out std_logic;

      DCRC405ACK : in std_logic;

      DCRC405DBUSIN : in std_logic_vector(0 to 31);

      EICC405CRITINPUTIRQ : in std_logic;

      EICC405EXTINPUTIRQ : in std_logic;

      C405JTGCAPTUREDR : out std_logic;

      C405JTGEXTEST : out std_logic;

      C405JTGPGMOUT : out std_logic;

      C405JTGSHIFTDR : out std_logic;

      C405JTGTDO : out std_logic;

      C405JTGTDOEN : out std_logic;

      C405JTGUPDATEDR : out std_logic;

      MCBJTAGEN : in std_logic;

      JTGC405BNDSCANTDO : in std_logic;

      JTGC405TCK : in std_logic;

      JTGC405TDI : in std_logic;

      JTGC405TMS : in std_logic;

      JTGC405TRSTNEG : in std_logic;

      C405DBGMSRWE : out std_logic;

      C405DBGSTOPACK : out std_logic;

      C405DBGWBCOMPLETE : out std_logic;

      C405DBGWBFULL : out std_logic;

      C405DBGWBIAR : out std_logic_vector(0 to 29);

      DBGC405DEBUGHALT : in std_logic;

      DBGC405EXTBUSHOLDACK : in std_logic;

      DBGC405UNCONDDEBUGEVENT : in std_logic;

      C405TRCCYCLE : out std_logic;

      C405TRCEVENEXECUTIONSTATUS : out std_logic_vector(0 to 1);

      C405TRCODDEXECUTIONSTATUS : out std_logic_vector(0 to 1);

      C405TRCTRACESTATUS : out std_logic_vector(0 to 3);

      C405TRCTRIGGEREVENTOUT : out std_logic;

      C405TRCTRIGGEREVENTTYPE : out std_logic_vector(0 to 10);

      TRCC405TRACEDISABLE : in std_logic;

      TRCC405TRIGGEREVENTIN : in std_logic

    );

  end component;

  component jtagppc_0_wrapper is

    port (

      TRSTNEG : in std_logic;

      HALTNEG0 : in std_logic;

      DBGC405DEBUGHALT0 : out std_logic;

      HALTNEG1 : in std_logic;

      DBGC405DEBUGHALT1 : out std_logic;

      C405JTGTDO0 : in std_logic;

      C405JTGTDOEN0 : in std_logic;

      JTGC405TCK0 : out std_logic;

      JTGC405TDI0 : out std_logic;

      JTGC405TMS0 : out std_logic;

      JTGC405TRSTNEG0 : out std_logic;

      C405JTGTDO1 : in std_logic;

      C405JTGTDOEN1 : in std_logic;

      JTGC405TCK1 : out std_logic;

      JTGC405TDI1 : out std_logic;

      JTGC405TMS1 : out std_logic;

      JTGC405TRSTNEG1 : out std_logic

    );

  end component;

  component reset_block_wrapper is

    port (

      Slowest_sync_clk : in std_logic;

      Ext_Reset_In : in std_logic;

      Aux_Reset_In : in std_logic;

      Core_Reset_Req : in std_logic;

      Chip_Reset_Req : in std_logic;

      System_Reset_Req : in std_logic;

      Dcm_locked : in std_logic;

      Rstc405resetcore : out std_logic;

      Rstc405resetchip : out std_logic;

      Rstc405resetsys : out std_logic;

      Bus_Struct_Reset : out std_logic_vector(0 to 0);

      Peripheral_Reset : out std_logic_vector(0 to 0)

    );

  end component;

  component plb_wrapper is

    port (

      PLB_Clk : in std_logic;

      SYS_Rst : in std_logic;

      PLB_Rst : out std_logic;

      PLB_dcrAck : out std_logic;

      PLB_dcrDBus : out std_logic_vector(0 to 31);

      DCR_ABus : in std_logic_vector(0 to 9);

      DCR_DBus : in std_logic_vector(0 to 31);

      DCR_Read : in std_logic;

      DCR_Write : in std_logic;

      M_ABus : in std_logic_vector(0 to 127);

      M_BE : in std_logic_vector(0 to 31);

      M_RNW : in std_logic_vector(0 to 3);

      M_abort : in std_logic_vector(0 to 3);

      M_busLock : in std_logic_vector(0 to 3);

      M_compress : in std_logic_vector(0 to 3);

      M_guarded : in std_logic_vector(0 to 3);

      M_lockErr : in std_logic_vector(0 to 3);

      M_MSize : in std_logic_vector(0 to 7);

      M_ordered : in std_logic_vector(0 to 3);

      M_priority : in std_logic_vector(0 to 7);

      M_rdBurst : in std_logic_vector(0 to 3);

      M_request : in std_logic_vector(0 to 3);

      M_size : in std_logic_vector(0 to 15);

      M_type : in std_logic_vector(0 to 11);

      M_wrBurst : in std_logic_vector(0 to 3);

      M_wrDBus : in std_logic_vector(0 to 255);

      Sl_addrAck : in std_logic_vector(0 to 5);

      Sl_MErr : in std_logic_vector(0 to 23);

      Sl_MBusy : in std_logic_vector(0 to 23);

      Sl_rdBTerm : in std_logic_vector(0 to 5);

      Sl_rdComp : in std_logic_vector(0 to 5);

      Sl_rdDAck : in std_logic_vector(0 to 5);

      Sl_rdDBus : in std_logic_vector(0 to 383);

      Sl_rdWdAddr : in std_logic_vector(0 to 23);

      Sl_rearbitrate : in std_logic_vector(0 to 5);

      Sl_SSize : in std_logic_vector(0 to 11);

      Sl_wait : in std_logic_vector(0 to 5);

      Sl_wrBTerm : in std_logic_vector(0 to 5);

      Sl_wrComp : in std_logic_vector(0 to 5);

      Sl_wrDAck : in std_logic_vector(0 to 5);

      PLB_ABus : out std_logic_vector(0 to 31);

      PLB_BE : out std_logic_vector(0 to 7);

      PLB_MAddrAck : out std_logic_vector(0 to 3);

      PLB_MBusy : out std_logic_vector(0 to 3);

      PLB_MErr : out std_logic_vector(0 to 3);

      PLB_MRdBTerm : out std_logic_vector(0 to 3);

      PLB_MRdDAck : out std_logic_vector(0 to 3);

      PLB_MRdDBus : out std_logic_vector(0 to 255);

      PLB_MRdWdAddr : out std_logic_vector(0 to 15);

      PLB_MRearbitrate : out std_logic_vector(0 to 3);

      PLB_MWrBTerm : out std_logic_vector(0 to 3);

      PLB_MWrDAck : out std_logic_vector(0 to 3);

      PLB_MSSize : out std_logic_vector(0 to 7);

      PLB_PAValid : out std_logic;

      PLB_RNW : out std_logic;

      PLB_SAValid : out std_logic;

      PLB_abort : out std_logic;

      PLB_busLock : out std_logic;

      PLB_compress : out std_logic;

      PLB_guarded : out std_logic;

      PLB_lockErr : out std_logic;

      PLB_masterID : out std_logic_vector(0 to 1);

      PLB_MSize : out std_logic_vector(0 to 1);

      PLB_ordered : out std_logic;

      PLB_pendPri : out std_logic_vector(0 to 1);

      PLB_pendReq : out std_logic;

      PLB_rdBurst : out std_logic;

      PLB_rdPrim : out std_logic;

      PLB_reqPri : out std_logic_vector(0 to 1);

      PLB_size : out std_logic_vector(0 to 3);

      PLB_type : out std_logic_vector(0 to 2);

      PLB_wrBurst : out std_logic;

      PLB_wrDBus : out std_logic_vector(0 to 63);

      PLB_wrPrim : out std_logic;

      PLB_SaddrAck : out std_logic;

      PLB_SMErr : out std_logic_vector(0 to 3);

      PLB_SMBusy : out std_logic_vector(0 to 3);

      PLB_SrdBTerm : out std_logic;

      PLB_SrdComp : out std_logic;

      PLB_SrdDAck : out std_logic;

      PLB_SrdDBus : out std_logic_vector(0 to 63);

      PLB_SrdWdAddr : out std_logic_vector(0 to 3);

      PLB_Srearbitrate : out std_logic;

      PLB_Sssize : out std_logic_vector(0 to 1);

      PLB_Swait : out std_logic;

      PLB_SwrBTerm : out std_logic;

      PLB_SwrComp : out std_logic;

      PLB_SwrDAck : out std_logic;

      PLB2OPB_rearb : in std_logic_vector(0 to 5);

      ArbAddrVldReg : out std_logic;

      Bus_Error_Det : out std_logic

    );

  end component;

  component opb_wrapper is

    port (

      OPB_Clk : in std_logic;

      OPB_Rst : out std_logic;

      SYS_Rst : in std_logic;

      Debug_SYS_Rst : in std_logic;

      WDT_Rst : in std_logic;

      M_ABus : in std_logic_vector(0 to 31);

      M_BE : in std_logic_vector(0 to 3);

      M_beXfer : in std_logic_vector(0 to 0);

      M_busLock : in std_logic_vector(0 to 0);

      M_DBus : in std_logic_vector(0 to 31);

      M_DBusEn : in std_logic_vector(0 to 0);

      M_DBusEn32_63 : in std_logic_vector(0 to 0);

      M_dwXfer : in std_logic_vector(0 to 0);

      M_fwXfer : in std_logic_vector(0 to 0);

      M_hwXfer : in std_logic_vector(0 to 0);

      M_request : in std_logic_vector(0 to 0);

      M_RNW : in std_logic_vector(0 to 0);

      M_select : in std_logic_vector(0 to 0);

      M_seqAddr : in std_logic_vector(0 to 0);

      Sl_beAck : in std_logic_vector(0 to 4);

      Sl_DBus : in std_logic_vector(0 to 159);

      Sl_DBusEn : in std_logic_vector(0 to 4);

      Sl_DBusEn32_63 : in std_logic_vector(0 to 4);

      Sl_errAck : in std_logic_vector(0 to 4);

      Sl_dwAck : in std_logic_vector(0 to 4);

      Sl_fwAck : in std_logic_vector(0 to 4);

      Sl_hwAck : in std_logic_vector(0 to 4);

      Sl_retry : in std_logic_vector(0 to 4);

      Sl_toutSup : in std_logic_vector(0 to 4);

      Sl_xferAck : in std_logic_vector(0 to 4);

      OPB_MRequest : out std_logic_vector(0 to 0);

      OPB_ABus : out std_logic_vector(0 to 31);

      OPB_BE : out std_logic_vector(0 to 3);

      OPB_beXfer : out std_logic;

      OPB_beAck : out std_logic;

      OPB_busLock : out std_logic;

      OPB_rdDBus : out std_logic_vector(0 to 31);

      OPB_wrDBus : out std_logic_vector(0 to 31);

      OPB_DBus : out std_logic_vector(0 to 31);

      OPB_errAck : out std_logic;

      OPB_dwAck : out std_logic;

      OPB_dwXfer : out std_logic;

      OPB_fwAck : out std_logic;

      OPB_fwXfer : out std_logic;

      OPB_hwAck : out std_logic;

      OPB_hwXfer : out std_logic;

      OPB_MGrant : out std_logic_vector(0 to 0);

      OPB_pendReq : out std_logic_vector(0 to 0);

      OPB_retry : out std_logic;

      OPB_RNW : out std_logic;

      OPB_select : out std_logic;

      OPB_seqAddr : out std_logic;

      OPB_timeout : out std_logic;

      OPB_toutSup : out std_logic;

      OPB_xferAck : out std_logic

    );

  end component;

  component plb2opb_wrapper is

    port (

      PLB_Clk : in std_logic;

      OPB_Clk : in std_logic;

      PLB_Rst : in std_logic;

      OPB_Rst : in std_logic;

      Bus_Error_Det : out std_logic;

      BGI_Trans_Abort : out std_logic;

      BGO_dcrAck : out std_logic;

      BGO_dcrDBus : out std_logic_vector(0 to 31);

      DCR_ABus : in std_logic_vector(0 to 9);

      DCR_DBus : in std_logic_vector(0 to 31);

      DCR_Read : in std_logic;

      DCR_Write : in std_logic;

      BGO_addrAck : out std_logic;

      BGO_MErr : out std_logic_vector(0 to 3);

      BGO_MBusy : out std_logic_vector(0 to 3);

      BGO_rdBTerm : out std_logic;

      BGO_rdComp : out std_logic;

      BGO_rdDAck : out std_logic;

      BGO_rdDBus : out std_logic_vector(0 to 63);

      BGO_rdWdAddr : out std_logic_vector(0 to 3);

      BGO_rearbitrate : out std_logic;

      BGO_SSize : out std_logic_vector(0 to 1);

      BGO_wait : out std_logic;

      BGO_wrBTerm : out std_logic;

      BGO_wrComp : out std_logic;

      BGO_wrDAck : out std_logic;

      PLB_abort : in std_logic;

      PLB_ABus : in std_logic_vector(0 to 31);

      PLB_BE : in std_logic_vector(0 to 7);

      PLB_busLock : in std_logic;

      PLB_compress : in std_logic;

      PLB_guarded : in std_logic;

      PLB_lockErr : in std_logic;

      PLB_masterID : in std_logic_vector(0 to 1);

      PLB_MSize : in std_logic_vector(0 to 1);

      PLB_ordered : in std_logic;

      PLB_PAValid : in std_logic;

      PLB_rdBurst : in std_logic;

      PLB_rdPrim : in std_logic;

      PLB_RNW : in std_logic;

      PLB_SAValid : in std_logic;

      PLB_size : in std_logic_vector(0 to 3);

      PLB_type : in std_logic_vector(0 to 2);

      PLB_wrBurst : in std_logic;

      PLB_wrDBus : in std_logic_vector(0 to 63);

      PLB_wrPrim : in std_logic;

      PLB2OPB_rearb : out std_logic;

      BGO_ABus : out std_logic_vector(0 to 31);

      BGO_BE : out std_logic_vector(0 to 3);

      BGO_busLock : out std_logic;

      BGO_DBus : out std_logic_vector(0 to 31);

      BGO_request : out std_logic;

      BGO_RNW : out std_logic;

      BGO_select : out std_logic;

      BGO_seqAddr : out std_logic;

      OPB_DBus : in std_logic_vector(0 to 31);

      OPB_errAck : in std_logic;

      OPB_MnGrant : in std_logic;

      OPB_retry : in std_logic;

      OPB_timeout : in std_logic;

      OPB_xferAck : in std_logic

    );

  end component;

  component rs232_uart_1_wrapper is

    port (

      baudoutN : out std_logic;

      ctsN : in std_logic;

      dcdN : in std_logic;

      ddis : out std_logic;

      dsrN : in std_logic;

      dtrN : out std_logic;

      OPB_Rst : in std_logic;

      OPB_ABus : in std_logic_vector(0 to 31);

      OPB_BE : in std_logic_vector(0 to 3);

      OPB_Clk : in std_logic;

      OPB_DBus : in std_logic_vector(0 to 31);

      OPB_RNW : in std_logic;

      OPB_Select : in std_logic;

      OPB_seqAddr : in std_logic;

      out1N : out std_logic;

      out2N : out std_logic;

      rclk : in std_logic;

      riN : in std_logic;

      rtsN : out std_logic;

      rxrdyN : out std_logic;

      sin : in std_logic;

      Sln_DBus : out std_logic_vector(0 to 31);

      Sln_XferAck : out std_logic;

      Sln_Retry : out std_logic;

      Sln_ToutSup : out std_logic;

      Sln_ErrAck : out std_logic;

      sout : out std_logic;

      IP2INTC_Irpt : out std_logic;

      txrdyN : out std_logic;

      xin : in std_logic;

      xout : out std_logic;

      Freeze : in std_logic

    );

  end component;

  component ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper is

    port (

      PLB_Clk : in std_logic;

      PLB_Clk_n : in std_logic;

      Clk90_in : in std_logic;

      Clk90_in_n : in std_logic;

      DDR_Clk90_in : in std_logic;

      DDR_Clk90_in_n : in std_logic;

      PLB_Rst : in std_logic;

      PLB_ABus : in std_logic_vector(0 to 31);

      PLB_PAValid : in std_logic;

      PLB_SAValid : in std_logic;

      PLB_rdPrim : in std_logic;

      PLB_wrPrim : in std_logic;

      PLB_masterID : in std_logic_vector(0 to 1);

      PLB_abort : in std_logic;

      PLB_busLock : in std_logic;

      PLB_RNW : in std_logic;

      PLB_BE : in std_logic_vector(0 to 7);

      PLB_MSize : in std_logic_vector(0 to 1);

      PLB_size : in std_logic_vector(0 to 3);

      PLB_type : in std_logic_vector(0 to 2);

      PLB_compress : in std_logic;

      PLB_guarded : in std_logic;

      PLB_ordered : in std_logic;

      PLB_lockErr : in std_logic;

      PLB_wrDBus : in std_logic_vector(0 to 63);

      PLB_wrBurst : in std_logic;

      PLB_rdBurst : in std_logic;

      PLB_pendReq : in std_logic;

      PLB_pendPri : in std_logic_vector(0 to 1);

      PLB_reqPri : in std_logic_vector(0 to 1);

      Sl_addrAck : out std_logic;

      Sl_SSize : out std_logic_vector(0 to 1);

      Sl_wait : out std_logic;

      Sl_rearbitrate : out std_logic;

      Sl_wrDAck : out std_logic;

      Sl_wrComp : out std_logic;

      Sl_wrBTerm : out std_logic;

      Sl_rdDBus : out std_logic_vector(0 to 63);

      Sl_rdWdAddr : out std_logic_vector(0 to 3);

      Sl_rdDAck : out std_logic;

      Sl_rdComp : out std_logic;

      Sl_rdBTerm : out std_logic;

      Sl_MBusy : out std_logic_vector(0 to 3);

      Sl_MErr : out std_logic_vector(0 to 3);

      IP2INTC_Irpt : out std_logic;

      DDR_Clk : out std_logic_vector(0 to 3);

      DDR_Clkn : out std_logic_vector(0 to 3);

      DDR_CKE : out std_logic_vector(0 to 1);

      DDR_CSn : out std_logic_vector(0 to 1);

      DDR_RASn : out std_logic;

      DDR_CASn : out std_logic;

      DDR_WEn : out std_logic;

      DDR_DM : out std_logic_vector(0 to 7);

      DDR_BankAddr : out std_logic_vector(0 to 1);

      DDR_Addr : out std_logic_vector(0 to 12);

      DDR_DQ_o : out std_logic_vector(0 to 63);

      DDR_DQ_i : in std_logic_vector(0 to 63);

      DDR_DQ_t : out std_logic_vector(0 to 63);

      DDR_DQS_i : in std_logic_vector(0 to 7);

      DDR_DQS_o : out std_logic_vector(0 to 7);

      DDR_DQS_t : out std_logic_vector(0 to 7);

      DDR_DM_ECC : out std_logic;

      DDR_DQ_ECC_o : out std_logic_vector(0 to 6);

      DDR_DQ_ECC_i : in std_logic_vector(0 to 6);

      DDR_DQ_ECC_t : out std_logic_vector(0 to 6);

      DDR_DQS_ECC_i : in std_logic;

      DDR_DQS_ECC_o : out std_logic;

      DDR_DQS_ECC_t : out std_logic;

      DDR_Init_done : out std_logic

    );

  end component;

  component plb_bram_if_cntlr_1_wrapper is

    port (

      plb_clk : in std_logic;

      plb_rst : in std_logic;

      plb_abort : in std_logic;

      plb_abus : in std_logic_vector(0 to 31);

      plb_be : in std_logic_vector(0 to 7);

      plb_buslock : in std_logic;

      plb_compress : in std_logic;

      plb_guarded : in std_logic;

      plb_lockerr : in std_logic;

      plb_masterid : in std_logic_vector(0 to 1);

      plb_msize : in std_logic_vector(0 to 1);

      plb_ordered : in std_logic;

      plb_pavalid : in std_logic;

      plb_rnw : in std_logic;

      plb_size : in std_logic_vector(0 to 3);

      plb_type : in std_logic_vector(0 to 2);

      sl_addrack : out std_logic;

      sl_mbusy : out std_logic_vector(0 to 3);

      sl_merr : out std_logic_vector(0 to 3);

      sl_rearbitrate : out std_logic;

      sl_ssize : out std_logic_vector(0 to 1);

      sl_wait : out std_logic;

      plb_rdprim : in std_logic;

      plb_savalid : in std_logic;

      plb_wrprim : in std_logic;

      plb_wrburst : in std_logic;

      plb_wrdbus : in std_logic_vector(0 to 63);

      sl_wrbterm : out std_logic;

      sl_wrcomp : out std_logic;

      sl_wrdack : out std_logic;

      plb_rdburst : in std_logic;

      sl_rdbterm : out std_logic;

      sl_rdcomp : out std_logic;

      sl_rddack : out std_logic;

      sl_rddbus : out std_logic_vector(0 to 63);

      sl_rdwdaddr : out std_logic_vector(0 to 3);

      plb_pendreq : in std_logic;

      plb_pendpri : in std_logic_vector(0 to 1);

      plb_reqpri : in std_logic_vector(0 to 1);

      bram_rst : out std_logic;

      bram_clk : out std_logic;

      bram_en : out std_logic;

      bram_wen : out std_logic_vector(0 to 7);

      bram_addr : out std_logic_vector(0 to 31);

      bram_din : in std_logic_vector(0 to 63);

      bram_dout : out std_logic_vector(0 to 63)

    );

  end component;

  component plb_bram_if_cntlr_1_bram_wrapper is

    port (

      BRAM_Rst_A : in std_logic;

      BRAM_Clk_A : in std_logic;

      BRAM_EN_A : in std_logic;

      BRAM_WEN_A : in std_logic_vector(0 to 7);

      BRAM_Addr_A : in std_logic_vector(0 to 31);

      BRAM_Din_A : out std_logic_vector(0 to 63);

      BRAM_Dout_A : in std_logic_vector(0 to 63);

      BRAM_Rst_B : in std_logic;

      BRAM_Clk_B : in std_logic;

      BRAM_EN_B : in std_logic;

      BRAM_WEN_B : in std_logic_vector(0 to 7);

      BRAM_Addr_B : in std_logic_vector(0 to 31);

      BRAM_Din_B : out std_logic_vector(0 to 63);

      BRAM_Dout_B : in std_logic_vector(0 to 63)

    );

  end component;

  component opb_intc_0_wrapper is

    port (

      OPB_Clk : in std_logic;

      Intr : in std_logic_vector(2 downto 0);

      OPB_Rst : in std_logic;

      OPB_ABus : in std_logic_vector(0 to 31);

      OPB_BE : in std_logic_vector(0 to 3);

      OPB_RNW : in std_logic;

      OPB_select : in std_logic;

      OPB_seqAddr : in std_logic;

      OPB_DBus : in std_logic_vector(0 to 31);

      IntC_DBus : out std_logic_vector(0 to 31);

      IntC_errAck : out std_logic;

      IntC_retry : out std_logic;

      IntC_toutSup : out std_logic;

      IntC_xferAck : out std_logic;

      Irq : out std_logic

    );

  end component;

  component sysclk_inv_wrapper is

    port (

      Op1 : in std_logic_vector(0 to 0);

      Op2 : in std_logic_vector(0 to 0);

      Res : out std_logic_vector(0 to 0)

    );

  end component;

  component clk90_inv_wrapper is

    port (

      Op1 : in std_logic_vector(0 to 0);

      Op2 : in std_logic_vector(0 to 0);

      Res : out std_logic_vector(0 to 0)

    );

  end component;

  component ddr_clk90_inv_wrapper is

    port (

      Op1 : in std_logic_vector(0 to 0);

      Op2 : in std_logic_vector(0 to 0);

      Res : out std_logic_vector(0 to 0)

    );

  end component;

  component dcm_0_wrapper is

    port (

      RST : in std_logic;

      CLKIN : in std_logic;

      CLKFB : in std_logic;

      PSEN : in std_logic;

      PSINCDEC : in std_logic;

      PSCLK : in std_logic;

      DSSEN : in std_logic;

      CLK0 : out std_logic;

      CLK90 : out std_logic;

      CLK180 : out std_logic;

      CLK270 : out std_logic;

      CLKDV : out std_logic;

      CLK2X : out std_logic;

      CLK2X180 : out std_logic;

      CLKFX : out std_logic;

      CLKFX180 : out std_logic;

      STATUS : out std_logic_vector(7 downto 0);

      LOCKED : out std_logic;

      PSDONE : out std_logic

    );

  end component;

  component dcm_1_wrapper is

    port (

      RST : in std_logic;

      CLKIN : in std_logic;

      CLKFB : in std_logic;

      PSEN : in std_logic;

      PSINCDEC : in std_logic;

      PSCLK : in std_logic;

      DSSEN : in std_logic;

      CLK0 : out std_logic;

      CLK90 : out std_logic;

      CLK180 : out std_logic;

      CLK270 : out std_logic;

      CLKDV : out std_logic;

      CLK2X : out std_logic;

      CLK2X180 : out std_logic;

      CLKFX : out std_logic;

      CLKFX180 : out std_logic;

      STATUS : out std_logic_vector(7 downto 0);

      LOCKED : out std_logic;

      PSDONE : out std_logic

    );

  end component;

  component opb_timebase_wdt_0_wrapper is

    port (

      OPB_Clk : in std_logic;

      OPB_Rst : in std_logic;

      OPB_ABus : in std_logic_vector(0 to 31);

      OPB_BE : in std_logic_vector(0 to 3);

      OPB_DBus : in std_logic_vector(0 to 31);

      OPB_RNW : in std_logic;

      OPB_select : in std_logic;

      OPB_seqAddr : in std_logic;

      TBWDT_DBus : out std_logic_vector(0 to 31);

      TBWDT_errAck : out std_logic;

      TBWDT_retry : out std_logic;

      TBWDT_toutSup : out std_logic;

      TBWDT_xferAck : out std_logic;

      WDT_Reset : out std_logic;

      Timebase_Interrupt : out std_logic;

      WDT_Interrupt : out std_logic

    );

  end component;

  component plb_bram_if_cntlr_0_wrapper is

    port (

      plb_clk : in std_logic;

      plb_rst : in std_logic;

      plb_abort : in std_logic;

      plb_abus : in std_logic_vector(0 to 31);

      plb_be : in std_logic_vector(0 to 7);

      plb_buslock : in std_logic;

      plb_compress : in std_logic;

      plb_guarded : in std_logic;

      plb_lockerr : in std_logic;

      plb_masterid : in std_logic_vector(0 to 1);

      plb_msize : in std_logic_vector(0 to 1);

      plb_ordered : in std_logic;

      plb_pavalid : in std_logic;

      plb_rnw : in std_logic;

      plb_size : in std_logic_vector(0 to 3);

      plb_type : in std_logic_vector(0 to 2);

      sl_addrack : out std_logic;

      sl_mbusy : out std_logic_vector(0 to 3);

      sl_merr : out std_logic_vector(0 to 3);

      sl_rearbitrate : out std_logic;

      sl_ssize : out std_logic_vector(0 to 1);

      sl_wait : out std_logic;

      plb_rdprim : in std_logic;

      plb_savalid : in std_logic;

      plb_wrprim : in std_logic;

      plb_wrburst : in std_logic;

      plb_wrdbus : in std_logic_vector(0 to 63);

      sl_wrbterm : out std_logic;

      sl_wrcomp : out std_logic;

      sl_wrdack : out std_logic;

      plb_rdburst : in std_logic;

      sl_rdbterm : out std_logic;

      sl_rdcomp : out std_logic;

      sl_rddack : out std_logic;

      sl_rddbus : out std_logic_vector(0 to 63);

      sl_rdwdaddr : out std_logic_vector(0 to 3);

      plb_pendreq : in std_logic;

      plb_pendpri : in std_logic_vector(0 to 1);

      plb_reqpri : in std_logic_vector(0 to 1);

      bram_rst : out std_logic;

      bram_clk : out std_logic;

      bram_en : out std_logic;

      bram_wen : out std_logic_vector(0 to 7);

      bram_addr : out std_logic_vector(0 to 31);

      bram_din : in std_logic_vector(0 to 63);

      bram_dout : out std_logic_vector(0 to 63)

    );

  end component;

  component bram_block_0_wrapper is

    port (

      BRAM_Rst_A : in std_logic;

      BRAM_Clk_A : in std_logic;

      BRAM_EN_A : in std_logic;

      BRAM_WEN_A : in std_logic_vector(0 to 7);

      BRAM_Addr_A : in std_logic_vector(0 to 31);

      BRAM_Din_A : out std_logic_vector(0 to 63);

      BRAM_Dout_A : in std_logic_vector(0 to 63);

      BRAM_Rst_B : in std_logic;

      BRAM_Clk_B : in std_logic;

      BRAM_EN_B : in std_logic;

      BRAM_WEN_B : in std_logic_vector(0 to 7);

      BRAM_Addr_B : in std_logic_vector(0 to 31);

      BRAM_Din_B : out std_logic_vector(0 to 63);

      BRAM_Dout_B : in std_logic_vector(0 to 63)

    );

  end component;

  component opb_bram_if_cntlr_0_wrapper is

    port (

      opb_clk : in std_logic;

      opb_rst : in std_logic;

      opb_abus : in std_logic_vector(0 to 31);

      opb_dbus : in std_logic_vector(0 to 31);

      sln_dbus : out std_logic_vector(0 to 31);

      opb_select : in std_logic;

      opb_rnw : in std_logic;

      opb_seqaddr : in std_logic;

      opb_be : in std_logic_vector(0 to 3);

      sln_xferack : out std_logic;

      sln_errack : out std_logic;

      sln_toutsup : out std_logic;

      sln_retry : out std_logic;

      bram_rst : out std_logic;

      bram_clk : out std_logic;

      bram_en : out std_logic;

      bram_wen : out std_logic_vector(0 to 3);

      bram_addr : out std_logic_vector(0 to 31);

      bram_din : in std_logic_vector(0 to 31);

      bram_dout : out std_logic_vector(0 to 31)

    );

  end component;

  component bram_block_1_wrapper is

    port (

      BRAM_Rst_A : in std_logic;

      BRAM_Clk_A : in std_logic;

      BRAM_EN_A : in std_logic;

      BRAM_WEN_A : in std_logic_vector(0 to 3);

      BRAM_Addr_A : in std_logic_vector(0 to 31);

      BRAM_Din_A : out std_logic_vector(0 to 31);

      BRAM_Dout_A : in std_logic_vector(0 to 31);

      BRAM_Rst_B : in std_logic;

      BRAM_Clk_B : in std_logic;

      BRAM_EN_B : in std_logic;

      BRAM_WEN_B : in std_logic_vector(0 to 3);

      BRAM_Addr_B : in std_logic_vector(0 to 31);

      BRAM_Din_B : out std_logic_vector(0 to 31);

      BRAM_Dout_B : in std_logic_vector(0 to 31)

    );

  end component;

  component opb_hwicap_0_wrapper is

    port (

      OPB_Clk : in std_logic;

      OPB_Rst : in std_logic;

      OPB_ABus : in std_logic_vector(0 to 31);

      OPB_DBus : in std_logic_vector(0 to 31);

      Sln_DBus : out std_logic_vector(0 to 31);

      OPB_BE : in std_logic_vector(0 to 3);

      OPB_select : in std_logic;

      OPB_RNW : in std_logic;

      OPB_seqAddr : in std_logic;

      Sln_xferAck : out std_logic;

      Sln_errAck : out std_logic;

      Sln_toutSup : out std_logic;

      Sln_retry : out std_logic

    );

  end component;

  component dcr_wrapper is

    port (

      M_dcrABus : in std_logic_vector(0 to 9);

      M_dcrDBus : in std_logic_vector(0 to 31);

      M_dcrRead : in std_logic;

      M_dcrWrite : in std_logic;

      DCR_M_DBus : out std_logic_vector(0 to 31);

      DCR_Ack : out std_logic;

      DCR_ABus : out std_logic_vector(0 to 19);

      DCR_Sl_DBus : out std_logic_vector(0 to 63);

      DCR_Read : out std_logic_vector(0 to 1);

      DCR_Write : out std_logic_vector(0 to 1);

      Sl_dcrDBus : in std_logic_vector(0 to 63);

      Sl_dcrAck : in std_logic_vector(0 to 1)

    );

  end component;

  component bufg_logic_clk0_wrapper is

    port (

      I : in std_logic;

      O : out std_logic

    );

  end component;

  component bufg_logic_clk90_wrapper is

    port (

      I : in std_logic;

      O : out std_logic

    );

  end component;

  component bufg_logic_clkfx_wrapper is

    port (

      I : in std_logic;

      O : out std_logic

    );

  end component;

  component osif_0_wrapper is

    port (

      PLB_Clk : in std_logic;

      PLB_Rst : in std_logic;

      Sl_addrAck : out std_logic;

      Sl_MBusy : out std_logic_vector(0 to 3);

      Sl_MErr : out std_logic_vector(0 to 3);

      Sl_rdBTerm : out std_logic;

      Sl_rdComp : out std_logic;

      Sl_rdDAck : out std_logic;

      Sl_rdDBus : out std_logic_vector(0 to 63);

      Sl_rdWdAddr : out std_logic_vector(0 to 3);

      Sl_rearbitrate : out std_logic;

      Sl_SSize : out std_logic_vector(0 to 1);

      Sl_wait : out std_logic;

      Sl_wrBTerm : out std_logic;

      Sl_wrComp : out std_logic;

      Sl_wrDAck : out std_logic;

      PLB_abort : in std_logic;

      PLB_ABus : in std_logic_vector(0 to 31);

      PLB_BE : in std_logic_vector(0 to 7);

      PLB_busLock : in std_logic;

      PLB_compress : in std_logic;

      PLB_guarded : in std_logic;

      PLB_lockErr : in std_logic;

      PLB_masterID : in std_logic_vector(0 to 1);

      PLB_MSize : in std_logic_vector(0 to 1);

      PLB_ordered : in std_logic;

      PLB_PAValid : in std_logic;

      PLB_pendPri : in std_logic_vector(0 to 1);

      PLB_pendReq : in std_logic;

      PLB_rdBurst : in std_logic;

      PLB_rdPrim : in std_logic;

      PLB_reqPri : in std_logic_vector(0 to 1);

      PLB_RNW : in std_logic;

      PLB_SAValid : in std_logic;

      PLB_size : in std_logic_vector(0 to 3);

      PLB_type : in std_logic_vector(0 to 2);

      PLB_wrBurst : in std_logic;

      PLB_wrDBus : in std_logic_vector(0 to 63);

      PLB_wrPrim : in std_logic;

      M_abort : out std_logic;

      M_ABus : out std_logic_vector(0 to 31);

      M_BE : out std_logic_vector(0 to 7);

      M_busLock : out std_logic;

      M_compress : out std_logic;

      M_guarded : out std_logic;

      M_lockErr : out std_logic;

      M_MSize : out std_logic_vector(0 to 1);

      M_ordered : out std_logic;

      M_priority : out std_logic_vector(0 to 1);

      M_rdBurst : out std_logic;

      M_request : out std_logic;

      M_RNW : out std_logic;

      M_size : out std_logic_vector(0 to 3);

      M_type : out std_logic_vector(0 to 2);

      M_wrBurst : out std_logic;

      M_wrDBus : out std_logic_vector(0 to 63);

      PLB_MBusy : in std_logic;

      PLB_MErr : in std_logic;

      PLB_MWrBTerm : in std_logic;

      PLB_MWrDAck : in std_logic;

      PLB_MAddrAck : in std_logic;

      PLB_MRdBTerm : in std_logic;

      PLB_MRdDAck : in std_logic;

      PLB_MRdDBus : in std_logic_vector(0 to 63);

      PLB_MRdWdAddr : in std_logic_vector(0 to 3);

      PLB_MRearbitrate : in std_logic;

      PLB_MSSize : in std_logic_vector(0 to 1);

      sys_clk : in std_logic;

      sys_reset : in std_logic;

      o_dcrAck : out std_logic;

      o_dcrDBus : out std_logic_vector(0 to 31);

      i_dcrABus : in std_logic_vector(0 to 9);

      i_dcrDBus : in std_logic_vector(0 to 31);

      i_dcrRead : in std_logic;

      i_dcrWrite : in std_logic;

      interrupt : out std_logic;

      busy : out std_logic;

      blocking : out std_logic;

      i_dcrICON : in std_logic_vector(35 downto 0);

      task_clk : out std_logic;

      task_reset : out std_logic;

      osif_os2task_vec : out std_logic_vector(0 to 45);

      osif_task2os_vec : in std_logic_vector(0 to 50);

      burstAddr : out std_logic_vector(0 to 13);

      burstWrData : out std_logic_vector(0 to 63);

      burstRdData : in std_logic_vector(0 to 63);

      burstWE : out std_logic;

      burstBE : out std_logic_vector(0 to 7);

      o_fifo_read_en : out std_logic;

      i_fifo_read_data : in std_logic_vector(0 to 31);

      i_fifo_read_ready : in std_logic;

      o_fifo_clk : out std_logic;

      o_fifo_reset : out std_logic;

      o_fifo_write_en : out std_logic;

      o_fifo_write_data : out std_logic_vector(0 to 31);

      i_fifo_write_ready : in std_logic;

      bmEnable : out std_logic

    );

  end component;

  component osif_1_wrapper is

    port (

      PLB_Clk : in std_logic;

      PLB_Rst : in std_logic;

      Sl_addrAck : out std_logic;

      Sl_MBusy : out std_logic_vector(0 to 3);

      Sl_MErr : out std_logic_vector(0 to 3);

      Sl_rdBTerm : out std_logic;

      Sl_rdComp : out std_logic;

      Sl_rdDAck : out std_logic;

      Sl_rdDBus : out std_logic_vector(0 to 63);

      Sl_rdWdAddr : out std_logic_vector(0 to 3);

      Sl_rearbitrate : out std_logic;

      Sl_SSize : out std_logic_vector(0 to 1);

      Sl_wait : out std_logic;

      Sl_wrBTerm : out std_logic;

      Sl_wrComp : out std_logic;

      Sl_wrDAck : out std_logic;

      PLB_abort : in std_logic;

      PLB_ABus : in std_logic_vector(0 to 31);

      PLB_BE : in std_logic_vector(0 to 7);

      PLB_busLock : in std_logic;

      PLB_compress : in std_logic;

      PLB_guarded : in std_logic;

      PLB_lockErr : in std_logic;

      PLB_masterID : in std_logic_vector(0 to 1);

      PLB_MSize : in std_logic_vector(0 to 1);

      PLB_ordered : in std_logic;

      PLB_PAValid : in std_logic;

      PLB_pendPri : in std_logic_vector(0 to 1);

      PLB_pendReq : in std_logic;

      PLB_rdBurst : in std_logic;

      PLB_rdPrim : in std_logic;

      PLB_reqPri : in std_logic_vector(0 to 1);

      PLB_RNW : in std_logic;

      PLB_SAValid : in std_logic;

      PLB_size : in std_logic_vector(0 to 3);

      PLB_type : in std_logic_vector(0 to 2);

      PLB_wrBurst : in std_logic;

      PLB_wrDBus : in std_logic_vector(0 to 63);

      PLB_wrPrim : in std_logic;

      M_abort : out std_logic;

      M_ABus : out std_logic_vector(0 to 31);

      M_BE : out std_logic_vector(0 to 7);

      M_busLock : out std_logic;

      M_compress : out std_logic;

      M_guarded : out std_logic;

      M_lockErr : out std_logic;

      M_MSize : out std_logic_vector(0 to 1);

      M_ordered : out std_logic;

      M_priority : out std_logic_vector(0 to 1);

      M_rdBurst : out std_logic;

      M_request : out std_logic;

      M_RNW : out std_logic;

      M_size : out std_logic_vector(0 to 3);

      M_type : out std_logic_vector(0 to 2);

      M_wrBurst : out std_logic;

      M_wrDBus : out std_logic_vector(0 to 63);

      PLB_MBusy : in std_logic;

      PLB_MErr : in std_logic;

      PLB_MWrBTerm : in std_logic;

      PLB_MWrDAck : in std_logic;

      PLB_MAddrAck : in std_logic;

      PLB_MRdBTerm : in std_logic;

      PLB_MRdDAck : in std_logic;

      PLB_MRdDBus : in std_logic_vector(0 to 63);

      PLB_MRdWdAddr : in std_logic_vector(0 to 3);

      PLB_MRearbitrate : in std_logic;

      PLB_MSSize : in std_logic_vector(0 to 1);

      sys_clk : in std_logic;

      sys_reset : in std_logic;

      o_dcrAck : out std_logic;

      o_dcrDBus : out std_logic_vector(0 to 31);

      i_dcrABus : in std_logic_vector(0 to 9);

      i_dcrDBus : in std_logic_vector(0 to 31);

      i_dcrRead : in std_logic;

      i_dcrWrite : in std_logic;

      interrupt : out std_logic;

      busy : out std_logic;

      blocking : out std_logic;

      i_dcrICON : in std_logic_vector(35 downto 0);

      task_clk : out std_logic;

      task_reset : out std_logic;

      osif_os2task_vec : out std_logic_vector(0 to 45);

      osif_task2os_vec : in std_logic_vector(0 to 50);

      burstAddr : out std_logic_vector(0 to 13);

      burstWrData : out std_logic_vector(0 to 63);

      burstRdData : in std_logic_vector(0 to 63);

      burstWE : out std_logic;

      burstBE : out std_logic_vector(0 to 7);

      o_fifo_read_en : out std_logic;

      i_fifo_read_data : in std_logic_vector(0 to 31);

      i_fifo_read_ready : in std_logic;

      o_fifo_clk : out std_logic;

      o_fifo_reset : out std_logic;

      o_fifo_write_en : out std_logic;

      o_fifo_write_data : out std_logic_vector(0 to 31);

      i_fifo_write_ready : in std_logic;

      bmEnable : out std_logic

    );

  end component;

  component hw_task_0_wrapper is

    port (

      clk : in std_logic;

      reset : in std_logic;

      i_osif_flat : in std_logic_vector(0 to 45);

      o_osif_flat : out std_logic_vector(0 to 50);

      i_threadClk : in std_logic;

      i_burstAddr : in std_logic_vector(0 to 13);

      i_burstData : in std_logic_vector(0 to 63);

      o_burstData : out std_logic_vector(0 to 63);

      i_burstWE : in std_logic;

      i_burstBE : in std_logic_vector(0 to 7)

    );

  end component;

  component hw_task_1_wrapper is

    port (

      clk : in std_logic;

      reset : in std_logic;

      i_osif_flat : in std_logic_vector(0 to 45);

      o_osif_flat : out std_logic_vector(0 to 50);

      i_threadClk : in std_logic;

      i_burstAddr : in std_logic_vector(0 to 13);

      i_burstData : in std_logic_vector(0 to 63);

      o_burstData : out std_logic_vector(0 to 63);

      i_burstWE : in std_logic;

      i_burstBE : in std_logic_vector(0 to 7)

    );

  end component;

  component IOBUF is

    port (

      I : in std_logic;

      IO : inout std_logic;

      O : out std_logic;

      T : in std_logic

    );

  end component;

-- Inserted Component

  component BUFG is

    port (

      I : in std_logic;

      O : out std_logic

    );

  end component;

  -- Internal signals

  signal C405RSTCHIPRESETREQ : std_logic;

  signal C405RSTCORERESETREQ : std_logic;

  signal C405RSTSYSRESETREQ : std_logic;

  signal EICC405EXTINPUTIRQ : std_logic;

  signal RS232_Uart_1_IP2INTC_Irpt : std_logic;

  signal RSTC405RESETCHIP : std_logic;

  signal RSTC405RESETCORE : std_logic;

  signal RSTC405RESETSYS : std_logic;

  signal clk_90_n_s : std_logic_vector(0 to 0);

  signal clk_90_s : std_logic_vector(0 to 0);

  signal dcm_0_CLK0 : std_logic;

  signal dcm_0_CLK90 : std_logic;

  signal dcm_0_CLKFX : std_logic;

  signal dcm_0_lock : std_logic;

  signal dcm_1_FB : std_logic;

  signal dcm_1_lock : std_logic;

  signal dcm_clk_s : std_logic;

  signal dcr_DCR_ABus : std_logic_vector(0 to 19);

  signal dcr_DCR_Ack : std_logic;

  signal dcr_DCR_M_DBus : std_logic_vector(0 to 31);

  signal dcr_DCR_Read : std_logic_vector(0 to 1);

  signal dcr_DCR_Sl_DBus : std_logic_vector(0 to 63);

  signal dcr_DCR_Write : std_logic_vector(0 to 1);

  signal dcr_M_dcrABus : std_logic_vector(0 to 9);

  signal dcr_M_dcrDBus : std_logic_vector(0 to 31);

  signal dcr_M_dcrRead : std_logic;

  signal dcr_M_dcrWrite : std_logic;

  signal dcr_Sl_dcrAck : std_logic_vector(0 to 1);

  signal dcr_Sl_dcrDBus : std_logic_vector(0 to 63);

  signal ddr_clk_90_n_s : std_logic_vector(0 to 0);

  signal ddr_clk_90_s : std_logic_vector(0 to 0);

  signal ddr_clk_feedback_out_s : std_logic;

  signal ddr_feedback_s : std_logic;

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Addr : std_logic_vector(0 to 12);

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_BankAddr : std_logic_vector(0 to 1);

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CASn : std_logic;

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE : std_logic_vector(0 to 1);

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CSn : std_logic_vector(0 to 1);

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clk : std_logic_vector(0 to 2);

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clkn : std_logic_vector(0 to 2);

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DM : std_logic_vector(0 to 7);

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_I : std_logic_vector(0 to 7);

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_O : std_logic_vector(0 to 7);

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_T : std_logic_vector(0 to 7);

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I : std_logic_vector(0 to 63);

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O : std_logic_vector(0 to 63);

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T : std_logic_vector(0 to 63);

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_RASn : std_logic;

  signal fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_WEn : std_logic;

  signal fpga_0_RS232_Uart_1_ctsN : std_logic;

  signal fpga_0_RS232_Uart_1_rtsN : std_logic;

  signal fpga_0_RS232_Uart_1_sin : std_logic;

  signal fpga_0_RS232_Uart_1_sout : std_logic;

  signal jtagppc_0_0_C405JTGTDO : std_logic;

  signal jtagppc_0_0_C405JTGTDOEN : std_logic;

  signal jtagppc_0_0_JTGC405TCK : std_logic;

  signal jtagppc_0_0_JTGC405TDI : std_logic;

  signal jtagppc_0_0_JTGC405TMS : std_logic;

  signal jtagppc_0_0_JTGC405TRSTNEG : std_logic;

  signal jtagppc_0_1_C405JTGTDO : std_logic;

  signal jtagppc_0_1_C405JTGTDOEN : std_logic;

  signal jtagppc_0_1_JTGC405TCK : std_logic;

  signal jtagppc_0_1_JTGC405TDI : std_logic;

  signal jtagppc_0_1_JTGC405TMS : std_logic;

  signal jtagppc_0_1_JTGC405TRSTNEG : std_logic;

  signal net_gnd0 : std_logic;

  signal net_gnd1 : std_logic_vector(0 to 0);

  signal net_gnd2 : std_logic_vector(0 to 1);

  signal net_gnd4 : std_logic_vector(0 to 3);

  signal net_gnd5 : std_logic_vector(0 to 4);

  signal net_gnd7 : std_logic_vector(0 to 6);

  signal net_gnd8 : std_logic_vector(0 to 7);

  signal net_gnd10 : std_logic_vector(0 to 9);

  signal net_gnd32 : std_logic_vector(0 to 31);

  signal net_gnd36 : std_logic_vector(35 downto 0);

  signal net_gnd64 : std_logic_vector(0 to 63);

  signal net_vcc0 : std_logic;

  signal net_vcc1 : std_logic_vector(0 to 0);

  signal net_vcc5 : std_logic_vector(0 to 4);

  signal opb_M_ABus : std_logic_vector(0 to 31);

  signal opb_M_BE : std_logic_vector(0 to 3);

  signal opb_M_DBus : std_logic_vector(0 to 31);

  signal opb_M_RNW : std_logic_vector(0 to 0);

  signal opb_M_busLock : std_logic_vector(0 to 0);

  signal opb_M_request : std_logic_vector(0 to 0);

  signal opb_M_select : std_logic_vector(0 to 0);

  signal opb_M_seqAddr : std_logic_vector(0 to 0);

  signal opb_OPB_ABus : std_logic_vector(0 to 31);

  signal opb_OPB_BE : std_logic_vector(0 to 3);

  signal opb_OPB_DBus : std_logic_vector(0 to 31);

  signal opb_OPB_MGrant : std_logic_vector(0 to 0);

  signal opb_OPB_RNW : std_logic;

  signal opb_OPB_Rst : std_logic;

  signal opb_OPB_errAck : std_logic;

  signal opb_OPB_retry : std_logic;

  signal opb_OPB_select : std_logic;

  signal opb_OPB_seqAddr : std_logic;

  signal opb_OPB_timeout : std_logic;

  signal opb_OPB_xferAck : std_logic;

  signal opb_Sl_DBus : std_logic_vector(0 to 159);

  signal opb_Sl_errAck : std_logic_vector(0 to 4);

  signal opb_Sl_retry : std_logic_vector(0 to 4);

  signal opb_Sl_toutSup : std_logic_vector(0 to 4);

  signal opb_Sl_xferAck : std_logic_vector(0 to 4);

  signal opb_bram_if_cntlr_0_PORTA_BRAM_Addr : std_logic_vector(0 to 31);

  signal opb_bram_if_cntlr_0_PORTA_BRAM_Clk : std_logic;

  signal opb_bram_if_cntlr_0_PORTA_BRAM_Din : std_logic_vector(0 to 31);

  signal opb_bram_if_cntlr_0_PORTA_BRAM_Dout : std_logic_vector(0 to 31);

  signal opb_bram_if_cntlr_0_PORTA_BRAM_EN : std_logic;

  signal opb_bram_if_cntlr_0_PORTA_BRAM_Rst : std_logic;

  signal opb_bram_if_cntlr_0_PORTA_BRAM_WEN : std_logic_vector(0 to 3);

  signal osif_0_OSIF_burstAddr : std_logic_vector(0 to 13);

  signal osif_0_OSIF_burstBE : std_logic_vector(0 to 7);

  signal osif_0_OSIF_burstRdData : std_logic_vector(0 to 63);

  signal osif_0_OSIF_burstWE : std_logic;

  signal osif_0_OSIF_burstWrData : std_logic_vector(0 to 63);

  signal osif_0_OSIF_osif_os2task_vec : std_logic_vector(0 to 45);

  signal osif_0_OSIF_osif_task2os_vec : std_logic_vector(0 to 50);

  signal osif_0_OSIF_reset : std_logic;

  signal osif_0_interrupt : std_logic;

  signal osif_1_OSIF_burstAddr : std_logic_vector(0 to 13);

  signal osif_1_OSIF_burstBE : std_logic_vector(0 to 7);

  signal osif_1_OSIF_burstRdData : std_logic_vector(0 to 63);

  signal osif_1_OSIF_burstWE : std_logic;

  signal osif_1_OSIF_burstWrData : std_logic_vector(0 to 63);

  signal osif_1_OSIF_osif_os2task_vec : std_logic_vector(0 to 45);

  signal osif_1_OSIF_osif_task2os_vec : std_logic_vector(0 to 50);

  signal osif_1_OSIF_reset : std_logic;

  signal osif_1_interrupt : std_logic;

  signal pgassign1 : std_logic_vector(0 to 0);

  signal pgassign2 : std_logic_vector(0 to 3);

  signal pgassign3 : std_logic_vector(0 to 3);

  signal pgassign4 : std_logic_vector(2 downto 0);

  signal pgassign5 : std_logic_vector(0 to 3);

  signal plb_M_ABus : std_logic_vector(0 to 127);

  signal plb_M_BE : std_logic_vector(0 to 31);

  signal plb_M_MSize : std_logic_vector(0 to 7);

  signal plb_M_RNW : std_logic_vector(0 to 3);

  signal plb_M_abort : std_logic_vector(0 to 3);

  signal plb_M_busLock : std_logic_vector(0 to 3);

  signal plb_M_compress : std_logic_vector(0 to 3);

  signal plb_M_guarded : std_logic_vector(0 to 3);

  signal plb_M_lockErr : std_logic_vector(0 to 3);

  signal plb_M_ordered : std_logic_vector(0 to 3);

  signal plb_M_priority : std_logic_vector(0 to 7);

  signal plb_M_rdBurst : std_logic_vector(0 to 3);

  signal plb_M_request : std_logic_vector(0 to 3);

  signal plb_M_size : std_logic_vector(0 to 15);

  signal plb_M_type : std_logic_vector(0 to 11);

  signal plb_M_wrBurst : std_logic_vector(0 to 3);

  signal plb_M_wrDBus : std_logic_vector(0 to 255);

  signal plb_PLB2OPB_rearb : std_logic_vector(0 to 5);

  signal plb_PLB_ABus : std_logic_vector(0 to 31);

  signal plb_PLB_BE : std_logic_vector(0 to 7);

  signal plb_PLB_MAddrAck : std_logic_vector(0 to 3);

  signal plb_PLB_MBusy : std_logic_vector(0 to 3);

  signal plb_PLB_MErr : std_logic_vector(0 to 3);

  signal plb_PLB_MRdBTerm : std_logic_vector(0 to 3);

  signal plb_PLB_MRdDAck : std_logic_vector(0 to 3);

  signal plb_PLB_MRdDBus : std_logic_vector(0 to 255);

  signal plb_PLB_MRdWdAddr : std_logic_vector(0 to 15);

  signal plb_PLB_MRearbitrate : std_logic_vector(0 to 3);

  signal plb_PLB_MSSize : std_logic_vector(0 to 7);

  signal plb_PLB_MSize : std_logic_vector(0 to 1);

  signal plb_PLB_MWrBTerm : std_logic_vector(0 to 3);

  signal plb_PLB_MWrDAck : std_logic_vector(0 to 3);

  signal plb_PLB_PAValid : std_logic;

  signal plb_PLB_RNW : std_logic;

  signal plb_PLB_Rst : std_logic;

  signal plb_PLB_SAValid : std_logic;

  signal plb_PLB_SMBusy : std_logic_vector(0 to 3);

  signal plb_PLB_SMErr : std_logic_vector(0 to 3);

  signal plb_PLB_abort : std_logic;

  signal plb_PLB_busLock : std_logic;

  signal plb_PLB_compress : std_logic;

  signal plb_PLB_guarded : std_logic;

  signal plb_PLB_lockErr : std_logic;

  signal plb_PLB_masterID : std_logic_vector(0 to 1);

  signal plb_PLB_ordered : std_logic;

  signal plb_PLB_pendPri : std_logic_vector(0 to 1);

  signal plb_PLB_pendReq : std_logic;

  signal plb_PLB_rdBurst : std_logic;

  signal plb_PLB_rdPrim : std_logic;

  signal plb_PLB_reqPri : std_logic_vector(0 to 1);

  signal plb_PLB_size : std_logic_vector(0 to 3);

  signal plb_PLB_type : std_logic_vector(0 to 2);

  signal plb_PLB_wrBurst : std_logic;

  signal plb_PLB_wrDBus : std_logic_vector(0 to 63);

  signal plb_PLB_wrPrim : std_logic;

  signal plb_Sl_MBusy : std_logic_vector(0 to 23);

  signal plb_Sl_MErr : std_logic_vector(0 to 23);

  signal plb_Sl_SSize : std_logic_vector(0 to 11);

  signal plb_Sl_addrAck : std_logic_vector(0 to 5);

  signal plb_Sl_rdBTerm : std_logic_vector(0 to 5);

  signal plb_Sl_rdComp : std_logic_vector(0 to 5);

  signal plb_Sl_rdDAck : std_logic_vector(0 to 5);

  signal plb_Sl_rdDBus : std_logic_vector(0 to 383);

  signal plb_Sl_rdWdAddr : std_logic_vector(0 to 23);

  signal plb_Sl_rearbitrate : std_logic_vector(0 to 5);

  signal plb_Sl_wait : std_logic_vector(0 to 5);

  signal plb_Sl_wrBTerm : std_logic_vector(0 to 5);

  signal plb_Sl_wrComp : std_logic_vector(0 to 5);

  signal plb_Sl_wrDAck : std_logic_vector(0 to 5);

  signal plb_bram_if_cntlr_0_PORTA_BRAM_Addr : std_logic_vector(0 to 31);

  signal plb_bram_if_cntlr_0_PORTA_BRAM_Clk : std_logic;

  signal plb_bram_if_cntlr_0_PORTA_BRAM_Din : std_logic_vector(0 to 63);

  signal plb_bram_if_cntlr_0_PORTA_BRAM_Dout : std_logic_vector(0 to 63);

  signal plb_bram_if_cntlr_0_PORTA_BRAM_EN : std_logic;

  signal plb_bram_if_cntlr_0_PORTA_BRAM_Rst : std_logic;

  signal plb_bram_if_cntlr_0_PORTA_BRAM_WEN : std_logic_vector(0 to 7);

  signal plb_bram_if_cntlr_1_port_BRAM_Addr : std_logic_vector(0 to 31);

  signal plb_bram_if_cntlr_1_port_BRAM_Clk : std_logic;

  signal plb_bram_if_cntlr_1_port_BRAM_Din : std_logic_vector(0 to 63);

  signal plb_bram_if_cntlr_1_port_BRAM_Dout : std_logic_vector(0 to 63);

  signal plb_bram_if_cntlr_1_port_BRAM_EN : std_logic;

  signal plb_bram_if_cntlr_1_port_BRAM_Rst : std_logic;

  signal plb_bram_if_cntlr_1_port_BRAM_WEN : std_logic_vector(0 to 7);

  signal plb_error : std_logic;

  signal proc_clk_s : std_logic;

  signal sys_bus_reset : std_logic_vector(0 to 0);

  signal sys_clk_n_s : std_logic_vector(0 to 0);

  signal sys_clk_s : std_logic_vector(0 to 0);

  signal sys_rst_s : std_logic;

-- Inserted Signals

  signal osif_0_OSIF_reset_module_hw_task_0 : std_logic;

  signal sys_clk_s_module_hw_task_0 : std_logic_vector(0 to 0);

  signal osif_0_OSIF_osif_os2task_vec_module_hw_task_0 : std_logic_vector(0 to 45);

  signal osif_0_OSIF_burstRdData_module_hw_task_0 : std_logic_vector(0 to 63);

  signal osif_0_OSIF_burstBE_module_hw_task_0 : std_logic_vector(0 to 7);

  signal osif_0_OSIF_burstWrData_module_hw_task_0 : std_logic_vector(0 to 63);

  signal osif_0_OSIF_burstAddr_module_hw_task_0 : std_logic_vector(0 to 13);

  signal osif_0_OSIF_burstWE_module_hw_task_0 : std_logic;

  signal osif_0_OSIF_osif_task2os_vec_module_hw_task_0 : std_logic_vector(0 to 50);

  signal bm_enable_hw_task_0 : std_logic;

  attribute BOX_TYPE : STRING;

  attribute BOX_TYPE of ppc405_0_wrapper : component is "black_box";

  attribute BOX_TYPE of ppc405_1_wrapper : component is "black_box";

  attribute BOX_TYPE of jtagppc_0_wrapper : component is "black_box";

  attribute BOX_TYPE of reset_block_wrapper : component is "black_box";

  attribute BOX_TYPE of plb_wrapper : component is "black_box";

  attribute BOX_TYPE of opb_wrapper : component is "black_box";

  attribute BOX_TYPE of plb2opb_wrapper : component is "black_box";

  attribute BOX_TYPE of rs232_uart_1_wrapper : component is "black_box";

  attribute BOX_TYPE of ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper : component is "black_box";

  attribute BOX_TYPE of plb_bram_if_cntlr_1_wrapper : component is "black_box";

  attribute BOX_TYPE of plb_bram_if_cntlr_1_bram_wrapper : component is "black_box";

  attribute BOX_TYPE of opb_intc_0_wrapper : component is "black_box";

  attribute BOX_TYPE of sysclk_inv_wrapper : component is "black_box";

  attribute BOX_TYPE of clk90_inv_wrapper : component is "black_box";

  attribute BOX_TYPE of ddr_clk90_inv_wrapper : component is "black_box";

  attribute BOX_TYPE of dcm_0_wrapper : component is "black_box";

  attribute BOX_TYPE of dcm_1_wrapper : component is "black_box";

  attribute BOX_TYPE of opb_timebase_wdt_0_wrapper : component is "black_box";

  attribute BOX_TYPE of plb_bram_if_cntlr_0_wrapper : component is "black_box";

  attribute BOX_TYPE of bram_block_0_wrapper : component is "black_box";

  attribute BOX_TYPE of opb_bram_if_cntlr_0_wrapper : component is "black_box";

  attribute BOX_TYPE of bram_block_1_wrapper : component is "black_box";

  attribute BOX_TYPE of opb_hwicap_0_wrapper : component is "black_box";

  attribute BOX_TYPE of dcr_wrapper : component is "black_box";

  attribute BOX_TYPE of bufg_logic_clk0_wrapper : component is "black_box";

  attribute BOX_TYPE of bufg_logic_clk90_wrapper : component is "black_box";

  attribute BOX_TYPE of bufg_logic_clkfx_wrapper : component is "black_box";

  attribute BOX_TYPE of osif_0_wrapper : component is "black_box";

  attribute BOX_TYPE of osif_1_wrapper : component is "black_box";

  attribute BOX_TYPE of hw_task_0_wrapper : component is "black_box";

  attribute BOX_TYPE of hw_task_1_wrapper : component is "black_box";

begin

  -- Internal assignments

  fpga_0_RS232_Uart_1_ctsN <= fpga_0_RS232_Uart_1_ctsN_pin;

  fpga_0_RS232_Uart_1_rtsN_pin <= fpga_0_RS232_Uart_1_rtsN;

  fpga_0_RS232_Uart_1_sin <= fpga_0_RS232_Uart_1_sin_pin;

  fpga_0_RS232_Uart_1_sout_pin <= fpga_0_RS232_Uart_1_sout;

  fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clk_pin <= fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clk;

  fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clkn_pin <= fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clkn;

  fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Addr_pin <= fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Addr;

  fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_BankAddr_pin <= fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_BankAddr;

  fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CASn_pin <= fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CASn;

  fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_RASn_pin <= fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_RASn;

  fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_WEn_pin <= fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_WEn;

  fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DM_pin <= fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DM;

  fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin <= fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE;

  fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CSn_pin <= fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CSn;

  ddr_feedback_s <= fpga_0_DDR_CLK_FB;

  fpga_0_DDR_CLK_FB_OUT <= ddr_clk_feedback_out_s;

  dcm_clk_s <= sys_clk_pin;

  sys_rst_s <= sys_rst_pin;

  plb_PLB2OPB_rearb(1 to 1) <= B"0";

  plb_PLB2OPB_rearb(2 to 2) <= B"0";

  plb_PLB2OPB_rearb(3 to 3) <= B"0";

  plb_PLB2OPB_rearb(4 to 4) <= B"0";

  plb_PLB2OPB_rearb(5 to 5) <= B"0";

  pgassign1(0 to 0) <= B"0";

  fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clk(0 to 2) <= pgassign2(0 to 2);

  ddr_clk_feedback_out_s <= pgassign2(3);

  fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Clkn(0 to 2) <= pgassign3(0 to 2);

  pgassign4(2) <= RS232_Uart_1_IP2INTC_Irpt;

  pgassign4(1) <= osif_0_interrupt;

  pgassign4(0) <= osif_1_interrupt;

  pgassign5(0) <= plb_error;

  fpga_0_LEDs_4Bit_GPIO_IO_pin <= pgassign5;

  net_gnd0 <= '0';

  fpga_0_net_gnd_pin <= net_gnd0;

  fpga_0_net_gnd_1_pin <= net_gnd0;

  fpga_0_net_gnd_2_pin <= net_gnd0;

  fpga_0_net_gnd_3_pin <= net_gnd0;

  fpga_0_net_gnd_4_pin <= net_gnd0;

  fpga_0_net_gnd_5_pin <= net_gnd0;

  fpga_0_net_gnd_6_pin <= net_gnd0;

  net_gnd1(0 to 0) <= B"0";

  net_gnd10(0 to 9) <= B"0000000000";

  net_gnd2(0 to 1) <= B"00";

  net_gnd32(0 to 31) <= B"00000000000000000000000000000000";

  net_gnd36(35 downto 0) <= B"000000000000000000000000000000000000";

  net_gnd4(0 to 3) <= B"0000";

  net_gnd5(0 to 4) <= B"00000";

  net_gnd64(0 to 63) <= B"0000000000000000000000000000000000000000000000000000000000000000";

  net_gnd7(0 to 6) <= B"0000000";

  net_gnd8(0 to 7) <= B"00000000";

  net_vcc0 <= '1';

  net_vcc1(0 to 0) <= B"1";

  net_vcc5(0 to 4) <= B"11111";

  ppc405_0 : ppc405_0_wrapper

    port map (

      C405CPMCORESLEEPREQ => open,

      C405CPMMSRCE => open,

      C405CPMMSREE => open,

      C405CPMTIMERIRQ => open,

      C405CPMTIMERRESETREQ => open,

      C405XXXMACHINECHECK => open,

      CPMC405CLOCK => proc_clk_s,

      CPMC405CORECLKINACTIVE => net_gnd0,

      CPMC405CPUCLKEN => net_vcc0,

      CPMC405JTAGCLKEN => net_vcc0,

      CPMC405TIMERCLKEN => net_vcc0,

      CPMC405TIMERTICK => net_vcc0,

      MCBCPUCLKEN => net_vcc0,

      MCBTIMEREN => net_vcc0,

      MCPPCRST => net_vcc0,

      PLBCLK => sys_clk_s(0),

      DCRCLK => sys_clk_s(0),

      C405RSTCHIPRESETREQ => C405RSTCHIPRESETREQ,

      C405RSTCORERESETREQ => C405RSTCORERESETREQ,

      C405RSTSYSRESETREQ => C405RSTSYSRESETREQ,

      RSTC405RESETCHIP => RSTC405RESETCHIP,

      RSTC405RESETCORE => RSTC405RESETCORE,

      RSTC405RESETSYS => RSTC405RESETSYS,

      C405PLBICUABUS => plb_M_ABus(32 to 63),

      C405PLBICUBE => plb_M_BE(8 to 15),

      C405PLBICURNW => plb_M_RNW(1),

      C405PLBICUABORT => plb_M_abort(1),

      C405PLBICUBUSLOCK => plb_M_busLock(1),

      C405PLBICUU0ATTR => plb_M_compress(1),

      C405PLBICUGUARDED => plb_M_guarded(1),

      C405PLBICULOCKERR => plb_M_lockErr(1),

      C405PLBICUMSIZE => plb_M_MSize(2 to 3),

      C405PLBICUORDERED => plb_M_ordered(1),

      C405PLBICUPRIORITY => plb_M_priority(2 to 3),

      C405PLBICURDBURST => plb_M_rdBurst(1),

      C405PLBICUREQUEST => plb_M_request(1),

      C405PLBICUSIZE => plb_M_size(4 to 7),

      C405PLBICUTYPE => plb_M_type(3 to 5),

      C405PLBICUWRBURST => plb_M_wrBurst(1),

      C405PLBICUWRDBUS => plb_M_wrDBus(64 to 127),

      C405PLBICUCACHEABLE => open,

      PLBC405ICUADDRACK => plb_PLB_MAddrAck(1),

      PLBC405ICUBUSY => plb_PLB_MBusy(1),

      PLBC405ICUERR => plb_PLB_MErr(1),

      PLBC405ICURDBTERM => plb_PLB_MRdBTerm(1),

      PLBC405ICURDDACK => plb_PLB_MRdDAck(1),

      PLBC405ICURDDBUS => plb_PLB_MRdDBus(64 to 127),

      PLBC405ICURDWDADDR => plb_PLB_MRdWdAddr(4 to 7),

      PLBC405ICUREARBITRATE => plb_PLB_MRearbitrate(1),

      PLBC405ICUWRBTERM => plb_PLB_MWrBTerm(1),

      PLBC405ICUWRDACK => plb_PLB_MWrDAck(1),

      PLBC405ICUSSIZE => plb_PLB_MSSize(2 to 3),

      PLBC405ICUSERR => plb_PLB_SMErr(1),

      PLBC405ICUSBUSYS => plb_PLB_SMBusy(1),

      C405PLBDCUABUS => plb_M_ABus(0 to 31),

      C405PLBDCUBE => plb_M_BE(0 to 7),

      C405PLBDCURNW => plb_M_RNW(0),

      C405PLBDCUABORT => plb_M_abort(0),

      C405PLBDCUBUSLOCK => plb_M_busLock(0),

      C405PLBDCUU0ATTR => plb_M_compress(0),

      C405PLBDCUGUARDED => plb_M_guarded(0),

      C405PLBDCULOCKERR => plb_M_lockErr(0),

      C405PLBDCUMSIZE => plb_M_MSize(0 to 1),

      C405PLBDCUORDERED => plb_M_ordered(0),

      C405PLBDCUPRIORITY => plb_M_priority(0 to 1),

      C405PLBDCURDBURST => plb_M_rdBurst(0),

      C405PLBDCUREQUEST => plb_M_request(0),

      C405PLBDCUSIZE => plb_M_size(0 to 3),

      C405PLBDCUTYPE => plb_M_type(0 to 2),

      C405PLBDCUWRBURST => plb_M_wrBurst(0),

      C405PLBDCUWRDBUS => plb_M_wrDBus(0 to 63),

      C405PLBDCUCACHEABLE => open,

      C405PLBDCUWRITETHRU => open,

      PLBC405DCUADDRACK => plb_PLB_MAddrAck(0),

      PLBC405DCUBUSY => plb_PLB_MBusy(0),

      PLBC405DCUERR => plb_PLB_MErr(0),

      PLBC405DCURDBTERM => plb_PLB_MRdBTerm(0),

      PLBC405DCURDDACK => plb_PLB_MRdDAck(0),

      PLBC405DCURDDBUS => plb_PLB_MRdDBus(0 to 63),

      PLBC405DCURDWDADDR => plb_PLB_MRdWdAddr(0 to 3),

      PLBC405DCUREARBITRATE => plb_PLB_MRearbitrate(0),

      PLBC405DCUWRBTERM => plb_PLB_MWrBTerm(0),

      PLBC405DCUWRDACK => plb_PLB_MWrDAck(0),

      PLBC405DCUSSIZE => plb_PLB_MSSize(0 to 1),

      PLBC405DCUSERR => plb_PLB_SMErr(0),

      PLBC405DCUSBUSYS => plb_PLB_SMBusy(0),

      BRAMDSOCMCLK => net_gnd0,

      BRAMDSOCMRDDBUS => net_gnd32,

      DSARCVALUE => net_gnd8,

      DSCNTLVALUE => net_gnd8,

      DSOCMBRAMABUS => open,

      DSOCMBRAMBYTEWRITE => open,

      DSOCMBRAMEN => open,

      DSOCMBRAMWRDBUS => open,

      DSOCMBUSY => open,

      BRAMISOCMCLK => net_gnd0,

      BRAMISOCMRDDBUS => net_gnd64,

      ISARCVALUE => net_gnd8,

      ISCNTLVALUE => net_gnd8,

      ISOCMBRAMEN => open,

      ISOCMBRAMEVENWRITEEN => open,

      ISOCMBRAMODDWRITEEN => open,

      ISOCMBRAMRDABUS => open,

      ISOCMBRAMWRABUS => open,

      ISOCMBRAMWRDBUS => open,

      C405DCRABUS => dcr_M_dcrABus,

      C405DCRDBUSOUT => dcr_M_dcrDBus,

      C405DCRREAD => dcr_M_dcrRead,

      C405DCRWRITE => dcr_M_dcrWrite,

      DCRC405ACK => dcr_DCR_Ack,

      DCRC405DBUSIN => dcr_DCR_M_DBus,

      EICC405CRITINPUTIRQ => net_gnd0,

      EICC405EXTINPUTIRQ => EICC405EXTINPUTIRQ,

      C405JTGCAPTUREDR => open,

      C405JTGEXTEST => open,

      C405JTGPGMOUT => open,

      C405JTGSHIFTDR => open,

      C405JTGTDO => jtagppc_0_0_C405JTGTDO,

      C405JTGTDOEN => jtagppc_0_0_C405JTGTDOEN,

      C405JTGUPDATEDR => open,

      MCBJTAGEN => net_vcc0,

      JTGC405BNDSCANTDO => net_gnd0,

      JTGC405TCK => jtagppc_0_0_JTGC405TCK,

      JTGC405TDI => jtagppc_0_0_JTGC405TDI,

      JTGC405TMS => jtagppc_0_0_JTGC405TMS,

      JTGC405TRSTNEG => jtagppc_0_0_JTGC405TRSTNEG,

      C405DBGMSRWE => open,

      C405DBGSTOPACK => open,

      C405DBGWBCOMPLETE => open,

      C405DBGWBFULL => open,

      C405DBGWBIAR => open,

      DBGC405DEBUGHALT => net_gnd0,

      DBGC405EXTBUSHOLDACK => net_gnd0,

      DBGC405UNCONDDEBUGEVENT => net_gnd0,

      C405TRCCYCLE => open,

      C405TRCEVENEXECUTIONSTATUS => open,

      C405TRCODDEXECUTIONSTATUS => open,

      C405TRCTRACESTATUS => open,

      C405TRCTRIGGEREVENTOUT => open,

      C405TRCTRIGGEREVENTTYPE => open,

      TRCC405TRACEDISABLE => net_gnd0,

      TRCC405TRIGGEREVENTIN => net_gnd0

    );

  ppc405_1 : ppc405_1_wrapper

    port map (

      C405CPMCORESLEEPREQ => open,

      C405CPMMSRCE => open,

      C405CPMMSREE => open,

      C405CPMTIMERIRQ => open,

      C405CPMTIMERRESETREQ => open,

      C405XXXMACHINECHECK => open,

      CPMC405CLOCK => net_gnd0,

      CPMC405CORECLKINACTIVE => net_gnd0,

      CPMC405CPUCLKEN => net_vcc0,

      CPMC405JTAGCLKEN => net_vcc0,

      CPMC405TIMERCLKEN => net_vcc0,

      CPMC405TIMERTICK => net_vcc0,

      MCBCPUCLKEN => net_vcc0,

      MCBTIMEREN => net_vcc0,

      MCPPCRST => net_vcc0,

      PLBCLK => net_gnd0,

      DCRCLK => net_gnd0,

      C405RSTCHIPRESETREQ => open,

      C405RSTCORERESETREQ => open,

      C405RSTSYSRESETREQ => open,

      RSTC405RESETCHIP => net_gnd0,

      RSTC405RESETCORE => net_gnd0,

      RSTC405RESETSYS => net_gnd0,

      C405PLBICUABUS => open,

      C405PLBICUBE => open,

      C405PLBICURNW => open,

      C405PLBICUABORT => open,

      C405PLBICUBUSLOCK => open,

      C405PLBICUU0ATTR => open,

      C405PLBICUGUARDED => open,

      C405PLBICULOCKERR => open,

      C405PLBICUMSIZE => open,

      C405PLBICUORDERED => open,

      C405PLBICUPRIORITY => open,

      C405PLBICURDBURST => open,

      C405PLBICUREQUEST => open,

      C405PLBICUSIZE => open,

      C405PLBICUTYPE => open,

      C405PLBICUWRBURST => open,

      C405PLBICUWRDBUS => open,

      C405PLBICUCACHEABLE => open,

      PLBC405ICUADDRACK => net_gnd0,

      PLBC405ICUBUSY => net_gnd0,

      PLBC405ICUERR => net_gnd0,

      PLBC405ICURDBTERM => net_gnd0,

      PLBC405ICURDDACK => net_gnd0,

      PLBC405ICURDDBUS => net_gnd64,

      PLBC405ICURDWDADDR => net_gnd4,

      PLBC405ICUREARBITRATE => net_gnd0,

      PLBC405ICUWRBTERM => net_gnd0,

      PLBC405ICUWRDACK => net_gnd0,

      PLBC405ICUSSIZE => net_gnd2,

      PLBC405ICUSERR => net_gnd0,

      PLBC405ICUSBUSYS => net_gnd0,

      C405PLBDCUABUS => open,

      C405PLBDCUBE => open,

      C405PLBDCURNW => open,

      C405PLBDCUABORT => open,

      C405PLBDCUBUSLOCK => open,

      C405PLBDCUU0ATTR => open,

      C405PLBDCUGUARDED => open,

      C405PLBDCULOCKERR => open,

      C405PLBDCUMSIZE => open,

      C405PLBDCUORDERED => open,

      C405PLBDCUPRIORITY => open,

      C405PLBDCURDBURST => open,

      C405PLBDCUREQUEST => open,

      C405PLBDCUSIZE => open,

      C405PLBDCUTYPE => open,

      C405PLBDCUWRBURST => open,

      C405PLBDCUWRDBUS => open,

      C405PLBDCUCACHEABLE => open,

      C405PLBDCUWRITETHRU => open,

      PLBC405DCUADDRACK => net_gnd0,

      PLBC405DCUBUSY => net_gnd0,

      PLBC405DCUERR => net_gnd0,

      PLBC405DCURDBTERM => net_gnd0,

      PLBC405DCURDDACK => net_gnd0,

      PLBC405DCURDDBUS => net_gnd64,

      PLBC405DCURDWDADDR => net_gnd4,

      PLBC405DCUREARBITRATE => net_gnd0,

      PLBC405DCUWRBTERM => net_gnd0,

      PLBC405DCUWRDACK => net_gnd0,

      PLBC405DCUSSIZE => net_gnd2,

      PLBC405DCUSERR => net_gnd0,

      PLBC405DCUSBUSYS => net_gnd0,

      BRAMDSOCMCLK => net_gnd0,

      BRAMDSOCMRDDBUS => net_gnd32,

      DSARCVALUE => net_gnd8,

      DSCNTLVALUE => net_gnd8,

      DSOCMBRAMABUS => open,

      DSOCMBRAMBYTEWRITE => open,

      DSOCMBRAMEN => open,

      DSOCMBRAMWRDBUS => open,

      DSOCMBUSY => open,

      BRAMISOCMCLK => net_gnd0,

      BRAMISOCMRDDBUS => net_gnd64,

      ISARCVALUE => net_gnd8,

      ISCNTLVALUE => net_gnd8,

      ISOCMBRAMEN => open,

      ISOCMBRAMEVENWRITEEN => open,

      ISOCMBRAMODDWRITEEN => open,

      ISOCMBRAMRDABUS => open,

      ISOCMBRAMWRABUS => open,

      ISOCMBRAMWRDBUS => open,

      C405DCRABUS => open,

      C405DCRDBUSOUT => open,

      C405DCRREAD => open,

      C405DCRWRITE => open,

      DCRC405ACK => net_gnd0,

      DCRC405DBUSIN => net_gnd32,

      EICC405CRITINPUTIRQ => net_gnd0,

      EICC405EXTINPUTIRQ => net_gnd0,

      C405JTGCAPTUREDR => open,

      C405JTGEXTEST => open,

      C405JTGPGMOUT => open,

      C405JTGSHIFTDR => open,

      C405JTGTDO => jtagppc_0_1_C405JTGTDO,

      C405JTGTDOEN => jtagppc_0_1_C405JTGTDOEN,

      C405JTGUPDATEDR => open,

      MCBJTAGEN => net_vcc0,

      JTGC405BNDSCANTDO => net_gnd0,

      JTGC405TCK => jtagppc_0_1_JTGC405TCK,

      JTGC405TDI => jtagppc_0_1_JTGC405TDI,

      JTGC405TMS => jtagppc_0_1_JTGC405TMS,

      JTGC405TRSTNEG => jtagppc_0_1_JTGC405TRSTNEG,

      C405DBGMSRWE => open,

      C405DBGSTOPACK => open,

      C405DBGWBCOMPLETE => open,

      C405DBGWBFULL => open,

      C405DBGWBIAR => open,

      DBGC405DEBUGHALT => net_gnd0,

      DBGC405EXTBUSHOLDACK => net_gnd0,

      DBGC405UNCONDDEBUGEVENT => net_gnd0,

      C405TRCCYCLE => open,

      C405TRCEVENEXECUTIONSTATUS => open,

      C405TRCODDEXECUTIONSTATUS => open,

      C405TRCTRACESTATUS => open,

      C405TRCTRIGGEREVENTOUT => open,

      C405TRCTRIGGEREVENTTYPE => open,

      TRCC405TRACEDISABLE => net_gnd0,

      TRCC405TRIGGEREVENTIN => net_gnd0

    );

  jtagppc_0 : jtagppc_0_wrapper

    port map (

      TRSTNEG => net_vcc0,

      HALTNEG0 => net_vcc0,

      DBGC405DEBUGHALT0 => open,

      HALTNEG1 => net_vcc0,

      DBGC405DEBUGHALT1 => open,

      C405JTGTDO0 => jtagppc_0_0_C405JTGTDO,

      C405JTGTDOEN0 => jtagppc_0_0_C405JTGTDOEN,

      JTGC405TCK0 => jtagppc_0_0_JTGC405TCK,

      JTGC405TDI0 => jtagppc_0_0_JTGC405TDI,

      JTGC405TMS0 => jtagppc_0_0_JTGC405TMS,

      JTGC405TRSTNEG0 => jtagppc_0_0_JTGC405TRSTNEG,

      C405JTGTDO1 => jtagppc_0_1_C405JTGTDO,

      C405JTGTDOEN1 => jtagppc_0_1_C405JTGTDOEN,

      JTGC405TCK1 => jtagppc_0_1_JTGC405TCK,

      JTGC405TDI1 => jtagppc_0_1_JTGC405TDI,

      JTGC405TMS1 => jtagppc_0_1_JTGC405TMS,

      JTGC405TRSTNEG1 => jtagppc_0_1_JTGC405TRSTNEG

    );

  reset_block : reset_block_wrapper

    port map (

      Slowest_sync_clk => sys_clk_s(0),

      Ext_Reset_In => sys_rst_s,

      Aux_Reset_In => net_gnd0,

      Core_Reset_Req => C405RSTCORERESETREQ,

      Chip_Reset_Req => C405RSTCHIPRESETREQ,

      System_Reset_Req => C405RSTSYSRESETREQ,

      Dcm_locked => dcm_1_lock,

      Rstc405resetcore => RSTC405RESETCORE,

      Rstc405resetchip => RSTC405RESETCHIP,

      Rstc405resetsys => RSTC405RESETSYS,

      Bus_Struct_Reset => sys_bus_reset(0 to 0),

      Peripheral_Reset => open

    );

  plb : plb_wrapper

    port map (

      PLB_Clk => sys_clk_s(0),

      SYS_Rst => sys_bus_reset(0),

      PLB_Rst => plb_PLB_Rst,

      PLB_dcrAck => open,

      PLB_dcrDBus => open,

      DCR_ABus => net_gnd10,

      DCR_DBus => net_gnd32,

      DCR_Read => net_gnd0,

      DCR_Write => net_gnd0,

      M_ABus => plb_M_ABus,

      M_BE => plb_M_BE,

      M_RNW => plb_M_RNW,

      M_abort => plb_M_abort,

      M_busLock => plb_M_busLock,

      M_compress => plb_M_compress,

      M_guarded => plb_M_guarded,

      M_lockErr => plb_M_lockErr,

      M_MSize => plb_M_MSize,

      M_ordered => plb_M_ordered,

      M_priority => plb_M_priority,

      M_rdBurst => plb_M_rdBurst,

      M_request => plb_M_request,

      M_size => plb_M_size,

      M_type => plb_M_type,

      M_wrBurst => plb_M_wrBurst,

      M_wrDBus => plb_M_wrDBus,

      Sl_addrAck => plb_Sl_addrAck,

      Sl_MErr => plb_Sl_MErr,

      Sl_MBusy => plb_Sl_MBusy,

      Sl_rdBTerm => plb_Sl_rdBTerm,

      Sl_rdComp => plb_Sl_rdComp,

      Sl_rdDAck => plb_Sl_rdDAck,

      Sl_rdDBus => plb_Sl_rdDBus,

      Sl_rdWdAddr => plb_Sl_rdWdAddr,

      Sl_rearbitrate => plb_Sl_rearbitrate,

      Sl_SSize => plb_Sl_SSize,

      Sl_wait => plb_Sl_wait,

      Sl_wrBTerm => plb_Sl_wrBTerm,

      Sl_wrComp => plb_Sl_wrComp,

      Sl_wrDAck => plb_Sl_wrDAck,

      PLB_ABus => plb_PLB_ABus,

      PLB_BE => plb_PLB_BE,

      PLB_MAddrAck => plb_PLB_MAddrAck,

      PLB_MBusy => plb_PLB_MBusy,

      PLB_MErr => plb_PLB_MErr,

      PLB_MRdBTerm => plb_PLB_MRdBTerm,

      PLB_MRdDAck => plb_PLB_MRdDAck,

      PLB_MRdDBus => plb_PLB_MRdDBus,

      PLB_MRdWdAddr => plb_PLB_MRdWdAddr,

      PLB_MRearbitrate => plb_PLB_MRearbitrate,

      PLB_MWrBTerm => plb_PLB_MWrBTerm,

      PLB_MWrDAck => plb_PLB_MWrDAck,

      PLB_MSSize => plb_PLB_MSSize,

      PLB_PAValid => plb_PLB_PAValid,

      PLB_RNW => plb_PLB_RNW,

      PLB_SAValid => plb_PLB_SAValid,

      PLB_abort => plb_PLB_abort,

      PLB_busLock => plb_PLB_busLock,

      PLB_compress => plb_PLB_compress,

      PLB_guarded => plb_PLB_guarded,

      PLB_lockErr => plb_PLB_lockErr,

      PLB_masterID => plb_PLB_masterID,

      PLB_MSize => plb_PLB_MSize,

      PLB_ordered => plb_PLB_ordered,

      PLB_pendPri => plb_PLB_pendPri,

      PLB_pendReq => plb_PLB_pendReq,

      PLB_rdBurst => plb_PLB_rdBurst,

      PLB_rdPrim => plb_PLB_rdPrim,

      PLB_reqPri => plb_PLB_reqPri,

      PLB_size => plb_PLB_size,

      PLB_type => plb_PLB_type,

      PLB_wrBurst => plb_PLB_wrBurst,

      PLB_wrDBus => plb_PLB_wrDBus,

      PLB_wrPrim => plb_PLB_wrPrim,

      PLB_SaddrAck => open,

      PLB_SMErr => plb_PLB_SMErr,

      PLB_SMBusy => plb_PLB_SMBusy,

      PLB_SrdBTerm => open,

      PLB_SrdComp => open,

      PLB_SrdDAck => open,

      PLB_SrdDBus => open,

      PLB_SrdWdAddr => open,

      PLB_Srearbitrate => open,

      PLB_Sssize => open,

      PLB_Swait => open,

      PLB_SwrBTerm => open,

      PLB_SwrComp => open,

      PLB_SwrDAck => open,

      PLB2OPB_rearb => plb_PLB2OPB_rearb,

      ArbAddrVldReg => open,

      Bus_Error_Det => plb_error

    );

  opb : opb_wrapper

    port map (

      OPB_Clk => sys_clk_s(0),

      OPB_Rst => opb_OPB_Rst,

      SYS_Rst => sys_bus_reset(0),

      Debug_SYS_Rst => net_gnd0,

      WDT_Rst => net_gnd0,

      M_ABus => opb_M_ABus,

      M_BE => opb_M_BE,

      M_beXfer => net_gnd1(0 to 0),

      M_busLock => opb_M_busLock(0 to 0),

      M_DBus => opb_M_DBus,

      M_DBusEn => net_gnd1(0 to 0),

      M_DBusEn32_63 => net_vcc1(0 to 0),

      M_dwXfer => net_gnd1(0 to 0),

      M_fwXfer => net_gnd1(0 to 0),

      M_hwXfer => net_gnd1(0 to 0),

      M_request => opb_M_request(0 to 0),

      M_RNW => opb_M_RNW(0 to 0),

      M_select => opb_M_select(0 to 0),

      M_seqAddr => opb_M_seqAddr(0 to 0),

      Sl_beAck => net_gnd5,

      Sl_DBus => opb_Sl_DBus,

      Sl_DBusEn => net_vcc5,

      Sl_DBusEn32_63 => net_vcc5,

      Sl_errAck => opb_Sl_errAck,

      Sl_dwAck => net_gnd5,

      Sl_fwAck => net_gnd5,

      Sl_hwAck => net_gnd5,

      Sl_retry => opb_Sl_retry,

      Sl_toutSup => opb_Sl_toutSup,

      Sl_xferAck => opb_Sl_xferAck,

      OPB_MRequest => open,

      OPB_ABus => opb_OPB_ABus,

      OPB_BE => opb_OPB_BE,

      OPB_beXfer => open,

      OPB_beAck => open,

      OPB_busLock => open,

      OPB_rdDBus => open,

      OPB_wrDBus => open,

      OPB_DBus => opb_OPB_DBus,

      OPB_errAck => opb_OPB_errAck,

      OPB_dwAck => open,

      OPB_dwXfer => open,

      OPB_fwAck => open,

      OPB_fwXfer => open,

      OPB_hwAck => open,

      OPB_hwXfer => open,

      OPB_MGrant => opb_OPB_MGrant(0 to 0),

      OPB_pendReq => open,

      OPB_retry => opb_OPB_retry,

      OPB_RNW => opb_OPB_RNW,

      OPB_select => opb_OPB_select,

      OPB_seqAddr => opb_OPB_seqAddr,

      OPB_timeout => opb_OPB_timeout,

      OPB_toutSup => open,

      OPB_xferAck => opb_OPB_xferAck

    );

  plb2opb : plb2opb_wrapper

    port map (

      PLB_Clk => sys_clk_s(0),

      OPB_Clk => sys_clk_s(0),

      PLB_Rst => plb_PLB_Rst,

      OPB_Rst => opb_OPB_Rst,

      Bus_Error_Det => open,

      BGI_Trans_Abort => open,

      BGO_dcrAck => open,

      BGO_dcrDBus => open,

      DCR_ABus => net_gnd10,

      DCR_DBus => net_gnd32,

      DCR_Read => net_gnd0,

      DCR_Write => net_gnd0,

      BGO_addrAck => plb_Sl_addrAck(0),

      BGO_MErr => plb_Sl_MErr(0 to 3),

      BGO_MBusy => plb_Sl_MBusy(0 to 3),

      BGO_rdBTerm => plb_Sl_rdBTerm(0),

      BGO_rdComp => plb_Sl_rdComp(0),

      BGO_rdDAck => plb_Sl_rdDAck(0),

      BGO_rdDBus => plb_Sl_rdDBus(0 to 63),

      BGO_rdWdAddr => plb_Sl_rdWdAddr(0 to 3),

      BGO_rearbitrate => plb_Sl_rearbitrate(0),

      BGO_SSize => plb_Sl_SSize(0 to 1),

      BGO_wait => plb_Sl_wait(0),

      BGO_wrBTerm => plb_Sl_wrBTerm(0),

      BGO_wrComp => plb_Sl_wrComp(0),

      BGO_wrDAck => plb_Sl_wrDAck(0),

      PLB_abort => plb_PLB_abort,

      PLB_ABus => plb_PLB_ABus,

      PLB_BE => plb_PLB_BE,

      PLB_busLock => plb_PLB_busLock,

      PLB_compress => plb_PLB_compress,

      PLB_guarded => plb_PLB_guarded,

      PLB_lockErr => plb_PLB_lockErr,

      PLB_masterID => plb_PLB_masterID,

      PLB_MSize => plb_PLB_MSize,

      PLB_ordered => plb_PLB_ordered,

      PLB_PAValid => plb_PLB_PAValid,

      PLB_rdBurst => plb_PLB_rdBurst,

      PLB_rdPrim => plb_PLB_rdPrim,

      PLB_RNW => plb_PLB_RNW,

      PLB_SAValid => plb_PLB_SAValid,

      PLB_size => plb_PLB_size,

      PLB_type => plb_PLB_type,

      PLB_wrBurst => plb_PLB_wrBurst,

      PLB_wrDBus => plb_PLB_wrDBus,

      PLB_wrPrim => plb_PLB_wrPrim,

      PLB2OPB_rearb => plb_PLB2OPB_rearb(0),

      BGO_ABus => opb_M_ABus,

      BGO_BE => opb_M_BE,

      BGO_busLock => opb_M_busLock(0),

      BGO_DBus => opb_M_DBus,

      BGO_request => opb_M_request(0),

      BGO_RNW => opb_M_RNW(0),

      BGO_select => opb_M_select(0),

      BGO_seqAddr => opb_M_seqAddr(0),

      OPB_DBus => opb_OPB_DBus,

      OPB_errAck => opb_OPB_errAck,

      OPB_MnGrant => opb_OPB_MGrant(0),

      OPB_retry => opb_OPB_retry,

      OPB_timeout => opb_OPB_timeout,

      OPB_xferAck => opb_OPB_xferAck

    );

  RS232_Uart_1 : rs232_uart_1_wrapper

    port map (

      baudoutN => open,

      ctsN => fpga_0_RS232_Uart_1_ctsN,

      dcdN => net_gnd0,

      ddis => open,

      dsrN => net_gnd0,

      dtrN => open,

      OPB_Rst => opb_OPB_Rst,

      OPB_ABus => opb_OPB_ABus,

      OPB_BE => opb_OPB_BE,

      OPB_Clk => sys_clk_s(0),

      OPB_DBus => opb_OPB_DBus,

      OPB_RNW => opb_OPB_RNW,

      OPB_Select => opb_OPB_select,

      OPB_seqAddr => opb_OPB_seqAddr,

      out1N => open,

      out2N => open,

      rclk => net_gnd0,

      riN => net_gnd0,

      rtsN => fpga_0_RS232_Uart_1_rtsN,

      rxrdyN => open,

      sin => fpga_0_RS232_Uart_1_sin,

      Sln_DBus => opb_Sl_DBus(0 to 31),

      Sln_XferAck => opb_Sl_xferAck(0),

      Sln_Retry => opb_Sl_retry(0),

      Sln_ToutSup => opb_Sl_toutSup(0),

      Sln_ErrAck => opb_Sl_errAck(0),

      sout => fpga_0_RS232_Uart_1_sout,

      IP2INTC_Irpt => RS232_Uart_1_IP2INTC_Irpt,

      txrdyN => open,

      xin => net_gnd0,

      xout => open,

      Freeze => net_gnd0

    );

  DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 : ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper

    port map (

      PLB_Clk => sys_clk_s(0),

      PLB_Clk_n => sys_clk_n_s(0),

      Clk90_in => clk_90_s(0),

      Clk90_in_n => clk_90_n_s(0),

      DDR_Clk90_in => ddr_clk_90_s(0),

      DDR_Clk90_in_n => ddr_clk_90_n_s(0),

      PLB_Rst => plb_PLB_Rst,

      PLB_ABus => plb_PLB_ABus,

      PLB_PAValid => plb_PLB_PAValid,

      PLB_SAValid => plb_PLB_SAValid,

      PLB_rdPrim => plb_PLB_rdPrim,

      PLB_wrPrim => plb_PLB_wrPrim,

      PLB_masterID => plb_PLB_masterID,

      PLB_abort => plb_PLB_abort,

      PLB_busLock => plb_PLB_busLock,

      PLB_RNW => plb_PLB_RNW,

      PLB_BE => plb_PLB_BE,

      PLB_MSize => plb_PLB_MSize,

      PLB_size => plb_PLB_size,

      PLB_type => plb_PLB_type,

      PLB_compress => plb_PLB_compress,

      PLB_guarded => plb_PLB_guarded,

      PLB_ordered => plb_PLB_ordered,

      PLB_lockErr => plb_PLB_lockErr,

      PLB_wrDBus => plb_PLB_wrDBus,

      PLB_wrBurst => plb_PLB_wrBurst,

      PLB_rdBurst => plb_PLB_rdBurst,

      PLB_pendReq => plb_PLB_pendReq,

      PLB_pendPri => plb_PLB_pendPri,

      PLB_reqPri => plb_PLB_reqPri,

      Sl_addrAck => plb_Sl_addrAck(1),

      Sl_SSize => plb_Sl_SSize(2 to 3),

      Sl_wait => plb_Sl_wait(1),

      Sl_rearbitrate => plb_Sl_rearbitrate(1),

      Sl_wrDAck => plb_Sl_wrDAck(1),

      Sl_wrComp => plb_Sl_wrComp(1),

      Sl_wrBTerm => plb_Sl_wrBTerm(1),

      Sl_rdDBus => plb_Sl_rdDBus(64 to 127),

      Sl_rdWdAddr => plb_Sl_rdWdAddr(4 to 7),

      Sl_rdDAck => plb_Sl_rdDAck(1),

      Sl_rdComp => plb_Sl_rdComp(1),

      Sl_rdBTerm => plb_Sl_rdBTerm(1),

      Sl_MBusy => plb_Sl_MBusy(4 to 7),

      Sl_MErr => plb_Sl_MErr(4 to 7),

      IP2INTC_Irpt => open,

      DDR_Clk => pgassign2,

      DDR_Clkn => pgassign3,

      DDR_CKE => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE,

      DDR_CSn => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CSn,

      DDR_RASn => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_RASn,

      DDR_CASn => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CASn,

      DDR_WEn => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_WEn,

      DDR_DM => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DM,

      DDR_BankAddr => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_BankAddr,

      DDR_Addr => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_Addr,

      DDR_DQ_o => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O,

      DDR_DQ_i => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I,

      DDR_DQ_t => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T,

      DDR_DQS_i => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_I,

      DDR_DQS_o => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_O,

      DDR_DQS_t => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_T,

      DDR_DM_ECC => open,

      DDR_DQ_ECC_o => open,

      DDR_DQ_ECC_i => net_gnd7,

      DDR_DQ_ECC_t => open,

      DDR_DQS_ECC_i => net_gnd0,

      DDR_DQS_ECC_o => open,

      DDR_DQS_ECC_t => open,

      DDR_Init_done => open

    );

  plb_bram_if_cntlr_1 : plb_bram_if_cntlr_1_wrapper

    port map (

      plb_clk => sys_clk_s(0),

      plb_rst => plb_PLB_Rst,

      plb_abort => plb_PLB_abort,

      plb_abus => plb_PLB_ABus,

      plb_be => plb_PLB_BE,

      plb_buslock => plb_PLB_busLock,

      plb_compress => plb_PLB_compress,

      plb_guarded => plb_PLB_guarded,

      plb_lockerr => plb_PLB_lockErr,

      plb_masterid => plb_PLB_masterID,

      plb_msize => plb_PLB_MSize,

      plb_ordered => plb_PLB_ordered,

      plb_pavalid => plb_PLB_PAValid,

      plb_rnw => plb_PLB_RNW,

      plb_size => plb_PLB_size,

      plb_type => plb_PLB_type,

      sl_addrack => plb_Sl_addrAck(4),

      sl_mbusy => plb_Sl_MBusy(16 to 19),

      sl_merr => plb_Sl_MErr(16 to 19),

      sl_rearbitrate => plb_Sl_rearbitrate(4),

      sl_ssize => plb_Sl_SSize(8 to 9),

      sl_wait => plb_Sl_wait(4),

      plb_rdprim => plb_PLB_rdPrim,

      plb_savalid => plb_PLB_SAValid,

      plb_wrprim => plb_PLB_wrPrim,

      plb_wrburst => plb_PLB_wrBurst,

      plb_wrdbus => plb_PLB_wrDBus,

      sl_wrbterm => plb_Sl_wrBTerm(4),

      sl_wrcomp => plb_Sl_wrComp(4),

      sl_wrdack => plb_Sl_wrDAck(4),

      plb_rdburst => plb_PLB_rdBurst,

      sl_rdbterm => plb_Sl_rdBTerm(4),

      sl_rdcomp => plb_Sl_rdComp(4),

      sl_rddack => plb_Sl_rdDAck(4),

      sl_rddbus => plb_Sl_rdDBus(256 to 319),

      sl_rdwdaddr => plb_Sl_rdWdAddr(16 to 19),

      plb_pendreq => plb_PLB_pendReq,

      plb_pendpri => plb_PLB_pendPri,

      plb_reqpri => plb_PLB_reqPri,

      bram_rst => plb_bram_if_cntlr_1_port_BRAM_Rst,

      bram_clk => plb_bram_if_cntlr_1_port_BRAM_Clk,

      bram_en => plb_bram_if_cntlr_1_port_BRAM_EN,

      bram_wen => plb_bram_if_cntlr_1_port_BRAM_WEN,

      bram_addr => plb_bram_if_cntlr_1_port_BRAM_Addr,

      bram_din => plb_bram_if_cntlr_1_port_BRAM_Din,

      bram_dout => plb_bram_if_cntlr_1_port_BRAM_Dout

    );

  plb_bram_if_cntlr_1_bram : plb_bram_if_cntlr_1_bram_wrapper

    port map (

      BRAM_Rst_A => plb_bram_if_cntlr_1_port_BRAM_Rst,

      BRAM_Clk_A => plb_bram_if_cntlr_1_port_BRAM_Clk,

      BRAM_EN_A => plb_bram_if_cntlr_1_port_BRAM_EN,

      BRAM_WEN_A => plb_bram_if_cntlr_1_port_BRAM_WEN,

      BRAM_Addr_A => plb_bram_if_cntlr_1_port_BRAM_Addr,

      BRAM_Din_A => plb_bram_if_cntlr_1_port_BRAM_Din,

      BRAM_Dout_A => plb_bram_if_cntlr_1_port_BRAM_Dout,

      BRAM_Rst_B => net_gnd0,

      BRAM_Clk_B => net_gnd0,

      BRAM_EN_B => net_gnd0,

      BRAM_WEN_B => net_gnd8,

      BRAM_Addr_B => net_gnd32,

      BRAM_Din_B => open,

      BRAM_Dout_B => net_gnd64

    );

  opb_intc_0 : opb_intc_0_wrapper

    port map (

      OPB_Clk => sys_clk_s(0),

      Intr => pgassign4,

      OPB_Rst => opb_OPB_Rst,

      OPB_ABus => opb_OPB_ABus,

      OPB_BE => opb_OPB_BE,

      OPB_RNW => opb_OPB_RNW,

      OPB_select => opb_OPB_select,

      OPB_seqAddr => opb_OPB_seqAddr,

      OPB_DBus => opb_OPB_DBus,

      IntC_DBus => opb_Sl_DBus(32 to 63),

      IntC_errAck => opb_Sl_errAck(1),

      IntC_retry => opb_Sl_retry(1),

      IntC_toutSup => opb_Sl_toutSup(1),

      IntC_xferAck => opb_Sl_xferAck(1),

      Irq => EICC405EXTINPUTIRQ

    );

  sysclk_inv : sysclk_inv_wrapper

    port map (

      Op1 => sys_clk_s(0 to 0),

      Op2 => net_gnd1(0 to 0),

      Res => sys_clk_n_s(0 to 0)

    );

  clk90_inv : clk90_inv_wrapper

    port map (

      Op1 => clk_90_s(0 to 0),

      Op2 => net_gnd1(0 to 0),

      Res => clk_90_n_s(0 to 0)

    );

  ddr_clk90_inv : ddr_clk90_inv_wrapper

    port map (

      Op1 => ddr_clk_90_s(0 to 0),

      Op2 => net_gnd1(0 to 0),

      Res => ddr_clk_90_n_s(0 to 0)

    );

  dcm_0 : dcm_0_wrapper

    port map (

      RST => net_gnd0,

      CLKIN => dcm_clk_s,

      CLKFB => sys_clk_s(0),

      PSEN => net_gnd0,

      PSINCDEC => net_gnd0,

      PSCLK => net_gnd0,

      DSSEN => net_gnd0,

      CLK0 => dcm_0_CLK0,

      CLK90 => dcm_0_CLK90,

      CLK180 => open,

      CLK270 => open,

      CLKDV => open,

      CLK2X => open,

      CLK2X180 => open,

      CLKFX => dcm_0_CLKFX,

      CLKFX180 => open,

      STATUS => open,

      LOCKED => dcm_0_lock,

      PSDONE => open

    );

  dcm_1 : dcm_1_wrapper

    port map (

      RST => dcm_0_lock,

      CLKIN => ddr_feedback_s,

      CLKFB => dcm_1_FB,

      PSEN => net_gnd0,

      PSINCDEC => net_gnd0,

      PSCLK => net_gnd0,

      DSSEN => net_gnd0,

      CLK0 => dcm_1_FB,

      CLK90 => ddr_clk_90_s(0),

      CLK180 => open,

      CLK270 => open,

      CLKDV => open,

      CLK2X => open,

      CLK2X180 => open,

      CLKFX => open,

      CLKFX180 => open,

      STATUS => open,

      LOCKED => dcm_1_lock,

      PSDONE => open

    );

  opb_timebase_wdt_0 : opb_timebase_wdt_0_wrapper

    port map (

      OPB_Clk => sys_clk_s(0),

      OPB_Rst => opb_OPB_Rst,

      OPB_ABus => opb_OPB_ABus,

      OPB_BE => opb_OPB_BE,

      OPB_DBus => opb_OPB_DBus,

      OPB_RNW => opb_OPB_RNW,

      OPB_select => opb_OPB_select,

      OPB_seqAddr => opb_OPB_seqAddr,

      TBWDT_DBus => opb_Sl_DBus(64 to 95),

      TBWDT_errAck => opb_Sl_errAck(2),

      TBWDT_retry => opb_Sl_retry(2),

      TBWDT_toutSup => opb_Sl_toutSup(2),

      TBWDT_xferAck => opb_Sl_xferAck(2),

      WDT_Reset => open,

      Timebase_Interrupt => open,

      WDT_Interrupt => open

    );

  plb_bram_if_cntlr_0 : plb_bram_if_cntlr_0_wrapper

    port map (

      plb_clk => sys_clk_s(0),

      plb_rst => plb_PLB_Rst,

      plb_abort => plb_PLB_abort,

      plb_abus => plb_PLB_ABus,

      plb_be => plb_PLB_BE,

      plb_buslock => plb_PLB_busLock,

      plb_compress => plb_PLB_compress,

      plb_guarded => plb_PLB_guarded,

      plb_lockerr => plb_PLB_lockErr,

      plb_masterid => plb_PLB_masterID,

      plb_msize => plb_PLB_MSize,

      plb_ordered => plb_PLB_ordered,

      plb_pavalid => plb_PLB_PAValid,

      plb_rnw => plb_PLB_RNW,

      plb_size => plb_PLB_size,

      plb_type => plb_PLB_type,

      sl_addrack => plb_Sl_addrAck(5),

      sl_mbusy => plb_Sl_MBusy(20 to 23),

      sl_merr => plb_Sl_MErr(20 to 23),

      sl_rearbitrate => plb_Sl_rearbitrate(5),

      sl_ssize => plb_Sl_SSize(10 to 11),

      sl_wait => plb_Sl_wait(5),

      plb_rdprim => plb_PLB_rdPrim,

      plb_savalid => plb_PLB_SAValid,

      plb_wrprim => plb_PLB_wrPrim,

      plb_wrburst => plb_PLB_wrBurst,

      plb_wrdbus => plb_PLB_wrDBus,

      sl_wrbterm => plb_Sl_wrBTerm(5),

      sl_wrcomp => plb_Sl_wrComp(5),

      sl_wrdack => plb_Sl_wrDAck(5),

      plb_rdburst => plb_PLB_rdBurst,

      sl_rdbterm => plb_Sl_rdBTerm(5),

      sl_rdcomp => plb_Sl_rdComp(5),

      sl_rddack => plb_Sl_rdDAck(5),

      sl_rddbus => plb_Sl_rdDBus(320 to 383),

      sl_rdwdaddr => plb_Sl_rdWdAddr(20 to 23),

      plb_pendreq => plb_PLB_pendReq,

      plb_pendpri => plb_PLB_pendPri,

      plb_reqpri => plb_PLB_reqPri,

      bram_rst => plb_bram_if_cntlr_0_PORTA_BRAM_Rst,

      bram_clk => plb_bram_if_cntlr_0_PORTA_BRAM_Clk,

      bram_en => plb_bram_if_cntlr_0_PORTA_BRAM_EN,

      bram_wen => plb_bram_if_cntlr_0_PORTA_BRAM_WEN,

      bram_addr => plb_bram_if_cntlr_0_PORTA_BRAM_Addr,

      bram_din => plb_bram_if_cntlr_0_PORTA_BRAM_Din,

      bram_dout => plb_bram_if_cntlr_0_PORTA_BRAM_Dout

    );

  bram_block_0 : bram_block_0_wrapper

    port map (

      BRAM_Rst_A => plb_bram_if_cntlr_0_PORTA_BRAM_Rst,

      BRAM_Clk_A => plb_bram_if_cntlr_0_PORTA_BRAM_Clk,

      BRAM_EN_A => plb_bram_if_cntlr_0_PORTA_BRAM_EN,

      BRAM_WEN_A => plb_bram_if_cntlr_0_PORTA_BRAM_WEN,

      BRAM_Addr_A => plb_bram_if_cntlr_0_PORTA_BRAM_Addr,

      BRAM_Din_A => plb_bram_if_cntlr_0_PORTA_BRAM_Din,

      BRAM_Dout_A => plb_bram_if_cntlr_0_PORTA_BRAM_Dout,

      BRAM_Rst_B => net_gnd0,

      BRAM_Clk_B => net_gnd0,

      BRAM_EN_B => net_gnd0,

      BRAM_WEN_B => net_gnd8,

      BRAM_Addr_B => net_gnd32,

      BRAM_Din_B => open,

      BRAM_Dout_B => net_gnd64

    );

  opb_bram_if_cntlr_0 : opb_bram_if_cntlr_0_wrapper

    port map (

      opb_clk => sys_clk_s(0),

      opb_rst => opb_OPB_Rst,

      opb_abus => opb_OPB_ABus,

      opb_dbus => opb_OPB_DBus,

      sln_dbus => opb_Sl_DBus(96 to 127),

      opb_select => opb_OPB_select,

      opb_rnw => opb_OPB_RNW,

      opb_seqaddr => opb_OPB_seqAddr,

      opb_be => opb_OPB_BE,

      sln_xferack => opb_Sl_xferAck(3),

      sln_errack => opb_Sl_errAck(3),

      sln_toutsup => opb_Sl_toutSup(3),

      sln_retry => opb_Sl_retry(3),

      bram_rst => opb_bram_if_cntlr_0_PORTA_BRAM_Rst,

      bram_clk => opb_bram_if_cntlr_0_PORTA_BRAM_Clk,

      bram_en => opb_bram_if_cntlr_0_PORTA_BRAM_EN,

      bram_wen => opb_bram_if_cntlr_0_PORTA_BRAM_WEN,

      bram_addr => opb_bram_if_cntlr_0_PORTA_BRAM_Addr,

      bram_din => opb_bram_if_cntlr_0_PORTA_BRAM_Din,

      bram_dout => opb_bram_if_cntlr_0_PORTA_BRAM_Dout

    );

  bram_block_1 : bram_block_1_wrapper

    port map (

      BRAM_Rst_A => opb_bram_if_cntlr_0_PORTA_BRAM_Rst,

      BRAM_Clk_A => opb_bram_if_cntlr_0_PORTA_BRAM_Clk,

      BRAM_EN_A => opb_bram_if_cntlr_0_PORTA_BRAM_EN,

      BRAM_WEN_A => opb_bram_if_cntlr_0_PORTA_BRAM_WEN,

      BRAM_Addr_A => opb_bram_if_cntlr_0_PORTA_BRAM_Addr,

      BRAM_Din_A => opb_bram_if_cntlr_0_PORTA_BRAM_Din,

      BRAM_Dout_A => opb_bram_if_cntlr_0_PORTA_BRAM_Dout,

      BRAM_Rst_B => net_gnd0,

      BRAM_Clk_B => net_gnd0,

      BRAM_EN_B => net_gnd0,

      BRAM_WEN_B => net_gnd4,

      BRAM_Addr_B => net_gnd32,

      BRAM_Din_B => open,

      BRAM_Dout_B => net_gnd32

    );

  opb_hwicap_0 : opb_hwicap_0_wrapper

    port map (

      OPB_Clk => sys_clk_s(0),

      OPB_Rst => opb_OPB_Rst,

      OPB_ABus => opb_OPB_ABus,

      OPB_DBus => opb_OPB_DBus,

      Sln_DBus => opb_Sl_DBus(128 to 159),

      OPB_BE => opb_OPB_BE,

      OPB_select => opb_OPB_select,

      OPB_RNW => opb_OPB_RNW,

      OPB_seqAddr => opb_OPB_seqAddr,

      Sln_xferAck => opb_Sl_xferAck(4),

      Sln_errAck => opb_Sl_errAck(4),

      Sln_toutSup => opb_Sl_toutSup(4),

      Sln_retry => opb_Sl_retry(4)

    );

  dcr : dcr_wrapper

    port map (

      M_dcrABus => dcr_M_dcrABus,

      M_dcrDBus => dcr_M_dcrDBus,

      M_dcrRead => dcr_M_dcrRead,

      M_dcrWrite => dcr_M_dcrWrite,

      DCR_M_DBus => dcr_DCR_M_DBus,

      DCR_Ack => dcr_DCR_Ack,

      DCR_ABus => dcr_DCR_ABus,

      DCR_Sl_DBus => dcr_DCR_Sl_DBus,

      DCR_Read => dcr_DCR_Read,

      DCR_Write => dcr_DCR_Write,

      Sl_dcrDBus => dcr_Sl_dcrDBus,

      Sl_dcrAck => dcr_Sl_dcrAck

    );

  bufg_logic_clk0 : bufg_logic_clk0_wrapper

    port map (

      I => dcm_0_CLK0,

      O => sys_clk_s(0)

    );

  bufg_logic_clk90 : bufg_logic_clk90_wrapper

    port map (

      I => dcm_0_CLK90,

      O => clk_90_s(0)

    );

  bufg_logic_clkfx : bufg_logic_clkfx_wrapper

    port map (

      I => dcm_0_CLKFX,

      O => proc_clk_s

    );

-- Replaced instantiation

--   osif_0 : osif_0_wrapper

--     port map (

--       PLB_Clk => sys_clk_s(0),

--       PLB_Rst => plb_PLB_Rst,

--       Sl_addrAck => plb_Sl_addrAck(2),

--       Sl_MBusy => plb_Sl_MBusy(8 to 11),

--       Sl_MErr => plb_Sl_MErr(8 to 11),

--       Sl_rdBTerm => plb_Sl_rdBTerm(2),

--       Sl_rdComp => plb_Sl_rdComp(2),

--       Sl_rdDAck => plb_Sl_rdDAck(2),

--       Sl_rdDBus => plb_Sl_rdDBus(128 to 191),

--       Sl_rdWdAddr => plb_Sl_rdWdAddr(8 to 11),

--       Sl_rearbitrate => plb_Sl_rearbitrate(2),

--       Sl_SSize => plb_Sl_SSize(4 to 5),

--       Sl_wait => plb_Sl_wait(2),

--       Sl_wrBTerm => plb_Sl_wrBTerm(2),

--       Sl_wrComp => plb_Sl_wrComp(2),

--       Sl_wrDAck => plb_Sl_wrDAck(2),

--       PLB_abort => plb_PLB_abort,

--       PLB_ABus => plb_PLB_ABus,

--       PLB_BE => plb_PLB_BE,

--       PLB_busLock => plb_PLB_busLock,

--       PLB_compress => plb_PLB_compress,

--       PLB_guarded => plb_PLB_guarded,

--       PLB_lockErr => plb_PLB_lockErr,

--       PLB_masterID => plb_PLB_masterID,

--       PLB_MSize => plb_PLB_MSize,

--       PLB_ordered => plb_PLB_ordered,

--       PLB_PAValid => plb_PLB_PAValid,

--       PLB_pendPri => plb_PLB_pendPri,

--       PLB_pendReq => plb_PLB_pendReq,

--       PLB_rdBurst => plb_PLB_rdBurst,

--       PLB_rdPrim => plb_PLB_rdPrim,

--       PLB_reqPri => plb_PLB_reqPri,

--       PLB_RNW => plb_PLB_RNW,

--       PLB_SAValid => plb_PLB_SAValid,

--       PLB_size => plb_PLB_size,

--       PLB_type => plb_PLB_type,

--       PLB_wrBurst => plb_PLB_wrBurst,

--       PLB_wrDBus => plb_PLB_wrDBus,

--       PLB_wrPrim => plb_PLB_wrPrim,

--       M_abort => plb_M_abort(2),

--       M_ABus => plb_M_ABus(64 to 95),

--       M_BE => plb_M_BE(16 to 23),

--       M_busLock => plb_M_busLock(2),

--       M_compress => plb_M_compress(2),

--       M_guarded => plb_M_guarded(2),

--       M_lockErr => plb_M_lockErr(2),

--       M_MSize => plb_M_MSize(4 to 5),

--       M_ordered => plb_M_ordered(2),

--       M_priority => plb_M_priority(4 to 5),

--       M_rdBurst => plb_M_rdBurst(2),

--       M_request => plb_M_request(2),

--       M_RNW => plb_M_RNW(2),

--       M_size => plb_M_size(8 to 11),

--       M_type => plb_M_type(6 to 8),

--       M_wrBurst => plb_M_wrBurst(2),

--       M_wrDBus => plb_M_wrDBus(128 to 191),

--       PLB_MBusy => plb_PLB_MBusy(2),

--       PLB_MErr => plb_PLB_MErr(2),

--       PLB_MWrBTerm => plb_PLB_MWrBTerm(2),

--       PLB_MWrDAck => plb_PLB_MWrDAck(2),

--       PLB_MAddrAck => plb_PLB_MAddrAck(2),

--       PLB_MRdBTerm => plb_PLB_MRdBTerm(2),

--       PLB_MRdDAck => plb_PLB_MRdDAck(2),

--       PLB_MRdDBus => plb_PLB_MRdDBus(128 to 191),

--       PLB_MRdWdAddr => plb_PLB_MRdWdAddr(8 to 11),

--       PLB_MRearbitrate => plb_PLB_MRearbitrate(2),

--       PLB_MSSize => plb_PLB_MSSize(4 to 5),

--       sys_clk => sys_clk_s(0),

--       sys_reset => sys_bus_reset(0),

--       o_dcrAck => dcr_Sl_dcrAck(0),

--       o_dcrDBus => dcr_Sl_dcrDBus(0 to 31),

--       i_dcrABus => dcr_DCR_ABus(0 to 9),

--       i_dcrDBus => dcr_DCR_Sl_DBus(0 to 31),

--       i_dcrRead => dcr_DCR_Read(0),

--       i_dcrWrite => dcr_DCR_Write(0),

--       interrupt => osif_0_interrupt,

--       busy => open,

--       blocking => open,

--       i_dcrICON => net_gnd36,

--       task_clk => open,

--       task_reset => osif_0_OSIF_reset,

--       osif_os2task_vec => osif_0_OSIF_osif_os2task_vec,

--       osif_task2os_vec => osif_0_OSIF_osif_task2os_vec,

--       burstAddr => osif_0_OSIF_burstAddr,

--       burstWrData => osif_0_OSIF_burstWrData,

--       burstRdData => osif_0_OSIF_burstRdData,

--       burstWE => osif_0_OSIF_burstWE,

--       burstBE => osif_0_OSIF_burstBE,

--       o_fifo_read_en => open,

--       i_fifo_read_data => net_gnd32,

--       i_fifo_read_ready => net_gnd0,

--       o_fifo_clk => open,

--       o_fifo_reset => open,

--       o_fifo_write_en => open,

--       o_fifo_write_data => open,

--       i_fifo_write_ready => net_gnd0,

--       bmEnable => open

--     );

  osif_0 : osif_0_wrapper

    port map (

      i_fifo_read_data => net_gnd32,

      PLB_size => plb_PLB_size,

      PLB_MWrDAck => plb_PLB_MWrDAck(2),

      Sl_wrComp => plb_Sl_wrComp(2),

      PLB_SAValid => plb_PLB_SAValid,

      Sl_wrDAck => plb_Sl_wrDAck(2),

      task_reset => osif_0_OSIF_reset,

      busy => open,

      o_fifo_clk => open,

      sys_clk => sys_clk_s(0),

      PLB_MAddrAck => plb_PLB_MAddrAck(2),

      Sl_rearbitrate => plb_Sl_rearbitrate(2),

      Sl_rdWdAddr => plb_Sl_rdWdAddr(8 to 11),

      M_BE => plb_M_BE(16 to 23),

      Sl_wrBTerm => plb_Sl_wrBTerm(2),

      PLB_MSize => plb_PLB_MSize,

      task_clk => open,

      M_size => plb_M_size(8 to 11),

      bmEnable => bm_enable_hw_task_0,

      interrupt => osif_0_interrupt,

      burstAddr => osif_0_OSIF_burstAddr,

      Sl_rdDBus => plb_Sl_rdDBus(128 to 191),

      M_MSize => plb_M_MSize(4 to 5),

      o_dcrDBus => dcr_Sl_dcrDBus(0 to 31),

      PLB_Clk => sys_clk_s(0),

      M_wrBurst => plb_M_wrBurst(2),

      PLB_ordered => plb_PLB_ordered,

      PLB_MRdWdAddr => plb_PLB_MRdWdAddr(8 to 11),

      i_dcrWrite => dcr_DCR_Write(0),

      PLB_wrPrim => plb_PLB_wrPrim,

      o_fifo_write_en => open,

      o_fifo_read_en => open,

      M_abort => plb_M_abort(2),

      PLB_MBusy => plb_PLB_MBusy(2),

      burstWrData => osif_0_OSIF_burstWrData,

      PLB_rdPrim => plb_PLB_rdPrim,

      M_ABus => plb_M_ABus(64 to 95),

      Sl_SSize => plb_Sl_SSize(4 to 5),

      PLB_guarded => plb_PLB_guarded,

      i_dcrDBus => dcr_DCR_Sl_DBus(0 to 31),

      PLB_busLock => plb_PLB_busLock,

      Sl_wait => plb_Sl_wait(2),

      M_wrDBus => plb_M_wrDBus(128 to 191),

      PLB_pendReq => plb_PLB_pendReq,

      o_dcrAck => dcr_Sl_dcrAck(0),

      M_compress => plb_M_compress(2),

      i_dcrRead => dcr_DCR_Read(0),

      burstRdData => osif_0_OSIF_burstRdData,

      osif_task2os_vec => osif_0_OSIF_osif_task2os_vec,

      Sl_rdDAck => plb_Sl_rdDAck(2),

      PLB_wrBurst => plb_PLB_wrBurst,

      M_RNW => plb_M_RNW(2),

      M_request => plb_M_request(2),

      M_type => plb_M_type(6 to 8),

      i_dcrABus => dcr_DCR_ABus(0 to 9),

      Sl_addrAck => plb_Sl_addrAck(2),

      o_fifo_reset => open,

      M_busLock => plb_M_busLock(2),

      M_ordered => plb_M_ordered(2),

      PLB_ABus => plb_PLB_ABus,

      PLB_type => plb_PLB_type,

      burstBE => osif_0_OSIF_burstBE,

      blocking => open,

      PLB_abort => plb_PLB_abort,

      PLB_PAValid => plb_PLB_PAValid,

      PLB_MErr => plb_PLB_MErr(2),

      Sl_rdBTerm => plb_Sl_rdBTerm(2),

      Sl_MErr => plb_Sl_MErr(8 to 11),

      PLB_Rst => plb_PLB_Rst,

      o_fifo_write_data => open,

      sys_reset => sys_bus_reset(0),

      PLB_MRearbitrate => plb_PLB_MRearbitrate(2),

      PLB_MSSize => plb_PLB_MSSize(4 to 5),

      burstWE => osif_0_OSIF_burstWE,

      Sl_rdComp => plb_Sl_rdComp(2),

      M_lockErr => plb_M_lockErr(2),

      i_fifo_write_ready => net_gnd0,

      PLB_BE => plb_PLB_BE,

      PLB_pendPri => plb_PLB_pendPri,

      PLB_reqPri => plb_PLB_reqPri,

      PLB_RNW => plb_PLB_RNW,

      PLB_masterID => plb_PLB_masterID,

      PLB_MRdDBus => plb_PLB_MRdDBus(128 to 191),

      M_priority => plb_M_priority(4 to 5),

      PLB_MRdDAck => plb_PLB_MRdDAck(2),

      PLB_wrDBus => plb_PLB_wrDBus,

      i_dcrICON => net_gnd36,

      i_fifo_read_ready => net_gnd0,

      PLB_rdBurst => plb_PLB_rdBurst,

      M_rdBurst => plb_M_rdBurst(2),

      PLB_MWrBTerm => plb_PLB_MWrBTerm(2),

      M_guarded => plb_M_guarded(2),

      Sl_MBusy => plb_Sl_MBusy(8 to 11),

      PLB_compress => plb_PLB_compress,

      PLB_lockErr => plb_PLB_lockErr,

      PLB_MRdBTerm => plb_PLB_MRdBTerm(2),

      osif_os2task_vec => osif_0_OSIF_osif_os2task_vec

    );

  osif_1 : osif_1_wrapper

    port map (

      PLB_Clk => sys_clk_s(0),

      PLB_Rst => plb_PLB_Rst,

      Sl_addrAck => plb_Sl_addrAck(3),

      Sl_MBusy => plb_Sl_MBusy(12 to 15),

      Sl_MErr => plb_Sl_MErr(12 to 15),

      Sl_rdBTerm => plb_Sl_rdBTerm(3),

      Sl_rdComp => plb_Sl_rdComp(3),

      Sl_rdDAck => plb_Sl_rdDAck(3),

      Sl_rdDBus => plb_Sl_rdDBus(192 to 255),

      Sl_rdWdAddr => plb_Sl_rdWdAddr(12 to 15),

      Sl_rearbitrate => plb_Sl_rearbitrate(3),

      Sl_SSize => plb_Sl_SSize(6 to 7),

      Sl_wait => plb_Sl_wait(3),

      Sl_wrBTerm => plb_Sl_wrBTerm(3),

      Sl_wrComp => plb_Sl_wrComp(3),

      Sl_wrDAck => plb_Sl_wrDAck(3),

      PLB_abort => plb_PLB_abort,

      PLB_ABus => plb_PLB_ABus,

      PLB_BE => plb_PLB_BE,

      PLB_busLock => plb_PLB_busLock,

      PLB_compress => plb_PLB_compress,

      PLB_guarded => plb_PLB_guarded,

      PLB_lockErr => plb_PLB_lockErr,

      PLB_masterID => plb_PLB_masterID,

      PLB_MSize => plb_PLB_MSize,

      PLB_ordered => plb_PLB_ordered,

      PLB_PAValid => plb_PLB_PAValid,

      PLB_pendPri => plb_PLB_pendPri,

      PLB_pendReq => plb_PLB_pendReq,

      PLB_rdBurst => plb_PLB_rdBurst,

      PLB_rdPrim => plb_PLB_rdPrim,

      PLB_reqPri => plb_PLB_reqPri,

      PLB_RNW => plb_PLB_RNW,

      PLB_SAValid => plb_PLB_SAValid,

      PLB_size => plb_PLB_size,

      PLB_type => plb_PLB_type,

      PLB_wrBurst => plb_PLB_wrBurst,

      PLB_wrDBus => plb_PLB_wrDBus,

      PLB_wrPrim => plb_PLB_wrPrim,

      M_abort => plb_M_abort(3),

      M_ABus => plb_M_ABus(96 to 127),

      M_BE => plb_M_BE(24 to 31),

      M_busLock => plb_M_busLock(3),

      M_compress => plb_M_compress(3),

      M_guarded => plb_M_guarded(3),

      M_lockErr => plb_M_lockErr(3),

      M_MSize => plb_M_MSize(6 to 7),

      M_ordered => plb_M_ordered(3),

      M_priority => plb_M_priority(6 to 7),

      M_rdBurst => plb_M_rdBurst(3),

      M_request => plb_M_request(3),

      M_RNW => plb_M_RNW(3),

      M_size => plb_M_size(12 to 15),

      M_type => plb_M_type(9 to 11),

      M_wrBurst => plb_M_wrBurst(3),

      M_wrDBus => plb_M_wrDBus(192 to 255),

      PLB_MBusy => plb_PLB_MBusy(3),

      PLB_MErr => plb_PLB_MErr(3),

      PLB_MWrBTerm => plb_PLB_MWrBTerm(3),

      PLB_MWrDAck => plb_PLB_MWrDAck(3),

      PLB_MAddrAck => plb_PLB_MAddrAck(3),

      PLB_MRdBTerm => plb_PLB_MRdBTerm(3),

      PLB_MRdDAck => plb_PLB_MRdDAck(3),

      PLB_MRdDBus => plb_PLB_MRdDBus(192 to 255),

      PLB_MRdWdAddr => plb_PLB_MRdWdAddr(12 to 15),

      PLB_MRearbitrate => plb_PLB_MRearbitrate(3),

      PLB_MSSize => plb_PLB_MSSize(6 to 7),

      sys_clk => sys_clk_s(0),

      sys_reset => sys_bus_reset(0),

      o_dcrAck => dcr_Sl_dcrAck(1),

      o_dcrDBus => dcr_Sl_dcrDBus(32 to 63),

      i_dcrABus => dcr_DCR_ABus(10 to 19),

      i_dcrDBus => dcr_DCR_Sl_DBus(32 to 63),

      i_dcrRead => dcr_DCR_Read(1),

      i_dcrWrite => dcr_DCR_Write(1),

      interrupt => osif_1_interrupt,

      busy => open,

      blocking => open,

      i_dcrICON => net_gnd36,

      task_clk => open,

      task_reset => osif_1_OSIF_reset,

      osif_os2task_vec => osif_1_OSIF_osif_os2task_vec,

      osif_task2os_vec => osif_1_OSIF_osif_task2os_vec,

      burstAddr => osif_1_OSIF_burstAddr,

      burstWrData => osif_1_OSIF_burstWrData,

      burstRdData => osif_1_OSIF_burstRdData,

      burstWE => osif_1_OSIF_burstWE,

      burstBE => osif_1_OSIF_burstBE,

      o_fifo_read_en => open,

      i_fifo_read_data => net_gnd32,

      i_fifo_read_ready => net_gnd0,

      o_fifo_clk => open,

      o_fifo_reset => open,

      o_fifo_write_en => open,

      o_fifo_write_data => open,

      i_fifo_write_ready => net_gnd0,

      bmEnable => open

    );

-- Replaced instantiation

--   hw_task_0 : hw_task_0_wrapper

--     port map (

--       clk => sys_clk_s(0),

--       reset => osif_0_OSIF_reset,

--       i_osif_flat => osif_0_OSIF_osif_os2task_vec,

--       o_osif_flat => osif_0_OSIF_osif_task2os_vec,

--       i_threadClk => net_gnd0,

--       i_burstAddr => osif_0_OSIF_burstAddr,

--       i_burstData => osif_0_OSIF_burstWrData,

--       o_burstData => osif_0_OSIF_burstRdData,

--       i_burstWE => osif_0_OSIF_burstWE,

--       i_burstBE => osif_0_OSIF_burstBE

--     );

  hw_task_0 : hw_task_0_wrapper

    port map (

      reset => osif_0_OSIF_reset_module_hw_task_0,

      clk => sys_clk_s_module_hw_task_0(0),

      i_threadClk => net_gnd0,

      i_osif_flat => osif_0_OSIF_osif_os2task_vec_module_hw_task_0,

      o_burstData => osif_0_OSIF_burstRdData_module_hw_task_0,

      i_burstBE => osif_0_OSIF_burstBE_module_hw_task_0,

      i_burstData => osif_0_OSIF_burstWrData_module_hw_task_0,

      i_burstAddr => osif_0_OSIF_burstAddr_module_hw_task_0,

      i_burstWE => osif_0_OSIF_burstWE_module_hw_task_0,

      o_osif_flat => osif_0_OSIF_osif_task2os_vec_module_hw_task_0

    );

  hw_task_1 : hw_task_1_wrapper

    port map (

      clk => sys_clk_s(0),

      reset => osif_1_OSIF_reset,

      i_osif_flat => osif_1_OSIF_osif_os2task_vec,

      o_osif_flat => osif_1_OSIF_osif_task2os_vec,

      i_threadClk => net_gnd0,

      i_burstAddr => osif_1_OSIF_burstAddr,

      i_burstData => osif_1_OSIF_burstWrData,

      o_burstData => osif_1_OSIF_burstRdData,

      i_burstWE => osif_1_OSIF_burstWE,

      i_burstBE => osif_1_OSIF_burstBE

    );

  iobuf_0 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_O(0),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_pin(0),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_I(0),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_T(0)

    );

  iobuf_1 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_O(1),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_pin(1),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_I(1),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_T(1)

    );

  iobuf_2 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_O(2),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_pin(2),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_I(2),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_T(2)

    );

  iobuf_3 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_O(3),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_pin(3),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_I(3),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_T(3)

    );

  iobuf_4 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_O(4),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_pin(4),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_I(4),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_T(4)

    );

  iobuf_5 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_O(5),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_pin(5),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_I(5),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_T(5)

    );

  iobuf_6 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_O(6),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_pin(6),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_I(6),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_T(6)

    );

  iobuf_7 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_O(7),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_pin(7),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_I(7),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQS_T(7)

    );

  iobuf_8 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(0),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(0),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(0),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(0)

    );

  iobuf_9 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(1),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(1),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(1),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(1)

    );

  iobuf_10 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(2),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(2),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(2),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(2)

    );

  iobuf_11 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(3),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(3),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(3),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(3)

    );

  iobuf_12 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(4),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(4),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(4),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(4)

    );

  iobuf_13 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(5),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(5),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(5),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(5)

    );

  iobuf_14 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(6),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(6),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(6),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(6)

    );

  iobuf_15 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(7),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(7),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(7),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(7)

    );

  iobuf_16 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(8),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(8),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(8),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(8)

    );

  iobuf_17 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(9),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(9),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(9),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(9)

    );

  iobuf_18 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(10),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(10),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(10),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(10)

    );

  iobuf_19 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(11),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(11),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(11),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(11)

    );

  iobuf_20 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(12),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(12),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(12),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(12)

    );

  iobuf_21 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(13),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(13),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(13),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(13)

    );

  iobuf_22 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(14),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(14),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(14),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(14)

    );

  iobuf_23 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(15),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(15),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(15),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(15)

    );

  iobuf_24 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(16),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(16),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(16),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(16)

    );

  iobuf_25 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(17),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(17),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(17),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(17)

    );

  iobuf_26 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(18),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(18),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(18),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(18)

    );

  iobuf_27 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(19),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(19),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(19),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(19)

    );

  iobuf_28 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(20),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(20),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(20),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(20)

    );

  iobuf_29 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(21),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(21),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(21),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(21)

    );

  iobuf_30 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(22),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(22),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(22),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(22)

    );

  iobuf_31 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(23),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(23),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(23),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(23)

    );

  iobuf_32 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(24),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(24),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(24),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(24)

    );

  iobuf_33 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(25),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(25),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(25),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(25)

    );

  iobuf_34 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(26),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(26),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(26),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(26)

    );

  iobuf_35 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(27),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(27),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(27),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(27)

    );

  iobuf_36 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(28),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(28),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(28),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(28)

    );

  iobuf_37 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(29),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(29),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(29),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(29)

    );

  iobuf_38 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(30),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(30),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(30),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(30)

    );

  iobuf_39 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(31),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(31),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(31),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(31)

    );

  iobuf_40 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(32),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(32),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(32),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(32)

    );

  iobuf_41 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(33),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(33),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(33),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(33)

    );

  iobuf_42 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(34),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(34),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(34),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(34)

    );

  iobuf_43 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(35),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(35),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(35),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(35)

    );

  iobuf_44 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(36),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(36),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(36),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(36)

    );

  iobuf_45 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(37),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(37),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(37),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(37)

    );

  iobuf_46 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(38),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(38),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(38),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(38)

    );

  iobuf_47 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(39),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(39),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(39),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(39)

    );

  iobuf_48 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(40),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(40),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(40),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(40)

    );

  iobuf_49 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(41),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(41),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(41),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(41)

    );

  iobuf_50 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(42),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(42),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(42),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(42)

    );

  iobuf_51 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(43),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(43),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(43),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(43)

    );

  iobuf_52 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(44),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(44),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(44),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(44)

    );

  iobuf_53 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(45),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(45),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(45),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(45)

    );

  iobuf_54 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(46),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(46),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(46),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(46)

    );

  iobuf_55 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(47),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(47),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(47),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(47)

    );

  iobuf_56 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(48),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(48),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(48),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(48)

    );

  iobuf_57 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(49),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(49),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(49),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(49)

    );

  iobuf_58 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(50),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(50),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(50),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(50)

    );

  iobuf_59 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(51),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(51),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(51),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(51)

    );

  iobuf_60 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(52),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(52),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(52),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(52)

    );

  iobuf_61 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(53),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(53),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(53),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(53)

    );

  iobuf_62 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(54),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(54),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(54),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(54)

    );

  iobuf_63 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(55),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(55),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(55),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(55)

    );

  iobuf_64 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(56),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(56),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(56),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(56)

    );

  iobuf_65 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(57),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(57),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(57),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(57)

    );

  iobuf_66 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(58),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(58),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(58),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(58)

    );

  iobuf_67 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(59),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(59),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(59),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(59)

    );

  iobuf_68 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(60),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(60),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(60),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(60)

    );

  iobuf_69 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(61),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(61),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(61),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(61)

    );

  iobuf_70 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(62),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(62),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(62),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(62)

    );

  iobuf_71 : IOBUF

    port map (

      I => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_O(63),

      IO => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin(63),

      O => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I(63),

      T => fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_T(63)

    );

  clockbuffer_hw_task_0_sys_clk_s : BUFG

    port map (

      I => sys_clk_s(0),

      O => sys_clk_s_module_hw_task_0(0)

    );

  busmacro_hw_task_0_0 : busmacro_xc2vp_r2l_sync_wide

    port map (

      input2 => osif_0_OSIF_osif_os2task_vec(1),

      input3 => osif_0_OSIF_osif_os2task_vec(2),

      input0 => osif_0_OSIF_reset,

      input1 => osif_0_OSIF_osif_os2task_vec(0),

      input6 => osif_0_OSIF_osif_os2task_vec(5),

      input7 => osif_0_OSIF_osif_os2task_vec(6),

      input4 => osif_0_OSIF_osif_os2task_vec(3),

      input5 => osif_0_OSIF_osif_os2task_vec(4),

      output2 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(1),

      output3 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(2),

      output0 => osif_0_OSIF_reset_module_hw_task_0,

      output1 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(0),

      output6 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(5),

      output7 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(6),

      output4 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(3),

      output5 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(4),

      ce3 => '1',

      ce2 => '1',

      ce1 => '1',

      ce0 => '1',

      clk0 => sys_clk_s_module_hw_task_0(0),

      clk1 => sys_clk_s_module_hw_task_0(0),

      clk2 => sys_clk_s_module_hw_task_0(0),

      clk3 => sys_clk_s_module_hw_task_0(0)

    );

  busmacro_hw_task_0_1 : busmacro_xc2vp_r2l_sync_wide

    port map (

      input2 => osif_0_OSIF_osif_os2task_vec(9),

      input3 => osif_0_OSIF_osif_os2task_vec(10),

      input0 => osif_0_OSIF_osif_os2task_vec(7),

      input1 => osif_0_OSIF_osif_os2task_vec(8),

      input6 => osif_0_OSIF_osif_os2task_vec(13),

      input7 => osif_0_OSIF_osif_os2task_vec(14),

      input4 => osif_0_OSIF_osif_os2task_vec(11),

      input5 => osif_0_OSIF_osif_os2task_vec(12),

      output2 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(9),

      output3 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(10),

      output0 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(7),

      output1 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(8),

      output6 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(13),

      output7 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(14),

      output4 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(11),

      output5 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(12),

      ce3 => '1',

      ce2 => '1',

      ce1 => '1',

      ce0 => '1',

      clk0 => sys_clk_s_module_hw_task_0(0),

      clk1 => sys_clk_s_module_hw_task_0(0),

      clk2 => sys_clk_s_module_hw_task_0(0),

      clk3 => sys_clk_s_module_hw_task_0(0)

    );

  busmacro_hw_task_0_2 : busmacro_xc2vp_r2l_sync_wide

    port map (

      input2 => osif_0_OSIF_osif_os2task_vec(17),

      input3 => osif_0_OSIF_osif_os2task_vec(18),

      input0 => osif_0_OSIF_osif_os2task_vec(15),

      input1 => osif_0_OSIF_osif_os2task_vec(16),

      input6 => osif_0_OSIF_osif_os2task_vec(21),

      input7 => osif_0_OSIF_osif_os2task_vec(22),

      input4 => osif_0_OSIF_osif_os2task_vec(19),

      input5 => osif_0_OSIF_osif_os2task_vec(20),

      output2 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(17),

      output3 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(18),

      output0 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(15),

      output1 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(16),

      output6 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(21),

      output7 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(22),

      output4 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(19),

      output5 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(20),

      ce3 => '1',

      ce2 => '1',

      ce1 => '1',

      ce0 => '1',

      clk0 => sys_clk_s_module_hw_task_0(0),

      clk1 => sys_clk_s_module_hw_task_0(0),

      clk2 => sys_clk_s_module_hw_task_0(0),

      clk3 => sys_clk_s_module_hw_task_0(0)

    );

  busmacro_hw_task_0_3 : busmacro_xc2vp_r2l_sync_wide

    port map (

      input2 => osif_0_OSIF_osif_os2task_vec(25),

      input3 => osif_0_OSIF_osif_os2task_vec(26),

      input0 => osif_0_OSIF_osif_os2task_vec(23),

      input1 => osif_0_OSIF_osif_os2task_vec(24),

      input6 => osif_0_OSIF_osif_os2task_vec(29),

      input7 => osif_0_OSIF_osif_os2task_vec(30),

      input4 => osif_0_OSIF_osif_os2task_vec(27),

      input5 => osif_0_OSIF_osif_os2task_vec(28),

      output2 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(25),

      output3 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(26),

      output0 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(23),

      output1 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(24),

      output6 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(29),

      output7 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(30),

      output4 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(27),

      output5 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(28),

      ce3 => '1',

      ce2 => '1',

      ce1 => '1',

      ce0 => '1',

      clk0 => sys_clk_s_module_hw_task_0(0),

      clk1 => sys_clk_s_module_hw_task_0(0),

      clk2 => sys_clk_s_module_hw_task_0(0),

      clk3 => sys_clk_s_module_hw_task_0(0)

    );

  busmacro_hw_task_0_4 : busmacro_xc2vp_r2l_sync_wide

    port map (

      input2 => osif_0_OSIF_osif_os2task_vec(33),

      input3 => osif_0_OSIF_osif_os2task_vec(34),

      input0 => osif_0_OSIF_osif_os2task_vec(31),

      input1 => osif_0_OSIF_osif_os2task_vec(32),

      input6 => osif_0_OSIF_osif_os2task_vec(37),

      input7 => osif_0_OSIF_osif_os2task_vec(38),

      input4 => osif_0_OSIF_osif_os2task_vec(35),

      input5 => osif_0_OSIF_osif_os2task_vec(36),

      output2 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(33),

      output3 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(34),

      output0 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(31),

      output1 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(32),

      output6 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(37),

      output7 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(38),

      output4 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(35),

      output5 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(36),

      ce3 => '1',

      ce2 => '1',

      ce1 => '1',

      ce0 => '1',

      clk0 => sys_clk_s_module_hw_task_0(0),

      clk1 => sys_clk_s_module_hw_task_0(0),

      clk2 => sys_clk_s_module_hw_task_0(0),

      clk3 => sys_clk_s_module_hw_task_0(0)

    );

  busmacro_hw_task_0_5 : busmacro_xc2vp_r2l_sync_wide

    port map (

      input2 => osif_0_OSIF_osif_os2task_vec(41),

      input3 => osif_0_OSIF_osif_os2task_vec(42),

      input0 => osif_0_OSIF_osif_os2task_vec(39),

      input1 => osif_0_OSIF_osif_os2task_vec(40),

      input6 => osif_0_OSIF_osif_os2task_vec(45),

      input7 => '0',

      input4 => osif_0_OSIF_osif_os2task_vec(43),

      input5 => osif_0_OSIF_osif_os2task_vec(44),

      output2 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(41),

      output3 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(42),

      output0 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(39),

      output1 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(40),

      output6 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(45),

      output7 => open,

      output4 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(43),

      output5 => osif_0_OSIF_osif_os2task_vec_module_hw_task_0(44),

      ce3 => '1',

      ce2 => '1',

      ce1 => '1',

      ce0 => '1',

      clk0 => sys_clk_s_module_hw_task_0(0),

      clk1 => sys_clk_s_module_hw_task_0(0),

      clk2 => sys_clk_s_module_hw_task_0(0),

      clk3 => sys_clk_s_module_hw_task_0(0)

    );

  busmacro_hw_task_0_6 : busmacro_xc2vp_r2l_async_wide

    port map (

      input2 => osif_0_OSIF_burstBE(2),

      input3 => osif_0_OSIF_burstBE(3),

      input0 => osif_0_OSIF_burstBE(0),

      input1 => osif_0_OSIF_burstBE(1),

      input6 => osif_0_OSIF_burstBE(6),

      input7 => osif_0_OSIF_burstBE(7),

      input4 => osif_0_OSIF_burstBE(4),

      input5 => osif_0_OSIF_burstBE(5),

      output2 => osif_0_OSIF_burstBE_module_hw_task_0(2),

      output3 => osif_0_OSIF_burstBE_module_hw_task_0(3),

      output0 => osif_0_OSIF_burstBE_module_hw_task_0(0),

      output1 => osif_0_OSIF_burstBE_module_hw_task_0(1),

      output6 => osif_0_OSIF_burstBE_module_hw_task_0(6),

      output7 => osif_0_OSIF_burstBE_module_hw_task_0(7),

      output4 => osif_0_OSIF_burstBE_module_hw_task_0(4),

      output5 => osif_0_OSIF_burstBE_module_hw_task_0(5)

    );

  busmacro_hw_task_0_7 : busmacro_xc2vp_r2l_async_wide

    port map (

      input2 => osif_0_OSIF_burstWrData(2),

      input3 => osif_0_OSIF_burstWrData(3),

      input0 => osif_0_OSIF_burstWrData(0),

      input1 => osif_0_OSIF_burstWrData(1),

      input6 => osif_0_OSIF_burstWrData(6),

      input7 => osif_0_OSIF_burstWrData(7),

      input4 => osif_0_OSIF_burstWrData(4),

      input5 => osif_0_OSIF_burstWrData(5),

      output2 => osif_0_OSIF_burstWrData_module_hw_task_0(2),

      output3 => osif_0_OSIF_burstWrData_module_hw_task_0(3),

      output0 => osif_0_OSIF_burstWrData_module_hw_task_0(0),

      output1 => osif_0_OSIF_burstWrData_module_hw_task_0(1),

      output6 => osif_0_OSIF_burstWrData_module_hw_task_0(6),

      output7 => osif_0_OSIF_burstWrData_module_hw_task_0(7),

      output4 => osif_0_OSIF_burstWrData_module_hw_task_0(4),

      output5 => osif_0_OSIF_burstWrData_module_hw_task_0(5)

    );

  busmacro_hw_task_0_8 : busmacro_xc2vp_r2l_async_wide

    port map (

      input2 => osif_0_OSIF_burstWrData(10),

      input3 => osif_0_OSIF_burstWrData(11),

      input0 => osif_0_OSIF_burstWrData(8),

      input1 => osif_0_OSIF_burstWrData(9),

      input6 => osif_0_OSIF_burstWrData(14),

      input7 => osif_0_OSIF_burstWrData(15),

      input4 => osif_0_OSIF_burstWrData(12),

      input5 => osif_0_OSIF_burstWrData(13),

      output2 => osif_0_OSIF_burstWrData_module_hw_task_0(10),

      output3 => osif_0_OSIF_burstWrData_module_hw_task_0(11),

      output0 => osif_0_OSIF_burstWrData_module_hw_task_0(8),

      output1 => osif_0_OSIF_burstWrData_module_hw_task_0(9),

      output6 => osif_0_OSIF_burstWrData_module_hw_task_0(14),

      output7 => osif_0_OSIF_burstWrData_module_hw_task_0(15),

      output4 => osif_0_OSIF_burstWrData_module_hw_task_0(12),

      output5 => osif_0_OSIF_burstWrData_module_hw_task_0(13)

    );

  busmacro_hw_task_0_9 : busmacro_xc2vp_r2l_async_wide

    port map (

      input2 => osif_0_OSIF_burstWrData(18),

      input3 => osif_0_OSIF_burstWrData(19),

      input0 => osif_0_OSIF_burstWrData(16),

      input1 => osif_0_OSIF_burstWrData(17),

      input6 => osif_0_OSIF_burstWrData(22),

      input7 => osif_0_OSIF_burstWrData(23),

      input4 => osif_0_OSIF_burstWrData(20),

      input5 => osif_0_OSIF_burstWrData(21),

      output2 => osif_0_OSIF_burstWrData_module_hw_task_0(18),

      output3 => osif_0_OSIF_burstWrData_module_hw_task_0(19),

      output0 => osif_0_OSIF_burstWrData_module_hw_task_0(16),

      output1 => osif_0_OSIF_burstWrData_module_hw_task_0(17),

      output6 => osif_0_OSIF_burstWrData_module_hw_task_0(22),

      output7 => osif_0_OSIF_burstWrData_module_hw_task_0(23),

      output4 => osif_0_OSIF_burstWrData_module_hw_task_0(20),

      output5 => osif_0_OSIF_burstWrData_module_hw_task_0(21)

    );

  busmacro_hw_task_0_10 : busmacro_xc2vp_r2l_async_wide

    port map (

      input2 => osif_0_OSIF_burstWrData(26),

      input3 => osif_0_OSIF_burstWrData(27),

      input0 => osif_0_OSIF_burstWrData(24),

      input1 => osif_0_OSIF_burstWrData(25),

      input6 => osif_0_OSIF_burstWrData(30),

      input7 => osif_0_OSIF_burstWrData(31),

      input4 => osif_0_OSIF_burstWrData(28),

      input5 => osif_0_OSIF_burstWrData(29),

      output2 => osif_0_OSIF_burstWrData_module_hw_task_0(26),

      output3 => osif_0_OSIF_burstWrData_module_hw_task_0(27),

      output0 => osif_0_OSIF_burstWrData_module_hw_task_0(24),

      output1 => osif_0_OSIF_burstWrData_module_hw_task_0(25),

      output6 => osif_0_OSIF_burstWrData_module_hw_task_0(30),

      output7 => osif_0_OSIF_burstWrData_module_hw_task_0(31),

      output4 => osif_0_OSIF_burstWrData_module_hw_task_0(28),

      output5 => osif_0_OSIF_burstWrData_module_hw_task_0(29)

    );

  busmacro_hw_task_0_11 : busmacro_xc2vp_r2l_async_wide

    port map (

      input2 => osif_0_OSIF_burstWrData(34),

      input3 => osif_0_OSIF_burstWrData(35),

      input0 => osif_0_OSIF_burstWrData(32),

      input1 => osif_0_OSIF_burstWrData(33),

      input6 => osif_0_OSIF_burstWrData(38),

      input7 => osif_0_OSIF_burstWrData(39),

      input4 => osif_0_OSIF_burstWrData(36),

      input5 => osif_0_OSIF_burstWrData(37),

      output2 => osif_0_OSIF_burstWrData_module_hw_task_0(34),

      output3 => osif_0_OSIF_burstWrData_module_hw_task_0(35),

      output0 => osif_0_OSIF_burstWrData_module_hw_task_0(32),

      output1 => osif_0_OSIF_burstWrData_module_hw_task_0(33),

      output6 => osif_0_OSIF_burstWrData_module_hw_task_0(38),

      output7 => osif_0_OSIF_burstWrData_module_hw_task_0(39),

      output4 => osif_0_OSIF_burstWrData_module_hw_task_0(36),

      output5 => osif_0_OSIF_burstWrData_module_hw_task_0(37)

    );

  busmacro_hw_task_0_12 : busmacro_xc2vp_r2l_async_wide

    port map (

      input2 => osif_0_OSIF_burstWrData(42),

      input3 => osif_0_OSIF_burstWrData(43),

      input0 => osif_0_OSIF_burstWrData(40),

      input1 => osif_0_OSIF_burstWrData(41),

      input6 => osif_0_OSIF_burstWrData(46),

      input7 => osif_0_OSIF_burstWrData(47),

      input4 => osif_0_OSIF_burstWrData(44),

      input5 => osif_0_OSIF_burstWrData(45),

      output2 => osif_0_OSIF_burstWrData_module_hw_task_0(42),

      output3 => osif_0_OSIF_burstWrData_module_hw_task_0(43),

      output0 => osif_0_OSIF_burstWrData_module_hw_task_0(40),

      output1 => osif_0_OSIF_burstWrData_module_hw_task_0(41),

      output6 => osif_0_OSIF_burstWrData_module_hw_task_0(46),

      output7 => osif_0_OSIF_burstWrData_module_hw_task_0(47),

      output4 => osif_0_OSIF_burstWrData_module_hw_task_0(44),

      output5 => osif_0_OSIF_burstWrData_module_hw_task_0(45)

    );

  busmacro_hw_task_0_13 : busmacro_xc2vp_r2l_async_wide

    port map (

      input2 => osif_0_OSIF_burstWrData(50),

      input3 => osif_0_OSIF_burstWrData(51),

      input0 => osif_0_OSIF_burstWrData(48),

      input1 => osif_0_OSIF_burstWrData(49),

      input6 => osif_0_OSIF_burstWrData(54),

      input7 => osif_0_OSIF_burstWrData(55),

      input4 => osif_0_OSIF_burstWrData(52),

      input5 => osif_0_OSIF_burstWrData(53),

      output2 => osif_0_OSIF_burstWrData_module_hw_task_0(50),

      output3 => osif_0_OSIF_burstWrData_module_hw_task_0(51),

      output0 => osif_0_OSIF_burstWrData_module_hw_task_0(48),

      output1 => osif_0_OSIF_burstWrData_module_hw_task_0(49),

      output6 => osif_0_OSIF_burstWrData_module_hw_task_0(54),

      output7 => osif_0_OSIF_burstWrData_module_hw_task_0(55),

      output4 => osif_0_OSIF_burstWrData_module_hw_task_0(52),

      output5 => osif_0_OSIF_burstWrData_module_hw_task_0(53)

    );

  busmacro_hw_task_0_14 : busmacro_xc2vp_r2l_async_wide

    port map (

      input2 => osif_0_OSIF_burstWrData(58),

      input3 => osif_0_OSIF_burstWrData(59),

      input0 => osif_0_OSIF_burstWrData(56),

      input1 => osif_0_OSIF_burstWrData(57),

      input6 => osif_0_OSIF_burstWrData(62),

      input7 => osif_0_OSIF_burstWrData(63),

      input4 => osif_0_OSIF_burstWrData(60),

      input5 => osif_0_OSIF_burstWrData(61),

      output2 => osif_0_OSIF_burstWrData_module_hw_task_0(58),

      output3 => osif_0_OSIF_burstWrData_module_hw_task_0(59),

      output0 => osif_0_OSIF_burstWrData_module_hw_task_0(56),

      output1 => osif_0_OSIF_burstWrData_module_hw_task_0(57),

      output6 => osif_0_OSIF_burstWrData_module_hw_task_0(62),

      output7 => osif_0_OSIF_burstWrData_module_hw_task_0(63),

      output4 => osif_0_OSIF_burstWrData_module_hw_task_0(60),

      output5 => osif_0_OSIF_burstWrData_module_hw_task_0(61)

    );

  busmacro_hw_task_0_15 : busmacro_xc2vp_r2l_async_wide

    port map (

      input2 => osif_0_OSIF_burstAddr(2),

      input3 => osif_0_OSIF_burstAddr(3),

      input0 => osif_0_OSIF_burstAddr(0),

      input1 => osif_0_OSIF_burstAddr(1),

      input6 => osif_0_OSIF_burstAddr(6),

      input7 => osif_0_OSIF_burstAddr(7),

      input4 => osif_0_OSIF_burstAddr(4),

      input5 => osif_0_OSIF_burstAddr(5),

      output2 => osif_0_OSIF_burstAddr_module_hw_task_0(2),

      output3 => osif_0_OSIF_burstAddr_module_hw_task_0(3),

      output0 => osif_0_OSIF_burstAddr_module_hw_task_0(0),

      output1 => osif_0_OSIF_burstAddr_module_hw_task_0(1),

      output6 => osif_0_OSIF_burstAddr_module_hw_task_0(6),

      output7 => osif_0_OSIF_burstAddr_module_hw_task_0(7),

      output4 => osif_0_OSIF_burstAddr_module_hw_task_0(4),

      output5 => osif_0_OSIF_burstAddr_module_hw_task_0(5)

    );

  busmacro_hw_task_0_16 : busmacro_xc2vp_r2l_async_wide

    port map (

      input2 => osif_0_OSIF_burstAddr(10),

      input3 => osif_0_OSIF_burstAddr(11),

      input0 => osif_0_OSIF_burstAddr(8),

      input1 => osif_0_OSIF_burstAddr(9),

      input6 => osif_0_OSIF_burstWE,

      input7 => '0',

      input4 => osif_0_OSIF_burstAddr(12),

      input5 => osif_0_OSIF_burstAddr(13),

      output2 => osif_0_OSIF_burstAddr_module_hw_task_0(10),

      output3 => osif_0_OSIF_burstAddr_module_hw_task_0(11),

      output0 => osif_0_OSIF_burstAddr_module_hw_task_0(8),

      output1 => osif_0_OSIF_burstAddr_module_hw_task_0(9),

      output6 => osif_0_OSIF_burstWE_module_hw_task_0,

      output7 => open,

      output4 => osif_0_OSIF_burstAddr_module_hw_task_0(12),

      output5 => osif_0_OSIF_burstAddr_module_hw_task_0(13)

    );

  busmacro_hw_task_0_17 : busmacro_xc2vp_l2r_sync_enable_narrow

    port map (

      input2 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(2),

      input3 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(3),

      input0 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(0),

      input1 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(1),

      input6 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(6),

      input7 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(7),

      input4 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(4),

      input5 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(5),

      output2 => osif_0_OSIF_osif_task2os_vec(2),

      output3 => osif_0_OSIF_osif_task2os_vec(3),

      output0 => osif_0_OSIF_osif_task2os_vec(0),

      output1 => osif_0_OSIF_osif_task2os_vec(1),

      output6 => osif_0_OSIF_osif_task2os_vec(6),

      output7 => osif_0_OSIF_osif_task2os_vec(7),

      output4 => osif_0_OSIF_osif_task2os_vec(4),

      output5 => osif_0_OSIF_osif_task2os_vec(5),

      ce3 => '1',

      ce2 => '1',

      ce1 => '1',

      ce0 => '1',

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => bm_enable_hw_task_0,

      enable4 => bm_enable_hw_task_0,

      enable5 => bm_enable_hw_task_0,

      enable6 => bm_enable_hw_task_0,

      enable7 => bm_enable_hw_task_0,

      clk0 => sys_clk_s_module_hw_task_0(0),

      clk1 => sys_clk_s_module_hw_task_0(0),

      clk2 => sys_clk_s_module_hw_task_0(0),

      clk3 => sys_clk_s_module_hw_task_0(0)

    );

  busmacro_hw_task_0_18 : busmacro_xc2vp_l2r_sync_enable_narrow

    port map (

      input2 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(10),

      input3 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(11),

      input0 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(8),

      input1 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(9),

      input6 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(14),

      input7 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(15),

      input4 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(12),

      input5 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(13),

      output2 => osif_0_OSIF_osif_task2os_vec(10),

      output3 => osif_0_OSIF_osif_task2os_vec(11),

      output0 => osif_0_OSIF_osif_task2os_vec(8),

      output1 => osif_0_OSIF_osif_task2os_vec(9),

      output6 => osif_0_OSIF_osif_task2os_vec(14),

      output7 => osif_0_OSIF_osif_task2os_vec(15),

      output4 => osif_0_OSIF_osif_task2os_vec(12),

      output5 => osif_0_OSIF_osif_task2os_vec(13),

      ce3 => '1',

      ce2 => '1',

      ce1 => '1',

      ce0 => '1',

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => bm_enable_hw_task_0,

      enable4 => bm_enable_hw_task_0,

      enable5 => bm_enable_hw_task_0,

      enable6 => bm_enable_hw_task_0,

      enable7 => bm_enable_hw_task_0,

      clk0 => sys_clk_s_module_hw_task_0(0),

      clk1 => sys_clk_s_module_hw_task_0(0),

      clk2 => sys_clk_s_module_hw_task_0(0),

      clk3 => sys_clk_s_module_hw_task_0(0)

    );

  busmacro_hw_task_0_19 : busmacro_xc2vp_l2r_sync_enable_narrow

    port map (

      input2 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(18),

      input3 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(19),

      input0 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(16),

      input1 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(17),

      input6 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(22),

      input7 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(23),

      input4 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(20),

      input5 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(21),

      output2 => osif_0_OSIF_osif_task2os_vec(18),

      output3 => osif_0_OSIF_osif_task2os_vec(19),

      output0 => osif_0_OSIF_osif_task2os_vec(16),

      output1 => osif_0_OSIF_osif_task2os_vec(17),

      output6 => osif_0_OSIF_osif_task2os_vec(22),

      output7 => osif_0_OSIF_osif_task2os_vec(23),

      output4 => osif_0_OSIF_osif_task2os_vec(20),

      output5 => osif_0_OSIF_osif_task2os_vec(21),

      ce3 => '1',

      ce2 => '1',

      ce1 => '1',

      ce0 => '1',

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => bm_enable_hw_task_0,

      enable4 => bm_enable_hw_task_0,

      enable5 => bm_enable_hw_task_0,

      enable6 => bm_enable_hw_task_0,

      enable7 => bm_enable_hw_task_0,

      clk0 => sys_clk_s_module_hw_task_0(0),

      clk1 => sys_clk_s_module_hw_task_0(0),

      clk2 => sys_clk_s_module_hw_task_0(0),

      clk3 => sys_clk_s_module_hw_task_0(0)

    );

  busmacro_hw_task_0_20 : busmacro_xc2vp_l2r_sync_enable_narrow

    port map (

      input2 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(26),

      input3 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(27),

      input0 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(24),

      input1 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(25),

      input6 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(30),

      input7 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(31),

      input4 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(28),

      input5 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(29),

      output2 => osif_0_OSIF_osif_task2os_vec(26),

      output3 => osif_0_OSIF_osif_task2os_vec(27),

      output0 => osif_0_OSIF_osif_task2os_vec(24),

      output1 => osif_0_OSIF_osif_task2os_vec(25),

      output6 => osif_0_OSIF_osif_task2os_vec(30),

      output7 => osif_0_OSIF_osif_task2os_vec(31),

      output4 => osif_0_OSIF_osif_task2os_vec(28),

      output5 => osif_0_OSIF_osif_task2os_vec(29),

      ce3 => '1',

      ce2 => '1',

      ce1 => '1',

      ce0 => '1',

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => bm_enable_hw_task_0,

      enable4 => bm_enable_hw_task_0,

      enable5 => bm_enable_hw_task_0,

      enable6 => bm_enable_hw_task_0,

      enable7 => bm_enable_hw_task_0,

      clk0 => sys_clk_s_module_hw_task_0(0),

      clk1 => sys_clk_s_module_hw_task_0(0),

      clk2 => sys_clk_s_module_hw_task_0(0),

      clk3 => sys_clk_s_module_hw_task_0(0)

    );

  busmacro_hw_task_0_21 : busmacro_xc2vp_l2r_sync_enable_narrow

    port map (

      input2 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(34),

      input3 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(35),

      input0 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(32),

      input1 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(33),

      input6 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(38),

      input7 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(39),

      input4 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(36),

      input5 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(37),

      output2 => osif_0_OSIF_osif_task2os_vec(34),

      output3 => osif_0_OSIF_osif_task2os_vec(35),

      output0 => osif_0_OSIF_osif_task2os_vec(32),

      output1 => osif_0_OSIF_osif_task2os_vec(33),

      output6 => osif_0_OSIF_osif_task2os_vec(38),

      output7 => osif_0_OSIF_osif_task2os_vec(39),

      output4 => osif_0_OSIF_osif_task2os_vec(36),

      output5 => osif_0_OSIF_osif_task2os_vec(37),

      ce3 => '1',

      ce2 => '1',

      ce1 => '1',

      ce0 => '1',

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => bm_enable_hw_task_0,

      enable4 => bm_enable_hw_task_0,

      enable5 => bm_enable_hw_task_0,

      enable6 => bm_enable_hw_task_0,

      enable7 => bm_enable_hw_task_0,

      clk0 => sys_clk_s_module_hw_task_0(0),

      clk1 => sys_clk_s_module_hw_task_0(0),

      clk2 => sys_clk_s_module_hw_task_0(0),

      clk3 => sys_clk_s_module_hw_task_0(0)

    );

  busmacro_hw_task_0_22 : busmacro_xc2vp_l2r_sync_enable_narrow

    port map (

      input2 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(42),

      input3 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(43),

      input0 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(40),

      input1 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(41),

      input6 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(46),

      input7 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(47),

      input4 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(44),

      input5 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(45),

      output2 => osif_0_OSIF_osif_task2os_vec(42),

      output3 => osif_0_OSIF_osif_task2os_vec(43),

      output0 => osif_0_OSIF_osif_task2os_vec(40),

      output1 => osif_0_OSIF_osif_task2os_vec(41),

      output6 => osif_0_OSIF_osif_task2os_vec(46),

      output7 => osif_0_OSIF_osif_task2os_vec(47),

      output4 => osif_0_OSIF_osif_task2os_vec(44),

      output5 => osif_0_OSIF_osif_task2os_vec(45),

      ce3 => '1',

      ce2 => '1',

      ce1 => '1',

      ce0 => '1',

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => bm_enable_hw_task_0,

      enable4 => bm_enable_hw_task_0,

      enable5 => bm_enable_hw_task_0,

      enable6 => bm_enable_hw_task_0,

      enable7 => bm_enable_hw_task_0,

      clk0 => sys_clk_s_module_hw_task_0(0),

      clk1 => sys_clk_s_module_hw_task_0(0),

      clk2 => sys_clk_s_module_hw_task_0(0),

      clk3 => sys_clk_s_module_hw_task_0(0)

    );

  busmacro_hw_task_0_23 : busmacro_xc2vp_l2r_sync_enable_narrow

    port map (

      input2 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(50),

      input3 => '0',

      input0 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(48),

      input1 => osif_0_OSIF_osif_task2os_vec_module_hw_task_0(49),

      input6 => '0',

      input7 => '0',

      input4 => '0',

      input5 => '0',

      output2 => osif_0_OSIF_osif_task2os_vec(50),

      output3 => open,

      output0 => osif_0_OSIF_osif_task2os_vec(48),

      output1 => osif_0_OSIF_osif_task2os_vec(49),

      output6 => open,

      output7 => open,

      output4 => open,

      output5 => open,

      ce3 => '1',

      ce2 => '1',

      ce1 => '1',

      ce0 => '1',

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => '0',

      enable4 => '0',

      enable5 => '0',

      enable6 => '0',

      enable7 => '0',

      clk0 => sys_clk_s_module_hw_task_0(0),

      clk1 => sys_clk_s_module_hw_task_0(0),

      clk2 => sys_clk_s_module_hw_task_0(0),

      clk3 => sys_clk_s_module_hw_task_0(0)

    );

  busmacro_hw_task_0_24 : busmacro_xc2vp_l2r_async_enable_narrow

    port map (

      input2 => osif_0_OSIF_burstRdData_module_hw_task_0(2),

      input3 => osif_0_OSIF_burstRdData_module_hw_task_0(3),

      input0 => osif_0_OSIF_burstRdData_module_hw_task_0(0),

      input1 => osif_0_OSIF_burstRdData_module_hw_task_0(1),

      input6 => osif_0_OSIF_burstRdData_module_hw_task_0(6),

      input7 => osif_0_OSIF_burstRdData_module_hw_task_0(7),

      input4 => osif_0_OSIF_burstRdData_module_hw_task_0(4),

      input5 => osif_0_OSIF_burstRdData_module_hw_task_0(5),

      output2 => osif_0_OSIF_burstRdData(2),

      output3 => osif_0_OSIF_burstRdData(3),

      output0 => osif_0_OSIF_burstRdData(0),

      output1 => osif_0_OSIF_burstRdData(1),

      output6 => osif_0_OSIF_burstRdData(6),

      output7 => osif_0_OSIF_burstRdData(7),

      output4 => osif_0_OSIF_burstRdData(4),

      output5 => osif_0_OSIF_burstRdData(5),

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => bm_enable_hw_task_0,

      enable4 => bm_enable_hw_task_0,

      enable5 => bm_enable_hw_task_0,

      enable6 => bm_enable_hw_task_0,

      enable7 => bm_enable_hw_task_0

    );

  busmacro_hw_task_0_25 : busmacro_xc2vp_l2r_async_enable_narrow

    port map (

      input2 => osif_0_OSIF_burstRdData_module_hw_task_0(10),

      input3 => osif_0_OSIF_burstRdData_module_hw_task_0(11),

      input0 => osif_0_OSIF_burstRdData_module_hw_task_0(8),

      input1 => osif_0_OSIF_burstRdData_module_hw_task_0(9),

      input6 => osif_0_OSIF_burstRdData_module_hw_task_0(14),

      input7 => osif_0_OSIF_burstRdData_module_hw_task_0(15),

      input4 => osif_0_OSIF_burstRdData_module_hw_task_0(12),

      input5 => osif_0_OSIF_burstRdData_module_hw_task_0(13),

      output2 => osif_0_OSIF_burstRdData(10),

      output3 => osif_0_OSIF_burstRdData(11),

      output0 => osif_0_OSIF_burstRdData(8),

      output1 => osif_0_OSIF_burstRdData(9),

      output6 => osif_0_OSIF_burstRdData(14),

      output7 => osif_0_OSIF_burstRdData(15),

      output4 => osif_0_OSIF_burstRdData(12),

      output5 => osif_0_OSIF_burstRdData(13),

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => bm_enable_hw_task_0,

      enable4 => bm_enable_hw_task_0,

      enable5 => bm_enable_hw_task_0,

      enable6 => bm_enable_hw_task_0,

      enable7 => bm_enable_hw_task_0

    );

  busmacro_hw_task_0_26 : busmacro_xc2vp_l2r_async_enable_narrow

    port map (

      input2 => osif_0_OSIF_burstRdData_module_hw_task_0(18),

      input3 => osif_0_OSIF_burstRdData_module_hw_task_0(19),

      input0 => osif_0_OSIF_burstRdData_module_hw_task_0(16),

      input1 => osif_0_OSIF_burstRdData_module_hw_task_0(17),

      input6 => osif_0_OSIF_burstRdData_module_hw_task_0(22),

      input7 => osif_0_OSIF_burstRdData_module_hw_task_0(23),

      input4 => osif_0_OSIF_burstRdData_module_hw_task_0(20),

      input5 => osif_0_OSIF_burstRdData_module_hw_task_0(21),

      output2 => osif_0_OSIF_burstRdData(18),

      output3 => osif_0_OSIF_burstRdData(19),

      output0 => osif_0_OSIF_burstRdData(16),

      output1 => osif_0_OSIF_burstRdData(17),

      output6 => osif_0_OSIF_burstRdData(22),

      output7 => osif_0_OSIF_burstRdData(23),

      output4 => osif_0_OSIF_burstRdData(20),

      output5 => osif_0_OSIF_burstRdData(21),

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => bm_enable_hw_task_0,

      enable4 => bm_enable_hw_task_0,

      enable5 => bm_enable_hw_task_0,

      enable6 => bm_enable_hw_task_0,

      enable7 => bm_enable_hw_task_0

    );

  busmacro_hw_task_0_27 : busmacro_xc2vp_l2r_async_enable_narrow

    port map (

      input2 => osif_0_OSIF_burstRdData_module_hw_task_0(26),

      input3 => osif_0_OSIF_burstRdData_module_hw_task_0(27),

      input0 => osif_0_OSIF_burstRdData_module_hw_task_0(24),

      input1 => osif_0_OSIF_burstRdData_module_hw_task_0(25),

      input6 => osif_0_OSIF_burstRdData_module_hw_task_0(30),

      input7 => osif_0_OSIF_burstRdData_module_hw_task_0(31),

      input4 => osif_0_OSIF_burstRdData_module_hw_task_0(28),

      input5 => osif_0_OSIF_burstRdData_module_hw_task_0(29),

      output2 => osif_0_OSIF_burstRdData(26),

      output3 => osif_0_OSIF_burstRdData(27),

      output0 => osif_0_OSIF_burstRdData(24),

      output1 => osif_0_OSIF_burstRdData(25),

      output6 => osif_0_OSIF_burstRdData(30),

      output7 => osif_0_OSIF_burstRdData(31),

      output4 => osif_0_OSIF_burstRdData(28),

      output5 => osif_0_OSIF_burstRdData(29),

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => bm_enable_hw_task_0,

      enable4 => bm_enable_hw_task_0,

      enable5 => bm_enable_hw_task_0,

      enable6 => bm_enable_hw_task_0,

      enable7 => bm_enable_hw_task_0

    );

  busmacro_hw_task_0_28 : busmacro_xc2vp_l2r_async_enable_narrow

    port map (

      input2 => osif_0_OSIF_burstRdData_module_hw_task_0(34),

      input3 => osif_0_OSIF_burstRdData_module_hw_task_0(35),

      input0 => osif_0_OSIF_burstRdData_module_hw_task_0(32),

      input1 => osif_0_OSIF_burstRdData_module_hw_task_0(33),

      input6 => osif_0_OSIF_burstRdData_module_hw_task_0(38),

      input7 => osif_0_OSIF_burstRdData_module_hw_task_0(39),

      input4 => osif_0_OSIF_burstRdData_module_hw_task_0(36),

      input5 => osif_0_OSIF_burstRdData_module_hw_task_0(37),

      output2 => osif_0_OSIF_burstRdData(34),

      output3 => osif_0_OSIF_burstRdData(35),

      output0 => osif_0_OSIF_burstRdData(32),

      output1 => osif_0_OSIF_burstRdData(33),

      output6 => osif_0_OSIF_burstRdData(38),

      output7 => osif_0_OSIF_burstRdData(39),

      output4 => osif_0_OSIF_burstRdData(36),

      output5 => osif_0_OSIF_burstRdData(37),

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => bm_enable_hw_task_0,

      enable4 => bm_enable_hw_task_0,

      enable5 => bm_enable_hw_task_0,

      enable6 => bm_enable_hw_task_0,

      enable7 => bm_enable_hw_task_0

    );

  busmacro_hw_task_0_29 : busmacro_xc2vp_l2r_async_enable_narrow

    port map (

      input2 => osif_0_OSIF_burstRdData_module_hw_task_0(42),

      input3 => osif_0_OSIF_burstRdData_module_hw_task_0(43),

      input0 => osif_0_OSIF_burstRdData_module_hw_task_0(40),

      input1 => osif_0_OSIF_burstRdData_module_hw_task_0(41),

      input6 => osif_0_OSIF_burstRdData_module_hw_task_0(46),

      input7 => osif_0_OSIF_burstRdData_module_hw_task_0(47),

      input4 => osif_0_OSIF_burstRdData_module_hw_task_0(44),

      input5 => osif_0_OSIF_burstRdData_module_hw_task_0(45),

      output2 => osif_0_OSIF_burstRdData(42),

      output3 => osif_0_OSIF_burstRdData(43),

      output0 => osif_0_OSIF_burstRdData(40),

      output1 => osif_0_OSIF_burstRdData(41),

      output6 => osif_0_OSIF_burstRdData(46),

      output7 => osif_0_OSIF_burstRdData(47),

      output4 => osif_0_OSIF_burstRdData(44),

      output5 => osif_0_OSIF_burstRdData(45),

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => bm_enable_hw_task_0,

      enable4 => bm_enable_hw_task_0,

      enable5 => bm_enable_hw_task_0,

      enable6 => bm_enable_hw_task_0,

      enable7 => bm_enable_hw_task_0

    );

  busmacro_hw_task_0_30 : busmacro_xc2vp_l2r_async_enable_narrow

    port map (

      input2 => osif_0_OSIF_burstRdData_module_hw_task_0(50),

      input3 => osif_0_OSIF_burstRdData_module_hw_task_0(51),

      input0 => osif_0_OSIF_burstRdData_module_hw_task_0(48),

      input1 => osif_0_OSIF_burstRdData_module_hw_task_0(49),

      input6 => osif_0_OSIF_burstRdData_module_hw_task_0(54),

      input7 => osif_0_OSIF_burstRdData_module_hw_task_0(55),

      input4 => osif_0_OSIF_burstRdData_module_hw_task_0(52),

      input5 => osif_0_OSIF_burstRdData_module_hw_task_0(53),

      output2 => osif_0_OSIF_burstRdData(50),

      output3 => osif_0_OSIF_burstRdData(51),

      output0 => osif_0_OSIF_burstRdData(48),

      output1 => osif_0_OSIF_burstRdData(49),

      output6 => osif_0_OSIF_burstRdData(54),

      output7 => osif_0_OSIF_burstRdData(55),

      output4 => osif_0_OSIF_burstRdData(52),

      output5 => osif_0_OSIF_burstRdData(53),

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => bm_enable_hw_task_0,

      enable4 => bm_enable_hw_task_0,

      enable5 => bm_enable_hw_task_0,

      enable6 => bm_enable_hw_task_0,

      enable7 => bm_enable_hw_task_0

    );

  busmacro_hw_task_0_31 : busmacro_xc2vp_l2r_async_enable_narrow

    port map (

      input2 => osif_0_OSIF_burstRdData_module_hw_task_0(58),

      input3 => osif_0_OSIF_burstRdData_module_hw_task_0(59),

      input0 => osif_0_OSIF_burstRdData_module_hw_task_0(56),

      input1 => osif_0_OSIF_burstRdData_module_hw_task_0(57),

      input6 => osif_0_OSIF_burstRdData_module_hw_task_0(62),

      input7 => osif_0_OSIF_burstRdData_module_hw_task_0(63),

      input4 => osif_0_OSIF_burstRdData_module_hw_task_0(60),

      input5 => osif_0_OSIF_burstRdData_module_hw_task_0(61),

      output2 => osif_0_OSIF_burstRdData(58),

      output3 => osif_0_OSIF_burstRdData(59),

      output0 => osif_0_OSIF_burstRdData(56),

      output1 => osif_0_OSIF_burstRdData(57),

      output6 => osif_0_OSIF_burstRdData(62),

      output7 => osif_0_OSIF_burstRdData(63),

      output4 => osif_0_OSIF_burstRdData(60),

      output5 => osif_0_OSIF_burstRdData(61),

      enable0 => bm_enable_hw_task_0,

      enable1 => bm_enable_hw_task_0,

      enable2 => bm_enable_hw_task_0,

      enable3 => bm_enable_hw_task_0,

      enable4 => bm_enable_hw_task_0,

      enable5 => bm_enable_hw_task_0,

      enable6 => bm_enable_hw_task_0,

      enable7 => bm_enable_hw_task_0

    );

end architecture STRUCTURE;


