// Seed: 149114950
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    output wand id_2,
    output uwire id_3
);
  wire id_5;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    output wire id_2,
    input tri id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wor id_10,
    input wor id_11,
    output supply1 id_12,
    input supply0 id_13,
    output wor id_14,
    input tri0 id_15,
    input supply1 id_16,
    input tri id_17,
    output wire id_18,
    input wand id_19,
    output supply0 id_20,
    input wire id_21
);
  logic id_23 = (-1);
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20,
      id_6
  );
endmodule
