
*** Running vivado
    with args -log Final_Project.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Final_Project.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Final_Project.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'inst'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Finished Parsing XDC File [c:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst/inst'
Parsing XDC File [c:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 926.789 ; gain = 443.848
Finished Parsing XDC File [c:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/inst'
Parsing XDC File [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/constrs_1/imports/LabDigitales2017/The Final Alcachofita.xdc]
Finished Parsing XDC File [C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/constrs_1/imports/LabDigitales2017/The Final Alcachofita.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 926.801 ; gain = 716.695
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 926.801 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 8c3d72a5

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8c3d72a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 931.723 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 8c3d72a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 931.723 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 13 unconnected nets.
INFO: [Opt 31-11] Eliminated 8 unconnected cells.
Phase 3 Sweep | Checksum: 4390643d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 931.723 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 4390643d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 931.723 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 931.723 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 4390643d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 931.723 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 4390643d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 931.723 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-1381] The checkpoint 'C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/impl_1/Final_Project_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/impl_1/Final_Project_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 931.723 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 931.723 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 64cb202e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1011.086 ; gain = 79.363

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 14018691c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1011.086 ; gain = 79.363

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 14018691c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1011.086 ; gain = 79.363
Phase 1 Placer Initialization | Checksum: 14018691c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1011.086 ; gain = 79.363

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 14018691c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1011.086 ; gain = 79.363
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 64cb202e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1011.086 ; gain = 79.363
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1011.086 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/impl_1/Final_Project_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1011.086 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1011.086 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1011.086 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4475a764 ConstDB: 0 ShapeSum: 205578ca RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8d9be93e

Time (s): cpu = 00:01:11 ; elapsed = 00:01:03 . Memory (MB): peak = 1133.887 ; gain = 122.801

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8d9be93e

Time (s): cpu = 00:01:11 ; elapsed = 00:01:03 . Memory (MB): peak = 1134.820 ; gain = 123.734

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8d9be93e

Time (s): cpu = 00:01:11 ; elapsed = 00:01:03 . Memory (MB): peak = 1143.012 ; gain = 131.926

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8d9be93e

Time (s): cpu = 00:01:11 ; elapsed = 00:01:03 . Memory (MB): peak = 1143.012 ; gain = 131.926
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719
Phase 2 Router Initialization | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719
Phase 4.1 Global Iteration 0 | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719

Phase 4.2 Global Iteration 1

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719
Phase 4.2 Global Iteration 1 | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719

Phase 4.3 Global Iteration 2

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719
Phase 4.3 Global Iteration 2 | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719

Phase 4.4 Global Iteration 3

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719
Phase 4.4 Global Iteration 3 | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719

Phase 4.5 Global Iteration 4

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719
Phase 4.5 Global Iteration 4 | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719
Phase 4 Rip-up And Reroute | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719
Phase 5 Delay and Skew Optimization | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719
Phase 6.1 Hold Fix Iter | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719
Phase 6 Post Hold Fix | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: e651649c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:12 ; elapsed = 00:01:04 . Memory (MB): peak = 1146.805 ; gain = 135.719

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:06 . Memory (MB): peak = 1146.805 ; gain = 135.719
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1146.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/impl_1/Final_Project_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/impl_1/Final_Project_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Diego/LabDigitales2017/Final_Project/Final_Project.runs/impl_1/Final_Project_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file Final_Project_power_routed.rpt -pb Final_Project_power_summary_routed.pb -rpx Final_Project_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Sun Aug 20 20:41:57 2017...
