

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Thu Mar 28 11:57:35 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F47K42
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 12/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F47K42 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _TRISDbits	set	16325
    48   000000                     _PORTBbits	set	16331
    49   000000                     _PORTDbits	set	16333
    50   000000                     _ANSELB	set	14928
    51   000000                     _LATB	set	16315
    52   000000                     _TRISD	set	16325
    53   000000                     _PORTB	set	16331
    54   000000                     _PORTD	set	16333
    55   000000                     _LATD	set	16317
    56   000000                     _TRISB	set	16323
    57   000000                     _ANSELD	set	14960
    58                           
    59                           ; #config settings
    60                           
    61                           	psect	cinit
    62   00205E                     __pcinit:
    63                           	callstack 0
    64   00205E                     start_initialization:
    65                           	callstack 0
    66   00205E                     __initialization:
    67                           	callstack 0
    68   00205E                     end_of_initialization:
    69                           	callstack 0
    70   00205E                     __end_of__initialization:
    71                           	callstack 0
    72   00205E  0100               	movlb	0
    73   002060  EF01  F010         	goto	_main	;jump to C main() function
    74                           
    75                           	psect	cstackCOMRAM
    76   000001                     __pcstackCOMRAM:
    77                           	callstack 0
    78   000001                     main@seed:
    79                           	callstack 0
    80                           
    81                           ; 1 bytes @ 0x0
    82   000001                     	ds	1
    83                           
    84 ;;
    85 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    86 ;;
    87 ;; *************** function _main *****************
    88 ;; Defined at:
    89 ;;		line 105 in file "XC8_BlinkLED_SingleFile.c"
    90 ;; Parameters:    Size  Location     Type
    91 ;;		None
    92 ;; Auto vars:     Size  Location     Type
    93 ;;  seed            1    0[COMRAM] unsigned char 
    94 ;; Return value:  Size  Location     Type
    95 ;;                  1    wreg      void 
    96 ;; Registers used:
    97 ;;		wreg, status,2, status,0
    98 ;; Tracked objects:
    99 ;;		On entry : 0/0
   100 ;;		On exit  : 0/0
   101 ;;		Unchanged: 0/0
   102 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   103 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   104 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   105 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   106 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   107 ;;Total ram usage:        1 bytes
   108 ;; This function calls:
   109 ;;		Nothing
   110 ;; This function is called by:
   111 ;;		Startup code after reset
   112 ;; This function uses a non-reentrant model
   113 ;;
   114                           
   115                           	psect	text0
   116   002002                     __ptext0:
   117                           	callstack 0
   118   002002                     _main:
   119                           	callstack 31
   120   002002                     
   121                           ;XC8_BlinkLED_SingleFile.c: 107:     unsigned char seed;;XC8_BlinkLED_SingleFile.c: 108:
      +                               PORTB = 0; LATB = 0; ANSELB = 0; TRISB = 0;
   122   002002  0E00               	movlw	0
   123   002004  6ECB               	movwf	203,c	;volatile
   124   002006  0E00               	movlw	0
   125   002008  6EBB               	movwf	187,c	;volatile
   126   00200A  0E00               	movlw	0
   127   00200C  013A               	movlb	58	; () banked
   128   00200E  6F50               	movwf	80,b	;volatile
   129   002010  0E00               	movlw	0
   130   002012  6EC3               	movwf	195,c	;volatile
   131                           
   132                           ;XC8_BlinkLED_SingleFile.c: 109:     PORTD = 0; LATD = 0; ANSELD = 0;
   133   002014  0E00               	movlw	0
   134   002016  6ECD               	movwf	205,c	;volatile
   135   002018  0E00               	movlw	0
   136   00201A  6EBD               	movwf	189,c	;volatile
   137   00201C  0E00               	movlw	0
   138   00201E  6F70               	movwf	112,b	;volatile
   139   002020                     
   140                           ; BSR set to: 58
   141                           ;XC8_BlinkLED_SingleFile.c: 110:     TRISDbits.TRISD0 = 1;
   142   002020  80C5               	bsf	197,0,c	;volatile
   143                           
   144                           ;XC8_BlinkLED_SingleFile.c: 112:     seed = 1;
   145   002022  0E01               	movlw	1
   146   002024  6E01               	movwf	main@seed^0,c
   147   002026  EF24  F010         	goto	l809
   148   00202A                     l801:
   149                           
   150                           ;XC8_BlinkLED_SingleFile.c: 116:         {;XC8_BlinkLED_SingleFile.c: 117:             s
      +                          eed++;
   151   00202A  2A01               	incf	main@seed^0,f,c
   152   00202C                     
   153                           ;XC8_BlinkLED_SingleFile.c: 118:             if (seed == 7)
   154   00202C  0E07               	movlw	7
   155   00202E  1801               	xorwf	main@seed^0,w,c
   156   002030  A4D8               	btfss	status,2,c
   157   002032  EF1D  F010         	goto	u41
   158   002036  EF1F  F010         	goto	u40
   159   00203A                     u41:
   160   00203A  EF21  F010         	goto	l807
   161   00203E                     u40:
   162   00203E                     
   163                           ;XC8_BlinkLED_SingleFile.c: 119:                 seed = 1;
   164   00203E  0E01               	movlw	1
   165   002040  6E01               	movwf	main@seed^0,c
   166   002042                     l807:
   167                           
   168                           ;XC8_BlinkLED_SingleFile.c: 120:             PORTB = seed;
   169   002042  0060  F007  FFCB   	movff	main@seed,16331	;volatile
   170   002048                     l809:
   171                           
   172                           ;XC8_BlinkLED_SingleFile.c: 115:         while (PORTDbits.RD0 == 0)
   173   002048  A0CD               	btfss	205,0,c	;volatile
   174   00204A  EF29  F010         	goto	u51
   175   00204E  EF2B  F010         	goto	u50
   176   002052                     u51:
   177   002052  EF15  F010         	goto	l801
   178   002056                     u50:
   179   002056  EF24  F010         	goto	l809
   180   00205A  EFFE  F0FF         	goto	start
   181   00205E                     __end_of_main:
   182                           	callstack 0
   183                           
   184                           	psect	smallconst
   185   002000                     __psmallconst:
   186                           	callstack 0
   187   002000  00                 	db	0
   188   002001  00                 	db	0	; dummy byte at the end
   189   000000                     
   190                           	psect	rparam
   191   000000                     
   192                           	psect	config
   193                           
   194                           ;Config register CONFIG1L @ 0x300000
   195                           ;	External Oscillator Selection
   196                           ;	FEXTOSC = LP, LP (crystal oscillator) optimized for 32.768 kHz; PFM set to low power
   197                           ;	Reset Oscillator Selection
   198                           ;	RSTOSC = EXTOSC, EXTOSC operating per FEXTOSC bits (device manufacturing default)
   199   300000                     	org	3145728
   200   300000  F8                 	db	248
   201                           
   202                           ;Config register CONFIG1H @ 0x300001
   203                           ;	Clock out Enable bit
   204                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   205                           ;	PRLOCKED One-Way Set Enable bit
   206                           ;	PR1WAY = ON, PRLOCK bit can be cleared and set only once
   207                           ;	Clock Switch Enable bit
   208                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   209                           ;	Fail-Safe Clock Monitor Enable bit
   210                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   211   300001                     	org	3145729
   212   300001  FF                 	db	255
   213                           
   214                           ;Config register CONFIG2L @ 0x300002
   215                           ;	MCLR Enable bit
   216                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   217                           ;	Power-up timer selection bits
   218                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   219                           ;	Multi-vector enable bit
   220                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
   221                           ;	IVTLOCK bit One-way set enable bit
   222                           ;	IVT1WAY = ON, IVTLOCK bit can be cleared and set only once
   223                           ;	Low Power BOR Enable bit
   224                           ;	LPBOREN = OFF, ULPBOR disabled
   225                           ;	Brown-out Reset Enable bits
   226                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   227   300002                     	org	3145730
   228   300002  FF                 	db	255
   229                           
   230                           ;Config register CONFIG2H @ 0x300003
   231                           ;	Brown-out Reset Voltage Selection bits
   232                           ;	BORV = VBOR_2P45, Brown-out Reset Voltage (VBOR) set to 2.45V
   233                           ;	ZCD Disable bit
   234                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   235                           ;	PPSLOCK bit One-Way Set Enable bit
   236                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locke
      +                          d after one clear/set cycle
   237                           ;	Stack Full/Underflow Reset Enable bit
   238                           ;	STVREN = ON, Stack full/underflow will cause Reset
   239                           ;	Debugger Enable bit
   240                           ;	DEBUG = OFF, Background debugger disabled
   241                           ;	Extended Instruction Set Enable bit
   242                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   243   300003                     	org	3145731
   244   300003  FF                 	db	255
   245                           
   246                           ;Config register CONFIG3L @ 0x300004
   247                           ;	WDT Period selection bits
   248                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   249                           ;	WDT operating mode
   250                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   251   300004                     	org	3145732
   252   300004  9F                 	db	159
   253                           
   254                           ;Config register CONFIG3H @ 0x300005
   255                           ;	WDT Window Select bits
   256                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   257                           ;	WDT input clock selector
   258                           ;	WDTCCS = SC, Software Control
   259   300005                     	org	3145733
   260   300005  FF                 	db	255
   261                           
   262                           ;Config register CONFIG4L @ 0x300006
   263                           ;	Boot Block Size selection bits
   264                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   265                           ;	Boot Block enable bit
   266                           ;	BBEN = OFF, Boot block disabled
   267                           ;	Storage Area Flash enable bit
   268                           ;	SAFEN = OFF, SAF disabled
   269                           ;	Application Block write protection bit
   270                           ;	WRTAPP = OFF, Application Block not write protected
   271   300006                     	org	3145734
   272   300006  FF                 	db	255
   273                           
   274                           ;Config register CONFIG4H @ 0x300007
   275                           ;	Boot Block Write Protection bit
   276                           ;	WRTB = OFF, Boot Block not write-protected
   277                           ;	Configuration Register Write Protection bit
   278                           ;	WRTC = OFF, Configuration registers not write-protected
   279                           ;	Data EEPROM Write Protection bit
   280                           ;	WRTD = OFF, Data EEPROM not write-protected
   281                           ;	SAF Write protection bit
   282                           ;	WRTSAF = OFF, SAF not Write Protected
   283                           ;	Low Voltage Programming Enable bit
   284                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   285   300007                     	org	3145735
   286   300007  FF                 	db	255
   287                           
   288                           ;Config register CONFIG5L @ 0x300008
   289                           ;	PFM and Data EEPROM Code Protection bit
   290                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   291   300008                     	org	3145736
   292   300008  FF                 	db	255
   293                           
   294                           ;Config register CONFIG5H @ 0x300009
   295                           ;	unspecified, using default values
   296   300009                     	org	3145737
   297   300009  FF                 	db	255
   298                           tosu	equ	0x3FFF
   299                           tosh	equ	0x3FFE
   300                           tosl	equ	0x3FFD
   301                           stkptr	equ	0x3FFC
   302                           pclatu	equ	0x3FFB
   303                           pclath	equ	0x3FFA
   304                           pcl	equ	0x3FF9
   305                           tblptru	equ	0x3FF8
   306                           tblptrh	equ	0x3FF7
   307                           tblptrl	equ	0x3FF6
   308                           tablat	equ	0x3FF5
   309                           prodh	equ	0x3FF4
   310                           prodl	equ	0x3FF3
   311                           indf0	equ	0x3FEF
   312                           postinc0	equ	0x3FEE
   313                           postdec0	equ	0x3FED
   314                           preinc0	equ	0x3FEC
   315                           plusw0	equ	0x3FEB
   316                           fsr0h	equ	0x3FEA
   317                           fsr0l	equ	0x3FE9
   318                           wreg	equ	0x3FE8
   319                           indf1	equ	0x3FE7
   320                           postinc1	equ	0x3FE6
   321                           postdec1	equ	0x3FE5
   322                           preinc1	equ	0x3FE4
   323                           plusw1	equ	0x3FE3
   324                           fsr1h	equ	0x3FE2
   325                           fsr1l	equ	0x3FE1
   326                           bsr	equ	0x3FE0
   327                           indf2	equ	0x3FDF
   328                           postinc2	equ	0x3FDE
   329                           postdec2	equ	0x3FDD
   330                           preinc2	equ	0x3FDC
   331                           plusw2	equ	0x3FDB
   332                           fsr2h	equ	0x3FDA
   333                           fsr2l	equ	0x3FD9
   334                           status	equ	0x3FD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0      30
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
ABS                  0      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15          100      0       0      35        0.0%
BANK15             100      0       0      36        0.0%
BITBANK16          100      0       0      37        0.0%
BANK16             100      0       0      38        0.0%
BITBANK17          100      0       0      39        0.0%
BANK17             100      0       0      40        0.0%
BITBANK18          100      0       0      41        0.0%
BANK18             100      0       0      42        0.0%
BITBANK19          100      0       0      43        0.0%
BANK19             100      0       0      44        0.0%
BITBANK20          100      0       0      45        0.0%
BANK20             100      0       0      46        0.0%
BITBANK21          100      0       0      47        0.0%
BANK21             100      0       0      48        0.0%
BITBANK22          100      0       0      49        0.0%
BANK22             100      0       0      50        0.0%
BITBANK23          100      0       0      51        0.0%
BANK23             100      0       0      52        0.0%
BITBANK24          100      0       0      53        0.0%
BANK24             100      0       0      54        0.0%
BITBANK25          100      0       0      55        0.0%
BANK25             100      0       0      56        0.0%
BITBANK26          100      0       0      57        0.0%
BANK26             100      0       0      58        0.0%
BITBANK27          100      0       0      59        0.0%
BANK27             100      0       0      60        0.0%
BITBANK28          100      0       0      61        0.0%
BANK28             100      0       0      62        0.0%
BITBANK29          100      0       0      63        0.0%
BANK29             100      0       0      64        0.0%
BITBANK30          100      0       0      65        0.0%
BANK30             100      0       0      66        0.0%
BITBANK31          100      0       0      67        0.0%
BANK31             100      0       0      68        0.0%
BITBIGSFRhh         32      0       0      69        0.0%
BITBIGSFRhlh         1      0       0      70        0.0%
BITBIGSFRhll         5      0       0      71        0.0%
BITBIGSFRlhh         1      0       0      72        0.0%
BITBIGSFRlhlh        5      0       0      73        0.0%
BITBIGSFRlhll        1      0       0      74        0.0%
BITBIGSFRllhh      54A      0       0      75        0.0%
BITBIGSFRllhl       1F      0       0      76        0.0%
BITBIGSFRlll       250      0       0      77        0.0%
BIGRAM            1FFF      0       0      78        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_8             0      0       0     200        0.0%
SFR_8                0      0       0     200        0.0%
BITSFR_7             0      0       0     200        0.0%
SFR_7                0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Thu Mar 28 11:57:35 2024

                     u40 203E                       u41 203A                       u50 2056  
                     u51 2052                      l801 202A                      l803 202C  
                    l805 203E                      l807 2042                      l809 2048  
                    l797 2002                      l799 2020                     _LATB 3FBB  
                   _LATD 3FBD                     _main 2002                     start FFFC  
           ___param_bank 0000                    ?_main 0001                    _PORTB 3FCB  
                  _PORTD 3FCD                    _TRISB 3FC3                    _TRISD 3FC5  
                  status 3FD8          __initialization 205E             __end_of_main 205E  
                 ??_main 0001            __activetblptr 0000                   _ANSELB 3A50  
                 _ANSELD 3A70                   isa$std 0001             __mediumconst 0000  
             __accesstop 0060  __end_of__initialization 205E            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 2000                  __pcinit 205E                  __ramtop 2000  
                __ptext0 2002     end_of_initialization 205E                _PORTBbits 3FCB  
              _PORTDbits 3FCD                _TRISDbits 3FC5      start_initialization 205E  
            __smallconst 2000                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000                 main@seed 0001  
