/*
 * drivers/video/tegra/host/gk20a/hw_pwr_gk20a.h
 *
 * Copyright (c) 2012, NVIDIA Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 *
 */

 /*
  * Function naming determines intended use:
  *
  *     <x>_r(void) : Returns the offset for register <x>.
  *
  *     <x>_w(void) : Returns the word offset for word (4 byte) element <x>.
  *
  *     <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits.
  *
  *     <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
  *         and masked to place it at field <y> of register <x>.  This value
  *         can be |'d with others to produce a full register value for
  *         register <x>.
  *
  *     <x>_<y>_m(void) : Returns a mask for field <y> of register <x>.  This
  *         value can be ~'d and then &'d to clear the value of field <y> for
  *         register <x>.
  *
  *     <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted
  *         to place it at field <y> of register <x>.  This value can be |'d
  *         with others to produce a full register value for <x>.
  *
  *     <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
  *         <x> value 'r' after being shifted to place its LSB at bit 0.
  *         This value is suitable for direct comparison with other unshifted
  *         values appropriate for use in field <y> of register <x>.
  *
  *     <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for
  *         field <y> of register <x>.  This value is suitable for direct
  *         comparison with unshifted values appropriate for use in field <y>
  *         of register <x>.
  */

#ifndef __hw_pwr_gk20a_h__
#define __hw_pwr_gk20a_h__
/*This file is autogenerated.  Do not edit. */

static inline u32 pwr_falcon_irqsset_r(void)
{
	return 0x0010a000;
}
static inline u32 pwr_falcon_irqsset_gptmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_gptmr_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 pwr_falcon_irqsset_gptmr_m(void)
{
	return 0x1 << 0;
}
static inline u32 pwr_falcon_irqsset_gptmr_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 pwr_falcon_irqsset_gptmr_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_gptmr_set_f(void)
{
	return 0x1;
}
static inline u32 pwr_falcon_irqsset_wdtmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_wdtmr_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 pwr_falcon_irqsset_wdtmr_m(void)
{
	return 0x1 << 1;
}
static inline u32 pwr_falcon_irqsset_wdtmr_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 pwr_falcon_irqsset_wdtmr_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_wdtmr_set_f(void)
{
	return 0x2;
}
static inline u32 pwr_falcon_irqsset_mthd_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_mthd_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 pwr_falcon_irqsset_mthd_m(void)
{
	return 0x1 << 2;
}
static inline u32 pwr_falcon_irqsset_mthd_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 pwr_falcon_irqsset_mthd_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_mthd_set_f(void)
{
	return 0x4;
}
static inline u32 pwr_falcon_irqsset_ctxsw_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_ctxsw_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 pwr_falcon_irqsset_ctxsw_m(void)
{
	return 0x1 << 3;
}
static inline u32 pwr_falcon_irqsset_ctxsw_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 pwr_falcon_irqsset_ctxsw_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_ctxsw_set_f(void)
{
	return 0x8;
}
static inline u32 pwr_falcon_irqsset_halt_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_halt_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 pwr_falcon_irqsset_halt_m(void)
{
	return 0x1 << 4;
}
static inline u32 pwr_falcon_irqsset_halt_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 pwr_falcon_irqsset_halt_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_halt_set_f(void)
{
	return 0x10;
}
static inline u32 pwr_falcon_irqsset_exterr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_exterr_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 pwr_falcon_irqsset_exterr_m(void)
{
	return 0x1 << 5;
}
static inline u32 pwr_falcon_irqsset_exterr_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 pwr_falcon_irqsset_exterr_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_exterr_set_f(void)
{
	return 0x20;
}
static inline u32 pwr_falcon_irqsset_swgen0_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_swgen0_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 pwr_falcon_irqsset_swgen0_m(void)
{
	return 0x1 << 6;
}
static inline u32 pwr_falcon_irqsset_swgen0_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 pwr_falcon_irqsset_swgen0_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_swgen0_set_f(void)
{
	return 0x40;
}
static inline u32 pwr_falcon_irqsset_swgen1_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_swgen1_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 pwr_falcon_irqsset_swgen1_m(void)
{
	return 0x1 << 7;
}
static inline u32 pwr_falcon_irqsset_swgen1_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 pwr_falcon_irqsset_swgen1_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_swgen1_set_f(void)
{
	return 0x80;
}
static inline u32 pwr_falcon_irqsset_ext_s(void)
{
	return 8;
}
static inline u32 pwr_falcon_irqsset_ext_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 pwr_falcon_irqsset_ext_m(void)
{
	return 0xff << 8;
}
static inline u32 pwr_falcon_irqsset_ext_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 pwr_falcon_irqsset_ext_ctxe_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_ext_ctxe_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 pwr_falcon_irqsset_ext_ctxe_m(void)
{
	return 0x1 << 8;
}
static inline u32 pwr_falcon_irqsset_ext_ctxe_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 pwr_falcon_irqsset_ext_ctxe_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_ext_ctxe_set_f(void)
{
	return 0x100;
}
static inline u32 pwr_falcon_irqsset_ext_limitv_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_ext_limitv_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 pwr_falcon_irqsset_ext_limitv_m(void)
{
	return 0x1 << 9;
}
static inline u32 pwr_falcon_irqsset_ext_limitv_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 pwr_falcon_irqsset_ext_limitv_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_ext_limitv_set_f(void)
{
	return 0x200;
}
static inline u32 pwr_falcon_irqsset_ext_lowlat_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_ext_lowlat_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 pwr_falcon_irqsset_ext_lowlat_m(void)
{
	return 0x1 << 10;
}
static inline u32 pwr_falcon_irqsset_ext_lowlat_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 pwr_falcon_irqsset_ext_lowlat_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_ext_lowlat_set_f(void)
{
	return 0x400;
}
static inline u32 pwr_falcon_irqsset_ext_second_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_ext_second_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 pwr_falcon_irqsset_ext_second_m(void)
{
	return 0x1 << 11;
}
static inline u32 pwr_falcon_irqsset_ext_second_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 pwr_falcon_irqsset_ext_second_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_ext_second_set_f(void)
{
	return 0x800;
}
static inline u32 pwr_falcon_irqsset_ext_therm_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_ext_therm_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 pwr_falcon_irqsset_ext_therm_m(void)
{
	return 0x1 << 12;
}
static inline u32 pwr_falcon_irqsset_ext_therm_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 pwr_falcon_irqsset_ext_therm_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_ext_therm_set_f(void)
{
	return 0x1000;
}
static inline u32 pwr_falcon_irqsset_ext_miscio_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_ext_miscio_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 pwr_falcon_irqsset_ext_miscio_m(void)
{
	return 0x1 << 13;
}
static inline u32 pwr_falcon_irqsset_ext_miscio_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 pwr_falcon_irqsset_ext_miscio_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_ext_miscio_set_f(void)
{
	return 0x2000;
}
static inline u32 pwr_falcon_irqsset_ext_rttimer_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_ext_rttimer_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 pwr_falcon_irqsset_ext_rttimer_m(void)
{
	return 0x1 << 14;
}
static inline u32 pwr_falcon_irqsset_ext_rttimer_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 pwr_falcon_irqsset_ext_rttimer_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_ext_rttimer_set_f(void)
{
	return 0x4000;
}
static inline u32 pwr_falcon_irqsset_ext_chipctrl_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsset_ext_chipctrl_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 pwr_falcon_irqsset_ext_chipctrl_m(void)
{
	return 0x1 << 15;
}
static inline u32 pwr_falcon_irqsset_ext_chipctrl_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 pwr_falcon_irqsset_ext_chipctrl_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsset_ext_chipctrl_set_f(void)
{
	return 0x8000;
}
static inline u32 pwr_falcon_irqsclr_r(void)
{
	return 0x0010a004;
}
static inline u32 pwr_falcon_irqsclr_gptmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_gptmr_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 pwr_falcon_irqsclr_gptmr_m(void)
{
	return 0x1 << 0;
}
static inline u32 pwr_falcon_irqsclr_gptmr_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_gptmr_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_gptmr_set_f(void)
{
	return 0x1;
}
static inline u32 pwr_falcon_irqsclr_wdtmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_wdtmr_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 pwr_falcon_irqsclr_wdtmr_m(void)
{
	return 0x1 << 1;
}
static inline u32 pwr_falcon_irqsclr_wdtmr_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_wdtmr_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_wdtmr_set_f(void)
{
	return 0x2;
}
static inline u32 pwr_falcon_irqsclr_mthd_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_mthd_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 pwr_falcon_irqsclr_mthd_m(void)
{
	return 0x1 << 2;
}
static inline u32 pwr_falcon_irqsclr_mthd_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_mthd_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_mthd_set_f(void)
{
	return 0x4;
}
static inline u32 pwr_falcon_irqsclr_ctxsw_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_ctxsw_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 pwr_falcon_irqsclr_ctxsw_m(void)
{
	return 0x1 << 3;
}
static inline u32 pwr_falcon_irqsclr_ctxsw_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_ctxsw_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_ctxsw_set_f(void)
{
	return 0x8;
}
static inline u32 pwr_falcon_irqsclr_halt_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_halt_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 pwr_falcon_irqsclr_halt_m(void)
{
	return 0x1 << 4;
}
static inline u32 pwr_falcon_irqsclr_halt_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_halt_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_halt_set_f(void)
{
	return 0x10;
}
static inline u32 pwr_falcon_irqsclr_exterr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_exterr_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 pwr_falcon_irqsclr_exterr_m(void)
{
	return 0x1 << 5;
}
static inline u32 pwr_falcon_irqsclr_exterr_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_exterr_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_exterr_set_f(void)
{
	return 0x20;
}
static inline u32 pwr_falcon_irqsclr_swgen0_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_swgen0_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 pwr_falcon_irqsclr_swgen0_m(void)
{
	return 0x1 << 6;
}
static inline u32 pwr_falcon_irqsclr_swgen0_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_swgen0_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_swgen0_set_f(void)
{
	return 0x40;
}
static inline u32 pwr_falcon_irqsclr_swgen1_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_swgen1_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 pwr_falcon_irqsclr_swgen1_m(void)
{
	return 0x1 << 7;
}
static inline u32 pwr_falcon_irqsclr_swgen1_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_swgen1_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_swgen1_set_f(void)
{
	return 0x80;
}
static inline u32 pwr_falcon_irqsclr_ext_s(void)
{
	return 8;
}
static inline u32 pwr_falcon_irqsclr_ext_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 pwr_falcon_irqsclr_ext_m(void)
{
	return 0xff << 8;
}
static inline u32 pwr_falcon_irqsclr_ext_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 pwr_falcon_irqsclr_ext_ctxe_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_ext_ctxe_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 pwr_falcon_irqsclr_ext_ctxe_m(void)
{
	return 0x1 << 8;
}
static inline u32 pwr_falcon_irqsclr_ext_ctxe_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_ext_ctxe_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_ext_ctxe_set_f(void)
{
	return 0x100;
}
static inline u32 pwr_falcon_irqsclr_ext_limitv_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_ext_limitv_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 pwr_falcon_irqsclr_ext_limitv_m(void)
{
	return 0x1 << 9;
}
static inline u32 pwr_falcon_irqsclr_ext_limitv_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_ext_limitv_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_ext_limitv_set_f(void)
{
	return 0x200;
}
static inline u32 pwr_falcon_irqsclr_ext_lowlat_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_ext_lowlat_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 pwr_falcon_irqsclr_ext_lowlat_m(void)
{
	return 0x1 << 10;
}
static inline u32 pwr_falcon_irqsclr_ext_lowlat_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_ext_lowlat_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_ext_lowlat_set_f(void)
{
	return 0x400;
}
static inline u32 pwr_falcon_irqsclr_ext_second_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_ext_second_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 pwr_falcon_irqsclr_ext_second_m(void)
{
	return 0x1 << 11;
}
static inline u32 pwr_falcon_irqsclr_ext_second_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_ext_second_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_ext_second_set_f(void)
{
	return 0x800;
}
static inline u32 pwr_falcon_irqsclr_ext_therm_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_ext_therm_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 pwr_falcon_irqsclr_ext_therm_m(void)
{
	return 0x1 << 12;
}
static inline u32 pwr_falcon_irqsclr_ext_therm_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_ext_therm_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_ext_therm_set_f(void)
{
	return 0x1000;
}
static inline u32 pwr_falcon_irqsclr_ext_miscio_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_ext_miscio_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 pwr_falcon_irqsclr_ext_miscio_m(void)
{
	return 0x1 << 13;
}
static inline u32 pwr_falcon_irqsclr_ext_miscio_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_ext_miscio_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_ext_miscio_set_f(void)
{
	return 0x2000;
}
static inline u32 pwr_falcon_irqsclr_ext_rttimer_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_ext_rttimer_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 pwr_falcon_irqsclr_ext_rttimer_m(void)
{
	return 0x1 << 14;
}
static inline u32 pwr_falcon_irqsclr_ext_rttimer_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_ext_rttimer_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_ext_rttimer_set_f(void)
{
	return 0x4000;
}
static inline u32 pwr_falcon_irqsclr_ext_chipctrl_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqsclr_ext_chipctrl_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 pwr_falcon_irqsclr_ext_chipctrl_m(void)
{
	return 0x1 << 15;
}
static inline u32 pwr_falcon_irqsclr_ext_chipctrl_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 pwr_falcon_irqsclr_ext_chipctrl_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqsclr_ext_chipctrl_set_f(void)
{
	return 0x8000;
}
static inline u32 pwr_falcon_irqstat_r(void)
{
	return 0x0010a008;
}
static inline u32 pwr_falcon_irqstat_gptmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_gptmr_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 pwr_falcon_irqstat_gptmr_m(void)
{
	return 0x1 << 0;
}
static inline u32 pwr_falcon_irqstat_gptmr_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 pwr_falcon_irqstat_gptmr_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_gptmr_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_gptmr_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_gptmr_true_f(void)
{
	return 0x1;
}
static inline u32 pwr_falcon_irqstat_wdtmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_wdtmr_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 pwr_falcon_irqstat_wdtmr_m(void)
{
	return 0x1 << 1;
}
static inline u32 pwr_falcon_irqstat_wdtmr_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 pwr_falcon_irqstat_wdtmr_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_wdtmr_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_wdtmr_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_wdtmr_true_f(void)
{
	return 0x2;
}
static inline u32 pwr_falcon_irqstat_mthd_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_mthd_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 pwr_falcon_irqstat_mthd_m(void)
{
	return 0x1 << 2;
}
static inline u32 pwr_falcon_irqstat_mthd_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 pwr_falcon_irqstat_mthd_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_mthd_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_mthd_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_mthd_true_f(void)
{
	return 0x4;
}
static inline u32 pwr_falcon_irqstat_ctxsw_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_ctxsw_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 pwr_falcon_irqstat_ctxsw_m(void)
{
	return 0x1 << 3;
}
static inline u32 pwr_falcon_irqstat_ctxsw_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 pwr_falcon_irqstat_ctxsw_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_ctxsw_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_ctxsw_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_ctxsw_true_f(void)
{
	return 0x8;
}
static inline u32 pwr_falcon_irqstat_halt_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_halt_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 pwr_falcon_irqstat_halt_m(void)
{
	return 0x1 << 4;
}
static inline u32 pwr_falcon_irqstat_halt_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 pwr_falcon_irqstat_halt_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_halt_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_halt_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_halt_true_f(void)
{
	return 0x10;
}
static inline u32 pwr_falcon_irqstat_exterr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_exterr_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 pwr_falcon_irqstat_exterr_m(void)
{
	return 0x1 << 5;
}
static inline u32 pwr_falcon_irqstat_exterr_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 pwr_falcon_irqstat_exterr_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_exterr_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_exterr_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_exterr_true_f(void)
{
	return 0x20;
}
static inline u32 pwr_falcon_irqstat_swgen0_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_swgen0_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 pwr_falcon_irqstat_swgen0_m(void)
{
	return 0x1 << 6;
}
static inline u32 pwr_falcon_irqstat_swgen0_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 pwr_falcon_irqstat_swgen0_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_swgen0_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_swgen0_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_swgen0_true_f(void)
{
	return 0x40;
}
static inline u32 pwr_falcon_irqstat_swgen1_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_swgen1_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 pwr_falcon_irqstat_swgen1_m(void)
{
	return 0x1 << 7;
}
static inline u32 pwr_falcon_irqstat_swgen1_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 pwr_falcon_irqstat_swgen1_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_swgen1_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_swgen1_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_swgen1_true_f(void)
{
	return 0x80;
}
static inline u32 pwr_falcon_irqstat_ext_s(void)
{
	return 8;
}
static inline u32 pwr_falcon_irqstat_ext_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 pwr_falcon_irqstat_ext_m(void)
{
	return 0xff << 8;
}
static inline u32 pwr_falcon_irqstat_ext_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 pwr_falcon_irqstat_ext_ctxe_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_ext_ctxe_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 pwr_falcon_irqstat_ext_ctxe_m(void)
{
	return 0x1 << 8;
}
static inline u32 pwr_falcon_irqstat_ext_ctxe_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 pwr_falcon_irqstat_ext_ctxe_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_ext_ctxe_true_f(void)
{
	return 0x100;
}
static inline u32 pwr_falcon_irqstat_ext_ctxe_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_ext_ctxe_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_ext_limitv_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_ext_limitv_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 pwr_falcon_irqstat_ext_limitv_m(void)
{
	return 0x1 << 9;
}
static inline u32 pwr_falcon_irqstat_ext_limitv_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 pwr_falcon_irqstat_ext_limitv_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_ext_limitv_true_f(void)
{
	return 0x200;
}
static inline u32 pwr_falcon_irqstat_ext_limitv_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_ext_limitv_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_ext_lowlat_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_ext_lowlat_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 pwr_falcon_irqstat_ext_lowlat_m(void)
{
	return 0x1 << 10;
}
static inline u32 pwr_falcon_irqstat_ext_lowlat_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 pwr_falcon_irqstat_ext_lowlat_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_ext_lowlat_true_f(void)
{
	return 0x400;
}
static inline u32 pwr_falcon_irqstat_ext_lowlat_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_ext_lowlat_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_ext_second_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_ext_second_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 pwr_falcon_irqstat_ext_second_m(void)
{
	return 0x1 << 11;
}
static inline u32 pwr_falcon_irqstat_ext_second_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 pwr_falcon_irqstat_ext_second_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_ext_second_true_f(void)
{
	return 0x800;
}
static inline u32 pwr_falcon_irqstat_ext_second_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_ext_second_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_ext_therm_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_ext_therm_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 pwr_falcon_irqstat_ext_therm_m(void)
{
	return 0x1 << 12;
}
static inline u32 pwr_falcon_irqstat_ext_therm_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 pwr_falcon_irqstat_ext_therm_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_ext_therm_true_f(void)
{
	return 0x1000;
}
static inline u32 pwr_falcon_irqstat_ext_therm_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_ext_therm_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_ext_miscio_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_ext_miscio_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 pwr_falcon_irqstat_ext_miscio_m(void)
{
	return 0x1 << 13;
}
static inline u32 pwr_falcon_irqstat_ext_miscio_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 pwr_falcon_irqstat_ext_miscio_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_ext_miscio_true_f(void)
{
	return 0x2000;
}
static inline u32 pwr_falcon_irqstat_ext_miscio_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_ext_miscio_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_ext_rttimer_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_ext_rttimer_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 pwr_falcon_irqstat_ext_rttimer_m(void)
{
	return 0x1 << 14;
}
static inline u32 pwr_falcon_irqstat_ext_rttimer_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 pwr_falcon_irqstat_ext_rttimer_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_ext_rttimer_true_f(void)
{
	return 0x4000;
}
static inline u32 pwr_falcon_irqstat_ext_rttimer_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_ext_rttimer_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqstat_ext_chipctrl_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqstat_ext_chipctrl_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 pwr_falcon_irqstat_ext_chipctrl_m(void)
{
	return 0x1 << 15;
}
static inline u32 pwr_falcon_irqstat_ext_chipctrl_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 pwr_falcon_irqstat_ext_chipctrl_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqstat_ext_chipctrl_true_f(void)
{
	return 0x8000;
}
static inline u32 pwr_falcon_irqstat_ext_chipctrl_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqstat_ext_chipctrl_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmset_r(void)
{
	return 0x0010a010;
}
static inline u32 pwr_falcon_irqmset_gptmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_gptmr_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 pwr_falcon_irqmset_gptmr_m(void)
{
	return 0x1 << 0;
}
static inline u32 pwr_falcon_irqmset_gptmr_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 pwr_falcon_irqmset_gptmr_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_gptmr_set_f(void)
{
	return 0x1;
}
static inline u32 pwr_falcon_irqmset_wdtmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_wdtmr_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 pwr_falcon_irqmset_wdtmr_m(void)
{
	return 0x1 << 1;
}
static inline u32 pwr_falcon_irqmset_wdtmr_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 pwr_falcon_irqmset_wdtmr_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_wdtmr_set_f(void)
{
	return 0x2;
}
static inline u32 pwr_falcon_irqmset_mthd_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_mthd_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 pwr_falcon_irqmset_mthd_m(void)
{
	return 0x1 << 2;
}
static inline u32 pwr_falcon_irqmset_mthd_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 pwr_falcon_irqmset_mthd_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_mthd_set_f(void)
{
	return 0x4;
}
static inline u32 pwr_falcon_irqmset_ctxsw_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_ctxsw_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 pwr_falcon_irqmset_ctxsw_m(void)
{
	return 0x1 << 3;
}
static inline u32 pwr_falcon_irqmset_ctxsw_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 pwr_falcon_irqmset_ctxsw_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_ctxsw_set_f(void)
{
	return 0x8;
}
static inline u32 pwr_falcon_irqmset_halt_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_halt_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 pwr_falcon_irqmset_halt_m(void)
{
	return 0x1 << 4;
}
static inline u32 pwr_falcon_irqmset_halt_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 pwr_falcon_irqmset_halt_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_halt_set_f(void)
{
	return 0x10;
}
static inline u32 pwr_falcon_irqmset_exterr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_exterr_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 pwr_falcon_irqmset_exterr_m(void)
{
	return 0x1 << 5;
}
static inline u32 pwr_falcon_irqmset_exterr_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 pwr_falcon_irqmset_exterr_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_exterr_set_f(void)
{
	return 0x20;
}
static inline u32 pwr_falcon_irqmset_swgen0_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_swgen0_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 pwr_falcon_irqmset_swgen0_m(void)
{
	return 0x1 << 6;
}
static inline u32 pwr_falcon_irqmset_swgen0_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 pwr_falcon_irqmset_swgen0_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_swgen0_set_f(void)
{
	return 0x40;
}
static inline u32 pwr_falcon_irqmset_swgen1_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_swgen1_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 pwr_falcon_irqmset_swgen1_m(void)
{
	return 0x1 << 7;
}
static inline u32 pwr_falcon_irqmset_swgen1_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 pwr_falcon_irqmset_swgen1_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_swgen1_set_f(void)
{
	return 0x80;
}
static inline u32 pwr_falcon_irqmset_ext_s(void)
{
	return 8;
}
static inline u32 pwr_falcon_irqmset_ext_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 pwr_falcon_irqmset_ext_m(void)
{
	return 0xff << 8;
}
static inline u32 pwr_falcon_irqmset_ext_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 pwr_falcon_irqmset_ext_ctxe_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_ext_ctxe_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 pwr_falcon_irqmset_ext_ctxe_m(void)
{
	return 0x1 << 8;
}
static inline u32 pwr_falcon_irqmset_ext_ctxe_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 pwr_falcon_irqmset_ext_ctxe_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_ext_ctxe_set_f(void)
{
	return 0x100;
}
static inline u32 pwr_falcon_irqmset_ext_limitv_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_ext_limitv_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 pwr_falcon_irqmset_ext_limitv_m(void)
{
	return 0x1 << 9;
}
static inline u32 pwr_falcon_irqmset_ext_limitv_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 pwr_falcon_irqmset_ext_limitv_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_ext_limitv_set_f(void)
{
	return 0x200;
}
static inline u32 pwr_falcon_irqmset_ext_lowlat_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_ext_lowlat_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 pwr_falcon_irqmset_ext_lowlat_m(void)
{
	return 0x1 << 10;
}
static inline u32 pwr_falcon_irqmset_ext_lowlat_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 pwr_falcon_irqmset_ext_lowlat_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_ext_lowlat_set_f(void)
{
	return 0x400;
}
static inline u32 pwr_falcon_irqmset_ext_second_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_ext_second_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 pwr_falcon_irqmset_ext_second_m(void)
{
	return 0x1 << 11;
}
static inline u32 pwr_falcon_irqmset_ext_second_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 pwr_falcon_irqmset_ext_second_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_ext_second_set_f(void)
{
	return 0x800;
}
static inline u32 pwr_falcon_irqmset_ext_therm_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_ext_therm_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 pwr_falcon_irqmset_ext_therm_m(void)
{
	return 0x1 << 12;
}
static inline u32 pwr_falcon_irqmset_ext_therm_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 pwr_falcon_irqmset_ext_therm_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_ext_therm_set_f(void)
{
	return 0x1000;
}
static inline u32 pwr_falcon_irqmset_ext_miscio_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_ext_miscio_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 pwr_falcon_irqmset_ext_miscio_m(void)
{
	return 0x1 << 13;
}
static inline u32 pwr_falcon_irqmset_ext_miscio_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 pwr_falcon_irqmset_ext_miscio_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_ext_miscio_set_f(void)
{
	return 0x2000;
}
static inline u32 pwr_falcon_irqmset_ext_rttimer_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_ext_rttimer_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 pwr_falcon_irqmset_ext_rttimer_m(void)
{
	return 0x1 << 14;
}
static inline u32 pwr_falcon_irqmset_ext_rttimer_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 pwr_falcon_irqmset_ext_rttimer_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_ext_rttimer_set_f(void)
{
	return 0x4000;
}
static inline u32 pwr_falcon_irqmset_ext_chipctrl_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmset_ext_chipctrl_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 pwr_falcon_irqmset_ext_chipctrl_m(void)
{
	return 0x1 << 15;
}
static inline u32 pwr_falcon_irqmset_ext_chipctrl_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 pwr_falcon_irqmset_ext_chipctrl_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmset_ext_chipctrl_set_f(void)
{
	return 0x8000;
}
static inline u32 pwr_falcon_irqmclr_r(void)
{
	return 0x0010a014;
}
static inline u32 pwr_falcon_irqmclr_gptmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_gptmr_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 pwr_falcon_irqmclr_gptmr_m(void)
{
	return 0x1 << 0;
}
static inline u32 pwr_falcon_irqmclr_gptmr_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_gptmr_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_gptmr_set_f(void)
{
	return 0x1;
}
static inline u32 pwr_falcon_irqmclr_wdtmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_wdtmr_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 pwr_falcon_irqmclr_wdtmr_m(void)
{
	return 0x1 << 1;
}
static inline u32 pwr_falcon_irqmclr_wdtmr_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_wdtmr_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_wdtmr_set_f(void)
{
	return 0x2;
}
static inline u32 pwr_falcon_irqmclr_mthd_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_mthd_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 pwr_falcon_irqmclr_mthd_m(void)
{
	return 0x1 << 2;
}
static inline u32 pwr_falcon_irqmclr_mthd_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_mthd_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_mthd_set_f(void)
{
	return 0x4;
}
static inline u32 pwr_falcon_irqmclr_ctxsw_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_ctxsw_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 pwr_falcon_irqmclr_ctxsw_m(void)
{
	return 0x1 << 3;
}
static inline u32 pwr_falcon_irqmclr_ctxsw_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_ctxsw_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_ctxsw_set_f(void)
{
	return 0x8;
}
static inline u32 pwr_falcon_irqmclr_halt_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_halt_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 pwr_falcon_irqmclr_halt_m(void)
{
	return 0x1 << 4;
}
static inline u32 pwr_falcon_irqmclr_halt_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_halt_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_halt_set_f(void)
{
	return 0x10;
}
static inline u32 pwr_falcon_irqmclr_exterr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_exterr_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 pwr_falcon_irqmclr_exterr_m(void)
{
	return 0x1 << 5;
}
static inline u32 pwr_falcon_irqmclr_exterr_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_exterr_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_exterr_set_f(void)
{
	return 0x20;
}
static inline u32 pwr_falcon_irqmclr_swgen0_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_swgen0_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 pwr_falcon_irqmclr_swgen0_m(void)
{
	return 0x1 << 6;
}
static inline u32 pwr_falcon_irqmclr_swgen0_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_swgen0_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_swgen0_set_f(void)
{
	return 0x40;
}
static inline u32 pwr_falcon_irqmclr_swgen1_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_swgen1_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 pwr_falcon_irqmclr_swgen1_m(void)
{
	return 0x1 << 7;
}
static inline u32 pwr_falcon_irqmclr_swgen1_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_swgen1_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_swgen1_set_f(void)
{
	return 0x80;
}
static inline u32 pwr_falcon_irqmclr_ext_s(void)
{
	return 8;
}
static inline u32 pwr_falcon_irqmclr_ext_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 pwr_falcon_irqmclr_ext_m(void)
{
	return 0xff << 8;
}
static inline u32 pwr_falcon_irqmclr_ext_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 pwr_falcon_irqmclr_ext_ctxe_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_ext_ctxe_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 pwr_falcon_irqmclr_ext_ctxe_m(void)
{
	return 0x1 << 8;
}
static inline u32 pwr_falcon_irqmclr_ext_ctxe_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_ext_ctxe_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_ext_ctxe_set_f(void)
{
	return 0x100;
}
static inline u32 pwr_falcon_irqmclr_ext_limitv_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_ext_limitv_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 pwr_falcon_irqmclr_ext_limitv_m(void)
{
	return 0x1 << 9;
}
static inline u32 pwr_falcon_irqmclr_ext_limitv_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_ext_limitv_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_ext_limitv_set_f(void)
{
	return 0x200;
}
static inline u32 pwr_falcon_irqmclr_ext_lowlat_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_ext_lowlat_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 pwr_falcon_irqmclr_ext_lowlat_m(void)
{
	return 0x1 << 10;
}
static inline u32 pwr_falcon_irqmclr_ext_lowlat_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_ext_lowlat_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_ext_lowlat_set_f(void)
{
	return 0x400;
}
static inline u32 pwr_falcon_irqmclr_ext_second_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_ext_second_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 pwr_falcon_irqmclr_ext_second_m(void)
{
	return 0x1 << 11;
}
static inline u32 pwr_falcon_irqmclr_ext_second_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_ext_second_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_ext_second_set_f(void)
{
	return 0x800;
}
static inline u32 pwr_falcon_irqmclr_ext_therm_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_ext_therm_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 pwr_falcon_irqmclr_ext_therm_m(void)
{
	return 0x1 << 12;
}
static inline u32 pwr_falcon_irqmclr_ext_therm_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_ext_therm_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_ext_therm_set_f(void)
{
	return 0x1000;
}
static inline u32 pwr_falcon_irqmclr_ext_miscio_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_ext_miscio_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 pwr_falcon_irqmclr_ext_miscio_m(void)
{
	return 0x1 << 13;
}
static inline u32 pwr_falcon_irqmclr_ext_miscio_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_ext_miscio_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_ext_miscio_set_f(void)
{
	return 0x2000;
}
static inline u32 pwr_falcon_irqmclr_ext_rttimer_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_ext_rttimer_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 pwr_falcon_irqmclr_ext_rttimer_m(void)
{
	return 0x1 << 14;
}
static inline u32 pwr_falcon_irqmclr_ext_rttimer_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_ext_rttimer_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_ext_rttimer_set_f(void)
{
	return 0x4000;
}
static inline u32 pwr_falcon_irqmclr_ext_chipctrl_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmclr_ext_chipctrl_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 pwr_falcon_irqmclr_ext_chipctrl_m(void)
{
	return 0x1 << 15;
}
static inline u32 pwr_falcon_irqmclr_ext_chipctrl_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 pwr_falcon_irqmclr_ext_chipctrl_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmclr_ext_chipctrl_set_f(void)
{
	return 0x8000;
}
static inline u32 pwr_falcon_irqmask_r(void)
{
	return 0x0010a018;
}
static inline u32 pwr_falcon_irqmask_gptmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_gptmr_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 pwr_falcon_irqmask_gptmr_m(void)
{
	return 0x1 << 0;
}
static inline u32 pwr_falcon_irqmask_gptmr_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 pwr_falcon_irqmask_gptmr_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_gptmr_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_gptmr_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_gptmr_enable_f(void)
{
	return 0x1;
}
static inline u32 pwr_falcon_irqmask_wdtmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_wdtmr_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 pwr_falcon_irqmask_wdtmr_m(void)
{
	return 0x1 << 1;
}
static inline u32 pwr_falcon_irqmask_wdtmr_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 pwr_falcon_irqmask_wdtmr_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_wdtmr_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_wdtmr_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_wdtmr_enable_f(void)
{
	return 0x2;
}
static inline u32 pwr_falcon_irqmask_mthd_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_mthd_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 pwr_falcon_irqmask_mthd_m(void)
{
	return 0x1 << 2;
}
static inline u32 pwr_falcon_irqmask_mthd_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 pwr_falcon_irqmask_mthd_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_mthd_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_mthd_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_mthd_enable_f(void)
{
	return 0x4;
}
static inline u32 pwr_falcon_irqmask_ctxsw_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_ctxsw_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 pwr_falcon_irqmask_ctxsw_m(void)
{
	return 0x1 << 3;
}
static inline u32 pwr_falcon_irqmask_ctxsw_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 pwr_falcon_irqmask_ctxsw_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_ctxsw_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_ctxsw_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_ctxsw_enable_f(void)
{
	return 0x8;
}
static inline u32 pwr_falcon_irqmask_halt_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_halt_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 pwr_falcon_irqmask_halt_m(void)
{
	return 0x1 << 4;
}
static inline u32 pwr_falcon_irqmask_halt_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 pwr_falcon_irqmask_halt_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_halt_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_halt_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_halt_enable_f(void)
{
	return 0x10;
}
static inline u32 pwr_falcon_irqmask_exterr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_exterr_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 pwr_falcon_irqmask_exterr_m(void)
{
	return 0x1 << 5;
}
static inline u32 pwr_falcon_irqmask_exterr_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 pwr_falcon_irqmask_exterr_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_exterr_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_exterr_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_exterr_enable_f(void)
{
	return 0x20;
}
static inline u32 pwr_falcon_irqmask_swgen0_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_swgen0_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 pwr_falcon_irqmask_swgen0_m(void)
{
	return 0x1 << 6;
}
static inline u32 pwr_falcon_irqmask_swgen0_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 pwr_falcon_irqmask_swgen0_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_swgen0_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_swgen0_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_swgen0_enable_f(void)
{
	return 0x40;
}
static inline u32 pwr_falcon_irqmask_swgen1_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_swgen1_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 pwr_falcon_irqmask_swgen1_m(void)
{
	return 0x1 << 7;
}
static inline u32 pwr_falcon_irqmask_swgen1_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 pwr_falcon_irqmask_swgen1_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_swgen1_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_swgen1_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_swgen1_enable_f(void)
{
	return 0x80;
}
static inline u32 pwr_falcon_irqmask_ext_s(void)
{
	return 8;
}
static inline u32 pwr_falcon_irqmask_ext_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 pwr_falcon_irqmask_ext_m(void)
{
	return 0xff << 8;
}
static inline u32 pwr_falcon_irqmask_ext_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 pwr_falcon_irqmask_ext_ctxe_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_ext_ctxe_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 pwr_falcon_irqmask_ext_ctxe_m(void)
{
	return 0x1 << 8;
}
static inline u32 pwr_falcon_irqmask_ext_ctxe_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 pwr_falcon_irqmask_ext_ctxe_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_ext_ctxe_enable_f(void)
{
	return 0x100;
}
static inline u32 pwr_falcon_irqmask_ext_ctxe_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_ext_ctxe_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_ext_limitv_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_ext_limitv_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 pwr_falcon_irqmask_ext_limitv_m(void)
{
	return 0x1 << 9;
}
static inline u32 pwr_falcon_irqmask_ext_limitv_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 pwr_falcon_irqmask_ext_limitv_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_ext_limitv_enable_f(void)
{
	return 0x200;
}
static inline u32 pwr_falcon_irqmask_ext_limitv_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_ext_limitv_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_ext_lowlat_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_ext_lowlat_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 pwr_falcon_irqmask_ext_lowlat_m(void)
{
	return 0x1 << 10;
}
static inline u32 pwr_falcon_irqmask_ext_lowlat_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 pwr_falcon_irqmask_ext_lowlat_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_ext_lowlat_enable_f(void)
{
	return 0x400;
}
static inline u32 pwr_falcon_irqmask_ext_lowlat_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_ext_lowlat_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_ext_second_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_ext_second_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 pwr_falcon_irqmask_ext_second_m(void)
{
	return 0x1 << 11;
}
static inline u32 pwr_falcon_irqmask_ext_second_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 pwr_falcon_irqmask_ext_second_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_ext_second_enable_f(void)
{
	return 0x800;
}
static inline u32 pwr_falcon_irqmask_ext_second_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_ext_second_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_ext_therm_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_ext_therm_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 pwr_falcon_irqmask_ext_therm_m(void)
{
	return 0x1 << 12;
}
static inline u32 pwr_falcon_irqmask_ext_therm_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 pwr_falcon_irqmask_ext_therm_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_ext_therm_enable_f(void)
{
	return 0x1000;
}
static inline u32 pwr_falcon_irqmask_ext_therm_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_ext_therm_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_ext_miscio_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_ext_miscio_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 pwr_falcon_irqmask_ext_miscio_m(void)
{
	return 0x1 << 13;
}
static inline u32 pwr_falcon_irqmask_ext_miscio_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 pwr_falcon_irqmask_ext_miscio_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_ext_miscio_enable_f(void)
{
	return 0x2000;
}
static inline u32 pwr_falcon_irqmask_ext_miscio_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_ext_miscio_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_ext_rttimer_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_ext_rttimer_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 pwr_falcon_irqmask_ext_rttimer_m(void)
{
	return 0x1 << 14;
}
static inline u32 pwr_falcon_irqmask_ext_rttimer_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 pwr_falcon_irqmask_ext_rttimer_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_ext_rttimer_enable_f(void)
{
	return 0x4000;
}
static inline u32 pwr_falcon_irqmask_ext_rttimer_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_ext_rttimer_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqmask_ext_chipctrl_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqmask_ext_chipctrl_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 pwr_falcon_irqmask_ext_chipctrl_m(void)
{
	return 0x1 << 15;
}
static inline u32 pwr_falcon_irqmask_ext_chipctrl_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 pwr_falcon_irqmask_ext_chipctrl_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqmask_ext_chipctrl_enable_f(void)
{
	return 0x8000;
}
static inline u32 pwr_falcon_irqmask_ext_chipctrl_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqmask_ext_chipctrl_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_r(void)
{
	return 0x0010a01c;
}
static inline u32 pwr_falcon_irqdest_host_gptmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_gptmr_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 pwr_falcon_irqdest_host_gptmr_m(void)
{
	return 0x1 << 0;
}
static inline u32 pwr_falcon_irqdest_host_gptmr_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_gptmr_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_gptmr_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_gptmr_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_gptmr_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_gptmr_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_gptmr_host_f(void)
{
	return 0x1;
}
static inline u32 pwr_falcon_irqdest_host_wdtmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_wdtmr_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 pwr_falcon_irqdest_host_wdtmr_m(void)
{
	return 0x1 << 1;
}
static inline u32 pwr_falcon_irqdest_host_wdtmr_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_wdtmr_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_wdtmr_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_wdtmr_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_wdtmr_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_wdtmr_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_wdtmr_host_f(void)
{
	return 0x2;
}
static inline u32 pwr_falcon_irqdest_host_mthd_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_mthd_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 pwr_falcon_irqdest_host_mthd_m(void)
{
	return 0x1 << 2;
}
static inline u32 pwr_falcon_irqdest_host_mthd_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_mthd_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_mthd_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_mthd_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_mthd_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_mthd_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_mthd_host_f(void)
{
	return 0x4;
}
static inline u32 pwr_falcon_irqdest_host_ctxsw_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_ctxsw_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 pwr_falcon_irqdest_host_ctxsw_m(void)
{
	return 0x1 << 3;
}
static inline u32 pwr_falcon_irqdest_host_ctxsw_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_ctxsw_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_ctxsw_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_ctxsw_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_ctxsw_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_ctxsw_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_ctxsw_host_f(void)
{
	return 0x8;
}
static inline u32 pwr_falcon_irqdest_host_halt_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_halt_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 pwr_falcon_irqdest_host_halt_m(void)
{
	return 0x1 << 4;
}
static inline u32 pwr_falcon_irqdest_host_halt_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_halt_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_halt_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_halt_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_halt_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_halt_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_halt_host_f(void)
{
	return 0x10;
}
static inline u32 pwr_falcon_irqdest_host_exterr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_exterr_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 pwr_falcon_irqdest_host_exterr_m(void)
{
	return 0x1 << 5;
}
static inline u32 pwr_falcon_irqdest_host_exterr_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_exterr_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_exterr_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_exterr_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_exterr_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_exterr_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_exterr_host_f(void)
{
	return 0x20;
}
static inline u32 pwr_falcon_irqdest_host_swgen0_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_swgen0_f(u32 v)
{
	return (v & 0x1) << 6;
}
static inline u32 pwr_falcon_irqdest_host_swgen0_m(void)
{
	return 0x1 << 6;
}
static inline u32 pwr_falcon_irqdest_host_swgen0_v(u32 r)
{
	return (r >> 6) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_swgen0_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_swgen0_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_swgen0_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_swgen0_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_swgen0_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_swgen0_host_f(void)
{
	return 0x40;
}
static inline u32 pwr_falcon_irqdest_host_swgen1_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_swgen1_f(u32 v)
{
	return (v & 0x1) << 7;
}
static inline u32 pwr_falcon_irqdest_host_swgen1_m(void)
{
	return 0x1 << 7;
}
static inline u32 pwr_falcon_irqdest_host_swgen1_v(u32 r)
{
	return (r >> 7) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_swgen1_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_swgen1_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_swgen1_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_swgen1_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_swgen1_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_swgen1_host_f(void)
{
	return 0x80;
}
static inline u32 pwr_falcon_irqdest_host_ext_s(void)
{
	return 8;
}
static inline u32 pwr_falcon_irqdest_host_ext_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 pwr_falcon_irqdest_host_ext_m(void)
{
	return 0xff << 8;
}
static inline u32 pwr_falcon_irqdest_host_ext_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 pwr_falcon_irqdest_host_ext_ctxe_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_ext_ctxe_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 pwr_falcon_irqdest_host_ext_ctxe_m(void)
{
	return 0x1 << 8;
}
static inline u32 pwr_falcon_irqdest_host_ext_ctxe_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_ext_ctxe_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_ext_ctxe_host_f(void)
{
	return 0x100;
}
static inline u32 pwr_falcon_irqdest_host_ext_ctxe_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_ext_ctxe_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_ext_limitv_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_ext_limitv_f(u32 v)
{
	return (v & 0x1) << 9;
}
static inline u32 pwr_falcon_irqdest_host_ext_limitv_m(void)
{
	return 0x1 << 9;
}
static inline u32 pwr_falcon_irqdest_host_ext_limitv_v(u32 r)
{
	return (r >> 9) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_ext_limitv_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_ext_limitv_host_f(void)
{
	return 0x200;
}
static inline u32 pwr_falcon_irqdest_host_ext_limitv_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_ext_limitv_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_ext_lowlat_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_ext_lowlat_f(u32 v)
{
	return (v & 0x1) << 10;
}
static inline u32 pwr_falcon_irqdest_host_ext_lowlat_m(void)
{
	return 0x1 << 10;
}
static inline u32 pwr_falcon_irqdest_host_ext_lowlat_v(u32 r)
{
	return (r >> 10) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_ext_lowlat_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_ext_lowlat_host_f(void)
{
	return 0x400;
}
static inline u32 pwr_falcon_irqdest_host_ext_lowlat_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_ext_lowlat_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_ext_second_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_ext_second_f(u32 v)
{
	return (v & 0x1) << 11;
}
static inline u32 pwr_falcon_irqdest_host_ext_second_m(void)
{
	return 0x1 << 11;
}
static inline u32 pwr_falcon_irqdest_host_ext_second_v(u32 r)
{
	return (r >> 11) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_ext_second_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_ext_second_host_f(void)
{
	return 0x800;
}
static inline u32 pwr_falcon_irqdest_host_ext_second_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_ext_second_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_ext_therm_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_ext_therm_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 pwr_falcon_irqdest_host_ext_therm_m(void)
{
	return 0x1 << 12;
}
static inline u32 pwr_falcon_irqdest_host_ext_therm_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_ext_therm_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_ext_therm_host_f(void)
{
	return 0x1000;
}
static inline u32 pwr_falcon_irqdest_host_ext_therm_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_ext_therm_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_ext_miscio_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_ext_miscio_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 pwr_falcon_irqdest_host_ext_miscio_m(void)
{
	return 0x1 << 13;
}
static inline u32 pwr_falcon_irqdest_host_ext_miscio_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_ext_miscio_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_ext_miscio_host_f(void)
{
	return 0x2000;
}
static inline u32 pwr_falcon_irqdest_host_ext_miscio_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_ext_miscio_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_ext_rttimer_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_ext_rttimer_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 pwr_falcon_irqdest_host_ext_rttimer_m(void)
{
	return 0x1 << 14;
}
static inline u32 pwr_falcon_irqdest_host_ext_rttimer_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_ext_rttimer_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_ext_rttimer_host_f(void)
{
	return 0x4000;
}
static inline u32 pwr_falcon_irqdest_host_ext_rttimer_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_ext_rttimer_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_host_ext_chipctrl_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_host_ext_chipctrl_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 pwr_falcon_irqdest_host_ext_chipctrl_m(void)
{
	return 0x1 << 15;
}
static inline u32 pwr_falcon_irqdest_host_ext_chipctrl_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 pwr_falcon_irqdest_host_ext_chipctrl_host_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_host_ext_chipctrl_host_f(void)
{
	return 0x8000;
}
static inline u32 pwr_falcon_irqdest_host_ext_chipctrl_falcon_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_host_ext_chipctrl_falcon_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_gptmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_target_gptmr_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 pwr_falcon_irqdest_target_gptmr_m(void)
{
	return 0x1 << 16;
}
static inline u32 pwr_falcon_irqdest_target_gptmr_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 pwr_falcon_irqdest_target_gptmr_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_gptmr_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_gptmr_falcon_irq0_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_gptmr_falcon_irq0_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_gptmr_falcon_irq1_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_gptmr_falcon_irq1_f(void)
{
	return 0x10000;
}
static inline u32 pwr_falcon_irqdest_target_gptmr_host_normal_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_gptmr_host_normal_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_gptmr_host_nonstall_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_gptmr_host_nonstall_f(void)
{
	return 0x10000;
}
static inline u32 pwr_falcon_irqdest_target_wdtmr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_target_wdtmr_f(u32 v)
{
	return (v & 0x1) << 17;
}
static inline u32 pwr_falcon_irqdest_target_wdtmr_m(void)
{
	return 0x1 << 17;
}
static inline u32 pwr_falcon_irqdest_target_wdtmr_v(u32 r)
{
	return (r >> 17) & 0x1;
}
static inline u32 pwr_falcon_irqdest_target_wdtmr_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_wdtmr_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_wdtmr_falcon_irq0_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_wdtmr_falcon_irq0_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_wdtmr_falcon_irq1_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_wdtmr_falcon_irq1_f(void)
{
	return 0x20000;
}
static inline u32 pwr_falcon_irqdest_target_wdtmr_host_normal_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_wdtmr_host_normal_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_wdtmr_host_nonstall_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_wdtmr_host_nonstall_f(void)
{
	return 0x20000;
}
static inline u32 pwr_falcon_irqdest_target_mthd_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_target_mthd_f(u32 v)
{
	return (v & 0x1) << 18;
}
static inline u32 pwr_falcon_irqdest_target_mthd_m(void)
{
	return 0x1 << 18;
}
static inline u32 pwr_falcon_irqdest_target_mthd_v(u32 r)
{
	return (r >> 18) & 0x1;
}
static inline u32 pwr_falcon_irqdest_target_mthd_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_mthd_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_mthd_falcon_irq0_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_mthd_falcon_irq0_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_mthd_falcon_irq1_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_mthd_falcon_irq1_f(void)
{
	return 0x40000;
}
static inline u32 pwr_falcon_irqdest_target_mthd_host_normal_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_mthd_host_normal_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_mthd_host_nonstall_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_mthd_host_nonstall_f(void)
{
	return 0x40000;
}
static inline u32 pwr_falcon_irqdest_target_ctxsw_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_target_ctxsw_f(u32 v)
{
	return (v & 0x1) << 19;
}
static inline u32 pwr_falcon_irqdest_target_ctxsw_m(void)
{
	return 0x1 << 19;
}
static inline u32 pwr_falcon_irqdest_target_ctxsw_v(u32 r)
{
	return (r >> 19) & 0x1;
}
static inline u32 pwr_falcon_irqdest_target_ctxsw_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_ctxsw_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_ctxsw_falcon_irq0_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_ctxsw_falcon_irq0_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_ctxsw_falcon_irq1_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_ctxsw_falcon_irq1_f(void)
{
	return 0x80000;
}
static inline u32 pwr_falcon_irqdest_target_ctxsw_host_normal_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_ctxsw_host_normal_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_ctxsw_host_nonstall_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_ctxsw_host_nonstall_f(void)
{
	return 0x80000;
}
static inline u32 pwr_falcon_irqdest_target_halt_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_target_halt_f(u32 v)
{
	return (v & 0x1) << 20;
}
static inline u32 pwr_falcon_irqdest_target_halt_m(void)
{
	return 0x1 << 20;
}
static inline u32 pwr_falcon_irqdest_target_halt_v(u32 r)
{
	return (r >> 20) & 0x1;
}
static inline u32 pwr_falcon_irqdest_target_halt_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_halt_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_halt_falcon_irq0_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_halt_falcon_irq0_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_halt_falcon_irq1_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_halt_falcon_irq1_f(void)
{
	return 0x100000;
}
static inline u32 pwr_falcon_irqdest_target_halt_host_normal_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_halt_host_normal_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_halt_host_nonstall_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_halt_host_nonstall_f(void)
{
	return 0x100000;
}
static inline u32 pwr_falcon_irqdest_target_exterr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_target_exterr_f(u32 v)
{
	return (v & 0x1) << 21;
}
static inline u32 pwr_falcon_irqdest_target_exterr_m(void)
{
	return 0x1 << 21;
}
static inline u32 pwr_falcon_irqdest_target_exterr_v(u32 r)
{
	return (r >> 21) & 0x1;
}
static inline u32 pwr_falcon_irqdest_target_exterr_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_exterr_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_exterr_falcon_irq0_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_exterr_falcon_irq0_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_exterr_falcon_irq1_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_exterr_falcon_irq1_f(void)
{
	return 0x200000;
}
static inline u32 pwr_falcon_irqdest_target_exterr_host_normal_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_exterr_host_normal_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_exterr_host_nonstall_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_exterr_host_nonstall_f(void)
{
	return 0x200000;
}
static inline u32 pwr_falcon_irqdest_target_swgen0_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_target_swgen0_f(u32 v)
{
	return (v & 0x1) << 22;
}
static inline u32 pwr_falcon_irqdest_target_swgen0_m(void)
{
	return 0x1 << 22;
}
static inline u32 pwr_falcon_irqdest_target_swgen0_v(u32 r)
{
	return (r >> 22) & 0x1;
}
static inline u32 pwr_falcon_irqdest_target_swgen0_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_swgen0_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_swgen0_falcon_irq0_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_swgen0_falcon_irq0_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_swgen0_falcon_irq1_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_swgen0_falcon_irq1_f(void)
{
	return 0x400000;
}
static inline u32 pwr_falcon_irqdest_target_swgen0_host_normal_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_swgen0_host_normal_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_swgen0_host_nonstall_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_swgen0_host_nonstall_f(void)
{
	return 0x400000;
}
static inline u32 pwr_falcon_irqdest_target_swgen1_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_irqdest_target_swgen1_f(u32 v)
{
	return (v & 0x1) << 23;
}
static inline u32 pwr_falcon_irqdest_target_swgen1_m(void)
{
	return 0x1 << 23;
}
static inline u32 pwr_falcon_irqdest_target_swgen1_v(u32 r)
{
	return (r >> 23) & 0x1;
}
static inline u32 pwr_falcon_irqdest_target_swgen1_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_swgen1_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_swgen1_falcon_irq0_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_swgen1_falcon_irq0_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_swgen1_falcon_irq1_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_swgen1_falcon_irq1_f(void)
{
	return 0x800000;
}
static inline u32 pwr_falcon_irqdest_target_swgen1_host_normal_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_irqdest_target_swgen1_host_normal_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_irqdest_target_swgen1_host_nonstall_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_irqdest_target_swgen1_host_nonstall_f(void)
{
	return 0x800000;
}
static inline u32 pwr_falcon_irqdest_target_ext_s(void)
{
	return 8;
}
static inline u32 pwr_falcon_irqdest_target_ext_f(u32 v)
{
	return (v & 0xff) << 24;
}
static inline u32 pwr_falcon_irqdest_target_ext_m(void)
{
	return 0xff << 24;
}
static inline u32 pwr_falcon_irqdest_target_ext_v(u32 r)
{
	return (r >> 24) & 0xff;
}
static inline u32 pwr_falcon_itfen_r(void)
{
	return 0x0010a048;
}
static inline u32 pwr_falcon_itfen_ctxen_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_itfen_ctxen_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 pwr_falcon_itfen_ctxen_m(void)
{
	return 0x1 << 0;
}
static inline u32 pwr_falcon_itfen_ctxen_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 pwr_falcon_itfen_ctxen_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_itfen_ctxen_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_itfen_ctxen_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_itfen_ctxen_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_itfen_ctxen_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_itfen_ctxen_enable_f(void)
{
	return 0x1;
}
static inline u32 pwr_falcon_itfen_mthden_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_itfen_mthden_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 pwr_falcon_itfen_mthden_m(void)
{
	return 0x1 << 1;
}
static inline u32 pwr_falcon_itfen_mthden_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 pwr_falcon_itfen_mthden_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_itfen_mthden_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_itfen_mthden_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_itfen_mthden_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_itfen_mthden_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_itfen_mthden_enable_f(void)
{
	return 0x2;
}
static inline u32 pwr_falcon_idlestate_r(void)
{
	return 0x0010a04c;
}
static inline u32 pwr_falcon_idlestate_falcon_busy_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_idlestate_falcon_busy_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 pwr_falcon_idlestate_falcon_busy_m(void)
{
	return 0x1 << 0;
}
static inline u32 pwr_falcon_idlestate_falcon_busy_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 pwr_falcon_idlestate_falcon_busy_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_idlestate_falcon_busy_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_idlestate_falcon_busy_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_idlestate_falcon_busy_true_f(void)
{
	return 0x1;
}
static inline u32 pwr_falcon_idlestate_ext_busy_s(void)
{
	return 15;
}
static inline u32 pwr_falcon_idlestate_ext_busy_f(u32 v)
{
	return (v & 0x7fff) << 1;
}
static inline u32 pwr_falcon_idlestate_ext_busy_m(void)
{
	return 0x7fff << 1;
}
static inline u32 pwr_falcon_idlestate_ext_busy_v(u32 r)
{
	return (r >> 1) & 0x7fff;
}
static inline u32 pwr_falcon_os_r(void)
{
	return 0x0010a080;
}
static inline u32 pwr_falcon_os_version_s(void)
{
	return 32;
}
static inline u32 pwr_falcon_os_version_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 pwr_falcon_os_version_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 pwr_falcon_os_version_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 pwr_falcon_os_version_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_os_version_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_cpuctl_r(void)
{
	return 0x0010a100;
}
static inline u32 pwr_falcon_cpuctl_iinval_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_cpuctl_iinval_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 pwr_falcon_cpuctl_iinval_m(void)
{
	return 0x1 << 0;
}
static inline u32 pwr_falcon_cpuctl_iinval_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 pwr_falcon_cpuctl_iinval_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_cpuctl_iinval_true_f(void)
{
	return 0x1;
}
static inline u32 pwr_falcon_cpuctl_iinval_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_cpuctl_iinval_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_cpuctl_startcpu_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_cpuctl_startcpu_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 pwr_falcon_cpuctl_startcpu_m(void)
{
	return 0x1 << 1;
}
static inline u32 pwr_falcon_cpuctl_startcpu_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 pwr_falcon_cpuctl_startcpu_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_cpuctl_startcpu_true_f(void)
{
	return 0x2;
}
static inline u32 pwr_falcon_cpuctl_startcpu_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_cpuctl_startcpu_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_cpuctl_sreset_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_cpuctl_sreset_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 pwr_falcon_cpuctl_sreset_m(void)
{
	return 0x1 << 2;
}
static inline u32 pwr_falcon_cpuctl_sreset_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 pwr_falcon_cpuctl_sreset_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_cpuctl_sreset_true_f(void)
{
	return 0x4;
}
static inline u32 pwr_falcon_cpuctl_sreset_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_cpuctl_sreset_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_cpuctl_hreset_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_cpuctl_hreset_f(u32 v)
{
	return (v & 0x1) << 3;
}
static inline u32 pwr_falcon_cpuctl_hreset_m(void)
{
	return 0x1 << 3;
}
static inline u32 pwr_falcon_cpuctl_hreset_v(u32 r)
{
	return (r >> 3) & 0x1;
}
static inline u32 pwr_falcon_cpuctl_hreset_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_cpuctl_hreset_true_f(void)
{
	return 0x8;
}
static inline u32 pwr_falcon_cpuctl_hreset_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_cpuctl_hreset_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_cpuctl_halted_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_cpuctl_halted_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 pwr_falcon_cpuctl_halted_m(void)
{
	return 0x1 << 4;
}
static inline u32 pwr_falcon_cpuctl_halted_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 pwr_falcon_cpuctl_halted_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_cpuctl_halted_true_f(void)
{
	return 0x10;
}
static inline u32 pwr_falcon_cpuctl_halted_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_cpuctl_halted_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_cpuctl_stopped_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_cpuctl_stopped_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 pwr_falcon_cpuctl_stopped_m(void)
{
	return 0x1 << 5;
}
static inline u32 pwr_falcon_cpuctl_stopped_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 pwr_falcon_cpuctl_stopped_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_cpuctl_stopped_true_f(void)
{
	return 0x20;
}
static inline u32 pwr_falcon_cpuctl_stopped_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_cpuctl_stopped_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_bootvec_r(void)
{
	return 0x0010a104;
}
static inline u32 pwr_falcon_bootvec_vec_s(void)
{
	return 32;
}
static inline u32 pwr_falcon_bootvec_vec_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 pwr_falcon_bootvec_vec_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 pwr_falcon_bootvec_vec_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 pwr_falcon_bootvec_vec_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_bootvec_vec_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_hwcfg_r(void)
{
	return 0x0010a108;
}
static inline u32 pwr_falcon_hwcfg_imem_size_s(void)
{
	return 9;
}
static inline u32 pwr_falcon_hwcfg_imem_size_f(u32 v)
{
	return (v & 0x1ff) << 0;
}
static inline u32 pwr_falcon_hwcfg_imem_size_m(void)
{
	return 0x1ff << 0;
}
static inline u32 pwr_falcon_hwcfg_imem_size_v(u32 r)
{
	return (r >> 0) & 0x1ff;
}
static inline u32 pwr_falcon_hwcfg_dmem_size_s(void)
{
	return 9;
}
static inline u32 pwr_falcon_hwcfg_dmem_size_f(u32 v)
{
	return (v & 0x1ff) << 9;
}
static inline u32 pwr_falcon_hwcfg_dmem_size_m(void)
{
	return 0x1ff << 9;
}
static inline u32 pwr_falcon_hwcfg_dmem_size_v(u32 r)
{
	return (r >> 9) & 0x1ff;
}
static inline u32 pwr_falcon_hwcfg_methodfifo_depth_s(void)
{
	return 9;
}
static inline u32 pwr_falcon_hwcfg_methodfifo_depth_f(u32 v)
{
	return (v & 0x1ff) << 18;
}
static inline u32 pwr_falcon_hwcfg_methodfifo_depth_m(void)
{
	return 0x1ff << 18;
}
static inline u32 pwr_falcon_hwcfg_methodfifo_depth_v(u32 r)
{
	return (r >> 18) & 0x1ff;
}
static inline u32 pwr_falcon_hwcfg_dmaqueue_depth_s(void)
{
	return 5;
}
static inline u32 pwr_falcon_hwcfg_dmaqueue_depth_f(u32 v)
{
	return (v & 0x1f) << 27;
}
static inline u32 pwr_falcon_hwcfg_dmaqueue_depth_m(void)
{
	return 0x1f << 27;
}
static inline u32 pwr_falcon_hwcfg_dmaqueue_depth_v(u32 r)
{
	return (r >> 27) & 0x1f;
}
static inline u32 pwr_falcon_hwcfg1_v(void)
{
	return 0x0010a12c;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_s(void)
{
	return 4;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_f(u32 v)
{
	return (v & 0xf) << 0;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_m(void)
{
	return 0xf << 0;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_v(u32 r)
{
	return (r >> 0) & 0xf;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_init_v(void)
{
	return 0x00000005;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_init_f(void)
{
	return 0x5;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_1_0_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_1_0_f(void)
{
	return 0x1;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_2_0_v(void)
{
	return 0x00000002;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_2_0_f(void)
{
	return 0x2;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_3_0_v(void)
{
	return 0x00000003;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_3_0_f(void)
{
	return 0x3;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_4_0_v(void)
{
	return 0x00000004;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_4_0_f(void)
{
	return 0x4;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_5_0_v(void)
{
	return 0x00000005;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_5_0_f(void)
{
	return 0x5;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_6_0_v(void)
{
	return 0x00000006;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_6_0_f(void)
{
	return 0x6;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_7_0_v(void)
{
	return 0x00000007;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_7_0_f(void)
{
	return 0x7;
}
static inline u32 pwr_falcon_hwcfg1_security_model_s(void)
{
	return 2;
}
static inline u32 pwr_falcon_hwcfg1_security_model_f(u32 v)
{
	return (v & 0x3) << 4;
}
static inline u32 pwr_falcon_hwcfg1_security_model_m(void)
{
	return 0x3 << 4;
}
static inline u32 pwr_falcon_hwcfg1_security_model_v(u32 r)
{
	return (r >> 4) & 0x3;
}
static inline u32 pwr_falcon_hwcfg1_security_model_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_hwcfg1_security_model_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_hwcfg1_security_model_none_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_hwcfg1_security_model_none_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_hwcfg1_security_model_heavy_v(void)
{
	return 0x00000003;
}
static inline u32 pwr_falcon_hwcfg1_security_model_heavy_f(void)
{
	return 0x30;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_subversion_s(void)
{
	return 2;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_subversion_f(u32 v)
{
	return (v & 0x3) << 6;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_subversion_m(void)
{
	return 0x3 << 6;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_subversion_v(u32 r)
{
	return (r >> 6) & 0x3;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_subversion_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_subversion_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_subversion_0_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_subversion_0_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_subversion_1_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_subversion_1_f(void)
{
	return 0x40;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_subversion_2_v(void)
{
	return 0x00000002;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_subversion_2_f(void)
{
	return 0x80;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_subversion_3_v(void)
{
	return 0x00000003;
}
static inline u32 pwr_falcon_hwcfg1_core_rev_subversion_3_f(void)
{
	return 0xc0;
}
static inline u32 pwr_falcon_hwcfg1_imem_ports_s(void)
{
	return 4;
}
static inline u32 pwr_falcon_hwcfg1_imem_ports_f(u32 v)
{
	return (v & 0xf) << 8;
}
static inline u32 pwr_falcon_hwcfg1_imem_ports_m(void)
{
	return 0xf << 8;
}
static inline u32 pwr_falcon_hwcfg1_imem_ports_v(u32 r)
{
	return (r >> 8) & 0xf;
}
static inline u32 pwr_falcon_hwcfg1_imem_ports_init_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_hwcfg1_imem_ports_init_f(void)
{
	return 0x100;
}
static inline u32 pwr_falcon_hwcfg1_dmem_ports_s(void)
{
	return 4;
}
static inline u32 pwr_falcon_hwcfg1_dmem_ports_f(u32 v)
{
	return (v & 0xf) << 12;
}
static inline u32 pwr_falcon_hwcfg1_dmem_ports_m(void)
{
	return 0xf << 12;
}
static inline u32 pwr_falcon_hwcfg1_dmem_ports_v(u32 r)
{
	return (r >> 12) & 0xf;
}
static inline u32 pwr_falcon_hwcfg1_dmem_ports_init_v(void)
{
	return 0x00000004;
}
static inline u32 pwr_falcon_hwcfg1_dmem_ports_init_f(void)
{
	return 0x4000;
}
static inline u32 pwr_falcon_hwcfg1_tag_width_s(void)
{
	return 5;
}
static inline u32 pwr_falcon_hwcfg1_tag_width_f(u32 v)
{
	return (v & 0x1f) << 16;
}
static inline u32 pwr_falcon_hwcfg1_tag_width_m(void)
{
	return 0x1f << 16;
}
static inline u32 pwr_falcon_hwcfg1_tag_width_v(u32 r)
{
	return (r >> 16) & 0x1f;
}
static inline u32 pwr_falcon_hwcfg1_tag_width_init_v(void)
{
	return 0x00000009;
}
static inline u32 pwr_falcon_hwcfg1_tag_width_init_f(void)
{
	return 0x90000;
}
static inline u32 pwr_falcon_hwcfg1_dbg_priv_bus_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_hwcfg1_dbg_priv_bus_f(u32 v)
{
	return (v & 0x1) << 27;
}
static inline u32 pwr_falcon_hwcfg1_dbg_priv_bus_m(void)
{
	return 0x1 << 27;
}
static inline u32 pwr_falcon_hwcfg1_dbg_priv_bus_v(u32 r)
{
	return (r >> 27) & 0x1;
}
static inline u32 pwr_falcon_hwcfg1_dbg_priv_bus_init_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_hwcfg1_dbg_priv_bus_init_f(void)
{
	return 0x8000000;
}
static inline u32 pwr_falcon_hwcfg1_dbg_priv_bus_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_hwcfg1_dbg_priv_bus_enable_f(void)
{
	return 0x8000000;
}
static inline u32 pwr_falcon_hwcfg1_dbg_priv_bus_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_hwcfg1_dbg_priv_bus_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_hwcfg1_csb_size_16m_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_hwcfg1_csb_size_16m_f(u32 v)
{
	return (v & 0x1) << 28;
}
static inline u32 pwr_falcon_hwcfg1_csb_size_16m_m(void)
{
	return 0x1 << 28;
}
static inline u32 pwr_falcon_hwcfg1_csb_size_16m_v(u32 r)
{
	return (r >> 28) & 0x1;
}
static inline u32 pwr_falcon_hwcfg1_csb_size_16m_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_hwcfg1_csb_size_16m_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_hwcfg1_csb_size_16m_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_hwcfg1_csb_size_16m_true_f(void)
{
	return 0x10000000;
}
static inline u32 pwr_falcon_hwcfg1_csb_size_16m_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_hwcfg1_csb_size_16m_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_hwcfg1_priv_direct_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_hwcfg1_priv_direct_f(u32 v)
{
	return (v & 0x1) << 29;
}
static inline u32 pwr_falcon_hwcfg1_priv_direct_m(void)
{
	return 0x1 << 29;
}
static inline u32 pwr_falcon_hwcfg1_priv_direct_v(u32 r)
{
	return (r >> 29) & 0x1;
}
static inline u32 pwr_falcon_hwcfg1_priv_direct_init_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_hwcfg1_priv_direct_init_f(void)
{
	return 0x20000000;
}
static inline u32 pwr_falcon_hwcfg1_priv_direct_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_hwcfg1_priv_direct_true_f(void)
{
	return 0x20000000;
}
static inline u32 pwr_falcon_hwcfg1_priv_direct_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_hwcfg1_priv_direct_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_hwcfg1_dmem_apertures_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_hwcfg1_dmem_apertures_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 pwr_falcon_hwcfg1_dmem_apertures_m(void)
{
	return 0x1 << 30;
}
static inline u32 pwr_falcon_hwcfg1_dmem_apertures_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 pwr_falcon_hwcfg1_dmem_apertures_init_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_hwcfg1_dmem_apertures_init_f(void)
{
	return 0x40000000;
}
static inline u32 pwr_falcon_hwcfg1_dmem_apertures_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_hwcfg1_dmem_apertures_enable_f(void)
{
	return 0x40000000;
}
static inline u32 pwr_falcon_hwcfg1_dmem_apertures_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_hwcfg1_dmem_apertures_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_hwcfg1_imem_autofill_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_hwcfg1_imem_autofill_f(u32 v)
{
	return (v & 0x1) << 31;
}
static inline u32 pwr_falcon_hwcfg1_imem_autofill_m(void)
{
	return 0x1 << 31;
}
static inline u32 pwr_falcon_hwcfg1_imem_autofill_v(u32 r)
{
	return (r >> 31) & 0x1;
}
static inline u32 pwr_falcon_hwcfg1_imem_autofill_init_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_hwcfg1_imem_autofill_init_f(void)
{
	return 0x80000000;
}
static inline u32 pwr_falcon_hwcfg1_imem_autofill_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_hwcfg1_imem_autofill_enable_f(void)
{
	return 0x80000000;
}
static inline u32 pwr_falcon_hwcfg1_imem_autofill_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_hwcfg1_imem_autofill_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmatrfbase_r(void)
{
	return 0x0010a110;
}
static inline u32 pwr_falcon_dmatrfbase_base_s(void)
{
	return 32;
}
static inline u32 pwr_falcon_dmatrfbase_base_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 pwr_falcon_dmatrfbase_base_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 pwr_falcon_dmatrfbase_base_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 pwr_falcon_dmatrfbase_base_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_dmatrfbase_base_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmatrfmoffs_r(void)
{
	return 0x0010a114;
}
static inline u32 pwr_falcon_dmatrfmoffs_offs_s(void)
{
	return 16;
}
static inline u32 pwr_falcon_dmatrfmoffs_offs_f(u32 v)
{
	return (v & 0xffff) << 0;
}
static inline u32 pwr_falcon_dmatrfmoffs_offs_m(void)
{
	return 0xffff << 0;
}
static inline u32 pwr_falcon_dmatrfmoffs_offs_v(u32 r)
{
	return (r >> 0) & 0xffff;
}
static inline u32 pwr_falcon_dmatrfmoffs_offs_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_dmatrfmoffs_offs_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmatrfcmd_r(void)
{
	return 0x0010a118;
}
static inline u32 pwr_falcon_dmatrfcmd_full_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_dmatrfcmd_full_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 pwr_falcon_dmatrfcmd_full_m(void)
{
	return 0x1 << 0;
}
static inline u32 pwr_falcon_dmatrfcmd_full_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 pwr_falcon_dmatrfcmd_full_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_dmatrfcmd_full_true_f(void)
{
	return 0x1;
}
static inline u32 pwr_falcon_dmatrfcmd_full_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_dmatrfcmd_full_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmatrfcmd_idle_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_dmatrfcmd_idle_f(u32 v)
{
	return (v & 0x1) << 1;
}
static inline u32 pwr_falcon_dmatrfcmd_idle_m(void)
{
	return 0x1 << 1;
}
static inline u32 pwr_falcon_dmatrfcmd_idle_v(u32 r)
{
	return (r >> 1) & 0x1;
}
static inline u32 pwr_falcon_dmatrfcmd_idle_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_dmatrfcmd_idle_true_f(void)
{
	return 0x2;
}
static inline u32 pwr_falcon_dmatrfcmd_idle_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_dmatrfcmd_idle_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmatrfcmd_imem_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_dmatrfcmd_imem_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 pwr_falcon_dmatrfcmd_imem_m(void)
{
	return 0x1 << 4;
}
static inline u32 pwr_falcon_dmatrfcmd_imem_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 pwr_falcon_dmatrfcmd_imem_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_dmatrfcmd_imem_true_f(void)
{
	return 0x10;
}
static inline u32 pwr_falcon_dmatrfcmd_imem_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_dmatrfcmd_imem_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmatrfcmd_write_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_dmatrfcmd_write_f(u32 v)
{
	return (v & 0x1) << 5;
}
static inline u32 pwr_falcon_dmatrfcmd_write_m(void)
{
	return 0x1 << 5;
}
static inline u32 pwr_falcon_dmatrfcmd_write_v(u32 r)
{
	return (r >> 5) & 0x1;
}
static inline u32 pwr_falcon_dmatrfcmd_write_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_dmatrfcmd_write_true_f(void)
{
	return 0x20;
}
static inline u32 pwr_falcon_dmatrfcmd_write_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_dmatrfcmd_write_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmatrfcmd_size_s(void)
{
	return 3;
}
static inline u32 pwr_falcon_dmatrfcmd_size_f(u32 v)
{
	return (v & 0x7) << 8;
}
static inline u32 pwr_falcon_dmatrfcmd_size_m(void)
{
	return 0x7 << 8;
}
static inline u32 pwr_falcon_dmatrfcmd_size_v(u32 r)
{
	return (r >> 8) & 0x7;
}
static inline u32 pwr_falcon_dmatrfcmd_size_4b_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_dmatrfcmd_size_4b_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmatrfcmd_size_8b_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_dmatrfcmd_size_8b_f(void)
{
	return 0x100;
}
static inline u32 pwr_falcon_dmatrfcmd_size_16b_v(void)
{
	return 0x00000002;
}
static inline u32 pwr_falcon_dmatrfcmd_size_16b_f(void)
{
	return 0x200;
}
static inline u32 pwr_falcon_dmatrfcmd_size_32b_v(void)
{
	return 0x00000003;
}
static inline u32 pwr_falcon_dmatrfcmd_size_32b_f(void)
{
	return 0x300;
}
static inline u32 pwr_falcon_dmatrfcmd_size_64b_v(void)
{
	return 0x00000004;
}
static inline u32 pwr_falcon_dmatrfcmd_size_64b_f(void)
{
	return 0x400;
}
static inline u32 pwr_falcon_dmatrfcmd_size_128b_v(void)
{
	return 0x00000005;
}
static inline u32 pwr_falcon_dmatrfcmd_size_128b_f(void)
{
	return 0x500;
}
static inline u32 pwr_falcon_dmatrfcmd_size_256b_v(void)
{
	return 0x00000006;
}
static inline u32 pwr_falcon_dmatrfcmd_size_256b_f(void)
{
	return 0x600;
}
static inline u32 pwr_falcon_dmatrfcmd_ctxdma_s(void)
{
	return 3;
}
static inline u32 pwr_falcon_dmatrfcmd_ctxdma_f(u32 v)
{
	return (v & 0x7) << 12;
}
static inline u32 pwr_falcon_dmatrfcmd_ctxdma_m(void)
{
	return 0x7 << 12;
}
static inline u32 pwr_falcon_dmatrfcmd_ctxdma_v(u32 r)
{
	return (r >> 12) & 0x7;
}
static inline u32 pwr_falcon_dmatrffboffs_r(void)
{
	return 0x0010a11c;
}
static inline u32 pwr_falcon_dmatrffboffs_offs_s(void)
{
	return 32;
}
static inline u32 pwr_falcon_dmatrffboffs_offs_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 pwr_falcon_dmatrffboffs_offs_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 pwr_falcon_dmatrffboffs_offs_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 pwr_falcon_dmatrffboffs_offs_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_dmatrffboffs_offs_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmemc_r(u32 i)
{
	return 0x0010a1c0+(i)*8;
}
static inline u32 pwr_falcon_dmemc__size_1_v(void)
{
	return 8;
}
static inline u32 pwr_falcon_dmemc_offs_s(void)
{
	return 6;
}
static inline u32 pwr_falcon_dmemc_offs_f(u32 v)
{
	return (v & 0x3f) << 2;
}
static inline u32 pwr_falcon_dmemc_offs_m(void)
{
	return 0x3f << 2;
}
static inline u32 pwr_falcon_dmemc_offs_v(u32 r)
{
	return (r >> 2) & 0x3f;
}
static inline u32 pwr_falcon_dmemc_offs_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_dmemc_offs_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmemc_blk_s(void)
{
	return 8;
}
static inline u32 pwr_falcon_dmemc_blk_f(u32 v)
{
	return (v & 0xff) << 8;
}
static inline u32 pwr_falcon_dmemc_blk_m(void)
{
	return 0xff << 8;
}
static inline u32 pwr_falcon_dmemc_blk_v(u32 r)
{
	return (r >> 8) & 0xff;
}
static inline u32 pwr_falcon_dmemc_blk_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_dmemc_blk_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmemc_aincw_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_dmemc_aincw_f(u32 v)
{
	return (v & 0x1) << 24;
}
static inline u32 pwr_falcon_dmemc_aincw_m(void)
{
	return 0x1 << 24;
}
static inline u32 pwr_falcon_dmemc_aincw_v(u32 r)
{
	return (r >> 24) & 0x1;
}
static inline u32 pwr_falcon_dmemc_aincw_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_dmemc_aincw_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmemc_aincw_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_dmemc_aincw_true_f(void)
{
	return 0x1000000;
}
static inline u32 pwr_falcon_dmemc_aincw_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_dmemc_aincw_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmemc_aincr_s(void)
{
	return 1;
}
static inline u32 pwr_falcon_dmemc_aincr_f(u32 v)
{
	return (v & 0x1) << 25;
}
static inline u32 pwr_falcon_dmemc_aincr_m(void)
{
	return 0x1 << 25;
}
static inline u32 pwr_falcon_dmemc_aincr_v(u32 r)
{
	return (r >> 25) & 0x1;
}
static inline u32 pwr_falcon_dmemc_aincr_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_dmemc_aincr_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmemc_aincr_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_falcon_dmemc_aincr_true_f(void)
{
	return 0x2000000;
}
static inline u32 pwr_falcon_dmemc_aincr_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_falcon_dmemc_aincr_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_falcon_dmemd_r(u32 i)
{
	return 0x0010a1c4+(i)*8;
}
static inline u32 pwr_falcon_dmemd__size_1_v(void)
{
	return 8;
}
static inline u32 pwr_falcon_dmemd_data_s(void)
{
	return 32;
}
static inline u32 pwr_falcon_dmemd_data_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 pwr_falcon_dmemd_data_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 pwr_falcon_dmemd_data_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 pwr_pmu_new_instblk_r(void)
{
	return 0x0010a480;
}
static inline u32 pwr_pmu_new_instblk_ptr_s(void)
{
	return 28;
}
static inline u32 pwr_pmu_new_instblk_ptr_f(u32 v)
{
	return (v & 0xfffffff) << 0;
}
static inline u32 pwr_pmu_new_instblk_ptr_m(void)
{
	return 0xfffffff << 0;
}
static inline u32 pwr_pmu_new_instblk_ptr_v(u32 r)
{
	return (r >> 0) & 0xfffffff;
}
static inline u32 pwr_pmu_new_instblk_ptr_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_new_instblk_ptr_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_new_instblk_target_s(void)
{
	return 2;
}
static inline u32 pwr_pmu_new_instblk_target_f(u32 v)
{
	return (v & 0x3) << 28;
}
static inline u32 pwr_pmu_new_instblk_target_m(void)
{
	return 0x3 << 28;
}
static inline u32 pwr_pmu_new_instblk_target_v(u32 r)
{
	return (r >> 28) & 0x3;
}
static inline u32 pwr_pmu_new_instblk_target_fb_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_new_instblk_target_fb_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_new_instblk_target_sys_coh_v(void)
{
	return 0x00000002;
}
static inline u32 pwr_pmu_new_instblk_target_sys_coh_f(void)
{
	return 0x20000000;
}
static inline u32 pwr_pmu_new_instblk_target_sys_noncoh_v(void)
{
	return 0x00000003;
}
static inline u32 pwr_pmu_new_instblk_target_sys_noncoh_f(void)
{
	return 0x30000000;
}
static inline u32 pwr_pmu_new_instblk_valid_s(void)
{
	return 1;
}
static inline u32 pwr_pmu_new_instblk_valid_f(u32 v)
{
	return (v & 0x1) << 30;
}
static inline u32 pwr_pmu_new_instblk_valid_m(void)
{
	return 0x1 << 30;
}
static inline u32 pwr_pmu_new_instblk_valid_v(u32 r)
{
	return (r >> 30) & 0x1;
}
static inline u32 pwr_pmu_new_instblk_valid_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_new_instblk_valid_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_mutex_id_r(void)
{
	return 0x0010a488;
}
static inline u32 pwr_pmu_mutex_id_value_s(void)
{
	return 8;
}
static inline u32 pwr_pmu_mutex_id_value_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 pwr_pmu_mutex_id_value_m(void)
{
	return 0xff << 0;
}
static inline u32 pwr_pmu_mutex_id_value_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 pwr_pmu_mutex_id_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_mutex_id_value_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_mutex_id_value_not_avail_v(void)
{
	return 0x000000ff;
}
static inline u32 pwr_pmu_mutex_id_value_not_avail_f(void)
{
	return 0xff;
}
static inline u32 pwr_pmu_mutex_id_release_v(void)
{
	return 0x0010a48c;
}
static inline u32 pwr_pmu_mutex_id_release_value_s(void)
{
	return 8;
}
static inline u32 pwr_pmu_mutex_id_release_value_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 pwr_pmu_mutex_id_release_value_m(void)
{
	return 0xff << 0;
}
static inline u32 pwr_pmu_mutex_id_release_value_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 pwr_pmu_mutex_id_release_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_mutex_id_release_value_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_mutex_r(u32 i)
{
	return 0x0010a580+(i)*4;
}
static inline u32 pwr_pmu_mutex__size_1_v(void)
{
	return 16;
}
static inline u32 pwr_pmu_mutex_value_s(void)
{
	return 8;
}
static inline u32 pwr_pmu_mutex_value_f(u32 v)
{
	return (v & 0xff) << 0;
}
static inline u32 pwr_pmu_mutex_value_m(void)
{
	return 0xff << 0;
}
static inline u32 pwr_pmu_mutex_value_v(u32 r)
{
	return (r >> 0) & 0xff;
}
static inline u32 pwr_pmu_mutex_value_initial_lock_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_mutex_value_initial_lock_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_queue_head_r(u32 i)
{
	return 0x0010a4a0+(i)*4;
}
static inline u32 pwr_pmu_queue_head__size_1_v(void)
{
	return 4;
}
static inline u32 pwr_pmu_queue_head_address_s(void)
{
	return 32;
}
static inline u32 pwr_pmu_queue_head_address_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 pwr_pmu_queue_head_address_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 pwr_pmu_queue_head_address_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 pwr_pmu_queue_head_address_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_queue_head_address_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_queue_tail_r(u32 i)
{
	return 0x0010a4b0+(i)*4;
}
static inline u32 pwr_pmu_queue_tail__size_1_v(void)
{
	return 4;
}
static inline u32 pwr_pmu_queue_tail_address_s(void)
{
	return 32;
}
static inline u32 pwr_pmu_queue_tail_address_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 pwr_pmu_queue_tail_address_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 pwr_pmu_queue_tail_address_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 pwr_pmu_queue_tail_address_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_queue_tail_address_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_msgq_head_r(void)
{
	return 0x0010a4c8;
}
static inline u32 pwr_pmu_msgq_head_val_s(void)
{
	return 32;
}
static inline u32 pwr_pmu_msgq_head_val_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 pwr_pmu_msgq_head_val_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 pwr_pmu_msgq_head_val_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 pwr_pmu_msgq_head_val_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_msgq_head_val_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_msgq_tail_r(void)
{
	return 0x0010a4cc;
}
static inline u32 pwr_pmu_msgq_tail_val_s(void)
{
	return 32;
}
static inline u32 pwr_pmu_msgq_tail_val_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 pwr_pmu_msgq_tail_val_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 pwr_pmu_msgq_tail_val_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 pwr_pmu_msgq_tail_val_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_msgq_tail_val_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_idle_mask_supp_r(u32 i)
{
	return 0x0010a9f0+(i)*8;
}
static inline u32 pwr_pmu_idle_mask_supp__size_1_v(void)
{
	return 4;
}
static inline u32 pwr_pmu_idle_mask_supp_value_s(void)
{
	return 32;
}
static inline u32 pwr_pmu_idle_mask_supp_value_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 pwr_pmu_idle_mask_supp_value_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 pwr_pmu_idle_mask_supp_value_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 pwr_pmu_idle_mask_supp_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_idle_mask_supp_value_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_idle_mask_1_supp_r(u32 i)
{
	return 0x0010a9f4+(i)*8;
}
static inline u32 pwr_pmu_idle_mask_1_supp__size_1_v(void)
{
	return 4;
}
static inline u32 pwr_pmu_idle_mask_1_supp_value_s(void)
{
	return 32;
}
static inline u32 pwr_pmu_idle_mask_1_supp_value_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 pwr_pmu_idle_mask_1_supp_value_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 pwr_pmu_idle_mask_1_supp_value_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 pwr_pmu_idle_mask_1_supp_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_idle_mask_1_supp_value_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_idle_ctrl_supp_r(u32 i)
{
	return 0x0010aa30+(i)*8;
}
static inline u32 pwr_pmu_idle_ctrl_supp__size_1_v(void)
{
	return 4;
}
static inline u32 pwr_pmu_idle_ctrl_supp_value_s(void)
{
	return 2;
}
static inline u32 pwr_pmu_idle_ctrl_supp_value_f(u32 v)
{
	return (v & 0x3) << 0;
}
static inline u32 pwr_pmu_idle_ctrl_supp_value_m(void)
{
	return 0x3 << 0;
}
static inline u32 pwr_pmu_idle_ctrl_supp_value_v(u32 r)
{
	return (r >> 0) & 0x3;
}
static inline u32 pwr_pmu_idle_ctrl_supp_value_never_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_idle_ctrl_supp_value_never_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_idle_ctrl_supp_value_idle_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_pmu_idle_ctrl_supp_value_idle_f(void)
{
	return 0x1;
}
static inline u32 pwr_pmu_idle_ctrl_supp_value_busy_v(void)
{
	return 0x00000002;
}
static inline u32 pwr_pmu_idle_ctrl_supp_value_busy_f(void)
{
	return 0x2;
}
static inline u32 pwr_pmu_idle_ctrl_supp_value_always_v(void)
{
	return 0x00000003;
}
static inline u32 pwr_pmu_idle_ctrl_supp_value_always_f(void)
{
	return 0x3;
}
static inline u32 pwr_pmu_pg_idlefilth_r(u32 i)
{
	return 0x0010a6c0+(i)*4;
}
static inline u32 pwr_pmu_pg_idlefilth__size_1_v(void)
{
	return 1;
}
static inline u32 pwr_pmu_pg_idlefilth_value_s(void)
{
	return 32;
}
static inline u32 pwr_pmu_pg_idlefilth_value_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 pwr_pmu_pg_idlefilth_value_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 pwr_pmu_pg_idlefilth_value_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 pwr_pmu_pg_idlefilth_value_init_v(void)
{
	return 0x00001000;
}
static inline u32 pwr_pmu_pg_idlefilth_value_init_f(void)
{
	return 0x1000;
}
static inline u32 pwr_pmu_pg_ppuidlefilth_r(u32 i)
{
	return 0x0010a6e8+(i)*4;
}
static inline u32 pwr_pmu_pg_ppuidlefilth__size_1_v(void)
{
	return 1;
}
static inline u32 pwr_pmu_pg_ppuidlefilth_value_s(void)
{
	return 32;
}
static inline u32 pwr_pmu_pg_ppuidlefilth_value_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 pwr_pmu_pg_ppuidlefilth_value_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 pwr_pmu_pg_ppuidlefilth_value_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 pwr_pmu_pg_ppuidlefilth_value_init_v(void)
{
	return 0x01000000;
}
static inline u32 pwr_pmu_pg_ppuidlefilth_value_init_f(void)
{
	return 0x1000000;
}
static inline u32 pwr_pmu_pg_idle_cnt_r(u32 i)
{
	return 0x0010a710+(i)*4;
}
static inline u32 pwr_pmu_pg_idle_cnt__size_1_v(void)
{
	return 1;
}
static inline u32 pwr_pmu_pg_idle_cnt_value_s(void)
{
	return 32;
}
static inline u32 pwr_pmu_pg_idle_cnt_value_f(u32 v)
{
	return (v & 0xffffffff) << 0;
}
static inline u32 pwr_pmu_pg_idle_cnt_value_m(void)
{
	return 0xffffffff << 0;
}
static inline u32 pwr_pmu_pg_idle_cnt_value_v(u32 r)
{
	return (r >> 0) & 0xffffffff;
}
static inline u32 pwr_pmu_pg_idle_cnt_value_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_idle_cnt_value_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_intren_r(u32 i)
{
	return 0x0010a760+(i)*4;
}
static inline u32 pwr_pmu_pg_intren__size_1_v(void)
{
	return 1;
}
static inline u32 pwr_pmu_pg_intren_pg_on_s(void)
{
	return 1;
}
static inline u32 pwr_pmu_pg_intren_pg_on_f(u32 v)
{
	return (v & 0x1) << 0;
}
static inline u32 pwr_pmu_pg_intren_pg_on_m(void)
{
	return 0x1 << 0;
}
static inline u32 pwr_pmu_pg_intren_pg_on_v(u32 r)
{
	return (r >> 0) & 0x1;
}
static inline u32 pwr_pmu_pg_intren_pg_on_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_intren_pg_on_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_intren_pg_on_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_intren_pg_on_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_intren_pg_on_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_pmu_pg_intren_pg_on_enable_f(void)
{
	return 0x1;
}
static inline u32 pwr_pmu_pg_intren_pg_on_done_s(void)
{
	return 1;
}
static inline u32 pwr_pmu_pg_intren_pg_on_done_f(u32 v)
{
	return (v & 0x1) << 4;
}
static inline u32 pwr_pmu_pg_intren_pg_on_done_m(void)
{
	return 0x1 << 4;
}
static inline u32 pwr_pmu_pg_intren_pg_on_done_v(u32 r)
{
	return (r >> 4) & 0x1;
}
static inline u32 pwr_pmu_pg_intren_pg_on_done_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_intren_pg_on_done_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_intren_pg_on_done_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_intren_pg_on_done_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_intren_pg_on_done_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_pmu_pg_intren_pg_on_done_enable_f(void)
{
	return 0x10;
}
static inline u32 pwr_pmu_pg_intren_ctx_restore_s(void)
{
	return 1;
}
static inline u32 pwr_pmu_pg_intren_ctx_restore_f(u32 v)
{
	return (v & 0x1) << 8;
}
static inline u32 pwr_pmu_pg_intren_ctx_restore_m(void)
{
	return 0x1 << 8;
}
static inline u32 pwr_pmu_pg_intren_ctx_restore_v(u32 r)
{
	return (r >> 8) & 0x1;
}
static inline u32 pwr_pmu_pg_intren_ctx_restore_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_intren_ctx_restore_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_intren_ctx_restore_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_intren_ctx_restore_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_intren_ctx_restore_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_pmu_pg_intren_ctx_restore_enable_f(void)
{
	return 0x100;
}
static inline u32 pwr_pmu_pg_intren_cfg_err_s(void)
{
	return 1;
}
static inline u32 pwr_pmu_pg_intren_cfg_err_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 pwr_pmu_pg_intren_cfg_err_m(void)
{
	return 0x1 << 12;
}
static inline u32 pwr_pmu_pg_intren_cfg_err_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 pwr_pmu_pg_intren_cfg_err_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_intren_cfg_err_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_intren_cfg_err_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_intren_cfg_err_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_intren_cfg_err_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_pmu_pg_intren_cfg_err_enable_f(void)
{
	return 0x1000;
}
static inline u32 pwr_pmu_pg_intren_eng_rst_s(void)
{
	return 1;
}
static inline u32 pwr_pmu_pg_intren_eng_rst_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 pwr_pmu_pg_intren_eng_rst_m(void)
{
	return 0x1 << 16;
}
static inline u32 pwr_pmu_pg_intren_eng_rst_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 pwr_pmu_pg_intren_eng_rst_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_intren_eng_rst_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_intren_eng_rst_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_intren_eng_rst_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_intren_eng_rst_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_pmu_pg_intren_eng_rst_enable_f(void)
{
	return 0x10000;
}
static inline u32 pwr_pmu_pg_stat_r(u32 i)
{
	return 0x0010aaa8+(i)*4;
}
static inline u32 pwr_pmu_pg_stat__size_1_v(void)
{
	return 1;
}
static inline u32 pwr_pmu_pg_stat_est_s(void)
{
	return 3;
}
static inline u32 pwr_pmu_pg_stat_est_f(u32 v)
{
	return (v & 0x7) << 0;
}
static inline u32 pwr_pmu_pg_stat_est_m(void)
{
	return 0x7 << 0;
}
static inline u32 pwr_pmu_pg_stat_est_v(u32 r)
{
	return (r >> 0) & 0x7;
}
static inline u32 pwr_pmu_pg_stat_est_idle_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_stat_est_idle_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_stat_est_poweron_engidle_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_stat_est_poweron_engidle_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_stat_est_poweringdown_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_pmu_pg_stat_est_poweringdown_f(void)
{
	return 0x1;
}
static inline u32 pwr_pmu_pg_stat_est_active_v(void)
{
	return 0x00000002;
}
static inline u32 pwr_pmu_pg_stat_est_active_f(void)
{
	return 0x2;
}
static inline u32 pwr_pmu_pg_stat_est_poweron_engbusy_v(void)
{
	return 0x00000002;
}
static inline u32 pwr_pmu_pg_stat_est_poweron_engbusy_f(void)
{
	return 0x2;
}
static inline u32 pwr_pmu_pg_stat_est_poweringup_v(void)
{
	return 0x00000003;
}
static inline u32 pwr_pmu_pg_stat_est_poweringup_f(void)
{
	return 0x3;
}
static inline u32 pwr_pmu_pg_stat_est_pwroff_v(void)
{
	return 0x00000004;
}
static inline u32 pwr_pmu_pg_stat_est_pwroff_f(void)
{
	return 0x4;
}
static inline u32 pwr_pmu_pg_stat_pgst_s(void)
{
	return 4;
}
static inline u32 pwr_pmu_pg_stat_pgst_f(u32 v)
{
	return (v & 0xf) << 3;
}
static inline u32 pwr_pmu_pg_stat_pgst_m(void)
{
	return 0xf << 3;
}
static inline u32 pwr_pmu_pg_stat_pgst_v(u32 r)
{
	return (r >> 3) & 0xf;
}
static inline u32 pwr_pmu_pg_stat_pgst_idle_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_stat_pgst_idle_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_stat_threshold_err_s(void)
{
	return 1;
}
static inline u32 pwr_pmu_pg_stat_threshold_err_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 pwr_pmu_pg_stat_threshold_err_m(void)
{
	return 0x1 << 15;
}
static inline u32 pwr_pmu_pg_stat_threshold_err_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 pwr_pmu_pg_stat_threshold_err_clear_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_stat_threshold_err_clear_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_stat_threshold_err_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_pmu_pg_stat_threshold_err_set_f(void)
{
	return 0x8000;
}
static inline u32 pwr_pmu_pg_stat_runtime_cfg_err_s(void)
{
	return 1;
}
static inline u32 pwr_pmu_pg_stat_runtime_cfg_err_f(u32 v)
{
	return (v & 0x1) << 16;
}
static inline u32 pwr_pmu_pg_stat_runtime_cfg_err_m(void)
{
	return 0x1 << 16;
}
static inline u32 pwr_pmu_pg_stat_runtime_cfg_err_v(u32 r)
{
	return (r >> 16) & 0x1;
}
static inline u32 pwr_pmu_pg_stat_runtime_cfg_err_clear_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_stat_runtime_cfg_err_clear_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_stat_runtime_cfg_err_set_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_pmu_pg_stat_runtime_cfg_err_set_f(void)
{
	return 0x10000;
}
static inline u32 pwr_pmu_pg_stat_ppu_idle_period_s(void)
{
	return 1;
}
static inline u32 pwr_pmu_pg_stat_ppu_idle_period_f(u32 v)
{
	return (v & 0x1) << 19;
}
static inline u32 pwr_pmu_pg_stat_ppu_idle_period_m(void)
{
	return 0x1 << 19;
}
static inline u32 pwr_pmu_pg_stat_ppu_idle_period_v(u32 r)
{
	return (r >> 19) & 0x1;
}
static inline u32 pwr_pmu_pg_stat_ppu_idle_period_false_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_pmu_pg_stat_ppu_idle_period_false_f(void)
{
	return 0x0;
}
static inline u32 pwr_pmu_pg_stat_ppu_idle_period_true_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_pmu_pg_stat_ppu_idle_period_true_f(void)
{
	return 0x80000;
}
static inline u32 pwr_fbif_transcfg_r(u32 i)
{
	return 0x0010a600+(i)*4;
}
static inline u32 pwr_fbif_transcfg__size_1_v(void)
{
	return 8;
}
static inline u32 pwr_fbif_transcfg_target_s(void)
{
	return 2;
}
static inline u32 pwr_fbif_transcfg_target_f(u32 v)
{
	return (v & 0x3) << 0;
}
static inline u32 pwr_fbif_transcfg_target_m(void)
{
	return 0x3 << 0;
}
static inline u32 pwr_fbif_transcfg_target_v(u32 r)
{
	return (r >> 0) & 0x3;
}
static inline u32 pwr_fbif_transcfg_target_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_fbif_transcfg_target_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_fbif_transcfg_target_local_fb_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_fbif_transcfg_target_local_fb_f(void)
{
	return 0x0;
}
static inline u32 pwr_fbif_transcfg_target_coherent_sysmem_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_fbif_transcfg_target_coherent_sysmem_f(void)
{
	return 0x1;
}
static inline u32 pwr_fbif_transcfg_target_noncoherent_sysmem_v(void)
{
	return 0x00000002;
}
static inline u32 pwr_fbif_transcfg_target_noncoherent_sysmem_f(void)
{
	return 0x2;
}
static inline u32 pwr_fbif_transcfg_mem_type_s(void)
{
	return 1;
}
static inline u32 pwr_fbif_transcfg_mem_type_f(u32 v)
{
	return (v & 0x1) << 2;
}
static inline u32 pwr_fbif_transcfg_mem_type_m(void)
{
	return 0x1 << 2;
}
static inline u32 pwr_fbif_transcfg_mem_type_v(u32 r)
{
	return (r >> 2) & 0x1;
}
static inline u32 pwr_fbif_transcfg_mem_type_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_fbif_transcfg_mem_type_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_fbif_transcfg_mem_type_virtual_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_fbif_transcfg_mem_type_virtual_f(void)
{
	return 0x0;
}
static inline u32 pwr_fbif_transcfg_mem_type_physical_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_fbif_transcfg_mem_type_physical_f(void)
{
	return 0x4;
}
static inline u32 pwr_fbif_transcfg_l2c_wr_s(void)
{
	return 2;
}
static inline u32 pwr_fbif_transcfg_l2c_wr_f(u32 v)
{
	return (v & 0x3) << 4;
}
static inline u32 pwr_fbif_transcfg_l2c_wr_m(void)
{
	return 0x3 << 4;
}
static inline u32 pwr_fbif_transcfg_l2c_wr_v(u32 r)
{
	return (r >> 4) & 0x3;
}
static inline u32 pwr_fbif_transcfg_l2c_wr_init_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_fbif_transcfg_l2c_wr_init_f(void)
{
	return 0x10;
}
static inline u32 pwr_fbif_transcfg_l2c_wr_l2_evict_first_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_fbif_transcfg_l2c_wr_l2_evict_first_f(void)
{
	return 0x0;
}
static inline u32 pwr_fbif_transcfg_l2c_wr_l2_evict_normal_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_fbif_transcfg_l2c_wr_l2_evict_normal_f(void)
{
	return 0x10;
}
static inline u32 pwr_fbif_transcfg_l2c_wr_l2_evict_last_v(void)
{
	return 0x00000002;
}
static inline u32 pwr_fbif_transcfg_l2c_wr_l2_evict_last_f(void)
{
	return 0x20;
}
static inline u32 pwr_fbif_transcfg_l2c_rd_s(void)
{
	return 2;
}
static inline u32 pwr_fbif_transcfg_l2c_rd_f(u32 v)
{
	return (v & 0x3) << 8;
}
static inline u32 pwr_fbif_transcfg_l2c_rd_m(void)
{
	return 0x3 << 8;
}
static inline u32 pwr_fbif_transcfg_l2c_rd_v(u32 r)
{
	return (r >> 8) & 0x3;
}
static inline u32 pwr_fbif_transcfg_l2c_rd_init_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_fbif_transcfg_l2c_rd_init_f(void)
{
	return 0x100;
}
static inline u32 pwr_fbif_transcfg_l2c_rd_l2_evict_first_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_fbif_transcfg_l2c_rd_l2_evict_first_f(void)
{
	return 0x0;
}
static inline u32 pwr_fbif_transcfg_l2c_rd_l2_evict_normal_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_fbif_transcfg_l2c_rd_l2_evict_normal_f(void)
{
	return 0x100;
}
static inline u32 pwr_fbif_transcfg_l2c_rd_l2_evict_last_v(void)
{
	return 0x00000002;
}
static inline u32 pwr_fbif_transcfg_l2c_rd_l2_evict_last_f(void)
{
	return 0x200;
}
static inline u32 pwr_fbif_transcfg_wachk0_s(void)
{
	return 1;
}
static inline u32 pwr_fbif_transcfg_wachk0_f(u32 v)
{
	return (v & 0x1) << 12;
}
static inline u32 pwr_fbif_transcfg_wachk0_m(void)
{
	return 0x1 << 12;
}
static inline u32 pwr_fbif_transcfg_wachk0_v(u32 r)
{
	return (r >> 12) & 0x1;
}
static inline u32 pwr_fbif_transcfg_wachk0_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_fbif_transcfg_wachk0_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_fbif_transcfg_wachk0_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_fbif_transcfg_wachk0_enable_f(void)
{
	return 0x1000;
}
static inline u32 pwr_fbif_transcfg_wachk0_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_fbif_transcfg_wachk0_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_fbif_transcfg_wachk1_s(void)
{
	return 1;
}
static inline u32 pwr_fbif_transcfg_wachk1_f(u32 v)
{
	return (v & 0x1) << 13;
}
static inline u32 pwr_fbif_transcfg_wachk1_m(void)
{
	return 0x1 << 13;
}
static inline u32 pwr_fbif_transcfg_wachk1_v(u32 r)
{
	return (r >> 13) & 0x1;
}
static inline u32 pwr_fbif_transcfg_wachk1_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_fbif_transcfg_wachk1_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_fbif_transcfg_wachk1_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_fbif_transcfg_wachk1_enable_f(void)
{
	return 0x2000;
}
static inline u32 pwr_fbif_transcfg_wachk1_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_fbif_transcfg_wachk1_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_fbif_transcfg_rachk0_s(void)
{
	return 1;
}
static inline u32 pwr_fbif_transcfg_rachk0_f(u32 v)
{
	return (v & 0x1) << 14;
}
static inline u32 pwr_fbif_transcfg_rachk0_m(void)
{
	return 0x1 << 14;
}
static inline u32 pwr_fbif_transcfg_rachk0_v(u32 r)
{
	return (r >> 14) & 0x1;
}
static inline u32 pwr_fbif_transcfg_rachk0_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_fbif_transcfg_rachk0_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_fbif_transcfg_rachk0_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_fbif_transcfg_rachk0_enable_f(void)
{
	return 0x4000;
}
static inline u32 pwr_fbif_transcfg_rachk0_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_fbif_transcfg_rachk0_disable_f(void)
{
	return 0x0;
}
static inline u32 pwr_fbif_transcfg_rachk1_s(void)
{
	return 1;
}
static inline u32 pwr_fbif_transcfg_rachk1_f(u32 v)
{
	return (v & 0x1) << 15;
}
static inline u32 pwr_fbif_transcfg_rachk1_m(void)
{
	return 0x1 << 15;
}
static inline u32 pwr_fbif_transcfg_rachk1_v(u32 r)
{
	return (r >> 15) & 0x1;
}
static inline u32 pwr_fbif_transcfg_rachk1_init_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_fbif_transcfg_rachk1_init_f(void)
{
	return 0x0;
}
static inline u32 pwr_fbif_transcfg_rachk1_enable_v(void)
{
	return 0x00000001;
}
static inline u32 pwr_fbif_transcfg_rachk1_enable_f(void)
{
	return 0x8000;
}
static inline u32 pwr_fbif_transcfg_rachk1_disable_v(void)
{
	return 0x00000000;
}
static inline u32 pwr_fbif_transcfg_rachk1_disable_f(void)
{
	return 0x0;
}

#endif /* __hw_pwr_gk20a_h__ */
