\hypertarget{group__I2C__CR1__Bit__Positions}{}\doxysection{I2\+C\+\_\+\+CR1 Bit Position Definitions}
\label{group__I2C__CR1__Bit__Positions}\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}


Bit position definitions for I2\+C\+\_\+\+CR1 register.  


Collaboration diagram for I2\+C\+\_\+\+CR1 Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__I2C__CR1__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Bit__Positions_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~0
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Bit__Positions_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}}~1
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Bit__Positions_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}}~3
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Bit__Positions_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}}~4
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Bit__Positions_ga40d2eb849f9d55e6298035b61e84ca42}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}}~5
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Bit__Positions_ga1d8c219193b11f8507d7b85831d14912}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC}}~6
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Bit__Positions_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~7
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Bit__Positions_ga2ca7f18dd5bc1130dbefae4ff8736143}{I2\+C\+\_\+\+CR1\+\_\+\+START}}~8
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Bit__Positions_gace70293f3dfa24d448b600fc58e45223}{I2\+C\+\_\+\+CR1\+\_\+\+STOP}}~9
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Bit__Positions_gaf933b105259a4bc46a957576adb8d96d}{I2\+C\+\_\+\+CR1\+\_\+\+ACK}}~10
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Bit__Positions_ga34721958229a5983f2e95dfeaa8e55c3}{I2\+C\+\_\+\+CR1\+\_\+\+POS}}~11
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Bit__Positions_gab4d0119253d93a106b5ca704e5020c12}{I2\+C\+\_\+\+CR1\+\_\+\+PEC}}~12
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Bit__Positions_ga56729ccf93c5d9f5b5b05002e3a2323c}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT}}~13
\item 
\#define \mbox{\hyperlink{group__I2C__CR1__Bit__Positions_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST}}~15
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for I2\+C\+\_\+\+CR1 register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__I2C__CR1__Bit__Positions_gaf933b105259a4bc46a957576adb8d96d}\label{group__I2C__CR1__Bit__Positions_gaf933b105259a4bc46a957576adb8d96d}} 
\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}!I2C\_CR1\_ACK@{I2C\_CR1\_ACK}}
\index{I2C\_CR1\_ACK@{I2C\_CR1\_ACK}!I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ACK}{I2C\_CR1\_ACK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ACK~10}

Acknowledge Enable \mbox{\Hypertarget{group__I2C__CR1__Bit__Positions_ga56729ccf93c5d9f5b5b05002e3a2323c}\label{group__I2C__CR1__Bit__Positions_ga56729ccf93c5d9f5b5b05002e3a2323c}} 
\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}!I2C\_CR1\_ALERT@{I2C\_CR1\_ALERT}}
\index{I2C\_CR1\_ALERT@{I2C\_CR1\_ALERT}!I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ALERT}{I2C\_CR1\_ALERT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ALERT~13}

SMBus Alert \mbox{\Hypertarget{group__I2C__CR1__Bit__Positions_ga4598185d9092edfbf943464bcbb342ac}\label{group__I2C__CR1__Bit__Positions_ga4598185d9092edfbf943464bcbb342ac}} 
\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}!I2C\_CR1\_ENARP@{I2C\_CR1\_ENARP}}
\index{I2C\_CR1\_ENARP@{I2C\_CR1\_ENARP}!I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ENARP}{I2C\_CR1\_ENARP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENARP~4}

ARP Enable \mbox{\Hypertarget{group__I2C__CR1__Bit__Positions_ga1d8c219193b11f8507d7b85831d14912}\label{group__I2C__CR1__Bit__Positions_ga1d8c219193b11f8507d7b85831d14912}} 
\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}!I2C\_CR1\_ENGC@{I2C\_CR1\_ENGC}}
\index{I2C\_CR1\_ENGC@{I2C\_CR1\_ENGC}!I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ENGC}{I2C\_CR1\_ENGC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENGC~6}

General Call Enable \mbox{\Hypertarget{group__I2C__CR1__Bit__Positions_ga40d2eb849f9d55e6298035b61e84ca42}\label{group__I2C__CR1__Bit__Positions_ga40d2eb849f9d55e6298035b61e84ca42}} 
\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}!I2C\_CR1\_ENPEC@{I2C\_CR1\_ENPEC}}
\index{I2C\_CR1\_ENPEC@{I2C\_CR1\_ENPEC}!I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_ENPEC}{I2C\_CR1\_ENPEC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENPEC~5}

PEC Enable \mbox{\Hypertarget{group__I2C__CR1__Bit__Positions_ga197aaca79f64e832af3a0a0864c2a08c}\label{group__I2C__CR1__Bit__Positions_ga197aaca79f64e832af3a0a0864c2a08c}} 
\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}!I2C\_CR1\_NOSTRETCH@{I2C\_CR1\_NOSTRETCH}}
\index{I2C\_CR1\_NOSTRETCH@{I2C\_CR1\_NOSTRETCH}!I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_NOSTRETCH}{I2C\_CR1\_NOSTRETCH}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH~7}

Clock Stretching Disable \mbox{\Hypertarget{group__I2C__CR1__Bit__Positions_ga953b0d38414808db79da116842ed3262}\label{group__I2C__CR1__Bit__Positions_ga953b0d38414808db79da116842ed3262}} 
\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}!I2C\_CR1\_PE@{I2C\_CR1\_PE}}
\index{I2C\_CR1\_PE@{I2C\_CR1\_PE}!I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_PE}{I2C\_CR1\_PE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+PE~0}

Peripheral Enable \mbox{\Hypertarget{group__I2C__CR1__Bit__Positions_gab4d0119253d93a106b5ca704e5020c12}\label{group__I2C__CR1__Bit__Positions_gab4d0119253d93a106b5ca704e5020c12}} 
\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}!I2C\_CR1\_PEC@{I2C\_CR1\_PEC}}
\index{I2C\_CR1\_PEC@{I2C\_CR1\_PEC}!I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_PEC}{I2C\_CR1\_PEC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+PEC~12}

Packet Error Checking \mbox{\Hypertarget{group__I2C__CR1__Bit__Positions_ga34721958229a5983f2e95dfeaa8e55c3}\label{group__I2C__CR1__Bit__Positions_ga34721958229a5983f2e95dfeaa8e55c3}} 
\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}!I2C\_CR1\_POS@{I2C\_CR1\_POS}}
\index{I2C\_CR1\_POS@{I2C\_CR1\_POS}!I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_POS}{I2C\_CR1\_POS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+POS~11}

Acknowledge/\+Not Acknowledge \mbox{\Hypertarget{group__I2C__CR1__Bit__Positions_ga001198ff898802888edf58f56d5371c9}\label{group__I2C__CR1__Bit__Positions_ga001198ff898802888edf58f56d5371c9}} 
\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}!I2C\_CR1\_SMBTYPE@{I2C\_CR1\_SMBTYPE}}
\index{I2C\_CR1\_SMBTYPE@{I2C\_CR1\_SMBTYPE}!I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_SMBTYPE}{I2C\_CR1\_SMBTYPE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE~3}

SMBus Type \mbox{\Hypertarget{group__I2C__CR1__Bit__Positions_ga4cfee7b020a49bd037fa7cf27c796abc}\label{group__I2C__CR1__Bit__Positions_ga4cfee7b020a49bd037fa7cf27c796abc}} 
\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}!I2C\_CR1\_SMBUS@{I2C\_CR1\_SMBUS}}
\index{I2C\_CR1\_SMBUS@{I2C\_CR1\_SMBUS}!I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_SMBUS}{I2C\_CR1\_SMBUS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SMBUS~1}

SMBus Mode \mbox{\Hypertarget{group__I2C__CR1__Bit__Positions_ga2ca7f18dd5bc1130dbefae4ff8736143}\label{group__I2C__CR1__Bit__Positions_ga2ca7f18dd5bc1130dbefae4ff8736143}} 
\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}!I2C\_CR1\_START@{I2C\_CR1\_START}}
\index{I2C\_CR1\_START@{I2C\_CR1\_START}!I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_START}{I2C\_CR1\_START}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+START~8}

Start Generation \mbox{\Hypertarget{group__I2C__CR1__Bit__Positions_gace70293f3dfa24d448b600fc58e45223}\label{group__I2C__CR1__Bit__Positions_gace70293f3dfa24d448b600fc58e45223}} 
\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}!I2C\_CR1\_STOP@{I2C\_CR1\_STOP}}
\index{I2C\_CR1\_STOP@{I2C\_CR1\_STOP}!I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_STOP}{I2C\_CR1\_STOP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+STOP~9}

Stop Generation \mbox{\Hypertarget{group__I2C__CR1__Bit__Positions_ga8dc661ef13da02e5bcb943f2003d576d}\label{group__I2C__CR1__Bit__Positions_ga8dc661ef13da02e5bcb943f2003d576d}} 
\index{I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}!I2C\_CR1\_SWRST@{I2C\_CR1\_SWRST}}
\index{I2C\_CR1\_SWRST@{I2C\_CR1\_SWRST}!I2C\_CR1 Bit Position Definitions@{I2C\_CR1 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR1\_SWRST}{I2C\_CR1\_SWRST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SWRST~15}

Software Reset 