Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
<<<<<<< HEAD
| Date         : Wed Apr 10 23:40:10 2019
| Host         : 1004-9020-1819-031 running 64-bit Service Pack 1  (build 7601)
=======
| Date         : Tue Apr 09 23:44:59 2019
| Host         : 1004-9020-1819-030 running 64-bit Service Pack 1  (build 7601)
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
<<<<<<< HEAD
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    32 |
=======
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    29 |
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
<<<<<<< HEAD
| No           | No                    | No                     |              25 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           11 |
| Yes          | No                    | No                     |              32 |            8 |
=======
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

<<<<<<< HEAD
+-------------------------+---------------+------------------+------------------+----------------+
|       Clock Signal      | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+---------------+------------------+------------------+----------------+
|  PRINT/clk50MHz         |               |                  |                1 |              1 |
|  PRINT/data_reg_i_2_n_0 |               |                  |                1 |              1 |
|  clk100MHz_IBUF_BUFG    |               |                  |                3 |              3 |
|  PRINT/clk              |               | PRINT/eqOp       |                3 |             12 |
|  PRINT/clk              | PRINT/eqOp    | PRINT/vcount     |                3 |             12 |
|  clk1Hz_reg_n_0_BUFG    |               |                  |               11 |             20 |
|  clk100MHz_IBUF_BUFG    |               | clk1Hz           |                8 |             31 |
|  clk1Hz_reg_n_0_BUFG    | sel           |                  |                8 |             32 |
+-------------------------+---------------+------------------+------------------+----------------+
=======
+---------------------------+---------------+------------------+------------------+----------------+
|        Clock Signal       | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+---------------+------------------+------------------+----------------+
|  DISPLAY/data_reg_i_2_n_0 |               |                  |                1 |              1 |
|  clk100MHz_IBUF_BUFG      |               |                  |                1 |              1 |
|  DISPLAY/clk50MHz         |               |                  |                1 |              1 |
|  DISPLAY/clk              |               | DISPLAY/eqOp     |                3 |             12 |
|  DISPLAY/clk              | DISPLAY/eqOp  | DISPLAY/vcount   |                3 |             12 |
+---------------------------+---------------+------------------+------------------+----------------+
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
<<<<<<< HEAD
| 1      |                     2 |
| 3      |                     1 |
| 12     |                     2 |
| 16+    |                     3 |
=======
| 1      |                     3 |
| 12     |                     2 |
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
+--------+-----------------------+


