$date
	Sat Nov 11 11:56:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 16 ! output7_real [15:0] $end
$var wire 16 " output7_imag [15:0] $end
$var wire 16 # output6_real [15:0] $end
$var wire 16 $ output6_imag [15:0] $end
$var wire 16 % output5_real [15:0] $end
$var wire 16 & output5_imag [15:0] $end
$var wire 16 ' output4_real [15:0] $end
$var wire 16 ( output4_imag [15:0] $end
$var wire 16 ) output3_real [15:0] $end
$var wire 16 * output3_imag [15:0] $end
$var wire 16 + output2_real [15:0] $end
$var wire 16 , output2_imag [15:0] $end
$var wire 16 - output1_real [15:0] $end
$var wire 16 . output1_imag [15:0] $end
$var wire 16 / output0_real [15:0] $end
$var wire 16 0 output0_imag [15:0] $end
$var reg 1 1 clk $end
$var reg 16 2 input0_imag [15:0] $end
$var reg 16 3 input0_real [15:0] $end
$var reg 16 4 input1_imag [15:0] $end
$var reg 16 5 input1_real [15:0] $end
$var reg 16 6 input2_imag [15:0] $end
$var reg 16 7 input2_real [15:0] $end
$var reg 16 8 input3_imag [15:0] $end
$var reg 16 9 input3_real [15:0] $end
$var reg 16 : input4_imag [15:0] $end
$var reg 16 ; input4_real [15:0] $end
$var reg 16 < input5_imag [15:0] $end
$var reg 16 = input5_real [15:0] $end
$var reg 16 > input6_imag [15:0] $end
$var reg 16 ? input6_real [15:0] $end
$var reg 16 @ input7_imag [15:0] $end
$var reg 16 A input7_real [15:0] $end
$var reg 1 B rst $end
$var reg 1 C start $end
$var reg 1 D write $end
$scope module U0 $end
$var wire 1 1 clk $end
$var wire 16 E input0_imag [15:0] $end
$var wire 16 F input0_real [15:0] $end
$var wire 16 G input1_imag [15:0] $end
$var wire 16 H input1_real [15:0] $end
$var wire 16 I input2_imag [15:0] $end
$var wire 16 J input2_real [15:0] $end
$var wire 16 K input3_imag [15:0] $end
$var wire 16 L input3_real [15:0] $end
$var wire 16 M input4_imag [15:0] $end
$var wire 16 N input4_real [15:0] $end
$var wire 16 O input5_imag [15:0] $end
$var wire 16 P input5_real [15:0] $end
$var wire 16 Q input6_imag [15:0] $end
$var wire 16 R input6_real [15:0] $end
$var wire 16 S input7_imag [15:0] $end
$var wire 16 T input7_real [15:0] $end
$var wire 16 U output0_imag [15:0] $end
$var wire 16 V output0_real [15:0] $end
$var wire 16 W output1_imag [15:0] $end
$var wire 16 X output1_real [15:0] $end
$var wire 16 Y output2_imag [15:0] $end
$var wire 16 Z output2_real [15:0] $end
$var wire 16 [ output3_imag [15:0] $end
$var wire 16 \ output3_real [15:0] $end
$var wire 16 ] output4_imag [15:0] $end
$var wire 16 ^ output4_real [15:0] $end
$var wire 16 _ output5_imag [15:0] $end
$var wire 16 ` output5_real [15:0] $end
$var wire 16 a output6_imag [15:0] $end
$var wire 16 b output6_real [15:0] $end
$var wire 16 c output7_imag [15:0] $end
$var wire 16 d output7_real [15:0] $end
$var wire 1 B rst $end
$var wire 1 C start $end
$var wire 1 D write $end
$var integer 32 e r [31:0] $end
$scope begin genblk1[0] $end
$scope module U $end
$var wire 1 C start $end
$var wire 16 f w_i [15:0] $end
$var wire 16 g w_r [15:0] $end
$var wire 16 h x1_i [15:0] $end
$var wire 16 i x1_r [15:0] $end
$var wire 16 j x2_i [15:0] $end
$var wire 16 k x2_r [15:0] $end
$var wire 16 l y2_r [15:0] $end
$var wire 16 m y2_i [15:0] $end
$var wire 16 n y1_r [15:0] $end
$var wire 16 o y1_i [15:0] $end
$var reg 32 p y1_i_reg [31:0] $end
$var reg 32 q y1_r_reg [31:0] $end
$var reg 32 r y2_i_reg [31:0] $end
$var reg 32 s y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module U $end
$var wire 1 C start $end
$var wire 16 t w_i [15:0] $end
$var wire 16 u w_r [15:0] $end
$var wire 16 v x1_i [15:0] $end
$var wire 16 w x1_r [15:0] $end
$var wire 16 x x2_i [15:0] $end
$var wire 16 y x2_r [15:0] $end
$var wire 16 z y2_r [15:0] $end
$var wire 16 { y2_i [15:0] $end
$var wire 16 | y1_r [15:0] $end
$var wire 16 } y1_i [15:0] $end
$var reg 32 ~ y1_i_reg [31:0] $end
$var reg 32 !" y1_r_reg [31:0] $end
$var reg 32 "" y2_i_reg [31:0] $end
$var reg 32 #" y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$scope module U $end
$var wire 1 C start $end
$var wire 16 $" w_i [15:0] $end
$var wire 16 %" w_r [15:0] $end
$var wire 16 &" x1_i [15:0] $end
$var wire 16 '" x1_r [15:0] $end
$var wire 16 (" x2_i [15:0] $end
$var wire 16 )" x2_r [15:0] $end
$var wire 16 *" y2_r [15:0] $end
$var wire 16 +" y2_i [15:0] $end
$var wire 16 ," y1_r [15:0] $end
$var wire 16 -" y1_i [15:0] $end
$var reg 32 ." y1_i_reg [31:0] $end
$var reg 32 /" y1_r_reg [31:0] $end
$var reg 32 0" y2_i_reg [31:0] $end
$var reg 32 1" y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$scope module U $end
$var wire 1 C start $end
$var wire 16 2" w_i [15:0] $end
$var wire 16 3" w_r [15:0] $end
$var wire 16 4" x1_i [15:0] $end
$var wire 16 5" x1_r [15:0] $end
$var wire 16 6" x2_i [15:0] $end
$var wire 16 7" x2_r [15:0] $end
$var wire 16 8" y2_r [15:0] $end
$var wire 16 9" y2_i [15:0] $end
$var wire 16 :" y1_r [15:0] $end
$var wire 16 ;" y1_i [15:0] $end
$var reg 32 <" y1_i_reg [31:0] $end
$var reg 32 =" y1_r_reg [31:0] $end
$var reg 32 >" y2_i_reg [31:0] $end
$var reg 32 ?" y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk2[0] $end
$scope begin genblk3 $end
$scope module U $end
$var wire 1 C start $end
$var wire 16 @" w_i [15:0] $end
$var wire 16 A" w_r [15:0] $end
$var wire 16 B" x1_i [15:0] $end
$var wire 16 C" x1_r [15:0] $end
$var wire 16 D" x2_i [15:0] $end
$var wire 16 E" x2_r [15:0] $end
$var wire 16 F" y2_r [15:0] $end
$var wire 16 G" y2_i [15:0] $end
$var wire 16 H" y1_r [15:0] $end
$var wire 16 I" y1_i [15:0] $end
$var reg 32 J" y1_i_reg [31:0] $end
$var reg 32 K" y1_r_reg [31:0] $end
$var reg 32 L" y2_i_reg [31:0] $end
$var reg 32 M" y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[1] $end
$scope begin genblk4 $end
$scope module U $end
$var wire 1 C start $end
$var wire 16 N" w_i [15:0] $end
$var wire 16 O" w_r [15:0] $end
$var wire 16 P" x1_i [15:0] $end
$var wire 16 Q" x1_r [15:0] $end
$var wire 16 R" x2_i [15:0] $end
$var wire 16 S" x2_r [15:0] $end
$var wire 16 T" y2_r [15:0] $end
$var wire 16 U" y2_i [15:0] $end
$var wire 16 V" y1_r [15:0] $end
$var wire 16 W" y1_i [15:0] $end
$var reg 32 X" y1_i_reg [31:0] $end
$var reg 32 Y" y1_r_reg [31:0] $end
$var reg 32 Z" y2_i_reg [31:0] $end
$var reg 32 [" y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[2] $end
$scope begin genblk3 $end
$scope module U $end
$var wire 1 C start $end
$var wire 16 \" w_i [15:0] $end
$var wire 16 ]" w_r [15:0] $end
$var wire 16 ^" x1_i [15:0] $end
$var wire 16 _" x1_r [15:0] $end
$var wire 16 `" x2_i [15:0] $end
$var wire 16 a" x2_r [15:0] $end
$var wire 16 b" y2_r [15:0] $end
$var wire 16 c" y2_i [15:0] $end
$var wire 16 d" y1_r [15:0] $end
$var wire 16 e" y1_i [15:0] $end
$var reg 32 f" y1_i_reg [31:0] $end
$var reg 32 g" y1_r_reg [31:0] $end
$var reg 32 h" y2_i_reg [31:0] $end
$var reg 32 i" y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[3] $end
$scope begin genblk4 $end
$scope module U $end
$var wire 1 C start $end
$var wire 16 j" w_i [15:0] $end
$var wire 16 k" w_r [15:0] $end
$var wire 16 l" x1_i [15:0] $end
$var wire 16 m" x1_r [15:0] $end
$var wire 16 n" x2_i [15:0] $end
$var wire 16 o" x2_r [15:0] $end
$var wire 16 p" y2_r [15:0] $end
$var wire 16 q" y2_i [15:0] $end
$var wire 16 r" y1_r [15:0] $end
$var wire 16 s" y1_i [15:0] $end
$var reg 32 t" y1_i_reg [31:0] $end
$var reg 32 u" y1_r_reg [31:0] $end
$var reg 32 v" y2_i_reg [31:0] $end
$var reg 32 w" y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk5[0] $end
$scope module U $end
$var wire 1 C start $end
$var wire 16 x" w_i [15:0] $end
$var wire 16 y" w_r [15:0] $end
$var wire 16 z" x1_i [15:0] $end
$var wire 16 {" x1_r [15:0] $end
$var wire 16 |" x2_i [15:0] $end
$var wire 16 }" x2_r [15:0] $end
$var wire 16 ~" y2_r [15:0] $end
$var wire 16 !# y2_i [15:0] $end
$var wire 16 "# y1_r [15:0] $end
$var wire 16 ## y1_i [15:0] $end
$var reg 32 $# y1_i_reg [31:0] $end
$var reg 32 %# y1_r_reg [31:0] $end
$var reg 32 &# y2_i_reg [31:0] $end
$var reg 32 '# y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk5[1] $end
$scope module U $end
$var wire 1 C start $end
$var wire 16 (# w_i [15:0] $end
$var wire 16 )# w_r [15:0] $end
$var wire 16 *# x1_i [15:0] $end
$var wire 16 +# x1_r [15:0] $end
$var wire 16 ,# x2_i [15:0] $end
$var wire 16 -# x2_r [15:0] $end
$var wire 16 .# y2_r [15:0] $end
$var wire 16 /# y2_i [15:0] $end
$var wire 16 0# y1_r [15:0] $end
$var wire 16 1# y1_i [15:0] $end
$var reg 32 2# y1_i_reg [31:0] $end
$var reg 32 3# y1_r_reg [31:0] $end
$var reg 32 4# y2_i_reg [31:0] $end
$var reg 32 5# y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk5[2] $end
$scope module U $end
$var wire 1 C start $end
$var wire 16 6# w_i [15:0] $end
$var wire 16 7# w_r [15:0] $end
$var wire 16 8# x1_i [15:0] $end
$var wire 16 9# x1_r [15:0] $end
$var wire 16 :# x2_i [15:0] $end
$var wire 16 ;# x2_r [15:0] $end
$var wire 16 <# y2_r [15:0] $end
$var wire 16 =# y2_i [15:0] $end
$var wire 16 ># y1_r [15:0] $end
$var wire 16 ?# y1_i [15:0] $end
$var reg 32 @# y1_i_reg [31:0] $end
$var reg 32 A# y1_r_reg [31:0] $end
$var reg 32 B# y2_i_reg [31:0] $end
$var reg 32 C# y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$scope begin genblk5[3] $end
$scope module U $end
$var wire 1 C start $end
$var wire 16 D# w_i [15:0] $end
$var wire 16 E# w_r [15:0] $end
$var wire 16 F# x1_i [15:0] $end
$var wire 16 G# x1_r [15:0] $end
$var wire 16 H# x2_i [15:0] $end
$var wire 16 I# x2_r [15:0] $end
$var wire 16 J# y2_r [15:0] $end
$var wire 16 K# y2_i [15:0] $end
$var wire 16 L# y1_r [15:0] $end
$var wire 16 M# y1_i [15:0] $end
$var reg 32 N# y1_i_reg [31:0] $end
$var reg 32 O# y1_r_reg [31:0] $end
$var reg 32 P# y2_i_reg [31:0] $end
$var reg 32 Q# y2_r_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
bx I#
bx H#
bx G#
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
xD
xC
xB
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
01
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#5000
11
#10000
01
0D
0B
#15000
b0 "
b0 c
b0 K#
b0 !
b0 d
b0 J#
b0 *
b0 [
b0 M#
b0 )
b0 \
b0 L#
b0 &
b0 _
b0 /#
b0 %
b0 `
b0 .#
b0 .
b0 W
b0 1#
b0 -
b0 X
b0 0#
b0 $
b0 a
b0 =#
b0 #
b0 b
b0 <#
b0 ,
b0 Y
b0 ?#
b0 +
b0 Z
b0 >#
b0 (
b0 ]
b0 !#
b0 '
b0 ^
b0 ~"
b0 0
b0 U
b0 ##
b0 /
b0 V
b0 "#
b0 P#
b0 Q#
b0 N#
b0 O#
b0 4#
b0 5#
b0 2#
b0 3#
b0 B#
b0 C#
b0 @#
b0 A#
b0 &#
b0 '#
b0 $#
b0 %#
b0 q"
b0 H#
b0 p"
b0 I#
b0 s"
b0 ,#
b0 r"
b0 -#
b0 c"
b0 :#
b0 b"
b0 ;#
b0 e"
b0 |"
b0 d"
b0 }"
b0 U"
b0 F#
b0 T"
b0 G#
b0 W"
b0 *#
b0 V"
b0 +#
b0 G"
b0 8#
b0 F"
b0 9#
b0 I"
b0 z"
b0 H"
b0 {"
b0 v"
b0 w"
b0 t"
b0 u"
b0 h"
b0 i"
b0 f"
b0 g"
b0 Z"
b0 ["
b0 X"
b0 Y"
b0 L"
b0 M"
b0 J"
b0 K"
b0 9"
b0 n"
b0 8"
b0 o"
b0 ;"
b0 `"
b0 :"
b0 a"
b0 +"
b0 l"
b0 *"
b0 m"
b0 -"
b0 ^"
b0 ,"
b0 _"
b0 {
b0 R"
b0 z
b0 S"
b0 }
b0 D"
b0 |
b0 E"
b0 m
b0 P"
b0 l
b0 Q"
b0 o
b0 B"
b0 n
b0 C"
b0 >"
b0 ?"
b0 <"
b0 ="
b0 0"
b0 1"
b0 ."
b0 /"
b0 ""
b0 #"
b0 ~
b0 !"
b0 r
b0 s
b0 p
b0 q
b0 6"
b0 7"
b0 4"
b0 5"
b0 ("
b0 )"
b0 &"
b0 '"
b0 x
b0 y
b0 v
b0 w
b0 j
b0 k
b0 h
b0 i
b1111111101001011 D#
b1111111101001011 E#
b1111111100000000 N"
b1111111100000000 j"
b1111111100000000 6#
b0 O"
b0 k"
b0 7#
b1111111101001011 (#
b10110101 )#
b0 f
b0 t
b0 $"
b0 2"
b0 @"
b0 \"
b0 x"
b100000000 g
b100000000 u
b100000000 %"
b100000000 3"
b100000000 A"
b100000000 ]"
b100000000 y"
b1000 e
11
#20000
01
b0 @
b0 S
b0 >
b0 Q
b0 <
b0 O
b0 :
b0 M
b0 8
b0 K
b0 6
b0 I
b0 4
b0 G
b0 2
b0 E
b11100000000 A
b11100000000 T
b11000000000 ?
b11000000000 R
b10100000000 =
b10100000000 P
b10000000000 ;
b10000000000 N
b1100000000 9
b1100000000 L
b1000000000 7
b1000000000 J
b100000000 5
b100000000 H
b0 3
b0 F
0C
#25000
b1000 e
11
#30000
01
1B
#35000
11
#40000
01
1D
#45000
b1111011001011000 "
b1111011001011000 c
b1111011001011000 K#
b1111110000000000 !
b1111110000000000 d
b1111110000000000 J#
b110101000 *
b110101000 [
b110101000 M#
b1111110000000000 )
b1111110000000000 \
b1111110000000000 L#
b1111111001011000 &
b1111111001011000 _
b1111111001011000 /#
b1111110000000000 %
b1111110000000000 `
b1111110000000000 .#
b100110101000 .
b100110101000 W
b100110101000 1#
b1111110000000000 -
b1111110000000000 X
b1111110000000000 0#
b1111110000000000 $
b1111110000000000 a
b1111110000000000 =#
b1111110000000000 #
b1111110000000000 b
b1111110000000000 <#
b10000000000 ,
b10000000000 Y
b10000000000 ?#
b1111110000000000 +
b1111110000000000 Z
b1111110000000000 >#
b1111110000000000 '
b1111110000000000 ^
b1111110000000000 ~"
b1110000000000 /
b1110000000000 V
b1110000000000 "#
b11111111111111111111011001011000 P#
b11111111111111111111110000000000 Q#
b110101000 N#
b11111111111111111111110000000000 O#
b11111111111111111111111001011000 4#
b11111111111111111111110000000000 5#
b100110101000 2#
b11111111111111111111110000000000 3#
b11111111111111111111110000000000 B#
b11111111111111111111110000000000 C#
b10000000000 @#
b11111111111111111111110000000000 A#
b11111111111111111111110000000000 '#
b1110000000000 %#
b1111110000000000 q"
b1111110000000000 H#
b1111110000000000 p"
b1111110000000000 I#
b10000000000 s"
b10000000000 ,#
b1111110000000000 r"
b1111110000000000 -#
b1111110000000000 b"
b1111110000000000 ;#
b1000000000000 d"
b1000000000000 }"
b1111110000000000 U"
b1111110000000000 F#
b1111110000000000 T"
b1111110000000000 G#
b10000000000 W"
b10000000000 *#
b1111110000000000 V"
b1111110000000000 +#
b1111110000000000 F"
b1111110000000000 9#
b110000000000 H"
b110000000000 {"
b11111111111111111111110000000000 v"
b11111111111111111111110000000000 w"
b10000000000 t"
b11111111111111111111110000000000 u"
b11111111111111111111110000000000 i"
b1000000000000 g"
b11111111111111111111110000000000 Z"
b11111111111111111111110000000000 ["
b10000000000 X"
b11111111111111111111110000000000 Y"
b11111111111111111111110000000000 M"
b110000000000 K"
b1111110000000000 8"
b1111110000000000 o"
b101000000000 :"
b101000000000 a"
b1111110000000000 *"
b1111110000000000 m"
b11000000000 ,"
b11000000000 _"
b1111110000000000 z
b1111110000000000 S"
b100000000000 |
b100000000000 E"
b1111110000000000 l
b1111110000000000 Q"
b10000000000 n
b10000000000 C"
b11111111111111111111110000000000 ?"
b101000000000 ="
b11111111111111111111110000000000 1"
b11000000000 /"
b11111111111111111111110000000000 #"
b100000000000 !"
b11111111111111111111110000000000 s
b10000000000 q
b11100000000 7"
b1100000000 5"
b10100000000 )"
b100000000 '"
b11000000000 y
b1000000000 w
b10000000000 k
11
#50000
01
1C
#55000
11
#60000
01
0D
#65000
11
#70000
01
#75000
11
#80000
01
#85000
11
#90000
01
#95000
11
#100000
01
#105000
11
#110000
01
#115000
11
#120000
01
#125000
11
#130000
01
#135000
11
#140000
01
#145000
11
#150000
01
#155000
11
#160000
01
#165000
11
#170000
01
#175000
11
#180000
01
#185000
11
#190000
01
#195000
11
#200000
01
