// Seed: 1339442959
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  assign module_1.id_26 = 0;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_8;
  wire  id_9;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input wire id_2,
    input supply1 id_3,
    input wire id_4,
    output wor id_5,
    input wand id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri0 id_9,
    output tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    output tri id_13,
    input tri id_14,
    output uwire id_15,
    output uwire id_16,
    input wire id_17,
    output wand id_18,
    input tri id_19,
    input tri1 id_20,
    output supply1 id_21,
    input tri1 id_22
    , id_32,
    input wire id_23,
    input wire id_24,
    input supply1 id_25,
    output tri id_26,
    output tri id_27,
    input supply0 id_28,
    input uwire id_29,
    output uwire id_30
);
  assign id_5  = -1'd0 + -1 + !{1, -1};
  assign id_27 = 1;
  module_0 modCall_1 (
      id_32,
      id_32,
      id_32,
      id_32,
      id_32,
      id_32,
      id_32
  );
endmodule
