Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Dec 17 15:52:46 2023
| Host         : idris-HP-EliteBook-840-G3 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file conv_2d_top_timing_summary_routed.rpt -pb conv_2d_top_timing_summary_routed.pb -rpx conv_2d_top_timing_summary_routed.rpx -warn_on_violation
| Design       : conv_2d_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-9   Warning           Unknown CDC Logic                                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.284        0.000                      0                 4201        0.028        0.000                      0                 4200        4.500        0.000                       0                  2005  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                             ------------         ----------      --------------
clk_fpga_0                                                                                        {0.000 10.000}       20.000          50.000          
  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {0.000 80.000}       160.000         6.250           
system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1                                       {0.000 10.000}       20.000          50.000          
  clk_out1_system_wrapper_clk_wiz_0_0                                                             {0.000 5.000}        10.000          100.000         
  clkfbout_system_wrapper_clk_wiz_0_0                                                             {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                             12.340        0.000                      0                 3468        0.028        0.000                      0                 3468        9.020        0.000                       0                  1728  
  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       76.814        0.000                      0                  131        0.169        0.000                      0                  131       79.500        0.000                       0                    57  
system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                         7.000        0.000                       0                     1  
  clk_out1_system_wrapper_clk_wiz_0_0                                                                   3.284        0.000                      0                  432        0.197        0.000                      0                  432        4.500        0.000                       0                   216  
  clkfbout_system_wrapper_clk_wiz_0_0                                                                                                                                                                                                              17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                      To Clock                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                      --------                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  clk_fpga_0                                                                                           18.091        0.000                      0                   33        0.150        0.000                      0                    1  
clk_out1_system_wrapper_clk_wiz_0_0                                                             clk_fpga_0                                                                                            4.609        0.000                      0                   19        0.247        0.000                      0                   19  
clk_fpga_0                                                                                      system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       77.537        0.000                      0                    7                                                                        
clk_fpga_0                                                                                      clk_out1_system_wrapper_clk_wiz_0_0                                                                   3.946        0.000                      0                  294        0.192        0.000                      0                  294  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                      From Clock                                                                                      To Clock                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                      ----------                                                                                      --------                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                               system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       78.070        0.000                      0                    7        0.411        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                      From Clock                                                                                      To Clock                                                                                      
----------                                                                                      ----------                                                                                      --------                                                                                      
(none)                                                                                                                                                                                          clk_fpga_0                                                                                      
(none)                                                                                          clk_fpga_0                                                                                      clk_fpga_0                                                                                      
(none)                                                                                          clk_out1_system_wrapper_clk_wiz_0_0                                                             clk_fpga_0                                                                                      
(none)                                                                                          system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  clk_fpga_0                                                                                      
(none)                                                                                          clk_fpga_0                                                                                      system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                           
----------                           ----------                           --------                           
(none)                               clkfbout_system_wrapper_clk_wiz_0_0                                       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.340ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.474ns (21.798%)  route 5.288ns (78.202%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.682     2.990    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X11Y47         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/Q
                         net (fo=2, routed)           0.865     4.274    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[148]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.297     4.571 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[3]_INST_0/O
                         net (fo=1, routed)           0.670     5.241    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.365 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     5.783    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X15Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.907 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.876     6.784    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_awvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.153     6.937 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          1.601     8.538    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.357     8.895 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.857     9.752    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.495    22.687    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[24]/C
                         clock pessimism              0.116    22.803    
                         clock uncertainty           -0.302    22.501    
    SLICE_X7Y57          FDRE (Setup_fdre_C_CE)      -0.408    22.093    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                         22.093    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 12.340    

Slack (MET) :             12.340ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.474ns (21.798%)  route 5.288ns (78.202%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.682     2.990    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X11Y47         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/Q
                         net (fo=2, routed)           0.865     4.274    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[148]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.297     4.571 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[3]_INST_0/O
                         net (fo=1, routed)           0.670     5.241    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.365 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     5.783    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X15Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.907 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.876     6.784    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_awvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.153     6.937 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          1.601     8.538    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.357     8.895 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.857     9.752    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.495    22.687    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[25]/C
                         clock pessimism              0.116    22.803    
                         clock uncertainty           -0.302    22.501    
    SLICE_X7Y57          FDRE (Setup_fdre_C_CE)      -0.408    22.093    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                         22.093    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 12.340    

Slack (MET) :             12.340ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.474ns (21.798%)  route 5.288ns (78.202%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.682     2.990    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X11Y47         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/Q
                         net (fo=2, routed)           0.865     4.274    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[148]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.297     4.571 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[3]_INST_0/O
                         net (fo=1, routed)           0.670     5.241    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.365 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     5.783    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X15Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.907 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.876     6.784    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_awvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.153     6.937 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          1.601     8.538    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.357     8.895 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.857     9.752    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.495    22.687    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[26]/C
                         clock pessimism              0.116    22.803    
                         clock uncertainty           -0.302    22.501    
    SLICE_X7Y57          FDRE (Setup_fdre_C_CE)      -0.408    22.093    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                         22.093    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 12.340    

Slack (MET) :             12.340ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.474ns (21.798%)  route 5.288ns (78.202%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.682     2.990    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X11Y47         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/Q
                         net (fo=2, routed)           0.865     4.274    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[148]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.297     4.571 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[3]_INST_0/O
                         net (fo=1, routed)           0.670     5.241    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.365 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     5.783    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X15Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.907 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.876     6.784    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_awvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.153     6.937 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          1.601     8.538    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.357     8.895 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.857     9.752    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.495    22.687    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[27]/C
                         clock pessimism              0.116    22.803    
                         clock uncertainty           -0.302    22.501    
    SLICE_X7Y57          FDRE (Setup_fdre_C_CE)      -0.408    22.093    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         22.093    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 12.340    

Slack (MET) :             12.340ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.474ns (21.798%)  route 5.288ns (78.202%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.682     2.990    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X11Y47         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/Q
                         net (fo=2, routed)           0.865     4.274    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[148]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.297     4.571 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[3]_INST_0/O
                         net (fo=1, routed)           0.670     5.241    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.365 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     5.783    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X15Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.907 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.876     6.784    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_awvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.153     6.937 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          1.601     8.538    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.357     8.895 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.857     9.752    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.495    22.687    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[28]/C
                         clock pessimism              0.116    22.803    
                         clock uncertainty           -0.302    22.501    
    SLICE_X7Y57          FDRE (Setup_fdre_C_CE)      -0.408    22.093    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[28]
  -------------------------------------------------------------------
                         required time                         22.093    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 12.340    

Slack (MET) :             12.340ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.474ns (21.798%)  route 5.288ns (78.202%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.682     2.990    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X11Y47         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/Q
                         net (fo=2, routed)           0.865     4.274    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[148]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.297     4.571 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[3]_INST_0/O
                         net (fo=1, routed)           0.670     5.241    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.365 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     5.783    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X15Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.907 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.876     6.784    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_awvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.153     6.937 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          1.601     8.538    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.357     8.895 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.857     9.752    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.495    22.687    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[29]/C
                         clock pessimism              0.116    22.803    
                         clock uncertainty           -0.302    22.501    
    SLICE_X7Y57          FDRE (Setup_fdre_C_CE)      -0.408    22.093    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[29]
  -------------------------------------------------------------------
                         required time                         22.093    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 12.340    

Slack (MET) :             12.340ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.474ns (21.798%)  route 5.288ns (78.202%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.682     2.990    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X11Y47         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/Q
                         net (fo=2, routed)           0.865     4.274    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[148]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.297     4.571 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[3]_INST_0/O
                         net (fo=1, routed)           0.670     5.241    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.365 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     5.783    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X15Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.907 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.876     6.784    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_awvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.153     6.937 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          1.601     8.538    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.357     8.895 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.857     9.752    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.495    22.687    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[30]/C
                         clock pessimism              0.116    22.803    
                         clock uncertainty           -0.302    22.501    
    SLICE_X7Y57          FDRE (Setup_fdre_C_CE)      -0.408    22.093    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[30]
  -------------------------------------------------------------------
                         required time                         22.093    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 12.340    

Slack (MET) :             12.340ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 1.474ns (21.798%)  route 5.288ns (78.202%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.682     2.990    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X11Y47         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[148]/Q
                         net (fo=2, routed)           0.865     4.274    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[148]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.297     4.571 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[3]_INST_0/O
                         net (fo=1, routed)           0.670     5.241    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.365 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     5.783    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X15Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.907 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.876     6.784    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_awvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.153     6.937 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          1.601     8.538    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.357     8.895 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.857     9.752    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.495    22.687    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X7Y57          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[31]/C
                         clock pessimism              0.116    22.803    
                         clock uncertainty           -0.302    22.501    
    SLICE_X7Y57          FDRE (Setup_fdre_C_CE)      -0.408    22.093    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2_reg[31]
  -------------------------------------------------------------------
                         required time                         22.093    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 12.340    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 1.395ns (21.159%)  route 5.198ns (78.841%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.664     2.972    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X16Y50         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=9, routed)           0.991     4.481    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.605 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[3]_INST_0/O
                         net (fo=1, routed)           0.670     5.275    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.399 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     5.817    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X15Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.941 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.876     6.817    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_awvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.153     6.970 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          1.458     8.428    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I2_O)        0.352     8.780 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.785     9.565    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_0
    SLICE_X5Y43          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.551    22.743    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X5Y43          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1_reg[10]/C
                         clock pessimism              0.116    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X5Y43          FDRE (Setup_fdre_C_CE)      -0.413    22.144    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         22.144    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                 12.579    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 1.395ns (21.159%)  route 5.198ns (78.841%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.664     2.972    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X16Y50         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=9, routed)           0.991     4.481    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.605 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[3]_INST_0/O
                         net (fo=1, routed)           0.670     5.275    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I0_O)        0.124     5.399 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     5.817    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X15Y47         LUT3 (Prop_lut3_I1_O)        0.124     5.941 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.876     6.817    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_awvalid
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.153     6.970 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          1.458     8.428    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg4[31]_i_3_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I2_O)        0.352     8.780 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.785     9.565    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_0
    SLICE_X5Y43          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.551    22.743    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X5Y43          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1_reg[11]/C
                         clock pessimism              0.116    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X5Y43          FDRE (Setup_fdre_C_CE)      -0.413    22.144    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         22.144    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                 12.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.449%)  route 0.163ns (53.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.558     0.899    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X22Y53         FDRE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.163     1.202    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X20Y53         FDSE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.829     1.199    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X20Y53         FDSE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y53         FDSE (Hold_fdse_C_S)         0.009     1.174    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/bsr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.449%)  route 0.163ns (53.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.558     0.899    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X22Y53         FDRE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.163     1.202    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X20Y53         FDSE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/bsr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.829     1.199    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X20Y53         FDSE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/bsr_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y53         FDSE (Hold_fdse_C_S)         0.009     1.174    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/bsr_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.449%)  route 0.163ns (53.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.558     0.899    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X22Y53         FDRE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.163     1.202    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X20Y53         FDSE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.829     1.199    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X20Y53         FDSE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y53         FDSE (Hold_fdse_C_S)         0.009     1.174    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.449%)  route 0.163ns (53.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.558     0.899    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X22Y53         FDRE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.163     1.202    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X20Y53         FDSE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.829     1.199    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X20Y53         FDSE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/pr_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y53         FDSE (Hold_fdse_C_S)         0.009     1.174    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.449%)  route 0.163ns (53.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.558     0.899    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X22Y53         FDRE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.163     1.202    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X20Y53         FDRE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.829     1.199    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X20Y53         FDRE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y53         FDRE (Hold_fdre_C_R)         0.009     1.174    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.252ns (56.799%)  route 0.192ns (43.201%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.565     0.906    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X9Y50          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0_reg[17]/Q
                         net (fo=2, routed)           0.192     1.238    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count_reg[31]_0[17]
    SLICE_X8Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.283 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count[16]_i_4/O
                         net (fo=1, routed)           0.000     1.283    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count[16]_i_4_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.349 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.349    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count_reg[16]_i_1_n_6
    SLICE_X8Y49          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.835     1.205    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X8Y49          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count_reg[17]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.134     1.310    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/gpio_outs/U0/ip2bus_data_i_D1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.227ns (55.676%)  route 0.181ns (44.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.562     0.903    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[14]/Q
                         net (fo=1, routed)           0.181     1.211    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg
    SLICE_X14Y49         LUT6 (Prop_lut6_I1_O)        0.099     1.310 r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/ip2bus_data_i_D1[14]_i_1/O
                         net (fo=1, routed)           0.000     1.310    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/ip2bus_data[14]
    SLICE_X14Y49         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/ip2bus_data_i_D1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.832     1.202    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/ip2bus_data_i_D1_reg[14]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/ip2bus_data_i_D1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1038]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.542%)  route 0.184ns (55.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.584     0.925    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X0Y49          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1038]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1038]/Q
                         net (fo=2, routed)           0.184     1.257    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_awid[9]
    SLICE_X1Y50          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.851     1.221    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X1Y50          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[9]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.013     1.205    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1040]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.006%)  route 0.188ns (55.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.584     0.925    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X0Y49          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1040]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1040]/Q
                         net (fo=2, routed)           0.188     1.261    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awid[11]
    SLICE_X1Y51          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.851     1.221    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/aclk
    SLICE_X1Y51          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[11]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.016     1.208    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.677%)  route 0.240ns (56.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.559     0.900    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X23Y50         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=5, routed)           0.240     1.280    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/empty_r
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.325 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.325    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r[0]_i_1_n_0
    SLICE_X23Y49         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.829     1.199    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/s_sc_aclk
    SLICE_X23Y49         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r_reg[0]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.092     1.262    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/count_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y14    actv_out_bram_dp_inst/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y15  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X25Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_active_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_cmd_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X24Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.axi_aresetn_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.axi_aresetn_d2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X24Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.axi_bvalid_int_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X24Y39    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X24Y39    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y54    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y54    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_active_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X24Y39    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X24Y39    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y54    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y54    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_sequential_GEN_RD_CMD_OPT.lite_sm_cs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.axi_arready_1st_addr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y45    system_wrapper_inst/system_wrapper_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_RD_CMD_OPT.GEN_ARREADY.GEN_ARREADY_NORL.rd_active_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       76.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.814ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.966ns (32.843%)  route 1.975ns (67.157%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 85.932 - 80.000 ) 
    Source Clock Delay      (SCD):    6.705ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665     2.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521     4.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.051 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.654     6.705    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDCE (Prop_fdce_C_Q)         0.419     7.124 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/Q
                         net (fo=3, routed)           0.688     7.812    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/instr_reg[4]
    SLICE_X24Y58         LUT6 (Prop_lut6_I3_O)        0.299     8.111 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_3/O
                         net (fo=1, routed)           0.466     8.577    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_3_n_0
    SLICE_X24Y58         LUT4 (Prop_lut4_I2_O)        0.124     8.701 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.821     9.522    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo
    SLICE_X24Y57         LUT3 (Prop_lut3_I2_O)        0.124     9.646 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.000     9.646    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X24Y57         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    81.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    81.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491    82.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367    83.050 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311    84.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    84.451 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.481    85.932    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y57         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.748    86.680    
                         clock uncertainty           -0.302    86.377    
    SLICE_X24Y57         FDCE (Setup_fdce_C_D)        0.082    86.459    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         86.459    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                 76.814    

Slack (MET) :             77.229ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        2.238ns  (logic 0.648ns (28.951%)  route 1.590ns (71.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 165.932 - 160.000 ) 
    Source Clock Delay      (SCD):    6.706ns = ( 86.706 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.655    86.706    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.524    87.230 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/Q
                         net (fo=7, routed)           0.966    88.196    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/CAPIR_O
    SLICE_X25Y57         LUT2 (Prop_lut2_I0_O)        0.124    88.320 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1/O
                         net (fo=6, routed)           0.624    88.944    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1_n_0
    SLICE_X25Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.481   165.932    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[0]/C
                         clock pessimism              0.747   166.680    
                         clock uncertainty           -0.302   166.377    
    SLICE_X25Y57         FDRE (Setup_fdre_C_CE)      -0.205   166.172    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        166.172    
                         arrival time                         -88.944    
  -------------------------------------------------------------------
                         slack                                 77.229    

Slack (MET) :             77.229ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        2.238ns  (logic 0.648ns (28.951%)  route 1.590ns (71.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 165.932 - 160.000 ) 
    Source Clock Delay      (SCD):    6.706ns = ( 86.706 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.655    86.706    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.524    87.230 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/Q
                         net (fo=7, routed)           0.966    88.196    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/CAPIR_O
    SLICE_X25Y57         LUT2 (Prop_lut2_I0_O)        0.124    88.320 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1/O
                         net (fo=6, routed)           0.624    88.944    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1_n_0
    SLICE_X25Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.481   165.932    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[1]/C
                         clock pessimism              0.747   166.680    
                         clock uncertainty           -0.302   166.377    
    SLICE_X25Y57         FDRE (Setup_fdre_C_CE)      -0.205   166.172    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        166.172    
                         arrival time                         -88.944    
  -------------------------------------------------------------------
                         slack                                 77.229    

Slack (MET) :             77.502ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.965ns  (logic 0.648ns (32.985%)  route 1.317ns (67.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 165.932 - 160.000 ) 
    Source Clock Delay      (SCD):    6.706ns = ( 86.706 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.655    86.706    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.524    87.230 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/Q
                         net (fo=7, routed)           0.966    88.196    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/CAPIR_O
    SLICE_X25Y57         LUT2 (Prop_lut2_I0_O)        0.124    88.320 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1/O
                         net (fo=6, routed)           0.351    88.670    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1_n_0
    SLICE_X22Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.481   165.932    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X22Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[2]/C
                         clock pessimism              0.747   166.680    
                         clock uncertainty           -0.302   166.377    
    SLICE_X22Y58         FDRE (Setup_fdre_C_CE)      -0.205   166.172    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        166.172    
                         arrival time                         -88.670    
  -------------------------------------------------------------------
                         slack                                 77.502    

Slack (MET) :             77.502ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.965ns  (logic 0.648ns (32.985%)  route 1.317ns (67.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 165.932 - 160.000 ) 
    Source Clock Delay      (SCD):    6.706ns = ( 86.706 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.655    86.706    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.524    87.230 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/Q
                         net (fo=7, routed)           0.966    88.196    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/CAPIR_O
    SLICE_X25Y57         LUT2 (Prop_lut2_I0_O)        0.124    88.320 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1/O
                         net (fo=6, routed)           0.351    88.670    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1_n_0
    SLICE_X22Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.481   165.932    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X22Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[3]/C
                         clock pessimism              0.747   166.680    
                         clock uncertainty           -0.302   166.377    
    SLICE_X22Y58         FDRE (Setup_fdre_C_CE)      -0.205   166.172    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        166.172    
                         arrival time                         -88.670    
  -------------------------------------------------------------------
                         slack                                 77.502    

Slack (MET) :             77.502ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.965ns  (logic 0.648ns (32.985%)  route 1.317ns (67.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 165.932 - 160.000 ) 
    Source Clock Delay      (SCD):    6.706ns = ( 86.706 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.655    86.706    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.524    87.230 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/Q
                         net (fo=7, routed)           0.966    88.196    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/CAPIR_O
    SLICE_X25Y57         LUT2 (Prop_lut2_I0_O)        0.124    88.320 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1/O
                         net (fo=6, routed)           0.351    88.670    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1_n_0
    SLICE_X22Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.481   165.932    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X22Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[4]/C
                         clock pessimism              0.747   166.680    
                         clock uncertainty           -0.302   166.377    
    SLICE_X22Y58         FDRE (Setup_fdre_C_CE)      -0.205   166.172    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        166.172    
                         arrival time                         -88.670    
  -------------------------------------------------------------------
                         slack                                 77.502    

Slack (MET) :             77.502ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.965ns  (logic 0.648ns (32.985%)  route 1.317ns (67.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 165.932 - 160.000 ) 
    Source Clock Delay      (SCD):    6.706ns = ( 86.706 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.655    86.706    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.524    87.230 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPIR_O_reg/Q
                         net (fo=7, routed)           0.966    88.196    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/CAPIR_O
    SLICE_X25Y57         LUT2 (Prop_lut2_I0_O)        0.124    88.320 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1/O
                         net (fo=6, routed)           0.351    88.670    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1_n_0
    SLICE_X22Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.481   165.932    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X22Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/C
                         clock pessimism              0.747   166.680    
                         clock uncertainty           -0.302   166.377    
    SLICE_X22Y58         FDRE (Setup_fdre_C_CE)      -0.205   166.172    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        166.172    
                         arrival time                         -88.670    
  -------------------------------------------------------------------
                         slack                                 77.502    

Slack (MET) :             77.821ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.426ns  (logic 0.459ns (32.192%)  route 0.967ns (67.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 165.931 - 160.000 ) 
    Source Clock Delay      (SCD):    6.704ns = ( 86.704 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.653    86.704    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y59         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.459    87.163 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=33, routed)          0.967    88.129    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/CAPDR_O
    SLICE_X23Y59         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.480   165.931    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X23Y59         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[10]/C
                         clock pessimism              0.750   166.682    
                         clock uncertainty           -0.302   166.379    
    SLICE_X23Y59         FDRE (Setup_fdre_C_R)       -0.429   165.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        165.950    
                         arrival time                         -88.129    
  -------------------------------------------------------------------
                         slack                                 77.821    

Slack (MET) :             77.821ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.426ns  (logic 0.459ns (32.192%)  route 0.967ns (67.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 165.931 - 160.000 ) 
    Source Clock Delay      (SCD):    6.704ns = ( 86.704 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.653    86.704    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y59         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.459    87.163 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=33, routed)          0.967    88.129    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/CAPDR_O
    SLICE_X23Y59         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.480   165.931    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X23Y59         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[11]/C
                         clock pessimism              0.750   166.682    
                         clock uncertainty           -0.302   166.379    
    SLICE_X23Y59         FDRE (Setup_fdre_C_R)       -0.429   165.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        165.950    
                         arrival time                         -88.129    
  -------------------------------------------------------------------
                         slack                                 77.821    

Slack (MET) :             77.821ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.426ns  (logic 0.459ns (32.192%)  route 0.967ns (67.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 165.931 - 160.000 ) 
    Source Clock Delay      (SCD):    6.704ns = ( 86.704 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.653    86.704    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y59         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.459    87.163 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg/Q
                         net (fo=33, routed)          0.967    88.129    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/CAPDR_O
    SLICE_X23Y59         FDSE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.480   165.931    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X23Y59         FDSE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[12]/C
                         clock pessimism              0.750   166.682    
                         clock uncertainty           -0.302   166.379    
    SLICE_X23Y59         FDSE (Setup_fdse_C_S)       -0.429   165.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        165.950    
                         arrival time                         -88.129    
  -------------------------------------------------------------------
                         slack                                 77.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561     0.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590     1.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.658 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555     2.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X22Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.141     2.354 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/Q
                         net (fo=2, routed)           0.115     2.469    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]
    SLICE_X25Y58         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism             -0.672     2.229    
    SLICE_X25Y58         FDCE (Hold_fdce_C_D)         0.071     2.300    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561     0.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590     1.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.658 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555     2.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X23Y59         FDSE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDSE (Prop_fdse_C_Q)         0.141     2.354 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[13]/Q
                         net (fo=1, routed)           0.105     2.459    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg[13]
    SLICE_X23Y59         FDSE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X23Y59         FDSE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[12]/C
                         clock pessimism             -0.688     2.213    
    SLICE_X23Y59         FDSE (Hold_fdse_C_D)         0.047     2.260    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561     0.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590     1.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.658 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555     2.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X23Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.141     2.354 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[19]/Q
                         net (fo=1, routed)           0.105     2.459    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg[19]
    SLICE_X23Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X23Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[18]/C
                         clock pessimism             -0.688     2.213    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.047     2.260    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561     0.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590     1.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.658 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555     2.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X23Y57         FDSE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57         FDSE (Prop_fdse_C_Q)         0.141     2.354 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[27]/Q
                         net (fo=1, routed)           0.105     2.459    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg[27]
    SLICE_X23Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X23Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[26]/C
                         clock pessimism             -0.688     2.213    
    SLICE_X23Y57         FDRE (Hold_fdre_C_D)         0.047     2.260    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561     0.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590     1.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.658 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555     2.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X23Y59         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_fdre_C_Q)         0.128     2.341 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[6]/Q
                         net (fo=1, routed)           0.106     2.446    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg[6]
    SLICE_X24Y59         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X24Y59         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[5]/C
                         clock pessimism             -0.672     2.229    
    SLICE_X24Y59         FDRE (Hold_fdre_C_D)         0.010     2.239    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.790%)  route 0.130ns (41.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561     0.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590     1.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.658 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555     2.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDCE (Prop_fdce_C_Q)         0.141     2.354 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/Q
                         net (fo=3, routed)           0.130     2.484    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]_0[1]
    SLICE_X25Y57         LUT3 (Prop_lut3_I0_O)        0.045     2.529 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.529    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[1]_i_1_n_0
    SLICE_X25Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[1]/C
                         clock pessimism             -0.672     2.229    
    SLICE_X25Y57         FDRE (Hold_fdre_C_D)         0.091     2.320    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561     0.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590     1.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.658 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555     2.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X23Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57         FDRE (Prop_fdre_C_Q)         0.141     2.354 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[24]/Q
                         net (fo=1, routed)           0.166     2.520    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg[24]
    SLICE_X23Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X23Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[23]/C
                         clock pessimism             -0.672     2.229    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.078     2.307    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.226%)  route 0.171ns (54.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561     0.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590     1.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.658 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555     2.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X22Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.141     2.354 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[4]/Q
                         net (fo=2, routed)           0.171     2.525    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[4]
    SLICE_X25Y58         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism             -0.672     2.229    
    SLICE_X25Y58         FDCE (Hold_fdce_C_D)         0.075     2.304    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.985%)  route 0.172ns (55.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561     0.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590     1.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.658 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555     2.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X22Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.141     2.354 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[3]/Q
                         net (fo=2, routed)           0.172     2.526    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[3]
    SLICE_X25Y58         FDPE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDPE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism             -0.672     2.229    
    SLICE_X25Y58         FDPE (Hold_fdpe_C_D)         0.072     2.301    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.854%)  route 0.159ns (46.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561     0.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590     1.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.658 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555     2.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDPE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDPE (Prop_fdpe_C_Q)         0.141     2.354 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/Q
                         net (fo=3, routed)           0.159     2.513    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]_0[0]
    SLICE_X25Y57         LUT3 (Prop_lut3_I0_O)        0.045     2.558 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.558    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[0]_i_1_n_0
    SLICE_X25Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[0]/C
                         clock pessimism             -0.672     2.229    
    SLICE_X25Y57         FDRE (Hold_fdre_C_D)         0.092     2.321    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         160.000     157.845    BUFGCTRL_X0Y18  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X24Y57    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         160.000     159.000    SLICE_X24Y58    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         160.000     159.000    SLICE_X24Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         160.000     159.000    SLICE_X23Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         160.000     159.000    SLICE_X23Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         160.000     159.000    SLICE_X23Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         160.000     159.000    SLICE_X23Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         160.000     159.000    SLICE_X24Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         160.000     159.000    SLICE_X24Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X24Y57    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X24Y57    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X24Y58    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X24Y58    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         80.000      79.500     SLICE_X24Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         80.000      79.500     SLICE_X24Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X23Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X23Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X23Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X23Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X24Y57    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X24Y57    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X24Y58    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X24Y58    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         80.000      79.500     SLICE_X24Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         80.000      79.500     SLICE_X24Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X23Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X23Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X23Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         80.000      79.500     SLICE_X23Y59    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_wrapper_clk_wiz_0_0
  To Clock:  clk_out1_system_wrapper_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 1.438ns (22.870%)  route 4.850ns (77.130%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     1.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.672     1.675    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X18Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.419     2.094 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_reg[22]/Q
                         net (fo=2, routed)           0.653     2.747    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_reg_n_0_[22]
    SLICE_X17Y36         LUT4 (Prop_lut4_I0_O)        0.296     3.043 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x[31]_i_8/O
                         net (fo=1, routed)           0.996     4.040    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x[31]_i_8_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.164 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x[31]_i_5/O
                         net (fo=2, routed)           0.724     4.887    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x[31]_i_5_n_0
    SLICE_X18Y31         LUT4 (Prop_lut4_I0_O)        0.124     5.011 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x[31]_i_3/O
                         net (fo=34, routed)          0.644     5.655    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x[31]_i_3_n_0
    SLICE_X21Y30         LUT5 (Prop_lut5_I0_O)        0.153     5.808 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_5/O
                         net (fo=38, routed)          1.218     7.026    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state17_out
    SLICE_X10Y36         LUT5 (Prop_lut5_I3_O)        0.322     7.348 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_2/O
                         net (fo=1, routed)           0.615     7.963    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_2_n_0
    SLICE_X11Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.505    11.508    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X11Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[3]/C
                         clock pessimism              0.105    11.613    
                         clock uncertainty           -0.088    11.525    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)       -0.278    11.247    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.247    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 1.338ns (21.210%)  route 4.970ns (78.790%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     1.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.671     1.674    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X21Y35         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.419     2.093 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/Q
                         net (fo=2, routed)           0.663     2.756    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg_n_0_[26]
    SLICE_X21Y34         LUT4 (Prop_lut4_I2_O)        0.299     3.055 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_12/O
                         net (fo=1, routed)           0.949     4.004    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_12_n_0
    SLICE_X21Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.128 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_8/O
                         net (fo=2, routed)           0.792     4.919    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_8_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.043 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_10/O
                         net (fo=1, routed)           1.103     6.147    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_10_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.271 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_5/O
                         net (fo=6, routed)           0.595     6.865    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[25]_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.989 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_3/O
                         net (fo=1, routed)           0.869     7.858    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_3_n_0
    SLICE_X11Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.982 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.982    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.505    11.508    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X11Y35         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[2]/C
                         clock pessimism              0.105    11.613    
                         clock uncertainty           -0.088    11.525    
    SLICE_X11Y35         FDRE (Setup_fdre_C_D)        0.031    11.556    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/wgt_req_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.338ns (21.259%)  route 4.956ns (78.741%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 11.507 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     1.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.671     1.674    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X21Y35         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.419     2.093 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/Q
                         net (fo=2, routed)           0.663     2.756    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg_n_0_[26]
    SLICE_X21Y34         LUT4 (Prop_lut4_I2_O)        0.299     3.055 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_12/O
                         net (fo=1, routed)           0.949     4.004    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_12_n_0
    SLICE_X21Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.128 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_8/O
                         net (fo=2, routed)           0.792     4.919    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_8_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.043 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_10/O
                         net (fo=1, routed)           1.103     6.147    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_10_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.271 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_5/O
                         net (fo=6, routed)           1.004     7.275    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[25]_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.399 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/in_actv_req_o_i_3/O
                         net (fo=2, routed)           0.445     7.844    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/wgt_req_o2_out
    SLICE_X11Y34         LUT5 (Prop_lut5_I3_O)        0.124     7.968 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/wgt_req_o_i_1/O
                         net (fo=1, routed)           0.000     7.968    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/wgt_req_o_i_1_n_0
    SLICE_X11Y34         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/wgt_req_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.504    11.507    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X11Y34         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/wgt_req_o_reg/C
                         clock pessimism              0.105    11.612    
                         clock uncertainty           -0.088    11.524    
    SLICE_X11Y34         FDRE (Setup_fdre_C_D)        0.031    11.555    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/wgt_req_o_reg
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/in_actv_req_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 1.338ns (21.223%)  route 4.966ns (78.777%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     1.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.671     1.674    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X21Y35         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.419     2.093 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/Q
                         net (fo=2, routed)           0.663     2.756    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg_n_0_[26]
    SLICE_X21Y34         LUT4 (Prop_lut4_I2_O)        0.299     3.055 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_12/O
                         net (fo=1, routed)           0.949     4.004    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_12_n_0
    SLICE_X21Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.128 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_8/O
                         net (fo=2, routed)           0.792     4.919    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_8_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.043 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_10/O
                         net (fo=1, routed)           1.103     6.147    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_10_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.271 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_5/O
                         net (fo=6, routed)           1.004     7.275    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[25]_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.399 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/in_actv_req_o_i_3/O
                         net (fo=2, routed)           0.456     7.854    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/wgt_req_o2_out
    SLICE_X10Y36         LUT6 (Prop_lut6_I1_O)        0.124     7.978 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/in_actv_req_o_i_1/O
                         net (fo=1, routed)           0.000     7.978    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/in_actv_req_o_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/in_actv_req_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.505    11.508    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/in_actv_req_o_reg/C
                         clock pessimism              0.105    11.613    
                         clock uncertainty           -0.088    11.525    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.081    11.606    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/in_actv_req_o_reg
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/out_actv_req_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 1.567ns (25.268%)  route 4.635ns (74.732%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     1.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.672     1.675    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X18Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.419     2.094 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_reg[22]/Q
                         net (fo=2, routed)           0.653     2.747    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_reg_n_0_[22]
    SLICE_X17Y36         LUT4 (Prop_lut4_I0_O)        0.296     3.043 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x[31]_i_8/O
                         net (fo=1, routed)           0.996     4.040    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x[31]_i_8_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.164 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x[31]_i_5/O
                         net (fo=2, routed)           0.724     4.887    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x[31]_i_5_n_0
    SLICE_X18Y31         LUT4 (Prop_lut4_I0_O)        0.124     5.011 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x[31]_i_3/O
                         net (fo=34, routed)          0.644     5.655    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x[31]_i_3_n_0
    SLICE_X21Y30         LUT5 (Prop_lut5_I0_O)        0.153     5.808 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_5/O
                         net (fo=38, routed)          1.056     6.864    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state17_out
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.327     7.191 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/out_actv_req_o_i_2/O
                         net (fo=1, routed)           0.562     7.753    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/out_actv_req_o_i_2_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.877 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/out_actv_req_o_i_1/O
                         net (fo=1, routed)           0.000     7.877    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/out_actv_req_o_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/out_actv_req_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.505    11.508    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/out_actv_req_o_reg/C
                         clock pessimism              0.105    11.613    
                         clock uncertainty           -0.088    11.525    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.079    11.604    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/out_actv_req_o_reg
  -------------------------------------------------------------------
                         required time                         11.604    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.338ns (21.833%)  route 4.790ns (78.167%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     1.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.671     1.674    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X21Y35         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.419     2.093 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/Q
                         net (fo=2, routed)           0.663     2.756    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg_n_0_[26]
    SLICE_X21Y34         LUT4 (Prop_lut4_I2_O)        0.299     3.055 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_12/O
                         net (fo=1, routed)           0.949     4.004    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_12_n_0
    SLICE_X21Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.128 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_8/O
                         net (fo=2, routed)           0.792     4.919    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_8_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.043 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_10/O
                         net (fo=1, routed)           1.103     6.147    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_10_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.271 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_5/O
                         net (fo=6, routed)           0.851     7.121    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[25]_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.245 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[1]_i_3/O
                         net (fo=1, routed)           0.433     7.678    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[1]_i_3_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.802 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.802    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[1]_i_1_n_0
    SLICE_X11Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.505    11.508    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X11Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[1]/C
                         clock pessimism              0.105    11.613    
                         clock uncertainty           -0.088    11.525    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.029    11.554    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_req_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 1.338ns (21.925%)  route 4.764ns (78.075%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     1.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.671     1.674    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X21Y35         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.419     2.093 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg[26]/Q
                         net (fo=2, routed)           0.663     2.756    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_reg_n_0_[26]
    SLICE_X21Y34         LUT4 (Prop_lut4_I2_O)        0.299     3.055 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_12/O
                         net (fo=1, routed)           0.949     4.004    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_12_n_0
    SLICE_X21Y33         LUT6 (Prop_lut6_I3_O)        0.124     4.128 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_8/O
                         net (fo=2, routed)           0.792     4.919    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[3]_i_8_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.124     5.043 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_10/O
                         net (fo=1, routed)           1.103     6.147    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_10_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.271 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[2]_i_5/O
                         net (fo=6, routed)           0.683     6.954    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[25]_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.078 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_req_o_i_2/O
                         net (fo=1, routed)           0.575     7.652    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_req_o_i_2_n_0
    SLICE_X16Y37         LUT5 (Prop_lut5_I2_O)        0.124     7.776 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_req_o_i_1/O
                         net (fo=1, routed)           0.000     7.776    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_req_o_i_1_n_0
    SLICE_X16Y37         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_req_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.499    11.502    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X16Y37         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_req_o_reg/C
                         clock pessimism              0.105    11.607    
                         clock uncertainty           -0.088    11.519    
    SLICE_X16Y37         FDRE (Setup_fdre_C_D)        0.077    11.596    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_req_o_reg
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 1.076ns (18.663%)  route 4.689ns (81.337%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     1.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.674     1.677    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X15Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     2.133 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[24]/Q
                         net (fo=2, routed)           0.724     2.857    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg_n_0_[24]
    SLICE_X15Y36         LUT4 (Prop_lut4_I0_O)        0.124     2.981 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_11/O
                         net (fo=1, routed)           1.098     4.079    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_11_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.203 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_7/O
                         net (fo=2, routed)           0.720     4.923    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_7_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.124     5.047 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_2/O
                         net (fo=4, routed)           0.834     5.881    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_2_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.005 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x[31]_i_3/O
                         net (fo=2, routed)           0.324     6.329    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x[31]_i_3_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x[31]_i_1/O
                         net (fo=33, routed)          0.989     7.442    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x[31]_i_1_n_0
    SLICE_X11Y30         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.499    11.502    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X11Y30         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x_reg[0]/C
                         clock pessimism              0.105    11.607    
                         clock uncertainty           -0.088    11.519    
    SLICE_X11Y30         FDRE (Setup_fdre_C_CE)      -0.205    11.314    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x_reg[0]
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.076ns (18.786%)  route 4.652ns (81.214%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     1.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.674     1.677    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X15Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     2.133 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[24]/Q
                         net (fo=2, routed)           0.724     2.857    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg_n_0_[24]
    SLICE_X15Y36         LUT4 (Prop_lut4_I0_O)        0.124     2.981 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_11/O
                         net (fo=1, routed)           1.098     4.079    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_11_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.203 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_7/O
                         net (fo=2, routed)           0.720     4.923    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_7_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.124     5.047 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_2/O
                         net (fo=4, routed)           0.834     5.881    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_2_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.005 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x[31]_i_3/O
                         net (fo=2, routed)           0.324     6.329    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x[31]_i_3_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x[31]_i_1/O
                         net (fo=33, routed)          0.952     7.405    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x[31]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.502    11.505    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X11Y32         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x_reg[11]/C
                         clock pessimism              0.105    11.610    
                         clock uncertainty           -0.088    11.522    
    SLICE_X11Y32         FDRE (Setup_fdre_C_CE)      -0.205    11.317    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x_reg[11]
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 1.076ns (18.786%)  route 4.652ns (81.214%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     1.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.674     1.677    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X15Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     2.133 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[24]/Q
                         net (fo=2, routed)           0.724     2.857    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg_n_0_[24]
    SLICE_X15Y36         LUT4 (Prop_lut4_I0_O)        0.124     2.981 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_11/O
                         net (fo=1, routed)           1.098     4.079    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_11_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.203 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_7/O
                         net (fo=2, routed)           0.720     4.923    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_7_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.124     5.047 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_2/O
                         net (fo=4, routed)           0.834     5.881    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_2_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.005 f  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x[31]_i_3/O
                         net (fo=2, routed)           0.324     6.329    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x[31]_i_3_n_0
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x[31]_i_1/O
                         net (fo=33, routed)          0.952     7.405    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x[31]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.502    11.505    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X11Y32         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x_reg[9]/C
                         clock pessimism              0.105    11.610    
                         clock uncertainty           -0.088    11.522    
    SLICE_X11Y32         FDRE (Setup_fdre_C_CE)      -0.205    11.317    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_x_reg[9]
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  3.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 convo_2d_wrapper_inst/mul_inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/mul_inst/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.443%)  route 0.072ns (22.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.562     0.564    convo_2d_wrapper_inst/mul_inst/convo_clock
    SLICE_X16Y37         FDRE                                         r  convo_2d_wrapper_inst/mul_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.148     0.712 r  convo_2d_wrapper_inst/mul_inst/state_reg[1]/Q
                         net (fo=3, routed)           0.072     0.783    convo_2d_wrapper_inst/mul_inst/state[1]
    SLICE_X16Y37         LUT2 (Prop_lut2_I0_O)        0.098     0.881 r  convo_2d_wrapper_inst/mul_inst/done_i_1/O
                         net (fo=1, routed)           0.000     0.881    convo_2d_wrapper_inst/mul_inst/done_i_1_n_0
    SLICE_X16Y37         FDRE                                         r  convo_2d_wrapper_inst/mul_inst/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.829     0.831    convo_2d_wrapper_inst/mul_inst/convo_clock
    SLICE_X16Y37         FDRE                                         r  convo_2d_wrapper_inst/mul_inst/done_reg/C
                         clock pessimism             -0.267     0.564    
    SLICE_X16Y37         FDRE (Hold_fdre_C_D)         0.121     0.685    convo_2d_wrapper_inst/mul_inst/done_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 convo_2d_wrapper_inst/mul_inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/mul_inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.208ns (58.393%)  route 0.148ns (41.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.562     0.564    convo_2d_wrapper_inst/mul_inst/convo_clock
    SLICE_X16Y37         FDRE                                         r  convo_2d_wrapper_inst/mul_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  convo_2d_wrapper_inst/mul_inst/state_reg[0]/Q
                         net (fo=3, routed)           0.148     0.876    convo_2d_wrapper_inst/mul_inst/state[0]
    SLICE_X16Y37         LUT2 (Prop_lut2_I1_O)        0.044     0.920 r  convo_2d_wrapper_inst/mul_inst/state[1]_i_2/O
                         net (fo=1, routed)           0.000     0.920    convo_2d_wrapper_inst/mul_inst/state[1]_i_2_n_0
    SLICE_X16Y37         FDRE                                         r  convo_2d_wrapper_inst/mul_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.829     0.831    convo_2d_wrapper_inst/mul_inst/convo_clock
    SLICE_X16Y37         FDRE                                         r  convo_2d_wrapper_inst/mul_inst/state_reg[1]/C
                         clock pessimism             -0.267     0.564    
    SLICE_X16Y37         FDRE (Hold_fdre_C_D)         0.131     0.695    convo_2d_wrapper_inst/mul_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 convo_2d_wrapper_inst/mul_inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/mul_inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.562     0.564    convo_2d_wrapper_inst/mul_inst/convo_clock
    SLICE_X16Y37         FDRE                                         r  convo_2d_wrapper_inst/mul_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.164     0.728 f  convo_2d_wrapper_inst/mul_inst/state_reg[0]/Q
                         net (fo=3, routed)           0.148     0.876    convo_2d_wrapper_inst/mul_inst/state[0]
    SLICE_X16Y37         LUT4 (Prop_lut4_I1_O)        0.045     0.921 r  convo_2d_wrapper_inst/mul_inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.921    convo_2d_wrapper_inst/mul_inst/state[0]_i_1_n_0
    SLICE_X16Y37         FDRE                                         r  convo_2d_wrapper_inst/mul_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.829     0.831    convo_2d_wrapper_inst/mul_inst/convo_clock
    SLICE_X16Y37         FDRE                                         r  convo_2d_wrapper_inst/mul_inst/state_reg[0]/C
                         clock pessimism             -0.267     0.564    
    SLICE_X16Y37         FDRE (Hold_fdre_C_D)         0.121     0.685    convo_2d_wrapper_inst/mul_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_req_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/mult_arbiter_inst/grant_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.827%)  route 0.152ns (48.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.562     0.564    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X16Y37         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_req_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_req_o_reg/Q
                         net (fo=2, routed)           0.152     0.880    convo_2d_wrapper_inst/mult_arbiter_inst/mult_req
    SLICE_X16Y35         FDRE                                         r  convo_2d_wrapper_inst/mult_arbiter_inst/grant_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828     0.830    convo_2d_wrapper_inst/mult_arbiter_inst/convo_clock
    SLICE_X16Y35         FDRE                                         r  convo_2d_wrapper_inst/mult_arbiter_inst/grant_reg[0]/C
                         clock pessimism             -0.252     0.578    
    SLICE_X16Y35         FDRE (Hold_fdre_C_D)         0.059     0.637    convo_2d_wrapper_inst/mult_arbiter_inst/grant_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/wgt_req_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/wgt_ram_switch/actv_o_arbiter_inst/grant_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.564     0.566    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X11Y34         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/wgt_req_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/wgt_req_o_reg/Q
                         net (fo=2, routed)           0.188     0.895    convo_2d_wrapper_inst/wgt_ram_switch/actv_o_arbiter_inst/wgt_request
    SLICE_X11Y34         FDRE                                         r  convo_2d_wrapper_inst/wgt_ram_switch/actv_o_arbiter_inst/grant_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.830     0.832    convo_2d_wrapper_inst/wgt_ram_switch/actv_o_arbiter_inst/convo_clock
    SLICE_X11Y34         FDRE                                         r  convo_2d_wrapper_inst/wgt_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
                         clock pessimism             -0.266     0.566    
    SLICE_X11Y34         FDRE (Hold_fdre_C_D)         0.070     0.636    convo_2d_wrapper_inst/wgt_ram_switch/actv_o_arbiter_inst/grant_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.565     0.567    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X10Y37         FDSE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.164     0.731 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_reg/Q
                         net (fo=2, routed)           0.175     0.906    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/gpio_ins_tri_i[2]
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.951 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_i_1/O
                         net (fo=1, routed)           0.000     0.951    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_i_1_n_0
    SLICE_X10Y37         FDSE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.832     0.834    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X10Y37         FDSE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_reg/C
                         clock pessimism             -0.267     0.567    
    SLICE_X10Y37         FDSE (Hold_fdse_C_D)         0.120     0.687    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_reg
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 convo_2d_wrapper_inst/mult_arbiter_inst/grant_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_start_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.319%)  route 0.206ns (49.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.561     0.563    convo_2d_wrapper_inst/mult_arbiter_inst/convo_clock
    SLICE_X16Y35         FDRE                                         r  convo_2d_wrapper_inst/mult_arbiter_inst/grant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  convo_2d_wrapper_inst/mult_arbiter_inst/grant_reg[0]/Q
                         net (fo=8, routed)           0.206     0.933    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_active
    SLICE_X16Y37         LUT5 (Prop_lut5_I2_O)        0.045     0.978 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_start_o_i_1/O
                         net (fo=1, routed)           0.000     0.978    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_start_o_i_1_n_0
    SLICE_X16Y37         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_start_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.829     0.831    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X16Y37         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_start_o_reg/C
                         clock pessimism             -0.252     0.579    
    SLICE_X16Y37         FDRE (Hold_fdre_C_D)         0.121     0.700    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mult_start_o_reg
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_center_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.189ns (44.182%)  route 0.239ns (55.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.561     0.563    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X17Y35         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[0]/Q
                         net (fo=98, routed)          0.239     0.942    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg_n_0_[0]
    SLICE_X16Y36         LUT3 (Prop_lut3_I1_O)        0.048     0.990 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_center[24]_i_1/O
                         net (fo=1, routed)           0.000     0.990    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_center[24]_i_1_n_0
    SLICE_X16Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_center_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828     0.830    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X16Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_center_reg[24]/C
                         clock pessimism             -0.252     0.578    
    SLICE_X16Y36         FDRE (Hold_fdre_C_D)         0.131     0.709    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_y_center_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_center_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.788%)  route 0.239ns (56.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.561     0.563    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X17Y35         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[0]/Q
                         net (fo=98, routed)          0.239     0.942    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg_n_0_[0]
    SLICE_X16Y36         LUT3 (Prop_lut3_I1_O)        0.045     0.987 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_center[24]_i_1/O
                         net (fo=1, routed)           0.000     0.987    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_center[24]_i_1_n_0
    SLICE_X16Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_center_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828     0.830    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X16Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_center_reg[24]/C
                         clock pessimism             -0.252     0.578    
    SLICE_X16Y36         FDRE (Hold_fdre_C_D)         0.120     0.698    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_center_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.298%)  route 0.216ns (53.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.561     0.563    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X17Y35         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[0]/Q
                         net (fo=98, routed)          0.216     0.919    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg_n_0_[0]
    SLICE_X17Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.964 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.964    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state[0]_i_1__0_n_0
    SLICE_X17Y35         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828     0.830    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X17Y35         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[0]/C
                         clock pessimism             -0.267     0.563    
    SLICE_X17Y35         FDRE (Hold_fdre_C_D)         0.091     0.654    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_wrapper_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y12      convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_addr0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y14     actv_out_bram_dp_inst/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y30   system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y36     convo_2d_wrapper_inst/actv_i_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y36     convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y38     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ack_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y35     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_we_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y30     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_center_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y31     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_center_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y36     convo_2d_wrapper_inst/actv_i_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y36     convo_2d_wrapper_inst/actv_i_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y36     convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y36     convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y38     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ack_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y38     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ack_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_we_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_we_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y30     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_center_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y30     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_center_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y36     convo_2d_wrapper_inst/actv_i_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y36     convo_2d_wrapper_inst/actv_i_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y36     convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y36     convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y38     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ack_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y38     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ack_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_we_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_we_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y30     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_center_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y30     convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/cnt_x_center_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_wrapper_clk_wiz_0_0
  To Clock:  clkfbout_system_wrapper_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_wrapper_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y31   system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       18.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.091ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.124ns (12.307%)  route 0.884ns (87.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.683 - 20.000 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665     2.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.884     4.313    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X15Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.437 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.000     4.437    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X15Y54         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491    22.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism              0.116    22.799    
                         clock uncertainty           -0.302    22.497    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)        0.031    22.528    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         22.528    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                 18.091    

Slack (MET) :             76.145ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        3.934ns  (logic 0.772ns (19.623%)  route 3.162ns (80.377%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.319     1.843    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.124     1.967 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.843     3.810    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.934 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[8][0]_i_1/O
                         net (fo=1, routed)           0.000     3.934    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[8][0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)        0.079    80.079    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[8][0]
  -------------------------------------------------------------------
                         required time                         80.079    
                         arrival time                          -3.934    
  -------------------------------------------------------------------
                         slack                                 76.145    

Slack (MET) :             76.164ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        3.915ns  (logic 0.772ns (19.718%)  route 3.143ns (80.282%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.319     1.843    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.124     1.967 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.824     3.791    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.915 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[6][0]_i_1/O
                         net (fo=1, routed)           0.000     3.915    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[6][0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)        0.079    80.079    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[6][0]
  -------------------------------------------------------------------
                         required time                         80.079    
                         arrival time                          -3.915    
  -------------------------------------------------------------------
                         slack                                 76.164    

Slack (MET) :             76.171ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        3.906ns  (logic 0.772ns (19.763%)  route 3.134ns (80.237%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.319     1.843    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.124     1.967 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.815     3.782    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.906 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[11][0]_i_1/O
                         net (fo=1, routed)           0.000     3.906    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[11][0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)        0.077    80.077    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[11][0]
  -------------------------------------------------------------------
                         required time                         80.077    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                 76.171    

Slack (MET) :             76.287ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        3.742ns  (logic 0.772ns (20.630%)  route 2.970ns (79.370%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.319     1.843    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.124     1.967 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.651     3.618    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.742 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_1/O
                         net (fo=1, routed)           0.000     3.742    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.029    80.029    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                         80.029    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                 76.287    

Slack (MET) :             76.317ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        3.764ns  (logic 0.772ns (20.509%)  route 2.992ns (79.491%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.319     1.843    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.124     1.967 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.673     3.640    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X10Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.764 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[12][0]_i_1/O
                         net (fo=1, routed)           0.000     3.764    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[12][0]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)        0.081    80.081    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[12][0]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -3.764    
  -------------------------------------------------------------------
                         slack                                 76.317    

Slack (MET) :             76.514ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        3.517ns  (logic 0.772ns (21.950%)  route 2.745ns (78.050%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.319     1.843    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.124     1.967 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.426     3.393    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.517 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[2][0]_i_1/O
                         net (fo=1, routed)           0.000     3.517    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[2][0]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.031    80.031    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         80.031    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                 76.514    

Slack (MET) :             76.539ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        3.538ns  (logic 0.772ns (21.820%)  route 2.766ns (78.180%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.319     1.843    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.124     1.967 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.447     3.414    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.538 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[1][0]_i_1/O
                         net (fo=1, routed)           0.000     3.538    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[1][0]_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.077    80.077    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                         80.077    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                 76.539    

Slack (MET) :             76.541ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        3.536ns  (logic 0.772ns (21.832%)  route 2.764ns (78.168%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.319     1.843    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.124     1.967 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.445     3.412    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.536 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[16][0]_i_1/O
                         net (fo=1, routed)           0.000     3.536    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[16][0]_i_1_n_0
    SLICE_X10Y48         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X10Y48         FDRE (Setup_fdre_C_D)        0.077    80.077    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[16][0]
  -------------------------------------------------------------------
                         required time                         80.077    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                 76.541    

Slack (MET) :             76.546ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        3.535ns  (logic 0.772ns (21.838%)  route 2.763ns (78.162%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.319     1.843    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.124     1.967 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.444     3.411    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X12Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.535 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[3][0]_i_1/O
                         net (fo=1, routed)           0.000     3.535    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[3][0]_i_1_n_0
    SLICE_X12Y44         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.081    80.081    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         80.081    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 76.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.371ns  (logic 0.045ns (12.144%)  route 0.326ns (87.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 81.200 - 80.000 ) 
    Source Clock Delay      (SCD):    1.043ns = ( 81.043 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.326    81.368    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X15Y54         LUT6 (Prop_lut6_I3_O)        0.045    81.413 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.000    81.413    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X15Y54         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    80.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    80.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830    81.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.029    81.171    
    SLICE_X15Y54         FDRE (Hold_fdre_C_D)         0.092    81.263    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                        -81.263    
                         arrival time                          81.413    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_wrapper_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.199ns  (logic 0.805ns (15.484%)  route 4.394ns (84.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 11.682 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666    11.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524     8.142 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.902    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.679    11.682    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/convo_clock
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.478    12.160 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/Q
                         net (fo=15, routed)          2.266    14.426    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]_0
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.327    14.753 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/mem_reg_i_9/O
                         net (fo=1, routed)           2.128    16.881    actv_out_bram_dp_inst/ADDRBWRADDR[2]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.544    22.736    actv_out_bram_dp_inst/actv_o_clk
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    22.736    
                         clock uncertainty           -0.478    22.258    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.768    21.490    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         21.490    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.100ns  (logic 0.805ns (15.783%)  route 4.295ns (84.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 11.682 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666    11.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524     8.142 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.902    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.679    11.682    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/convo_clock
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.478    12.160 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/Q
                         net (fo=15, routed)          1.919    14.079    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mem_reg
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.327    14.406 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mem_reg_i_5/O
                         net (fo=1, routed)           2.376    16.782    actv_out_bram_dp_inst/ADDRBWRADDR[6]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.544    22.736    actv_out_bram_dp_inst/actv_o_clk
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    22.736    
                         clock uncertainty           -0.478    22.258    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.768    21.490    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         21.490    
                         arrival time                         -16.782    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.299ns  (logic 0.779ns (14.702%)  route 4.520ns (85.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 11.682 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666    11.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524     8.142 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.902    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.679    11.682    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/convo_clock
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.478    12.160 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/Q
                         net (fo=15, routed)          2.266    14.426    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]_0
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.301    14.727 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/mem_reg_i_11/O
                         net (fo=1, routed)           2.253    16.981    actv_out_bram_dp_inst/ADDRBWRADDR[0]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.544    22.736    actv_out_bram_dp_inst/actv_o_clk
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    22.736    
                         clock uncertainty           -0.478    22.258    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    21.692    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -16.981    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        4.981ns  (logic 0.809ns (16.240%)  route 4.172ns (83.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 11.682 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666    11.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524     8.142 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.902    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.679    11.682    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/convo_clock
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.478    12.160 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/Q
                         net (fo=15, routed)          2.300    14.460    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mem_reg
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.331    14.791 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mem_reg_i_2/O
                         net (fo=1, routed)           1.873    16.663    actv_out_bram_dp_inst/ADDRBWRADDR[9]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.544    22.736    actv_out_bram_dp_inst/actv_o_clk
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    22.736    
                         clock uncertainty           -0.478    22.258    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.769    21.489    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         21.489    
                         arrival time                         -16.663    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        4.944ns  (logic 0.779ns (15.757%)  route 4.165ns (84.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 11.682 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666    11.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524     8.142 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.902    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.679    11.682    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/convo_clock
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.478    12.160 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/Q
                         net (fo=15, routed)          2.300    14.460    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mem_reg
    SLICE_X7Y34          LUT2 (Prop_lut2_I1_O)        0.301    14.761 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mem_reg_i_4/O
                         net (fo=1, routed)           1.865    16.626    actv_out_bram_dp_inst/ADDRBWRADDR[7]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.544    22.736    actv_out_bram_dp_inst/actv_o_clk
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    22.736    
                         clock uncertainty           -0.478    22.258    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    21.692    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -16.626    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        4.537ns  (logic 0.807ns (17.786%)  route 3.730ns (82.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 11.682 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666    11.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524     8.142 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.902    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.679    11.682    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/convo_clock
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.478    12.160 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/Q
                         net (fo=15, routed)          2.140    14.300    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]_0
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.329    14.629 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/mem_reg_i_6/O
                         net (fo=1, routed)           1.590    16.219    actv_out_bram_dp_inst/ADDRBWRADDR[5]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.544    22.736    actv_out_bram_dp_inst/actv_o_clk
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    22.736    
                         clock uncertainty           -0.478    22.258    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.774    21.484    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         21.484    
                         arrival time                         -16.219    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        4.574ns  (logic 0.779ns (17.033%)  route 3.795ns (82.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 11.682 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666    11.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524     8.142 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.902    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.679    11.682    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/convo_clock
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.478    12.160 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/Q
                         net (fo=15, routed)          1.919    14.079    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]_0
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.301    14.380 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/mem_reg_i_10/O
                         net (fo=1, routed)           1.875    16.256    actv_out_bram_dp_inst/ADDRBWRADDR[1]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.544    22.736    actv_out_bram_dp_inst/actv_o_clk
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    22.736    
                         clock uncertainty           -0.478    22.258    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    21.692    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -16.256    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        5.126ns  (logic 2.702ns (52.711%)  route 2.424ns (47.289%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    1.726ns = ( 11.726 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666    11.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524     8.142 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.902    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.723    11.726    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.180 r  actv_out_bram_dp_inst/mem_reg/DOADO[1]
                         net (fo=1, routed)           1.839    16.020    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/s_sc_payld[22]
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.124    16.144 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.585    16.729    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[22]_INST_0_i_2_n_0
    SLICE_X8Y38          LUT4 (Prop_lut4_I3_O)        0.124    16.853 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[22]_INST_0/O
                         net (fo=1, routed)           0.000    16.853    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[3]
    SLICE_X8Y38          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.504    22.697    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X8Y38          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22]/C
                         clock pessimism              0.000    22.697    
                         clock uncertainty           -0.478    22.219    
    SLICE_X8Y38          FDRE (Setup_fdre_C_D)        0.081    22.300    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22]
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                         -16.853    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        4.550ns  (logic 0.779ns (17.122%)  route 3.771ns (82.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 11.682 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666    11.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524     8.142 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.902    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.679    11.682    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/convo_clock
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.478    12.160 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/Q
                         net (fo=15, routed)          2.140    14.300    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]_0
    SLICE_X7Y34          LUT2 (Prop_lut2_I0_O)        0.301    14.601 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/mem_reg_i_7/O
                         net (fo=1, routed)           1.631    16.232    actv_out_bram_dp_inst/ADDRBWRADDR[4]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.544    22.736    actv_out_bram_dp_inst/actv_o_clk
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    22.736    
                         clock uncertainty           -0.478    22.258    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    21.692    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         21.692    
                         arrival time                         -16.232    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        4.255ns  (logic 0.805ns (18.920%)  route 3.450ns (81.080%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    1.682ns = ( 11.682 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666    11.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524     8.142 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.902    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.679    11.682    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/convo_clock
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.478    12.160 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/Q
                         net (fo=15, routed)          1.917    14.077    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mem_reg
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.327    14.404 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mem_reg_i_3/O
                         net (fo=1, routed)           1.533    15.937    actv_out_bram_dp_inst/ADDRBWRADDR[8]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.544    22.736    actv_out_bram_dp_inst/actv_o_clk
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    22.736    
                         clock uncertainty           -0.478    22.258    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.774    21.484    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         21.484    
                         arrival time                         -15.937    
  -------------------------------------------------------------------
                         slack                                  5.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.675ns (46.904%)  route 0.764ns (53.096%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.608     0.610    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.585     1.195 r  actv_out_bram_dp_inst/mem_reg/DOADO[7]
                         net (fo=1, routed)           0.616     1.811    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/s_sc_payld[28]
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.045     1.856 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.148     2.004    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[28]_INST_0_i_2_n_0
    SLICE_X6Y40          LUT4 (Prop_lut4_I3_O)        0.045     2.049 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[28]_INST_0/O
                         net (fo=1, routed)           0.000     2.049    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[9]
    SLICE_X6Y40          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.833     1.203    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y40          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[28]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.478     1.681    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.121     1.802    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.675ns (46.765%)  route 0.768ns (53.235%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.608     0.610    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     1.195 r  actv_out_bram_dp_inst/mem_reg/DOADO[3]
                         net (fo=1, routed)           0.484     1.679    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/s_sc_payld[24]
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.045     1.724 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.284     2.008    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[24]_INST_0_i_2_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.045     2.053 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[24]_INST_0/O
                         net (fo=1, routed)           0.000     2.053    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[5]
    SLICE_X6Y38          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.832     1.202    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y38          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[24]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.478     1.680    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.120     1.800    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.675ns (47.244%)  route 0.754ns (52.756%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.608     0.610    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     1.195 r  actv_out_bram_dp_inst/mem_reg/DOADO[6]
                         net (fo=1, routed)           0.456     1.651    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/s_sc_payld[27]
    SLICE_X7Y38          LUT5 (Prop_lut5_I4_O)        0.045     1.696 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[27]_INST_0_i_2/O
                         net (fo=1, routed)           0.298     1.994    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[27]_INST_0_i_2_n_0
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.045     2.039 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[27]_INST_0/O
                         net (fo=1, routed)           0.000     2.039    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[8]
    SLICE_X7Y38          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.832     1.202    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X7Y38          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[27]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.478     1.680    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.091     1.771    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.675ns (45.619%)  route 0.805ns (54.381%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.608     0.610    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.585     1.195 r  actv_out_bram_dp_inst/mem_reg/DOADO[4]
                         net (fo=1, routed)           0.749     1.944    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/s_sc_payld[25]
    SLICE_X6Y39          LUT5 (Prop_lut5_I4_O)        0.045     1.989 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.056     2.045    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[25]_INST_0_i_2_n_0
    SLICE_X6Y39          LUT4 (Prop_lut4_I3_O)        0.045     2.090 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[25]_INST_0/O
                         net (fo=1, routed)           0.000     2.090    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[6]
    SLICE_X6Y39          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.832     1.202    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y39          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.478     1.680    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.120     1.800    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.675ns (44.709%)  route 0.835ns (55.291%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.608     0.610    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.585     1.195 r  actv_out_bram_dp_inst/mem_reg/DOADO[5]
                         net (fo=1, routed)           0.781     1.976    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/s_sc_payld[26]
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.045     2.021 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.054     2.075    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[26]_INST_0_i_2_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.045     2.120 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[26]_INST_0/O
                         net (fo=1, routed)           0.000     2.120    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[7]
    SLICE_X6Y38          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.832     1.202    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y38          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[26]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.478     1.680    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.121     1.801    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.675ns (44.090%)  route 0.856ns (55.910%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.608     0.610    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     1.195 r  actv_out_bram_dp_inst/mem_reg/DOADO[2]
                         net (fo=1, routed)           0.485     1.681    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/s_sc_payld[23]
    SLICE_X6Y39          LUT5 (Prop_lut5_I4_O)        0.045     1.726 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.371     2.096    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[23]_INST_0_i_2_n_0
    SLICE_X6Y40          LUT4 (Prop_lut4_I3_O)        0.045     2.141 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[23]_INST_0/O
                         net (fo=1, routed)           0.000     2.141    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[4]
    SLICE_X6Y40          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.833     1.203    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y40          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.478     1.681    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.120     1.801    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.675ns (42.390%)  route 0.917ns (57.610%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.608     0.610    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     1.195 r  actv_out_bram_dp_inst/mem_reg/DOADO[0]
                         net (fo=1, routed)           0.617     1.813    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/s_sc_payld[21]
    SLICE_X9Y38          LUT5 (Prop_lut5_I4_O)        0.045     1.858 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.300     2.157    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[21]_INST_0_i_2_n_0
    SLICE_X8Y38          LUT4 (Prop_lut4_I3_O)        0.045     2.202 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[21]_INST_0/O
                         net (fo=1, routed)           0.000     2.202    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[2]
    SLICE_X8Y38          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.832     1.202    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X8Y38          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[21]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.478     1.680    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.120     1.800    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.169ns (10.641%)  route 1.419ns (89.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.650     0.652    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    DSP48_X0Y12          DSP48E1                                      r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126     0.778 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_addr0/P[8]
                         net (fo=1, routed)           0.770     1.548    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_addr__0[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.043     1.591 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/mem_reg_i_3/O
                         net (fo=1, routed)           0.650     2.240    actv_out_bram_dp_inst/ADDRBWRADDR[8]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.871     1.241    actv_out_bram_dp_inst/actv_o_clk
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.241    
                         clock uncertainty            0.478     1.719    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.116     1.835    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 0.675ns (42.186%)  route 0.925ns (57.814%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.608     0.610    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     1.195 r  actv_out_bram_dp_inst/mem_reg/DOADO[1]
                         net (fo=1, routed)           0.700     1.895    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/s_sc_payld[22]
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.045     1.940 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.225     2.165    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[22]_INST_0_i_2_n_0
    SLICE_X8Y38          LUT4 (Prop_lut4_I3_O)        0.045     2.210 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/r_la_out_swbd/inst/m_sc_payld[22]_INST_0/O
                         net (fo=1, routed)           0.000     2.210    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[3]
    SLICE_X8Y38          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.832     1.202    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X8Y38          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.478     1.680    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.121     1.801    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.247ns (14.851%)  route 1.416ns (85.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.564     0.566    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/convo_clock
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.148     0.714 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]/Q
                         net (fo=15, routed)          0.694     1.408    convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/grant_reg[0]_0
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.099     1.507 r  convo_2d_wrapper_inst/actv_o_ram_switch/actv_o_arbiter_inst/mem_reg_i_1/O
                         net (fo=1, routed)           0.722     2.229    actv_out_bram_dp_inst/actv_out_ram_we
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.871     1.241    actv_out_bram_dp_inst/actv_o_clk
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     1.241    
                         clock uncertainty            0.478     1.719    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.815    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.414    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       77.537ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.537ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        2.495ns  (logic 0.642ns (25.735%)  route 1.853ns (74.265%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=4, routed)           1.853     2.371    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/tap_tdi
    SLICE_X22Y58         LUT3 (Prop_lut3_I2_O)        0.124     2.495 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     2.495    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_2_n_0
    SLICE_X22Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X22Y58         FDRE (Setup_fdre_C_D)        0.032    80.032    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         80.032    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                 77.537    

Slack (MET) :             77.732ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        2.296ns  (logic 0.642ns (27.956%)  route 1.654ns (72.044%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=4, routed)           1.654     2.172    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TMS_I
    SLICE_X22Y57         LUT5 (Prop_lut5_I4_O)        0.124     2.296 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.296    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[0]
    SLICE_X22Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X22Y57         FDRE (Setup_fdre_C_D)        0.029    80.029    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         80.029    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                 77.732    

Slack (MET) :             77.753ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        2.322ns  (logic 0.668ns (28.762%)  route 1.654ns (71.238%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=4, routed)           1.654     2.172    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TMS_I
    SLICE_X22Y57         LUT5 (Prop_lut5_I4_O)        0.150     2.322 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.322    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[1]
    SLICE_X22Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X22Y57         FDRE (Setup_fdre_C_D)        0.075    80.075    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         80.075    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                 77.753    

Slack (MET) :             77.801ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        2.276ns  (logic 0.642ns (28.209%)  route 1.634ns (71.791%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=4, routed)           1.634     2.152    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/tap_tdi
    SLICE_X24Y58         LUT4 (Prop_lut4_I0_O)        0.124     2.276 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.276    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg[0]_i_1_n_0
    SLICE_X24Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X24Y58         FDRE (Setup_fdre_C_D)        0.077    80.077    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         80.077    
                         arrival time                          -2.276    
  -------------------------------------------------------------------
                         slack                                 77.801    

Slack (MET) :             77.935ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        2.096ns  (logic 0.642ns (30.633%)  route 1.454ns (69.367%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=4, routed)           1.454     1.972    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TMS_I
    SLICE_X22Y57         LUT4 (Prop_lut4_I2_O)        0.124     2.096 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.096    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[2]
    SLICE_X22Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X22Y57         FDRE (Setup_fdre_C_D)        0.031    80.031    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         80.031    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                 77.935    

Slack (MET) :             77.953ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        2.122ns  (logic 0.668ns (31.483%)  route 1.454ns (68.517%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=4, routed)           1.454     1.972    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TMS_I
    SLICE_X22Y57         LUT5 (Prop_lut5_I4_O)        0.150     2.122 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.122    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[3]
    SLICE_X22Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X22Y57         FDRE (Setup_fdre_C_D)        0.075    80.075    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         80.075    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                 77.953    

Slack (MET) :             78.070ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.890ns  (logic 0.518ns (27.412%)  route 1.372ns (72.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43                                      0.000     0.000 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=4, routed)           1.372     1.890    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/tap_tdi
    SLICE_X23Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X23Y57         FDRE (Setup_fdre_C_D)       -0.040    79.960    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         79.960    
                         arrival time                          -1.890    
  -------------------------------------------------------------------
                         slack                                 78.070    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_wrapper_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_addr0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.704ns (19.077%)  route 2.986ns (80.923%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 11.593 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.674     2.982    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=12, routed)          1.422     4.860    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/gpio_outs_tri_o[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.984 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3/O
                         net (fo=1, routed)           0.807     5.792    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.916 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_1/O
                         net (fo=33, routed)          0.757     6.672    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/CEA2
    DSP48_X0Y12          DSP48E1                                      r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_addr0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.590    11.593    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    DSP48_X0Y12          DSP48E1                                      r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_addr0/CLK
                         clock pessimism              0.000    11.593    
                         clock uncertainty           -0.478    11.115    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    10.618    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_addr0
  -------------------------------------------------------------------
                         required time                         10.618    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.704ns (18.150%)  route 3.175ns (81.850%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.674     2.982    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=12, routed)          1.422     4.860    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/gpio_outs_tri_o[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.984 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3/O
                         net (fo=1, routed)           0.807     5.792    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.916 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_1/O
                         net (fo=33, routed)          0.945     6.861    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/CEA2
    SLICE_X13Y31         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.500    11.503    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X13Y31         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[1]/C
                         clock pessimism              0.000    11.503    
                         clock uncertainty           -0.478    11.026    
    SLICE_X13Y31         FDRE (Setup_fdre_C_CE)      -0.205    10.821    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[1]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.704ns (18.150%)  route 3.175ns (81.850%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.674     2.982    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=12, routed)          1.422     4.860    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/gpio_outs_tri_o[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.984 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3/O
                         net (fo=1, routed)           0.807     5.792    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.916 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_1/O
                         net (fo=33, routed)          0.945     6.861    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/CEA2
    SLICE_X13Y31         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.500    11.503    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X13Y31         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[2]/C
                         clock pessimism              0.000    11.503    
                         clock uncertainty           -0.478    11.026    
    SLICE_X13Y31         FDRE (Setup_fdre_C_CE)      -0.205    10.821    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[2]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.704ns (18.150%)  route 3.175ns (81.850%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.674     2.982    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=12, routed)          1.422     4.860    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/gpio_outs_tri_o[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.984 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3/O
                         net (fo=1, routed)           0.807     5.792    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.916 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_1/O
                         net (fo=33, routed)          0.945     6.861    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/CEA2
    SLICE_X13Y31         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.500    11.503    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X13Y31         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[3]/C
                         clock pessimism              0.000    11.503    
                         clock uncertainty           -0.478    11.026    
    SLICE_X13Y31         FDRE (Setup_fdre_C_CE)      -0.205    10.821    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[3]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.704ns (18.150%)  route 3.175ns (81.850%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.674     2.982    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=12, routed)          1.422     4.860    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/gpio_outs_tri_o[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.984 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3/O
                         net (fo=1, routed)           0.807     5.792    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.916 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_1/O
                         net (fo=33, routed)          0.945     6.861    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/CEA2
    SLICE_X13Y31         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.500    11.503    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X13Y31         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[4]/C
                         clock pessimism              0.000    11.503    
                         clock uncertainty           -0.478    11.026    
    SLICE_X13Y31         FDRE (Setup_fdre_C_CE)      -0.205    10.821    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[4]
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.704ns (18.157%)  route 3.173ns (81.843%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.674     2.982    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=12, routed)          1.422     4.860    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/gpio_outs_tri_o[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.984 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3/O
                         net (fo=1, routed)           0.807     5.792    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.916 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_1/O
                         net (fo=33, routed)          0.944     6.859    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/CEA2
    SLICE_X12Y31         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.500    11.503    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X12Y31         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[0]/C
                         clock pessimism              0.000    11.503    
                         clock uncertainty           -0.478    11.026    
    SLICE_X12Y31         FDRE (Setup_fdre_C_CE)      -0.169    10.857    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[0]
  -------------------------------------------------------------------
                         required time                         10.857    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.704ns (18.157%)  route 3.173ns (81.843%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.674     2.982    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=12, routed)          1.422     4.860    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/gpio_outs_tri_o[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.984 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3/O
                         net (fo=1, routed)           0.807     5.792    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.916 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_1/O
                         net (fo=33, routed)          0.944     6.859    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/CEA2
    SLICE_X12Y31         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.500    11.503    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X12Y31         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[5]/C
                         clock pessimism              0.000    11.503    
                         clock uncertainty           -0.478    11.026    
    SLICE_X12Y31         FDRE (Setup_fdre_C_CE)      -0.169    10.857    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[5]
  -------------------------------------------------------------------
                         required time                         10.857    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.704ns (18.484%)  route 3.105ns (81.516%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.674     2.982    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=12, routed)          1.422     4.860    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/gpio_outs_tri_o[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.984 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3/O
                         net (fo=1, routed)           0.807     5.792    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.916 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_1/O
                         net (fo=33, routed)          0.875     6.791    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/CEA2
    SLICE_X14Y31         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.494    11.497    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X14Y31         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[7]/C
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.478    11.020    
    SLICE_X14Y31         FDRE (Setup_fdre_C_CE)      -0.205    10.815    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[7]
  -------------------------------------------------------------------
                         required time                         10.815    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.704ns (18.479%)  route 3.106ns (81.521%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.674     2.982    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=12, routed)          1.422     4.860    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/gpio_outs_tri_o[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.984 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3/O
                         net (fo=1, routed)           0.807     5.792    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.916 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_1/O
                         net (fo=33, routed)          0.876     6.792    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/CEA2
    SLICE_X14Y33         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.497    11.500    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X14Y33         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[8]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.478    11.023    
    SLICE_X14Y33         FDRE (Setup_fdre_C_CE)      -0.205    10.818    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[8]
  -------------------------------------------------------------------
                         required time                         10.818    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  4.026    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 0.704ns (18.479%)  route 3.106ns (81.521%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.674     2.982    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=12, routed)          1.422     4.860    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/gpio_outs_tri_o[0]
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.984 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3/O
                         net (fo=1, routed)           0.807     5.792    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_3_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.916 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y[31]_i_1/O
                         net (fo=33, routed)          0.876     6.792    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/CEA2
    SLICE_X14Y33         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.477    11.477    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.313 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.497    11.500    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X14Y33         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[9]/C
                         clock pessimism              0.000    11.500    
                         clock uncertainty           -0.478    11.023    
    SLICE_X14Y33         FDRE (Setup_fdre_C_CE)      -0.205    10.818    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/start_y_reg[9]
  -------------------------------------------------------------------
                         required time                         10.818    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  4.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.209ns (29.008%)  route 0.511ns (70.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.562     0.903    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y35          FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.511     1.578    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/gpio_outs_tri_o[2]
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.623 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_we_i_1/O
                         net (fo=1, routed)           0.000     1.623    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_we_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.831     0.833    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X10Y35         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_we_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.478     1.311    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.120     1.431    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_we_reg
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.148ns (18.458%)  route 0.654ns (81.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.562     0.903    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y36          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[107]/Q
                         net (fo=1, routed)           0.654     1.704    actv_out_bram_dp_inst/actv_o_addr[7]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.876     0.878    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.478     1.356    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129     1.485    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.209ns (27.611%)  route 0.548ns (72.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.562     0.903    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y35          FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.067 f  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.548     1.614    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/gpio_outs_tri_o[1]
    SLICE_X10Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.659 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_1/O
                         net (fo=1, routed)           0.000     1.659    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.832     0.834    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X10Y37         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_reg/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.478     1.312    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.121     1.433    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.164ns (18.300%)  route 0.732ns (81.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.562     0.903    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y36          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[102]/Q
                         net (fo=4, routed)           0.732     1.799    actv_out_bram_dp_inst/actv_o_addr[2]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.876     0.878    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.478     1.356    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.539    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.164ns (18.124%)  route 0.741ns (81.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.562     0.903    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y36          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[104]/Q
                         net (fo=2, routed)           0.741     1.807    actv_out_bram_dp_inst/actv_o_addr[4]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.876     0.878    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.478     1.356    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.539    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.148ns (17.278%)  route 0.709ns (82.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.562     0.903    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y36          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[109]/Q
                         net (fo=1, routed)           0.709     1.759    actv_out_bram_dp_inst/actv_o_addr[9]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.876     0.878    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.478     1.356    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130     1.486    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.148ns (16.448%)  route 0.752ns (83.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.562     0.903    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y36          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[106]/Q
                         net (fo=1, routed)           0.752     1.802    actv_out_bram_dp_inst/actv_o_addr[6]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.876     0.878    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.478     1.356    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130     1.486    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.816%)  route 0.811ns (83.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.562     0.903    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y36          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[103]/Q
                         net (fo=4, routed)           0.811     1.878    actv_out_bram_dp_inst/actv_o_addr[3]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.876     0.878    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.478     1.356    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.539    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            actv_out_bram_dp_inst/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.148ns (15.708%)  route 0.794ns (84.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.562     0.903    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y36          FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[108]/Q
                         net (fo=3, routed)           0.794     1.845    actv_out_bram_dp_inst/actv_o_addr[8]
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.876     0.878    actv_out_bram_dp_inst/convo_clock
    RAMB18_X0Y14         RAMB18E1                                     r  actv_out_bram_dp_inst/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.478     1.356    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     1.486    actv_out_bram_dp_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/in_actv_req_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_wrapper_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_wrapper_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.271ns (30.168%)  route 0.627ns (69.832%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.566     0.907    system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y45         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  system_wrapper_inst/system_wrapper_i/gpio_outs/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           0.290     1.324    system_wrapper_inst/gpio_ins[0]
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.098     1.422 r  system_wrapper_inst/cnt_x_center[31]_i_4/O
                         net (fo=6, routed)           0.338     1.760    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/actv_out_ram_addr0_1
    SLICE_X10Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/in_actv_req_o_i_1/O
                         net (fo=1, routed)           0.000     1.805    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/in_actv_req_o_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/in_actv_req_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.811     0.811    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.831     0.833    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X10Y36         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/in_actv_req_o_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.478     1.311    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.121     1.432    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/in_actv_req_o_reg
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       78.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.070ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
                            (recovery check against rising-edge clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.197ns  (logic 0.524ns (43.775%)  route 0.673ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 165.932 - 160.000 ) 
    Source Clock Delay      (SCD):    6.706ns = ( 86.706 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.655    86.706    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.524    87.230 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=7, routed)           0.673    87.903    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X25Y58         FDCE                                         f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.481   165.932    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                         clock pessimism              0.747   166.680    
                         clock uncertainty           -0.302   166.377    
    SLICE_X25Y58         FDCE (Recov_fdce_C_CLR)     -0.405   165.972    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]
  -------------------------------------------------------------------
                         required time                        165.972    
                         arrival time                         -87.903    
  -------------------------------------------------------------------
                         slack                                 78.070    

Slack (MET) :             78.070ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
                            (recovery check against rising-edge clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.197ns  (logic 0.524ns (43.775%)  route 0.673ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 165.932 - 160.000 ) 
    Source Clock Delay      (SCD):    6.706ns = ( 86.706 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.655    86.706    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.524    87.230 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=7, routed)           0.673    87.903    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X25Y58         FDCE                                         f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.481   165.932    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                         clock pessimism              0.747   166.680    
                         clock uncertainty           -0.302   166.377    
    SLICE_X25Y58         FDCE (Recov_fdce_C_CLR)     -0.405   165.972    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]
  -------------------------------------------------------------------
                         required time                        165.972    
                         arrival time                         -87.903    
  -------------------------------------------------------------------
                         slack                                 78.070    

Slack (MET) :             78.070ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
                            (recovery check against rising-edge clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.197ns  (logic 0.524ns (43.775%)  route 0.673ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 165.932 - 160.000 ) 
    Source Clock Delay      (SCD):    6.706ns = ( 86.706 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.655    86.706    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.524    87.230 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=7, routed)           0.673    87.903    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X25Y58         FDCE                                         f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.481   165.932    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism              0.747   166.680    
                         clock uncertainty           -0.302   166.377    
    SLICE_X25Y58         FDCE (Recov_fdce_C_CLR)     -0.405   165.972    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                        165.972    
                         arrival time                         -87.903    
  -------------------------------------------------------------------
                         slack                                 78.070    

Slack (MET) :             78.070ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
                            (recovery check against rising-edge clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.197ns  (logic 0.524ns (43.775%)  route 0.673ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 165.932 - 160.000 ) 
    Source Clock Delay      (SCD):    6.706ns = ( 86.706 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.655    86.706    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.524    87.230 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=7, routed)           0.673    87.903    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X25Y58         FDCE                                         f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.481   165.932    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism              0.747   166.680    
                         clock uncertainty           -0.302   166.377    
    SLICE_X25Y58         FDCE (Recov_fdce_C_CLR)     -0.405   165.972    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                        165.972    
                         arrival time                         -87.903    
  -------------------------------------------------------------------
                         slack                                 78.070    

Slack (MET) :             78.116ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.197ns  (logic 0.524ns (43.775%)  route 0.673ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 165.932 - 160.000 ) 
    Source Clock Delay      (SCD):    6.706ns = ( 86.706 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.655    86.706    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.524    87.230 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=7, routed)           0.673    87.903    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X25Y58         FDPE                                         f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.481   165.932    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDPE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              0.747   166.680    
                         clock uncertainty           -0.302   166.377    
    SLICE_X25Y58         FDPE (Recov_fdpe_C_PRE)     -0.359   166.018    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                        166.018    
                         arrival time                         -87.903    
  -------------------------------------------------------------------
                         slack                                 78.116    

Slack (MET) :             78.116ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
                            (recovery check against rising-edge clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.197ns  (logic 0.524ns (43.775%)  route 0.673ns (56.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 165.932 - 160.000 ) 
    Source Clock Delay      (SCD):    6.706ns = ( 86.706 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.655    86.706    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.524    87.230 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=7, routed)           0.673    87.903    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X25Y58         FDPE                                         f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   161.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   161.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   162.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   163.050 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   164.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   164.451 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.481   165.932    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDPE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism              0.747   166.680    
                         clock uncertainty           -0.302   166.377    
    SLICE_X25Y58         FDPE (Recov_fdpe_C_PRE)     -0.359   166.018    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                        166.018    
                         arrival time                         -87.903    
  -------------------------------------------------------------------
                         slack                                 78.116    

Slack (MET) :             158.302ns  (required time - arrival time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/CLR
                            (recovery check against rising-edge clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@240.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        1.056ns  (logic 0.524ns (49.609%)  route 0.532ns (50.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 245.932 - 240.000 ) 
    Source Clock Delay      (SCD):    6.706ns = ( 86.706 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    81.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101    81.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.665    82.973    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.456    83.429 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.521    84.950    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    85.051 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.655    86.706    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.524    87.230 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=7, routed)           0.532    87.762    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/RESET
    SLICE_X24Y57         FDCE                                         f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   241.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091   241.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.491   242.683    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.367   243.050 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.311   244.360    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   244.451 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          1.481   245.932    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y57         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.748   246.680    
                         clock uncertainty           -0.302   246.377    
    SLICE_X24Y57         FDCE (Recov_fdce_C_CLR)     -0.314   246.063    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                        246.063    
                         arrival time                         -87.762    
  -------------------------------------------------------------------
                         slack                                158.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/CLR
                            (removal check against rising-edge clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.363ns  (logic 0.167ns (45.973%)  route 0.196ns (54.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 82.901 - 80.000 ) 
    Source Clock Delay      (SCD):    2.214ns = ( 82.214 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.556    82.214    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.167    82.381 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=7, routed)           0.196    82.577    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/RESET
    SLICE_X24Y57         FDCE                                         f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    80.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    80.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830    81.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175    81.375 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673    82.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    82.077 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824    82.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y57         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism             -0.672    82.229    
    SLICE_X24Y57         FDCE (Remov_fdce_C_CLR)     -0.063    82.166    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                        -82.166    
                         arrival time                          82.577    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             80.193ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
                            (removal check against rising-edge clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.418ns  (logic 0.167ns (39.949%)  route 0.251ns (60.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.214ns = ( 82.214 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.556    82.214    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.167    82.381 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=7, routed)           0.251    82.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X25Y58         FDCE                                         f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                         clock pessimism             -0.672     2.229    
                         clock uncertainty            0.302     2.531    
    SLICE_X25Y58         FDCE (Remov_fdce_C_CLR)     -0.092     2.439    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                          82.632    
  -------------------------------------------------------------------
                         slack                                 80.193    

Slack (MET) :             80.193ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
                            (removal check against rising-edge clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.418ns  (logic 0.167ns (39.949%)  route 0.251ns (60.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.214ns = ( 82.214 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.556    82.214    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.167    82.381 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=7, routed)           0.251    82.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X25Y58         FDCE                                         f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                         clock pessimism             -0.672     2.229    
                         clock uncertainty            0.302     2.531    
    SLICE_X25Y58         FDCE (Remov_fdce_C_CLR)     -0.092     2.439    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                          82.632    
  -------------------------------------------------------------------
                         slack                                 80.193    

Slack (MET) :             80.193ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
                            (removal check against rising-edge clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.418ns  (logic 0.167ns (39.949%)  route 0.251ns (60.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.214ns = ( 82.214 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.556    82.214    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.167    82.381 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=7, routed)           0.251    82.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X25Y58         FDCE                                         f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism             -0.672     2.229    
                         clock uncertainty            0.302     2.531    
    SLICE_X25Y58         FDCE (Remov_fdce_C_CLR)     -0.092     2.439    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                          82.632    
  -------------------------------------------------------------------
                         slack                                 80.193    

Slack (MET) :             80.193ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
                            (removal check against rising-edge clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.418ns  (logic 0.167ns (39.949%)  route 0.251ns (60.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.214ns = ( 82.214 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.556    82.214    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.167    82.381 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=7, routed)           0.251    82.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X25Y58         FDCE                                         f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism             -0.672     2.229    
                         clock uncertainty            0.302     2.531    
    SLICE_X25Y58         FDCE (Remov_fdce_C_CLR)     -0.092     2.439    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                          82.632    
  -------------------------------------------------------------------
                         slack                                 80.193    

Slack (MET) :             80.196ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (removal check against rising-edge clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.418ns  (logic 0.167ns (39.949%)  route 0.251ns (60.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.214ns = ( 82.214 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.556    82.214    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.167    82.381 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=7, routed)           0.251    82.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X25Y58         FDPE                                         f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDPE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism             -0.672     2.229    
                         clock uncertainty            0.302     2.531    
    SLICE_X25Y58         FDPE (Remov_fdpe_C_PRE)     -0.095     2.436    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                          82.632    
  -------------------------------------------------------------------
                         slack                                 80.196    

Slack (MET) :             80.196ns  (arrival time - required time)
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
                            (removal check against rising-edge clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -80.000ns  (system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.418ns  (logic 0.167ns (39.949%)  route 0.251ns (60.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.214ns = ( 82.214 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.556    82.214    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X24Y56         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.167    82.381 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=7, routed)           0.251    82.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X25Y58         FDPE                                         f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X25Y58         FDPE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism             -0.672     2.229    
                         clock uncertainty            0.302     2.531    
    SLICE_X25Y58         FDPE (Remov_fdpe_C_PRE)     -0.095     2.436    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                          82.632    
  -------------------------------------------------------------------
                         slack                                 80.196    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.295ns  (logic 0.124ns (5.402%)  route 2.171ns (94.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.171     2.171    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.295 r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.295    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y51         FDRE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.486     2.678    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y51         FDRE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.045ns (4.480%)  route 0.959ns (95.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.959     0.959    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.004 r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.004    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y51         FDRE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.828     1.198    system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y51         FDRE                                         r  system_wrapper_inst/system_wrapper_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           130 Endpoints
Min Delay           162 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.515ns  (logic 0.668ns (14.796%)  route 3.847ns (85.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     2.974    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.360     6.852    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.150     7.002 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.486     7.489    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y58          FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.540     2.732    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y58          FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.515ns  (logic 0.668ns (14.796%)  route 3.847ns (85.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     2.974    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.360     6.852    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.150     7.002 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.486     7.489    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y58          FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.540     2.732    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y58          FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.515ns  (logic 0.668ns (14.796%)  route 3.847ns (85.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     2.974    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.360     6.852    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.150     7.002 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.486     7.489    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y58          FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.540     2.732    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y58          FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 0.642ns (14.323%)  route 3.840ns (85.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     2.974    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.360     6.852    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.124     6.976 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.480     7.456    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y55          FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.537     2.729    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y55          FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 0.642ns (14.323%)  route 3.840ns (85.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     2.974    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.360     6.852    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.124     6.976 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.480     7.456    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y55          FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.537     2.729    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y55          FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 0.642ns (14.323%)  route 3.840ns (85.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     2.974    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          3.360     6.852    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.124     6.976 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.480     7.456    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y55          FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.537     2.729    system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y55          FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 0.642ns (15.322%)  route 3.548ns (84.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     2.974    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          2.903     6.395    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y52         LUT1 (Prop_lut1_I0_O)        0.124     6.519 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.645     7.164    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y51         FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.490     2.682    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y51         FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 0.642ns (15.322%)  route 3.548ns (84.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     2.974    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          2.903     6.395    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y52         LUT1 (Prop_lut1_I0_O)        0.124     6.519 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.645     7.164    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y51         FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.490     2.682    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y51         FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 0.642ns (15.322%)  route 3.548ns (84.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     2.974    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          2.903     6.395    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y52         LUT1 (Prop_lut1_I0_O)        0.124     6.519 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.645     7.164    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y51         FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.490     2.682    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y51         FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 0.642ns (15.501%)  route 3.500ns (84.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     2.974    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.518     3.492 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          2.919     6.411    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y55         LUT1 (Prop_lut1_I0_O)        0.124     6.535 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.581     7.116    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y55         FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.490     2.682    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y55         FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.944%)  route 0.513ns (71.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.558     0.899    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.334     1.396    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.441 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.621    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y38         FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.829     1.199    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y38         FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.944%)  route 0.513ns (71.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.558     0.899    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.334     1.396    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.441 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.621    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y38         FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.829     1.199    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y38         FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.944%)  route 0.513ns (71.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.558     0.899    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.334     1.396    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.441 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.621    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X16Y38         FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.829     1.199    system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X16Y38         FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.208ns (26.542%)  route 0.576ns (73.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.558     0.899    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.357     1.420    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.044     1.464 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.218     1.682    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y41         FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.829     1.199    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y41         FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.208ns (26.542%)  route 0.576ns (73.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.558     0.899    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.357     1.420    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.044     1.464 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.218     1.682    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y41         FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.829     1.199    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y41         FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.208ns (26.542%)  route 0.576ns (73.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.558     0.899    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.357     1.420    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.044     1.464 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.218     1.682    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y41         FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.829     1.199    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y41         FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.075%)  route 0.593ns (73.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.558     0.899    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.357     1.420    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.465 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.235     1.700    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X22Y40         FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.827     1.197    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X22Y40         FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.075%)  route 0.593ns (73.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.558     0.899    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.357     1.420    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.465 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.235     1.700    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X22Y40         FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.827     1.197    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X22Y40         FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.075%)  route 0.593ns (73.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.558     0.899    system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X24Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=43, routed)          0.357     1.420    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X22Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.465 f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.235     1.700    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X22Y40         FDCE                                         f  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.827     1.197    system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X22Y40         FDCE                                         r  system_wrapper_inst/system_wrapper_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[23][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.254ns (31.815%)  route 0.544ns (68.185%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.566     0.907    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=4, routed)           0.412     1.482    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.527 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.133     1.660    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X12Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.705 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[23][0]_i_1/O
                         net (fo=1, routed)           0.000     1.705    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[23][0]_i_1_n_0
    SLICE_X12Y53         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.833     1.203    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X12Y53         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[23][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_wrapper_clk_wiz_0_0
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.193ns  (logic 0.518ns (43.438%)  route 0.675ns (56.562%))
  Logic Levels:           0  
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     1.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.680     1.683    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X10Y37         FDSE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.518     2.201 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_reg/Q
                         net (fo=2, routed)           0.675     2.876    system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X12Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.504     2.696    system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.160ns  (logic 0.518ns (44.658%)  route 0.642ns (55.342%))
  Logic Levels:           0  
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     1.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.680     1.683    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X10Y37         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     2.201 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_reg/Q
                         net (fo=2, routed)           0.642     2.843    system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X12Y39         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.505     2.697    system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y39         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ack_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.038ns  (logic 0.456ns (43.928%)  route 0.582ns (56.072%))
  Logic Levels:           0  
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666     1.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676     1.679    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X15Y38         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ack_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.456     2.135 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ack_o_reg/Q
                         net (fo=2, routed)           0.582     2.717    system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X15Y39         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.499     2.691    system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y39         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ack_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.101%)  route 0.202ns (58.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.563     0.565    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X15Y38         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ack_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ack_o_reg/Q
                         net (fo=2, routed)           0.202     0.908    system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X15Y39         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.829     1.199    system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X15Y39         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.986%)  route 0.218ns (57.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.565     0.567    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X10Y37         FDSE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDSE (Prop_fdse_C_Q)         0.164     0.731 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/ready_o_reg/Q
                         net (fo=2, routed)           0.218     0.948    system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X12Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.832     1.202    system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y38         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_wrapper_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.008%)  route 0.236ns (58.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.478ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_out1_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=214, routed)         0.565     0.567    convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/convo_clock
    SLICE_X10Y37         FDRE                                         r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  convo_2d_wrapper_inst/gen_convo_network[0].convo_2d_inst/req_o_reg/Q
                         net (fo=2, routed)           0.236     0.967    system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X12Y39         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.832     1.202    system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y39         FDRE                                         r  system_wrapper_inst/system_wrapper_i/gpio_ins/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_fpga_0

Max Delay             0 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (falling edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[23][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.257ns (28.975%)  route 0.630ns (71.025%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.213ns = ( 82.213 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555    82.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y57         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.167    82.380 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.497    82.877    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.045    82.922 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.133    83.055    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X12Y53         LUT6 (Prop_lut6_I0_O)        0.045    83.100 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[23][0]_i_1/O
                         net (fo=1, routed)           0.000    83.100    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[23][0]_i_1_n_0
    SLICE_X12Y53         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.833     1.203    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X12Y53         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[23][0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (falling edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.257ns (26.835%)  route 0.701ns (73.165%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.213ns = ( 82.213 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555    82.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y57         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.167    82.380 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.497    82.877    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.045    82.922 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.204    83.126    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.045    83.171 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[27][0]_i_1/O
                         net (fo=1, routed)           0.000    83.171    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[27][0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.833     1.203    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X10Y54         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (falling edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[26][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.257ns (26.779%)  route 0.703ns (73.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.213ns = ( 82.213 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555    82.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y57         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.167    82.380 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.497    82.877    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.045    82.922 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.206    83.128    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.045    83.173 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[26][0]_i_1/O
                         net (fo=1, routed)           0.000    83.173    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[26][0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.833     1.203    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X10Y54         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[26][0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (falling edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.257ns (26.154%)  route 0.726ns (73.846%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.213ns = ( 82.213 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555    82.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y57         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.167    82.380 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.497    82.877    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.045    82.922 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.228    83.150    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.045    83.195 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[28][0]_i_1/O
                         net (fo=1, routed)           0.000    83.195    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[28][0]_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.833     1.203    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X10Y54         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[28][0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (falling edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[21][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.257ns (25.218%)  route 0.762ns (74.782%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.213ns = ( 82.213 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555    82.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y57         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.167    82.380 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.497    82.877    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.045    82.922 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.265    83.187    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.045    83.232 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[21][0]_i_1/O
                         net (fo=1, routed)           0.000    83.232    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[21][0]_i_1_n_0
    SLICE_X9Y54          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.833     1.203    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X9Y54          FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[21][0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (falling edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[29][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.257ns (24.930%)  route 0.774ns (75.069%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.213ns = ( 82.213 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555    82.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y57         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.167    82.380 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.497    82.877    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.045    82.922 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.277    83.199    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X10Y55         LUT6 (Prop_lut6_I0_O)        0.045    83.244 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[29][0]_i_1/O
                         net (fo=1, routed)           0.000    83.244    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[29][0]_i_1_n_0
    SLICE_X10Y55         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.833     1.203    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X10Y55         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[29][0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (falling edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[18][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.257ns (23.361%)  route 0.843ns (76.640%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    2.213ns = ( 82.213 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555    82.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y57         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.167    82.380 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.497    82.877    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.045    82.922 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.346    83.268    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X12Y48         LUT6 (Prop_lut6_I0_O)        0.045    83.313 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[18][0]_i_1/O
                         net (fo=1, routed)           0.000    83.313    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[18][0]_i_1_n_0
    SLICE_X12Y48         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.835     1.205    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X12Y48         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[18][0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (falling edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[20][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.257ns (23.269%)  route 0.847ns (76.730%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    2.213ns = ( 82.213 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555    82.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y57         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.167    82.380 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.497    82.877    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.045    82.922 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.350    83.272    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.045    83.317 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[20][0]_i_1/O
                         net (fo=1, routed)           0.000    83.317    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[20][0]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.834     1.204    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[20][0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (falling edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[19][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.257ns (23.248%)  route 0.848ns (76.752%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    2.213ns = ( 82.213 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555    82.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y57         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.167    82.380 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.497    82.877    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.045    82.922 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.351    83.273    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X12Y50         LUT6 (Prop_lut6_I0_O)        0.045    83.318 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[19][0]_i_1/O
                         net (fo=1, routed)           0.000    83.318    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[19][0]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.834     1.204    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[19][0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (falling edge-triggered cell FDCE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[30][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.257ns (23.052%)  route 0.858ns (76.948%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.213ns = ( 82.213 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    80.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    80.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.561    80.902    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141    81.043 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.590    81.632    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    81.658 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.555    82.213    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y57         FDCE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDCE (Prop_fdce_C_Q)         0.167    82.380 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           0.497    82.877    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.045    82.922 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.361    83.283    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X10Y55         LUT6 (Prop_lut6_I0_O)        0.045    83.328 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[30][0]_i_1/O
                         net (fo=1, routed)           0.000    83.328    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[30][0]_i_1_n_0
    SLICE_X10Y55         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.833     1.203    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X10Y55         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[30][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Max Delay             0 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.164ns (22.661%)  route 0.560ns (77.339%))
  Logic Levels:           0  
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.566     0.907    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=4, routed)           0.560     1.630    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/tap_tdi
    SLICE_X23Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X23Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.209ns (25.006%)  route 0.627ns (74.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.566     0.907    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=4, routed)           0.627     1.697    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TMS_I
    SLICE_X22Y57         LUT4 (Prop_lut4_I2_O)        0.045     1.742 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.742    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[2]
    SLICE_X22Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[2]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.209ns (25.006%)  route 0.627ns (74.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.566     0.907    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.071 f  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=4, routed)           0.627     1.697    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TMS_I
    SLICE_X22Y57         LUT5 (Prop_lut5_I4_O)        0.045     1.742 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.742    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[3]
    SLICE_X22Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[3]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.506%)  route 0.644ns (75.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.566     0.907    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=4, routed)           0.644     1.714    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/tap_tdi
    SLICE_X24Y58         LUT4 (Prop_lut4_I0_O)        0.045     1.759 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.759    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg[0]_i_1_n_0
    SLICE_X24Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]_0
    SLICE_X24Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.209ns (23.081%)  route 0.696ns (76.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.566     0.907    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=4, routed)           0.696     1.767    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TMS_I
    SLICE_X22Y57         LUT5 (Prop_lut5_I4_O)        0.045     1.812 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[0]
    SLICE_X22Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[0]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.210ns (23.166%)  route 0.696ns (76.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.566     0.907    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=4, routed)           0.696     1.767    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TMS_I
    SLICE_X22Y57         LUT5 (Prop_lut5_I4_O)        0.046     1.813 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[1]
    SLICE_X22Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X22Y57         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[1]/C

Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.209ns (22.336%)  route 0.727ns (77.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.566     0.907    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=4, routed)           0.727     1.797    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/tap_tdi
    SLICE_X22Y58         LUT3 (Prop_lut3_I2_O)        0.045     1.842 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.842    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_2_n_0
    SLICE_X22Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.830     1.200    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.175     1.375 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.673     2.048    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.077 r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=56, routed)          0.824     2.901    system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X22Y58         FDRE                                         r  system_wrapper_inst/system_wrapper_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_wrapper_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_wrapper_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_wrapper_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y15       BUFG                         0.000    10.000 f  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        1.666    11.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     8.142 f  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     9.902    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkfbout_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    10.003 f  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.663    11.666    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkfbout_buf_system_wrapper_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_wrapper_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.050ns  (logic 0.026ns (2.477%)  route 1.024ns (97.523%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_wrapper_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y15       BUFG                         0.000     0.000 r  system_wrapper_inst/system_wrapper_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1729, routed)        0.544     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.050    -0.506 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.024    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkfbout_system_wrapper_clk_wiz_0_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.542     0.544    system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/clkfbout_buf_system_wrapper_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  system_wrapper_inst/system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





