// Seed: 4004083078
`timescale 1 ps / 1ps
module module_0 (
    output id_0
    , id_2,
    input  id_1
);
  logic id_3;
  logic id_4 = 1;
  always @(1 or id_3) begin
    SystemTFIdentifier(1'h0 == 1);
    id_0 <= 1 - id_1[1'h0];
  end
  assign id_4 = 1;
endmodule
