/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  reg [2:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [9:0] celloutsig_0_43z;
  wire [8:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [21:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z[4] | in_data[24]);
  assign celloutsig_0_42z = ~(celloutsig_0_24z[1] | celloutsig_0_2z);
  assign celloutsig_0_49z = ~(celloutsig_0_11z | celloutsig_0_26z);
  assign celloutsig_1_0z = ~(in_data[175] | in_data[138]);
  assign celloutsig_0_5z = ~(celloutsig_0_4z | celloutsig_0_1z[13]);
  assign celloutsig_1_16z = ~(celloutsig_1_14z | celloutsig_1_5z);
  assign celloutsig_1_19z = ~(celloutsig_1_7z | celloutsig_1_10z[7]);
  assign celloutsig_0_8z = ~(celloutsig_0_5z | celloutsig_0_0z);
  assign celloutsig_0_11z = ~(celloutsig_0_10z | celloutsig_0_6z[7]);
  assign celloutsig_0_15z = ~(celloutsig_0_6z[14] | celloutsig_0_4z);
  assign celloutsig_0_18z = ~(celloutsig_0_2z | celloutsig_0_5z);
  assign celloutsig_0_20z = ~(celloutsig_0_15z | celloutsig_0_15z);
  assign celloutsig_0_25z = ~(celloutsig_0_2z | in_data[75]);
  assign celloutsig_0_26z = ~(celloutsig_0_4z | celloutsig_0_1z[10]);
  assign celloutsig_0_27z = ~(celloutsig_0_7z | celloutsig_0_2z);
  assign celloutsig_0_28z = ~(in_data[95] | celloutsig_0_6z[3]);
  assign celloutsig_0_30z = ~(celloutsig_0_21z[0] | celloutsig_0_22z);
  assign celloutsig_0_31z = ~(celloutsig_0_29z | celloutsig_0_1z[13]);
  assign celloutsig_0_43z = celloutsig_0_1z[12:3] % { 1'h1, celloutsig_0_12z[2:1], celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_42z, celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_2z, celloutsig_0_28z };
  assign celloutsig_0_48z = { celloutsig_0_43z[7:0], celloutsig_0_30z } % { 1'h1, celloutsig_0_24z[2], celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_38z, celloutsig_0_38z };
  assign celloutsig_1_4z = { in_data[126:124], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[131:124] };
  assign celloutsig_1_6z = { celloutsig_1_4z[4:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z } % { 1'h1, celloutsig_1_4z[7:3], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_4z[7:1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_9z } % { 1'h1, celloutsig_1_6z[10:4], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[71:57], celloutsig_0_4z } % { 1'h1, in_data[45:34], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_12z = celloutsig_0_1z[13:10] % { 1'h1, celloutsig_0_6z[5:3] };
  assign celloutsig_0_1z = in_data[89:76] % { 1'h1, in_data[82:73], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_6z[2:1], celloutsig_0_20z } % { 1'h1, celloutsig_0_12z[1:0] };
  assign celloutsig_0_24z = { in_data[36:34], celloutsig_0_10z } % { 1'h1, celloutsig_0_21z };
  assign celloutsig_0_0z = in_data[8] & in_data[55];
  assign celloutsig_0_38z = celloutsig_0_8z & celloutsig_0_18z;
  assign celloutsig_0_4z = celloutsig_0_1z[12] & celloutsig_0_3z;
  assign celloutsig_1_2z = celloutsig_1_0z & in_data[172];
  assign celloutsig_1_3z = celloutsig_1_0z & in_data[134];
  assign celloutsig_1_5z = celloutsig_1_0z & in_data[97];
  assign celloutsig_1_7z = celloutsig_1_3z & celloutsig_1_6z[5];
  assign celloutsig_1_8z = celloutsig_1_0z & celloutsig_1_5z;
  assign celloutsig_1_9z = celloutsig_1_0z & celloutsig_1_3z;
  assign celloutsig_1_12z = celloutsig_1_0z & celloutsig_1_4z[4];
  assign celloutsig_1_13z = celloutsig_1_7z & celloutsig_1_3z;
  assign celloutsig_1_14z = celloutsig_1_13z & celloutsig_1_12z;
  assign celloutsig_1_18z = celloutsig_1_16z & celloutsig_1_3z;
  assign celloutsig_0_7z = celloutsig_0_6z[2] & in_data[74];
  assign celloutsig_0_10z = celloutsig_0_2z & celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_16z[0] & celloutsig_0_3z;
  assign celloutsig_0_22z = celloutsig_0_20z & celloutsig_0_21z[0];
  assign celloutsig_0_2z = celloutsig_0_1z[10] & celloutsig_0_1z[13];
  assign celloutsig_0_29z = celloutsig_0_16z[2] & celloutsig_0_25z;
  assign celloutsig_0_32z = celloutsig_0_31z & celloutsig_0_12z[2];
  always_latch
    if (!clkin_data[32]) celloutsig_0_16z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_16z = celloutsig_0_12z[3:1];
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
