
Autonomous_and_Stream_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014110  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000888  080142e0  080142e0  000242e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014b68  08014b68  000301ec  2**0
                  CONTENTS
  4 .ARM          00000008  08014b68  08014b68  00024b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014b70  08014b70  000301ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014b70  08014b70  00024b70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014b74  08014b74  00024b74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08014b78  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007288  200001ec  08014d64  000301ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007474  08014d64  00037474  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000289de  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b55  00000000  00000000  00058bfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001880  00000000  00000000  0005d750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016b8  00000000  00000000  0005efd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000678b  00000000  00000000  00060688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e103  00000000  00000000  00066e13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010bc09  00000000  00000000  00084f16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00190b1f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f04  00000000  00000000  00190b74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000003c  00000000  00000000  00198a78  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000076  00000000  00000000  00198ab4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080142c8 	.word	0x080142c8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f0 	.word	0x200001f0
 800020c:	080142c8 	.word	0x080142c8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cdc:	f000 b9a4 	b.w	8001028 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468c      	mov	ip, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8083 	bne.w	8000e7a <__udivmoddi4+0x116>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d947      	bls.n	8000e0a <__udivmoddi4+0xa6>
 8000d7a:	fab2 f282 	clz	r2, r2
 8000d7e:	b142      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	f1c2 0020 	rsb	r0, r2, #32
 8000d84:	fa24 f000 	lsr.w	r0, r4, r0
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4097      	lsls	r7, r2
 8000d8c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d96:	0c23      	lsrs	r3, r4, #16
 8000d98:	fbbc f6f8 	udiv	r6, ip, r8
 8000d9c:	fa1f fe87 	uxth.w	lr, r7
 8000da0:	fb08 c116 	mls	r1, r8, r6, ip
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x60>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000db6:	f080 8119 	bcs.w	8000fec <__udivmoddi4+0x288>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 8116 	bls.w	8000fec <__udivmoddi4+0x288>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x8c>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000de2:	f080 8105 	bcs.w	8000ff0 <__udivmoddi4+0x28c>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f240 8102 	bls.w	8000ff0 <__udivmoddi4+0x28c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df4:	eba4 040e 	sub.w	r4, r4, lr
 8000df8:	2600      	movs	r6, #0
 8000dfa:	b11d      	cbz	r5, 8000e04 <__udivmoddi4+0xa0>
 8000dfc:	40d4      	lsrs	r4, r2
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e9c5 4300 	strd	r4, r3, [r5]
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xaa>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	d150      	bne.n	8000eb8 <__udivmoddi4+0x154>
 8000e16:	1bcb      	subs	r3, r1, r7
 8000e18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1c:	fa1f f887 	uxth.w	r8, r7
 8000e20:	2601      	movs	r6, #1
 8000e22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e26:	0c21      	lsrs	r1, r4, #16
 8000e28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb08 f30c 	mul.w	r3, r8, ip
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0xe4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0xe2>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	f200 80e9 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e46:	4684      	mov	ip, r0
 8000e48:	1ac9      	subs	r1, r1, r3
 8000e4a:	b2a3      	uxth	r3, r4
 8000e4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e58:	fb08 f800 	mul.w	r8, r8, r0
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	d907      	bls.n	8000e70 <__udivmoddi4+0x10c>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x10a>
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	f200 80d9 	bhi.w	8001020 <__udivmoddi4+0x2bc>
 8000e6e:	4618      	mov	r0, r3
 8000e70:	eba4 0408 	sub.w	r4, r4, r8
 8000e74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e78:	e7bf      	b.n	8000dfa <__udivmoddi4+0x96>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x12e>
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	f000 80b1 	beq.w	8000fe6 <__udivmoddi4+0x282>
 8000e84:	2600      	movs	r6, #0
 8000e86:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	fab3 f683 	clz	r6, r3
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d14a      	bne.n	8000f30 <__udivmoddi4+0x1cc>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0x140>
 8000e9e:	4282      	cmp	r2, r0
 8000ea0:	f200 80b8 	bhi.w	8001014 <__udivmoddi4+0x2b0>
 8000ea4:	1a84      	subs	r4, r0, r2
 8000ea6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	468c      	mov	ip, r1
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	d0a8      	beq.n	8000e04 <__udivmoddi4+0xa0>
 8000eb2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eb6:	e7a5      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ec0:	4097      	lsls	r7, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eca:	40d9      	lsrs	r1, r3
 8000ecc:	4330      	orrs	r0, r6
 8000ece:	0c03      	lsrs	r3, r0, #16
 8000ed0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ed4:	fa1f f887 	uxth.w	r8, r7
 8000ed8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee0:	fb06 f108 	mul.w	r1, r6, r8
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eea:	d909      	bls.n	8000f00 <__udivmoddi4+0x19c>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000ef2:	f080 808d 	bcs.w	8001010 <__udivmoddi4+0x2ac>
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	f240 808a 	bls.w	8001010 <__udivmoddi4+0x2ac>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	b281      	uxth	r1, r0
 8000f04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb00 f308 	mul.w	r3, r0, r8
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x1c4>
 8000f18:	1879      	adds	r1, r7, r1
 8000f1a:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f1e:	d273      	bcs.n	8001008 <__udivmoddi4+0x2a4>
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d971      	bls.n	8001008 <__udivmoddi4+0x2a4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4439      	add	r1, r7
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f2e:	e778      	b.n	8000e22 <__udivmoddi4+0xbe>
 8000f30:	f1c6 0c20 	rsb	ip, r6, #32
 8000f34:	fa03 f406 	lsl.w	r4, r3, r6
 8000f38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f3c:	431c      	orrs	r4, r3
 8000f3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f42:	fa01 f306 	lsl.w	r3, r1, r6
 8000f46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	0c3b      	lsrs	r3, r7, #16
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fa1f f884 	uxth.w	r8, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f62:	fb09 fa08 	mul.w	sl, r9, r8
 8000f66:	458a      	cmp	sl, r1
 8000f68:	fa02 f206 	lsl.w	r2, r2, r6
 8000f6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x220>
 8000f72:	1861      	adds	r1, r4, r1
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f78:	d248      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000f7a:	458a      	cmp	sl, r1
 8000f7c:	d946      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	4421      	add	r1, r4
 8000f84:	eba1 010a 	sub.w	r1, r1, sl
 8000f88:	b2bf      	uxth	r7, r7
 8000f8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x24a>
 8000f9e:	19e7      	adds	r7, r4, r7
 8000fa0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000fa4:	d22e      	bcs.n	8001004 <__udivmoddi4+0x2a0>
 8000fa6:	45b8      	cmp	r8, r7
 8000fa8:	d92c      	bls.n	8001004 <__udivmoddi4+0x2a0>
 8000faa:	3802      	subs	r0, #2
 8000fac:	4427      	add	r7, r4
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba7 0708 	sub.w	r7, r7, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454f      	cmp	r7, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	d31a      	bcc.n	8000ff8 <__udivmoddi4+0x294>
 8000fc2:	d017      	beq.n	8000ff4 <__udivmoddi4+0x290>
 8000fc4:	b15d      	cbz	r5, 8000fde <__udivmoddi4+0x27a>
 8000fc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fca:	eb67 0701 	sbc.w	r7, r7, r1
 8000fce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fd2:	40f2      	lsrs	r2, r6
 8000fd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd8:	40f7      	lsrs	r7, r6
 8000fda:	e9c5 2700 	strd	r2, r7, [r5]
 8000fde:	2600      	movs	r6, #0
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e70b      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e9      	b.n	8000dc4 <__udivmoddi4+0x60>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6fd      	b.n	8000df0 <__udivmoddi4+0x8c>
 8000ff4:	4543      	cmp	r3, r8
 8000ff6:	d2e5      	bcs.n	8000fc4 <__udivmoddi4+0x260>
 8000ff8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ffc:	eb69 0104 	sbc.w	r1, r9, r4
 8001000:	3801      	subs	r0, #1
 8001002:	e7df      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001004:	4608      	mov	r0, r1
 8001006:	e7d2      	b.n	8000fae <__udivmoddi4+0x24a>
 8001008:	4660      	mov	r0, ip
 800100a:	e78d      	b.n	8000f28 <__udivmoddi4+0x1c4>
 800100c:	4681      	mov	r9, r0
 800100e:	e7b9      	b.n	8000f84 <__udivmoddi4+0x220>
 8001010:	4666      	mov	r6, ip
 8001012:	e775      	b.n	8000f00 <__udivmoddi4+0x19c>
 8001014:	4630      	mov	r0, r6
 8001016:	e74a      	b.n	8000eae <__udivmoddi4+0x14a>
 8001018:	f1ac 0c02 	sub.w	ip, ip, #2
 800101c:	4439      	add	r1, r7
 800101e:	e713      	b.n	8000e48 <__udivmoddi4+0xe4>
 8001020:	3802      	subs	r0, #2
 8001022:	443c      	add	r4, r7
 8001024:	e724      	b.n	8000e70 <__udivmoddi4+0x10c>
 8001026:	bf00      	nop

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001032:	f005 f859 	bl	80060e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001036:	f000 f88f 	bl	8001158 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800103a:	f000 fc31 	bl	80018a0 <MX_GPIO_Init>
  MX_DMA_Init();
 800103e:	f000 fc0f 	bl	8001860 <MX_DMA_Init>
  MX_TIM2_Init();
 8001042:	f000 f9bb 	bl	80013bc <MX_TIM2_Init>
  MX_TIM1_Init();
 8001046:	f000 f8f5 	bl	8001234 <MX_TIM1_Init>
  MX_TIM3_Init();
 800104a:	f000 fa0b 	bl	8001464 <MX_TIM3_Init>
  MX_TIM5_Init();
 800104e:	f000 fa57 	bl	8001500 <MX_TIM5_Init>
  MX_TIM12_Init();
 8001052:	f000 fb7f 	bl	8001754 <MX_TIM12_Init>
  MX_TIM7_Init();
 8001056:	f000 faa7 	bl	80015a8 <MX_TIM7_Init>
  MX_TIM8_Init();
 800105a:	f000 fadb 	bl	8001614 <MX_TIM8_Init>
  MX_USART3_UART_Init();
 800105e:	f000 fbd5 	bl	800180c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // Initialize
  DATASTREAM_Init(&huart3);
 8001062:	482e      	ldr	r0, [pc, #184]	; (800111c <main+0xf0>)
 8001064:	f002 f916 	bl	8003294 <DATASTREAM_Init>
  MAIN_DIFFDRIVE_Init();
 8001068:	f000 fcb8 	bl	80019dc <MAIN_DIFFDRIVE_Init>
  MAIN_ULTRASONIC_Init();
 800106c:	f000 fd88 	bl	8001b80 <MAIN_ULTRASONIC_Init>
  MAIN_MAF_Init();
 8001070:	f000 fdac 	bl	8001bcc <MAIN_MAF_Init>
  MAIN_SERVO_Init();
 8001074:	f000 fe12 	bl	8001c9c <MAIN_SERVO_Init>


  // Wait until blue button is pressed
  while( HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) )
 8001078:	bf00      	nop
 800107a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800107e:	4828      	ldr	r0, [pc, #160]	; (8001120 <main+0xf4>)
 8001080:	f005 ff10 	bl	8006ea4 <HAL_GPIO_ReadPin>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d1f7      	bne.n	800107a <main+0x4e>
  		;

  // Enable WIFI to send/receive values
  HAL_GPIO_WritePin(WIFI_ENABLE_GPIO_Port, WIFI_ENABLE_Pin, GPIO_PIN_SET);
 800108a:	2201      	movs	r2, #1
 800108c:	2101      	movs	r1, #1
 800108e:	4824      	ldr	r0, [pc, #144]	; (8001120 <main+0xf4>)
 8001090:	f005 ff20 	bl	8006ed4 <HAL_GPIO_WritePin>

  // Wait for ESP boot
  HAL_Delay(3000);
 8001094:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001098:	f005 f868 	bl	800616c <HAL_Delay>

  // Rapidly flash led to show MCU ready to send values
  for(int i=0; i<20; i++){
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	e009      	b.n	80010b6 <main+0x8a>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80010a2:	2120      	movs	r1, #32
 80010a4:	481f      	ldr	r0, [pc, #124]	; (8001124 <main+0xf8>)
 80010a6:	f005 ff2e 	bl	8006f06 <HAL_GPIO_TogglePin>
	  HAL_Delay(50);
 80010aa:	2032      	movs	r0, #50	; 0x32
 80010ac:	f005 f85e 	bl	800616c <HAL_Delay>
  for(int i=0; i<20; i++){
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	3301      	adds	r3, #1
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	2b13      	cmp	r3, #19
 80010ba:	ddf2      	ble.n	80010a2 <main+0x76>
  }

  // Wait for 10 received chars
  char ch[10];
  HAL_UART_Receive(&huart3, (uint8_t*) ch, sizeof(ch), HAL_MAX_DELAY);
 80010bc:	4639      	mov	r1, r7
 80010be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010c2:	220a      	movs	r2, #10
 80010c4:	4815      	ldr	r0, [pc, #84]	; (800111c <main+0xf0>)
 80010c6:	f008 fd1f 	bl	8009b08 <HAL_UART_Receive>
  // Wait until button is pressed again
  //while( HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) )
  //		;

  // Wait a bit
  HAL_Delay(2000);
 80010ca:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80010ce:	f005 f84d 	bl	800616c <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80010d2:	f009 fe47 	bl	800ad64 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ControlDiffDriv */
  ControlDiffDrivHandle = osThreadNew(StartControlDiffDrive, NULL, &ControlDiffDriv_attributes);
 80010d6:	4a14      	ldr	r2, [pc, #80]	; (8001128 <main+0xfc>)
 80010d8:	2100      	movs	r1, #0
 80010da:	4814      	ldr	r0, [pc, #80]	; (800112c <main+0x100>)
 80010dc:	f009 fe8c 	bl	800adf8 <osThreadNew>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4a13      	ldr	r2, [pc, #76]	; (8001130 <main+0x104>)
 80010e4:	6013      	str	r3, [r2, #0]

  /* creation of DistanceSensor */
  DistanceSensorHandle = osThreadNew(StartDistanceSensor, NULL, &DistanceSensor_attributes);
 80010e6:	4a13      	ldr	r2, [pc, #76]	; (8001134 <main+0x108>)
 80010e8:	2100      	movs	r1, #0
 80010ea:	4813      	ldr	r0, [pc, #76]	; (8001138 <main+0x10c>)
 80010ec:	f009 fe84 	bl	800adf8 <osThreadNew>
 80010f0:	4603      	mov	r3, r0
 80010f2:	4a12      	ldr	r2, [pc, #72]	; (800113c <main+0x110>)
 80010f4:	6013      	str	r3, [r2, #0]

  /* creation of InfraredSensor */
  InfraredSensorHandle = osThreadNew(StartInfraredSensor, NULL, &InfraredSensor_attributes);
 80010f6:	4a12      	ldr	r2, [pc, #72]	; (8001140 <main+0x114>)
 80010f8:	2100      	movs	r1, #0
 80010fa:	4812      	ldr	r0, [pc, #72]	; (8001144 <main+0x118>)
 80010fc:	f009 fe7c 	bl	800adf8 <osThreadNew>
 8001100:	4603      	mov	r3, r0
 8001102:	4a11      	ldr	r2, [pc, #68]	; (8001148 <main+0x11c>)
 8001104:	6013      	str	r3, [r2, #0]

  /* creation of Communication */
  CommunicationHandle = osThreadNew(SerialCommunication, NULL, &Communication_attributes);
 8001106:	4a11      	ldr	r2, [pc, #68]	; (800114c <main+0x120>)
 8001108:	2100      	movs	r1, #0
 800110a:	4811      	ldr	r0, [pc, #68]	; (8001150 <main+0x124>)
 800110c:	f009 fe74 	bl	800adf8 <osThreadNew>
 8001110:	4603      	mov	r3, r0
 8001112:	4a10      	ldr	r2, [pc, #64]	; (8001154 <main+0x128>)
 8001114:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001116:	f009 fe49 	bl	800adac <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800111a:	e7fe      	b.n	800111a <main+0xee>
 800111c:	20005ba0 	.word	0x20005ba0
 8001120:	40020800 	.word	0x40020800
 8001124:	40020000 	.word	0x40020000
 8001128:	080143e4 	.word	0x080143e4
 800112c:	08001cc1 	.word	0x08001cc1
 8001130:	20005c2c 	.word	0x20005c2c
 8001134:	08014408 	.word	0x08014408
 8001138:	08002481 	.word	0x08002481
 800113c:	20005c30 	.word	0x20005c30
 8001140:	0801442c 	.word	0x0801442c
 8001144:	08002975 	.word	0x08002975
 8001148:	20005e14 	.word	0x20005e14
 800114c:	08014450 	.word	0x08014450
 8001150:	080029b5 	.word	0x080029b5
 8001154:	20005e18 	.word	0x20005e18

08001158 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b094      	sub	sp, #80	; 0x50
 800115c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800115e:	f107 031c 	add.w	r3, r7, #28
 8001162:	2234      	movs	r2, #52	; 0x34
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f00c fce0 	bl	800db2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800116c:	f107 0308 	add.w	r3, r7, #8
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800117c:	2300      	movs	r3, #0
 800117e:	607b      	str	r3, [r7, #4]
 8001180:	4b2a      	ldr	r3, [pc, #168]	; (800122c <SystemClock_Config+0xd4>)
 8001182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001184:	4a29      	ldr	r2, [pc, #164]	; (800122c <SystemClock_Config+0xd4>)
 8001186:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800118a:	6413      	str	r3, [r2, #64]	; 0x40
 800118c:	4b27      	ldr	r3, [pc, #156]	; (800122c <SystemClock_Config+0xd4>)
 800118e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001190:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001194:	607b      	str	r3, [r7, #4]
 8001196:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001198:	2300      	movs	r3, #0
 800119a:	603b      	str	r3, [r7, #0]
 800119c:	4b24      	ldr	r3, [pc, #144]	; (8001230 <SystemClock_Config+0xd8>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80011a4:	4a22      	ldr	r2, [pc, #136]	; (8001230 <SystemClock_Config+0xd8>)
 80011a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011aa:	6013      	str	r3, [r2, #0]
 80011ac:	4b20      	ldr	r3, [pc, #128]	; (8001230 <SystemClock_Config+0xd8>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011b4:	603b      	str	r3, [r7, #0]
 80011b6:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011b8:	2302      	movs	r3, #2
 80011ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011bc:	2301      	movs	r3, #1
 80011be:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011c0:	2310      	movs	r3, #16
 80011c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011c4:	2302      	movs	r3, #2
 80011c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011c8:	2300      	movs	r3, #0
 80011ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80011cc:	2310      	movs	r3, #16
 80011ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011d0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80011d4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011d6:	2304      	movs	r3, #4
 80011d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80011da:	2302      	movs	r3, #2
 80011dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011de:	2302      	movs	r3, #2
 80011e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011e2:	f107 031c 	add.w	r3, r7, #28
 80011e6:	4618      	mov	r0, r3
 80011e8:	f006 f9a6 	bl	8007538 <HAL_RCC_OscConfig>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80011f2:	f001 fccb 	bl	8002b8c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011f6:	230f      	movs	r3, #15
 80011f8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011fa:	2302      	movs	r3, #2
 80011fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011fe:	2300      	movs	r3, #0
 8001200:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001202:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001206:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001208:	2300      	movs	r3, #0
 800120a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800120c:	f107 0308 	add.w	r3, r7, #8
 8001210:	2102      	movs	r1, #2
 8001212:	4618      	mov	r0, r3
 8001214:	f005 fe92 	bl	8006f3c <HAL_RCC_ClockConfig>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800121e:	f001 fcb5 	bl	8002b8c <Error_Handler>
  }
}
 8001222:	bf00      	nop
 8001224:	3750      	adds	r7, #80	; 0x50
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40023800 	.word	0x40023800
 8001230:	40007000 	.word	0x40007000

08001234 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b096      	sub	sp, #88	; 0x58
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800123a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	605a      	str	r2, [r3, #4]
 8001244:	609a      	str	r2, [r3, #8]
 8001246:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001248:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001252:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]
 800125c:	609a      	str	r2, [r3, #8]
 800125e:	60da      	str	r2, [r3, #12]
 8001260:	611a      	str	r2, [r3, #16]
 8001262:	615a      	str	r2, [r3, #20]
 8001264:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001266:	1d3b      	adds	r3, r7, #4
 8001268:	2220      	movs	r2, #32
 800126a:	2100      	movs	r1, #0
 800126c:	4618      	mov	r0, r3
 800126e:	f00c fc5d 	bl	800db2c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001272:	4b50      	ldr	r3, [pc, #320]	; (80013b4 <MX_TIM1_Init+0x180>)
 8001274:	4a50      	ldr	r2, [pc, #320]	; (80013b8 <MX_TIM1_Init+0x184>)
 8001276:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8;
 8001278:	4b4e      	ldr	r3, [pc, #312]	; (80013b4 <MX_TIM1_Init+0x180>)
 800127a:	2208      	movs	r2, #8
 800127c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800127e:	4b4d      	ldr	r3, [pc, #308]	; (80013b4 <MX_TIM1_Init+0x180>)
 8001280:	2200      	movs	r2, #0
 8001282:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 8001284:	4b4b      	ldr	r3, [pc, #300]	; (80013b4 <MX_TIM1_Init+0x180>)
 8001286:	f242 7210 	movw	r2, #10000	; 0x2710
 800128a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800128c:	4b49      	ldr	r3, [pc, #292]	; (80013b4 <MX_TIM1_Init+0x180>)
 800128e:	2200      	movs	r2, #0
 8001290:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001292:	4b48      	ldr	r3, [pc, #288]	; (80013b4 <MX_TIM1_Init+0x180>)
 8001294:	2200      	movs	r2, #0
 8001296:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001298:	4b46      	ldr	r3, [pc, #280]	; (80013b4 <MX_TIM1_Init+0x180>)
 800129a:	2200      	movs	r2, #0
 800129c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800129e:	4845      	ldr	r0, [pc, #276]	; (80013b4 <MX_TIM1_Init+0x180>)
 80012a0:	f006 fbe8 	bl	8007a74 <HAL_TIM_Base_Init>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80012aa:	f001 fc6f 	bl	8002b8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012b2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012b4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012b8:	4619      	mov	r1, r3
 80012ba:	483e      	ldr	r0, [pc, #248]	; (80013b4 <MX_TIM1_Init+0x180>)
 80012bc:	f007 fc98 	bl	8008bf0 <HAL_TIM_ConfigClockSource>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80012c6:	f001 fc61 	bl	8002b8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80012ca:	483a      	ldr	r0, [pc, #232]	; (80013b4 <MX_TIM1_Init+0x180>)
 80012cc:	f006 fd5e 	bl	8007d8c <HAL_TIM_PWM_Init>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80012d6:	f001 fc59 	bl	8002b8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012da:	2300      	movs	r3, #0
 80012dc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012de:	2300      	movs	r3, #0
 80012e0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012e2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012e6:	4619      	mov	r1, r3
 80012e8:	4832      	ldr	r0, [pc, #200]	; (80013b4 <MX_TIM1_Init+0x180>)
 80012ea:	f008 fa35 	bl	8009758 <HAL_TIMEx_MasterConfigSynchronization>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80012f4:	f001 fc4a 	bl	8002b8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012f8:	2360      	movs	r3, #96	; 0x60
 80012fa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001300:	2300      	movs	r3, #0
 8001302:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001304:	2300      	movs	r3, #0
 8001306:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001308:	2300      	movs	r3, #0
 800130a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800130c:	2300      	movs	r3, #0
 800130e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001310:	2300      	movs	r3, #0
 8001312:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001314:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001318:	2200      	movs	r2, #0
 800131a:	4619      	mov	r1, r3
 800131c:	4825      	ldr	r0, [pc, #148]	; (80013b4 <MX_TIM1_Init+0x180>)
 800131e:	f007 fba5 	bl	8008a6c <HAL_TIM_PWM_ConfigChannel>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001328:	f001 fc30 	bl	8002b8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800132c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001330:	2204      	movs	r2, #4
 8001332:	4619      	mov	r1, r3
 8001334:	481f      	ldr	r0, [pc, #124]	; (80013b4 <MX_TIM1_Init+0x180>)
 8001336:	f007 fb99 	bl	8008a6c <HAL_TIM_PWM_ConfigChannel>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001340:	f001 fc24 	bl	8002b8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001344:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001348:	2208      	movs	r2, #8
 800134a:	4619      	mov	r1, r3
 800134c:	4819      	ldr	r0, [pc, #100]	; (80013b4 <MX_TIM1_Init+0x180>)
 800134e:	f007 fb8d 	bl	8008a6c <HAL_TIM_PWM_ConfigChannel>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001358:	f001 fc18 	bl	8002b8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800135c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001360:	220c      	movs	r2, #12
 8001362:	4619      	mov	r1, r3
 8001364:	4813      	ldr	r0, [pc, #76]	; (80013b4 <MX_TIM1_Init+0x180>)
 8001366:	f007 fb81 	bl	8008a6c <HAL_TIM_PWM_ConfigChannel>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001370:	f001 fc0c 	bl	8002b8c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001374:	2300      	movs	r3, #0
 8001376:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001378:	2300      	movs	r3, #0
 800137a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001384:	2300      	movs	r3, #0
 8001386:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001388:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800138c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800138e:	2300      	movs	r3, #0
 8001390:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001392:	1d3b      	adds	r3, r7, #4
 8001394:	4619      	mov	r1, r3
 8001396:	4807      	ldr	r0, [pc, #28]	; (80013b4 <MX_TIM1_Init+0x180>)
 8001398:	f008 fa5a 	bl	8009850 <HAL_TIMEx_ConfigBreakDeadTime>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 80013a2:	f001 fbf3 	bl	8002b8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013a6:	4803      	ldr	r0, [pc, #12]	; (80013b4 <MX_TIM1_Init+0x180>)
 80013a8:	f001 fd56 	bl	8002e58 <HAL_TIM_MspPostInit>

}
 80013ac:	bf00      	nop
 80013ae:	3758      	adds	r7, #88	; 0x58
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	20005e1c 	.word	0x20005e1c
 80013b8:	40010000 	.word	0x40010000

080013bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08c      	sub	sp, #48	; 0x30
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013c2:	f107 030c 	add.w	r3, r7, #12
 80013c6:	2224      	movs	r2, #36	; 0x24
 80013c8:	2100      	movs	r1, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f00c fbae 	bl	800db2c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013d8:	4b21      	ldr	r3, [pc, #132]	; (8001460 <MX_TIM2_Init+0xa4>)
 80013da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013e0:	4b1f      	ldr	r3, [pc, #124]	; (8001460 <MX_TIM2_Init+0xa4>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e6:	4b1e      	ldr	r3, [pc, #120]	; (8001460 <MX_TIM2_Init+0xa4>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80013ec:	4b1c      	ldr	r3, [pc, #112]	; (8001460 <MX_TIM2_Init+0xa4>)
 80013ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80013f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f4:	4b1a      	ldr	r3, [pc, #104]	; (8001460 <MX_TIM2_Init+0xa4>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013fa:	4b19      	ldr	r3, [pc, #100]	; (8001460 <MX_TIM2_Init+0xa4>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001400:	2301      	movs	r3, #1
 8001402:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001404:	2300      	movs	r3, #0
 8001406:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001408:	2301      	movs	r3, #1
 800140a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800140c:	2300      	movs	r3, #0
 800140e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001410:	230f      	movs	r3, #15
 8001412:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001414:	2300      	movs	r3, #0
 8001416:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001418:	2301      	movs	r3, #1
 800141a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800141c:	2300      	movs	r3, #0
 800141e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001420:	230f      	movs	r3, #15
 8001422:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001424:	f107 030c 	add.w	r3, r7, #12
 8001428:	4619      	mov	r1, r3
 800142a:	480d      	ldr	r0, [pc, #52]	; (8001460 <MX_TIM2_Init+0xa4>)
 800142c:	f007 f818 	bl	8008460 <HAL_TIM_Encoder_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001436:	f001 fba9 	bl	8002b8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800143a:	2300      	movs	r3, #0
 800143c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143e:	2300      	movs	r3, #0
 8001440:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4619      	mov	r1, r3
 8001446:	4806      	ldr	r0, [pc, #24]	; (8001460 <MX_TIM2_Init+0xa4>)
 8001448:	f008 f986 	bl	8009758 <HAL_TIMEx_MasterConfigSynchronization>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001452:	f001 fb9b 	bl	8002b8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001456:	bf00      	nop
 8001458:	3730      	adds	r7, #48	; 0x30
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20005f40 	.word	0x20005f40

08001464 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800146a:	f107 0308 	add.w	r3, r7, #8
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001478:	463b      	mov	r3, r7
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001480:	4b1d      	ldr	r3, [pc, #116]	; (80014f8 <MX_TIM3_Init+0x94>)
 8001482:	4a1e      	ldr	r2, [pc, #120]	; (80014fc <MX_TIM3_Init+0x98>)
 8001484:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001486:	4b1c      	ldr	r3, [pc, #112]	; (80014f8 <MX_TIM3_Init+0x94>)
 8001488:	2200      	movs	r2, #0
 800148a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800148c:	4b1a      	ldr	r3, [pc, #104]	; (80014f8 <MX_TIM3_Init+0x94>)
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001492:	4b19      	ldr	r3, [pc, #100]	; (80014f8 <MX_TIM3_Init+0x94>)
 8001494:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001498:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800149a:	4b17      	ldr	r3, [pc, #92]	; (80014f8 <MX_TIM3_Init+0x94>)
 800149c:	2200      	movs	r2, #0
 800149e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014a0:	4b15      	ldr	r3, [pc, #84]	; (80014f8 <MX_TIM3_Init+0x94>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014a6:	4814      	ldr	r0, [pc, #80]	; (80014f8 <MX_TIM3_Init+0x94>)
 80014a8:	f006 fae4 	bl	8007a74 <HAL_TIM_Base_Init>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80014b2:	f001 fb6b 	bl	8002b8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014bc:	f107 0308 	add.w	r3, r7, #8
 80014c0:	4619      	mov	r1, r3
 80014c2:	480d      	ldr	r0, [pc, #52]	; (80014f8 <MX_TIM3_Init+0x94>)
 80014c4:	f007 fb94 	bl	8008bf0 <HAL_TIM_ConfigClockSource>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80014ce:	f001 fb5d 	bl	8002b8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014d2:	2300      	movs	r3, #0
 80014d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014d6:	2300      	movs	r3, #0
 80014d8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014da:	463b      	mov	r3, r7
 80014dc:	4619      	mov	r1, r3
 80014de:	4806      	ldr	r0, [pc, #24]	; (80014f8 <MX_TIM3_Init+0x94>)
 80014e0:	f008 f93a 	bl	8009758 <HAL_TIMEx_MasterConfigSynchronization>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80014ea:	f001 fb4f 	bl	8002b8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014ee:	bf00      	nop
 80014f0:	3718      	adds	r7, #24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20005d48 	.word	0x20005d48
 80014fc:	40000400 	.word	0x40000400

08001500 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08c      	sub	sp, #48	; 0x30
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001506:	f107 030c 	add.w	r3, r7, #12
 800150a:	2224      	movs	r2, #36	; 0x24
 800150c:	2100      	movs	r1, #0
 800150e:	4618      	mov	r0, r3
 8001510:	f00c fb0c 	bl	800db2c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001514:	1d3b      	adds	r3, r7, #4
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800151c:	4b20      	ldr	r3, [pc, #128]	; (80015a0 <MX_TIM5_Init+0xa0>)
 800151e:	4a21      	ldr	r2, [pc, #132]	; (80015a4 <MX_TIM5_Init+0xa4>)
 8001520:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001522:	4b1f      	ldr	r3, [pc, #124]	; (80015a0 <MX_TIM5_Init+0xa0>)
 8001524:	2200      	movs	r2, #0
 8001526:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001528:	4b1d      	ldr	r3, [pc, #116]	; (80015a0 <MX_TIM5_Init+0xa0>)
 800152a:	2200      	movs	r2, #0
 800152c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800152e:	4b1c      	ldr	r3, [pc, #112]	; (80015a0 <MX_TIM5_Init+0xa0>)
 8001530:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001534:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001536:	4b1a      	ldr	r3, [pc, #104]	; (80015a0 <MX_TIM5_Init+0xa0>)
 8001538:	2200      	movs	r2, #0
 800153a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800153c:	4b18      	ldr	r3, [pc, #96]	; (80015a0 <MX_TIM5_Init+0xa0>)
 800153e:	2200      	movs	r2, #0
 8001540:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001542:	2301      	movs	r3, #1
 8001544:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001546:	2300      	movs	r3, #0
 8001548:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800154a:	2301      	movs	r3, #1
 800154c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800154e:	2300      	movs	r3, #0
 8001550:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001552:	230f      	movs	r3, #15
 8001554:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001556:	2300      	movs	r3, #0
 8001558:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800155a:	2301      	movs	r3, #1
 800155c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800155e:	2300      	movs	r3, #0
 8001560:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001562:	230f      	movs	r3, #15
 8001564:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001566:	f107 030c 	add.w	r3, r7, #12
 800156a:	4619      	mov	r1, r3
 800156c:	480c      	ldr	r0, [pc, #48]	; (80015a0 <MX_TIM5_Init+0xa0>)
 800156e:	f006 ff77 	bl	8008460 <HAL_TIM_Encoder_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001578:	f001 fb08 	bl	8002b8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800157c:	2300      	movs	r3, #0
 800157e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001580:	2300      	movs	r3, #0
 8001582:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	4619      	mov	r1, r3
 8001588:	4805      	ldr	r0, [pc, #20]	; (80015a0 <MX_TIM5_Init+0xa0>)
 800158a:	f008 f8e5 	bl	8009758 <HAL_TIMEx_MasterConfigSynchronization>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001594:	f001 fafa 	bl	8002b8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001598:	bf00      	nop
 800159a:	3730      	adds	r7, #48	; 0x30
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	20005c94 	.word	0x20005c94
 80015a4:	40000c00 	.word	0x40000c00

080015a8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015ae:	463b      	mov	r3, r7
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80015b6:	4b15      	ldr	r3, [pc, #84]	; (800160c <MX_TIM7_Init+0x64>)
 80015b8:	4a15      	ldr	r2, [pc, #84]	; (8001610 <MX_TIM7_Init+0x68>)
 80015ba:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 840;
 80015bc:	4b13      	ldr	r3, [pc, #76]	; (800160c <MX_TIM7_Init+0x64>)
 80015be:	f44f 7252 	mov.w	r2, #840	; 0x348
 80015c2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015c4:	4b11      	ldr	r3, [pc, #68]	; (800160c <MX_TIM7_Init+0x64>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80015ca:	4b10      	ldr	r3, [pc, #64]	; (800160c <MX_TIM7_Init+0x64>)
 80015cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015d0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d2:	4b0e      	ldr	r3, [pc, #56]	; (800160c <MX_TIM7_Init+0x64>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80015d8:	480c      	ldr	r0, [pc, #48]	; (800160c <MX_TIM7_Init+0x64>)
 80015da:	f006 fa4b 	bl	8007a74 <HAL_TIM_Base_Init>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80015e4:	f001 fad2 	bl	8002b8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e8:	2300      	movs	r3, #0
 80015ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ec:	2300      	movs	r3, #0
 80015ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80015f0:	463b      	mov	r3, r7
 80015f2:	4619      	mov	r1, r3
 80015f4:	4805      	ldr	r0, [pc, #20]	; (800160c <MX_TIM7_Init+0x64>)
 80015f6:	f008 f8af 	bl	8009758 <HAL_TIMEx_MasterConfigSynchronization>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001600:	f001 fac4 	bl	8002b8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001604:	bf00      	nop
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20007288 	.word	0x20007288
 8001610:	40001400 	.word	0x40001400

08001614 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b096      	sub	sp, #88	; 0x58
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800161a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	605a      	str	r2, [r3, #4]
 8001624:	609a      	str	r2, [r3, #8]
 8001626:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001628:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001632:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	605a      	str	r2, [r3, #4]
 800163c:	609a      	str	r2, [r3, #8]
 800163e:	60da      	str	r2, [r3, #12]
 8001640:	611a      	str	r2, [r3, #16]
 8001642:	615a      	str	r2, [r3, #20]
 8001644:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001646:	1d3b      	adds	r3, r7, #4
 8001648:	2220      	movs	r2, #32
 800164a:	2100      	movs	r1, #0
 800164c:	4618      	mov	r0, r3
 800164e:	f00c fa6d 	bl	800db2c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001652:	4b3e      	ldr	r3, [pc, #248]	; (800174c <MX_TIM8_Init+0x138>)
 8001654:	4a3e      	ldr	r2, [pc, #248]	; (8001750 <MX_TIM8_Init+0x13c>)
 8001656:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001658:	4b3c      	ldr	r3, [pc, #240]	; (800174c <MX_TIM8_Init+0x138>)
 800165a:	2200      	movs	r2, #0
 800165c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800165e:	4b3b      	ldr	r3, [pc, #236]	; (800174c <MX_TIM8_Init+0x138>)
 8001660:	2200      	movs	r2, #0
 8001662:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001664:	4b39      	ldr	r3, [pc, #228]	; (800174c <MX_TIM8_Init+0x138>)
 8001666:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800166a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800166c:	4b37      	ldr	r3, [pc, #220]	; (800174c <MX_TIM8_Init+0x138>)
 800166e:	2200      	movs	r2, #0
 8001670:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001672:	4b36      	ldr	r3, [pc, #216]	; (800174c <MX_TIM8_Init+0x138>)
 8001674:	2200      	movs	r2, #0
 8001676:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001678:	4b34      	ldr	r3, [pc, #208]	; (800174c <MX_TIM8_Init+0x138>)
 800167a:	2200      	movs	r2, #0
 800167c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800167e:	4833      	ldr	r0, [pc, #204]	; (800174c <MX_TIM8_Init+0x138>)
 8001680:	f006 f9f8 	bl	8007a74 <HAL_TIM_Base_Init>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800168a:	f001 fa7f 	bl	8002b8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800168e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001692:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001694:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001698:	4619      	mov	r1, r3
 800169a:	482c      	ldr	r0, [pc, #176]	; (800174c <MX_TIM8_Init+0x138>)
 800169c:	f007 faa8 	bl	8008bf0 <HAL_TIM_ConfigClockSource>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80016a6:	f001 fa71 	bl	8002b8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80016aa:	4828      	ldr	r0, [pc, #160]	; (800174c <MX_TIM8_Init+0x138>)
 80016ac:	f006 fb6e 	bl	8007d8c <HAL_TIM_PWM_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80016b6:	f001 fa69 	bl	8002b8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ba:	2300      	movs	r3, #0
 80016bc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016be:	2300      	movs	r3, #0
 80016c0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80016c2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80016c6:	4619      	mov	r1, r3
 80016c8:	4820      	ldr	r0, [pc, #128]	; (800174c <MX_TIM8_Init+0x138>)
 80016ca:	f008 f845 	bl	8009758 <HAL_TIMEx_MasterConfigSynchronization>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80016d4:	f001 fa5a 	bl	8002b8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016d8:	2360      	movs	r3, #96	; 0x60
 80016da:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016e0:	2300      	movs	r3, #0
 80016e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016e4:	2300      	movs	r3, #0
 80016e6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016e8:	2300      	movs	r3, #0
 80016ea:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016ec:	2300      	movs	r3, #0
 80016ee:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016f0:	2300      	movs	r3, #0
 80016f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016f8:	2200      	movs	r2, #0
 80016fa:	4619      	mov	r1, r3
 80016fc:	4813      	ldr	r0, [pc, #76]	; (800174c <MX_TIM8_Init+0x138>)
 80016fe:	f007 f9b5 	bl	8008a6c <HAL_TIM_PWM_ConfigChannel>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001708:	f001 fa40 	bl	8002b8c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800170c:	2300      	movs	r3, #0
 800170e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001710:	2300      	movs	r3, #0
 8001712:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001714:	2300      	movs	r3, #0
 8001716:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001718:	2300      	movs	r3, #0
 800171a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001720:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001724:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001726:	2300      	movs	r3, #0
 8001728:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800172a:	1d3b      	adds	r3, r7, #4
 800172c:	4619      	mov	r1, r3
 800172e:	4807      	ldr	r0, [pc, #28]	; (800174c <MX_TIM8_Init+0x138>)
 8001730:	f008 f88e 	bl	8009850 <HAL_TIMEx_ConfigBreakDeadTime>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 800173a:	f001 fa27 	bl	8002b8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800173e:	4803      	ldr	r0, [pc, #12]	; (800174c <MX_TIM8_Init+0x138>)
 8001740:	f001 fb8a 	bl	8002e58 <HAL_TIM_MspPostInit>

}
 8001744:	bf00      	nop
 8001746:	3758      	adds	r7, #88	; 0x58
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20004b4c 	.word	0x20004b4c
 8001750:	40010400 	.word	0x40010400

08001754 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b088      	sub	sp, #32
 8001758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800175a:	f107 0310 	add.w	r3, r7, #16
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	60da      	str	r2, [r3, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001768:	463b      	mov	r3, r7
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	605a      	str	r2, [r3, #4]
 8001770:	609a      	str	r2, [r3, #8]
 8001772:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001774:	4b23      	ldr	r3, [pc, #140]	; (8001804 <MX_TIM12_Init+0xb0>)
 8001776:	4a24      	ldr	r2, [pc, #144]	; (8001808 <MX_TIM12_Init+0xb4>)
 8001778:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 84-1;
 800177a:	4b22      	ldr	r3, [pc, #136]	; (8001804 <MX_TIM12_Init+0xb0>)
 800177c:	2253      	movs	r2, #83	; 0x53
 800177e:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001780:	4b20      	ldr	r3, [pc, #128]	; (8001804 <MX_TIM12_Init+0xb0>)
 8001782:	2200      	movs	r2, #0
 8001784:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 0xffff;
 8001786:	4b1f      	ldr	r3, [pc, #124]	; (8001804 <MX_TIM12_Init+0xb0>)
 8001788:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800178c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800178e:	4b1d      	ldr	r3, [pc, #116]	; (8001804 <MX_TIM12_Init+0xb0>)
 8001790:	2200      	movs	r2, #0
 8001792:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001794:	4b1b      	ldr	r3, [pc, #108]	; (8001804 <MX_TIM12_Init+0xb0>)
 8001796:	2200      	movs	r2, #0
 8001798:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 800179a:	481a      	ldr	r0, [pc, #104]	; (8001804 <MX_TIM12_Init+0xb0>)
 800179c:	f006 f96a 	bl	8007a74 <HAL_TIM_Base_Init>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_TIM12_Init+0x56>
  {
    Error_Handler();
 80017a6:	f001 f9f1 	bl	8002b8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80017b0:	f107 0310 	add.w	r3, r7, #16
 80017b4:	4619      	mov	r1, r3
 80017b6:	4813      	ldr	r0, [pc, #76]	; (8001804 <MX_TIM12_Init+0xb0>)
 80017b8:	f007 fa1a 	bl	8008bf0 <HAL_TIM_ConfigClockSource>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_TIM12_Init+0x72>
  {
    Error_Handler();
 80017c2:	f001 f9e3 	bl	8002b8c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 80017c6:	480f      	ldr	r0, [pc, #60]	; (8001804 <MX_TIM12_Init+0xb0>)
 80017c8:	f006 fc0e 	bl	8007fe8 <HAL_TIM_IC_Init>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_TIM12_Init+0x82>
  {
    Error_Handler();
 80017d2:	f001 f9db 	bl	8002b8c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80017d6:	2302      	movs	r3, #2
 80017d8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80017da:	2301      	movs	r3, #1
 80017dc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80017de:	2300      	movs	r3, #0
 80017e0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80017e2:	2300      	movs	r3, #0
 80017e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80017e6:	463b      	mov	r3, r7
 80017e8:	2200      	movs	r2, #0
 80017ea:	4619      	mov	r1, r3
 80017ec:	4805      	ldr	r0, [pc, #20]	; (8001804 <MX_TIM12_Init+0xb0>)
 80017ee:	f007 f8a1 	bl	8008934 <HAL_TIM_IC_ConfigChannel>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_TIM12_Init+0xa8>
  {
    Error_Handler();
 80017f8:	f001 f9c8 	bl	8002b8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 80017fc:	bf00      	nop
 80017fe:	3720      	adds	r7, #32
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	20006f94 	.word	0x20006f94
 8001808:	40001800 	.word	0x40001800

0800180c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001810:	4b11      	ldr	r3, [pc, #68]	; (8001858 <MX_USART3_UART_Init+0x4c>)
 8001812:	4a12      	ldr	r2, [pc, #72]	; (800185c <MX_USART3_UART_Init+0x50>)
 8001814:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 460800;
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <MX_USART3_UART_Init+0x4c>)
 8001818:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 800181c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800181e:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <MX_USART3_UART_Init+0x4c>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001824:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <MX_USART3_UART_Init+0x4c>)
 8001826:	2200      	movs	r2, #0
 8001828:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800182a:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <MX_USART3_UART_Init+0x4c>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001830:	4b09      	ldr	r3, [pc, #36]	; (8001858 <MX_USART3_UART_Init+0x4c>)
 8001832:	220c      	movs	r2, #12
 8001834:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001836:	4b08      	ldr	r3, [pc, #32]	; (8001858 <MX_USART3_UART_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800183c:	4b06      	ldr	r3, [pc, #24]	; (8001858 <MX_USART3_UART_Init+0x4c>)
 800183e:	2200      	movs	r2, #0
 8001840:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001842:	4805      	ldr	r0, [pc, #20]	; (8001858 <MX_USART3_UART_Init+0x4c>)
 8001844:	f008 f874 	bl	8009930 <HAL_UART_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800184e:	f001 f99d 	bl	8002b8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20005ba0 	.word	0x20005ba0
 800185c:	40004800 	.word	0x40004800

08001860 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001866:	2300      	movs	r3, #0
 8001868:	607b      	str	r3, [r7, #4]
 800186a:	4b0c      	ldr	r3, [pc, #48]	; (800189c <MX_DMA_Init+0x3c>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	4a0b      	ldr	r2, [pc, #44]	; (800189c <MX_DMA_Init+0x3c>)
 8001870:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001874:	6313      	str	r3, [r2, #48]	; 0x30
 8001876:	4b09      	ldr	r3, [pc, #36]	; (800189c <MX_DMA_Init+0x3c>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001882:	2200      	movs	r2, #0
 8001884:	2105      	movs	r1, #5
 8001886:	200e      	movs	r0, #14
 8001888:	f004 fd4c 	bl	8006324 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800188c:	200e      	movs	r0, #14
 800188e:	f004 fd65 	bl	800635c <HAL_NVIC_EnableIRQ>

}
 8001892:	bf00      	nop
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	40023800 	.word	0x40023800

080018a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b08a      	sub	sp, #40	; 0x28
 80018a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a6:	f107 0314 	add.w	r3, r7, #20
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	605a      	str	r2, [r3, #4]
 80018b0:	609a      	str	r2, [r3, #8]
 80018b2:	60da      	str	r2, [r3, #12]
 80018b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	613b      	str	r3, [r7, #16]
 80018ba:	4b45      	ldr	r3, [pc, #276]	; (80019d0 <MX_GPIO_Init+0x130>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	4a44      	ldr	r2, [pc, #272]	; (80019d0 <MX_GPIO_Init+0x130>)
 80018c0:	f043 0304 	orr.w	r3, r3, #4
 80018c4:	6313      	str	r3, [r2, #48]	; 0x30
 80018c6:	4b42      	ldr	r3, [pc, #264]	; (80019d0 <MX_GPIO_Init+0x130>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	f003 0304 	and.w	r3, r3, #4
 80018ce:	613b      	str	r3, [r7, #16]
 80018d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	60fb      	str	r3, [r7, #12]
 80018d6:	4b3e      	ldr	r3, [pc, #248]	; (80019d0 <MX_GPIO_Init+0x130>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	4a3d      	ldr	r2, [pc, #244]	; (80019d0 <MX_GPIO_Init+0x130>)
 80018dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018e0:	6313      	str	r3, [r2, #48]	; 0x30
 80018e2:	4b3b      	ldr	r3, [pc, #236]	; (80019d0 <MX_GPIO_Init+0x130>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	60bb      	str	r3, [r7, #8]
 80018f2:	4b37      	ldr	r3, [pc, #220]	; (80019d0 <MX_GPIO_Init+0x130>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	4a36      	ldr	r2, [pc, #216]	; (80019d0 <MX_GPIO_Init+0x130>)
 80018f8:	f043 0301 	orr.w	r3, r3, #1
 80018fc:	6313      	str	r3, [r2, #48]	; 0x30
 80018fe:	4b34      	ldr	r3, [pc, #208]	; (80019d0 <MX_GPIO_Init+0x130>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	f003 0301 	and.w	r3, r3, #1
 8001906:	60bb      	str	r3, [r7, #8]
 8001908:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800190a:	2300      	movs	r3, #0
 800190c:	607b      	str	r3, [r7, #4]
 800190e:	4b30      	ldr	r3, [pc, #192]	; (80019d0 <MX_GPIO_Init+0x130>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	4a2f      	ldr	r2, [pc, #188]	; (80019d0 <MX_GPIO_Init+0x130>)
 8001914:	f043 0302 	orr.w	r3, r3, #2
 8001918:	6313      	str	r3, [r2, #48]	; 0x30
 800191a:	4b2d      	ldr	r3, [pc, #180]	; (80019d0 <MX_GPIO_Init+0x130>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WIFI_ENABLE_GPIO_Port, WIFI_ENABLE_Pin, GPIO_PIN_RESET);
 8001926:	2200      	movs	r2, #0
 8001928:	2101      	movs	r1, #1
 800192a:	482a      	ldr	r0, [pc, #168]	; (80019d4 <MX_GPIO_Init+0x134>)
 800192c:	f005 fad2 	bl	8006ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|ULTRASONIC_TRIGGER_Pin, GPIO_PIN_RESET);
 8001930:	2200      	movs	r2, #0
 8001932:	2160      	movs	r1, #96	; 0x60
 8001934:	4828      	ldr	r0, [pc, #160]	; (80019d8 <MX_GPIO_Init+0x138>)
 8001936:	f005 facd 	bl	8006ed4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800193a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800193e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001940:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001944:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800194a:	f107 0314 	add.w	r3, r7, #20
 800194e:	4619      	mov	r1, r3
 8001950:	4820      	ldr	r0, [pc, #128]	; (80019d4 <MX_GPIO_Init+0x134>)
 8001952:	f005 f913 	bl	8006b7c <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_ENABLE_Pin */
  GPIO_InitStruct.Pin = WIFI_ENABLE_Pin;
 8001956:	2301      	movs	r3, #1
 8001958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800195a:	2301      	movs	r3, #1
 800195c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195e:	2300      	movs	r3, #0
 8001960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001962:	2300      	movs	r3, #0
 8001964:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WIFI_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001966:	f107 0314 	add.w	r3, r7, #20
 800196a:	4619      	mov	r1, r3
 800196c:	4819      	ldr	r0, [pc, #100]	; (80019d4 <MX_GPIO_Init+0x134>)
 800196e:	f005 f905 	bl	8006b7c <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001972:	230c      	movs	r3, #12
 8001974:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001976:	2302      	movs	r3, #2
 8001978:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197a:	2300      	movs	r3, #0
 800197c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800197e:	2303      	movs	r3, #3
 8001980:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001982:	2307      	movs	r3, #7
 8001984:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001986:	f107 0314 	add.w	r3, r7, #20
 800198a:	4619      	mov	r1, r3
 800198c:	4812      	ldr	r0, [pc, #72]	; (80019d8 <MX_GPIO_Init+0x138>)
 800198e:	f005 f8f5 	bl	8006b7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin ULTRASONIC_TRIGGER_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|ULTRASONIC_TRIGGER_Pin;
 8001992:	2360      	movs	r3, #96	; 0x60
 8001994:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001996:	2301      	movs	r3, #1
 8001998:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199e:	2300      	movs	r3, #0
 80019a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a2:	f107 0314 	add.w	r3, r7, #20
 80019a6:	4619      	mov	r1, r3
 80019a8:	480b      	ldr	r0, [pc, #44]	; (80019d8 <MX_GPIO_Init+0x138>)
 80019aa:	f005 f8e7 	bl	8006b7c <HAL_GPIO_Init>

  /*Configure GPIO pin : INFRARED_SENSOR_Pin */
  GPIO_InitStruct.Pin = INFRARED_SENSOR_Pin;
 80019ae:	2380      	movs	r3, #128	; 0x80
 80019b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019b2:	2300      	movs	r3, #0
 80019b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b6:	2300      	movs	r3, #0
 80019b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INFRARED_SENSOR_GPIO_Port, &GPIO_InitStruct);
 80019ba:	f107 0314 	add.w	r3, r7, #20
 80019be:	4619      	mov	r1, r3
 80019c0:	4804      	ldr	r0, [pc, #16]	; (80019d4 <MX_GPIO_Init+0x134>)
 80019c2:	f005 f8db 	bl	8006b7c <HAL_GPIO_Init>

}
 80019c6:	bf00      	nop
 80019c8:	3728      	adds	r7, #40	; 0x28
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40023800 	.word	0x40023800
 80019d4:	40020800 	.word	0x40020800
 80019d8:	40020000 	.word	0x40020000

080019dc <MAIN_DIFFDRIVE_Init>:

/* USER CODE BEGIN 4 */

static void MAIN_DIFFDRIVE_Init(void){
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08a      	sub	sp, #40	; 0x28
 80019e0:	af00      	add	r7, sp, #0

	float Ts= 0.01;
 80019e2:	4b57      	ldr	r3, [pc, #348]	; (8001b40 <MAIN_DIFFDRIVE_Init+0x164>)
 80019e4:	627b      	str	r3, [r7, #36]	; 0x24
	int max_sample= 1000;
 80019e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019ea:	623b      	str	r3, [r7, #32]

	/* Timing parameters */
	hdiffdrive.Init.timing_htim= &htim3;
 80019ec:	4b55      	ldr	r3, [pc, #340]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 80019ee:	4a56      	ldr	r2, [pc, #344]	; (8001b48 <MAIN_DIFFDRIVE_Init+0x16c>)
 80019f0:	649a      	str	r2, [r3, #72]	; 0x48
	hdiffdrive.Init.timing_time_step= Ts;
 80019f2:	4a54      	ldr	r2, [pc, #336]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 80019f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f6:	64d3      	str	r3, [r2, #76]	; 0x4c

	/* Sensors parameters */
	hdiffdrive.Init.encoder_htim[left ]= &htim2;
 80019f8:	4b52      	ldr	r3, [pc, #328]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 80019fa:	4a54      	ldr	r2, [pc, #336]	; (8001b4c <MAIN_DIFFDRIVE_Init+0x170>)
 80019fc:	639a      	str	r2, [r3, #56]	; 0x38
	hdiffdrive.Init.encoder_htim[right]= &htim5;
 80019fe:	4b51      	ldr	r3, [pc, #324]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a00:	4a53      	ldr	r2, [pc, #332]	; (8001b50 <MAIN_DIFFDRIVE_Init+0x174>)
 8001a02:	63da      	str	r2, [r3, #60]	; 0x3c
	hdiffdrive.Init.encoder_channel[left ]= TIM_CHANNEL_1;
 8001a04:	4b4f      	ldr	r3, [pc, #316]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	641a      	str	r2, [r3, #64]	; 0x40
	hdiffdrive.Init.encoder_channel[right]= TIM_CHANNEL_1;
 8001a0a:	4b4e      	ldr	r3, [pc, #312]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	645a      	str	r2, [r3, #68]	; 0x44

	hdiffdrive.Init.encoder_resolution[left ]= 1900; //1920; // Number of step each wheel revolution
 8001a10:	4b4c      	ldr	r3, [pc, #304]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a12:	4a50      	ldr	r2, [pc, #320]	; (8001b54 <MAIN_DIFFDRIVE_Init+0x178>)
 8001a14:	65da      	str	r2, [r3, #92]	; 0x5c
	hdiffdrive.Init.encoder_resolution[right]= 1900; //1920;
 8001a16:	4b4b      	ldr	r3, [pc, #300]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a18:	4a4e      	ldr	r2, [pc, #312]	; (8001b54 <MAIN_DIFFDRIVE_Init+0x178>)
 8001a1a:	661a      	str	r2, [r3, #96]	; 0x60

	/* Motors parameters */
	hdiffdrive.Init.motor_htim[left ][forward ]= &htim1;
 8001a1c:	4b49      	ldr	r3, [pc, #292]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a1e:	4a4e      	ldr	r2, [pc, #312]	; (8001b58 <MAIN_DIFFDRIVE_Init+0x17c>)
 8001a20:	601a      	str	r2, [r3, #0]
	hdiffdrive.Init.motor_htim[left ][backward]= &htim1;
 8001a22:	4b48      	ldr	r3, [pc, #288]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a24:	4a4c      	ldr	r2, [pc, #304]	; (8001b58 <MAIN_DIFFDRIVE_Init+0x17c>)
 8001a26:	605a      	str	r2, [r3, #4]
	hdiffdrive.Init.motor_htim[right][forward ]= &htim1;
 8001a28:	4b46      	ldr	r3, [pc, #280]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a2a:	4a4b      	ldr	r2, [pc, #300]	; (8001b58 <MAIN_DIFFDRIVE_Init+0x17c>)
 8001a2c:	609a      	str	r2, [r3, #8]
	hdiffdrive.Init.motor_htim[right][backward]= &htim1;
 8001a2e:	4b45      	ldr	r3, [pc, #276]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a30:	4a49      	ldr	r2, [pc, #292]	; (8001b58 <MAIN_DIFFDRIVE_Init+0x17c>)
 8001a32:	60da      	str	r2, [r3, #12]

	hdiffdrive.Init.motor_pwm_channel[left ][forward ]= TIM_CHANNEL_1;
 8001a34:	4b43      	ldr	r3, [pc, #268]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	611a      	str	r2, [r3, #16]
	hdiffdrive.Init.motor_pwm_channel[left ][backward]= TIM_CHANNEL_2;
 8001a3a:	4b42      	ldr	r3, [pc, #264]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a3c:	2204      	movs	r2, #4
 8001a3e:	615a      	str	r2, [r3, #20]
	hdiffdrive.Init.motor_pwm_channel[right][forward ]= TIM_CHANNEL_3;
 8001a40:	4b40      	ldr	r3, [pc, #256]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a42:	2208      	movs	r2, #8
 8001a44:	619a      	str	r2, [r3, #24]
	hdiffdrive.Init.motor_pwm_channel[right][backward]= TIM_CHANNEL_4;
 8001a46:	4b3f      	ldr	r3, [pc, #252]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a48:	220c      	movs	r2, #12
 8001a4a:	61da      	str	r2, [r3, #28]

	hdiffdrive.Init.motor_max_voltage[left ]= 	  MOTOR_MAX_VOLTAGE;
 8001a4c:	4b3d      	ldr	r3, [pc, #244]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a4e:	4a43      	ldr	r2, [pc, #268]	; (8001b5c <MAIN_DIFFDRIVE_Init+0x180>)
 8001a50:	629a      	str	r2, [r3, #40]	; 0x28
	hdiffdrive.Init.motor_max_voltage[right]= 	  MOTOR_MAX_VOLTAGE;
 8001a52:	4b3c      	ldr	r3, [pc, #240]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a54:	4a41      	ldr	r2, [pc, #260]	; (8001b5c <MAIN_DIFFDRIVE_Init+0x180>)
 8001a56:	62da      	str	r2, [r3, #44]	; 0x2c
	hdiffdrive.Init.motor_min_voltage[left ]= 	  MOTOR_MIN_VOLTAGE;
 8001a58:	4b3a      	ldr	r3, [pc, #232]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a5a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001a5e:	631a      	str	r2, [r3, #48]	; 0x30
	hdiffdrive.Init.motor_min_voltage[right]= 	  MOTOR_MIN_VOLTAGE;
 8001a60:	4b38      	ldr	r3, [pc, #224]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a62:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001a66:	635a      	str	r2, [r3, #52]	; 0x34
	hdiffdrive.Init.motor_supply_voltage[left]=   SUPPLY_VOLTAGE;
 8001a68:	4b36      	ldr	r3, [pc, #216]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a6a:	4a3c      	ldr	r2, [pc, #240]	; (8001b5c <MAIN_DIFFDRIVE_Init+0x180>)
 8001a6c:	621a      	str	r2, [r3, #32]
	hdiffdrive.Init.motor_supply_voltage[right]=  SUPPLY_VOLTAGE;
 8001a6e:	4b35      	ldr	r3, [pc, #212]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a70:	4a3a      	ldr	r2, [pc, #232]	; (8001b5c <MAIN_DIFFDRIVE_Init+0x180>)
 8001a72:	625a      	str	r2, [r3, #36]	; 0x24

	/* Feed-forward law parameters */
	hdiffdrive.Init.control_fdfrwrd_arma_AR[left ]= AR_L;
 8001a74:	4a3a      	ldr	r2, [pc, #232]	; (8001b60 <MAIN_DIFFDRIVE_Init+0x184>)
 8001a76:	f107 0314 	add.w	r3, r7, #20
 8001a7a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a7c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001a80:	4a30      	ldr	r2, [pc, #192]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a82:	f107 0314 	add.w	r3, r7, #20
 8001a86:	6713      	str	r3, [r2, #112]	; 0x70
	hdiffdrive.Init.control_fdfrwrd_arma_AR[right]= AR_R;
 8001a88:	4a36      	ldr	r2, [pc, #216]	; (8001b64 <MAIN_DIFFDRIVE_Init+0x188>)
 8001a8a:	f107 0308 	add.w	r3, r7, #8
 8001a8e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a90:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001a94:	4a2b      	ldr	r2, [pc, #172]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001a96:	f107 0308 	add.w	r3, r7, #8
 8001a9a:	6753      	str	r3, [r2, #116]	; 0x74
	hdiffdrive.Init.control_fdfrwrd_arma_MA[left ]= MA_L;
 8001a9c:	4b32      	ldr	r3, [pc, #200]	; (8001b68 <MAIN_DIFFDRIVE_Init+0x18c>)
 8001a9e:	607b      	str	r3, [r7, #4]
 8001aa0:	4a28      	ldr	r2, [pc, #160]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001aa2:	1d3b      	adds	r3, r7, #4
 8001aa4:	6793      	str	r3, [r2, #120]	; 0x78
	hdiffdrive.Init.control_fdfrwrd_arma_MA[right]= MA_R;
 8001aa6:	4b31      	ldr	r3, [pc, #196]	; (8001b6c <MAIN_DIFFDRIVE_Init+0x190>)
 8001aa8:	603b      	str	r3, [r7, #0]
 8001aaa:	4a26      	ldr	r2, [pc, #152]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001aac:	463b      	mov	r3, r7
 8001aae:	67d3      	str	r3, [r2, #124]	; 0x7c
	hdiffdrive.Init.control_fdfrwrd_arma_n_ar[left ]= N_AR_L;
 8001ab0:	4b24      	ldr	r3, [pc, #144]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001ab2:	2203      	movs	r2, #3
 8001ab4:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	hdiffdrive.Init.control_fdfrwrd_arma_n_ar[right]= N_AR_R;
 8001ab8:	4b22      	ldr	r3, [pc, #136]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001aba:	2203      	movs	r2, #3
 8001abc:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
	hdiffdrive.Init.control_fdfrwrd_arma_n_ma[left ]= N_MA_L;
 8001ac0:	4b20      	ldr	r3, [pc, #128]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
	hdiffdrive.Init.control_fdfrwrd_arma_n_ma[right]= N_MA_R;
 8001ac8:	4b1e      	ldr	r3, [pc, #120]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001aca:	2201      	movs	r2, #1
 8001acc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
	hdiffdrive.Init.control_fdfrwrd_arma_tau[left ]= TAU_L;
 8001ad0:	4b1c      	ldr	r3, [pc, #112]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
	hdiffdrive.Init.control_fdfrwrd_arma_tau[right]= TAU_R;
 8001ad8:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001ada:	2202      	movs	r2, #2
 8001adc:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e

	/* PID law parameters */
	hdiffdrive.Init.control_pid_P[left ]= 5*0.00133180775219883*1e1*5e2;   // 0.50835*0.08; // 0.40835;
 8001ae0:	4b18      	ldr	r3, [pc, #96]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001ae2:	4a23      	ldr	r2, [pc, #140]	; (8001b70 <MAIN_DIFFDRIVE_Init+0x194>)
 8001ae4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	hdiffdrive.Init.control_pid_P[right]= 5*0.00133180775219883*1e1*5e2;   // 0.50835*0.08; // 0.40835
 8001ae8:	4b16      	ldr	r3, [pc, #88]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001aea:	4a21      	ldr	r2, [pc, #132]	; (8001b70 <MAIN_DIFFDRIVE_Init+0x194>)
 8001aec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	hdiffdrive.Init.control_pid_I[left ]= 15.64986485011565*1e-3*5e2; // 0.57005*0.004; // 0.27005;
 8001af0:	4b14      	ldr	r3, [pc, #80]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001af2:	4a20      	ldr	r2, [pc, #128]	; (8001b74 <MAIN_DIFFDRIVE_Init+0x198>)
 8001af4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	hdiffdrive.Init.control_pid_I[right]= 15.64986485011565*1e-3*5e2; // 0.57005*0.004; // 0.27005;
 8001af8:	4b12      	ldr	r3, [pc, #72]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001afa:	4a1e      	ldr	r2, [pc, #120]	; (8001b74 <MAIN_DIFFDRIVE_Init+0x198>)
 8001afc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	hdiffdrive.Init.control_pid_D[left ]= 0.5*0;
 8001b00:	4b10      	ldr	r3, [pc, #64]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001b02:	f04f 0200 	mov.w	r2, #0
 8001b06:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	hdiffdrive.Init.control_pid_D[right]= 0.5*0;
 8001b0a:	4b0e      	ldr	r3, [pc, #56]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001b0c:	f04f 0200 	mov.w	r2, #0
 8001b10:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	/* History parameters */
	hdiffdrive.Init.history_max_sample= max_sample;
 8001b14:	4a0b      	ldr	r2, [pc, #44]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001b16:	6a3b      	ldr	r3, [r7, #32]
 8001b18:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

	/* Mechanical parameters (from real model) */
	hdiffdrive.Init.mech_prmtr_l=                 0.156/2;	// Distance between wheels
 8001b1c:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001b1e:	4a16      	ldr	r2, [pc, #88]	; (8001b78 <MAIN_DIFFDRIVE_Init+0x19c>)
 8001b20:	655a      	str	r2, [r3, #84]	; 0x54
	hdiffdrive.Init.mech_prmtr_r=                 0.0695/2; // Wheels radius
 8001b22:	4b08      	ldr	r3, [pc, #32]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001b24:	4a15      	ldr	r2, [pc, #84]	; (8001b7c <MAIN_DIFFDRIVE_Init+0x1a0>)
 8001b26:	651a      	str	r2, [r3, #80]	; 0x50
	hdiffdrive.Init.mech_prmtr_max_wheel_speed=   16;//20;  // Radiant each seconds (rad/s), DC motor and gears specifics
 8001b28:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001b2a:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 8001b2e:	659a      	str	r2, [r3, #88]	; 0x58

	DIFFDRIVE_Init(&hdiffdrive);
 8001b30:	4804      	ldr	r0, [pc, #16]	; (8001b44 <MAIN_DIFFDRIVE_Init+0x168>)
 8001b32:	f001 fdb9 	bl	80036a8 <DIFFDRIVE_Init>

}
 8001b36:	bf00      	nop
 8001b38:	3728      	adds	r7, #40	; 0x28
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	3c23d70a 	.word	0x3c23d70a
 8001b44:	20007048 	.word	0x20007048
 8001b48:	20005d48 	.word	0x20005d48
 8001b4c:	20005f40 	.word	0x20005f40
 8001b50:	20005c94 	.word	0x20005c94
 8001b54:	44ed8000 	.word	0x44ed8000
 8001b58:	20005e1c 	.word	0x20005e1c
 8001b5c:	40e66666 	.word	0x40e66666
 8001b60:	08014320 	.word	0x08014320
 8001b64:	0801432c 	.word	0x0801432c
 8001b68:	3a28296b 	.word	0x3a28296b
 8001b6c:	3a22717f 	.word	0x3a22717f
 8001b70:	42052e47 	.word	0x42052e47
 8001b74:	40fa65d9 	.word	0x40fa65d9
 8001b78:	3d9fbe77 	.word	0x3d9fbe77
 8001b7c:	3d0e5604 	.word	0x3d0e5604

08001b80 <MAIN_ULTRASONIC_Init>:


static void MAIN_ULTRASONIC_Init(void){
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0

	hultra.Init.htim=           		&htim12;
 8001b84:	4b0d      	ldr	r3, [pc, #52]	; (8001bbc <MAIN_ULTRASONIC_Init+0x3c>)
 8001b86:	4a0e      	ldr	r2, [pc, #56]	; (8001bc0 <MAIN_ULTRASONIC_Init+0x40>)
 8001b88:	601a      	str	r2, [r3, #0]
	hultra.Init.history_lenght= 		100;
 8001b8a:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <MAIN_ULTRASONIC_Init+0x3c>)
 8001b8c:	2264      	movs	r2, #100	; 0x64
 8001b8e:	809a      	strh	r2, [r3, #4]
	hultra.Init.io_trig_GPIOx=   	    ULTRASONIC_TRIGGER_GPIO_Port;
 8001b90:	4b0a      	ldr	r3, [pc, #40]	; (8001bbc <MAIN_ULTRASONIC_Init+0x3c>)
 8001b92:	4a0c      	ldr	r2, [pc, #48]	; (8001bc4 <MAIN_ULTRASONIC_Init+0x44>)
 8001b94:	609a      	str	r2, [r3, #8]
	hultra.Init.io_trig_Pin=   			ULTRASONIC_TRIGGER_Pin;
 8001b96:	4b09      	ldr	r3, [pc, #36]	; (8001bbc <MAIN_ULTRASONIC_Init+0x3c>)
 8001b98:	2240      	movs	r2, #64	; 0x40
 8001b9a:	60da      	str	r2, [r3, #12]
	hultra.Init.io_echo_GPIOx=  		ULTRASONIC_ECHO_GPIO_Port;
 8001b9c:	4b07      	ldr	r3, [pc, #28]	; (8001bbc <MAIN_ULTRASONIC_Init+0x3c>)
 8001b9e:	4a0a      	ldr	r2, [pc, #40]	; (8001bc8 <MAIN_ULTRASONIC_Init+0x48>)
 8001ba0:	611a      	str	r2, [r3, #16]
	hultra.Init.io_echo_Pin=			ULTRASONIC_ECHO_Pin;
 8001ba2:	4b06      	ldr	r3, [pc, #24]	; (8001bbc <MAIN_ULTRASONIC_Init+0x3c>)
 8001ba4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ba8:	615a      	str	r2, [r3, #20]
	hultra.Init.io_echo_IC_tim_channel= TIM_CHANNEL_1;
 8001baa:	4b04      	ldr	r3, [pc, #16]	; (8001bbc <MAIN_ULTRASONIC_Init+0x3c>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	619a      	str	r2, [r3, #24]

	ULTRASONIC_Init(&hultra);
 8001bb0:	4802      	ldr	r0, [pc, #8]	; (8001bbc <MAIN_ULTRASONIC_Init+0x3c>)
 8001bb2:	f004 f839 	bl	8005c28 <ULTRASONIC_Init>

}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20005ee8 	.word	0x20005ee8
 8001bc0:	20006f94 	.word	0x20006f94
 8001bc4:	40020000 	.word	0x40020000
 8001bc8:	40020400 	.word	0x40020400

08001bcc <MAIN_MAF_Init>:


// Moving Average Filter initialization --------------------------------------------- //
static void MAIN_MAF_Init(void){
 8001bcc:	b5b0      	push	{r4, r5, r7, lr}
 8001bce:	b08c      	sub	sp, #48	; 0x30
 8001bd0:	af00      	add	r7, sp, #0

	int filtr_a_size=  15; // 15;
 8001bd2:	230f      	movs	r3, #15
 8001bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
	int filtr_th_size= 7; // 7;
 8001bd6:	2307      	movs	r3, #7
 8001bd8:	62bb      	str	r3, [r7, #40]	; 0x28

	int filtr_a_size_2=  12;//50;
 8001bda:	230c      	movs	r3, #12
 8001bdc:	627b      	str	r3, [r7, #36]	; 0x24
	int filtr_th_size_2= 12;//50;
 8001bde:	230c      	movs	r3, #12
 8001be0:	623b      	str	r3, [r7, #32]

	int filtr_infrared_size= 100;
 8001be2:	2364      	movs	r3, #100	; 0x64
 8001be4:	61fb      	str	r3, [r7, #28]

	// Null pointer to use a MAF without weights
	void* weights_buff= NULL;
 8001be6:	2300      	movs	r3, #0
 8001be8:	61bb      	str	r3, [r7, #24]

	// Creating filters
	hfilter_a		 = MAF_Create(filtr_a_size, 	   weights_buff);
 8001bea:	4c27      	ldr	r4, [pc, #156]	; (8001c88 <MAIN_MAF_Init+0xbc>)
 8001bec:	463b      	mov	r3, r7
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f003 fa84 	bl	8005100 <MAF_Create>
 8001bf8:	4625      	mov	r5, r4
 8001bfa:	463c      	mov	r4, r7
 8001bfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bfe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c00:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c04:	e885 0003 	stmia.w	r5, {r0, r1}
	hfilter_th		 = MAF_Create(filtr_th_size, 	   weights_buff);
 8001c08:	4c20      	ldr	r4, [pc, #128]	; (8001c8c <MAIN_MAF_Init+0xc0>)
 8001c0a:	463b      	mov	r3, r7
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c10:	4618      	mov	r0, r3
 8001c12:	f003 fa75 	bl	8005100 <MAF_Create>
 8001c16:	4625      	mov	r5, r4
 8001c18:	463c      	mov	r4, r7
 8001c1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c1e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c22:	e885 0003 	stmia.w	r5, {r0, r1}
	hfilter_a_2		 = MAF_Create(filtr_a_size_2,	   weights_buff);
 8001c26:	4c1a      	ldr	r4, [pc, #104]	; (8001c90 <MAIN_MAF_Init+0xc4>)
 8001c28:	463b      	mov	r3, r7
 8001c2a:	69ba      	ldr	r2, [r7, #24]
 8001c2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f003 fa66 	bl	8005100 <MAF_Create>
 8001c34:	4625      	mov	r5, r4
 8001c36:	463c      	mov	r4, r7
 8001c38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c3c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c40:	e885 0003 	stmia.w	r5, {r0, r1}
	hfilter_th_2     = MAF_Create(filtr_th_size_2,     weights_buff);
 8001c44:	4c13      	ldr	r4, [pc, #76]	; (8001c94 <MAIN_MAF_Init+0xc8>)
 8001c46:	463b      	mov	r3, r7
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	6a39      	ldr	r1, [r7, #32]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f003 fa57 	bl	8005100 <MAF_Create>
 8001c52:	4625      	mov	r5, r4
 8001c54:	463c      	mov	r4, r7
 8001c56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c5a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c5e:	e885 0003 	stmia.w	r5, {r0, r1}
	hfilter_infrared = MAF_Create(filtr_infrared_size, weights_buff);
 8001c62:	4c0d      	ldr	r4, [pc, #52]	; (8001c98 <MAIN_MAF_Init+0xcc>)
 8001c64:	463b      	mov	r3, r7
 8001c66:	69ba      	ldr	r2, [r7, #24]
 8001c68:	69f9      	ldr	r1, [r7, #28]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f003 fa48 	bl	8005100 <MAF_Create>
 8001c70:	4625      	mov	r5, r4
 8001c72:	463c      	mov	r4, r7
 8001c74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c78:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c7c:	e885 0003 	stmia.w	r5, {r0, r1}

}
 8001c80:	bf00      	nop
 8001c82:	3730      	adds	r7, #48	; 0x30
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bdb0      	pop	{r4, r5, r7, pc}
 8001c88:	2000733c 	.word	0x2000733c
 8001c8c:	20005dfc 	.word	0x20005dfc
 8001c90:	20005f28 	.word	0x20005f28
 8001c94:	20005ed0 	.word	0x20005ed0
 8001c98:	20004b34 	.word	0x20004b34

08001c9c <MAIN_SERVO_Init>:


static void MAIN_SERVO_Init(void){
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0

	hservo.Init.htim=        &htim8;
 8001ca0:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <MAIN_SERVO_Init+0x1c>)
 8001ca2:	4a06      	ldr	r2, [pc, #24]	; (8001cbc <MAIN_SERVO_Init+0x20>)
 8001ca4:	601a      	str	r2, [r3, #0]
	hservo.Init.pwm_channel= TIM_CHANNEL_1;
 8001ca6:	4b04      	ldr	r3, [pc, #16]	; (8001cb8 <MAIN_SERVO_Init+0x1c>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	605a      	str	r2, [r3, #4]

	SERVO_Init(&hservo);
 8001cac:	4802      	ldr	r0, [pc, #8]	; (8001cb8 <MAIN_SERVO_Init+0x1c>)
 8001cae:	f003 fe43 	bl	8005938 <SERVO_Init>

}
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	20005c14 	.word	0x20005c14
 8001cbc:	20004b4c 	.word	0x20004b4c

08001cc0 <StartControlDiffDrive>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartControlDiffDrive */
void StartControlDiffDrive(void *argument)
{
 8001cc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cc4:	b0e2      	sub	sp, #392	; 0x188
 8001cc6:	af1e      	add	r7, sp, #120	; 0x78
 8001cc8:	6678      	str	r0, [r7, #100]	; 0x64

	__HAL_TIM_SET_COUNTER(&htim7,0);

#endif

	bool first= true;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	float tmp_P= hdiffdrive.control[left].pid.P;
 8001cd0:	4bcf      	ldr	r3, [pc, #828]	; (8002010 <StartControlDiffDrive+0x350>)
 8001cd2:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 8001cd6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
	float tmp_I= hdiffdrive.control[left].pid.I;
 8001cda:	4bcd      	ldr	r3, [pc, #820]	; (8002010 <StartControlDiffDrive+0x350>)
 8001cdc:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001ce0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec

	float delta_a_loc, delta_th_loc;

	// Tracking error threshold
	float e_thr= 35*3e20;//35e-2
 8001ce4:	4bcb      	ldr	r3, [pc, #812]	; (8002014 <StartControlDiffDrive+0x354>)
 8001ce6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

	// Start control
	DIFFDRIVE_TrackingStart();
 8001cea:	f003 f9a5 	bl	8005038 <DIFFDRIVE_TrackingStart>
#ifdef TEST_TIMING
	  __HAL_TIM_SET_COUNTER(&htim7,0);
#endif

	  // Tracking error flag enabled
	  if( tracking_error_flag ){
 8001cee:	4bca      	ldr	r3, [pc, #808]	; (8002018 <StartControlDiffDrive+0x358>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	f000 81ab 	beq.w	8002050 <StartControlDiffDrive+0x390>

		  // DO SOMETHING AT EXCEPTION END
		  if( !first ){
 8001cfa:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001cfe:	f083 0301 	eor.w	r3, r3, #1
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d044      	beq.n	8001d92 <StartControlDiffDrive+0xd2>
			  DIFFDRIVE_MOTOR_Stop();
 8001d08:	f002 f86a 	bl	8003de0 <DIFFDRIVE_MOTOR_Stop>
			  osThreadSuspend(DistanceSensorHandle);
 8001d0c:	4bc3      	ldr	r3, [pc, #780]	; (800201c <StartControlDiffDrive+0x35c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f009 f903 	bl	800af1c <osThreadSuspend>
			  osDelay(400);
 8001d16:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001d1a:	f009 f941 	bl	800afa0 <osDelay>
			  osThreadResume(DistanceSensorHandle);
 8001d1e:	4bbf      	ldr	r3, [pc, #764]	; (800201c <StartControlDiffDrive+0x35c>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f009 f91b 	bl	800af5e <osThreadResume>

			  DIFFDRIVE_ENCODER_CaptureMeasure();
 8001d28:	f002 faa2 	bl	8004270 <DIFFDRIVE_ENCODER_CaptureMeasure>
			  DIFFDRIVE_STATE_Update((float[2]){0,0});
 8001d2c:	f04f 0300 	mov.w	r3, #0
 8001d30:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001d34:	f04f 0300 	mov.w	r3, #0
 8001d38:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8001d3c:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001d40:	4618      	mov	r0, r3
 8001d42:	f002 ff6d 	bl	8004c20 <DIFFDRIVE_STATE_Update>
			  DIFFDRIVE_HISTORY_Update(0,0);
 8001d46:	eddf 0ab6 	vldr	s1, [pc, #728]	; 8002020 <StartControlDiffDrive+0x360>
 8001d4a:	ed9f 0ab5 	vldr	s0, [pc, #724]	; 8002020 <StartControlDiffDrive+0x360>
 8001d4e:	f002 fb85 	bl	800445c <DIFFDRIVE_HISTORY_Update>

			  DIFFDRIVE_CONTROL_Reset();
 8001d52:	f002 fec1 	bl	8004ad8 <DIFFDRIVE_CONTROL_Reset>

			  //MAF_Reset(&hfilter_a, 0);
			  //MAF_Reset(&hfilter_th, 0);
			  MAF_Reset(&hfilter_a_2, 0);
 8001d56:	ed9f 0ab2 	vldr	s0, [pc, #712]	; 8002020 <StartControlDiffDrive+0x360>
 8001d5a:	48b2      	ldr	r0, [pc, #712]	; (8002024 <StartControlDiffDrive+0x364>)
 8001d5c:	f003 f9f7 	bl	800514e <MAF_Reset>
			  MAF_Reset(&hfilter_th_2, 0);
 8001d60:	ed9f 0aaf 	vldr	s0, [pc, #700]	; 8002020 <StartControlDiffDrive+0x360>
 8001d64:	48b0      	ldr	r0, [pc, #704]	; (8002028 <StartControlDiffDrive+0x368>)
 8001d66:	f003 f9f2 	bl	800514e <MAF_Reset>
			  //MAF_Reset(&hfilter_infrared, 0);

			  hdiffdrive.control[left ].pid.P= tmp_P;
 8001d6a:	4aa9      	ldr	r2, [pc, #676]	; (8002010 <StartControlDiffDrive+0x350>)
 8001d6c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001d70:	f8c2 316c 	str.w	r3, [r2, #364]	; 0x16c
			  hdiffdrive.control[right].pid.P= tmp_P;
 8001d74:	4aa6      	ldr	r2, [pc, #664]	; (8002010 <StartControlDiffDrive+0x350>)
 8001d76:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001d7a:	f8c2 31d4 	str.w	r3, [r2, #468]	; 0x1d4
			  hdiffdrive.control[left ].pid.I= tmp_I;
 8001d7e:	4aa4      	ldr	r2, [pc, #656]	; (8002010 <StartControlDiffDrive+0x350>)
 8001d80:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001d84:	f8c2 3170 	str.w	r3, [r2, #368]	; 0x170
			  hdiffdrive.control[right].pid.I= tmp_I;
 8001d88:	4aa1      	ldr	r2, [pc, #644]	; (8002010 <StartControlDiffDrive+0x350>)
 8001d8a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001d8e:	f8c2 31d8 	str.w	r3, [r2, #472]	; 0x1d8
		  }

		  // Then set first = true
		  first= true;
 8001d92:	2301      	movs	r3, #1
 8001d94:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f

		  MAF_Update(&hfilter_a_2, delta_a);
 8001d98:	4ba4      	ldr	r3, [pc, #656]	; (800202c <StartControlDiffDrive+0x36c>)
 8001d9a:	edd3 7a00 	vldr	s15, [r3]
 8001d9e:	eeb0 0a67 	vmov.f32	s0, s15
 8001da2:	48a0      	ldr	r0, [pc, #640]	; (8002024 <StartControlDiffDrive+0x364>)
 8001da4:	f003 f9fb 	bl	800519e <MAF_Update>
		  delta_a_loc= __MAF_GET_VAL(&hfilter_a_2);
 8001da8:	4b9e      	ldr	r3, [pc, #632]	; (8002024 <StartControlDiffDrive+0x364>)
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108

		  MAF_Update(&hfilter_th_2, delta_th);
 8001db0:	4b9f      	ldr	r3, [pc, #636]	; (8002030 <StartControlDiffDrive+0x370>)
 8001db2:	edd3 7a00 	vldr	s15, [r3]
 8001db6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dba:	489b      	ldr	r0, [pc, #620]	; (8002028 <StartControlDiffDrive+0x368>)
 8001dbc:	f003 f9ef 	bl	800519e <MAF_Update>
		  delta_th_loc= __MAF_GET_VAL(&hfilter_th_2);
 8001dc0:	4b99      	ldr	r3, [pc, #612]	; (8002028 <StartControlDiffDrive+0x368>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

		  // Manage exception when the robot is stuck somehow and cannot keep following the target
		  if( hdiffdrive.control[left].pid.e_prev  >  e_thr || hdiffdrive.control[right].pid.e_prev >  e_thr ||
 8001dc8:	4b91      	ldr	r3, [pc, #580]	; (8002010 <StartControlDiffDrive+0x350>)
 8001dca:	edd3 7a62 	vldr	s15, [r3, #392]	; 0x188
 8001dce:	ed97 7a3a 	vldr	s14, [r7, #232]	; 0xe8
 8001dd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dda:	d422      	bmi.n	8001e22 <StartControlDiffDrive+0x162>
 8001ddc:	4b8c      	ldr	r3, [pc, #560]	; (8002010 <StartControlDiffDrive+0x350>)
 8001dde:	edd3 7a7c 	vldr	s15, [r3, #496]	; 0x1f0
 8001de2:	ed97 7a3a 	vldr	s14, [r7, #232]	; 0xe8
 8001de6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dee:	d418      	bmi.n	8001e22 <StartControlDiffDrive+0x162>
			  hdiffdrive.control[left].pid.e_prev  < -e_thr || hdiffdrive.control[right].pid.e_prev < -e_thr    ){
 8001df0:	4b87      	ldr	r3, [pc, #540]	; (8002010 <StartControlDiffDrive+0x350>)
 8001df2:	ed93 7a62 	vldr	s14, [r3, #392]	; 0x188
 8001df6:	edd7 7a3a 	vldr	s15, [r7, #232]	; 0xe8
 8001dfa:	eef1 7a67 	vneg.f32	s15, s15
		  if( hdiffdrive.control[left].pid.e_prev  >  e_thr || hdiffdrive.control[right].pid.e_prev >  e_thr ||
 8001dfe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e06:	d40c      	bmi.n	8001e22 <StartControlDiffDrive+0x162>
			  hdiffdrive.control[left].pid.e_prev  < -e_thr || hdiffdrive.control[right].pid.e_prev < -e_thr    ){
 8001e08:	4b81      	ldr	r3, [pc, #516]	; (8002010 <StartControlDiffDrive+0x350>)
 8001e0a:	ed93 7a7c 	vldr	s14, [r3, #496]	; 0x1f0
 8001e0e:	edd7 7a3a 	vldr	s15, [r7, #232]	; 0xe8
 8001e12:	eef1 7a67 	vneg.f32	s15, s15
 8001e16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e1e:	f140 8182 	bpl.w	8002126 <StartControlDiffDrive+0x466>

			  // Stop other thread
			//  osThreadSuspend(DistanceSensorHandle);

			  /* Move in back direction */
			  float delta_a_tmp=  -delta_a;
 8001e22:	4b82      	ldr	r3, [pc, #520]	; (800202c <StartControlDiffDrive+0x36c>)
 8001e24:	edd3 7a00 	vldr	s15, [r3]
 8001e28:	eef1 7a67 	vneg.f32	s15, s15
 8001e2c:	edc7 7a39 	vstr	s15, [r7, #228]	; 0xe4
			  float delta_th_tmp= -delta_th;
 8001e30:	4b7f      	ldr	r3, [pc, #508]	; (8002030 <StartControlDiffDrive+0x370>)
 8001e32:	edd3 7a00 	vldr	s15, [r3]
 8001e36:	eef1 7a67 	vneg.f32	s15, s15
 8001e3a:	edc7 7a38 	vstr	s15, [r7, #224]	; 0xe0

			  hdiffdrive.control[left ].pid.P= tmp_P*0.1;
 8001e3e:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 8001e42:	f7fe fba1 	bl	8000588 <__aeabi_f2d>
 8001e46:	a370      	add	r3, pc, #448	; (adr r3, 8002008 <StartControlDiffDrive+0x348>)
 8001e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e4c:	f7fe fbf4 	bl	8000638 <__aeabi_dmul>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	4610      	mov	r0, r2
 8001e56:	4619      	mov	r1, r3
 8001e58:	f7fe fee6 	bl	8000c28 <__aeabi_d2f>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	4a6c      	ldr	r2, [pc, #432]	; (8002010 <StartControlDiffDrive+0x350>)
 8001e60:	f8c2 316c 	str.w	r3, [r2, #364]	; 0x16c
			  hdiffdrive.control[right].pid.P= tmp_P*0.1;
 8001e64:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 8001e68:	f7fe fb8e 	bl	8000588 <__aeabi_f2d>
 8001e6c:	a366      	add	r3, pc, #408	; (adr r3, 8002008 <StartControlDiffDrive+0x348>)
 8001e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e72:	f7fe fbe1 	bl	8000638 <__aeabi_dmul>
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	4610      	mov	r0, r2
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	f7fe fed3 	bl	8000c28 <__aeabi_d2f>
 8001e82:	4603      	mov	r3, r0
 8001e84:	4a62      	ldr	r2, [pc, #392]	; (8002010 <StartControlDiffDrive+0x350>)
 8001e86:	f8c2 31d4 	str.w	r3, [r2, #468]	; 0x1d4
			  hdiffdrive.control[left ].pid.I= tmp_I*0.1;
 8001e8a:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 8001e8e:	f7fe fb7b 	bl	8000588 <__aeabi_f2d>
 8001e92:	a35d      	add	r3, pc, #372	; (adr r3, 8002008 <StartControlDiffDrive+0x348>)
 8001e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e98:	f7fe fbce 	bl	8000638 <__aeabi_dmul>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	4610      	mov	r0, r2
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	f7fe fec0 	bl	8000c28 <__aeabi_d2f>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	4a59      	ldr	r2, [pc, #356]	; (8002010 <StartControlDiffDrive+0x350>)
 8001eac:	f8c2 3170 	str.w	r3, [r2, #368]	; 0x170
			  hdiffdrive.control[right].pid.I= tmp_I*0.1;
 8001eb0:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 8001eb4:	f7fe fb68 	bl	8000588 <__aeabi_f2d>
 8001eb8:	a353      	add	r3, pc, #332	; (adr r3, 8002008 <StartControlDiffDrive+0x348>)
 8001eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ebe:	f7fe fbbb 	bl	8000638 <__aeabi_dmul>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	4610      	mov	r0, r2
 8001ec8:	4619      	mov	r1, r3
 8001eca:	f7fe fead 	bl	8000c28 <__aeabi_d2f>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	4a4f      	ldr	r2, [pc, #316]	; (8002010 <StartControlDiffDrive+0x350>)
 8001ed2:	f8c2 31d8 	str.w	r3, [r2, #472]	; 0x1d8

			  for(int j=0; j<100; j++){
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001edc:	e04d      	b.n	8001f7a <StartControlDiffDrive+0x2ba>

				  delta_th_tmp= delta_th;
 8001ede:	4b54      	ldr	r3, [pc, #336]	; (8002030 <StartControlDiffDrive+0x370>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

				  // Keep use filters to smooth trajectory
				  MAF_Update(&hfilter_a_2,  delta_a_tmp);
 8001ee6:	ed97 0a39 	vldr	s0, [r7, #228]	; 0xe4
 8001eea:	484e      	ldr	r0, [pc, #312]	; (8002024 <StartControlDiffDrive+0x364>)
 8001eec:	f003 f957 	bl	800519e <MAF_Update>
				  MAF_Update(&hfilter_th_2, delta_th_tmp);
 8001ef0:	ed97 0a38 	vldr	s0, [r7, #224]	; 0xe0
 8001ef4:	484c      	ldr	r0, [pc, #304]	; (8002028 <StartControlDiffDrive+0x368>)
 8001ef6:	f003 f952 	bl	800519e <MAF_Update>

				  delta_a_loc=  __MAF_GET_VAL(&hfilter_a_2);
 8001efa:	4b4a      	ldr	r3, [pc, #296]	; (8002024 <StartControlDiffDrive+0x364>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
				  delta_th_loc= __MAF_GET_VAL(&hfilter_th_2);
 8001f02:	4b49      	ldr	r3, [pc, #292]	; (8002028 <StartControlDiffDrive+0x368>)
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

				  if( k_ < 1000 ){
 8001f0a:	4b4a      	ldr	r3, [pc, #296]	; (8002034 <StartControlDiffDrive+0x374>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f12:	da14      	bge.n	8001f3e <StartControlDiffDrive+0x27e>
					  delta_a_hist[k_]=  delta_a_tmp;
 8001f14:	4b47      	ldr	r3, [pc, #284]	; (8002034 <StartControlDiffDrive+0x374>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a47      	ldr	r2, [pc, #284]	; (8002038 <StartControlDiffDrive+0x378>)
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	4413      	add	r3, r2
 8001f1e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8001f22:	601a      	str	r2, [r3, #0]
				  	  delta_th_hist[k_]= delta_th_tmp;
 8001f24:	4b43      	ldr	r3, [pc, #268]	; (8002034 <StartControlDiffDrive+0x374>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a44      	ldr	r2, [pc, #272]	; (800203c <StartControlDiffDrive+0x37c>)
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	4413      	add	r3, r2
 8001f2e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8001f32:	601a      	str	r2, [r3, #0]
				  	  k_++;
 8001f34:	4b3f      	ldr	r3, [pc, #252]	; (8002034 <StartControlDiffDrive+0x374>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	3301      	adds	r3, #1
 8001f3a:	4a3e      	ldr	r2, [pc, #248]	; (8002034 <StartControlDiffDrive+0x374>)
 8001f3c:	6013      	str	r3, [r2, #0]
				  }

				  // Make Tracking step
				  DIFFDRIVE_TrackingStep(delta_a_loc, delta_th_loc);
 8001f3e:	edd7 0a41 	vldr	s1, [r7, #260]	; 0x104
 8001f42:	ed97 0a42 	vldr	s0, [r7, #264]	; 0x108
 8001f46:	f003 f88b 	bl	8005060 <DIFFDRIVE_TrackingStep>

				  if( !(j%10) )
 8001f4a:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 8001f4e:	4b3c      	ldr	r3, [pc, #240]	; (8002040 <StartControlDiffDrive+0x380>)
 8001f50:	fb83 2301 	smull	r2, r3, r3, r1
 8001f54:	109a      	asrs	r2, r3, #2
 8001f56:	17cb      	asrs	r3, r1, #31
 8001f58:	1ad2      	subs	r2, r2, r3
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	4413      	add	r3, r2
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	1aca      	subs	r2, r1, r3
 8001f64:	2a00      	cmp	r2, #0
 8001f66:	d103      	bne.n	8001f70 <StartControlDiffDrive+0x2b0>
					  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001f68:	2120      	movs	r1, #32
 8001f6a:	4836      	ldr	r0, [pc, #216]	; (8002044 <StartControlDiffDrive+0x384>)
 8001f6c:	f004 ffcb 	bl	8006f06 <HAL_GPIO_TogglePin>
			  for(int j=0; j<100; j++){
 8001f70:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001f74:	3301      	adds	r3, #1
 8001f76:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001f7a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001f7e:	2b63      	cmp	r3, #99	; 0x63
 8001f80:	ddad      	ble.n	8001ede <StartControlDiffDrive+0x21e>

			  }

			  osThreadSuspend(DistanceSensorHandle);
 8001f82:	4b26      	ldr	r3, [pc, #152]	; (800201c <StartControlDiffDrive+0x35c>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f008 ffc8 	bl	800af1c <osThreadSuspend>
			  // Then stop motors and reset
			  DIFFDRIVE_MOTOR_Stop();
 8001f8c:	f001 ff28 	bl	8003de0 <DIFFDRIVE_MOTOR_Stop>

			  hdiffdrive.control[left ].pid.P= tmp_P;
 8001f90:	4a1f      	ldr	r2, [pc, #124]	; (8002010 <StartControlDiffDrive+0x350>)
 8001f92:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001f96:	f8c2 316c 	str.w	r3, [r2, #364]	; 0x16c
			  hdiffdrive.control[right].pid.P= tmp_P;
 8001f9a:	4a1d      	ldr	r2, [pc, #116]	; (8002010 <StartControlDiffDrive+0x350>)
 8001f9c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001fa0:	f8c2 31d4 	str.w	r3, [r2, #468]	; 0x1d4
			  hdiffdrive.control[left ].pid.I= tmp_I;
 8001fa4:	4a1a      	ldr	r2, [pc, #104]	; (8002010 <StartControlDiffDrive+0x350>)
 8001fa6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001faa:	f8c2 3170 	str.w	r3, [r2, #368]	; 0x170
			  hdiffdrive.control[right].pid.I= tmp_I;
 8001fae:	4a18      	ldr	r2, [pc, #96]	; (8002010 <StartControlDiffDrive+0x350>)
 8001fb0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001fb4:	f8c2 31d8 	str.w	r3, [r2, #472]	; 0x1d8

			  osDelay(460);
 8001fb8:	f44f 70e6 	mov.w	r0, #460	; 0x1cc
 8001fbc:	f008 fff0 	bl	800afa0 <osDelay>

			  MAF_Reset(&hfilter_a, 0);
 8001fc0:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8002020 <StartControlDiffDrive+0x360>
 8001fc4:	4820      	ldr	r0, [pc, #128]	; (8002048 <StartControlDiffDrive+0x388>)
 8001fc6:	f003 f8c2 	bl	800514e <MAF_Reset>
			  MAF_Reset(&hfilter_th, 0);
 8001fca:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8002020 <StartControlDiffDrive+0x360>
 8001fce:	481f      	ldr	r0, [pc, #124]	; (800204c <StartControlDiffDrive+0x38c>)
 8001fd0:	f003 f8bd 	bl	800514e <MAF_Reset>
			  MAF_Reset(&hfilter_a_2, 0);
 8001fd4:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8002020 <StartControlDiffDrive+0x360>
 8001fd8:	4812      	ldr	r0, [pc, #72]	; (8002024 <StartControlDiffDrive+0x364>)
 8001fda:	f003 f8b8 	bl	800514e <MAF_Reset>
			  MAF_Reset(&hfilter_th_2, 0);
 8001fde:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8002020 <StartControlDiffDrive+0x360>
 8001fe2:	4811      	ldr	r0, [pc, #68]	; (8002028 <StartControlDiffDrive+0x368>)
 8001fe4:	f003 f8b3 	bl	800514e <MAF_Reset>

			  delta_a_loc= 0;
 8001fe8:	f04f 0300 	mov.w	r3, #0
 8001fec:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			  delta_th_loc= 0;
 8001ff0:	f04f 0300 	mov.w	r3, #0
 8001ff4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

			  // Reset Control
			  DIFFDRIVE_CONTROL_Reset();
 8001ff8:	f002 fd6e 	bl	8004ad8 <DIFFDRIVE_CONTROL_Reset>

			  // Restart other thread
			  osThreadResume(DistanceSensorHandle);
 8001ffc:	4b07      	ldr	r3, [pc, #28]	; (800201c <StartControlDiffDrive+0x35c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4618      	mov	r0, r3
 8002002:	f008 ffac 	bl	800af5e <osThreadResume>
 8002006:	e08e      	b.n	8002126 <StartControlDiffDrive+0x466>
 8002008:	9999999a 	.word	0x9999999a
 800200c:	3fb99999 	.word	0x3fb99999
 8002010:	20007048 	.word	0x20007048
 8002014:	640e4d31 	.word	0x640e4d31
 8002018:	20000000 	.word	0x20000000
 800201c:	20005c30 	.word	0x20005c30
 8002020:	00000000 	.word	0x00000000
 8002024:	20005f28 	.word	0x20005f28
 8002028:	20005ed0 	.word	0x20005ed0
 800202c:	20000208 	.word	0x20000208
 8002030:	2000020c 	.word	0x2000020c
 8002034:	20000210 	.word	0x20000210
 8002038:	20004c00 	.word	0x20004c00
 800203c:	20005ff4 	.word	0x20005ff4
 8002040:	66666667 	.word	0x66666667
 8002044:	40020000 	.word	0x40020000
 8002048:	2000733c 	.word	0x2000733c
 800204c:	20005dfc 	.word	0x20005dfc
		  }
	  }
	  // Tracking error flag disabled, when robot is really near an obstacle
	  else{
		  // DO SOMETHING AT EXCEPTION START
		  if(first){
 8002050:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002054:	2b00      	cmp	r3, #0
 8002056:	d04b      	beq.n	80020f0 <StartControlDiffDrive+0x430>

			  hdiffdrive.control[left ].pid.P= tmp_P*0.1;
 8002058:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 800205c:	f7fe fa94 	bl	8000588 <__aeabi_f2d>
 8002060:	a37d      	add	r3, pc, #500	; (adr r3, 8002258 <StartControlDiffDrive+0x598>)
 8002062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002066:	f7fe fae7 	bl	8000638 <__aeabi_dmul>
 800206a:	4602      	mov	r2, r0
 800206c:	460b      	mov	r3, r1
 800206e:	4610      	mov	r0, r2
 8002070:	4619      	mov	r1, r3
 8002072:	f7fe fdd9 	bl	8000c28 <__aeabi_d2f>
 8002076:	4603      	mov	r3, r0
 8002078:	4a79      	ldr	r2, [pc, #484]	; (8002260 <StartControlDiffDrive+0x5a0>)
 800207a:	f8c2 316c 	str.w	r3, [r2, #364]	; 0x16c
			  hdiffdrive.control[right].pid.P= tmp_P*0.1;
 800207e:	f8d7 00f0 	ldr.w	r0, [r7, #240]	; 0xf0
 8002082:	f7fe fa81 	bl	8000588 <__aeabi_f2d>
 8002086:	a374      	add	r3, pc, #464	; (adr r3, 8002258 <StartControlDiffDrive+0x598>)
 8002088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800208c:	f7fe fad4 	bl	8000638 <__aeabi_dmul>
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	4610      	mov	r0, r2
 8002096:	4619      	mov	r1, r3
 8002098:	f7fe fdc6 	bl	8000c28 <__aeabi_d2f>
 800209c:	4603      	mov	r3, r0
 800209e:	4a70      	ldr	r2, [pc, #448]	; (8002260 <StartControlDiffDrive+0x5a0>)
 80020a0:	f8c2 31d4 	str.w	r3, [r2, #468]	; 0x1d4
			  hdiffdrive.control[left ].pid.I= tmp_I*0.1;
 80020a4:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 80020a8:	f7fe fa6e 	bl	8000588 <__aeabi_f2d>
 80020ac:	a36a      	add	r3, pc, #424	; (adr r3, 8002258 <StartControlDiffDrive+0x598>)
 80020ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b2:	f7fe fac1 	bl	8000638 <__aeabi_dmul>
 80020b6:	4602      	mov	r2, r0
 80020b8:	460b      	mov	r3, r1
 80020ba:	4610      	mov	r0, r2
 80020bc:	4619      	mov	r1, r3
 80020be:	f7fe fdb3 	bl	8000c28 <__aeabi_d2f>
 80020c2:	4603      	mov	r3, r0
 80020c4:	4a66      	ldr	r2, [pc, #408]	; (8002260 <StartControlDiffDrive+0x5a0>)
 80020c6:	f8c2 3170 	str.w	r3, [r2, #368]	; 0x170
			  hdiffdrive.control[right].pid.I= tmp_I*0.1;
 80020ca:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 80020ce:	f7fe fa5b 	bl	8000588 <__aeabi_f2d>
 80020d2:	a361      	add	r3, pc, #388	; (adr r3, 8002258 <StartControlDiffDrive+0x598>)
 80020d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d8:	f7fe faae 	bl	8000638 <__aeabi_dmul>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	4610      	mov	r0, r2
 80020e2:	4619      	mov	r1, r3
 80020e4:	f7fe fda0 	bl	8000c28 <__aeabi_d2f>
 80020e8:	4603      	mov	r3, r0
 80020ea:	4a5d      	ldr	r2, [pc, #372]	; (8002260 <StartControlDiffDrive+0x5a0>)
 80020ec:	f8c2 31d8 	str.w	r3, [r2, #472]	; 0x1d8
		  }

		  // Then set first = false
		  first= false;
 80020f0:	2300      	movs	r3, #0
 80020f2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f

		  MAF_Update(&hfilter_a_2,  delta_a);
 80020f6:	4b5b      	ldr	r3, [pc, #364]	; (8002264 <StartControlDiffDrive+0x5a4>)
 80020f8:	edd3 7a00 	vldr	s15, [r3]
 80020fc:	eeb0 0a67 	vmov.f32	s0, s15
 8002100:	4859      	ldr	r0, [pc, #356]	; (8002268 <StartControlDiffDrive+0x5a8>)
 8002102:	f003 f84c 	bl	800519e <MAF_Update>
		  MAF_Update(&hfilter_th_2, delta_th);
 8002106:	4b59      	ldr	r3, [pc, #356]	; (800226c <StartControlDiffDrive+0x5ac>)
 8002108:	edd3 7a00 	vldr	s15, [r3]
 800210c:	eeb0 0a67 	vmov.f32	s0, s15
 8002110:	4857      	ldr	r0, [pc, #348]	; (8002270 <StartControlDiffDrive+0x5b0>)
 8002112:	f003 f844 	bl	800519e <MAF_Update>

		  delta_a_loc=  __MAF_GET_VAL(&hfilter_a_2);
 8002116:	4b54      	ldr	r3, [pc, #336]	; (8002268 <StartControlDiffDrive+0x5a8>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
		  delta_th_loc= __MAF_GET_VAL(&hfilter_th_2);
 800211e:	4b54      	ldr	r3, [pc, #336]	; (8002270 <StartControlDiffDrive+0x5b0>)
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	  }


	  delta_a_hist [k_%1000]= delta_a;
 8002126:	4b53      	ldr	r3, [pc, #332]	; (8002274 <StartControlDiffDrive+0x5b4>)
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	4b53      	ldr	r3, [pc, #332]	; (8002278 <StartControlDiffDrive+0x5b8>)
 800212c:	fb83 1302 	smull	r1, r3, r3, r2
 8002130:	1199      	asrs	r1, r3, #6
 8002132:	17d3      	asrs	r3, r2, #31
 8002134:	1acb      	subs	r3, r1, r3
 8002136:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800213a:	fb01 f303 	mul.w	r3, r1, r3
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	4a48      	ldr	r2, [pc, #288]	; (8002264 <StartControlDiffDrive+0x5a4>)
 8002142:	6812      	ldr	r2, [r2, #0]
 8002144:	494d      	ldr	r1, [pc, #308]	; (800227c <StartControlDiffDrive+0x5bc>)
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	440b      	add	r3, r1
 800214a:	601a      	str	r2, [r3, #0]
	  delta_th_hist[k_%1000]= delta_th;
 800214c:	4b49      	ldr	r3, [pc, #292]	; (8002274 <StartControlDiffDrive+0x5b4>)
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	4b49      	ldr	r3, [pc, #292]	; (8002278 <StartControlDiffDrive+0x5b8>)
 8002152:	fb83 1302 	smull	r1, r3, r3, r2
 8002156:	1199      	asrs	r1, r3, #6
 8002158:	17d3      	asrs	r3, r2, #31
 800215a:	1acb      	subs	r3, r1, r3
 800215c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002160:	fb01 f303 	mul.w	r3, r1, r3
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	4a41      	ldr	r2, [pc, #260]	; (800226c <StartControlDiffDrive+0x5ac>)
 8002168:	6812      	ldr	r2, [r2, #0]
 800216a:	4945      	ldr	r1, [pc, #276]	; (8002280 <StartControlDiffDrive+0x5c0>)
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	440b      	add	r3, r1
 8002170:	601a      	str	r2, [r3, #0]
	  k_++;
 8002172:	4b40      	ldr	r3, [pc, #256]	; (8002274 <StartControlDiffDrive+0x5b4>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	3301      	adds	r3, #1
 8002178:	4a3e      	ldr	r2, [pc, #248]	; (8002274 <StartControlDiffDrive+0x5b4>)
 800217a:	6013      	str	r3, [r2, #0]

	  // Make normal step of trajectory tracking
	  DIFFDRIVE_TrackingStep(delta_a_loc, delta_th_loc);
 800217c:	edd7 0a41 	vldr	s1, [r7, #260]	; 0x104
 8002180:	ed97 0a42 	vldr	s0, [r7, #264]	; 0x108
 8002184:	f002 ff6c 	bl	8005060 <DIFFDRIVE_TrackingStep>
	  if( i<20 )
		  tmp_var[i++]= __HAL_TIM_GET_COUNTER(&htim7);
#endif

	  // If blue button is pressed
	  if( !HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) ){
 8002188:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800218c:	483d      	ldr	r0, [pc, #244]	; (8002284 <StartControlDiffDrive+0x5c4>)
 800218e:	f004 fe89 	bl	8006ea4 <HAL_GPIO_ReadPin>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	f47f adaa 	bne.w	8001cee <StartControlDiffDrive+0x2e>

		  // Stop other thread while sending values
		  osThreadSuspend(DistanceSensorHandle);
 800219a:	4b3b      	ldr	r3, [pc, #236]	; (8002288 <StartControlDiffDrive+0x5c8>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4618      	mov	r0, r3
 80021a0:	f008 febc 	bl	800af1c <osThreadSuspend>

		  DIFFDRIVE_HISTORY_TypeDef tmphist= hdiffdrive.history;
 80021a4:	4b2e      	ldr	r3, [pc, #184]	; (8002260 <StartControlDiffDrive+0x5a0>)
 80021a6:	f107 04c0 	add.w	r4, r7, #192	; 0xc0
 80021aa:	f503 750a 	add.w	r5, r3, #552	; 0x228
 80021ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021b2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80021b6:	e884 0003 	stmia.w	r4, {r0, r1}

		  // Stop control
		  DIFFDRIVE_TrackingStop();
 80021ba:	f002 ff4b 	bl	8005054 <DIFFDRIVE_TrackingStop>

		  // Repeat forever
		  for(;;){
			  // Enable WIFI to send/receive values
			  HAL_GPIO_WritePin(WIFI_ENABLE_GPIO_Port, WIFI_ENABLE_Pin, GPIO_PIN_SET);
 80021be:	2201      	movs	r2, #1
 80021c0:	2101      	movs	r1, #1
 80021c2:	4830      	ldr	r0, [pc, #192]	; (8002284 <StartControlDiffDrive+0x5c4>)
 80021c4:	f004 fe86 	bl	8006ed4 <HAL_GPIO_WritePin>

			  // Wait for ESP boot
			  HAL_Delay(3000);
 80021c8:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80021cc:	f003 ffce 	bl	800616c <HAL_Delay>

			  // Rapidly flash led to show MCU ready to send values
			  for(int i=0; i<20; i++){
 80021d0:	2300      	movs	r3, #0
 80021d2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80021d6:	e00b      	b.n	80021f0 <StartControlDiffDrive+0x530>
				  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80021d8:	2120      	movs	r1, #32
 80021da:	482c      	ldr	r0, [pc, #176]	; (800228c <StartControlDiffDrive+0x5cc>)
 80021dc:	f004 fe93 	bl	8006f06 <HAL_GPIO_TogglePin>
				  HAL_Delay(50);
 80021e0:	2032      	movs	r0, #50	; 0x32
 80021e2:	f003 ffc3 	bl	800616c <HAL_Delay>
			  for(int i=0; i<20; i++){
 80021e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021ea:	3301      	adds	r3, #1
 80021ec:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80021f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021f4:	2b13      	cmp	r3, #19
 80021f6:	ddef      	ble.n	80021d8 <StartControlDiffDrive+0x518>
			  }

			  // Wait for 10 received chars
			  char ch[10];
			  HAL_UART_Receive(&huart3, (uint8_t*) ch, sizeof(ch), HAL_MAX_DELAY);
 80021f8:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 80021fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002200:	220a      	movs	r2, #10
 8002202:	4823      	ldr	r0, [pc, #140]	; (8002290 <StartControlDiffDrive+0x5d0>)
 8002204:	f007 fc80 	bl	8009b08 <HAL_UART_Receive>
			  // Wait until button is pressed again
			  //while( HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) )
			  //		;

			  // Wait a bit
			  osDelay(2000);
 8002208:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800220c:	f008 fec8 	bl	800afa0 <osDelay>

			  // Number of saved samples
			  uint32_t N_sample;
			  if( tmphist.sample_cnt < tmphist.max_sample )
 8002210:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002214:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002218:	429a      	cmp	r2, r3
 800221a:	d204      	bcs.n	8002226 <StartControlDiffDrive+0x566>
				  N_sample=  tmphist.sample_cnt;
 800221c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002220:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8002224:	e003      	b.n	800222e <StartControlDiffDrive+0x56e>
			  else
				  N_sample=  tmphist.max_sample;
 8002226:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800222a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8

			  // First values send is the actual number of samples
			  DATASTREAM_RTOS_SendValue(stream_on_matlab, 1, (double)N_sample);
 800222e:	f8d7 00f8 	ldr.w	r0, [r7, #248]	; 0xf8
 8002232:	f7fe f987 	bl	8000544 <__aeabi_ui2d>
 8002236:	4602      	mov	r2, r0
 8002238:	460b      	mov	r3, r1
 800223a:	2101      	movs	r1, #1
 800223c:	2000      	movs	r0, #0
 800223e:	f001 f83f 	bl	80032c0 <DATASTREAM_RTOS_SendValue>
			  // Bit of transfer delay
			  osDelay(8);
 8002242:	2008      	movs	r0, #8
 8002244:	f008 feac 	bl	800afa0 <osDelay>

			  // Init History Get function
			  DIFFDRIVE_HISTORY_Get_Init();
 8002248:	f002 fbbe 	bl	80049c8 <DIFFDRIVE_HISTORY_Get_Init>

			  for(int k= 0; k < N_sample; k++){
 800224c:	2300      	movs	r3, #0
 800224e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002252:	e0ee      	b.n	8002432 <StartControlDiffDrive+0x772>
 8002254:	f3af 8000 	nop.w
 8002258:	9999999a 	.word	0x9999999a
 800225c:	3fb99999 	.word	0x3fb99999
 8002260:	20007048 	.word	0x20007048
 8002264:	20000208 	.word	0x20000208
 8002268:	20005f28 	.word	0x20005f28
 800226c:	2000020c 	.word	0x2000020c
 8002270:	20005ed0 	.word	0x20005ed0
 8002274:	20000210 	.word	0x20000210
 8002278:	10624dd3 	.word	0x10624dd3
 800227c:	20004c00 	.word	0x20004c00
 8002280:	20005ff4 	.word	0x20005ff4
 8002284:	40020800 	.word	0x40020800
 8002288:	20005c30 	.word	0x20005c30
 800228c:	40020000 	.word	0x40020000
 8002290:	20005ba0 	.word	0x20005ba0
				  // Temporary variables
				  DIFFDRIVE_STATE_TypeDef state_measure, state_target;

				  // Get one state sample from history
				  DIFFDRIVE_HISTORY_Get_Sample(&state_measure, &state_target);
 8002294:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8002298:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800229c:	4611      	mov	r1, r2
 800229e:	4618      	mov	r0, r3
 80022a0:	f002 fbba 	bl	8004a18 <DIFFDRIVE_HISTORY_Get_Sample>

				  // Send values to serial connected to ESP WiFi module
				  DATASTREAM_RTOS_SendValue(
						  stream_on_matlab, 16,
						  state_measure.input[left], state_measure.input[right],
 80022a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
				  DATASTREAM_RTOS_SendValue(
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7fe f96d 	bl	8000588 <__aeabi_f2d>
 80022ae:	e9c7 0116 	strd	r0, r1, [r7, #88]	; 0x58
						  state_measure.input[left], state_measure.input[right],
 80022b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
				  DATASTREAM_RTOS_SendValue(
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7fe f966 	bl	8000588 <__aeabi_f2d>
 80022bc:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
						  state_target .input[left], state_target .input[right],
 80022c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
				  DATASTREAM_RTOS_SendValue(
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7fe f95f 	bl	8000588 <__aeabi_f2d>
 80022ca:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
						  state_target .input[left], state_target .input[right],
 80022ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
				  DATASTREAM_RTOS_SendValue(
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7fe f958 	bl	8000588 <__aeabi_f2d>
 80022d8:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
						  state_measure.wheel[left], state_measure.wheel[right],
 80022dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
				  DATASTREAM_RTOS_SendValue(
 80022de:	4618      	mov	r0, r3
 80022e0:	f7fe f952 	bl	8000588 <__aeabi_f2d>
 80022e4:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
						  state_measure.wheel[left], state_measure.wheel[right],
 80022e8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
				  DATASTREAM_RTOS_SendValue(
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7fe f94c 	bl	8000588 <__aeabi_f2d>
 80022f0:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
						  state_target .wheel[left], state_target .wheel[right],
 80022f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
				  DATASTREAM_RTOS_SendValue(
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7fe f945 	bl	8000588 <__aeabi_f2d>
 80022fe:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
						  state_target .wheel[left], state_target .wheel[right],
 8002302:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
				  DATASTREAM_RTOS_SendValue(
 8002306:	4618      	mov	r0, r3
 8002308:	f7fe f93e 	bl	8000588 <__aeabi_f2d>
 800230c:	e9c7 0108 	strd	r0, r1, [r7, #32]
						  state_measure.pose.x_a,    state_measure.pose.y_a,
 8002310:	6efb      	ldr	r3, [r7, #108]	; 0x6c
				  DATASTREAM_RTOS_SendValue(
 8002312:	4618      	mov	r0, r3
 8002314:	f7fe f938 	bl	8000588 <__aeabi_f2d>
 8002318:	e9c7 0106 	strd	r0, r1, [r7, #24]
						  state_measure.pose.x_a,    state_measure.pose.y_a,
 800231c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
				  DATASTREAM_RTOS_SendValue(
 800231e:	4618      	mov	r0, r3
 8002320:	f7fe f932 	bl	8000588 <__aeabi_f2d>
 8002324:	e9c7 0104 	strd	r0, r1, [r7, #16]
						  state_measure.pose.theta,
 8002328:	6f7b      	ldr	r3, [r7, #116]	; 0x74
				  DATASTREAM_RTOS_SendValue(
 800232a:	4618      	mov	r0, r3
 800232c:	f7fe f92c 	bl	8000588 <__aeabi_f2d>
 8002330:	e9c7 0102 	strd	r0, r1, [r7, #8]
						  state_target .pose.x_a,    state_target.pose.y_a,
 8002334:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
				  DATASTREAM_RTOS_SendValue(
 8002338:	4618      	mov	r0, r3
 800233a:	f7fe f925 	bl	8000588 <__aeabi_f2d>
 800233e:	e9c7 0100 	strd	r0, r1, [r7]
						  state_target .pose.x_a,    state_target.pose.y_a,
 8002342:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
				  DATASTREAM_RTOS_SendValue(
 8002346:	4618      	mov	r0, r3
 8002348:	f7fe f91e 	bl	8000588 <__aeabi_f2d>
 800234c:	4682      	mov	sl, r0
 800234e:	468b      	mov	fp, r1
						  state_target .pose.theta,
 8002350:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
				  DATASTREAM_RTOS_SendValue(
 8002354:	4618      	mov	r0, r3
 8002356:	f7fe f917 	bl	8000588 <__aeabi_f2d>
 800235a:	4680      	mov	r8, r0
 800235c:	4689      	mov	r9, r1
						  delta_a_hist[k],		     delta_th_hist[k]
 800235e:	4a42      	ldr	r2, [pc, #264]	; (8002468 <StartControlDiffDrive+0x7a8>)
 8002360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	4413      	add	r3, r2
 8002368:	681b      	ldr	r3, [r3, #0]
				  DATASTREAM_RTOS_SendValue(
 800236a:	4618      	mov	r0, r3
 800236c:	f7fe f90c 	bl	8000588 <__aeabi_f2d>
 8002370:	4604      	mov	r4, r0
 8002372:	460d      	mov	r5, r1
						  delta_a_hist[k],		     delta_th_hist[k]
 8002374:	4a3d      	ldr	r2, [pc, #244]	; (800246c <StartControlDiffDrive+0x7ac>)
 8002376:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	4413      	add	r3, r2
 800237e:	681b      	ldr	r3, [r3, #0]
				  DATASTREAM_RTOS_SendValue(
 8002380:	4618      	mov	r0, r3
 8002382:	f7fe f901 	bl	8000588 <__aeabi_f2d>
 8002386:	4602      	mov	r2, r0
 8002388:	460b      	mov	r3, r1
 800238a:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
 800238e:	e9cd 451a 	strd	r4, r5, [sp, #104]	; 0x68
 8002392:	e9cd 8918 	strd	r8, r9, [sp, #96]	; 0x60
 8002396:	e9cd ab16 	strd	sl, fp, [sp, #88]	; 0x58
 800239a:	ed97 7b00 	vldr	d7, [r7]
 800239e:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 80023a2:	ed97 7b02 	vldr	d7, [r7, #8]
 80023a6:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 80023aa:	ed97 7b04 	vldr	d7, [r7, #16]
 80023ae:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80023b2:	ed97 7b06 	vldr	d7, [r7, #24]
 80023b6:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80023ba:	ed97 7b08 	vldr	d7, [r7, #32]
 80023be:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80023c2:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 80023c6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80023ca:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 80023ce:	ed8d 7b08 	vstr	d7, [sp, #32]
 80023d2:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 80023d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80023da:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 80023de:	ed8d 7b04 	vstr	d7, [sp, #16]
 80023e2:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 80023e6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80023ea:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 80023ee:	ed8d 7b00 	vstr	d7, [sp]
 80023f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80023f6:	2110      	movs	r1, #16
 80023f8:	2000      	movs	r0, #0
 80023fa:	f000 ff61 	bl	80032c0 <DATASTREAM_RTOS_SendValue>
				  );
				  // Bit of transfer delay
				  osDelay(8);
 80023fe:	2008      	movs	r0, #8
 8002400:	f008 fdce 	bl	800afa0 <osDelay>
				  // Toggling led to show data transfer operation
				  if( !(k%50) )
 8002404:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8002408:	4b19      	ldr	r3, [pc, #100]	; (8002470 <StartControlDiffDrive+0x7b0>)
 800240a:	fb83 1302 	smull	r1, r3, r3, r2
 800240e:	1119      	asrs	r1, r3, #4
 8002410:	17d3      	asrs	r3, r2, #31
 8002412:	1acb      	subs	r3, r1, r3
 8002414:	2132      	movs	r1, #50	; 0x32
 8002416:	fb01 f303 	mul.w	r3, r1, r3
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	2b00      	cmp	r3, #0
 800241e:	d103      	bne.n	8002428 <StartControlDiffDrive+0x768>
					  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002420:	2120      	movs	r1, #32
 8002422:	4814      	ldr	r0, [pc, #80]	; (8002474 <StartControlDiffDrive+0x7b4>)
 8002424:	f004 fd6f 	bl	8006f06 <HAL_GPIO_TogglePin>
			  for(int k= 0; k < N_sample; k++){
 8002428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800242c:	3301      	adds	r3, #1
 800242e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002436:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 800243a:	429a      	cmp	r2, r3
 800243c:	f63f af2a 	bhi.w	8002294 <StartControlDiffDrive+0x5d4>
			  }

			  // Turn off LED
			  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002440:	2200      	movs	r2, #0
 8002442:	2120      	movs	r1, #32
 8002444:	480b      	ldr	r0, [pc, #44]	; (8002474 <StartControlDiffDrive+0x7b4>)
 8002446:	f004 fd45 	bl	8006ed4 <HAL_GPIO_WritePin>

			  // Disable WiFi
			  HAL_GPIO_WritePin(WIFI_ENABLE_GPIO_Port, WIFI_ENABLE_Pin, GPIO_PIN_RESET);
 800244a:	2200      	movs	r2, #0
 800244c:	2101      	movs	r1, #1
 800244e:	480a      	ldr	r0, [pc, #40]	; (8002478 <StartControlDiffDrive+0x7b8>)
 8002450:	f004 fd40 	bl	8006ed4 <HAL_GPIO_WritePin>

			  // Wait for blue button pressed again
			  while( HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) )
 8002454:	bf00      	nop
 8002456:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800245a:	4807      	ldr	r0, [pc, #28]	; (8002478 <StartControlDiffDrive+0x7b8>)
 800245c:	f004 fd22 	bl	8006ea4 <HAL_GPIO_ReadPin>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d1f7      	bne.n	8002456 <StartControlDiffDrive+0x796>
		  for(;;){
 8002466:	e6aa      	b.n	80021be <StartControlDiffDrive+0x4fe>
 8002468:	20004c00 	.word	0x20004c00
 800246c:	20005ff4 	.word	0x20005ff4
 8002470:	51eb851f 	.word	0x51eb851f
 8002474:	40020000 	.word	0x40020000
 8002478:	40020800 	.word	0x40020800
 800247c:	00000000 	.word	0x00000000

08002480 <StartDistanceSensor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDistanceSensor */
void StartDistanceSensor(void *argument)
{
 8002480:	b5b0      	push	{r4, r5, r7, lr}
 8002482:	b0b2      	sub	sp, #200	; 0xc8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDistanceSensor */

	ULTRASONIC_StatusTypeDef status;

	float deg_eq= 82;
 8002488:	4bd7      	ldr	r3, [pc, #860]	; (80027e8 <StartDistanceSensor+0x368>)
 800248a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	float deg_array[30]= {-8,12,22,32,42,52,62,72,82,92,102,112,122,142,152,172,152,142,122,112,102,92,82,72,62,52,42,32,22,12};
 800248e:	4ad7      	ldr	r2, [pc, #860]	; (80027ec <StartDistanceSensor+0x36c>)
 8002490:	f107 031c 	add.w	r3, r7, #28
 8002494:	4611      	mov	r1, r2
 8002496:	2278      	movs	r2, #120	; 0x78
 8002498:	4618      	mov	r0, r3
 800249a:	f00b fb39 	bl	800db10 <memcpy>
	int n= sizeof(deg_array)/sizeof(float);
 800249e:	231e      	movs	r3, #30
 80024a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	float distance;
	float distance_threshold= 15;
 80024a4:	4bd2      	ldr	r3, [pc, #840]	; (80027f0 <StartDistanceSensor+0x370>)
 80024a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	float max_distance= ULTRASONIC_MAX_DISTANCE*0.5;
 80024aa:	4bd2      	ldr	r3, [pc, #840]	; (80027f4 <StartDistanceSensor+0x374>)
 80024ac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	float min_distance= ULTRASONIC_MIN_DISTANCE;
 80024b0:	4bd1      	ldr	r3, [pc, #836]	; (80027f8 <StartDistanceSensor+0x378>)
 80024b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	float delta_th_tmp;
	float delta_th_max; //= 0.025;

	float IR_val;

	int k=0, k2=0;
 80024b6:	2300      	movs	r3, #0
 80024b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80024bc:	2300      	movs	r3, #0
 80024be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	(void)k; // Suppress unused variable warning


	float delta_wheel_max[2];
	delta_wheel_max[left ]= hdiffdrive.mech_prmtr.max_wheel_speed*hdiffdrive.timing.time_step;
 80024c2:	4bce      	ldr	r3, [pc, #824]	; (80027fc <StartDistanceSensor+0x37c>)
 80024c4:	ed93 7a89 	vldr	s14, [r3, #548]	; 0x224
 80024c8:	4bcc      	ldr	r3, [pc, #816]	; (80027fc <StartDistanceSensor+0x37c>)
 80024ca:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 80024ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024d2:	edc7 7a03 	vstr	s15, [r7, #12]
	delta_wheel_max[right]= hdiffdrive.mech_prmtr.max_wheel_speed*hdiffdrive.timing.time_step;
 80024d6:	4bc9      	ldr	r3, [pc, #804]	; (80027fc <StartDistanceSensor+0x37c>)
 80024d8:	ed93 7a89 	vldr	s14, [r3, #548]	; 0x224
 80024dc:	4bc7      	ldr	r3, [pc, #796]	; (80027fc <StartDistanceSensor+0x37c>)
 80024de:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 80024e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024e6:	edc7 7a04 	vstr	s15, [r7, #16]

	// Delta_a_max computation
	DIFFDRIVE_DeltaWheel2DeltaTrajectory(&delta_a_max, NULL, delta_wheel_max);
 80024ea:	f107 020c 	add.w	r2, r7, #12
 80024ee:	f107 0318 	add.w	r3, r7, #24
 80024f2:	2100      	movs	r1, #0
 80024f4:	4618      	mov	r0, r3
 80024f6:	f002 fcaf 	bl	8004e58 <DIFFDRIVE_DeltaWheel2DeltaTrajectory>
	delta_a_max *= 0.6; //0.6
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7fe f843 	bl	8000588 <__aeabi_f2d>
 8002502:	a3ab      	add	r3, pc, #684	; (adr r3, 80027b0 <StartDistanceSensor+0x330>)
 8002504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002508:	f7fe f896 	bl	8000638 <__aeabi_dmul>
 800250c:	4602      	mov	r2, r0
 800250e:	460b      	mov	r3, r1
 8002510:	4610      	mov	r0, r2
 8002512:	4619      	mov	r1, r3
 8002514:	f7fe fb88 	bl	8000c28 <__aeabi_d2f>
 8002518:	4603      	mov	r3, r0
 800251a:	61bb      	str	r3, [r7, #24]

	// Delta_th_max computation
	delta_wheel_max[left]= -delta_wheel_max[left];
 800251c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002520:	eef1 7a67 	vneg.f32	s15, s15
 8002524:	edc7 7a03 	vstr	s15, [r7, #12]
	DIFFDRIVE_DeltaWheel2DeltaTrajectory(NULL, &delta_th_max, delta_wheel_max);
 8002528:	f107 020c 	add.w	r2, r7, #12
 800252c:	f107 0314 	add.w	r3, r7, #20
 8002530:	4619      	mov	r1, r3
 8002532:	2000      	movs	r0, #0
 8002534:	f002 fc90 	bl	8004e58 <DIFFDRIVE_DeltaWheel2DeltaTrajectory>
	delta_th_max *= 0.25;
 8002538:	edd7 7a05 	vldr	s15, [r7, #20]
 800253c:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8002540:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002544:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Infinite loop */
  for(;;)
  {

	  for(int j=0; j<n; j++){
 8002548:	2300      	movs	r3, #0
 800254a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800254e:	e1fb      	b.n	8002948 <StartDistanceSensor+0x4c8>

		  // Setting up sensor direction using a servo
		  SERVO_SetDegree(&hservo, deg_array[j]);
 8002550:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800255a:	4413      	add	r3, r2
 800255c:	3bac      	subs	r3, #172	; 0xac
 800255e:	edd3 7a00 	vldr	s15, [r3]
 8002562:	eeb0 0a67 	vmov.f32	s0, s15
 8002566:	48a6      	ldr	r0, [pc, #664]	; (8002800 <StartDistanceSensor+0x380>)
 8002568:	f003 faf0 	bl	8005b4c <SERVO_SetDegree>

		  // Wait a bit for servo settlement and between ultrasonic acquisition
		  osDelay(120);
 800256c:	2078      	movs	r0, #120	; 0x78
 800256e:	f008 fd17 	bl	800afa0 <osDelay>


		  /* Capture measured distance */

		  status= ULTRASONIC_CaptureMeasure(&hultra);
 8002572:	48a4      	ldr	r0, [pc, #656]	; (8002804 <StartDistanceSensor+0x384>)
 8002574:	f003 fc2c 	bl	8005dd0 <ULTRASONIC_CaptureMeasure>
 8002578:	4603      	mov	r3, r0
 800257a:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b

		  // If there is an error set max distance (an error can occur when a sensor timeout
		  // take place, because the ultrasonic signal is lost)
		  if( status == ULTRASONIC_OK )
 800257e:	f997 309b 	ldrsb.w	r3, [r7, #155]	; 0x9b
 8002582:	2b00      	cmp	r3, #0
 8002584:	d104      	bne.n	8002590 <StartDistanceSensor+0x110>
			  distance= __ULTRASONIC_GET_DISTANCE(&hultra);
 8002586:	4b9f      	ldr	r3, [pc, #636]	; (8002804 <StartDistanceSensor+0x384>)
 8002588:	6a1b      	ldr	r3, [r3, #32]
 800258a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800258e:	e003      	b.n	8002598 <StartDistanceSensor+0x118>
		  else
			  distance= max_distance;
 8002590:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002594:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

		  // Sensor fusion with IR Sensor
		  IR_val = __MAF_GET_VAL(&hfilter_infrared);
 8002598:	4b9b      	ldr	r3, [pc, #620]	; (8002808 <StartDistanceSensor+0x388>)
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		  distance *= IR_val;
 80025a0:	ed97 7a31 	vldr	s14, [r7, #196]	; 0xc4
 80025a4:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80025a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ac:	edc7 7a31 	vstr	s15, [r7, #196]	; 0xc4

		  // Set minimum distance
		  if( distance < min_distance)
 80025b0:	ed97 7a31 	vldr	s14, [r7, #196]	; 0xc4
 80025b4:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80025b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c0:	d503      	bpl.n	80025ca <StartDistanceSensor+0x14a>
			  distance = min_distance;
 80025c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80025c6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4


		  /* Using measured distance and servo angular position to generate a trajectory */

		  // Robot linear position variation (direct proportional to distance) and negative below a distance threshold
		  delta_a_tmp= (distance-distance_threshold)*4*1e-5;
 80025ca:	ed97 7a31 	vldr	s14, [r7, #196]	; 0xc4
 80025ce:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80025d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025d6:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80025da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025de:	ee17 0a90 	vmov	r0, s15
 80025e2:	f7fd ffd1 	bl	8000588 <__aeabi_f2d>
 80025e6:	a374      	add	r3, pc, #464	; (adr r3, 80027b8 <StartDistanceSensor+0x338>)
 80025e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ec:	f7fe f824 	bl	8000638 <__aeabi_dmul>
 80025f0:	4602      	mov	r2, r0
 80025f2:	460b      	mov	r3, r1
 80025f4:	4610      	mov	r0, r2
 80025f6:	4619      	mov	r1, r3
 80025f8:	f7fe fb16 	bl	8000c28 <__aeabi_d2f>
 80025fc:	4603      	mov	r3, r0
 80025fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
		  if( distance < distance_threshold)
 8002602:	ed97 7a31 	vldr	s14, [r7, #196]	; 0xc4
 8002606:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800260a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800260e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002612:	d507      	bpl.n	8002624 <StartDistanceSensor+0x1a4>
			  delta_a_tmp *= 1.5;
 8002614:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8002618:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800261c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002620:	edc7 7a30 	vstr	s15, [r7, #192]	; 0xc0

		  // Robot angular position (yaw) variation (inversely proportional to distance with sign that
		  // depends on servo degree position)
		  if( deg_array[j] > deg_eq )
 8002624:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800262e:	4413      	add	r3, r2
 8002630:	3bac      	subs	r3, #172	; 0xac
 8002632:	edd3 7a00 	vldr	s15, [r3]
 8002636:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800263a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800263e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002642:	d51d      	bpl.n	8002680 <StartDistanceSensor+0x200>
			  delta_th_tmp= -0.48/distance*0.9;//*1.5;
 8002644:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8002648:	f7fd ff9e 	bl	8000588 <__aeabi_f2d>
 800264c:	4602      	mov	r2, r0
 800264e:	460b      	mov	r3, r1
 8002650:	a15b      	add	r1, pc, #364	; (adr r1, 80027c0 <StartDistanceSensor+0x340>)
 8002652:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002656:	f7fe f919 	bl	800088c <__aeabi_ddiv>
 800265a:	4602      	mov	r2, r0
 800265c:	460b      	mov	r3, r1
 800265e:	4610      	mov	r0, r2
 8002660:	4619      	mov	r1, r3
 8002662:	a359      	add	r3, pc, #356	; (adr r3, 80027c8 <StartDistanceSensor+0x348>)
 8002664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002668:	f7fd ffe6 	bl	8000638 <__aeabi_dmul>
 800266c:	4602      	mov	r2, r0
 800266e:	460b      	mov	r3, r1
 8002670:	4610      	mov	r0, r2
 8002672:	4619      	mov	r1, r3
 8002674:	f7fe fad8 	bl	8000c28 <__aeabi_d2f>
 8002678:	4603      	mov	r3, r0
 800267a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800267e:	e01c      	b.n	80026ba <StartDistanceSensor+0x23a>
		  else
			  delta_th_tmp=  0.48/distance*0.9;//*1.5;
 8002680:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8002684:	f7fd ff80 	bl	8000588 <__aeabi_f2d>
 8002688:	4602      	mov	r2, r0
 800268a:	460b      	mov	r3, r1
 800268c:	a150      	add	r1, pc, #320	; (adr r1, 80027d0 <StartDistanceSensor+0x350>)
 800268e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002692:	f7fe f8fb 	bl	800088c <__aeabi_ddiv>
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	4610      	mov	r0, r2
 800269c:	4619      	mov	r1, r3
 800269e:	a34a      	add	r3, pc, #296	; (adr r3, 80027c8 <StartDistanceSensor+0x348>)
 80026a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a4:	f7fd ffc8 	bl	8000638 <__aeabi_dmul>
 80026a8:	4602      	mov	r2, r0
 80026aa:	460b      	mov	r3, r1
 80026ac:	4610      	mov	r0, r2
 80026ae:	4619      	mov	r1, r3
 80026b0:	f7fe faba 	bl	8000c28 <__aeabi_d2f>
 80026b4:	4603      	mov	r3, r0
 80026b6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc


		  // Enroll angular variations
		  if( delta_th_tmp > delta_th_max )
 80026ba:	edd7 7a05 	vldr	s15, [r7, #20]
 80026be:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 80026c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ca:	dd03      	ble.n	80026d4 <StartDistanceSensor+0x254>
			  delta_th_tmp= delta_th_max;
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80026d2:	e010      	b.n	80026f6 <StartDistanceSensor+0x276>
		  else
		  if( delta_th_tmp < -delta_th_max )
 80026d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80026d8:	eef1 7a67 	vneg.f32	s15, s15
 80026dc:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 80026e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026e8:	d505      	bpl.n	80026f6 <StartDistanceSensor+0x276>
			  delta_th_tmp= -delta_th_max;
 80026ea:	edd7 7a05 	vldr	s15, [r7, #20]
 80026ee:	eef1 7a67 	vneg.f32	s15, s15
 80026f2:	edc7 7a2f 	vstr	s15, [r7, #188]	; 0xbc

		  if( delta_th_tmp < 0.01 && delta_th_tmp > -0.01 )
 80026f6:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 80026fa:	f7fd ff45 	bl	8000588 <__aeabi_f2d>
 80026fe:	a336      	add	r3, pc, #216	; (adr r3, 80027d8 <StartDistanceSensor+0x358>)
 8002700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002704:	f7fe fa0a 	bl	8000b1c <__aeabi_dcmplt>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d00f      	beq.n	800272e <StartDistanceSensor+0x2ae>
 800270e:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8002712:	f7fd ff39 	bl	8000588 <__aeabi_f2d>
 8002716:	a332      	add	r3, pc, #200	; (adr r3, 80027e0 <StartDistanceSensor+0x360>)
 8002718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800271c:	f7fe fa1c 	bl	8000b58 <__aeabi_dcmpgt>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d003      	beq.n	800272e <StartDistanceSensor+0x2ae>
			  delta_th_tmp= 0;
 8002726:	f04f 0300 	mov.w	r3, #0
 800272a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		  // Enroll position variationstype filter text
		  if ( delta_a_tmp > delta_a_max)
 800272e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002732:	ed97 7a30 	vldr	s14, [r7, #192]	; 0xc0
 8002736:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800273a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800273e:	dd02      	ble.n	8002746 <StartDistanceSensor+0x2c6>
			  delta_a_tmp= delta_a_max;
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0

		  if ( delta_a_tmp < -delta_a_max)
 8002746:	edd7 7a06 	vldr	s15, [r7, #24]
 800274a:	eef1 7a67 	vneg.f32	s15, s15
 800274e:	ed97 7a30 	vldr	s14, [r7, #192]	; 0xc0
 8002752:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800275a:	d505      	bpl.n	8002768 <StartDistanceSensor+0x2e8>
			  delta_a_tmp= -delta_a_max;
 800275c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002760:	eef1 7a67 	vneg.f32	s15, s15
 8002764:	edc7 7a30 	vstr	s15, [r7, #192]	; 0xc0

		  // If distance is above a fixed threshold use the generated trajectory variation
		  if( distance > distance_threshold ){
 8002768:	ed97 7a31 	vldr	s14, [r7, #196]	; 0xc4
 800276c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002770:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002778:	dd52      	ble.n	8002820 <StartDistanceSensor+0x3a0>

			  k= 0;
 800277a:	2300      	movs	r3, #0
 800277c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

			  // Tracking error control enabling
			  tracking_error_flag= true;
 8002780:	4b22      	ldr	r3, [pc, #136]	; (800280c <StartDistanceSensor+0x38c>)
 8002782:	2201      	movs	r2, #1
 8002784:	701a      	strb	r2, [r3, #0]

		  	  // Smoothing measure using a Moving Average Filter

		  	  MAF_Update(&hfilter_a, delta_a_tmp);
 8002786:	ed97 0a30 	vldr	s0, [r7, #192]	; 0xc0
 800278a:	4821      	ldr	r0, [pc, #132]	; (8002810 <StartDistanceSensor+0x390>)
 800278c:	f002 fd07 	bl	800519e <MAF_Update>
		  	  delta_a= __MAF_GET_VAL(&hfilter_a);
 8002790:	4b1f      	ldr	r3, [pc, #124]	; (8002810 <StartDistanceSensor+0x390>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	4a1f      	ldr	r2, [pc, #124]	; (8002814 <StartDistanceSensor+0x394>)
 8002796:	6013      	str	r3, [r2, #0]

		  	  MAF_Update(&hfilter_th, delta_th_tmp);
 8002798:	ed97 0a2f 	vldr	s0, [r7, #188]	; 0xbc
 800279c:	481e      	ldr	r0, [pc, #120]	; (8002818 <StartDistanceSensor+0x398>)
 800279e:	f002 fcfe 	bl	800519e <MAF_Update>
		  	  delta_th= __MAF_GET_VAL(&hfilter_th);
 80027a2:	4b1d      	ldr	r3, [pc, #116]	; (8002818 <StartDistanceSensor+0x398>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	4a1d      	ldr	r2, [pc, #116]	; (800281c <StartDistanceSensor+0x39c>)
 80027a8:	6013      	str	r3, [r2, #0]
 80027aa:	e09e      	b.n	80028ea <StartDistanceSensor+0x46a>
 80027ac:	f3af 8000 	nop.w
 80027b0:	33333333 	.word	0x33333333
 80027b4:	3fe33333 	.word	0x3fe33333
 80027b8:	88e368f1 	.word	0x88e368f1
 80027bc:	3ee4f8b5 	.word	0x3ee4f8b5
 80027c0:	eb851eb8 	.word	0xeb851eb8
 80027c4:	bfdeb851 	.word	0xbfdeb851
 80027c8:	cccccccd 	.word	0xcccccccd
 80027cc:	3feccccc 	.word	0x3feccccc
 80027d0:	eb851eb8 	.word	0xeb851eb8
 80027d4:	3fdeb851 	.word	0x3fdeb851
 80027d8:	47ae147b 	.word	0x47ae147b
 80027dc:	3f847ae1 	.word	0x3f847ae1
 80027e0:	47ae147b 	.word	0x47ae147b
 80027e4:	bf847ae1 	.word	0xbf847ae1
 80027e8:	42a40000 	.word	0x42a40000
 80027ec:	08014338 	.word	0x08014338
 80027f0:	41700000 	.word	0x41700000
 80027f4:	43480000 	.word	0x43480000
 80027f8:	40400000 	.word	0x40400000
 80027fc:	20007048 	.word	0x20007048
 8002800:	20005c14 	.word	0x20005c14
 8002804:	20005ee8 	.word	0x20005ee8
 8002808:	20004b34 	.word	0x20004b34
 800280c:	20000000 	.word	0x20000000
 8002810:	2000733c 	.word	0x2000733c
 8002814:	20000208 	.word	0x20000208
 8002818:	20005dfc 	.word	0x20005dfc
 800281c:	2000020c 	.word	0x2000020c

	  	  }
		  // Otherwise, if distance is below a fixed threshold freeze servo in that position and move 'way from obstacle
	  	  else{
	  		  // This do freeze servo
	  		  j--;
 8002820:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002824:	3b01      	subs	r3, #1
 8002826:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
			  if( ++k > 1 || IR_val <= 0.5 ){
 800282a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800282e:	3301      	adds	r3, #1
 8002830:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002834:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002838:	2b01      	cmp	r3, #1
 800283a:	dc08      	bgt.n	800284e <StartDistanceSensor+0x3ce>
 800283c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002840:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002844:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800284c:	d84d      	bhi.n	80028ea <StartDistanceSensor+0x46a>

				  // Following error control disabling (it doesn't need to follow the trajectory perfectly, it just
				  // need to move away from a really near obstacle)
				  tracking_error_flag= false;
 800284e:	4b44      	ldr	r3, [pc, #272]	; (8002960 <StartDistanceSensor+0x4e0>)
 8002850:	2200      	movs	r2, #0
 8002852:	701a      	strb	r2, [r3, #0]

				  /* Avoiding the use of filtered values to have a fast response near an obstacle. Anyway,
					 keep  update filters just to not have discontinuities after this exception ends.       */

				  // Force a minimum Delta_a value, otherwise, near threshold, sometimes robot stand still
				  delta_a=  (delta_a_tmp - delta_a_max*0.1)*1;
 8002854:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8002858:	f7fd fe96 	bl	8000588 <__aeabi_f2d>
 800285c:	4604      	mov	r4, r0
 800285e:	460d      	mov	r5, r1
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	4618      	mov	r0, r3
 8002864:	f7fd fe90 	bl	8000588 <__aeabi_f2d>
 8002868:	a33b      	add	r3, pc, #236	; (adr r3, 8002958 <StartDistanceSensor+0x4d8>)
 800286a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800286e:	f7fd fee3 	bl	8000638 <__aeabi_dmul>
 8002872:	4602      	mov	r2, r0
 8002874:	460b      	mov	r3, r1
 8002876:	4620      	mov	r0, r4
 8002878:	4629      	mov	r1, r5
 800287a:	f7fd fd25 	bl	80002c8 <__aeabi_dsub>
 800287e:	4602      	mov	r2, r0
 8002880:	460b      	mov	r3, r1
 8002882:	4610      	mov	r0, r2
 8002884:	4619      	mov	r1, r3
 8002886:	f7fe f9cf 	bl	8000c28 <__aeabi_d2f>
 800288a:	4603      	mov	r3, r0
 800288c:	4a35      	ldr	r2, [pc, #212]	; (8002964 <StartDistanceSensor+0x4e4>)
 800288e:	6013      	str	r3, [r2, #0]

				  if( delta_a > 0)
 8002890:	4b34      	ldr	r3, [pc, #208]	; (8002964 <StartDistanceSensor+0x4e4>)
 8002892:	edd3 7a00 	vldr	s15, [r3]
 8002896:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800289a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800289e:	dd07      	ble.n	80028b0 <StartDistanceSensor+0x430>
				  	  delta_a= -delta_a;
 80028a0:	4b30      	ldr	r3, [pc, #192]	; (8002964 <StartDistanceSensor+0x4e4>)
 80028a2:	edd3 7a00 	vldr	s15, [r3]
 80028a6:	eef1 7a67 	vneg.f32	s15, s15
 80028aa:	4b2e      	ldr	r3, [pc, #184]	; (8002964 <StartDistanceSensor+0x4e4>)
 80028ac:	edc3 7a00 	vstr	s15, [r3]

				  // Set current Delta_theta angle
				  delta_th= delta_th_tmp;
 80028b0:	4a2d      	ldr	r2, [pc, #180]	; (8002968 <StartDistanceSensor+0x4e8>)
 80028b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80028b6:	6013      	str	r3, [r2, #0]

				  // Filters updates
				  MAF_Update(&hfilter_a,  delta_a_tmp);
 80028b8:	ed97 0a30 	vldr	s0, [r7, #192]	; 0xc0
 80028bc:	482b      	ldr	r0, [pc, #172]	; (800296c <StartDistanceSensor+0x4ec>)
 80028be:	f002 fc6e 	bl	800519e <MAF_Update>
				  //delta_a= __MAF_GET_VAL(&hfilter_a);
				  MAF_Update(&hfilter_th, delta_th_tmp);
 80028c2:	ed97 0a2f 	vldr	s0, [r7, #188]	; 0xbc
 80028c6:	482a      	ldr	r0, [pc, #168]	; (8002970 <StartDistanceSensor+0x4f0>)
 80028c8:	f002 fc69 	bl	800519e <MAF_Update>
				  //delta_th= __MAF_GET_VAL(&hfilter_th);

				  // Freeze servo just for a fixed time
				  if( k++ > 30 ){
 80028cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80028d0:	1c5a      	adds	r2, r3, #1
 80028d2:	f8c7 20b8 	str.w	r2, [r7, #184]	; 0xb8
 80028d6:	2b1e      	cmp	r3, #30
 80028d8:	dd07      	ble.n	80028ea <StartDistanceSensor+0x46a>
					  k= 0;
 80028da:	2300      	movs	r3, #0
 80028dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
					  j++;
 80028e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80028e4:	3301      	adds	r3, #1
 80028e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					  //delta_a_tmp= -delta_a_tmp;
				  }
			  }
	  	  }

		  if( distance > distance_threshold && distance < distance_threshold*4){
 80028ea:	ed97 7a31 	vldr	s14, [r7, #196]	; 0xc4
 80028ee:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80028f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028fa:	dd20      	ble.n	800293e <StartDistanceSensor+0x4be>
 80028fc:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002900:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002904:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002908:	ed97 7a31 	vldr	s14, [r7, #196]	; 0xc4
 800290c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002914:	d513      	bpl.n	800293e <StartDistanceSensor+0x4be>
			  j--;
 8002916:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800291a:	3b01      	subs	r3, #1
 800291c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
			  if( k2++ > 10 ){
 8002920:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002924:	1c5a      	adds	r2, r3, #1
 8002926:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800292a:	2b0a      	cmp	r3, #10
 800292c:	dd07      	ble.n	800293e <StartDistanceSensor+0x4be>
				  k2= 0;
 800292e:	2300      	movs	r3, #0
 8002930:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				  j++;
 8002934:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002938:	3301      	adds	r3, #1
 800293a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	  for(int j=0; j<n; j++){
 800293e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002942:	3301      	adds	r3, #1
 8002944:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002948:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800294c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002950:	429a      	cmp	r2, r3
 8002952:	f6ff adfd 	blt.w	8002550 <StartDistanceSensor+0xd0>
 8002956:	e5f7      	b.n	8002548 <StartDistanceSensor+0xc8>
 8002958:	9999999a 	.word	0x9999999a
 800295c:	3fb99999 	.word	0x3fb99999
 8002960:	20000000 	.word	0x20000000
 8002964:	20000208 	.word	0x20000208
 8002968:	2000020c 	.word	0x2000020c
 800296c:	2000733c 	.word	0x2000733c
 8002970:	20005dfc 	.word	0x20005dfc

08002974 <StartInfraredSensor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartInfraredSensor */
void StartInfraredSensor(void *argument)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartInfraredSensor */
  /* Infinite loop */

	int sens=0, k=0;
 800297c:	2300      	movs	r3, #0
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	2300      	movs	r3, #0
 8002982:	60bb      	str	r3, [r7, #8]
	(void) k;

	for(;;){

		sens= HAL_GPIO_ReadPin(INFRARED_SENSOR_GPIO_Port, INFRARED_SENSOR_Pin);
 8002984:	2180      	movs	r1, #128	; 0x80
 8002986:	4809      	ldr	r0, [pc, #36]	; (80029ac <StartInfraredSensor+0x38>)
 8002988:	f004 fa8c 	bl	8006ea4 <HAL_GPIO_ReadPin>
 800298c:	4603      	mov	r3, r0
 800298e:	60fb      	str	r3, [r7, #12]

		MAF_Update(&hfilter_infrared, sens);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	ee07 3a90 	vmov	s15, r3
 8002996:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800299a:	eeb0 0a67 	vmov.f32	s0, s15
 800299e:	4804      	ldr	r0, [pc, #16]	; (80029b0 <StartInfraredSensor+0x3c>)
 80029a0:	f002 fbfd 	bl	800519e <MAF_Update>

		osDelay(1);
 80029a4:	2001      	movs	r0, #1
 80029a6:	f008 fafb 	bl	800afa0 <osDelay>
		sens= HAL_GPIO_ReadPin(INFRARED_SENSOR_GPIO_Port, INFRARED_SENSOR_Pin);
 80029aa:	e7eb      	b.n	8002984 <StartInfraredSensor+0x10>
 80029ac:	40020800 	.word	0x40020800
 80029b0:	20004b34 	.word	0x20004b34

080029b4 <SerialCommunication>:
* @retval None
*/

/* USER CODE END Header_SerialCommunication */
void SerialCommunication(void *argument)
{
 80029b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029b8:	b0c6      	sub	sp, #280	; 0x118
 80029ba:	af1a      	add	r7, sp, #104	; 0x68
 80029bc:	6578      	str	r0, [r7, #84]	; 0x54
  /* USER CODE BEGIN SerialCommunication */

  uint32_t curr_sample_cnt= 0, prev_sample_cnt= 0;
 80029be:	2300      	movs	r3, #0
 80029c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80029c4:	2300      	movs	r3, #0
 80029c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  DIFFDRIVE_HISTORY_TypeDef* tmphist= &(hdiffdrive.history);
 80029ca:	4b66      	ldr	r3, [pc, #408]	; (8002b64 <SerialCommunication+0x1b0>)
 80029cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

  /* Infinite loop */
  for(;;)
  {

	  if( (curr_sample_cnt= tmphist->sample_cnt) != prev_sample_cnt ){
 80029d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80029da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80029de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029e2:	429a      	cmp	r2, r3
 80029e4:	f000 80b9 	beq.w	8002b5a <SerialCommunication+0x1a6>

		  // Update variable
		  prev_sample_cnt= curr_sample_cnt;
 80029e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80029ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

		  // Get one state sample from history
		  //DIFFDRIVE_HISTORY_Get_Sample(&state_measure, &state_target);

		  // Get state samples from history
		  state_measure= tmphist->state_measure[tmphist->index];
 80029f0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80029f4:	6959      	ldr	r1, [r3, #20]
 80029f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80029fa:	68da      	ldr	r2, [r3, #12]
 80029fc:	4613      	mov	r3, r2
 80029fe:	00db      	lsls	r3, r3, #3
 8002a00:	4413      	add	r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	440b      	add	r3, r1
 8002a06:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 8002a0a:	461d      	mov	r5, r3
 8002a0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a14:	682b      	ldr	r3, [r5, #0]
 8002a16:	6023      	str	r3, [r4, #0]
		  state_target=  tmphist->state_target [tmphist->index];
 8002a18:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a1c:	6919      	ldr	r1, [r3, #16]
 8002a1e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a22:	68da      	ldr	r2, [r3, #12]
 8002a24:	4613      	mov	r3, r2
 8002a26:	00db      	lsls	r3, r3, #3
 8002a28:	4413      	add	r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	440b      	add	r3, r1
 8002a2e:	f107 0480 	add.w	r4, r7, #128	; 0x80
 8002a32:	461d      	mov	r5, r3
 8002a34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a3c:	682b      	ldr	r3, [r5, #0]
 8002a3e:	6023      	str	r3, [r4, #0]

		  // Send values to serial connected to ESP WiFi module
		  DATASTREAM_RTOS_SendValue(
				  stream_on_matlab_new, 14,
				  state_measure.input[left], state_measure.input[right],
 8002a40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
		  DATASTREAM_RTOS_SendValue(
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7fd fda0 	bl	8000588 <__aeabi_f2d>
 8002a48:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
				  state_measure.input[left], state_measure.input[right],
 8002a4c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
		  DATASTREAM_RTOS_SendValue(
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7fd fd9a 	bl	8000588 <__aeabi_f2d>
 8002a54:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
				  state_target .input[left], state_target .input[right],
 8002a58:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
		  DATASTREAM_RTOS_SendValue(
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7fd fd93 	bl	8000588 <__aeabi_f2d>
 8002a62:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
				  state_target .input[left], state_target .input[right],
 8002a66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
		  DATASTREAM_RTOS_SendValue(
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7fd fd8c 	bl	8000588 <__aeabi_f2d>
 8002a70:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
				  state_measure.wheel[left], state_measure.wheel[right],
 8002a74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
		  DATASTREAM_RTOS_SendValue(
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7fd fd86 	bl	8000588 <__aeabi_f2d>
 8002a7c:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
				  state_measure.wheel[left], state_measure.wheel[right],
 8002a80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
		  DATASTREAM_RTOS_SendValue(
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7fd fd80 	bl	8000588 <__aeabi_f2d>
 8002a88:	e9c7 0108 	strd	r0, r1, [r7, #32]
				  state_target .wheel[left], state_target .wheel[right],
 8002a8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
		  DATASTREAM_RTOS_SendValue(
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7fd fd79 	bl	8000588 <__aeabi_f2d>
 8002a96:	e9c7 0106 	strd	r0, r1, [r7, #24]
				  state_target .wheel[left], state_target .wheel[right],
 8002a9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
		  DATASTREAM_RTOS_SendValue(
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7fd fd72 	bl	8000588 <__aeabi_f2d>
 8002aa4:	e9c7 0104 	strd	r0, r1, [r7, #16]
				  state_measure.pose.x_a,    state_measure.pose.y_a,
 8002aa8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
		  DATASTREAM_RTOS_SendValue(
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7fd fd6c 	bl	8000588 <__aeabi_f2d>
 8002ab0:	e9c7 0102 	strd	r0, r1, [r7, #8]
				  state_measure.pose.x_a,    state_measure.pose.y_a,
 8002ab4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
		  DATASTREAM_RTOS_SendValue(
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7fd fd66 	bl	8000588 <__aeabi_f2d>
 8002abc:	e9c7 0100 	strd	r0, r1, [r7]
				  state_measure.pose.theta,
 8002ac0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
		  DATASTREAM_RTOS_SendValue(
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7fd fd60 	bl	8000588 <__aeabi_f2d>
 8002ac8:	4682      	mov	sl, r0
 8002aca:	468b      	mov	fp, r1
				  state_target .pose.x_a,    state_target.pose.y_a,
 8002acc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
		  DATASTREAM_RTOS_SendValue(
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7fd fd59 	bl	8000588 <__aeabi_f2d>
 8002ad6:	4680      	mov	r8, r0
 8002ad8:	4689      	mov	r9, r1
				  state_target .pose.x_a,    state_target.pose.y_a,
 8002ada:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
		  DATASTREAM_RTOS_SendValue(
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f7fd fd52 	bl	8000588 <__aeabi_f2d>
 8002ae4:	4604      	mov	r4, r0
 8002ae6:	460d      	mov	r5, r1
				  state_target .pose.theta
 8002ae8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
		  DATASTREAM_RTOS_SendValue(
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7fd fd4b 	bl	8000588 <__aeabi_f2d>
 8002af2:	4602      	mov	r2, r0
 8002af4:	460b      	mov	r3, r1
 8002af6:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 8002afa:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
 8002afe:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8002b02:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 8002b06:	ed97 7b00 	vldr	d7, [r7]
 8002b0a:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8002b0e:	ed97 7b02 	vldr	d7, [r7, #8]
 8002b12:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8002b16:	ed97 7b04 	vldr	d7, [r7, #16]
 8002b1a:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8002b1e:	ed97 7b06 	vldr	d7, [r7, #24]
 8002b22:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8002b26:	ed97 7b08 	vldr	d7, [r7, #32]
 8002b2a:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002b2e:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8002b32:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002b36:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8002b3a:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002b3e:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8002b42:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002b46:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 8002b4a:	ed8d 7b00 	vstr	d7, [sp]
 8002b4e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002b52:	210e      	movs	r1, #14
 8002b54:	2002      	movs	r0, #2
 8002b56:	f000 fbb3 	bl	80032c0 <DATASTREAM_RTOS_SendValue>
		  );
	  }

	  osDelay(20);
 8002b5a:	2014      	movs	r0, #20
 8002b5c:	f008 fa20 	bl	800afa0 <osDelay>
	  if( (curr_sample_cnt= tmphist->sample_cnt) != prev_sample_cnt ){
 8002b60:	e736      	b.n	80029d0 <SerialCommunication+0x1c>
 8002b62:	bf00      	nop
 8002b64:	20007270 	.word	0x20007270

08002b68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a04      	ldr	r2, [pc, #16]	; (8002b88 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d101      	bne.n	8002b7e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002b7a:	f003 fad7 	bl	800612c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	40001000 	.word	0x40001000

08002b8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b90:	b672      	cpsid	i
}
 8002b92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b94:	e7fe      	b.n	8002b94 <Error_Handler+0x8>
	...

08002b98 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	607b      	str	r3, [r7, #4]
 8002ba2:	4b12      	ldr	r3, [pc, #72]	; (8002bec <HAL_MspInit+0x54>)
 8002ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba6:	4a11      	ldr	r2, [pc, #68]	; (8002bec <HAL_MspInit+0x54>)
 8002ba8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bac:	6453      	str	r3, [r2, #68]	; 0x44
 8002bae:	4b0f      	ldr	r3, [pc, #60]	; (8002bec <HAL_MspInit+0x54>)
 8002bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bb6:	607b      	str	r3, [r7, #4]
 8002bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bba:	2300      	movs	r3, #0
 8002bbc:	603b      	str	r3, [r7, #0]
 8002bbe:	4b0b      	ldr	r3, [pc, #44]	; (8002bec <HAL_MspInit+0x54>)
 8002bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc2:	4a0a      	ldr	r2, [pc, #40]	; (8002bec <HAL_MspInit+0x54>)
 8002bc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bc8:	6413      	str	r3, [r2, #64]	; 0x40
 8002bca:	4b08      	ldr	r3, [pc, #32]	; (8002bec <HAL_MspInit+0x54>)
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd2:	603b      	str	r3, [r7, #0]
 8002bd4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	210f      	movs	r1, #15
 8002bda:	f06f 0001 	mvn.w	r0, #1
 8002bde:	f003 fba1 	bl	8006324 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002be2:	bf00      	nop
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	40023800 	.word	0x40023800

08002bf0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b08e      	sub	sp, #56	; 0x38
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]
 8002c00:	605a      	str	r2, [r3, #4]
 8002c02:	609a      	str	r2, [r3, #8]
 8002c04:	60da      	str	r2, [r3, #12]
 8002c06:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a4d      	ldr	r2, [pc, #308]	; (8002d44 <HAL_TIM_Base_MspInit+0x154>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d10e      	bne.n	8002c30 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c12:	2300      	movs	r3, #0
 8002c14:	623b      	str	r3, [r7, #32]
 8002c16:	4b4c      	ldr	r3, [pc, #304]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1a:	4a4b      	ldr	r2, [pc, #300]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002c1c:	f043 0301 	orr.w	r3, r3, #1
 8002c20:	6453      	str	r3, [r2, #68]	; 0x44
 8002c22:	4b49      	ldr	r3, [pc, #292]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	623b      	str	r3, [r7, #32]
 8002c2c:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8002c2e:	e085      	b.n	8002d3c <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM3)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a45      	ldr	r2, [pc, #276]	; (8002d4c <HAL_TIM_Base_MspInit+0x15c>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d116      	bne.n	8002c68 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	61fb      	str	r3, [r7, #28]
 8002c3e:	4b42      	ldr	r3, [pc, #264]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c42:	4a41      	ldr	r2, [pc, #260]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002c44:	f043 0302 	orr.w	r3, r3, #2
 8002c48:	6413      	str	r3, [r2, #64]	; 0x40
 8002c4a:	4b3f      	ldr	r3, [pc, #252]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	61fb      	str	r3, [r7, #28]
 8002c54:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002c56:	2200      	movs	r2, #0
 8002c58:	2105      	movs	r1, #5
 8002c5a:	201d      	movs	r0, #29
 8002c5c:	f003 fb62 	bl	8006324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002c60:	201d      	movs	r0, #29
 8002c62:	f003 fb7b 	bl	800635c <HAL_NVIC_EnableIRQ>
}
 8002c66:	e069      	b.n	8002d3c <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM7)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a38      	ldr	r2, [pc, #224]	; (8002d50 <HAL_TIM_Base_MspInit+0x160>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d10e      	bne.n	8002c90 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002c72:	2300      	movs	r3, #0
 8002c74:	61bb      	str	r3, [r7, #24]
 8002c76:	4b34      	ldr	r3, [pc, #208]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	4a33      	ldr	r2, [pc, #204]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002c7c:	f043 0320 	orr.w	r3, r3, #32
 8002c80:	6413      	str	r3, [r2, #64]	; 0x40
 8002c82:	4b31      	ldr	r3, [pc, #196]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c86:	f003 0320 	and.w	r3, r3, #32
 8002c8a:	61bb      	str	r3, [r7, #24]
 8002c8c:	69bb      	ldr	r3, [r7, #24]
}
 8002c8e:	e055      	b.n	8002d3c <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM8)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a2f      	ldr	r2, [pc, #188]	; (8002d54 <HAL_TIM_Base_MspInit+0x164>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d116      	bne.n	8002cc8 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	617b      	str	r3, [r7, #20]
 8002c9e:	4b2a      	ldr	r3, [pc, #168]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca2:	4a29      	ldr	r2, [pc, #164]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002ca4:	f043 0302 	orr.w	r3, r3, #2
 8002ca8:	6453      	str	r3, [r2, #68]	; 0x44
 8002caa:	4b27      	ldr	r3, [pc, #156]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	617b      	str	r3, [r7, #20]
 8002cb4:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	2105      	movs	r1, #5
 8002cba:	202b      	movs	r0, #43	; 0x2b
 8002cbc:	f003 fb32 	bl	8006324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002cc0:	202b      	movs	r0, #43	; 0x2b
 8002cc2:	f003 fb4b 	bl	800635c <HAL_NVIC_EnableIRQ>
}
 8002cc6:	e039      	b.n	8002d3c <HAL_TIM_Base_MspInit+0x14c>
  else if(htim_base->Instance==TIM12)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a22      	ldr	r2, [pc, #136]	; (8002d58 <HAL_TIM_Base_MspInit+0x168>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d134      	bne.n	8002d3c <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	613b      	str	r3, [r7, #16]
 8002cd6:	4b1c      	ldr	r3, [pc, #112]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cda:	4a1b      	ldr	r2, [pc, #108]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002cdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ce0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ce2:	4b19      	ldr	r3, [pc, #100]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cea:	613b      	str	r3, [r7, #16]
 8002cec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cee:	2300      	movs	r3, #0
 8002cf0:	60fb      	str	r3, [r7, #12]
 8002cf2:	4b15      	ldr	r3, [pc, #84]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf6:	4a14      	ldr	r2, [pc, #80]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002cf8:	f043 0302 	orr.w	r3, r3, #2
 8002cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8002cfe:	4b12      	ldr	r3, [pc, #72]	; (8002d48 <HAL_TIM_Base_MspInit+0x158>)
 8002d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	60fb      	str	r3, [r7, #12]
 8002d08:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ULTRASONIC_ECHO_Pin;
 8002d0a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d10:	2302      	movs	r3, #2
 8002d12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d14:	2300      	movs	r3, #0
 8002d16:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002d1c:	2309      	movs	r3, #9
 8002d1e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ULTRASONIC_ECHO_GPIO_Port, &GPIO_InitStruct);
 8002d20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d24:	4619      	mov	r1, r3
 8002d26:	480d      	ldr	r0, [pc, #52]	; (8002d5c <HAL_TIM_Base_MspInit+0x16c>)
 8002d28:	f003 ff28 	bl	8006b7c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	2105      	movs	r1, #5
 8002d30:	202b      	movs	r0, #43	; 0x2b
 8002d32:	f003 faf7 	bl	8006324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002d36:	202b      	movs	r0, #43	; 0x2b
 8002d38:	f003 fb10 	bl	800635c <HAL_NVIC_EnableIRQ>
}
 8002d3c:	bf00      	nop
 8002d3e:	3738      	adds	r7, #56	; 0x38
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40010000 	.word	0x40010000
 8002d48:	40023800 	.word	0x40023800
 8002d4c:	40000400 	.word	0x40000400
 8002d50:	40001400 	.word	0x40001400
 8002d54:	40010400 	.word	0x40010400
 8002d58:	40001800 	.word	0x40001800
 8002d5c:	40020400 	.word	0x40020400

08002d60 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b08c      	sub	sp, #48	; 0x30
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d68:	f107 031c 	add.w	r3, r7, #28
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]
 8002d70:	605a      	str	r2, [r3, #4]
 8002d72:	609a      	str	r2, [r3, #8]
 8002d74:	60da      	str	r2, [r3, #12]
 8002d76:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d80:	d12d      	bne.n	8002dde <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d82:	2300      	movs	r3, #0
 8002d84:	61bb      	str	r3, [r7, #24]
 8002d86:	4b30      	ldr	r3, [pc, #192]	; (8002e48 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8a:	4a2f      	ldr	r2, [pc, #188]	; (8002e48 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002d8c:	f043 0301 	orr.w	r3, r3, #1
 8002d90:	6413      	str	r3, [r2, #64]	; 0x40
 8002d92:	4b2d      	ldr	r3, [pc, #180]	; (8002e48 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	61bb      	str	r3, [r7, #24]
 8002d9c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d9e:	2300      	movs	r3, #0
 8002da0:	617b      	str	r3, [r7, #20]
 8002da2:	4b29      	ldr	r3, [pc, #164]	; (8002e48 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da6:	4a28      	ldr	r2, [pc, #160]	; (8002e48 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002da8:	f043 0302 	orr.w	r3, r3, #2
 8002dac:	6313      	str	r3, [r2, #48]	; 0x30
 8002dae:	4b26      	ldr	r3, [pc, #152]	; (8002e48 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	617b      	str	r3, [r7, #20]
 8002db8:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PB8     ------> TIM2_CH1
    PB9     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_LEFT_A_Pin|ENCODER_LEFT_B_Pin;
 8002dba:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002dbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dd0:	f107 031c 	add.w	r3, r7, #28
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	481d      	ldr	r0, [pc, #116]	; (8002e4c <HAL_TIM_Encoder_MspInit+0xec>)
 8002dd8:	f003 fed0 	bl	8006b7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002ddc:	e030      	b.n	8002e40 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM5)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a1b      	ldr	r2, [pc, #108]	; (8002e50 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d12b      	bne.n	8002e40 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002de8:	2300      	movs	r3, #0
 8002dea:	613b      	str	r3, [r7, #16]
 8002dec:	4b16      	ldr	r3, [pc, #88]	; (8002e48 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df0:	4a15      	ldr	r2, [pc, #84]	; (8002e48 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002df2:	f043 0308 	orr.w	r3, r3, #8
 8002df6:	6413      	str	r3, [r2, #64]	; 0x40
 8002df8:	4b13      	ldr	r3, [pc, #76]	; (8002e48 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfc:	f003 0308 	and.w	r3, r3, #8
 8002e00:	613b      	str	r3, [r7, #16]
 8002e02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e04:	2300      	movs	r3, #0
 8002e06:	60fb      	str	r3, [r7, #12]
 8002e08:	4b0f      	ldr	r3, [pc, #60]	; (8002e48 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0c:	4a0e      	ldr	r2, [pc, #56]	; (8002e48 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002e0e:	f043 0301 	orr.w	r3, r3, #1
 8002e12:	6313      	str	r3, [r2, #48]	; 0x30
 8002e14:	4b0c      	ldr	r3, [pc, #48]	; (8002e48 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e18:	f003 0301 	and.w	r3, r3, #1
 8002e1c:	60fb      	str	r3, [r7, #12]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER_RIGHT_B_Pin|ENCODER_RIGHT_A_Pin;
 8002e20:	2303      	movs	r3, #3
 8002e22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e24:	2302      	movs	r3, #2
 8002e26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002e30:	2302      	movs	r3, #2
 8002e32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e34:	f107 031c 	add.w	r3, r7, #28
 8002e38:	4619      	mov	r1, r3
 8002e3a:	4806      	ldr	r0, [pc, #24]	; (8002e54 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002e3c:	f003 fe9e 	bl	8006b7c <HAL_GPIO_Init>
}
 8002e40:	bf00      	nop
 8002e42:	3730      	adds	r7, #48	; 0x30
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	40020400 	.word	0x40020400
 8002e50:	40000c00 	.word	0x40000c00
 8002e54:	40020000 	.word	0x40020000

08002e58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b08a      	sub	sp, #40	; 0x28
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e60:	f107 0314 	add.w	r3, r7, #20
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	609a      	str	r2, [r3, #8]
 8002e6c:	60da      	str	r2, [r3, #12]
 8002e6e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a24      	ldr	r2, [pc, #144]	; (8002f08 <HAL_TIM_MspPostInit+0xb0>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d11f      	bne.n	8002eba <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	613b      	str	r3, [r7, #16]
 8002e7e:	4b23      	ldr	r3, [pc, #140]	; (8002f0c <HAL_TIM_MspPostInit+0xb4>)
 8002e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e82:	4a22      	ldr	r2, [pc, #136]	; (8002f0c <HAL_TIM_MspPostInit+0xb4>)
 8002e84:	f043 0301 	orr.w	r3, r3, #1
 8002e88:	6313      	str	r3, [r2, #48]	; 0x30
 8002e8a:	4b20      	ldr	r3, [pc, #128]	; (8002f0c <HAL_TIM_MspPostInit+0xb4>)
 8002e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	613b      	str	r3, [r7, #16]
 8002e94:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_LEFT_FORWARD_Pin|MOTOR_LEFT_BACKWARD_Pin|MOTOR_RIGHT_FORWARD_Pin|MOTOR_RIGHT_BACKWARD_Pin;
 8002e96:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002e9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eac:	f107 0314 	add.w	r3, r7, #20
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4817      	ldr	r0, [pc, #92]	; (8002f10 <HAL_TIM_MspPostInit+0xb8>)
 8002eb4:	f003 fe62 	bl	8006b7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002eb8:	e022      	b.n	8002f00 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM8)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a15      	ldr	r2, [pc, #84]	; (8002f14 <HAL_TIM_MspPostInit+0xbc>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d11d      	bne.n	8002f00 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	4b10      	ldr	r3, [pc, #64]	; (8002f0c <HAL_TIM_MspPostInit+0xb4>)
 8002eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ecc:	4a0f      	ldr	r2, [pc, #60]	; (8002f0c <HAL_TIM_MspPostInit+0xb4>)
 8002ece:	f043 0304 	orr.w	r3, r3, #4
 8002ed2:	6313      	str	r3, [r2, #48]	; 0x30
 8002ed4:	4b0d      	ldr	r3, [pc, #52]	; (8002f0c <HAL_TIM_MspPostInit+0xb4>)
 8002ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed8:	f003 0304 	and.w	r3, r3, #4
 8002edc:	60fb      	str	r3, [r7, #12]
 8002ede:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_MOTOR_Pin;
 8002ee0:	2340      	movs	r3, #64	; 0x40
 8002ee2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eec:	2300      	movs	r3, #0
 8002eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SERVO_MOTOR_GPIO_Port, &GPIO_InitStruct);
 8002ef4:	f107 0314 	add.w	r3, r7, #20
 8002ef8:	4619      	mov	r1, r3
 8002efa:	4807      	ldr	r0, [pc, #28]	; (8002f18 <HAL_TIM_MspPostInit+0xc0>)
 8002efc:	f003 fe3e 	bl	8006b7c <HAL_GPIO_Init>
}
 8002f00:	bf00      	nop
 8002f02:	3728      	adds	r7, #40	; 0x28
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	40010000 	.word	0x40010000
 8002f0c:	40023800 	.word	0x40023800
 8002f10:	40020000 	.word	0x40020000
 8002f14:	40010400 	.word	0x40010400
 8002f18:	40020800 	.word	0x40020800

08002f1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b08a      	sub	sp, #40	; 0x28
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f24:	f107 0314 	add.w	r3, r7, #20
 8002f28:	2200      	movs	r2, #0
 8002f2a:	601a      	str	r2, [r3, #0]
 8002f2c:	605a      	str	r2, [r3, #4]
 8002f2e:	609a      	str	r2, [r3, #8]
 8002f30:	60da      	str	r2, [r3, #12]
 8002f32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a44      	ldr	r2, [pc, #272]	; (800304c <HAL_UART_MspInit+0x130>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	f040 8082 	bne.w	8003044 <HAL_UART_MspInit+0x128>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f40:	2300      	movs	r3, #0
 8002f42:	613b      	str	r3, [r7, #16]
 8002f44:	4b42      	ldr	r3, [pc, #264]	; (8003050 <HAL_UART_MspInit+0x134>)
 8002f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f48:	4a41      	ldr	r2, [pc, #260]	; (8003050 <HAL_UART_MspInit+0x134>)
 8002f4a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f4e:	6413      	str	r3, [r2, #64]	; 0x40
 8002f50:	4b3f      	ldr	r3, [pc, #252]	; (8003050 <HAL_UART_MspInit+0x134>)
 8002f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f58:	613b      	str	r3, [r7, #16]
 8002f5a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	60fb      	str	r3, [r7, #12]
 8002f60:	4b3b      	ldr	r3, [pc, #236]	; (8003050 <HAL_UART_MspInit+0x134>)
 8002f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f64:	4a3a      	ldr	r2, [pc, #232]	; (8003050 <HAL_UART_MspInit+0x134>)
 8002f66:	f043 0304 	orr.w	r3, r3, #4
 8002f6a:	6313      	str	r3, [r2, #48]	; 0x30
 8002f6c:	4b38      	ldr	r3, [pc, #224]	; (8003050 <HAL_UART_MspInit+0x134>)
 8002f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f70:	f003 0304 	and.w	r3, r3, #4
 8002f74:	60fb      	str	r3, [r7, #12]
 8002f76:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f78:	2300      	movs	r3, #0
 8002f7a:	60bb      	str	r3, [r7, #8]
 8002f7c:	4b34      	ldr	r3, [pc, #208]	; (8003050 <HAL_UART_MspInit+0x134>)
 8002f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f80:	4a33      	ldr	r2, [pc, #204]	; (8003050 <HAL_UART_MspInit+0x134>)
 8002f82:	f043 0302 	orr.w	r3, r3, #2
 8002f86:	6313      	str	r3, [r2, #48]	; 0x30
 8002f88:	4b31      	ldr	r3, [pc, #196]	; (8003050 <HAL_UART_MspInit+0x134>)
 8002f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8c:	f003 0302 	and.w	r3, r3, #2
 8002f90:	60bb      	str	r3, [r7, #8]
 8002f92:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC5     ------> USART3_RX
    PB10     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002f94:	2320      	movs	r3, #32
 8002f96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f98:	2302      	movs	r3, #2
 8002f9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002fa4:	2307      	movs	r3, #7
 8002fa6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fa8:	f107 0314 	add.w	r3, r7, #20
 8002fac:	4619      	mov	r1, r3
 8002fae:	4829      	ldr	r0, [pc, #164]	; (8003054 <HAL_UART_MspInit+0x138>)
 8002fb0:	f003 fde4 	bl	8006b7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002fb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002fb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fba:	2302      	movs	r3, #2
 8002fbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002fc6:	2307      	movs	r3, #7
 8002fc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fca:	f107 0314 	add.w	r3, r7, #20
 8002fce:	4619      	mov	r1, r3
 8002fd0:	4821      	ldr	r0, [pc, #132]	; (8003058 <HAL_UART_MspInit+0x13c>)
 8002fd2:	f003 fdd3 	bl	8006b7c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8002fd6:	4b21      	ldr	r3, [pc, #132]	; (800305c <HAL_UART_MspInit+0x140>)
 8002fd8:	4a21      	ldr	r2, [pc, #132]	; (8003060 <HAL_UART_MspInit+0x144>)
 8002fda:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8002fdc:	4b1f      	ldr	r3, [pc, #124]	; (800305c <HAL_UART_MspInit+0x140>)
 8002fde:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002fe2:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fe4:	4b1d      	ldr	r3, [pc, #116]	; (800305c <HAL_UART_MspInit+0x140>)
 8002fe6:	2240      	movs	r2, #64	; 0x40
 8002fe8:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fea:	4b1c      	ldr	r3, [pc, #112]	; (800305c <HAL_UART_MspInit+0x140>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ff0:	4b1a      	ldr	r3, [pc, #104]	; (800305c <HAL_UART_MspInit+0x140>)
 8002ff2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ff6:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ff8:	4b18      	ldr	r3, [pc, #96]	; (800305c <HAL_UART_MspInit+0x140>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ffe:	4b17      	ldr	r3, [pc, #92]	; (800305c <HAL_UART_MspInit+0x140>)
 8003000:	2200      	movs	r2, #0
 8003002:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003004:	4b15      	ldr	r3, [pc, #84]	; (800305c <HAL_UART_MspInit+0x140>)
 8003006:	2200      	movs	r2, #0
 8003008:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800300a:	4b14      	ldr	r3, [pc, #80]	; (800305c <HAL_UART_MspInit+0x140>)
 800300c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003010:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003012:	4b12      	ldr	r3, [pc, #72]	; (800305c <HAL_UART_MspInit+0x140>)
 8003014:	2200      	movs	r2, #0
 8003016:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003018:	4810      	ldr	r0, [pc, #64]	; (800305c <HAL_UART_MspInit+0x140>)
 800301a:	f003 f9ad 	bl	8006378 <HAL_DMA_Init>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8003024:	f7ff fdb2 	bl	8002b8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	4a0c      	ldr	r2, [pc, #48]	; (800305c <HAL_UART_MspInit+0x140>)
 800302c:	635a      	str	r2, [r3, #52]	; 0x34
 800302e:	4a0b      	ldr	r2, [pc, #44]	; (800305c <HAL_UART_MspInit+0x140>)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003034:	2200      	movs	r2, #0
 8003036:	2105      	movs	r1, #5
 8003038:	2027      	movs	r0, #39	; 0x27
 800303a:	f003 f973 	bl	8006324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800303e:	2027      	movs	r0, #39	; 0x27
 8003040:	f003 f98c 	bl	800635c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003044:	bf00      	nop
 8003046:	3728      	adds	r7, #40	; 0x28
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	40004800 	.word	0x40004800
 8003050:	40023800 	.word	0x40023800
 8003054:	40020800 	.word	0x40020800
 8003058:	40020400 	.word	0x40020400
 800305c:	20005c34 	.word	0x20005c34
 8003060:	40026058 	.word	0x40026058

08003064 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b08c      	sub	sp, #48	; 0x30
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800306c:	2300      	movs	r3, #0
 800306e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003070:	2300      	movs	r3, #0
 8003072:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8003074:	2200      	movs	r2, #0
 8003076:	6879      	ldr	r1, [r7, #4]
 8003078:	2036      	movs	r0, #54	; 0x36
 800307a:	f003 f953 	bl	8006324 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800307e:	2036      	movs	r0, #54	; 0x36
 8003080:	f003 f96c 	bl	800635c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003084:	2300      	movs	r3, #0
 8003086:	60fb      	str	r3, [r7, #12]
 8003088:	4b1f      	ldr	r3, [pc, #124]	; (8003108 <HAL_InitTick+0xa4>)
 800308a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308c:	4a1e      	ldr	r2, [pc, #120]	; (8003108 <HAL_InitTick+0xa4>)
 800308e:	f043 0310 	orr.w	r3, r3, #16
 8003092:	6413      	str	r3, [r2, #64]	; 0x40
 8003094:	4b1c      	ldr	r3, [pc, #112]	; (8003108 <HAL_InitTick+0xa4>)
 8003096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003098:	f003 0310 	and.w	r3, r3, #16
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80030a0:	f107 0210 	add.w	r2, r7, #16
 80030a4:	f107 0314 	add.w	r3, r7, #20
 80030a8:	4611      	mov	r1, r2
 80030aa:	4618      	mov	r0, r3
 80030ac:	f004 f860 	bl	8007170 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80030b0:	f004 f836 	bl	8007120 <HAL_RCC_GetPCLK1Freq>
 80030b4:	4603      	mov	r3, r0
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80030ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030bc:	4a13      	ldr	r2, [pc, #76]	; (800310c <HAL_InitTick+0xa8>)
 80030be:	fba2 2303 	umull	r2, r3, r2, r3
 80030c2:	0c9b      	lsrs	r3, r3, #18
 80030c4:	3b01      	subs	r3, #1
 80030c6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80030c8:	4b11      	ldr	r3, [pc, #68]	; (8003110 <HAL_InitTick+0xac>)
 80030ca:	4a12      	ldr	r2, [pc, #72]	; (8003114 <HAL_InitTick+0xb0>)
 80030cc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80030ce:	4b10      	ldr	r3, [pc, #64]	; (8003110 <HAL_InitTick+0xac>)
 80030d0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80030d4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80030d6:	4a0e      	ldr	r2, [pc, #56]	; (8003110 <HAL_InitTick+0xac>)
 80030d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030da:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80030dc:	4b0c      	ldr	r3, [pc, #48]	; (8003110 <HAL_InitTick+0xac>)
 80030de:	2200      	movs	r2, #0
 80030e0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030e2:	4b0b      	ldr	r3, [pc, #44]	; (8003110 <HAL_InitTick+0xac>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80030e8:	4809      	ldr	r0, [pc, #36]	; (8003110 <HAL_InitTick+0xac>)
 80030ea:	f004 fcc3 	bl	8007a74 <HAL_TIM_Base_Init>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d104      	bne.n	80030fe <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80030f4:	4806      	ldr	r0, [pc, #24]	; (8003110 <HAL_InitTick+0xac>)
 80030f6:	f004 fda9 	bl	8007c4c <HAL_TIM_Base_Start_IT>
 80030fa:	4603      	mov	r3, r0
 80030fc:	e000      	b.n	8003100 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
}
 8003100:	4618      	mov	r0, r3
 8003102:	3730      	adds	r7, #48	; 0x30
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	40023800 	.word	0x40023800
 800310c:	431bde83 	.word	0x431bde83
 8003110:	20007354 	.word	0x20007354
 8003114:	40001000 	.word	0x40001000

08003118 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800311c:	e7fe      	b.n	800311c <NMI_Handler+0x4>
	...

08003120 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  unsigned int i=0, delay= 1e6;
 8003126:	2300      	movs	r3, #0
 8003128:	607b      	str	r3, [r7, #4]
 800312a:	4b09      	ldr	r3, [pc, #36]	; (8003150 <HardFault_Handler+0x30>)
 800312c:	603b      	str	r3, [r7, #0]
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	if( !((i++)%delay) )
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	1c5a      	adds	r2, r3, #1
 8003132:	607a      	str	r2, [r7, #4]
 8003134:	683a      	ldr	r2, [r7, #0]
 8003136:	fbb3 f2f2 	udiv	r2, r3, r2
 800313a:	6839      	ldr	r1, [r7, #0]
 800313c:	fb01 f202 	mul.w	r2, r1, r2
 8003140:	1a9b      	subs	r3, r3, r2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d1f3      	bne.n	800312e <HardFault_Handler+0xe>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8003146:	2120      	movs	r1, #32
 8003148:	4802      	ldr	r0, [pc, #8]	; (8003154 <HardFault_Handler+0x34>)
 800314a:	f003 fedc 	bl	8006f06 <HAL_GPIO_TogglePin>
	if( !((i++)%delay) )
 800314e:	e7ee      	b.n	800312e <HardFault_Handler+0xe>
 8003150:	000f4240 	.word	0x000f4240
 8003154:	40020000 	.word	0x40020000

08003158 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800315c:	e7fe      	b.n	800315c <MemManage_Handler+0x4>

0800315e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800315e:	b480      	push	{r7}
 8003160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003162:	e7fe      	b.n	8003162 <BusFault_Handler+0x4>

08003164 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003164:	b480      	push	{r7}
 8003166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003168:	e7fe      	b.n	8003168 <UsageFault_Handler+0x4>

0800316a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800316a:	b480      	push	{r7}
 800316c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800316e:	bf00      	nop
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800317c:	4802      	ldr	r0, [pc, #8]	; (8003188 <DMA1_Stream3_IRQHandler+0x10>)
 800317e:	f003 fa93 	bl	80066a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003182:	bf00      	nop
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	20005c34 	.word	0x20005c34

0800318c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003190:	4802      	ldr	r0, [pc, #8]	; (800319c <TIM3_IRQHandler+0x10>)
 8003192:	f005 faa7 	bl	80086e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003196:	bf00      	nop
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	20005d48 	.word	0x20005d48

080031a0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80031a4:	4802      	ldr	r0, [pc, #8]	; (80031b0 <USART3_IRQHandler+0x10>)
 80031a6:	f006 fdcf 	bl	8009d48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80031aa:	bf00      	nop
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	20005ba0 	.word	0x20005ba0

080031b4 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80031b8:	4803      	ldr	r0, [pc, #12]	; (80031c8 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 80031ba:	f005 fa93 	bl	80086e4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 80031be:	4803      	ldr	r0, [pc, #12]	; (80031cc <TIM8_BRK_TIM12_IRQHandler+0x18>)
 80031c0:	f005 fa90 	bl	80086e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80031c4:	bf00      	nop
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	20004b4c 	.word	0x20004b4c
 80031cc:	20006f94 	.word	0x20006f94

080031d0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80031d4:	4802      	ldr	r0, [pc, #8]	; (80031e0 <TIM6_DAC_IRQHandler+0x10>)
 80031d6:	f005 fa85 	bl	80086e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80031da:	bf00      	nop
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	20007354 	.word	0x20007354

080031e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b086      	sub	sp, #24
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031ec:	4a14      	ldr	r2, [pc, #80]	; (8003240 <_sbrk+0x5c>)
 80031ee:	4b15      	ldr	r3, [pc, #84]	; (8003244 <_sbrk+0x60>)
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031f8:	4b13      	ldr	r3, [pc, #76]	; (8003248 <_sbrk+0x64>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d102      	bne.n	8003206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003200:	4b11      	ldr	r3, [pc, #68]	; (8003248 <_sbrk+0x64>)
 8003202:	4a12      	ldr	r2, [pc, #72]	; (800324c <_sbrk+0x68>)
 8003204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003206:	4b10      	ldr	r3, [pc, #64]	; (8003248 <_sbrk+0x64>)
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4413      	add	r3, r2
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	429a      	cmp	r2, r3
 8003212:	d207      	bcs.n	8003224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003214:	f00a fc4a 	bl	800daac <__errno>
 8003218:	4603      	mov	r3, r0
 800321a:	220c      	movs	r2, #12
 800321c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800321e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003222:	e009      	b.n	8003238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003224:	4b08      	ldr	r3, [pc, #32]	; (8003248 <_sbrk+0x64>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800322a:	4b07      	ldr	r3, [pc, #28]	; (8003248 <_sbrk+0x64>)
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4413      	add	r3, r2
 8003232:	4a05      	ldr	r2, [pc, #20]	; (8003248 <_sbrk+0x64>)
 8003234:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003236:	68fb      	ldr	r3, [r7, #12]
}
 8003238:	4618      	mov	r0, r3
 800323a:	3718      	adds	r7, #24
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	20020000 	.word	0x20020000
 8003244:	00000400 	.word	0x00000400
 8003248:	20000214 	.word	0x20000214
 800324c:	20007478 	.word	0x20007478

08003250 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003250:	b480      	push	{r7}
 8003252:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003254:	4b06      	ldr	r3, [pc, #24]	; (8003270 <SystemInit+0x20>)
 8003256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800325a:	4a05      	ldr	r2, [pc, #20]	; (8003270 <SystemInit+0x20>)
 800325c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003260:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003264:	bf00      	nop
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	e000ed00 	.word	0xe000ed00

08003274 <UART_TxCpltCallback>:

UART_HandleTypeDef* huart;

volatile bool data_transmitted= false;

void UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
	data_transmitted = true;
 800327c:	4b04      	ldr	r3, [pc, #16]	; (8003290 <UART_TxCpltCallback+0x1c>)
 800327e:	2201      	movs	r2, #1
 8003280:	701a      	strb	r2, [r3, #0]
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	20000218 	.word	0x20000218

08003294 <DATASTREAM_Init>:


// Setting up streaming
void DATASTREAM_Init(UART_HandleTypeDef *huart_init){
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]

	// Setting StdIO Stream
	//RetargetInit(huart_init);

	// Local UART handle
	huart= huart_init;
 800329c:	4a06      	ldr	r2, [pc, #24]	; (80032b8 <DATASTREAM_Init+0x24>)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6013      	str	r3, [r2, #0]

	huart->TxCpltCallback= UART_TxCpltCallback;
 80032a2:	4b05      	ldr	r3, [pc, #20]	; (80032b8 <DATASTREAM_Init+0x24>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a05      	ldr	r2, [pc, #20]	; (80032bc <DATASTREAM_Init+0x28>)
 80032a8:	649a      	str	r2, [r3, #72]	; 0x48


}
 80032aa:	bf00      	nop
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop
 80032b8:	20007408 	.word	0x20007408
 80032bc:	08003275 	.word	0x08003275

080032c0 <DATASTREAM_RTOS_SendValue>:

}

// Do send values into serial, using a Variadic function. This version is for freeRTOS tha doesn't support
// printf and sprintf
void DATASTREAM_RTOS_SendValue(DATASTREAM_mode mode, int vargn, ...){
 80032c0:	b40e      	push	{r1, r2, r3}
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b093      	sub	sp, #76	; 0x4c
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	4603      	mov	r3, r0
 80032ca:	71fb      	strb	r3, [r7, #7]

	// Initializing variadic arguments, using "stdarg.h" macros
	va_list vargp;
	va_start( vargp, vargn );
 80032cc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80032d0:	637b      	str	r3, [r7, #52]	; 0x34

	char tmp_char[1]= {'\t'};
 80032d2:	2309      	movs	r3, #9
 80032d4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

	switch(mode){
 80032d8:	79fb      	ldrb	r3, [r7, #7]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d002      	beq.n	80032e4 <DATASTREAM_RTOS_SendValue+0x24>
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d050      	beq.n	8003384 <DATASTREAM_RTOS_SendValue+0xc4>
	}

	// DeInit variables arguments
	va_end( vargp );

}
 80032e2:	e0a4      	b.n	800342e <DATASTREAM_RTOS_SendValue+0x16e>
			for(int i=0; i<vargn; i++){
 80032e4:	2300      	movs	r3, #0
 80032e6:	647b      	str	r3, [r7, #68]	; 0x44
 80032e8:	e03b      	b.n	8003362 <DATASTREAM_RTOS_SendValue+0xa2>
				for(int k=0; k<sizeof(uart_data_buff); k++)
 80032ea:	2300      	movs	r3, #0
 80032ec:	643b      	str	r3, [r7, #64]	; 0x40
 80032ee:	e008      	b.n	8003302 <DATASTREAM_RTOS_SendValue+0x42>
					uart_data_buff[k]= '\0';
 80032f0:	f107 021c 	add.w	r2, r7, #28
 80032f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032f6:	4413      	add	r3, r2
 80032f8:	2200      	movs	r2, #0
 80032fa:	701a      	strb	r2, [r3, #0]
				for(int k=0; k<sizeof(uart_data_buff); k++)
 80032fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032fe:	3301      	adds	r3, #1
 8003300:	643b      	str	r3, [r7, #64]	; 0x40
 8003302:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003304:	2b0e      	cmp	r3, #14
 8003306:	d9f3      	bls.n	80032f0 <DATASTREAM_RTOS_SendValue+0x30>
				ftoa((float)va_arg(vargp, double), uart_data_buff, 7);
 8003308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800330a:	3307      	adds	r3, #7
 800330c:	f023 0307 	bic.w	r3, r3, #7
 8003310:	f103 0208 	add.w	r2, r3, #8
 8003314:	637a      	str	r2, [r7, #52]	; 0x34
 8003316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800331a:	4610      	mov	r0, r2
 800331c:	4619      	mov	r1, r3
 800331e:	f7fd fc83 	bl	8000c28 <__aeabi_d2f>
 8003322:	4602      	mov	r2, r0
 8003324:	f107 031c 	add.w	r3, r7, #28
 8003328:	2107      	movs	r1, #7
 800332a:	4618      	mov	r0, r3
 800332c:	ee00 2a10 	vmov	s0, r2
 8003330:	f000 f916 	bl	8003560 <ftoa>
				HAL_UART_Transmit(huart, (uint8_t *)uart_data_buff,   15*sizeof(char), HAL_MAX_DELAY);
 8003334:	4b41      	ldr	r3, [pc, #260]	; (800343c <DATASTREAM_RTOS_SendValue+0x17c>)
 8003336:	6818      	ldr	r0, [r3, #0]
 8003338:	f107 011c 	add.w	r1, r7, #28
 800333c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003340:	220f      	movs	r2, #15
 8003342:	f006 fb4f 	bl	80099e4 <HAL_UART_Transmit>
				HAL_UART_Transmit(huart, (uint8_t *)((char[1]){'\t'}),   sizeof(char), HAL_MAX_DELAY);
 8003346:	4b3d      	ldr	r3, [pc, #244]	; (800343c <DATASTREAM_RTOS_SendValue+0x17c>)
 8003348:	6818      	ldr	r0, [r3, #0]
 800334a:	2309      	movs	r3, #9
 800334c:	763b      	strb	r3, [r7, #24]
 800334e:	f107 0118 	add.w	r1, r7, #24
 8003352:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003356:	2201      	movs	r2, #1
 8003358:	f006 fb44 	bl	80099e4 <HAL_UART_Transmit>
			for(int i=0; i<vargn; i++){
 800335c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800335e:	3301      	adds	r3, #1
 8003360:	647b      	str	r3, [r7, #68]	; 0x44
 8003362:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003364:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003366:	429a      	cmp	r2, r3
 8003368:	dbbf      	blt.n	80032ea <DATASTREAM_RTOS_SendValue+0x2a>
			HAL_UART_Transmit(huart, (uint8_t *)((char[2]){'\b','\n'}), 2*sizeof(char),HAL_MAX_DELAY);
 800336a:	4b34      	ldr	r3, [pc, #208]	; (800343c <DATASTREAM_RTOS_SendValue+0x17c>)
 800336c:	6818      	ldr	r0, [r3, #0]
 800336e:	4b34      	ldr	r3, [pc, #208]	; (8003440 <DATASTREAM_RTOS_SendValue+0x180>)
 8003370:	881b      	ldrh	r3, [r3, #0]
 8003372:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8003374:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8003378:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800337c:	2202      	movs	r2, #2
 800337e:	f006 fb31 	bl	80099e4 <HAL_UART_Transmit>
			break;
 8003382:	e054      	b.n	800342e <DATASTREAM_RTOS_SendValue+0x16e>
			for(int i=0; i<vargn; i++){
 8003384:	2300      	movs	r3, #0
 8003386:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003388:	e035      	b.n	80033f6 <DATASTREAM_RTOS_SendValue+0x136>
				uint32_t str_len= ftoa((float)va_arg(vargp, double), tmp_buff, 7);
 800338a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800338c:	3307      	adds	r3, #7
 800338e:	f023 0307 	bic.w	r3, r3, #7
 8003392:	f103 0208 	add.w	r2, r3, #8
 8003396:	637a      	str	r2, [r7, #52]	; 0x34
 8003398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800339c:	4610      	mov	r0, r2
 800339e:	4619      	mov	r1, r3
 80033a0:	f7fd fc42 	bl	8000c28 <__aeabi_d2f>
 80033a4:	4602      	mov	r2, r0
 80033a6:	f107 0308 	add.w	r3, r7, #8
 80033aa:	2107      	movs	r1, #7
 80033ac:	4618      	mov	r0, r3
 80033ae:	ee00 2a10 	vmov	s0, r2
 80033b2:	f000 f8d5 	bl	8003560 <ftoa>
 80033b6:	63b8      	str	r0, [r7, #56]	; 0x38
				tmp_buff[str_len]= tmp_char[0];
 80033b8:	f897 1030 	ldrb.w	r1, [r7, #48]	; 0x30
 80033bc:	f107 0208 	add.w	r2, r7, #8
 80033c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033c2:	4413      	add	r3, r2
 80033c4:	460a      	mov	r2, r1
 80033c6:	701a      	strb	r2, [r3, #0]
				data_transmitted= false;
 80033c8:	4b1e      	ldr	r3, [pc, #120]	; (8003444 <DATASTREAM_RTOS_SendValue+0x184>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit_DMA(huart, (uint8_t *)tmp_buff, sizeof(tmp_buff));
 80033ce:	4b1b      	ldr	r3, [pc, #108]	; (800343c <DATASTREAM_RTOS_SendValue+0x17c>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f107 0108 	add.w	r1, r7, #8
 80033d6:	220f      	movs	r2, #15
 80033d8:	4618      	mov	r0, r3
 80033da:	f006 fc37 	bl	8009c4c <HAL_UART_Transmit_DMA>
				while( !data_transmitted )
 80033de:	bf00      	nop
 80033e0:	4b18      	ldr	r3, [pc, #96]	; (8003444 <DATASTREAM_RTOS_SendValue+0x184>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	f083 0301 	eor.w	r3, r3, #1
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1f7      	bne.n	80033e0 <DATASTREAM_RTOS_SendValue+0x120>
			for(int i=0; i<vargn; i++){
 80033f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033f2:	3301      	adds	r3, #1
 80033f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80033f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033fa:	429a      	cmp	r2, r3
 80033fc:	dbc5      	blt.n	800338a <DATASTREAM_RTOS_SendValue+0xca>
			tmp_char[0]= '\n';
 80033fe:	230a      	movs	r3, #10
 8003400:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
			data_transmitted= false;
 8003404:	4b0f      	ldr	r3, [pc, #60]	; (8003444 <DATASTREAM_RTOS_SendValue+0x184>)
 8003406:	2200      	movs	r2, #0
 8003408:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_DMA(huart, (uint8_t *)tmp_char, sizeof(tmp_char));
 800340a:	4b0c      	ldr	r3, [pc, #48]	; (800343c <DATASTREAM_RTOS_SendValue+0x17c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8003412:	2201      	movs	r2, #1
 8003414:	4618      	mov	r0, r3
 8003416:	f006 fc19 	bl	8009c4c <HAL_UART_Transmit_DMA>
			while( !data_transmitted )
 800341a:	bf00      	nop
 800341c:	4b09      	ldr	r3, [pc, #36]	; (8003444 <DATASTREAM_RTOS_SendValue+0x184>)
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	b2db      	uxtb	r3, r3
 8003422:	f083 0301 	eor.w	r3, r3, #1
 8003426:	b2db      	uxtb	r3, r3
 8003428:	2b00      	cmp	r3, #0
 800342a:	d1f7      	bne.n	800341c <DATASTREAM_RTOS_SendValue+0x15c>
			break;
 800342c:	bf00      	nop
}
 800342e:	bf00      	nop
 8003430:	374c      	adds	r7, #76	; 0x4c
 8003432:	46bd      	mov	sp, r7
 8003434:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003438:	b003      	add	sp, #12
 800343a:	4770      	bx	lr
 800343c:	20007408 	.word	0x20007408
 8003440:	080143c8 	.word	0x080143c8
 8003444:	20000218 	.word	0x20000218

08003448 <reverse>:
 */

#include <my_lib/datastream_utils.h>


void reverse(char* str, int len){
 8003448:	b480      	push	{r7}
 800344a:	b087      	sub	sp, #28
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
    int i = 0, j = len - 1, temp;
 8003452:	2300      	movs	r3, #0
 8003454:	617b      	str	r3, [r7, #20]
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	3b01      	subs	r3, #1
 800345a:	613b      	str	r3, [r7, #16]
    while (i < j) {
 800345c:	e018      	b.n	8003490 <reverse+0x48>
        temp = str[i];
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	687a      	ldr	r2, [r7, #4]
 8003462:	4413      	add	r3, r2
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	441a      	add	r2, r3
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	6879      	ldr	r1, [r7, #4]
 8003472:	440b      	add	r3, r1
 8003474:	7812      	ldrb	r2, [r2, #0]
 8003476:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	4413      	add	r3, r2
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	b2d2      	uxtb	r2, r2
 8003482:	701a      	strb	r2, [r3, #0]
        i++;
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	3301      	adds	r3, #1
 8003488:	617b      	str	r3, [r7, #20]
        j--;
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	3b01      	subs	r3, #1
 800348e:	613b      	str	r3, [r7, #16]
    while (i < j) {
 8003490:	697a      	ldr	r2, [r7, #20]
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	429a      	cmp	r2, r3
 8003496:	dbe2      	blt.n	800345e <reverse+0x16>
    }
}
 8003498:	bf00      	nop
 800349a:	bf00      	nop
 800349c:	371c      	adds	r7, #28
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr
	...

080034a8 <itostr>:

int itostr(int x, char str[], int d){
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b086      	sub	sp, #24
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
    int i = 0;
 80034b4:	2300      	movs	r3, #0
 80034b6:	617b      	str	r3, [r7, #20]
    int neg= 0;
 80034b8:	2300      	movs	r3, #0
 80034ba:	613b      	str	r3, [r7, #16]

    if( x<0 ){
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	da23      	bge.n	800350a <itostr+0x62>
    	x= -x;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	425b      	negs	r3, r3
 80034c6:	60fb      	str	r3, [r7, #12]
    	neg= 1;
 80034c8:	2301      	movs	r3, #1
 80034ca:	613b      	str	r3, [r7, #16]
    }

    while (x) {
 80034cc:	e01d      	b.n	800350a <itostr+0x62>
        str[i++] = (x % 10) + '0';
 80034ce:	68fa      	ldr	r2, [r7, #12]
 80034d0:	4b22      	ldr	r3, [pc, #136]	; (800355c <itostr+0xb4>)
 80034d2:	fb83 1302 	smull	r1, r3, r3, r2
 80034d6:	1099      	asrs	r1, r3, #2
 80034d8:	17d3      	asrs	r3, r2, #31
 80034da:	1ac9      	subs	r1, r1, r3
 80034dc:	460b      	mov	r3, r1
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	440b      	add	r3, r1
 80034e2:	005b      	lsls	r3, r3, #1
 80034e4:	1ad1      	subs	r1, r2, r3
 80034e6:	b2ca      	uxtb	r2, r1
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	1c59      	adds	r1, r3, #1
 80034ec:	6179      	str	r1, [r7, #20]
 80034ee:	4619      	mov	r1, r3
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	440b      	add	r3, r1
 80034f4:	3230      	adds	r2, #48	; 0x30
 80034f6:	b2d2      	uxtb	r2, r2
 80034f8:	701a      	strb	r2, [r3, #0]
        x = x / 10;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	4a17      	ldr	r2, [pc, #92]	; (800355c <itostr+0xb4>)
 80034fe:	fb82 1203 	smull	r1, r2, r2, r3
 8003502:	1092      	asrs	r2, r2, #2
 8003504:	17db      	asrs	r3, r3, #31
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	60fb      	str	r3, [r7, #12]
    while (x) {
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d1de      	bne.n	80034ce <itostr+0x26>
    }

    while (i < d)
 8003510:	e007      	b.n	8003522 <itostr+0x7a>
        str[i++] = '0';
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	1c5a      	adds	r2, r3, #1
 8003516:	617a      	str	r2, [r7, #20]
 8003518:	461a      	mov	r2, r3
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	4413      	add	r3, r2
 800351e:	2230      	movs	r2, #48	; 0x30
 8003520:	701a      	strb	r2, [r3, #0]
    while (i < d)
 8003522:	697a      	ldr	r2, [r7, #20]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	429a      	cmp	r2, r3
 8003528:	dbf3      	blt.n	8003512 <itostr+0x6a>

    if(neg)
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d007      	beq.n	8003540 <itostr+0x98>
    	str[i++]= '-';
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	1c5a      	adds	r2, r3, #1
 8003534:	617a      	str	r2, [r7, #20]
 8003536:	461a      	mov	r2, r3
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	4413      	add	r3, r2
 800353c:	222d      	movs	r2, #45	; 0x2d
 800353e:	701a      	strb	r2, [r3, #0]

    reverse(str, i);
 8003540:	6979      	ldr	r1, [r7, #20]
 8003542:	68b8      	ldr	r0, [r7, #8]
 8003544:	f7ff ff80 	bl	8003448 <reverse>

    str[i] = '\0';
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	68ba      	ldr	r2, [r7, #8]
 800354c:	4413      	add	r3, r2
 800354e:	2200      	movs	r2, #0
 8003550:	701a      	strb	r2, [r3, #0]

    return i;
 8003552:	697b      	ldr	r3, [r7, #20]
}
 8003554:	4618      	mov	r0, r3
 8003556:	3718      	adds	r7, #24
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}
 800355c:	66666667 	.word	0x66666667

08003560 <ftoa>:

unsigned int ftoa(float n, char* res, int afterpoint){
 8003560:	b5b0      	push	{r4, r5, r7, lr}
 8003562:	b088      	sub	sp, #32
 8003564:	af00      	add	r7, sp, #0
 8003566:	ed87 0a03 	vstr	s0, [r7, #12]
 800356a:	60b8      	str	r0, [r7, #8]
 800356c:	6079      	str	r1, [r7, #4]
    // Extract integer part
    int ipart = (int)n;
 800356e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003572:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003576:	ee17 3a90 	vmov	r3, s15
 800357a:	617b      	str	r3, [r7, #20]
    float fpart;

    int i;

    if( n < 0 )
 800357c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003580:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003588:	d50d      	bpl.n	80035a6 <ftoa+0x46>
    	// Extract floating part
    	fpart = -(n - (float)ipart);
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	ee07 3a90 	vmov	s15, r3
 8003590:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003594:	ed97 7a03 	vldr	s14, [r7, #12]
 8003598:	ee77 7a67 	vsub.f32	s15, s14, s15
 800359c:	eef1 7a67 	vneg.f32	s15, s15
 80035a0:	edc7 7a07 	vstr	s15, [r7, #28]
 80035a4:	e00a      	b.n	80035bc <ftoa+0x5c>
    else
    	// Extract floating part
    	fpart = n - (float)ipart;
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	ee07 3a90 	vmov	s15, r3
 80035ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035b0:	ed97 7a03 	vldr	s14, [r7, #12]
 80035b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035b8:	edc7 7a07 	vstr	s15, [r7, #28]

    // convert integer part to string when ipart is 0
    if( n < 1 && n >= 0){
 80035bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80035c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80035c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035cc:	d50c      	bpl.n	80035e8 <ftoa+0x88>
 80035ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80035d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035da:	db05      	blt.n	80035e8 <ftoa+0x88>
    	res[0]= '0';
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	2230      	movs	r2, #48	; 0x30
 80035e0:	701a      	strb	r2, [r3, #0]
    	i= 1;
 80035e2:	2301      	movs	r3, #1
 80035e4:	61bb      	str	r3, [r7, #24]
 80035e6:	e01f      	b.n	8003628 <ftoa+0xc8>
    }
    else
    if( n < 0 && n > -1){
 80035e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80035ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035f4:	d512      	bpl.n	800361c <ftoa+0xbc>
 80035f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80035fa:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80035fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003606:	dd09      	ble.n	800361c <ftoa+0xbc>
    	res[0]= '-';
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	222d      	movs	r2, #45	; 0x2d
 800360c:	701a      	strb	r2, [r3, #0]
    	res[1]= '0';
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	3301      	adds	r3, #1
 8003612:	2230      	movs	r2, #48	; 0x30
 8003614:	701a      	strb	r2, [r3, #0]
    	i= 2;
 8003616:	2302      	movs	r3, #2
 8003618:	61bb      	str	r3, [r7, #24]
 800361a:	e005      	b.n	8003628 <ftoa+0xc8>
    }
    else
    	// convert integer part to string
    	i = itostr(ipart, res, 0);
 800361c:	2200      	movs	r2, #0
 800361e:	68b9      	ldr	r1, [r7, #8]
 8003620:	6978      	ldr	r0, [r7, #20]
 8003622:	f7ff ff41 	bl	80034a8 <itostr>
 8003626:	61b8      	str	r0, [r7, #24]

    // check for display option after point
    if (afterpoint != 0) {
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d030      	beq.n	8003690 <ftoa+0x130>
        res[i] = '.';
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	68ba      	ldr	r2, [r7, #8]
 8003632:	4413      	add	r3, r2
 8003634:	222e      	movs	r2, #46	; 0x2e
 8003636:	701a      	strb	r2, [r3, #0]
        fpart = fpart * pow(10, afterpoint);
 8003638:	69f8      	ldr	r0, [r7, #28]
 800363a:	f7fc ffa5 	bl	8000588 <__aeabi_f2d>
 800363e:	4604      	mov	r4, r0
 8003640:	460d      	mov	r5, r1
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f7fc ff8e 	bl	8000564 <__aeabi_i2d>
 8003648:	4602      	mov	r2, r0
 800364a:	460b      	mov	r3, r1
 800364c:	ec43 2b11 	vmov	d1, r2, r3
 8003650:	ed9f 0b13 	vldr	d0, [pc, #76]	; 80036a0 <ftoa+0x140>
 8003654:	f00e ff24 	bl	80124a0 <pow>
 8003658:	ec53 2b10 	vmov	r2, r3, d0
 800365c:	4620      	mov	r0, r4
 800365e:	4629      	mov	r1, r5
 8003660:	f7fc ffea 	bl	8000638 <__aeabi_dmul>
 8003664:	4602      	mov	r2, r0
 8003666:	460b      	mov	r3, r1
 8003668:	4610      	mov	r0, r2
 800366a:	4619      	mov	r1, r3
 800366c:	f7fd fadc 	bl	8000c28 <__aeabi_d2f>
 8003670:	4603      	mov	r3, r0
 8003672:	61fb      	str	r3, [r7, #28]
        itostr((int)fpart, res + i + 1, afterpoint);
 8003674:	edd7 7a07 	vldr	s15, [r7, #28]
 8003678:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800367c:	69bb      	ldr	r3, [r7, #24]
 800367e:	3301      	adds	r3, #1
 8003680:	68ba      	ldr	r2, [r7, #8]
 8003682:	4413      	add	r3, r2
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	4619      	mov	r1, r3
 8003688:	ee17 0a90 	vmov	r0, s15
 800368c:	f7ff ff0c 	bl	80034a8 <itostr>
    }

    return i+afterpoint+1;
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4413      	add	r3, r2
 8003696:	3301      	adds	r3, #1
}
 8003698:	4618      	mov	r0, r3
 800369a:	3720      	adds	r7, #32
 800369c:	46bd      	mov	sp, r7
 800369e:	bdb0      	pop	{r4, r5, r7, pc}
 80036a0:	00000000 	.word	0x00000000
 80036a4:	40240000 	.word	0x40240000

080036a8 <DIFFDRIVE_Init>:


/* Functions Implementation */

// Initialization
void DIFFDRIVE_Init(DIFFDRIVE_HandleTypeDef* init_hdiffdrv){
 80036a8:	b5b0      	push	{r4, r5, r7, lr}
 80036aa:	b08a      	sub	sp, #40	; 0x28
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]

	// Initializing global handle
	hdiffdrv= init_hdiffdrv;
 80036b0:	4aa0      	ldr	r2, [pc, #640]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6013      	str	r3, [r2, #0]

	// Assigning control struct
	DIFFDRIVE_CONTROL_TypeDef *hctrl= hdiffdrv->control;
 80036b6:	4b9f      	ldr	r3, [pc, #636]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80036be:	623b      	str	r3, [r7, #32]

	// Initializing handle structure values from Init field
	hdiffdrv->timing.htim=       		   hdiffdrv->Init.timing_htim;
 80036c0:	4b9c      	ldr	r3, [pc, #624]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	4b9b      	ldr	r3, [pc, #620]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80036ca:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	hdiffdrv->timing.time_step=   		   hdiffdrv->Init.timing_time_step;
 80036ce:	4b99      	ldr	r3, [pc, #612]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	4b98      	ldr	r3, [pc, #608]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80036d8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	hdiffdrv->mech_prmtr.r=     		   hdiffdrv->Init.mech_prmtr_r;
 80036dc:	4b95      	ldr	r3, [pc, #596]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	4b94      	ldr	r3, [pc, #592]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80036e6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	hdiffdrv->mech_prmtr.l=    			   hdiffdrv->Init.mech_prmtr_l;
 80036ea:	4b92      	ldr	r3, [pc, #584]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	4b91      	ldr	r3, [pc, #580]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80036f4:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	hdiffdrv->mech_prmtr.max_wheel_speed=  hdiffdrv->Init.mech_prmtr_max_wheel_speed;
 80036f8:	4b8e      	ldr	r3, [pc, #568]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	4b8d      	ldr	r3, [pc, #564]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003702:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224

	for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++){
 8003706:	2300      	movs	r3, #0
 8003708:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800370c:	e201      	b.n	8003b12 <DIFFDRIVE_Init+0x46a>

		// Initializing feedforward Control handle structure values from Init field
		hctrl[side].fdfrwrd.Init.arma_n_ar=  hdiffdrv->Init.control_fdfrwrd_arma_n_ar[side];
 800370e:	4b89      	ldr	r3, [pc, #548]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 8003710:	6819      	ldr	r1, [r3, #0]
 8003712:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003716:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800371a:	2068      	movs	r0, #104	; 0x68
 800371c:	fb00 f202 	mul.w	r2, r0, r2
 8003720:	6a38      	ldr	r0, [r7, #32]
 8003722:	4402      	add	r2, r0
 8003724:	3330      	adds	r3, #48	; 0x30
 8003726:	005b      	lsls	r3, r3, #1
 8003728:	440b      	add	r3, r1
 800372a:	889b      	ldrh	r3, [r3, #4]
 800372c:	8013      	strh	r3, [r2, #0]
		hctrl[side].fdfrwrd.Init.arma_n_ma=  hdiffdrv->Init.control_fdfrwrd_arma_n_ma[side];
 800372e:	4b81      	ldr	r3, [pc, #516]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8003736:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800373a:	2068      	movs	r0, #104	; 0x68
 800373c:	fb00 f303 	mul.w	r3, r0, r3
 8003740:	6a38      	ldr	r0, [r7, #32]
 8003742:	4403      	add	r3, r0
 8003744:	3134      	adds	r1, #52	; 0x34
 8003746:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800374a:	805a      	strh	r2, [r3, #2]
		hctrl[side].fdfrwrd.Init.arma_AR=    hdiffdrv->Init.control_fdfrwrd_arma_AR[side];
 800374c:	4b79      	ldr	r3, [pc, #484]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8003754:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003758:	2068      	movs	r0, #104	; 0x68
 800375a:	fb00 f303 	mul.w	r3, r0, r3
 800375e:	6a38      	ldr	r0, [r7, #32]
 8003760:	4403      	add	r3, r0
 8003762:	311c      	adds	r1, #28
 8003764:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8003768:	609a      	str	r2, [r3, #8]
		hctrl[side].fdfrwrd.Init.arma_MA=    hdiffdrv->Init.control_fdfrwrd_arma_MA[side];
 800376a:	4b72      	ldr	r3, [pc, #456]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8003772:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003776:	2068      	movs	r0, #104	; 0x68
 8003778:	fb00 f303 	mul.w	r3, r0, r3
 800377c:	6a38      	ldr	r0, [r7, #32]
 800377e:	4403      	add	r3, r0
 8003780:	311e      	adds	r1, #30
 8003782:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8003786:	60da      	str	r2, [r3, #12]
		hctrl[side].fdfrwrd.Init.arma_tau=   hdiffdrv->Init.control_fdfrwrd_arma_tau[side];
 8003788:	4b6a      	ldr	r3, [pc, #424]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 800378a:	6819      	ldr	r1, [r3, #0]
 800378c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003790:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003794:	2068      	movs	r0, #104	; 0x68
 8003796:	fb00 f202 	mul.w	r2, r0, r2
 800379a:	6a38      	ldr	r0, [r7, #32]
 800379c:	4402      	add	r2, r0
 800379e:	3334      	adds	r3, #52	; 0x34
 80037a0:	005b      	lsls	r3, r3, #1
 80037a2:	440b      	add	r3, r1
 80037a4:	889b      	ldrh	r3, [r3, #4]
 80037a6:	8093      	strh	r3, [r2, #4]

		// Init feedforward struct
		FEEDFORWARD_Init(&hctrl[side].fdfrwrd);
 80037a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80037ac:	2268      	movs	r2, #104	; 0x68
 80037ae:	fb02 f303 	mul.w	r3, r2, r3
 80037b2:	6a3a      	ldr	r2, [r7, #32]
 80037b4:	4413      	add	r3, r2
 80037b6:	4618      	mov	r0, r3
 80037b8:	f001 fd7c 	bl	80052b4 <FEEDFORWARD_Init>

		// Initializing pid Control handle structure values from Init field
		hctrl[side].pid.Init.P=  hdiffdrv->Init.control_pid_P[side];
 80037bc:	4b5d      	ldr	r3, [pc, #372]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80037be:	6819      	ldr	r1, [r3, #0]
 80037c0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80037c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80037c8:	2068      	movs	r0, #104	; 0x68
 80037ca:	fb00 f303 	mul.w	r3, r0, r3
 80037ce:	6a38      	ldr	r0, [r7, #32]
 80037d0:	4403      	add	r3, r0
 80037d2:	3220      	adds	r2, #32
 80037d4:	0092      	lsls	r2, r2, #2
 80037d6:	440a      	add	r2, r1
 80037d8:	6812      	ldr	r2, [r2, #0]
 80037da:	635a      	str	r2, [r3, #52]	; 0x34
		hctrl[side].pid.Init.I=  hdiffdrv->Init.control_pid_I[side];
 80037dc:	4b55      	ldr	r3, [pc, #340]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80037de:	6819      	ldr	r1, [r3, #0]
 80037e0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80037e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80037e8:	2068      	movs	r0, #104	; 0x68
 80037ea:	fb00 f303 	mul.w	r3, r0, r3
 80037ee:	6a38      	ldr	r0, [r7, #32]
 80037f0:	4403      	add	r3, r0
 80037f2:	3222      	adds	r2, #34	; 0x22
 80037f4:	0092      	lsls	r2, r2, #2
 80037f6:	440a      	add	r2, r1
 80037f8:	6812      	ldr	r2, [r2, #0]
 80037fa:	639a      	str	r2, [r3, #56]	; 0x38
		hctrl[side].pid.Init.D=  hdiffdrv->Init.control_pid_D[side];
 80037fc:	4b4d      	ldr	r3, [pc, #308]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80037fe:	6819      	ldr	r1, [r3, #0]
 8003800:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003804:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003808:	2068      	movs	r0, #104	; 0x68
 800380a:	fb00 f303 	mul.w	r3, r0, r3
 800380e:	6a38      	ldr	r0, [r7, #32]
 8003810:	4403      	add	r3, r0
 8003812:	3224      	adds	r2, #36	; 0x24
 8003814:	0092      	lsls	r2, r2, #2
 8003816:	440a      	add	r2, r1
 8003818:	6812      	ldr	r2, [r2, #0]
 800381a:	63da      	str	r2, [r3, #60]	; 0x3c
		hctrl[side].pid.Init.Ts= hdiffdrv->timing.time_step;
 800381c:	4b45      	ldr	r3, [pc, #276]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003824:	2168      	movs	r1, #104	; 0x68
 8003826:	fb01 f303 	mul.w	r3, r1, r3
 800382a:	6a39      	ldr	r1, [r7, #32]
 800382c:	440b      	add	r3, r1
 800382e:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8003832:	641a      	str	r2, [r3, #64]	; 0x40

		// Init feedforward struct
		PID_Init(&hctrl[side].pid);
 8003834:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003838:	2268      	movs	r2, #104	; 0x68
 800383a:	fb02 f303 	mul.w	r3, r2, r3
 800383e:	6a3a      	ldr	r2, [r7, #32]
 8003840:	4413      	add	r3, r2
 8003842:	3334      	adds	r3, #52	; 0x34
 8003844:	4618      	mov	r0, r3
 8003846:	f001 ff16 	bl	8005676 <PID_Init>

		// Sensors
		hdiffdrv->encoder[side].htim=       hdiffdrv->Init.encoder_htim[side];
 800384a:	4b3a      	ldr	r3, [pc, #232]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8003852:	4a38      	ldr	r2, [pc, #224]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 8003854:	6810      	ldr	r0, [r2, #0]
 8003856:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800385a:	310e      	adds	r1, #14
 800385c:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8003860:	4613      	mov	r3, r2
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	4413      	add	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4403      	add	r3, r0
 800386a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800386e:	6019      	str	r1, [r3, #0]
		hdiffdrv->encoder[side].channel=    hdiffdrv->Init.encoder_channel[side];
 8003870:	4b30      	ldr	r3, [pc, #192]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8003878:	4a2e      	ldr	r2, [pc, #184]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 800387a:	6810      	ldr	r0, [r2, #0]
 800387c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003880:	3110      	adds	r1, #16
 8003882:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8003886:	4613      	mov	r3, r2
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	4413      	add	r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	4403      	add	r3, r0
 8003890:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8003894:	6019      	str	r1, [r3, #0]
		hdiffdrv->encoder[side].resolution= hdiffdrv->Init.encoder_resolution[side];
 8003896:	4b27      	ldr	r3, [pc, #156]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 8003898:	6819      	ldr	r1, [r3, #0]
 800389a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800389e:	4a25      	ldr	r2, [pc, #148]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80038a0:	6810      	ldr	r0, [r2, #0]
 80038a2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80038a6:	3316      	adds	r3, #22
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	440b      	add	r3, r1
 80038ac:	3304      	adds	r3, #4
 80038ae:	6819      	ldr	r1, [r3, #0]
 80038b0:	4613      	mov	r3, r2
 80038b2:	009b      	lsls	r3, r3, #2
 80038b4:	4413      	add	r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	4403      	add	r3, r0
 80038ba:	f503 7384 	add.w	r3, r3, #264	; 0x108
 80038be:	6019      	str	r1, [r3, #0]

		// Motors
		hdiffdrv->motor[side].supply_voltage= hdiffdrv->Init.motor_supply_voltage[side];
 80038c0:	4b1c      	ldr	r3, [pc, #112]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80038c2:	6818      	ldr	r0, [r3, #0]
 80038c4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80038c8:	4b1a      	ldr	r3, [pc, #104]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80038ca:	6819      	ldr	r1, [r3, #0]
 80038cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038d0:	3208      	adds	r2, #8
 80038d2:	0092      	lsls	r2, r2, #2
 80038d4:	4402      	add	r2, r0
 80038d6:	6812      	ldr	r2, [r2, #0]
 80038d8:	202c      	movs	r0, #44	; 0x2c
 80038da:	fb00 f303 	mul.w	r3, r0, r3
 80038de:	440b      	add	r3, r1
 80038e0:	33b8      	adds	r3, #184	; 0xb8
 80038e2:	601a      	str	r2, [r3, #0]
		hdiffdrv->motor[side].max_voltage=    hdiffdrv->Init.motor_max_voltage[side];
 80038e4:	4b13      	ldr	r3, [pc, #76]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80038e6:	6818      	ldr	r0, [r3, #0]
 80038e8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80038ec:	4b11      	ldr	r3, [pc, #68]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 80038ee:	6819      	ldr	r1, [r3, #0]
 80038f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038f4:	320a      	adds	r2, #10
 80038f6:	0092      	lsls	r2, r2, #2
 80038f8:	4402      	add	r2, r0
 80038fa:	6812      	ldr	r2, [r2, #0]
 80038fc:	202c      	movs	r0, #44	; 0x2c
 80038fe:	fb00 f303 	mul.w	r3, r0, r3
 8003902:	440b      	add	r3, r1
 8003904:	33bc      	adds	r3, #188	; 0xbc
 8003906:	601a      	str	r2, [r3, #0]
		hdiffdrv->motor[side].min_voltage=    hdiffdrv->Init.motor_min_voltage[side];
 8003908:	4b0a      	ldr	r3, [pc, #40]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 800390a:	6818      	ldr	r0, [r3, #0]
 800390c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003910:	4b08      	ldr	r3, [pc, #32]	; (8003934 <DIFFDRIVE_Init+0x28c>)
 8003912:	6819      	ldr	r1, [r3, #0]
 8003914:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003918:	320c      	adds	r2, #12
 800391a:	0092      	lsls	r2, r2, #2
 800391c:	4402      	add	r2, r0
 800391e:	6812      	ldr	r2, [r2, #0]
 8003920:	202c      	movs	r0, #44	; 0x2c
 8003922:	fb00 f303 	mul.w	r3, r0, r3
 8003926:	440b      	add	r3, r1
 8003928:	33c0      	adds	r3, #192	; 0xc0
 800392a:	601a      	str	r2, [r3, #0]

		// Starting Motor Timer
		for(DIFFDRIVE_Direction_Enum dir=forward; dir<=backward; dir++){
 800392c:	2300      	movs	r3, #0
 800392e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003932:	e05d      	b.n	80039f0 <DIFFDRIVE_Init+0x348>
 8003934:	2000740c 	.word	0x2000740c
			hdiffdrv->motor[side].htim[dir]= hdiffdrv->Init.motor_htim[side][dir];
 8003938:	4bc2      	ldr	r3, [pc, #776]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f897 5027 	ldrb.w	r5, [r7, #39]	; 0x27
 8003940:	f997 0026 	ldrsb.w	r0, [r7, #38]	; 0x26
 8003944:	4abf      	ldr	r2, [pc, #764]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003946:	6811      	ldr	r1, [r2, #0]
 8003948:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800394c:	f997 4026 	ldrsb.w	r4, [r7, #38]	; 0x26
 8003950:	006d      	lsls	r5, r5, #1
 8003952:	4428      	add	r0, r5
 8003954:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8003958:	4613      	mov	r3, r2
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	4413      	add	r3, r2
 800395e:	005b      	lsls	r3, r3, #1
 8003960:	4413      	add	r3, r2
 8003962:	4423      	add	r3, r4
 8003964:	332a      	adds	r3, #42	; 0x2a
 8003966:	f841 0023 	str.w	r0, [r1, r3, lsl #2]

			hdiffdrv->motor[side].pwm_channel[dir]= hdiffdrv->Init.motor_pwm_channel[side][dir];
 800396a:	4bb6      	ldr	r3, [pc, #728]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f897 5027 	ldrb.w	r5, [r7, #39]	; 0x27
 8003972:	f997 0026 	ldrsb.w	r0, [r7, #38]	; 0x26
 8003976:	4ab3      	ldr	r2, [pc, #716]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003978:	6811      	ldr	r1, [r2, #0]
 800397a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800397e:	f997 4026 	ldrsb.w	r4, [r7, #38]	; 0x26
 8003982:	006d      	lsls	r5, r5, #1
 8003984:	4428      	add	r0, r5
 8003986:	3004      	adds	r0, #4
 8003988:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800398c:	4613      	mov	r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	4413      	add	r3, r2
 8003992:	005b      	lsls	r3, r3, #1
 8003994:	4413      	add	r3, r2
 8003996:	4423      	add	r3, r4
 8003998:	332c      	adds	r3, #44	; 0x2c
 800399a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
			HAL_TIM_PWM_Start(hdiffdrv->motor[side].htim[dir], hdiffdrv->motor[side].pwm_channel[dir]);
 800399e:	4ba9      	ldr	r3, [pc, #676]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 80039a0:	6819      	ldr	r1, [r3, #0]
 80039a2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80039a6:	f997 0026 	ldrsb.w	r0, [r7, #38]	; 0x26
 80039aa:	4613      	mov	r3, r2
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	4413      	add	r3, r2
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	4413      	add	r3, r2
 80039b4:	4403      	add	r3, r0
 80039b6:	332a      	adds	r3, #42	; 0x2a
 80039b8:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 80039bc:	4ba1      	ldr	r3, [pc, #644]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 80039be:	6819      	ldr	r1, [r3, #0]
 80039c0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80039c4:	f997 0026 	ldrsb.w	r0, [r7, #38]	; 0x26
 80039c8:	4613      	mov	r3, r2
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	4413      	add	r3, r2
 80039ce:	005b      	lsls	r3, r3, #1
 80039d0:	4413      	add	r3, r2
 80039d2:	4403      	add	r3, r0
 80039d4:	332c      	adds	r3, #44	; 0x2c
 80039d6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80039da:	4619      	mov	r1, r3
 80039dc:	4620      	mov	r0, r4
 80039de:	f004 fa3b 	bl	8007e58 <HAL_TIM_PWM_Start>
		for(DIFFDRIVE_Direction_Enum dir=forward; dir<=backward; dir++){
 80039e2:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	3301      	adds	r3, #1
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80039f0:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	dd9f      	ble.n	8003938 <DIFFDRIVE_Init+0x290>
		}

	    // Computing duty beat ranges
		float supply_volt= hdiffdrv->motor[side].supply_voltage;
 80039f8:	4b92      	ldr	r3, [pc, #584]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a00:	212c      	movs	r1, #44	; 0x2c
 8003a02:	fb01 f303 	mul.w	r3, r1, r3
 8003a06:	4413      	add	r3, r2
 8003a08:	33b8      	adds	r3, #184	; 0xb8
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	617b      	str	r3, [r7, #20]
		float min_volt=	   hdiffdrv->motor[side].min_voltage;
 8003a0e:	4b8d      	ldr	r3, [pc, #564]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a16:	212c      	movs	r1, #44	; 0x2c
 8003a18:	fb01 f303 	mul.w	r3, r1, r3
 8003a1c:	4413      	add	r3, r2
 8003a1e:	33c0      	adds	r3, #192	; 0xc0
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	613b      	str	r3, [r7, #16]
		float max_volt=    hdiffdrv->motor[side].max_voltage;
 8003a24:	4b87      	ldr	r3, [pc, #540]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a2c:	212c      	movs	r1, #44	; 0x2c
 8003a2e:	fb01 f303 	mul.w	r3, r1, r3
 8003a32:	4413      	add	r3, r2
 8003a34:	33bc      	adds	r3, #188	; 0xbc
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	60fb      	str	r3, [r7, #12]

		// Forward or backward are the same in this case, I use timers with the same parameters
		hdiffdrv->motor[side].duty_beat_min= __HAL_TIM_GET_AUTORELOAD(hdiffdrv->motor[side].htim[forward])*min_volt/supply_volt;
 8003a3a:	4b82      	ldr	r3, [pc, #520]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a42:	212c      	movs	r1, #44	; 0x2c
 8003a44:	fb01 f303 	mul.w	r3, r1, r3
 8003a48:	4413      	add	r3, r2
 8003a4a:	33a8      	adds	r3, #168	; 0xa8
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a52:	ee07 3a90 	vmov	s15, r3
 8003a56:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a5a:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a5e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003a62:	ed97 7a05 	vldr	s14, [r7, #20]
 8003a66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a6a:	4b76      	ldr	r3, [pc, #472]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a76:	ee17 0a90 	vmov	r0, s15
 8003a7a:	212c      	movs	r1, #44	; 0x2c
 8003a7c:	fb01 f303 	mul.w	r3, r1, r3
 8003a80:	4413      	add	r3, r2
 8003a82:	33c4      	adds	r3, #196	; 0xc4
 8003a84:	6018      	str	r0, [r3, #0]
		hdiffdrv->motor[side].duty_beat_max= __HAL_TIM_GET_AUTORELOAD(hdiffdrv->motor[side].htim[forward])*max_volt/supply_volt;
 8003a86:	4b6f      	ldr	r3, [pc, #444]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003a8e:	212c      	movs	r1, #44	; 0x2c
 8003a90:	fb01 f303 	mul.w	r3, r1, r3
 8003a94:	4413      	add	r3, r2
 8003a96:	33a8      	adds	r3, #168	; 0xa8
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a9e:	ee07 3a90 	vmov	s15, r3
 8003aa2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003aa6:	edd7 7a03 	vldr	s15, [r7, #12]
 8003aaa:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003aae:	ed97 7a05 	vldr	s14, [r7, #20]
 8003ab2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ab6:	4b63      	ldr	r3, [pc, #396]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003abe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ac2:	ee17 0a90 	vmov	r0, s15
 8003ac6:	212c      	movs	r1, #44	; 0x2c
 8003ac8:	fb01 f303 	mul.w	r3, r1, r3
 8003acc:	4413      	add	r3, r2
 8003ace:	33c8      	adds	r3, #200	; 0xc8
 8003ad0:	6018      	str	r0, [r3, #0]

		// Starting Sensors
		HAL_TIM_Encoder_Start(hdiffdrv->encoder[side].htim, hdiffdrv->encoder[side].channel);
 8003ad2:	4b5c      	ldr	r3, [pc, #368]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003ad4:	6819      	ldr	r1, [r3, #0]
 8003ad6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003ada:	4613      	mov	r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	4413      	add	r3, r2
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	440b      	add	r3, r1
 8003ae4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003ae8:	6818      	ldr	r0, [r3, #0]
 8003aea:	4b56      	ldr	r3, [pc, #344]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003aec:	6819      	ldr	r1, [r3, #0]
 8003aee:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003af2:	4613      	mov	r3, r2
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	4413      	add	r3, r2
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	440b      	add	r3, r1
 8003afc:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4619      	mov	r1, r3
 8003b04:	f004 fd60 	bl	80085c8 <HAL_TIM_Encoder_Start>
	for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++){
 8003b08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003b12:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	f67f adf9 	bls.w	800370e <DIFFDRIVE_Init+0x66>

	}

	// Initialize pose
	hdiffdrv->state.pose.x_a   +=  0;
 8003b1c:	4b49      	ldr	r3, [pc, #292]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	edd3 7a7e 	vldr	s15, [r3, #504]	; 0x1f8
 8003b24:	4b47      	ldr	r3, [pc, #284]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8003c48 <DIFFDRIVE_Init+0x5a0>
 8003b2c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003b30:	edc3 7a7e 	vstr	s15, [r3, #504]	; 0x1f8
	hdiffdrv->state.pose.y_a   +=  0;
 8003b34:	4b43      	ldr	r3, [pc, #268]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	edd3 7a7f 	vldr	s15, [r3, #508]	; 0x1fc
 8003b3c:	4b41      	ldr	r3, [pc, #260]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8003c48 <DIFFDRIVE_Init+0x5a0>
 8003b44:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003b48:	edc3 7a7f 	vstr	s15, [r3, #508]	; 0x1fc
	hdiffdrv->state.pose.theta +=  0;
 8003b4c:	4b3d      	ldr	r3, [pc, #244]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 8003b54:	4b3b      	ldr	r3, [pc, #236]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8003c48 <DIFFDRIVE_Init+0x5a0>
 8003b5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003b60:	edc3 7a80 	vstr	s15, [r3, #512]	; 0x200

	// Allocating history' arrays
	hdiffdrv->history.max_sample= hdiffdrv->Init.history_max_sample;
 8003b64:	4b37      	ldr	r3, [pc, #220]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003b6c:	4b35      	ldr	r3, [pc, #212]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230

	// Allocate all variables with zeros (calloc)
	hdiffdrv->history.state_target=  (DIFFDRIVE_STATE_TypeDef*)calloc(hdiffdrv->history.max_sample,sizeof(DIFFDRIVE_STATE_TypeDef));
 8003b74:	4b33      	ldr	r3, [pc, #204]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 8003b7c:	4a31      	ldr	r2, [pc, #196]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003b7e:	6814      	ldr	r4, [r2, #0]
 8003b80:	2124      	movs	r1, #36	; 0x24
 8003b82:	4618      	mov	r0, r3
 8003b84:	f009 ff8a 	bl	800da9c <calloc>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	f8c4 3238 	str.w	r3, [r4, #568]	; 0x238
	hdiffdrv->history.state_measure= (DIFFDRIVE_STATE_TypeDef*)calloc(hdiffdrv->history.max_sample,sizeof(DIFFDRIVE_STATE_TypeDef));
 8003b8e:	4b2d      	ldr	r3, [pc, #180]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 8003b96:	4a2b      	ldr	r2, [pc, #172]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003b98:	6814      	ldr	r4, [r2, #0]
 8003b9a:	2124      	movs	r1, #36	; 0x24
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f009 ff7d 	bl	800da9c <calloc>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	f8c4 323c 	str.w	r3, [r4, #572]	; 0x23c

	// Initializing time index
	hdiffdrv->history.index= 0;
 8003ba8:	4b26      	ldr	r3, [pc, #152]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
	hdiffdrv->history.sample_cnt= 0;
 8003bb2:	4b24      	ldr	r3, [pc, #144]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c

	// Reset timing flag
	hdiffdrv->timing.flag= false;
 8003bbc:	4b21      	ldr	r3, [pc, #132]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4


	/* Computing prescaler ad autoreload period to obtain an update event with frequency 1/timing.time_step Hertz */

	DIFFDRIVE_TIMING_TypeDef* timing= &(hdiffdrv->timing);
 8003bc6:	4b1f      	ldr	r3, [pc, #124]	; (8003c44 <DIFFDRIVE_Init+0x59c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	339c      	adds	r3, #156	; 0x9c
 8003bcc:	61fb      	str	r3, [r7, #28]

	uint16_t prescaler=  __MYLIB_GET_TIMER_CLK(timing->htim)*10/1e6 - 1;
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a1d      	ldr	r2, [pc, #116]	; (8003c4c <DIFFDRIVE_Init+0x5a4>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d017      	beq.n	8003c0a <DIFFDRIVE_Init+0x562>
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a1b      	ldr	r2, [pc, #108]	; (8003c50 <DIFFDRIVE_Init+0x5a8>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d011      	beq.n	8003c0a <DIFFDRIVE_Init+0x562>
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a19      	ldr	r2, [pc, #100]	; (8003c54 <DIFFDRIVE_Init+0x5ac>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d00b      	beq.n	8003c0a <DIFFDRIVE_Init+0x562>
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a17      	ldr	r2, [pc, #92]	; (8003c58 <DIFFDRIVE_Init+0x5b0>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d005      	beq.n	8003c0a <DIFFDRIVE_Init+0x562>
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a15      	ldr	r2, [pc, #84]	; (8003c5c <DIFFDRIVE_Init+0x5b4>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d12c      	bne.n	8003c64 <DIFFDRIVE_Init+0x5bc>
 8003c0a:	4b15      	ldr	r3, [pc, #84]	; (8003c60 <DIFFDRIVE_Init+0x5b8>)
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d10a      	bne.n	8003c2c <DIFFDRIVE_Init+0x584>
 8003c16:	f003 fa97 	bl	8007148 <HAL_RCC_GetPCLK2Freq>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	4413      	add	r3, r2
 8003c22:	005b      	lsls	r3, r3, #1
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7fc fc8d 	bl	8000544 <__aeabi_ui2d>
 8003c2a:	e036      	b.n	8003c9a <DIFFDRIVE_Init+0x5f2>
 8003c2c:	f003 fa8c 	bl	8007148 <HAL_RCC_GetPCLK2Freq>
 8003c30:	4602      	mov	r2, r0
 8003c32:	4613      	mov	r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	4413      	add	r3, r2
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7fc fc82 	bl	8000544 <__aeabi_ui2d>
 8003c40:	e02b      	b.n	8003c9a <DIFFDRIVE_Init+0x5f2>
 8003c42:	bf00      	nop
 8003c44:	2000740c 	.word	0x2000740c
 8003c48:	00000000 	.word	0x00000000
 8003c4c:	40010000 	.word	0x40010000
 8003c50:	40010400 	.word	0x40010400
 8003c54:	40014000 	.word	0x40014000
 8003c58:	40014400 	.word	0x40014400
 8003c5c:	40014800 	.word	0x40014800
 8003c60:	40023800 	.word	0x40023800
 8003c64:	4b56      	ldr	r3, [pc, #344]	; (8003dc0 <DIFFDRIVE_Init+0x718>)
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d10a      	bne.n	8003c86 <DIFFDRIVE_Init+0x5de>
 8003c70:	f003 fa56 	bl	8007120 <HAL_RCC_GetPCLK1Freq>
 8003c74:	4602      	mov	r2, r0
 8003c76:	4613      	mov	r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	4413      	add	r3, r2
 8003c7c:	005b      	lsls	r3, r3, #1
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f7fc fc60 	bl	8000544 <__aeabi_ui2d>
 8003c84:	e009      	b.n	8003c9a <DIFFDRIVE_Init+0x5f2>
 8003c86:	f003 fa4b 	bl	8007120 <HAL_RCC_GetPCLK1Freq>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	4413      	add	r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7fc fc55 	bl	8000544 <__aeabi_ui2d>
 8003c9a:	a347      	add	r3, pc, #284	; (adr r3, 8003db8 <DIFFDRIVE_Init+0x710>)
 8003c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca0:	f7fc fdf4 	bl	800088c <__aeabi_ddiv>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	460b      	mov	r3, r1
 8003ca8:	4610      	mov	r0, r2
 8003caa:	4619      	mov	r1, r3
 8003cac:	f04f 0200 	mov.w	r2, #0
 8003cb0:	4b44      	ldr	r3, [pc, #272]	; (8003dc4 <DIFFDRIVE_Init+0x71c>)
 8003cb2:	f7fc fb09 	bl	80002c8 <__aeabi_dsub>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	460b      	mov	r3, r1
 8003cba:	4610      	mov	r0, r2
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	f7fc ff93 	bl	8000be8 <__aeabi_d2uiz>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	837b      	strh	r3, [r7, #26]
	// Guessing is a 16bit autoreload timer to avoid troubles
	uint16_t autoreload= __MYLIB_GET_TIMER_CLK(timing->htim)/( (prescaler+1)*1/timing->time_step ) - 1;
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a3e      	ldr	r2, [pc, #248]	; (8003dc8 <DIFFDRIVE_Init+0x720>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d017      	beq.n	8003d02 <DIFFDRIVE_Init+0x65a>
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a3c      	ldr	r2, [pc, #240]	; (8003dcc <DIFFDRIVE_Init+0x724>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d011      	beq.n	8003d02 <DIFFDRIVE_Init+0x65a>
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a3a      	ldr	r2, [pc, #232]	; (8003dd0 <DIFFDRIVE_Init+0x728>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d00b      	beq.n	8003d02 <DIFFDRIVE_Init+0x65a>
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a38      	ldr	r2, [pc, #224]	; (8003dd4 <DIFFDRIVE_Init+0x72c>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d005      	beq.n	8003d02 <DIFFDRIVE_Init+0x65a>
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a36      	ldr	r2, [pc, #216]	; (8003dd8 <DIFFDRIVE_Init+0x730>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d115      	bne.n	8003d2e <DIFFDRIVE_Init+0x686>
 8003d02:	4b2f      	ldr	r3, [pc, #188]	; (8003dc0 <DIFFDRIVE_Init+0x718>)
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d106      	bne.n	8003d1c <DIFFDRIVE_Init+0x674>
 8003d0e:	f003 fa1b 	bl	8007148 <HAL_RCC_GetPCLK2Freq>
 8003d12:	ee07 0a90 	vmov	s15, r0
 8003d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d1a:	e01d      	b.n	8003d58 <DIFFDRIVE_Init+0x6b0>
 8003d1c:	f003 fa14 	bl	8007148 <HAL_RCC_GetPCLK2Freq>
 8003d20:	4603      	mov	r3, r0
 8003d22:	005b      	lsls	r3, r3, #1
 8003d24:	ee07 3a90 	vmov	s15, r3
 8003d28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d2c:	e014      	b.n	8003d58 <DIFFDRIVE_Init+0x6b0>
 8003d2e:	4b24      	ldr	r3, [pc, #144]	; (8003dc0 <DIFFDRIVE_Init+0x718>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d106      	bne.n	8003d48 <DIFFDRIVE_Init+0x6a0>
 8003d3a:	f003 f9f1 	bl	8007120 <HAL_RCC_GetPCLK1Freq>
 8003d3e:	ee07 0a90 	vmov	s15, r0
 8003d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d46:	e007      	b.n	8003d58 <DIFFDRIVE_Init+0x6b0>
 8003d48:	f003 f9ea 	bl	8007120 <HAL_RCC_GetPCLK1Freq>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	005b      	lsls	r3, r3, #1
 8003d50:	ee07 3a90 	vmov	s15, r3
 8003d54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d58:	8b7b      	ldrh	r3, [r7, #26]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	ee07 3a10 	vmov	s14, r3
 8003d60:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	ed93 7a01 	vldr	s14, [r3, #4]
 8003d6a:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8003d6e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003d72:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8003d76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d7e:	ee17 3a90 	vmov	r3, s15
 8003d82:	833b      	strh	r3, [r7, #24]

	// Set counter with computed prescaler and autoreload period
	__HAL_TIM_SET_PRESCALER(timing->htim, prescaler);
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	8b7a      	ldrh	r2, [r7, #26]
 8003d8c:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(timing->htim, autoreload);
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	8b3a      	ldrh	r2, [r7, #24]
 8003d96:	62da      	str	r2, [r3, #44]	; 0x2c
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	8b3a      	ldrh	r2, [r7, #24]
 8003d9e:	60da      	str	r2, [r3, #12]

	// Assigning callback for timing purpose
	timing->htim->PeriodElapsedCallback= DIFFDRIVE_TIMING_Callback;
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a0d      	ldr	r2, [pc, #52]	; (8003ddc <DIFFDRIVE_Init+0x734>)
 8003da6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

	// Reset timing flag
	timing->flag= false;
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	2200      	movs	r2, #0
 8003dae:	721a      	strb	r2, [r3, #8]

}
 8003db0:	bf00      	nop
 8003db2:	3728      	adds	r7, #40	; 0x28
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bdb0      	pop	{r4, r5, r7, pc}
 8003db8:	00000000 	.word	0x00000000
 8003dbc:	412e8480 	.word	0x412e8480
 8003dc0:	40023800 	.word	0x40023800
 8003dc4:	3ff00000 	.word	0x3ff00000
 8003dc8:	40010000 	.word	0x40010000
 8003dcc:	40010400 	.word	0x40010400
 8003dd0:	40014000 	.word	0x40014000
 8003dd4:	40014400 	.word	0x40014400
 8003dd8:	40014800 	.word	0x40014800
 8003ddc:	080050dd 	.word	0x080050dd

08003de0 <DIFFDRIVE_MOTOR_Stop>:
	free(hdiffdrv->history.state_target);

}


void DIFFDRIVE_MOTOR_Stop(){
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0

	// Set motors to 0 volt
	DIFFDRIVE_MOTOR_SetPWMs((float[2]){0,0});
 8003de6:	f04f 0300 	mov.w	r3, #0
 8003dea:	603b      	str	r3, [r7, #0]
 8003dec:	f04f 0300 	mov.w	r3, #0
 8003df0:	607b      	str	r3, [r7, #4]
 8003df2:	463b      	mov	r3, r7
 8003df4:	4618      	mov	r0, r3
 8003df6:	f000 f805 	bl	8003e04 <DIFFDRIVE_MOTOR_SetPWMs>

}
 8003dfa:	bf00      	nop
 8003dfc:	3708      	adds	r7, #8
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
	...

08003e04 <DIFFDRIVE_MOTOR_SetPWMs>:


void DIFFDRIVE_MOTOR_SetPWMs(float* input){
 8003e04:	b480      	push	{r7}
 8003e06:	b089      	sub	sp, #36	; 0x24
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]

	DIFFDRIVE_MOTOR_TypeDef *tmp_mtr= hdiffdrv->motor;
 8003e0c:	4bb4      	ldr	r3, [pc, #720]	; (80040e0 <DIFFDRIVE_MOTOR_SetPWMs+0x2dc>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	33a8      	adds	r3, #168	; 0xa8
 8003e12:	61bb      	str	r3, [r7, #24]
	float tmp_input[2];
	float supply_volt;

	for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++){
 8003e14:	2300      	movs	r3, #0
 8003e16:	77fb      	strb	r3, [r7, #31]
 8003e18:	e0c8      	b.n	8003fac <DIFFDRIVE_MOTOR_SetPWMs+0x1a8>

		tmp_input[side]= input[side];
 8003e1a:	7ffb      	ldrb	r3, [r7, #31]
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	441a      	add	r2, r3
 8003e22:	7ffb      	ldrb	r3, [r7, #31]
 8003e24:	6812      	ldr	r2, [r2, #0]
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	f107 0120 	add.w	r1, r7, #32
 8003e2c:	440b      	add	r3, r1
 8003e2e:	3b14      	subs	r3, #20
 8003e30:	601a      	str	r2, [r3, #0]

		supply_volt= tmp_mtr[side].supply_voltage;
 8003e32:	7ffb      	ldrb	r3, [r7, #31]
 8003e34:	222c      	movs	r2, #44	; 0x2c
 8003e36:	fb02 f303 	mul.w	r3, r2, r3
 8003e3a:	69ba      	ldr	r2, [r7, #24]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	617b      	str	r3, [r7, #20]

		if(tmp_input[side] > 0){
 8003e42:	7ffb      	ldrb	r3, [r7, #31]
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	f107 0220 	add.w	r2, r7, #32
 8003e4a:	4413      	add	r3, r2
 8003e4c:	3b14      	subs	r3, #20
 8003e4e:	edd3 7a00 	vldr	s15, [r3]
 8003e52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e5a:	dd09      	ble.n	8003e70 <DIFFDRIVE_MOTOR_SetPWMs+0x6c>
			// Set direction
			tmp_mtr[side].direction= forward;
 8003e5c:	7ffb      	ldrb	r3, [r7, #31]
 8003e5e:	222c      	movs	r2, #44	; 0x2c
 8003e60:	fb02 f303 	mul.w	r3, r2, r3
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	4413      	add	r3, r2
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8003e6e:	e027      	b.n	8003ec0 <DIFFDRIVE_MOTOR_SetPWMs+0xbc>
		}
		else
		if(tmp_input[side] < 0){
 8003e70:	7ffb      	ldrb	r3, [r7, #31]
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	f107 0220 	add.w	r2, r7, #32
 8003e78:	4413      	add	r3, r2
 8003e7a:	3b14      	subs	r3, #20
 8003e7c:	edd3 7a00 	vldr	s15, [r3]
 8003e80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e88:	d51a      	bpl.n	8003ec0 <DIFFDRIVE_MOTOR_SetPWMs+0xbc>
			// Set direction
			tmp_mtr[side].direction= backward;
 8003e8a:	7ffb      	ldrb	r3, [r7, #31]
 8003e8c:	222c      	movs	r2, #44	; 0x2c
 8003e8e:	fb02 f303 	mul.w	r3, r2, r3
 8003e92:	69ba      	ldr	r2, [r7, #24]
 8003e94:	4413      	add	r3, r2
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			// Abs of input
			tmp_input[side]= -tmp_input[side];
 8003e9c:	7ffb      	ldrb	r3, [r7, #31]
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	f107 0220 	add.w	r2, r7, #32
 8003ea4:	4413      	add	r3, r2
 8003ea6:	3b14      	subs	r3, #20
 8003ea8:	edd3 7a00 	vldr	s15, [r3]
 8003eac:	7ffb      	ldrb	r3, [r7, #31]
 8003eae:	eef1 7a67 	vneg.f32	s15, s15
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	f107 0220 	add.w	r2, r7, #32
 8003eb8:	4413      	add	r3, r2
 8003eba:	3b14      	subs	r3, #20
 8003ebc:	edc3 7a00 	vstr	s15, [r3]
		}

		// Duty beat proportional to input voltage plus a minimum duty beat (so, if input is near zero
		// duty beat is near its minimum. DC motors need to reach a tension threshold before moving)
		// Also: forward or backward are the same in this case, I use timers with the same parameters
		tmp_mtr[side].duty_beat  = __HAL_TIM_GET_AUTORELOAD(tmp_mtr[side].htim[forward])*tmp_input[side]/supply_volt;
 8003ec0:	7ffb      	ldrb	r3, [r7, #31]
 8003ec2:	222c      	movs	r2, #44	; 0x2c
 8003ec4:	fb02 f303 	mul.w	r3, r2, r3
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	4413      	add	r3, r2
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed2:	ee07 3a90 	vmov	s15, r3
 8003ed6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003eda:	7ffb      	ldrb	r3, [r7, #31]
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	f107 0220 	add.w	r2, r7, #32
 8003ee2:	4413      	add	r3, r2
 8003ee4:	3b14      	subs	r3, #20
 8003ee6:	edd3 7a00 	vldr	s15, [r3]
 8003eea:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003eee:	ed97 7a05 	vldr	s14, [r7, #20]
 8003ef2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ef6:	7ffb      	ldrb	r3, [r7, #31]
 8003ef8:	222c      	movs	r2, #44	; 0x2c
 8003efa:	fb02 f303 	mul.w	r3, r2, r3
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	4413      	add	r3, r2
 8003f02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f06:	ee17 2a90 	vmov	r2, s15
 8003f0a:	625a      	str	r2, [r3, #36]	; 0x24
		tmp_mtr[side].duty_beat += tmp_mtr[side].duty_beat_min;
 8003f0c:	7ffb      	ldrb	r3, [r7, #31]
 8003f0e:	222c      	movs	r2, #44	; 0x2c
 8003f10:	fb02 f303 	mul.w	r3, r2, r3
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	4413      	add	r3, r2
 8003f18:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003f1a:	7ffb      	ldrb	r3, [r7, #31]
 8003f1c:	222c      	movs	r2, #44	; 0x2c
 8003f1e:	fb02 f303 	mul.w	r3, r2, r3
 8003f22:	69ba      	ldr	r2, [r7, #24]
 8003f24:	4413      	add	r3, r2
 8003f26:	69da      	ldr	r2, [r3, #28]
 8003f28:	7ffb      	ldrb	r3, [r7, #31]
 8003f2a:	202c      	movs	r0, #44	; 0x2c
 8003f2c:	fb00 f303 	mul.w	r3, r0, r3
 8003f30:	69b8      	ldr	r0, [r7, #24]
 8003f32:	4403      	add	r3, r0
 8003f34:	440a      	add	r2, r1
 8003f36:	625a      	str	r2, [r3, #36]	; 0x24

		// Upper Saturation of duty cycle
		if( tmp_mtr[side].duty_beat > tmp_mtr[side].duty_beat_max )
 8003f38:	7ffb      	ldrb	r3, [r7, #31]
 8003f3a:	222c      	movs	r2, #44	; 0x2c
 8003f3c:	fb02 f303 	mul.w	r3, r2, r3
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	4413      	add	r3, r2
 8003f44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f46:	7ffb      	ldrb	r3, [r7, #31]
 8003f48:	212c      	movs	r1, #44	; 0x2c
 8003f4a:	fb01 f303 	mul.w	r3, r1, r3
 8003f4e:	69b9      	ldr	r1, [r7, #24]
 8003f50:	440b      	add	r3, r1
 8003f52:	6a1b      	ldr	r3, [r3, #32]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d90e      	bls.n	8003f76 <DIFFDRIVE_MOTOR_SetPWMs+0x172>
			tmp_mtr[side].duty_beat= tmp_mtr[side].duty_beat_max;
 8003f58:	7ffb      	ldrb	r3, [r7, #31]
 8003f5a:	222c      	movs	r2, #44	; 0x2c
 8003f5c:	fb02 f303 	mul.w	r3, r2, r3
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	441a      	add	r2, r3
 8003f64:	7ffb      	ldrb	r3, [r7, #31]
 8003f66:	212c      	movs	r1, #44	; 0x2c
 8003f68:	fb01 f303 	mul.w	r3, r1, r3
 8003f6c:	69b9      	ldr	r1, [r7, #24]
 8003f6e:	440b      	add	r3, r1
 8003f70:	6a12      	ldr	r2, [r2, #32]
 8003f72:	625a      	str	r2, [r3, #36]	; 0x24
 8003f74:	e017      	b.n	8003fa6 <DIFFDRIVE_MOTOR_SetPWMs+0x1a2>
		else
		// Lower Saturation of duty cycle. If reach lower bound, set to zero to be sure to stop motors
		if( tmp_mtr[side].duty_beat == tmp_mtr[side].duty_beat_min )
 8003f76:	7ffb      	ldrb	r3, [r7, #31]
 8003f78:	222c      	movs	r2, #44	; 0x2c
 8003f7a:	fb02 f303 	mul.w	r3, r2, r3
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	4413      	add	r3, r2
 8003f82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f84:	7ffb      	ldrb	r3, [r7, #31]
 8003f86:	212c      	movs	r1, #44	; 0x2c
 8003f88:	fb01 f303 	mul.w	r3, r1, r3
 8003f8c:	69b9      	ldr	r1, [r7, #24]
 8003f8e:	440b      	add	r3, r1
 8003f90:	69db      	ldr	r3, [r3, #28]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d107      	bne.n	8003fa6 <DIFFDRIVE_MOTOR_SetPWMs+0x1a2>
			tmp_mtr[side].duty_beat= 0;
 8003f96:	7ffb      	ldrb	r3, [r7, #31]
 8003f98:	222c      	movs	r2, #44	; 0x2c
 8003f9a:	fb02 f303 	mul.w	r3, r2, r3
 8003f9e:	69ba      	ldr	r2, [r7, #24]
 8003fa0:	4413      	add	r3, r2
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	625a      	str	r2, [r3, #36]	; 0x24
	for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++){
 8003fa6:	7ffb      	ldrb	r3, [r7, #31]
 8003fa8:	3301      	adds	r3, #1
 8003faa:	77fb      	strb	r3, [r7, #31]
 8003fac:	7ffb      	ldrb	r3, [r7, #31]
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	f67f af33 	bls.w	8003e1a <DIFFDRIVE_MOTOR_SetPWMs+0x16>
	}

	// Set PWM signal
	for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++){
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	77bb      	strb	r3, [r7, #30]
 8003fb8:	e14f      	b.n	800425a <DIFFDRIVE_MOTOR_SetPWMs+0x456>

		// Set opposite direction (!direction) pin to 0
		__HAL_TIM_SET_COMPARE(tmp_mtr[side].htim[!(tmp_mtr[side].direction)],
 8003fba:	7fbb      	ldrb	r3, [r7, #30]
 8003fbc:	222c      	movs	r2, #44	; 0x2c
 8003fbe:	fb02 f303 	mul.w	r3, r2, r3
 8003fc2:	69ba      	ldr	r2, [r7, #24]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	7fba      	ldrb	r2, [r7, #30]
 8003fc8:	212c      	movs	r1, #44	; 0x2c
 8003fca:	fb01 f202 	mul.w	r2, r1, r2
 8003fce:	69b9      	ldr	r1, [r7, #24]
 8003fd0:	440a      	add	r2, r1
 8003fd2:	f992 2028 	ldrsb.w	r2, [r2, #40]	; 0x28
 8003fd6:	2a00      	cmp	r2, #0
 8003fd8:	bf0c      	ite	eq
 8003fda:	2201      	moveq	r2, #1
 8003fdc:	2200      	movne	r2, #0
 8003fde:	b2d2      	uxtb	r2, r2
 8003fe0:	3202      	adds	r2, #2
 8003fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d118      	bne.n	800401c <DIFFDRIVE_MOTOR_SetPWMs+0x218>
 8003fea:	7fbb      	ldrb	r3, [r7, #30]
 8003fec:	222c      	movs	r2, #44	; 0x2c
 8003fee:	fb02 f303 	mul.w	r3, r2, r3
 8003ff2:	69ba      	ldr	r2, [r7, #24]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	7fba      	ldrb	r2, [r7, #30]
 8003ff8:	212c      	movs	r1, #44	; 0x2c
 8003ffa:	fb01 f202 	mul.w	r2, r1, r2
 8003ffe:	69b9      	ldr	r1, [r7, #24]
 8004000:	440a      	add	r2, r1
 8004002:	f992 2028 	ldrsb.w	r2, [r2, #40]	; 0x28
 8004006:	2a00      	cmp	r2, #0
 8004008:	bf0c      	ite	eq
 800400a:	2201      	moveq	r2, #1
 800400c:	2200      	movne	r2, #0
 800400e:	b2d2      	uxtb	r2, r2
 8004010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2200      	movs	r2, #0
 8004018:	635a      	str	r2, [r3, #52]	; 0x34
 800401a:	e07b      	b.n	8004114 <DIFFDRIVE_MOTOR_SetPWMs+0x310>
 800401c:	7fbb      	ldrb	r3, [r7, #30]
 800401e:	222c      	movs	r2, #44	; 0x2c
 8004020:	fb02 f303 	mul.w	r3, r2, r3
 8004024:	69ba      	ldr	r2, [r7, #24]
 8004026:	4413      	add	r3, r2
 8004028:	7fba      	ldrb	r2, [r7, #30]
 800402a:	212c      	movs	r1, #44	; 0x2c
 800402c:	fb01 f202 	mul.w	r2, r1, r2
 8004030:	69b9      	ldr	r1, [r7, #24]
 8004032:	440a      	add	r2, r1
 8004034:	f992 2028 	ldrsb.w	r2, [r2, #40]	; 0x28
 8004038:	2a00      	cmp	r2, #0
 800403a:	bf0c      	ite	eq
 800403c:	2201      	moveq	r2, #1
 800403e:	2200      	movne	r2, #0
 8004040:	b2d2      	uxtb	r2, r2
 8004042:	3202      	adds	r2, #2
 8004044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004048:	2b04      	cmp	r3, #4
 800404a:	d118      	bne.n	800407e <DIFFDRIVE_MOTOR_SetPWMs+0x27a>
 800404c:	7fbb      	ldrb	r3, [r7, #30]
 800404e:	222c      	movs	r2, #44	; 0x2c
 8004050:	fb02 f303 	mul.w	r3, r2, r3
 8004054:	69ba      	ldr	r2, [r7, #24]
 8004056:	4413      	add	r3, r2
 8004058:	7fba      	ldrb	r2, [r7, #30]
 800405a:	212c      	movs	r1, #44	; 0x2c
 800405c:	fb01 f202 	mul.w	r2, r1, r2
 8004060:	69b9      	ldr	r1, [r7, #24]
 8004062:	440a      	add	r2, r1
 8004064:	f992 2028 	ldrsb.w	r2, [r2, #40]	; 0x28
 8004068:	2a00      	cmp	r2, #0
 800406a:	bf0c      	ite	eq
 800406c:	2201      	moveq	r2, #1
 800406e:	2200      	movne	r2, #0
 8004070:	b2d2      	uxtb	r2, r2
 8004072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	2300      	movs	r3, #0
 800407a:	6393      	str	r3, [r2, #56]	; 0x38
 800407c:	e04a      	b.n	8004114 <DIFFDRIVE_MOTOR_SetPWMs+0x310>
 800407e:	7fbb      	ldrb	r3, [r7, #30]
 8004080:	222c      	movs	r2, #44	; 0x2c
 8004082:	fb02 f303 	mul.w	r3, r2, r3
 8004086:	69ba      	ldr	r2, [r7, #24]
 8004088:	4413      	add	r3, r2
 800408a:	7fba      	ldrb	r2, [r7, #30]
 800408c:	212c      	movs	r1, #44	; 0x2c
 800408e:	fb01 f202 	mul.w	r2, r1, r2
 8004092:	69b9      	ldr	r1, [r7, #24]
 8004094:	440a      	add	r2, r1
 8004096:	f992 2028 	ldrsb.w	r2, [r2, #40]	; 0x28
 800409a:	2a00      	cmp	r2, #0
 800409c:	bf0c      	ite	eq
 800409e:	2201      	moveq	r2, #1
 80040a0:	2200      	movne	r2, #0
 80040a2:	b2d2      	uxtb	r2, r2
 80040a4:	3202      	adds	r2, #2
 80040a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040aa:	2b08      	cmp	r3, #8
 80040ac:	d11a      	bne.n	80040e4 <DIFFDRIVE_MOTOR_SetPWMs+0x2e0>
 80040ae:	7fbb      	ldrb	r3, [r7, #30]
 80040b0:	222c      	movs	r2, #44	; 0x2c
 80040b2:	fb02 f303 	mul.w	r3, r2, r3
 80040b6:	69ba      	ldr	r2, [r7, #24]
 80040b8:	4413      	add	r3, r2
 80040ba:	7fba      	ldrb	r2, [r7, #30]
 80040bc:	212c      	movs	r1, #44	; 0x2c
 80040be:	fb01 f202 	mul.w	r2, r1, r2
 80040c2:	69b9      	ldr	r1, [r7, #24]
 80040c4:	440a      	add	r2, r1
 80040c6:	f992 2028 	ldrsb.w	r2, [r2, #40]	; 0x28
 80040ca:	2a00      	cmp	r2, #0
 80040cc:	bf0c      	ite	eq
 80040ce:	2201      	moveq	r2, #1
 80040d0:	2200      	movne	r2, #0
 80040d2:	b2d2      	uxtb	r2, r2
 80040d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	2300      	movs	r3, #0
 80040dc:	63d3      	str	r3, [r2, #60]	; 0x3c
 80040de:	e019      	b.n	8004114 <DIFFDRIVE_MOTOR_SetPWMs+0x310>
 80040e0:	2000740c 	.word	0x2000740c
 80040e4:	7fbb      	ldrb	r3, [r7, #30]
 80040e6:	222c      	movs	r2, #44	; 0x2c
 80040e8:	fb02 f303 	mul.w	r3, r2, r3
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	4413      	add	r3, r2
 80040f0:	7fba      	ldrb	r2, [r7, #30]
 80040f2:	212c      	movs	r1, #44	; 0x2c
 80040f4:	fb01 f202 	mul.w	r2, r1, r2
 80040f8:	69b9      	ldr	r1, [r7, #24]
 80040fa:	440a      	add	r2, r1
 80040fc:	f992 2028 	ldrsb.w	r2, [r2, #40]	; 0x28
 8004100:	2a00      	cmp	r2, #0
 8004102:	bf0c      	ite	eq
 8004104:	2201      	moveq	r2, #1
 8004106:	2200      	movne	r2, #0
 8004108:	b2d2      	uxtb	r2, r2
 800410a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	2300      	movs	r3, #0
 8004112:	6413      	str	r3, [r2, #64]	; 0x40
							  tmp_mtr[side].pwm_channel[!(tmp_mtr[side].direction)],
							  0  );

		// Set direction pin with the current duty cycle on PWM signal
		__HAL_TIM_SET_COMPARE(tmp_mtr[side].htim[(tmp_mtr[side].direction)],
 8004114:	7fbb      	ldrb	r3, [r7, #30]
 8004116:	222c      	movs	r2, #44	; 0x2c
 8004118:	fb02 f303 	mul.w	r3, r2, r3
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	4413      	add	r3, r2
 8004120:	7fba      	ldrb	r2, [r7, #30]
 8004122:	212c      	movs	r1, #44	; 0x2c
 8004124:	fb01 f202 	mul.w	r2, r1, r2
 8004128:	69b9      	ldr	r1, [r7, #24]
 800412a:	440a      	add	r2, r1
 800412c:	f992 2028 	ldrsb.w	r2, [r2, #40]	; 0x28
 8004130:	3202      	adds	r2, #2
 8004132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d119      	bne.n	800416e <DIFFDRIVE_MOTOR_SetPWMs+0x36a>
 800413a:	7fbb      	ldrb	r3, [r7, #30]
 800413c:	222c      	movs	r2, #44	; 0x2c
 800413e:	fb02 f303 	mul.w	r3, r2, r3
 8004142:	69ba      	ldr	r2, [r7, #24]
 8004144:	441a      	add	r2, r3
 8004146:	7fbb      	ldrb	r3, [r7, #30]
 8004148:	212c      	movs	r1, #44	; 0x2c
 800414a:	fb01 f303 	mul.w	r3, r1, r3
 800414e:	69b9      	ldr	r1, [r7, #24]
 8004150:	440b      	add	r3, r1
 8004152:	7fb9      	ldrb	r1, [r7, #30]
 8004154:	202c      	movs	r0, #44	; 0x2c
 8004156:	fb00 f101 	mul.w	r1, r0, r1
 800415a:	69b8      	ldr	r0, [r7, #24]
 800415c:	4401      	add	r1, r0
 800415e:	f991 1028 	ldrsb.w	r1, [r1, #40]	; 0x28
 8004162:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800416a:	635a      	str	r2, [r3, #52]	; 0x34
 800416c:	e072      	b.n	8004254 <DIFFDRIVE_MOTOR_SetPWMs+0x450>
 800416e:	7fbb      	ldrb	r3, [r7, #30]
 8004170:	222c      	movs	r2, #44	; 0x2c
 8004172:	fb02 f303 	mul.w	r3, r2, r3
 8004176:	69ba      	ldr	r2, [r7, #24]
 8004178:	4413      	add	r3, r2
 800417a:	7fba      	ldrb	r2, [r7, #30]
 800417c:	212c      	movs	r1, #44	; 0x2c
 800417e:	fb01 f202 	mul.w	r2, r1, r2
 8004182:	69b9      	ldr	r1, [r7, #24]
 8004184:	440a      	add	r2, r1
 8004186:	f992 2028 	ldrsb.w	r2, [r2, #40]	; 0x28
 800418a:	3202      	adds	r2, #2
 800418c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004190:	2b04      	cmp	r3, #4
 8004192:	d119      	bne.n	80041c8 <DIFFDRIVE_MOTOR_SetPWMs+0x3c4>
 8004194:	7fbb      	ldrb	r3, [r7, #30]
 8004196:	222c      	movs	r2, #44	; 0x2c
 8004198:	fb02 f303 	mul.w	r3, r2, r3
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	4413      	add	r3, r2
 80041a0:	7fba      	ldrb	r2, [r7, #30]
 80041a2:	212c      	movs	r1, #44	; 0x2c
 80041a4:	fb01 f202 	mul.w	r2, r1, r2
 80041a8:	69b9      	ldr	r1, [r7, #24]
 80041aa:	440a      	add	r2, r1
 80041ac:	7fb9      	ldrb	r1, [r7, #30]
 80041ae:	202c      	movs	r0, #44	; 0x2c
 80041b0:	fb00 f101 	mul.w	r1, r0, r1
 80041b4:	69b8      	ldr	r0, [r7, #24]
 80041b6:	4401      	add	r1, r0
 80041b8:	f991 1028 	ldrsb.w	r1, [r1, #40]	; 0x28
 80041bc:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80041c0:	6812      	ldr	r2, [r2, #0]
 80041c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c4:	6393      	str	r3, [r2, #56]	; 0x38
 80041c6:	e045      	b.n	8004254 <DIFFDRIVE_MOTOR_SetPWMs+0x450>
 80041c8:	7fbb      	ldrb	r3, [r7, #30]
 80041ca:	222c      	movs	r2, #44	; 0x2c
 80041cc:	fb02 f303 	mul.w	r3, r2, r3
 80041d0:	69ba      	ldr	r2, [r7, #24]
 80041d2:	4413      	add	r3, r2
 80041d4:	7fba      	ldrb	r2, [r7, #30]
 80041d6:	212c      	movs	r1, #44	; 0x2c
 80041d8:	fb01 f202 	mul.w	r2, r1, r2
 80041dc:	69b9      	ldr	r1, [r7, #24]
 80041de:	440a      	add	r2, r1
 80041e0:	f992 2028 	ldrsb.w	r2, [r2, #40]	; 0x28
 80041e4:	3202      	adds	r2, #2
 80041e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041ea:	2b08      	cmp	r3, #8
 80041ec:	d119      	bne.n	8004222 <DIFFDRIVE_MOTOR_SetPWMs+0x41e>
 80041ee:	7fbb      	ldrb	r3, [r7, #30]
 80041f0:	222c      	movs	r2, #44	; 0x2c
 80041f2:	fb02 f303 	mul.w	r3, r2, r3
 80041f6:	69ba      	ldr	r2, [r7, #24]
 80041f8:	4413      	add	r3, r2
 80041fa:	7fba      	ldrb	r2, [r7, #30]
 80041fc:	212c      	movs	r1, #44	; 0x2c
 80041fe:	fb01 f202 	mul.w	r2, r1, r2
 8004202:	69b9      	ldr	r1, [r7, #24]
 8004204:	440a      	add	r2, r1
 8004206:	7fb9      	ldrb	r1, [r7, #30]
 8004208:	202c      	movs	r0, #44	; 0x2c
 800420a:	fb00 f101 	mul.w	r1, r0, r1
 800420e:	69b8      	ldr	r0, [r7, #24]
 8004210:	4401      	add	r1, r0
 8004212:	f991 1028 	ldrsb.w	r1, [r1, #40]	; 0x28
 8004216:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800421a:	6812      	ldr	r2, [r2, #0]
 800421c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421e:	63d3      	str	r3, [r2, #60]	; 0x3c
 8004220:	e018      	b.n	8004254 <DIFFDRIVE_MOTOR_SetPWMs+0x450>
 8004222:	7fbb      	ldrb	r3, [r7, #30]
 8004224:	222c      	movs	r2, #44	; 0x2c
 8004226:	fb02 f303 	mul.w	r3, r2, r3
 800422a:	69ba      	ldr	r2, [r7, #24]
 800422c:	4413      	add	r3, r2
 800422e:	7fba      	ldrb	r2, [r7, #30]
 8004230:	212c      	movs	r1, #44	; 0x2c
 8004232:	fb01 f202 	mul.w	r2, r1, r2
 8004236:	69b9      	ldr	r1, [r7, #24]
 8004238:	440a      	add	r2, r1
 800423a:	7fb9      	ldrb	r1, [r7, #30]
 800423c:	202c      	movs	r0, #44	; 0x2c
 800423e:	fb00 f101 	mul.w	r1, r0, r1
 8004242:	69b8      	ldr	r0, [r7, #24]
 8004244:	4401      	add	r1, r0
 8004246:	f991 1028 	ldrsb.w	r1, [r1, #40]	; 0x28
 800424a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800424e:	6812      	ldr	r2, [r2, #0]
 8004250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004252:	6413      	str	r3, [r2, #64]	; 0x40
	for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++){
 8004254:	7fbb      	ldrb	r3, [r7, #30]
 8004256:	3301      	adds	r3, #1
 8004258:	77bb      	strb	r3, [r7, #30]
 800425a:	7fbb      	ldrb	r3, [r7, #30]
 800425c:	2b01      	cmp	r3, #1
 800425e:	f67f aeac 	bls.w	8003fba <DIFFDRIVE_MOTOR_SetPWMs+0x1b6>
							  tmp_mtr[side].pwm_channel[(tmp_mtr[side].direction)],
							  tmp_mtr[side].duty_beat  );

		}

}
 8004262:	bf00      	nop
 8004264:	bf00      	nop
 8004266:	3724      	adds	r7, #36	; 0x24
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <DIFFDRIVE_ENCODER_CaptureMeasure>:


DIFFDRIVE_StatusTypeDef DIFFDRIVE_ENCODER_CaptureMeasure(void){
 8004270:	b5b0      	push	{r4, r5, r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0

	DIFFDRIVE_ENCODER_TypeDef* tmpsens=  hdiffdrv->encoder;
 8004276:	4b54      	ldr	r3, [pc, #336]	; (80043c8 <DIFFDRIVE_ENCODER_CaptureMeasure+0x158>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800427e:	60bb      	str	r3, [r7, #8]

	// int32 max value, minus a secure threshold of 100
	uint32_t counter_max= (pow(2,31)-1)-100;
 8004280:	4b52      	ldr	r3, [pc, #328]	; (80043cc <DIFFDRIVE_ENCODER_CaptureMeasure+0x15c>)
 8004282:	607b      	str	r3, [r7, #4]

	for(DIFFDRIVE_Wheel_Enum side= left; side<=right; side ++){
 8004284:	2300      	movs	r3, #0
 8004286:	73fb      	strb	r3, [r7, #15]
 8004288:	e090      	b.n	80043ac <DIFFDRIVE_ENCODER_CaptureMeasure+0x13c>

		// Saving previous value
		tmpsens[side].previous_value= tmpsens[side].current_value;
 800428a:	7bfa      	ldrb	r2, [r7, #15]
 800428c:	4613      	mov	r3, r2
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	4413      	add	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	461a      	mov	r2, r3
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	1899      	adds	r1, r3, r2
 800429a:	7bfa      	ldrb	r2, [r7, #15]
 800429c:	4613      	mov	r3, r2
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	4413      	add	r3, r2
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	461a      	mov	r2, r3
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	4413      	add	r3, r2
 80042aa:	68ca      	ldr	r2, [r1, #12]
 80042ac:	611a      	str	r2, [r3, #16]

		// Updating value. The counter connected to sensor are 32 bit unsigned integer so I cast in
		// 32 bit integer (signed) to have positive and negative values. Then, using encoder resolution,
		tmpsens[side].current_value  = (int32_t)__HAL_TIM_GET_COUNTER(tmpsens[side].htim);
 80042ae:	7bfa      	ldrb	r2, [r7, #15]
 80042b0:	4613      	mov	r3, r2
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	4413      	add	r3, r2
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	461a      	mov	r2, r3
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	4413      	add	r3, r2
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c4:	ee07 3a90 	vmov	s15, r3
 80042c8:	7bfa      	ldrb	r2, [r7, #15]
 80042ca:	4613      	mov	r3, r2
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	4413      	add	r3, r2
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	461a      	mov	r2, r3
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	4413      	add	r3, r2
 80042d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042dc:	edc3 7a03 	vstr	s15, [r3, #12]

		// If counter reach a threshold value return an exception
		if( tmpsens[side].current_value < -(int32_t)counter_max || tmpsens[side].current_value > (int32_t)counter_max  )
 80042e0:	7bfa      	ldrb	r2, [r7, #15]
 80042e2:	4613      	mov	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	4413      	add	r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	461a      	mov	r2, r3
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	4413      	add	r3, r2
 80042f0:	ed93 7a03 	vldr	s14, [r3, #12]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	425b      	negs	r3, r3
 80042f8:	ee07 3a90 	vmov	s15, r3
 80042fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004300:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004308:	d413      	bmi.n	8004332 <DIFFDRIVE_ENCODER_CaptureMeasure+0xc2>
 800430a:	7bfa      	ldrb	r2, [r7, #15]
 800430c:	4613      	mov	r3, r2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	4413      	add	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	461a      	mov	r2, r3
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	4413      	add	r3, r2
 800431a:	ed93 7a03 	vldr	s14, [r3, #12]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	ee07 3a90 	vmov	s15, r3
 8004324:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004328:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800432c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004330:	dd02      	ble.n	8004338 <DIFFDRIVE_ENCODER_CaptureMeasure+0xc8>
			return DIFFDRIVE_ERROR;
 8004332:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004336:	e03e      	b.n	80043b6 <DIFFDRIVE_ENCODER_CaptureMeasure+0x146>

		// Else convert integer in radiant
		tmpsens[side].current_value *= (2*M_PI)/tmpsens[side].resolution;
 8004338:	7bfa      	ldrb	r2, [r7, #15]
 800433a:	4613      	mov	r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	4413      	add	r3, r2
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	461a      	mov	r2, r3
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	4413      	add	r3, r2
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	4618      	mov	r0, r3
 800434c:	f7fc f91c 	bl	8000588 <__aeabi_f2d>
 8004350:	4604      	mov	r4, r0
 8004352:	460d      	mov	r5, r1
 8004354:	7bfa      	ldrb	r2, [r7, #15]
 8004356:	4613      	mov	r3, r2
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	4413      	add	r3, r2
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	461a      	mov	r2, r3
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	4413      	add	r3, r2
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	4618      	mov	r0, r3
 8004368:	f7fc f90e 	bl	8000588 <__aeabi_f2d>
 800436c:	4602      	mov	r2, r0
 800436e:	460b      	mov	r3, r1
 8004370:	a113      	add	r1, pc, #76	; (adr r1, 80043c0 <DIFFDRIVE_ENCODER_CaptureMeasure+0x150>)
 8004372:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004376:	f7fc fa89 	bl	800088c <__aeabi_ddiv>
 800437a:	4602      	mov	r2, r0
 800437c:	460b      	mov	r3, r1
 800437e:	4620      	mov	r0, r4
 8004380:	4629      	mov	r1, r5
 8004382:	f7fc f959 	bl	8000638 <__aeabi_dmul>
 8004386:	4602      	mov	r2, r0
 8004388:	460b      	mov	r3, r1
 800438a:	4610      	mov	r0, r2
 800438c:	4619      	mov	r1, r3
 800438e:	7bfa      	ldrb	r2, [r7, #15]
 8004390:	4613      	mov	r3, r2
 8004392:	009b      	lsls	r3, r3, #2
 8004394:	4413      	add	r3, r2
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	461a      	mov	r2, r3
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	189c      	adds	r4, r3, r2
 800439e:	f7fc fc43 	bl	8000c28 <__aeabi_d2f>
 80043a2:	4603      	mov	r3, r0
 80043a4:	60e3      	str	r3, [r4, #12]
	for(DIFFDRIVE_Wheel_Enum side= left; side<=right; side ++){
 80043a6:	7bfb      	ldrb	r3, [r7, #15]
 80043a8:	3301      	adds	r3, #1
 80043aa:	73fb      	strb	r3, [r7, #15]
 80043ac:	7bfb      	ldrb	r3, [r7, #15]
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	f67f af6b 	bls.w	800428a <DIFFDRIVE_ENCODER_CaptureMeasure+0x1a>

	}

	return DIFFDRIVE_OK;
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bdb0      	pop	{r4, r5, r7, pc}
 80043be:	bf00      	nop
 80043c0:	54442d18 	.word	0x54442d18
 80043c4:	401921fb 	.word	0x401921fb
 80043c8:	2000740c 	.word	0x2000740c
 80043cc:	7fffff9b 	.word	0x7fffff9b

080043d0 <DIFFDRIVE_ENCODER_Reset>:


void DIFFDRIVE_ENCODER_Reset(void){
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0

	DIFFDRIVE_ENCODER_TypeDef* tmpsens= hdiffdrv->encoder;
 80043d6:	4b16      	ldr	r3, [pc, #88]	; (8004430 <DIFFDRIVE_ENCODER_Reset+0x60>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80043de:	603b      	str	r3, [r7, #0]

	// Reset Wheel encoders
	for(DIFFDRIVE_Wheel_Enum side= left; side<=right; side ++){
 80043e0:	2300      	movs	r3, #0
 80043e2:	71fb      	strb	r3, [r7, #7]
 80043e4:	e019      	b.n	800441a <DIFFDRIVE_ENCODER_Reset+0x4a>
		__HAL_TIM_SET_COUNTER(tmpsens[side].htim,0);
 80043e6:	79fa      	ldrb	r2, [r7, #7]
 80043e8:	4613      	mov	r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	4413      	add	r3, r2
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	461a      	mov	r2, r3
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	4413      	add	r3, r2
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2200      	movs	r2, #0
 80043fc:	625a      	str	r2, [r3, #36]	; 0x24
		tmpsens[side].current_value= 0;
 80043fe:	79fa      	ldrb	r2, [r7, #7]
 8004400:	4613      	mov	r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	4413      	add	r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	461a      	mov	r2, r3
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	4413      	add	r3, r2
 800440e:	f04f 0200 	mov.w	r2, #0
 8004412:	60da      	str	r2, [r3, #12]
	for(DIFFDRIVE_Wheel_Enum side= left; side<=right; side ++){
 8004414:	79fb      	ldrb	r3, [r7, #7]
 8004416:	3301      	adds	r3, #1
 8004418:	71fb      	strb	r3, [r7, #7]
 800441a:	79fb      	ldrb	r3, [r7, #7]
 800441c:	2b01      	cmp	r3, #1
 800441e:	d9e2      	bls.n	80043e6 <DIFFDRIVE_ENCODER_Reset+0x16>
	}

}
 8004420:	bf00      	nop
 8004422:	bf00      	nop
 8004424:	370c      	adds	r7, #12
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	2000740c 	.word	0x2000740c

08004434 <DIFFDRIVE_HISTORY_Start>:


void DIFFDRIVE_HISTORY_Start(void){
 8004434:	b480      	push	{r7}
 8004436:	af00      	add	r7, sp, #0

	// Enable history saving and reset time_index counter
	hdiffdrv->history.sample_cnt= 0;
 8004438:	4b07      	ldr	r3, [pc, #28]	; (8004458 <DIFFDRIVE_HISTORY_Start+0x24>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2200      	movs	r2, #0
 800443e:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	hdiffdrv->history.Enabled= true;
 8004442:	4b05      	ldr	r3, [pc, #20]	; (8004458 <DIFFDRIVE_HISTORY_Start+0x24>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

}
 800444c:	bf00      	nop
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	2000740c 	.word	0x2000740c

0800445c <DIFFDRIVE_HISTORY_Update>:

}


/* ---- Saving only a fixed number of samples in a circular buffer, if history is enabled  ------------------- */
void DIFFDRIVE_HISTORY_Update(float delta_a_target, float delta_th_target){
 800445c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004460:	b098      	sub	sp, #96	; 0x60
 8004462:	af00      	add	r7, sp, #0
 8004464:	ed87 0a01 	vstr	s0, [r7, #4]
 8004468:	edc7 0a00 	vstr	s1, [r7]

	DIFFDRIVE_HISTORY_TypeDef* tmphist  = &(hdiffdrv->history);
 800446c:	4baf      	ldr	r3, [pc, #700]	; (800472c <DIFFDRIVE_HISTORY_Update+0x2d0>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8004474:	65bb      	str	r3, [r7, #88]	; 0x58
	DIFFDRIVE_CONTROL_TypeDef* tmpctrl  =   hdiffdrv->control;
 8004476:	4bad      	ldr	r3, [pc, #692]	; (800472c <DIFFDRIVE_HISTORY_Update+0x2d0>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800447e:	657b      	str	r3, [r7, #84]	; 0x54
	DIFFDRIVE_STATE_TypeDef    tmpstate =   hdiffdrv->state;
 8004480:	4baa      	ldr	r3, [pc, #680]	; (800472c <DIFFDRIVE_HISTORY_Update+0x2d0>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f107 041c 	add.w	r4, r7, #28
 8004488:	f503 75fc 	add.w	r5, r3, #504	; 0x1f8
 800448c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800448e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004490:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004492:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004494:	682b      	ldr	r3, [r5, #0]
 8004496:	6023      	str	r3, [r4, #0]
	float min_volt;
	float max_volt;

	float theta, wheel_target[2], input[2];

	for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++){
 8004498:	2300      	movs	r3, #0
 800449a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800449e:	e025      	b.n	80044ec <DIFFDRIVE_HISTORY_Update+0x90>
		wheel_target[side] = __FEEDFORWARD_GET_CURRENT_TARGET(&(tmpctrl[side].fdfrwrd));
 80044a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80044a4:	2268      	movs	r2, #104	; 0x68
 80044a6:	fb02 f303 	mul.w	r3, r2, r3
 80044aa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80044ac:	441a      	add	r2, r3
 80044ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80044b2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	f107 0160 	add.w	r1, r7, #96	; 0x60
 80044ba:	440b      	add	r3, r1
 80044bc:	3b4c      	subs	r3, #76	; 0x4c
 80044be:	601a      	str	r2, [r3, #0]
		input[side] = tmpstate.input[side];
 80044c0:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 80044c4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80044c8:	3206      	adds	r2, #6
 80044ca:	0092      	lsls	r2, r2, #2
 80044cc:	f107 0160 	add.w	r1, r7, #96	; 0x60
 80044d0:	440a      	add	r2, r1
 80044d2:	3a40      	subs	r2, #64	; 0x40
 80044d4:	6812      	ldr	r2, [r2, #0]
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	f107 0160 	add.w	r1, r7, #96	; 0x60
 80044dc:	440b      	add	r3, r1
 80044de:	3b54      	subs	r3, #84	; 0x54
 80044e0:	601a      	str	r2, [r3, #0]
	for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++){
 80044e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80044e6:	3301      	adds	r3, #1
 80044e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80044ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d9d5      	bls.n	80044a0 <DIFFDRIVE_HISTORY_Update+0x44>
	}

	// Current index (using operator % to enroll k between 0 and max_sample; last_time_index is unbounded)
	uint32_t k= tmphist->sample_cnt%tmphist->max_sample;
 80044f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80044fa:	6892      	ldr	r2, [r2, #8]
 80044fc:	fbb3 f1f2 	udiv	r1, r3, r2
 8004500:	fb02 f201 	mul.w	r2, r2, r1
 8004504:	1a9b      	subs	r3, r3, r2
 8004506:	653b      	str	r3, [r7, #80]	; 0x50

	tmphist->index= k;
 8004508:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800450a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800450c:	60da      	str	r2, [r3, #12]

	// Update history if is enabled
	if( tmphist->Enabled ){
 800450e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	2b00      	cmp	r3, #0
 8004514:	f000 8252 	beq.w	80049bc <DIFFDRIVE_HISTORY_Update+0x560>
		for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++){
 8004518:	2300      	movs	r3, #0
 800451a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 800451e:	e134      	b.n	800478a <DIFFDRIVE_HISTORY_Update+0x32e>

			min_volt= hdiffdrv->motor[side].min_voltage;
 8004520:	4b82      	ldr	r3, [pc, #520]	; (800472c <DIFFDRIVE_HISTORY_Update+0x2d0>)
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8004528:	212c      	movs	r1, #44	; 0x2c
 800452a:	fb01 f303 	mul.w	r3, r1, r3
 800452e:	4413      	add	r3, r2
 8004530:	33c0      	adds	r3, #192	; 0xc0
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	647b      	str	r3, [r7, #68]	; 0x44
			max_volt= hdiffdrv->motor[side].max_voltage;
 8004536:	4b7d      	ldr	r3, [pc, #500]	; (800472c <DIFFDRIVE_HISTORY_Update+0x2d0>)
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 800453e:	212c      	movs	r1, #44	; 0x2c
 8004540:	fb01 f303 	mul.w	r3, r1, r3
 8004544:	4413      	add	r3, r2
 8004546:	33bc      	adds	r3, #188	; 0xbc
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	643b      	str	r3, [r7, #64]	; 0x40

			// Input Saturation limits, for "measured" tension-------------------------
			if( input[side] > (max_volt-min_volt))
 800454c:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004556:	4413      	add	r3, r2
 8004558:	3b54      	subs	r3, #84	; 0x54
 800455a:	ed93 7a00 	vldr	s14, [r3]
 800455e:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8004562:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8004566:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800456a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800456e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004572:	dd16      	ble.n	80045a2 <DIFFDRIVE_HISTORY_Update+0x146>
				tmphist->state_measure[k].input[side]= max_volt-min_volt;
 8004574:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004576:	6959      	ldr	r1, [r3, #20]
 8004578:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800457a:	4613      	mov	r3, r2
 800457c:	00db      	lsls	r3, r3, #3
 800457e:	4413      	add	r3, r2
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	18ca      	adds	r2, r1, r3
 8004584:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8004588:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800458c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8004590:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004594:	3306      	adds	r3, #6
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	4413      	add	r3, r2
 800459a:	3304      	adds	r3, #4
 800459c:	edc3 7a00 	vstr	s15, [r3]
 80045a0:	e045      	b.n	800462e <DIFFDRIVE_HISTORY_Update+0x1d2>
			else
			if( input[side] < -(max_volt-min_volt))
 80045a2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80045ac:	4413      	add	r3, r2
 80045ae:	3b54      	subs	r3, #84	; 0x54
 80045b0:	ed93 7a00 	vldr	s14, [r3]
 80045b4:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 80045b8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80045bc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80045c0:	eef1 7a67 	vneg.f32	s15, s15
 80045c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045cc:	d518      	bpl.n	8004600 <DIFFDRIVE_HISTORY_Update+0x1a4>
				tmphist->state_measure[k].input[side]= -(max_volt-min_volt);
 80045ce:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80045d2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80045d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80045dc:	6959      	ldr	r1, [r3, #20]
 80045de:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80045e0:	4613      	mov	r3, r2
 80045e2:	00db      	lsls	r3, r3, #3
 80045e4:	4413      	add	r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	18ca      	adds	r2, r1, r3
 80045ea:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80045ee:	eef1 7a67 	vneg.f32	s15, s15
 80045f2:	3306      	adds	r3, #6
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	4413      	add	r3, r2
 80045f8:	3304      	adds	r3, #4
 80045fa:	edc3 7a00 	vstr	s15, [r3]
 80045fe:	e016      	b.n	800462e <DIFFDRIVE_HISTORY_Update+0x1d2>
			else
				tmphist->state_measure[k].input[side]= input[side];
 8004600:	f897 005e 	ldrb.w	r0, [r7, #94]	; 0x5e
 8004604:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004606:	6959      	ldr	r1, [r3, #20]
 8004608:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800460a:	4613      	mov	r3, r2
 800460c:	00db      	lsls	r3, r3, #3
 800460e:	4413      	add	r3, r2
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	4419      	add	r1, r3
 8004614:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8004618:	0082      	lsls	r2, r0, #2
 800461a:	f107 0060 	add.w	r0, r7, #96	; 0x60
 800461e:	4402      	add	r2, r0
 8004620:	3a54      	subs	r2, #84	; 0x54
 8004622:	6812      	ldr	r2, [r2, #0]
 8004624:	3306      	adds	r3, #6
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	440b      	add	r3, r1
 800462a:	3304      	adds	r3, #4
 800462c:	601a      	str	r2, [r3, #0]
			// ------------------------------------------------------------------------

			// Target input, without PID contribute and saturation limits
			tmphist->state_target[k].input[side]= hdiffdrv->control[side].fdfrwrd.current_input;
 800462e:	4b3f      	ldr	r3, [pc, #252]	; (800472c <DIFFDRIVE_HISTORY_Update+0x2d0>)
 8004630:	6818      	ldr	r0, [r3, #0]
 8004632:	f897 405e 	ldrb.w	r4, [r7, #94]	; 0x5e
 8004636:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004638:	6919      	ldr	r1, [r3, #16]
 800463a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800463c:	4613      	mov	r3, r2
 800463e:	00db      	lsls	r3, r3, #3
 8004640:	4413      	add	r3, r2
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	4419      	add	r1, r3
 8004646:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 800464a:	2268      	movs	r2, #104	; 0x68
 800464c:	fb02 f204 	mul.w	r2, r2, r4
 8004650:	4402      	add	r2, r0
 8004652:	f502 72a8 	add.w	r2, r2, #336	; 0x150
 8004656:	6812      	ldr	r2, [r2, #0]
 8004658:	3306      	adds	r3, #6
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	440b      	add	r3, r1
 800465e:	3304      	adds	r3, #4
 8004660:	601a      	str	r2, [r3, #0]

			// Wheels measured and target
			tmphist->state_measure[k].wheel[side]= __DIFFDRIVE_ENCODER_GET_CURRENT_VALUE(hdiffdrv,side);
 8004662:	4b32      	ldr	r3, [pc, #200]	; (800472c <DIFFDRIVE_HISTORY_Update+0x2d0>)
 8004664:	681c      	ldr	r4, [r3, #0]
 8004666:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800466a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800466c:	6958      	ldr	r0, [r3, #20]
 800466e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004670:	460b      	mov	r3, r1
 8004672:	00db      	lsls	r3, r3, #3
 8004674:	440b      	add	r3, r1
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	18c1      	adds	r1, r0, r3
 800467a:	f897 005e 	ldrb.w	r0, [r7, #94]	; 0x5e
 800467e:	4613      	mov	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	4413      	add	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	4423      	add	r3, r4
 8004688:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	1c83      	adds	r3, r0, #2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	440b      	add	r3, r1
 8004694:	3304      	adds	r3, #4
 8004696:	601a      	str	r2, [r3, #0]
			tmphist->state_measure[k].delta_wheel[side]= hdiffdrv->state.delta_wheel[side];
 8004698:	4b24      	ldr	r3, [pc, #144]	; (800472c <DIFFDRIVE_HISTORY_Update+0x2d0>)
 800469a:	6818      	ldr	r0, [r3, #0]
 800469c:	f897 405e 	ldrb.w	r4, [r7, #94]	; 0x5e
 80046a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80046a2:	6959      	ldr	r1, [r3, #20]
 80046a4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80046a6:	4613      	mov	r3, r2
 80046a8:	00db      	lsls	r3, r3, #3
 80046aa:	4413      	add	r3, r2
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	4419      	add	r1, r3
 80046b0:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80046b4:	f104 0282 	add.w	r2, r4, #130	; 0x82
 80046b8:	0092      	lsls	r2, r2, #2
 80046ba:	4402      	add	r2, r0
 80046bc:	3204      	adds	r2, #4
 80046be:	6812      	ldr	r2, [r2, #0]
 80046c0:	3304      	adds	r3, #4
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	440b      	add	r3, r1
 80046c6:	3304      	adds	r3, #4
 80046c8:	601a      	str	r2, [r3, #0]

			if(k > 0)
 80046ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d02f      	beq.n	8004730 <DIFFDRIVE_HISTORY_Update+0x2d4>
				tmphist->state_target[k].delta_wheel[side]= wheel_target[side]-tmphist->state_target[k-1].wheel[side];
 80046d0:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80046da:	4413      	add	r3, r2
 80046dc:	3b4c      	subs	r3, #76	; 0x4c
 80046de:	ed93 7a00 	vldr	s14, [r3]
 80046e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80046e4:	6919      	ldr	r1, [r3, #16]
 80046e6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80046e8:	4613      	mov	r3, r2
 80046ea:	00db      	lsls	r3, r3, #3
 80046ec:	4413      	add	r3, r2
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	3b24      	subs	r3, #36	; 0x24
 80046f2:	18ca      	adds	r2, r1, r3
 80046f4:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80046f8:	3302      	adds	r3, #2
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	4413      	add	r3, r2
 80046fe:	3304      	adds	r3, #4
 8004700:	edd3 7a00 	vldr	s15, [r3]
 8004704:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004706:	6919      	ldr	r1, [r3, #16]
 8004708:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800470a:	4613      	mov	r3, r2
 800470c:	00db      	lsls	r3, r3, #3
 800470e:	4413      	add	r3, r2
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	18ca      	adds	r2, r1, r3
 8004714:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8004718:	ee77 7a67 	vsub.f32	s15, s14, s15
 800471c:	3304      	adds	r3, #4
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	4413      	add	r3, r2
 8004722:	3304      	adds	r3, #4
 8004724:	edc3 7a00 	vstr	s15, [r3]
 8004728:	e013      	b.n	8004752 <DIFFDRIVE_HISTORY_Update+0x2f6>
 800472a:	bf00      	nop
 800472c:	2000740c 	.word	0x2000740c
			else
				tmphist->state_target[k].delta_wheel[side]= 0;
 8004730:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004732:	6919      	ldr	r1, [r3, #16]
 8004734:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004736:	4613      	mov	r3, r2
 8004738:	00db      	lsls	r3, r3, #3
 800473a:	4413      	add	r3, r2
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	18ca      	adds	r2, r1, r3
 8004740:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8004744:	3304      	adds	r3, #4
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	4413      	add	r3, r2
 800474a:	3304      	adds	r3, #4
 800474c:	f04f 0200 	mov.w	r2, #0
 8004750:	601a      	str	r2, [r3, #0]
			tmphist->state_target[k].wheel[side]= wheel_target[side];
 8004752:	f897 005e 	ldrb.w	r0, [r7, #94]	; 0x5e
 8004756:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004758:	6919      	ldr	r1, [r3, #16]
 800475a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800475c:	4613      	mov	r3, r2
 800475e:	00db      	lsls	r3, r3, #3
 8004760:	4413      	add	r3, r2
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	4419      	add	r1, r3
 8004766:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 800476a:	0082      	lsls	r2, r0, #2
 800476c:	f107 0060 	add.w	r0, r7, #96	; 0x60
 8004770:	4402      	add	r2, r0
 8004772:	3a4c      	subs	r2, #76	; 0x4c
 8004774:	6812      	ldr	r2, [r2, #0]
 8004776:	3302      	adds	r3, #2
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	440b      	add	r3, r1
 800477c:	3304      	adds	r3, #4
 800477e:	601a      	str	r2, [r3, #0]
		for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++){
 8004780:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8004784:	3301      	adds	r3, #1
 8004786:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 800478a:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 800478e:	2b01      	cmp	r3, #1
 8004790:	f67f aec6 	bls.w	8004520 <DIFFDRIVE_HISTORY_Update+0xc4>

		}

		// Pose measure, extracted from state register
		tmphist->state_measure[k].pose= tmpstate.pose;
 8004794:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004796:	6959      	ldr	r1, [r3, #20]
 8004798:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800479a:	4613      	mov	r3, r2
 800479c:	00db      	lsls	r3, r3, #3
 800479e:	4413      	add	r3, r2
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	440b      	add	r3, r1
 80047a4:	461c      	mov	r4, r3
 80047a6:	f107 031c 	add.w	r3, r7, #28
 80047aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80047ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		// Compute current target pose
		if( tmphist->sample_cnt != 0 ){
 80047b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	f000 80a2 	beq.w	8004900 <DIFFDRIVE_HISTORY_Update+0x4a4>
			uint32_t k_prev= (tmphist->sample_cnt-1)%tmphist->max_sample;
 80047bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	3b01      	subs	r3, #1
 80047c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80047c4:	6892      	ldr	r2, [r2, #8]
 80047c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80047ca:	fb02 f201 	mul.w	r2, r2, r1
 80047ce:	1a9b      	subs	r3, r3, r2
 80047d0:	64bb      	str	r3, [r7, #72]	; 0x48

			theta= tmphist->state_target[k_prev].pose.theta;
 80047d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80047d4:	6919      	ldr	r1, [r3, #16]
 80047d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80047d8:	4613      	mov	r3, r2
 80047da:	00db      	lsls	r3, r3, #3
 80047dc:	4413      	add	r3, r2
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	440b      	add	r3, r1
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	64fb      	str	r3, [r7, #76]	; 0x4c
			tmphist->state_target[k].pose.x_a   =  tmphist->state_target[k_prev].pose.x_a   + delta_a_target*cos(theta);
 80047e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80047e8:	6919      	ldr	r1, [r3, #16]
 80047ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80047ec:	4613      	mov	r3, r2
 80047ee:	00db      	lsls	r3, r3, #3
 80047f0:	4413      	add	r3, r2
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	440b      	add	r3, r1
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7fb fec5 	bl	8000588 <__aeabi_f2d>
 80047fe:	4604      	mov	r4, r0
 8004800:	460d      	mov	r5, r1
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f7fb fec0 	bl	8000588 <__aeabi_f2d>
 8004808:	4680      	mov	r8, r0
 800480a:	4689      	mov	r9, r1
 800480c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800480e:	f7fb febb 	bl	8000588 <__aeabi_f2d>
 8004812:	4602      	mov	r2, r0
 8004814:	460b      	mov	r3, r1
 8004816:	ec43 2b10 	vmov	d0, r2, r3
 800481a:	f00d fd9d 	bl	8012358 <cos>
 800481e:	ec53 2b10 	vmov	r2, r3, d0
 8004822:	4640      	mov	r0, r8
 8004824:	4649      	mov	r1, r9
 8004826:	f7fb ff07 	bl	8000638 <__aeabi_dmul>
 800482a:	4602      	mov	r2, r0
 800482c:	460b      	mov	r3, r1
 800482e:	4620      	mov	r0, r4
 8004830:	4629      	mov	r1, r5
 8004832:	f7fb fd4b 	bl	80002cc <__adddf3>
 8004836:	4602      	mov	r2, r0
 8004838:	460b      	mov	r3, r1
 800483a:	4690      	mov	r8, r2
 800483c:	4699      	mov	r9, r3
 800483e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004840:	6919      	ldr	r1, [r3, #16]
 8004842:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004844:	4613      	mov	r3, r2
 8004846:	00db      	lsls	r3, r3, #3
 8004848:	4413      	add	r3, r2
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	18cc      	adds	r4, r1, r3
 800484e:	4640      	mov	r0, r8
 8004850:	4649      	mov	r1, r9
 8004852:	f7fc f9e9 	bl	8000c28 <__aeabi_d2f>
 8004856:	4603      	mov	r3, r0
 8004858:	6023      	str	r3, [r4, #0]
			tmphist->state_target[k].pose.y_a   =  tmphist->state_target[k_prev].pose.y_a   + delta_a_target*sin(theta);
 800485a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800485c:	6919      	ldr	r1, [r3, #16]
 800485e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004860:	4613      	mov	r3, r2
 8004862:	00db      	lsls	r3, r3, #3
 8004864:	4413      	add	r3, r2
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	440b      	add	r3, r1
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	4618      	mov	r0, r3
 800486e:	f7fb fe8b 	bl	8000588 <__aeabi_f2d>
 8004872:	4604      	mov	r4, r0
 8004874:	460d      	mov	r5, r1
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f7fb fe86 	bl	8000588 <__aeabi_f2d>
 800487c:	4680      	mov	r8, r0
 800487e:	4689      	mov	r9, r1
 8004880:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004882:	f7fb fe81 	bl	8000588 <__aeabi_f2d>
 8004886:	4602      	mov	r2, r0
 8004888:	460b      	mov	r3, r1
 800488a:	ec43 2b10 	vmov	d0, r2, r3
 800488e:	f00d fdb3 	bl	80123f8 <sin>
 8004892:	ec53 2b10 	vmov	r2, r3, d0
 8004896:	4640      	mov	r0, r8
 8004898:	4649      	mov	r1, r9
 800489a:	f7fb fecd 	bl	8000638 <__aeabi_dmul>
 800489e:	4602      	mov	r2, r0
 80048a0:	460b      	mov	r3, r1
 80048a2:	4620      	mov	r0, r4
 80048a4:	4629      	mov	r1, r5
 80048a6:	f7fb fd11 	bl	80002cc <__adddf3>
 80048aa:	4602      	mov	r2, r0
 80048ac:	460b      	mov	r3, r1
 80048ae:	4690      	mov	r8, r2
 80048b0:	4699      	mov	r9, r3
 80048b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048b4:	6919      	ldr	r1, [r3, #16]
 80048b6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80048b8:	4613      	mov	r3, r2
 80048ba:	00db      	lsls	r3, r3, #3
 80048bc:	4413      	add	r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	18cc      	adds	r4, r1, r3
 80048c2:	4640      	mov	r0, r8
 80048c4:	4649      	mov	r1, r9
 80048c6:	f7fc f9af 	bl	8000c28 <__aeabi_d2f>
 80048ca:	4603      	mov	r3, r0
 80048cc:	6063      	str	r3, [r4, #4]
			tmphist->state_target[k].pose.theta =  tmphist->state_target[k_prev].pose.theta + delta_th_target;
 80048ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048d0:	6919      	ldr	r1, [r3, #16]
 80048d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048d4:	4613      	mov	r3, r2
 80048d6:	00db      	lsls	r3, r3, #3
 80048d8:	4413      	add	r3, r2
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	440b      	add	r3, r1
 80048de:	ed93 7a02 	vldr	s14, [r3, #8]
 80048e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048e4:	6919      	ldr	r1, [r3, #16]
 80048e6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80048e8:	4613      	mov	r3, r2
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	4413      	add	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	440b      	add	r3, r1
 80048f2:	edd7 7a00 	vldr	s15, [r7]
 80048f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048fa:	edc3 7a02 	vstr	s15, [r3, #8]
 80048fe:	e058      	b.n	80049b2 <DIFFDRIVE_HISTORY_Update+0x556>
		}else{
			theta= 0;
 8004900:	f04f 0300 	mov.w	r3, #0
 8004904:	64fb      	str	r3, [r7, #76]	; 0x4c
			tmphist->state_target[k].pose.x_a   =  delta_a_target*cos(theta);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7fb fe3e 	bl	8000588 <__aeabi_f2d>
 800490c:	4604      	mov	r4, r0
 800490e:	460d      	mov	r5, r1
 8004910:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004912:	f7fb fe39 	bl	8000588 <__aeabi_f2d>
 8004916:	4602      	mov	r2, r0
 8004918:	460b      	mov	r3, r1
 800491a:	ec43 2b10 	vmov	d0, r2, r3
 800491e:	f00d fd1b 	bl	8012358 <cos>
 8004922:	ec53 2b10 	vmov	r2, r3, d0
 8004926:	4620      	mov	r0, r4
 8004928:	4629      	mov	r1, r5
 800492a:	f7fb fe85 	bl	8000638 <__aeabi_dmul>
 800492e:	4602      	mov	r2, r0
 8004930:	460b      	mov	r3, r1
 8004932:	4690      	mov	r8, r2
 8004934:	4699      	mov	r9, r3
 8004936:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004938:	6919      	ldr	r1, [r3, #16]
 800493a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800493c:	4613      	mov	r3, r2
 800493e:	00db      	lsls	r3, r3, #3
 8004940:	4413      	add	r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	18cc      	adds	r4, r1, r3
 8004946:	4640      	mov	r0, r8
 8004948:	4649      	mov	r1, r9
 800494a:	f7fc f96d 	bl	8000c28 <__aeabi_d2f>
 800494e:	4603      	mov	r3, r0
 8004950:	6023      	str	r3, [r4, #0]
			tmphist->state_target[k].pose.y_a   =  delta_a_target*sin(theta);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7fb fe18 	bl	8000588 <__aeabi_f2d>
 8004958:	4604      	mov	r4, r0
 800495a:	460d      	mov	r5, r1
 800495c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800495e:	f7fb fe13 	bl	8000588 <__aeabi_f2d>
 8004962:	4602      	mov	r2, r0
 8004964:	460b      	mov	r3, r1
 8004966:	ec43 2b10 	vmov	d0, r2, r3
 800496a:	f00d fd45 	bl	80123f8 <sin>
 800496e:	ec53 2b10 	vmov	r2, r3, d0
 8004972:	4620      	mov	r0, r4
 8004974:	4629      	mov	r1, r5
 8004976:	f7fb fe5f 	bl	8000638 <__aeabi_dmul>
 800497a:	4602      	mov	r2, r0
 800497c:	460b      	mov	r3, r1
 800497e:	4690      	mov	r8, r2
 8004980:	4699      	mov	r9, r3
 8004982:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004984:	6919      	ldr	r1, [r3, #16]
 8004986:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004988:	4613      	mov	r3, r2
 800498a:	00db      	lsls	r3, r3, #3
 800498c:	4413      	add	r3, r2
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	18cc      	adds	r4, r1, r3
 8004992:	4640      	mov	r0, r8
 8004994:	4649      	mov	r1, r9
 8004996:	f7fc f947 	bl	8000c28 <__aeabi_d2f>
 800499a:	4603      	mov	r3, r0
 800499c:	6063      	str	r3, [r4, #4]
			tmphist->state_target[k].pose.theta =  delta_th_target;
 800499e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049a0:	6919      	ldr	r1, [r3, #16]
 80049a2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80049a4:	4613      	mov	r3, r2
 80049a6:	00db      	lsls	r3, r3, #3
 80049a8:	4413      	add	r3, r2
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	440b      	add	r3, r1
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	609a      	str	r2, [r3, #8]

		}

		// Increment sample counter
		tmphist->sample_cnt++;
 80049b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	1c5a      	adds	r2, r3, #1
 80049b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049ba:	605a      	str	r2, [r3, #4]
	}
}
 80049bc:	bf00      	nop
 80049be:	3760      	adds	r7, #96	; 0x60
 80049c0:	46bd      	mov	sp, r7
 80049c2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80049c6:	bf00      	nop

080049c8 <DIFFDRIVE_HISTORY_Get_Init>:


/* ---- Init time index to properly read the history circular buffer ----- */
void DIFFDRIVE_HISTORY_Get_Init(void){
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0

	DIFFDRIVE_HISTORY_TypeDef* tmphist= &(hdiffdrv->history);
 80049ce:	4b11      	ldr	r3, [pc, #68]	; (8004a14 <DIFFDRIVE_HISTORY_Get_Init+0x4c>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f503 730a 	add.w	r3, r3, #552	; 0x228
 80049d6:	607b      	str	r3, [r7, #4]

	// Initialize current time index to start read from oldest saved values
	if( tmphist->sample_cnt >= tmphist->max_sample )
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	685a      	ldr	r2, [r3, #4]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d30e      	bcc.n	8004a02 <DIFFDRIVE_HISTORY_Get_Init+0x3a>
		tmphist->index= (tmphist->sample_cnt-tmphist->max_sample)%tmphist->max_sample;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	685a      	ldr	r2, [r3, #4]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	6892      	ldr	r2, [r2, #8]
 80049f2:	fbb3 f1f2 	udiv	r1, r3, r2
 80049f6:	fb02 f201 	mul.w	r2, r2, r1
 80049fa:	1a9a      	subs	r2, r3, r2
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	60da      	str	r2, [r3, #12]
	else
		tmphist->index= 0;
}
 8004a00:	e002      	b.n	8004a08 <DIFFDRIVE_HISTORY_Get_Init+0x40>
		tmphist->index= 0;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	60da      	str	r2, [r3, #12]
}
 8004a08:	bf00      	nop
 8004a0a:	370c      	adds	r7, #12
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr
 8004a14:	2000740c 	.word	0x2000740c

08004a18 <DIFFDRIVE_HISTORY_Get_Sample>:


/* --- Read state sample from History --- */
void DIFFDRIVE_HISTORY_Get_Sample(DIFFDRIVE_STATE_TypeDef* state_measure, DIFFDRIVE_STATE_TypeDef* state_target){
 8004a18:	b4b0      	push	{r4, r5, r7}
 8004a1a:	b085      	sub	sp, #20
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]

	DIFFDRIVE_HISTORY_TypeDef* tmphist= &(hdiffdrv->history);
 8004a22:	4b23      	ldr	r3, [pc, #140]	; (8004ab0 <DIFFDRIVE_HISTORY_Get_Sample+0x98>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8004a2a:	60fb      	str	r3, [r7, #12]

	*state_measure= tmphist->state_measure[tmphist->index];
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6959      	ldr	r1, [r3, #20]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	68da      	ldr	r2, [r3, #12]
 8004a34:	4613      	mov	r3, r2
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	4413      	add	r3, r2
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	440b      	add	r3, r1
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	4614      	mov	r4, r2
 8004a42:	461d      	mov	r5, r3
 8004a44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a4c:	682b      	ldr	r3, [r5, #0]
 8004a4e:	6023      	str	r3, [r4, #0]
	*state_target = tmphist->state_target [tmphist->index];
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6919      	ldr	r1, [r3, #16]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	68da      	ldr	r2, [r3, #12]
 8004a58:	4613      	mov	r3, r2
 8004a5a:	00db      	lsls	r3, r3, #3
 8004a5c:	4413      	add	r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	440b      	add	r3, r1
 8004a62:	683a      	ldr	r2, [r7, #0]
 8004a64:	4614      	mov	r4, r2
 8004a66:	461d      	mov	r5, r3
 8004a68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a70:	682b      	ldr	r3, [r5, #0]
 8004a72:	6023      	str	r3, [r4, #0]

	// Update index for next step
	if( tmphist->sample_cnt >= tmphist->max_sample )
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	685a      	ldr	r2, [r3, #4]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d30c      	bcc.n	8004a9a <DIFFDRIVE_HISTORY_Get_Sample+0x82>
		tmphist->index= (tmphist->index+1)%tmphist->max_sample;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	3301      	adds	r3, #1
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	6892      	ldr	r2, [r2, #8]
 8004a8a:	fbb3 f1f2 	udiv	r1, r3, r2
 8004a8e:	fb02 f201 	mul.w	r2, r2, r1
 8004a92:	1a9a      	subs	r2, r3, r2
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	60da      	str	r2, [r3, #12]
	else
		tmphist->index++;
}
 8004a98:	e004      	b.n	8004aa4 <DIFFDRIVE_HISTORY_Get_Sample+0x8c>
		tmphist->index++;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	1c5a      	adds	r2, r3, #1
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	60da      	str	r2, [r3, #12]
}
 8004aa4:	bf00      	nop
 8004aa6:	3714      	adds	r7, #20
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bcb0      	pop	{r4, r5, r7}
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	2000740c 	.word	0x2000740c

08004ab4 <DIFFDRIVE_CONTROL_Start>:


void DIFFDRIVE_CONTROL_Start(void){
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	af00      	add	r7, sp, #0

	// Reset Control
	DIFFDRIVE_CONTROL_Reset();
 8004ab8:	f000 f80e 	bl	8004ad8 <DIFFDRIVE_CONTROL_Reset>

	// Starting and enabling history
	DIFFDRIVE_HISTORY_Start();
 8004abc:	f7ff fcba 	bl	8004434 <DIFFDRIVE_HISTORY_Start>

	// Start control timing
	DIFFDRIVE_TIMING_Start();
 8004ac0:	f000 f878 	bl	8004bb4 <DIFFDRIVE_TIMING_Start>

}
 8004ac4:	bf00      	nop
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <DIFFDRIVE_CONTROL_Stop>:


void DIFFDRIVE_CONTROL_Stop(void){
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	af00      	add	r7, sp, #0

	// Stop timing, control finished
	DIFFDRIVE_TIMING_Stop();
 8004acc:	f000 f880 	bl	8004bd0 <DIFFDRIVE_TIMING_Stop>

	// Set motor to 0 volt
	DIFFDRIVE_MOTOR_Stop();
 8004ad0:	f7ff f986 	bl	8003de0 <DIFFDRIVE_MOTOR_Stop>

}
 8004ad4:	bf00      	nop
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <DIFFDRIVE_CONTROL_Reset>:


void DIFFDRIVE_CONTROL_Reset(void){
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0

	DIFFDRIVE_CONTROL_TypeDef* hctrl=    hdiffdrv->control;
 8004ade:	4b34      	ldr	r3, [pc, #208]	; (8004bb0 <DIFFDRIVE_CONTROL_Reset+0xd8>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004ae6:	60bb      	str	r3, [r7, #8]
	DIFFDRIVE_HISTORY_TypeDef* tmphist= &hdiffdrv->history;
 8004ae8:	4b31      	ldr	r3, [pc, #196]	; (8004bb0 <DIFFDRIVE_CONTROL_Reset+0xd8>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f503 730a 	add.w	r3, r3, #552	; 0x228
 8004af0:	607b      	str	r3, [r7, #4]

	for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++){
 8004af2:	2300      	movs	r3, #0
 8004af4:	73fb      	strb	r3, [r7, #15]
 8004af6:	e016      	b.n	8004b26 <DIFFDRIVE_CONTROL_Reset+0x4e>
		// Reset feed-forward buffer (with NULL value in second argument the buffers are initialized with zeros)
		FEEDFORWARD_BufferInit(&hctrl[side].fdfrwrd, NULL);
 8004af8:	7bfb      	ldrb	r3, [r7, #15]
 8004afa:	2268      	movs	r2, #104	; 0x68
 8004afc:	fb02 f303 	mul.w	r3, r2, r3
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	4413      	add	r3, r2
 8004b04:	2100      	movs	r1, #0
 8004b06:	4618      	mov	r0, r3
 8004b08:	f000 fc40 	bl	800538c <FEEDFORWARD_BufferInit>
		// Reset PID
		PID_Reset(&hctrl[side].pid);
 8004b0c:	7bfb      	ldrb	r3, [r7, #15]
 8004b0e:	2268      	movs	r2, #104	; 0x68
 8004b10:	fb02 f303 	mul.w	r3, r2, r3
 8004b14:	68ba      	ldr	r2, [r7, #8]
 8004b16:	4413      	add	r3, r2
 8004b18:	3334      	adds	r3, #52	; 0x34
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 fdd9 	bl	80056d2 <PID_Reset>
	for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++){
 8004b20:	7bfb      	ldrb	r3, [r7, #15]
 8004b22:	3301      	adds	r3, #1
 8004b24:	73fb      	strb	r3, [r7, #15]
 8004b26:	7bfb      	ldrb	r3, [r7, #15]
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d9e5      	bls.n	8004af8 <DIFFDRIVE_CONTROL_Reset+0x20>
	}

	// Reset encoder sensors
	DIFFDRIVE_ENCODER_Reset();
 8004b2c:	f7ff fc50 	bl	80043d0 <DIFFDRIVE_ENCODER_Reset>

	// If a reset occurred let converge pose target and pose measure, 'cause they are cumulative variables,
	// in order to not have excessive divergences between these two trajectories
	tmphist->state_target[tmphist->index].pose.theta= tmphist->state_measure[tmphist->index].pose.theta;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6959      	ldr	r1, [r3, #20]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	68da      	ldr	r2, [r3, #12]
 8004b38:	4613      	mov	r3, r2
 8004b3a:	00db      	lsls	r3, r3, #3
 8004b3c:	4413      	add	r3, r2
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	4419      	add	r1, r3
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6918      	ldr	r0, [r3, #16]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	68da      	ldr	r2, [r3, #12]
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	00db      	lsls	r3, r3, #3
 8004b4e:	4413      	add	r3, r2
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	4403      	add	r3, r0
 8004b54:	688a      	ldr	r2, [r1, #8]
 8004b56:	609a      	str	r2, [r3, #8]
	tmphist->state_target[tmphist->index].pose.x_a=   tmphist->state_measure[tmphist->index].pose.x_a;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6959      	ldr	r1, [r3, #20]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	68da      	ldr	r2, [r3, #12]
 8004b60:	4613      	mov	r3, r2
 8004b62:	00db      	lsls	r3, r3, #3
 8004b64:	4413      	add	r3, r2
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	4419      	add	r1, r3
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6918      	ldr	r0, [r3, #16]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68da      	ldr	r2, [r3, #12]
 8004b72:	4613      	mov	r3, r2
 8004b74:	00db      	lsls	r3, r3, #3
 8004b76:	4413      	add	r3, r2
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	4403      	add	r3, r0
 8004b7c:	680a      	ldr	r2, [r1, #0]
 8004b7e:	601a      	str	r2, [r3, #0]
	tmphist->state_target[tmphist->index].pose.y_a=   tmphist->state_measure[tmphist->index].pose.y_a;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6959      	ldr	r1, [r3, #20]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68da      	ldr	r2, [r3, #12]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	00db      	lsls	r3, r3, #3
 8004b8c:	4413      	add	r3, r2
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	4419      	add	r1, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6918      	ldr	r0, [r3, #16]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	68da      	ldr	r2, [r3, #12]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	00db      	lsls	r3, r3, #3
 8004b9e:	4413      	add	r3, r2
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	4403      	add	r3, r0
 8004ba4:	684a      	ldr	r2, [r1, #4]
 8004ba6:	605a      	str	r2, [r3, #4]

}
 8004ba8:	bf00      	nop
 8004baa:	3710      	adds	r7, #16
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	2000740c 	.word	0x2000740c

08004bb4 <DIFFDRIVE_TIMING_Start>:


void DIFFDRIVE_TIMING_Start(void){
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	af00      	add	r7, sp, #0

	// Starting timer in interrupt mode. It serve for control law timing
	HAL_TIM_Base_Start_IT(hdiffdrv->timing.htim);
 8004bb8:	4b04      	ldr	r3, [pc, #16]	; (8004bcc <DIFFDRIVE_TIMING_Start+0x18>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	f003 f843 	bl	8007c4c <HAL_TIM_Base_Start_IT>

}
 8004bc6:	bf00      	nop
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	2000740c 	.word	0x2000740c

08004bd0 <DIFFDRIVE_TIMING_Stop>:


void DIFFDRIVE_TIMING_Stop(void){
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	af00      	add	r7, sp, #0

	// Stop timer in interrupt mode
	HAL_TIM_Base_Stop_IT(hdiffdrv->timing.htim);
 8004bd4:	4b04      	ldr	r3, [pc, #16]	; (8004be8 <DIFFDRIVE_TIMING_Stop+0x18>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f003 f8a5 	bl	8007d2c <HAL_TIM_Base_Stop_IT>

}
 8004be2:	bf00      	nop
 8004be4:	bd80      	pop	{r7, pc}
 8004be6:	bf00      	nop
 8004be8:	2000740c 	.word	0x2000740c

08004bec <DIFFDRIVE_TIMING_Wait>:


void DIFFDRIVE_TIMING_Wait(void){
 8004bec:	b480      	push	{r7}
 8004bee:	af00      	add	r7, sp, #0

	// Wait until the timing flag is true
	while( !(hdiffdrv->timing.flag) )
 8004bf0:	e000      	b.n	8004bf4 <DIFFDRIVE_TIMING_Wait+0x8>
		__NOP();
 8004bf2:	bf00      	nop
	while( !(hdiffdrv->timing.flag) )
 8004bf4:	4b09      	ldr	r3, [pc, #36]	; (8004c1c <DIFFDRIVE_TIMING_Wait+0x30>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	f083 0301 	eor.w	r3, r3, #1
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d1f4      	bne.n	8004bf2 <DIFFDRIVE_TIMING_Wait+0x6>

	// Reset timing flag
	hdiffdrv->timing.flag= false;
 8004c08:	4b04      	ldr	r3, [pc, #16]	; (8004c1c <DIFFDRIVE_TIMING_Wait+0x30>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

}
 8004c12:	bf00      	nop
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr
 8004c1c:	2000740c 	.word	0x2000740c

08004c20 <DIFFDRIVE_STATE_Update>:


void DIFFDRIVE_STATE_Update(float* input){
 8004c20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004c24:	b088      	sub	sp, #32
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]

	DIFFDRIVE_STATE_TypeDef* tmpstate= &(hdiffdrv->state);
 8004c2a:	4b60      	ldr	r3, [pc, #384]	; (8004dac <DIFFDRIVE_STATE_Update+0x18c>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004c32:	61bb      	str	r3, [r7, #24]

	float delta_a, delta_th, theta;

	// Updating state
	for(DIFFDRIVE_Wheel_Enum side= left; side<=right; side++){
 8004c34:	2300      	movs	r3, #0
 8004c36:	77fb      	strb	r3, [r7, #31]
 8004c38:	e042      	b.n	8004cc0 <DIFFDRIVE_STATE_Update+0xa0>
		tmpstate->wheel[side]=       hdiffdrv->encoder[side].current_value;
 8004c3a:	4b5c      	ldr	r3, [pc, #368]	; (8004dac <DIFFDRIVE_STATE_Update+0x18c>)
 8004c3c:	6819      	ldr	r1, [r3, #0]
 8004c3e:	7ffa      	ldrb	r2, [r7, #31]
 8004c40:	7ff8      	ldrb	r0, [r7, #31]
 8004c42:	4613      	mov	r3, r2
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	4413      	add	r3, r2
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	440b      	add	r3, r1
 8004c4c:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	69b9      	ldr	r1, [r7, #24]
 8004c54:	1c83      	adds	r3, r0, #2
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	440b      	add	r3, r1
 8004c5a:	3304      	adds	r3, #4
 8004c5c:	601a      	str	r2, [r3, #0]
		tmpstate->delta_wheel[side]= hdiffdrv->encoder[side].current_value-hdiffdrv->encoder[side].previous_value;
 8004c5e:	4b53      	ldr	r3, [pc, #332]	; (8004dac <DIFFDRIVE_STATE_Update+0x18c>)
 8004c60:	6819      	ldr	r1, [r3, #0]
 8004c62:	7ffa      	ldrb	r2, [r7, #31]
 8004c64:	4613      	mov	r3, r2
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	4413      	add	r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	440b      	add	r3, r1
 8004c6e:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8004c72:	ed93 7a00 	vldr	s14, [r3]
 8004c76:	4b4d      	ldr	r3, [pc, #308]	; (8004dac <DIFFDRIVE_STATE_Update+0x18c>)
 8004c78:	6819      	ldr	r1, [r3, #0]
 8004c7a:	7ffa      	ldrb	r2, [r7, #31]
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	4413      	add	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	440b      	add	r3, r1
 8004c86:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8004c8a:	edd3 7a00 	vldr	s15, [r3]
 8004c8e:	7ffb      	ldrb	r3, [r7, #31]
 8004c90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	3304      	adds	r3, #4
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	4413      	add	r3, r2
 8004c9c:	3304      	adds	r3, #4
 8004c9e:	edc3 7a00 	vstr	s15, [r3]
		tmpstate->input[side]=       input[side];
 8004ca2:	7ffb      	ldrb	r3, [r7, #31]
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	441a      	add	r2, r3
 8004caa:	7ffb      	ldrb	r3, [r7, #31]
 8004cac:	6812      	ldr	r2, [r2, #0]
 8004cae:	69b9      	ldr	r1, [r7, #24]
 8004cb0:	3306      	adds	r3, #6
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	440b      	add	r3, r1
 8004cb6:	3304      	adds	r3, #4
 8004cb8:	601a      	str	r2, [r3, #0]
	for(DIFFDRIVE_Wheel_Enum side= left; side<=right; side++){
 8004cba:	7ffb      	ldrb	r3, [r7, #31]
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	77fb      	strb	r3, [r7, #31]
 8004cc0:	7ffb      	ldrb	r3, [r7, #31]
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d9b9      	bls.n	8004c3a <DIFFDRIVE_STATE_Update+0x1a>
	}

	// Compute and update current pose
	DIFFDRIVE_DeltaWheel2DeltaTrajectory(&delta_a, &delta_th,  tmpstate->delta_wheel);
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	f103 0214 	add.w	r2, r3, #20
 8004ccc:	f107 010c 	add.w	r1, r7, #12
 8004cd0:	f107 0310 	add.w	r3, r7, #16
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f000 f8bf 	bl	8004e58 <DIFFDRIVE_DeltaWheel2DeltaTrajectory>

	theta= tmpstate->pose.theta;
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	617b      	str	r3, [r7, #20]
	tmpstate->pose.x_a   +=  delta_a*cos(theta);
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f7fb fc4f 	bl	8000588 <__aeabi_f2d>
 8004cea:	4604      	mov	r4, r0
 8004cec:	460d      	mov	r5, r1
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f7fb fc49 	bl	8000588 <__aeabi_f2d>
 8004cf6:	4680      	mov	r8, r0
 8004cf8:	4689      	mov	r9, r1
 8004cfa:	6978      	ldr	r0, [r7, #20]
 8004cfc:	f7fb fc44 	bl	8000588 <__aeabi_f2d>
 8004d00:	4602      	mov	r2, r0
 8004d02:	460b      	mov	r3, r1
 8004d04:	ec43 2b10 	vmov	d0, r2, r3
 8004d08:	f00d fb26 	bl	8012358 <cos>
 8004d0c:	ec53 2b10 	vmov	r2, r3, d0
 8004d10:	4640      	mov	r0, r8
 8004d12:	4649      	mov	r1, r9
 8004d14:	f7fb fc90 	bl	8000638 <__aeabi_dmul>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	4620      	mov	r0, r4
 8004d1e:	4629      	mov	r1, r5
 8004d20:	f7fb fad4 	bl	80002cc <__adddf3>
 8004d24:	4602      	mov	r2, r0
 8004d26:	460b      	mov	r3, r1
 8004d28:	4610      	mov	r0, r2
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	f7fb ff7c 	bl	8000c28 <__aeabi_d2f>
 8004d30:	4602      	mov	r2, r0
 8004d32:	69bb      	ldr	r3, [r7, #24]
 8004d34:	601a      	str	r2, [r3, #0]
	tmpstate->pose.y_a   +=  delta_a*sin(theta);
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f7fb fc24 	bl	8000588 <__aeabi_f2d>
 8004d40:	4604      	mov	r4, r0
 8004d42:	460d      	mov	r5, r1
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7fb fc1e 	bl	8000588 <__aeabi_f2d>
 8004d4c:	4680      	mov	r8, r0
 8004d4e:	4689      	mov	r9, r1
 8004d50:	6978      	ldr	r0, [r7, #20]
 8004d52:	f7fb fc19 	bl	8000588 <__aeabi_f2d>
 8004d56:	4602      	mov	r2, r0
 8004d58:	460b      	mov	r3, r1
 8004d5a:	ec43 2b10 	vmov	d0, r2, r3
 8004d5e:	f00d fb4b 	bl	80123f8 <sin>
 8004d62:	ec53 2b10 	vmov	r2, r3, d0
 8004d66:	4640      	mov	r0, r8
 8004d68:	4649      	mov	r1, r9
 8004d6a:	f7fb fc65 	bl	8000638 <__aeabi_dmul>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	460b      	mov	r3, r1
 8004d72:	4620      	mov	r0, r4
 8004d74:	4629      	mov	r1, r5
 8004d76:	f7fb faa9 	bl	80002cc <__adddf3>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	4610      	mov	r0, r2
 8004d80:	4619      	mov	r1, r3
 8004d82:	f7fb ff51 	bl	8000c28 <__aeabi_d2f>
 8004d86:	4602      	mov	r2, r0
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	605a      	str	r2, [r3, #4]
	tmpstate->pose.theta +=  delta_th;
 8004d8c:	69bb      	ldr	r3, [r7, #24]
 8004d8e:	ed93 7a02 	vldr	s14, [r3, #8]
 8004d92:	edd7 7a03 	vldr	s15, [r7, #12]
 8004d96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8004da0:	bf00      	nop
 8004da2:	3720      	adds	r7, #32
 8004da4:	46bd      	mov	sp, r7
 8004da6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004daa:	bf00      	nop
 8004dac:	2000740c 	.word	0x2000740c

08004db0 <DIFFDRIVE_DeltaTrajectory2WheelAngle>:


void DIFFDRIVE_DeltaTrajectory2WheelAngle(float* wheel, float delta_a, float delta_theta){
 8004db0:	b480      	push	{r7}
 8004db2:	b087      	sub	sp, #28
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	ed87 0a02 	vstr	s0, [r7, #8]
 8004dbc:	edc7 0a01 	vstr	s1, [r7, #4]

	float r= hdiffdrv->mech_prmtr.r;
 8004dc0:	4b24      	ldr	r3, [pc, #144]	; (8004e54 <DIFFDRIVE_DeltaTrajectory2WheelAngle+0xa4>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004dc8:	617b      	str	r3, [r7, #20]
	float l= hdiffdrv->mech_prmtr.l;
 8004dca:	4b22      	ldr	r3, [pc, #136]	; (8004e54 <DIFFDRIVE_DeltaTrajectory2WheelAngle+0xa4>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8004dd2:	613b      	str	r3, [r7, #16]

	// Target computation (it's affect input var "wheel" because is a pointer.
	// Also note the "+=" symbol and not "=")
	if( wheel != NULL){
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d035      	beq.n	8004e46 <DIFFDRIVE_DeltaTrajectory2WheelAngle+0x96>
		wheel[left ] +=  delta_a/r - l*delta_theta/r;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	ed93 7a00 	vldr	s14, [r3]
 8004de0:	ed97 6a02 	vldr	s12, [r7, #8]
 8004de4:	edd7 7a05 	vldr	s15, [r7, #20]
 8004de8:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8004dec:	ed97 6a04 	vldr	s12, [r7, #16]
 8004df0:	edd7 7a01 	vldr	s15, [r7, #4]
 8004df4:	ee66 5a27 	vmul.f32	s11, s12, s15
 8004df8:	ed97 6a05 	vldr	s12, [r7, #20]
 8004dfc:	eec5 7a86 	vdiv.f32	s15, s11, s12
 8004e00:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004e04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	edc3 7a00 	vstr	s15, [r3]
		wheel[right] +=  delta_a/r + l*delta_theta/r;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	3304      	adds	r3, #4
 8004e12:	ed93 7a00 	vldr	s14, [r3]
 8004e16:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8004e1e:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8004e22:	ed97 6a04 	vldr	s12, [r7, #16]
 8004e26:	edd7 7a01 	vldr	s15, [r7, #4]
 8004e2a:	ee66 5a27 	vmul.f32	s11, s12, s15
 8004e2e:	ed97 6a05 	vldr	s12, [r7, #20]
 8004e32:	eec5 7a86 	vdiv.f32	s15, s11, s12
 8004e36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	3304      	adds	r3, #4
 8004e3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e42:	edc3 7a00 	vstr	s15, [r3]
	}

}
 8004e46:	bf00      	nop
 8004e48:	371c      	adds	r7, #28
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	2000740c 	.word	0x2000740c

08004e58 <DIFFDRIVE_DeltaWheel2DeltaTrajectory>:

void DIFFDRIVE_DeltaWheel2DeltaTrajectory(float* delta_a_p, float* delta_theta_p, float* delta_wheel){
 8004e58:	b480      	push	{r7}
 8004e5a:	b087      	sub	sp, #28
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]

	float r= hdiffdrv->mech_prmtr.r;
 8004e64:	4b1f      	ldr	r3, [pc, #124]	; (8004ee4 <DIFFDRIVE_DeltaWheel2DeltaTrajectory+0x8c>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8004e6c:	617b      	str	r3, [r7, #20]
	float l= hdiffdrv->mech_prmtr.l;
 8004e6e:	4b1d      	ldr	r3, [pc, #116]	; (8004ee4 <DIFFDRIVE_DeltaWheel2DeltaTrajectory+0x8c>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8004e76:	613b      	str	r3, [r7, #16]

	// Trajectory Variations computation (it's affect input vars delta_a_p and delta_theta_p because are pointers)

	if( delta_a_p != NULL)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d013      	beq.n	8004ea6 <DIFFDRIVE_DeltaWheel2DeltaTrajectory+0x4e>
		*delta_a_p= (delta_wheel[right] + delta_wheel[left])*r/2;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	3304      	adds	r3, #4
 8004e82:	ed93 7a00 	vldr	s14, [r3]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	edd3 7a00 	vldr	s15, [r3]
 8004e8c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e90:	edd7 7a05 	vldr	s15, [r7, #20]
 8004e94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e98:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004e9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	edc3 7a00 	vstr	s15, [r3]

	if( delta_theta_p != NULL )
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d015      	beq.n	8004ed8 <DIFFDRIVE_DeltaWheel2DeltaTrajectory+0x80>
		*delta_theta_p= (delta_wheel[right] - delta_wheel[left])*r/(2*l);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	3304      	adds	r3, #4
 8004eb0:	ed93 7a00 	vldr	s14, [r3]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	edd3 7a00 	vldr	s15, [r3]
 8004eba:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004ebe:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ec2:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004ec6:	edd7 7a04 	vldr	s15, [r7, #16]
 8004eca:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8004ece:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	edc3 7a00 	vstr	s15, [r3]

}
 8004ed8:	bf00      	nop
 8004eda:	371c      	adds	r7, #28
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr
 8004ee4:	2000740c 	.word	0x2000740c

08004ee8 <DIFFDRIVE_CONTROL_WheelStep>:


void DIFFDRIVE_CONTROL_WheelStep(float* newest_target){
 8004ee8:	b590      	push	{r4, r7, lr}
 8004eea:	b08b      	sub	sp, #44	; 0x2c
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]

	DIFFDRIVE_CONTROL_TypeDef* hctrl=  hdiffdrv->control;
 8004ef0:	4b50      	ldr	r3, [pc, #320]	; (8005034 <DIFFDRIVE_CONTROL_WheelStep+0x14c>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004ef8:	623b      	str	r3, [r7, #32]
	float curr_target[2], curr_measure, input[2];

	/* Do control wheels */

	// Waiting for step control enabling
	DIFFDRIVE_TIMING_Wait();
 8004efa:	f7ff fe77 	bl	8004bec <DIFFDRIVE_TIMING_Wait>

	// Then get wheel step measure If counters are not near overflow (look at CaptureMeasure function)
	if( (status= DIFFDRIVE_ENCODER_CaptureMeasure()) == DIFFDRIVE_ERROR ){
 8004efe:	f7ff f9b7 	bl	8004270 <DIFFDRIVE_ENCODER_CaptureMeasure>
 8004f02:	4603      	mov	r3, r0
 8004f04:	77fb      	strb	r3, [r7, #31]
 8004f06:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004f0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f0e:	d10a      	bne.n	8004f26 <DIFFDRIVE_CONTROL_WheelStep+0x3e>
		// If exception, reset control
		DIFFDRIVE_CONTROL_Reset();
 8004f10:	f7ff fde2 	bl	8004ad8 <DIFFDRIVE_CONTROL_Reset>
		// Reset target temporary variable
		newest_target[left ]= 0;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	f04f 0200 	mov.w	r2, #0
 8004f1a:	601a      	str	r2, [r3, #0]
		newest_target[right]= 0;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	3304      	adds	r3, #4
 8004f20:	f04f 0200 	mov.w	r2, #0
 8004f24:	601a      	str	r2, [r3, #0]
	}

	// Compute input
	for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++){
 8004f26:	2300      	movs	r3, #0
 8004f28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004f2c:	e06f      	b.n	800500e <DIFFDRIVE_CONTROL_WheelStep+0x126>

		// Computing input using inversion control
		input[side]  = FEEDFORWARD_InversionControl(&(hctrl[side].fdfrwrd), newest_target[side]);
 8004f2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f32:	2268      	movs	r2, #104	; 0x68
 8004f34:	fb02 f303 	mul.w	r3, r2, r3
 8004f38:	6a3a      	ldr	r2, [r7, #32]
 8004f3a:	4413      	add	r3, r2
 8004f3c:	4619      	mov	r1, r3
 8004f3e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	4413      	add	r3, r2
 8004f48:	edd3 7a00 	vldr	s15, [r3]
 8004f4c:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
 8004f50:	eeb0 0a67 	vmov.f32	s0, s15
 8004f54:	4608      	mov	r0, r1
 8004f56:	f000 faac 	bl	80054b2 <FEEDFORWARD_InversionControl>
 8004f5a:	eef0 7a40 	vmov.f32	s15, s0
 8004f5e:	00a3      	lsls	r3, r4, #2
 8004f60:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004f64:	4413      	add	r3, r2
 8004f66:	3b20      	subs	r3, #32
 8004f68:	edc3 7a00 	vstr	s15, [r3]

		// Wheel angle read from sensor
		curr_measure= __DIFFDRIVE_ENCODER_GET_CURRENT_VALUE(hdiffdrv,side);
 8004f6c:	4b31      	ldr	r3, [pc, #196]	; (8005034 <DIFFDRIVE_CONTROL_WheelStep+0x14c>)
 8004f6e:	6819      	ldr	r1, [r3, #0]
 8004f70:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8004f74:	4613      	mov	r3, r2
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	4413      	add	r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	440b      	add	r3, r1
 8004f7e:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	61bb      	str	r3, [r7, #24]

		// Current target value saved in the feed-forward controller struct (you must call before the
		// Inversion Control function and then to extract this value. Look at feed-forward library to
		// better understand why)
		curr_target[side]= __FEEDFORWARD_GET_CURRENT_TARGET(&(hctrl[side].fdfrwrd));
 8004f86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f8a:	2268      	movs	r2, #104	; 0x68
 8004f8c:	fb02 f303 	mul.w	r3, r2, r3
 8004f90:	6a3a      	ldr	r2, [r7, #32]
 8004f92:	441a      	add	r2, r3
 8004f94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f98:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8004fa0:	440b      	add	r3, r1
 8004fa2:	3b18      	subs	r3, #24
 8004fa4:	601a      	str	r2, [r3, #0]

		// Computing PID input
		input[side] += PID_Control(&(hctrl[side].pid), curr_target[side], curr_measure);
 8004fa6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004faa:	2268      	movs	r2, #104	; 0x68
 8004fac:	fb02 f303 	mul.w	r3, r2, r3
 8004fb0:	6a3a      	ldr	r2, [r7, #32]
 8004fb2:	4413      	add	r3, r2
 8004fb4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8004fb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004fbc:	009b      	lsls	r3, r3, #2
 8004fbe:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8004fc2:	440b      	add	r3, r1
 8004fc4:	3b18      	subs	r3, #24
 8004fc6:	edd3 7a00 	vldr	s15, [r3]
 8004fca:	edd7 0a06 	vldr	s1, [r7, #24]
 8004fce:	eeb0 0a67 	vmov.f32	s0, s15
 8004fd2:	4610      	mov	r0, r2
 8004fd4:	f000 fb9b 	bl	800570e <PID_Control>
 8004fd8:	eeb0 7a40 	vmov.f32	s14, s0
 8004fdc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004fe6:	4413      	add	r3, r2
 8004fe8:	3b20      	subs	r3, #32
 8004fea:	edd3 7a00 	vldr	s15, [r3]
 8004fee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ff2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004ffc:	4413      	add	r3, r2
 8004ffe:	3b20      	subs	r3, #32
 8005000:	edc3 7a00 	vstr	s15, [r3]
	for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++){
 8005004:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005008:	3301      	adds	r3, #1
 800500a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800500e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005012:	2b01      	cmp	r3, #1
 8005014:	d98b      	bls.n	8004f2e <DIFFDRIVE_CONTROL_WheelStep+0x46>

	}

	// Set new PWMs signals
	DIFFDRIVE_MOTOR_SetPWMs(input);
 8005016:	f107 0308 	add.w	r3, r7, #8
 800501a:	4618      	mov	r0, r3
 800501c:	f7fe fef2 	bl	8003e04 <DIFFDRIVE_MOTOR_SetPWMs>

	// Update differential drive state structure
	DIFFDRIVE_STATE_Update(input);
 8005020:	f107 0308 	add.w	r3, r7, #8
 8005024:	4618      	mov	r0, r3
 8005026:	f7ff fdfb 	bl	8004c20 <DIFFDRIVE_STATE_Update>

}
 800502a:	bf00      	nop
 800502c:	372c      	adds	r7, #44	; 0x2c
 800502e:	46bd      	mov	sp, r7
 8005030:	bd90      	pop	{r4, r7, pc}
 8005032:	bf00      	nop
 8005034:	2000740c 	.word	0x2000740c

08005038 <DIFFDRIVE_TrackingStart>:

void DIFFDRIVE_TrackingStart(void){
 8005038:	b580      	push	{r7, lr}
 800503a:	af00      	add	r7, sp, #0

	// Start control
	DIFFDRIVE_CONTROL_Start();
 800503c:	f7ff fd3a 	bl	8004ab4 <DIFFDRIVE_CONTROL_Start>

	// First step wheels control (starts with zeros, robot still)
	DIFFDRIVE_TrackingStep(0,0);
 8005040:	eddf 0a03 	vldr	s1, [pc, #12]	; 8005050 <DIFFDRIVE_TrackingStart+0x18>
 8005044:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8005050 <DIFFDRIVE_TrackingStart+0x18>
 8005048:	f000 f80a 	bl	8005060 <DIFFDRIVE_TrackingStep>

}
 800504c:	bf00      	nop
 800504e:	bd80      	pop	{r7, pc}
 8005050:	00000000 	.word	0x00000000

08005054 <DIFFDRIVE_TrackingStop>:


void DIFFDRIVE_TrackingStop(void){
 8005054:	b580      	push	{r7, lr}
 8005056:	af00      	add	r7, sp, #0

	// Stop control
	DIFFDRIVE_CONTROL_Stop();
 8005058:	f7ff fd36 	bl	8004ac8 <DIFFDRIVE_CONTROL_Stop>

}
 800505c:	bf00      	nop
 800505e:	bd80      	pop	{r7, pc}

08005060 <DIFFDRIVE_TrackingStep>:


void DIFFDRIVE_TrackingStep(float delta_a, float delta_theta){
 8005060:	b580      	push	{r7, lr}
 8005062:	b086      	sub	sp, #24
 8005064:	af00      	add	r7, sp, #0
 8005066:	ed87 0a01 	vstr	s0, [r7, #4]
 800506a:	edc7 0a00 	vstr	s1, [r7]

	DIFFDRIVE_CONTROL_TypeDef* tmpctrl= hdiffdrv->control;
 800506e:	4b1a      	ldr	r3, [pc, #104]	; (80050d8 <DIFFDRIVE_TrackingStep+0x78>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8005076:	613b      	str	r3, [r7, #16]
	float newest_target[2];

	// Extracting previous target
	for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++)
 8005078:	2300      	movs	r3, #0
 800507a:	75fb      	strb	r3, [r7, #23]
 800507c:	e010      	b.n	80050a0 <DIFFDRIVE_TrackingStep+0x40>
		newest_target[side]= __FEEDFORWARD_GET_NEWEST_TARGET(&tmpctrl[side].fdfrwrd);
 800507e:	7dfb      	ldrb	r3, [r7, #23]
 8005080:	2268      	movs	r2, #104	; 0x68
 8005082:	fb02 f303 	mul.w	r3, r2, r3
 8005086:	693a      	ldr	r2, [r7, #16]
 8005088:	441a      	add	r2, r3
 800508a:	7dfb      	ldrb	r3, [r7, #23]
 800508c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	f107 0118 	add.w	r1, r7, #24
 8005094:	440b      	add	r3, r1
 8005096:	3b10      	subs	r3, #16
 8005098:	601a      	str	r2, [r3, #0]
	for(DIFFDRIVE_Wheel_Enum side=left; side<=right; side++)
 800509a:	7dfb      	ldrb	r3, [r7, #23]
 800509c:	3301      	adds	r3, #1
 800509e:	75fb      	strb	r3, [r7, #23]
 80050a0:	7dfb      	ldrb	r3, [r7, #23]
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d9eb      	bls.n	800507e <DIFFDRIVE_TrackingStep+0x1e>


	// Computing newest target
	DIFFDRIVE_DeltaTrajectory2WheelAngle(newest_target, delta_a, delta_theta);
 80050a6:	f107 0308 	add.w	r3, r7, #8
 80050aa:	edd7 0a00 	vldr	s1, [r7]
 80050ae:	ed97 0a01 	vldr	s0, [r7, #4]
 80050b2:	4618      	mov	r0, r3
 80050b4:	f7ff fe7c 	bl	8004db0 <DIFFDRIVE_DeltaTrajectory2WheelAngle>

	// Make a wheel step motion
	DIFFDRIVE_CONTROL_WheelStep(newest_target);
 80050b8:	f107 0308 	add.w	r3, r7, #8
 80050bc:	4618      	mov	r0, r3
 80050be:	f7ff ff13 	bl	8004ee8 <DIFFDRIVE_CONTROL_WheelStep>

	// Updating History
	DIFFDRIVE_HISTORY_Update(delta_a, delta_theta);
 80050c2:	edd7 0a00 	vldr	s1, [r7]
 80050c6:	ed97 0a01 	vldr	s0, [r7, #4]
 80050ca:	f7ff f9c7 	bl	800445c <DIFFDRIVE_HISTORY_Update>


}
 80050ce:	bf00      	nop
 80050d0:	3718      	adds	r7, #24
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	2000740c 	.word	0x2000740c

080050dc <DIFFDRIVE_TIMING_Callback>:
	DIFFDRIVE_MOTOR_Stop();

}


void DIFFDRIVE_TIMING_Callback(TIM_HandleTypeDef* htim){
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]

	// Enabling timing flag
	hdiffdrv->timing.flag= true;
 80050e4:	4b05      	ldr	r3, [pc, #20]	; (80050fc <DIFFDRIVE_TIMING_Callback+0x20>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2201      	movs	r2, #1
 80050ea:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4


}
 80050ee:	bf00      	nop
 80050f0:	370c      	adds	r7, #12
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	2000740c 	.word	0x2000740c

08005100 <MAF_Create>:
#include <stdlib.h>

// Moving Average Filter Methods --------------------------------------------------------------------- //

// MAF Create
MAF_HandleTypeDef MAF_Create(const int buffsize, float *weights){
 8005100:	b5b0      	push	{r4, r5, r7, lr}
 8005102:	b08a      	sub	sp, #40	; 0x28
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
	MAF_HandleTypeDef tmp;

	tmp.buffsize = buffsize;
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	613b      	str	r3, [r7, #16]
	tmp.buffer = (float*)calloc(buffsize,sizeof(float));
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	2104      	movs	r1, #4
 8005114:	4618      	mov	r0, r3
 8005116:	f008 fcc1 	bl	800da9c <calloc>
 800511a:	4603      	mov	r3, r0
 800511c:	623b      	str	r3, [r7, #32]
	tmp.sum = 0;
 800511e:	f04f 0300 	mov.w	r3, #0
 8005122:	617b      	str	r3, [r7, #20]
	tmp.avg = 0;
 8005124:	f04f 0300 	mov.w	r3, #0
 8005128:	61bb      	str	r3, [r7, #24]
	tmp.idx = 0;
 800512a:	2300      	movs	r3, #0
 800512c:	61fb      	str	r3, [r7, #28]
	tmp.weights= weights;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	627b      	str	r3, [r7, #36]	; 0x24


	return tmp;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	461d      	mov	r5, r3
 8005136:	f107 0410 	add.w	r4, r7, #16
 800513a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800513c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800513e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005142:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8005146:	68f8      	ldr	r0, [r7, #12]
 8005148:	3728      	adds	r7, #40	; 0x28
 800514a:	46bd      	mov	sp, r7
 800514c:	bdb0      	pop	{r4, r5, r7, pc}

0800514e <MAF_Reset>:

void MAF_Reset(MAF_HandleTypeDef* filter, float init_val){
 800514e:	b480      	push	{r7}
 8005150:	b085      	sub	sp, #20
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
 8005156:	ed87 0a00 	vstr	s0, [r7]

	filter->sum = init_val;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	605a      	str	r2, [r3, #4]
	filter->avg = init_val;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	683a      	ldr	r2, [r7, #0]
 8005164:	609a      	str	r2, [r3, #8]
	filter->idx = 0;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	60da      	str	r2, [r3, #12]

	for(int i=0; i < filter->buffsize; i++)
 800516c:	2300      	movs	r3, #0
 800516e:	60fb      	str	r3, [r7, #12]
 8005170:	e009      	b.n	8005186 <MAF_Reset+0x38>
		filter->buffer[i]= init_val;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	691a      	ldr	r2, [r3, #16]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	4413      	add	r3, r2
 800517c:	683a      	ldr	r2, [r7, #0]
 800517e:	601a      	str	r2, [r3, #0]
	for(int i=0; i < filter->buffsize; i++)
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	3301      	adds	r3, #1
 8005184:	60fb      	str	r3, [r7, #12]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	429a      	cmp	r2, r3
 800518e:	dbf0      	blt.n	8005172 <MAF_Reset+0x24>
}
 8005190:	bf00      	nop
 8005192:	bf00      	nop
 8005194:	3714      	adds	r7, #20
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr

0800519e <MAF_Update>:

// Maf update. Arithmetic or Weighted. If latter the weights array are ordered from oldest to newest
void MAF_Update(MAF_HandleTypeDef* filter, const float data){
 800519e:	b480      	push	{r7}
 80051a0:	b087      	sub	sp, #28
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
 80051a6:	ed87 0a00 	vstr	s0, [r7]

	// Weighted
	if(filter->weights != NULL){
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	695b      	ldr	r3, [r3, #20]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d03e      	beq.n	8005230 <MAF_Update+0x92>
		// Store current measure
		filter->buffer[filter->idx] = data;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	691a      	ldr	r2, [r3, #16]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	4413      	add	r3, r2
 80051be:	683a      	ldr	r2, [r7, #0]
 80051c0:	601a      	str	r2, [r3, #0]

		// Sum variable
		float sum_tmp = 0;
 80051c2:	f04f 0300 	mov.w	r3, #0
 80051c6:	617b      	str	r3, [r7, #20]
		// Index variable to scan the circular buffer
		int idx_tmp;

		// Computing average from oldest to newest (from 1 to size+1), in circular buffer
		// the oldest are the next value from the current
		for(int i=1; i<filter->buffsize+1; i++){
 80051c8:	2301      	movs	r3, #1
 80051ca:	613b      	str	r3, [r7, #16]
 80051cc:	e027      	b.n	800521e <MAF_Update+0x80>
			// Current buffer index in the for loop (the mod '%' serve for the circular index)
			idx_tmp = (filter->idx+i)%(filter->buffsize);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68da      	ldr	r2, [r3, #12]
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	4413      	add	r3, r2
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	6812      	ldr	r2, [r2, #0]
 80051da:	fb93 f1f2 	sdiv	r1, r3, r2
 80051de:	fb02 f201 	mul.w	r2, r2, r1
 80051e2:	1a9b      	subs	r3, r3, r2
 80051e4:	60fb      	str	r3, [r7, #12]
			// Current sum
			sum_tmp += (filter->buffer[idx_tmp])*(filter->weights[i-1]) 	;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	691a      	ldr	r2, [r3, #16]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	4413      	add	r3, r2
 80051f0:	ed93 7a00 	vldr	s14, [r3]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	695a      	ldr	r2, [r3, #20]
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80051fe:	3b01      	subs	r3, #1
 8005200:	009b      	lsls	r3, r3, #2
 8005202:	4413      	add	r3, r2
 8005204:	edd3 7a00 	vldr	s15, [r3]
 8005208:	ee67 7a27 	vmul.f32	s15, s14, s15
 800520c:	ed97 7a05 	vldr	s14, [r7, #20]
 8005210:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005214:	edc7 7a05 	vstr	s15, [r7, #20]
		for(int i=1; i<filter->buffsize+1; i++){
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	3301      	adds	r3, #1
 800521c:	613b      	str	r3, [r7, #16]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	693a      	ldr	r2, [r7, #16]
 8005224:	429a      	cmp	r2, r3
 8005226:	ddd2      	ble.n	80051ce <MAF_Update+0x30>
		}
		filter->avg = sum_tmp;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	697a      	ldr	r2, [r7, #20]
 800522c:	609a      	str	r2, [r3, #8]
 800522e:	e02f      	b.n	8005290 <MAF_Update+0xf2>
	}
	// Arithmetic
	else{
		// Remove oldest value from circular buffer
		filter->sum -= filter->buffer[filter->idx];
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	ed93 7a01 	vldr	s14, [r3, #4]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691a      	ldr	r2, [r3, #16]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	4413      	add	r3, r2
 8005242:	edd3 7a00 	vldr	s15, [r3]
 8005246:	ee77 7a67 	vsub.f32	s15, s14, s15
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	edc3 7a01 	vstr	s15, [r3, #4]

		// Add current measure
		filter->sum += data;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	ed93 7a01 	vldr	s14, [r3, #4]
 8005256:	edd7 7a00 	vldr	s15, [r7]
 800525a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	edc3 7a01 	vstr	s15, [r3, #4]

		// Calculate Average
		filter->avg = (float) filter->sum/filter->buffsize;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	edd3 6a01 	vldr	s13, [r3, #4]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	ee07 3a90 	vmov	s15, r3
 8005272:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005276:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	edc3 7a02 	vstr	s15, [r3, #8]

		// Store current measure
		filter->buffer[filter->idx] = data;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	691a      	ldr	r2, [r3, #16]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	4413      	add	r3, r2
 800528c:	683a      	ldr	r2, [r7, #0]
 800528e:	601a      	str	r2, [r3, #0]
	}

	// Increase index (the mod '%' serve for the circular buffer)
	filter->idx = (filter->idx+1)%(filter->buffsize);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	3301      	adds	r3, #1
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	6812      	ldr	r2, [r2, #0]
 800529a:	fb93 f1f2 	sdiv	r1, r3, r2
 800529e:	fb02 f201 	mul.w	r2, r2, r1
 80052a2:	1a9a      	subs	r2, r3, r2
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	60da      	str	r2, [r3, #12]

}
 80052a8:	bf00      	nop
 80052aa:	371c      	adds	r7, #28
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <FEEDFORWARD_Init>:

#include <stdlib.h>
#include "my_lib/feedforward_controller.h"


void FEEDFORWARD_Init(FEEDFORWARD_HandleTypeDef* hctrl){
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]

	// Initializing handle structure values from Init field
	hctrl->arma.n_ar=  hctrl->Init.arma_n_ar;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	881a      	ldrh	r2, [r3, #0]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	821a      	strh	r2, [r3, #16]
	hctrl->arma.n_ma=  hctrl->Init.arma_n_ma;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	885a      	ldrh	r2, [r3, #2]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	825a      	strh	r2, [r3, #18]
	hctrl->arma.tau=   hctrl->Init.arma_tau;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	889a      	ldrh	r2, [r3, #4]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	829a      	strh	r2, [r3, #20]

	hctrl->arma.AR= (float*)calloc(hctrl->arma.n_ar,sizeof(float));
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	8a1b      	ldrh	r3, [r3, #16]
 80052d8:	2104      	movs	r1, #4
 80052da:	4618      	mov	r0, r3
 80052dc:	f008 fbde 	bl	800da9c <calloc>
 80052e0:	4603      	mov	r3, r0
 80052e2:	461a      	mov	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	619a      	str	r2, [r3, #24]
	for(int i=0; i < hctrl->arma.n_ar; i++)
 80052e8:	2300      	movs	r3, #0
 80052ea:	60fb      	str	r3, [r7, #12]
 80052ec:	e00e      	b.n	800530c <FEEDFORWARD_Init+0x58>
		hctrl->arma.AR[i]= hctrl->Init.arma_AR[i];
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	689a      	ldr	r2, [r3, #8]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	441a      	add	r2, r3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6999      	ldr	r1, [r3, #24]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	440b      	add	r3, r1
 8005302:	6812      	ldr	r2, [r2, #0]
 8005304:	601a      	str	r2, [r3, #0]
	for(int i=0; i < hctrl->arma.n_ar; i++)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	3301      	adds	r3, #1
 800530a:	60fb      	str	r3, [r7, #12]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	8a1b      	ldrh	r3, [r3, #16]
 8005310:	461a      	mov	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	4293      	cmp	r3, r2
 8005316:	dbea      	blt.n	80052ee <FEEDFORWARD_Init+0x3a>

	hctrl->arma.MA= (float*)calloc(hctrl->arma.n_ma,sizeof(float));
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	8a5b      	ldrh	r3, [r3, #18]
 800531c:	2104      	movs	r1, #4
 800531e:	4618      	mov	r0, r3
 8005320:	f008 fbbc 	bl	800da9c <calloc>
 8005324:	4603      	mov	r3, r0
 8005326:	461a      	mov	r2, r3
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	61da      	str	r2, [r3, #28]
	for(int i=0; i < hctrl->arma.n_ma; i++)
 800532c:	2300      	movs	r3, #0
 800532e:	60bb      	str	r3, [r7, #8]
 8005330:	e00e      	b.n	8005350 <FEEDFORWARD_Init+0x9c>
		hctrl->arma.MA[i]= hctrl->Init.arma_MA[i];
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	68da      	ldr	r2, [r3, #12]
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	441a      	add	r2, r3
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	69d9      	ldr	r1, [r3, #28]
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	440b      	add	r3, r1
 8005346:	6812      	ldr	r2, [r2, #0]
 8005348:	601a      	str	r2, [r3, #0]
	for(int i=0; i < hctrl->arma.n_ma; i++)
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	3301      	adds	r3, #1
 800534e:	60bb      	str	r3, [r7, #8]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	8a5b      	ldrh	r3, [r3, #18]
 8005354:	461a      	mov	r2, r3
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	4293      	cmp	r3, r2
 800535a:	dbea      	blt.n	8005332 <FEEDFORWARD_Init+0x7e>

	// Allocating history' arrays
	hctrl->target_buffer= (float*)calloc(hctrl->arma.n_ar,sizeof(float));
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	8a1b      	ldrh	r3, [r3, #16]
 8005360:	2104      	movs	r1, #4
 8005362:	4618      	mov	r0, r3
 8005364:	f008 fb9a 	bl	800da9c <calloc>
 8005368:	4603      	mov	r3, r0
 800536a:	461a      	mov	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	625a      	str	r2, [r3, #36]	; 0x24
	hctrl->input_buffer=  (float*)calloc(hctrl->arma.n_ma,sizeof(float));
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	8a5b      	ldrh	r3, [r3, #18]
 8005374:	2104      	movs	r1, #4
 8005376:	4618      	mov	r0, r3
 8005378:	f008 fb90 	bl	800da9c <calloc>
 800537c:	4603      	mov	r3, r0
 800537e:	461a      	mov	r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	621a      	str	r2, [r3, #32]

}
 8005384:	bf00      	nop
 8005386:	3710      	adds	r7, #16
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <FEEDFORWARD_BufferInit>:
	// Reset feed-forward buffer (with NULL value in second argument the buffers are initialized with zeros)
	FEEDFORWARD_BufferInit(hctrl, NULL);

}

void FEEDFORWARD_BufferInit(FEEDFORWARD_HandleTypeDef* hctrl, float *target_init){
 800538c:	b490      	push	{r4, r7}
 800538e:	b08c      	sub	sp, #48	; 0x30
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]

	FEEDFORWARD_ARMA_Parameter arma= hctrl->arma;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f107 0408 	add.w	r4, r7, #8
 800539c:	3310      	adds	r3, #16
 800539e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80053a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	uint16_t n_ar= arma.n_ar;
 80053a4:	893b      	ldrh	r3, [r7, #8]
 80053a6:	83fb      	strh	r3, [r7, #30]
	uint16_t n_ma= arma.n_ma;
 80053a8:	897b      	ldrh	r3, [r7, #10]
 80053aa:	83bb      	strh	r3, [r7, #28]
	uint16_t  tau= arma.tau;
 80053ac:	89bb      	ldrh	r3, [r7, #12]
 80053ae:	837b      	strh	r3, [r7, #26]

	// If target pointer is equal to NULL the buffers take zero values
	if( (void *)target_init == NULL ){
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d129      	bne.n	800540a <FEEDFORWARD_BufferInit+0x7e>

		for(int i= 0; i < tau; i++)
 80053b6:	2300      	movs	r3, #0
 80053b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053ba:	e00d      	b.n	80053d8 <FEEDFORWARD_BufferInit+0x4c>
			hctrl->target_buffer[(n_ar-1)-i]= 0;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053c0:	8bfb      	ldrh	r3, [r7, #30]
 80053c2:	1e59      	subs	r1, r3, #1
 80053c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053c6:	1acb      	subs	r3, r1, r3
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	4413      	add	r3, r2
 80053cc:	f04f 0200 	mov.w	r2, #0
 80053d0:	601a      	str	r2, [r3, #0]
		for(int i= 0; i < tau; i++)
 80053d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053d4:	3301      	adds	r3, #1
 80053d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053d8:	8b7b      	ldrh	r3, [r7, #26]
 80053da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80053dc:	429a      	cmp	r2, r3
 80053de:	dbed      	blt.n	80053bc <FEEDFORWARD_BufferInit+0x30>

		// Complete first values with the same initial value
		for(int i= (n_ar-1)-tau; i >= 0; i--)
 80053e0:	8bfb      	ldrh	r3, [r7, #30]
 80053e2:	1e5a      	subs	r2, r3, #1
 80053e4:	8b7b      	ldrh	r3, [r7, #26]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80053ea:	e00a      	b.n	8005402 <FEEDFORWARD_BufferInit+0x76>
			hctrl->target_buffer[i]= 0;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4413      	add	r3, r2
 80053f6:	f04f 0200 	mov.w	r2, #0
 80053fa:	601a      	str	r2, [r3, #0]
		for(int i= (n_ar-1)-tau; i >= 0; i--)
 80053fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053fe:	3b01      	subs	r3, #1
 8005400:	62bb      	str	r3, [r7, #40]	; 0x28
 8005402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005404:	2b00      	cmp	r3, #0
 8005406:	daf1      	bge.n	80053ec <FEEDFORWARD_BufferInit+0x60>
 8005408:	e02d      	b.n	8005466 <FEEDFORWARD_BufferInit+0xda>

	}
	// Else I use the input values
	else{
		for(int i= 0; i < tau; i++)
 800540a:	2300      	movs	r3, #0
 800540c:	627b      	str	r3, [r7, #36]	; 0x24
 800540e:	e012      	b.n	8005436 <FEEDFORWARD_BufferInit+0xaa>
			hctrl->target_buffer[(n_ar-1)-i]= target_init[tau-i];
 8005410:	8b7a      	ldrh	r2, [r7, #26]
 8005412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	683a      	ldr	r2, [r7, #0]
 800541a:	441a      	add	r2, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005420:	8bfb      	ldrh	r3, [r7, #30]
 8005422:	1e58      	subs	r0, r3, #1
 8005424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005426:	1ac3      	subs	r3, r0, r3
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	440b      	add	r3, r1
 800542c:	6812      	ldr	r2, [r2, #0]
 800542e:	601a      	str	r2, [r3, #0]
		for(int i= 0; i < tau; i++)
 8005430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005432:	3301      	adds	r3, #1
 8005434:	627b      	str	r3, [r7, #36]	; 0x24
 8005436:	8b7b      	ldrh	r3, [r7, #26]
 8005438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800543a:	429a      	cmp	r2, r3
 800543c:	dbe8      	blt.n	8005410 <FEEDFORWARD_BufferInit+0x84>

		// Complete first values with the same initial value
		for(int i= (n_ar-1)-tau; i >= 0; i--)
 800543e:	8bfb      	ldrh	r3, [r7, #30]
 8005440:	1e5a      	subs	r2, r3, #1
 8005442:	8b7b      	ldrh	r3, [r7, #26]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	623b      	str	r3, [r7, #32]
 8005448:	e00a      	b.n	8005460 <FEEDFORWARD_BufferInit+0xd4>
			hctrl->target_buffer[i]= target_init[0];
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800544e:	6a3b      	ldr	r3, [r7, #32]
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	4413      	add	r3, r2
 8005454:	683a      	ldr	r2, [r7, #0]
 8005456:	6812      	ldr	r2, [r2, #0]
 8005458:	601a      	str	r2, [r3, #0]
		for(int i= (n_ar-1)-tau; i >= 0; i--)
 800545a:	6a3b      	ldr	r3, [r7, #32]
 800545c:	3b01      	subs	r3, #1
 800545e:	623b      	str	r3, [r7, #32]
 8005460:	6a3b      	ldr	r3, [r7, #32]
 8005462:	2b00      	cmp	r3, #0
 8005464:	daf1      	bge.n	800544a <FEEDFORWARD_BufferInit+0xbe>
	}

	// Set current values (see the formula on header file to understand the index below)
	hctrl->current_target= hctrl->target_buffer[n_ar-1-tau];
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800546a:	8bfb      	ldrh	r3, [r7, #30]
 800546c:	1e59      	subs	r1, r3, #1
 800546e:	8b7b      	ldrh	r3, [r7, #26]
 8005470:	1acb      	subs	r3, r1, r3
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	4413      	add	r3, r2
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	62da      	str	r2, [r3, #44]	; 0x2c
	hctrl->current_input=  hctrl->input_buffer[n_ma-1];
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a1a      	ldr	r2, [r3, #32]
 8005480:	8bbb      	ldrh	r3, [r7, #28]
 8005482:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005486:	3b01      	subs	r3, #1
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	4413      	add	r3, r2
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	629a      	str	r2, [r3, #40]	; 0x28

	// Updating newest target (it's an useful information)
	hctrl->newest_target= hctrl->target_buffer[arma.n_ar-1];
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005496:	893b      	ldrh	r3, [r7, #8]
 8005498:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800549c:	3b01      	subs	r3, #1
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	4413      	add	r3, r2
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80054a8:	bf00      	nop
 80054aa:	3730      	adds	r7, #48	; 0x30
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bc90      	pop	{r4, r7}
 80054b0:	4770      	bx	lr

080054b2 <FEEDFORWARD_InversionControl>:


float FEEDFORWARD_InversionControl(FEEDFORWARD_HandleTypeDef* hctrl, float newest_target){
 80054b2:	b590      	push	{r4, r7, lr}
 80054b4:	b08f      	sub	sp, #60	; 0x3c
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	6078      	str	r0, [r7, #4]
 80054ba:	ed87 0a00 	vstr	s0, [r7]

	float input= 0;
 80054be:	f04f 0300 	mov.w	r3, #0
 80054c2:	637b      	str	r3, [r7, #52]	; 0x34
	FEEDFORWARD_ARMA_Parameter arma= hctrl->arma;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f107 040c 	add.w	r4, r7, #12
 80054ca:	3310      	adds	r3, #16
 80054cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80054ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	int oldest_ar_sample= 0;
 80054d2:	2300      	movs	r3, #0
 80054d4:	62bb      	str	r3, [r7, #40]	; 0x28
	int newest_ar_sample= arma.n_ar-1;  // Last minus one because
 80054d6:	89bb      	ldrh	r3, [r7, #12]
 80054d8:	3b01      	subs	r3, #1
 80054da:	627b      	str	r3, [r7, #36]	; 0x24
								    	//
	int oldest_ma_sample= 0;			//
 80054dc:	2300      	movs	r3, #0
 80054de:	623b      	str	r3, [r7, #32]
	int newest_ma_sample= arma.n_ma-1;  // C arrays start from 0
 80054e0:	89fb      	ldrh	r3, [r7, #14]
 80054e2:	3b01      	subs	r3, #1
 80054e4:	61fb      	str	r3, [r7, #28]

	// Assigning the newest target value
	hctrl->target_buffer[newest_ar_sample]= newest_target;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	4413      	add	r3, r2
 80054f0:	683a      	ldr	r2, [r7, #0]
 80054f2:	601a      	str	r2, [r3, #0]

	// Compute feed-forward input (inversion control)
	for(int i= oldest_ar_sample; i <= newest_ar_sample; i++)
 80054f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054f6:	633b      	str	r3, [r7, #48]	; 0x30
 80054f8:	e019      	b.n	800552e <FEEDFORWARD_InversionControl+0x7c>
		input += arma.AR[newest_ar_sample-i]*hctrl->target_buffer[i];
 80054fa:	697a      	ldr	r2, [r7, #20]
 80054fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80054fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005500:	1acb      	subs	r3, r1, r3
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	4413      	add	r3, r2
 8005506:	ed93 7a00 	vldr	s14, [r3]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800550e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	4413      	add	r3, r2
 8005514:	edd3 7a00 	vldr	s15, [r3]
 8005518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800551c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8005520:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005524:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for(int i= oldest_ar_sample; i <= newest_ar_sample; i++)
 8005528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800552a:	3301      	adds	r3, #1
 800552c:	633b      	str	r3, [r7, #48]	; 0x30
 800552e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005532:	429a      	cmp	r2, r3
 8005534:	dde1      	ble.n	80054fa <FEEDFORWARD_InversionControl+0x48>
	// I know inputs until the newest_ma_sample-1
	for(int j= oldest_ma_sample; j <= newest_ma_sample-1; j++)
 8005536:	6a3b      	ldr	r3, [r7, #32]
 8005538:	62fb      	str	r3, [r7, #44]	; 0x2c
 800553a:	e01b      	b.n	8005574 <FEEDFORWARD_InversionControl+0xc2>
		input += -arma.MA[newest_ma_sample-j]*hctrl->input_buffer[j];
 800553c:	69ba      	ldr	r2, [r7, #24]
 800553e:	69f9      	ldr	r1, [r7, #28]
 8005540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005542:	1acb      	subs	r3, r1, r3
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	4413      	add	r3, r2
 8005548:	edd3 7a00 	vldr	s15, [r3]
 800554c:	eeb1 7a67 	vneg.f32	s14, s15
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a1a      	ldr	r2, [r3, #32]
 8005554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	4413      	add	r3, r2
 800555a:	edd3 7a00 	vldr	s15, [r3]
 800555e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005562:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8005566:	ee77 7a27 	vadd.f32	s15, s14, s15
 800556a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for(int j= oldest_ma_sample; j <= newest_ma_sample-1; j++)
 800556e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005570:	3301      	adds	r3, #1
 8005572:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005574:	69fa      	ldr	r2, [r7, #28]
 8005576:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005578:	429a      	cmp	r2, r3
 800557a:	dcdf      	bgt.n	800553c <FEEDFORWARD_InversionControl+0x8a>
	// Last input is computed here
	input /= arma.MA[0];
 800557c:	69bb      	ldr	r3, [r7, #24]
 800557e:	ed93 7a00 	vldr	s14, [r3]
 8005582:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8005586:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800558a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

	// Saving newest input
	hctrl->input_buffer[newest_ma_sample]= input;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a1a      	ldr	r2, [r3, #32]
 8005592:	69fb      	ldr	r3, [r7, #28]
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	4413      	add	r3, r2
 8005598:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800559a:	601a      	str	r2, [r3, #0]

	// Updating Buffer for next step
	FEEDFORWARD_BufferUpdate(hctrl);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 f808 	bl	80055b2 <FEEDFORWARD_BufferUpdate>

	return input;
 80055a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055a4:	ee07 3a90 	vmov	s15, r3
}
 80055a8:	eeb0 0a67 	vmov.f32	s0, s15
 80055ac:	373c      	adds	r7, #60	; 0x3c
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd90      	pop	{r4, r7, pc}

080055b2 <FEEDFORWARD_BufferUpdate>:


void FEEDFORWARD_BufferUpdate(FEEDFORWARD_HandleTypeDef* hctrl){
 80055b2:	b490      	push	{r4, r7}
 80055b4:	b088      	sub	sp, #32
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]

	FEEDFORWARD_ARMA_Parameter arma= hctrl->arma;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f107 0408 	add.w	r4, r7, #8
 80055c0:	3310      	adds	r3, #16
 80055c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80055c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	// Updating current values (see the formula on header file to understand the index below)
	hctrl->current_target= hctrl->target_buffer[arma.n_ar-1-arma.tau];
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80055cc:	893b      	ldrh	r3, [r7, #8]
 80055ce:	3b01      	subs	r3, #1
 80055d0:	89b9      	ldrh	r1, [r7, #12]
 80055d2:	1a5b      	subs	r3, r3, r1
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	4413      	add	r3, r2
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	62da      	str	r2, [r3, #44]	; 0x2c
	hctrl->current_input=  hctrl->input_buffer[arma.n_ma-1];
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a1a      	ldr	r2, [r3, #32]
 80055e2:	897b      	ldrh	r3, [r7, #10]
 80055e4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80055e8:	3b01      	subs	r3, #1
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	4413      	add	r3, r2
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	629a      	str	r2, [r3, #40]	; 0x28

	// Updating newest target (it's an useful information)
	hctrl->newest_target= hctrl->target_buffer[arma.n_ar-1];
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80055f8:	893b      	ldrh	r3, [r7, #8]
 80055fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80055fe:	3b01      	subs	r3, #1
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	4413      	add	r3, r2
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	631a      	str	r2, [r3, #48]	; 0x30

	// Then slide buffers ( look, loops go from idx=0 to idx=n-2 )
	for(int i=0; i < arma.n_ar-1; i++)
 800560a:	2300      	movs	r3, #0
 800560c:	61fb      	str	r3, [r7, #28]
 800560e:	e00f      	b.n	8005630 <FEEDFORWARD_BufferUpdate+0x7e>
		hctrl->target_buffer[i]= hctrl->target_buffer[i+1];
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	3301      	adds	r3, #1
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	441a      	add	r2, r3
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	440b      	add	r3, r1
 8005626:	6812      	ldr	r2, [r2, #0]
 8005628:	601a      	str	r2, [r3, #0]
	for(int i=0; i < arma.n_ar-1; i++)
 800562a:	69fb      	ldr	r3, [r7, #28]
 800562c:	3301      	adds	r3, #1
 800562e:	61fb      	str	r3, [r7, #28]
 8005630:	893b      	ldrh	r3, [r7, #8]
 8005632:	3b01      	subs	r3, #1
 8005634:	69fa      	ldr	r2, [r7, #28]
 8005636:	429a      	cmp	r2, r3
 8005638:	dbea      	blt.n	8005610 <FEEDFORWARD_BufferUpdate+0x5e>
	for(int i=0; i < arma.n_ma-1; i++)
 800563a:	2300      	movs	r3, #0
 800563c:	61bb      	str	r3, [r7, #24]
 800563e:	e00f      	b.n	8005660 <FEEDFORWARD_BufferUpdate+0xae>
		hctrl->input_buffer[i]= hctrl->input_buffer[i+1];
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6a1a      	ldr	r2, [r3, #32]
 8005644:	69bb      	ldr	r3, [r7, #24]
 8005646:	3301      	adds	r3, #1
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	441a      	add	r2, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6a19      	ldr	r1, [r3, #32]
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	440b      	add	r3, r1
 8005656:	6812      	ldr	r2, [r2, #0]
 8005658:	601a      	str	r2, [r3, #0]
	for(int i=0; i < arma.n_ma-1; i++)
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	3301      	adds	r3, #1
 800565e:	61bb      	str	r3, [r7, #24]
 8005660:	897b      	ldrh	r3, [r7, #10]
 8005662:	3b01      	subs	r3, #1
 8005664:	69ba      	ldr	r2, [r7, #24]
 8005666:	429a      	cmp	r2, r3
 8005668:	dbea      	blt.n	8005640 <FEEDFORWARD_BufferUpdate+0x8e>

}
 800566a:	bf00      	nop
 800566c:	bf00      	nop
 800566e:	3720      	adds	r7, #32
 8005670:	46bd      	mov	sp, r7
 8005672:	bc90      	pop	{r4, r7}
 8005674:	4770      	bx	lr

08005676 <PID_Init>:
 */

#include "my_lib/pid_controller.h"


void PID_Init(PID_HandleTypeDef* hpid){
 8005676:	b480      	push	{r7}
 8005678:	b083      	sub	sp, #12
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]

	// Init parameters
	hpid->P=  hpid->Init.P;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	611a      	str	r2, [r3, #16]
	hpid->I=  hpid->Init.I;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	615a      	str	r2, [r3, #20]
	hpid->D=  hpid->Init.D;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	689a      	ldr	r2, [r3, #8]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	619a      	str	r2, [r3, #24]
	hpid->Ts= hpid->Init.Ts;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	68da      	ldr	r2, [r3, #12]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	631a      	str	r2, [r3, #48]	; 0x30

	// Init Input contributes variables
	hpid->u_P= 0;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f04f 0200 	mov.w	r2, #0
 80056a4:	61da      	str	r2, [r3, #28]
	hpid->u_I= 0;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f04f 0200 	mov.w	r2, #0
 80056ac:	621a      	str	r2, [r3, #32]
	hpid->u_D= 0;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f04f 0200 	mov.w	r2, #0
 80056b4:	625a      	str	r2, [r3, #36]	; 0x24

	// Init Previous variables
	hpid->u_prev= 0;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f04f 0200 	mov.w	r2, #0
 80056bc:	629a      	str	r2, [r3, #40]	; 0x28
	hpid->e_prev= 0;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f04f 0200 	mov.w	r2, #0
 80056c4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80056c6:	bf00      	nop
 80056c8:	370c      	adds	r7, #12
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr

080056d2 <PID_Reset>:



// Reset previous state and contributes variables
void PID_Reset(PID_HandleTypeDef* hpid){
 80056d2:	b480      	push	{r7}
 80056d4:	b083      	sub	sp, #12
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	6078      	str	r0, [r7, #4]

	hpid->u_P= 0;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f04f 0200 	mov.w	r2, #0
 80056e0:	61da      	str	r2, [r3, #28]
	hpid->u_I= 0;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f04f 0200 	mov.w	r2, #0
 80056e8:	621a      	str	r2, [r3, #32]
	hpid->u_D= 0;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f04f 0200 	mov.w	r2, #0
 80056f0:	625a      	str	r2, [r3, #36]	; 0x24

	hpid->u_prev= 0;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f04f 0200 	mov.w	r2, #0
 80056f8:	629a      	str	r2, [r3, #40]	; 0x28
	hpid->e_prev= 0;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f04f 0200 	mov.w	r2, #0
 8005700:	62da      	str	r2, [r3, #44]	; 0x2c

}
 8005702:	bf00      	nop
 8005704:	370c      	adds	r7, #12
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr

0800570e <PID_Control>:


float PID_Control(PID_HandleTypeDef* hpid, float target, float measure){
 800570e:	b480      	push	{r7}
 8005710:	b089      	sub	sp, #36	; 0x24
 8005712:	af00      	add	r7, sp, #0
 8005714:	60f8      	str	r0, [r7, #12]
 8005716:	ed87 0a02 	vstr	s0, [r7, #8]
 800571a:	edc7 0a01 	vstr	s1, [r7, #4]

	float e_prev,e_curr, Ts, u;

	// Time step
	Ts= hpid->Ts;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005722:	61fb      	str	r3, [r7, #28]

	// Following error
	e_curr= target-measure;
 8005724:	ed97 7a02 	vldr	s14, [r7, #8]
 8005728:	edd7 7a01 	vldr	s15, [r7, #4]
 800572c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005730:	edc7 7a06 	vstr	s15, [r7, #24]
	e_prev= hpid->e_prev;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005738:	617b      	str	r3, [r7, #20]

	// Proportional
	hpid->u_P= hpid->P*e_curr;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	ed93 7a04 	vldr	s14, [r3, #16]
 8005740:	edd7 7a06 	vldr	s15, [r7, #24]
 8005744:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	edc3 7a07 	vstr	s15, [r3, #28]

	// Integral
	hpid->u_I += hpid->I*e_prev*Ts;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	ed93 7a08 	vldr	s14, [r3, #32]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	edd3 6a05 	vldr	s13, [r3, #20]
 800575a:	edd7 7a05 	vldr	s15, [r7, #20]
 800575e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005762:	edd7 7a07 	vldr	s15, [r7, #28]
 8005766:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800576a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	edc3 7a08 	vstr	s15, [r3, #32]

	// Derivative
	hpid->u_D = hpid->D*(e_curr-e_prev)/Ts;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	ed93 7a06 	vldr	s14, [r3, #24]
 800577a:	edd7 6a06 	vldr	s13, [r7, #24]
 800577e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005782:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005786:	ee67 6a27 	vmul.f32	s13, s14, s15
 800578a:	ed97 7a07 	vldr	s14, [r7, #28]
 800578e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	// Control Input
	u= hpid->u_P + hpid->u_I + hpid->u_D;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	ed93 7a07 	vldr	s14, [r3, #28]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	edd3 7a08 	vldr	s15, [r3, #32]
 80057a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80057ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80057b2:	edc7 7a04 	vstr	s15, [r7, #16]

	// Updating struct
	hpid->u_prev= u;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	693a      	ldr	r2, [r7, #16]
 80057ba:	629a      	str	r2, [r3, #40]	; 0x28
	hpid->e_prev= e_curr;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	69ba      	ldr	r2, [r7, #24]
 80057c0:	62da      	str	r2, [r3, #44]	; 0x2c

	return u;
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	ee07 3a90 	vmov	s15, r3

}
 80057c8:	eeb0 0a67 	vmov.f32	s0, s15
 80057cc:	3724      	adds	r7, #36	; 0x24
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr

080057d6 <_isatty>:
  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
}

int _isatty(int fd) {
 80057d6:	b580      	push	{r7, lr}
 80057d8:	b082      	sub	sp, #8
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	db04      	blt.n	80057ee <_isatty+0x18>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	dc01      	bgt.n	80057ee <_isatty+0x18>
    return 1;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e005      	b.n	80057fa <_isatty+0x24>

  errno = EBADF;
 80057ee:	f008 f95d 	bl	800daac <__errno>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2209      	movs	r2, #9
 80057f6:	601a      	str	r2, [r3, #0]
  return 0;
 80057f8:	2300      	movs	r3, #0
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3708      	adds	r7, #8
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
	...

08005804 <_write>:

int _write(int fd, char* ptr, int len) {
 8005804:	b580      	push	{r7, lr}
 8005806:	b086      	sub	sp, #24
 8005808:	af00      	add	r7, sp, #0
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2b01      	cmp	r3, #1
 8005814:	d002      	beq.n	800581c <_write+0x18>
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2b02      	cmp	r3, #2
 800581a:	d111      	bne.n	8005840 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800581c:	4b0e      	ldr	r3, [pc, #56]	; (8005858 <_write+0x54>)
 800581e:	6818      	ldr	r0, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	b29a      	uxth	r2, r3
 8005824:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005828:	68b9      	ldr	r1, [r7, #8]
 800582a:	f004 f8db 	bl	80099e4 <HAL_UART_Transmit>
 800582e:	4603      	mov	r3, r0
 8005830:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8005832:	7dfb      	ldrb	r3, [r7, #23]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d101      	bne.n	800583c <_write+0x38>
      return len;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	e008      	b.n	800584e <_write+0x4a>
    else
      return EIO;
 800583c:	2305      	movs	r3, #5
 800583e:	e006      	b.n	800584e <_write+0x4a>
  }
  errno = EBADF;
 8005840:	f008 f934 	bl	800daac <__errno>
 8005844:	4603      	mov	r3, r0
 8005846:	2209      	movs	r2, #9
 8005848:	601a      	str	r2, [r3, #0]
  return -1;
 800584a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800584e:	4618      	mov	r0, r3
 8005850:	3718      	adds	r7, #24
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	20007410 	.word	0x20007410

0800585c <_close>:

int _close(int fd) {
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	db04      	blt.n	8005874 <_close+0x18>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2b02      	cmp	r3, #2
 800586e:	dc01      	bgt.n	8005874 <_close+0x18>
    return 0;
 8005870:	2300      	movs	r3, #0
 8005872:	e006      	b.n	8005882 <_close+0x26>

  errno = EBADF;
 8005874:	f008 f91a 	bl	800daac <__errno>
 8005878:	4603      	mov	r3, r0
 800587a:	2209      	movs	r2, #9
 800587c:	601a      	str	r2, [r3, #0]
  return -1;
 800587e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005882:	4618      	mov	r0, r3
 8005884:	3708      	adds	r7, #8
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}

0800588a <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800588a:	b580      	push	{r7, lr}
 800588c:	b084      	sub	sp, #16
 800588e:	af00      	add	r7, sp, #0
 8005890:	60f8      	str	r0, [r7, #12]
 8005892:	60b9      	str	r1, [r7, #8]
 8005894:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8005896:	f008 f909 	bl	800daac <__errno>
 800589a:	4603      	mov	r3, r0
 800589c:	2209      	movs	r2, #9
 800589e:	601a      	str	r2, [r3, #0]
  return -1;
 80058a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <_read>:

int _read(int fd, char* ptr, int len) {
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b086      	sub	sp, #24
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d110      	bne.n	80058e0 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 80058be:	4b0e      	ldr	r3, [pc, #56]	; (80058f8 <_read+0x4c>)
 80058c0:	6818      	ldr	r0, [r3, #0]
 80058c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80058c6:	2201      	movs	r2, #1
 80058c8:	68b9      	ldr	r1, [r7, #8]
 80058ca:	f004 f91d 	bl	8009b08 <HAL_UART_Receive>
 80058ce:	4603      	mov	r3, r0
 80058d0:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80058d2:	7dfb      	ldrb	r3, [r7, #23]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d101      	bne.n	80058dc <_read+0x30>
      return 1;
 80058d8:	2301      	movs	r3, #1
 80058da:	e008      	b.n	80058ee <_read+0x42>
    else
      return EIO;
 80058dc:	2305      	movs	r3, #5
 80058de:	e006      	b.n	80058ee <_read+0x42>
  }
  errno = EBADF;
 80058e0:	f008 f8e4 	bl	800daac <__errno>
 80058e4:	4603      	mov	r3, r0
 80058e6:	2209      	movs	r2, #9
 80058e8:	601a      	str	r2, [r3, #0]
  return -1;
 80058ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3718      	adds	r7, #24
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	20007410 	.word	0x20007410

080058fc <_fstat>:

int _fstat(int fd, struct stat* st) {
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b082      	sub	sp, #8
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2b00      	cmp	r3, #0
 800590a:	db08      	blt.n	800591e <_fstat+0x22>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b02      	cmp	r3, #2
 8005910:	dc05      	bgt.n	800591e <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005918:	605a      	str	r2, [r3, #4]
    return 0;
 800591a:	2300      	movs	r3, #0
 800591c:	e005      	b.n	800592a <_fstat+0x2e>
  }

  errno = EBADF;
 800591e:	f008 f8c5 	bl	800daac <__errno>
 8005922:	4603      	mov	r3, r0
 8005924:	2209      	movs	r2, #9
 8005926:	601a      	str	r2, [r3, #0]
  return 0;
 8005928:	2300      	movs	r3, #0
}
 800592a:	4618      	mov	r0, r3
 800592c:	3708      	adds	r7, #8
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	0000      	movs	r0, r0
 8005934:	0000      	movs	r0, r0
	...

08005938 <SERVO_Init>:


/*
 * Initialization
 */
void SERVO_Init(SERVO_HandleTypeDef* hservo){
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]

	// Assign timer handler
	hservo->htim = hservo->Init.htim;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	609a      	str	r2, [r3, #8]

	/* Computing prescaler ad autoreload period to obtain an update event with frequency of SERVO_FREQ Hertz */

	uint16_t prescaler=  __MYLIB_GET_TIMER_CLK(hservo->htim)*1/1e6 - 1;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a76      	ldr	r2, [pc, #472]	; (8005b28 <SERVO_Init+0x1f0>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d017      	beq.n	8005984 <SERVO_Init+0x4c>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a74      	ldr	r2, [pc, #464]	; (8005b2c <SERVO_Init+0x1f4>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d011      	beq.n	8005984 <SERVO_Init+0x4c>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a72      	ldr	r2, [pc, #456]	; (8005b30 <SERVO_Init+0x1f8>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d00b      	beq.n	8005984 <SERVO_Init+0x4c>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a70      	ldr	r2, [pc, #448]	; (8005b34 <SERVO_Init+0x1fc>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d005      	beq.n	8005984 <SERVO_Init+0x4c>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a6e      	ldr	r2, [pc, #440]	; (8005b38 <SERVO_Init+0x200>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d114      	bne.n	80059ae <SERVO_Init+0x76>
 8005984:	4b6d      	ldr	r3, [pc, #436]	; (8005b3c <SERVO_Init+0x204>)
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800598c:	2b00      	cmp	r3, #0
 800598e:	d106      	bne.n	800599e <SERVO_Init+0x66>
 8005990:	f001 fbda 	bl	8007148 <HAL_RCC_GetPCLK2Freq>
 8005994:	4603      	mov	r3, r0
 8005996:	4618      	mov	r0, r3
 8005998:	f7fa fdd4 	bl	8000544 <__aeabi_ui2d>
 800599c:	e01b      	b.n	80059d6 <SERVO_Init+0x9e>
 800599e:	f001 fbd3 	bl	8007148 <HAL_RCC_GetPCLK2Freq>
 80059a2:	4603      	mov	r3, r0
 80059a4:	005b      	lsls	r3, r3, #1
 80059a6:	4618      	mov	r0, r3
 80059a8:	f7fa fdcc 	bl	8000544 <__aeabi_ui2d>
 80059ac:	e013      	b.n	80059d6 <SERVO_Init+0x9e>
 80059ae:	4b63      	ldr	r3, [pc, #396]	; (8005b3c <SERVO_Init+0x204>)
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d106      	bne.n	80059c8 <SERVO_Init+0x90>
 80059ba:	f001 fbb1 	bl	8007120 <HAL_RCC_GetPCLK1Freq>
 80059be:	4603      	mov	r3, r0
 80059c0:	4618      	mov	r0, r3
 80059c2:	f7fa fdbf 	bl	8000544 <__aeabi_ui2d>
 80059c6:	e006      	b.n	80059d6 <SERVO_Init+0x9e>
 80059c8:	f001 fbaa 	bl	8007120 <HAL_RCC_GetPCLK1Freq>
 80059cc:	4603      	mov	r3, r0
 80059ce:	005b      	lsls	r3, r3, #1
 80059d0:	4618      	mov	r0, r3
 80059d2:	f7fa fdb7 	bl	8000544 <__aeabi_ui2d>
 80059d6:	a352      	add	r3, pc, #328	; (adr r3, 8005b20 <SERVO_Init+0x1e8>)
 80059d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059dc:	f7fa ff56 	bl	800088c <__aeabi_ddiv>
 80059e0:	4602      	mov	r2, r0
 80059e2:	460b      	mov	r3, r1
 80059e4:	4610      	mov	r0, r2
 80059e6:	4619      	mov	r1, r3
 80059e8:	f04f 0200 	mov.w	r2, #0
 80059ec:	4b54      	ldr	r3, [pc, #336]	; (8005b40 <SERVO_Init+0x208>)
 80059ee:	f7fa fc6b 	bl	80002c8 <__aeabi_dsub>
 80059f2:	4602      	mov	r2, r0
 80059f4:	460b      	mov	r3, r1
 80059f6:	4610      	mov	r0, r2
 80059f8:	4619      	mov	r1, r3
 80059fa:	f7fb f8f5 	bl	8000be8 <__aeabi_d2uiz>
 80059fe:	4603      	mov	r3, r0
 8005a00:	81fb      	strh	r3, [r7, #14]
	uint16_t autoreload= __MYLIB_GET_TIMER_CLK(hservo->htim)/( (prescaler+1)*SERVO_FREQ ) - 1;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a47      	ldr	r2, [pc, #284]	; (8005b28 <SERVO_Init+0x1f0>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d017      	beq.n	8005a3e <SERVO_Init+0x106>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a45      	ldr	r2, [pc, #276]	; (8005b2c <SERVO_Init+0x1f4>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d011      	beq.n	8005a3e <SERVO_Init+0x106>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a43      	ldr	r2, [pc, #268]	; (8005b30 <SERVO_Init+0x1f8>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d00b      	beq.n	8005a3e <SERVO_Init+0x106>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a41      	ldr	r2, [pc, #260]	; (8005b34 <SERVO_Init+0x1fc>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d005      	beq.n	8005a3e <SERVO_Init+0x106>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a3f      	ldr	r2, [pc, #252]	; (8005b38 <SERVO_Init+0x200>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d10e      	bne.n	8005a5c <SERVO_Init+0x124>
 8005a3e:	4b3f      	ldr	r3, [pc, #252]	; (8005b3c <SERVO_Init+0x204>)
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d103      	bne.n	8005a52 <SERVO_Init+0x11a>
 8005a4a:	f001 fb7d 	bl	8007148 <HAL_RCC_GetPCLK2Freq>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	e012      	b.n	8005a78 <SERVO_Init+0x140>
 8005a52:	f001 fb79 	bl	8007148 <HAL_RCC_GetPCLK2Freq>
 8005a56:	4603      	mov	r3, r0
 8005a58:	005b      	lsls	r3, r3, #1
 8005a5a:	e00d      	b.n	8005a78 <SERVO_Init+0x140>
 8005a5c:	4b37      	ldr	r3, [pc, #220]	; (8005b3c <SERVO_Init+0x204>)
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d103      	bne.n	8005a70 <SERVO_Init+0x138>
 8005a68:	f001 fb5a 	bl	8007120 <HAL_RCC_GetPCLK1Freq>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	e003      	b.n	8005a78 <SERVO_Init+0x140>
 8005a70:	f001 fb56 	bl	8007120 <HAL_RCC_GetPCLK1Freq>
 8005a74:	4603      	mov	r3, r0
 8005a76:	005b      	lsls	r3, r3, #1
 8005a78:	89fa      	ldrh	r2, [r7, #14]
 8005a7a:	3201      	adds	r2, #1
 8005a7c:	2132      	movs	r1, #50	; 0x32
 8005a7e:	fb01 f202 	mul.w	r2, r1, r2
 8005a82:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	3b01      	subs	r3, #1
 8005a8a:	81bb      	strh	r3, [r7, #12]

	// Set counter with computed prescaler and autoreload period
	__HAL_TIM_SET_PRESCALER(hservo->htim, prescaler);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	89fa      	ldrh	r2, [r7, #14]
 8005a94:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_AUTORELOAD(hservo->htim, autoreload);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	89ba      	ldrh	r2, [r7, #12]
 8005a9e:	62da      	str	r2, [r3, #44]	; 0x2c
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	89ba      	ldrh	r2, [r7, #12]
 8005aa6:	60da      	str	r2, [r3, #12]

	// Compute min and max duty beats
	// min =  0  degree
	// max = 180 degree
	hservo->min_duty_beats= (__HAL_TIM_GET_AUTORELOAD(hservo->htim)+1)*SERVO_MIN_PERC/100;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ab0:	3301      	adds	r3, #1
 8005ab2:	ee07 3a90 	vmov	s15, r3
 8005ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aba:	eeb0 7a0c 	vmov.f32	s14, #12	; 0x40600000  3.5
 8005abe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005ac2:	eddf 6a20 	vldr	s13, [pc, #128]	; 8005b44 <SERVO_Init+0x20c>
 8005ac6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005aca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005ace:	ee17 2a90 	vmov	r2, s15
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	611a      	str	r2, [r3, #16]
	hservo->max_duty_beats= (__HAL_TIM_GET_AUTORELOAD(hservo->htim)+1)*SERVO_MAX_PERC/100;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ade:	3301      	adds	r3, #1
 8005ae0:	ee07 3a90 	vmov	s15, r3
 8005ae4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ae8:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8005b48 <SERVO_Init+0x210>
 8005aec:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005af0:	eddf 6a14 	vldr	s13, [pc, #80]	; 8005b44 <SERVO_Init+0x20c>
 8005af4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005af8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005afc:	ee17 2a90 	vmov	r2, s15
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	615a      	str	r2, [r3, #20]

	HAL_TIM_PWM_Start(hservo->htim, hservo->pwm_channel);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	689a      	ldr	r2, [r3, #8]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	4610      	mov	r0, r2
 8005b10:	f002 f9a2 	bl	8007e58 <HAL_TIM_PWM_Start>

}
 8005b14:	bf00      	nop
 8005b16:	3710      	adds	r7, #16
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	f3af 8000 	nop.w
 8005b20:	00000000 	.word	0x00000000
 8005b24:	412e8480 	.word	0x412e8480
 8005b28:	40010000 	.word	0x40010000
 8005b2c:	40010400 	.word	0x40010400
 8005b30:	40014000 	.word	0x40014000
 8005b34:	40014400 	.word	0x40014400
 8005b38:	40014800 	.word	0x40014800
 8005b3c:	40023800 	.word	0x40023800
 8005b40:	3ff00000 	.word	0x3ff00000
 8005b44:	42c80000 	.word	0x42c80000
 8005b48:	4151999a 	.word	0x4151999a

08005b4c <SERVO_SetDegree>:
 * Set degree for SERVO (it can move from 0 to 180 degree):
 *
 * num_duty_beats = (max – min)*deg/180 + min
 *
 */
void SERVO_SetDegree(SERVO_HandleTypeDef* hservo, float degree){
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b084      	sub	sp, #16
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	ed87 0a00 	vstr	s0, [r7]
	int num_beats = (hservo->max_duty_beats - hservo->min_duty_beats)*degree/180 + hservo->min_duty_beats;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	695a      	ldr	r2, [r3, #20]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	691b      	ldr	r3, [r3, #16]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	ee07 3a90 	vmov	s15, r3
 8005b66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005b6a:	edd7 7a00 	vldr	s15, [r7]
 8005b6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b72:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8005ba4 <SERVO_SetDegree+0x58>
 8005b76:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	ee07 3a90 	vmov	s15, r3
 8005b82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005b8e:	ee17 3a90 	vmov	r3, s15
 8005b92:	60fb      	str	r3, [r7, #12]
	SERVO_SetBeats(hservo, num_beats);
 8005b94:	68f9      	ldr	r1, [r7, #12]
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 f806 	bl	8005ba8 <SERVO_SetBeats>
}
 8005b9c:	bf00      	nop
 8005b9e:	3710      	adds	r7, #16
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	43340000 	.word	0x43340000

08005ba8 <SERVO_SetBeats>:

/*
 * Set duty cycle beats for SERVO
 * 	  num_beats must be between MIN and MAX
 */
void SERVO_SetBeats(SERVO_HandleTypeDef* hservo, int num_beats){
 8005ba8:	b480      	push	{r7}
 8005baa:	b083      	sub	sp, #12
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]

	// Avoiding to set num_beats outside ranges
	if( num_beats < hservo->min_duty_beats )
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	683a      	ldr	r2, [r7, #0]
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	da03      	bge.n	8005bc4 <SERVO_SetBeats+0x1c>
		num_beats = hservo->min_duty_beats;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	691b      	ldr	r3, [r3, #16]
 8005bc0:	603b      	str	r3, [r7, #0]
 8005bc2:	e007      	b.n	8005bd4 <SERVO_SetBeats+0x2c>
	else
	if( num_beats > hservo->max_duty_beats )
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	695b      	ldr	r3, [r3, #20]
 8005bc8:	683a      	ldr	r2, [r7, #0]
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	dd02      	ble.n	8005bd4 <SERVO_SetBeats+0x2c>
		num_beats = hservo->max_duty_beats;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	695b      	ldr	r3, [r3, #20]
 8005bd2:	603b      	str	r3, [r7, #0]


	// Setting current PWM duty cycle (via CCR: Capture/Compare TIM's Register)
	__HAL_TIM_SET_COMPARE(hservo->htim,hservo->pwm_channel,num_beats);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d105      	bne.n	8005be8 <SERVO_SetBeats+0x40>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	683a      	ldr	r2, [r7, #0]
 8005be4:	635a      	str	r2, [r3, #52]	; 0x34

}
 8005be6:	e018      	b.n	8005c1a <SERVO_SetBeats+0x72>
	__HAL_TIM_SET_COMPARE(hservo->htim,hservo->pwm_channel,num_beats);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	2b04      	cmp	r3, #4
 8005bee:	d105      	bne.n	8005bfc <SERVO_SetBeats+0x54>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	6393      	str	r3, [r2, #56]	; 0x38
}
 8005bfa:	e00e      	b.n	8005c1a <SERVO_SetBeats+0x72>
	__HAL_TIM_SET_COMPARE(hservo->htim,hservo->pwm_channel,num_beats);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	2b08      	cmp	r3, #8
 8005c02:	d105      	bne.n	8005c10 <SERVO_SetBeats+0x68>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	681a      	ldr	r2, [r3, #0]
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8005c0e:	e004      	b.n	8005c1a <SERVO_SetBeats+0x72>
	__HAL_TIM_SET_COMPARE(hservo->htim,hservo->pwm_channel,num_beats);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	6413      	str	r3, [r2, #64]	; 0x40
}
 8005c1a:	bf00      	nop
 8005c1c:	370c      	adds	r7, #12
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr
	...

08005c28 <ULTRASONIC_Init>:

// Global index associated with each sensor
int8_t glbl_idx= 0;


ULTRASONIC_StatusTypeDef ULTRASONIC_Init(ULTRASONIC_HandleTypeDef* hultrsnc){
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b084      	sub	sp, #16
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]

	// Check if it's possible to initialize a new sensor
	if( glbl_idx < MAX_SENSORS )
 8005c30:	4b5d      	ldr	r3, [pc, #372]	; (8005da8 <ULTRASONIC_Init+0x180>)
 8005c32:	f993 3000 	ldrsb.w	r3, [r3]
 8005c36:	2b03      	cmp	r3, #3
 8005c38:	dc41      	bgt.n	8005cbe <ULTRASONIC_Init+0x96>
		// Assign sensor index and increment global index
		hultrsnc->sensor_idx= glbl_idx++;
 8005c3a:	4b5b      	ldr	r3, [pc, #364]	; (8005da8 <ULTRASONIC_Init+0x180>)
 8005c3c:	f993 2000 	ldrsb.w	r2, [r3]
 8005c40:	b2d3      	uxtb	r3, r2
 8005c42:	3301      	adds	r3, #1
 8005c44:	b2db      	uxtb	r3, r3
 8005c46:	b259      	sxtb	r1, r3
 8005c48:	4b57      	ldr	r3, [pc, #348]	; (8005da8 <ULTRASONIC_Init+0x180>)
 8005c4a:	7019      	strb	r1, [r3, #0]
 8005c4c:	b2d2      	uxtb	r2, r2
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	else
		// Return exception
		return ULTRASONIC_ERROR;

	// Init fields
	hultrsnc->htim=		  		      hultrsnc->Init.htim;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	61da      	str	r2, [r3, #28]
	hultrsnc->io.trig_GPIOx= 		  hultrsnc->Init.io_trig_GPIOx;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	689a      	ldr	r2, [r3, #8]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	629a      	str	r2, [r3, #40]	; 0x28
	hultrsnc->io.trig_Pin=  		  hultrsnc->Init.io_trig_Pin;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	68da      	ldr	r2, [r3, #12]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	62da      	str	r2, [r3, #44]	; 0x2c
	hultrsnc->io.echo_GPIOx= 		  hultrsnc->Init.io_echo_GPIOx;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	691a      	ldr	r2, [r3, #16]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	631a      	str	r2, [r3, #48]	; 0x30
	hultrsnc->io.echo_Pin=  		  hultrsnc->Init.io_echo_Pin;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	695a      	ldr	r2, [r3, #20]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	635a      	str	r2, [r3, #52]	; 0x34
	hultrsnc->io.echo_IC_tim_channel= hultrsnc->Init.io_echo_IC_tim_channel;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	699a      	ldr	r2, [r3, #24]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	639a      	str	r2, [r3, #56]	; 0x38
	uint16_t n=          			  hultrsnc->Init.history_lenght;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	889b      	ldrh	r3, [r3, #4]
 8005c88:	81fb      	strh	r3, [r7, #14]

	// Allocating history array
	hultrsnc->distance_history= (float*)calloc(n,sizeof(float));
 8005c8a:	89fb      	ldrh	r3, [r7, #14]
 8005c8c:	2104      	movs	r1, #4
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f007 ff04 	bl	800da9c <calloc>
 8005c94:	4603      	mov	r3, r0
 8005c96:	461a      	mov	r2, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	625a      	str	r2, [r3, #36]	; 0x24

	// Assigning timer callback
	hultrsnc->htim->PeriodElapsedCallback= ULTRASONIC_Timeout_Callback;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	69db      	ldr	r3, [r3, #28]
 8005ca0:	4a42      	ldr	r2, [pc, #264]	; (8005dac <ULTRASONIC_Init+0x184>)
 8005ca2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	hultrsnc->htim->IC_CaptureCallback=    ULTRASONIC_IC_Callback;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	69db      	ldr	r3, [r3, #28]
 8005caa:	4a41      	ldr	r2, [pc, #260]	; (8005db0 <ULTRASONIC_Init+0x188>)
 8005cac:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	// Computing prescaler to obtain a timer with frequency of 1MHz
	uint32_t prescaler= __MYLIB_GET_TIMER_CLK(hultrsnc->htim)/1e6 - 1;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	69db      	ldr	r3, [r3, #28]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a3f      	ldr	r2, [pc, #252]	; (8005db4 <ULTRASONIC_Init+0x18c>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d01b      	beq.n	8005cf4 <ULTRASONIC_Init+0xcc>
 8005cbc:	e002      	b.n	8005cc4 <ULTRASONIC_Init+0x9c>
		return ULTRASONIC_ERROR;
 8005cbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005cc2:	e067      	b.n	8005d94 <ULTRASONIC_Init+0x16c>
	uint32_t prescaler= __MYLIB_GET_TIMER_CLK(hultrsnc->htim)/1e6 - 1;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	69db      	ldr	r3, [r3, #28]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a3b      	ldr	r2, [pc, #236]	; (8005db8 <ULTRASONIC_Init+0x190>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d011      	beq.n	8005cf4 <ULTRASONIC_Init+0xcc>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	69db      	ldr	r3, [r3, #28]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a39      	ldr	r2, [pc, #228]	; (8005dbc <ULTRASONIC_Init+0x194>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d00b      	beq.n	8005cf4 <ULTRASONIC_Init+0xcc>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	69db      	ldr	r3, [r3, #28]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a37      	ldr	r2, [pc, #220]	; (8005dc0 <ULTRASONIC_Init+0x198>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d005      	beq.n	8005cf4 <ULTRASONIC_Init+0xcc>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	69db      	ldr	r3, [r3, #28]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a35      	ldr	r2, [pc, #212]	; (8005dc4 <ULTRASONIC_Init+0x19c>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d114      	bne.n	8005d1e <ULTRASONIC_Init+0xf6>
 8005cf4:	4b34      	ldr	r3, [pc, #208]	; (8005dc8 <ULTRASONIC_Init+0x1a0>)
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d106      	bne.n	8005d0e <ULTRASONIC_Init+0xe6>
 8005d00:	f001 fa22 	bl	8007148 <HAL_RCC_GetPCLK2Freq>
 8005d04:	4603      	mov	r3, r0
 8005d06:	4618      	mov	r0, r3
 8005d08:	f7fa fc1c 	bl	8000544 <__aeabi_ui2d>
 8005d0c:	e01b      	b.n	8005d46 <ULTRASONIC_Init+0x11e>
 8005d0e:	f001 fa1b 	bl	8007148 <HAL_RCC_GetPCLK2Freq>
 8005d12:	4603      	mov	r3, r0
 8005d14:	005b      	lsls	r3, r3, #1
 8005d16:	4618      	mov	r0, r3
 8005d18:	f7fa fc14 	bl	8000544 <__aeabi_ui2d>
 8005d1c:	e013      	b.n	8005d46 <ULTRASONIC_Init+0x11e>
 8005d1e:	4b2a      	ldr	r3, [pc, #168]	; (8005dc8 <ULTRASONIC_Init+0x1a0>)
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d106      	bne.n	8005d38 <ULTRASONIC_Init+0x110>
 8005d2a:	f001 f9f9 	bl	8007120 <HAL_RCC_GetPCLK1Freq>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	4618      	mov	r0, r3
 8005d32:	f7fa fc07 	bl	8000544 <__aeabi_ui2d>
 8005d36:	e006      	b.n	8005d46 <ULTRASONIC_Init+0x11e>
 8005d38:	f001 f9f2 	bl	8007120 <HAL_RCC_GetPCLK1Freq>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	005b      	lsls	r3, r3, #1
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7fa fbff 	bl	8000544 <__aeabi_ui2d>
 8005d46:	a316      	add	r3, pc, #88	; (adr r3, 8005da0 <ULTRASONIC_Init+0x178>)
 8005d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d4c:	f7fa fd9e 	bl	800088c <__aeabi_ddiv>
 8005d50:	4602      	mov	r2, r0
 8005d52:	460b      	mov	r3, r1
 8005d54:	4610      	mov	r0, r2
 8005d56:	4619      	mov	r1, r3
 8005d58:	f04f 0200 	mov.w	r2, #0
 8005d5c:	4b1b      	ldr	r3, [pc, #108]	; (8005dcc <ULTRASONIC_Init+0x1a4>)
 8005d5e:	f7fa fab3 	bl	80002c8 <__aeabi_dsub>
 8005d62:	4602      	mov	r2, r0
 8005d64:	460b      	mov	r3, r1
 8005d66:	4610      	mov	r0, r2
 8005d68:	4619      	mov	r1, r3
 8005d6a:	f7fa ff3d 	bl	8000be8 <__aeabi_d2uiz>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	60bb      	str	r3, [r7, #8]

	// Set counter with 1MHz frequency (period of one microsecond)
	__HAL_TIM_SET_PRESCALER(hultrsnc->htim,prescaler);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	69db      	ldr	r3, [r3, #28]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68ba      	ldr	r2, [r7, #8]
 8005d7a:	629a      	str	r2, [r3, #40]	; 0x28

	// Set counter autoreload period (is the maximum microsecond echo time allowed by sensor (11662),
	// plus a small margin )
	__HAL_TIM_SET_AUTORELOAD(hultrsnc->htim,11662+1000);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	69db      	ldr	r3, [r3, #28]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f243 1276 	movw	r2, #12662	; 0x3176
 8005d86:	62da      	str	r2, [r3, #44]	; 0x2c
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	69db      	ldr	r3, [r3, #28]
 8005d8c:	f243 1276 	movw	r2, #12662	; 0x3176
 8005d90:	60da      	str	r2, [r3, #12]

	return ULTRASONIC_OK;
 8005d92:	2300      	movs	r3, #0

}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3710      	adds	r7, #16
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	f3af 8000 	nop.w
 8005da0:	00000000 	.word	0x00000000
 8005da4:	412e8480 	.word	0x412e8480
 8005da8:	20000219 	.word	0x20000219
 8005dac:	08006041 	.word	0x08006041
 8005db0:	08005fed 	.word	0x08005fed
 8005db4:	40010000 	.word	0x40010000
 8005db8:	40010400 	.word	0x40010400
 8005dbc:	40014000 	.word	0x40014000
 8005dc0:	40014400 	.word	0x40014400
 8005dc4:	40014800 	.word	0x40014800
 8005dc8:	40023800 	.word	0x40023800
 8005dcc:	3ff00000 	.word	0x3ff00000

08005dd0 <ULTRASONIC_CaptureMeasure>:
	free(hultrsnc->distance_history);

}


ULTRASONIC_StatusTypeDef ULTRASONIC_CaptureMeasure(ULTRASONIC_HandleTypeDef* hultrsnc){
 8005dd0:	b5b0      	push	{r4, r5, r7, lr}
 8005dd2:	b08c      	sub	sp, #48	; 0x30
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]

	TIM_HandleTypeDef* htim= hultrsnc->htim;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	69db      	ldr	r3, [r3, #28]
 8005ddc:	62fb      	str	r3, [r7, #44]	; 0x2c

	ULTRASONIC_IO_TypeDef io= hultrsnc->io;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f107 040c 	add.w	r4, r7, #12
 8005de4:	f103 0528 	add.w	r5, r3, #40	; 0x28
 8005de8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005dea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005dec:	682b      	ldr	r3, [r5, #0]
 8005dee:	6023      	str	r3, [r4, #0]

	uint32_t echo_time = 0;
 8005df0:	2300      	movs	r3, #0
 8005df2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Starting Ultrasonic Sensor measure */

	// Start Timer
	HAL_TIM_Base_Start(htim);
 8005df4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005df6:	f001 fe99 	bl	8007b2c <HAL_TIM_Base_Start>

	// Pull TRIG pin low for at least 2 us
	HAL_GPIO_WritePin(io.trig_GPIOx, io.trig_Pin, GPIO_PIN_RESET);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	693a      	ldr	r2, [r7, #16]
 8005dfe:	b291      	uxth	r1, r2
 8005e00:	2200      	movs	r2, #0
 8005e02:	4618      	mov	r0, r3
 8005e04:	f001 f866 	bl	8006ed4 <HAL_GPIO_WritePin>
	ULTRASONIC_Delay_us(hultrsnc, 2);
 8005e08:	2102      	movs	r1, #2
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f000 f8d2 	bl	8005fb4 <ULTRASONIC_Delay_us>

	// Keep TRIG pin High for 10 us to start sensor
	HAL_GPIO_WritePin(io.trig_GPIOx, io.trig_Pin, GPIO_PIN_SET);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	b291      	uxth	r1, r2
 8005e16:	2201      	movs	r2, #1
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f001 f85b 	bl	8006ed4 <HAL_GPIO_WritePin>
	ULTRASONIC_Delay_us(hultrsnc, 10);
 8005e1e:	210a      	movs	r1, #10
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f000 f8c7 	bl	8005fb4 <ULTRASONIC_Delay_us>

	// Then keep low
	HAL_GPIO_WritePin(io.trig_GPIOx, io.trig_Pin, GPIO_PIN_RESET);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	693a      	ldr	r2, [r7, #16]
 8005e2a:	b291      	uxth	r1, r2
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f001 f850 	bl	8006ed4 <HAL_GPIO_WritePin>

	// Stop Timer
	HAL_TIM_Base_Stop(htim);
 8005e34:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005e36:	f001 fee1 	bl	8007bfc <HAL_TIM_Base_Stop>

	/* Measure time for which the ECHO pin is high */

	// Index of current sensor
	uint8_t idx= hultrsnc->sensor_idx;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// Reset input_capture flag
	flag[idx].input_capture= false;
 8005e44:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8005e48:	4958      	ldr	r1, [pc, #352]	; (8005fac <ULTRASONIC_CaptureMeasure+0x1dc>)
 8005e4a:	4613      	mov	r3, r2
 8005e4c:	005b      	lsls	r3, r3, #1
 8005e4e:	4413      	add	r3, r2
 8005e50:	440b      	add	r3, r1
 8005e52:	3302      	adds	r3, #2
 8005e54:	2200      	movs	r2, #0
 8005e56:	701a      	strb	r2, [r3, #0]
	flag[idx].timeout= false;
 8005e58:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8005e5c:	4953      	ldr	r1, [pc, #332]	; (8005fac <ULTRASONIC_CaptureMeasure+0x1dc>)
 8005e5e:	4613      	mov	r3, r2
 8005e60:	005b      	lsls	r3, r3, #1
 8005e62:	4413      	add	r3, r2
 8005e64:	440b      	add	r3, r1
 8005e66:	3301      	adds	r3, #1
 8005e68:	2200      	movs	r2, #0
 8005e6a:	701a      	strb	r2, [r3, #0]

	// Start period elapsed interrupt to handle timeout events
	HAL_TIM_Base_Start_IT(htim);
 8005e6c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005e6e:	f001 feed 	bl	8007c4c <HAL_TIM_Base_Start_IT>

	// Enabling current callback flag
	flag[idx].callback_enable= true;
 8005e72:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8005e76:	494d      	ldr	r1, [pc, #308]	; (8005fac <ULTRASONIC_CaptureMeasure+0x1dc>)
 8005e78:	4613      	mov	r3, r2
 8005e7a:	005b      	lsls	r3, r3, #1
 8005e7c:	4413      	add	r3, r2
 8005e7e:	440b      	add	r3, r1
 8005e80:	2201      	movs	r2, #1
 8005e82:	701a      	strb	r2, [r3, #0]

	// Wait for the ECHO pin to go high
	while( !HAL_GPIO_ReadPin(io.echo_GPIOx, io.echo_Pin) && !flag[idx].timeout )
 8005e84:	e000      	b.n	8005e88 <ULTRASONIC_CaptureMeasure+0xb8>
		__NOP();
 8005e86:	bf00      	nop
	while( !HAL_GPIO_ReadPin(io.echo_GPIOx, io.echo_Pin) && !flag[idx].timeout )
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	69ba      	ldr	r2, [r7, #24]
 8005e8c:	b292      	uxth	r2, r2
 8005e8e:	4611      	mov	r1, r2
 8005e90:	4618      	mov	r0, r3
 8005e92:	f001 f807 	bl	8006ea4 <HAL_GPIO_ReadPin>
 8005e96:	4603      	mov	r3, r0
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d10e      	bne.n	8005eba <ULTRASONIC_CaptureMeasure+0xea>
 8005e9c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8005ea0:	4942      	ldr	r1, [pc, #264]	; (8005fac <ULTRASONIC_CaptureMeasure+0x1dc>)
 8005ea2:	4613      	mov	r3, r2
 8005ea4:	005b      	lsls	r3, r3, #1
 8005ea6:	4413      	add	r3, r2
 8005ea8:	440b      	add	r3, r1
 8005eaa:	3301      	adds	r3, #1
 8005eac:	781b      	ldrb	r3, [r3, #0]
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	f083 0301 	eor.w	r3, r3, #1
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d1e5      	bne.n	8005e86 <ULTRASONIC_CaptureMeasure+0xb6>

	// Reset counter
	__HAL_TIM_SET_COUNTER(htim, 0);
 8005eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	625a      	str	r2, [r3, #36]	; 0x24

	// Start input capture interrupt
	HAL_TIM_IC_Start_IT(htim, io.echo_IC_tim_channel);
 8005ec2:	69fb      	ldr	r3, [r7, #28]
 8005ec4:	4619      	mov	r1, r3
 8005ec6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005ec8:	f002 f8f4 	bl	80080b4 <HAL_TIM_IC_Start_IT>

	// Wait for capture input interrupt
	while ( !(flag[idx].input_capture) && !flag[idx].timeout )
 8005ecc:	e000      	b.n	8005ed0 <ULTRASONIC_CaptureMeasure+0x100>
			__NOP();
 8005ece:	bf00      	nop
	while ( !(flag[idx].input_capture) && !flag[idx].timeout )
 8005ed0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8005ed4:	4935      	ldr	r1, [pc, #212]	; (8005fac <ULTRASONIC_CaptureMeasure+0x1dc>)
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	005b      	lsls	r3, r3, #1
 8005eda:	4413      	add	r3, r2
 8005edc:	440b      	add	r3, r1
 8005ede:	3302      	adds	r3, #2
 8005ee0:	781b      	ldrb	r3, [r3, #0]
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	f083 0301 	eor.w	r3, r3, #1
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00e      	beq.n	8005f0c <ULTRASONIC_CaptureMeasure+0x13c>
 8005eee:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8005ef2:	492e      	ldr	r1, [pc, #184]	; (8005fac <ULTRASONIC_CaptureMeasure+0x1dc>)
 8005ef4:	4613      	mov	r3, r2
 8005ef6:	005b      	lsls	r3, r3, #1
 8005ef8:	4413      	add	r3, r2
 8005efa:	440b      	add	r3, r1
 8005efc:	3301      	adds	r3, #1
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	f083 0301 	eor.w	r3, r3, #1
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d1e0      	bne.n	8005ece <ULTRASONIC_CaptureMeasure+0xfe>

	// Stop IC interruot
	HAL_TIM_IC_Stop_IT(htim, io.echo_IC_tim_channel);
 8005f0c:	69fb      	ldr	r3, [r7, #28]
 8005f0e:	4619      	mov	r1, r3
 8005f10:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005f12:	f002 f9f7 	bl	8008304 <HAL_TIM_IC_Stop_IT>

	// Stop Base interrupt
	HAL_TIM_Base_Stop_IT(htim);
 8005f16:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005f18:	f001 ff08 	bl	8007d2c <HAL_TIM_Base_Stop_IT>

	// Disabling current callback flag
	flag[idx].callback_enable= false;
 8005f1c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8005f20:	4922      	ldr	r1, [pc, #136]	; (8005fac <ULTRASONIC_CaptureMeasure+0x1dc>)
 8005f22:	4613      	mov	r3, r2
 8005f24:	005b      	lsls	r3, r3, #1
 8005f26:	4413      	add	r3, r2
 8005f28:	440b      	add	r3, r1
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	701a      	strb	r2, [r3, #0]

	// Measured Time
	if( flag[idx].timeout )
 8005f2e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8005f32:	491e      	ldr	r1, [pc, #120]	; (8005fac <ULTRASONIC_CaptureMeasure+0x1dc>)
 8005f34:	4613      	mov	r3, r2
 8005f36:	005b      	lsls	r3, r3, #1
 8005f38:	4413      	add	r3, r2
 8005f3a:	440b      	add	r3, r1
 8005f3c:	3301      	adds	r3, #1
 8005f3e:	781b      	ldrb	r3, [r3, #0]
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d002      	beq.n	8005f4c <ULTRASONIC_CaptureMeasure+0x17c>
		// If timeout occurred return a sensor error
		return ULTRASONIC_ERROR;
 8005f46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f4a:	e02b      	b.n	8005fa4 <ULTRASONIC_CaptureMeasure+0x1d4>
	else
		// Else get the measured time from timer Compare Register
		echo_time= __HAL_TIM_GET_COMPARE(htim, io.echo_IC_tim_channel);
 8005f4c:	69fb      	ldr	r3, [r7, #28]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d103      	bne.n	8005f5a <ULTRASONIC_CaptureMeasure+0x18a>
 8005f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f58:	e010      	b.n	8005f7c <ULTRASONIC_CaptureMeasure+0x1ac>
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	2b04      	cmp	r3, #4
 8005f5e:	d103      	bne.n	8005f68 <ULTRASONIC_CaptureMeasure+0x198>
 8005f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f66:	e009      	b.n	8005f7c <ULTRASONIC_CaptureMeasure+0x1ac>
 8005f68:	69fb      	ldr	r3, [r7, #28]
 8005f6a:	2b08      	cmp	r3, #8
 8005f6c:	d103      	bne.n	8005f76 <ULTRASONIC_CaptureMeasure+0x1a6>
 8005f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f74:	e002      	b.n	8005f7c <ULTRASONIC_CaptureMeasure+0x1ac>
 8005f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7c:	62bb      	str	r3, [r7, #40]	; 0x28


	// Computing distance in cm (sound speed on air is about 0.0343 cm/us, us := microseconds)
	float distance  = (float)echo_time * (float)(0.0343)/2;
 8005f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f80:	ee07 3a90 	vmov	s15, r3
 8005f84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f88:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8005fb0 <ULTRASONIC_CaptureMeasure+0x1e0>
 8005f8c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005f90:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005f94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005f98:	edc7 7a08 	vstr	s15, [r7, #32]

	// Saving current distance
	hultrsnc->distance= distance;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6a3a      	ldr	r2, [r7, #32]
 8005fa0:	621a      	str	r2, [r3, #32]

	return ULTRASONIC_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3730      	adds	r7, #48	; 0x30
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bdb0      	pop	{r4, r5, r7, pc}
 8005fac:	20007414 	.word	0x20007414
 8005fb0:	3d0c7e28 	.word	0x3d0c7e28

08005fb4 <ULTRASONIC_Delay_us>:


void ULTRASONIC_Delay_us(ULTRASONIC_HandleTypeDef* hultrsnc, uint16_t us){
 8005fb4:	b480      	push	{r7}
 8005fb6:	b085      	sub	sp, #20
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	807b      	strh	r3, [r7, #2]

	TIM_HandleTypeDef* htim= hultrsnc->htim;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	69db      	ldr	r3, [r3, #28]
 8005fc4:	60fb      	str	r3, [r7, #12]

	// Reset Counter
	__HAL_TIM_SET_COUNTER(htim, 0);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	625a      	str	r2, [r3, #36]	; 0x24

	// Wait until timer reach target delay (counter frequency is 1Mhz, so 1us every time step)
	while ((__HAL_TIM_GET_COUNTER(htim)) < us)
 8005fce:	bf00      	nop
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fd6:	887b      	ldrh	r3, [r7, #2]
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d3f9      	bcc.n	8005fd0 <ULTRASONIC_Delay_us+0x1c>
		;

}
 8005fdc:	bf00      	nop
 8005fde:	bf00      	nop
 8005fe0:	3714      	adds	r7, #20
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr
	...

08005fec <ULTRASONIC_IC_Callback>:


void ULTRASONIC_IC_Callback(TIM_HandleTypeDef* htim){
 8005fec:	b480      	push	{r7}
 8005fee:	b085      	sub	sp, #20
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]

	// Checking which sensor is enabled
	for(int idx= 0; idx<MAX_SENSORS; idx++)
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	60fb      	str	r3, [r7, #12]
 8005ff8:	e015      	b.n	8006026 <ULTRASONIC_IC_Callback+0x3a>
		if( flag[idx].callback_enable )
 8005ffa:	4910      	ldr	r1, [pc, #64]	; (800603c <ULTRASONIC_IC_Callback+0x50>)
 8005ffc:	68fa      	ldr	r2, [r7, #12]
 8005ffe:	4613      	mov	r3, r2
 8006000:	005b      	lsls	r3, r3, #1
 8006002:	4413      	add	r3, r2
 8006004:	440b      	add	r3, r1
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b00      	cmp	r3, #0
 800600c:	d008      	beq.n	8006020 <ULTRASONIC_IC_Callback+0x34>
			flag[idx].input_capture= true;
 800600e:	490b      	ldr	r1, [pc, #44]	; (800603c <ULTRASONIC_IC_Callback+0x50>)
 8006010:	68fa      	ldr	r2, [r7, #12]
 8006012:	4613      	mov	r3, r2
 8006014:	005b      	lsls	r3, r3, #1
 8006016:	4413      	add	r3, r2
 8006018:	440b      	add	r3, r1
 800601a:	3302      	adds	r3, #2
 800601c:	2201      	movs	r2, #1
 800601e:	701a      	strb	r2, [r3, #0]
	for(int idx= 0; idx<MAX_SENSORS; idx++)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	3301      	adds	r3, #1
 8006024:	60fb      	str	r3, [r7, #12]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2b03      	cmp	r3, #3
 800602a:	dde6      	ble.n	8005ffa <ULTRASONIC_IC_Callback+0xe>

}
 800602c:	bf00      	nop
 800602e:	bf00      	nop
 8006030:	3714      	adds	r7, #20
 8006032:	46bd      	mov	sp, r7
 8006034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	20007414 	.word	0x20007414

08006040 <ULTRASONIC_Timeout_Callback>:

void ULTRASONIC_Timeout_Callback(TIM_HandleTypeDef* htim){
 8006040:	b480      	push	{r7}
 8006042:	b085      	sub	sp, #20
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]

	// Checking which sensor is enabled
	for(int idx= 0; idx<MAX_SENSORS; idx++)
 8006048:	2300      	movs	r3, #0
 800604a:	60fb      	str	r3, [r7, #12]
 800604c:	e015      	b.n	800607a <ULTRASONIC_Timeout_Callback+0x3a>
		if( flag[idx].callback_enable )
 800604e:	4910      	ldr	r1, [pc, #64]	; (8006090 <ULTRASONIC_Timeout_Callback+0x50>)
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	4613      	mov	r3, r2
 8006054:	005b      	lsls	r3, r3, #1
 8006056:	4413      	add	r3, r2
 8006058:	440b      	add	r3, r1
 800605a:	781b      	ldrb	r3, [r3, #0]
 800605c:	b2db      	uxtb	r3, r3
 800605e:	2b00      	cmp	r3, #0
 8006060:	d008      	beq.n	8006074 <ULTRASONIC_Timeout_Callback+0x34>
			flag[idx].timeout= true;
 8006062:	490b      	ldr	r1, [pc, #44]	; (8006090 <ULTRASONIC_Timeout_Callback+0x50>)
 8006064:	68fa      	ldr	r2, [r7, #12]
 8006066:	4613      	mov	r3, r2
 8006068:	005b      	lsls	r3, r3, #1
 800606a:	4413      	add	r3, r2
 800606c:	440b      	add	r3, r1
 800606e:	3301      	adds	r3, #1
 8006070:	2201      	movs	r2, #1
 8006072:	701a      	strb	r2, [r3, #0]
	for(int idx= 0; idx<MAX_SENSORS; idx++)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	3301      	adds	r3, #1
 8006078:	60fb      	str	r3, [r7, #12]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2b03      	cmp	r3, #3
 800607e:	dde6      	ble.n	800604e <ULTRASONIC_Timeout_Callback+0xe>

}
 8006080:	bf00      	nop
 8006082:	bf00      	nop
 8006084:	3714      	adds	r7, #20
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	20007414 	.word	0x20007414

08006094 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006094:	f8df d034 	ldr.w	sp, [pc, #52]	; 80060cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006098:	480d      	ldr	r0, [pc, #52]	; (80060d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800609a:	490e      	ldr	r1, [pc, #56]	; (80060d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800609c:	4a0e      	ldr	r2, [pc, #56]	; (80060d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800609e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80060a0:	e002      	b.n	80060a8 <LoopCopyDataInit>

080060a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80060a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80060a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80060a6:	3304      	adds	r3, #4

080060a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80060a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80060aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80060ac:	d3f9      	bcc.n	80060a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80060ae:	4a0b      	ldr	r2, [pc, #44]	; (80060dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80060b0:	4c0b      	ldr	r4, [pc, #44]	; (80060e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80060b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80060b4:	e001      	b.n	80060ba <LoopFillZerobss>

080060b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80060b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80060b8:	3204      	adds	r2, #4

080060ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80060ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80060bc:	d3fb      	bcc.n	80060b6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80060be:	f7fd f8c7 	bl	8003250 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80060c2:	f007 fcf9 	bl	800dab8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80060c6:	f7fa ffb1 	bl	800102c <main>
  bx  lr    
 80060ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80060cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80060d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80060d4:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80060d8:	08014b78 	.word	0x08014b78
  ldr r2, =_sbss
 80060dc:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 80060e0:	20007474 	.word	0x20007474

080060e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80060e4:	e7fe      	b.n	80060e4 <ADC_IRQHandler>
	...

080060e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80060ec:	4b0e      	ldr	r3, [pc, #56]	; (8006128 <HAL_Init+0x40>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a0d      	ldr	r2, [pc, #52]	; (8006128 <HAL_Init+0x40>)
 80060f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80060f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80060f8:	4b0b      	ldr	r3, [pc, #44]	; (8006128 <HAL_Init+0x40>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a0a      	ldr	r2, [pc, #40]	; (8006128 <HAL_Init+0x40>)
 80060fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006102:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006104:	4b08      	ldr	r3, [pc, #32]	; (8006128 <HAL_Init+0x40>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a07      	ldr	r2, [pc, #28]	; (8006128 <HAL_Init+0x40>)
 800610a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800610e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006110:	2003      	movs	r0, #3
 8006112:	f000 f8fc 	bl	800630e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006116:	2000      	movs	r0, #0
 8006118:	f7fc ffa4 	bl	8003064 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800611c:	f7fc fd3c 	bl	8002b98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006120:	2300      	movs	r3, #0
}
 8006122:	4618      	mov	r0, r3
 8006124:	bd80      	pop	{r7, pc}
 8006126:	bf00      	nop
 8006128:	40023c00 	.word	0x40023c00

0800612c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800612c:	b480      	push	{r7}
 800612e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006130:	4b06      	ldr	r3, [pc, #24]	; (800614c <HAL_IncTick+0x20>)
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	461a      	mov	r2, r3
 8006136:	4b06      	ldr	r3, [pc, #24]	; (8006150 <HAL_IncTick+0x24>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4413      	add	r3, r2
 800613c:	4a04      	ldr	r2, [pc, #16]	; (8006150 <HAL_IncTick+0x24>)
 800613e:	6013      	str	r3, [r2, #0]
}
 8006140:	bf00      	nop
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop
 800614c:	2000000c 	.word	0x2000000c
 8006150:	20007420 	.word	0x20007420

08006154 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006154:	b480      	push	{r7}
 8006156:	af00      	add	r7, sp, #0
  return uwTick;
 8006158:	4b03      	ldr	r3, [pc, #12]	; (8006168 <HAL_GetTick+0x14>)
 800615a:	681b      	ldr	r3, [r3, #0]
}
 800615c:	4618      	mov	r0, r3
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr
 8006166:	bf00      	nop
 8006168:	20007420 	.word	0x20007420

0800616c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006174:	f7ff ffee 	bl	8006154 <HAL_GetTick>
 8006178:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006184:	d005      	beq.n	8006192 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006186:	4b0a      	ldr	r3, [pc, #40]	; (80061b0 <HAL_Delay+0x44>)
 8006188:	781b      	ldrb	r3, [r3, #0]
 800618a:	461a      	mov	r2, r3
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	4413      	add	r3, r2
 8006190:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006192:	bf00      	nop
 8006194:	f7ff ffde 	bl	8006154 <HAL_GetTick>
 8006198:	4602      	mov	r2, r0
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d8f7      	bhi.n	8006194 <HAL_Delay+0x28>
  {
  }
}
 80061a4:	bf00      	nop
 80061a6:	bf00      	nop
 80061a8:	3710      	adds	r7, #16
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	bf00      	nop
 80061b0:	2000000c 	.word	0x2000000c

080061b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b085      	sub	sp, #20
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f003 0307 	and.w	r3, r3, #7
 80061c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80061c4:	4b0c      	ldr	r3, [pc, #48]	; (80061f8 <__NVIC_SetPriorityGrouping+0x44>)
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80061ca:	68ba      	ldr	r2, [r7, #8]
 80061cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80061d0:	4013      	ands	r3, r2
 80061d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80061dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80061e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80061e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80061e6:	4a04      	ldr	r2, [pc, #16]	; (80061f8 <__NVIC_SetPriorityGrouping+0x44>)
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	60d3      	str	r3, [r2, #12]
}
 80061ec:	bf00      	nop
 80061ee:	3714      	adds	r7, #20
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr
 80061f8:	e000ed00 	.word	0xe000ed00

080061fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80061fc:	b480      	push	{r7}
 80061fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006200:	4b04      	ldr	r3, [pc, #16]	; (8006214 <__NVIC_GetPriorityGrouping+0x18>)
 8006202:	68db      	ldr	r3, [r3, #12]
 8006204:	0a1b      	lsrs	r3, r3, #8
 8006206:	f003 0307 	and.w	r3, r3, #7
}
 800620a:	4618      	mov	r0, r3
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr
 8006214:	e000ed00 	.word	0xe000ed00

08006218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	4603      	mov	r3, r0
 8006220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006226:	2b00      	cmp	r3, #0
 8006228:	db0b      	blt.n	8006242 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800622a:	79fb      	ldrb	r3, [r7, #7]
 800622c:	f003 021f 	and.w	r2, r3, #31
 8006230:	4907      	ldr	r1, [pc, #28]	; (8006250 <__NVIC_EnableIRQ+0x38>)
 8006232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006236:	095b      	lsrs	r3, r3, #5
 8006238:	2001      	movs	r0, #1
 800623a:	fa00 f202 	lsl.w	r2, r0, r2
 800623e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006242:	bf00      	nop
 8006244:	370c      	adds	r7, #12
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	e000e100 	.word	0xe000e100

08006254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006254:	b480      	push	{r7}
 8006256:	b083      	sub	sp, #12
 8006258:	af00      	add	r7, sp, #0
 800625a:	4603      	mov	r3, r0
 800625c:	6039      	str	r1, [r7, #0]
 800625e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006264:	2b00      	cmp	r3, #0
 8006266:	db0a      	blt.n	800627e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	b2da      	uxtb	r2, r3
 800626c:	490c      	ldr	r1, [pc, #48]	; (80062a0 <__NVIC_SetPriority+0x4c>)
 800626e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006272:	0112      	lsls	r2, r2, #4
 8006274:	b2d2      	uxtb	r2, r2
 8006276:	440b      	add	r3, r1
 8006278:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800627c:	e00a      	b.n	8006294 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	b2da      	uxtb	r2, r3
 8006282:	4908      	ldr	r1, [pc, #32]	; (80062a4 <__NVIC_SetPriority+0x50>)
 8006284:	79fb      	ldrb	r3, [r7, #7]
 8006286:	f003 030f 	and.w	r3, r3, #15
 800628a:	3b04      	subs	r3, #4
 800628c:	0112      	lsls	r2, r2, #4
 800628e:	b2d2      	uxtb	r2, r2
 8006290:	440b      	add	r3, r1
 8006292:	761a      	strb	r2, [r3, #24]
}
 8006294:	bf00      	nop
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr
 80062a0:	e000e100 	.word	0xe000e100
 80062a4:	e000ed00 	.word	0xe000ed00

080062a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b089      	sub	sp, #36	; 0x24
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f003 0307 	and.w	r3, r3, #7
 80062ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	f1c3 0307 	rsb	r3, r3, #7
 80062c2:	2b04      	cmp	r3, #4
 80062c4:	bf28      	it	cs
 80062c6:	2304      	movcs	r3, #4
 80062c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	3304      	adds	r3, #4
 80062ce:	2b06      	cmp	r3, #6
 80062d0:	d902      	bls.n	80062d8 <NVIC_EncodePriority+0x30>
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	3b03      	subs	r3, #3
 80062d6:	e000      	b.n	80062da <NVIC_EncodePriority+0x32>
 80062d8:	2300      	movs	r3, #0
 80062da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062e0:	69bb      	ldr	r3, [r7, #24]
 80062e2:	fa02 f303 	lsl.w	r3, r2, r3
 80062e6:	43da      	mvns	r2, r3
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	401a      	ands	r2, r3
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80062f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	fa01 f303 	lsl.w	r3, r1, r3
 80062fa:	43d9      	mvns	r1, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006300:	4313      	orrs	r3, r2
         );
}
 8006302:	4618      	mov	r0, r3
 8006304:	3724      	adds	r7, #36	; 0x24
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr

0800630e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800630e:	b580      	push	{r7, lr}
 8006310:	b082      	sub	sp, #8
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f7ff ff4c 	bl	80061b4 <__NVIC_SetPriorityGrouping>
}
 800631c:	bf00      	nop
 800631e:	3708      	adds	r7, #8
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006324:	b580      	push	{r7, lr}
 8006326:	b086      	sub	sp, #24
 8006328:	af00      	add	r7, sp, #0
 800632a:	4603      	mov	r3, r0
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	607a      	str	r2, [r7, #4]
 8006330:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006332:	2300      	movs	r3, #0
 8006334:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006336:	f7ff ff61 	bl	80061fc <__NVIC_GetPriorityGrouping>
 800633a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800633c:	687a      	ldr	r2, [r7, #4]
 800633e:	68b9      	ldr	r1, [r7, #8]
 8006340:	6978      	ldr	r0, [r7, #20]
 8006342:	f7ff ffb1 	bl	80062a8 <NVIC_EncodePriority>
 8006346:	4602      	mov	r2, r0
 8006348:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800634c:	4611      	mov	r1, r2
 800634e:	4618      	mov	r0, r3
 8006350:	f7ff ff80 	bl	8006254 <__NVIC_SetPriority>
}
 8006354:	bf00      	nop
 8006356:	3718      	adds	r7, #24
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b082      	sub	sp, #8
 8006360:	af00      	add	r7, sp, #0
 8006362:	4603      	mov	r3, r0
 8006364:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800636a:	4618      	mov	r0, r3
 800636c:	f7ff ff54 	bl	8006218 <__NVIC_EnableIRQ>
}
 8006370:	bf00      	nop
 8006372:	3708      	adds	r7, #8
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}

08006378 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b086      	sub	sp, #24
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006380:	2300      	movs	r3, #0
 8006382:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006384:	f7ff fee6 	bl	8006154 <HAL_GetTick>
 8006388:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d101      	bne.n	8006394 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e099      	b.n	80064c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2202      	movs	r2, #2
 8006398:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f022 0201 	bic.w	r2, r2, #1
 80063b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80063b4:	e00f      	b.n	80063d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80063b6:	f7ff fecd 	bl	8006154 <HAL_GetTick>
 80063ba:	4602      	mov	r2, r0
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	1ad3      	subs	r3, r2, r3
 80063c0:	2b05      	cmp	r3, #5
 80063c2:	d908      	bls.n	80063d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2220      	movs	r2, #32
 80063c8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2203      	movs	r2, #3
 80063ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80063d2:	2303      	movs	r3, #3
 80063d4:	e078      	b.n	80064c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0301 	and.w	r3, r3, #1
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d1e8      	bne.n	80063b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80063ec:	697a      	ldr	r2, [r7, #20]
 80063ee:	4b38      	ldr	r3, [pc, #224]	; (80064d0 <HAL_DMA_Init+0x158>)
 80063f0:	4013      	ands	r3, r2
 80063f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	685a      	ldr	r2, [r3, #4]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006402:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	691b      	ldr	r3, [r3, #16]
 8006408:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800640e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	699b      	ldr	r3, [r3, #24]
 8006414:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800641a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6a1b      	ldr	r3, [r3, #32]
 8006420:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006422:	697a      	ldr	r2, [r7, #20]
 8006424:	4313      	orrs	r3, r2
 8006426:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800642c:	2b04      	cmp	r3, #4
 800642e:	d107      	bne.n	8006440 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006438:	4313      	orrs	r3, r2
 800643a:	697a      	ldr	r2, [r7, #20]
 800643c:	4313      	orrs	r3, r2
 800643e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	697a      	ldr	r2, [r7, #20]
 8006446:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	695b      	ldr	r3, [r3, #20]
 800644e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	f023 0307 	bic.w	r3, r3, #7
 8006456:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645c:	697a      	ldr	r2, [r7, #20]
 800645e:	4313      	orrs	r3, r2
 8006460:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006466:	2b04      	cmp	r3, #4
 8006468:	d117      	bne.n	800649a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800646e:	697a      	ldr	r2, [r7, #20]
 8006470:	4313      	orrs	r3, r2
 8006472:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006478:	2b00      	cmp	r3, #0
 800647a:	d00e      	beq.n	800649a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f000 fb01 	bl	8006a84 <DMA_CheckFifoParam>
 8006482:	4603      	mov	r3, r0
 8006484:	2b00      	cmp	r3, #0
 8006486:	d008      	beq.n	800649a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2240      	movs	r2, #64	; 0x40
 800648c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2201      	movs	r2, #1
 8006492:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006496:	2301      	movs	r3, #1
 8006498:	e016      	b.n	80064c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	697a      	ldr	r2, [r7, #20]
 80064a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 fab8 	bl	8006a18 <DMA_CalcBaseAndBitshift>
 80064a8:	4603      	mov	r3, r0
 80064aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064b0:	223f      	movs	r2, #63	; 0x3f
 80064b2:	409a      	lsls	r2, r3
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2201      	movs	r2, #1
 80064c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80064c6:	2300      	movs	r3, #0
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3718      	adds	r7, #24
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}
 80064d0:	f010803f 	.word	0xf010803f

080064d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b086      	sub	sp, #24
 80064d8:	af00      	add	r7, sp, #0
 80064da:	60f8      	str	r0, [r7, #12]
 80064dc:	60b9      	str	r1, [r7, #8]
 80064de:	607a      	str	r2, [r7, #4]
 80064e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064e2:	2300      	movs	r3, #0
 80064e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d101      	bne.n	80064fa <HAL_DMA_Start_IT+0x26>
 80064f6:	2302      	movs	r3, #2
 80064f8:	e040      	b.n	800657c <HAL_DMA_Start_IT+0xa8>
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2201      	movs	r2, #1
 80064fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006508:	b2db      	uxtb	r3, r3
 800650a:	2b01      	cmp	r3, #1
 800650c:	d12f      	bne.n	800656e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2202      	movs	r2, #2
 8006512:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	68b9      	ldr	r1, [r7, #8]
 8006522:	68f8      	ldr	r0, [r7, #12]
 8006524:	f000 fa4a 	bl	80069bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800652c:	223f      	movs	r2, #63	; 0x3f
 800652e:	409a      	lsls	r2, r3
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f042 0216 	orr.w	r2, r2, #22
 8006542:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006548:	2b00      	cmp	r3, #0
 800654a:	d007      	beq.n	800655c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f042 0208 	orr.w	r2, r2, #8
 800655a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f042 0201 	orr.w	r2, r2, #1
 800656a:	601a      	str	r2, [r3, #0]
 800656c:	e005      	b.n	800657a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2200      	movs	r2, #0
 8006572:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006576:	2302      	movs	r3, #2
 8006578:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800657a:	7dfb      	ldrb	r3, [r7, #23]
}
 800657c:	4618      	mov	r0, r3
 800657e:	3718      	adds	r7, #24
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}

08006584 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006590:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006592:	f7ff fddf 	bl	8006154 <HAL_GetTick>
 8006596:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	2b02      	cmp	r3, #2
 80065a2:	d008      	beq.n	80065b6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2280      	movs	r2, #128	; 0x80
 80065a8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e052      	b.n	800665c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f022 0216 	bic.w	r2, r2, #22
 80065c4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	695a      	ldr	r2, [r3, #20]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065d4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d103      	bne.n	80065e6 <HAL_DMA_Abort+0x62>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d007      	beq.n	80065f6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f022 0208 	bic.w	r2, r2, #8
 80065f4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f022 0201 	bic.w	r2, r2, #1
 8006604:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006606:	e013      	b.n	8006630 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006608:	f7ff fda4 	bl	8006154 <HAL_GetTick>
 800660c:	4602      	mov	r2, r0
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	1ad3      	subs	r3, r2, r3
 8006612:	2b05      	cmp	r3, #5
 8006614:	d90c      	bls.n	8006630 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2220      	movs	r2, #32
 800661a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2203      	movs	r2, #3
 8006620:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800662c:	2303      	movs	r3, #3
 800662e:	e015      	b.n	800665c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 0301 	and.w	r3, r3, #1
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1e4      	bne.n	8006608 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006642:	223f      	movs	r2, #63	; 0x3f
 8006644:	409a      	lsls	r2, r3
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2201      	movs	r2, #1
 800664e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800665a:	2300      	movs	r3, #0
}
 800665c:	4618      	mov	r0, r3
 800665e:	3710      	adds	r7, #16
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006664:	b480      	push	{r7}
 8006666:	b083      	sub	sp, #12
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006672:	b2db      	uxtb	r3, r3
 8006674:	2b02      	cmp	r3, #2
 8006676:	d004      	beq.n	8006682 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2280      	movs	r2, #128	; 0x80
 800667c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e00c      	b.n	800669c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2205      	movs	r2, #5
 8006686:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f022 0201 	bic.w	r2, r2, #1
 8006698:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800669a:	2300      	movs	r3, #0
}
 800669c:	4618      	mov	r0, r3
 800669e:	370c      	adds	r7, #12
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr

080066a8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b086      	sub	sp, #24
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80066b0:	2300      	movs	r3, #0
 80066b2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80066b4:	4b92      	ldr	r3, [pc, #584]	; (8006900 <HAL_DMA_IRQHandler+0x258>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a92      	ldr	r2, [pc, #584]	; (8006904 <HAL_DMA_IRQHandler+0x25c>)
 80066ba:	fba2 2303 	umull	r2, r3, r2, r3
 80066be:	0a9b      	lsrs	r3, r3, #10
 80066c0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066c6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066d2:	2208      	movs	r2, #8
 80066d4:	409a      	lsls	r2, r3
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	4013      	ands	r3, r2
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d01a      	beq.n	8006714 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f003 0304 	and.w	r3, r3, #4
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d013      	beq.n	8006714 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f022 0204 	bic.w	r2, r2, #4
 80066fa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006700:	2208      	movs	r2, #8
 8006702:	409a      	lsls	r2, r3
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800670c:	f043 0201 	orr.w	r2, r3, #1
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006718:	2201      	movs	r2, #1
 800671a:	409a      	lsls	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	4013      	ands	r3, r2
 8006720:	2b00      	cmp	r3, #0
 8006722:	d012      	beq.n	800674a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	695b      	ldr	r3, [r3, #20]
 800672a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00b      	beq.n	800674a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006736:	2201      	movs	r2, #1
 8006738:	409a      	lsls	r2, r3
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006742:	f043 0202 	orr.w	r2, r3, #2
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800674e:	2204      	movs	r2, #4
 8006750:	409a      	lsls	r2, r3
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	4013      	ands	r3, r2
 8006756:	2b00      	cmp	r3, #0
 8006758:	d012      	beq.n	8006780 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f003 0302 	and.w	r3, r3, #2
 8006764:	2b00      	cmp	r3, #0
 8006766:	d00b      	beq.n	8006780 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800676c:	2204      	movs	r2, #4
 800676e:	409a      	lsls	r2, r3
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006778:	f043 0204 	orr.w	r2, r3, #4
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006784:	2210      	movs	r2, #16
 8006786:	409a      	lsls	r2, r3
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	4013      	ands	r3, r2
 800678c:	2b00      	cmp	r3, #0
 800678e:	d043      	beq.n	8006818 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 0308 	and.w	r3, r3, #8
 800679a:	2b00      	cmp	r3, #0
 800679c:	d03c      	beq.n	8006818 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067a2:	2210      	movs	r2, #16
 80067a4:	409a      	lsls	r2, r3
 80067a6:	693b      	ldr	r3, [r7, #16]
 80067a8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d018      	beq.n	80067ea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d108      	bne.n	80067d8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d024      	beq.n	8006818 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	4798      	blx	r3
 80067d6:	e01f      	b.n	8006818 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d01b      	beq.n	8006818 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	4798      	blx	r3
 80067e8:	e016      	b.n	8006818 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d107      	bne.n	8006808 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f022 0208 	bic.w	r2, r2, #8
 8006806:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800680c:	2b00      	cmp	r3, #0
 800680e:	d003      	beq.n	8006818 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800681c:	2220      	movs	r2, #32
 800681e:	409a      	lsls	r2, r3
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	4013      	ands	r3, r2
 8006824:	2b00      	cmp	r3, #0
 8006826:	f000 808e 	beq.w	8006946 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f003 0310 	and.w	r3, r3, #16
 8006834:	2b00      	cmp	r3, #0
 8006836:	f000 8086 	beq.w	8006946 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800683e:	2220      	movs	r2, #32
 8006840:	409a      	lsls	r2, r3
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800684c:	b2db      	uxtb	r3, r3
 800684e:	2b05      	cmp	r3, #5
 8006850:	d136      	bne.n	80068c0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f022 0216 	bic.w	r2, r2, #22
 8006860:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	695a      	ldr	r2, [r3, #20]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006870:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006876:	2b00      	cmp	r3, #0
 8006878:	d103      	bne.n	8006882 <HAL_DMA_IRQHandler+0x1da>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800687e:	2b00      	cmp	r3, #0
 8006880:	d007      	beq.n	8006892 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f022 0208 	bic.w	r2, r2, #8
 8006890:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006896:	223f      	movs	r2, #63	; 0x3f
 8006898:	409a      	lsls	r2, r3
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2201      	movs	r2, #1
 80068a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d07d      	beq.n	80069b2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	4798      	blx	r3
        }
        return;
 80068be:	e078      	b.n	80069b2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d01c      	beq.n	8006908 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d108      	bne.n	80068ee <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d030      	beq.n	8006946 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	4798      	blx	r3
 80068ec:	e02b      	b.n	8006946 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d027      	beq.n	8006946 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	4798      	blx	r3
 80068fe:	e022      	b.n	8006946 <HAL_DMA_IRQHandler+0x29e>
 8006900:	20000004 	.word	0x20000004
 8006904:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006912:	2b00      	cmp	r3, #0
 8006914:	d10f      	bne.n	8006936 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f022 0210 	bic.w	r2, r2, #16
 8006924:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2201      	movs	r2, #1
 800692a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800693a:	2b00      	cmp	r3, #0
 800693c:	d003      	beq.n	8006946 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800694a:	2b00      	cmp	r3, #0
 800694c:	d032      	beq.n	80069b4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006952:	f003 0301 	and.w	r3, r3, #1
 8006956:	2b00      	cmp	r3, #0
 8006958:	d022      	beq.n	80069a0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2205      	movs	r2, #5
 800695e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f022 0201 	bic.w	r2, r2, #1
 8006970:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	3301      	adds	r3, #1
 8006976:	60bb      	str	r3, [r7, #8]
 8006978:	697a      	ldr	r2, [r7, #20]
 800697a:	429a      	cmp	r2, r3
 800697c:	d307      	bcc.n	800698e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0301 	and.w	r3, r3, #1
 8006988:	2b00      	cmp	r3, #0
 800698a:	d1f2      	bne.n	8006972 <HAL_DMA_IRQHandler+0x2ca>
 800698c:	e000      	b.n	8006990 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800698e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d005      	beq.n	80069b4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	4798      	blx	r3
 80069b0:	e000      	b.n	80069b4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80069b2:	bf00      	nop
    }
  }
}
 80069b4:	3718      	adds	r7, #24
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}
 80069ba:	bf00      	nop

080069bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80069bc:	b480      	push	{r7}
 80069be:	b085      	sub	sp, #20
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	60b9      	str	r1, [r7, #8]
 80069c6:	607a      	str	r2, [r7, #4]
 80069c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80069d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	683a      	ldr	r2, [r7, #0]
 80069e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	2b40      	cmp	r3, #64	; 0x40
 80069e8:	d108      	bne.n	80069fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	68ba      	ldr	r2, [r7, #8]
 80069f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80069fa:	e007      	b.n	8006a0c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	68ba      	ldr	r2, [r7, #8]
 8006a02:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	60da      	str	r2, [r3, #12]
}
 8006a0c:	bf00      	nop
 8006a0e:	3714      	adds	r7, #20
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr

08006a18 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b085      	sub	sp, #20
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	3b10      	subs	r3, #16
 8006a28:	4a14      	ldr	r2, [pc, #80]	; (8006a7c <DMA_CalcBaseAndBitshift+0x64>)
 8006a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a2e:	091b      	lsrs	r3, r3, #4
 8006a30:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006a32:	4a13      	ldr	r2, [pc, #76]	; (8006a80 <DMA_CalcBaseAndBitshift+0x68>)
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	4413      	add	r3, r2
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2b03      	cmp	r3, #3
 8006a44:	d909      	bls.n	8006a5a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006a4e:	f023 0303 	bic.w	r3, r3, #3
 8006a52:	1d1a      	adds	r2, r3, #4
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	659a      	str	r2, [r3, #88]	; 0x58
 8006a58:	e007      	b.n	8006a6a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006a62:	f023 0303 	bic.w	r3, r3, #3
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006a6e:	4618      	mov	r0, r3
 8006a70:	3714      	adds	r7, #20
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr
 8006a7a:	bf00      	nop
 8006a7c:	aaaaaaab 	.word	0xaaaaaaab
 8006a80:	0801448c 	.word	0x0801448c

08006a84 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b085      	sub	sp, #20
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a94:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	699b      	ldr	r3, [r3, #24]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d11f      	bne.n	8006ade <DMA_CheckFifoParam+0x5a>
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	2b03      	cmp	r3, #3
 8006aa2:	d856      	bhi.n	8006b52 <DMA_CheckFifoParam+0xce>
 8006aa4:	a201      	add	r2, pc, #4	; (adr r2, 8006aac <DMA_CheckFifoParam+0x28>)
 8006aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aaa:	bf00      	nop
 8006aac:	08006abd 	.word	0x08006abd
 8006ab0:	08006acf 	.word	0x08006acf
 8006ab4:	08006abd 	.word	0x08006abd
 8006ab8:	08006b53 	.word	0x08006b53
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ac0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d046      	beq.n	8006b56 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006acc:	e043      	b.n	8006b56 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ad2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006ad6:	d140      	bne.n	8006b5a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006adc:	e03d      	b.n	8006b5a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	699b      	ldr	r3, [r3, #24]
 8006ae2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ae6:	d121      	bne.n	8006b2c <DMA_CheckFifoParam+0xa8>
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	2b03      	cmp	r3, #3
 8006aec:	d837      	bhi.n	8006b5e <DMA_CheckFifoParam+0xda>
 8006aee:	a201      	add	r2, pc, #4	; (adr r2, 8006af4 <DMA_CheckFifoParam+0x70>)
 8006af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006af4:	08006b05 	.word	0x08006b05
 8006af8:	08006b0b 	.word	0x08006b0b
 8006afc:	08006b05 	.word	0x08006b05
 8006b00:	08006b1d 	.word	0x08006b1d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006b04:	2301      	movs	r3, #1
 8006b06:	73fb      	strb	r3, [r7, #15]
      break;
 8006b08:	e030      	b.n	8006b6c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d025      	beq.n	8006b62 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006b16:	2301      	movs	r3, #1
 8006b18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006b1a:	e022      	b.n	8006b62 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b20:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006b24:	d11f      	bne.n	8006b66 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006b26:	2301      	movs	r3, #1
 8006b28:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006b2a:	e01c      	b.n	8006b66 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	2b02      	cmp	r3, #2
 8006b30:	d903      	bls.n	8006b3a <DMA_CheckFifoParam+0xb6>
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	2b03      	cmp	r3, #3
 8006b36:	d003      	beq.n	8006b40 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006b38:	e018      	b.n	8006b6c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	73fb      	strb	r3, [r7, #15]
      break;
 8006b3e:	e015      	b.n	8006b6c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d00e      	beq.n	8006b6a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	73fb      	strb	r3, [r7, #15]
      break;
 8006b50:	e00b      	b.n	8006b6a <DMA_CheckFifoParam+0xe6>
      break;
 8006b52:	bf00      	nop
 8006b54:	e00a      	b.n	8006b6c <DMA_CheckFifoParam+0xe8>
      break;
 8006b56:	bf00      	nop
 8006b58:	e008      	b.n	8006b6c <DMA_CheckFifoParam+0xe8>
      break;
 8006b5a:	bf00      	nop
 8006b5c:	e006      	b.n	8006b6c <DMA_CheckFifoParam+0xe8>
      break;
 8006b5e:	bf00      	nop
 8006b60:	e004      	b.n	8006b6c <DMA_CheckFifoParam+0xe8>
      break;
 8006b62:	bf00      	nop
 8006b64:	e002      	b.n	8006b6c <DMA_CheckFifoParam+0xe8>
      break;   
 8006b66:	bf00      	nop
 8006b68:	e000      	b.n	8006b6c <DMA_CheckFifoParam+0xe8>
      break;
 8006b6a:	bf00      	nop
    }
  } 
  
  return status; 
 8006b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3714      	adds	r7, #20
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
 8006b7a:	bf00      	nop

08006b7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b089      	sub	sp, #36	; 0x24
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006b86:	2300      	movs	r3, #0
 8006b88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006b92:	2300      	movs	r3, #0
 8006b94:	61fb      	str	r3, [r7, #28]
 8006b96:	e165      	b.n	8006e64 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006b98:	2201      	movs	r2, #1
 8006b9a:	69fb      	ldr	r3, [r7, #28]
 8006b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006ba0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	697a      	ldr	r2, [r7, #20]
 8006ba8:	4013      	ands	r3, r2
 8006baa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006bac:	693a      	ldr	r2, [r7, #16]
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	f040 8154 	bne.w	8006e5e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	f003 0303 	and.w	r3, r3, #3
 8006bbe:	2b01      	cmp	r3, #1
 8006bc0:	d005      	beq.n	8006bce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006bca:	2b02      	cmp	r3, #2
 8006bcc:	d130      	bne.n	8006c30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	005b      	lsls	r3, r3, #1
 8006bd8:	2203      	movs	r2, #3
 8006bda:	fa02 f303 	lsl.w	r3, r2, r3
 8006bde:	43db      	mvns	r3, r3
 8006be0:	69ba      	ldr	r2, [r7, #24]
 8006be2:	4013      	ands	r3, r2
 8006be4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	68da      	ldr	r2, [r3, #12]
 8006bea:	69fb      	ldr	r3, [r7, #28]
 8006bec:	005b      	lsls	r3, r3, #1
 8006bee:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf2:	69ba      	ldr	r2, [r7, #24]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	69ba      	ldr	r2, [r7, #24]
 8006bfc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006c04:	2201      	movs	r2, #1
 8006c06:	69fb      	ldr	r3, [r7, #28]
 8006c08:	fa02 f303 	lsl.w	r3, r2, r3
 8006c0c:	43db      	mvns	r3, r3
 8006c0e:	69ba      	ldr	r2, [r7, #24]
 8006c10:	4013      	ands	r3, r2
 8006c12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	091b      	lsrs	r3, r3, #4
 8006c1a:	f003 0201 	and.w	r2, r3, #1
 8006c1e:	69fb      	ldr	r3, [r7, #28]
 8006c20:	fa02 f303 	lsl.w	r3, r2, r3
 8006c24:	69ba      	ldr	r2, [r7, #24]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	69ba      	ldr	r2, [r7, #24]
 8006c2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	f003 0303 	and.w	r3, r3, #3
 8006c38:	2b03      	cmp	r3, #3
 8006c3a:	d017      	beq.n	8006c6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006c42:	69fb      	ldr	r3, [r7, #28]
 8006c44:	005b      	lsls	r3, r3, #1
 8006c46:	2203      	movs	r2, #3
 8006c48:	fa02 f303 	lsl.w	r3, r2, r3
 8006c4c:	43db      	mvns	r3, r3
 8006c4e:	69ba      	ldr	r2, [r7, #24]
 8006c50:	4013      	ands	r3, r2
 8006c52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	689a      	ldr	r2, [r3, #8]
 8006c58:	69fb      	ldr	r3, [r7, #28]
 8006c5a:	005b      	lsls	r3, r3, #1
 8006c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c60:	69ba      	ldr	r2, [r7, #24]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	69ba      	ldr	r2, [r7, #24]
 8006c6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	f003 0303 	and.w	r3, r3, #3
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	d123      	bne.n	8006cc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	08da      	lsrs	r2, r3, #3
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	3208      	adds	r2, #8
 8006c80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	f003 0307 	and.w	r3, r3, #7
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	220f      	movs	r2, #15
 8006c90:	fa02 f303 	lsl.w	r3, r2, r3
 8006c94:	43db      	mvns	r3, r3
 8006c96:	69ba      	ldr	r2, [r7, #24]
 8006c98:	4013      	ands	r3, r2
 8006c9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	691a      	ldr	r2, [r3, #16]
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	f003 0307 	and.w	r3, r3, #7
 8006ca6:	009b      	lsls	r3, r3, #2
 8006ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8006cac:	69ba      	ldr	r2, [r7, #24]
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006cb2:	69fb      	ldr	r3, [r7, #28]
 8006cb4:	08da      	lsrs	r2, r3, #3
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	3208      	adds	r2, #8
 8006cba:	69b9      	ldr	r1, [r7, #24]
 8006cbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006cc6:	69fb      	ldr	r3, [r7, #28]
 8006cc8:	005b      	lsls	r3, r3, #1
 8006cca:	2203      	movs	r2, #3
 8006ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8006cd0:	43db      	mvns	r3, r3
 8006cd2:	69ba      	ldr	r2, [r7, #24]
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	f003 0203 	and.w	r2, r3, #3
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	005b      	lsls	r3, r3, #1
 8006ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ce8:	69ba      	ldr	r2, [r7, #24]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	69ba      	ldr	r2, [r7, #24]
 8006cf2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f000 80ae 	beq.w	8006e5e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d02:	2300      	movs	r3, #0
 8006d04:	60fb      	str	r3, [r7, #12]
 8006d06:	4b5d      	ldr	r3, [pc, #372]	; (8006e7c <HAL_GPIO_Init+0x300>)
 8006d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d0a:	4a5c      	ldr	r2, [pc, #368]	; (8006e7c <HAL_GPIO_Init+0x300>)
 8006d0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006d10:	6453      	str	r3, [r2, #68]	; 0x44
 8006d12:	4b5a      	ldr	r3, [pc, #360]	; (8006e7c <HAL_GPIO_Init+0x300>)
 8006d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d1a:	60fb      	str	r3, [r7, #12]
 8006d1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006d1e:	4a58      	ldr	r2, [pc, #352]	; (8006e80 <HAL_GPIO_Init+0x304>)
 8006d20:	69fb      	ldr	r3, [r7, #28]
 8006d22:	089b      	lsrs	r3, r3, #2
 8006d24:	3302      	adds	r3, #2
 8006d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006d2c:	69fb      	ldr	r3, [r7, #28]
 8006d2e:	f003 0303 	and.w	r3, r3, #3
 8006d32:	009b      	lsls	r3, r3, #2
 8006d34:	220f      	movs	r2, #15
 8006d36:	fa02 f303 	lsl.w	r3, r2, r3
 8006d3a:	43db      	mvns	r3, r3
 8006d3c:	69ba      	ldr	r2, [r7, #24]
 8006d3e:	4013      	ands	r3, r2
 8006d40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	4a4f      	ldr	r2, [pc, #316]	; (8006e84 <HAL_GPIO_Init+0x308>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d025      	beq.n	8006d96 <HAL_GPIO_Init+0x21a>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	4a4e      	ldr	r2, [pc, #312]	; (8006e88 <HAL_GPIO_Init+0x30c>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d01f      	beq.n	8006d92 <HAL_GPIO_Init+0x216>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a4d      	ldr	r2, [pc, #308]	; (8006e8c <HAL_GPIO_Init+0x310>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d019      	beq.n	8006d8e <HAL_GPIO_Init+0x212>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a4c      	ldr	r2, [pc, #304]	; (8006e90 <HAL_GPIO_Init+0x314>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d013      	beq.n	8006d8a <HAL_GPIO_Init+0x20e>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a4b      	ldr	r2, [pc, #300]	; (8006e94 <HAL_GPIO_Init+0x318>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d00d      	beq.n	8006d86 <HAL_GPIO_Init+0x20a>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a4a      	ldr	r2, [pc, #296]	; (8006e98 <HAL_GPIO_Init+0x31c>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d007      	beq.n	8006d82 <HAL_GPIO_Init+0x206>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a49      	ldr	r2, [pc, #292]	; (8006e9c <HAL_GPIO_Init+0x320>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d101      	bne.n	8006d7e <HAL_GPIO_Init+0x202>
 8006d7a:	2306      	movs	r3, #6
 8006d7c:	e00c      	b.n	8006d98 <HAL_GPIO_Init+0x21c>
 8006d7e:	2307      	movs	r3, #7
 8006d80:	e00a      	b.n	8006d98 <HAL_GPIO_Init+0x21c>
 8006d82:	2305      	movs	r3, #5
 8006d84:	e008      	b.n	8006d98 <HAL_GPIO_Init+0x21c>
 8006d86:	2304      	movs	r3, #4
 8006d88:	e006      	b.n	8006d98 <HAL_GPIO_Init+0x21c>
 8006d8a:	2303      	movs	r3, #3
 8006d8c:	e004      	b.n	8006d98 <HAL_GPIO_Init+0x21c>
 8006d8e:	2302      	movs	r3, #2
 8006d90:	e002      	b.n	8006d98 <HAL_GPIO_Init+0x21c>
 8006d92:	2301      	movs	r3, #1
 8006d94:	e000      	b.n	8006d98 <HAL_GPIO_Init+0x21c>
 8006d96:	2300      	movs	r3, #0
 8006d98:	69fa      	ldr	r2, [r7, #28]
 8006d9a:	f002 0203 	and.w	r2, r2, #3
 8006d9e:	0092      	lsls	r2, r2, #2
 8006da0:	4093      	lsls	r3, r2
 8006da2:	69ba      	ldr	r2, [r7, #24]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006da8:	4935      	ldr	r1, [pc, #212]	; (8006e80 <HAL_GPIO_Init+0x304>)
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	089b      	lsrs	r3, r3, #2
 8006dae:	3302      	adds	r3, #2
 8006db0:	69ba      	ldr	r2, [r7, #24]
 8006db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006db6:	4b3a      	ldr	r3, [pc, #232]	; (8006ea0 <HAL_GPIO_Init+0x324>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	43db      	mvns	r3, r3
 8006dc0:	69ba      	ldr	r2, [r7, #24]
 8006dc2:	4013      	ands	r3, r2
 8006dc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d003      	beq.n	8006dda <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8006dd2:	69ba      	ldr	r2, [r7, #24]
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006dda:	4a31      	ldr	r2, [pc, #196]	; (8006ea0 <HAL_GPIO_Init+0x324>)
 8006ddc:	69bb      	ldr	r3, [r7, #24]
 8006dde:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006de0:	4b2f      	ldr	r3, [pc, #188]	; (8006ea0 <HAL_GPIO_Init+0x324>)
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	43db      	mvns	r3, r3
 8006dea:	69ba      	ldr	r2, [r7, #24]
 8006dec:	4013      	ands	r3, r2
 8006dee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d003      	beq.n	8006e04 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8006dfc:	69ba      	ldr	r2, [r7, #24]
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	4313      	orrs	r3, r2
 8006e02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006e04:	4a26      	ldr	r2, [pc, #152]	; (8006ea0 <HAL_GPIO_Init+0x324>)
 8006e06:	69bb      	ldr	r3, [r7, #24]
 8006e08:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006e0a:	4b25      	ldr	r3, [pc, #148]	; (8006ea0 <HAL_GPIO_Init+0x324>)
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	43db      	mvns	r3, r3
 8006e14:	69ba      	ldr	r2, [r7, #24]
 8006e16:	4013      	ands	r3, r2
 8006e18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d003      	beq.n	8006e2e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8006e26:	69ba      	ldr	r2, [r7, #24]
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006e2e:	4a1c      	ldr	r2, [pc, #112]	; (8006ea0 <HAL_GPIO_Init+0x324>)
 8006e30:	69bb      	ldr	r3, [r7, #24]
 8006e32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006e34:	4b1a      	ldr	r3, [pc, #104]	; (8006ea0 <HAL_GPIO_Init+0x324>)
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	43db      	mvns	r3, r3
 8006e3e:	69ba      	ldr	r2, [r7, #24]
 8006e40:	4013      	ands	r3, r2
 8006e42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d003      	beq.n	8006e58 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006e50:	69ba      	ldr	r2, [r7, #24]
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	4313      	orrs	r3, r2
 8006e56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006e58:	4a11      	ldr	r2, [pc, #68]	; (8006ea0 <HAL_GPIO_Init+0x324>)
 8006e5a:	69bb      	ldr	r3, [r7, #24]
 8006e5c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006e5e:	69fb      	ldr	r3, [r7, #28]
 8006e60:	3301      	adds	r3, #1
 8006e62:	61fb      	str	r3, [r7, #28]
 8006e64:	69fb      	ldr	r3, [r7, #28]
 8006e66:	2b0f      	cmp	r3, #15
 8006e68:	f67f ae96 	bls.w	8006b98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006e6c:	bf00      	nop
 8006e6e:	bf00      	nop
 8006e70:	3724      	adds	r7, #36	; 0x24
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	40023800 	.word	0x40023800
 8006e80:	40013800 	.word	0x40013800
 8006e84:	40020000 	.word	0x40020000
 8006e88:	40020400 	.word	0x40020400
 8006e8c:	40020800 	.word	0x40020800
 8006e90:	40020c00 	.word	0x40020c00
 8006e94:	40021000 	.word	0x40021000
 8006e98:	40021400 	.word	0x40021400
 8006e9c:	40021800 	.word	0x40021800
 8006ea0:	40013c00 	.word	0x40013c00

08006ea4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b085      	sub	sp, #20
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	460b      	mov	r3, r1
 8006eae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	691a      	ldr	r2, [r3, #16]
 8006eb4:	887b      	ldrh	r3, [r7, #2]
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d002      	beq.n	8006ec2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	73fb      	strb	r3, [r7, #15]
 8006ec0:	e001      	b.n	8006ec6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	3714      	adds	r7, #20
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr

08006ed4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	460b      	mov	r3, r1
 8006ede:	807b      	strh	r3, [r7, #2]
 8006ee0:	4613      	mov	r3, r2
 8006ee2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006ee4:	787b      	ldrb	r3, [r7, #1]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d003      	beq.n	8006ef2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006eea:	887a      	ldrh	r2, [r7, #2]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006ef0:	e003      	b.n	8006efa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006ef2:	887b      	ldrh	r3, [r7, #2]
 8006ef4:	041a      	lsls	r2, r3, #16
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	619a      	str	r2, [r3, #24]
}
 8006efa:	bf00      	nop
 8006efc:	370c      	adds	r7, #12
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr

08006f06 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006f06:	b480      	push	{r7}
 8006f08:	b085      	sub	sp, #20
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	6078      	str	r0, [r7, #4]
 8006f0e:	460b      	mov	r3, r1
 8006f10:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	695b      	ldr	r3, [r3, #20]
 8006f16:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006f18:	887a      	ldrh	r2, [r7, #2]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	4013      	ands	r3, r2
 8006f1e:	041a      	lsls	r2, r3, #16
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	43d9      	mvns	r1, r3
 8006f24:	887b      	ldrh	r3, [r7, #2]
 8006f26:	400b      	ands	r3, r1
 8006f28:	431a      	orrs	r2, r3
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	619a      	str	r2, [r3, #24]
}
 8006f2e:	bf00      	nop
 8006f30:	3714      	adds	r7, #20
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr
	...

08006f3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b084      	sub	sp, #16
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
 8006f44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d101      	bne.n	8006f50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	e0cc      	b.n	80070ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006f50:	4b68      	ldr	r3, [pc, #416]	; (80070f4 <HAL_RCC_ClockConfig+0x1b8>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f003 030f 	and.w	r3, r3, #15
 8006f58:	683a      	ldr	r2, [r7, #0]
 8006f5a:	429a      	cmp	r2, r3
 8006f5c:	d90c      	bls.n	8006f78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f5e:	4b65      	ldr	r3, [pc, #404]	; (80070f4 <HAL_RCC_ClockConfig+0x1b8>)
 8006f60:	683a      	ldr	r2, [r7, #0]
 8006f62:	b2d2      	uxtb	r2, r2
 8006f64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f66:	4b63      	ldr	r3, [pc, #396]	; (80070f4 <HAL_RCC_ClockConfig+0x1b8>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f003 030f 	and.w	r3, r3, #15
 8006f6e:	683a      	ldr	r2, [r7, #0]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d001      	beq.n	8006f78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006f74:	2301      	movs	r3, #1
 8006f76:	e0b8      	b.n	80070ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f003 0302 	and.w	r3, r3, #2
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d020      	beq.n	8006fc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f003 0304 	and.w	r3, r3, #4
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d005      	beq.n	8006f9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006f90:	4b59      	ldr	r3, [pc, #356]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	4a58      	ldr	r2, [pc, #352]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f96:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006f9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f003 0308 	and.w	r3, r3, #8
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d005      	beq.n	8006fb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006fa8:	4b53      	ldr	r3, [pc, #332]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	4a52      	ldr	r2, [pc, #328]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006fae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006fb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fb4:	4b50      	ldr	r3, [pc, #320]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	494d      	ldr	r1, [pc, #308]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f003 0301 	and.w	r3, r3, #1
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d044      	beq.n	800705c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d107      	bne.n	8006fea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006fda:	4b47      	ldr	r3, [pc, #284]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d119      	bne.n	800701a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e07f      	b.n	80070ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	2b02      	cmp	r3, #2
 8006ff0:	d003      	beq.n	8006ffa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ff6:	2b03      	cmp	r3, #3
 8006ff8:	d107      	bne.n	800700a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ffa:	4b3f      	ldr	r3, [pc, #252]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007002:	2b00      	cmp	r3, #0
 8007004:	d109      	bne.n	800701a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e06f      	b.n	80070ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800700a:	4b3b      	ldr	r3, [pc, #236]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f003 0302 	and.w	r3, r3, #2
 8007012:	2b00      	cmp	r3, #0
 8007014:	d101      	bne.n	800701a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e067      	b.n	80070ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800701a:	4b37      	ldr	r3, [pc, #220]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	f023 0203 	bic.w	r2, r3, #3
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	4934      	ldr	r1, [pc, #208]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 8007028:	4313      	orrs	r3, r2
 800702a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800702c:	f7ff f892 	bl	8006154 <HAL_GetTick>
 8007030:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007032:	e00a      	b.n	800704a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007034:	f7ff f88e 	bl	8006154 <HAL_GetTick>
 8007038:	4602      	mov	r2, r0
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007042:	4293      	cmp	r3, r2
 8007044:	d901      	bls.n	800704a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007046:	2303      	movs	r3, #3
 8007048:	e04f      	b.n	80070ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800704a:	4b2b      	ldr	r3, [pc, #172]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	f003 020c 	and.w	r2, r3, #12
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	009b      	lsls	r3, r3, #2
 8007058:	429a      	cmp	r2, r3
 800705a:	d1eb      	bne.n	8007034 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800705c:	4b25      	ldr	r3, [pc, #148]	; (80070f4 <HAL_RCC_ClockConfig+0x1b8>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 030f 	and.w	r3, r3, #15
 8007064:	683a      	ldr	r2, [r7, #0]
 8007066:	429a      	cmp	r2, r3
 8007068:	d20c      	bcs.n	8007084 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800706a:	4b22      	ldr	r3, [pc, #136]	; (80070f4 <HAL_RCC_ClockConfig+0x1b8>)
 800706c:	683a      	ldr	r2, [r7, #0]
 800706e:	b2d2      	uxtb	r2, r2
 8007070:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007072:	4b20      	ldr	r3, [pc, #128]	; (80070f4 <HAL_RCC_ClockConfig+0x1b8>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 030f 	and.w	r3, r3, #15
 800707a:	683a      	ldr	r2, [r7, #0]
 800707c:	429a      	cmp	r2, r3
 800707e:	d001      	beq.n	8007084 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	e032      	b.n	80070ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f003 0304 	and.w	r3, r3, #4
 800708c:	2b00      	cmp	r3, #0
 800708e:	d008      	beq.n	80070a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007090:	4b19      	ldr	r3, [pc, #100]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	4916      	ldr	r1, [pc, #88]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 800709e:	4313      	orrs	r3, r2
 80070a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f003 0308 	and.w	r3, r3, #8
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d009      	beq.n	80070c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80070ae:	4b12      	ldr	r3, [pc, #72]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	691b      	ldr	r3, [r3, #16]
 80070ba:	00db      	lsls	r3, r3, #3
 80070bc:	490e      	ldr	r1, [pc, #56]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 80070be:	4313      	orrs	r3, r2
 80070c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80070c2:	f000 f887 	bl	80071d4 <HAL_RCC_GetSysClockFreq>
 80070c6:	4602      	mov	r2, r0
 80070c8:	4b0b      	ldr	r3, [pc, #44]	; (80070f8 <HAL_RCC_ClockConfig+0x1bc>)
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	091b      	lsrs	r3, r3, #4
 80070ce:	f003 030f 	and.w	r3, r3, #15
 80070d2:	490a      	ldr	r1, [pc, #40]	; (80070fc <HAL_RCC_ClockConfig+0x1c0>)
 80070d4:	5ccb      	ldrb	r3, [r1, r3]
 80070d6:	fa22 f303 	lsr.w	r3, r2, r3
 80070da:	4a09      	ldr	r2, [pc, #36]	; (8007100 <HAL_RCC_ClockConfig+0x1c4>)
 80070dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80070de:	4b09      	ldr	r3, [pc, #36]	; (8007104 <HAL_RCC_ClockConfig+0x1c8>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7fb ffbe 	bl	8003064 <HAL_InitTick>

  return HAL_OK;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3710      	adds	r7, #16
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}
 80070f2:	bf00      	nop
 80070f4:	40023c00 	.word	0x40023c00
 80070f8:	40023800 	.word	0x40023800
 80070fc:	08014474 	.word	0x08014474
 8007100:	20000004 	.word	0x20000004
 8007104:	20000008 	.word	0x20000008

08007108 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007108:	b480      	push	{r7}
 800710a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800710c:	4b03      	ldr	r3, [pc, #12]	; (800711c <HAL_RCC_GetHCLKFreq+0x14>)
 800710e:	681b      	ldr	r3, [r3, #0]
}
 8007110:	4618      	mov	r0, r3
 8007112:	46bd      	mov	sp, r7
 8007114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop
 800711c:	20000004 	.word	0x20000004

08007120 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007124:	f7ff fff0 	bl	8007108 <HAL_RCC_GetHCLKFreq>
 8007128:	4602      	mov	r2, r0
 800712a:	4b05      	ldr	r3, [pc, #20]	; (8007140 <HAL_RCC_GetPCLK1Freq+0x20>)
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	0a9b      	lsrs	r3, r3, #10
 8007130:	f003 0307 	and.w	r3, r3, #7
 8007134:	4903      	ldr	r1, [pc, #12]	; (8007144 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007136:	5ccb      	ldrb	r3, [r1, r3]
 8007138:	fa22 f303 	lsr.w	r3, r2, r3
}
 800713c:	4618      	mov	r0, r3
 800713e:	bd80      	pop	{r7, pc}
 8007140:	40023800 	.word	0x40023800
 8007144:	08014484 	.word	0x08014484

08007148 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800714c:	f7ff ffdc 	bl	8007108 <HAL_RCC_GetHCLKFreq>
 8007150:	4602      	mov	r2, r0
 8007152:	4b05      	ldr	r3, [pc, #20]	; (8007168 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	0b5b      	lsrs	r3, r3, #13
 8007158:	f003 0307 	and.w	r3, r3, #7
 800715c:	4903      	ldr	r1, [pc, #12]	; (800716c <HAL_RCC_GetPCLK2Freq+0x24>)
 800715e:	5ccb      	ldrb	r3, [r1, r3]
 8007160:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007164:	4618      	mov	r0, r3
 8007166:	bd80      	pop	{r7, pc}
 8007168:	40023800 	.word	0x40023800
 800716c:	08014484 	.word	0x08014484

08007170 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007170:	b480      	push	{r7}
 8007172:	b083      	sub	sp, #12
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
 8007178:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	220f      	movs	r2, #15
 800717e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007180:	4b12      	ldr	r3, [pc, #72]	; (80071cc <HAL_RCC_GetClockConfig+0x5c>)
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	f003 0203 	and.w	r2, r3, #3
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800718c:	4b0f      	ldr	r3, [pc, #60]	; (80071cc <HAL_RCC_GetClockConfig+0x5c>)
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007198:	4b0c      	ldr	r3, [pc, #48]	; (80071cc <HAL_RCC_GetClockConfig+0x5c>)
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80071a4:	4b09      	ldr	r3, [pc, #36]	; (80071cc <HAL_RCC_GetClockConfig+0x5c>)
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	08db      	lsrs	r3, r3, #3
 80071aa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80071b2:	4b07      	ldr	r3, [pc, #28]	; (80071d0 <HAL_RCC_GetClockConfig+0x60>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f003 020f 	and.w	r2, r3, #15
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	601a      	str	r2, [r3, #0]
}
 80071be:	bf00      	nop
 80071c0:	370c      	adds	r7, #12
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr
 80071ca:	bf00      	nop
 80071cc:	40023800 	.word	0x40023800
 80071d0:	40023c00 	.word	0x40023c00

080071d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071d8:	b088      	sub	sp, #32
 80071da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80071dc:	2300      	movs	r3, #0
 80071de:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80071e0:	2300      	movs	r3, #0
 80071e2:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80071e4:	2300      	movs	r3, #0
 80071e6:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 80071e8:	2300      	movs	r3, #0
 80071ea:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80071ec:	2300      	movs	r3, #0
 80071ee:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80071f0:	4bce      	ldr	r3, [pc, #824]	; (800752c <HAL_RCC_GetSysClockFreq+0x358>)
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	f003 030c 	and.w	r3, r3, #12
 80071f8:	2b0c      	cmp	r3, #12
 80071fa:	f200 818d 	bhi.w	8007518 <HAL_RCC_GetSysClockFreq+0x344>
 80071fe:	a201      	add	r2, pc, #4	; (adr r2, 8007204 <HAL_RCC_GetSysClockFreq+0x30>)
 8007200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007204:	08007239 	.word	0x08007239
 8007208:	08007519 	.word	0x08007519
 800720c:	08007519 	.word	0x08007519
 8007210:	08007519 	.word	0x08007519
 8007214:	0800723f 	.word	0x0800723f
 8007218:	08007519 	.word	0x08007519
 800721c:	08007519 	.word	0x08007519
 8007220:	08007519 	.word	0x08007519
 8007224:	08007245 	.word	0x08007245
 8007228:	08007519 	.word	0x08007519
 800722c:	08007519 	.word	0x08007519
 8007230:	08007519 	.word	0x08007519
 8007234:	080073b9 	.word	0x080073b9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007238:	4bbd      	ldr	r3, [pc, #756]	; (8007530 <HAL_RCC_GetSysClockFreq+0x35c>)
 800723a:	61bb      	str	r3, [r7, #24]
       break;
 800723c:	e16f      	b.n	800751e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800723e:	4bbd      	ldr	r3, [pc, #756]	; (8007534 <HAL_RCC_GetSysClockFreq+0x360>)
 8007240:	61bb      	str	r3, [r7, #24]
      break;
 8007242:	e16c      	b.n	800751e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007244:	4bb9      	ldr	r3, [pc, #740]	; (800752c <HAL_RCC_GetSysClockFreq+0x358>)
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800724c:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800724e:	4bb7      	ldr	r3, [pc, #732]	; (800752c <HAL_RCC_GetSysClockFreq+0x358>)
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007256:	2b00      	cmp	r3, #0
 8007258:	d053      	beq.n	8007302 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800725a:	4bb4      	ldr	r3, [pc, #720]	; (800752c <HAL_RCC_GetSysClockFreq+0x358>)
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	099b      	lsrs	r3, r3, #6
 8007260:	461a      	mov	r2, r3
 8007262:	f04f 0300 	mov.w	r3, #0
 8007266:	f240 10ff 	movw	r0, #511	; 0x1ff
 800726a:	f04f 0100 	mov.w	r1, #0
 800726e:	ea02 0400 	and.w	r4, r2, r0
 8007272:	603c      	str	r4, [r7, #0]
 8007274:	400b      	ands	r3, r1
 8007276:	607b      	str	r3, [r7, #4]
 8007278:	e9d7 4500 	ldrd	r4, r5, [r7]
 800727c:	4620      	mov	r0, r4
 800727e:	4629      	mov	r1, r5
 8007280:	f04f 0200 	mov.w	r2, #0
 8007284:	f04f 0300 	mov.w	r3, #0
 8007288:	014b      	lsls	r3, r1, #5
 800728a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800728e:	0142      	lsls	r2, r0, #5
 8007290:	4610      	mov	r0, r2
 8007292:	4619      	mov	r1, r3
 8007294:	4623      	mov	r3, r4
 8007296:	1ac0      	subs	r0, r0, r3
 8007298:	462b      	mov	r3, r5
 800729a:	eb61 0103 	sbc.w	r1, r1, r3
 800729e:	f04f 0200 	mov.w	r2, #0
 80072a2:	f04f 0300 	mov.w	r3, #0
 80072a6:	018b      	lsls	r3, r1, #6
 80072a8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80072ac:	0182      	lsls	r2, r0, #6
 80072ae:	1a12      	subs	r2, r2, r0
 80072b0:	eb63 0301 	sbc.w	r3, r3, r1
 80072b4:	f04f 0000 	mov.w	r0, #0
 80072b8:	f04f 0100 	mov.w	r1, #0
 80072bc:	00d9      	lsls	r1, r3, #3
 80072be:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80072c2:	00d0      	lsls	r0, r2, #3
 80072c4:	4602      	mov	r2, r0
 80072c6:	460b      	mov	r3, r1
 80072c8:	4621      	mov	r1, r4
 80072ca:	1852      	adds	r2, r2, r1
 80072cc:	4629      	mov	r1, r5
 80072ce:	eb43 0101 	adc.w	r1, r3, r1
 80072d2:	460b      	mov	r3, r1
 80072d4:	f04f 0000 	mov.w	r0, #0
 80072d8:	f04f 0100 	mov.w	r1, #0
 80072dc:	0259      	lsls	r1, r3, #9
 80072de:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80072e2:	0250      	lsls	r0, r2, #9
 80072e4:	4602      	mov	r2, r0
 80072e6:	460b      	mov	r3, r1
 80072e8:	4610      	mov	r0, r2
 80072ea:	4619      	mov	r1, r3
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	461a      	mov	r2, r3
 80072f0:	f04f 0300 	mov.w	r3, #0
 80072f4:	f7f9 fce8 	bl	8000cc8 <__aeabi_uldivmod>
 80072f8:	4602      	mov	r2, r0
 80072fa:	460b      	mov	r3, r1
 80072fc:	4613      	mov	r3, r2
 80072fe:	61fb      	str	r3, [r7, #28]
 8007300:	e04c      	b.n	800739c <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007302:	4b8a      	ldr	r3, [pc, #552]	; (800752c <HAL_RCC_GetSysClockFreq+0x358>)
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	099b      	lsrs	r3, r3, #6
 8007308:	461a      	mov	r2, r3
 800730a:	f04f 0300 	mov.w	r3, #0
 800730e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007312:	f04f 0100 	mov.w	r1, #0
 8007316:	ea02 0a00 	and.w	sl, r2, r0
 800731a:	ea03 0b01 	and.w	fp, r3, r1
 800731e:	4650      	mov	r0, sl
 8007320:	4659      	mov	r1, fp
 8007322:	f04f 0200 	mov.w	r2, #0
 8007326:	f04f 0300 	mov.w	r3, #0
 800732a:	014b      	lsls	r3, r1, #5
 800732c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007330:	0142      	lsls	r2, r0, #5
 8007332:	4610      	mov	r0, r2
 8007334:	4619      	mov	r1, r3
 8007336:	ebb0 000a 	subs.w	r0, r0, sl
 800733a:	eb61 010b 	sbc.w	r1, r1, fp
 800733e:	f04f 0200 	mov.w	r2, #0
 8007342:	f04f 0300 	mov.w	r3, #0
 8007346:	018b      	lsls	r3, r1, #6
 8007348:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800734c:	0182      	lsls	r2, r0, #6
 800734e:	1a12      	subs	r2, r2, r0
 8007350:	eb63 0301 	sbc.w	r3, r3, r1
 8007354:	f04f 0000 	mov.w	r0, #0
 8007358:	f04f 0100 	mov.w	r1, #0
 800735c:	00d9      	lsls	r1, r3, #3
 800735e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007362:	00d0      	lsls	r0, r2, #3
 8007364:	4602      	mov	r2, r0
 8007366:	460b      	mov	r3, r1
 8007368:	eb12 020a 	adds.w	r2, r2, sl
 800736c:	eb43 030b 	adc.w	r3, r3, fp
 8007370:	f04f 0000 	mov.w	r0, #0
 8007374:	f04f 0100 	mov.w	r1, #0
 8007378:	0299      	lsls	r1, r3, #10
 800737a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800737e:	0290      	lsls	r0, r2, #10
 8007380:	4602      	mov	r2, r0
 8007382:	460b      	mov	r3, r1
 8007384:	4610      	mov	r0, r2
 8007386:	4619      	mov	r1, r3
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	461a      	mov	r2, r3
 800738c:	f04f 0300 	mov.w	r3, #0
 8007390:	f7f9 fc9a 	bl	8000cc8 <__aeabi_uldivmod>
 8007394:	4602      	mov	r2, r0
 8007396:	460b      	mov	r3, r1
 8007398:	4613      	mov	r3, r2
 800739a:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800739c:	4b63      	ldr	r3, [pc, #396]	; (800752c <HAL_RCC_GetSysClockFreq+0x358>)
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	0c1b      	lsrs	r3, r3, #16
 80073a2:	f003 0303 	and.w	r3, r3, #3
 80073a6:	3301      	adds	r3, #1
 80073a8:	005b      	lsls	r3, r3, #1
 80073aa:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 80073ac:	69fa      	ldr	r2, [r7, #28]
 80073ae:	693b      	ldr	r3, [r7, #16]
 80073b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80073b4:	61bb      	str	r3, [r7, #24]
      break;
 80073b6:	e0b2      	b.n	800751e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80073b8:	4b5c      	ldr	r3, [pc, #368]	; (800752c <HAL_RCC_GetSysClockFreq+0x358>)
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80073c0:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80073c2:	4b5a      	ldr	r3, [pc, #360]	; (800752c <HAL_RCC_GetSysClockFreq+0x358>)
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d04d      	beq.n	800746a <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073ce:	4b57      	ldr	r3, [pc, #348]	; (800752c <HAL_RCC_GetSysClockFreq+0x358>)
 80073d0:	685b      	ldr	r3, [r3, #4]
 80073d2:	099b      	lsrs	r3, r3, #6
 80073d4:	461a      	mov	r2, r3
 80073d6:	f04f 0300 	mov.w	r3, #0
 80073da:	f240 10ff 	movw	r0, #511	; 0x1ff
 80073de:	f04f 0100 	mov.w	r1, #0
 80073e2:	ea02 0800 	and.w	r8, r2, r0
 80073e6:	ea03 0901 	and.w	r9, r3, r1
 80073ea:	4640      	mov	r0, r8
 80073ec:	4649      	mov	r1, r9
 80073ee:	f04f 0200 	mov.w	r2, #0
 80073f2:	f04f 0300 	mov.w	r3, #0
 80073f6:	014b      	lsls	r3, r1, #5
 80073f8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80073fc:	0142      	lsls	r2, r0, #5
 80073fe:	4610      	mov	r0, r2
 8007400:	4619      	mov	r1, r3
 8007402:	ebb0 0008 	subs.w	r0, r0, r8
 8007406:	eb61 0109 	sbc.w	r1, r1, r9
 800740a:	f04f 0200 	mov.w	r2, #0
 800740e:	f04f 0300 	mov.w	r3, #0
 8007412:	018b      	lsls	r3, r1, #6
 8007414:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007418:	0182      	lsls	r2, r0, #6
 800741a:	1a12      	subs	r2, r2, r0
 800741c:	eb63 0301 	sbc.w	r3, r3, r1
 8007420:	f04f 0000 	mov.w	r0, #0
 8007424:	f04f 0100 	mov.w	r1, #0
 8007428:	00d9      	lsls	r1, r3, #3
 800742a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800742e:	00d0      	lsls	r0, r2, #3
 8007430:	4602      	mov	r2, r0
 8007432:	460b      	mov	r3, r1
 8007434:	eb12 0208 	adds.w	r2, r2, r8
 8007438:	eb43 0309 	adc.w	r3, r3, r9
 800743c:	f04f 0000 	mov.w	r0, #0
 8007440:	f04f 0100 	mov.w	r1, #0
 8007444:	0259      	lsls	r1, r3, #9
 8007446:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800744a:	0250      	lsls	r0, r2, #9
 800744c:	4602      	mov	r2, r0
 800744e:	460b      	mov	r3, r1
 8007450:	4610      	mov	r0, r2
 8007452:	4619      	mov	r1, r3
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	461a      	mov	r2, r3
 8007458:	f04f 0300 	mov.w	r3, #0
 800745c:	f7f9 fc34 	bl	8000cc8 <__aeabi_uldivmod>
 8007460:	4602      	mov	r2, r0
 8007462:	460b      	mov	r3, r1
 8007464:	4613      	mov	r3, r2
 8007466:	61fb      	str	r3, [r7, #28]
 8007468:	e04a      	b.n	8007500 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800746a:	4b30      	ldr	r3, [pc, #192]	; (800752c <HAL_RCC_GetSysClockFreq+0x358>)
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	099b      	lsrs	r3, r3, #6
 8007470:	461a      	mov	r2, r3
 8007472:	f04f 0300 	mov.w	r3, #0
 8007476:	f240 10ff 	movw	r0, #511	; 0x1ff
 800747a:	f04f 0100 	mov.w	r1, #0
 800747e:	ea02 0400 	and.w	r4, r2, r0
 8007482:	ea03 0501 	and.w	r5, r3, r1
 8007486:	4620      	mov	r0, r4
 8007488:	4629      	mov	r1, r5
 800748a:	f04f 0200 	mov.w	r2, #0
 800748e:	f04f 0300 	mov.w	r3, #0
 8007492:	014b      	lsls	r3, r1, #5
 8007494:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007498:	0142      	lsls	r2, r0, #5
 800749a:	4610      	mov	r0, r2
 800749c:	4619      	mov	r1, r3
 800749e:	1b00      	subs	r0, r0, r4
 80074a0:	eb61 0105 	sbc.w	r1, r1, r5
 80074a4:	f04f 0200 	mov.w	r2, #0
 80074a8:	f04f 0300 	mov.w	r3, #0
 80074ac:	018b      	lsls	r3, r1, #6
 80074ae:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80074b2:	0182      	lsls	r2, r0, #6
 80074b4:	1a12      	subs	r2, r2, r0
 80074b6:	eb63 0301 	sbc.w	r3, r3, r1
 80074ba:	f04f 0000 	mov.w	r0, #0
 80074be:	f04f 0100 	mov.w	r1, #0
 80074c2:	00d9      	lsls	r1, r3, #3
 80074c4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80074c8:	00d0      	lsls	r0, r2, #3
 80074ca:	4602      	mov	r2, r0
 80074cc:	460b      	mov	r3, r1
 80074ce:	1912      	adds	r2, r2, r4
 80074d0:	eb45 0303 	adc.w	r3, r5, r3
 80074d4:	f04f 0000 	mov.w	r0, #0
 80074d8:	f04f 0100 	mov.w	r1, #0
 80074dc:	0299      	lsls	r1, r3, #10
 80074de:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80074e2:	0290      	lsls	r0, r2, #10
 80074e4:	4602      	mov	r2, r0
 80074e6:	460b      	mov	r3, r1
 80074e8:	4610      	mov	r0, r2
 80074ea:	4619      	mov	r1, r3
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	461a      	mov	r2, r3
 80074f0:	f04f 0300 	mov.w	r3, #0
 80074f4:	f7f9 fbe8 	bl	8000cc8 <__aeabi_uldivmod>
 80074f8:	4602      	mov	r2, r0
 80074fa:	460b      	mov	r3, r1
 80074fc:	4613      	mov	r3, r2
 80074fe:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007500:	4b0a      	ldr	r3, [pc, #40]	; (800752c <HAL_RCC_GetSysClockFreq+0x358>)
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	0f1b      	lsrs	r3, r3, #28
 8007506:	f003 0307 	and.w	r3, r3, #7
 800750a:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 800750c:	69fa      	ldr	r2, [r7, #28]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	fbb2 f3f3 	udiv	r3, r2, r3
 8007514:	61bb      	str	r3, [r7, #24]
      break;
 8007516:	e002      	b.n	800751e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007518:	4b05      	ldr	r3, [pc, #20]	; (8007530 <HAL_RCC_GetSysClockFreq+0x35c>)
 800751a:	61bb      	str	r3, [r7, #24]
      break;
 800751c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800751e:	69bb      	ldr	r3, [r7, #24]
}
 8007520:	4618      	mov	r0, r3
 8007522:	3720      	adds	r7, #32
 8007524:	46bd      	mov	sp, r7
 8007526:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800752a:	bf00      	nop
 800752c:	40023800 	.word	0x40023800
 8007530:	00f42400 	.word	0x00f42400
 8007534:	007a1200 	.word	0x007a1200

08007538 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b086      	sub	sp, #24
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d101      	bne.n	800754a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007546:	2301      	movs	r3, #1
 8007548:	e28d      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	2b00      	cmp	r3, #0
 8007554:	f000 8083 	beq.w	800765e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007558:	4b94      	ldr	r3, [pc, #592]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 800755a:	689b      	ldr	r3, [r3, #8]
 800755c:	f003 030c 	and.w	r3, r3, #12
 8007560:	2b04      	cmp	r3, #4
 8007562:	d019      	beq.n	8007598 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007564:	4b91      	ldr	r3, [pc, #580]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 8007566:	689b      	ldr	r3, [r3, #8]
 8007568:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800756c:	2b08      	cmp	r3, #8
 800756e:	d106      	bne.n	800757e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007570:	4b8e      	ldr	r3, [pc, #568]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007578:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800757c:	d00c      	beq.n	8007598 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800757e:	4b8b      	ldr	r3, [pc, #556]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007586:	2b0c      	cmp	r3, #12
 8007588:	d112      	bne.n	80075b0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800758a:	4b88      	ldr	r3, [pc, #544]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007592:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007596:	d10b      	bne.n	80075b0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007598:	4b84      	ldr	r3, [pc, #528]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d05b      	beq.n	800765c <HAL_RCC_OscConfig+0x124>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d157      	bne.n	800765c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	e25a      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075b8:	d106      	bne.n	80075c8 <HAL_RCC_OscConfig+0x90>
 80075ba:	4b7c      	ldr	r3, [pc, #496]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4a7b      	ldr	r2, [pc, #492]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 80075c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075c4:	6013      	str	r3, [r2, #0]
 80075c6:	e01d      	b.n	8007604 <HAL_RCC_OscConfig+0xcc>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	685b      	ldr	r3, [r3, #4]
 80075cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80075d0:	d10c      	bne.n	80075ec <HAL_RCC_OscConfig+0xb4>
 80075d2:	4b76      	ldr	r3, [pc, #472]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a75      	ldr	r2, [pc, #468]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 80075d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80075dc:	6013      	str	r3, [r2, #0]
 80075de:	4b73      	ldr	r3, [pc, #460]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a72      	ldr	r2, [pc, #456]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 80075e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075e8:	6013      	str	r3, [r2, #0]
 80075ea:	e00b      	b.n	8007604 <HAL_RCC_OscConfig+0xcc>
 80075ec:	4b6f      	ldr	r3, [pc, #444]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a6e      	ldr	r2, [pc, #440]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 80075f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075f6:	6013      	str	r3, [r2, #0]
 80075f8:	4b6c      	ldr	r3, [pc, #432]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a6b      	ldr	r2, [pc, #428]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 80075fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007602:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d013      	beq.n	8007634 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800760c:	f7fe fda2 	bl	8006154 <HAL_GetTick>
 8007610:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007612:	e008      	b.n	8007626 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007614:	f7fe fd9e 	bl	8006154 <HAL_GetTick>
 8007618:	4602      	mov	r2, r0
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	2b64      	cmp	r3, #100	; 0x64
 8007620:	d901      	bls.n	8007626 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e21f      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007626:	4b61      	ldr	r3, [pc, #388]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800762e:	2b00      	cmp	r3, #0
 8007630:	d0f0      	beq.n	8007614 <HAL_RCC_OscConfig+0xdc>
 8007632:	e014      	b.n	800765e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007634:	f7fe fd8e 	bl	8006154 <HAL_GetTick>
 8007638:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800763a:	e008      	b.n	800764e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800763c:	f7fe fd8a 	bl	8006154 <HAL_GetTick>
 8007640:	4602      	mov	r2, r0
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	1ad3      	subs	r3, r2, r3
 8007646:	2b64      	cmp	r3, #100	; 0x64
 8007648:	d901      	bls.n	800764e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800764a:	2303      	movs	r3, #3
 800764c:	e20b      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800764e:	4b57      	ldr	r3, [pc, #348]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007656:	2b00      	cmp	r3, #0
 8007658:	d1f0      	bne.n	800763c <HAL_RCC_OscConfig+0x104>
 800765a:	e000      	b.n	800765e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800765c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f003 0302 	and.w	r3, r3, #2
 8007666:	2b00      	cmp	r3, #0
 8007668:	d06f      	beq.n	800774a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800766a:	4b50      	ldr	r3, [pc, #320]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	f003 030c 	and.w	r3, r3, #12
 8007672:	2b00      	cmp	r3, #0
 8007674:	d017      	beq.n	80076a6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007676:	4b4d      	ldr	r3, [pc, #308]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800767e:	2b08      	cmp	r3, #8
 8007680:	d105      	bne.n	800768e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007682:	4b4a      	ldr	r3, [pc, #296]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800768a:	2b00      	cmp	r3, #0
 800768c:	d00b      	beq.n	80076a6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800768e:	4b47      	ldr	r3, [pc, #284]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007696:	2b0c      	cmp	r3, #12
 8007698:	d11c      	bne.n	80076d4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800769a:	4b44      	ldr	r3, [pc, #272]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d116      	bne.n	80076d4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80076a6:	4b41      	ldr	r3, [pc, #260]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f003 0302 	and.w	r3, r3, #2
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d005      	beq.n	80076be <HAL_RCC_OscConfig+0x186>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	68db      	ldr	r3, [r3, #12]
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d001      	beq.n	80076be <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e1d3      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076be:	4b3b      	ldr	r3, [pc, #236]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	691b      	ldr	r3, [r3, #16]
 80076ca:	00db      	lsls	r3, r3, #3
 80076cc:	4937      	ldr	r1, [pc, #220]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 80076ce:	4313      	orrs	r3, r2
 80076d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80076d2:	e03a      	b.n	800774a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	68db      	ldr	r3, [r3, #12]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d020      	beq.n	800771e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80076dc:	4b34      	ldr	r3, [pc, #208]	; (80077b0 <HAL_RCC_OscConfig+0x278>)
 80076de:	2201      	movs	r2, #1
 80076e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076e2:	f7fe fd37 	bl	8006154 <HAL_GetTick>
 80076e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80076e8:	e008      	b.n	80076fc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80076ea:	f7fe fd33 	bl	8006154 <HAL_GetTick>
 80076ee:	4602      	mov	r2, r0
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	1ad3      	subs	r3, r2, r3
 80076f4:	2b02      	cmp	r3, #2
 80076f6:	d901      	bls.n	80076fc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80076f8:	2303      	movs	r3, #3
 80076fa:	e1b4      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80076fc:	4b2b      	ldr	r3, [pc, #172]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f003 0302 	and.w	r3, r3, #2
 8007704:	2b00      	cmp	r3, #0
 8007706:	d0f0      	beq.n	80076ea <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007708:	4b28      	ldr	r3, [pc, #160]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	691b      	ldr	r3, [r3, #16]
 8007714:	00db      	lsls	r3, r3, #3
 8007716:	4925      	ldr	r1, [pc, #148]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 8007718:	4313      	orrs	r3, r2
 800771a:	600b      	str	r3, [r1, #0]
 800771c:	e015      	b.n	800774a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800771e:	4b24      	ldr	r3, [pc, #144]	; (80077b0 <HAL_RCC_OscConfig+0x278>)
 8007720:	2200      	movs	r2, #0
 8007722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007724:	f7fe fd16 	bl	8006154 <HAL_GetTick>
 8007728:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800772a:	e008      	b.n	800773e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800772c:	f7fe fd12 	bl	8006154 <HAL_GetTick>
 8007730:	4602      	mov	r2, r0
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	1ad3      	subs	r3, r2, r3
 8007736:	2b02      	cmp	r3, #2
 8007738:	d901      	bls.n	800773e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800773a:	2303      	movs	r3, #3
 800773c:	e193      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800773e:	4b1b      	ldr	r3, [pc, #108]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f003 0302 	and.w	r3, r3, #2
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1f0      	bne.n	800772c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f003 0308 	and.w	r3, r3, #8
 8007752:	2b00      	cmp	r3, #0
 8007754:	d036      	beq.n	80077c4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	695b      	ldr	r3, [r3, #20]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d016      	beq.n	800778c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800775e:	4b15      	ldr	r3, [pc, #84]	; (80077b4 <HAL_RCC_OscConfig+0x27c>)
 8007760:	2201      	movs	r2, #1
 8007762:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007764:	f7fe fcf6 	bl	8006154 <HAL_GetTick>
 8007768:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800776a:	e008      	b.n	800777e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800776c:	f7fe fcf2 	bl	8006154 <HAL_GetTick>
 8007770:	4602      	mov	r2, r0
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	1ad3      	subs	r3, r2, r3
 8007776:	2b02      	cmp	r3, #2
 8007778:	d901      	bls.n	800777e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800777a:	2303      	movs	r3, #3
 800777c:	e173      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800777e:	4b0b      	ldr	r3, [pc, #44]	; (80077ac <HAL_RCC_OscConfig+0x274>)
 8007780:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007782:	f003 0302 	and.w	r3, r3, #2
 8007786:	2b00      	cmp	r3, #0
 8007788:	d0f0      	beq.n	800776c <HAL_RCC_OscConfig+0x234>
 800778a:	e01b      	b.n	80077c4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800778c:	4b09      	ldr	r3, [pc, #36]	; (80077b4 <HAL_RCC_OscConfig+0x27c>)
 800778e:	2200      	movs	r2, #0
 8007790:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007792:	f7fe fcdf 	bl	8006154 <HAL_GetTick>
 8007796:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007798:	e00e      	b.n	80077b8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800779a:	f7fe fcdb 	bl	8006154 <HAL_GetTick>
 800779e:	4602      	mov	r2, r0
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	1ad3      	subs	r3, r2, r3
 80077a4:	2b02      	cmp	r3, #2
 80077a6:	d907      	bls.n	80077b8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80077a8:	2303      	movs	r3, #3
 80077aa:	e15c      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
 80077ac:	40023800 	.word	0x40023800
 80077b0:	42470000 	.word	0x42470000
 80077b4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80077b8:	4b8a      	ldr	r3, [pc, #552]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 80077ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077bc:	f003 0302 	and.w	r3, r3, #2
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d1ea      	bne.n	800779a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f003 0304 	and.w	r3, r3, #4
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	f000 8097 	beq.w	8007900 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80077d2:	2300      	movs	r3, #0
 80077d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80077d6:	4b83      	ldr	r3, [pc, #524]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 80077d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d10f      	bne.n	8007802 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80077e2:	2300      	movs	r3, #0
 80077e4:	60bb      	str	r3, [r7, #8]
 80077e6:	4b7f      	ldr	r3, [pc, #508]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 80077e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ea:	4a7e      	ldr	r2, [pc, #504]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 80077ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80077f0:	6413      	str	r3, [r2, #64]	; 0x40
 80077f2:	4b7c      	ldr	r3, [pc, #496]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 80077f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077fa:	60bb      	str	r3, [r7, #8]
 80077fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80077fe:	2301      	movs	r3, #1
 8007800:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007802:	4b79      	ldr	r3, [pc, #484]	; (80079e8 <HAL_RCC_OscConfig+0x4b0>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800780a:	2b00      	cmp	r3, #0
 800780c:	d118      	bne.n	8007840 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800780e:	4b76      	ldr	r3, [pc, #472]	; (80079e8 <HAL_RCC_OscConfig+0x4b0>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a75      	ldr	r2, [pc, #468]	; (80079e8 <HAL_RCC_OscConfig+0x4b0>)
 8007814:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007818:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800781a:	f7fe fc9b 	bl	8006154 <HAL_GetTick>
 800781e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007820:	e008      	b.n	8007834 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007822:	f7fe fc97 	bl	8006154 <HAL_GetTick>
 8007826:	4602      	mov	r2, r0
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	1ad3      	subs	r3, r2, r3
 800782c:	2b02      	cmp	r3, #2
 800782e:	d901      	bls.n	8007834 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007830:	2303      	movs	r3, #3
 8007832:	e118      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007834:	4b6c      	ldr	r3, [pc, #432]	; (80079e8 <HAL_RCC_OscConfig+0x4b0>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800783c:	2b00      	cmp	r3, #0
 800783e:	d0f0      	beq.n	8007822 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	2b01      	cmp	r3, #1
 8007846:	d106      	bne.n	8007856 <HAL_RCC_OscConfig+0x31e>
 8007848:	4b66      	ldr	r3, [pc, #408]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 800784a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800784c:	4a65      	ldr	r2, [pc, #404]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 800784e:	f043 0301 	orr.w	r3, r3, #1
 8007852:	6713      	str	r3, [r2, #112]	; 0x70
 8007854:	e01c      	b.n	8007890 <HAL_RCC_OscConfig+0x358>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	2b05      	cmp	r3, #5
 800785c:	d10c      	bne.n	8007878 <HAL_RCC_OscConfig+0x340>
 800785e:	4b61      	ldr	r3, [pc, #388]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 8007860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007862:	4a60      	ldr	r2, [pc, #384]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 8007864:	f043 0304 	orr.w	r3, r3, #4
 8007868:	6713      	str	r3, [r2, #112]	; 0x70
 800786a:	4b5e      	ldr	r3, [pc, #376]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 800786c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800786e:	4a5d      	ldr	r2, [pc, #372]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 8007870:	f043 0301 	orr.w	r3, r3, #1
 8007874:	6713      	str	r3, [r2, #112]	; 0x70
 8007876:	e00b      	b.n	8007890 <HAL_RCC_OscConfig+0x358>
 8007878:	4b5a      	ldr	r3, [pc, #360]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 800787a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800787c:	4a59      	ldr	r2, [pc, #356]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 800787e:	f023 0301 	bic.w	r3, r3, #1
 8007882:	6713      	str	r3, [r2, #112]	; 0x70
 8007884:	4b57      	ldr	r3, [pc, #348]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 8007886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007888:	4a56      	ldr	r2, [pc, #344]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 800788a:	f023 0304 	bic.w	r3, r3, #4
 800788e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d015      	beq.n	80078c4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007898:	f7fe fc5c 	bl	8006154 <HAL_GetTick>
 800789c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800789e:	e00a      	b.n	80078b6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80078a0:	f7fe fc58 	bl	8006154 <HAL_GetTick>
 80078a4:	4602      	mov	r2, r0
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	1ad3      	subs	r3, r2, r3
 80078aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d901      	bls.n	80078b6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80078b2:	2303      	movs	r3, #3
 80078b4:	e0d7      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078b6:	4b4b      	ldr	r3, [pc, #300]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 80078b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078ba:	f003 0302 	and.w	r3, r3, #2
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d0ee      	beq.n	80078a0 <HAL_RCC_OscConfig+0x368>
 80078c2:	e014      	b.n	80078ee <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078c4:	f7fe fc46 	bl	8006154 <HAL_GetTick>
 80078c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80078ca:	e00a      	b.n	80078e2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80078cc:	f7fe fc42 	bl	8006154 <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80078da:	4293      	cmp	r3, r2
 80078dc:	d901      	bls.n	80078e2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80078de:	2303      	movs	r3, #3
 80078e0:	e0c1      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80078e2:	4b40      	ldr	r3, [pc, #256]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 80078e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078e6:	f003 0302 	and.w	r3, r3, #2
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1ee      	bne.n	80078cc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80078ee:	7dfb      	ldrb	r3, [r7, #23]
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d105      	bne.n	8007900 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80078f4:	4b3b      	ldr	r3, [pc, #236]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 80078f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f8:	4a3a      	ldr	r2, [pc, #232]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 80078fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80078fe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	699b      	ldr	r3, [r3, #24]
 8007904:	2b00      	cmp	r3, #0
 8007906:	f000 80ad 	beq.w	8007a64 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800790a:	4b36      	ldr	r3, [pc, #216]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	f003 030c 	and.w	r3, r3, #12
 8007912:	2b08      	cmp	r3, #8
 8007914:	d060      	beq.n	80079d8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	699b      	ldr	r3, [r3, #24]
 800791a:	2b02      	cmp	r3, #2
 800791c:	d145      	bne.n	80079aa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800791e:	4b33      	ldr	r3, [pc, #204]	; (80079ec <HAL_RCC_OscConfig+0x4b4>)
 8007920:	2200      	movs	r2, #0
 8007922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007924:	f7fe fc16 	bl	8006154 <HAL_GetTick>
 8007928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800792a:	e008      	b.n	800793e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800792c:	f7fe fc12 	bl	8006154 <HAL_GetTick>
 8007930:	4602      	mov	r2, r0
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	1ad3      	subs	r3, r2, r3
 8007936:	2b02      	cmp	r3, #2
 8007938:	d901      	bls.n	800793e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800793a:	2303      	movs	r3, #3
 800793c:	e093      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800793e:	4b29      	ldr	r3, [pc, #164]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007946:	2b00      	cmp	r3, #0
 8007948:	d1f0      	bne.n	800792c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	69da      	ldr	r2, [r3, #28]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6a1b      	ldr	r3, [r3, #32]
 8007952:	431a      	orrs	r2, r3
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007958:	019b      	lsls	r3, r3, #6
 800795a:	431a      	orrs	r2, r3
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007960:	085b      	lsrs	r3, r3, #1
 8007962:	3b01      	subs	r3, #1
 8007964:	041b      	lsls	r3, r3, #16
 8007966:	431a      	orrs	r2, r3
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800796c:	061b      	lsls	r3, r3, #24
 800796e:	431a      	orrs	r2, r3
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007974:	071b      	lsls	r3, r3, #28
 8007976:	491b      	ldr	r1, [pc, #108]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 8007978:	4313      	orrs	r3, r2
 800797a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800797c:	4b1b      	ldr	r3, [pc, #108]	; (80079ec <HAL_RCC_OscConfig+0x4b4>)
 800797e:	2201      	movs	r2, #1
 8007980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007982:	f7fe fbe7 	bl	8006154 <HAL_GetTick>
 8007986:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007988:	e008      	b.n	800799c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800798a:	f7fe fbe3 	bl	8006154 <HAL_GetTick>
 800798e:	4602      	mov	r2, r0
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	1ad3      	subs	r3, r2, r3
 8007994:	2b02      	cmp	r3, #2
 8007996:	d901      	bls.n	800799c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007998:	2303      	movs	r3, #3
 800799a:	e064      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800799c:	4b11      	ldr	r3, [pc, #68]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d0f0      	beq.n	800798a <HAL_RCC_OscConfig+0x452>
 80079a8:	e05c      	b.n	8007a64 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079aa:	4b10      	ldr	r3, [pc, #64]	; (80079ec <HAL_RCC_OscConfig+0x4b4>)
 80079ac:	2200      	movs	r2, #0
 80079ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079b0:	f7fe fbd0 	bl	8006154 <HAL_GetTick>
 80079b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079b6:	e008      	b.n	80079ca <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80079b8:	f7fe fbcc 	bl	8006154 <HAL_GetTick>
 80079bc:	4602      	mov	r2, r0
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	1ad3      	subs	r3, r2, r3
 80079c2:	2b02      	cmp	r3, #2
 80079c4:	d901      	bls.n	80079ca <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80079c6:	2303      	movs	r3, #3
 80079c8:	e04d      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079ca:	4b06      	ldr	r3, [pc, #24]	; (80079e4 <HAL_RCC_OscConfig+0x4ac>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d1f0      	bne.n	80079b8 <HAL_RCC_OscConfig+0x480>
 80079d6:	e045      	b.n	8007a64 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	699b      	ldr	r3, [r3, #24]
 80079dc:	2b01      	cmp	r3, #1
 80079de:	d107      	bne.n	80079f0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80079e0:	2301      	movs	r3, #1
 80079e2:	e040      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
 80079e4:	40023800 	.word	0x40023800
 80079e8:	40007000 	.word	0x40007000
 80079ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80079f0:	4b1f      	ldr	r3, [pc, #124]	; (8007a70 <HAL_RCC_OscConfig+0x538>)
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	699b      	ldr	r3, [r3, #24]
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d030      	beq.n	8007a60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d129      	bne.n	8007a60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a16:	429a      	cmp	r2, r3
 8007a18:	d122      	bne.n	8007a60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007a1a:	68fa      	ldr	r2, [r7, #12]
 8007a1c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007a20:	4013      	ands	r3, r2
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007a26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d119      	bne.n	8007a60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a36:	085b      	lsrs	r3, r3, #1
 8007a38:	3b01      	subs	r3, #1
 8007a3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d10f      	bne.n	8007a60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d107      	bne.n	8007a60 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a5a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d001      	beq.n	8007a64 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8007a60:	2301      	movs	r3, #1
 8007a62:	e000      	b.n	8007a66 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007a64:	2300      	movs	r3, #0
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	3718      	adds	r7, #24
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	bf00      	nop
 8007a70:	40023800 	.word	0x40023800

08007a74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b082      	sub	sp, #8
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d101      	bne.n	8007a86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a82:	2301      	movs	r3, #1
 8007a84:	e04c      	b.n	8007b20 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a8c:	b2db      	uxtb	r3, r3
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d111      	bne.n	8007ab6 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f001 fe04 	bl	80096a8 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d102      	bne.n	8007aae <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	4a1f      	ldr	r2, [pc, #124]	; (8007b28 <HAL_TIM_Base_Init+0xb4>)
 8007aac:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2202      	movs	r2, #2
 8007aba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	3304      	adds	r3, #4
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	4610      	mov	r0, r2
 8007aca:	f001 f9b3 	bl	8008e34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2201      	movs	r2, #1
 8007ada:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2201      	movs	r2, #1
 8007ae2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2201      	movs	r2, #1
 8007aea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2201      	movs	r2, #1
 8007af2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2201      	movs	r2, #1
 8007afa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2201      	movs	r2, #1
 8007b02:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2201      	movs	r2, #1
 8007b0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2201      	movs	r2, #1
 8007b12:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2201      	movs	r2, #1
 8007b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b1e:	2300      	movs	r3, #0
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3708      	adds	r7, #8
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}
 8007b28:	08002bf1 	.word	0x08002bf1

08007b2c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b085      	sub	sp, #20
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b3a:	b2db      	uxtb	r3, r3
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d001      	beq.n	8007b44 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007b40:	2301      	movs	r3, #1
 8007b42:	e046      	b.n	8007bd2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2202      	movs	r2, #2
 8007b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a23      	ldr	r2, [pc, #140]	; (8007be0 <HAL_TIM_Base_Start+0xb4>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d022      	beq.n	8007b9c <HAL_TIM_Base_Start+0x70>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b5e:	d01d      	beq.n	8007b9c <HAL_TIM_Base_Start+0x70>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a1f      	ldr	r2, [pc, #124]	; (8007be4 <HAL_TIM_Base_Start+0xb8>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d018      	beq.n	8007b9c <HAL_TIM_Base_Start+0x70>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4a1e      	ldr	r2, [pc, #120]	; (8007be8 <HAL_TIM_Base_Start+0xbc>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d013      	beq.n	8007b9c <HAL_TIM_Base_Start+0x70>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4a1c      	ldr	r2, [pc, #112]	; (8007bec <HAL_TIM_Base_Start+0xc0>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d00e      	beq.n	8007b9c <HAL_TIM_Base_Start+0x70>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a1b      	ldr	r2, [pc, #108]	; (8007bf0 <HAL_TIM_Base_Start+0xc4>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d009      	beq.n	8007b9c <HAL_TIM_Base_Start+0x70>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4a19      	ldr	r2, [pc, #100]	; (8007bf4 <HAL_TIM_Base_Start+0xc8>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d004      	beq.n	8007b9c <HAL_TIM_Base_Start+0x70>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a18      	ldr	r2, [pc, #96]	; (8007bf8 <HAL_TIM_Base_Start+0xcc>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d111      	bne.n	8007bc0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	f003 0307 	and.w	r3, r3, #7
 8007ba6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2b06      	cmp	r3, #6
 8007bac:	d010      	beq.n	8007bd0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f042 0201 	orr.w	r2, r2, #1
 8007bbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bbe:	e007      	b.n	8007bd0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f042 0201 	orr.w	r2, r2, #1
 8007bce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007bd0:	2300      	movs	r3, #0
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3714      	adds	r7, #20
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bdc:	4770      	bx	lr
 8007bde:	bf00      	nop
 8007be0:	40010000 	.word	0x40010000
 8007be4:	40000400 	.word	0x40000400
 8007be8:	40000800 	.word	0x40000800
 8007bec:	40000c00 	.word	0x40000c00
 8007bf0:	40010400 	.word	0x40010400
 8007bf4:	40014000 	.word	0x40014000
 8007bf8:	40001800 	.word	0x40001800

08007bfc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	6a1a      	ldr	r2, [r3, #32]
 8007c0a:	f241 1311 	movw	r3, #4369	; 0x1111
 8007c0e:	4013      	ands	r3, r2
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d10f      	bne.n	8007c34 <HAL_TIM_Base_Stop+0x38>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	6a1a      	ldr	r2, [r3, #32]
 8007c1a:	f240 4344 	movw	r3, #1092	; 0x444
 8007c1e:	4013      	ands	r3, r2
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d107      	bne.n	8007c34 <HAL_TIM_Base_Stop+0x38>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f022 0201 	bic.w	r2, r2, #1
 8007c32:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2201      	movs	r2, #1
 8007c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007c3c:	2300      	movs	r3, #0
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	370c      	adds	r7, #12
 8007c42:	46bd      	mov	sp, r7
 8007c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c48:	4770      	bx	lr
	...

08007c4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b085      	sub	sp, #20
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d001      	beq.n	8007c64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	e04e      	b.n	8007d02 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2202      	movs	r2, #2
 8007c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68da      	ldr	r2, [r3, #12]
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f042 0201 	orr.w	r2, r2, #1
 8007c7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a23      	ldr	r2, [pc, #140]	; (8007d10 <HAL_TIM_Base_Start_IT+0xc4>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d022      	beq.n	8007ccc <HAL_TIM_Base_Start_IT+0x80>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c8e:	d01d      	beq.n	8007ccc <HAL_TIM_Base_Start_IT+0x80>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a1f      	ldr	r2, [pc, #124]	; (8007d14 <HAL_TIM_Base_Start_IT+0xc8>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d018      	beq.n	8007ccc <HAL_TIM_Base_Start_IT+0x80>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4a1e      	ldr	r2, [pc, #120]	; (8007d18 <HAL_TIM_Base_Start_IT+0xcc>)
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d013      	beq.n	8007ccc <HAL_TIM_Base_Start_IT+0x80>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a1c      	ldr	r2, [pc, #112]	; (8007d1c <HAL_TIM_Base_Start_IT+0xd0>)
 8007caa:	4293      	cmp	r3, r2
 8007cac:	d00e      	beq.n	8007ccc <HAL_TIM_Base_Start_IT+0x80>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4a1b      	ldr	r2, [pc, #108]	; (8007d20 <HAL_TIM_Base_Start_IT+0xd4>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d009      	beq.n	8007ccc <HAL_TIM_Base_Start_IT+0x80>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a19      	ldr	r2, [pc, #100]	; (8007d24 <HAL_TIM_Base_Start_IT+0xd8>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d004      	beq.n	8007ccc <HAL_TIM_Base_Start_IT+0x80>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a18      	ldr	r2, [pc, #96]	; (8007d28 <HAL_TIM_Base_Start_IT+0xdc>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d111      	bne.n	8007cf0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	689b      	ldr	r3, [r3, #8]
 8007cd2:	f003 0307 	and.w	r3, r3, #7
 8007cd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2b06      	cmp	r3, #6
 8007cdc:	d010      	beq.n	8007d00 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681a      	ldr	r2, [r3, #0]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f042 0201 	orr.w	r2, r2, #1
 8007cec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cee:	e007      	b.n	8007d00 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f042 0201 	orr.w	r2, r2, #1
 8007cfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d00:	2300      	movs	r3, #0
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	3714      	adds	r7, #20
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop
 8007d10:	40010000 	.word	0x40010000
 8007d14:	40000400 	.word	0x40000400
 8007d18:	40000800 	.word	0x40000800
 8007d1c:	40000c00 	.word	0x40000c00
 8007d20:	40010400 	.word	0x40010400
 8007d24:	40014000 	.word	0x40014000
 8007d28:	40001800 	.word	0x40001800

08007d2c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b083      	sub	sp, #12
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	68da      	ldr	r2, [r3, #12]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f022 0201 	bic.w	r2, r2, #1
 8007d42:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	6a1a      	ldr	r2, [r3, #32]
 8007d4a:	f241 1311 	movw	r3, #4369	; 0x1111
 8007d4e:	4013      	ands	r3, r2
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d10f      	bne.n	8007d74 <HAL_TIM_Base_Stop_IT+0x48>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	6a1a      	ldr	r2, [r3, #32]
 8007d5a:	f240 4344 	movw	r3, #1092	; 0x444
 8007d5e:	4013      	ands	r3, r2
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d107      	bne.n	8007d74 <HAL_TIM_Base_Stop_IT+0x48>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	681a      	ldr	r2, [r3, #0]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f022 0201 	bic.w	r2, r2, #1
 8007d72:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2201      	movs	r2, #1
 8007d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007d7c:	2300      	movs	r3, #0
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	370c      	adds	r7, #12
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr
	...

08007d8c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b082      	sub	sp, #8
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d101      	bne.n	8007d9e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	e04c      	b.n	8007e38 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d111      	bne.n	8007dce <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2200      	movs	r2, #0
 8007dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f001 fc78 	bl	80096a8 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d102      	bne.n	8007dc6 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	4a1f      	ldr	r2, [pc, #124]	; (8007e40 <HAL_TIM_PWM_Init+0xb4>)
 8007dc4:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2202      	movs	r2, #2
 8007dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681a      	ldr	r2, [r3, #0]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	3304      	adds	r3, #4
 8007dde:	4619      	mov	r1, r3
 8007de0:	4610      	mov	r0, r2
 8007de2:	f001 f827 	bl	8008e34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2201      	movs	r2, #1
 8007dea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2201      	movs	r2, #1
 8007dfa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2201      	movs	r2, #1
 8007e02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2201      	movs	r2, #1
 8007e0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2201      	movs	r2, #1
 8007e12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2201      	movs	r2, #1
 8007e1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2201      	movs	r2, #1
 8007e22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2201      	movs	r2, #1
 8007e2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2201      	movs	r2, #1
 8007e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007e36:	2300      	movs	r3, #0
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	3708      	adds	r7, #8
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}
 8007e40:	08007e45 	.word	0x08007e45

08007e44 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b083      	sub	sp, #12
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007e4c:	bf00      	nop
 8007e4e:	370c      	adds	r7, #12
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr

08007e58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d109      	bne.n	8007e7c <HAL_TIM_PWM_Start+0x24>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e6e:	b2db      	uxtb	r3, r3
 8007e70:	2b01      	cmp	r3, #1
 8007e72:	bf14      	ite	ne
 8007e74:	2301      	movne	r3, #1
 8007e76:	2300      	moveq	r3, #0
 8007e78:	b2db      	uxtb	r3, r3
 8007e7a:	e022      	b.n	8007ec2 <HAL_TIM_PWM_Start+0x6a>
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	2b04      	cmp	r3, #4
 8007e80:	d109      	bne.n	8007e96 <HAL_TIM_PWM_Start+0x3e>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	bf14      	ite	ne
 8007e8e:	2301      	movne	r3, #1
 8007e90:	2300      	moveq	r3, #0
 8007e92:	b2db      	uxtb	r3, r3
 8007e94:	e015      	b.n	8007ec2 <HAL_TIM_PWM_Start+0x6a>
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	2b08      	cmp	r3, #8
 8007e9a:	d109      	bne.n	8007eb0 <HAL_TIM_PWM_Start+0x58>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	bf14      	ite	ne
 8007ea8:	2301      	movne	r3, #1
 8007eaa:	2300      	moveq	r3, #0
 8007eac:	b2db      	uxtb	r3, r3
 8007eae:	e008      	b.n	8007ec2 <HAL_TIM_PWM_Start+0x6a>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007eb6:	b2db      	uxtb	r3, r3
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	bf14      	ite	ne
 8007ebc:	2301      	movne	r3, #1
 8007ebe:	2300      	moveq	r3, #0
 8007ec0:	b2db      	uxtb	r3, r3
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d001      	beq.n	8007eca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	e07c      	b.n	8007fc4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d104      	bne.n	8007eda <HAL_TIM_PWM_Start+0x82>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2202      	movs	r2, #2
 8007ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ed8:	e013      	b.n	8007f02 <HAL_TIM_PWM_Start+0xaa>
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	2b04      	cmp	r3, #4
 8007ede:	d104      	bne.n	8007eea <HAL_TIM_PWM_Start+0x92>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2202      	movs	r2, #2
 8007ee4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ee8:	e00b      	b.n	8007f02 <HAL_TIM_PWM_Start+0xaa>
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	2b08      	cmp	r3, #8
 8007eee:	d104      	bne.n	8007efa <HAL_TIM_PWM_Start+0xa2>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2202      	movs	r2, #2
 8007ef4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007ef8:	e003      	b.n	8007f02 <HAL_TIM_PWM_Start+0xaa>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2202      	movs	r2, #2
 8007efe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	2201      	movs	r2, #1
 8007f08:	6839      	ldr	r1, [r7, #0]
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f001 fba6 	bl	800965c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a2d      	ldr	r2, [pc, #180]	; (8007fcc <HAL_TIM_PWM_Start+0x174>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d004      	beq.n	8007f24 <HAL_TIM_PWM_Start+0xcc>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a2c      	ldr	r2, [pc, #176]	; (8007fd0 <HAL_TIM_PWM_Start+0x178>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d101      	bne.n	8007f28 <HAL_TIM_PWM_Start+0xd0>
 8007f24:	2301      	movs	r3, #1
 8007f26:	e000      	b.n	8007f2a <HAL_TIM_PWM_Start+0xd2>
 8007f28:	2300      	movs	r3, #0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d007      	beq.n	8007f3e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007f3c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a22      	ldr	r2, [pc, #136]	; (8007fcc <HAL_TIM_PWM_Start+0x174>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d022      	beq.n	8007f8e <HAL_TIM_PWM_Start+0x136>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f50:	d01d      	beq.n	8007f8e <HAL_TIM_PWM_Start+0x136>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4a1f      	ldr	r2, [pc, #124]	; (8007fd4 <HAL_TIM_PWM_Start+0x17c>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d018      	beq.n	8007f8e <HAL_TIM_PWM_Start+0x136>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a1d      	ldr	r2, [pc, #116]	; (8007fd8 <HAL_TIM_PWM_Start+0x180>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d013      	beq.n	8007f8e <HAL_TIM_PWM_Start+0x136>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	4a1c      	ldr	r2, [pc, #112]	; (8007fdc <HAL_TIM_PWM_Start+0x184>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d00e      	beq.n	8007f8e <HAL_TIM_PWM_Start+0x136>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4a16      	ldr	r2, [pc, #88]	; (8007fd0 <HAL_TIM_PWM_Start+0x178>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d009      	beq.n	8007f8e <HAL_TIM_PWM_Start+0x136>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4a18      	ldr	r2, [pc, #96]	; (8007fe0 <HAL_TIM_PWM_Start+0x188>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d004      	beq.n	8007f8e <HAL_TIM_PWM_Start+0x136>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4a16      	ldr	r2, [pc, #88]	; (8007fe4 <HAL_TIM_PWM_Start+0x18c>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d111      	bne.n	8007fb2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	689b      	ldr	r3, [r3, #8]
 8007f94:	f003 0307 	and.w	r3, r3, #7
 8007f98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2b06      	cmp	r3, #6
 8007f9e:	d010      	beq.n	8007fc2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	681a      	ldr	r2, [r3, #0]
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f042 0201 	orr.w	r2, r2, #1
 8007fae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fb0:	e007      	b.n	8007fc2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f042 0201 	orr.w	r2, r2, #1
 8007fc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3710      	adds	r7, #16
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}
 8007fcc:	40010000 	.word	0x40010000
 8007fd0:	40010400 	.word	0x40010400
 8007fd4:	40000400 	.word	0x40000400
 8007fd8:	40000800 	.word	0x40000800
 8007fdc:	40000c00 	.word	0x40000c00
 8007fe0:	40014000 	.word	0x40014000
 8007fe4:	40001800 	.word	0x40001800

08007fe8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b082      	sub	sp, #8
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d101      	bne.n	8007ffa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	e04c      	b.n	8008094 <HAL_TIM_IC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008000:	b2db      	uxtb	r3, r3
 8008002:	2b00      	cmp	r3, #0
 8008004:	d111      	bne.n	800802a <HAL_TIM_IC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2200      	movs	r2, #0
 800800a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f001 fb4a 	bl	80096a8 <TIM_ResetCallback>

    if (htim->IC_MspInitCallback == NULL)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008018:	2b00      	cmp	r3, #0
 800801a:	d102      	bne.n	8008022 <HAL_TIM_IC_Init+0x3a>
    {
      htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	4a1f      	ldr	r2, [pc, #124]	; (800809c <HAL_TIM_IC_Init+0xb4>)
 8008020:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	4798      	blx	r3
    HAL_TIM_IC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2202      	movs	r2, #2
 800802e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681a      	ldr	r2, [r3, #0]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	3304      	adds	r3, #4
 800803a:	4619      	mov	r1, r3
 800803c:	4610      	mov	r0, r2
 800803e:	f000 fef9 	bl	8008e34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2201      	movs	r2, #1
 8008046:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2201      	movs	r2, #1
 800804e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2201      	movs	r2, #1
 8008056:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2201      	movs	r2, #1
 800805e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2201      	movs	r2, #1
 8008066:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2201      	movs	r2, #1
 800806e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2201      	movs	r2, #1
 8008076:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2201      	movs	r2, #1
 800807e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2201      	movs	r2, #1
 8008086:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2201      	movs	r2, #1
 800808e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008092:	2300      	movs	r3, #0
}
 8008094:	4618      	mov	r0, r3
 8008096:	3708      	adds	r7, #8
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}
 800809c:	080080a1 	.word	0x080080a1

080080a0 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b083      	sub	sp, #12
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80080a8:	bf00      	nop
 80080aa:	370c      	adds	r7, #12
 80080ac:	46bd      	mov	sp, r7
 80080ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b2:	4770      	bx	lr

080080b4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b084      	sub	sp, #16
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080be:	2300      	movs	r3, #0
 80080c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d104      	bne.n	80080d2 <HAL_TIM_IC_Start_IT+0x1e>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80080ce:	b2db      	uxtb	r3, r3
 80080d0:	e013      	b.n	80080fa <HAL_TIM_IC_Start_IT+0x46>
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	2b04      	cmp	r3, #4
 80080d6:	d104      	bne.n	80080e2 <HAL_TIM_IC_Start_IT+0x2e>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80080de:	b2db      	uxtb	r3, r3
 80080e0:	e00b      	b.n	80080fa <HAL_TIM_IC_Start_IT+0x46>
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	2b08      	cmp	r3, #8
 80080e6:	d104      	bne.n	80080f2 <HAL_TIM_IC_Start_IT+0x3e>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80080ee:	b2db      	uxtb	r3, r3
 80080f0:	e003      	b.n	80080fa <HAL_TIM_IC_Start_IT+0x46>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080f8:	b2db      	uxtb	r3, r3
 80080fa:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d104      	bne.n	800810c <HAL_TIM_IC_Start_IT+0x58>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008108:	b2db      	uxtb	r3, r3
 800810a:	e013      	b.n	8008134 <HAL_TIM_IC_Start_IT+0x80>
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	2b04      	cmp	r3, #4
 8008110:	d104      	bne.n	800811c <HAL_TIM_IC_Start_IT+0x68>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008118:	b2db      	uxtb	r3, r3
 800811a:	e00b      	b.n	8008134 <HAL_TIM_IC_Start_IT+0x80>
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	2b08      	cmp	r3, #8
 8008120:	d104      	bne.n	800812c <HAL_TIM_IC_Start_IT+0x78>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008128:	b2db      	uxtb	r3, r3
 800812a:	e003      	b.n	8008134 <HAL_TIM_IC_Start_IT+0x80>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008132:	b2db      	uxtb	r3, r3
 8008134:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008136:	7bbb      	ldrb	r3, [r7, #14]
 8008138:	2b01      	cmp	r3, #1
 800813a:	d102      	bne.n	8008142 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800813c:	7b7b      	ldrb	r3, [r7, #13]
 800813e:	2b01      	cmp	r3, #1
 8008140:	d001      	beq.n	8008146 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8008142:	2301      	movs	r3, #1
 8008144:	e0cc      	b.n	80082e0 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d104      	bne.n	8008156 <HAL_TIM_IC_Start_IT+0xa2>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2202      	movs	r2, #2
 8008150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008154:	e013      	b.n	800817e <HAL_TIM_IC_Start_IT+0xca>
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	2b04      	cmp	r3, #4
 800815a:	d104      	bne.n	8008166 <HAL_TIM_IC_Start_IT+0xb2>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2202      	movs	r2, #2
 8008160:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008164:	e00b      	b.n	800817e <HAL_TIM_IC_Start_IT+0xca>
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	2b08      	cmp	r3, #8
 800816a:	d104      	bne.n	8008176 <HAL_TIM_IC_Start_IT+0xc2>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2202      	movs	r2, #2
 8008170:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008174:	e003      	b.n	800817e <HAL_TIM_IC_Start_IT+0xca>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2202      	movs	r2, #2
 800817a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d104      	bne.n	800818e <HAL_TIM_IC_Start_IT+0xda>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2202      	movs	r2, #2
 8008188:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800818c:	e013      	b.n	80081b6 <HAL_TIM_IC_Start_IT+0x102>
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	2b04      	cmp	r3, #4
 8008192:	d104      	bne.n	800819e <HAL_TIM_IC_Start_IT+0xea>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2202      	movs	r2, #2
 8008198:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800819c:	e00b      	b.n	80081b6 <HAL_TIM_IC_Start_IT+0x102>
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	2b08      	cmp	r3, #8
 80081a2:	d104      	bne.n	80081ae <HAL_TIM_IC_Start_IT+0xfa>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2202      	movs	r2, #2
 80081a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081ac:	e003      	b.n	80081b6 <HAL_TIM_IC_Start_IT+0x102>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2202      	movs	r2, #2
 80081b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	2b0c      	cmp	r3, #12
 80081ba:	d841      	bhi.n	8008240 <HAL_TIM_IC_Start_IT+0x18c>
 80081bc:	a201      	add	r2, pc, #4	; (adr r2, 80081c4 <HAL_TIM_IC_Start_IT+0x110>)
 80081be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081c2:	bf00      	nop
 80081c4:	080081f9 	.word	0x080081f9
 80081c8:	08008241 	.word	0x08008241
 80081cc:	08008241 	.word	0x08008241
 80081d0:	08008241 	.word	0x08008241
 80081d4:	0800820b 	.word	0x0800820b
 80081d8:	08008241 	.word	0x08008241
 80081dc:	08008241 	.word	0x08008241
 80081e0:	08008241 	.word	0x08008241
 80081e4:	0800821d 	.word	0x0800821d
 80081e8:	08008241 	.word	0x08008241
 80081ec:	08008241 	.word	0x08008241
 80081f0:	08008241 	.word	0x08008241
 80081f4:	0800822f 	.word	0x0800822f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	68da      	ldr	r2, [r3, #12]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f042 0202 	orr.w	r2, r2, #2
 8008206:	60da      	str	r2, [r3, #12]
      break;
 8008208:	e01d      	b.n	8008246 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	68da      	ldr	r2, [r3, #12]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f042 0204 	orr.w	r2, r2, #4
 8008218:	60da      	str	r2, [r3, #12]
      break;
 800821a:	e014      	b.n	8008246 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	68da      	ldr	r2, [r3, #12]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f042 0208 	orr.w	r2, r2, #8
 800822a:	60da      	str	r2, [r3, #12]
      break;
 800822c:	e00b      	b.n	8008246 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	68da      	ldr	r2, [r3, #12]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f042 0210 	orr.w	r2, r2, #16
 800823c:	60da      	str	r2, [r3, #12]
      break;
 800823e:	e002      	b.n	8008246 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8008240:	2301      	movs	r3, #1
 8008242:	73fb      	strb	r3, [r7, #15]
      break;
 8008244:	bf00      	nop
  }

  if (status == HAL_OK)
 8008246:	7bfb      	ldrb	r3, [r7, #15]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d148      	bne.n	80082de <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	2201      	movs	r2, #1
 8008252:	6839      	ldr	r1, [r7, #0]
 8008254:	4618      	mov	r0, r3
 8008256:	f001 fa01 	bl	800965c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a22      	ldr	r2, [pc, #136]	; (80082e8 <HAL_TIM_IC_Start_IT+0x234>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d022      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x1f6>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800826c:	d01d      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x1f6>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	4a1e      	ldr	r2, [pc, #120]	; (80082ec <HAL_TIM_IC_Start_IT+0x238>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d018      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x1f6>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a1c      	ldr	r2, [pc, #112]	; (80082f0 <HAL_TIM_IC_Start_IT+0x23c>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d013      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x1f6>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a1b      	ldr	r2, [pc, #108]	; (80082f4 <HAL_TIM_IC_Start_IT+0x240>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d00e      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x1f6>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4a19      	ldr	r2, [pc, #100]	; (80082f8 <HAL_TIM_IC_Start_IT+0x244>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d009      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x1f6>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4a18      	ldr	r2, [pc, #96]	; (80082fc <HAL_TIM_IC_Start_IT+0x248>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d004      	beq.n	80082aa <HAL_TIM_IC_Start_IT+0x1f6>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a16      	ldr	r2, [pc, #88]	; (8008300 <HAL_TIM_IC_Start_IT+0x24c>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d111      	bne.n	80082ce <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	f003 0307 	and.w	r3, r3, #7
 80082b4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	2b06      	cmp	r3, #6
 80082ba:	d010      	beq.n	80082de <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f042 0201 	orr.w	r2, r2, #1
 80082ca:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082cc:	e007      	b.n	80082de <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f042 0201 	orr.w	r2, r2, #1
 80082dc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80082de:	7bfb      	ldrb	r3, [r7, #15]
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	3710      	adds	r7, #16
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}
 80082e8:	40010000 	.word	0x40010000
 80082ec:	40000400 	.word	0x40000400
 80082f0:	40000800 	.word	0x40000800
 80082f4:	40000c00 	.word	0x40000c00
 80082f8:	40010400 	.word	0x40010400
 80082fc:	40014000 	.word	0x40014000
 8008300:	40001800 	.word	0x40001800

08008304 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b084      	sub	sp, #16
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
 800830c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800830e:	2300      	movs	r3, #0
 8008310:	73fb      	strb	r3, [r7, #15]
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	2b0c      	cmp	r3, #12
 8008316:	d841      	bhi.n	800839c <HAL_TIM_IC_Stop_IT+0x98>
 8008318:	a201      	add	r2, pc, #4	; (adr r2, 8008320 <HAL_TIM_IC_Stop_IT+0x1c>)
 800831a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800831e:	bf00      	nop
 8008320:	08008355 	.word	0x08008355
 8008324:	0800839d 	.word	0x0800839d
 8008328:	0800839d 	.word	0x0800839d
 800832c:	0800839d 	.word	0x0800839d
 8008330:	08008367 	.word	0x08008367
 8008334:	0800839d 	.word	0x0800839d
 8008338:	0800839d 	.word	0x0800839d
 800833c:	0800839d 	.word	0x0800839d
 8008340:	08008379 	.word	0x08008379
 8008344:	0800839d 	.word	0x0800839d
 8008348:	0800839d 	.word	0x0800839d
 800834c:	0800839d 	.word	0x0800839d
 8008350:	0800838b 	.word	0x0800838b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	68da      	ldr	r2, [r3, #12]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f022 0202 	bic.w	r2, r2, #2
 8008362:	60da      	str	r2, [r3, #12]
      break;
 8008364:	e01d      	b.n	80083a2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	68da      	ldr	r2, [r3, #12]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f022 0204 	bic.w	r2, r2, #4
 8008374:	60da      	str	r2, [r3, #12]
      break;
 8008376:	e014      	b.n	80083a2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	68da      	ldr	r2, [r3, #12]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f022 0208 	bic.w	r2, r2, #8
 8008386:	60da      	str	r2, [r3, #12]
      break;
 8008388:	e00b      	b.n	80083a2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	68da      	ldr	r2, [r3, #12]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f022 0210 	bic.w	r2, r2, #16
 8008398:	60da      	str	r2, [r3, #12]
      break;
 800839a:	e002      	b.n	80083a2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800839c:	2301      	movs	r3, #1
 800839e:	73fb      	strb	r3, [r7, #15]
      break;
 80083a0:	bf00      	nop
  }

  if (status == HAL_OK)
 80083a2:	7bfb      	ldrb	r3, [r7, #15]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d156      	bne.n	8008456 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2200      	movs	r2, #0
 80083ae:	6839      	ldr	r1, [r7, #0]
 80083b0:	4618      	mov	r0, r3
 80083b2:	f001 f953 	bl	800965c <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	6a1a      	ldr	r2, [r3, #32]
 80083bc:	f241 1311 	movw	r3, #4369	; 0x1111
 80083c0:	4013      	ands	r3, r2
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d10f      	bne.n	80083e6 <HAL_TIM_IC_Stop_IT+0xe2>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	6a1a      	ldr	r2, [r3, #32]
 80083cc:	f240 4344 	movw	r3, #1092	; 0x444
 80083d0:	4013      	ands	r3, r2
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d107      	bne.n	80083e6 <HAL_TIM_IC_Stop_IT+0xe2>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	681a      	ldr	r2, [r3, #0]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f022 0201 	bic.w	r2, r2, #1
 80083e4:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d104      	bne.n	80083f6 <HAL_TIM_IC_Stop_IT+0xf2>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2201      	movs	r2, #1
 80083f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80083f4:	e013      	b.n	800841e <HAL_TIM_IC_Stop_IT+0x11a>
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	2b04      	cmp	r3, #4
 80083fa:	d104      	bne.n	8008406 <HAL_TIM_IC_Stop_IT+0x102>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2201      	movs	r2, #1
 8008400:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008404:	e00b      	b.n	800841e <HAL_TIM_IC_Stop_IT+0x11a>
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	2b08      	cmp	r3, #8
 800840a:	d104      	bne.n	8008416 <HAL_TIM_IC_Stop_IT+0x112>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008414:	e003      	b.n	800841e <HAL_TIM_IC_Stop_IT+0x11a>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2201      	movs	r2, #1
 800841a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d104      	bne.n	800842e <HAL_TIM_IC_Stop_IT+0x12a>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800842c:	e013      	b.n	8008456 <HAL_TIM_IC_Stop_IT+0x152>
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	2b04      	cmp	r3, #4
 8008432:	d104      	bne.n	800843e <HAL_TIM_IC_Stop_IT+0x13a>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800843c:	e00b      	b.n	8008456 <HAL_TIM_IC_Stop_IT+0x152>
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	2b08      	cmp	r3, #8
 8008442:	d104      	bne.n	800844e <HAL_TIM_IC_Stop_IT+0x14a>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800844c:	e003      	b.n	8008456 <HAL_TIM_IC_Stop_IT+0x152>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2201      	movs	r2, #1
 8008452:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Return function status */
  return status;
 8008456:	7bfb      	ldrb	r3, [r7, #15]
}
 8008458:	4618      	mov	r0, r3
 800845a:	3710      	adds	r7, #16
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b086      	sub	sp, #24
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d101      	bne.n	8008474 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008470:	2301      	movs	r3, #1
 8008472:	e0a2      	b.n	80085ba <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800847a:	b2db      	uxtb	r3, r3
 800847c:	2b00      	cmp	r3, #0
 800847e:	d111      	bne.n	80084a4 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2200      	movs	r2, #0
 8008484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008488:	6878      	ldr	r0, [r7, #4]
 800848a:	f001 f90d 	bl	80096a8 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008492:	2b00      	cmp	r3, #0
 8008494:	d102      	bne.n	800849c <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	4a4a      	ldr	r2, [pc, #296]	; (80085c4 <HAL_TIM_Encoder_Init+0x164>)
 800849a:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2202      	movs	r2, #2
 80084a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	6812      	ldr	r2, [r2, #0]
 80084b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80084ba:	f023 0307 	bic.w	r3, r3, #7
 80084be:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681a      	ldr	r2, [r3, #0]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	3304      	adds	r3, #4
 80084c8:	4619      	mov	r1, r3
 80084ca:	4610      	mov	r0, r2
 80084cc:	f000 fcb2 	bl	8008e34 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	689b      	ldr	r3, [r3, #8]
 80084d6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	699b      	ldr	r3, [r3, #24]
 80084de:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	6a1b      	ldr	r3, [r3, #32]
 80084e6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	697a      	ldr	r2, [r7, #20]
 80084ee:	4313      	orrs	r3, r2
 80084f0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084f8:	f023 0303 	bic.w	r3, r3, #3
 80084fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	689a      	ldr	r2, [r3, #8]
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	699b      	ldr	r3, [r3, #24]
 8008506:	021b      	lsls	r3, r3, #8
 8008508:	4313      	orrs	r3, r2
 800850a:	693a      	ldr	r2, [r7, #16]
 800850c:	4313      	orrs	r3, r2
 800850e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008516:	f023 030c 	bic.w	r3, r3, #12
 800851a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008522:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008526:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	68da      	ldr	r2, [r3, #12]
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	69db      	ldr	r3, [r3, #28]
 8008530:	021b      	lsls	r3, r3, #8
 8008532:	4313      	orrs	r3, r2
 8008534:	693a      	ldr	r2, [r7, #16]
 8008536:	4313      	orrs	r3, r2
 8008538:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	691b      	ldr	r3, [r3, #16]
 800853e:	011a      	lsls	r2, r3, #4
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	6a1b      	ldr	r3, [r3, #32]
 8008544:	031b      	lsls	r3, r3, #12
 8008546:	4313      	orrs	r3, r2
 8008548:	693a      	ldr	r2, [r7, #16]
 800854a:	4313      	orrs	r3, r2
 800854c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008554:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800855c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	685a      	ldr	r2, [r3, #4]
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	695b      	ldr	r3, [r3, #20]
 8008566:	011b      	lsls	r3, r3, #4
 8008568:	4313      	orrs	r3, r2
 800856a:	68fa      	ldr	r2, [r7, #12]
 800856c:	4313      	orrs	r3, r2
 800856e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	697a      	ldr	r2, [r7, #20]
 8008576:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	693a      	ldr	r2, [r7, #16]
 800857e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	68fa      	ldr	r2, [r7, #12]
 8008586:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2201      	movs	r2, #1
 800858c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2201      	movs	r2, #1
 8008594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2201      	movs	r2, #1
 800859c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2201      	movs	r2, #1
 80085a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2201      	movs	r2, #1
 80085ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2201      	movs	r2, #1
 80085b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80085b8:	2300      	movs	r3, #0
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3718      	adds	r7, #24
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}
 80085c2:	bf00      	nop
 80085c4:	08002d61 	.word	0x08002d61

080085c8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
 80085d0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80085d8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80085e0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80085e8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80085f0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d110      	bne.n	800861a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80085f8:	7bfb      	ldrb	r3, [r7, #15]
 80085fa:	2b01      	cmp	r3, #1
 80085fc:	d102      	bne.n	8008604 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80085fe:	7b7b      	ldrb	r3, [r7, #13]
 8008600:	2b01      	cmp	r3, #1
 8008602:	d001      	beq.n	8008608 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008604:	2301      	movs	r3, #1
 8008606:	e069      	b.n	80086dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2202      	movs	r2, #2
 800860c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2202      	movs	r2, #2
 8008614:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008618:	e031      	b.n	800867e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	2b04      	cmp	r3, #4
 800861e:	d110      	bne.n	8008642 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008620:	7bbb      	ldrb	r3, [r7, #14]
 8008622:	2b01      	cmp	r3, #1
 8008624:	d102      	bne.n	800862c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008626:	7b3b      	ldrb	r3, [r7, #12]
 8008628:	2b01      	cmp	r3, #1
 800862a:	d001      	beq.n	8008630 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800862c:	2301      	movs	r3, #1
 800862e:	e055      	b.n	80086dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2202      	movs	r2, #2
 8008634:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2202      	movs	r2, #2
 800863c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008640:	e01d      	b.n	800867e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008642:	7bfb      	ldrb	r3, [r7, #15]
 8008644:	2b01      	cmp	r3, #1
 8008646:	d108      	bne.n	800865a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008648:	7bbb      	ldrb	r3, [r7, #14]
 800864a:	2b01      	cmp	r3, #1
 800864c:	d105      	bne.n	800865a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800864e:	7b7b      	ldrb	r3, [r7, #13]
 8008650:	2b01      	cmp	r3, #1
 8008652:	d102      	bne.n	800865a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008654:	7b3b      	ldrb	r3, [r7, #12]
 8008656:	2b01      	cmp	r3, #1
 8008658:	d001      	beq.n	800865e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800865a:	2301      	movs	r3, #1
 800865c:	e03e      	b.n	80086dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2202      	movs	r2, #2
 8008662:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2202      	movs	r2, #2
 800866a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2202      	movs	r2, #2
 8008672:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2202      	movs	r2, #2
 800867a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d003      	beq.n	800868c <HAL_TIM_Encoder_Start+0xc4>
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	2b04      	cmp	r3, #4
 8008688:	d008      	beq.n	800869c <HAL_TIM_Encoder_Start+0xd4>
 800868a:	e00f      	b.n	80086ac <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	2201      	movs	r2, #1
 8008692:	2100      	movs	r1, #0
 8008694:	4618      	mov	r0, r3
 8008696:	f000 ffe1 	bl	800965c <TIM_CCxChannelCmd>
      break;
 800869a:	e016      	b.n	80086ca <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2201      	movs	r2, #1
 80086a2:	2104      	movs	r1, #4
 80086a4:	4618      	mov	r0, r3
 80086a6:	f000 ffd9 	bl	800965c <TIM_CCxChannelCmd>
      break;
 80086aa:	e00e      	b.n	80086ca <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2201      	movs	r2, #1
 80086b2:	2100      	movs	r1, #0
 80086b4:	4618      	mov	r0, r3
 80086b6:	f000 ffd1 	bl	800965c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	2201      	movs	r2, #1
 80086c0:	2104      	movs	r1, #4
 80086c2:	4618      	mov	r0, r3
 80086c4:	f000 ffca 	bl	800965c <TIM_CCxChannelCmd>
      break;
 80086c8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	681a      	ldr	r2, [r3, #0]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f042 0201 	orr.w	r2, r2, #1
 80086d8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80086da:	2300      	movs	r3, #0
}
 80086dc:	4618      	mov	r0, r3
 80086de:	3710      	adds	r7, #16
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}

080086e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b082      	sub	sp, #8
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	691b      	ldr	r3, [r3, #16]
 80086f2:	f003 0302 	and.w	r3, r3, #2
 80086f6:	2b02      	cmp	r3, #2
 80086f8:	d128      	bne.n	800874c <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	68db      	ldr	r3, [r3, #12]
 8008700:	f003 0302 	and.w	r3, r3, #2
 8008704:	2b02      	cmp	r3, #2
 8008706:	d121      	bne.n	800874c <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f06f 0202 	mvn.w	r2, #2
 8008710:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2201      	movs	r2, #1
 8008716:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	699b      	ldr	r3, [r3, #24]
 800871e:	f003 0303 	and.w	r3, r3, #3
 8008722:	2b00      	cmp	r3, #0
 8008724:	d005      	beq.n	8008732 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	4798      	blx	r3
 8008730:	e009      	b.n	8008746 <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008738:	6878      	ldr	r0, [r7, #4]
 800873a:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2200      	movs	r2, #0
 800874a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	691b      	ldr	r3, [r3, #16]
 8008752:	f003 0304 	and.w	r3, r3, #4
 8008756:	2b04      	cmp	r3, #4
 8008758:	d128      	bne.n	80087ac <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	68db      	ldr	r3, [r3, #12]
 8008760:	f003 0304 	and.w	r3, r3, #4
 8008764:	2b04      	cmp	r3, #4
 8008766:	d121      	bne.n	80087ac <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f06f 0204 	mvn.w	r2, #4
 8008770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2202      	movs	r2, #2
 8008776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	699b      	ldr	r3, [r3, #24]
 800877e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008782:	2b00      	cmp	r3, #0
 8008784:	d005      	beq.n	8008792 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	4798      	blx	r3
 8008790:	e009      	b.n	80087a6 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2200      	movs	r2, #0
 80087aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	691b      	ldr	r3, [r3, #16]
 80087b2:	f003 0308 	and.w	r3, r3, #8
 80087b6:	2b08      	cmp	r3, #8
 80087b8:	d128      	bne.n	800880c <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	f003 0308 	and.w	r3, r3, #8
 80087c4:	2b08      	cmp	r3, #8
 80087c6:	d121      	bne.n	800880c <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f06f 0208 	mvn.w	r2, #8
 80087d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2204      	movs	r2, #4
 80087d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	69db      	ldr	r3, [r3, #28]
 80087de:	f003 0303 	and.w	r3, r3, #3
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d005      	beq.n	80087f2 <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087ec:	6878      	ldr	r0, [r7, #4]
 80087ee:	4798      	blx	r3
 80087f0:	e009      	b.n	8008806 <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2200      	movs	r2, #0
 800880a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	691b      	ldr	r3, [r3, #16]
 8008812:	f003 0310 	and.w	r3, r3, #16
 8008816:	2b10      	cmp	r3, #16
 8008818:	d128      	bne.n	800886c <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	68db      	ldr	r3, [r3, #12]
 8008820:	f003 0310 	and.w	r3, r3, #16
 8008824:	2b10      	cmp	r3, #16
 8008826:	d121      	bne.n	800886c <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f06f 0210 	mvn.w	r2, #16
 8008830:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2208      	movs	r2, #8
 8008836:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	69db      	ldr	r3, [r3, #28]
 800883e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008842:	2b00      	cmp	r3, #0
 8008844:	d005      	beq.n	8008852 <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	4798      	blx	r3
 8008850:	e009      	b.n	8008866 <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2200      	movs	r2, #0
 800886a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	691b      	ldr	r3, [r3, #16]
 8008872:	f003 0301 	and.w	r3, r3, #1
 8008876:	2b01      	cmp	r3, #1
 8008878:	d110      	bne.n	800889c <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	68db      	ldr	r3, [r3, #12]
 8008880:	f003 0301 	and.w	r3, r3, #1
 8008884:	2b01      	cmp	r3, #1
 8008886:	d109      	bne.n	800889c <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f06f 0201 	mvn.w	r2, #1
 8008890:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	691b      	ldr	r3, [r3, #16]
 80088a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088a6:	2b80      	cmp	r3, #128	; 0x80
 80088a8:	d110      	bne.n	80088cc <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	68db      	ldr	r3, [r3, #12]
 80088b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088b4:	2b80      	cmp	r3, #128	; 0x80
 80088b6:	d109      	bne.n	80088cc <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80088c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	691b      	ldr	r3, [r3, #16]
 80088d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088d6:	2b40      	cmp	r3, #64	; 0x40
 80088d8:	d110      	bne.n	80088fc <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	68db      	ldr	r3, [r3, #12]
 80088e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088e4:	2b40      	cmp	r3, #64	; 0x40
 80088e6:	d109      	bne.n	80088fc <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80088f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	691b      	ldr	r3, [r3, #16]
 8008902:	f003 0320 	and.w	r3, r3, #32
 8008906:	2b20      	cmp	r3, #32
 8008908:	d110      	bne.n	800892c <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	68db      	ldr	r3, [r3, #12]
 8008910:	f003 0320 	and.w	r3, r3, #32
 8008914:	2b20      	cmp	r3, #32
 8008916:	d109      	bne.n	800892c <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f06f 0220 	mvn.w	r2, #32
 8008920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800892c:	bf00      	nop
 800892e:	3708      	adds	r7, #8
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}

08008934 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b086      	sub	sp, #24
 8008938:	af00      	add	r7, sp, #0
 800893a:	60f8      	str	r0, [r7, #12]
 800893c:	60b9      	str	r1, [r7, #8]
 800893e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008940:	2300      	movs	r3, #0
 8008942:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800894a:	2b01      	cmp	r3, #1
 800894c:	d101      	bne.n	8008952 <HAL_TIM_IC_ConfigChannel+0x1e>
 800894e:	2302      	movs	r3, #2
 8008950:	e088      	b.n	8008a64 <HAL_TIM_IC_ConfigChannel+0x130>
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2201      	movs	r2, #1
 8008956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d11b      	bne.n	8008998 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	6818      	ldr	r0, [r3, #0]
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	6819      	ldr	r1, [r3, #0]
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	685a      	ldr	r2, [r3, #4]
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	68db      	ldr	r3, [r3, #12]
 8008970:	f000 fcb0 	bl	80092d4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	699a      	ldr	r2, [r3, #24]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f022 020c 	bic.w	r2, r2, #12
 8008982:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	6999      	ldr	r1, [r3, #24]
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	689a      	ldr	r2, [r3, #8]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	430a      	orrs	r2, r1
 8008994:	619a      	str	r2, [r3, #24]
 8008996:	e060      	b.n	8008a5a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	2b04      	cmp	r3, #4
 800899c:	d11c      	bne.n	80089d8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	6818      	ldr	r0, [r3, #0]
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	6819      	ldr	r1, [r3, #0]
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	685a      	ldr	r2, [r3, #4]
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	68db      	ldr	r3, [r3, #12]
 80089ae:	f000 fd34 	bl	800941a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	699a      	ldr	r2, [r3, #24]
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80089c0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	6999      	ldr	r1, [r3, #24]
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	689b      	ldr	r3, [r3, #8]
 80089cc:	021a      	lsls	r2, r3, #8
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	430a      	orrs	r2, r1
 80089d4:	619a      	str	r2, [r3, #24]
 80089d6:	e040      	b.n	8008a5a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2b08      	cmp	r3, #8
 80089dc:	d11b      	bne.n	8008a16 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	6818      	ldr	r0, [r3, #0]
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	6819      	ldr	r1, [r3, #0]
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	685a      	ldr	r2, [r3, #4]
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	68db      	ldr	r3, [r3, #12]
 80089ee:	f000 fd81 	bl	80094f4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	69da      	ldr	r2, [r3, #28]
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	f022 020c 	bic.w	r2, r2, #12
 8008a00:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	69d9      	ldr	r1, [r3, #28]
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	689a      	ldr	r2, [r3, #8]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	430a      	orrs	r2, r1
 8008a12:	61da      	str	r2, [r3, #28]
 8008a14:	e021      	b.n	8008a5a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2b0c      	cmp	r3, #12
 8008a1a:	d11c      	bne.n	8008a56 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	6818      	ldr	r0, [r3, #0]
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	6819      	ldr	r1, [r3, #0]
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	685a      	ldr	r2, [r3, #4]
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	68db      	ldr	r3, [r3, #12]
 8008a2c:	f000 fd9e 	bl	800956c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	69da      	ldr	r2, [r3, #28]
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008a3e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	69d9      	ldr	r1, [r3, #28]
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	021a      	lsls	r2, r3, #8
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	430a      	orrs	r2, r1
 8008a52:	61da      	str	r2, [r3, #28]
 8008a54:	e001      	b.n	8008a5a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008a56:	2301      	movs	r3, #1
 8008a58:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008a62:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3718      	adds	r7, #24
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}

08008a6c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b086      	sub	sp, #24
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	60f8      	str	r0, [r7, #12]
 8008a74:	60b9      	str	r1, [r7, #8]
 8008a76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a78:	2300      	movs	r3, #0
 8008a7a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a82:	2b01      	cmp	r3, #1
 8008a84:	d101      	bne.n	8008a8a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008a86:	2302      	movs	r3, #2
 8008a88:	e0ae      	b.n	8008be8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	2201      	movs	r2, #1
 8008a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2b0c      	cmp	r3, #12
 8008a96:	f200 809f 	bhi.w	8008bd8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008a9a:	a201      	add	r2, pc, #4	; (adr r2, 8008aa0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aa0:	08008ad5 	.word	0x08008ad5
 8008aa4:	08008bd9 	.word	0x08008bd9
 8008aa8:	08008bd9 	.word	0x08008bd9
 8008aac:	08008bd9 	.word	0x08008bd9
 8008ab0:	08008b15 	.word	0x08008b15
 8008ab4:	08008bd9 	.word	0x08008bd9
 8008ab8:	08008bd9 	.word	0x08008bd9
 8008abc:	08008bd9 	.word	0x08008bd9
 8008ac0:	08008b57 	.word	0x08008b57
 8008ac4:	08008bd9 	.word	0x08008bd9
 8008ac8:	08008bd9 	.word	0x08008bd9
 8008acc:	08008bd9 	.word	0x08008bd9
 8008ad0:	08008b97 	.word	0x08008b97
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	68b9      	ldr	r1, [r7, #8]
 8008ada:	4618      	mov	r0, r3
 8008adc:	f000 fa4a 	bl	8008f74 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	699a      	ldr	r2, [r3, #24]
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f042 0208 	orr.w	r2, r2, #8
 8008aee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	699a      	ldr	r2, [r3, #24]
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f022 0204 	bic.w	r2, r2, #4
 8008afe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	6999      	ldr	r1, [r3, #24]
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	691a      	ldr	r2, [r3, #16]
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	430a      	orrs	r2, r1
 8008b10:	619a      	str	r2, [r3, #24]
      break;
 8008b12:	e064      	b.n	8008bde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	68b9      	ldr	r1, [r7, #8]
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	f000 fa9a 	bl	8009054 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	699a      	ldr	r2, [r3, #24]
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	699a      	ldr	r2, [r3, #24]
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	6999      	ldr	r1, [r3, #24]
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	691b      	ldr	r3, [r3, #16]
 8008b4a:	021a      	lsls	r2, r3, #8
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	430a      	orrs	r2, r1
 8008b52:	619a      	str	r2, [r3, #24]
      break;
 8008b54:	e043      	b.n	8008bde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	68b9      	ldr	r1, [r7, #8]
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	f000 faef 	bl	8009140 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	69da      	ldr	r2, [r3, #28]
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f042 0208 	orr.w	r2, r2, #8
 8008b70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	69da      	ldr	r2, [r3, #28]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f022 0204 	bic.w	r2, r2, #4
 8008b80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	69d9      	ldr	r1, [r3, #28]
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	691a      	ldr	r2, [r3, #16]
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	430a      	orrs	r2, r1
 8008b92:	61da      	str	r2, [r3, #28]
      break;
 8008b94:	e023      	b.n	8008bde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	68b9      	ldr	r1, [r7, #8]
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f000 fb43 	bl	8009228 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	69da      	ldr	r2, [r3, #28]
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008bb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	69da      	ldr	r2, [r3, #28]
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008bc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	69d9      	ldr	r1, [r3, #28]
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	691b      	ldr	r3, [r3, #16]
 8008bcc:	021a      	lsls	r2, r3, #8
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	430a      	orrs	r2, r1
 8008bd4:	61da      	str	r2, [r3, #28]
      break;
 8008bd6:	e002      	b.n	8008bde <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008bd8:	2301      	movs	r3, #1
 8008bda:	75fb      	strb	r3, [r7, #23]
      break;
 8008bdc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	2200      	movs	r2, #0
 8008be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008be6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008be8:	4618      	mov	r0, r3
 8008bea:	3718      	adds	r7, #24
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bd80      	pop	{r7, pc}

08008bf0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b084      	sub	sp, #16
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
 8008bf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d101      	bne.n	8008c0c <HAL_TIM_ConfigClockSource+0x1c>
 8008c08:	2302      	movs	r3, #2
 8008c0a:	e0b4      	b.n	8008d76 <HAL_TIM_ConfigClockSource+0x186>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2201      	movs	r2, #1
 8008c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2202      	movs	r2, #2
 8008c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	689b      	ldr	r3, [r3, #8]
 8008c22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008c2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008c32:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	68ba      	ldr	r2, [r7, #8]
 8008c3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c44:	d03e      	beq.n	8008cc4 <HAL_TIM_ConfigClockSource+0xd4>
 8008c46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c4a:	f200 8087 	bhi.w	8008d5c <HAL_TIM_ConfigClockSource+0x16c>
 8008c4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c52:	f000 8086 	beq.w	8008d62 <HAL_TIM_ConfigClockSource+0x172>
 8008c56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c5a:	d87f      	bhi.n	8008d5c <HAL_TIM_ConfigClockSource+0x16c>
 8008c5c:	2b70      	cmp	r3, #112	; 0x70
 8008c5e:	d01a      	beq.n	8008c96 <HAL_TIM_ConfigClockSource+0xa6>
 8008c60:	2b70      	cmp	r3, #112	; 0x70
 8008c62:	d87b      	bhi.n	8008d5c <HAL_TIM_ConfigClockSource+0x16c>
 8008c64:	2b60      	cmp	r3, #96	; 0x60
 8008c66:	d050      	beq.n	8008d0a <HAL_TIM_ConfigClockSource+0x11a>
 8008c68:	2b60      	cmp	r3, #96	; 0x60
 8008c6a:	d877      	bhi.n	8008d5c <HAL_TIM_ConfigClockSource+0x16c>
 8008c6c:	2b50      	cmp	r3, #80	; 0x50
 8008c6e:	d03c      	beq.n	8008cea <HAL_TIM_ConfigClockSource+0xfa>
 8008c70:	2b50      	cmp	r3, #80	; 0x50
 8008c72:	d873      	bhi.n	8008d5c <HAL_TIM_ConfigClockSource+0x16c>
 8008c74:	2b40      	cmp	r3, #64	; 0x40
 8008c76:	d058      	beq.n	8008d2a <HAL_TIM_ConfigClockSource+0x13a>
 8008c78:	2b40      	cmp	r3, #64	; 0x40
 8008c7a:	d86f      	bhi.n	8008d5c <HAL_TIM_ConfigClockSource+0x16c>
 8008c7c:	2b30      	cmp	r3, #48	; 0x30
 8008c7e:	d064      	beq.n	8008d4a <HAL_TIM_ConfigClockSource+0x15a>
 8008c80:	2b30      	cmp	r3, #48	; 0x30
 8008c82:	d86b      	bhi.n	8008d5c <HAL_TIM_ConfigClockSource+0x16c>
 8008c84:	2b20      	cmp	r3, #32
 8008c86:	d060      	beq.n	8008d4a <HAL_TIM_ConfigClockSource+0x15a>
 8008c88:	2b20      	cmp	r3, #32
 8008c8a:	d867      	bhi.n	8008d5c <HAL_TIM_ConfigClockSource+0x16c>
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d05c      	beq.n	8008d4a <HAL_TIM_ConfigClockSource+0x15a>
 8008c90:	2b10      	cmp	r3, #16
 8008c92:	d05a      	beq.n	8008d4a <HAL_TIM_ConfigClockSource+0x15a>
 8008c94:	e062      	b.n	8008d5c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6818      	ldr	r0, [r3, #0]
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	6899      	ldr	r1, [r3, #8]
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	685a      	ldr	r2, [r3, #4]
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	68db      	ldr	r3, [r3, #12]
 8008ca6:	f000 fcb9 	bl	800961c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008cb8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	68ba      	ldr	r2, [r7, #8]
 8008cc0:	609a      	str	r2, [r3, #8]
      break;
 8008cc2:	e04f      	b.n	8008d64 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6818      	ldr	r0, [r3, #0]
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	6899      	ldr	r1, [r3, #8]
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	685a      	ldr	r2, [r3, #4]
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	68db      	ldr	r3, [r3, #12]
 8008cd4:	f000 fca2 	bl	800961c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	689a      	ldr	r2, [r3, #8]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ce6:	609a      	str	r2, [r3, #8]
      break;
 8008ce8:	e03c      	b.n	8008d64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6818      	ldr	r0, [r3, #0]
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	6859      	ldr	r1, [r3, #4]
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	68db      	ldr	r3, [r3, #12]
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	f000 fb60 	bl	80093bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	2150      	movs	r1, #80	; 0x50
 8008d02:	4618      	mov	r0, r3
 8008d04:	f000 fc6f 	bl	80095e6 <TIM_ITRx_SetConfig>
      break;
 8008d08:	e02c      	b.n	8008d64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6818      	ldr	r0, [r3, #0]
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	6859      	ldr	r1, [r3, #4]
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	68db      	ldr	r3, [r3, #12]
 8008d16:	461a      	mov	r2, r3
 8008d18:	f000 fbbc 	bl	8009494 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	2160      	movs	r1, #96	; 0x60
 8008d22:	4618      	mov	r0, r3
 8008d24:	f000 fc5f 	bl	80095e6 <TIM_ITRx_SetConfig>
      break;
 8008d28:	e01c      	b.n	8008d64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6818      	ldr	r0, [r3, #0]
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	6859      	ldr	r1, [r3, #4]
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	68db      	ldr	r3, [r3, #12]
 8008d36:	461a      	mov	r2, r3
 8008d38:	f000 fb40 	bl	80093bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	2140      	movs	r1, #64	; 0x40
 8008d42:	4618      	mov	r0, r3
 8008d44:	f000 fc4f 	bl	80095e6 <TIM_ITRx_SetConfig>
      break;
 8008d48:	e00c      	b.n	8008d64 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681a      	ldr	r2, [r3, #0]
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	4619      	mov	r1, r3
 8008d54:	4610      	mov	r0, r2
 8008d56:	f000 fc46 	bl	80095e6 <TIM_ITRx_SetConfig>
      break;
 8008d5a:	e003      	b.n	8008d64 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	73fb      	strb	r3, [r7, #15]
      break;
 8008d60:	e000      	b.n	8008d64 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008d62:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2201      	movs	r2, #1
 8008d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3710      	adds	r7, #16
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bd80      	pop	{r7, pc}

08008d7e <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008d7e:	b480      	push	{r7}
 8008d80:	b083      	sub	sp, #12
 8008d82:	af00      	add	r7, sp, #0
 8008d84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8008d86:	bf00      	nop
 8008d88:	370c      	adds	r7, #12
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d90:	4770      	bx	lr

08008d92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d92:	b480      	push	{r7}
 8008d94:	b083      	sub	sp, #12
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008d9a:	bf00      	nop
 8008d9c:	370c      	adds	r7, #12
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da4:	4770      	bx	lr

08008da6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008da6:	b480      	push	{r7}
 8008da8:	b083      	sub	sp, #12
 8008daa:	af00      	add	r7, sp, #0
 8008dac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008dae:	bf00      	nop
 8008db0:	370c      	adds	r7, #12
 8008db2:	46bd      	mov	sp, r7
 8008db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db8:	4770      	bx	lr

08008dba <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008dba:	b480      	push	{r7}
 8008dbc:	b083      	sub	sp, #12
 8008dbe:	af00      	add	r7, sp, #0
 8008dc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8008dc2:	bf00      	nop
 8008dc4:	370c      	adds	r7, #12
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dcc:	4770      	bx	lr

08008dce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008dce:	b480      	push	{r7}
 8008dd0:	b083      	sub	sp, #12
 8008dd2:	af00      	add	r7, sp, #0
 8008dd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008dd6:	bf00      	nop
 8008dd8:	370c      	adds	r7, #12
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de0:	4770      	bx	lr

08008de2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008de2:	b480      	push	{r7}
 8008de4:	b083      	sub	sp, #12
 8008de6:	af00      	add	r7, sp, #0
 8008de8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8008dea:	bf00      	nop
 8008dec:	370c      	adds	r7, #12
 8008dee:	46bd      	mov	sp, r7
 8008df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df4:	4770      	bx	lr

08008df6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008df6:	b480      	push	{r7}
 8008df8:	b083      	sub	sp, #12
 8008dfa:	af00      	add	r7, sp, #0
 8008dfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008dfe:	bf00      	nop
 8008e00:	370c      	adds	r7, #12
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr

08008e0a <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008e0a:	b480      	push	{r7}
 8008e0c:	b083      	sub	sp, #12
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8008e12:	bf00      	nop
 8008e14:	370c      	adds	r7, #12
 8008e16:	46bd      	mov	sp, r7
 8008e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1c:	4770      	bx	lr

08008e1e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008e1e:	b480      	push	{r7}
 8008e20:	b083      	sub	sp, #12
 8008e22:	af00      	add	r7, sp, #0
 8008e24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008e26:	bf00      	nop
 8008e28:	370c      	adds	r7, #12
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr
	...

08008e34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b085      	sub	sp, #20
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
 8008e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	4a40      	ldr	r2, [pc, #256]	; (8008f48 <TIM_Base_SetConfig+0x114>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d013      	beq.n	8008e74 <TIM_Base_SetConfig+0x40>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e52:	d00f      	beq.n	8008e74 <TIM_Base_SetConfig+0x40>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	4a3d      	ldr	r2, [pc, #244]	; (8008f4c <TIM_Base_SetConfig+0x118>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d00b      	beq.n	8008e74 <TIM_Base_SetConfig+0x40>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	4a3c      	ldr	r2, [pc, #240]	; (8008f50 <TIM_Base_SetConfig+0x11c>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d007      	beq.n	8008e74 <TIM_Base_SetConfig+0x40>
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	4a3b      	ldr	r2, [pc, #236]	; (8008f54 <TIM_Base_SetConfig+0x120>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d003      	beq.n	8008e74 <TIM_Base_SetConfig+0x40>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	4a3a      	ldr	r2, [pc, #232]	; (8008f58 <TIM_Base_SetConfig+0x124>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d108      	bne.n	8008e86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	685b      	ldr	r3, [r3, #4]
 8008e80:	68fa      	ldr	r2, [r7, #12]
 8008e82:	4313      	orrs	r3, r2
 8008e84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	4a2f      	ldr	r2, [pc, #188]	; (8008f48 <TIM_Base_SetConfig+0x114>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d02b      	beq.n	8008ee6 <TIM_Base_SetConfig+0xb2>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e94:	d027      	beq.n	8008ee6 <TIM_Base_SetConfig+0xb2>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	4a2c      	ldr	r2, [pc, #176]	; (8008f4c <TIM_Base_SetConfig+0x118>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d023      	beq.n	8008ee6 <TIM_Base_SetConfig+0xb2>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	4a2b      	ldr	r2, [pc, #172]	; (8008f50 <TIM_Base_SetConfig+0x11c>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d01f      	beq.n	8008ee6 <TIM_Base_SetConfig+0xb2>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	4a2a      	ldr	r2, [pc, #168]	; (8008f54 <TIM_Base_SetConfig+0x120>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d01b      	beq.n	8008ee6 <TIM_Base_SetConfig+0xb2>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	4a29      	ldr	r2, [pc, #164]	; (8008f58 <TIM_Base_SetConfig+0x124>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d017      	beq.n	8008ee6 <TIM_Base_SetConfig+0xb2>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	4a28      	ldr	r2, [pc, #160]	; (8008f5c <TIM_Base_SetConfig+0x128>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d013      	beq.n	8008ee6 <TIM_Base_SetConfig+0xb2>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4a27      	ldr	r2, [pc, #156]	; (8008f60 <TIM_Base_SetConfig+0x12c>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d00f      	beq.n	8008ee6 <TIM_Base_SetConfig+0xb2>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	4a26      	ldr	r2, [pc, #152]	; (8008f64 <TIM_Base_SetConfig+0x130>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d00b      	beq.n	8008ee6 <TIM_Base_SetConfig+0xb2>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	4a25      	ldr	r2, [pc, #148]	; (8008f68 <TIM_Base_SetConfig+0x134>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d007      	beq.n	8008ee6 <TIM_Base_SetConfig+0xb2>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	4a24      	ldr	r2, [pc, #144]	; (8008f6c <TIM_Base_SetConfig+0x138>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d003      	beq.n	8008ee6 <TIM_Base_SetConfig+0xb2>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	4a23      	ldr	r2, [pc, #140]	; (8008f70 <TIM_Base_SetConfig+0x13c>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d108      	bne.n	8008ef8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008eec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	68fa      	ldr	r2, [r7, #12]
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	695b      	ldr	r3, [r3, #20]
 8008f02:	4313      	orrs	r3, r2
 8008f04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	68fa      	ldr	r2, [r7, #12]
 8008f0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	689a      	ldr	r2, [r3, #8]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	681a      	ldr	r2, [r3, #0]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	4a0a      	ldr	r2, [pc, #40]	; (8008f48 <TIM_Base_SetConfig+0x114>)
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d003      	beq.n	8008f2c <TIM_Base_SetConfig+0xf8>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	4a0c      	ldr	r2, [pc, #48]	; (8008f58 <TIM_Base_SetConfig+0x124>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d103      	bne.n	8008f34 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	691a      	ldr	r2, [r3, #16]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2201      	movs	r2, #1
 8008f38:	615a      	str	r2, [r3, #20]
}
 8008f3a:	bf00      	nop
 8008f3c:	3714      	adds	r7, #20
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f44:	4770      	bx	lr
 8008f46:	bf00      	nop
 8008f48:	40010000 	.word	0x40010000
 8008f4c:	40000400 	.word	0x40000400
 8008f50:	40000800 	.word	0x40000800
 8008f54:	40000c00 	.word	0x40000c00
 8008f58:	40010400 	.word	0x40010400
 8008f5c:	40014000 	.word	0x40014000
 8008f60:	40014400 	.word	0x40014400
 8008f64:	40014800 	.word	0x40014800
 8008f68:	40001800 	.word	0x40001800
 8008f6c:	40001c00 	.word	0x40001c00
 8008f70:	40002000 	.word	0x40002000

08008f74 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f74:	b480      	push	{r7}
 8008f76:	b087      	sub	sp, #28
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
 8008f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6a1b      	ldr	r3, [r3, #32]
 8008f82:	f023 0201 	bic.w	r2, r3, #1
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6a1b      	ldr	r3, [r3, #32]
 8008f8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	699b      	ldr	r3, [r3, #24]
 8008f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	f023 0303 	bic.w	r3, r3, #3
 8008faa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fac:	683b      	ldr	r3, [r7, #0]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	68fa      	ldr	r2, [r7, #12]
 8008fb2:	4313      	orrs	r3, r2
 8008fb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008fb6:	697b      	ldr	r3, [r7, #20]
 8008fb8:	f023 0302 	bic.w	r3, r3, #2
 8008fbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	697a      	ldr	r2, [r7, #20]
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	4a20      	ldr	r2, [pc, #128]	; (800904c <TIM_OC1_SetConfig+0xd8>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d003      	beq.n	8008fd8 <TIM_OC1_SetConfig+0x64>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	4a1f      	ldr	r2, [pc, #124]	; (8009050 <TIM_OC1_SetConfig+0xdc>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d10c      	bne.n	8008ff2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	f023 0308 	bic.w	r3, r3, #8
 8008fde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	68db      	ldr	r3, [r3, #12]
 8008fe4:	697a      	ldr	r2, [r7, #20]
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	f023 0304 	bic.w	r3, r3, #4
 8008ff0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	4a15      	ldr	r2, [pc, #84]	; (800904c <TIM_OC1_SetConfig+0xd8>)
 8008ff6:	4293      	cmp	r3, r2
 8008ff8:	d003      	beq.n	8009002 <TIM_OC1_SetConfig+0x8e>
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	4a14      	ldr	r2, [pc, #80]	; (8009050 <TIM_OC1_SetConfig+0xdc>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d111      	bne.n	8009026 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009002:	693b      	ldr	r3, [r7, #16]
 8009004:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009008:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800900a:	693b      	ldr	r3, [r7, #16]
 800900c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009010:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	695b      	ldr	r3, [r3, #20]
 8009016:	693a      	ldr	r2, [r7, #16]
 8009018:	4313      	orrs	r3, r2
 800901a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	699b      	ldr	r3, [r3, #24]
 8009020:	693a      	ldr	r2, [r7, #16]
 8009022:	4313      	orrs	r3, r2
 8009024:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	693a      	ldr	r2, [r7, #16]
 800902a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	68fa      	ldr	r2, [r7, #12]
 8009030:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	685a      	ldr	r2, [r3, #4]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	697a      	ldr	r2, [r7, #20]
 800903e:	621a      	str	r2, [r3, #32]
}
 8009040:	bf00      	nop
 8009042:	371c      	adds	r7, #28
 8009044:	46bd      	mov	sp, r7
 8009046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904a:	4770      	bx	lr
 800904c:	40010000 	.word	0x40010000
 8009050:	40010400 	.word	0x40010400

08009054 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009054:	b480      	push	{r7}
 8009056:	b087      	sub	sp, #28
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6a1b      	ldr	r3, [r3, #32]
 8009062:	f023 0210 	bic.w	r2, r3, #16
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6a1b      	ldr	r3, [r3, #32]
 800906e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	685b      	ldr	r3, [r3, #4]
 8009074:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	699b      	ldr	r3, [r3, #24]
 800907a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800908a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	021b      	lsls	r3, r3, #8
 8009092:	68fa      	ldr	r2, [r7, #12]
 8009094:	4313      	orrs	r3, r2
 8009096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	f023 0320 	bic.w	r3, r3, #32
 800909e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	689b      	ldr	r3, [r3, #8]
 80090a4:	011b      	lsls	r3, r3, #4
 80090a6:	697a      	ldr	r2, [r7, #20]
 80090a8:	4313      	orrs	r3, r2
 80090aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	4a22      	ldr	r2, [pc, #136]	; (8009138 <TIM_OC2_SetConfig+0xe4>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d003      	beq.n	80090bc <TIM_OC2_SetConfig+0x68>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4a21      	ldr	r2, [pc, #132]	; (800913c <TIM_OC2_SetConfig+0xe8>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d10d      	bne.n	80090d8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80090bc:	697b      	ldr	r3, [r7, #20]
 80090be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80090c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	68db      	ldr	r3, [r3, #12]
 80090c8:	011b      	lsls	r3, r3, #4
 80090ca:	697a      	ldr	r2, [r7, #20]
 80090cc:	4313      	orrs	r3, r2
 80090ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090d6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	4a17      	ldr	r2, [pc, #92]	; (8009138 <TIM_OC2_SetConfig+0xe4>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d003      	beq.n	80090e8 <TIM_OC2_SetConfig+0x94>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	4a16      	ldr	r2, [pc, #88]	; (800913c <TIM_OC2_SetConfig+0xe8>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d113      	bne.n	8009110 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80090ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80090f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	695b      	ldr	r3, [r3, #20]
 80090fc:	009b      	lsls	r3, r3, #2
 80090fe:	693a      	ldr	r2, [r7, #16]
 8009100:	4313      	orrs	r3, r2
 8009102:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	699b      	ldr	r3, [r3, #24]
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	693a      	ldr	r2, [r7, #16]
 800910c:	4313      	orrs	r3, r2
 800910e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	693a      	ldr	r2, [r7, #16]
 8009114:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	68fa      	ldr	r2, [r7, #12]
 800911a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	685a      	ldr	r2, [r3, #4]
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	697a      	ldr	r2, [r7, #20]
 8009128:	621a      	str	r2, [r3, #32]
}
 800912a:	bf00      	nop
 800912c:	371c      	adds	r7, #28
 800912e:	46bd      	mov	sp, r7
 8009130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009134:	4770      	bx	lr
 8009136:	bf00      	nop
 8009138:	40010000 	.word	0x40010000
 800913c:	40010400 	.word	0x40010400

08009140 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009140:	b480      	push	{r7}
 8009142:	b087      	sub	sp, #28
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6a1b      	ldr	r3, [r3, #32]
 800914e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6a1b      	ldr	r3, [r3, #32]
 800915a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	69db      	ldr	r3, [r3, #28]
 8009166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800916e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f023 0303 	bic.w	r3, r3, #3
 8009176:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	68fa      	ldr	r2, [r7, #12]
 800917e:	4313      	orrs	r3, r2
 8009180:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009182:	697b      	ldr	r3, [r7, #20]
 8009184:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009188:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	021b      	lsls	r3, r3, #8
 8009190:	697a      	ldr	r2, [r7, #20]
 8009192:	4313      	orrs	r3, r2
 8009194:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	4a21      	ldr	r2, [pc, #132]	; (8009220 <TIM_OC3_SetConfig+0xe0>)
 800919a:	4293      	cmp	r3, r2
 800919c:	d003      	beq.n	80091a6 <TIM_OC3_SetConfig+0x66>
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	4a20      	ldr	r2, [pc, #128]	; (8009224 <TIM_OC3_SetConfig+0xe4>)
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d10d      	bne.n	80091c2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80091a6:	697b      	ldr	r3, [r7, #20]
 80091a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80091ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	68db      	ldr	r3, [r3, #12]
 80091b2:	021b      	lsls	r3, r3, #8
 80091b4:	697a      	ldr	r2, [r7, #20]
 80091b6:	4313      	orrs	r3, r2
 80091b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80091c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	4a16      	ldr	r2, [pc, #88]	; (8009220 <TIM_OC3_SetConfig+0xe0>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d003      	beq.n	80091d2 <TIM_OC3_SetConfig+0x92>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	4a15      	ldr	r2, [pc, #84]	; (8009224 <TIM_OC3_SetConfig+0xe4>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d113      	bne.n	80091fa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80091d2:	693b      	ldr	r3, [r7, #16]
 80091d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80091d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80091da:	693b      	ldr	r3, [r7, #16]
 80091dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80091e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	695b      	ldr	r3, [r3, #20]
 80091e6:	011b      	lsls	r3, r3, #4
 80091e8:	693a      	ldr	r2, [r7, #16]
 80091ea:	4313      	orrs	r3, r2
 80091ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	699b      	ldr	r3, [r3, #24]
 80091f2:	011b      	lsls	r3, r3, #4
 80091f4:	693a      	ldr	r2, [r7, #16]
 80091f6:	4313      	orrs	r3, r2
 80091f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	693a      	ldr	r2, [r7, #16]
 80091fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	68fa      	ldr	r2, [r7, #12]
 8009204:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	685a      	ldr	r2, [r3, #4]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	697a      	ldr	r2, [r7, #20]
 8009212:	621a      	str	r2, [r3, #32]
}
 8009214:	bf00      	nop
 8009216:	371c      	adds	r7, #28
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr
 8009220:	40010000 	.word	0x40010000
 8009224:	40010400 	.word	0x40010400

08009228 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009228:	b480      	push	{r7}
 800922a:	b087      	sub	sp, #28
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6a1b      	ldr	r3, [r3, #32]
 8009236:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6a1b      	ldr	r3, [r3, #32]
 8009242:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	685b      	ldr	r3, [r3, #4]
 8009248:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	69db      	ldr	r3, [r3, #28]
 800924e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009256:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800925e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	021b      	lsls	r3, r3, #8
 8009266:	68fa      	ldr	r2, [r7, #12]
 8009268:	4313      	orrs	r3, r2
 800926a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800926c:	693b      	ldr	r3, [r7, #16]
 800926e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009272:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	031b      	lsls	r3, r3, #12
 800927a:	693a      	ldr	r2, [r7, #16]
 800927c:	4313      	orrs	r3, r2
 800927e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	4a12      	ldr	r2, [pc, #72]	; (80092cc <TIM_OC4_SetConfig+0xa4>)
 8009284:	4293      	cmp	r3, r2
 8009286:	d003      	beq.n	8009290 <TIM_OC4_SetConfig+0x68>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	4a11      	ldr	r2, [pc, #68]	; (80092d0 <TIM_OC4_SetConfig+0xa8>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d109      	bne.n	80092a4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009296:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	695b      	ldr	r3, [r3, #20]
 800929c:	019b      	lsls	r3, r3, #6
 800929e:	697a      	ldr	r2, [r7, #20]
 80092a0:	4313      	orrs	r3, r2
 80092a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	697a      	ldr	r2, [r7, #20]
 80092a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	68fa      	ldr	r2, [r7, #12]
 80092ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	685a      	ldr	r2, [r3, #4]
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	693a      	ldr	r2, [r7, #16]
 80092bc:	621a      	str	r2, [r3, #32]
}
 80092be:	bf00      	nop
 80092c0:	371c      	adds	r7, #28
 80092c2:	46bd      	mov	sp, r7
 80092c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c8:	4770      	bx	lr
 80092ca:	bf00      	nop
 80092cc:	40010000 	.word	0x40010000
 80092d0:	40010400 	.word	0x40010400

080092d4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80092d4:	b480      	push	{r7}
 80092d6:	b087      	sub	sp, #28
 80092d8:	af00      	add	r7, sp, #0
 80092da:	60f8      	str	r0, [r7, #12]
 80092dc:	60b9      	str	r1, [r7, #8]
 80092de:	607a      	str	r2, [r7, #4]
 80092e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	6a1b      	ldr	r3, [r3, #32]
 80092e6:	f023 0201 	bic.w	r2, r3, #1
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	699b      	ldr	r3, [r3, #24]
 80092f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	6a1b      	ldr	r3, [r3, #32]
 80092f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	4a28      	ldr	r2, [pc, #160]	; (80093a0 <TIM_TI1_SetConfig+0xcc>)
 80092fe:	4293      	cmp	r3, r2
 8009300:	d01b      	beq.n	800933a <TIM_TI1_SetConfig+0x66>
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009308:	d017      	beq.n	800933a <TIM_TI1_SetConfig+0x66>
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	4a25      	ldr	r2, [pc, #148]	; (80093a4 <TIM_TI1_SetConfig+0xd0>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d013      	beq.n	800933a <TIM_TI1_SetConfig+0x66>
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	4a24      	ldr	r2, [pc, #144]	; (80093a8 <TIM_TI1_SetConfig+0xd4>)
 8009316:	4293      	cmp	r3, r2
 8009318:	d00f      	beq.n	800933a <TIM_TI1_SetConfig+0x66>
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	4a23      	ldr	r2, [pc, #140]	; (80093ac <TIM_TI1_SetConfig+0xd8>)
 800931e:	4293      	cmp	r3, r2
 8009320:	d00b      	beq.n	800933a <TIM_TI1_SetConfig+0x66>
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	4a22      	ldr	r2, [pc, #136]	; (80093b0 <TIM_TI1_SetConfig+0xdc>)
 8009326:	4293      	cmp	r3, r2
 8009328:	d007      	beq.n	800933a <TIM_TI1_SetConfig+0x66>
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	4a21      	ldr	r2, [pc, #132]	; (80093b4 <TIM_TI1_SetConfig+0xe0>)
 800932e:	4293      	cmp	r3, r2
 8009330:	d003      	beq.n	800933a <TIM_TI1_SetConfig+0x66>
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	4a20      	ldr	r2, [pc, #128]	; (80093b8 <TIM_TI1_SetConfig+0xe4>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d101      	bne.n	800933e <TIM_TI1_SetConfig+0x6a>
 800933a:	2301      	movs	r3, #1
 800933c:	e000      	b.n	8009340 <TIM_TI1_SetConfig+0x6c>
 800933e:	2300      	movs	r3, #0
 8009340:	2b00      	cmp	r3, #0
 8009342:	d008      	beq.n	8009356 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	f023 0303 	bic.w	r3, r3, #3
 800934a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800934c:	697a      	ldr	r2, [r7, #20]
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	4313      	orrs	r3, r2
 8009352:	617b      	str	r3, [r7, #20]
 8009354:	e003      	b.n	800935e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	f043 0301 	orr.w	r3, r3, #1
 800935c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009364:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	011b      	lsls	r3, r3, #4
 800936a:	b2db      	uxtb	r3, r3
 800936c:	697a      	ldr	r2, [r7, #20]
 800936e:	4313      	orrs	r3, r2
 8009370:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	f023 030a 	bic.w	r3, r3, #10
 8009378:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	f003 030a 	and.w	r3, r3, #10
 8009380:	693a      	ldr	r2, [r7, #16]
 8009382:	4313      	orrs	r3, r2
 8009384:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	697a      	ldr	r2, [r7, #20]
 800938a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	693a      	ldr	r2, [r7, #16]
 8009390:	621a      	str	r2, [r3, #32]
}
 8009392:	bf00      	nop
 8009394:	371c      	adds	r7, #28
 8009396:	46bd      	mov	sp, r7
 8009398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939c:	4770      	bx	lr
 800939e:	bf00      	nop
 80093a0:	40010000 	.word	0x40010000
 80093a4:	40000400 	.word	0x40000400
 80093a8:	40000800 	.word	0x40000800
 80093ac:	40000c00 	.word	0x40000c00
 80093b0:	40010400 	.word	0x40010400
 80093b4:	40014000 	.word	0x40014000
 80093b8:	40001800 	.word	0x40001800

080093bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093bc:	b480      	push	{r7}
 80093be:	b087      	sub	sp, #28
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	60f8      	str	r0, [r7, #12]
 80093c4:	60b9      	str	r1, [r7, #8]
 80093c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	6a1b      	ldr	r3, [r3, #32]
 80093cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	6a1b      	ldr	r3, [r3, #32]
 80093d2:	f023 0201 	bic.w	r2, r3, #1
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	699b      	ldr	r3, [r3, #24]
 80093de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80093e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	011b      	lsls	r3, r3, #4
 80093ec:	693a      	ldr	r2, [r7, #16]
 80093ee:	4313      	orrs	r3, r2
 80093f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80093f2:	697b      	ldr	r3, [r7, #20]
 80093f4:	f023 030a 	bic.w	r3, r3, #10
 80093f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80093fa:	697a      	ldr	r2, [r7, #20]
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	4313      	orrs	r3, r2
 8009400:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	693a      	ldr	r2, [r7, #16]
 8009406:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	697a      	ldr	r2, [r7, #20]
 800940c:	621a      	str	r2, [r3, #32]
}
 800940e:	bf00      	nop
 8009410:	371c      	adds	r7, #28
 8009412:	46bd      	mov	sp, r7
 8009414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009418:	4770      	bx	lr

0800941a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800941a:	b480      	push	{r7}
 800941c:	b087      	sub	sp, #28
 800941e:	af00      	add	r7, sp, #0
 8009420:	60f8      	str	r0, [r7, #12]
 8009422:	60b9      	str	r1, [r7, #8]
 8009424:	607a      	str	r2, [r7, #4]
 8009426:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	6a1b      	ldr	r3, [r3, #32]
 800942c:	f023 0210 	bic.w	r2, r3, #16
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	699b      	ldr	r3, [r3, #24]
 8009438:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	6a1b      	ldr	r3, [r3, #32]
 800943e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009446:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	021b      	lsls	r3, r3, #8
 800944c:	697a      	ldr	r2, [r7, #20]
 800944e:	4313      	orrs	r3, r2
 8009450:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009458:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	031b      	lsls	r3, r3, #12
 800945e:	b29b      	uxth	r3, r3
 8009460:	697a      	ldr	r2, [r7, #20]
 8009462:	4313      	orrs	r3, r2
 8009464:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009466:	693b      	ldr	r3, [r7, #16]
 8009468:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800946c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	011b      	lsls	r3, r3, #4
 8009472:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009476:	693a      	ldr	r2, [r7, #16]
 8009478:	4313      	orrs	r3, r2
 800947a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	697a      	ldr	r2, [r7, #20]
 8009480:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	693a      	ldr	r2, [r7, #16]
 8009486:	621a      	str	r2, [r3, #32]
}
 8009488:	bf00      	nop
 800948a:	371c      	adds	r7, #28
 800948c:	46bd      	mov	sp, r7
 800948e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009492:	4770      	bx	lr

08009494 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009494:	b480      	push	{r7}
 8009496:	b087      	sub	sp, #28
 8009498:	af00      	add	r7, sp, #0
 800949a:	60f8      	str	r0, [r7, #12]
 800949c:	60b9      	str	r1, [r7, #8]
 800949e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	6a1b      	ldr	r3, [r3, #32]
 80094a4:	f023 0210 	bic.w	r2, r3, #16
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	699b      	ldr	r3, [r3, #24]
 80094b0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	6a1b      	ldr	r3, [r3, #32]
 80094b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80094be:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	031b      	lsls	r3, r3, #12
 80094c4:	697a      	ldr	r2, [r7, #20]
 80094c6:	4313      	orrs	r3, r2
 80094c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80094d0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	011b      	lsls	r3, r3, #4
 80094d6:	693a      	ldr	r2, [r7, #16]
 80094d8:	4313      	orrs	r3, r2
 80094da:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	697a      	ldr	r2, [r7, #20]
 80094e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	693a      	ldr	r2, [r7, #16]
 80094e6:	621a      	str	r2, [r3, #32]
}
 80094e8:	bf00      	nop
 80094ea:	371c      	adds	r7, #28
 80094ec:	46bd      	mov	sp, r7
 80094ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f2:	4770      	bx	lr

080094f4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80094f4:	b480      	push	{r7}
 80094f6:	b087      	sub	sp, #28
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	60f8      	str	r0, [r7, #12]
 80094fc:	60b9      	str	r1, [r7, #8]
 80094fe:	607a      	str	r2, [r7, #4]
 8009500:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	6a1b      	ldr	r3, [r3, #32]
 8009506:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	69db      	ldr	r3, [r3, #28]
 8009512:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	6a1b      	ldr	r3, [r3, #32]
 8009518:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	f023 0303 	bic.w	r3, r3, #3
 8009520:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8009522:	697a      	ldr	r2, [r7, #20]
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	4313      	orrs	r3, r2
 8009528:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009530:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	011b      	lsls	r3, r3, #4
 8009536:	b2db      	uxtb	r3, r3
 8009538:	697a      	ldr	r2, [r7, #20]
 800953a:	4313      	orrs	r3, r2
 800953c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800953e:	693b      	ldr	r3, [r7, #16]
 8009540:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8009544:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	021b      	lsls	r3, r3, #8
 800954a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800954e:	693a      	ldr	r2, [r7, #16]
 8009550:	4313      	orrs	r3, r2
 8009552:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	697a      	ldr	r2, [r7, #20]
 8009558:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	693a      	ldr	r2, [r7, #16]
 800955e:	621a      	str	r2, [r3, #32]
}
 8009560:	bf00      	nop
 8009562:	371c      	adds	r7, #28
 8009564:	46bd      	mov	sp, r7
 8009566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956a:	4770      	bx	lr

0800956c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800956c:	b480      	push	{r7}
 800956e:	b087      	sub	sp, #28
 8009570:	af00      	add	r7, sp, #0
 8009572:	60f8      	str	r0, [r7, #12]
 8009574:	60b9      	str	r1, [r7, #8]
 8009576:	607a      	str	r2, [r7, #4]
 8009578:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	6a1b      	ldr	r3, [r3, #32]
 800957e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	69db      	ldr	r3, [r3, #28]
 800958a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	6a1b      	ldr	r3, [r3, #32]
 8009590:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009598:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	021b      	lsls	r3, r3, #8
 800959e:	697a      	ldr	r2, [r7, #20]
 80095a0:	4313      	orrs	r3, r2
 80095a2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80095a4:	697b      	ldr	r3, [r7, #20]
 80095a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80095aa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	031b      	lsls	r3, r3, #12
 80095b0:	b29b      	uxth	r3, r3
 80095b2:	697a      	ldr	r2, [r7, #20]
 80095b4:	4313      	orrs	r3, r2
 80095b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80095b8:	693b      	ldr	r3, [r7, #16]
 80095ba:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80095be:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80095c0:	68bb      	ldr	r3, [r7, #8]
 80095c2:	031b      	lsls	r3, r3, #12
 80095c4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80095c8:	693a      	ldr	r2, [r7, #16]
 80095ca:	4313      	orrs	r3, r2
 80095cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	697a      	ldr	r2, [r7, #20]
 80095d2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	693a      	ldr	r2, [r7, #16]
 80095d8:	621a      	str	r2, [r3, #32]
}
 80095da:	bf00      	nop
 80095dc:	371c      	adds	r7, #28
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr

080095e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80095e6:	b480      	push	{r7}
 80095e8:	b085      	sub	sp, #20
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	6078      	str	r0, [r7, #4]
 80095ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	689b      	ldr	r3, [r3, #8]
 80095f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80095fe:	683a      	ldr	r2, [r7, #0]
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	4313      	orrs	r3, r2
 8009604:	f043 0307 	orr.w	r3, r3, #7
 8009608:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	68fa      	ldr	r2, [r7, #12]
 800960e:	609a      	str	r2, [r3, #8]
}
 8009610:	bf00      	nop
 8009612:	3714      	adds	r7, #20
 8009614:	46bd      	mov	sp, r7
 8009616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961a:	4770      	bx	lr

0800961c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800961c:	b480      	push	{r7}
 800961e:	b087      	sub	sp, #28
 8009620:	af00      	add	r7, sp, #0
 8009622:	60f8      	str	r0, [r7, #12]
 8009624:	60b9      	str	r1, [r7, #8]
 8009626:	607a      	str	r2, [r7, #4]
 8009628:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	689b      	ldr	r3, [r3, #8]
 800962e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009630:	697b      	ldr	r3, [r7, #20]
 8009632:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009636:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	021a      	lsls	r2, r3, #8
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	431a      	orrs	r2, r3
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	4313      	orrs	r3, r2
 8009644:	697a      	ldr	r2, [r7, #20]
 8009646:	4313      	orrs	r3, r2
 8009648:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	697a      	ldr	r2, [r7, #20]
 800964e:	609a      	str	r2, [r3, #8]
}
 8009650:	bf00      	nop
 8009652:	371c      	adds	r7, #28
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr

0800965c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800965c:	b480      	push	{r7}
 800965e:	b087      	sub	sp, #28
 8009660:	af00      	add	r7, sp, #0
 8009662:	60f8      	str	r0, [r7, #12]
 8009664:	60b9      	str	r1, [r7, #8]
 8009666:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	f003 031f 	and.w	r3, r3, #31
 800966e:	2201      	movs	r2, #1
 8009670:	fa02 f303 	lsl.w	r3, r2, r3
 8009674:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	6a1a      	ldr	r2, [r3, #32]
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	43db      	mvns	r3, r3
 800967e:	401a      	ands	r2, r3
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6a1a      	ldr	r2, [r3, #32]
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	f003 031f 	and.w	r3, r3, #31
 800968e:	6879      	ldr	r1, [r7, #4]
 8009690:	fa01 f303 	lsl.w	r3, r1, r3
 8009694:	431a      	orrs	r2, r3
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	621a      	str	r2, [r3, #32]
}
 800969a:	bf00      	nop
 800969c:	371c      	adds	r7, #28
 800969e:	46bd      	mov	sp, r7
 80096a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a4:	4770      	bx	lr
	...

080096a8 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80096a8:	b480      	push	{r7}
 80096aa:	b083      	sub	sp, #12
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	4a1c      	ldr	r2, [pc, #112]	; (8009724 <TIM_ResetCallback+0x7c>)
 80096b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	4a1b      	ldr	r2, [pc, #108]	; (8009728 <TIM_ResetCallback+0x80>)
 80096bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	4a1a      	ldr	r2, [pc, #104]	; (800972c <TIM_ResetCallback+0x84>)
 80096c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	4a19      	ldr	r2, [pc, #100]	; (8009730 <TIM_ResetCallback+0x88>)
 80096cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	4a18      	ldr	r2, [pc, #96]	; (8009734 <TIM_ResetCallback+0x8c>)
 80096d4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	4a17      	ldr	r2, [pc, #92]	; (8009738 <TIM_ResetCallback+0x90>)
 80096dc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	4a16      	ldr	r2, [pc, #88]	; (800973c <TIM_ResetCallback+0x94>)
 80096e4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	4a15      	ldr	r2, [pc, #84]	; (8009740 <TIM_ResetCallback+0x98>)
 80096ec:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	4a14      	ldr	r2, [pc, #80]	; (8009744 <TIM_ResetCallback+0x9c>)
 80096f4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	4a13      	ldr	r2, [pc, #76]	; (8009748 <TIM_ResetCallback+0xa0>)
 80096fc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	4a12      	ldr	r2, [pc, #72]	; (800974c <TIM_ResetCallback+0xa4>)
 8009704:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	4a11      	ldr	r2, [pc, #68]	; (8009750 <TIM_ResetCallback+0xa8>)
 800970c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	4a10      	ldr	r2, [pc, #64]	; (8009754 <TIM_ResetCallback+0xac>)
 8009714:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8009718:	bf00      	nop
 800971a:	370c      	adds	r7, #12
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr
 8009724:	08002b69 	.word	0x08002b69
 8009728:	08008d7f 	.word	0x08008d7f
 800972c:	08008df7 	.word	0x08008df7
 8009730:	08008e0b 	.word	0x08008e0b
 8009734:	08008da7 	.word	0x08008da7
 8009738:	08008dbb 	.word	0x08008dbb
 800973c:	08008d93 	.word	0x08008d93
 8009740:	08008dcf 	.word	0x08008dcf
 8009744:	08008de3 	.word	0x08008de3
 8009748:	08008e1f 	.word	0x08008e1f
 800974c:	080098f5 	.word	0x080098f5
 8009750:	08009909 	.word	0x08009909
 8009754:	0800991d 	.word	0x0800991d

08009758 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009758:	b480      	push	{r7}
 800975a:	b085      	sub	sp, #20
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
 8009760:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009768:	2b01      	cmp	r3, #1
 800976a:	d101      	bne.n	8009770 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800976c:	2302      	movs	r3, #2
 800976e:	e05a      	b.n	8009826 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2201      	movs	r2, #1
 8009774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2202      	movs	r2, #2
 800977c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	685b      	ldr	r3, [r3, #4]
 8009786:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	689b      	ldr	r3, [r3, #8]
 800978e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009796:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	68fa      	ldr	r2, [r7, #12]
 800979e:	4313      	orrs	r3, r2
 80097a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	68fa      	ldr	r2, [r7, #12]
 80097a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	4a21      	ldr	r2, [pc, #132]	; (8009834 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80097b0:	4293      	cmp	r3, r2
 80097b2:	d022      	beq.n	80097fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097bc:	d01d      	beq.n	80097fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	4a1d      	ldr	r2, [pc, #116]	; (8009838 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d018      	beq.n	80097fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	4a1b      	ldr	r2, [pc, #108]	; (800983c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d013      	beq.n	80097fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	4a1a      	ldr	r2, [pc, #104]	; (8009840 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d00e      	beq.n	80097fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	4a18      	ldr	r2, [pc, #96]	; (8009844 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80097e2:	4293      	cmp	r3, r2
 80097e4:	d009      	beq.n	80097fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4a17      	ldr	r2, [pc, #92]	; (8009848 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d004      	beq.n	80097fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4a15      	ldr	r2, [pc, #84]	; (800984c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d10c      	bne.n	8009814 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009800:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	685b      	ldr	r3, [r3, #4]
 8009806:	68ba      	ldr	r2, [r7, #8]
 8009808:	4313      	orrs	r3, r2
 800980a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	68ba      	ldr	r2, [r7, #8]
 8009812:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2201      	movs	r2, #1
 8009818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2200      	movs	r2, #0
 8009820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009824:	2300      	movs	r3, #0
}
 8009826:	4618      	mov	r0, r3
 8009828:	3714      	adds	r7, #20
 800982a:	46bd      	mov	sp, r7
 800982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009830:	4770      	bx	lr
 8009832:	bf00      	nop
 8009834:	40010000 	.word	0x40010000
 8009838:	40000400 	.word	0x40000400
 800983c:	40000800 	.word	0x40000800
 8009840:	40000c00 	.word	0x40000c00
 8009844:	40010400 	.word	0x40010400
 8009848:	40014000 	.word	0x40014000
 800984c:	40001800 	.word	0x40001800

08009850 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009850:	b480      	push	{r7}
 8009852:	b085      	sub	sp, #20
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
 8009858:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800985a:	2300      	movs	r3, #0
 800985c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009864:	2b01      	cmp	r3, #1
 8009866:	d101      	bne.n	800986c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009868:	2302      	movs	r3, #2
 800986a:	e03d      	b.n	80098e8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2201      	movs	r2, #1
 8009870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	68db      	ldr	r3, [r3, #12]
 800987e:	4313      	orrs	r3, r2
 8009880:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	689b      	ldr	r3, [r3, #8]
 800988c:	4313      	orrs	r3, r2
 800988e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	4313      	orrs	r3, r2
 800989c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4313      	orrs	r3, r2
 80098aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	691b      	ldr	r3, [r3, #16]
 80098b6:	4313      	orrs	r3, r2
 80098b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	695b      	ldr	r3, [r3, #20]
 80098c4:	4313      	orrs	r3, r2
 80098c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	69db      	ldr	r3, [r3, #28]
 80098d2:	4313      	orrs	r3, r2
 80098d4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	68fa      	ldr	r2, [r7, #12]
 80098dc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2200      	movs	r2, #0
 80098e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80098e6:	2300      	movs	r3, #0
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	3714      	adds	r7, #20
 80098ec:	46bd      	mov	sp, r7
 80098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f2:	4770      	bx	lr

080098f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80098f4:	b480      	push	{r7}
 80098f6:	b083      	sub	sp, #12
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80098fc:	bf00      	nop
 80098fe:	370c      	adds	r7, #12
 8009900:	46bd      	mov	sp, r7
 8009902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009906:	4770      	bx	lr

08009908 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009908:	b480      	push	{r7}
 800990a:	b083      	sub	sp, #12
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8009910:	bf00      	nop
 8009912:	370c      	adds	r7, #12
 8009914:	46bd      	mov	sp, r7
 8009916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991a:	4770      	bx	lr

0800991c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800991c:	b480      	push	{r7}
 800991e:	b083      	sub	sp, #12
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009924:	bf00      	nop
 8009926:	370c      	adds	r7, #12
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr

08009930 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b082      	sub	sp, #8
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d101      	bne.n	8009942 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800993e:	2301      	movs	r3, #1
 8009940:	e04a      	b.n	80099d8 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009948:	b2db      	uxtb	r3, r3
 800994a:	2b00      	cmp	r3, #0
 800994c:	d111      	bne.n	8009972 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2200      	movs	r2, #0
 8009952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8009956:	6878      	ldr	r0, [r7, #4]
 8009958:	f000 fce4 	bl	800a324 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009960:	2b00      	cmp	r3, #0
 8009962:	d102      	bne.n	800996a <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	4a1e      	ldr	r2, [pc, #120]	; (80099e0 <HAL_UART_Init+0xb0>)
 8009968:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2224      	movs	r2, #36	; 0x24
 8009976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	68da      	ldr	r2, [r3, #12]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009988:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f000 ffde 	bl	800a94c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	691a      	ldr	r2, [r3, #16]
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800999e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	695a      	ldr	r2, [r3, #20]
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80099ae:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	68da      	ldr	r2, [r3, #12]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80099be:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2200      	movs	r2, #0
 80099c4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2220      	movs	r2, #32
 80099ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2220      	movs	r2, #32
 80099d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80099d6:	2300      	movs	r3, #0
}
 80099d8:	4618      	mov	r0, r3
 80099da:	3708      	adds	r7, #8
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}
 80099e0:	08002f1d 	.word	0x08002f1d

080099e4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b08a      	sub	sp, #40	; 0x28
 80099e8:	af02      	add	r7, sp, #8
 80099ea:	60f8      	str	r0, [r7, #12]
 80099ec:	60b9      	str	r1, [r7, #8]
 80099ee:	603b      	str	r3, [r7, #0]
 80099f0:	4613      	mov	r3, r2
 80099f2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80099f4:	2300      	movs	r3, #0
 80099f6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099fe:	b2db      	uxtb	r3, r3
 8009a00:	2b20      	cmp	r3, #32
 8009a02:	d17c      	bne.n	8009afe <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d002      	beq.n	8009a10 <HAL_UART_Transmit+0x2c>
 8009a0a:	88fb      	ldrh	r3, [r7, #6]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d101      	bne.n	8009a14 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009a10:	2301      	movs	r3, #1
 8009a12:	e075      	b.n	8009b00 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a1a:	2b01      	cmp	r3, #1
 8009a1c:	d101      	bne.n	8009a22 <HAL_UART_Transmit+0x3e>
 8009a1e:	2302      	movs	r3, #2
 8009a20:	e06e      	b.n	8009b00 <HAL_UART_Transmit+0x11c>
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	2201      	movs	r2, #1
 8009a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	2221      	movs	r2, #33	; 0x21
 8009a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009a38:	f7fc fb8c 	bl	8006154 <HAL_GetTick>
 8009a3c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	88fa      	ldrh	r2, [r7, #6]
 8009a42:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	88fa      	ldrh	r2, [r7, #6]
 8009a48:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	689b      	ldr	r3, [r3, #8]
 8009a4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a52:	d108      	bne.n	8009a66 <HAL_UART_Transmit+0x82>
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	691b      	ldr	r3, [r3, #16]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d104      	bne.n	8009a66 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	61bb      	str	r3, [r7, #24]
 8009a64:	e003      	b.n	8009a6e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009a66:	68bb      	ldr	r3, [r7, #8]
 8009a68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2200      	movs	r2, #0
 8009a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009a76:	e02a      	b.n	8009ace <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	9300      	str	r3, [sp, #0]
 8009a7c:	697b      	ldr	r3, [r7, #20]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	2180      	movs	r1, #128	; 0x80
 8009a82:	68f8      	ldr	r0, [r7, #12]
 8009a84:	f000 fd2e 	bl	800a4e4 <UART_WaitOnFlagUntilTimeout>
 8009a88:	4603      	mov	r3, r0
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d001      	beq.n	8009a92 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009a8e:	2303      	movs	r3, #3
 8009a90:	e036      	b.n	8009b00 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009a92:	69fb      	ldr	r3, [r7, #28]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d10b      	bne.n	8009ab0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009a98:	69bb      	ldr	r3, [r7, #24]
 8009a9a:	881b      	ldrh	r3, [r3, #0]
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009aa6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009aa8:	69bb      	ldr	r3, [r7, #24]
 8009aaa:	3302      	adds	r3, #2
 8009aac:	61bb      	str	r3, [r7, #24]
 8009aae:	e007      	b.n	8009ac0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009ab0:	69fb      	ldr	r3, [r7, #28]
 8009ab2:	781a      	ldrb	r2, [r3, #0]
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009aba:	69fb      	ldr	r3, [r7, #28]
 8009abc:	3301      	adds	r3, #1
 8009abe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009ac4:	b29b      	uxth	r3, r3
 8009ac6:	3b01      	subs	r3, #1
 8009ac8:	b29a      	uxth	r2, r3
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009ad2:	b29b      	uxth	r3, r3
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d1cf      	bne.n	8009a78 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	9300      	str	r3, [sp, #0]
 8009adc:	697b      	ldr	r3, [r7, #20]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	2140      	movs	r1, #64	; 0x40
 8009ae2:	68f8      	ldr	r0, [r7, #12]
 8009ae4:	f000 fcfe 	bl	800a4e4 <UART_WaitOnFlagUntilTimeout>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d001      	beq.n	8009af2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009aee:	2303      	movs	r3, #3
 8009af0:	e006      	b.n	8009b00 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	2220      	movs	r2, #32
 8009af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009afa:	2300      	movs	r3, #0
 8009afc:	e000      	b.n	8009b00 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009afe:	2302      	movs	r3, #2
  }
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3720      	adds	r7, #32
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}

08009b08 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b08a      	sub	sp, #40	; 0x28
 8009b0c:	af02      	add	r7, sp, #8
 8009b0e:	60f8      	str	r0, [r7, #12]
 8009b10:	60b9      	str	r1, [r7, #8]
 8009b12:	603b      	str	r3, [r7, #0]
 8009b14:	4613      	mov	r3, r2
 8009b16:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009b18:	2300      	movs	r3, #0
 8009b1a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009b22:	b2db      	uxtb	r3, r3
 8009b24:	2b20      	cmp	r3, #32
 8009b26:	f040 808c 	bne.w	8009c42 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d002      	beq.n	8009b36 <HAL_UART_Receive+0x2e>
 8009b30:	88fb      	ldrh	r3, [r7, #6]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d101      	bne.n	8009b3a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8009b36:	2301      	movs	r3, #1
 8009b38:	e084      	b.n	8009c44 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b40:	2b01      	cmp	r3, #1
 8009b42:	d101      	bne.n	8009b48 <HAL_UART_Receive+0x40>
 8009b44:	2302      	movs	r3, #2
 8009b46:	e07d      	b.n	8009c44 <HAL_UART_Receive+0x13c>
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2200      	movs	r2, #0
 8009b54:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2222      	movs	r2, #34	; 0x22
 8009b5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	2200      	movs	r2, #0
 8009b62:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009b64:	f7fc faf6 	bl	8006154 <HAL_GetTick>
 8009b68:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	88fa      	ldrh	r2, [r7, #6]
 8009b6e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	88fa      	ldrh	r2, [r7, #6]
 8009b74:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	689b      	ldr	r3, [r3, #8]
 8009b7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b7e:	d108      	bne.n	8009b92 <HAL_UART_Receive+0x8a>
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	691b      	ldr	r3, [r3, #16]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d104      	bne.n	8009b92 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8009b88:	2300      	movs	r3, #0
 8009b8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	61bb      	str	r3, [r7, #24]
 8009b90:	e003      	b.n	8009b9a <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8009b92:	68bb      	ldr	r3, [r7, #8]
 8009b94:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009b96:	2300      	movs	r3, #0
 8009b98:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8009ba2:	e043      	b.n	8009c2c <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	9300      	str	r3, [sp, #0]
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	2200      	movs	r2, #0
 8009bac:	2120      	movs	r1, #32
 8009bae:	68f8      	ldr	r0, [r7, #12]
 8009bb0:	f000 fc98 	bl	800a4e4 <UART_WaitOnFlagUntilTimeout>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d001      	beq.n	8009bbe <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8009bba:	2303      	movs	r3, #3
 8009bbc:	e042      	b.n	8009c44 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8009bbe:	69fb      	ldr	r3, [r7, #28]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d10c      	bne.n	8009bde <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	685b      	ldr	r3, [r3, #4]
 8009bca:	b29b      	uxth	r3, r3
 8009bcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bd0:	b29a      	uxth	r2, r3
 8009bd2:	69bb      	ldr	r3, [r7, #24]
 8009bd4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8009bd6:	69bb      	ldr	r3, [r7, #24]
 8009bd8:	3302      	adds	r3, #2
 8009bda:	61bb      	str	r3, [r7, #24]
 8009bdc:	e01f      	b.n	8009c1e <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009be6:	d007      	beq.n	8009bf8 <HAL_UART_Receive+0xf0>
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	689b      	ldr	r3, [r3, #8]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d10a      	bne.n	8009c06 <HAL_UART_Receive+0xfe>
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	691b      	ldr	r3, [r3, #16]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d106      	bne.n	8009c06 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	b2da      	uxtb	r2, r3
 8009c00:	69fb      	ldr	r3, [r7, #28]
 8009c02:	701a      	strb	r2, [r3, #0]
 8009c04:	e008      	b.n	8009c18 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	685b      	ldr	r3, [r3, #4]
 8009c0c:	b2db      	uxtb	r3, r3
 8009c0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c12:	b2da      	uxtb	r2, r3
 8009c14:	69fb      	ldr	r3, [r7, #28]
 8009c16:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8009c18:	69fb      	ldr	r3, [r7, #28]
 8009c1a:	3301      	adds	r3, #1
 8009c1c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009c22:	b29b      	uxth	r3, r3
 8009c24:	3b01      	subs	r3, #1
 8009c26:	b29a      	uxth	r2, r3
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009c30:	b29b      	uxth	r3, r3
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d1b6      	bne.n	8009ba4 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	2220      	movs	r2, #32
 8009c3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	e000      	b.n	8009c44 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8009c42:	2302      	movs	r3, #2
  }
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3720      	adds	r7, #32
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}

08009c4c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b08c      	sub	sp, #48	; 0x30
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	60f8      	str	r0, [r7, #12]
 8009c54:	60b9      	str	r1, [r7, #8]
 8009c56:	4613      	mov	r3, r2
 8009c58:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c60:	b2db      	uxtb	r3, r3
 8009c62:	2b20      	cmp	r3, #32
 8009c64:	d165      	bne.n	8009d32 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d002      	beq.n	8009c72 <HAL_UART_Transmit_DMA+0x26>
 8009c6c:	88fb      	ldrh	r3, [r7, #6]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d101      	bne.n	8009c76 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8009c72:	2301      	movs	r3, #1
 8009c74:	e05e      	b.n	8009d34 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c7c:	2b01      	cmp	r3, #1
 8009c7e:	d101      	bne.n	8009c84 <HAL_UART_Transmit_DMA+0x38>
 8009c80:	2302      	movs	r3, #2
 8009c82:	e057      	b.n	8009d34 <HAL_UART_Transmit_DMA+0xe8>
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	2201      	movs	r2, #1
 8009c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8009c8c:	68ba      	ldr	r2, [r7, #8]
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	88fa      	ldrh	r2, [r7, #6]
 8009c96:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	88fa      	ldrh	r2, [r7, #6]
 8009c9c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	2221      	movs	r2, #33	; 0x21
 8009ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cb0:	4a22      	ldr	r2, [pc, #136]	; (8009d3c <HAL_UART_Transmit_DMA+0xf0>)
 8009cb2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cb8:	4a21      	ldr	r2, [pc, #132]	; (8009d40 <HAL_UART_Transmit_DMA+0xf4>)
 8009cba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cc0:	4a20      	ldr	r2, [pc, #128]	; (8009d44 <HAL_UART_Transmit_DMA+0xf8>)
 8009cc2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cc8:	2200      	movs	r2, #0
 8009cca:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8009ccc:	f107 0308 	add.w	r3, r7, #8
 8009cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cd8:	6819      	ldr	r1, [r3, #0]
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	3304      	adds	r3, #4
 8009ce0:	461a      	mov	r2, r3
 8009ce2:	88fb      	ldrh	r3, [r7, #6]
 8009ce4:	f7fc fbf6 	bl	80064d4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009cf0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	3314      	adds	r3, #20
 8009d00:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d02:	69bb      	ldr	r3, [r7, #24]
 8009d04:	e853 3f00 	ldrex	r3, [r3]
 8009d08:	617b      	str	r3, [r7, #20]
   return(result);
 8009d0a:	697b      	ldr	r3, [r7, #20]
 8009d0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d10:	62bb      	str	r3, [r7, #40]	; 0x28
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	3314      	adds	r3, #20
 8009d18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009d1a:	627a      	str	r2, [r7, #36]	; 0x24
 8009d1c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d1e:	6a39      	ldr	r1, [r7, #32]
 8009d20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d22:	e841 2300 	strex	r3, r2, [r1]
 8009d26:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d28:	69fb      	ldr	r3, [r7, #28]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d1e5      	bne.n	8009cfa <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8009d2e:	2300      	movs	r3, #0
 8009d30:	e000      	b.n	8009d34 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8009d32:	2302      	movs	r3, #2
  }
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	3730      	adds	r7, #48	; 0x30
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}
 8009d3c:	0800a395 	.word	0x0800a395
 8009d40:	0800a431 	.word	0x0800a431
 8009d44:	0800a44f 	.word	0x0800a44f

08009d48 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b0ba      	sub	sp, #232	; 0xe8
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	68db      	ldr	r3, [r3, #12]
 8009d60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	695b      	ldr	r3, [r3, #20]
 8009d6a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009d74:	2300      	movs	r3, #0
 8009d76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d7e:	f003 030f 	and.w	r3, r3, #15
 8009d82:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009d86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d10f      	bne.n	8009dae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d92:	f003 0320 	and.w	r3, r3, #32
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d009      	beq.n	8009dae <HAL_UART_IRQHandler+0x66>
 8009d9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d9e:	f003 0320 	and.w	r3, r3, #32
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d003      	beq.n	8009dae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f000 fd13 	bl	800a7d2 <UART_Receive_IT>
      return;
 8009dac:	e25b      	b.n	800a266 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009dae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	f000 80e1 	beq.w	8009f7a <HAL_UART_IRQHandler+0x232>
 8009db8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009dbc:	f003 0301 	and.w	r3, r3, #1
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d106      	bne.n	8009dd2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009dc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009dc8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	f000 80d4 	beq.w	8009f7a <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009dd6:	f003 0301 	and.w	r3, r3, #1
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d00b      	beq.n	8009df6 <HAL_UART_IRQHandler+0xae>
 8009dde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009de2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d005      	beq.n	8009df6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dee:	f043 0201 	orr.w	r2, r3, #1
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009df6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009dfa:	f003 0304 	and.w	r3, r3, #4
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d00b      	beq.n	8009e1a <HAL_UART_IRQHandler+0xd2>
 8009e02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009e06:	f003 0301 	and.w	r3, r3, #1
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d005      	beq.n	8009e1a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e12:	f043 0202 	orr.w	r2, r3, #2
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e1e:	f003 0302 	and.w	r3, r3, #2
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d00b      	beq.n	8009e3e <HAL_UART_IRQHandler+0xf6>
 8009e26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009e2a:	f003 0301 	and.w	r3, r3, #1
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d005      	beq.n	8009e3e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e36:	f043 0204 	orr.w	r2, r3, #4
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e42:	f003 0308 	and.w	r3, r3, #8
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d011      	beq.n	8009e6e <HAL_UART_IRQHandler+0x126>
 8009e4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e4e:	f003 0320 	and.w	r3, r3, #32
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d105      	bne.n	8009e62 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009e56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009e5a:	f003 0301 	and.w	r3, r3, #1
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d005      	beq.n	8009e6e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e66:	f043 0208 	orr.w	r2, r3, #8
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	f000 81f2 	beq.w	800a25c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009e78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e7c:	f003 0320 	and.w	r3, r3, #32
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d008      	beq.n	8009e96 <HAL_UART_IRQHandler+0x14e>
 8009e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e88:	f003 0320 	and.w	r3, r3, #32
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d002      	beq.n	8009e96 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f000 fc9e 	bl	800a7d2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	695b      	ldr	r3, [r3, #20]
 8009e9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ea0:	2b40      	cmp	r3, #64	; 0x40
 8009ea2:	bf0c      	ite	eq
 8009ea4:	2301      	moveq	r3, #1
 8009ea6:	2300      	movne	r3, #0
 8009ea8:	b2db      	uxtb	r3, r3
 8009eaa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eb2:	f003 0308 	and.w	r3, r3, #8
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d103      	bne.n	8009ec2 <HAL_UART_IRQHandler+0x17a>
 8009eba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d051      	beq.n	8009f66 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f000 fba4 	bl	800a610 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	695b      	ldr	r3, [r3, #20]
 8009ece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ed2:	2b40      	cmp	r3, #64	; 0x40
 8009ed4:	d142      	bne.n	8009f5c <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	3314      	adds	r3, #20
 8009edc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ee0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009ee4:	e853 3f00 	ldrex	r3, [r3]
 8009ee8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009eec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009ef0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ef4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	3314      	adds	r3, #20
 8009efe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009f02:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009f06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009f0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009f12:	e841 2300 	strex	r3, r2, [r1]
 8009f16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009f1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d1d9      	bne.n	8009ed6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d013      	beq.n	8009f52 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f2e:	4a7f      	ldr	r2, [pc, #508]	; (800a12c <HAL_UART_IRQHandler+0x3e4>)
 8009f30:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f36:	4618      	mov	r0, r3
 8009f38:	f7fc fb94 	bl	8006664 <HAL_DMA_Abort_IT>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d019      	beq.n	8009f76 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f48:	687a      	ldr	r2, [r7, #4]
 8009f4a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009f4c:	4610      	mov	r0, r2
 8009f4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f50:	e011      	b.n	8009f76 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f5a:	e00c      	b.n	8009f76 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f64:	e007      	b.n	8009f76 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2200      	movs	r2, #0
 8009f72:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009f74:	e172      	b.n	800a25c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f76:	bf00      	nop
    return;
 8009f78:	e170      	b.n	800a25c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f7e:	2b01      	cmp	r3, #1
 8009f80:	f040 814c 	bne.w	800a21c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009f84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f88:	f003 0310 	and.w	r3, r3, #16
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	f000 8145 	beq.w	800a21c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009f92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f96:	f003 0310 	and.w	r3, r3, #16
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	f000 813e 	beq.w	800a21c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	60bb      	str	r3, [r7, #8]
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	60bb      	str	r3, [r7, #8]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	685b      	ldr	r3, [r3, #4]
 8009fb2:	60bb      	str	r3, [r7, #8]
 8009fb4:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	695b      	ldr	r3, [r3, #20]
 8009fbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fc0:	2b40      	cmp	r3, #64	; 0x40
 8009fc2:	f040 80b5 	bne.w	800a130 <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	685b      	ldr	r3, [r3, #4]
 8009fce:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009fd2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	f000 8142 	beq.w	800a260 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009fe0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009fe4:	429a      	cmp	r2, r3
 8009fe6:	f080 813b 	bcs.w	800a260 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009ff0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ff6:	69db      	ldr	r3, [r3, #28]
 8009ff8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ffc:	f000 8088 	beq.w	800a110 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	330c      	adds	r3, #12
 800a006:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a00a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a00e:	e853 3f00 	ldrex	r3, [r3]
 800a012:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a016:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a01a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a01e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	330c      	adds	r3, #12
 800a028:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a02c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a030:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a034:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a038:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a03c:	e841 2300 	strex	r3, r2, [r1]
 800a040:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a044:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d1d9      	bne.n	800a000 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	3314      	adds	r3, #20
 800a052:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a054:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a056:	e853 3f00 	ldrex	r3, [r3]
 800a05a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a05c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a05e:	f023 0301 	bic.w	r3, r3, #1
 800a062:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	3314      	adds	r3, #20
 800a06c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a070:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a074:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a076:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a078:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a07c:	e841 2300 	strex	r3, r2, [r1]
 800a080:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a082:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a084:	2b00      	cmp	r3, #0
 800a086:	d1e1      	bne.n	800a04c <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	3314      	adds	r3, #20
 800a08e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a090:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a092:	e853 3f00 	ldrex	r3, [r3]
 800a096:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a098:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a09a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a09e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	3314      	adds	r3, #20
 800a0a8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a0ac:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a0ae:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a0b2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a0b4:	e841 2300 	strex	r3, r2, [r1]
 800a0b8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a0ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d1e3      	bne.n	800a088 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2220      	movs	r2, #32
 800a0c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	330c      	adds	r3, #12
 800a0d4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0d8:	e853 3f00 	ldrex	r3, [r3]
 800a0dc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a0de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a0e0:	f023 0310 	bic.w	r3, r3, #16
 800a0e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	330c      	adds	r3, #12
 800a0ee:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a0f2:	65ba      	str	r2, [r7, #88]	; 0x58
 800a0f4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0f6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a0f8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a0fa:	e841 2300 	strex	r3, r2, [r1]
 800a0fe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a100:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a102:	2b00      	cmp	r3, #0
 800a104:	d1e3      	bne.n	800a0ce <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7fc fa3a 	bl	8006584 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a114:	687a      	ldr	r2, [r7, #4]
 800a116:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 800a118:	687a      	ldr	r2, [r7, #4]
 800a11a:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 800a11c:	b292      	uxth	r2, r2
 800a11e:	1a8a      	subs	r2, r1, r2
 800a120:	b292      	uxth	r2, r2
 800a122:	4611      	mov	r1, r2
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a128:	e09a      	b.n	800a260 <HAL_UART_IRQHandler+0x518>
 800a12a:	bf00      	nop
 800a12c:	0800a6d7 	.word	0x0800a6d7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a138:	b29b      	uxth	r3, r3
 800a13a:	1ad3      	subs	r3, r2, r3
 800a13c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a144:	b29b      	uxth	r3, r3
 800a146:	2b00      	cmp	r3, #0
 800a148:	f000 808c 	beq.w	800a264 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a14c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a150:	2b00      	cmp	r3, #0
 800a152:	f000 8087 	beq.w	800a264 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	330c      	adds	r3, #12
 800a15c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a15e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a160:	e853 3f00 	ldrex	r3, [r3]
 800a164:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a166:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a168:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a16c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	330c      	adds	r3, #12
 800a176:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a17a:	647a      	str	r2, [r7, #68]	; 0x44
 800a17c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a17e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a180:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a182:	e841 2300 	strex	r3, r2, [r1]
 800a186:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a188:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d1e3      	bne.n	800a156 <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	3314      	adds	r3, #20
 800a194:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a198:	e853 3f00 	ldrex	r3, [r3]
 800a19c:	623b      	str	r3, [r7, #32]
   return(result);
 800a19e:	6a3b      	ldr	r3, [r7, #32]
 800a1a0:	f023 0301 	bic.w	r3, r3, #1
 800a1a4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	3314      	adds	r3, #20
 800a1ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a1b2:	633a      	str	r2, [r7, #48]	; 0x30
 800a1b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a1b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a1ba:	e841 2300 	strex	r3, r2, [r1]
 800a1be:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a1c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d1e3      	bne.n	800a18e <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	2220      	movs	r2, #32
 800a1ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	330c      	adds	r3, #12
 800a1da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1dc:	693b      	ldr	r3, [r7, #16]
 800a1de:	e853 3f00 	ldrex	r3, [r3]
 800a1e2:	60fb      	str	r3, [r7, #12]
   return(result);
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	f023 0310 	bic.w	r3, r3, #16
 800a1ea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	330c      	adds	r3, #12
 800a1f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a1f8:	61fa      	str	r2, [r7, #28]
 800a1fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1fc:	69b9      	ldr	r1, [r7, #24]
 800a1fe:	69fa      	ldr	r2, [r7, #28]
 800a200:	e841 2300 	strex	r3, r2, [r1]
 800a204:	617b      	str	r3, [r7, #20]
   return(result);
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d1e3      	bne.n	800a1d4 <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a210:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800a214:	4611      	mov	r1, r2
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a21a:	e023      	b.n	800a264 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a21c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a220:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a224:	2b00      	cmp	r3, #0
 800a226:	d009      	beq.n	800a23c <HAL_UART_IRQHandler+0x4f4>
 800a228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a22c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a230:	2b00      	cmp	r3, #0
 800a232:	d003      	beq.n	800a23c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	f000 fa63 	bl	800a700 <UART_Transmit_IT>
    return;
 800a23a:	e014      	b.n	800a266 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a23c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a244:	2b00      	cmp	r3, #0
 800a246:	d00e      	beq.n	800a266 <HAL_UART_IRQHandler+0x51e>
 800a248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a24c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a250:	2b00      	cmp	r3, #0
 800a252:	d008      	beq.n	800a266 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	f000 faa3 	bl	800a7a0 <UART_EndTransmit_IT>
    return;
 800a25a:	e004      	b.n	800a266 <HAL_UART_IRQHandler+0x51e>
    return;
 800a25c:	bf00      	nop
 800a25e:	e002      	b.n	800a266 <HAL_UART_IRQHandler+0x51e>
      return;
 800a260:	bf00      	nop
 800a262:	e000      	b.n	800a266 <HAL_UART_IRQHandler+0x51e>
      return;
 800a264:	bf00      	nop
  }
}
 800a266:	37e8      	adds	r7, #232	; 0xe8
 800a268:	46bd      	mov	sp, r7
 800a26a:	bd80      	pop	{r7, pc}

0800a26c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a26c:	b480      	push	{r7}
 800a26e:	b083      	sub	sp, #12
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a274:	bf00      	nop
 800a276:	370c      	adds	r7, #12
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr

0800a280 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a280:	b480      	push	{r7}
 800a282:	b083      	sub	sp, #12
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800a288:	bf00      	nop
 800a28a:	370c      	adds	r7, #12
 800a28c:	46bd      	mov	sp, r7
 800a28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a292:	4770      	bx	lr

0800a294 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a294:	b480      	push	{r7}
 800a296:	b083      	sub	sp, #12
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a29c:	bf00      	nop
 800a29e:	370c      	adds	r7, #12
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a6:	4770      	bx	lr

0800a2a8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	b083      	sub	sp, #12
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a2b0:	bf00      	nop
 800a2b2:	370c      	adds	r7, #12
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr

0800a2bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b083      	sub	sp, #12
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a2c4:	bf00      	nop
 800a2c6:	370c      	adds	r7, #12
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ce:	4770      	bx	lr

0800a2d0 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b083      	sub	sp, #12
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800a2d8:	bf00      	nop
 800a2da:	370c      	adds	r7, #12
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e2:	4770      	bx	lr

0800a2e4 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b083      	sub	sp, #12
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800a2ec:	bf00      	nop
 800a2ee:	370c      	adds	r7, #12
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f6:	4770      	bx	lr

0800a2f8 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b083      	sub	sp, #12
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800a300:	bf00      	nop
 800a302:	370c      	adds	r7, #12
 800a304:	46bd      	mov	sp, r7
 800a306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30a:	4770      	bx	lr

0800a30c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a30c:	b480      	push	{r7}
 800a30e:	b083      	sub	sp, #12
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
 800a314:	460b      	mov	r3, r1
 800a316:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a318:	bf00      	nop
 800a31a:	370c      	adds	r7, #12
 800a31c:	46bd      	mov	sp, r7
 800a31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a322:	4770      	bx	lr

0800a324 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800a324:	b480      	push	{r7}
 800a326:	b083      	sub	sp, #12
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	4a10      	ldr	r2, [pc, #64]	; (800a370 <UART_InitCallbacksToDefault+0x4c>)
 800a330:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	4a0f      	ldr	r2, [pc, #60]	; (800a374 <UART_InitCallbacksToDefault+0x50>)
 800a336:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	4a0f      	ldr	r2, [pc, #60]	; (800a378 <UART_InitCallbacksToDefault+0x54>)
 800a33c:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	4a0e      	ldr	r2, [pc, #56]	; (800a37c <UART_InitCallbacksToDefault+0x58>)
 800a342:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	4a0e      	ldr	r2, [pc, #56]	; (800a380 <UART_InitCallbacksToDefault+0x5c>)
 800a348:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	4a0d      	ldr	r2, [pc, #52]	; (800a384 <UART_InitCallbacksToDefault+0x60>)
 800a34e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	4a0d      	ldr	r2, [pc, #52]	; (800a388 <UART_InitCallbacksToDefault+0x64>)
 800a354:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	4a0c      	ldr	r2, [pc, #48]	; (800a38c <UART_InitCallbacksToDefault+0x68>)
 800a35a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	4a0c      	ldr	r2, [pc, #48]	; (800a390 <UART_InitCallbacksToDefault+0x6c>)
 800a360:	669a      	str	r2, [r3, #104]	; 0x68

}
 800a362:	bf00      	nop
 800a364:	370c      	adds	r7, #12
 800a366:	46bd      	mov	sp, r7
 800a368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36c:	4770      	bx	lr
 800a36e:	bf00      	nop
 800a370:	0800a281 	.word	0x0800a281
 800a374:	0800a26d 	.word	0x0800a26d
 800a378:	0800a2a9 	.word	0x0800a2a9
 800a37c:	0800a295 	.word	0x0800a295
 800a380:	0800a2bd 	.word	0x0800a2bd
 800a384:	0800a2d1 	.word	0x0800a2d1
 800a388:	0800a2e5 	.word	0x0800a2e5
 800a38c:	0800a2f9 	.word	0x0800a2f9
 800a390:	0800a30d 	.word	0x0800a30d

0800a394 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b090      	sub	sp, #64	; 0x40
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d137      	bne.n	800a420 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800a3b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a3b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	3314      	adds	r3, #20
 800a3bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3c0:	e853 3f00 	ldrex	r3, [r3]
 800a3c4:	623b      	str	r3, [r7, #32]
   return(result);
 800a3c6:	6a3b      	ldr	r3, [r7, #32]
 800a3c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a3cc:	63bb      	str	r3, [r7, #56]	; 0x38
 800a3ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	3314      	adds	r3, #20
 800a3d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a3d6:	633a      	str	r2, [r7, #48]	; 0x30
 800a3d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a3dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a3de:	e841 2300 	strex	r3, r2, [r1]
 800a3e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a3e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d1e5      	bne.n	800a3b6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a3ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	330c      	adds	r3, #12
 800a3f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3f2:	693b      	ldr	r3, [r7, #16]
 800a3f4:	e853 3f00 	ldrex	r3, [r3]
 800a3f8:	60fb      	str	r3, [r7, #12]
   return(result);
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a400:	637b      	str	r3, [r7, #52]	; 0x34
 800a402:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	330c      	adds	r3, #12
 800a408:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a40a:	61fa      	str	r2, [r7, #28]
 800a40c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a40e:	69b9      	ldr	r1, [r7, #24]
 800a410:	69fa      	ldr	r2, [r7, #28]
 800a412:	e841 2300 	strex	r3, r2, [r1]
 800a416:	617b      	str	r3, [r7, #20]
   return(result);
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d1e5      	bne.n	800a3ea <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a41e:	e003      	b.n	800a428 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 800a420:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a422:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a424:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a426:	4798      	blx	r3
}
 800a428:	bf00      	nop
 800a42a:	3740      	adds	r7, #64	; 0x40
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}

0800a430 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b084      	sub	sp, #16
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a43c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a442:	68f8      	ldr	r0, [r7, #12]
 800a444:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a446:	bf00      	nop
 800a448:	3710      	adds	r7, #16
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}

0800a44e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a44e:	b580      	push	{r7, lr}
 800a450:	b084      	sub	sp, #16
 800a452:	af00      	add	r7, sp, #0
 800a454:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a456:	2300      	movs	r3, #0
 800a458:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a45e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a460:	68bb      	ldr	r3, [r7, #8]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	695b      	ldr	r3, [r3, #20]
 800a466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a46a:	2b80      	cmp	r3, #128	; 0x80
 800a46c:	bf0c      	ite	eq
 800a46e:	2301      	moveq	r3, #1
 800a470:	2300      	movne	r3, #0
 800a472:	b2db      	uxtb	r3, r3
 800a474:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a47c:	b2db      	uxtb	r3, r3
 800a47e:	2b21      	cmp	r3, #33	; 0x21
 800a480:	d108      	bne.n	800a494 <UART_DMAError+0x46>
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	2b00      	cmp	r3, #0
 800a486:	d005      	beq.n	800a494 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	2200      	movs	r2, #0
 800a48c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a48e:	68b8      	ldr	r0, [r7, #8]
 800a490:	f000 f896 	bl	800a5c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a494:	68bb      	ldr	r3, [r7, #8]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	695b      	ldr	r3, [r3, #20]
 800a49a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a49e:	2b40      	cmp	r3, #64	; 0x40
 800a4a0:	bf0c      	ite	eq
 800a4a2:	2301      	moveq	r3, #1
 800a4a4:	2300      	movne	r3, #0
 800a4a6:	b2db      	uxtb	r3, r3
 800a4a8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a4b0:	b2db      	uxtb	r3, r3
 800a4b2:	2b22      	cmp	r3, #34	; 0x22
 800a4b4:	d108      	bne.n	800a4c8 <UART_DMAError+0x7a>
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d005      	beq.n	800a4c8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	2200      	movs	r2, #0
 800a4c0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a4c2:	68b8      	ldr	r0, [r7, #8]
 800a4c4:	f000 f8a4 	bl	800a610 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4cc:	f043 0210 	orr.w	r2, r3, #16
 800a4d0:	68bb      	ldr	r3, [r7, #8]
 800a4d2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800a4d4:	68bb      	ldr	r3, [r7, #8]
 800a4d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4d8:	68b8      	ldr	r0, [r7, #8]
 800a4da:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4dc:	bf00      	nop
 800a4de:	3710      	adds	r7, #16
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	bd80      	pop	{r7, pc}

0800a4e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b090      	sub	sp, #64	; 0x40
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	60f8      	str	r0, [r7, #12]
 800a4ec:	60b9      	str	r1, [r7, #8]
 800a4ee:	603b      	str	r3, [r7, #0]
 800a4f0:	4613      	mov	r3, r2
 800a4f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a4f4:	e050      	b.n	800a598 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a4f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a4f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a4fc:	d04c      	beq.n	800a598 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a4fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a500:	2b00      	cmp	r3, #0
 800a502:	d007      	beq.n	800a514 <UART_WaitOnFlagUntilTimeout+0x30>
 800a504:	f7fb fe26 	bl	8006154 <HAL_GetTick>
 800a508:	4602      	mov	r2, r0
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	1ad3      	subs	r3, r2, r3
 800a50e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a510:	429a      	cmp	r2, r3
 800a512:	d241      	bcs.n	800a598 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	330c      	adds	r3, #12
 800a51a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a51c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a51e:	e853 3f00 	ldrex	r3, [r3]
 800a522:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a526:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a52a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	330c      	adds	r3, #12
 800a532:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a534:	637a      	str	r2, [r7, #52]	; 0x34
 800a536:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a538:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a53a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a53c:	e841 2300 	strex	r3, r2, [r1]
 800a540:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a544:	2b00      	cmp	r3, #0
 800a546:	d1e5      	bne.n	800a514 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	3314      	adds	r3, #20
 800a54e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a550:	697b      	ldr	r3, [r7, #20]
 800a552:	e853 3f00 	ldrex	r3, [r3]
 800a556:	613b      	str	r3, [r7, #16]
   return(result);
 800a558:	693b      	ldr	r3, [r7, #16]
 800a55a:	f023 0301 	bic.w	r3, r3, #1
 800a55e:	63bb      	str	r3, [r7, #56]	; 0x38
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	3314      	adds	r3, #20
 800a566:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a568:	623a      	str	r2, [r7, #32]
 800a56a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a56c:	69f9      	ldr	r1, [r7, #28]
 800a56e:	6a3a      	ldr	r2, [r7, #32]
 800a570:	e841 2300 	strex	r3, r2, [r1]
 800a574:	61bb      	str	r3, [r7, #24]
   return(result);
 800a576:	69bb      	ldr	r3, [r7, #24]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d1e5      	bne.n	800a548 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	2220      	movs	r2, #32
 800a580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	2220      	movs	r2, #32
 800a588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	2200      	movs	r2, #0
 800a590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a594:	2303      	movs	r3, #3
 800a596:	e00f      	b.n	800a5b8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	681a      	ldr	r2, [r3, #0]
 800a59e:	68bb      	ldr	r3, [r7, #8]
 800a5a0:	4013      	ands	r3, r2
 800a5a2:	68ba      	ldr	r2, [r7, #8]
 800a5a4:	429a      	cmp	r2, r3
 800a5a6:	bf0c      	ite	eq
 800a5a8:	2301      	moveq	r3, #1
 800a5aa:	2300      	movne	r3, #0
 800a5ac:	b2db      	uxtb	r3, r3
 800a5ae:	461a      	mov	r2, r3
 800a5b0:	79fb      	ldrb	r3, [r7, #7]
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	d09f      	beq.n	800a4f6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a5b6:	2300      	movs	r3, #0
}
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	3740      	adds	r7, #64	; 0x40
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}

0800a5c0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b089      	sub	sp, #36	; 0x24
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	330c      	adds	r3, #12
 800a5ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	e853 3f00 	ldrex	r3, [r3]
 800a5d6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a5d8:	68bb      	ldr	r3, [r7, #8]
 800a5da:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a5de:	61fb      	str	r3, [r7, #28]
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	330c      	adds	r3, #12
 800a5e6:	69fa      	ldr	r2, [r7, #28]
 800a5e8:	61ba      	str	r2, [r7, #24]
 800a5ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5ec:	6979      	ldr	r1, [r7, #20]
 800a5ee:	69ba      	ldr	r2, [r7, #24]
 800a5f0:	e841 2300 	strex	r3, r2, [r1]
 800a5f4:	613b      	str	r3, [r7, #16]
   return(result);
 800a5f6:	693b      	ldr	r3, [r7, #16]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d1e5      	bne.n	800a5c8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2220      	movs	r2, #32
 800a600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800a604:	bf00      	nop
 800a606:	3724      	adds	r7, #36	; 0x24
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr

0800a610 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a610:	b480      	push	{r7}
 800a612:	b095      	sub	sp, #84	; 0x54
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	330c      	adds	r3, #12
 800a61e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a622:	e853 3f00 	ldrex	r3, [r3]
 800a626:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a62a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a62e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	330c      	adds	r3, #12
 800a636:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a638:	643a      	str	r2, [r7, #64]	; 0x40
 800a63a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a63c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a63e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a640:	e841 2300 	strex	r3, r2, [r1]
 800a644:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d1e5      	bne.n	800a618 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	3314      	adds	r3, #20
 800a652:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a654:	6a3b      	ldr	r3, [r7, #32]
 800a656:	e853 3f00 	ldrex	r3, [r3]
 800a65a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a65c:	69fb      	ldr	r3, [r7, #28]
 800a65e:	f023 0301 	bic.w	r3, r3, #1
 800a662:	64bb      	str	r3, [r7, #72]	; 0x48
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	3314      	adds	r3, #20
 800a66a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a66c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a66e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a670:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a672:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a674:	e841 2300 	strex	r3, r2, [r1]
 800a678:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a67a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d1e5      	bne.n	800a64c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a684:	2b01      	cmp	r3, #1
 800a686:	d119      	bne.n	800a6bc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	330c      	adds	r3, #12
 800a68e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	e853 3f00 	ldrex	r3, [r3]
 800a696:	60bb      	str	r3, [r7, #8]
   return(result);
 800a698:	68bb      	ldr	r3, [r7, #8]
 800a69a:	f023 0310 	bic.w	r3, r3, #16
 800a69e:	647b      	str	r3, [r7, #68]	; 0x44
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	330c      	adds	r3, #12
 800a6a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a6a8:	61ba      	str	r2, [r7, #24]
 800a6aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ac:	6979      	ldr	r1, [r7, #20]
 800a6ae:	69ba      	ldr	r2, [r7, #24]
 800a6b0:	e841 2300 	strex	r3, r2, [r1]
 800a6b4:	613b      	str	r3, [r7, #16]
   return(result);
 800a6b6:	693b      	ldr	r3, [r7, #16]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d1e5      	bne.n	800a688 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2220      	movs	r2, #32
 800a6c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a6ca:	bf00      	nop
 800a6cc:	3754      	adds	r7, #84	; 0x54
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d4:	4770      	bx	lr

0800a6d6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a6d6:	b580      	push	{r7, lr}
 800a6d8:	b084      	sub	sp, #16
 800a6da:	af00      	add	r7, sp, #0
 800a6dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6f4:	68f8      	ldr	r0, [r7, #12]
 800a6f6:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a6f8:	bf00      	nop
 800a6fa:	3710      	adds	r7, #16
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bd80      	pop	{r7, pc}

0800a700 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a700:	b480      	push	{r7}
 800a702:	b085      	sub	sp, #20
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a70e:	b2db      	uxtb	r3, r3
 800a710:	2b21      	cmp	r3, #33	; 0x21
 800a712:	d13e      	bne.n	800a792 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	689b      	ldr	r3, [r3, #8]
 800a718:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a71c:	d114      	bne.n	800a748 <UART_Transmit_IT+0x48>
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	691b      	ldr	r3, [r3, #16]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d110      	bne.n	800a748 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	6a1b      	ldr	r3, [r3, #32]
 800a72a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	881b      	ldrh	r3, [r3, #0]
 800a730:	461a      	mov	r2, r3
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a73a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	6a1b      	ldr	r3, [r3, #32]
 800a740:	1c9a      	adds	r2, r3, #2
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	621a      	str	r2, [r3, #32]
 800a746:	e008      	b.n	800a75a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	6a1b      	ldr	r3, [r3, #32]
 800a74c:	1c59      	adds	r1, r3, #1
 800a74e:	687a      	ldr	r2, [r7, #4]
 800a750:	6211      	str	r1, [r2, #32]
 800a752:	781a      	ldrb	r2, [r3, #0]
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a75e:	b29b      	uxth	r3, r3
 800a760:	3b01      	subs	r3, #1
 800a762:	b29b      	uxth	r3, r3
 800a764:	687a      	ldr	r2, [r7, #4]
 800a766:	4619      	mov	r1, r3
 800a768:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d10f      	bne.n	800a78e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	68da      	ldr	r2, [r3, #12]
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a77c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	68da      	ldr	r2, [r3, #12]
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a78c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a78e:	2300      	movs	r3, #0
 800a790:	e000      	b.n	800a794 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a792:	2302      	movs	r3, #2
  }
}
 800a794:	4618      	mov	r0, r3
 800a796:	3714      	adds	r7, #20
 800a798:	46bd      	mov	sp, r7
 800a79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79e:	4770      	bx	lr

0800a7a0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b082      	sub	sp, #8
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	68da      	ldr	r2, [r3, #12]
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a7b6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2220      	movs	r2, #32
 800a7bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7c4:	6878      	ldr	r0, [r7, #4]
 800a7c6:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a7c8:	2300      	movs	r3, #0
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	3708      	adds	r7, #8
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}

0800a7d2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a7d2:	b580      	push	{r7, lr}
 800a7d4:	b08c      	sub	sp, #48	; 0x30
 800a7d6:	af00      	add	r7, sp, #0
 800a7d8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a7e0:	b2db      	uxtb	r3, r3
 800a7e2:	2b22      	cmp	r3, #34	; 0x22
 800a7e4:	f040 80ad 	bne.w	800a942 <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	689b      	ldr	r3, [r3, #8]
 800a7ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a7f0:	d117      	bne.n	800a822 <UART_Receive_IT+0x50>
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	691b      	ldr	r3, [r3, #16]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d113      	bne.n	800a822 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a802:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	685b      	ldr	r3, [r3, #4]
 800a80a:	b29b      	uxth	r3, r3
 800a80c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a810:	b29a      	uxth	r2, r3
 800a812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a814:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a81a:	1c9a      	adds	r2, r3, #2
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	629a      	str	r2, [r3, #40]	; 0x28
 800a820:	e026      	b.n	800a870 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a826:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a828:	2300      	movs	r3, #0
 800a82a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	689b      	ldr	r3, [r3, #8]
 800a830:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a834:	d007      	beq.n	800a846 <UART_Receive_IT+0x74>
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	689b      	ldr	r3, [r3, #8]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d10a      	bne.n	800a854 <UART_Receive_IT+0x82>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	691b      	ldr	r3, [r3, #16]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d106      	bne.n	800a854 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	b2da      	uxtb	r2, r3
 800a84e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a850:	701a      	strb	r2, [r3, #0]
 800a852:	e008      	b.n	800a866 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	685b      	ldr	r3, [r3, #4]
 800a85a:	b2db      	uxtb	r3, r3
 800a85c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a860:	b2da      	uxtb	r2, r3
 800a862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a864:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a86a:	1c5a      	adds	r2, r3, #1
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a874:	b29b      	uxth	r3, r3
 800a876:	3b01      	subs	r3, #1
 800a878:	b29b      	uxth	r3, r3
 800a87a:	687a      	ldr	r2, [r7, #4]
 800a87c:	4619      	mov	r1, r3
 800a87e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a880:	2b00      	cmp	r3, #0
 800a882:	d15c      	bne.n	800a93e <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	68da      	ldr	r2, [r3, #12]
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f022 0220 	bic.w	r2, r2, #32
 800a892:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	68da      	ldr	r2, [r3, #12]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a8a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	695a      	ldr	r2, [r3, #20]
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f022 0201 	bic.w	r2, r2, #1
 800a8b2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2220      	movs	r2, #32
 800a8b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8c0:	2b01      	cmp	r3, #1
 800a8c2:	d136      	bne.n	800a932 <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	330c      	adds	r3, #12
 800a8d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8d2:	697b      	ldr	r3, [r7, #20]
 800a8d4:	e853 3f00 	ldrex	r3, [r3]
 800a8d8:	613b      	str	r3, [r7, #16]
   return(result);
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	f023 0310 	bic.w	r3, r3, #16
 800a8e0:	627b      	str	r3, [r7, #36]	; 0x24
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	330c      	adds	r3, #12
 800a8e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8ea:	623a      	str	r2, [r7, #32]
 800a8ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8ee:	69f9      	ldr	r1, [r7, #28]
 800a8f0:	6a3a      	ldr	r2, [r7, #32]
 800a8f2:	e841 2300 	strex	r3, r2, [r1]
 800a8f6:	61bb      	str	r3, [r7, #24]
   return(result);
 800a8f8:	69bb      	ldr	r3, [r7, #24]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d1e5      	bne.n	800a8ca <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f003 0310 	and.w	r3, r3, #16
 800a908:	2b10      	cmp	r3, #16
 800a90a:	d10a      	bne.n	800a922 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a90c:	2300      	movs	r3, #0
 800a90e:	60fb      	str	r3, [r7, #12]
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	60fb      	str	r3, [r7, #12]
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	685b      	ldr	r3, [r3, #4]
 800a91e:	60fb      	str	r3, [r7, #12]
 800a920:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a926:	687a      	ldr	r2, [r7, #4]
 800a928:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800a92a:	4611      	mov	r1, r2
 800a92c:	6878      	ldr	r0, [r7, #4]
 800a92e:	4798      	blx	r3
 800a930:	e003      	b.n	800a93a <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a936:	6878      	ldr	r0, [r7, #4]
 800a938:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a93a:	2300      	movs	r3, #0
 800a93c:	e002      	b.n	800a944 <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 800a93e:	2300      	movs	r3, #0
 800a940:	e000      	b.n	800a944 <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 800a942:	2302      	movs	r3, #2
  }
}
 800a944:	4618      	mov	r0, r3
 800a946:	3730      	adds	r7, #48	; 0x30
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}

0800a94c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a94c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a950:	b09f      	sub	sp, #124	; 0x7c
 800a952:	af00      	add	r7, sp, #0
 800a954:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a956:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	691b      	ldr	r3, [r3, #16]
 800a95c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a960:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a962:	68d9      	ldr	r1, [r3, #12]
 800a964:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a966:	681a      	ldr	r2, [r3, #0]
 800a968:	ea40 0301 	orr.w	r3, r0, r1
 800a96c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a96e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a970:	689a      	ldr	r2, [r3, #8]
 800a972:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a974:	691b      	ldr	r3, [r3, #16]
 800a976:	431a      	orrs	r2, r3
 800a978:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a97a:	695b      	ldr	r3, [r3, #20]
 800a97c:	431a      	orrs	r2, r3
 800a97e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a980:	69db      	ldr	r3, [r3, #28]
 800a982:	4313      	orrs	r3, r2
 800a984:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800a986:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	68db      	ldr	r3, [r3, #12]
 800a98c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a990:	f021 010c 	bic.w	r1, r1, #12
 800a994:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a996:	681a      	ldr	r2, [r3, #0]
 800a998:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a99a:	430b      	orrs	r3, r1
 800a99c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a99e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	695b      	ldr	r3, [r3, #20]
 800a9a4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a9a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9aa:	6999      	ldr	r1, [r3, #24]
 800a9ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9ae:	681a      	ldr	r2, [r3, #0]
 800a9b0:	ea40 0301 	orr.w	r3, r0, r1
 800a9b4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a9b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9b8:	681a      	ldr	r2, [r3, #0]
 800a9ba:	4bc5      	ldr	r3, [pc, #788]	; (800acd0 <UART_SetConfig+0x384>)
 800a9bc:	429a      	cmp	r2, r3
 800a9be:	d004      	beq.n	800a9ca <UART_SetConfig+0x7e>
 800a9c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9c2:	681a      	ldr	r2, [r3, #0]
 800a9c4:	4bc3      	ldr	r3, [pc, #780]	; (800acd4 <UART_SetConfig+0x388>)
 800a9c6:	429a      	cmp	r2, r3
 800a9c8:	d103      	bne.n	800a9d2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a9ca:	f7fc fbbd 	bl	8007148 <HAL_RCC_GetPCLK2Freq>
 800a9ce:	6778      	str	r0, [r7, #116]	; 0x74
 800a9d0:	e002      	b.n	800a9d8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a9d2:	f7fc fba5 	bl	8007120 <HAL_RCC_GetPCLK1Freq>
 800a9d6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a9d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9da:	69db      	ldr	r3, [r3, #28]
 800a9dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a9e0:	f040 80b6 	bne.w	800ab50 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a9e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a9e6:	461c      	mov	r4, r3
 800a9e8:	f04f 0500 	mov.w	r5, #0
 800a9ec:	4622      	mov	r2, r4
 800a9ee:	462b      	mov	r3, r5
 800a9f0:	1891      	adds	r1, r2, r2
 800a9f2:	6439      	str	r1, [r7, #64]	; 0x40
 800a9f4:	415b      	adcs	r3, r3
 800a9f6:	647b      	str	r3, [r7, #68]	; 0x44
 800a9f8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a9fc:	1912      	adds	r2, r2, r4
 800a9fe:	eb45 0303 	adc.w	r3, r5, r3
 800aa02:	f04f 0000 	mov.w	r0, #0
 800aa06:	f04f 0100 	mov.w	r1, #0
 800aa0a:	00d9      	lsls	r1, r3, #3
 800aa0c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800aa10:	00d0      	lsls	r0, r2, #3
 800aa12:	4602      	mov	r2, r0
 800aa14:	460b      	mov	r3, r1
 800aa16:	1911      	adds	r1, r2, r4
 800aa18:	6639      	str	r1, [r7, #96]	; 0x60
 800aa1a:	416b      	adcs	r3, r5
 800aa1c:	667b      	str	r3, [r7, #100]	; 0x64
 800aa1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa20:	685b      	ldr	r3, [r3, #4]
 800aa22:	461a      	mov	r2, r3
 800aa24:	f04f 0300 	mov.w	r3, #0
 800aa28:	1891      	adds	r1, r2, r2
 800aa2a:	63b9      	str	r1, [r7, #56]	; 0x38
 800aa2c:	415b      	adcs	r3, r3
 800aa2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800aa34:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800aa38:	f7f6 f946 	bl	8000cc8 <__aeabi_uldivmod>
 800aa3c:	4602      	mov	r2, r0
 800aa3e:	460b      	mov	r3, r1
 800aa40:	4ba5      	ldr	r3, [pc, #660]	; (800acd8 <UART_SetConfig+0x38c>)
 800aa42:	fba3 2302 	umull	r2, r3, r3, r2
 800aa46:	095b      	lsrs	r3, r3, #5
 800aa48:	011e      	lsls	r6, r3, #4
 800aa4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aa4c:	461c      	mov	r4, r3
 800aa4e:	f04f 0500 	mov.w	r5, #0
 800aa52:	4622      	mov	r2, r4
 800aa54:	462b      	mov	r3, r5
 800aa56:	1891      	adds	r1, r2, r2
 800aa58:	6339      	str	r1, [r7, #48]	; 0x30
 800aa5a:	415b      	adcs	r3, r3
 800aa5c:	637b      	str	r3, [r7, #52]	; 0x34
 800aa5e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800aa62:	1912      	adds	r2, r2, r4
 800aa64:	eb45 0303 	adc.w	r3, r5, r3
 800aa68:	f04f 0000 	mov.w	r0, #0
 800aa6c:	f04f 0100 	mov.w	r1, #0
 800aa70:	00d9      	lsls	r1, r3, #3
 800aa72:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800aa76:	00d0      	lsls	r0, r2, #3
 800aa78:	4602      	mov	r2, r0
 800aa7a:	460b      	mov	r3, r1
 800aa7c:	1911      	adds	r1, r2, r4
 800aa7e:	65b9      	str	r1, [r7, #88]	; 0x58
 800aa80:	416b      	adcs	r3, r5
 800aa82:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aa84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa86:	685b      	ldr	r3, [r3, #4]
 800aa88:	461a      	mov	r2, r3
 800aa8a:	f04f 0300 	mov.w	r3, #0
 800aa8e:	1891      	adds	r1, r2, r2
 800aa90:	62b9      	str	r1, [r7, #40]	; 0x28
 800aa92:	415b      	adcs	r3, r3
 800aa94:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aa96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800aa9a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800aa9e:	f7f6 f913 	bl	8000cc8 <__aeabi_uldivmod>
 800aaa2:	4602      	mov	r2, r0
 800aaa4:	460b      	mov	r3, r1
 800aaa6:	4b8c      	ldr	r3, [pc, #560]	; (800acd8 <UART_SetConfig+0x38c>)
 800aaa8:	fba3 1302 	umull	r1, r3, r3, r2
 800aaac:	095b      	lsrs	r3, r3, #5
 800aaae:	2164      	movs	r1, #100	; 0x64
 800aab0:	fb01 f303 	mul.w	r3, r1, r3
 800aab4:	1ad3      	subs	r3, r2, r3
 800aab6:	00db      	lsls	r3, r3, #3
 800aab8:	3332      	adds	r3, #50	; 0x32
 800aaba:	4a87      	ldr	r2, [pc, #540]	; (800acd8 <UART_SetConfig+0x38c>)
 800aabc:	fba2 2303 	umull	r2, r3, r2, r3
 800aac0:	095b      	lsrs	r3, r3, #5
 800aac2:	005b      	lsls	r3, r3, #1
 800aac4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800aac8:	441e      	add	r6, r3
 800aaca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aacc:	4618      	mov	r0, r3
 800aace:	f04f 0100 	mov.w	r1, #0
 800aad2:	4602      	mov	r2, r0
 800aad4:	460b      	mov	r3, r1
 800aad6:	1894      	adds	r4, r2, r2
 800aad8:	623c      	str	r4, [r7, #32]
 800aada:	415b      	adcs	r3, r3
 800aadc:	627b      	str	r3, [r7, #36]	; 0x24
 800aade:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aae2:	1812      	adds	r2, r2, r0
 800aae4:	eb41 0303 	adc.w	r3, r1, r3
 800aae8:	f04f 0400 	mov.w	r4, #0
 800aaec:	f04f 0500 	mov.w	r5, #0
 800aaf0:	00dd      	lsls	r5, r3, #3
 800aaf2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800aaf6:	00d4      	lsls	r4, r2, #3
 800aaf8:	4622      	mov	r2, r4
 800aafa:	462b      	mov	r3, r5
 800aafc:	1814      	adds	r4, r2, r0
 800aafe:	653c      	str	r4, [r7, #80]	; 0x50
 800ab00:	414b      	adcs	r3, r1
 800ab02:	657b      	str	r3, [r7, #84]	; 0x54
 800ab04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab06:	685b      	ldr	r3, [r3, #4]
 800ab08:	461a      	mov	r2, r3
 800ab0a:	f04f 0300 	mov.w	r3, #0
 800ab0e:	1891      	adds	r1, r2, r2
 800ab10:	61b9      	str	r1, [r7, #24]
 800ab12:	415b      	adcs	r3, r3
 800ab14:	61fb      	str	r3, [r7, #28]
 800ab16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ab1a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800ab1e:	f7f6 f8d3 	bl	8000cc8 <__aeabi_uldivmod>
 800ab22:	4602      	mov	r2, r0
 800ab24:	460b      	mov	r3, r1
 800ab26:	4b6c      	ldr	r3, [pc, #432]	; (800acd8 <UART_SetConfig+0x38c>)
 800ab28:	fba3 1302 	umull	r1, r3, r3, r2
 800ab2c:	095b      	lsrs	r3, r3, #5
 800ab2e:	2164      	movs	r1, #100	; 0x64
 800ab30:	fb01 f303 	mul.w	r3, r1, r3
 800ab34:	1ad3      	subs	r3, r2, r3
 800ab36:	00db      	lsls	r3, r3, #3
 800ab38:	3332      	adds	r3, #50	; 0x32
 800ab3a:	4a67      	ldr	r2, [pc, #412]	; (800acd8 <UART_SetConfig+0x38c>)
 800ab3c:	fba2 2303 	umull	r2, r3, r2, r3
 800ab40:	095b      	lsrs	r3, r3, #5
 800ab42:	f003 0207 	and.w	r2, r3, #7
 800ab46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	4432      	add	r2, r6
 800ab4c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ab4e:	e0b9      	b.n	800acc4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ab50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ab52:	461c      	mov	r4, r3
 800ab54:	f04f 0500 	mov.w	r5, #0
 800ab58:	4622      	mov	r2, r4
 800ab5a:	462b      	mov	r3, r5
 800ab5c:	1891      	adds	r1, r2, r2
 800ab5e:	6139      	str	r1, [r7, #16]
 800ab60:	415b      	adcs	r3, r3
 800ab62:	617b      	str	r3, [r7, #20]
 800ab64:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ab68:	1912      	adds	r2, r2, r4
 800ab6a:	eb45 0303 	adc.w	r3, r5, r3
 800ab6e:	f04f 0000 	mov.w	r0, #0
 800ab72:	f04f 0100 	mov.w	r1, #0
 800ab76:	00d9      	lsls	r1, r3, #3
 800ab78:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ab7c:	00d0      	lsls	r0, r2, #3
 800ab7e:	4602      	mov	r2, r0
 800ab80:	460b      	mov	r3, r1
 800ab82:	eb12 0804 	adds.w	r8, r2, r4
 800ab86:	eb43 0905 	adc.w	r9, r3, r5
 800ab8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab8c:	685b      	ldr	r3, [r3, #4]
 800ab8e:	4618      	mov	r0, r3
 800ab90:	f04f 0100 	mov.w	r1, #0
 800ab94:	f04f 0200 	mov.w	r2, #0
 800ab98:	f04f 0300 	mov.w	r3, #0
 800ab9c:	008b      	lsls	r3, r1, #2
 800ab9e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800aba2:	0082      	lsls	r2, r0, #2
 800aba4:	4640      	mov	r0, r8
 800aba6:	4649      	mov	r1, r9
 800aba8:	f7f6 f88e 	bl	8000cc8 <__aeabi_uldivmod>
 800abac:	4602      	mov	r2, r0
 800abae:	460b      	mov	r3, r1
 800abb0:	4b49      	ldr	r3, [pc, #292]	; (800acd8 <UART_SetConfig+0x38c>)
 800abb2:	fba3 2302 	umull	r2, r3, r3, r2
 800abb6:	095b      	lsrs	r3, r3, #5
 800abb8:	011e      	lsls	r6, r3, #4
 800abba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800abbc:	4618      	mov	r0, r3
 800abbe:	f04f 0100 	mov.w	r1, #0
 800abc2:	4602      	mov	r2, r0
 800abc4:	460b      	mov	r3, r1
 800abc6:	1894      	adds	r4, r2, r2
 800abc8:	60bc      	str	r4, [r7, #8]
 800abca:	415b      	adcs	r3, r3
 800abcc:	60fb      	str	r3, [r7, #12]
 800abce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800abd2:	1812      	adds	r2, r2, r0
 800abd4:	eb41 0303 	adc.w	r3, r1, r3
 800abd8:	f04f 0400 	mov.w	r4, #0
 800abdc:	f04f 0500 	mov.w	r5, #0
 800abe0:	00dd      	lsls	r5, r3, #3
 800abe2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800abe6:	00d4      	lsls	r4, r2, #3
 800abe8:	4622      	mov	r2, r4
 800abea:	462b      	mov	r3, r5
 800abec:	1814      	adds	r4, r2, r0
 800abee:	64bc      	str	r4, [r7, #72]	; 0x48
 800abf0:	414b      	adcs	r3, r1
 800abf2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800abf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abf6:	685b      	ldr	r3, [r3, #4]
 800abf8:	4618      	mov	r0, r3
 800abfa:	f04f 0100 	mov.w	r1, #0
 800abfe:	f04f 0200 	mov.w	r2, #0
 800ac02:	f04f 0300 	mov.w	r3, #0
 800ac06:	008b      	lsls	r3, r1, #2
 800ac08:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ac0c:	0082      	lsls	r2, r0, #2
 800ac0e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800ac12:	f7f6 f859 	bl	8000cc8 <__aeabi_uldivmod>
 800ac16:	4602      	mov	r2, r0
 800ac18:	460b      	mov	r3, r1
 800ac1a:	4b2f      	ldr	r3, [pc, #188]	; (800acd8 <UART_SetConfig+0x38c>)
 800ac1c:	fba3 1302 	umull	r1, r3, r3, r2
 800ac20:	095b      	lsrs	r3, r3, #5
 800ac22:	2164      	movs	r1, #100	; 0x64
 800ac24:	fb01 f303 	mul.w	r3, r1, r3
 800ac28:	1ad3      	subs	r3, r2, r3
 800ac2a:	011b      	lsls	r3, r3, #4
 800ac2c:	3332      	adds	r3, #50	; 0x32
 800ac2e:	4a2a      	ldr	r2, [pc, #168]	; (800acd8 <UART_SetConfig+0x38c>)
 800ac30:	fba2 2303 	umull	r2, r3, r2, r3
 800ac34:	095b      	lsrs	r3, r3, #5
 800ac36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ac3a:	441e      	add	r6, r3
 800ac3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ac3e:	4618      	mov	r0, r3
 800ac40:	f04f 0100 	mov.w	r1, #0
 800ac44:	4602      	mov	r2, r0
 800ac46:	460b      	mov	r3, r1
 800ac48:	1894      	adds	r4, r2, r2
 800ac4a:	603c      	str	r4, [r7, #0]
 800ac4c:	415b      	adcs	r3, r3
 800ac4e:	607b      	str	r3, [r7, #4]
 800ac50:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac54:	1812      	adds	r2, r2, r0
 800ac56:	eb41 0303 	adc.w	r3, r1, r3
 800ac5a:	f04f 0400 	mov.w	r4, #0
 800ac5e:	f04f 0500 	mov.w	r5, #0
 800ac62:	00dd      	lsls	r5, r3, #3
 800ac64:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ac68:	00d4      	lsls	r4, r2, #3
 800ac6a:	4622      	mov	r2, r4
 800ac6c:	462b      	mov	r3, r5
 800ac6e:	eb12 0a00 	adds.w	sl, r2, r0
 800ac72:	eb43 0b01 	adc.w	fp, r3, r1
 800ac76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac78:	685b      	ldr	r3, [r3, #4]
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	f04f 0100 	mov.w	r1, #0
 800ac80:	f04f 0200 	mov.w	r2, #0
 800ac84:	f04f 0300 	mov.w	r3, #0
 800ac88:	008b      	lsls	r3, r1, #2
 800ac8a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ac8e:	0082      	lsls	r2, r0, #2
 800ac90:	4650      	mov	r0, sl
 800ac92:	4659      	mov	r1, fp
 800ac94:	f7f6 f818 	bl	8000cc8 <__aeabi_uldivmod>
 800ac98:	4602      	mov	r2, r0
 800ac9a:	460b      	mov	r3, r1
 800ac9c:	4b0e      	ldr	r3, [pc, #56]	; (800acd8 <UART_SetConfig+0x38c>)
 800ac9e:	fba3 1302 	umull	r1, r3, r3, r2
 800aca2:	095b      	lsrs	r3, r3, #5
 800aca4:	2164      	movs	r1, #100	; 0x64
 800aca6:	fb01 f303 	mul.w	r3, r1, r3
 800acaa:	1ad3      	subs	r3, r2, r3
 800acac:	011b      	lsls	r3, r3, #4
 800acae:	3332      	adds	r3, #50	; 0x32
 800acb0:	4a09      	ldr	r2, [pc, #36]	; (800acd8 <UART_SetConfig+0x38c>)
 800acb2:	fba2 2303 	umull	r2, r3, r2, r3
 800acb6:	095b      	lsrs	r3, r3, #5
 800acb8:	f003 020f 	and.w	r2, r3, #15
 800acbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	4432      	add	r2, r6
 800acc2:	609a      	str	r2, [r3, #8]
}
 800acc4:	bf00      	nop
 800acc6:	377c      	adds	r7, #124	; 0x7c
 800acc8:	46bd      	mov	sp, r7
 800acca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acce:	bf00      	nop
 800acd0:	40011000 	.word	0x40011000
 800acd4:	40011400 	.word	0x40011400
 800acd8:	51eb851f 	.word	0x51eb851f

0800acdc <__NVIC_SetPriority>:
{
 800acdc:	b480      	push	{r7}
 800acde:	b083      	sub	sp, #12
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	4603      	mov	r3, r0
 800ace4:	6039      	str	r1, [r7, #0]
 800ace6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ace8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800acec:	2b00      	cmp	r3, #0
 800acee:	db0a      	blt.n	800ad06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800acf0:	683b      	ldr	r3, [r7, #0]
 800acf2:	b2da      	uxtb	r2, r3
 800acf4:	490c      	ldr	r1, [pc, #48]	; (800ad28 <__NVIC_SetPriority+0x4c>)
 800acf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800acfa:	0112      	lsls	r2, r2, #4
 800acfc:	b2d2      	uxtb	r2, r2
 800acfe:	440b      	add	r3, r1
 800ad00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ad04:	e00a      	b.n	800ad1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	b2da      	uxtb	r2, r3
 800ad0a:	4908      	ldr	r1, [pc, #32]	; (800ad2c <__NVIC_SetPriority+0x50>)
 800ad0c:	79fb      	ldrb	r3, [r7, #7]
 800ad0e:	f003 030f 	and.w	r3, r3, #15
 800ad12:	3b04      	subs	r3, #4
 800ad14:	0112      	lsls	r2, r2, #4
 800ad16:	b2d2      	uxtb	r2, r2
 800ad18:	440b      	add	r3, r1
 800ad1a:	761a      	strb	r2, [r3, #24]
}
 800ad1c:	bf00      	nop
 800ad1e:	370c      	adds	r7, #12
 800ad20:	46bd      	mov	sp, r7
 800ad22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad26:	4770      	bx	lr
 800ad28:	e000e100 	.word	0xe000e100
 800ad2c:	e000ed00 	.word	0xe000ed00

0800ad30 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ad30:	b580      	push	{r7, lr}
 800ad32:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ad34:	4b05      	ldr	r3, [pc, #20]	; (800ad4c <SysTick_Handler+0x1c>)
 800ad36:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ad38:	f001 fe46 	bl	800c9c8 <xTaskGetSchedulerState>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	2b01      	cmp	r3, #1
 800ad40:	d001      	beq.n	800ad46 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ad42:	f002 fc31 	bl	800d5a8 <xPortSysTickHandler>
  }
}
 800ad46:	bf00      	nop
 800ad48:	bd80      	pop	{r7, pc}
 800ad4a:	bf00      	nop
 800ad4c:	e000e010 	.word	0xe000e010

0800ad50 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ad50:	b580      	push	{r7, lr}
 800ad52:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ad54:	2100      	movs	r1, #0
 800ad56:	f06f 0004 	mvn.w	r0, #4
 800ad5a:	f7ff ffbf 	bl	800acdc <__NVIC_SetPriority>
#endif
}
 800ad5e:	bf00      	nop
 800ad60:	bd80      	pop	{r7, pc}
	...

0800ad64 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ad64:	b480      	push	{r7}
 800ad66:	b083      	sub	sp, #12
 800ad68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ad6a:	f3ef 8305 	mrs	r3, IPSR
 800ad6e:	603b      	str	r3, [r7, #0]
  return(result);
 800ad70:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d003      	beq.n	800ad7e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ad76:	f06f 0305 	mvn.w	r3, #5
 800ad7a:	607b      	str	r3, [r7, #4]
 800ad7c:	e00c      	b.n	800ad98 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ad7e:	4b0a      	ldr	r3, [pc, #40]	; (800ada8 <osKernelInitialize+0x44>)
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d105      	bne.n	800ad92 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ad86:	4b08      	ldr	r3, [pc, #32]	; (800ada8 <osKernelInitialize+0x44>)
 800ad88:	2201      	movs	r2, #1
 800ad8a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	607b      	str	r3, [r7, #4]
 800ad90:	e002      	b.n	800ad98 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ad92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ad96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ad98:	687b      	ldr	r3, [r7, #4]
}
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	370c      	adds	r7, #12
 800ad9e:	46bd      	mov	sp, r7
 800ada0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada4:	4770      	bx	lr
 800ada6:	bf00      	nop
 800ada8:	2000021c 	.word	0x2000021c

0800adac <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800adac:	b580      	push	{r7, lr}
 800adae:	b082      	sub	sp, #8
 800adb0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800adb2:	f3ef 8305 	mrs	r3, IPSR
 800adb6:	603b      	str	r3, [r7, #0]
  return(result);
 800adb8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d003      	beq.n	800adc6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800adbe:	f06f 0305 	mvn.w	r3, #5
 800adc2:	607b      	str	r3, [r7, #4]
 800adc4:	e010      	b.n	800ade8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800adc6:	4b0b      	ldr	r3, [pc, #44]	; (800adf4 <osKernelStart+0x48>)
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	2b01      	cmp	r3, #1
 800adcc:	d109      	bne.n	800ade2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800adce:	f7ff ffbf 	bl	800ad50 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800add2:	4b08      	ldr	r3, [pc, #32]	; (800adf4 <osKernelStart+0x48>)
 800add4:	2202      	movs	r2, #2
 800add6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800add8:	f001 f9ae 	bl	800c138 <vTaskStartScheduler>
      stat = osOK;
 800addc:	2300      	movs	r3, #0
 800adde:	607b      	str	r3, [r7, #4]
 800ade0:	e002      	b.n	800ade8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ade2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ade6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ade8:	687b      	ldr	r3, [r7, #4]
}
 800adea:	4618      	mov	r0, r3
 800adec:	3708      	adds	r7, #8
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}
 800adf2:	bf00      	nop
 800adf4:	2000021c 	.word	0x2000021c

0800adf8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b08e      	sub	sp, #56	; 0x38
 800adfc:	af04      	add	r7, sp, #16
 800adfe:	60f8      	str	r0, [r7, #12]
 800ae00:	60b9      	str	r1, [r7, #8]
 800ae02:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ae04:	2300      	movs	r3, #0
 800ae06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae08:	f3ef 8305 	mrs	r3, IPSR
 800ae0c:	617b      	str	r3, [r7, #20]
  return(result);
 800ae0e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d17e      	bne.n	800af12 <osThreadNew+0x11a>
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d07b      	beq.n	800af12 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ae1a:	2380      	movs	r3, #128	; 0x80
 800ae1c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ae1e:	2318      	movs	r3, #24
 800ae20:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ae22:	2300      	movs	r3, #0
 800ae24:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800ae26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ae2a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d045      	beq.n	800aebe <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d002      	beq.n	800ae40 <osThreadNew+0x48>
        name = attr->name;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	699b      	ldr	r3, [r3, #24]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d002      	beq.n	800ae4e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	699b      	ldr	r3, [r3, #24]
 800ae4c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ae4e:	69fb      	ldr	r3, [r7, #28]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d008      	beq.n	800ae66 <osThreadNew+0x6e>
 800ae54:	69fb      	ldr	r3, [r7, #28]
 800ae56:	2b38      	cmp	r3, #56	; 0x38
 800ae58:	d805      	bhi.n	800ae66 <osThreadNew+0x6e>
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	685b      	ldr	r3, [r3, #4]
 800ae5e:	f003 0301 	and.w	r3, r3, #1
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d001      	beq.n	800ae6a <osThreadNew+0x72>
        return (NULL);
 800ae66:	2300      	movs	r3, #0
 800ae68:	e054      	b.n	800af14 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	695b      	ldr	r3, [r3, #20]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d003      	beq.n	800ae7a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	695b      	ldr	r3, [r3, #20]
 800ae76:	089b      	lsrs	r3, r3, #2
 800ae78:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	689b      	ldr	r3, [r3, #8]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d00e      	beq.n	800aea0 <osThreadNew+0xa8>
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	68db      	ldr	r3, [r3, #12]
 800ae86:	2b5b      	cmp	r3, #91	; 0x5b
 800ae88:	d90a      	bls.n	800aea0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d006      	beq.n	800aea0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	695b      	ldr	r3, [r3, #20]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d002      	beq.n	800aea0 <osThreadNew+0xa8>
        mem = 1;
 800ae9a:	2301      	movs	r3, #1
 800ae9c:	61bb      	str	r3, [r7, #24]
 800ae9e:	e010      	b.n	800aec2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	689b      	ldr	r3, [r3, #8]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d10c      	bne.n	800aec2 <osThreadNew+0xca>
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	68db      	ldr	r3, [r3, #12]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d108      	bne.n	800aec2 <osThreadNew+0xca>
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	691b      	ldr	r3, [r3, #16]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d104      	bne.n	800aec2 <osThreadNew+0xca>
          mem = 0;
 800aeb8:	2300      	movs	r3, #0
 800aeba:	61bb      	str	r3, [r7, #24]
 800aebc:	e001      	b.n	800aec2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800aebe:	2300      	movs	r3, #0
 800aec0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800aec2:	69bb      	ldr	r3, [r7, #24]
 800aec4:	2b01      	cmp	r3, #1
 800aec6:	d110      	bne.n	800aeea <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800aecc:	687a      	ldr	r2, [r7, #4]
 800aece:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800aed0:	9202      	str	r2, [sp, #8]
 800aed2:	9301      	str	r3, [sp, #4]
 800aed4:	69fb      	ldr	r3, [r7, #28]
 800aed6:	9300      	str	r3, [sp, #0]
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	6a3a      	ldr	r2, [r7, #32]
 800aedc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800aede:	68f8      	ldr	r0, [r7, #12]
 800aee0:	f000 fe4e 	bl	800bb80 <xTaskCreateStatic>
 800aee4:	4603      	mov	r3, r0
 800aee6:	613b      	str	r3, [r7, #16]
 800aee8:	e013      	b.n	800af12 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800aeea:	69bb      	ldr	r3, [r7, #24]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d110      	bne.n	800af12 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800aef0:	6a3b      	ldr	r3, [r7, #32]
 800aef2:	b29a      	uxth	r2, r3
 800aef4:	f107 0310 	add.w	r3, r7, #16
 800aef8:	9301      	str	r3, [sp, #4]
 800aefa:	69fb      	ldr	r3, [r7, #28]
 800aefc:	9300      	str	r3, [sp, #0]
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800af02:	68f8      	ldr	r0, [r7, #12]
 800af04:	f000 fe99 	bl	800bc3a <xTaskCreate>
 800af08:	4603      	mov	r3, r0
 800af0a:	2b01      	cmp	r3, #1
 800af0c:	d001      	beq.n	800af12 <osThreadNew+0x11a>
            hTask = NULL;
 800af0e:	2300      	movs	r3, #0
 800af10:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800af12:	693b      	ldr	r3, [r7, #16]
}
 800af14:	4618      	mov	r0, r3
 800af16:	3728      	adds	r7, #40	; 0x28
 800af18:	46bd      	mov	sp, r7
 800af1a:	bd80      	pop	{r7, pc}

0800af1c <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b086      	sub	sp, #24
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af28:	f3ef 8305 	mrs	r3, IPSR
 800af2c:	60fb      	str	r3, [r7, #12]
  return(result);
 800af2e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800af30:	2b00      	cmp	r3, #0
 800af32:	d003      	beq.n	800af3c <osThreadSuspend+0x20>
    stat = osErrorISR;
 800af34:	f06f 0305 	mvn.w	r3, #5
 800af38:	617b      	str	r3, [r7, #20]
 800af3a:	e00b      	b.n	800af54 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 800af3c:	693b      	ldr	r3, [r7, #16]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d103      	bne.n	800af4a <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 800af42:	f06f 0303 	mvn.w	r3, #3
 800af46:	617b      	str	r3, [r7, #20]
 800af48:	e004      	b.n	800af54 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 800af4a:	2300      	movs	r3, #0
 800af4c:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 800af4e:	6938      	ldr	r0, [r7, #16]
 800af50:	f000 ffec 	bl	800bf2c <vTaskSuspend>
  }

  return (stat);
 800af54:	697b      	ldr	r3, [r7, #20]
}
 800af56:	4618      	mov	r0, r3
 800af58:	3718      	adds	r7, #24
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}

0800af5e <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 800af5e:	b580      	push	{r7, lr}
 800af60:	b086      	sub	sp, #24
 800af62:	af00      	add	r7, sp, #0
 800af64:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af6a:	f3ef 8305 	mrs	r3, IPSR
 800af6e:	60fb      	str	r3, [r7, #12]
  return(result);
 800af70:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800af72:	2b00      	cmp	r3, #0
 800af74:	d003      	beq.n	800af7e <osThreadResume+0x20>
    stat = osErrorISR;
 800af76:	f06f 0305 	mvn.w	r3, #5
 800af7a:	617b      	str	r3, [r7, #20]
 800af7c:	e00b      	b.n	800af96 <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 800af7e:	693b      	ldr	r3, [r7, #16]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d103      	bne.n	800af8c <osThreadResume+0x2e>
    stat = osErrorParameter;
 800af84:	f06f 0303 	mvn.w	r3, #3
 800af88:	617b      	str	r3, [r7, #20]
 800af8a:	e004      	b.n	800af96 <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 800af8c:	2300      	movs	r3, #0
 800af8e:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 800af90:	6938      	ldr	r0, [r7, #16]
 800af92:	f001 f873 	bl	800c07c <vTaskResume>
  }

  return (stat);
 800af96:	697b      	ldr	r3, [r7, #20]
}
 800af98:	4618      	mov	r0, r3
 800af9a:	3718      	adds	r7, #24
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}

0800afa0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800afa8:	f3ef 8305 	mrs	r3, IPSR
 800afac:	60bb      	str	r3, [r7, #8]
  return(result);
 800afae:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d003      	beq.n	800afbc <osDelay+0x1c>
    stat = osErrorISR;
 800afb4:	f06f 0305 	mvn.w	r3, #5
 800afb8:	60fb      	str	r3, [r7, #12]
 800afba:	e007      	b.n	800afcc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800afbc:	2300      	movs	r3, #0
 800afbe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d002      	beq.n	800afcc <osDelay+0x2c>
      vTaskDelay(ticks);
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	f000 ff7c 	bl	800bec4 <vTaskDelay>
    }
  }

  return (stat);
 800afcc:	68fb      	ldr	r3, [r7, #12]
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3710      	adds	r7, #16
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}
	...

0800afd8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800afd8:	b480      	push	{r7}
 800afda:	b085      	sub	sp, #20
 800afdc:	af00      	add	r7, sp, #0
 800afde:	60f8      	str	r0, [r7, #12]
 800afe0:	60b9      	str	r1, [r7, #8]
 800afe2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	4a07      	ldr	r2, [pc, #28]	; (800b004 <vApplicationGetIdleTaskMemory+0x2c>)
 800afe8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800afea:	68bb      	ldr	r3, [r7, #8]
 800afec:	4a06      	ldr	r2, [pc, #24]	; (800b008 <vApplicationGetIdleTaskMemory+0x30>)
 800afee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2280      	movs	r2, #128	; 0x80
 800aff4:	601a      	str	r2, [r3, #0]
}
 800aff6:	bf00      	nop
 800aff8:	3714      	adds	r7, #20
 800affa:	46bd      	mov	sp, r7
 800affc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b000:	4770      	bx	lr
 800b002:	bf00      	nop
 800b004:	20000220 	.word	0x20000220
 800b008:	2000027c 	.word	0x2000027c

0800b00c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b00c:	b480      	push	{r7}
 800b00e:	b085      	sub	sp, #20
 800b010:	af00      	add	r7, sp, #0
 800b012:	60f8      	str	r0, [r7, #12]
 800b014:	60b9      	str	r1, [r7, #8]
 800b016:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	4a07      	ldr	r2, [pc, #28]	; (800b038 <vApplicationGetTimerTaskMemory+0x2c>)
 800b01c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	4a06      	ldr	r2, [pc, #24]	; (800b03c <vApplicationGetTimerTaskMemory+0x30>)
 800b022:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b02a:	601a      	str	r2, [r3, #0]
}
 800b02c:	bf00      	nop
 800b02e:	3714      	adds	r7, #20
 800b030:	46bd      	mov	sp, r7
 800b032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b036:	4770      	bx	lr
 800b038:	2000047c 	.word	0x2000047c
 800b03c:	200004d8 	.word	0x200004d8

0800b040 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b040:	b480      	push	{r7}
 800b042:	b083      	sub	sp, #12
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	f103 0208 	add.w	r2, r3, #8
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b058:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f103 0208 	add.w	r2, r3, #8
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f103 0208 	add.w	r2, r3, #8
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	2200      	movs	r2, #0
 800b072:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b074:	bf00      	nop
 800b076:	370c      	adds	r7, #12
 800b078:	46bd      	mov	sp, r7
 800b07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07e:	4770      	bx	lr

0800b080 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b080:	b480      	push	{r7}
 800b082:	b083      	sub	sp, #12
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2200      	movs	r2, #0
 800b08c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b08e:	bf00      	nop
 800b090:	370c      	adds	r7, #12
 800b092:	46bd      	mov	sp, r7
 800b094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b098:	4770      	bx	lr

0800b09a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b09a:	b480      	push	{r7}
 800b09c:	b085      	sub	sp, #20
 800b09e:	af00      	add	r7, sp, #0
 800b0a0:	6078      	str	r0, [r7, #4]
 800b0a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	68fa      	ldr	r2, [r7, #12]
 800b0ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	689a      	ldr	r2, [r3, #8]
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	689b      	ldr	r3, [r3, #8]
 800b0bc:	683a      	ldr	r2, [r7, #0]
 800b0be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	683a      	ldr	r2, [r7, #0]
 800b0c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	687a      	ldr	r2, [r7, #4]
 800b0ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	1c5a      	adds	r2, r3, #1
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	601a      	str	r2, [r3, #0]
}
 800b0d6:	bf00      	nop
 800b0d8:	3714      	adds	r7, #20
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e0:	4770      	bx	lr

0800b0e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b0e2:	b480      	push	{r7}
 800b0e4:	b085      	sub	sp, #20
 800b0e6:	af00      	add	r7, sp, #0
 800b0e8:	6078      	str	r0, [r7, #4]
 800b0ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b0f2:	68bb      	ldr	r3, [r7, #8]
 800b0f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b0f8:	d103      	bne.n	800b102 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	691b      	ldr	r3, [r3, #16]
 800b0fe:	60fb      	str	r3, [r7, #12]
 800b100:	e00c      	b.n	800b11c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	3308      	adds	r3, #8
 800b106:	60fb      	str	r3, [r7, #12]
 800b108:	e002      	b.n	800b110 <vListInsert+0x2e>
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	685b      	ldr	r3, [r3, #4]
 800b10e:	60fb      	str	r3, [r7, #12]
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	685b      	ldr	r3, [r3, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	68ba      	ldr	r2, [r7, #8]
 800b118:	429a      	cmp	r2, r3
 800b11a:	d2f6      	bcs.n	800b10a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	685a      	ldr	r2, [r3, #4]
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	685b      	ldr	r3, [r3, #4]
 800b128:	683a      	ldr	r2, [r7, #0]
 800b12a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	68fa      	ldr	r2, [r7, #12]
 800b130:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	683a      	ldr	r2, [r7, #0]
 800b136:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	687a      	ldr	r2, [r7, #4]
 800b13c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	1c5a      	adds	r2, r3, #1
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	601a      	str	r2, [r3, #0]
}
 800b148:	bf00      	nop
 800b14a:	3714      	adds	r7, #20
 800b14c:	46bd      	mov	sp, r7
 800b14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b152:	4770      	bx	lr

0800b154 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b154:	b480      	push	{r7}
 800b156:	b085      	sub	sp, #20
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	691b      	ldr	r3, [r3, #16]
 800b160:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	685b      	ldr	r3, [r3, #4]
 800b166:	687a      	ldr	r2, [r7, #4]
 800b168:	6892      	ldr	r2, [r2, #8]
 800b16a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	689b      	ldr	r3, [r3, #8]
 800b170:	687a      	ldr	r2, [r7, #4]
 800b172:	6852      	ldr	r2, [r2, #4]
 800b174:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	685b      	ldr	r3, [r3, #4]
 800b17a:	687a      	ldr	r2, [r7, #4]
 800b17c:	429a      	cmp	r2, r3
 800b17e:	d103      	bne.n	800b188 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	689a      	ldr	r2, [r3, #8]
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2200      	movs	r2, #0
 800b18c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	1e5a      	subs	r2, r3, #1
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	681b      	ldr	r3, [r3, #0]
}
 800b19c:	4618      	mov	r0, r3
 800b19e:	3714      	adds	r7, #20
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr

0800b1a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b084      	sub	sp, #16
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
 800b1b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d10a      	bne.n	800b1d2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b1bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1c0:	f383 8811 	msr	BASEPRI, r3
 800b1c4:	f3bf 8f6f 	isb	sy
 800b1c8:	f3bf 8f4f 	dsb	sy
 800b1cc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b1ce:	bf00      	nop
 800b1d0:	e7fe      	b.n	800b1d0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b1d2:	f002 f957 	bl	800d484 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	681a      	ldr	r2, [r3, #0]
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1de:	68f9      	ldr	r1, [r7, #12]
 800b1e0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b1e2:	fb01 f303 	mul.w	r3, r1, r3
 800b1e6:	441a      	add	r2, r3
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	681a      	ldr	r2, [r3, #0]
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	681a      	ldr	r2, [r3, #0]
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b202:	3b01      	subs	r3, #1
 800b204:	68f9      	ldr	r1, [r7, #12]
 800b206:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b208:	fb01 f303 	mul.w	r3, r1, r3
 800b20c:	441a      	add	r2, r3
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	22ff      	movs	r2, #255	; 0xff
 800b216:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	22ff      	movs	r2, #255	; 0xff
 800b21e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d114      	bne.n	800b252 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	691b      	ldr	r3, [r3, #16]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d01a      	beq.n	800b266 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	3310      	adds	r3, #16
 800b234:	4618      	mov	r0, r3
 800b236:	f001 fa09 	bl	800c64c <xTaskRemoveFromEventList>
 800b23a:	4603      	mov	r3, r0
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d012      	beq.n	800b266 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b240:	4b0c      	ldr	r3, [pc, #48]	; (800b274 <xQueueGenericReset+0xcc>)
 800b242:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b246:	601a      	str	r2, [r3, #0]
 800b248:	f3bf 8f4f 	dsb	sy
 800b24c:	f3bf 8f6f 	isb	sy
 800b250:	e009      	b.n	800b266 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	3310      	adds	r3, #16
 800b256:	4618      	mov	r0, r3
 800b258:	f7ff fef2 	bl	800b040 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	3324      	adds	r3, #36	; 0x24
 800b260:	4618      	mov	r0, r3
 800b262:	f7ff feed 	bl	800b040 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b266:	f002 f93d 	bl	800d4e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b26a:	2301      	movs	r3, #1
}
 800b26c:	4618      	mov	r0, r3
 800b26e:	3710      	adds	r7, #16
 800b270:	46bd      	mov	sp, r7
 800b272:	bd80      	pop	{r7, pc}
 800b274:	e000ed04 	.word	0xe000ed04

0800b278 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b278:	b580      	push	{r7, lr}
 800b27a:	b08e      	sub	sp, #56	; 0x38
 800b27c:	af02      	add	r7, sp, #8
 800b27e:	60f8      	str	r0, [r7, #12]
 800b280:	60b9      	str	r1, [r7, #8]
 800b282:	607a      	str	r2, [r7, #4]
 800b284:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d10a      	bne.n	800b2a2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b28c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b290:	f383 8811 	msr	BASEPRI, r3
 800b294:	f3bf 8f6f 	isb	sy
 800b298:	f3bf 8f4f 	dsb	sy
 800b29c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b29e:	bf00      	nop
 800b2a0:	e7fe      	b.n	800b2a0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b2a2:	683b      	ldr	r3, [r7, #0]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d10a      	bne.n	800b2be <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b2a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2ac:	f383 8811 	msr	BASEPRI, r3
 800b2b0:	f3bf 8f6f 	isb	sy
 800b2b4:	f3bf 8f4f 	dsb	sy
 800b2b8:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b2ba:	bf00      	nop
 800b2bc:	e7fe      	b.n	800b2bc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d002      	beq.n	800b2ca <xQueueGenericCreateStatic+0x52>
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d001      	beq.n	800b2ce <xQueueGenericCreateStatic+0x56>
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	e000      	b.n	800b2d0 <xQueueGenericCreateStatic+0x58>
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d10a      	bne.n	800b2ea <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b2d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2d8:	f383 8811 	msr	BASEPRI, r3
 800b2dc:	f3bf 8f6f 	isb	sy
 800b2e0:	f3bf 8f4f 	dsb	sy
 800b2e4:	623b      	str	r3, [r7, #32]
}
 800b2e6:	bf00      	nop
 800b2e8:	e7fe      	b.n	800b2e8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d102      	bne.n	800b2f6 <xQueueGenericCreateStatic+0x7e>
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d101      	bne.n	800b2fa <xQueueGenericCreateStatic+0x82>
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	e000      	b.n	800b2fc <xQueueGenericCreateStatic+0x84>
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d10a      	bne.n	800b316 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b300:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b304:	f383 8811 	msr	BASEPRI, r3
 800b308:	f3bf 8f6f 	isb	sy
 800b30c:	f3bf 8f4f 	dsb	sy
 800b310:	61fb      	str	r3, [r7, #28]
}
 800b312:	bf00      	nop
 800b314:	e7fe      	b.n	800b314 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b316:	2350      	movs	r3, #80	; 0x50
 800b318:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	2b50      	cmp	r3, #80	; 0x50
 800b31e:	d00a      	beq.n	800b336 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b320:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b324:	f383 8811 	msr	BASEPRI, r3
 800b328:	f3bf 8f6f 	isb	sy
 800b32c:	f3bf 8f4f 	dsb	sy
 800b330:	61bb      	str	r3, [r7, #24]
}
 800b332:	bf00      	nop
 800b334:	e7fe      	b.n	800b334 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b336:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b33c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d00d      	beq.n	800b35e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b344:	2201      	movs	r2, #1
 800b346:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b34a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b34e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b350:	9300      	str	r3, [sp, #0]
 800b352:	4613      	mov	r3, r2
 800b354:	687a      	ldr	r2, [r7, #4]
 800b356:	68b9      	ldr	r1, [r7, #8]
 800b358:	68f8      	ldr	r0, [r7, #12]
 800b35a:	f000 f805 	bl	800b368 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b35e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b360:	4618      	mov	r0, r3
 800b362:	3730      	adds	r7, #48	; 0x30
 800b364:	46bd      	mov	sp, r7
 800b366:	bd80      	pop	{r7, pc}

0800b368 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b084      	sub	sp, #16
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	60f8      	str	r0, [r7, #12]
 800b370:	60b9      	str	r1, [r7, #8]
 800b372:	607a      	str	r2, [r7, #4]
 800b374:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d103      	bne.n	800b384 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b37c:	69bb      	ldr	r3, [r7, #24]
 800b37e:	69ba      	ldr	r2, [r7, #24]
 800b380:	601a      	str	r2, [r3, #0]
 800b382:	e002      	b.n	800b38a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b384:	69bb      	ldr	r3, [r7, #24]
 800b386:	687a      	ldr	r2, [r7, #4]
 800b388:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b38a:	69bb      	ldr	r3, [r7, #24]
 800b38c:	68fa      	ldr	r2, [r7, #12]
 800b38e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b390:	69bb      	ldr	r3, [r7, #24]
 800b392:	68ba      	ldr	r2, [r7, #8]
 800b394:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b396:	2101      	movs	r1, #1
 800b398:	69b8      	ldr	r0, [r7, #24]
 800b39a:	f7ff ff05 	bl	800b1a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b39e:	69bb      	ldr	r3, [r7, #24]
 800b3a0:	78fa      	ldrb	r2, [r7, #3]
 800b3a2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b3a6:	bf00      	nop
 800b3a8:	3710      	adds	r7, #16
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd80      	pop	{r7, pc}
	...

0800b3b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b08e      	sub	sp, #56	; 0x38
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	60f8      	str	r0, [r7, #12]
 800b3b8:	60b9      	str	r1, [r7, #8]
 800b3ba:	607a      	str	r2, [r7, #4]
 800b3bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b3be:	2300      	movs	r3, #0
 800b3c0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b3c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d10a      	bne.n	800b3e2 <xQueueGenericSend+0x32>
	__asm volatile
 800b3cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d0:	f383 8811 	msr	BASEPRI, r3
 800b3d4:	f3bf 8f6f 	isb	sy
 800b3d8:	f3bf 8f4f 	dsb	sy
 800b3dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b3de:	bf00      	nop
 800b3e0:	e7fe      	b.n	800b3e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d103      	bne.n	800b3f0 <xQueueGenericSend+0x40>
 800b3e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d101      	bne.n	800b3f4 <xQueueGenericSend+0x44>
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	e000      	b.n	800b3f6 <xQueueGenericSend+0x46>
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d10a      	bne.n	800b410 <xQueueGenericSend+0x60>
	__asm volatile
 800b3fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3fe:	f383 8811 	msr	BASEPRI, r3
 800b402:	f3bf 8f6f 	isb	sy
 800b406:	f3bf 8f4f 	dsb	sy
 800b40a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b40c:	bf00      	nop
 800b40e:	e7fe      	b.n	800b40e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b410:	683b      	ldr	r3, [r7, #0]
 800b412:	2b02      	cmp	r3, #2
 800b414:	d103      	bne.n	800b41e <xQueueGenericSend+0x6e>
 800b416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b41a:	2b01      	cmp	r3, #1
 800b41c:	d101      	bne.n	800b422 <xQueueGenericSend+0x72>
 800b41e:	2301      	movs	r3, #1
 800b420:	e000      	b.n	800b424 <xQueueGenericSend+0x74>
 800b422:	2300      	movs	r3, #0
 800b424:	2b00      	cmp	r3, #0
 800b426:	d10a      	bne.n	800b43e <xQueueGenericSend+0x8e>
	__asm volatile
 800b428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b42c:	f383 8811 	msr	BASEPRI, r3
 800b430:	f3bf 8f6f 	isb	sy
 800b434:	f3bf 8f4f 	dsb	sy
 800b438:	623b      	str	r3, [r7, #32]
}
 800b43a:	bf00      	nop
 800b43c:	e7fe      	b.n	800b43c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b43e:	f001 fac3 	bl	800c9c8 <xTaskGetSchedulerState>
 800b442:	4603      	mov	r3, r0
 800b444:	2b00      	cmp	r3, #0
 800b446:	d102      	bne.n	800b44e <xQueueGenericSend+0x9e>
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d101      	bne.n	800b452 <xQueueGenericSend+0xa2>
 800b44e:	2301      	movs	r3, #1
 800b450:	e000      	b.n	800b454 <xQueueGenericSend+0xa4>
 800b452:	2300      	movs	r3, #0
 800b454:	2b00      	cmp	r3, #0
 800b456:	d10a      	bne.n	800b46e <xQueueGenericSend+0xbe>
	__asm volatile
 800b458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b45c:	f383 8811 	msr	BASEPRI, r3
 800b460:	f3bf 8f6f 	isb	sy
 800b464:	f3bf 8f4f 	dsb	sy
 800b468:	61fb      	str	r3, [r7, #28]
}
 800b46a:	bf00      	nop
 800b46c:	e7fe      	b.n	800b46c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b46e:	f002 f809 	bl	800d484 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b474:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b478:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b47a:	429a      	cmp	r2, r3
 800b47c:	d302      	bcc.n	800b484 <xQueueGenericSend+0xd4>
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	2b02      	cmp	r3, #2
 800b482:	d129      	bne.n	800b4d8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b484:	683a      	ldr	r2, [r7, #0]
 800b486:	68b9      	ldr	r1, [r7, #8]
 800b488:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b48a:	f000 fa0b 	bl	800b8a4 <prvCopyDataToQueue>
 800b48e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b494:	2b00      	cmp	r3, #0
 800b496:	d010      	beq.n	800b4ba <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b49a:	3324      	adds	r3, #36	; 0x24
 800b49c:	4618      	mov	r0, r3
 800b49e:	f001 f8d5 	bl	800c64c <xTaskRemoveFromEventList>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d013      	beq.n	800b4d0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b4a8:	4b3f      	ldr	r3, [pc, #252]	; (800b5a8 <xQueueGenericSend+0x1f8>)
 800b4aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4ae:	601a      	str	r2, [r3, #0]
 800b4b0:	f3bf 8f4f 	dsb	sy
 800b4b4:	f3bf 8f6f 	isb	sy
 800b4b8:	e00a      	b.n	800b4d0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b4ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d007      	beq.n	800b4d0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b4c0:	4b39      	ldr	r3, [pc, #228]	; (800b5a8 <xQueueGenericSend+0x1f8>)
 800b4c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4c6:	601a      	str	r2, [r3, #0]
 800b4c8:	f3bf 8f4f 	dsb	sy
 800b4cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b4d0:	f002 f808 	bl	800d4e4 <vPortExitCritical>
				return pdPASS;
 800b4d4:	2301      	movs	r3, #1
 800b4d6:	e063      	b.n	800b5a0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d103      	bne.n	800b4e6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b4de:	f002 f801 	bl	800d4e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	e05c      	b.n	800b5a0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b4e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d106      	bne.n	800b4fa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b4ec:	f107 0314 	add.w	r3, r7, #20
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	f001 f90f 	bl	800c714 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b4fa:	f001 fff3 	bl	800d4e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b4fe:	f000 fe81 	bl	800c204 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b502:	f001 ffbf 	bl	800d484 <vPortEnterCritical>
 800b506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b508:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b50c:	b25b      	sxtb	r3, r3
 800b50e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b512:	d103      	bne.n	800b51c <xQueueGenericSend+0x16c>
 800b514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b516:	2200      	movs	r2, #0
 800b518:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b51e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b522:	b25b      	sxtb	r3, r3
 800b524:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b528:	d103      	bne.n	800b532 <xQueueGenericSend+0x182>
 800b52a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b52c:	2200      	movs	r2, #0
 800b52e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b532:	f001 ffd7 	bl	800d4e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b536:	1d3a      	adds	r2, r7, #4
 800b538:	f107 0314 	add.w	r3, r7, #20
 800b53c:	4611      	mov	r1, r2
 800b53e:	4618      	mov	r0, r3
 800b540:	f001 f8fe 	bl	800c740 <xTaskCheckForTimeOut>
 800b544:	4603      	mov	r3, r0
 800b546:	2b00      	cmp	r3, #0
 800b548:	d124      	bne.n	800b594 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b54a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b54c:	f000 faa2 	bl	800ba94 <prvIsQueueFull>
 800b550:	4603      	mov	r3, r0
 800b552:	2b00      	cmp	r3, #0
 800b554:	d018      	beq.n	800b588 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b558:	3310      	adds	r3, #16
 800b55a:	687a      	ldr	r2, [r7, #4]
 800b55c:	4611      	mov	r1, r2
 800b55e:	4618      	mov	r0, r3
 800b560:	f001 f824 	bl	800c5ac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b564:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b566:	f000 fa2d 	bl	800b9c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b56a:	f000 fe59 	bl	800c220 <xTaskResumeAll>
 800b56e:	4603      	mov	r3, r0
 800b570:	2b00      	cmp	r3, #0
 800b572:	f47f af7c 	bne.w	800b46e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b576:	4b0c      	ldr	r3, [pc, #48]	; (800b5a8 <xQueueGenericSend+0x1f8>)
 800b578:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b57c:	601a      	str	r2, [r3, #0]
 800b57e:	f3bf 8f4f 	dsb	sy
 800b582:	f3bf 8f6f 	isb	sy
 800b586:	e772      	b.n	800b46e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b588:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b58a:	f000 fa1b 	bl	800b9c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b58e:	f000 fe47 	bl	800c220 <xTaskResumeAll>
 800b592:	e76c      	b.n	800b46e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b594:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b596:	f000 fa15 	bl	800b9c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b59a:	f000 fe41 	bl	800c220 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b59e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	3738      	adds	r7, #56	; 0x38
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	bd80      	pop	{r7, pc}
 800b5a8:	e000ed04 	.word	0xe000ed04

0800b5ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b090      	sub	sp, #64	; 0x40
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	60f8      	str	r0, [r7, #12]
 800b5b4:	60b9      	str	r1, [r7, #8]
 800b5b6:	607a      	str	r2, [r7, #4]
 800b5b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b5be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d10a      	bne.n	800b5da <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b5c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5c8:	f383 8811 	msr	BASEPRI, r3
 800b5cc:	f3bf 8f6f 	isb	sy
 800b5d0:	f3bf 8f4f 	dsb	sy
 800b5d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b5d6:	bf00      	nop
 800b5d8:	e7fe      	b.n	800b5d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b5da:	68bb      	ldr	r3, [r7, #8]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d103      	bne.n	800b5e8 <xQueueGenericSendFromISR+0x3c>
 800b5e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d101      	bne.n	800b5ec <xQueueGenericSendFromISR+0x40>
 800b5e8:	2301      	movs	r3, #1
 800b5ea:	e000      	b.n	800b5ee <xQueueGenericSendFromISR+0x42>
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d10a      	bne.n	800b608 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b5f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5f6:	f383 8811 	msr	BASEPRI, r3
 800b5fa:	f3bf 8f6f 	isb	sy
 800b5fe:	f3bf 8f4f 	dsb	sy
 800b602:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b604:	bf00      	nop
 800b606:	e7fe      	b.n	800b606 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	2b02      	cmp	r3, #2
 800b60c:	d103      	bne.n	800b616 <xQueueGenericSendFromISR+0x6a>
 800b60e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b612:	2b01      	cmp	r3, #1
 800b614:	d101      	bne.n	800b61a <xQueueGenericSendFromISR+0x6e>
 800b616:	2301      	movs	r3, #1
 800b618:	e000      	b.n	800b61c <xQueueGenericSendFromISR+0x70>
 800b61a:	2300      	movs	r3, #0
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d10a      	bne.n	800b636 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b624:	f383 8811 	msr	BASEPRI, r3
 800b628:	f3bf 8f6f 	isb	sy
 800b62c:	f3bf 8f4f 	dsb	sy
 800b630:	623b      	str	r3, [r7, #32]
}
 800b632:	bf00      	nop
 800b634:	e7fe      	b.n	800b634 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b636:	f002 f807 	bl	800d648 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b63a:	f3ef 8211 	mrs	r2, BASEPRI
 800b63e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b642:	f383 8811 	msr	BASEPRI, r3
 800b646:	f3bf 8f6f 	isb	sy
 800b64a:	f3bf 8f4f 	dsb	sy
 800b64e:	61fa      	str	r2, [r7, #28]
 800b650:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b652:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b654:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b656:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b658:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b65a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b65c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b65e:	429a      	cmp	r2, r3
 800b660:	d302      	bcc.n	800b668 <xQueueGenericSendFromISR+0xbc>
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	2b02      	cmp	r3, #2
 800b666:	d12f      	bne.n	800b6c8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b66a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b66e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b676:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b678:	683a      	ldr	r2, [r7, #0]
 800b67a:	68b9      	ldr	r1, [r7, #8]
 800b67c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b67e:	f000 f911 	bl	800b8a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b682:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b686:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b68a:	d112      	bne.n	800b6b2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b68c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b68e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b690:	2b00      	cmp	r3, #0
 800b692:	d016      	beq.n	800b6c2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b696:	3324      	adds	r3, #36	; 0x24
 800b698:	4618      	mov	r0, r3
 800b69a:	f000 ffd7 	bl	800c64c <xTaskRemoveFromEventList>
 800b69e:	4603      	mov	r3, r0
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d00e      	beq.n	800b6c2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d00b      	beq.n	800b6c2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	2201      	movs	r2, #1
 800b6ae:	601a      	str	r2, [r3, #0]
 800b6b0:	e007      	b.n	800b6c2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b6b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b6b6:	3301      	adds	r3, #1
 800b6b8:	b2db      	uxtb	r3, r3
 800b6ba:	b25a      	sxtb	r2, r3
 800b6bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b6c6:	e001      	b.n	800b6cc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b6cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6ce:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b6d0:	697b      	ldr	r3, [r7, #20]
 800b6d2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b6d6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b6d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	3740      	adds	r7, #64	; 0x40
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	bd80      	pop	{r7, pc}
	...

0800b6e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b08c      	sub	sp, #48	; 0x30
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	60f8      	str	r0, [r7, #12]
 800b6ec:	60b9      	str	r1, [r7, #8]
 800b6ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b6f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d10a      	bne.n	800b714 <xQueueReceive+0x30>
	__asm volatile
 800b6fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b702:	f383 8811 	msr	BASEPRI, r3
 800b706:	f3bf 8f6f 	isb	sy
 800b70a:	f3bf 8f4f 	dsb	sy
 800b70e:	623b      	str	r3, [r7, #32]
}
 800b710:	bf00      	nop
 800b712:	e7fe      	b.n	800b712 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d103      	bne.n	800b722 <xQueueReceive+0x3e>
 800b71a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b71c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d101      	bne.n	800b726 <xQueueReceive+0x42>
 800b722:	2301      	movs	r3, #1
 800b724:	e000      	b.n	800b728 <xQueueReceive+0x44>
 800b726:	2300      	movs	r3, #0
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d10a      	bne.n	800b742 <xQueueReceive+0x5e>
	__asm volatile
 800b72c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b730:	f383 8811 	msr	BASEPRI, r3
 800b734:	f3bf 8f6f 	isb	sy
 800b738:	f3bf 8f4f 	dsb	sy
 800b73c:	61fb      	str	r3, [r7, #28]
}
 800b73e:	bf00      	nop
 800b740:	e7fe      	b.n	800b740 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b742:	f001 f941 	bl	800c9c8 <xTaskGetSchedulerState>
 800b746:	4603      	mov	r3, r0
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d102      	bne.n	800b752 <xQueueReceive+0x6e>
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d101      	bne.n	800b756 <xQueueReceive+0x72>
 800b752:	2301      	movs	r3, #1
 800b754:	e000      	b.n	800b758 <xQueueReceive+0x74>
 800b756:	2300      	movs	r3, #0
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d10a      	bne.n	800b772 <xQueueReceive+0x8e>
	__asm volatile
 800b75c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b760:	f383 8811 	msr	BASEPRI, r3
 800b764:	f3bf 8f6f 	isb	sy
 800b768:	f3bf 8f4f 	dsb	sy
 800b76c:	61bb      	str	r3, [r7, #24]
}
 800b76e:	bf00      	nop
 800b770:	e7fe      	b.n	800b770 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b772:	f001 fe87 	bl	800d484 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b77a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b77c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d01f      	beq.n	800b7c2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b782:	68b9      	ldr	r1, [r7, #8]
 800b784:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b786:	f000 f8f7 	bl	800b978 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b78a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b78c:	1e5a      	subs	r2, r3, #1
 800b78e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b790:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b794:	691b      	ldr	r3, [r3, #16]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d00f      	beq.n	800b7ba <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b79a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b79c:	3310      	adds	r3, #16
 800b79e:	4618      	mov	r0, r3
 800b7a0:	f000 ff54 	bl	800c64c <xTaskRemoveFromEventList>
 800b7a4:	4603      	mov	r3, r0
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d007      	beq.n	800b7ba <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b7aa:	4b3d      	ldr	r3, [pc, #244]	; (800b8a0 <xQueueReceive+0x1bc>)
 800b7ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7b0:	601a      	str	r2, [r3, #0]
 800b7b2:	f3bf 8f4f 	dsb	sy
 800b7b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b7ba:	f001 fe93 	bl	800d4e4 <vPortExitCritical>
				return pdPASS;
 800b7be:	2301      	movs	r3, #1
 800b7c0:	e069      	b.n	800b896 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d103      	bne.n	800b7d0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b7c8:	f001 fe8c 	bl	800d4e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	e062      	b.n	800b896 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b7d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d106      	bne.n	800b7e4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b7d6:	f107 0310 	add.w	r3, r7, #16
 800b7da:	4618      	mov	r0, r3
 800b7dc:	f000 ff9a 	bl	800c714 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b7e4:	f001 fe7e 	bl	800d4e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b7e8:	f000 fd0c 	bl	800c204 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b7ec:	f001 fe4a 	bl	800d484 <vPortEnterCritical>
 800b7f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b7f6:	b25b      	sxtb	r3, r3
 800b7f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b7fc:	d103      	bne.n	800b806 <xQueueReceive+0x122>
 800b7fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b800:	2200      	movs	r2, #0
 800b802:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b808:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b80c:	b25b      	sxtb	r3, r3
 800b80e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b812:	d103      	bne.n	800b81c <xQueueReceive+0x138>
 800b814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b816:	2200      	movs	r2, #0
 800b818:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b81c:	f001 fe62 	bl	800d4e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b820:	1d3a      	adds	r2, r7, #4
 800b822:	f107 0310 	add.w	r3, r7, #16
 800b826:	4611      	mov	r1, r2
 800b828:	4618      	mov	r0, r3
 800b82a:	f000 ff89 	bl	800c740 <xTaskCheckForTimeOut>
 800b82e:	4603      	mov	r3, r0
 800b830:	2b00      	cmp	r3, #0
 800b832:	d123      	bne.n	800b87c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b834:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b836:	f000 f917 	bl	800ba68 <prvIsQueueEmpty>
 800b83a:	4603      	mov	r3, r0
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d017      	beq.n	800b870 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b842:	3324      	adds	r3, #36	; 0x24
 800b844:	687a      	ldr	r2, [r7, #4]
 800b846:	4611      	mov	r1, r2
 800b848:	4618      	mov	r0, r3
 800b84a:	f000 feaf 	bl	800c5ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b84e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b850:	f000 f8b8 	bl	800b9c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b854:	f000 fce4 	bl	800c220 <xTaskResumeAll>
 800b858:	4603      	mov	r3, r0
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d189      	bne.n	800b772 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b85e:	4b10      	ldr	r3, [pc, #64]	; (800b8a0 <xQueueReceive+0x1bc>)
 800b860:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b864:	601a      	str	r2, [r3, #0]
 800b866:	f3bf 8f4f 	dsb	sy
 800b86a:	f3bf 8f6f 	isb	sy
 800b86e:	e780      	b.n	800b772 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b870:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b872:	f000 f8a7 	bl	800b9c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b876:	f000 fcd3 	bl	800c220 <xTaskResumeAll>
 800b87a:	e77a      	b.n	800b772 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b87c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b87e:	f000 f8a1 	bl	800b9c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b882:	f000 fccd 	bl	800c220 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b886:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b888:	f000 f8ee 	bl	800ba68 <prvIsQueueEmpty>
 800b88c:	4603      	mov	r3, r0
 800b88e:	2b00      	cmp	r3, #0
 800b890:	f43f af6f 	beq.w	800b772 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b894:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b896:	4618      	mov	r0, r3
 800b898:	3730      	adds	r7, #48	; 0x30
 800b89a:	46bd      	mov	sp, r7
 800b89c:	bd80      	pop	{r7, pc}
 800b89e:	bf00      	nop
 800b8a0:	e000ed04 	.word	0xe000ed04

0800b8a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b086      	sub	sp, #24
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	60f8      	str	r0, [r7, #12]
 800b8ac:	60b9      	str	r1, [r7, #8]
 800b8ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d10d      	bne.n	800b8de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d14d      	bne.n	800b966 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	689b      	ldr	r3, [r3, #8]
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f001 f898 	bl	800ca04 <xTaskPriorityDisinherit>
 800b8d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	2200      	movs	r2, #0
 800b8da:	609a      	str	r2, [r3, #8]
 800b8dc:	e043      	b.n	800b966 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d119      	bne.n	800b918 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	6858      	ldr	r0, [r3, #4]
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8ec:	461a      	mov	r2, r3
 800b8ee:	68b9      	ldr	r1, [r7, #8]
 800b8f0:	f002 f90e 	bl	800db10 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	685a      	ldr	r2, [r3, #4]
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8fc:	441a      	add	r2, r3
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	685a      	ldr	r2, [r3, #4]
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	689b      	ldr	r3, [r3, #8]
 800b90a:	429a      	cmp	r2, r3
 800b90c:	d32b      	bcc.n	800b966 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	681a      	ldr	r2, [r3, #0]
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	605a      	str	r2, [r3, #4]
 800b916:	e026      	b.n	800b966 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	68d8      	ldr	r0, [r3, #12]
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b920:	461a      	mov	r2, r3
 800b922:	68b9      	ldr	r1, [r7, #8]
 800b924:	f002 f8f4 	bl	800db10 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	68da      	ldr	r2, [r3, #12]
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b930:	425b      	negs	r3, r3
 800b932:	441a      	add	r2, r3
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	68da      	ldr	r2, [r3, #12]
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	429a      	cmp	r2, r3
 800b942:	d207      	bcs.n	800b954 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	689a      	ldr	r2, [r3, #8]
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b94c:	425b      	negs	r3, r3
 800b94e:	441a      	add	r2, r3
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2b02      	cmp	r3, #2
 800b958:	d105      	bne.n	800b966 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b95a:	693b      	ldr	r3, [r7, #16]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d002      	beq.n	800b966 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b960:	693b      	ldr	r3, [r7, #16]
 800b962:	3b01      	subs	r3, #1
 800b964:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b966:	693b      	ldr	r3, [r7, #16]
 800b968:	1c5a      	adds	r2, r3, #1
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b96e:	697b      	ldr	r3, [r7, #20]
}
 800b970:	4618      	mov	r0, r3
 800b972:	3718      	adds	r7, #24
 800b974:	46bd      	mov	sp, r7
 800b976:	bd80      	pop	{r7, pc}

0800b978 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b082      	sub	sp, #8
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
 800b980:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b986:	2b00      	cmp	r3, #0
 800b988:	d018      	beq.n	800b9bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	68da      	ldr	r2, [r3, #12]
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b992:	441a      	add	r2, r3
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	68da      	ldr	r2, [r3, #12]
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	689b      	ldr	r3, [r3, #8]
 800b9a0:	429a      	cmp	r2, r3
 800b9a2:	d303      	bcc.n	800b9ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681a      	ldr	r2, [r3, #0]
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	68d9      	ldr	r1, [r3, #12]
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9b4:	461a      	mov	r2, r3
 800b9b6:	6838      	ldr	r0, [r7, #0]
 800b9b8:	f002 f8aa 	bl	800db10 <memcpy>
	}
}
 800b9bc:	bf00      	nop
 800b9be:	3708      	adds	r7, #8
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}

0800b9c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b084      	sub	sp, #16
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b9cc:	f001 fd5a 	bl	800d484 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b9d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b9d8:	e011      	b.n	800b9fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d012      	beq.n	800ba08 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	3324      	adds	r3, #36	; 0x24
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	f000 fe30 	bl	800c64c <xTaskRemoveFromEventList>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d001      	beq.n	800b9f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b9f2:	f000 ff07 	bl	800c804 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b9f6:	7bfb      	ldrb	r3, [r7, #15]
 800b9f8:	3b01      	subs	r3, #1
 800b9fa:	b2db      	uxtb	r3, r3
 800b9fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b9fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	dce9      	bgt.n	800b9da <prvUnlockQueue+0x16>
 800ba06:	e000      	b.n	800ba0a <prvUnlockQueue+0x46>
					break;
 800ba08:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	22ff      	movs	r2, #255	; 0xff
 800ba0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ba12:	f001 fd67 	bl	800d4e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ba16:	f001 fd35 	bl	800d484 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba20:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ba22:	e011      	b.n	800ba48 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	691b      	ldr	r3, [r3, #16]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d012      	beq.n	800ba52 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	3310      	adds	r3, #16
 800ba30:	4618      	mov	r0, r3
 800ba32:	f000 fe0b 	bl	800c64c <xTaskRemoveFromEventList>
 800ba36:	4603      	mov	r3, r0
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d001      	beq.n	800ba40 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ba3c:	f000 fee2 	bl	800c804 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ba40:	7bbb      	ldrb	r3, [r7, #14]
 800ba42:	3b01      	subs	r3, #1
 800ba44:	b2db      	uxtb	r3, r3
 800ba46:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ba48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	dce9      	bgt.n	800ba24 <prvUnlockQueue+0x60>
 800ba50:	e000      	b.n	800ba54 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ba52:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	22ff      	movs	r2, #255	; 0xff
 800ba58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800ba5c:	f001 fd42 	bl	800d4e4 <vPortExitCritical>
}
 800ba60:	bf00      	nop
 800ba62:	3710      	adds	r7, #16
 800ba64:	46bd      	mov	sp, r7
 800ba66:	bd80      	pop	{r7, pc}

0800ba68 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b084      	sub	sp, #16
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ba70:	f001 fd08 	bl	800d484 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d102      	bne.n	800ba82 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	60fb      	str	r3, [r7, #12]
 800ba80:	e001      	b.n	800ba86 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ba82:	2300      	movs	r3, #0
 800ba84:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ba86:	f001 fd2d 	bl	800d4e4 <vPortExitCritical>

	return xReturn;
 800ba8a:	68fb      	ldr	r3, [r7, #12]
}
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	3710      	adds	r7, #16
 800ba90:	46bd      	mov	sp, r7
 800ba92:	bd80      	pop	{r7, pc}

0800ba94 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b084      	sub	sp, #16
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ba9c:	f001 fcf2 	bl	800d484 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800baa8:	429a      	cmp	r2, r3
 800baaa:	d102      	bne.n	800bab2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800baac:	2301      	movs	r3, #1
 800baae:	60fb      	str	r3, [r7, #12]
 800bab0:	e001      	b.n	800bab6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bab2:	2300      	movs	r3, #0
 800bab4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bab6:	f001 fd15 	bl	800d4e4 <vPortExitCritical>

	return xReturn;
 800baba:	68fb      	ldr	r3, [r7, #12]
}
 800babc:	4618      	mov	r0, r3
 800babe:	3710      	adds	r7, #16
 800bac0:	46bd      	mov	sp, r7
 800bac2:	bd80      	pop	{r7, pc}

0800bac4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bac4:	b480      	push	{r7}
 800bac6:	b085      	sub	sp, #20
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
 800bacc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bace:	2300      	movs	r3, #0
 800bad0:	60fb      	str	r3, [r7, #12]
 800bad2:	e014      	b.n	800bafe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bad4:	4a0f      	ldr	r2, [pc, #60]	; (800bb14 <vQueueAddToRegistry+0x50>)
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d10b      	bne.n	800baf8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bae0:	490c      	ldr	r1, [pc, #48]	; (800bb14 <vQueueAddToRegistry+0x50>)
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	683a      	ldr	r2, [r7, #0]
 800bae6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800baea:	4a0a      	ldr	r2, [pc, #40]	; (800bb14 <vQueueAddToRegistry+0x50>)
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	00db      	lsls	r3, r3, #3
 800baf0:	4413      	add	r3, r2
 800baf2:	687a      	ldr	r2, [r7, #4]
 800baf4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800baf6:	e006      	b.n	800bb06 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	3301      	adds	r3, #1
 800bafc:	60fb      	str	r3, [r7, #12]
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	2b07      	cmp	r3, #7
 800bb02:	d9e7      	bls.n	800bad4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bb04:	bf00      	nop
 800bb06:	bf00      	nop
 800bb08:	3714      	adds	r7, #20
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb10:	4770      	bx	lr
 800bb12:	bf00      	nop
 800bb14:	20007424 	.word	0x20007424

0800bb18 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b086      	sub	sp, #24
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	60f8      	str	r0, [r7, #12]
 800bb20:	60b9      	str	r1, [r7, #8]
 800bb22:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bb28:	f001 fcac 	bl	800d484 <vPortEnterCritical>
 800bb2c:	697b      	ldr	r3, [r7, #20]
 800bb2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bb32:	b25b      	sxtb	r3, r3
 800bb34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bb38:	d103      	bne.n	800bb42 <vQueueWaitForMessageRestricted+0x2a>
 800bb3a:	697b      	ldr	r3, [r7, #20]
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bb42:	697b      	ldr	r3, [r7, #20]
 800bb44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bb48:	b25b      	sxtb	r3, r3
 800bb4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bb4e:	d103      	bne.n	800bb58 <vQueueWaitForMessageRestricted+0x40>
 800bb50:	697b      	ldr	r3, [r7, #20]
 800bb52:	2200      	movs	r2, #0
 800bb54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bb58:	f001 fcc4 	bl	800d4e4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bb5c:	697b      	ldr	r3, [r7, #20]
 800bb5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d106      	bne.n	800bb72 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bb64:	697b      	ldr	r3, [r7, #20]
 800bb66:	3324      	adds	r3, #36	; 0x24
 800bb68:	687a      	ldr	r2, [r7, #4]
 800bb6a:	68b9      	ldr	r1, [r7, #8]
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	f000 fd41 	bl	800c5f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bb72:	6978      	ldr	r0, [r7, #20]
 800bb74:	f7ff ff26 	bl	800b9c4 <prvUnlockQueue>
	}
 800bb78:	bf00      	nop
 800bb7a:	3718      	adds	r7, #24
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	bd80      	pop	{r7, pc}

0800bb80 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b08e      	sub	sp, #56	; 0x38
 800bb84:	af04      	add	r7, sp, #16
 800bb86:	60f8      	str	r0, [r7, #12]
 800bb88:	60b9      	str	r1, [r7, #8]
 800bb8a:	607a      	str	r2, [r7, #4]
 800bb8c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bb8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d10a      	bne.n	800bbaa <xTaskCreateStatic+0x2a>
	__asm volatile
 800bb94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb98:	f383 8811 	msr	BASEPRI, r3
 800bb9c:	f3bf 8f6f 	isb	sy
 800bba0:	f3bf 8f4f 	dsb	sy
 800bba4:	623b      	str	r3, [r7, #32]
}
 800bba6:	bf00      	nop
 800bba8:	e7fe      	b.n	800bba8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bbaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d10a      	bne.n	800bbc6 <xTaskCreateStatic+0x46>
	__asm volatile
 800bbb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbb4:	f383 8811 	msr	BASEPRI, r3
 800bbb8:	f3bf 8f6f 	isb	sy
 800bbbc:	f3bf 8f4f 	dsb	sy
 800bbc0:	61fb      	str	r3, [r7, #28]
}
 800bbc2:	bf00      	nop
 800bbc4:	e7fe      	b.n	800bbc4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bbc6:	235c      	movs	r3, #92	; 0x5c
 800bbc8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bbca:	693b      	ldr	r3, [r7, #16]
 800bbcc:	2b5c      	cmp	r3, #92	; 0x5c
 800bbce:	d00a      	beq.n	800bbe6 <xTaskCreateStatic+0x66>
	__asm volatile
 800bbd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbd4:	f383 8811 	msr	BASEPRI, r3
 800bbd8:	f3bf 8f6f 	isb	sy
 800bbdc:	f3bf 8f4f 	dsb	sy
 800bbe0:	61bb      	str	r3, [r7, #24]
}
 800bbe2:	bf00      	nop
 800bbe4:	e7fe      	b.n	800bbe4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bbe6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bbe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d01e      	beq.n	800bc2c <xTaskCreateStatic+0xac>
 800bbee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d01b      	beq.n	800bc2c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bbf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbf6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bbf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbfa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bbfc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bbfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc00:	2202      	movs	r2, #2
 800bc02:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bc06:	2300      	movs	r3, #0
 800bc08:	9303      	str	r3, [sp, #12]
 800bc0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc0c:	9302      	str	r3, [sp, #8]
 800bc0e:	f107 0314 	add.w	r3, r7, #20
 800bc12:	9301      	str	r3, [sp, #4]
 800bc14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc16:	9300      	str	r3, [sp, #0]
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	687a      	ldr	r2, [r7, #4]
 800bc1c:	68b9      	ldr	r1, [r7, #8]
 800bc1e:	68f8      	ldr	r0, [r7, #12]
 800bc20:	f000 f850 	bl	800bcc4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bc24:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bc26:	f000 f8dd 	bl	800bde4 <prvAddNewTaskToReadyList>
 800bc2a:	e001      	b.n	800bc30 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bc30:	697b      	ldr	r3, [r7, #20]
	}
 800bc32:	4618      	mov	r0, r3
 800bc34:	3728      	adds	r7, #40	; 0x28
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}

0800bc3a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bc3a:	b580      	push	{r7, lr}
 800bc3c:	b08c      	sub	sp, #48	; 0x30
 800bc3e:	af04      	add	r7, sp, #16
 800bc40:	60f8      	str	r0, [r7, #12]
 800bc42:	60b9      	str	r1, [r7, #8]
 800bc44:	603b      	str	r3, [r7, #0]
 800bc46:	4613      	mov	r3, r2
 800bc48:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bc4a:	88fb      	ldrh	r3, [r7, #6]
 800bc4c:	009b      	lsls	r3, r3, #2
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f001 fd3a 	bl	800d6c8 <pvPortMalloc>
 800bc54:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bc56:	697b      	ldr	r3, [r7, #20]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d00e      	beq.n	800bc7a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bc5c:	205c      	movs	r0, #92	; 0x5c
 800bc5e:	f001 fd33 	bl	800d6c8 <pvPortMalloc>
 800bc62:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bc64:	69fb      	ldr	r3, [r7, #28]
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d003      	beq.n	800bc72 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bc6a:	69fb      	ldr	r3, [r7, #28]
 800bc6c:	697a      	ldr	r2, [r7, #20]
 800bc6e:	631a      	str	r2, [r3, #48]	; 0x30
 800bc70:	e005      	b.n	800bc7e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bc72:	6978      	ldr	r0, [r7, #20]
 800bc74:	f001 fdf4 	bl	800d860 <vPortFree>
 800bc78:	e001      	b.n	800bc7e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bc7e:	69fb      	ldr	r3, [r7, #28]
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d017      	beq.n	800bcb4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bc84:	69fb      	ldr	r3, [r7, #28]
 800bc86:	2200      	movs	r2, #0
 800bc88:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bc8c:	88fa      	ldrh	r2, [r7, #6]
 800bc8e:	2300      	movs	r3, #0
 800bc90:	9303      	str	r3, [sp, #12]
 800bc92:	69fb      	ldr	r3, [r7, #28]
 800bc94:	9302      	str	r3, [sp, #8]
 800bc96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc98:	9301      	str	r3, [sp, #4]
 800bc9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc9c:	9300      	str	r3, [sp, #0]
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	68b9      	ldr	r1, [r7, #8]
 800bca2:	68f8      	ldr	r0, [r7, #12]
 800bca4:	f000 f80e 	bl	800bcc4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bca8:	69f8      	ldr	r0, [r7, #28]
 800bcaa:	f000 f89b 	bl	800bde4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bcae:	2301      	movs	r3, #1
 800bcb0:	61bb      	str	r3, [r7, #24]
 800bcb2:	e002      	b.n	800bcba <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bcb4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bcb8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bcba:	69bb      	ldr	r3, [r7, #24]
	}
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	3720      	adds	r7, #32
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	bd80      	pop	{r7, pc}

0800bcc4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b088      	sub	sp, #32
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	60f8      	str	r0, [r7, #12]
 800bccc:	60b9      	str	r1, [r7, #8]
 800bcce:	607a      	str	r2, [r7, #4]
 800bcd0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bcd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcd4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	009b      	lsls	r3, r3, #2
 800bcda:	461a      	mov	r2, r3
 800bcdc:	21a5      	movs	r1, #165	; 0xa5
 800bcde:	f001 ff25 	bl	800db2c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bce4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800bcec:	3b01      	subs	r3, #1
 800bcee:	009b      	lsls	r3, r3, #2
 800bcf0:	4413      	add	r3, r2
 800bcf2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bcf4:	69bb      	ldr	r3, [r7, #24]
 800bcf6:	f023 0307 	bic.w	r3, r3, #7
 800bcfa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bcfc:	69bb      	ldr	r3, [r7, #24]
 800bcfe:	f003 0307 	and.w	r3, r3, #7
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d00a      	beq.n	800bd1c <prvInitialiseNewTask+0x58>
	__asm volatile
 800bd06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd0a:	f383 8811 	msr	BASEPRI, r3
 800bd0e:	f3bf 8f6f 	isb	sy
 800bd12:	f3bf 8f4f 	dsb	sy
 800bd16:	617b      	str	r3, [r7, #20]
}
 800bd18:	bf00      	nop
 800bd1a:	e7fe      	b.n	800bd1a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bd1c:	68bb      	ldr	r3, [r7, #8]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d01f      	beq.n	800bd62 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bd22:	2300      	movs	r3, #0
 800bd24:	61fb      	str	r3, [r7, #28]
 800bd26:	e012      	b.n	800bd4e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bd28:	68ba      	ldr	r2, [r7, #8]
 800bd2a:	69fb      	ldr	r3, [r7, #28]
 800bd2c:	4413      	add	r3, r2
 800bd2e:	7819      	ldrb	r1, [r3, #0]
 800bd30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd32:	69fb      	ldr	r3, [r7, #28]
 800bd34:	4413      	add	r3, r2
 800bd36:	3334      	adds	r3, #52	; 0x34
 800bd38:	460a      	mov	r2, r1
 800bd3a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bd3c:	68ba      	ldr	r2, [r7, #8]
 800bd3e:	69fb      	ldr	r3, [r7, #28]
 800bd40:	4413      	add	r3, r2
 800bd42:	781b      	ldrb	r3, [r3, #0]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d006      	beq.n	800bd56 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bd48:	69fb      	ldr	r3, [r7, #28]
 800bd4a:	3301      	adds	r3, #1
 800bd4c:	61fb      	str	r3, [r7, #28]
 800bd4e:	69fb      	ldr	r3, [r7, #28]
 800bd50:	2b0f      	cmp	r3, #15
 800bd52:	d9e9      	bls.n	800bd28 <prvInitialiseNewTask+0x64>
 800bd54:	e000      	b.n	800bd58 <prvInitialiseNewTask+0x94>
			{
				break;
 800bd56:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bd58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bd60:	e003      	b.n	800bd6a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bd62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd64:	2200      	movs	r2, #0
 800bd66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bd6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd6c:	2b37      	cmp	r3, #55	; 0x37
 800bd6e:	d901      	bls.n	800bd74 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bd70:	2337      	movs	r3, #55	; 0x37
 800bd72:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bd74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd78:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bd7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bd7e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800bd80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd82:	2200      	movs	r2, #0
 800bd84:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bd86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd88:	3304      	adds	r3, #4
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	f7ff f978 	bl	800b080 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bd90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd92:	3318      	adds	r3, #24
 800bd94:	4618      	mov	r0, r3
 800bd96:	f7ff f973 	bl	800b080 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bd9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd9e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bda0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bda2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bda6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bda8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bdaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdae:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bdb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bdb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdb8:	2200      	movs	r2, #0
 800bdba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bdbe:	683a      	ldr	r2, [r7, #0]
 800bdc0:	68f9      	ldr	r1, [r7, #12]
 800bdc2:	69b8      	ldr	r0, [r7, #24]
 800bdc4:	f001 fa2e 	bl	800d224 <pxPortInitialiseStack>
 800bdc8:	4602      	mov	r2, r0
 800bdca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdcc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bdce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d002      	beq.n	800bdda <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bdd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdd8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bdda:	bf00      	nop
 800bddc:	3720      	adds	r7, #32
 800bdde:	46bd      	mov	sp, r7
 800bde0:	bd80      	pop	{r7, pc}
	...

0800bde4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b082      	sub	sp, #8
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bdec:	f001 fb4a 	bl	800d484 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bdf0:	4b2d      	ldr	r3, [pc, #180]	; (800bea8 <prvAddNewTaskToReadyList+0xc4>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	3301      	adds	r3, #1
 800bdf6:	4a2c      	ldr	r2, [pc, #176]	; (800bea8 <prvAddNewTaskToReadyList+0xc4>)
 800bdf8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bdfa:	4b2c      	ldr	r3, [pc, #176]	; (800beac <prvAddNewTaskToReadyList+0xc8>)
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d109      	bne.n	800be16 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800be02:	4a2a      	ldr	r2, [pc, #168]	; (800beac <prvAddNewTaskToReadyList+0xc8>)
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800be08:	4b27      	ldr	r3, [pc, #156]	; (800bea8 <prvAddNewTaskToReadyList+0xc4>)
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	2b01      	cmp	r3, #1
 800be0e:	d110      	bne.n	800be32 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800be10:	f000 fd1c 	bl	800c84c <prvInitialiseTaskLists>
 800be14:	e00d      	b.n	800be32 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800be16:	4b26      	ldr	r3, [pc, #152]	; (800beb0 <prvAddNewTaskToReadyList+0xcc>)
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d109      	bne.n	800be32 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800be1e:	4b23      	ldr	r3, [pc, #140]	; (800beac <prvAddNewTaskToReadyList+0xc8>)
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be28:	429a      	cmp	r2, r3
 800be2a:	d802      	bhi.n	800be32 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800be2c:	4a1f      	ldr	r2, [pc, #124]	; (800beac <prvAddNewTaskToReadyList+0xc8>)
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800be32:	4b20      	ldr	r3, [pc, #128]	; (800beb4 <prvAddNewTaskToReadyList+0xd0>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	3301      	adds	r3, #1
 800be38:	4a1e      	ldr	r2, [pc, #120]	; (800beb4 <prvAddNewTaskToReadyList+0xd0>)
 800be3a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800be3c:	4b1d      	ldr	r3, [pc, #116]	; (800beb4 <prvAddNewTaskToReadyList+0xd0>)
 800be3e:	681a      	ldr	r2, [r3, #0]
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be48:	4b1b      	ldr	r3, [pc, #108]	; (800beb8 <prvAddNewTaskToReadyList+0xd4>)
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	429a      	cmp	r2, r3
 800be4e:	d903      	bls.n	800be58 <prvAddNewTaskToReadyList+0x74>
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be54:	4a18      	ldr	r2, [pc, #96]	; (800beb8 <prvAddNewTaskToReadyList+0xd4>)
 800be56:	6013      	str	r3, [r2, #0]
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be5c:	4613      	mov	r3, r2
 800be5e:	009b      	lsls	r3, r3, #2
 800be60:	4413      	add	r3, r2
 800be62:	009b      	lsls	r3, r3, #2
 800be64:	4a15      	ldr	r2, [pc, #84]	; (800bebc <prvAddNewTaskToReadyList+0xd8>)
 800be66:	441a      	add	r2, r3
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	3304      	adds	r3, #4
 800be6c:	4619      	mov	r1, r3
 800be6e:	4610      	mov	r0, r2
 800be70:	f7ff f913 	bl	800b09a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800be74:	f001 fb36 	bl	800d4e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800be78:	4b0d      	ldr	r3, [pc, #52]	; (800beb0 <prvAddNewTaskToReadyList+0xcc>)
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d00e      	beq.n	800be9e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800be80:	4b0a      	ldr	r3, [pc, #40]	; (800beac <prvAddNewTaskToReadyList+0xc8>)
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be8a:	429a      	cmp	r2, r3
 800be8c:	d207      	bcs.n	800be9e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800be8e:	4b0c      	ldr	r3, [pc, #48]	; (800bec0 <prvAddNewTaskToReadyList+0xdc>)
 800be90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be94:	601a      	str	r2, [r3, #0]
 800be96:	f3bf 8f4f 	dsb	sy
 800be9a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800be9e:	bf00      	nop
 800bea0:	3708      	adds	r7, #8
 800bea2:	46bd      	mov	sp, r7
 800bea4:	bd80      	pop	{r7, pc}
 800bea6:	bf00      	nop
 800bea8:	20000dac 	.word	0x20000dac
 800beac:	200008d8 	.word	0x200008d8
 800beb0:	20000db8 	.word	0x20000db8
 800beb4:	20000dc8 	.word	0x20000dc8
 800beb8:	20000db4 	.word	0x20000db4
 800bebc:	200008dc 	.word	0x200008dc
 800bec0:	e000ed04 	.word	0xe000ed04

0800bec4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bec4:	b580      	push	{r7, lr}
 800bec6:	b084      	sub	sp, #16
 800bec8:	af00      	add	r7, sp, #0
 800beca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800becc:	2300      	movs	r3, #0
 800bece:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d017      	beq.n	800bf06 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bed6:	4b13      	ldr	r3, [pc, #76]	; (800bf24 <vTaskDelay+0x60>)
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d00a      	beq.n	800bef4 <vTaskDelay+0x30>
	__asm volatile
 800bede:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bee2:	f383 8811 	msr	BASEPRI, r3
 800bee6:	f3bf 8f6f 	isb	sy
 800beea:	f3bf 8f4f 	dsb	sy
 800beee:	60bb      	str	r3, [r7, #8]
}
 800bef0:	bf00      	nop
 800bef2:	e7fe      	b.n	800bef2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bef4:	f000 f986 	bl	800c204 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bef8:	2100      	movs	r1, #0
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f000 fdf0 	bl	800cae0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bf00:	f000 f98e 	bl	800c220 <xTaskResumeAll>
 800bf04:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d107      	bne.n	800bf1c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800bf0c:	4b06      	ldr	r3, [pc, #24]	; (800bf28 <vTaskDelay+0x64>)
 800bf0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf12:	601a      	str	r2, [r3, #0]
 800bf14:	f3bf 8f4f 	dsb	sy
 800bf18:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bf1c:	bf00      	nop
 800bf1e:	3710      	adds	r7, #16
 800bf20:	46bd      	mov	sp, r7
 800bf22:	bd80      	pop	{r7, pc}
 800bf24:	20000dd4 	.word	0x20000dd4
 800bf28:	e000ed04 	.word	0xe000ed04

0800bf2c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b084      	sub	sp, #16
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800bf34:	f001 faa6 	bl	800d484 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d102      	bne.n	800bf44 <vTaskSuspend+0x18>
 800bf3e:	4b30      	ldr	r3, [pc, #192]	; (800c000 <vTaskSuspend+0xd4>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	e000      	b.n	800bf46 <vTaskSuspend+0x1a>
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	3304      	adds	r3, #4
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	f7ff f901 	bl	800b154 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d004      	beq.n	800bf64 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	3318      	adds	r3, #24
 800bf5e:	4618      	mov	r0, r3
 800bf60:	f7ff f8f8 	bl	800b154 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	3304      	adds	r3, #4
 800bf68:	4619      	mov	r1, r3
 800bf6a:	4826      	ldr	r0, [pc, #152]	; (800c004 <vTaskSuspend+0xd8>)
 800bf6c:	f7ff f895 	bl	800b09a <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800bf76:	b2db      	uxtb	r3, r3
 800bf78:	2b01      	cmp	r3, #1
 800bf7a:	d103      	bne.n	800bf84 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	2200      	movs	r2, #0
 800bf80:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800bf84:	f001 faae 	bl	800d4e4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800bf88:	4b1f      	ldr	r3, [pc, #124]	; (800c008 <vTaskSuspend+0xdc>)
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d005      	beq.n	800bf9c <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800bf90:	f001 fa78 	bl	800d484 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800bf94:	f000 fcf8 	bl	800c988 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800bf98:	f001 faa4 	bl	800d4e4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800bf9c:	4b18      	ldr	r3, [pc, #96]	; (800c000 <vTaskSuspend+0xd4>)
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	68fa      	ldr	r2, [r7, #12]
 800bfa2:	429a      	cmp	r2, r3
 800bfa4:	d127      	bne.n	800bff6 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800bfa6:	4b18      	ldr	r3, [pc, #96]	; (800c008 <vTaskSuspend+0xdc>)
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d017      	beq.n	800bfde <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800bfae:	4b17      	ldr	r3, [pc, #92]	; (800c00c <vTaskSuspend+0xe0>)
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d00a      	beq.n	800bfcc <vTaskSuspend+0xa0>
	__asm volatile
 800bfb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfba:	f383 8811 	msr	BASEPRI, r3
 800bfbe:	f3bf 8f6f 	isb	sy
 800bfc2:	f3bf 8f4f 	dsb	sy
 800bfc6:	60bb      	str	r3, [r7, #8]
}
 800bfc8:	bf00      	nop
 800bfca:	e7fe      	b.n	800bfca <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800bfcc:	4b10      	ldr	r3, [pc, #64]	; (800c010 <vTaskSuspend+0xe4>)
 800bfce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfd2:	601a      	str	r2, [r3, #0]
 800bfd4:	f3bf 8f4f 	dsb	sy
 800bfd8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bfdc:	e00b      	b.n	800bff6 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800bfde:	4b09      	ldr	r3, [pc, #36]	; (800c004 <vTaskSuspend+0xd8>)
 800bfe0:	681a      	ldr	r2, [r3, #0]
 800bfe2:	4b0c      	ldr	r3, [pc, #48]	; (800c014 <vTaskSuspend+0xe8>)
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	429a      	cmp	r2, r3
 800bfe8:	d103      	bne.n	800bff2 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800bfea:	4b05      	ldr	r3, [pc, #20]	; (800c000 <vTaskSuspend+0xd4>)
 800bfec:	2200      	movs	r2, #0
 800bfee:	601a      	str	r2, [r3, #0]
	}
 800bff0:	e001      	b.n	800bff6 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800bff2:	f000 fa7d 	bl	800c4f0 <vTaskSwitchContext>
	}
 800bff6:	bf00      	nop
 800bff8:	3710      	adds	r7, #16
 800bffa:	46bd      	mov	sp, r7
 800bffc:	bd80      	pop	{r7, pc}
 800bffe:	bf00      	nop
 800c000:	200008d8 	.word	0x200008d8
 800c004:	20000d98 	.word	0x20000d98
 800c008:	20000db8 	.word	0x20000db8
 800c00c:	20000dd4 	.word	0x20000dd4
 800c010:	e000ed04 	.word	0xe000ed04
 800c014:	20000dac 	.word	0x20000dac

0800c018 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800c018:	b480      	push	{r7}
 800c01a:	b087      	sub	sp, #28
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800c020:	2300      	movs	r3, #0
 800c022:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d10a      	bne.n	800c044 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800c02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c032:	f383 8811 	msr	BASEPRI, r3
 800c036:	f3bf 8f6f 	isb	sy
 800c03a:	f3bf 8f4f 	dsb	sy
 800c03e:	60fb      	str	r3, [r7, #12]
}
 800c040:	bf00      	nop
 800c042:	e7fe      	b.n	800c042 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c044:	693b      	ldr	r3, [r7, #16]
 800c046:	695b      	ldr	r3, [r3, #20]
 800c048:	4a0a      	ldr	r2, [pc, #40]	; (800c074 <prvTaskIsTaskSuspended+0x5c>)
 800c04a:	4293      	cmp	r3, r2
 800c04c:	d10a      	bne.n	800c064 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800c04e:	693b      	ldr	r3, [r7, #16]
 800c050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c052:	4a09      	ldr	r2, [pc, #36]	; (800c078 <prvTaskIsTaskSuspended+0x60>)
 800c054:	4293      	cmp	r3, r2
 800c056:	d005      	beq.n	800c064 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d101      	bne.n	800c064 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800c060:	2301      	movs	r3, #1
 800c062:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c064:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800c066:	4618      	mov	r0, r3
 800c068:	371c      	adds	r7, #28
 800c06a:	46bd      	mov	sp, r7
 800c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c070:	4770      	bx	lr
 800c072:	bf00      	nop
 800c074:	20000d98 	.word	0x20000d98
 800c078:	20000d6c 	.word	0x20000d6c

0800c07c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b084      	sub	sp, #16
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d10a      	bne.n	800c0a4 <vTaskResume+0x28>
	__asm volatile
 800c08e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c092:	f383 8811 	msr	BASEPRI, r3
 800c096:	f3bf 8f6f 	isb	sy
 800c09a:	f3bf 8f4f 	dsb	sy
 800c09e:	60bb      	str	r3, [r7, #8]
}
 800c0a0:	bf00      	nop
 800c0a2:	e7fe      	b.n	800c0a2 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800c0a4:	4b20      	ldr	r3, [pc, #128]	; (800c128 <vTaskResume+0xac>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	68fa      	ldr	r2, [r7, #12]
 800c0aa:	429a      	cmp	r2, r3
 800c0ac:	d038      	beq.n	800c120 <vTaskResume+0xa4>
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d035      	beq.n	800c120 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800c0b4:	f001 f9e6 	bl	800d484 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800c0b8:	68f8      	ldr	r0, [r7, #12]
 800c0ba:	f7ff ffad 	bl	800c018 <prvTaskIsTaskSuspended>
 800c0be:	4603      	mov	r3, r0
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d02b      	beq.n	800c11c <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	3304      	adds	r3, #4
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	f7ff f843 	bl	800b154 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0d2:	4b16      	ldr	r3, [pc, #88]	; (800c12c <vTaskResume+0xb0>)
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	429a      	cmp	r2, r3
 800c0d8:	d903      	bls.n	800c0e2 <vTaskResume+0x66>
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0de:	4a13      	ldr	r2, [pc, #76]	; (800c12c <vTaskResume+0xb0>)
 800c0e0:	6013      	str	r3, [r2, #0]
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0e6:	4613      	mov	r3, r2
 800c0e8:	009b      	lsls	r3, r3, #2
 800c0ea:	4413      	add	r3, r2
 800c0ec:	009b      	lsls	r3, r3, #2
 800c0ee:	4a10      	ldr	r2, [pc, #64]	; (800c130 <vTaskResume+0xb4>)
 800c0f0:	441a      	add	r2, r3
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	3304      	adds	r3, #4
 800c0f6:	4619      	mov	r1, r3
 800c0f8:	4610      	mov	r0, r2
 800c0fa:	f7fe ffce 	bl	800b09a <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c102:	4b09      	ldr	r3, [pc, #36]	; (800c128 <vTaskResume+0xac>)
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c108:	429a      	cmp	r2, r3
 800c10a:	d307      	bcc.n	800c11c <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800c10c:	4b09      	ldr	r3, [pc, #36]	; (800c134 <vTaskResume+0xb8>)
 800c10e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c112:	601a      	str	r2, [r3, #0]
 800c114:	f3bf 8f4f 	dsb	sy
 800c118:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800c11c:	f001 f9e2 	bl	800d4e4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c120:	bf00      	nop
 800c122:	3710      	adds	r7, #16
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}
 800c128:	200008d8 	.word	0x200008d8
 800c12c:	20000db4 	.word	0x20000db4
 800c130:	200008dc 	.word	0x200008dc
 800c134:	e000ed04 	.word	0xe000ed04

0800c138 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b08a      	sub	sp, #40	; 0x28
 800c13c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c13e:	2300      	movs	r3, #0
 800c140:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c142:	2300      	movs	r3, #0
 800c144:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c146:	463a      	mov	r2, r7
 800c148:	1d39      	adds	r1, r7, #4
 800c14a:	f107 0308 	add.w	r3, r7, #8
 800c14e:	4618      	mov	r0, r3
 800c150:	f7fe ff42 	bl	800afd8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c154:	6839      	ldr	r1, [r7, #0]
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	68ba      	ldr	r2, [r7, #8]
 800c15a:	9202      	str	r2, [sp, #8]
 800c15c:	9301      	str	r3, [sp, #4]
 800c15e:	2300      	movs	r3, #0
 800c160:	9300      	str	r3, [sp, #0]
 800c162:	2300      	movs	r3, #0
 800c164:	460a      	mov	r2, r1
 800c166:	4921      	ldr	r1, [pc, #132]	; (800c1ec <vTaskStartScheduler+0xb4>)
 800c168:	4821      	ldr	r0, [pc, #132]	; (800c1f0 <vTaskStartScheduler+0xb8>)
 800c16a:	f7ff fd09 	bl	800bb80 <xTaskCreateStatic>
 800c16e:	4603      	mov	r3, r0
 800c170:	4a20      	ldr	r2, [pc, #128]	; (800c1f4 <vTaskStartScheduler+0xbc>)
 800c172:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c174:	4b1f      	ldr	r3, [pc, #124]	; (800c1f4 <vTaskStartScheduler+0xbc>)
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d002      	beq.n	800c182 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c17c:	2301      	movs	r3, #1
 800c17e:	617b      	str	r3, [r7, #20]
 800c180:	e001      	b.n	800c186 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c182:	2300      	movs	r3, #0
 800c184:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c186:	697b      	ldr	r3, [r7, #20]
 800c188:	2b01      	cmp	r3, #1
 800c18a:	d102      	bne.n	800c192 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c18c:	f000 fcfc 	bl	800cb88 <xTimerCreateTimerTask>
 800c190:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c192:	697b      	ldr	r3, [r7, #20]
 800c194:	2b01      	cmp	r3, #1
 800c196:	d116      	bne.n	800c1c6 <vTaskStartScheduler+0x8e>
	__asm volatile
 800c198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c19c:	f383 8811 	msr	BASEPRI, r3
 800c1a0:	f3bf 8f6f 	isb	sy
 800c1a4:	f3bf 8f4f 	dsb	sy
 800c1a8:	613b      	str	r3, [r7, #16]
}
 800c1aa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c1ac:	4b12      	ldr	r3, [pc, #72]	; (800c1f8 <vTaskStartScheduler+0xc0>)
 800c1ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c1b2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c1b4:	4b11      	ldr	r3, [pc, #68]	; (800c1fc <vTaskStartScheduler+0xc4>)
 800c1b6:	2201      	movs	r2, #1
 800c1b8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c1ba:	4b11      	ldr	r3, [pc, #68]	; (800c200 <vTaskStartScheduler+0xc8>)
 800c1bc:	2200      	movs	r2, #0
 800c1be:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c1c0:	f001 f8be 	bl	800d340 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c1c4:	e00e      	b.n	800c1e4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c1c6:	697b      	ldr	r3, [r7, #20]
 800c1c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c1cc:	d10a      	bne.n	800c1e4 <vTaskStartScheduler+0xac>
	__asm volatile
 800c1ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1d2:	f383 8811 	msr	BASEPRI, r3
 800c1d6:	f3bf 8f6f 	isb	sy
 800c1da:	f3bf 8f4f 	dsb	sy
 800c1de:	60fb      	str	r3, [r7, #12]
}
 800c1e0:	bf00      	nop
 800c1e2:	e7fe      	b.n	800c1e2 <vTaskStartScheduler+0xaa>
}
 800c1e4:	bf00      	nop
 800c1e6:	3718      	adds	r7, #24
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	bd80      	pop	{r7, pc}
 800c1ec:	080143cc 	.word	0x080143cc
 800c1f0:	0800c81d 	.word	0x0800c81d
 800c1f4:	20000dd0 	.word	0x20000dd0
 800c1f8:	20000dcc 	.word	0x20000dcc
 800c1fc:	20000db8 	.word	0x20000db8
 800c200:	20000db0 	.word	0x20000db0

0800c204 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c204:	b480      	push	{r7}
 800c206:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c208:	4b04      	ldr	r3, [pc, #16]	; (800c21c <vTaskSuspendAll+0x18>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	3301      	adds	r3, #1
 800c20e:	4a03      	ldr	r2, [pc, #12]	; (800c21c <vTaskSuspendAll+0x18>)
 800c210:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c212:	bf00      	nop
 800c214:	46bd      	mov	sp, r7
 800c216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c21a:	4770      	bx	lr
 800c21c:	20000dd4 	.word	0x20000dd4

0800c220 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c220:	b580      	push	{r7, lr}
 800c222:	b084      	sub	sp, #16
 800c224:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c226:	2300      	movs	r3, #0
 800c228:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c22a:	2300      	movs	r3, #0
 800c22c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c22e:	4b42      	ldr	r3, [pc, #264]	; (800c338 <xTaskResumeAll+0x118>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	2b00      	cmp	r3, #0
 800c234:	d10a      	bne.n	800c24c <xTaskResumeAll+0x2c>
	__asm volatile
 800c236:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c23a:	f383 8811 	msr	BASEPRI, r3
 800c23e:	f3bf 8f6f 	isb	sy
 800c242:	f3bf 8f4f 	dsb	sy
 800c246:	603b      	str	r3, [r7, #0]
}
 800c248:	bf00      	nop
 800c24a:	e7fe      	b.n	800c24a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c24c:	f001 f91a 	bl	800d484 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c250:	4b39      	ldr	r3, [pc, #228]	; (800c338 <xTaskResumeAll+0x118>)
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	3b01      	subs	r3, #1
 800c256:	4a38      	ldr	r2, [pc, #224]	; (800c338 <xTaskResumeAll+0x118>)
 800c258:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c25a:	4b37      	ldr	r3, [pc, #220]	; (800c338 <xTaskResumeAll+0x118>)
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d162      	bne.n	800c328 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c262:	4b36      	ldr	r3, [pc, #216]	; (800c33c <xTaskResumeAll+0x11c>)
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d05e      	beq.n	800c328 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c26a:	e02f      	b.n	800c2cc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c26c:	4b34      	ldr	r3, [pc, #208]	; (800c340 <xTaskResumeAll+0x120>)
 800c26e:	68db      	ldr	r3, [r3, #12]
 800c270:	68db      	ldr	r3, [r3, #12]
 800c272:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	3318      	adds	r3, #24
 800c278:	4618      	mov	r0, r3
 800c27a:	f7fe ff6b 	bl	800b154 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	3304      	adds	r3, #4
 800c282:	4618      	mov	r0, r3
 800c284:	f7fe ff66 	bl	800b154 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c28c:	4b2d      	ldr	r3, [pc, #180]	; (800c344 <xTaskResumeAll+0x124>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	429a      	cmp	r2, r3
 800c292:	d903      	bls.n	800c29c <xTaskResumeAll+0x7c>
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c298:	4a2a      	ldr	r2, [pc, #168]	; (800c344 <xTaskResumeAll+0x124>)
 800c29a:	6013      	str	r3, [r2, #0]
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2a0:	4613      	mov	r3, r2
 800c2a2:	009b      	lsls	r3, r3, #2
 800c2a4:	4413      	add	r3, r2
 800c2a6:	009b      	lsls	r3, r3, #2
 800c2a8:	4a27      	ldr	r2, [pc, #156]	; (800c348 <xTaskResumeAll+0x128>)
 800c2aa:	441a      	add	r2, r3
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	3304      	adds	r3, #4
 800c2b0:	4619      	mov	r1, r3
 800c2b2:	4610      	mov	r0, r2
 800c2b4:	f7fe fef1 	bl	800b09a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2bc:	4b23      	ldr	r3, [pc, #140]	; (800c34c <xTaskResumeAll+0x12c>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2c2:	429a      	cmp	r2, r3
 800c2c4:	d302      	bcc.n	800c2cc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c2c6:	4b22      	ldr	r3, [pc, #136]	; (800c350 <xTaskResumeAll+0x130>)
 800c2c8:	2201      	movs	r2, #1
 800c2ca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c2cc:	4b1c      	ldr	r3, [pc, #112]	; (800c340 <xTaskResumeAll+0x120>)
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d1cb      	bne.n	800c26c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d001      	beq.n	800c2de <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c2da:	f000 fb55 	bl	800c988 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c2de:	4b1d      	ldr	r3, [pc, #116]	; (800c354 <xTaskResumeAll+0x134>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d010      	beq.n	800c30c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c2ea:	f000 f847 	bl	800c37c <xTaskIncrementTick>
 800c2ee:	4603      	mov	r3, r0
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d002      	beq.n	800c2fa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c2f4:	4b16      	ldr	r3, [pc, #88]	; (800c350 <xTaskResumeAll+0x130>)
 800c2f6:	2201      	movs	r2, #1
 800c2f8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	3b01      	subs	r3, #1
 800c2fe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	2b00      	cmp	r3, #0
 800c304:	d1f1      	bne.n	800c2ea <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c306:	4b13      	ldr	r3, [pc, #76]	; (800c354 <xTaskResumeAll+0x134>)
 800c308:	2200      	movs	r2, #0
 800c30a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c30c:	4b10      	ldr	r3, [pc, #64]	; (800c350 <xTaskResumeAll+0x130>)
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	2b00      	cmp	r3, #0
 800c312:	d009      	beq.n	800c328 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c314:	2301      	movs	r3, #1
 800c316:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c318:	4b0f      	ldr	r3, [pc, #60]	; (800c358 <xTaskResumeAll+0x138>)
 800c31a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c31e:	601a      	str	r2, [r3, #0]
 800c320:	f3bf 8f4f 	dsb	sy
 800c324:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c328:	f001 f8dc 	bl	800d4e4 <vPortExitCritical>

	return xAlreadyYielded;
 800c32c:	68bb      	ldr	r3, [r7, #8]
}
 800c32e:	4618      	mov	r0, r3
 800c330:	3710      	adds	r7, #16
 800c332:	46bd      	mov	sp, r7
 800c334:	bd80      	pop	{r7, pc}
 800c336:	bf00      	nop
 800c338:	20000dd4 	.word	0x20000dd4
 800c33c:	20000dac 	.word	0x20000dac
 800c340:	20000d6c 	.word	0x20000d6c
 800c344:	20000db4 	.word	0x20000db4
 800c348:	200008dc 	.word	0x200008dc
 800c34c:	200008d8 	.word	0x200008d8
 800c350:	20000dc0 	.word	0x20000dc0
 800c354:	20000dbc 	.word	0x20000dbc
 800c358:	e000ed04 	.word	0xe000ed04

0800c35c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c35c:	b480      	push	{r7}
 800c35e:	b083      	sub	sp, #12
 800c360:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c362:	4b05      	ldr	r3, [pc, #20]	; (800c378 <xTaskGetTickCount+0x1c>)
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c368:	687b      	ldr	r3, [r7, #4]
}
 800c36a:	4618      	mov	r0, r3
 800c36c:	370c      	adds	r7, #12
 800c36e:	46bd      	mov	sp, r7
 800c370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c374:	4770      	bx	lr
 800c376:	bf00      	nop
 800c378:	20000db0 	.word	0x20000db0

0800c37c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c37c:	b580      	push	{r7, lr}
 800c37e:	b086      	sub	sp, #24
 800c380:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c382:	2300      	movs	r3, #0
 800c384:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c386:	4b4f      	ldr	r3, [pc, #316]	; (800c4c4 <xTaskIncrementTick+0x148>)
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	f040 808f 	bne.w	800c4ae <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c390:	4b4d      	ldr	r3, [pc, #308]	; (800c4c8 <xTaskIncrementTick+0x14c>)
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	3301      	adds	r3, #1
 800c396:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c398:	4a4b      	ldr	r2, [pc, #300]	; (800c4c8 <xTaskIncrementTick+0x14c>)
 800c39a:	693b      	ldr	r3, [r7, #16]
 800c39c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c39e:	693b      	ldr	r3, [r7, #16]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d120      	bne.n	800c3e6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c3a4:	4b49      	ldr	r3, [pc, #292]	; (800c4cc <xTaskIncrementTick+0x150>)
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d00a      	beq.n	800c3c4 <xTaskIncrementTick+0x48>
	__asm volatile
 800c3ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3b2:	f383 8811 	msr	BASEPRI, r3
 800c3b6:	f3bf 8f6f 	isb	sy
 800c3ba:	f3bf 8f4f 	dsb	sy
 800c3be:	603b      	str	r3, [r7, #0]
}
 800c3c0:	bf00      	nop
 800c3c2:	e7fe      	b.n	800c3c2 <xTaskIncrementTick+0x46>
 800c3c4:	4b41      	ldr	r3, [pc, #260]	; (800c4cc <xTaskIncrementTick+0x150>)
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	60fb      	str	r3, [r7, #12]
 800c3ca:	4b41      	ldr	r3, [pc, #260]	; (800c4d0 <xTaskIncrementTick+0x154>)
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	4a3f      	ldr	r2, [pc, #252]	; (800c4cc <xTaskIncrementTick+0x150>)
 800c3d0:	6013      	str	r3, [r2, #0]
 800c3d2:	4a3f      	ldr	r2, [pc, #252]	; (800c4d0 <xTaskIncrementTick+0x154>)
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	6013      	str	r3, [r2, #0]
 800c3d8:	4b3e      	ldr	r3, [pc, #248]	; (800c4d4 <xTaskIncrementTick+0x158>)
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	3301      	adds	r3, #1
 800c3de:	4a3d      	ldr	r2, [pc, #244]	; (800c4d4 <xTaskIncrementTick+0x158>)
 800c3e0:	6013      	str	r3, [r2, #0]
 800c3e2:	f000 fad1 	bl	800c988 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c3e6:	4b3c      	ldr	r3, [pc, #240]	; (800c4d8 <xTaskIncrementTick+0x15c>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	693a      	ldr	r2, [r7, #16]
 800c3ec:	429a      	cmp	r2, r3
 800c3ee:	d349      	bcc.n	800c484 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c3f0:	4b36      	ldr	r3, [pc, #216]	; (800c4cc <xTaskIncrementTick+0x150>)
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d104      	bne.n	800c404 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c3fa:	4b37      	ldr	r3, [pc, #220]	; (800c4d8 <xTaskIncrementTick+0x15c>)
 800c3fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c400:	601a      	str	r2, [r3, #0]
					break;
 800c402:	e03f      	b.n	800c484 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c404:	4b31      	ldr	r3, [pc, #196]	; (800c4cc <xTaskIncrementTick+0x150>)
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	68db      	ldr	r3, [r3, #12]
 800c40a:	68db      	ldr	r3, [r3, #12]
 800c40c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c40e:	68bb      	ldr	r3, [r7, #8]
 800c410:	685b      	ldr	r3, [r3, #4]
 800c412:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c414:	693a      	ldr	r2, [r7, #16]
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	429a      	cmp	r2, r3
 800c41a:	d203      	bcs.n	800c424 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c41c:	4a2e      	ldr	r2, [pc, #184]	; (800c4d8 <xTaskIncrementTick+0x15c>)
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c422:	e02f      	b.n	800c484 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c424:	68bb      	ldr	r3, [r7, #8]
 800c426:	3304      	adds	r3, #4
 800c428:	4618      	mov	r0, r3
 800c42a:	f7fe fe93 	bl	800b154 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c432:	2b00      	cmp	r3, #0
 800c434:	d004      	beq.n	800c440 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c436:	68bb      	ldr	r3, [r7, #8]
 800c438:	3318      	adds	r3, #24
 800c43a:	4618      	mov	r0, r3
 800c43c:	f7fe fe8a 	bl	800b154 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c440:	68bb      	ldr	r3, [r7, #8]
 800c442:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c444:	4b25      	ldr	r3, [pc, #148]	; (800c4dc <xTaskIncrementTick+0x160>)
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	429a      	cmp	r2, r3
 800c44a:	d903      	bls.n	800c454 <xTaskIncrementTick+0xd8>
 800c44c:	68bb      	ldr	r3, [r7, #8]
 800c44e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c450:	4a22      	ldr	r2, [pc, #136]	; (800c4dc <xTaskIncrementTick+0x160>)
 800c452:	6013      	str	r3, [r2, #0]
 800c454:	68bb      	ldr	r3, [r7, #8]
 800c456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c458:	4613      	mov	r3, r2
 800c45a:	009b      	lsls	r3, r3, #2
 800c45c:	4413      	add	r3, r2
 800c45e:	009b      	lsls	r3, r3, #2
 800c460:	4a1f      	ldr	r2, [pc, #124]	; (800c4e0 <xTaskIncrementTick+0x164>)
 800c462:	441a      	add	r2, r3
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	3304      	adds	r3, #4
 800c468:	4619      	mov	r1, r3
 800c46a:	4610      	mov	r0, r2
 800c46c:	f7fe fe15 	bl	800b09a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c474:	4b1b      	ldr	r3, [pc, #108]	; (800c4e4 <xTaskIncrementTick+0x168>)
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c47a:	429a      	cmp	r2, r3
 800c47c:	d3b8      	bcc.n	800c3f0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c47e:	2301      	movs	r3, #1
 800c480:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c482:	e7b5      	b.n	800c3f0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c484:	4b17      	ldr	r3, [pc, #92]	; (800c4e4 <xTaskIncrementTick+0x168>)
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c48a:	4915      	ldr	r1, [pc, #84]	; (800c4e0 <xTaskIncrementTick+0x164>)
 800c48c:	4613      	mov	r3, r2
 800c48e:	009b      	lsls	r3, r3, #2
 800c490:	4413      	add	r3, r2
 800c492:	009b      	lsls	r3, r3, #2
 800c494:	440b      	add	r3, r1
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	2b01      	cmp	r3, #1
 800c49a:	d901      	bls.n	800c4a0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c49c:	2301      	movs	r3, #1
 800c49e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c4a0:	4b11      	ldr	r3, [pc, #68]	; (800c4e8 <xTaskIncrementTick+0x16c>)
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d007      	beq.n	800c4b8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c4a8:	2301      	movs	r3, #1
 800c4aa:	617b      	str	r3, [r7, #20]
 800c4ac:	e004      	b.n	800c4b8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c4ae:	4b0f      	ldr	r3, [pc, #60]	; (800c4ec <xTaskIncrementTick+0x170>)
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	3301      	adds	r3, #1
 800c4b4:	4a0d      	ldr	r2, [pc, #52]	; (800c4ec <xTaskIncrementTick+0x170>)
 800c4b6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c4b8:	697b      	ldr	r3, [r7, #20]
}
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	3718      	adds	r7, #24
 800c4be:	46bd      	mov	sp, r7
 800c4c0:	bd80      	pop	{r7, pc}
 800c4c2:	bf00      	nop
 800c4c4:	20000dd4 	.word	0x20000dd4
 800c4c8:	20000db0 	.word	0x20000db0
 800c4cc:	20000d64 	.word	0x20000d64
 800c4d0:	20000d68 	.word	0x20000d68
 800c4d4:	20000dc4 	.word	0x20000dc4
 800c4d8:	20000dcc 	.word	0x20000dcc
 800c4dc:	20000db4 	.word	0x20000db4
 800c4e0:	200008dc 	.word	0x200008dc
 800c4e4:	200008d8 	.word	0x200008d8
 800c4e8:	20000dc0 	.word	0x20000dc0
 800c4ec:	20000dbc 	.word	0x20000dbc

0800c4f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c4f0:	b480      	push	{r7}
 800c4f2:	b085      	sub	sp, #20
 800c4f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c4f6:	4b28      	ldr	r3, [pc, #160]	; (800c598 <vTaskSwitchContext+0xa8>)
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d003      	beq.n	800c506 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c4fe:	4b27      	ldr	r3, [pc, #156]	; (800c59c <vTaskSwitchContext+0xac>)
 800c500:	2201      	movs	r2, #1
 800c502:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c504:	e041      	b.n	800c58a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800c506:	4b25      	ldr	r3, [pc, #148]	; (800c59c <vTaskSwitchContext+0xac>)
 800c508:	2200      	movs	r2, #0
 800c50a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c50c:	4b24      	ldr	r3, [pc, #144]	; (800c5a0 <vTaskSwitchContext+0xb0>)
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	60fb      	str	r3, [r7, #12]
 800c512:	e010      	b.n	800c536 <vTaskSwitchContext+0x46>
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d10a      	bne.n	800c530 <vTaskSwitchContext+0x40>
	__asm volatile
 800c51a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c51e:	f383 8811 	msr	BASEPRI, r3
 800c522:	f3bf 8f6f 	isb	sy
 800c526:	f3bf 8f4f 	dsb	sy
 800c52a:	607b      	str	r3, [r7, #4]
}
 800c52c:	bf00      	nop
 800c52e:	e7fe      	b.n	800c52e <vTaskSwitchContext+0x3e>
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	3b01      	subs	r3, #1
 800c534:	60fb      	str	r3, [r7, #12]
 800c536:	491b      	ldr	r1, [pc, #108]	; (800c5a4 <vTaskSwitchContext+0xb4>)
 800c538:	68fa      	ldr	r2, [r7, #12]
 800c53a:	4613      	mov	r3, r2
 800c53c:	009b      	lsls	r3, r3, #2
 800c53e:	4413      	add	r3, r2
 800c540:	009b      	lsls	r3, r3, #2
 800c542:	440b      	add	r3, r1
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d0e4      	beq.n	800c514 <vTaskSwitchContext+0x24>
 800c54a:	68fa      	ldr	r2, [r7, #12]
 800c54c:	4613      	mov	r3, r2
 800c54e:	009b      	lsls	r3, r3, #2
 800c550:	4413      	add	r3, r2
 800c552:	009b      	lsls	r3, r3, #2
 800c554:	4a13      	ldr	r2, [pc, #76]	; (800c5a4 <vTaskSwitchContext+0xb4>)
 800c556:	4413      	add	r3, r2
 800c558:	60bb      	str	r3, [r7, #8]
 800c55a:	68bb      	ldr	r3, [r7, #8]
 800c55c:	685b      	ldr	r3, [r3, #4]
 800c55e:	685a      	ldr	r2, [r3, #4]
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	605a      	str	r2, [r3, #4]
 800c564:	68bb      	ldr	r3, [r7, #8]
 800c566:	685a      	ldr	r2, [r3, #4]
 800c568:	68bb      	ldr	r3, [r7, #8]
 800c56a:	3308      	adds	r3, #8
 800c56c:	429a      	cmp	r2, r3
 800c56e:	d104      	bne.n	800c57a <vTaskSwitchContext+0x8a>
 800c570:	68bb      	ldr	r3, [r7, #8]
 800c572:	685b      	ldr	r3, [r3, #4]
 800c574:	685a      	ldr	r2, [r3, #4]
 800c576:	68bb      	ldr	r3, [r7, #8]
 800c578:	605a      	str	r2, [r3, #4]
 800c57a:	68bb      	ldr	r3, [r7, #8]
 800c57c:	685b      	ldr	r3, [r3, #4]
 800c57e:	68db      	ldr	r3, [r3, #12]
 800c580:	4a09      	ldr	r2, [pc, #36]	; (800c5a8 <vTaskSwitchContext+0xb8>)
 800c582:	6013      	str	r3, [r2, #0]
 800c584:	4a06      	ldr	r2, [pc, #24]	; (800c5a0 <vTaskSwitchContext+0xb0>)
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	6013      	str	r3, [r2, #0]
}
 800c58a:	bf00      	nop
 800c58c:	3714      	adds	r7, #20
 800c58e:	46bd      	mov	sp, r7
 800c590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c594:	4770      	bx	lr
 800c596:	bf00      	nop
 800c598:	20000dd4 	.word	0x20000dd4
 800c59c:	20000dc0 	.word	0x20000dc0
 800c5a0:	20000db4 	.word	0x20000db4
 800c5a4:	200008dc 	.word	0x200008dc
 800c5a8:	200008d8 	.word	0x200008d8

0800c5ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b084      	sub	sp, #16
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	6078      	str	r0, [r7, #4]
 800c5b4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d10a      	bne.n	800c5d2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c5bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5c0:	f383 8811 	msr	BASEPRI, r3
 800c5c4:	f3bf 8f6f 	isb	sy
 800c5c8:	f3bf 8f4f 	dsb	sy
 800c5cc:	60fb      	str	r3, [r7, #12]
}
 800c5ce:	bf00      	nop
 800c5d0:	e7fe      	b.n	800c5d0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c5d2:	4b07      	ldr	r3, [pc, #28]	; (800c5f0 <vTaskPlaceOnEventList+0x44>)
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	3318      	adds	r3, #24
 800c5d8:	4619      	mov	r1, r3
 800c5da:	6878      	ldr	r0, [r7, #4]
 800c5dc:	f7fe fd81 	bl	800b0e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c5e0:	2101      	movs	r1, #1
 800c5e2:	6838      	ldr	r0, [r7, #0]
 800c5e4:	f000 fa7c 	bl	800cae0 <prvAddCurrentTaskToDelayedList>
}
 800c5e8:	bf00      	nop
 800c5ea:	3710      	adds	r7, #16
 800c5ec:	46bd      	mov	sp, r7
 800c5ee:	bd80      	pop	{r7, pc}
 800c5f0:	200008d8 	.word	0x200008d8

0800c5f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c5f4:	b580      	push	{r7, lr}
 800c5f6:	b086      	sub	sp, #24
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	60f8      	str	r0, [r7, #12]
 800c5fc:	60b9      	str	r1, [r7, #8]
 800c5fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	2b00      	cmp	r3, #0
 800c604:	d10a      	bne.n	800c61c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c60a:	f383 8811 	msr	BASEPRI, r3
 800c60e:	f3bf 8f6f 	isb	sy
 800c612:	f3bf 8f4f 	dsb	sy
 800c616:	617b      	str	r3, [r7, #20]
}
 800c618:	bf00      	nop
 800c61a:	e7fe      	b.n	800c61a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c61c:	4b0a      	ldr	r3, [pc, #40]	; (800c648 <vTaskPlaceOnEventListRestricted+0x54>)
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	3318      	adds	r3, #24
 800c622:	4619      	mov	r1, r3
 800c624:	68f8      	ldr	r0, [r7, #12]
 800c626:	f7fe fd38 	bl	800b09a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d002      	beq.n	800c636 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c630:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c634:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c636:	6879      	ldr	r1, [r7, #4]
 800c638:	68b8      	ldr	r0, [r7, #8]
 800c63a:	f000 fa51 	bl	800cae0 <prvAddCurrentTaskToDelayedList>
	}
 800c63e:	bf00      	nop
 800c640:	3718      	adds	r7, #24
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}
 800c646:	bf00      	nop
 800c648:	200008d8 	.word	0x200008d8

0800c64c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b086      	sub	sp, #24
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	68db      	ldr	r3, [r3, #12]
 800c658:	68db      	ldr	r3, [r3, #12]
 800c65a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c65c:	693b      	ldr	r3, [r7, #16]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d10a      	bne.n	800c678 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c662:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c666:	f383 8811 	msr	BASEPRI, r3
 800c66a:	f3bf 8f6f 	isb	sy
 800c66e:	f3bf 8f4f 	dsb	sy
 800c672:	60fb      	str	r3, [r7, #12]
}
 800c674:	bf00      	nop
 800c676:	e7fe      	b.n	800c676 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c678:	693b      	ldr	r3, [r7, #16]
 800c67a:	3318      	adds	r3, #24
 800c67c:	4618      	mov	r0, r3
 800c67e:	f7fe fd69 	bl	800b154 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c682:	4b1e      	ldr	r3, [pc, #120]	; (800c6fc <xTaskRemoveFromEventList+0xb0>)
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d11d      	bne.n	800c6c6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c68a:	693b      	ldr	r3, [r7, #16]
 800c68c:	3304      	adds	r3, #4
 800c68e:	4618      	mov	r0, r3
 800c690:	f7fe fd60 	bl	800b154 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c694:	693b      	ldr	r3, [r7, #16]
 800c696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c698:	4b19      	ldr	r3, [pc, #100]	; (800c700 <xTaskRemoveFromEventList+0xb4>)
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	429a      	cmp	r2, r3
 800c69e:	d903      	bls.n	800c6a8 <xTaskRemoveFromEventList+0x5c>
 800c6a0:	693b      	ldr	r3, [r7, #16]
 800c6a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6a4:	4a16      	ldr	r2, [pc, #88]	; (800c700 <xTaskRemoveFromEventList+0xb4>)
 800c6a6:	6013      	str	r3, [r2, #0]
 800c6a8:	693b      	ldr	r3, [r7, #16]
 800c6aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6ac:	4613      	mov	r3, r2
 800c6ae:	009b      	lsls	r3, r3, #2
 800c6b0:	4413      	add	r3, r2
 800c6b2:	009b      	lsls	r3, r3, #2
 800c6b4:	4a13      	ldr	r2, [pc, #76]	; (800c704 <xTaskRemoveFromEventList+0xb8>)
 800c6b6:	441a      	add	r2, r3
 800c6b8:	693b      	ldr	r3, [r7, #16]
 800c6ba:	3304      	adds	r3, #4
 800c6bc:	4619      	mov	r1, r3
 800c6be:	4610      	mov	r0, r2
 800c6c0:	f7fe fceb 	bl	800b09a <vListInsertEnd>
 800c6c4:	e005      	b.n	800c6d2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c6c6:	693b      	ldr	r3, [r7, #16]
 800c6c8:	3318      	adds	r3, #24
 800c6ca:	4619      	mov	r1, r3
 800c6cc:	480e      	ldr	r0, [pc, #56]	; (800c708 <xTaskRemoveFromEventList+0xbc>)
 800c6ce:	f7fe fce4 	bl	800b09a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c6d2:	693b      	ldr	r3, [r7, #16]
 800c6d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6d6:	4b0d      	ldr	r3, [pc, #52]	; (800c70c <xTaskRemoveFromEventList+0xc0>)
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6dc:	429a      	cmp	r2, r3
 800c6de:	d905      	bls.n	800c6ec <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c6e0:	2301      	movs	r3, #1
 800c6e2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c6e4:	4b0a      	ldr	r3, [pc, #40]	; (800c710 <xTaskRemoveFromEventList+0xc4>)
 800c6e6:	2201      	movs	r2, #1
 800c6e8:	601a      	str	r2, [r3, #0]
 800c6ea:	e001      	b.n	800c6f0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c6f0:	697b      	ldr	r3, [r7, #20]
}
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	3718      	adds	r7, #24
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	bd80      	pop	{r7, pc}
 800c6fa:	bf00      	nop
 800c6fc:	20000dd4 	.word	0x20000dd4
 800c700:	20000db4 	.word	0x20000db4
 800c704:	200008dc 	.word	0x200008dc
 800c708:	20000d6c 	.word	0x20000d6c
 800c70c:	200008d8 	.word	0x200008d8
 800c710:	20000dc0 	.word	0x20000dc0

0800c714 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c714:	b480      	push	{r7}
 800c716:	b083      	sub	sp, #12
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c71c:	4b06      	ldr	r3, [pc, #24]	; (800c738 <vTaskInternalSetTimeOutState+0x24>)
 800c71e:	681a      	ldr	r2, [r3, #0]
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c724:	4b05      	ldr	r3, [pc, #20]	; (800c73c <vTaskInternalSetTimeOutState+0x28>)
 800c726:	681a      	ldr	r2, [r3, #0]
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	605a      	str	r2, [r3, #4]
}
 800c72c:	bf00      	nop
 800c72e:	370c      	adds	r7, #12
 800c730:	46bd      	mov	sp, r7
 800c732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c736:	4770      	bx	lr
 800c738:	20000dc4 	.word	0x20000dc4
 800c73c:	20000db0 	.word	0x20000db0

0800c740 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b088      	sub	sp, #32
 800c744:	af00      	add	r7, sp, #0
 800c746:	6078      	str	r0, [r7, #4]
 800c748:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d10a      	bne.n	800c766 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c750:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c754:	f383 8811 	msr	BASEPRI, r3
 800c758:	f3bf 8f6f 	isb	sy
 800c75c:	f3bf 8f4f 	dsb	sy
 800c760:	613b      	str	r3, [r7, #16]
}
 800c762:	bf00      	nop
 800c764:	e7fe      	b.n	800c764 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c766:	683b      	ldr	r3, [r7, #0]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d10a      	bne.n	800c782 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c76c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c770:	f383 8811 	msr	BASEPRI, r3
 800c774:	f3bf 8f6f 	isb	sy
 800c778:	f3bf 8f4f 	dsb	sy
 800c77c:	60fb      	str	r3, [r7, #12]
}
 800c77e:	bf00      	nop
 800c780:	e7fe      	b.n	800c780 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c782:	f000 fe7f 	bl	800d484 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c786:	4b1d      	ldr	r3, [pc, #116]	; (800c7fc <xTaskCheckForTimeOut+0xbc>)
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	685b      	ldr	r3, [r3, #4]
 800c790:	69ba      	ldr	r2, [r7, #24]
 800c792:	1ad3      	subs	r3, r2, r3
 800c794:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c796:	683b      	ldr	r3, [r7, #0]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c79e:	d102      	bne.n	800c7a6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	61fb      	str	r3, [r7, #28]
 800c7a4:	e023      	b.n	800c7ee <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681a      	ldr	r2, [r3, #0]
 800c7aa:	4b15      	ldr	r3, [pc, #84]	; (800c800 <xTaskCheckForTimeOut+0xc0>)
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	429a      	cmp	r2, r3
 800c7b0:	d007      	beq.n	800c7c2 <xTaskCheckForTimeOut+0x82>
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	685b      	ldr	r3, [r3, #4]
 800c7b6:	69ba      	ldr	r2, [r7, #24]
 800c7b8:	429a      	cmp	r2, r3
 800c7ba:	d302      	bcc.n	800c7c2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c7bc:	2301      	movs	r3, #1
 800c7be:	61fb      	str	r3, [r7, #28]
 800c7c0:	e015      	b.n	800c7ee <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c7c2:	683b      	ldr	r3, [r7, #0]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	697a      	ldr	r2, [r7, #20]
 800c7c8:	429a      	cmp	r2, r3
 800c7ca:	d20b      	bcs.n	800c7e4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	681a      	ldr	r2, [r3, #0]
 800c7d0:	697b      	ldr	r3, [r7, #20]
 800c7d2:	1ad2      	subs	r2, r2, r3
 800c7d4:	683b      	ldr	r3, [r7, #0]
 800c7d6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c7d8:	6878      	ldr	r0, [r7, #4]
 800c7da:	f7ff ff9b 	bl	800c714 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c7de:	2300      	movs	r3, #0
 800c7e0:	61fb      	str	r3, [r7, #28]
 800c7e2:	e004      	b.n	800c7ee <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c7e4:	683b      	ldr	r3, [r7, #0]
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c7ea:	2301      	movs	r3, #1
 800c7ec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c7ee:	f000 fe79 	bl	800d4e4 <vPortExitCritical>

	return xReturn;
 800c7f2:	69fb      	ldr	r3, [r7, #28]
}
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	3720      	adds	r7, #32
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	bd80      	pop	{r7, pc}
 800c7fc:	20000db0 	.word	0x20000db0
 800c800:	20000dc4 	.word	0x20000dc4

0800c804 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c804:	b480      	push	{r7}
 800c806:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c808:	4b03      	ldr	r3, [pc, #12]	; (800c818 <vTaskMissedYield+0x14>)
 800c80a:	2201      	movs	r2, #1
 800c80c:	601a      	str	r2, [r3, #0]
}
 800c80e:	bf00      	nop
 800c810:	46bd      	mov	sp, r7
 800c812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c816:	4770      	bx	lr
 800c818:	20000dc0 	.word	0x20000dc0

0800c81c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c81c:	b580      	push	{r7, lr}
 800c81e:	b082      	sub	sp, #8
 800c820:	af00      	add	r7, sp, #0
 800c822:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c824:	f000 f852 	bl	800c8cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c828:	4b06      	ldr	r3, [pc, #24]	; (800c844 <prvIdleTask+0x28>)
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	2b01      	cmp	r3, #1
 800c82e:	d9f9      	bls.n	800c824 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c830:	4b05      	ldr	r3, [pc, #20]	; (800c848 <prvIdleTask+0x2c>)
 800c832:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c836:	601a      	str	r2, [r3, #0]
 800c838:	f3bf 8f4f 	dsb	sy
 800c83c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c840:	e7f0      	b.n	800c824 <prvIdleTask+0x8>
 800c842:	bf00      	nop
 800c844:	200008dc 	.word	0x200008dc
 800c848:	e000ed04 	.word	0xe000ed04

0800c84c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b082      	sub	sp, #8
 800c850:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c852:	2300      	movs	r3, #0
 800c854:	607b      	str	r3, [r7, #4]
 800c856:	e00c      	b.n	800c872 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c858:	687a      	ldr	r2, [r7, #4]
 800c85a:	4613      	mov	r3, r2
 800c85c:	009b      	lsls	r3, r3, #2
 800c85e:	4413      	add	r3, r2
 800c860:	009b      	lsls	r3, r3, #2
 800c862:	4a12      	ldr	r2, [pc, #72]	; (800c8ac <prvInitialiseTaskLists+0x60>)
 800c864:	4413      	add	r3, r2
 800c866:	4618      	mov	r0, r3
 800c868:	f7fe fbea 	bl	800b040 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	3301      	adds	r3, #1
 800c870:	607b      	str	r3, [r7, #4]
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	2b37      	cmp	r3, #55	; 0x37
 800c876:	d9ef      	bls.n	800c858 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c878:	480d      	ldr	r0, [pc, #52]	; (800c8b0 <prvInitialiseTaskLists+0x64>)
 800c87a:	f7fe fbe1 	bl	800b040 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c87e:	480d      	ldr	r0, [pc, #52]	; (800c8b4 <prvInitialiseTaskLists+0x68>)
 800c880:	f7fe fbde 	bl	800b040 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c884:	480c      	ldr	r0, [pc, #48]	; (800c8b8 <prvInitialiseTaskLists+0x6c>)
 800c886:	f7fe fbdb 	bl	800b040 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c88a:	480c      	ldr	r0, [pc, #48]	; (800c8bc <prvInitialiseTaskLists+0x70>)
 800c88c:	f7fe fbd8 	bl	800b040 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c890:	480b      	ldr	r0, [pc, #44]	; (800c8c0 <prvInitialiseTaskLists+0x74>)
 800c892:	f7fe fbd5 	bl	800b040 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c896:	4b0b      	ldr	r3, [pc, #44]	; (800c8c4 <prvInitialiseTaskLists+0x78>)
 800c898:	4a05      	ldr	r2, [pc, #20]	; (800c8b0 <prvInitialiseTaskLists+0x64>)
 800c89a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c89c:	4b0a      	ldr	r3, [pc, #40]	; (800c8c8 <prvInitialiseTaskLists+0x7c>)
 800c89e:	4a05      	ldr	r2, [pc, #20]	; (800c8b4 <prvInitialiseTaskLists+0x68>)
 800c8a0:	601a      	str	r2, [r3, #0]
}
 800c8a2:	bf00      	nop
 800c8a4:	3708      	adds	r7, #8
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}
 800c8aa:	bf00      	nop
 800c8ac:	200008dc 	.word	0x200008dc
 800c8b0:	20000d3c 	.word	0x20000d3c
 800c8b4:	20000d50 	.word	0x20000d50
 800c8b8:	20000d6c 	.word	0x20000d6c
 800c8bc:	20000d80 	.word	0x20000d80
 800c8c0:	20000d98 	.word	0x20000d98
 800c8c4:	20000d64 	.word	0x20000d64
 800c8c8:	20000d68 	.word	0x20000d68

0800c8cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c8cc:	b580      	push	{r7, lr}
 800c8ce:	b082      	sub	sp, #8
 800c8d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c8d2:	e019      	b.n	800c908 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c8d4:	f000 fdd6 	bl	800d484 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8d8:	4b10      	ldr	r3, [pc, #64]	; (800c91c <prvCheckTasksWaitingTermination+0x50>)
 800c8da:	68db      	ldr	r3, [r3, #12]
 800c8dc:	68db      	ldr	r3, [r3, #12]
 800c8de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	3304      	adds	r3, #4
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	f7fe fc35 	bl	800b154 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c8ea:	4b0d      	ldr	r3, [pc, #52]	; (800c920 <prvCheckTasksWaitingTermination+0x54>)
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	3b01      	subs	r3, #1
 800c8f0:	4a0b      	ldr	r2, [pc, #44]	; (800c920 <prvCheckTasksWaitingTermination+0x54>)
 800c8f2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c8f4:	4b0b      	ldr	r3, [pc, #44]	; (800c924 <prvCheckTasksWaitingTermination+0x58>)
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	3b01      	subs	r3, #1
 800c8fa:	4a0a      	ldr	r2, [pc, #40]	; (800c924 <prvCheckTasksWaitingTermination+0x58>)
 800c8fc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c8fe:	f000 fdf1 	bl	800d4e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c902:	6878      	ldr	r0, [r7, #4]
 800c904:	f000 f810 	bl	800c928 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c908:	4b06      	ldr	r3, [pc, #24]	; (800c924 <prvCheckTasksWaitingTermination+0x58>)
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d1e1      	bne.n	800c8d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c910:	bf00      	nop
 800c912:	bf00      	nop
 800c914:	3708      	adds	r7, #8
 800c916:	46bd      	mov	sp, r7
 800c918:	bd80      	pop	{r7, pc}
 800c91a:	bf00      	nop
 800c91c:	20000d80 	.word	0x20000d80
 800c920:	20000dac 	.word	0x20000dac
 800c924:	20000d94 	.word	0x20000d94

0800c928 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c928:	b580      	push	{r7, lr}
 800c92a:	b084      	sub	sp, #16
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c936:	2b00      	cmp	r3, #0
 800c938:	d108      	bne.n	800c94c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c93e:	4618      	mov	r0, r3
 800c940:	f000 ff8e 	bl	800d860 <vPortFree>
				vPortFree( pxTCB );
 800c944:	6878      	ldr	r0, [r7, #4]
 800c946:	f000 ff8b 	bl	800d860 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c94a:	e018      	b.n	800c97e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c952:	2b01      	cmp	r3, #1
 800c954:	d103      	bne.n	800c95e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c956:	6878      	ldr	r0, [r7, #4]
 800c958:	f000 ff82 	bl	800d860 <vPortFree>
	}
 800c95c:	e00f      	b.n	800c97e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c964:	2b02      	cmp	r3, #2
 800c966:	d00a      	beq.n	800c97e <prvDeleteTCB+0x56>
	__asm volatile
 800c968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c96c:	f383 8811 	msr	BASEPRI, r3
 800c970:	f3bf 8f6f 	isb	sy
 800c974:	f3bf 8f4f 	dsb	sy
 800c978:	60fb      	str	r3, [r7, #12]
}
 800c97a:	bf00      	nop
 800c97c:	e7fe      	b.n	800c97c <prvDeleteTCB+0x54>
	}
 800c97e:	bf00      	nop
 800c980:	3710      	adds	r7, #16
 800c982:	46bd      	mov	sp, r7
 800c984:	bd80      	pop	{r7, pc}
	...

0800c988 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c988:	b480      	push	{r7}
 800c98a:	b083      	sub	sp, #12
 800c98c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c98e:	4b0c      	ldr	r3, [pc, #48]	; (800c9c0 <prvResetNextTaskUnblockTime+0x38>)
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d104      	bne.n	800c9a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c998:	4b0a      	ldr	r3, [pc, #40]	; (800c9c4 <prvResetNextTaskUnblockTime+0x3c>)
 800c99a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c99e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c9a0:	e008      	b.n	800c9b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c9a2:	4b07      	ldr	r3, [pc, #28]	; (800c9c0 <prvResetNextTaskUnblockTime+0x38>)
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	68db      	ldr	r3, [r3, #12]
 800c9a8:	68db      	ldr	r3, [r3, #12]
 800c9aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	685b      	ldr	r3, [r3, #4]
 800c9b0:	4a04      	ldr	r2, [pc, #16]	; (800c9c4 <prvResetNextTaskUnblockTime+0x3c>)
 800c9b2:	6013      	str	r3, [r2, #0]
}
 800c9b4:	bf00      	nop
 800c9b6:	370c      	adds	r7, #12
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9be:	4770      	bx	lr
 800c9c0:	20000d64 	.word	0x20000d64
 800c9c4:	20000dcc 	.word	0x20000dcc

0800c9c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c9c8:	b480      	push	{r7}
 800c9ca:	b083      	sub	sp, #12
 800c9cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c9ce:	4b0b      	ldr	r3, [pc, #44]	; (800c9fc <xTaskGetSchedulerState+0x34>)
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d102      	bne.n	800c9dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c9d6:	2301      	movs	r3, #1
 800c9d8:	607b      	str	r3, [r7, #4]
 800c9da:	e008      	b.n	800c9ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c9dc:	4b08      	ldr	r3, [pc, #32]	; (800ca00 <xTaskGetSchedulerState+0x38>)
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d102      	bne.n	800c9ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c9e4:	2302      	movs	r3, #2
 800c9e6:	607b      	str	r3, [r7, #4]
 800c9e8:	e001      	b.n	800c9ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c9ee:	687b      	ldr	r3, [r7, #4]
	}
 800c9f0:	4618      	mov	r0, r3
 800c9f2:	370c      	adds	r7, #12
 800c9f4:	46bd      	mov	sp, r7
 800c9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fa:	4770      	bx	lr
 800c9fc:	20000db8 	.word	0x20000db8
 800ca00:	20000dd4 	.word	0x20000dd4

0800ca04 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b086      	sub	sp, #24
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ca10:	2300      	movs	r3, #0
 800ca12:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d056      	beq.n	800cac8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ca1a:	4b2e      	ldr	r3, [pc, #184]	; (800cad4 <xTaskPriorityDisinherit+0xd0>)
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	693a      	ldr	r2, [r7, #16]
 800ca20:	429a      	cmp	r2, r3
 800ca22:	d00a      	beq.n	800ca3a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800ca24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca28:	f383 8811 	msr	BASEPRI, r3
 800ca2c:	f3bf 8f6f 	isb	sy
 800ca30:	f3bf 8f4f 	dsb	sy
 800ca34:	60fb      	str	r3, [r7, #12]
}
 800ca36:	bf00      	nop
 800ca38:	e7fe      	b.n	800ca38 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ca3a:	693b      	ldr	r3, [r7, #16]
 800ca3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d10a      	bne.n	800ca58 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800ca42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca46:	f383 8811 	msr	BASEPRI, r3
 800ca4a:	f3bf 8f6f 	isb	sy
 800ca4e:	f3bf 8f4f 	dsb	sy
 800ca52:	60bb      	str	r3, [r7, #8]
}
 800ca54:	bf00      	nop
 800ca56:	e7fe      	b.n	800ca56 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ca58:	693b      	ldr	r3, [r7, #16]
 800ca5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ca5c:	1e5a      	subs	r2, r3, #1
 800ca5e:	693b      	ldr	r3, [r7, #16]
 800ca60:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ca62:	693b      	ldr	r3, [r7, #16]
 800ca64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca66:	693b      	ldr	r3, [r7, #16]
 800ca68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca6a:	429a      	cmp	r2, r3
 800ca6c:	d02c      	beq.n	800cac8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ca6e:	693b      	ldr	r3, [r7, #16]
 800ca70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d128      	bne.n	800cac8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ca76:	693b      	ldr	r3, [r7, #16]
 800ca78:	3304      	adds	r3, #4
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	f7fe fb6a 	bl	800b154 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ca80:	693b      	ldr	r3, [r7, #16]
 800ca82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ca84:	693b      	ldr	r3, [r7, #16]
 800ca86:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ca88:	693b      	ldr	r3, [r7, #16]
 800ca8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca8c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ca90:	693b      	ldr	r3, [r7, #16]
 800ca92:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ca94:	693b      	ldr	r3, [r7, #16]
 800ca96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca98:	4b0f      	ldr	r3, [pc, #60]	; (800cad8 <xTaskPriorityDisinherit+0xd4>)
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	429a      	cmp	r2, r3
 800ca9e:	d903      	bls.n	800caa8 <xTaskPriorityDisinherit+0xa4>
 800caa0:	693b      	ldr	r3, [r7, #16]
 800caa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caa4:	4a0c      	ldr	r2, [pc, #48]	; (800cad8 <xTaskPriorityDisinherit+0xd4>)
 800caa6:	6013      	str	r3, [r2, #0]
 800caa8:	693b      	ldr	r3, [r7, #16]
 800caaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800caac:	4613      	mov	r3, r2
 800caae:	009b      	lsls	r3, r3, #2
 800cab0:	4413      	add	r3, r2
 800cab2:	009b      	lsls	r3, r3, #2
 800cab4:	4a09      	ldr	r2, [pc, #36]	; (800cadc <xTaskPriorityDisinherit+0xd8>)
 800cab6:	441a      	add	r2, r3
 800cab8:	693b      	ldr	r3, [r7, #16]
 800caba:	3304      	adds	r3, #4
 800cabc:	4619      	mov	r1, r3
 800cabe:	4610      	mov	r0, r2
 800cac0:	f7fe faeb 	bl	800b09a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cac4:	2301      	movs	r3, #1
 800cac6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cac8:	697b      	ldr	r3, [r7, #20]
	}
 800caca:	4618      	mov	r0, r3
 800cacc:	3718      	adds	r7, #24
 800cace:	46bd      	mov	sp, r7
 800cad0:	bd80      	pop	{r7, pc}
 800cad2:	bf00      	nop
 800cad4:	200008d8 	.word	0x200008d8
 800cad8:	20000db4 	.word	0x20000db4
 800cadc:	200008dc 	.word	0x200008dc

0800cae0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cae0:	b580      	push	{r7, lr}
 800cae2:	b084      	sub	sp, #16
 800cae4:	af00      	add	r7, sp, #0
 800cae6:	6078      	str	r0, [r7, #4]
 800cae8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800caea:	4b21      	ldr	r3, [pc, #132]	; (800cb70 <prvAddCurrentTaskToDelayedList+0x90>)
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800caf0:	4b20      	ldr	r3, [pc, #128]	; (800cb74 <prvAddCurrentTaskToDelayedList+0x94>)
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	3304      	adds	r3, #4
 800caf6:	4618      	mov	r0, r3
 800caf8:	f7fe fb2c 	bl	800b154 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cb02:	d10a      	bne.n	800cb1a <prvAddCurrentTaskToDelayedList+0x3a>
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d007      	beq.n	800cb1a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cb0a:	4b1a      	ldr	r3, [pc, #104]	; (800cb74 <prvAddCurrentTaskToDelayedList+0x94>)
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	3304      	adds	r3, #4
 800cb10:	4619      	mov	r1, r3
 800cb12:	4819      	ldr	r0, [pc, #100]	; (800cb78 <prvAddCurrentTaskToDelayedList+0x98>)
 800cb14:	f7fe fac1 	bl	800b09a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cb18:	e026      	b.n	800cb68 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cb1a:	68fa      	ldr	r2, [r7, #12]
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	4413      	add	r3, r2
 800cb20:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cb22:	4b14      	ldr	r3, [pc, #80]	; (800cb74 <prvAddCurrentTaskToDelayedList+0x94>)
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	68ba      	ldr	r2, [r7, #8]
 800cb28:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cb2a:	68ba      	ldr	r2, [r7, #8]
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	429a      	cmp	r2, r3
 800cb30:	d209      	bcs.n	800cb46 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cb32:	4b12      	ldr	r3, [pc, #72]	; (800cb7c <prvAddCurrentTaskToDelayedList+0x9c>)
 800cb34:	681a      	ldr	r2, [r3, #0]
 800cb36:	4b0f      	ldr	r3, [pc, #60]	; (800cb74 <prvAddCurrentTaskToDelayedList+0x94>)
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	3304      	adds	r3, #4
 800cb3c:	4619      	mov	r1, r3
 800cb3e:	4610      	mov	r0, r2
 800cb40:	f7fe facf 	bl	800b0e2 <vListInsert>
}
 800cb44:	e010      	b.n	800cb68 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cb46:	4b0e      	ldr	r3, [pc, #56]	; (800cb80 <prvAddCurrentTaskToDelayedList+0xa0>)
 800cb48:	681a      	ldr	r2, [r3, #0]
 800cb4a:	4b0a      	ldr	r3, [pc, #40]	; (800cb74 <prvAddCurrentTaskToDelayedList+0x94>)
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	3304      	adds	r3, #4
 800cb50:	4619      	mov	r1, r3
 800cb52:	4610      	mov	r0, r2
 800cb54:	f7fe fac5 	bl	800b0e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cb58:	4b0a      	ldr	r3, [pc, #40]	; (800cb84 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	68ba      	ldr	r2, [r7, #8]
 800cb5e:	429a      	cmp	r2, r3
 800cb60:	d202      	bcs.n	800cb68 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800cb62:	4a08      	ldr	r2, [pc, #32]	; (800cb84 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cb64:	68bb      	ldr	r3, [r7, #8]
 800cb66:	6013      	str	r3, [r2, #0]
}
 800cb68:	bf00      	nop
 800cb6a:	3710      	adds	r7, #16
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	bd80      	pop	{r7, pc}
 800cb70:	20000db0 	.word	0x20000db0
 800cb74:	200008d8 	.word	0x200008d8
 800cb78:	20000d98 	.word	0x20000d98
 800cb7c:	20000d68 	.word	0x20000d68
 800cb80:	20000d64 	.word	0x20000d64
 800cb84:	20000dcc 	.word	0x20000dcc

0800cb88 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b08a      	sub	sp, #40	; 0x28
 800cb8c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cb8e:	2300      	movs	r3, #0
 800cb90:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800cb92:	f000 fb07 	bl	800d1a4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cb96:	4b1c      	ldr	r3, [pc, #112]	; (800cc08 <xTimerCreateTimerTask+0x80>)
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d021      	beq.n	800cbe2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cb9e:	2300      	movs	r3, #0
 800cba0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800cba2:	2300      	movs	r3, #0
 800cba4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cba6:	1d3a      	adds	r2, r7, #4
 800cba8:	f107 0108 	add.w	r1, r7, #8
 800cbac:	f107 030c 	add.w	r3, r7, #12
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	f7fe fa2b 	bl	800b00c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cbb6:	6879      	ldr	r1, [r7, #4]
 800cbb8:	68bb      	ldr	r3, [r7, #8]
 800cbba:	68fa      	ldr	r2, [r7, #12]
 800cbbc:	9202      	str	r2, [sp, #8]
 800cbbe:	9301      	str	r3, [sp, #4]
 800cbc0:	2302      	movs	r3, #2
 800cbc2:	9300      	str	r3, [sp, #0]
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	460a      	mov	r2, r1
 800cbc8:	4910      	ldr	r1, [pc, #64]	; (800cc0c <xTimerCreateTimerTask+0x84>)
 800cbca:	4811      	ldr	r0, [pc, #68]	; (800cc10 <xTimerCreateTimerTask+0x88>)
 800cbcc:	f7fe ffd8 	bl	800bb80 <xTaskCreateStatic>
 800cbd0:	4603      	mov	r3, r0
 800cbd2:	4a10      	ldr	r2, [pc, #64]	; (800cc14 <xTimerCreateTimerTask+0x8c>)
 800cbd4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cbd6:	4b0f      	ldr	r3, [pc, #60]	; (800cc14 <xTimerCreateTimerTask+0x8c>)
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d001      	beq.n	800cbe2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cbde:	2301      	movs	r3, #1
 800cbe0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cbe2:	697b      	ldr	r3, [r7, #20]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d10a      	bne.n	800cbfe <xTimerCreateTimerTask+0x76>
	__asm volatile
 800cbe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbec:	f383 8811 	msr	BASEPRI, r3
 800cbf0:	f3bf 8f6f 	isb	sy
 800cbf4:	f3bf 8f4f 	dsb	sy
 800cbf8:	613b      	str	r3, [r7, #16]
}
 800cbfa:	bf00      	nop
 800cbfc:	e7fe      	b.n	800cbfc <xTimerCreateTimerTask+0x74>
	return xReturn;
 800cbfe:	697b      	ldr	r3, [r7, #20]
}
 800cc00:	4618      	mov	r0, r3
 800cc02:	3718      	adds	r7, #24
 800cc04:	46bd      	mov	sp, r7
 800cc06:	bd80      	pop	{r7, pc}
 800cc08:	20000e08 	.word	0x20000e08
 800cc0c:	080143d4 	.word	0x080143d4
 800cc10:	0800cd4d 	.word	0x0800cd4d
 800cc14:	20000e0c 	.word	0x20000e0c

0800cc18 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800cc18:	b580      	push	{r7, lr}
 800cc1a:	b08a      	sub	sp, #40	; 0x28
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	60f8      	str	r0, [r7, #12]
 800cc20:	60b9      	str	r1, [r7, #8]
 800cc22:	607a      	str	r2, [r7, #4]
 800cc24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cc26:	2300      	movs	r3, #0
 800cc28:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d10a      	bne.n	800cc46 <xTimerGenericCommand+0x2e>
	__asm volatile
 800cc30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc34:	f383 8811 	msr	BASEPRI, r3
 800cc38:	f3bf 8f6f 	isb	sy
 800cc3c:	f3bf 8f4f 	dsb	sy
 800cc40:	623b      	str	r3, [r7, #32]
}
 800cc42:	bf00      	nop
 800cc44:	e7fe      	b.n	800cc44 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cc46:	4b1a      	ldr	r3, [pc, #104]	; (800ccb0 <xTimerGenericCommand+0x98>)
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d02a      	beq.n	800cca4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800cc4e:	68bb      	ldr	r3, [r7, #8]
 800cc50:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cc5a:	68bb      	ldr	r3, [r7, #8]
 800cc5c:	2b05      	cmp	r3, #5
 800cc5e:	dc18      	bgt.n	800cc92 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cc60:	f7ff feb2 	bl	800c9c8 <xTaskGetSchedulerState>
 800cc64:	4603      	mov	r3, r0
 800cc66:	2b02      	cmp	r3, #2
 800cc68:	d109      	bne.n	800cc7e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cc6a:	4b11      	ldr	r3, [pc, #68]	; (800ccb0 <xTimerGenericCommand+0x98>)
 800cc6c:	6818      	ldr	r0, [r3, #0]
 800cc6e:	f107 0110 	add.w	r1, r7, #16
 800cc72:	2300      	movs	r3, #0
 800cc74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cc76:	f7fe fb9b 	bl	800b3b0 <xQueueGenericSend>
 800cc7a:	6278      	str	r0, [r7, #36]	; 0x24
 800cc7c:	e012      	b.n	800cca4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cc7e:	4b0c      	ldr	r3, [pc, #48]	; (800ccb0 <xTimerGenericCommand+0x98>)
 800cc80:	6818      	ldr	r0, [r3, #0]
 800cc82:	f107 0110 	add.w	r1, r7, #16
 800cc86:	2300      	movs	r3, #0
 800cc88:	2200      	movs	r2, #0
 800cc8a:	f7fe fb91 	bl	800b3b0 <xQueueGenericSend>
 800cc8e:	6278      	str	r0, [r7, #36]	; 0x24
 800cc90:	e008      	b.n	800cca4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cc92:	4b07      	ldr	r3, [pc, #28]	; (800ccb0 <xTimerGenericCommand+0x98>)
 800cc94:	6818      	ldr	r0, [r3, #0]
 800cc96:	f107 0110 	add.w	r1, r7, #16
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	683a      	ldr	r2, [r7, #0]
 800cc9e:	f7fe fc85 	bl	800b5ac <xQueueGenericSendFromISR>
 800cca2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cca6:	4618      	mov	r0, r3
 800cca8:	3728      	adds	r7, #40	; 0x28
 800ccaa:	46bd      	mov	sp, r7
 800ccac:	bd80      	pop	{r7, pc}
 800ccae:	bf00      	nop
 800ccb0:	20000e08 	.word	0x20000e08

0800ccb4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ccb4:	b580      	push	{r7, lr}
 800ccb6:	b088      	sub	sp, #32
 800ccb8:	af02      	add	r7, sp, #8
 800ccba:	6078      	str	r0, [r7, #4]
 800ccbc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ccbe:	4b22      	ldr	r3, [pc, #136]	; (800cd48 <prvProcessExpiredTimer+0x94>)
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	68db      	ldr	r3, [r3, #12]
 800ccc4:	68db      	ldr	r3, [r3, #12]
 800ccc6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ccc8:	697b      	ldr	r3, [r7, #20]
 800ccca:	3304      	adds	r3, #4
 800cccc:	4618      	mov	r0, r3
 800ccce:	f7fe fa41 	bl	800b154 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ccd2:	697b      	ldr	r3, [r7, #20]
 800ccd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ccd8:	f003 0304 	and.w	r3, r3, #4
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d022      	beq.n	800cd26 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cce0:	697b      	ldr	r3, [r7, #20]
 800cce2:	699a      	ldr	r2, [r3, #24]
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	18d1      	adds	r1, r2, r3
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	683a      	ldr	r2, [r7, #0]
 800ccec:	6978      	ldr	r0, [r7, #20]
 800ccee:	f000 f8d1 	bl	800ce94 <prvInsertTimerInActiveList>
 800ccf2:	4603      	mov	r3, r0
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d01f      	beq.n	800cd38 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	9300      	str	r3, [sp, #0]
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	687a      	ldr	r2, [r7, #4]
 800cd00:	2100      	movs	r1, #0
 800cd02:	6978      	ldr	r0, [r7, #20]
 800cd04:	f7ff ff88 	bl	800cc18 <xTimerGenericCommand>
 800cd08:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cd0a:	693b      	ldr	r3, [r7, #16]
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d113      	bne.n	800cd38 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800cd10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd14:	f383 8811 	msr	BASEPRI, r3
 800cd18:	f3bf 8f6f 	isb	sy
 800cd1c:	f3bf 8f4f 	dsb	sy
 800cd20:	60fb      	str	r3, [r7, #12]
}
 800cd22:	bf00      	nop
 800cd24:	e7fe      	b.n	800cd24 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cd26:	697b      	ldr	r3, [r7, #20]
 800cd28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cd2c:	f023 0301 	bic.w	r3, r3, #1
 800cd30:	b2da      	uxtb	r2, r3
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cd38:	697b      	ldr	r3, [r7, #20]
 800cd3a:	6a1b      	ldr	r3, [r3, #32]
 800cd3c:	6978      	ldr	r0, [r7, #20]
 800cd3e:	4798      	blx	r3
}
 800cd40:	bf00      	nop
 800cd42:	3718      	adds	r7, #24
 800cd44:	46bd      	mov	sp, r7
 800cd46:	bd80      	pop	{r7, pc}
 800cd48:	20000e00 	.word	0x20000e00

0800cd4c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cd4c:	b580      	push	{r7, lr}
 800cd4e:	b084      	sub	sp, #16
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cd54:	f107 0308 	add.w	r3, r7, #8
 800cd58:	4618      	mov	r0, r3
 800cd5a:	f000 f857 	bl	800ce0c <prvGetNextExpireTime>
 800cd5e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cd60:	68bb      	ldr	r3, [r7, #8]
 800cd62:	4619      	mov	r1, r3
 800cd64:	68f8      	ldr	r0, [r7, #12]
 800cd66:	f000 f803 	bl	800cd70 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cd6a:	f000 f8d5 	bl	800cf18 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cd6e:	e7f1      	b.n	800cd54 <prvTimerTask+0x8>

0800cd70 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cd70:	b580      	push	{r7, lr}
 800cd72:	b084      	sub	sp, #16
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	6078      	str	r0, [r7, #4]
 800cd78:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cd7a:	f7ff fa43 	bl	800c204 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cd7e:	f107 0308 	add.w	r3, r7, #8
 800cd82:	4618      	mov	r0, r3
 800cd84:	f000 f866 	bl	800ce54 <prvSampleTimeNow>
 800cd88:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cd8a:	68bb      	ldr	r3, [r7, #8]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d130      	bne.n	800cdf2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cd90:	683b      	ldr	r3, [r7, #0]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d10a      	bne.n	800cdac <prvProcessTimerOrBlockTask+0x3c>
 800cd96:	687a      	ldr	r2, [r7, #4]
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	429a      	cmp	r2, r3
 800cd9c:	d806      	bhi.n	800cdac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800cd9e:	f7ff fa3f 	bl	800c220 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cda2:	68f9      	ldr	r1, [r7, #12]
 800cda4:	6878      	ldr	r0, [r7, #4]
 800cda6:	f7ff ff85 	bl	800ccb4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800cdaa:	e024      	b.n	800cdf6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800cdac:	683b      	ldr	r3, [r7, #0]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d008      	beq.n	800cdc4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800cdb2:	4b13      	ldr	r3, [pc, #76]	; (800ce00 <prvProcessTimerOrBlockTask+0x90>)
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d101      	bne.n	800cdc0 <prvProcessTimerOrBlockTask+0x50>
 800cdbc:	2301      	movs	r3, #1
 800cdbe:	e000      	b.n	800cdc2 <prvProcessTimerOrBlockTask+0x52>
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cdc4:	4b0f      	ldr	r3, [pc, #60]	; (800ce04 <prvProcessTimerOrBlockTask+0x94>)
 800cdc6:	6818      	ldr	r0, [r3, #0]
 800cdc8:	687a      	ldr	r2, [r7, #4]
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	1ad3      	subs	r3, r2, r3
 800cdce:	683a      	ldr	r2, [r7, #0]
 800cdd0:	4619      	mov	r1, r3
 800cdd2:	f7fe fea1 	bl	800bb18 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cdd6:	f7ff fa23 	bl	800c220 <xTaskResumeAll>
 800cdda:	4603      	mov	r3, r0
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d10a      	bne.n	800cdf6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cde0:	4b09      	ldr	r3, [pc, #36]	; (800ce08 <prvProcessTimerOrBlockTask+0x98>)
 800cde2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cde6:	601a      	str	r2, [r3, #0]
 800cde8:	f3bf 8f4f 	dsb	sy
 800cdec:	f3bf 8f6f 	isb	sy
}
 800cdf0:	e001      	b.n	800cdf6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800cdf2:	f7ff fa15 	bl	800c220 <xTaskResumeAll>
}
 800cdf6:	bf00      	nop
 800cdf8:	3710      	adds	r7, #16
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	bd80      	pop	{r7, pc}
 800cdfe:	bf00      	nop
 800ce00:	20000e04 	.word	0x20000e04
 800ce04:	20000e08 	.word	0x20000e08
 800ce08:	e000ed04 	.word	0xe000ed04

0800ce0c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ce0c:	b480      	push	{r7}
 800ce0e:	b085      	sub	sp, #20
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ce14:	4b0e      	ldr	r3, [pc, #56]	; (800ce50 <prvGetNextExpireTime+0x44>)
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d101      	bne.n	800ce22 <prvGetNextExpireTime+0x16>
 800ce1e:	2201      	movs	r2, #1
 800ce20:	e000      	b.n	800ce24 <prvGetNextExpireTime+0x18>
 800ce22:	2200      	movs	r2, #0
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d105      	bne.n	800ce3c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ce30:	4b07      	ldr	r3, [pc, #28]	; (800ce50 <prvGetNextExpireTime+0x44>)
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	68db      	ldr	r3, [r3, #12]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	60fb      	str	r3, [r7, #12]
 800ce3a:	e001      	b.n	800ce40 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ce40:	68fb      	ldr	r3, [r7, #12]
}
 800ce42:	4618      	mov	r0, r3
 800ce44:	3714      	adds	r7, #20
 800ce46:	46bd      	mov	sp, r7
 800ce48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4c:	4770      	bx	lr
 800ce4e:	bf00      	nop
 800ce50:	20000e00 	.word	0x20000e00

0800ce54 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b084      	sub	sp, #16
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ce5c:	f7ff fa7e 	bl	800c35c <xTaskGetTickCount>
 800ce60:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ce62:	4b0b      	ldr	r3, [pc, #44]	; (800ce90 <prvSampleTimeNow+0x3c>)
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	68fa      	ldr	r2, [r7, #12]
 800ce68:	429a      	cmp	r2, r3
 800ce6a:	d205      	bcs.n	800ce78 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ce6c:	f000 f936 	bl	800d0dc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	2201      	movs	r2, #1
 800ce74:	601a      	str	r2, [r3, #0]
 800ce76:	e002      	b.n	800ce7e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ce7e:	4a04      	ldr	r2, [pc, #16]	; (800ce90 <prvSampleTimeNow+0x3c>)
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ce84:	68fb      	ldr	r3, [r7, #12]
}
 800ce86:	4618      	mov	r0, r3
 800ce88:	3710      	adds	r7, #16
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	bd80      	pop	{r7, pc}
 800ce8e:	bf00      	nop
 800ce90:	20000e10 	.word	0x20000e10

0800ce94 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b086      	sub	sp, #24
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	60f8      	str	r0, [r7, #12]
 800ce9c:	60b9      	str	r1, [r7, #8]
 800ce9e:	607a      	str	r2, [r7, #4]
 800cea0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cea2:	2300      	movs	r3, #0
 800cea4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	68ba      	ldr	r2, [r7, #8]
 800ceaa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	68fa      	ldr	r2, [r7, #12]
 800ceb0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ceb2:	68ba      	ldr	r2, [r7, #8]
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	429a      	cmp	r2, r3
 800ceb8:	d812      	bhi.n	800cee0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ceba:	687a      	ldr	r2, [r7, #4]
 800cebc:	683b      	ldr	r3, [r7, #0]
 800cebe:	1ad2      	subs	r2, r2, r3
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	699b      	ldr	r3, [r3, #24]
 800cec4:	429a      	cmp	r2, r3
 800cec6:	d302      	bcc.n	800cece <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cec8:	2301      	movs	r3, #1
 800ceca:	617b      	str	r3, [r7, #20]
 800cecc:	e01b      	b.n	800cf06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cece:	4b10      	ldr	r3, [pc, #64]	; (800cf10 <prvInsertTimerInActiveList+0x7c>)
 800ced0:	681a      	ldr	r2, [r3, #0]
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	3304      	adds	r3, #4
 800ced6:	4619      	mov	r1, r3
 800ced8:	4610      	mov	r0, r2
 800ceda:	f7fe f902 	bl	800b0e2 <vListInsert>
 800cede:	e012      	b.n	800cf06 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cee0:	687a      	ldr	r2, [r7, #4]
 800cee2:	683b      	ldr	r3, [r7, #0]
 800cee4:	429a      	cmp	r2, r3
 800cee6:	d206      	bcs.n	800cef6 <prvInsertTimerInActiveList+0x62>
 800cee8:	68ba      	ldr	r2, [r7, #8]
 800ceea:	683b      	ldr	r3, [r7, #0]
 800ceec:	429a      	cmp	r2, r3
 800ceee:	d302      	bcc.n	800cef6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cef0:	2301      	movs	r3, #1
 800cef2:	617b      	str	r3, [r7, #20]
 800cef4:	e007      	b.n	800cf06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cef6:	4b07      	ldr	r3, [pc, #28]	; (800cf14 <prvInsertTimerInActiveList+0x80>)
 800cef8:	681a      	ldr	r2, [r3, #0]
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	3304      	adds	r3, #4
 800cefe:	4619      	mov	r1, r3
 800cf00:	4610      	mov	r0, r2
 800cf02:	f7fe f8ee 	bl	800b0e2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cf06:	697b      	ldr	r3, [r7, #20]
}
 800cf08:	4618      	mov	r0, r3
 800cf0a:	3718      	adds	r7, #24
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	bd80      	pop	{r7, pc}
 800cf10:	20000e04 	.word	0x20000e04
 800cf14:	20000e00 	.word	0x20000e00

0800cf18 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b08e      	sub	sp, #56	; 0x38
 800cf1c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cf1e:	e0ca      	b.n	800d0b6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	da18      	bge.n	800cf58 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cf26:	1d3b      	adds	r3, r7, #4
 800cf28:	3304      	adds	r3, #4
 800cf2a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cf2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d10a      	bne.n	800cf48 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800cf32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf36:	f383 8811 	msr	BASEPRI, r3
 800cf3a:	f3bf 8f6f 	isb	sy
 800cf3e:	f3bf 8f4f 	dsb	sy
 800cf42:	61fb      	str	r3, [r7, #28]
}
 800cf44:	bf00      	nop
 800cf46:	e7fe      	b.n	800cf46 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800cf48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cf4e:	6850      	ldr	r0, [r2, #4]
 800cf50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cf52:	6892      	ldr	r2, [r2, #8]
 800cf54:	4611      	mov	r1, r2
 800cf56:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	f2c0 80aa 	blt.w	800d0b4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800cf64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf66:	695b      	ldr	r3, [r3, #20]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d004      	beq.n	800cf76 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cf6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf6e:	3304      	adds	r3, #4
 800cf70:	4618      	mov	r0, r3
 800cf72:	f7fe f8ef 	bl	800b154 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cf76:	463b      	mov	r3, r7
 800cf78:	4618      	mov	r0, r3
 800cf7a:	f7ff ff6b 	bl	800ce54 <prvSampleTimeNow>
 800cf7e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	2b09      	cmp	r3, #9
 800cf84:	f200 8097 	bhi.w	800d0b6 <prvProcessReceivedCommands+0x19e>
 800cf88:	a201      	add	r2, pc, #4	; (adr r2, 800cf90 <prvProcessReceivedCommands+0x78>)
 800cf8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf8e:	bf00      	nop
 800cf90:	0800cfb9 	.word	0x0800cfb9
 800cf94:	0800cfb9 	.word	0x0800cfb9
 800cf98:	0800cfb9 	.word	0x0800cfb9
 800cf9c:	0800d02d 	.word	0x0800d02d
 800cfa0:	0800d041 	.word	0x0800d041
 800cfa4:	0800d08b 	.word	0x0800d08b
 800cfa8:	0800cfb9 	.word	0x0800cfb9
 800cfac:	0800cfb9 	.word	0x0800cfb9
 800cfb0:	0800d02d 	.word	0x0800d02d
 800cfb4:	0800d041 	.word	0x0800d041
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cfb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cfbe:	f043 0301 	orr.w	r3, r3, #1
 800cfc2:	b2da      	uxtb	r2, r3
 800cfc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfc6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800cfca:	68ba      	ldr	r2, [r7, #8]
 800cfcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfce:	699b      	ldr	r3, [r3, #24]
 800cfd0:	18d1      	adds	r1, r2, r3
 800cfd2:	68bb      	ldr	r3, [r7, #8]
 800cfd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cfd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cfd8:	f7ff ff5c 	bl	800ce94 <prvInsertTimerInActiveList>
 800cfdc:	4603      	mov	r3, r0
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d069      	beq.n	800d0b6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cfe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfe4:	6a1b      	ldr	r3, [r3, #32]
 800cfe6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cfe8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cfea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cff0:	f003 0304 	and.w	r3, r3, #4
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d05e      	beq.n	800d0b6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cff8:	68ba      	ldr	r2, [r7, #8]
 800cffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cffc:	699b      	ldr	r3, [r3, #24]
 800cffe:	441a      	add	r2, r3
 800d000:	2300      	movs	r3, #0
 800d002:	9300      	str	r3, [sp, #0]
 800d004:	2300      	movs	r3, #0
 800d006:	2100      	movs	r1, #0
 800d008:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d00a:	f7ff fe05 	bl	800cc18 <xTimerGenericCommand>
 800d00e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d010:	6a3b      	ldr	r3, [r7, #32]
 800d012:	2b00      	cmp	r3, #0
 800d014:	d14f      	bne.n	800d0b6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d01a:	f383 8811 	msr	BASEPRI, r3
 800d01e:	f3bf 8f6f 	isb	sy
 800d022:	f3bf 8f4f 	dsb	sy
 800d026:	61bb      	str	r3, [r7, #24]
}
 800d028:	bf00      	nop
 800d02a:	e7fe      	b.n	800d02a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d02c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d02e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d032:	f023 0301 	bic.w	r3, r3, #1
 800d036:	b2da      	uxtb	r2, r3
 800d038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d03a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d03e:	e03a      	b.n	800d0b6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d042:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d046:	f043 0301 	orr.w	r3, r3, #1
 800d04a:	b2da      	uxtb	r2, r3
 800d04c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d04e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d052:	68ba      	ldr	r2, [r7, #8]
 800d054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d056:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d05a:	699b      	ldr	r3, [r3, #24]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d10a      	bne.n	800d076 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d060:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d064:	f383 8811 	msr	BASEPRI, r3
 800d068:	f3bf 8f6f 	isb	sy
 800d06c:	f3bf 8f4f 	dsb	sy
 800d070:	617b      	str	r3, [r7, #20]
}
 800d072:	bf00      	nop
 800d074:	e7fe      	b.n	800d074 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d078:	699a      	ldr	r2, [r3, #24]
 800d07a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d07c:	18d1      	adds	r1, r2, r3
 800d07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d080:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d082:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d084:	f7ff ff06 	bl	800ce94 <prvInsertTimerInActiveList>
					break;
 800d088:	e015      	b.n	800d0b6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d08a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d08c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d090:	f003 0302 	and.w	r3, r3, #2
 800d094:	2b00      	cmp	r3, #0
 800d096:	d103      	bne.n	800d0a0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d098:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d09a:	f000 fbe1 	bl	800d860 <vPortFree>
 800d09e:	e00a      	b.n	800d0b6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d0a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d0a6:	f023 0301 	bic.w	r3, r3, #1
 800d0aa:	b2da      	uxtb	r2, r3
 800d0ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d0b2:	e000      	b.n	800d0b6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d0b4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d0b6:	4b08      	ldr	r3, [pc, #32]	; (800d0d8 <prvProcessReceivedCommands+0x1c0>)
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	1d39      	adds	r1, r7, #4
 800d0bc:	2200      	movs	r2, #0
 800d0be:	4618      	mov	r0, r3
 800d0c0:	f7fe fb10 	bl	800b6e4 <xQueueReceive>
 800d0c4:	4603      	mov	r3, r0
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	f47f af2a 	bne.w	800cf20 <prvProcessReceivedCommands+0x8>
	}
}
 800d0cc:	bf00      	nop
 800d0ce:	bf00      	nop
 800d0d0:	3730      	adds	r7, #48	; 0x30
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	bd80      	pop	{r7, pc}
 800d0d6:	bf00      	nop
 800d0d8:	20000e08 	.word	0x20000e08

0800d0dc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b088      	sub	sp, #32
 800d0e0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d0e2:	e048      	b.n	800d176 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d0e4:	4b2d      	ldr	r3, [pc, #180]	; (800d19c <prvSwitchTimerLists+0xc0>)
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	68db      	ldr	r3, [r3, #12]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d0ee:	4b2b      	ldr	r3, [pc, #172]	; (800d19c <prvSwitchTimerLists+0xc0>)
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	68db      	ldr	r3, [r3, #12]
 800d0f4:	68db      	ldr	r3, [r3, #12]
 800d0f6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	3304      	adds	r3, #4
 800d0fc:	4618      	mov	r0, r3
 800d0fe:	f7fe f829 	bl	800b154 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	6a1b      	ldr	r3, [r3, #32]
 800d106:	68f8      	ldr	r0, [r7, #12]
 800d108:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d110:	f003 0304 	and.w	r3, r3, #4
 800d114:	2b00      	cmp	r3, #0
 800d116:	d02e      	beq.n	800d176 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	699b      	ldr	r3, [r3, #24]
 800d11c:	693a      	ldr	r2, [r7, #16]
 800d11e:	4413      	add	r3, r2
 800d120:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d122:	68ba      	ldr	r2, [r7, #8]
 800d124:	693b      	ldr	r3, [r7, #16]
 800d126:	429a      	cmp	r2, r3
 800d128:	d90e      	bls.n	800d148 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	68ba      	ldr	r2, [r7, #8]
 800d12e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	68fa      	ldr	r2, [r7, #12]
 800d134:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d136:	4b19      	ldr	r3, [pc, #100]	; (800d19c <prvSwitchTimerLists+0xc0>)
 800d138:	681a      	ldr	r2, [r3, #0]
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	3304      	adds	r3, #4
 800d13e:	4619      	mov	r1, r3
 800d140:	4610      	mov	r0, r2
 800d142:	f7fd ffce 	bl	800b0e2 <vListInsert>
 800d146:	e016      	b.n	800d176 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d148:	2300      	movs	r3, #0
 800d14a:	9300      	str	r3, [sp, #0]
 800d14c:	2300      	movs	r3, #0
 800d14e:	693a      	ldr	r2, [r7, #16]
 800d150:	2100      	movs	r1, #0
 800d152:	68f8      	ldr	r0, [r7, #12]
 800d154:	f7ff fd60 	bl	800cc18 <xTimerGenericCommand>
 800d158:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d10a      	bne.n	800d176 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d160:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d164:	f383 8811 	msr	BASEPRI, r3
 800d168:	f3bf 8f6f 	isb	sy
 800d16c:	f3bf 8f4f 	dsb	sy
 800d170:	603b      	str	r3, [r7, #0]
}
 800d172:	bf00      	nop
 800d174:	e7fe      	b.n	800d174 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d176:	4b09      	ldr	r3, [pc, #36]	; (800d19c <prvSwitchTimerLists+0xc0>)
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d1b1      	bne.n	800d0e4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d180:	4b06      	ldr	r3, [pc, #24]	; (800d19c <prvSwitchTimerLists+0xc0>)
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d186:	4b06      	ldr	r3, [pc, #24]	; (800d1a0 <prvSwitchTimerLists+0xc4>)
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	4a04      	ldr	r2, [pc, #16]	; (800d19c <prvSwitchTimerLists+0xc0>)
 800d18c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d18e:	4a04      	ldr	r2, [pc, #16]	; (800d1a0 <prvSwitchTimerLists+0xc4>)
 800d190:	697b      	ldr	r3, [r7, #20]
 800d192:	6013      	str	r3, [r2, #0]
}
 800d194:	bf00      	nop
 800d196:	3718      	adds	r7, #24
 800d198:	46bd      	mov	sp, r7
 800d19a:	bd80      	pop	{r7, pc}
 800d19c:	20000e00 	.word	0x20000e00
 800d1a0:	20000e04 	.word	0x20000e04

0800d1a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d1a4:	b580      	push	{r7, lr}
 800d1a6:	b082      	sub	sp, #8
 800d1a8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d1aa:	f000 f96b 	bl	800d484 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d1ae:	4b15      	ldr	r3, [pc, #84]	; (800d204 <prvCheckForValidListAndQueue+0x60>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d120      	bne.n	800d1f8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d1b6:	4814      	ldr	r0, [pc, #80]	; (800d208 <prvCheckForValidListAndQueue+0x64>)
 800d1b8:	f7fd ff42 	bl	800b040 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d1bc:	4813      	ldr	r0, [pc, #76]	; (800d20c <prvCheckForValidListAndQueue+0x68>)
 800d1be:	f7fd ff3f 	bl	800b040 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d1c2:	4b13      	ldr	r3, [pc, #76]	; (800d210 <prvCheckForValidListAndQueue+0x6c>)
 800d1c4:	4a10      	ldr	r2, [pc, #64]	; (800d208 <prvCheckForValidListAndQueue+0x64>)
 800d1c6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d1c8:	4b12      	ldr	r3, [pc, #72]	; (800d214 <prvCheckForValidListAndQueue+0x70>)
 800d1ca:	4a10      	ldr	r2, [pc, #64]	; (800d20c <prvCheckForValidListAndQueue+0x68>)
 800d1cc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	9300      	str	r3, [sp, #0]
 800d1d2:	4b11      	ldr	r3, [pc, #68]	; (800d218 <prvCheckForValidListAndQueue+0x74>)
 800d1d4:	4a11      	ldr	r2, [pc, #68]	; (800d21c <prvCheckForValidListAndQueue+0x78>)
 800d1d6:	2110      	movs	r1, #16
 800d1d8:	200a      	movs	r0, #10
 800d1da:	f7fe f84d 	bl	800b278 <xQueueGenericCreateStatic>
 800d1de:	4603      	mov	r3, r0
 800d1e0:	4a08      	ldr	r2, [pc, #32]	; (800d204 <prvCheckForValidListAndQueue+0x60>)
 800d1e2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d1e4:	4b07      	ldr	r3, [pc, #28]	; (800d204 <prvCheckForValidListAndQueue+0x60>)
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d005      	beq.n	800d1f8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d1ec:	4b05      	ldr	r3, [pc, #20]	; (800d204 <prvCheckForValidListAndQueue+0x60>)
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	490b      	ldr	r1, [pc, #44]	; (800d220 <prvCheckForValidListAndQueue+0x7c>)
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	f7fe fc66 	bl	800bac4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d1f8:	f000 f974 	bl	800d4e4 <vPortExitCritical>
}
 800d1fc:	bf00      	nop
 800d1fe:	46bd      	mov	sp, r7
 800d200:	bd80      	pop	{r7, pc}
 800d202:	bf00      	nop
 800d204:	20000e08 	.word	0x20000e08
 800d208:	20000dd8 	.word	0x20000dd8
 800d20c:	20000dec 	.word	0x20000dec
 800d210:	20000e00 	.word	0x20000e00
 800d214:	20000e04 	.word	0x20000e04
 800d218:	20000eb4 	.word	0x20000eb4
 800d21c:	20000e14 	.word	0x20000e14
 800d220:	080143dc 	.word	0x080143dc

0800d224 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d224:	b480      	push	{r7}
 800d226:	b085      	sub	sp, #20
 800d228:	af00      	add	r7, sp, #0
 800d22a:	60f8      	str	r0, [r7, #12]
 800d22c:	60b9      	str	r1, [r7, #8]
 800d22e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	3b04      	subs	r3, #4
 800d234:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d23c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	3b04      	subs	r3, #4
 800d242:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d244:	68bb      	ldr	r3, [r7, #8]
 800d246:	f023 0201 	bic.w	r2, r3, #1
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	3b04      	subs	r3, #4
 800d252:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d254:	4a0c      	ldr	r2, [pc, #48]	; (800d288 <pxPortInitialiseStack+0x64>)
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	3b14      	subs	r3, #20
 800d25e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d260:	687a      	ldr	r2, [r7, #4]
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	3b04      	subs	r3, #4
 800d26a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	f06f 0202 	mvn.w	r2, #2
 800d272:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	3b20      	subs	r3, #32
 800d278:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d27a:	68fb      	ldr	r3, [r7, #12]
}
 800d27c:	4618      	mov	r0, r3
 800d27e:	3714      	adds	r7, #20
 800d280:	46bd      	mov	sp, r7
 800d282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d286:	4770      	bx	lr
 800d288:	0800d28d 	.word	0x0800d28d

0800d28c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d28c:	b480      	push	{r7}
 800d28e:	b085      	sub	sp, #20
 800d290:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d292:	2300      	movs	r3, #0
 800d294:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d296:	4b12      	ldr	r3, [pc, #72]	; (800d2e0 <prvTaskExitError+0x54>)
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d29e:	d00a      	beq.n	800d2b6 <prvTaskExitError+0x2a>
	__asm volatile
 800d2a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2a4:	f383 8811 	msr	BASEPRI, r3
 800d2a8:	f3bf 8f6f 	isb	sy
 800d2ac:	f3bf 8f4f 	dsb	sy
 800d2b0:	60fb      	str	r3, [r7, #12]
}
 800d2b2:	bf00      	nop
 800d2b4:	e7fe      	b.n	800d2b4 <prvTaskExitError+0x28>
	__asm volatile
 800d2b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2ba:	f383 8811 	msr	BASEPRI, r3
 800d2be:	f3bf 8f6f 	isb	sy
 800d2c2:	f3bf 8f4f 	dsb	sy
 800d2c6:	60bb      	str	r3, [r7, #8]
}
 800d2c8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d2ca:	bf00      	nop
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d0fc      	beq.n	800d2cc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d2d2:	bf00      	nop
 800d2d4:	bf00      	nop
 800d2d6:	3714      	adds	r7, #20
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2de:	4770      	bx	lr
 800d2e0:	20000010 	.word	0x20000010
	...

0800d2f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d2f0:	4b07      	ldr	r3, [pc, #28]	; (800d310 <pxCurrentTCBConst2>)
 800d2f2:	6819      	ldr	r1, [r3, #0]
 800d2f4:	6808      	ldr	r0, [r1, #0]
 800d2f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2fa:	f380 8809 	msr	PSP, r0
 800d2fe:	f3bf 8f6f 	isb	sy
 800d302:	f04f 0000 	mov.w	r0, #0
 800d306:	f380 8811 	msr	BASEPRI, r0
 800d30a:	4770      	bx	lr
 800d30c:	f3af 8000 	nop.w

0800d310 <pxCurrentTCBConst2>:
 800d310:	200008d8 	.word	0x200008d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d314:	bf00      	nop
 800d316:	bf00      	nop

0800d318 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d318:	4808      	ldr	r0, [pc, #32]	; (800d33c <prvPortStartFirstTask+0x24>)
 800d31a:	6800      	ldr	r0, [r0, #0]
 800d31c:	6800      	ldr	r0, [r0, #0]
 800d31e:	f380 8808 	msr	MSP, r0
 800d322:	f04f 0000 	mov.w	r0, #0
 800d326:	f380 8814 	msr	CONTROL, r0
 800d32a:	b662      	cpsie	i
 800d32c:	b661      	cpsie	f
 800d32e:	f3bf 8f4f 	dsb	sy
 800d332:	f3bf 8f6f 	isb	sy
 800d336:	df00      	svc	0
 800d338:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d33a:	bf00      	nop
 800d33c:	e000ed08 	.word	0xe000ed08

0800d340 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d340:	b580      	push	{r7, lr}
 800d342:	b086      	sub	sp, #24
 800d344:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d346:	4b46      	ldr	r3, [pc, #280]	; (800d460 <xPortStartScheduler+0x120>)
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	4a46      	ldr	r2, [pc, #280]	; (800d464 <xPortStartScheduler+0x124>)
 800d34c:	4293      	cmp	r3, r2
 800d34e:	d10a      	bne.n	800d366 <xPortStartScheduler+0x26>
	__asm volatile
 800d350:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d354:	f383 8811 	msr	BASEPRI, r3
 800d358:	f3bf 8f6f 	isb	sy
 800d35c:	f3bf 8f4f 	dsb	sy
 800d360:	613b      	str	r3, [r7, #16]
}
 800d362:	bf00      	nop
 800d364:	e7fe      	b.n	800d364 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d366:	4b3e      	ldr	r3, [pc, #248]	; (800d460 <xPortStartScheduler+0x120>)
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	4a3f      	ldr	r2, [pc, #252]	; (800d468 <xPortStartScheduler+0x128>)
 800d36c:	4293      	cmp	r3, r2
 800d36e:	d10a      	bne.n	800d386 <xPortStartScheduler+0x46>
	__asm volatile
 800d370:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d374:	f383 8811 	msr	BASEPRI, r3
 800d378:	f3bf 8f6f 	isb	sy
 800d37c:	f3bf 8f4f 	dsb	sy
 800d380:	60fb      	str	r3, [r7, #12]
}
 800d382:	bf00      	nop
 800d384:	e7fe      	b.n	800d384 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d386:	4b39      	ldr	r3, [pc, #228]	; (800d46c <xPortStartScheduler+0x12c>)
 800d388:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d38a:	697b      	ldr	r3, [r7, #20]
 800d38c:	781b      	ldrb	r3, [r3, #0]
 800d38e:	b2db      	uxtb	r3, r3
 800d390:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d392:	697b      	ldr	r3, [r7, #20]
 800d394:	22ff      	movs	r2, #255	; 0xff
 800d396:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d398:	697b      	ldr	r3, [r7, #20]
 800d39a:	781b      	ldrb	r3, [r3, #0]
 800d39c:	b2db      	uxtb	r3, r3
 800d39e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d3a0:	78fb      	ldrb	r3, [r7, #3]
 800d3a2:	b2db      	uxtb	r3, r3
 800d3a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d3a8:	b2da      	uxtb	r2, r3
 800d3aa:	4b31      	ldr	r3, [pc, #196]	; (800d470 <xPortStartScheduler+0x130>)
 800d3ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d3ae:	4b31      	ldr	r3, [pc, #196]	; (800d474 <xPortStartScheduler+0x134>)
 800d3b0:	2207      	movs	r2, #7
 800d3b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d3b4:	e009      	b.n	800d3ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d3b6:	4b2f      	ldr	r3, [pc, #188]	; (800d474 <xPortStartScheduler+0x134>)
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	3b01      	subs	r3, #1
 800d3bc:	4a2d      	ldr	r2, [pc, #180]	; (800d474 <xPortStartScheduler+0x134>)
 800d3be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d3c0:	78fb      	ldrb	r3, [r7, #3]
 800d3c2:	b2db      	uxtb	r3, r3
 800d3c4:	005b      	lsls	r3, r3, #1
 800d3c6:	b2db      	uxtb	r3, r3
 800d3c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d3ca:	78fb      	ldrb	r3, [r7, #3]
 800d3cc:	b2db      	uxtb	r3, r3
 800d3ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d3d2:	2b80      	cmp	r3, #128	; 0x80
 800d3d4:	d0ef      	beq.n	800d3b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d3d6:	4b27      	ldr	r3, [pc, #156]	; (800d474 <xPortStartScheduler+0x134>)
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	f1c3 0307 	rsb	r3, r3, #7
 800d3de:	2b04      	cmp	r3, #4
 800d3e0:	d00a      	beq.n	800d3f8 <xPortStartScheduler+0xb8>
	__asm volatile
 800d3e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3e6:	f383 8811 	msr	BASEPRI, r3
 800d3ea:	f3bf 8f6f 	isb	sy
 800d3ee:	f3bf 8f4f 	dsb	sy
 800d3f2:	60bb      	str	r3, [r7, #8]
}
 800d3f4:	bf00      	nop
 800d3f6:	e7fe      	b.n	800d3f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d3f8:	4b1e      	ldr	r3, [pc, #120]	; (800d474 <xPortStartScheduler+0x134>)
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	021b      	lsls	r3, r3, #8
 800d3fe:	4a1d      	ldr	r2, [pc, #116]	; (800d474 <xPortStartScheduler+0x134>)
 800d400:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d402:	4b1c      	ldr	r3, [pc, #112]	; (800d474 <xPortStartScheduler+0x134>)
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d40a:	4a1a      	ldr	r2, [pc, #104]	; (800d474 <xPortStartScheduler+0x134>)
 800d40c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	b2da      	uxtb	r2, r3
 800d412:	697b      	ldr	r3, [r7, #20]
 800d414:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d416:	4b18      	ldr	r3, [pc, #96]	; (800d478 <xPortStartScheduler+0x138>)
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	4a17      	ldr	r2, [pc, #92]	; (800d478 <xPortStartScheduler+0x138>)
 800d41c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d420:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d422:	4b15      	ldr	r3, [pc, #84]	; (800d478 <xPortStartScheduler+0x138>)
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	4a14      	ldr	r2, [pc, #80]	; (800d478 <xPortStartScheduler+0x138>)
 800d428:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d42c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d42e:	f000 f8dd 	bl	800d5ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d432:	4b12      	ldr	r3, [pc, #72]	; (800d47c <xPortStartScheduler+0x13c>)
 800d434:	2200      	movs	r2, #0
 800d436:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d438:	f000 f8fc 	bl	800d634 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d43c:	4b10      	ldr	r3, [pc, #64]	; (800d480 <xPortStartScheduler+0x140>)
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	4a0f      	ldr	r2, [pc, #60]	; (800d480 <xPortStartScheduler+0x140>)
 800d442:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d446:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d448:	f7ff ff66 	bl	800d318 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d44c:	f7ff f850 	bl	800c4f0 <vTaskSwitchContext>
	prvTaskExitError();
 800d450:	f7ff ff1c 	bl	800d28c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d454:	2300      	movs	r3, #0
}
 800d456:	4618      	mov	r0, r3
 800d458:	3718      	adds	r7, #24
 800d45a:	46bd      	mov	sp, r7
 800d45c:	bd80      	pop	{r7, pc}
 800d45e:	bf00      	nop
 800d460:	e000ed00 	.word	0xe000ed00
 800d464:	410fc271 	.word	0x410fc271
 800d468:	410fc270 	.word	0x410fc270
 800d46c:	e000e400 	.word	0xe000e400
 800d470:	20000f04 	.word	0x20000f04
 800d474:	20000f08 	.word	0x20000f08
 800d478:	e000ed20 	.word	0xe000ed20
 800d47c:	20000010 	.word	0x20000010
 800d480:	e000ef34 	.word	0xe000ef34

0800d484 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d484:	b480      	push	{r7}
 800d486:	b083      	sub	sp, #12
 800d488:	af00      	add	r7, sp, #0
	__asm volatile
 800d48a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d48e:	f383 8811 	msr	BASEPRI, r3
 800d492:	f3bf 8f6f 	isb	sy
 800d496:	f3bf 8f4f 	dsb	sy
 800d49a:	607b      	str	r3, [r7, #4]
}
 800d49c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d49e:	4b0f      	ldr	r3, [pc, #60]	; (800d4dc <vPortEnterCritical+0x58>)
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	3301      	adds	r3, #1
 800d4a4:	4a0d      	ldr	r2, [pc, #52]	; (800d4dc <vPortEnterCritical+0x58>)
 800d4a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d4a8:	4b0c      	ldr	r3, [pc, #48]	; (800d4dc <vPortEnterCritical+0x58>)
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	2b01      	cmp	r3, #1
 800d4ae:	d10f      	bne.n	800d4d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d4b0:	4b0b      	ldr	r3, [pc, #44]	; (800d4e0 <vPortEnterCritical+0x5c>)
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	b2db      	uxtb	r3, r3
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d00a      	beq.n	800d4d0 <vPortEnterCritical+0x4c>
	__asm volatile
 800d4ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4be:	f383 8811 	msr	BASEPRI, r3
 800d4c2:	f3bf 8f6f 	isb	sy
 800d4c6:	f3bf 8f4f 	dsb	sy
 800d4ca:	603b      	str	r3, [r7, #0]
}
 800d4cc:	bf00      	nop
 800d4ce:	e7fe      	b.n	800d4ce <vPortEnterCritical+0x4a>
	}
}
 800d4d0:	bf00      	nop
 800d4d2:	370c      	adds	r7, #12
 800d4d4:	46bd      	mov	sp, r7
 800d4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4da:	4770      	bx	lr
 800d4dc:	20000010 	.word	0x20000010
 800d4e0:	e000ed04 	.word	0xe000ed04

0800d4e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d4e4:	b480      	push	{r7}
 800d4e6:	b083      	sub	sp, #12
 800d4e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d4ea:	4b12      	ldr	r3, [pc, #72]	; (800d534 <vPortExitCritical+0x50>)
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d10a      	bne.n	800d508 <vPortExitCritical+0x24>
	__asm volatile
 800d4f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4f6:	f383 8811 	msr	BASEPRI, r3
 800d4fa:	f3bf 8f6f 	isb	sy
 800d4fe:	f3bf 8f4f 	dsb	sy
 800d502:	607b      	str	r3, [r7, #4]
}
 800d504:	bf00      	nop
 800d506:	e7fe      	b.n	800d506 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d508:	4b0a      	ldr	r3, [pc, #40]	; (800d534 <vPortExitCritical+0x50>)
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	3b01      	subs	r3, #1
 800d50e:	4a09      	ldr	r2, [pc, #36]	; (800d534 <vPortExitCritical+0x50>)
 800d510:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d512:	4b08      	ldr	r3, [pc, #32]	; (800d534 <vPortExitCritical+0x50>)
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d105      	bne.n	800d526 <vPortExitCritical+0x42>
 800d51a:	2300      	movs	r3, #0
 800d51c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	f383 8811 	msr	BASEPRI, r3
}
 800d524:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d526:	bf00      	nop
 800d528:	370c      	adds	r7, #12
 800d52a:	46bd      	mov	sp, r7
 800d52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d530:	4770      	bx	lr
 800d532:	bf00      	nop
 800d534:	20000010 	.word	0x20000010
	...

0800d540 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d540:	f3ef 8009 	mrs	r0, PSP
 800d544:	f3bf 8f6f 	isb	sy
 800d548:	4b15      	ldr	r3, [pc, #84]	; (800d5a0 <pxCurrentTCBConst>)
 800d54a:	681a      	ldr	r2, [r3, #0]
 800d54c:	f01e 0f10 	tst.w	lr, #16
 800d550:	bf08      	it	eq
 800d552:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d556:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d55a:	6010      	str	r0, [r2, #0]
 800d55c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d560:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d564:	f380 8811 	msr	BASEPRI, r0
 800d568:	f3bf 8f4f 	dsb	sy
 800d56c:	f3bf 8f6f 	isb	sy
 800d570:	f7fe ffbe 	bl	800c4f0 <vTaskSwitchContext>
 800d574:	f04f 0000 	mov.w	r0, #0
 800d578:	f380 8811 	msr	BASEPRI, r0
 800d57c:	bc09      	pop	{r0, r3}
 800d57e:	6819      	ldr	r1, [r3, #0]
 800d580:	6808      	ldr	r0, [r1, #0]
 800d582:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d586:	f01e 0f10 	tst.w	lr, #16
 800d58a:	bf08      	it	eq
 800d58c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d590:	f380 8809 	msr	PSP, r0
 800d594:	f3bf 8f6f 	isb	sy
 800d598:	4770      	bx	lr
 800d59a:	bf00      	nop
 800d59c:	f3af 8000 	nop.w

0800d5a0 <pxCurrentTCBConst>:
 800d5a0:	200008d8 	.word	0x200008d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d5a4:	bf00      	nop
 800d5a6:	bf00      	nop

0800d5a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b082      	sub	sp, #8
 800d5ac:	af00      	add	r7, sp, #0
	__asm volatile
 800d5ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5b2:	f383 8811 	msr	BASEPRI, r3
 800d5b6:	f3bf 8f6f 	isb	sy
 800d5ba:	f3bf 8f4f 	dsb	sy
 800d5be:	607b      	str	r3, [r7, #4]
}
 800d5c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d5c2:	f7fe fedb 	bl	800c37c <xTaskIncrementTick>
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d003      	beq.n	800d5d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d5cc:	4b06      	ldr	r3, [pc, #24]	; (800d5e8 <xPortSysTickHandler+0x40>)
 800d5ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d5d2:	601a      	str	r2, [r3, #0]
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d5d8:	683b      	ldr	r3, [r7, #0]
 800d5da:	f383 8811 	msr	BASEPRI, r3
}
 800d5de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d5e0:	bf00      	nop
 800d5e2:	3708      	adds	r7, #8
 800d5e4:	46bd      	mov	sp, r7
 800d5e6:	bd80      	pop	{r7, pc}
 800d5e8:	e000ed04 	.word	0xe000ed04

0800d5ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d5ec:	b480      	push	{r7}
 800d5ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d5f0:	4b0b      	ldr	r3, [pc, #44]	; (800d620 <vPortSetupTimerInterrupt+0x34>)
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d5f6:	4b0b      	ldr	r3, [pc, #44]	; (800d624 <vPortSetupTimerInterrupt+0x38>)
 800d5f8:	2200      	movs	r2, #0
 800d5fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d5fc:	4b0a      	ldr	r3, [pc, #40]	; (800d628 <vPortSetupTimerInterrupt+0x3c>)
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	4a0a      	ldr	r2, [pc, #40]	; (800d62c <vPortSetupTimerInterrupt+0x40>)
 800d602:	fba2 2303 	umull	r2, r3, r2, r3
 800d606:	099b      	lsrs	r3, r3, #6
 800d608:	4a09      	ldr	r2, [pc, #36]	; (800d630 <vPortSetupTimerInterrupt+0x44>)
 800d60a:	3b01      	subs	r3, #1
 800d60c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d60e:	4b04      	ldr	r3, [pc, #16]	; (800d620 <vPortSetupTimerInterrupt+0x34>)
 800d610:	2207      	movs	r2, #7
 800d612:	601a      	str	r2, [r3, #0]
}
 800d614:	bf00      	nop
 800d616:	46bd      	mov	sp, r7
 800d618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d61c:	4770      	bx	lr
 800d61e:	bf00      	nop
 800d620:	e000e010 	.word	0xe000e010
 800d624:	e000e018 	.word	0xe000e018
 800d628:	20000004 	.word	0x20000004
 800d62c:	10624dd3 	.word	0x10624dd3
 800d630:	e000e014 	.word	0xe000e014

0800d634 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d634:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d644 <vPortEnableVFP+0x10>
 800d638:	6801      	ldr	r1, [r0, #0]
 800d63a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d63e:	6001      	str	r1, [r0, #0]
 800d640:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d642:	bf00      	nop
 800d644:	e000ed88 	.word	0xe000ed88

0800d648 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d648:	b480      	push	{r7}
 800d64a:	b085      	sub	sp, #20
 800d64c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d64e:	f3ef 8305 	mrs	r3, IPSR
 800d652:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	2b0f      	cmp	r3, #15
 800d658:	d914      	bls.n	800d684 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d65a:	4a17      	ldr	r2, [pc, #92]	; (800d6b8 <vPortValidateInterruptPriority+0x70>)
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	4413      	add	r3, r2
 800d660:	781b      	ldrb	r3, [r3, #0]
 800d662:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d664:	4b15      	ldr	r3, [pc, #84]	; (800d6bc <vPortValidateInterruptPriority+0x74>)
 800d666:	781b      	ldrb	r3, [r3, #0]
 800d668:	7afa      	ldrb	r2, [r7, #11]
 800d66a:	429a      	cmp	r2, r3
 800d66c:	d20a      	bcs.n	800d684 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d66e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d672:	f383 8811 	msr	BASEPRI, r3
 800d676:	f3bf 8f6f 	isb	sy
 800d67a:	f3bf 8f4f 	dsb	sy
 800d67e:	607b      	str	r3, [r7, #4]
}
 800d680:	bf00      	nop
 800d682:	e7fe      	b.n	800d682 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d684:	4b0e      	ldr	r3, [pc, #56]	; (800d6c0 <vPortValidateInterruptPriority+0x78>)
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d68c:	4b0d      	ldr	r3, [pc, #52]	; (800d6c4 <vPortValidateInterruptPriority+0x7c>)
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	429a      	cmp	r2, r3
 800d692:	d90a      	bls.n	800d6aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d694:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d698:	f383 8811 	msr	BASEPRI, r3
 800d69c:	f3bf 8f6f 	isb	sy
 800d6a0:	f3bf 8f4f 	dsb	sy
 800d6a4:	603b      	str	r3, [r7, #0]
}
 800d6a6:	bf00      	nop
 800d6a8:	e7fe      	b.n	800d6a8 <vPortValidateInterruptPriority+0x60>
	}
 800d6aa:	bf00      	nop
 800d6ac:	3714      	adds	r7, #20
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b4:	4770      	bx	lr
 800d6b6:	bf00      	nop
 800d6b8:	e000e3f0 	.word	0xe000e3f0
 800d6bc:	20000f04 	.word	0x20000f04
 800d6c0:	e000ed0c 	.word	0xe000ed0c
 800d6c4:	20000f08 	.word	0x20000f08

0800d6c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	b08a      	sub	sp, #40	; 0x28
 800d6cc:	af00      	add	r7, sp, #0
 800d6ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d6d4:	f7fe fd96 	bl	800c204 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d6d8:	4b5b      	ldr	r3, [pc, #364]	; (800d848 <pvPortMalloc+0x180>)
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d101      	bne.n	800d6e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d6e0:	f000 f920 	bl	800d924 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d6e4:	4b59      	ldr	r3, [pc, #356]	; (800d84c <pvPortMalloc+0x184>)
 800d6e6:	681a      	ldr	r2, [r3, #0]
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	4013      	ands	r3, r2
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	f040 8093 	bne.w	800d818 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d01d      	beq.n	800d734 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d6f8:	2208      	movs	r2, #8
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	4413      	add	r3, r2
 800d6fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	f003 0307 	and.w	r3, r3, #7
 800d706:	2b00      	cmp	r3, #0
 800d708:	d014      	beq.n	800d734 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	f023 0307 	bic.w	r3, r3, #7
 800d710:	3308      	adds	r3, #8
 800d712:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	f003 0307 	and.w	r3, r3, #7
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d00a      	beq.n	800d734 <pvPortMalloc+0x6c>
	__asm volatile
 800d71e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d722:	f383 8811 	msr	BASEPRI, r3
 800d726:	f3bf 8f6f 	isb	sy
 800d72a:	f3bf 8f4f 	dsb	sy
 800d72e:	617b      	str	r3, [r7, #20]
}
 800d730:	bf00      	nop
 800d732:	e7fe      	b.n	800d732 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d06e      	beq.n	800d818 <pvPortMalloc+0x150>
 800d73a:	4b45      	ldr	r3, [pc, #276]	; (800d850 <pvPortMalloc+0x188>)
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	687a      	ldr	r2, [r7, #4]
 800d740:	429a      	cmp	r2, r3
 800d742:	d869      	bhi.n	800d818 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d744:	4b43      	ldr	r3, [pc, #268]	; (800d854 <pvPortMalloc+0x18c>)
 800d746:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d748:	4b42      	ldr	r3, [pc, #264]	; (800d854 <pvPortMalloc+0x18c>)
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d74e:	e004      	b.n	800d75a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d752:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d75a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d75c:	685b      	ldr	r3, [r3, #4]
 800d75e:	687a      	ldr	r2, [r7, #4]
 800d760:	429a      	cmp	r2, r3
 800d762:	d903      	bls.n	800d76c <pvPortMalloc+0xa4>
 800d764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d1f1      	bne.n	800d750 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d76c:	4b36      	ldr	r3, [pc, #216]	; (800d848 <pvPortMalloc+0x180>)
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d772:	429a      	cmp	r2, r3
 800d774:	d050      	beq.n	800d818 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d776:	6a3b      	ldr	r3, [r7, #32]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	2208      	movs	r2, #8
 800d77c:	4413      	add	r3, r2
 800d77e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d782:	681a      	ldr	r2, [r3, #0]
 800d784:	6a3b      	ldr	r3, [r7, #32]
 800d786:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d78a:	685a      	ldr	r2, [r3, #4]
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	1ad2      	subs	r2, r2, r3
 800d790:	2308      	movs	r3, #8
 800d792:	005b      	lsls	r3, r3, #1
 800d794:	429a      	cmp	r2, r3
 800d796:	d91f      	bls.n	800d7d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d798:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	4413      	add	r3, r2
 800d79e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d7a0:	69bb      	ldr	r3, [r7, #24]
 800d7a2:	f003 0307 	and.w	r3, r3, #7
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d00a      	beq.n	800d7c0 <pvPortMalloc+0xf8>
	__asm volatile
 800d7aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7ae:	f383 8811 	msr	BASEPRI, r3
 800d7b2:	f3bf 8f6f 	isb	sy
 800d7b6:	f3bf 8f4f 	dsb	sy
 800d7ba:	613b      	str	r3, [r7, #16]
}
 800d7bc:	bf00      	nop
 800d7be:	e7fe      	b.n	800d7be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d7c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7c2:	685a      	ldr	r2, [r3, #4]
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	1ad2      	subs	r2, r2, r3
 800d7c8:	69bb      	ldr	r3, [r7, #24]
 800d7ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d7cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7ce:	687a      	ldr	r2, [r7, #4]
 800d7d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d7d2:	69b8      	ldr	r0, [r7, #24]
 800d7d4:	f000 f908 	bl	800d9e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d7d8:	4b1d      	ldr	r3, [pc, #116]	; (800d850 <pvPortMalloc+0x188>)
 800d7da:	681a      	ldr	r2, [r3, #0]
 800d7dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7de:	685b      	ldr	r3, [r3, #4]
 800d7e0:	1ad3      	subs	r3, r2, r3
 800d7e2:	4a1b      	ldr	r2, [pc, #108]	; (800d850 <pvPortMalloc+0x188>)
 800d7e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d7e6:	4b1a      	ldr	r3, [pc, #104]	; (800d850 <pvPortMalloc+0x188>)
 800d7e8:	681a      	ldr	r2, [r3, #0]
 800d7ea:	4b1b      	ldr	r3, [pc, #108]	; (800d858 <pvPortMalloc+0x190>)
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	429a      	cmp	r2, r3
 800d7f0:	d203      	bcs.n	800d7fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d7f2:	4b17      	ldr	r3, [pc, #92]	; (800d850 <pvPortMalloc+0x188>)
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	4a18      	ldr	r2, [pc, #96]	; (800d858 <pvPortMalloc+0x190>)
 800d7f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d7fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7fc:	685a      	ldr	r2, [r3, #4]
 800d7fe:	4b13      	ldr	r3, [pc, #76]	; (800d84c <pvPortMalloc+0x184>)
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	431a      	orrs	r2, r3
 800d804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d806:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d80a:	2200      	movs	r2, #0
 800d80c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d80e:	4b13      	ldr	r3, [pc, #76]	; (800d85c <pvPortMalloc+0x194>)
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	3301      	adds	r3, #1
 800d814:	4a11      	ldr	r2, [pc, #68]	; (800d85c <pvPortMalloc+0x194>)
 800d816:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d818:	f7fe fd02 	bl	800c220 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d81c:	69fb      	ldr	r3, [r7, #28]
 800d81e:	f003 0307 	and.w	r3, r3, #7
 800d822:	2b00      	cmp	r3, #0
 800d824:	d00a      	beq.n	800d83c <pvPortMalloc+0x174>
	__asm volatile
 800d826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d82a:	f383 8811 	msr	BASEPRI, r3
 800d82e:	f3bf 8f6f 	isb	sy
 800d832:	f3bf 8f4f 	dsb	sy
 800d836:	60fb      	str	r3, [r7, #12]
}
 800d838:	bf00      	nop
 800d83a:	e7fe      	b.n	800d83a <pvPortMalloc+0x172>
	return pvReturn;
 800d83c:	69fb      	ldr	r3, [r7, #28]
}
 800d83e:	4618      	mov	r0, r3
 800d840:	3728      	adds	r7, #40	; 0x28
 800d842:	46bd      	mov	sp, r7
 800d844:	bd80      	pop	{r7, pc}
 800d846:	bf00      	nop
 800d848:	20004b14 	.word	0x20004b14
 800d84c:	20004b28 	.word	0x20004b28
 800d850:	20004b18 	.word	0x20004b18
 800d854:	20004b0c 	.word	0x20004b0c
 800d858:	20004b1c 	.word	0x20004b1c
 800d85c:	20004b20 	.word	0x20004b20

0800d860 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d860:	b580      	push	{r7, lr}
 800d862:	b086      	sub	sp, #24
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d04d      	beq.n	800d90e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d872:	2308      	movs	r3, #8
 800d874:	425b      	negs	r3, r3
 800d876:	697a      	ldr	r2, [r7, #20]
 800d878:	4413      	add	r3, r2
 800d87a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d87c:	697b      	ldr	r3, [r7, #20]
 800d87e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d880:	693b      	ldr	r3, [r7, #16]
 800d882:	685a      	ldr	r2, [r3, #4]
 800d884:	4b24      	ldr	r3, [pc, #144]	; (800d918 <vPortFree+0xb8>)
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	4013      	ands	r3, r2
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d10a      	bne.n	800d8a4 <vPortFree+0x44>
	__asm volatile
 800d88e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d892:	f383 8811 	msr	BASEPRI, r3
 800d896:	f3bf 8f6f 	isb	sy
 800d89a:	f3bf 8f4f 	dsb	sy
 800d89e:	60fb      	str	r3, [r7, #12]
}
 800d8a0:	bf00      	nop
 800d8a2:	e7fe      	b.n	800d8a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d8a4:	693b      	ldr	r3, [r7, #16]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d00a      	beq.n	800d8c2 <vPortFree+0x62>
	__asm volatile
 800d8ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8b0:	f383 8811 	msr	BASEPRI, r3
 800d8b4:	f3bf 8f6f 	isb	sy
 800d8b8:	f3bf 8f4f 	dsb	sy
 800d8bc:	60bb      	str	r3, [r7, #8]
}
 800d8be:	bf00      	nop
 800d8c0:	e7fe      	b.n	800d8c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d8c2:	693b      	ldr	r3, [r7, #16]
 800d8c4:	685a      	ldr	r2, [r3, #4]
 800d8c6:	4b14      	ldr	r3, [pc, #80]	; (800d918 <vPortFree+0xb8>)
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	4013      	ands	r3, r2
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d01e      	beq.n	800d90e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d8d0:	693b      	ldr	r3, [r7, #16]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d11a      	bne.n	800d90e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d8d8:	693b      	ldr	r3, [r7, #16]
 800d8da:	685a      	ldr	r2, [r3, #4]
 800d8dc:	4b0e      	ldr	r3, [pc, #56]	; (800d918 <vPortFree+0xb8>)
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	43db      	mvns	r3, r3
 800d8e2:	401a      	ands	r2, r3
 800d8e4:	693b      	ldr	r3, [r7, #16]
 800d8e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d8e8:	f7fe fc8c 	bl	800c204 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d8ec:	693b      	ldr	r3, [r7, #16]
 800d8ee:	685a      	ldr	r2, [r3, #4]
 800d8f0:	4b0a      	ldr	r3, [pc, #40]	; (800d91c <vPortFree+0xbc>)
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	4413      	add	r3, r2
 800d8f6:	4a09      	ldr	r2, [pc, #36]	; (800d91c <vPortFree+0xbc>)
 800d8f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d8fa:	6938      	ldr	r0, [r7, #16]
 800d8fc:	f000 f874 	bl	800d9e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d900:	4b07      	ldr	r3, [pc, #28]	; (800d920 <vPortFree+0xc0>)
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	3301      	adds	r3, #1
 800d906:	4a06      	ldr	r2, [pc, #24]	; (800d920 <vPortFree+0xc0>)
 800d908:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d90a:	f7fe fc89 	bl	800c220 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d90e:	bf00      	nop
 800d910:	3718      	adds	r7, #24
 800d912:	46bd      	mov	sp, r7
 800d914:	bd80      	pop	{r7, pc}
 800d916:	bf00      	nop
 800d918:	20004b28 	.word	0x20004b28
 800d91c:	20004b18 	.word	0x20004b18
 800d920:	20004b24 	.word	0x20004b24

0800d924 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d924:	b480      	push	{r7}
 800d926:	b085      	sub	sp, #20
 800d928:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d92a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d92e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d930:	4b27      	ldr	r3, [pc, #156]	; (800d9d0 <prvHeapInit+0xac>)
 800d932:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	f003 0307 	and.w	r3, r3, #7
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d00c      	beq.n	800d958 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	3307      	adds	r3, #7
 800d942:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	f023 0307 	bic.w	r3, r3, #7
 800d94a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d94c:	68ba      	ldr	r2, [r7, #8]
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	1ad3      	subs	r3, r2, r3
 800d952:	4a1f      	ldr	r2, [pc, #124]	; (800d9d0 <prvHeapInit+0xac>)
 800d954:	4413      	add	r3, r2
 800d956:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d95c:	4a1d      	ldr	r2, [pc, #116]	; (800d9d4 <prvHeapInit+0xb0>)
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d962:	4b1c      	ldr	r3, [pc, #112]	; (800d9d4 <prvHeapInit+0xb0>)
 800d964:	2200      	movs	r2, #0
 800d966:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	68ba      	ldr	r2, [r7, #8]
 800d96c:	4413      	add	r3, r2
 800d96e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d970:	2208      	movs	r2, #8
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	1a9b      	subs	r3, r3, r2
 800d976:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	f023 0307 	bic.w	r3, r3, #7
 800d97e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	4a15      	ldr	r2, [pc, #84]	; (800d9d8 <prvHeapInit+0xb4>)
 800d984:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d986:	4b14      	ldr	r3, [pc, #80]	; (800d9d8 <prvHeapInit+0xb4>)
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	2200      	movs	r2, #0
 800d98c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d98e:	4b12      	ldr	r3, [pc, #72]	; (800d9d8 <prvHeapInit+0xb4>)
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	2200      	movs	r2, #0
 800d994:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d99a:	683b      	ldr	r3, [r7, #0]
 800d99c:	68fa      	ldr	r2, [r7, #12]
 800d99e:	1ad2      	subs	r2, r2, r3
 800d9a0:	683b      	ldr	r3, [r7, #0]
 800d9a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d9a4:	4b0c      	ldr	r3, [pc, #48]	; (800d9d8 <prvHeapInit+0xb4>)
 800d9a6:	681a      	ldr	r2, [r3, #0]
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	685b      	ldr	r3, [r3, #4]
 800d9b0:	4a0a      	ldr	r2, [pc, #40]	; (800d9dc <prvHeapInit+0xb8>)
 800d9b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d9b4:	683b      	ldr	r3, [r7, #0]
 800d9b6:	685b      	ldr	r3, [r3, #4]
 800d9b8:	4a09      	ldr	r2, [pc, #36]	; (800d9e0 <prvHeapInit+0xbc>)
 800d9ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d9bc:	4b09      	ldr	r3, [pc, #36]	; (800d9e4 <prvHeapInit+0xc0>)
 800d9be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d9c2:	601a      	str	r2, [r3, #0]
}
 800d9c4:	bf00      	nop
 800d9c6:	3714      	adds	r7, #20
 800d9c8:	46bd      	mov	sp, r7
 800d9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ce:	4770      	bx	lr
 800d9d0:	20000f0c 	.word	0x20000f0c
 800d9d4:	20004b0c 	.word	0x20004b0c
 800d9d8:	20004b14 	.word	0x20004b14
 800d9dc:	20004b1c 	.word	0x20004b1c
 800d9e0:	20004b18 	.word	0x20004b18
 800d9e4:	20004b28 	.word	0x20004b28

0800d9e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d9e8:	b480      	push	{r7}
 800d9ea:	b085      	sub	sp, #20
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d9f0:	4b28      	ldr	r3, [pc, #160]	; (800da94 <prvInsertBlockIntoFreeList+0xac>)
 800d9f2:	60fb      	str	r3, [r7, #12]
 800d9f4:	e002      	b.n	800d9fc <prvInsertBlockIntoFreeList+0x14>
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	60fb      	str	r3, [r7, #12]
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	687a      	ldr	r2, [r7, #4]
 800da02:	429a      	cmp	r2, r3
 800da04:	d8f7      	bhi.n	800d9f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	685b      	ldr	r3, [r3, #4]
 800da0e:	68ba      	ldr	r2, [r7, #8]
 800da10:	4413      	add	r3, r2
 800da12:	687a      	ldr	r2, [r7, #4]
 800da14:	429a      	cmp	r2, r3
 800da16:	d108      	bne.n	800da2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	685a      	ldr	r2, [r3, #4]
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	685b      	ldr	r3, [r3, #4]
 800da20:	441a      	add	r2, r3
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	685b      	ldr	r3, [r3, #4]
 800da32:	68ba      	ldr	r2, [r7, #8]
 800da34:	441a      	add	r2, r3
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	429a      	cmp	r2, r3
 800da3c:	d118      	bne.n	800da70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	681a      	ldr	r2, [r3, #0]
 800da42:	4b15      	ldr	r3, [pc, #84]	; (800da98 <prvInsertBlockIntoFreeList+0xb0>)
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	429a      	cmp	r2, r3
 800da48:	d00d      	beq.n	800da66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	685a      	ldr	r2, [r3, #4]
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	685b      	ldr	r3, [r3, #4]
 800da54:	441a      	add	r2, r3
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	681a      	ldr	r2, [r3, #0]
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	601a      	str	r2, [r3, #0]
 800da64:	e008      	b.n	800da78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800da66:	4b0c      	ldr	r3, [pc, #48]	; (800da98 <prvInsertBlockIntoFreeList+0xb0>)
 800da68:	681a      	ldr	r2, [r3, #0]
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	601a      	str	r2, [r3, #0]
 800da6e:	e003      	b.n	800da78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	681a      	ldr	r2, [r3, #0]
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800da78:	68fa      	ldr	r2, [r7, #12]
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	429a      	cmp	r2, r3
 800da7e:	d002      	beq.n	800da86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	687a      	ldr	r2, [r7, #4]
 800da84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800da86:	bf00      	nop
 800da88:	3714      	adds	r7, #20
 800da8a:	46bd      	mov	sp, r7
 800da8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da90:	4770      	bx	lr
 800da92:	bf00      	nop
 800da94:	20004b0c 	.word	0x20004b0c
 800da98:	20004b14 	.word	0x20004b14

0800da9c <calloc>:
 800da9c:	4b02      	ldr	r3, [pc, #8]	; (800daa8 <calloc+0xc>)
 800da9e:	460a      	mov	r2, r1
 800daa0:	4601      	mov	r1, r0
 800daa2:	6818      	ldr	r0, [r3, #0]
 800daa4:	f000 b84a 	b.w	800db3c <_calloc_r>
 800daa8:	20000014 	.word	0x20000014

0800daac <__errno>:
 800daac:	4b01      	ldr	r3, [pc, #4]	; (800dab4 <__errno+0x8>)
 800daae:	6818      	ldr	r0, [r3, #0]
 800dab0:	4770      	bx	lr
 800dab2:	bf00      	nop
 800dab4:	20000014 	.word	0x20000014

0800dab8 <__libc_init_array>:
 800dab8:	b570      	push	{r4, r5, r6, lr}
 800daba:	4d0d      	ldr	r5, [pc, #52]	; (800daf0 <__libc_init_array+0x38>)
 800dabc:	4c0d      	ldr	r4, [pc, #52]	; (800daf4 <__libc_init_array+0x3c>)
 800dabe:	1b64      	subs	r4, r4, r5
 800dac0:	10a4      	asrs	r4, r4, #2
 800dac2:	2600      	movs	r6, #0
 800dac4:	42a6      	cmp	r6, r4
 800dac6:	d109      	bne.n	800dadc <__libc_init_array+0x24>
 800dac8:	4d0b      	ldr	r5, [pc, #44]	; (800daf8 <__libc_init_array+0x40>)
 800daca:	4c0c      	ldr	r4, [pc, #48]	; (800dafc <__libc_init_array+0x44>)
 800dacc:	f006 fbfc 	bl	80142c8 <_init>
 800dad0:	1b64      	subs	r4, r4, r5
 800dad2:	10a4      	asrs	r4, r4, #2
 800dad4:	2600      	movs	r6, #0
 800dad6:	42a6      	cmp	r6, r4
 800dad8:	d105      	bne.n	800dae6 <__libc_init_array+0x2e>
 800dada:	bd70      	pop	{r4, r5, r6, pc}
 800dadc:	f855 3b04 	ldr.w	r3, [r5], #4
 800dae0:	4798      	blx	r3
 800dae2:	3601      	adds	r6, #1
 800dae4:	e7ee      	b.n	800dac4 <__libc_init_array+0xc>
 800dae6:	f855 3b04 	ldr.w	r3, [r5], #4
 800daea:	4798      	blx	r3
 800daec:	3601      	adds	r6, #1
 800daee:	e7f2      	b.n	800dad6 <__libc_init_array+0x1e>
 800daf0:	08014b70 	.word	0x08014b70
 800daf4:	08014b70 	.word	0x08014b70
 800daf8:	08014b70 	.word	0x08014b70
 800dafc:	08014b74 	.word	0x08014b74

0800db00 <malloc>:
 800db00:	4b02      	ldr	r3, [pc, #8]	; (800db0c <malloc+0xc>)
 800db02:	4601      	mov	r1, r0
 800db04:	6818      	ldr	r0, [r3, #0]
 800db06:	f000 b879 	b.w	800dbfc <_malloc_r>
 800db0a:	bf00      	nop
 800db0c:	20000014 	.word	0x20000014

0800db10 <memcpy>:
 800db10:	440a      	add	r2, r1
 800db12:	4291      	cmp	r1, r2
 800db14:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800db18:	d100      	bne.n	800db1c <memcpy+0xc>
 800db1a:	4770      	bx	lr
 800db1c:	b510      	push	{r4, lr}
 800db1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db22:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db26:	4291      	cmp	r1, r2
 800db28:	d1f9      	bne.n	800db1e <memcpy+0xe>
 800db2a:	bd10      	pop	{r4, pc}

0800db2c <memset>:
 800db2c:	4402      	add	r2, r0
 800db2e:	4603      	mov	r3, r0
 800db30:	4293      	cmp	r3, r2
 800db32:	d100      	bne.n	800db36 <memset+0xa>
 800db34:	4770      	bx	lr
 800db36:	f803 1b01 	strb.w	r1, [r3], #1
 800db3a:	e7f9      	b.n	800db30 <memset+0x4>

0800db3c <_calloc_r>:
 800db3c:	b513      	push	{r0, r1, r4, lr}
 800db3e:	434a      	muls	r2, r1
 800db40:	4611      	mov	r1, r2
 800db42:	9201      	str	r2, [sp, #4]
 800db44:	f000 f85a 	bl	800dbfc <_malloc_r>
 800db48:	4604      	mov	r4, r0
 800db4a:	b118      	cbz	r0, 800db54 <_calloc_r+0x18>
 800db4c:	9a01      	ldr	r2, [sp, #4]
 800db4e:	2100      	movs	r1, #0
 800db50:	f7ff ffec 	bl	800db2c <memset>
 800db54:	4620      	mov	r0, r4
 800db56:	b002      	add	sp, #8
 800db58:	bd10      	pop	{r4, pc}
	...

0800db5c <_free_r>:
 800db5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800db5e:	2900      	cmp	r1, #0
 800db60:	d048      	beq.n	800dbf4 <_free_r+0x98>
 800db62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db66:	9001      	str	r0, [sp, #4]
 800db68:	2b00      	cmp	r3, #0
 800db6a:	f1a1 0404 	sub.w	r4, r1, #4
 800db6e:	bfb8      	it	lt
 800db70:	18e4      	addlt	r4, r4, r3
 800db72:	f003 fadd 	bl	8011130 <__malloc_lock>
 800db76:	4a20      	ldr	r2, [pc, #128]	; (800dbf8 <_free_r+0x9c>)
 800db78:	9801      	ldr	r0, [sp, #4]
 800db7a:	6813      	ldr	r3, [r2, #0]
 800db7c:	4615      	mov	r5, r2
 800db7e:	b933      	cbnz	r3, 800db8e <_free_r+0x32>
 800db80:	6063      	str	r3, [r4, #4]
 800db82:	6014      	str	r4, [r2, #0]
 800db84:	b003      	add	sp, #12
 800db86:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800db8a:	f003 bad7 	b.w	801113c <__malloc_unlock>
 800db8e:	42a3      	cmp	r3, r4
 800db90:	d90b      	bls.n	800dbaa <_free_r+0x4e>
 800db92:	6821      	ldr	r1, [r4, #0]
 800db94:	1862      	adds	r2, r4, r1
 800db96:	4293      	cmp	r3, r2
 800db98:	bf04      	itt	eq
 800db9a:	681a      	ldreq	r2, [r3, #0]
 800db9c:	685b      	ldreq	r3, [r3, #4]
 800db9e:	6063      	str	r3, [r4, #4]
 800dba0:	bf04      	itt	eq
 800dba2:	1852      	addeq	r2, r2, r1
 800dba4:	6022      	streq	r2, [r4, #0]
 800dba6:	602c      	str	r4, [r5, #0]
 800dba8:	e7ec      	b.n	800db84 <_free_r+0x28>
 800dbaa:	461a      	mov	r2, r3
 800dbac:	685b      	ldr	r3, [r3, #4]
 800dbae:	b10b      	cbz	r3, 800dbb4 <_free_r+0x58>
 800dbb0:	42a3      	cmp	r3, r4
 800dbb2:	d9fa      	bls.n	800dbaa <_free_r+0x4e>
 800dbb4:	6811      	ldr	r1, [r2, #0]
 800dbb6:	1855      	adds	r5, r2, r1
 800dbb8:	42a5      	cmp	r5, r4
 800dbba:	d10b      	bne.n	800dbd4 <_free_r+0x78>
 800dbbc:	6824      	ldr	r4, [r4, #0]
 800dbbe:	4421      	add	r1, r4
 800dbc0:	1854      	adds	r4, r2, r1
 800dbc2:	42a3      	cmp	r3, r4
 800dbc4:	6011      	str	r1, [r2, #0]
 800dbc6:	d1dd      	bne.n	800db84 <_free_r+0x28>
 800dbc8:	681c      	ldr	r4, [r3, #0]
 800dbca:	685b      	ldr	r3, [r3, #4]
 800dbcc:	6053      	str	r3, [r2, #4]
 800dbce:	4421      	add	r1, r4
 800dbd0:	6011      	str	r1, [r2, #0]
 800dbd2:	e7d7      	b.n	800db84 <_free_r+0x28>
 800dbd4:	d902      	bls.n	800dbdc <_free_r+0x80>
 800dbd6:	230c      	movs	r3, #12
 800dbd8:	6003      	str	r3, [r0, #0]
 800dbda:	e7d3      	b.n	800db84 <_free_r+0x28>
 800dbdc:	6825      	ldr	r5, [r4, #0]
 800dbde:	1961      	adds	r1, r4, r5
 800dbe0:	428b      	cmp	r3, r1
 800dbe2:	bf04      	itt	eq
 800dbe4:	6819      	ldreq	r1, [r3, #0]
 800dbe6:	685b      	ldreq	r3, [r3, #4]
 800dbe8:	6063      	str	r3, [r4, #4]
 800dbea:	bf04      	itt	eq
 800dbec:	1949      	addeq	r1, r1, r5
 800dbee:	6021      	streq	r1, [r4, #0]
 800dbf0:	6054      	str	r4, [r2, #4]
 800dbf2:	e7c7      	b.n	800db84 <_free_r+0x28>
 800dbf4:	b003      	add	sp, #12
 800dbf6:	bd30      	pop	{r4, r5, pc}
 800dbf8:	20004b2c 	.word	0x20004b2c

0800dbfc <_malloc_r>:
 800dbfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbfe:	1ccd      	adds	r5, r1, #3
 800dc00:	f025 0503 	bic.w	r5, r5, #3
 800dc04:	3508      	adds	r5, #8
 800dc06:	2d0c      	cmp	r5, #12
 800dc08:	bf38      	it	cc
 800dc0a:	250c      	movcc	r5, #12
 800dc0c:	2d00      	cmp	r5, #0
 800dc0e:	4606      	mov	r6, r0
 800dc10:	db01      	blt.n	800dc16 <_malloc_r+0x1a>
 800dc12:	42a9      	cmp	r1, r5
 800dc14:	d903      	bls.n	800dc1e <_malloc_r+0x22>
 800dc16:	230c      	movs	r3, #12
 800dc18:	6033      	str	r3, [r6, #0]
 800dc1a:	2000      	movs	r0, #0
 800dc1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc1e:	f003 fa87 	bl	8011130 <__malloc_lock>
 800dc22:	4921      	ldr	r1, [pc, #132]	; (800dca8 <_malloc_r+0xac>)
 800dc24:	680a      	ldr	r2, [r1, #0]
 800dc26:	4614      	mov	r4, r2
 800dc28:	b99c      	cbnz	r4, 800dc52 <_malloc_r+0x56>
 800dc2a:	4f20      	ldr	r7, [pc, #128]	; (800dcac <_malloc_r+0xb0>)
 800dc2c:	683b      	ldr	r3, [r7, #0]
 800dc2e:	b923      	cbnz	r3, 800dc3a <_malloc_r+0x3e>
 800dc30:	4621      	mov	r1, r4
 800dc32:	4630      	mov	r0, r6
 800dc34:	f000 feb6 	bl	800e9a4 <_sbrk_r>
 800dc38:	6038      	str	r0, [r7, #0]
 800dc3a:	4629      	mov	r1, r5
 800dc3c:	4630      	mov	r0, r6
 800dc3e:	f000 feb1 	bl	800e9a4 <_sbrk_r>
 800dc42:	1c43      	adds	r3, r0, #1
 800dc44:	d123      	bne.n	800dc8e <_malloc_r+0x92>
 800dc46:	230c      	movs	r3, #12
 800dc48:	6033      	str	r3, [r6, #0]
 800dc4a:	4630      	mov	r0, r6
 800dc4c:	f003 fa76 	bl	801113c <__malloc_unlock>
 800dc50:	e7e3      	b.n	800dc1a <_malloc_r+0x1e>
 800dc52:	6823      	ldr	r3, [r4, #0]
 800dc54:	1b5b      	subs	r3, r3, r5
 800dc56:	d417      	bmi.n	800dc88 <_malloc_r+0x8c>
 800dc58:	2b0b      	cmp	r3, #11
 800dc5a:	d903      	bls.n	800dc64 <_malloc_r+0x68>
 800dc5c:	6023      	str	r3, [r4, #0]
 800dc5e:	441c      	add	r4, r3
 800dc60:	6025      	str	r5, [r4, #0]
 800dc62:	e004      	b.n	800dc6e <_malloc_r+0x72>
 800dc64:	6863      	ldr	r3, [r4, #4]
 800dc66:	42a2      	cmp	r2, r4
 800dc68:	bf0c      	ite	eq
 800dc6a:	600b      	streq	r3, [r1, #0]
 800dc6c:	6053      	strne	r3, [r2, #4]
 800dc6e:	4630      	mov	r0, r6
 800dc70:	f003 fa64 	bl	801113c <__malloc_unlock>
 800dc74:	f104 000b 	add.w	r0, r4, #11
 800dc78:	1d23      	adds	r3, r4, #4
 800dc7a:	f020 0007 	bic.w	r0, r0, #7
 800dc7e:	1ac2      	subs	r2, r0, r3
 800dc80:	d0cc      	beq.n	800dc1c <_malloc_r+0x20>
 800dc82:	1a1b      	subs	r3, r3, r0
 800dc84:	50a3      	str	r3, [r4, r2]
 800dc86:	e7c9      	b.n	800dc1c <_malloc_r+0x20>
 800dc88:	4622      	mov	r2, r4
 800dc8a:	6864      	ldr	r4, [r4, #4]
 800dc8c:	e7cc      	b.n	800dc28 <_malloc_r+0x2c>
 800dc8e:	1cc4      	adds	r4, r0, #3
 800dc90:	f024 0403 	bic.w	r4, r4, #3
 800dc94:	42a0      	cmp	r0, r4
 800dc96:	d0e3      	beq.n	800dc60 <_malloc_r+0x64>
 800dc98:	1a21      	subs	r1, r4, r0
 800dc9a:	4630      	mov	r0, r6
 800dc9c:	f000 fe82 	bl	800e9a4 <_sbrk_r>
 800dca0:	3001      	adds	r0, #1
 800dca2:	d1dd      	bne.n	800dc60 <_malloc_r+0x64>
 800dca4:	e7cf      	b.n	800dc46 <_malloc_r+0x4a>
 800dca6:	bf00      	nop
 800dca8:	20004b2c 	.word	0x20004b2c
 800dcac:	20004b30 	.word	0x20004b30

0800dcb0 <__cvt>:
 800dcb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dcb4:	ec55 4b10 	vmov	r4, r5, d0
 800dcb8:	2d00      	cmp	r5, #0
 800dcba:	460e      	mov	r6, r1
 800dcbc:	4619      	mov	r1, r3
 800dcbe:	462b      	mov	r3, r5
 800dcc0:	bfbb      	ittet	lt
 800dcc2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800dcc6:	461d      	movlt	r5, r3
 800dcc8:	2300      	movge	r3, #0
 800dcca:	232d      	movlt	r3, #45	; 0x2d
 800dccc:	700b      	strb	r3, [r1, #0]
 800dcce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dcd0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800dcd4:	4691      	mov	r9, r2
 800dcd6:	f023 0820 	bic.w	r8, r3, #32
 800dcda:	bfbc      	itt	lt
 800dcdc:	4622      	movlt	r2, r4
 800dcde:	4614      	movlt	r4, r2
 800dce0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dce4:	d005      	beq.n	800dcf2 <__cvt+0x42>
 800dce6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800dcea:	d100      	bne.n	800dcee <__cvt+0x3e>
 800dcec:	3601      	adds	r6, #1
 800dcee:	2102      	movs	r1, #2
 800dcf0:	e000      	b.n	800dcf4 <__cvt+0x44>
 800dcf2:	2103      	movs	r1, #3
 800dcf4:	ab03      	add	r3, sp, #12
 800dcf6:	9301      	str	r3, [sp, #4]
 800dcf8:	ab02      	add	r3, sp, #8
 800dcfa:	9300      	str	r3, [sp, #0]
 800dcfc:	ec45 4b10 	vmov	d0, r4, r5
 800dd00:	4653      	mov	r3, sl
 800dd02:	4632      	mov	r2, r6
 800dd04:	f001 fe84 	bl	800fa10 <_dtoa_r>
 800dd08:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800dd0c:	4607      	mov	r7, r0
 800dd0e:	d102      	bne.n	800dd16 <__cvt+0x66>
 800dd10:	f019 0f01 	tst.w	r9, #1
 800dd14:	d022      	beq.n	800dd5c <__cvt+0xac>
 800dd16:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dd1a:	eb07 0906 	add.w	r9, r7, r6
 800dd1e:	d110      	bne.n	800dd42 <__cvt+0x92>
 800dd20:	783b      	ldrb	r3, [r7, #0]
 800dd22:	2b30      	cmp	r3, #48	; 0x30
 800dd24:	d10a      	bne.n	800dd3c <__cvt+0x8c>
 800dd26:	2200      	movs	r2, #0
 800dd28:	2300      	movs	r3, #0
 800dd2a:	4620      	mov	r0, r4
 800dd2c:	4629      	mov	r1, r5
 800dd2e:	f7f2 feeb 	bl	8000b08 <__aeabi_dcmpeq>
 800dd32:	b918      	cbnz	r0, 800dd3c <__cvt+0x8c>
 800dd34:	f1c6 0601 	rsb	r6, r6, #1
 800dd38:	f8ca 6000 	str.w	r6, [sl]
 800dd3c:	f8da 3000 	ldr.w	r3, [sl]
 800dd40:	4499      	add	r9, r3
 800dd42:	2200      	movs	r2, #0
 800dd44:	2300      	movs	r3, #0
 800dd46:	4620      	mov	r0, r4
 800dd48:	4629      	mov	r1, r5
 800dd4a:	f7f2 fedd 	bl	8000b08 <__aeabi_dcmpeq>
 800dd4e:	b108      	cbz	r0, 800dd54 <__cvt+0xa4>
 800dd50:	f8cd 900c 	str.w	r9, [sp, #12]
 800dd54:	2230      	movs	r2, #48	; 0x30
 800dd56:	9b03      	ldr	r3, [sp, #12]
 800dd58:	454b      	cmp	r3, r9
 800dd5a:	d307      	bcc.n	800dd6c <__cvt+0xbc>
 800dd5c:	9b03      	ldr	r3, [sp, #12]
 800dd5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dd60:	1bdb      	subs	r3, r3, r7
 800dd62:	4638      	mov	r0, r7
 800dd64:	6013      	str	r3, [r2, #0]
 800dd66:	b004      	add	sp, #16
 800dd68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd6c:	1c59      	adds	r1, r3, #1
 800dd6e:	9103      	str	r1, [sp, #12]
 800dd70:	701a      	strb	r2, [r3, #0]
 800dd72:	e7f0      	b.n	800dd56 <__cvt+0xa6>

0800dd74 <__exponent>:
 800dd74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dd76:	4603      	mov	r3, r0
 800dd78:	2900      	cmp	r1, #0
 800dd7a:	bfb8      	it	lt
 800dd7c:	4249      	neglt	r1, r1
 800dd7e:	f803 2b02 	strb.w	r2, [r3], #2
 800dd82:	bfb4      	ite	lt
 800dd84:	222d      	movlt	r2, #45	; 0x2d
 800dd86:	222b      	movge	r2, #43	; 0x2b
 800dd88:	2909      	cmp	r1, #9
 800dd8a:	7042      	strb	r2, [r0, #1]
 800dd8c:	dd2a      	ble.n	800dde4 <__exponent+0x70>
 800dd8e:	f10d 0407 	add.w	r4, sp, #7
 800dd92:	46a4      	mov	ip, r4
 800dd94:	270a      	movs	r7, #10
 800dd96:	46a6      	mov	lr, r4
 800dd98:	460a      	mov	r2, r1
 800dd9a:	fb91 f6f7 	sdiv	r6, r1, r7
 800dd9e:	fb07 1516 	mls	r5, r7, r6, r1
 800dda2:	3530      	adds	r5, #48	; 0x30
 800dda4:	2a63      	cmp	r2, #99	; 0x63
 800dda6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800ddaa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ddae:	4631      	mov	r1, r6
 800ddb0:	dcf1      	bgt.n	800dd96 <__exponent+0x22>
 800ddb2:	3130      	adds	r1, #48	; 0x30
 800ddb4:	f1ae 0502 	sub.w	r5, lr, #2
 800ddb8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ddbc:	1c44      	adds	r4, r0, #1
 800ddbe:	4629      	mov	r1, r5
 800ddc0:	4561      	cmp	r1, ip
 800ddc2:	d30a      	bcc.n	800ddda <__exponent+0x66>
 800ddc4:	f10d 0209 	add.w	r2, sp, #9
 800ddc8:	eba2 020e 	sub.w	r2, r2, lr
 800ddcc:	4565      	cmp	r5, ip
 800ddce:	bf88      	it	hi
 800ddd0:	2200      	movhi	r2, #0
 800ddd2:	4413      	add	r3, r2
 800ddd4:	1a18      	subs	r0, r3, r0
 800ddd6:	b003      	add	sp, #12
 800ddd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ddda:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ddde:	f804 2f01 	strb.w	r2, [r4, #1]!
 800dde2:	e7ed      	b.n	800ddc0 <__exponent+0x4c>
 800dde4:	2330      	movs	r3, #48	; 0x30
 800dde6:	3130      	adds	r1, #48	; 0x30
 800dde8:	7083      	strb	r3, [r0, #2]
 800ddea:	70c1      	strb	r1, [r0, #3]
 800ddec:	1d03      	adds	r3, r0, #4
 800ddee:	e7f1      	b.n	800ddd4 <__exponent+0x60>

0800ddf0 <_printf_float>:
 800ddf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddf4:	ed2d 8b02 	vpush	{d8}
 800ddf8:	b08d      	sub	sp, #52	; 0x34
 800ddfa:	460c      	mov	r4, r1
 800ddfc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800de00:	4616      	mov	r6, r2
 800de02:	461f      	mov	r7, r3
 800de04:	4605      	mov	r5, r0
 800de06:	f003 f915 	bl	8011034 <_localeconv_r>
 800de0a:	f8d0 a000 	ldr.w	sl, [r0]
 800de0e:	4650      	mov	r0, sl
 800de10:	f7f2 f9fe 	bl	8000210 <strlen>
 800de14:	2300      	movs	r3, #0
 800de16:	930a      	str	r3, [sp, #40]	; 0x28
 800de18:	6823      	ldr	r3, [r4, #0]
 800de1a:	9305      	str	r3, [sp, #20]
 800de1c:	f8d8 3000 	ldr.w	r3, [r8]
 800de20:	f894 b018 	ldrb.w	fp, [r4, #24]
 800de24:	3307      	adds	r3, #7
 800de26:	f023 0307 	bic.w	r3, r3, #7
 800de2a:	f103 0208 	add.w	r2, r3, #8
 800de2e:	f8c8 2000 	str.w	r2, [r8]
 800de32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de36:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800de3a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800de3e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800de42:	9307      	str	r3, [sp, #28]
 800de44:	f8cd 8018 	str.w	r8, [sp, #24]
 800de48:	ee08 0a10 	vmov	s16, r0
 800de4c:	4b9f      	ldr	r3, [pc, #636]	; (800e0cc <_printf_float+0x2dc>)
 800de4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800de52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800de56:	f7f2 fe89 	bl	8000b6c <__aeabi_dcmpun>
 800de5a:	bb88      	cbnz	r0, 800dec0 <_printf_float+0xd0>
 800de5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800de60:	4b9a      	ldr	r3, [pc, #616]	; (800e0cc <_printf_float+0x2dc>)
 800de62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800de66:	f7f2 fe63 	bl	8000b30 <__aeabi_dcmple>
 800de6a:	bb48      	cbnz	r0, 800dec0 <_printf_float+0xd0>
 800de6c:	2200      	movs	r2, #0
 800de6e:	2300      	movs	r3, #0
 800de70:	4640      	mov	r0, r8
 800de72:	4649      	mov	r1, r9
 800de74:	f7f2 fe52 	bl	8000b1c <__aeabi_dcmplt>
 800de78:	b110      	cbz	r0, 800de80 <_printf_float+0x90>
 800de7a:	232d      	movs	r3, #45	; 0x2d
 800de7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de80:	4b93      	ldr	r3, [pc, #588]	; (800e0d0 <_printf_float+0x2e0>)
 800de82:	4894      	ldr	r0, [pc, #592]	; (800e0d4 <_printf_float+0x2e4>)
 800de84:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800de88:	bf94      	ite	ls
 800de8a:	4698      	movls	r8, r3
 800de8c:	4680      	movhi	r8, r0
 800de8e:	2303      	movs	r3, #3
 800de90:	6123      	str	r3, [r4, #16]
 800de92:	9b05      	ldr	r3, [sp, #20]
 800de94:	f023 0204 	bic.w	r2, r3, #4
 800de98:	6022      	str	r2, [r4, #0]
 800de9a:	f04f 0900 	mov.w	r9, #0
 800de9e:	9700      	str	r7, [sp, #0]
 800dea0:	4633      	mov	r3, r6
 800dea2:	aa0b      	add	r2, sp, #44	; 0x2c
 800dea4:	4621      	mov	r1, r4
 800dea6:	4628      	mov	r0, r5
 800dea8:	f000 f9d8 	bl	800e25c <_printf_common>
 800deac:	3001      	adds	r0, #1
 800deae:	f040 8090 	bne.w	800dfd2 <_printf_float+0x1e2>
 800deb2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800deb6:	b00d      	add	sp, #52	; 0x34
 800deb8:	ecbd 8b02 	vpop	{d8}
 800debc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dec0:	4642      	mov	r2, r8
 800dec2:	464b      	mov	r3, r9
 800dec4:	4640      	mov	r0, r8
 800dec6:	4649      	mov	r1, r9
 800dec8:	f7f2 fe50 	bl	8000b6c <__aeabi_dcmpun>
 800decc:	b140      	cbz	r0, 800dee0 <_printf_float+0xf0>
 800dece:	464b      	mov	r3, r9
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	bfbc      	itt	lt
 800ded4:	232d      	movlt	r3, #45	; 0x2d
 800ded6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800deda:	487f      	ldr	r0, [pc, #508]	; (800e0d8 <_printf_float+0x2e8>)
 800dedc:	4b7f      	ldr	r3, [pc, #508]	; (800e0dc <_printf_float+0x2ec>)
 800dede:	e7d1      	b.n	800de84 <_printf_float+0x94>
 800dee0:	6863      	ldr	r3, [r4, #4]
 800dee2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800dee6:	9206      	str	r2, [sp, #24]
 800dee8:	1c5a      	adds	r2, r3, #1
 800deea:	d13f      	bne.n	800df6c <_printf_float+0x17c>
 800deec:	2306      	movs	r3, #6
 800deee:	6063      	str	r3, [r4, #4]
 800def0:	9b05      	ldr	r3, [sp, #20]
 800def2:	6861      	ldr	r1, [r4, #4]
 800def4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800def8:	2300      	movs	r3, #0
 800defa:	9303      	str	r3, [sp, #12]
 800defc:	ab0a      	add	r3, sp, #40	; 0x28
 800defe:	e9cd b301 	strd	fp, r3, [sp, #4]
 800df02:	ab09      	add	r3, sp, #36	; 0x24
 800df04:	ec49 8b10 	vmov	d0, r8, r9
 800df08:	9300      	str	r3, [sp, #0]
 800df0a:	6022      	str	r2, [r4, #0]
 800df0c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800df10:	4628      	mov	r0, r5
 800df12:	f7ff fecd 	bl	800dcb0 <__cvt>
 800df16:	9b06      	ldr	r3, [sp, #24]
 800df18:	9909      	ldr	r1, [sp, #36]	; 0x24
 800df1a:	2b47      	cmp	r3, #71	; 0x47
 800df1c:	4680      	mov	r8, r0
 800df1e:	d108      	bne.n	800df32 <_printf_float+0x142>
 800df20:	1cc8      	adds	r0, r1, #3
 800df22:	db02      	blt.n	800df2a <_printf_float+0x13a>
 800df24:	6863      	ldr	r3, [r4, #4]
 800df26:	4299      	cmp	r1, r3
 800df28:	dd41      	ble.n	800dfae <_printf_float+0x1be>
 800df2a:	f1ab 0b02 	sub.w	fp, fp, #2
 800df2e:	fa5f fb8b 	uxtb.w	fp, fp
 800df32:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800df36:	d820      	bhi.n	800df7a <_printf_float+0x18a>
 800df38:	3901      	subs	r1, #1
 800df3a:	465a      	mov	r2, fp
 800df3c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800df40:	9109      	str	r1, [sp, #36]	; 0x24
 800df42:	f7ff ff17 	bl	800dd74 <__exponent>
 800df46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800df48:	1813      	adds	r3, r2, r0
 800df4a:	2a01      	cmp	r2, #1
 800df4c:	4681      	mov	r9, r0
 800df4e:	6123      	str	r3, [r4, #16]
 800df50:	dc02      	bgt.n	800df58 <_printf_float+0x168>
 800df52:	6822      	ldr	r2, [r4, #0]
 800df54:	07d2      	lsls	r2, r2, #31
 800df56:	d501      	bpl.n	800df5c <_printf_float+0x16c>
 800df58:	3301      	adds	r3, #1
 800df5a:	6123      	str	r3, [r4, #16]
 800df5c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800df60:	2b00      	cmp	r3, #0
 800df62:	d09c      	beq.n	800de9e <_printf_float+0xae>
 800df64:	232d      	movs	r3, #45	; 0x2d
 800df66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800df6a:	e798      	b.n	800de9e <_printf_float+0xae>
 800df6c:	9a06      	ldr	r2, [sp, #24]
 800df6e:	2a47      	cmp	r2, #71	; 0x47
 800df70:	d1be      	bne.n	800def0 <_printf_float+0x100>
 800df72:	2b00      	cmp	r3, #0
 800df74:	d1bc      	bne.n	800def0 <_printf_float+0x100>
 800df76:	2301      	movs	r3, #1
 800df78:	e7b9      	b.n	800deee <_printf_float+0xfe>
 800df7a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800df7e:	d118      	bne.n	800dfb2 <_printf_float+0x1c2>
 800df80:	2900      	cmp	r1, #0
 800df82:	6863      	ldr	r3, [r4, #4]
 800df84:	dd0b      	ble.n	800df9e <_printf_float+0x1ae>
 800df86:	6121      	str	r1, [r4, #16]
 800df88:	b913      	cbnz	r3, 800df90 <_printf_float+0x1a0>
 800df8a:	6822      	ldr	r2, [r4, #0]
 800df8c:	07d0      	lsls	r0, r2, #31
 800df8e:	d502      	bpl.n	800df96 <_printf_float+0x1a6>
 800df90:	3301      	adds	r3, #1
 800df92:	440b      	add	r3, r1
 800df94:	6123      	str	r3, [r4, #16]
 800df96:	65a1      	str	r1, [r4, #88]	; 0x58
 800df98:	f04f 0900 	mov.w	r9, #0
 800df9c:	e7de      	b.n	800df5c <_printf_float+0x16c>
 800df9e:	b913      	cbnz	r3, 800dfa6 <_printf_float+0x1b6>
 800dfa0:	6822      	ldr	r2, [r4, #0]
 800dfa2:	07d2      	lsls	r2, r2, #31
 800dfa4:	d501      	bpl.n	800dfaa <_printf_float+0x1ba>
 800dfa6:	3302      	adds	r3, #2
 800dfa8:	e7f4      	b.n	800df94 <_printf_float+0x1a4>
 800dfaa:	2301      	movs	r3, #1
 800dfac:	e7f2      	b.n	800df94 <_printf_float+0x1a4>
 800dfae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800dfb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfb4:	4299      	cmp	r1, r3
 800dfb6:	db05      	blt.n	800dfc4 <_printf_float+0x1d4>
 800dfb8:	6823      	ldr	r3, [r4, #0]
 800dfba:	6121      	str	r1, [r4, #16]
 800dfbc:	07d8      	lsls	r0, r3, #31
 800dfbe:	d5ea      	bpl.n	800df96 <_printf_float+0x1a6>
 800dfc0:	1c4b      	adds	r3, r1, #1
 800dfc2:	e7e7      	b.n	800df94 <_printf_float+0x1a4>
 800dfc4:	2900      	cmp	r1, #0
 800dfc6:	bfd4      	ite	le
 800dfc8:	f1c1 0202 	rsble	r2, r1, #2
 800dfcc:	2201      	movgt	r2, #1
 800dfce:	4413      	add	r3, r2
 800dfd0:	e7e0      	b.n	800df94 <_printf_float+0x1a4>
 800dfd2:	6823      	ldr	r3, [r4, #0]
 800dfd4:	055a      	lsls	r2, r3, #21
 800dfd6:	d407      	bmi.n	800dfe8 <_printf_float+0x1f8>
 800dfd8:	6923      	ldr	r3, [r4, #16]
 800dfda:	4642      	mov	r2, r8
 800dfdc:	4631      	mov	r1, r6
 800dfde:	4628      	mov	r0, r5
 800dfe0:	47b8      	blx	r7
 800dfe2:	3001      	adds	r0, #1
 800dfe4:	d12c      	bne.n	800e040 <_printf_float+0x250>
 800dfe6:	e764      	b.n	800deb2 <_printf_float+0xc2>
 800dfe8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800dfec:	f240 80e0 	bls.w	800e1b0 <_printf_float+0x3c0>
 800dff0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dff4:	2200      	movs	r2, #0
 800dff6:	2300      	movs	r3, #0
 800dff8:	f7f2 fd86 	bl	8000b08 <__aeabi_dcmpeq>
 800dffc:	2800      	cmp	r0, #0
 800dffe:	d034      	beq.n	800e06a <_printf_float+0x27a>
 800e000:	4a37      	ldr	r2, [pc, #220]	; (800e0e0 <_printf_float+0x2f0>)
 800e002:	2301      	movs	r3, #1
 800e004:	4631      	mov	r1, r6
 800e006:	4628      	mov	r0, r5
 800e008:	47b8      	blx	r7
 800e00a:	3001      	adds	r0, #1
 800e00c:	f43f af51 	beq.w	800deb2 <_printf_float+0xc2>
 800e010:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e014:	429a      	cmp	r2, r3
 800e016:	db02      	blt.n	800e01e <_printf_float+0x22e>
 800e018:	6823      	ldr	r3, [r4, #0]
 800e01a:	07d8      	lsls	r0, r3, #31
 800e01c:	d510      	bpl.n	800e040 <_printf_float+0x250>
 800e01e:	ee18 3a10 	vmov	r3, s16
 800e022:	4652      	mov	r2, sl
 800e024:	4631      	mov	r1, r6
 800e026:	4628      	mov	r0, r5
 800e028:	47b8      	blx	r7
 800e02a:	3001      	adds	r0, #1
 800e02c:	f43f af41 	beq.w	800deb2 <_printf_float+0xc2>
 800e030:	f04f 0800 	mov.w	r8, #0
 800e034:	f104 091a 	add.w	r9, r4, #26
 800e038:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e03a:	3b01      	subs	r3, #1
 800e03c:	4543      	cmp	r3, r8
 800e03e:	dc09      	bgt.n	800e054 <_printf_float+0x264>
 800e040:	6823      	ldr	r3, [r4, #0]
 800e042:	079b      	lsls	r3, r3, #30
 800e044:	f100 8105 	bmi.w	800e252 <_printf_float+0x462>
 800e048:	68e0      	ldr	r0, [r4, #12]
 800e04a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e04c:	4298      	cmp	r0, r3
 800e04e:	bfb8      	it	lt
 800e050:	4618      	movlt	r0, r3
 800e052:	e730      	b.n	800deb6 <_printf_float+0xc6>
 800e054:	2301      	movs	r3, #1
 800e056:	464a      	mov	r2, r9
 800e058:	4631      	mov	r1, r6
 800e05a:	4628      	mov	r0, r5
 800e05c:	47b8      	blx	r7
 800e05e:	3001      	adds	r0, #1
 800e060:	f43f af27 	beq.w	800deb2 <_printf_float+0xc2>
 800e064:	f108 0801 	add.w	r8, r8, #1
 800e068:	e7e6      	b.n	800e038 <_printf_float+0x248>
 800e06a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	dc39      	bgt.n	800e0e4 <_printf_float+0x2f4>
 800e070:	4a1b      	ldr	r2, [pc, #108]	; (800e0e0 <_printf_float+0x2f0>)
 800e072:	2301      	movs	r3, #1
 800e074:	4631      	mov	r1, r6
 800e076:	4628      	mov	r0, r5
 800e078:	47b8      	blx	r7
 800e07a:	3001      	adds	r0, #1
 800e07c:	f43f af19 	beq.w	800deb2 <_printf_float+0xc2>
 800e080:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e084:	4313      	orrs	r3, r2
 800e086:	d102      	bne.n	800e08e <_printf_float+0x29e>
 800e088:	6823      	ldr	r3, [r4, #0]
 800e08a:	07d9      	lsls	r1, r3, #31
 800e08c:	d5d8      	bpl.n	800e040 <_printf_float+0x250>
 800e08e:	ee18 3a10 	vmov	r3, s16
 800e092:	4652      	mov	r2, sl
 800e094:	4631      	mov	r1, r6
 800e096:	4628      	mov	r0, r5
 800e098:	47b8      	blx	r7
 800e09a:	3001      	adds	r0, #1
 800e09c:	f43f af09 	beq.w	800deb2 <_printf_float+0xc2>
 800e0a0:	f04f 0900 	mov.w	r9, #0
 800e0a4:	f104 0a1a 	add.w	sl, r4, #26
 800e0a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0aa:	425b      	negs	r3, r3
 800e0ac:	454b      	cmp	r3, r9
 800e0ae:	dc01      	bgt.n	800e0b4 <_printf_float+0x2c4>
 800e0b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e0b2:	e792      	b.n	800dfda <_printf_float+0x1ea>
 800e0b4:	2301      	movs	r3, #1
 800e0b6:	4652      	mov	r2, sl
 800e0b8:	4631      	mov	r1, r6
 800e0ba:	4628      	mov	r0, r5
 800e0bc:	47b8      	blx	r7
 800e0be:	3001      	adds	r0, #1
 800e0c0:	f43f aef7 	beq.w	800deb2 <_printf_float+0xc2>
 800e0c4:	f109 0901 	add.w	r9, r9, #1
 800e0c8:	e7ee      	b.n	800e0a8 <_printf_float+0x2b8>
 800e0ca:	bf00      	nop
 800e0cc:	7fefffff 	.word	0x7fefffff
 800e0d0:	08014498 	.word	0x08014498
 800e0d4:	0801449c 	.word	0x0801449c
 800e0d8:	080144a4 	.word	0x080144a4
 800e0dc:	080144a0 	.word	0x080144a0
 800e0e0:	080144a8 	.word	0x080144a8
 800e0e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e0e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e0e8:	429a      	cmp	r2, r3
 800e0ea:	bfa8      	it	ge
 800e0ec:	461a      	movge	r2, r3
 800e0ee:	2a00      	cmp	r2, #0
 800e0f0:	4691      	mov	r9, r2
 800e0f2:	dc37      	bgt.n	800e164 <_printf_float+0x374>
 800e0f4:	f04f 0b00 	mov.w	fp, #0
 800e0f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e0fc:	f104 021a 	add.w	r2, r4, #26
 800e100:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e102:	9305      	str	r3, [sp, #20]
 800e104:	eba3 0309 	sub.w	r3, r3, r9
 800e108:	455b      	cmp	r3, fp
 800e10a:	dc33      	bgt.n	800e174 <_printf_float+0x384>
 800e10c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e110:	429a      	cmp	r2, r3
 800e112:	db3b      	blt.n	800e18c <_printf_float+0x39c>
 800e114:	6823      	ldr	r3, [r4, #0]
 800e116:	07da      	lsls	r2, r3, #31
 800e118:	d438      	bmi.n	800e18c <_printf_float+0x39c>
 800e11a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e11c:	9b05      	ldr	r3, [sp, #20]
 800e11e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e120:	1ad3      	subs	r3, r2, r3
 800e122:	eba2 0901 	sub.w	r9, r2, r1
 800e126:	4599      	cmp	r9, r3
 800e128:	bfa8      	it	ge
 800e12a:	4699      	movge	r9, r3
 800e12c:	f1b9 0f00 	cmp.w	r9, #0
 800e130:	dc35      	bgt.n	800e19e <_printf_float+0x3ae>
 800e132:	f04f 0800 	mov.w	r8, #0
 800e136:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e13a:	f104 0a1a 	add.w	sl, r4, #26
 800e13e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e142:	1a9b      	subs	r3, r3, r2
 800e144:	eba3 0309 	sub.w	r3, r3, r9
 800e148:	4543      	cmp	r3, r8
 800e14a:	f77f af79 	ble.w	800e040 <_printf_float+0x250>
 800e14e:	2301      	movs	r3, #1
 800e150:	4652      	mov	r2, sl
 800e152:	4631      	mov	r1, r6
 800e154:	4628      	mov	r0, r5
 800e156:	47b8      	blx	r7
 800e158:	3001      	adds	r0, #1
 800e15a:	f43f aeaa 	beq.w	800deb2 <_printf_float+0xc2>
 800e15e:	f108 0801 	add.w	r8, r8, #1
 800e162:	e7ec      	b.n	800e13e <_printf_float+0x34e>
 800e164:	4613      	mov	r3, r2
 800e166:	4631      	mov	r1, r6
 800e168:	4642      	mov	r2, r8
 800e16a:	4628      	mov	r0, r5
 800e16c:	47b8      	blx	r7
 800e16e:	3001      	adds	r0, #1
 800e170:	d1c0      	bne.n	800e0f4 <_printf_float+0x304>
 800e172:	e69e      	b.n	800deb2 <_printf_float+0xc2>
 800e174:	2301      	movs	r3, #1
 800e176:	4631      	mov	r1, r6
 800e178:	4628      	mov	r0, r5
 800e17a:	9205      	str	r2, [sp, #20]
 800e17c:	47b8      	blx	r7
 800e17e:	3001      	adds	r0, #1
 800e180:	f43f ae97 	beq.w	800deb2 <_printf_float+0xc2>
 800e184:	9a05      	ldr	r2, [sp, #20]
 800e186:	f10b 0b01 	add.w	fp, fp, #1
 800e18a:	e7b9      	b.n	800e100 <_printf_float+0x310>
 800e18c:	ee18 3a10 	vmov	r3, s16
 800e190:	4652      	mov	r2, sl
 800e192:	4631      	mov	r1, r6
 800e194:	4628      	mov	r0, r5
 800e196:	47b8      	blx	r7
 800e198:	3001      	adds	r0, #1
 800e19a:	d1be      	bne.n	800e11a <_printf_float+0x32a>
 800e19c:	e689      	b.n	800deb2 <_printf_float+0xc2>
 800e19e:	9a05      	ldr	r2, [sp, #20]
 800e1a0:	464b      	mov	r3, r9
 800e1a2:	4442      	add	r2, r8
 800e1a4:	4631      	mov	r1, r6
 800e1a6:	4628      	mov	r0, r5
 800e1a8:	47b8      	blx	r7
 800e1aa:	3001      	adds	r0, #1
 800e1ac:	d1c1      	bne.n	800e132 <_printf_float+0x342>
 800e1ae:	e680      	b.n	800deb2 <_printf_float+0xc2>
 800e1b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e1b2:	2a01      	cmp	r2, #1
 800e1b4:	dc01      	bgt.n	800e1ba <_printf_float+0x3ca>
 800e1b6:	07db      	lsls	r3, r3, #31
 800e1b8:	d538      	bpl.n	800e22c <_printf_float+0x43c>
 800e1ba:	2301      	movs	r3, #1
 800e1bc:	4642      	mov	r2, r8
 800e1be:	4631      	mov	r1, r6
 800e1c0:	4628      	mov	r0, r5
 800e1c2:	47b8      	blx	r7
 800e1c4:	3001      	adds	r0, #1
 800e1c6:	f43f ae74 	beq.w	800deb2 <_printf_float+0xc2>
 800e1ca:	ee18 3a10 	vmov	r3, s16
 800e1ce:	4652      	mov	r2, sl
 800e1d0:	4631      	mov	r1, r6
 800e1d2:	4628      	mov	r0, r5
 800e1d4:	47b8      	blx	r7
 800e1d6:	3001      	adds	r0, #1
 800e1d8:	f43f ae6b 	beq.w	800deb2 <_printf_float+0xc2>
 800e1dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e1e0:	2200      	movs	r2, #0
 800e1e2:	2300      	movs	r3, #0
 800e1e4:	f7f2 fc90 	bl	8000b08 <__aeabi_dcmpeq>
 800e1e8:	b9d8      	cbnz	r0, 800e222 <_printf_float+0x432>
 800e1ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e1ec:	f108 0201 	add.w	r2, r8, #1
 800e1f0:	3b01      	subs	r3, #1
 800e1f2:	4631      	mov	r1, r6
 800e1f4:	4628      	mov	r0, r5
 800e1f6:	47b8      	blx	r7
 800e1f8:	3001      	adds	r0, #1
 800e1fa:	d10e      	bne.n	800e21a <_printf_float+0x42a>
 800e1fc:	e659      	b.n	800deb2 <_printf_float+0xc2>
 800e1fe:	2301      	movs	r3, #1
 800e200:	4652      	mov	r2, sl
 800e202:	4631      	mov	r1, r6
 800e204:	4628      	mov	r0, r5
 800e206:	47b8      	blx	r7
 800e208:	3001      	adds	r0, #1
 800e20a:	f43f ae52 	beq.w	800deb2 <_printf_float+0xc2>
 800e20e:	f108 0801 	add.w	r8, r8, #1
 800e212:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e214:	3b01      	subs	r3, #1
 800e216:	4543      	cmp	r3, r8
 800e218:	dcf1      	bgt.n	800e1fe <_printf_float+0x40e>
 800e21a:	464b      	mov	r3, r9
 800e21c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e220:	e6dc      	b.n	800dfdc <_printf_float+0x1ec>
 800e222:	f04f 0800 	mov.w	r8, #0
 800e226:	f104 0a1a 	add.w	sl, r4, #26
 800e22a:	e7f2      	b.n	800e212 <_printf_float+0x422>
 800e22c:	2301      	movs	r3, #1
 800e22e:	4642      	mov	r2, r8
 800e230:	e7df      	b.n	800e1f2 <_printf_float+0x402>
 800e232:	2301      	movs	r3, #1
 800e234:	464a      	mov	r2, r9
 800e236:	4631      	mov	r1, r6
 800e238:	4628      	mov	r0, r5
 800e23a:	47b8      	blx	r7
 800e23c:	3001      	adds	r0, #1
 800e23e:	f43f ae38 	beq.w	800deb2 <_printf_float+0xc2>
 800e242:	f108 0801 	add.w	r8, r8, #1
 800e246:	68e3      	ldr	r3, [r4, #12]
 800e248:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e24a:	1a5b      	subs	r3, r3, r1
 800e24c:	4543      	cmp	r3, r8
 800e24e:	dcf0      	bgt.n	800e232 <_printf_float+0x442>
 800e250:	e6fa      	b.n	800e048 <_printf_float+0x258>
 800e252:	f04f 0800 	mov.w	r8, #0
 800e256:	f104 0919 	add.w	r9, r4, #25
 800e25a:	e7f4      	b.n	800e246 <_printf_float+0x456>

0800e25c <_printf_common>:
 800e25c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e260:	4616      	mov	r6, r2
 800e262:	4699      	mov	r9, r3
 800e264:	688a      	ldr	r2, [r1, #8]
 800e266:	690b      	ldr	r3, [r1, #16]
 800e268:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e26c:	4293      	cmp	r3, r2
 800e26e:	bfb8      	it	lt
 800e270:	4613      	movlt	r3, r2
 800e272:	6033      	str	r3, [r6, #0]
 800e274:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e278:	4607      	mov	r7, r0
 800e27a:	460c      	mov	r4, r1
 800e27c:	b10a      	cbz	r2, 800e282 <_printf_common+0x26>
 800e27e:	3301      	adds	r3, #1
 800e280:	6033      	str	r3, [r6, #0]
 800e282:	6823      	ldr	r3, [r4, #0]
 800e284:	0699      	lsls	r1, r3, #26
 800e286:	bf42      	ittt	mi
 800e288:	6833      	ldrmi	r3, [r6, #0]
 800e28a:	3302      	addmi	r3, #2
 800e28c:	6033      	strmi	r3, [r6, #0]
 800e28e:	6825      	ldr	r5, [r4, #0]
 800e290:	f015 0506 	ands.w	r5, r5, #6
 800e294:	d106      	bne.n	800e2a4 <_printf_common+0x48>
 800e296:	f104 0a19 	add.w	sl, r4, #25
 800e29a:	68e3      	ldr	r3, [r4, #12]
 800e29c:	6832      	ldr	r2, [r6, #0]
 800e29e:	1a9b      	subs	r3, r3, r2
 800e2a0:	42ab      	cmp	r3, r5
 800e2a2:	dc26      	bgt.n	800e2f2 <_printf_common+0x96>
 800e2a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e2a8:	1e13      	subs	r3, r2, #0
 800e2aa:	6822      	ldr	r2, [r4, #0]
 800e2ac:	bf18      	it	ne
 800e2ae:	2301      	movne	r3, #1
 800e2b0:	0692      	lsls	r2, r2, #26
 800e2b2:	d42b      	bmi.n	800e30c <_printf_common+0xb0>
 800e2b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e2b8:	4649      	mov	r1, r9
 800e2ba:	4638      	mov	r0, r7
 800e2bc:	47c0      	blx	r8
 800e2be:	3001      	adds	r0, #1
 800e2c0:	d01e      	beq.n	800e300 <_printf_common+0xa4>
 800e2c2:	6823      	ldr	r3, [r4, #0]
 800e2c4:	68e5      	ldr	r5, [r4, #12]
 800e2c6:	6832      	ldr	r2, [r6, #0]
 800e2c8:	f003 0306 	and.w	r3, r3, #6
 800e2cc:	2b04      	cmp	r3, #4
 800e2ce:	bf08      	it	eq
 800e2d0:	1aad      	subeq	r5, r5, r2
 800e2d2:	68a3      	ldr	r3, [r4, #8]
 800e2d4:	6922      	ldr	r2, [r4, #16]
 800e2d6:	bf0c      	ite	eq
 800e2d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e2dc:	2500      	movne	r5, #0
 800e2de:	4293      	cmp	r3, r2
 800e2e0:	bfc4      	itt	gt
 800e2e2:	1a9b      	subgt	r3, r3, r2
 800e2e4:	18ed      	addgt	r5, r5, r3
 800e2e6:	2600      	movs	r6, #0
 800e2e8:	341a      	adds	r4, #26
 800e2ea:	42b5      	cmp	r5, r6
 800e2ec:	d11a      	bne.n	800e324 <_printf_common+0xc8>
 800e2ee:	2000      	movs	r0, #0
 800e2f0:	e008      	b.n	800e304 <_printf_common+0xa8>
 800e2f2:	2301      	movs	r3, #1
 800e2f4:	4652      	mov	r2, sl
 800e2f6:	4649      	mov	r1, r9
 800e2f8:	4638      	mov	r0, r7
 800e2fa:	47c0      	blx	r8
 800e2fc:	3001      	adds	r0, #1
 800e2fe:	d103      	bne.n	800e308 <_printf_common+0xac>
 800e300:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e308:	3501      	adds	r5, #1
 800e30a:	e7c6      	b.n	800e29a <_printf_common+0x3e>
 800e30c:	18e1      	adds	r1, r4, r3
 800e30e:	1c5a      	adds	r2, r3, #1
 800e310:	2030      	movs	r0, #48	; 0x30
 800e312:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e316:	4422      	add	r2, r4
 800e318:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e31c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e320:	3302      	adds	r3, #2
 800e322:	e7c7      	b.n	800e2b4 <_printf_common+0x58>
 800e324:	2301      	movs	r3, #1
 800e326:	4622      	mov	r2, r4
 800e328:	4649      	mov	r1, r9
 800e32a:	4638      	mov	r0, r7
 800e32c:	47c0      	blx	r8
 800e32e:	3001      	adds	r0, #1
 800e330:	d0e6      	beq.n	800e300 <_printf_common+0xa4>
 800e332:	3601      	adds	r6, #1
 800e334:	e7d9      	b.n	800e2ea <_printf_common+0x8e>
	...

0800e338 <_printf_i>:
 800e338:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e33c:	460c      	mov	r4, r1
 800e33e:	4691      	mov	r9, r2
 800e340:	7e27      	ldrb	r7, [r4, #24]
 800e342:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e344:	2f78      	cmp	r7, #120	; 0x78
 800e346:	4680      	mov	r8, r0
 800e348:	469a      	mov	sl, r3
 800e34a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e34e:	d807      	bhi.n	800e360 <_printf_i+0x28>
 800e350:	2f62      	cmp	r7, #98	; 0x62
 800e352:	d80a      	bhi.n	800e36a <_printf_i+0x32>
 800e354:	2f00      	cmp	r7, #0
 800e356:	f000 80d8 	beq.w	800e50a <_printf_i+0x1d2>
 800e35a:	2f58      	cmp	r7, #88	; 0x58
 800e35c:	f000 80a3 	beq.w	800e4a6 <_printf_i+0x16e>
 800e360:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e364:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e368:	e03a      	b.n	800e3e0 <_printf_i+0xa8>
 800e36a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e36e:	2b15      	cmp	r3, #21
 800e370:	d8f6      	bhi.n	800e360 <_printf_i+0x28>
 800e372:	a001      	add	r0, pc, #4	; (adr r0, 800e378 <_printf_i+0x40>)
 800e374:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e378:	0800e3d1 	.word	0x0800e3d1
 800e37c:	0800e3e5 	.word	0x0800e3e5
 800e380:	0800e361 	.word	0x0800e361
 800e384:	0800e361 	.word	0x0800e361
 800e388:	0800e361 	.word	0x0800e361
 800e38c:	0800e361 	.word	0x0800e361
 800e390:	0800e3e5 	.word	0x0800e3e5
 800e394:	0800e361 	.word	0x0800e361
 800e398:	0800e361 	.word	0x0800e361
 800e39c:	0800e361 	.word	0x0800e361
 800e3a0:	0800e361 	.word	0x0800e361
 800e3a4:	0800e4f1 	.word	0x0800e4f1
 800e3a8:	0800e415 	.word	0x0800e415
 800e3ac:	0800e4d3 	.word	0x0800e4d3
 800e3b0:	0800e361 	.word	0x0800e361
 800e3b4:	0800e361 	.word	0x0800e361
 800e3b8:	0800e513 	.word	0x0800e513
 800e3bc:	0800e361 	.word	0x0800e361
 800e3c0:	0800e415 	.word	0x0800e415
 800e3c4:	0800e361 	.word	0x0800e361
 800e3c8:	0800e361 	.word	0x0800e361
 800e3cc:	0800e4db 	.word	0x0800e4db
 800e3d0:	680b      	ldr	r3, [r1, #0]
 800e3d2:	1d1a      	adds	r2, r3, #4
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	600a      	str	r2, [r1, #0]
 800e3d8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e3dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e3e0:	2301      	movs	r3, #1
 800e3e2:	e0a3      	b.n	800e52c <_printf_i+0x1f4>
 800e3e4:	6825      	ldr	r5, [r4, #0]
 800e3e6:	6808      	ldr	r0, [r1, #0]
 800e3e8:	062e      	lsls	r6, r5, #24
 800e3ea:	f100 0304 	add.w	r3, r0, #4
 800e3ee:	d50a      	bpl.n	800e406 <_printf_i+0xce>
 800e3f0:	6805      	ldr	r5, [r0, #0]
 800e3f2:	600b      	str	r3, [r1, #0]
 800e3f4:	2d00      	cmp	r5, #0
 800e3f6:	da03      	bge.n	800e400 <_printf_i+0xc8>
 800e3f8:	232d      	movs	r3, #45	; 0x2d
 800e3fa:	426d      	negs	r5, r5
 800e3fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e400:	485e      	ldr	r0, [pc, #376]	; (800e57c <_printf_i+0x244>)
 800e402:	230a      	movs	r3, #10
 800e404:	e019      	b.n	800e43a <_printf_i+0x102>
 800e406:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e40a:	6805      	ldr	r5, [r0, #0]
 800e40c:	600b      	str	r3, [r1, #0]
 800e40e:	bf18      	it	ne
 800e410:	b22d      	sxthne	r5, r5
 800e412:	e7ef      	b.n	800e3f4 <_printf_i+0xbc>
 800e414:	680b      	ldr	r3, [r1, #0]
 800e416:	6825      	ldr	r5, [r4, #0]
 800e418:	1d18      	adds	r0, r3, #4
 800e41a:	6008      	str	r0, [r1, #0]
 800e41c:	0628      	lsls	r0, r5, #24
 800e41e:	d501      	bpl.n	800e424 <_printf_i+0xec>
 800e420:	681d      	ldr	r5, [r3, #0]
 800e422:	e002      	b.n	800e42a <_printf_i+0xf2>
 800e424:	0669      	lsls	r1, r5, #25
 800e426:	d5fb      	bpl.n	800e420 <_printf_i+0xe8>
 800e428:	881d      	ldrh	r5, [r3, #0]
 800e42a:	4854      	ldr	r0, [pc, #336]	; (800e57c <_printf_i+0x244>)
 800e42c:	2f6f      	cmp	r7, #111	; 0x6f
 800e42e:	bf0c      	ite	eq
 800e430:	2308      	moveq	r3, #8
 800e432:	230a      	movne	r3, #10
 800e434:	2100      	movs	r1, #0
 800e436:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e43a:	6866      	ldr	r6, [r4, #4]
 800e43c:	60a6      	str	r6, [r4, #8]
 800e43e:	2e00      	cmp	r6, #0
 800e440:	bfa2      	ittt	ge
 800e442:	6821      	ldrge	r1, [r4, #0]
 800e444:	f021 0104 	bicge.w	r1, r1, #4
 800e448:	6021      	strge	r1, [r4, #0]
 800e44a:	b90d      	cbnz	r5, 800e450 <_printf_i+0x118>
 800e44c:	2e00      	cmp	r6, #0
 800e44e:	d04d      	beq.n	800e4ec <_printf_i+0x1b4>
 800e450:	4616      	mov	r6, r2
 800e452:	fbb5 f1f3 	udiv	r1, r5, r3
 800e456:	fb03 5711 	mls	r7, r3, r1, r5
 800e45a:	5dc7      	ldrb	r7, [r0, r7]
 800e45c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e460:	462f      	mov	r7, r5
 800e462:	42bb      	cmp	r3, r7
 800e464:	460d      	mov	r5, r1
 800e466:	d9f4      	bls.n	800e452 <_printf_i+0x11a>
 800e468:	2b08      	cmp	r3, #8
 800e46a:	d10b      	bne.n	800e484 <_printf_i+0x14c>
 800e46c:	6823      	ldr	r3, [r4, #0]
 800e46e:	07df      	lsls	r7, r3, #31
 800e470:	d508      	bpl.n	800e484 <_printf_i+0x14c>
 800e472:	6923      	ldr	r3, [r4, #16]
 800e474:	6861      	ldr	r1, [r4, #4]
 800e476:	4299      	cmp	r1, r3
 800e478:	bfde      	ittt	le
 800e47a:	2330      	movle	r3, #48	; 0x30
 800e47c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e480:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800e484:	1b92      	subs	r2, r2, r6
 800e486:	6122      	str	r2, [r4, #16]
 800e488:	f8cd a000 	str.w	sl, [sp]
 800e48c:	464b      	mov	r3, r9
 800e48e:	aa03      	add	r2, sp, #12
 800e490:	4621      	mov	r1, r4
 800e492:	4640      	mov	r0, r8
 800e494:	f7ff fee2 	bl	800e25c <_printf_common>
 800e498:	3001      	adds	r0, #1
 800e49a:	d14c      	bne.n	800e536 <_printf_i+0x1fe>
 800e49c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e4a0:	b004      	add	sp, #16
 800e4a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4a6:	4835      	ldr	r0, [pc, #212]	; (800e57c <_printf_i+0x244>)
 800e4a8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e4ac:	6823      	ldr	r3, [r4, #0]
 800e4ae:	680e      	ldr	r6, [r1, #0]
 800e4b0:	061f      	lsls	r7, r3, #24
 800e4b2:	f856 5b04 	ldr.w	r5, [r6], #4
 800e4b6:	600e      	str	r6, [r1, #0]
 800e4b8:	d514      	bpl.n	800e4e4 <_printf_i+0x1ac>
 800e4ba:	07d9      	lsls	r1, r3, #31
 800e4bc:	bf44      	itt	mi
 800e4be:	f043 0320 	orrmi.w	r3, r3, #32
 800e4c2:	6023      	strmi	r3, [r4, #0]
 800e4c4:	b91d      	cbnz	r5, 800e4ce <_printf_i+0x196>
 800e4c6:	6823      	ldr	r3, [r4, #0]
 800e4c8:	f023 0320 	bic.w	r3, r3, #32
 800e4cc:	6023      	str	r3, [r4, #0]
 800e4ce:	2310      	movs	r3, #16
 800e4d0:	e7b0      	b.n	800e434 <_printf_i+0xfc>
 800e4d2:	6823      	ldr	r3, [r4, #0]
 800e4d4:	f043 0320 	orr.w	r3, r3, #32
 800e4d8:	6023      	str	r3, [r4, #0]
 800e4da:	2378      	movs	r3, #120	; 0x78
 800e4dc:	4828      	ldr	r0, [pc, #160]	; (800e580 <_printf_i+0x248>)
 800e4de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e4e2:	e7e3      	b.n	800e4ac <_printf_i+0x174>
 800e4e4:	065e      	lsls	r6, r3, #25
 800e4e6:	bf48      	it	mi
 800e4e8:	b2ad      	uxthmi	r5, r5
 800e4ea:	e7e6      	b.n	800e4ba <_printf_i+0x182>
 800e4ec:	4616      	mov	r6, r2
 800e4ee:	e7bb      	b.n	800e468 <_printf_i+0x130>
 800e4f0:	680b      	ldr	r3, [r1, #0]
 800e4f2:	6826      	ldr	r6, [r4, #0]
 800e4f4:	6960      	ldr	r0, [r4, #20]
 800e4f6:	1d1d      	adds	r5, r3, #4
 800e4f8:	600d      	str	r5, [r1, #0]
 800e4fa:	0635      	lsls	r5, r6, #24
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	d501      	bpl.n	800e504 <_printf_i+0x1cc>
 800e500:	6018      	str	r0, [r3, #0]
 800e502:	e002      	b.n	800e50a <_printf_i+0x1d2>
 800e504:	0671      	lsls	r1, r6, #25
 800e506:	d5fb      	bpl.n	800e500 <_printf_i+0x1c8>
 800e508:	8018      	strh	r0, [r3, #0]
 800e50a:	2300      	movs	r3, #0
 800e50c:	6123      	str	r3, [r4, #16]
 800e50e:	4616      	mov	r6, r2
 800e510:	e7ba      	b.n	800e488 <_printf_i+0x150>
 800e512:	680b      	ldr	r3, [r1, #0]
 800e514:	1d1a      	adds	r2, r3, #4
 800e516:	600a      	str	r2, [r1, #0]
 800e518:	681e      	ldr	r6, [r3, #0]
 800e51a:	6862      	ldr	r2, [r4, #4]
 800e51c:	2100      	movs	r1, #0
 800e51e:	4630      	mov	r0, r6
 800e520:	f7f1 fe7e 	bl	8000220 <memchr>
 800e524:	b108      	cbz	r0, 800e52a <_printf_i+0x1f2>
 800e526:	1b80      	subs	r0, r0, r6
 800e528:	6060      	str	r0, [r4, #4]
 800e52a:	6863      	ldr	r3, [r4, #4]
 800e52c:	6123      	str	r3, [r4, #16]
 800e52e:	2300      	movs	r3, #0
 800e530:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e534:	e7a8      	b.n	800e488 <_printf_i+0x150>
 800e536:	6923      	ldr	r3, [r4, #16]
 800e538:	4632      	mov	r2, r6
 800e53a:	4649      	mov	r1, r9
 800e53c:	4640      	mov	r0, r8
 800e53e:	47d0      	blx	sl
 800e540:	3001      	adds	r0, #1
 800e542:	d0ab      	beq.n	800e49c <_printf_i+0x164>
 800e544:	6823      	ldr	r3, [r4, #0]
 800e546:	079b      	lsls	r3, r3, #30
 800e548:	d413      	bmi.n	800e572 <_printf_i+0x23a>
 800e54a:	68e0      	ldr	r0, [r4, #12]
 800e54c:	9b03      	ldr	r3, [sp, #12]
 800e54e:	4298      	cmp	r0, r3
 800e550:	bfb8      	it	lt
 800e552:	4618      	movlt	r0, r3
 800e554:	e7a4      	b.n	800e4a0 <_printf_i+0x168>
 800e556:	2301      	movs	r3, #1
 800e558:	4632      	mov	r2, r6
 800e55a:	4649      	mov	r1, r9
 800e55c:	4640      	mov	r0, r8
 800e55e:	47d0      	blx	sl
 800e560:	3001      	adds	r0, #1
 800e562:	d09b      	beq.n	800e49c <_printf_i+0x164>
 800e564:	3501      	adds	r5, #1
 800e566:	68e3      	ldr	r3, [r4, #12]
 800e568:	9903      	ldr	r1, [sp, #12]
 800e56a:	1a5b      	subs	r3, r3, r1
 800e56c:	42ab      	cmp	r3, r5
 800e56e:	dcf2      	bgt.n	800e556 <_printf_i+0x21e>
 800e570:	e7eb      	b.n	800e54a <_printf_i+0x212>
 800e572:	2500      	movs	r5, #0
 800e574:	f104 0619 	add.w	r6, r4, #25
 800e578:	e7f5      	b.n	800e566 <_printf_i+0x22e>
 800e57a:	bf00      	nop
 800e57c:	080144aa 	.word	0x080144aa
 800e580:	080144bb 	.word	0x080144bb

0800e584 <_scanf_float>:
 800e584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e588:	b087      	sub	sp, #28
 800e58a:	4617      	mov	r7, r2
 800e58c:	9303      	str	r3, [sp, #12]
 800e58e:	688b      	ldr	r3, [r1, #8]
 800e590:	1e5a      	subs	r2, r3, #1
 800e592:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e596:	bf83      	ittte	hi
 800e598:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800e59c:	195b      	addhi	r3, r3, r5
 800e59e:	9302      	strhi	r3, [sp, #8]
 800e5a0:	2300      	movls	r3, #0
 800e5a2:	bf86      	itte	hi
 800e5a4:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e5a8:	608b      	strhi	r3, [r1, #8]
 800e5aa:	9302      	strls	r3, [sp, #8]
 800e5ac:	680b      	ldr	r3, [r1, #0]
 800e5ae:	468b      	mov	fp, r1
 800e5b0:	2500      	movs	r5, #0
 800e5b2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800e5b6:	f84b 3b1c 	str.w	r3, [fp], #28
 800e5ba:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e5be:	4680      	mov	r8, r0
 800e5c0:	460c      	mov	r4, r1
 800e5c2:	465e      	mov	r6, fp
 800e5c4:	46aa      	mov	sl, r5
 800e5c6:	46a9      	mov	r9, r5
 800e5c8:	9501      	str	r5, [sp, #4]
 800e5ca:	68a2      	ldr	r2, [r4, #8]
 800e5cc:	b152      	cbz	r2, 800e5e4 <_scanf_float+0x60>
 800e5ce:	683b      	ldr	r3, [r7, #0]
 800e5d0:	781b      	ldrb	r3, [r3, #0]
 800e5d2:	2b4e      	cmp	r3, #78	; 0x4e
 800e5d4:	d864      	bhi.n	800e6a0 <_scanf_float+0x11c>
 800e5d6:	2b40      	cmp	r3, #64	; 0x40
 800e5d8:	d83c      	bhi.n	800e654 <_scanf_float+0xd0>
 800e5da:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800e5de:	b2c8      	uxtb	r0, r1
 800e5e0:	280e      	cmp	r0, #14
 800e5e2:	d93a      	bls.n	800e65a <_scanf_float+0xd6>
 800e5e4:	f1b9 0f00 	cmp.w	r9, #0
 800e5e8:	d003      	beq.n	800e5f2 <_scanf_float+0x6e>
 800e5ea:	6823      	ldr	r3, [r4, #0]
 800e5ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e5f0:	6023      	str	r3, [r4, #0]
 800e5f2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e5f6:	f1ba 0f01 	cmp.w	sl, #1
 800e5fa:	f200 8113 	bhi.w	800e824 <_scanf_float+0x2a0>
 800e5fe:	455e      	cmp	r6, fp
 800e600:	f200 8105 	bhi.w	800e80e <_scanf_float+0x28a>
 800e604:	2501      	movs	r5, #1
 800e606:	4628      	mov	r0, r5
 800e608:	b007      	add	sp, #28
 800e60a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e60e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800e612:	2a0d      	cmp	r2, #13
 800e614:	d8e6      	bhi.n	800e5e4 <_scanf_float+0x60>
 800e616:	a101      	add	r1, pc, #4	; (adr r1, 800e61c <_scanf_float+0x98>)
 800e618:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e61c:	0800e75b 	.word	0x0800e75b
 800e620:	0800e5e5 	.word	0x0800e5e5
 800e624:	0800e5e5 	.word	0x0800e5e5
 800e628:	0800e5e5 	.word	0x0800e5e5
 800e62c:	0800e7bb 	.word	0x0800e7bb
 800e630:	0800e793 	.word	0x0800e793
 800e634:	0800e5e5 	.word	0x0800e5e5
 800e638:	0800e5e5 	.word	0x0800e5e5
 800e63c:	0800e769 	.word	0x0800e769
 800e640:	0800e5e5 	.word	0x0800e5e5
 800e644:	0800e5e5 	.word	0x0800e5e5
 800e648:	0800e5e5 	.word	0x0800e5e5
 800e64c:	0800e5e5 	.word	0x0800e5e5
 800e650:	0800e721 	.word	0x0800e721
 800e654:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800e658:	e7db      	b.n	800e612 <_scanf_float+0x8e>
 800e65a:	290e      	cmp	r1, #14
 800e65c:	d8c2      	bhi.n	800e5e4 <_scanf_float+0x60>
 800e65e:	a001      	add	r0, pc, #4	; (adr r0, 800e664 <_scanf_float+0xe0>)
 800e660:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e664:	0800e713 	.word	0x0800e713
 800e668:	0800e5e5 	.word	0x0800e5e5
 800e66c:	0800e713 	.word	0x0800e713
 800e670:	0800e7a7 	.word	0x0800e7a7
 800e674:	0800e5e5 	.word	0x0800e5e5
 800e678:	0800e6c1 	.word	0x0800e6c1
 800e67c:	0800e6fd 	.word	0x0800e6fd
 800e680:	0800e6fd 	.word	0x0800e6fd
 800e684:	0800e6fd 	.word	0x0800e6fd
 800e688:	0800e6fd 	.word	0x0800e6fd
 800e68c:	0800e6fd 	.word	0x0800e6fd
 800e690:	0800e6fd 	.word	0x0800e6fd
 800e694:	0800e6fd 	.word	0x0800e6fd
 800e698:	0800e6fd 	.word	0x0800e6fd
 800e69c:	0800e6fd 	.word	0x0800e6fd
 800e6a0:	2b6e      	cmp	r3, #110	; 0x6e
 800e6a2:	d809      	bhi.n	800e6b8 <_scanf_float+0x134>
 800e6a4:	2b60      	cmp	r3, #96	; 0x60
 800e6a6:	d8b2      	bhi.n	800e60e <_scanf_float+0x8a>
 800e6a8:	2b54      	cmp	r3, #84	; 0x54
 800e6aa:	d077      	beq.n	800e79c <_scanf_float+0x218>
 800e6ac:	2b59      	cmp	r3, #89	; 0x59
 800e6ae:	d199      	bne.n	800e5e4 <_scanf_float+0x60>
 800e6b0:	2d07      	cmp	r5, #7
 800e6b2:	d197      	bne.n	800e5e4 <_scanf_float+0x60>
 800e6b4:	2508      	movs	r5, #8
 800e6b6:	e029      	b.n	800e70c <_scanf_float+0x188>
 800e6b8:	2b74      	cmp	r3, #116	; 0x74
 800e6ba:	d06f      	beq.n	800e79c <_scanf_float+0x218>
 800e6bc:	2b79      	cmp	r3, #121	; 0x79
 800e6be:	e7f6      	b.n	800e6ae <_scanf_float+0x12a>
 800e6c0:	6821      	ldr	r1, [r4, #0]
 800e6c2:	05c8      	lsls	r0, r1, #23
 800e6c4:	d51a      	bpl.n	800e6fc <_scanf_float+0x178>
 800e6c6:	9b02      	ldr	r3, [sp, #8]
 800e6c8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800e6cc:	6021      	str	r1, [r4, #0]
 800e6ce:	f109 0901 	add.w	r9, r9, #1
 800e6d2:	b11b      	cbz	r3, 800e6dc <_scanf_float+0x158>
 800e6d4:	3b01      	subs	r3, #1
 800e6d6:	3201      	adds	r2, #1
 800e6d8:	9302      	str	r3, [sp, #8]
 800e6da:	60a2      	str	r2, [r4, #8]
 800e6dc:	68a3      	ldr	r3, [r4, #8]
 800e6de:	3b01      	subs	r3, #1
 800e6e0:	60a3      	str	r3, [r4, #8]
 800e6e2:	6923      	ldr	r3, [r4, #16]
 800e6e4:	3301      	adds	r3, #1
 800e6e6:	6123      	str	r3, [r4, #16]
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	3b01      	subs	r3, #1
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	607b      	str	r3, [r7, #4]
 800e6f0:	f340 8084 	ble.w	800e7fc <_scanf_float+0x278>
 800e6f4:	683b      	ldr	r3, [r7, #0]
 800e6f6:	3301      	adds	r3, #1
 800e6f8:	603b      	str	r3, [r7, #0]
 800e6fa:	e766      	b.n	800e5ca <_scanf_float+0x46>
 800e6fc:	eb1a 0f05 	cmn.w	sl, r5
 800e700:	f47f af70 	bne.w	800e5e4 <_scanf_float+0x60>
 800e704:	6822      	ldr	r2, [r4, #0]
 800e706:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800e70a:	6022      	str	r2, [r4, #0]
 800e70c:	f806 3b01 	strb.w	r3, [r6], #1
 800e710:	e7e4      	b.n	800e6dc <_scanf_float+0x158>
 800e712:	6822      	ldr	r2, [r4, #0]
 800e714:	0610      	lsls	r0, r2, #24
 800e716:	f57f af65 	bpl.w	800e5e4 <_scanf_float+0x60>
 800e71a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e71e:	e7f4      	b.n	800e70a <_scanf_float+0x186>
 800e720:	f1ba 0f00 	cmp.w	sl, #0
 800e724:	d10e      	bne.n	800e744 <_scanf_float+0x1c0>
 800e726:	f1b9 0f00 	cmp.w	r9, #0
 800e72a:	d10e      	bne.n	800e74a <_scanf_float+0x1c6>
 800e72c:	6822      	ldr	r2, [r4, #0]
 800e72e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e732:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e736:	d108      	bne.n	800e74a <_scanf_float+0x1c6>
 800e738:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e73c:	6022      	str	r2, [r4, #0]
 800e73e:	f04f 0a01 	mov.w	sl, #1
 800e742:	e7e3      	b.n	800e70c <_scanf_float+0x188>
 800e744:	f1ba 0f02 	cmp.w	sl, #2
 800e748:	d055      	beq.n	800e7f6 <_scanf_float+0x272>
 800e74a:	2d01      	cmp	r5, #1
 800e74c:	d002      	beq.n	800e754 <_scanf_float+0x1d0>
 800e74e:	2d04      	cmp	r5, #4
 800e750:	f47f af48 	bne.w	800e5e4 <_scanf_float+0x60>
 800e754:	3501      	adds	r5, #1
 800e756:	b2ed      	uxtb	r5, r5
 800e758:	e7d8      	b.n	800e70c <_scanf_float+0x188>
 800e75a:	f1ba 0f01 	cmp.w	sl, #1
 800e75e:	f47f af41 	bne.w	800e5e4 <_scanf_float+0x60>
 800e762:	f04f 0a02 	mov.w	sl, #2
 800e766:	e7d1      	b.n	800e70c <_scanf_float+0x188>
 800e768:	b97d      	cbnz	r5, 800e78a <_scanf_float+0x206>
 800e76a:	f1b9 0f00 	cmp.w	r9, #0
 800e76e:	f47f af3c 	bne.w	800e5ea <_scanf_float+0x66>
 800e772:	6822      	ldr	r2, [r4, #0]
 800e774:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e778:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e77c:	f47f af39 	bne.w	800e5f2 <_scanf_float+0x6e>
 800e780:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e784:	6022      	str	r2, [r4, #0]
 800e786:	2501      	movs	r5, #1
 800e788:	e7c0      	b.n	800e70c <_scanf_float+0x188>
 800e78a:	2d03      	cmp	r5, #3
 800e78c:	d0e2      	beq.n	800e754 <_scanf_float+0x1d0>
 800e78e:	2d05      	cmp	r5, #5
 800e790:	e7de      	b.n	800e750 <_scanf_float+0x1cc>
 800e792:	2d02      	cmp	r5, #2
 800e794:	f47f af26 	bne.w	800e5e4 <_scanf_float+0x60>
 800e798:	2503      	movs	r5, #3
 800e79a:	e7b7      	b.n	800e70c <_scanf_float+0x188>
 800e79c:	2d06      	cmp	r5, #6
 800e79e:	f47f af21 	bne.w	800e5e4 <_scanf_float+0x60>
 800e7a2:	2507      	movs	r5, #7
 800e7a4:	e7b2      	b.n	800e70c <_scanf_float+0x188>
 800e7a6:	6822      	ldr	r2, [r4, #0]
 800e7a8:	0591      	lsls	r1, r2, #22
 800e7aa:	f57f af1b 	bpl.w	800e5e4 <_scanf_float+0x60>
 800e7ae:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800e7b2:	6022      	str	r2, [r4, #0]
 800e7b4:	f8cd 9004 	str.w	r9, [sp, #4]
 800e7b8:	e7a8      	b.n	800e70c <_scanf_float+0x188>
 800e7ba:	6822      	ldr	r2, [r4, #0]
 800e7bc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800e7c0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e7c4:	d006      	beq.n	800e7d4 <_scanf_float+0x250>
 800e7c6:	0550      	lsls	r0, r2, #21
 800e7c8:	f57f af0c 	bpl.w	800e5e4 <_scanf_float+0x60>
 800e7cc:	f1b9 0f00 	cmp.w	r9, #0
 800e7d0:	f43f af0f 	beq.w	800e5f2 <_scanf_float+0x6e>
 800e7d4:	0591      	lsls	r1, r2, #22
 800e7d6:	bf58      	it	pl
 800e7d8:	9901      	ldrpl	r1, [sp, #4]
 800e7da:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e7de:	bf58      	it	pl
 800e7e0:	eba9 0101 	subpl.w	r1, r9, r1
 800e7e4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800e7e8:	bf58      	it	pl
 800e7ea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e7ee:	6022      	str	r2, [r4, #0]
 800e7f0:	f04f 0900 	mov.w	r9, #0
 800e7f4:	e78a      	b.n	800e70c <_scanf_float+0x188>
 800e7f6:	f04f 0a03 	mov.w	sl, #3
 800e7fa:	e787      	b.n	800e70c <_scanf_float+0x188>
 800e7fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e800:	4639      	mov	r1, r7
 800e802:	4640      	mov	r0, r8
 800e804:	4798      	blx	r3
 800e806:	2800      	cmp	r0, #0
 800e808:	f43f aedf 	beq.w	800e5ca <_scanf_float+0x46>
 800e80c:	e6ea      	b.n	800e5e4 <_scanf_float+0x60>
 800e80e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e812:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e816:	463a      	mov	r2, r7
 800e818:	4640      	mov	r0, r8
 800e81a:	4798      	blx	r3
 800e81c:	6923      	ldr	r3, [r4, #16]
 800e81e:	3b01      	subs	r3, #1
 800e820:	6123      	str	r3, [r4, #16]
 800e822:	e6ec      	b.n	800e5fe <_scanf_float+0x7a>
 800e824:	1e6b      	subs	r3, r5, #1
 800e826:	2b06      	cmp	r3, #6
 800e828:	d825      	bhi.n	800e876 <_scanf_float+0x2f2>
 800e82a:	2d02      	cmp	r5, #2
 800e82c:	d836      	bhi.n	800e89c <_scanf_float+0x318>
 800e82e:	455e      	cmp	r6, fp
 800e830:	f67f aee8 	bls.w	800e604 <_scanf_float+0x80>
 800e834:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e838:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e83c:	463a      	mov	r2, r7
 800e83e:	4640      	mov	r0, r8
 800e840:	4798      	blx	r3
 800e842:	6923      	ldr	r3, [r4, #16]
 800e844:	3b01      	subs	r3, #1
 800e846:	6123      	str	r3, [r4, #16]
 800e848:	e7f1      	b.n	800e82e <_scanf_float+0x2aa>
 800e84a:	9802      	ldr	r0, [sp, #8]
 800e84c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e850:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800e854:	9002      	str	r0, [sp, #8]
 800e856:	463a      	mov	r2, r7
 800e858:	4640      	mov	r0, r8
 800e85a:	4798      	blx	r3
 800e85c:	6923      	ldr	r3, [r4, #16]
 800e85e:	3b01      	subs	r3, #1
 800e860:	6123      	str	r3, [r4, #16]
 800e862:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e866:	fa5f fa8a 	uxtb.w	sl, sl
 800e86a:	f1ba 0f02 	cmp.w	sl, #2
 800e86e:	d1ec      	bne.n	800e84a <_scanf_float+0x2c6>
 800e870:	3d03      	subs	r5, #3
 800e872:	b2ed      	uxtb	r5, r5
 800e874:	1b76      	subs	r6, r6, r5
 800e876:	6823      	ldr	r3, [r4, #0]
 800e878:	05da      	lsls	r2, r3, #23
 800e87a:	d52f      	bpl.n	800e8dc <_scanf_float+0x358>
 800e87c:	055b      	lsls	r3, r3, #21
 800e87e:	d510      	bpl.n	800e8a2 <_scanf_float+0x31e>
 800e880:	455e      	cmp	r6, fp
 800e882:	f67f aebf 	bls.w	800e604 <_scanf_float+0x80>
 800e886:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e88a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e88e:	463a      	mov	r2, r7
 800e890:	4640      	mov	r0, r8
 800e892:	4798      	blx	r3
 800e894:	6923      	ldr	r3, [r4, #16]
 800e896:	3b01      	subs	r3, #1
 800e898:	6123      	str	r3, [r4, #16]
 800e89a:	e7f1      	b.n	800e880 <_scanf_float+0x2fc>
 800e89c:	46aa      	mov	sl, r5
 800e89e:	9602      	str	r6, [sp, #8]
 800e8a0:	e7df      	b.n	800e862 <_scanf_float+0x2de>
 800e8a2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e8a6:	6923      	ldr	r3, [r4, #16]
 800e8a8:	2965      	cmp	r1, #101	; 0x65
 800e8aa:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800e8ae:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 800e8b2:	6123      	str	r3, [r4, #16]
 800e8b4:	d00c      	beq.n	800e8d0 <_scanf_float+0x34c>
 800e8b6:	2945      	cmp	r1, #69	; 0x45
 800e8b8:	d00a      	beq.n	800e8d0 <_scanf_float+0x34c>
 800e8ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e8be:	463a      	mov	r2, r7
 800e8c0:	4640      	mov	r0, r8
 800e8c2:	4798      	blx	r3
 800e8c4:	6923      	ldr	r3, [r4, #16]
 800e8c6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e8ca:	3b01      	subs	r3, #1
 800e8cc:	1eb5      	subs	r5, r6, #2
 800e8ce:	6123      	str	r3, [r4, #16]
 800e8d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e8d4:	463a      	mov	r2, r7
 800e8d6:	4640      	mov	r0, r8
 800e8d8:	4798      	blx	r3
 800e8da:	462e      	mov	r6, r5
 800e8dc:	6825      	ldr	r5, [r4, #0]
 800e8de:	f015 0510 	ands.w	r5, r5, #16
 800e8e2:	d158      	bne.n	800e996 <_scanf_float+0x412>
 800e8e4:	7035      	strb	r5, [r6, #0]
 800e8e6:	6823      	ldr	r3, [r4, #0]
 800e8e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800e8ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e8f0:	d11c      	bne.n	800e92c <_scanf_float+0x3a8>
 800e8f2:	9b01      	ldr	r3, [sp, #4]
 800e8f4:	454b      	cmp	r3, r9
 800e8f6:	eba3 0209 	sub.w	r2, r3, r9
 800e8fa:	d124      	bne.n	800e946 <_scanf_float+0x3c2>
 800e8fc:	2200      	movs	r2, #0
 800e8fe:	4659      	mov	r1, fp
 800e900:	4640      	mov	r0, r8
 800e902:	f000 feab 	bl	800f65c <_strtod_r>
 800e906:	9b03      	ldr	r3, [sp, #12]
 800e908:	6821      	ldr	r1, [r4, #0]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	f011 0f02 	tst.w	r1, #2
 800e910:	ec57 6b10 	vmov	r6, r7, d0
 800e914:	f103 0204 	add.w	r2, r3, #4
 800e918:	d020      	beq.n	800e95c <_scanf_float+0x3d8>
 800e91a:	9903      	ldr	r1, [sp, #12]
 800e91c:	600a      	str	r2, [r1, #0]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	e9c3 6700 	strd	r6, r7, [r3]
 800e924:	68e3      	ldr	r3, [r4, #12]
 800e926:	3301      	adds	r3, #1
 800e928:	60e3      	str	r3, [r4, #12]
 800e92a:	e66c      	b.n	800e606 <_scanf_float+0x82>
 800e92c:	9b04      	ldr	r3, [sp, #16]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d0e4      	beq.n	800e8fc <_scanf_float+0x378>
 800e932:	9905      	ldr	r1, [sp, #20]
 800e934:	230a      	movs	r3, #10
 800e936:	462a      	mov	r2, r5
 800e938:	3101      	adds	r1, #1
 800e93a:	4640      	mov	r0, r8
 800e93c:	f000 ff18 	bl	800f770 <_strtol_r>
 800e940:	9b04      	ldr	r3, [sp, #16]
 800e942:	9e05      	ldr	r6, [sp, #20]
 800e944:	1ac2      	subs	r2, r0, r3
 800e946:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800e94a:	429e      	cmp	r6, r3
 800e94c:	bf28      	it	cs
 800e94e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800e952:	4912      	ldr	r1, [pc, #72]	; (800e99c <_scanf_float+0x418>)
 800e954:	4630      	mov	r0, r6
 800e956:	f000 f83b 	bl	800e9d0 <siprintf>
 800e95a:	e7cf      	b.n	800e8fc <_scanf_float+0x378>
 800e95c:	f011 0f04 	tst.w	r1, #4
 800e960:	9903      	ldr	r1, [sp, #12]
 800e962:	600a      	str	r2, [r1, #0]
 800e964:	d1db      	bne.n	800e91e <_scanf_float+0x39a>
 800e966:	f8d3 8000 	ldr.w	r8, [r3]
 800e96a:	ee10 2a10 	vmov	r2, s0
 800e96e:	ee10 0a10 	vmov	r0, s0
 800e972:	463b      	mov	r3, r7
 800e974:	4639      	mov	r1, r7
 800e976:	f7f2 f8f9 	bl	8000b6c <__aeabi_dcmpun>
 800e97a:	b128      	cbz	r0, 800e988 <_scanf_float+0x404>
 800e97c:	4808      	ldr	r0, [pc, #32]	; (800e9a0 <_scanf_float+0x41c>)
 800e97e:	f000 f821 	bl	800e9c4 <nanf>
 800e982:	ed88 0a00 	vstr	s0, [r8]
 800e986:	e7cd      	b.n	800e924 <_scanf_float+0x3a0>
 800e988:	4630      	mov	r0, r6
 800e98a:	4639      	mov	r1, r7
 800e98c:	f7f2 f94c 	bl	8000c28 <__aeabi_d2f>
 800e990:	f8c8 0000 	str.w	r0, [r8]
 800e994:	e7c6      	b.n	800e924 <_scanf_float+0x3a0>
 800e996:	2500      	movs	r5, #0
 800e998:	e635      	b.n	800e606 <_scanf_float+0x82>
 800e99a:	bf00      	nop
 800e99c:	080144cc 	.word	0x080144cc
 800e9a0:	08014948 	.word	0x08014948

0800e9a4 <_sbrk_r>:
 800e9a4:	b538      	push	{r3, r4, r5, lr}
 800e9a6:	4d06      	ldr	r5, [pc, #24]	; (800e9c0 <_sbrk_r+0x1c>)
 800e9a8:	2300      	movs	r3, #0
 800e9aa:	4604      	mov	r4, r0
 800e9ac:	4608      	mov	r0, r1
 800e9ae:	602b      	str	r3, [r5, #0]
 800e9b0:	f7f4 fc18 	bl	80031e4 <_sbrk>
 800e9b4:	1c43      	adds	r3, r0, #1
 800e9b6:	d102      	bne.n	800e9be <_sbrk_r+0x1a>
 800e9b8:	682b      	ldr	r3, [r5, #0]
 800e9ba:	b103      	cbz	r3, 800e9be <_sbrk_r+0x1a>
 800e9bc:	6023      	str	r3, [r4, #0]
 800e9be:	bd38      	pop	{r3, r4, r5, pc}
 800e9c0:	20007470 	.word	0x20007470

0800e9c4 <nanf>:
 800e9c4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800e9cc <nanf+0x8>
 800e9c8:	4770      	bx	lr
 800e9ca:	bf00      	nop
 800e9cc:	7fc00000 	.word	0x7fc00000

0800e9d0 <siprintf>:
 800e9d0:	b40e      	push	{r1, r2, r3}
 800e9d2:	b500      	push	{lr}
 800e9d4:	b09c      	sub	sp, #112	; 0x70
 800e9d6:	ab1d      	add	r3, sp, #116	; 0x74
 800e9d8:	9002      	str	r0, [sp, #8]
 800e9da:	9006      	str	r0, [sp, #24]
 800e9dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e9e0:	4809      	ldr	r0, [pc, #36]	; (800ea08 <siprintf+0x38>)
 800e9e2:	9107      	str	r1, [sp, #28]
 800e9e4:	9104      	str	r1, [sp, #16]
 800e9e6:	4909      	ldr	r1, [pc, #36]	; (800ea0c <siprintf+0x3c>)
 800e9e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9ec:	9105      	str	r1, [sp, #20]
 800e9ee:	6800      	ldr	r0, [r0, #0]
 800e9f0:	9301      	str	r3, [sp, #4]
 800e9f2:	a902      	add	r1, sp, #8
 800e9f4:	f003 f8be 	bl	8011b74 <_svfiprintf_r>
 800e9f8:	9b02      	ldr	r3, [sp, #8]
 800e9fa:	2200      	movs	r2, #0
 800e9fc:	701a      	strb	r2, [r3, #0]
 800e9fe:	b01c      	add	sp, #112	; 0x70
 800ea00:	f85d eb04 	ldr.w	lr, [sp], #4
 800ea04:	b003      	add	sp, #12
 800ea06:	4770      	bx	lr
 800ea08:	20000014 	.word	0x20000014
 800ea0c:	ffff0208 	.word	0xffff0208

0800ea10 <sulp>:
 800ea10:	b570      	push	{r4, r5, r6, lr}
 800ea12:	4604      	mov	r4, r0
 800ea14:	460d      	mov	r5, r1
 800ea16:	ec45 4b10 	vmov	d0, r4, r5
 800ea1a:	4616      	mov	r6, r2
 800ea1c:	f002 ff00 	bl	8011820 <__ulp>
 800ea20:	ec51 0b10 	vmov	r0, r1, d0
 800ea24:	b17e      	cbz	r6, 800ea46 <sulp+0x36>
 800ea26:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ea2a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	dd09      	ble.n	800ea46 <sulp+0x36>
 800ea32:	051b      	lsls	r3, r3, #20
 800ea34:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ea38:	2400      	movs	r4, #0
 800ea3a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ea3e:	4622      	mov	r2, r4
 800ea40:	462b      	mov	r3, r5
 800ea42:	f7f1 fdf9 	bl	8000638 <__aeabi_dmul>
 800ea46:	bd70      	pop	{r4, r5, r6, pc}

0800ea48 <_strtod_l>:
 800ea48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea4c:	b0a3      	sub	sp, #140	; 0x8c
 800ea4e:	461f      	mov	r7, r3
 800ea50:	2300      	movs	r3, #0
 800ea52:	931e      	str	r3, [sp, #120]	; 0x78
 800ea54:	4ba4      	ldr	r3, [pc, #656]	; (800ece8 <_strtod_l+0x2a0>)
 800ea56:	9219      	str	r2, [sp, #100]	; 0x64
 800ea58:	681b      	ldr	r3, [r3, #0]
 800ea5a:	9307      	str	r3, [sp, #28]
 800ea5c:	4604      	mov	r4, r0
 800ea5e:	4618      	mov	r0, r3
 800ea60:	4688      	mov	r8, r1
 800ea62:	f7f1 fbd5 	bl	8000210 <strlen>
 800ea66:	f04f 0a00 	mov.w	sl, #0
 800ea6a:	4605      	mov	r5, r0
 800ea6c:	f04f 0b00 	mov.w	fp, #0
 800ea70:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800ea74:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ea76:	781a      	ldrb	r2, [r3, #0]
 800ea78:	2a2b      	cmp	r2, #43	; 0x2b
 800ea7a:	d04c      	beq.n	800eb16 <_strtod_l+0xce>
 800ea7c:	d839      	bhi.n	800eaf2 <_strtod_l+0xaa>
 800ea7e:	2a0d      	cmp	r2, #13
 800ea80:	d832      	bhi.n	800eae8 <_strtod_l+0xa0>
 800ea82:	2a08      	cmp	r2, #8
 800ea84:	d832      	bhi.n	800eaec <_strtod_l+0xa4>
 800ea86:	2a00      	cmp	r2, #0
 800ea88:	d03c      	beq.n	800eb04 <_strtod_l+0xbc>
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	930e      	str	r3, [sp, #56]	; 0x38
 800ea8e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800ea90:	7833      	ldrb	r3, [r6, #0]
 800ea92:	2b30      	cmp	r3, #48	; 0x30
 800ea94:	f040 80b4 	bne.w	800ec00 <_strtod_l+0x1b8>
 800ea98:	7873      	ldrb	r3, [r6, #1]
 800ea9a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ea9e:	2b58      	cmp	r3, #88	; 0x58
 800eaa0:	d16c      	bne.n	800eb7c <_strtod_l+0x134>
 800eaa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eaa4:	9301      	str	r3, [sp, #4]
 800eaa6:	ab1e      	add	r3, sp, #120	; 0x78
 800eaa8:	9702      	str	r7, [sp, #8]
 800eaaa:	9300      	str	r3, [sp, #0]
 800eaac:	4a8f      	ldr	r2, [pc, #572]	; (800ecec <_strtod_l+0x2a4>)
 800eaae:	ab1f      	add	r3, sp, #124	; 0x7c
 800eab0:	a91d      	add	r1, sp, #116	; 0x74
 800eab2:	4620      	mov	r0, r4
 800eab4:	f001 ffb6 	bl	8010a24 <__gethex>
 800eab8:	f010 0707 	ands.w	r7, r0, #7
 800eabc:	4605      	mov	r5, r0
 800eabe:	d005      	beq.n	800eacc <_strtod_l+0x84>
 800eac0:	2f06      	cmp	r7, #6
 800eac2:	d12a      	bne.n	800eb1a <_strtod_l+0xd2>
 800eac4:	3601      	adds	r6, #1
 800eac6:	2300      	movs	r3, #0
 800eac8:	961d      	str	r6, [sp, #116]	; 0x74
 800eaca:	930e      	str	r3, [sp, #56]	; 0x38
 800eacc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800eace:	2b00      	cmp	r3, #0
 800ead0:	f040 8596 	bne.w	800f600 <_strtod_l+0xbb8>
 800ead4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ead6:	b1db      	cbz	r3, 800eb10 <_strtod_l+0xc8>
 800ead8:	4652      	mov	r2, sl
 800eada:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800eade:	ec43 2b10 	vmov	d0, r2, r3
 800eae2:	b023      	add	sp, #140	; 0x8c
 800eae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eae8:	2a20      	cmp	r2, #32
 800eaea:	d1ce      	bne.n	800ea8a <_strtod_l+0x42>
 800eaec:	3301      	adds	r3, #1
 800eaee:	931d      	str	r3, [sp, #116]	; 0x74
 800eaf0:	e7c0      	b.n	800ea74 <_strtod_l+0x2c>
 800eaf2:	2a2d      	cmp	r2, #45	; 0x2d
 800eaf4:	d1c9      	bne.n	800ea8a <_strtod_l+0x42>
 800eaf6:	2201      	movs	r2, #1
 800eaf8:	920e      	str	r2, [sp, #56]	; 0x38
 800eafa:	1c5a      	adds	r2, r3, #1
 800eafc:	921d      	str	r2, [sp, #116]	; 0x74
 800eafe:	785b      	ldrb	r3, [r3, #1]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d1c4      	bne.n	800ea8e <_strtod_l+0x46>
 800eb04:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800eb06:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	f040 8576 	bne.w	800f5fc <_strtod_l+0xbb4>
 800eb10:	4652      	mov	r2, sl
 800eb12:	465b      	mov	r3, fp
 800eb14:	e7e3      	b.n	800eade <_strtod_l+0x96>
 800eb16:	2200      	movs	r2, #0
 800eb18:	e7ee      	b.n	800eaf8 <_strtod_l+0xb0>
 800eb1a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800eb1c:	b13a      	cbz	r2, 800eb2e <_strtod_l+0xe6>
 800eb1e:	2135      	movs	r1, #53	; 0x35
 800eb20:	a820      	add	r0, sp, #128	; 0x80
 800eb22:	f002 ff88 	bl	8011a36 <__copybits>
 800eb26:	991e      	ldr	r1, [sp, #120]	; 0x78
 800eb28:	4620      	mov	r0, r4
 800eb2a:	f002 fb4d 	bl	80111c8 <_Bfree>
 800eb2e:	3f01      	subs	r7, #1
 800eb30:	2f05      	cmp	r7, #5
 800eb32:	d807      	bhi.n	800eb44 <_strtod_l+0xfc>
 800eb34:	e8df f007 	tbb	[pc, r7]
 800eb38:	1d180b0e 	.word	0x1d180b0e
 800eb3c:	030e      	.short	0x030e
 800eb3e:	f04f 0b00 	mov.w	fp, #0
 800eb42:	46da      	mov	sl, fp
 800eb44:	0728      	lsls	r0, r5, #28
 800eb46:	d5c1      	bpl.n	800eacc <_strtod_l+0x84>
 800eb48:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800eb4c:	e7be      	b.n	800eacc <_strtod_l+0x84>
 800eb4e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800eb52:	e7f7      	b.n	800eb44 <_strtod_l+0xfc>
 800eb54:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800eb58:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800eb5a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800eb5e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800eb62:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800eb66:	e7ed      	b.n	800eb44 <_strtod_l+0xfc>
 800eb68:	f8df b184 	ldr.w	fp, [pc, #388]	; 800ecf0 <_strtod_l+0x2a8>
 800eb6c:	f04f 0a00 	mov.w	sl, #0
 800eb70:	e7e8      	b.n	800eb44 <_strtod_l+0xfc>
 800eb72:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800eb76:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800eb7a:	e7e3      	b.n	800eb44 <_strtod_l+0xfc>
 800eb7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eb7e:	1c5a      	adds	r2, r3, #1
 800eb80:	921d      	str	r2, [sp, #116]	; 0x74
 800eb82:	785b      	ldrb	r3, [r3, #1]
 800eb84:	2b30      	cmp	r3, #48	; 0x30
 800eb86:	d0f9      	beq.n	800eb7c <_strtod_l+0x134>
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d09f      	beq.n	800eacc <_strtod_l+0x84>
 800eb8c:	2301      	movs	r3, #1
 800eb8e:	f04f 0900 	mov.w	r9, #0
 800eb92:	9304      	str	r3, [sp, #16]
 800eb94:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eb96:	930a      	str	r3, [sp, #40]	; 0x28
 800eb98:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800eb9c:	464f      	mov	r7, r9
 800eb9e:	220a      	movs	r2, #10
 800eba0:	981d      	ldr	r0, [sp, #116]	; 0x74
 800eba2:	7806      	ldrb	r6, [r0, #0]
 800eba4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800eba8:	b2d9      	uxtb	r1, r3
 800ebaa:	2909      	cmp	r1, #9
 800ebac:	d92a      	bls.n	800ec04 <_strtod_l+0x1bc>
 800ebae:	9907      	ldr	r1, [sp, #28]
 800ebb0:	462a      	mov	r2, r5
 800ebb2:	f003 fa84 	bl	80120be <strncmp>
 800ebb6:	b398      	cbz	r0, 800ec20 <_strtod_l+0x1d8>
 800ebb8:	2000      	movs	r0, #0
 800ebba:	4633      	mov	r3, r6
 800ebbc:	463d      	mov	r5, r7
 800ebbe:	9007      	str	r0, [sp, #28]
 800ebc0:	4602      	mov	r2, r0
 800ebc2:	2b65      	cmp	r3, #101	; 0x65
 800ebc4:	d001      	beq.n	800ebca <_strtod_l+0x182>
 800ebc6:	2b45      	cmp	r3, #69	; 0x45
 800ebc8:	d118      	bne.n	800ebfc <_strtod_l+0x1b4>
 800ebca:	b91d      	cbnz	r5, 800ebd4 <_strtod_l+0x18c>
 800ebcc:	9b04      	ldr	r3, [sp, #16]
 800ebce:	4303      	orrs	r3, r0
 800ebd0:	d098      	beq.n	800eb04 <_strtod_l+0xbc>
 800ebd2:	2500      	movs	r5, #0
 800ebd4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800ebd8:	f108 0301 	add.w	r3, r8, #1
 800ebdc:	931d      	str	r3, [sp, #116]	; 0x74
 800ebde:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ebe2:	2b2b      	cmp	r3, #43	; 0x2b
 800ebe4:	d075      	beq.n	800ecd2 <_strtod_l+0x28a>
 800ebe6:	2b2d      	cmp	r3, #45	; 0x2d
 800ebe8:	d07b      	beq.n	800ece2 <_strtod_l+0x29a>
 800ebea:	f04f 0c00 	mov.w	ip, #0
 800ebee:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ebf2:	2909      	cmp	r1, #9
 800ebf4:	f240 8082 	bls.w	800ecfc <_strtod_l+0x2b4>
 800ebf8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800ebfc:	2600      	movs	r6, #0
 800ebfe:	e09d      	b.n	800ed3c <_strtod_l+0x2f4>
 800ec00:	2300      	movs	r3, #0
 800ec02:	e7c4      	b.n	800eb8e <_strtod_l+0x146>
 800ec04:	2f08      	cmp	r7, #8
 800ec06:	bfd8      	it	le
 800ec08:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800ec0a:	f100 0001 	add.w	r0, r0, #1
 800ec0e:	bfda      	itte	le
 800ec10:	fb02 3301 	mlale	r3, r2, r1, r3
 800ec14:	9309      	strle	r3, [sp, #36]	; 0x24
 800ec16:	fb02 3909 	mlagt	r9, r2, r9, r3
 800ec1a:	3701      	adds	r7, #1
 800ec1c:	901d      	str	r0, [sp, #116]	; 0x74
 800ec1e:	e7bf      	b.n	800eba0 <_strtod_l+0x158>
 800ec20:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ec22:	195a      	adds	r2, r3, r5
 800ec24:	921d      	str	r2, [sp, #116]	; 0x74
 800ec26:	5d5b      	ldrb	r3, [r3, r5]
 800ec28:	2f00      	cmp	r7, #0
 800ec2a:	d037      	beq.n	800ec9c <_strtod_l+0x254>
 800ec2c:	9007      	str	r0, [sp, #28]
 800ec2e:	463d      	mov	r5, r7
 800ec30:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800ec34:	2a09      	cmp	r2, #9
 800ec36:	d912      	bls.n	800ec5e <_strtod_l+0x216>
 800ec38:	2201      	movs	r2, #1
 800ec3a:	e7c2      	b.n	800ebc2 <_strtod_l+0x17a>
 800ec3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ec3e:	1c5a      	adds	r2, r3, #1
 800ec40:	921d      	str	r2, [sp, #116]	; 0x74
 800ec42:	785b      	ldrb	r3, [r3, #1]
 800ec44:	3001      	adds	r0, #1
 800ec46:	2b30      	cmp	r3, #48	; 0x30
 800ec48:	d0f8      	beq.n	800ec3c <_strtod_l+0x1f4>
 800ec4a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800ec4e:	2a08      	cmp	r2, #8
 800ec50:	f200 84db 	bhi.w	800f60a <_strtod_l+0xbc2>
 800ec54:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800ec56:	9007      	str	r0, [sp, #28]
 800ec58:	2000      	movs	r0, #0
 800ec5a:	920a      	str	r2, [sp, #40]	; 0x28
 800ec5c:	4605      	mov	r5, r0
 800ec5e:	3b30      	subs	r3, #48	; 0x30
 800ec60:	f100 0201 	add.w	r2, r0, #1
 800ec64:	d014      	beq.n	800ec90 <_strtod_l+0x248>
 800ec66:	9907      	ldr	r1, [sp, #28]
 800ec68:	4411      	add	r1, r2
 800ec6a:	9107      	str	r1, [sp, #28]
 800ec6c:	462a      	mov	r2, r5
 800ec6e:	eb00 0e05 	add.w	lr, r0, r5
 800ec72:	210a      	movs	r1, #10
 800ec74:	4572      	cmp	r2, lr
 800ec76:	d113      	bne.n	800eca0 <_strtod_l+0x258>
 800ec78:	182a      	adds	r2, r5, r0
 800ec7a:	2a08      	cmp	r2, #8
 800ec7c:	f105 0501 	add.w	r5, r5, #1
 800ec80:	4405      	add	r5, r0
 800ec82:	dc1c      	bgt.n	800ecbe <_strtod_l+0x276>
 800ec84:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ec86:	220a      	movs	r2, #10
 800ec88:	fb02 3301 	mla	r3, r2, r1, r3
 800ec8c:	9309      	str	r3, [sp, #36]	; 0x24
 800ec8e:	2200      	movs	r2, #0
 800ec90:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ec92:	1c59      	adds	r1, r3, #1
 800ec94:	911d      	str	r1, [sp, #116]	; 0x74
 800ec96:	785b      	ldrb	r3, [r3, #1]
 800ec98:	4610      	mov	r0, r2
 800ec9a:	e7c9      	b.n	800ec30 <_strtod_l+0x1e8>
 800ec9c:	4638      	mov	r0, r7
 800ec9e:	e7d2      	b.n	800ec46 <_strtod_l+0x1fe>
 800eca0:	2a08      	cmp	r2, #8
 800eca2:	dc04      	bgt.n	800ecae <_strtod_l+0x266>
 800eca4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800eca6:	434e      	muls	r6, r1
 800eca8:	9609      	str	r6, [sp, #36]	; 0x24
 800ecaa:	3201      	adds	r2, #1
 800ecac:	e7e2      	b.n	800ec74 <_strtod_l+0x22c>
 800ecae:	f102 0c01 	add.w	ip, r2, #1
 800ecb2:	f1bc 0f10 	cmp.w	ip, #16
 800ecb6:	bfd8      	it	le
 800ecb8:	fb01 f909 	mulle.w	r9, r1, r9
 800ecbc:	e7f5      	b.n	800ecaa <_strtod_l+0x262>
 800ecbe:	2d10      	cmp	r5, #16
 800ecc0:	bfdc      	itt	le
 800ecc2:	220a      	movle	r2, #10
 800ecc4:	fb02 3909 	mlale	r9, r2, r9, r3
 800ecc8:	e7e1      	b.n	800ec8e <_strtod_l+0x246>
 800ecca:	2300      	movs	r3, #0
 800eccc:	9307      	str	r3, [sp, #28]
 800ecce:	2201      	movs	r2, #1
 800ecd0:	e77c      	b.n	800ebcc <_strtod_l+0x184>
 800ecd2:	f04f 0c00 	mov.w	ip, #0
 800ecd6:	f108 0302 	add.w	r3, r8, #2
 800ecda:	931d      	str	r3, [sp, #116]	; 0x74
 800ecdc:	f898 3002 	ldrb.w	r3, [r8, #2]
 800ece0:	e785      	b.n	800ebee <_strtod_l+0x1a6>
 800ece2:	f04f 0c01 	mov.w	ip, #1
 800ece6:	e7f6      	b.n	800ecd6 <_strtod_l+0x28e>
 800ece8:	0801478c 	.word	0x0801478c
 800ecec:	080144d4 	.word	0x080144d4
 800ecf0:	7ff00000 	.word	0x7ff00000
 800ecf4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ecf6:	1c59      	adds	r1, r3, #1
 800ecf8:	911d      	str	r1, [sp, #116]	; 0x74
 800ecfa:	785b      	ldrb	r3, [r3, #1]
 800ecfc:	2b30      	cmp	r3, #48	; 0x30
 800ecfe:	d0f9      	beq.n	800ecf4 <_strtod_l+0x2ac>
 800ed00:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800ed04:	2908      	cmp	r1, #8
 800ed06:	f63f af79 	bhi.w	800ebfc <_strtod_l+0x1b4>
 800ed0a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800ed0e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ed10:	9308      	str	r3, [sp, #32]
 800ed12:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ed14:	1c59      	adds	r1, r3, #1
 800ed16:	911d      	str	r1, [sp, #116]	; 0x74
 800ed18:	785b      	ldrb	r3, [r3, #1]
 800ed1a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800ed1e:	2e09      	cmp	r6, #9
 800ed20:	d937      	bls.n	800ed92 <_strtod_l+0x34a>
 800ed22:	9e08      	ldr	r6, [sp, #32]
 800ed24:	1b89      	subs	r1, r1, r6
 800ed26:	2908      	cmp	r1, #8
 800ed28:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ed2c:	dc02      	bgt.n	800ed34 <_strtod_l+0x2ec>
 800ed2e:	4576      	cmp	r6, lr
 800ed30:	bfa8      	it	ge
 800ed32:	4676      	movge	r6, lr
 800ed34:	f1bc 0f00 	cmp.w	ip, #0
 800ed38:	d000      	beq.n	800ed3c <_strtod_l+0x2f4>
 800ed3a:	4276      	negs	r6, r6
 800ed3c:	2d00      	cmp	r5, #0
 800ed3e:	d14f      	bne.n	800ede0 <_strtod_l+0x398>
 800ed40:	9904      	ldr	r1, [sp, #16]
 800ed42:	4301      	orrs	r1, r0
 800ed44:	f47f aec2 	bne.w	800eacc <_strtod_l+0x84>
 800ed48:	2a00      	cmp	r2, #0
 800ed4a:	f47f aedb 	bne.w	800eb04 <_strtod_l+0xbc>
 800ed4e:	2b69      	cmp	r3, #105	; 0x69
 800ed50:	d027      	beq.n	800eda2 <_strtod_l+0x35a>
 800ed52:	dc24      	bgt.n	800ed9e <_strtod_l+0x356>
 800ed54:	2b49      	cmp	r3, #73	; 0x49
 800ed56:	d024      	beq.n	800eda2 <_strtod_l+0x35a>
 800ed58:	2b4e      	cmp	r3, #78	; 0x4e
 800ed5a:	f47f aed3 	bne.w	800eb04 <_strtod_l+0xbc>
 800ed5e:	499e      	ldr	r1, [pc, #632]	; (800efd8 <_strtod_l+0x590>)
 800ed60:	a81d      	add	r0, sp, #116	; 0x74
 800ed62:	f002 f8b7 	bl	8010ed4 <__match>
 800ed66:	2800      	cmp	r0, #0
 800ed68:	f43f aecc 	beq.w	800eb04 <_strtod_l+0xbc>
 800ed6c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ed6e:	781b      	ldrb	r3, [r3, #0]
 800ed70:	2b28      	cmp	r3, #40	; 0x28
 800ed72:	d12d      	bne.n	800edd0 <_strtod_l+0x388>
 800ed74:	4999      	ldr	r1, [pc, #612]	; (800efdc <_strtod_l+0x594>)
 800ed76:	aa20      	add	r2, sp, #128	; 0x80
 800ed78:	a81d      	add	r0, sp, #116	; 0x74
 800ed7a:	f002 f8bf 	bl	8010efc <__hexnan>
 800ed7e:	2805      	cmp	r0, #5
 800ed80:	d126      	bne.n	800edd0 <_strtod_l+0x388>
 800ed82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ed84:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800ed88:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ed8c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ed90:	e69c      	b.n	800eacc <_strtod_l+0x84>
 800ed92:	210a      	movs	r1, #10
 800ed94:	fb01 3e0e 	mla	lr, r1, lr, r3
 800ed98:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ed9c:	e7b9      	b.n	800ed12 <_strtod_l+0x2ca>
 800ed9e:	2b6e      	cmp	r3, #110	; 0x6e
 800eda0:	e7db      	b.n	800ed5a <_strtod_l+0x312>
 800eda2:	498f      	ldr	r1, [pc, #572]	; (800efe0 <_strtod_l+0x598>)
 800eda4:	a81d      	add	r0, sp, #116	; 0x74
 800eda6:	f002 f895 	bl	8010ed4 <__match>
 800edaa:	2800      	cmp	r0, #0
 800edac:	f43f aeaa 	beq.w	800eb04 <_strtod_l+0xbc>
 800edb0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800edb2:	498c      	ldr	r1, [pc, #560]	; (800efe4 <_strtod_l+0x59c>)
 800edb4:	3b01      	subs	r3, #1
 800edb6:	a81d      	add	r0, sp, #116	; 0x74
 800edb8:	931d      	str	r3, [sp, #116]	; 0x74
 800edba:	f002 f88b 	bl	8010ed4 <__match>
 800edbe:	b910      	cbnz	r0, 800edc6 <_strtod_l+0x37e>
 800edc0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800edc2:	3301      	adds	r3, #1
 800edc4:	931d      	str	r3, [sp, #116]	; 0x74
 800edc6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800eff4 <_strtod_l+0x5ac>
 800edca:	f04f 0a00 	mov.w	sl, #0
 800edce:	e67d      	b.n	800eacc <_strtod_l+0x84>
 800edd0:	4885      	ldr	r0, [pc, #532]	; (800efe8 <_strtod_l+0x5a0>)
 800edd2:	f003 f929 	bl	8012028 <nan>
 800edd6:	ed8d 0b04 	vstr	d0, [sp, #16]
 800edda:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800edde:	e675      	b.n	800eacc <_strtod_l+0x84>
 800ede0:	9b07      	ldr	r3, [sp, #28]
 800ede2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ede4:	1af3      	subs	r3, r6, r3
 800ede6:	2f00      	cmp	r7, #0
 800ede8:	bf08      	it	eq
 800edea:	462f      	moveq	r7, r5
 800edec:	2d10      	cmp	r5, #16
 800edee:	9308      	str	r3, [sp, #32]
 800edf0:	46a8      	mov	r8, r5
 800edf2:	bfa8      	it	ge
 800edf4:	f04f 0810 	movge.w	r8, #16
 800edf8:	f7f1 fba4 	bl	8000544 <__aeabi_ui2d>
 800edfc:	2d09      	cmp	r5, #9
 800edfe:	4682      	mov	sl, r0
 800ee00:	468b      	mov	fp, r1
 800ee02:	dd13      	ble.n	800ee2c <_strtod_l+0x3e4>
 800ee04:	4b79      	ldr	r3, [pc, #484]	; (800efec <_strtod_l+0x5a4>)
 800ee06:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ee0a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ee0e:	f7f1 fc13 	bl	8000638 <__aeabi_dmul>
 800ee12:	4682      	mov	sl, r0
 800ee14:	4648      	mov	r0, r9
 800ee16:	468b      	mov	fp, r1
 800ee18:	f7f1 fb94 	bl	8000544 <__aeabi_ui2d>
 800ee1c:	4602      	mov	r2, r0
 800ee1e:	460b      	mov	r3, r1
 800ee20:	4650      	mov	r0, sl
 800ee22:	4659      	mov	r1, fp
 800ee24:	f7f1 fa52 	bl	80002cc <__adddf3>
 800ee28:	4682      	mov	sl, r0
 800ee2a:	468b      	mov	fp, r1
 800ee2c:	2d0f      	cmp	r5, #15
 800ee2e:	dc38      	bgt.n	800eea2 <_strtod_l+0x45a>
 800ee30:	9b08      	ldr	r3, [sp, #32]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	f43f ae4a 	beq.w	800eacc <_strtod_l+0x84>
 800ee38:	dd24      	ble.n	800ee84 <_strtod_l+0x43c>
 800ee3a:	2b16      	cmp	r3, #22
 800ee3c:	dc0b      	bgt.n	800ee56 <_strtod_l+0x40e>
 800ee3e:	4d6b      	ldr	r5, [pc, #428]	; (800efec <_strtod_l+0x5a4>)
 800ee40:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800ee44:	e9d5 0100 	ldrd	r0, r1, [r5]
 800ee48:	4652      	mov	r2, sl
 800ee4a:	465b      	mov	r3, fp
 800ee4c:	f7f1 fbf4 	bl	8000638 <__aeabi_dmul>
 800ee50:	4682      	mov	sl, r0
 800ee52:	468b      	mov	fp, r1
 800ee54:	e63a      	b.n	800eacc <_strtod_l+0x84>
 800ee56:	9a08      	ldr	r2, [sp, #32]
 800ee58:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ee5c:	4293      	cmp	r3, r2
 800ee5e:	db20      	blt.n	800eea2 <_strtod_l+0x45a>
 800ee60:	4c62      	ldr	r4, [pc, #392]	; (800efec <_strtod_l+0x5a4>)
 800ee62:	f1c5 050f 	rsb	r5, r5, #15
 800ee66:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ee6a:	4652      	mov	r2, sl
 800ee6c:	465b      	mov	r3, fp
 800ee6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee72:	f7f1 fbe1 	bl	8000638 <__aeabi_dmul>
 800ee76:	9b08      	ldr	r3, [sp, #32]
 800ee78:	1b5d      	subs	r5, r3, r5
 800ee7a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ee7e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ee82:	e7e3      	b.n	800ee4c <_strtod_l+0x404>
 800ee84:	9b08      	ldr	r3, [sp, #32]
 800ee86:	3316      	adds	r3, #22
 800ee88:	db0b      	blt.n	800eea2 <_strtod_l+0x45a>
 800ee8a:	9b07      	ldr	r3, [sp, #28]
 800ee8c:	4a57      	ldr	r2, [pc, #348]	; (800efec <_strtod_l+0x5a4>)
 800ee8e:	1b9e      	subs	r6, r3, r6
 800ee90:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800ee94:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ee98:	4650      	mov	r0, sl
 800ee9a:	4659      	mov	r1, fp
 800ee9c:	f7f1 fcf6 	bl	800088c <__aeabi_ddiv>
 800eea0:	e7d6      	b.n	800ee50 <_strtod_l+0x408>
 800eea2:	9b08      	ldr	r3, [sp, #32]
 800eea4:	eba5 0808 	sub.w	r8, r5, r8
 800eea8:	4498      	add	r8, r3
 800eeaa:	f1b8 0f00 	cmp.w	r8, #0
 800eeae:	dd71      	ble.n	800ef94 <_strtod_l+0x54c>
 800eeb0:	f018 030f 	ands.w	r3, r8, #15
 800eeb4:	d00a      	beq.n	800eecc <_strtod_l+0x484>
 800eeb6:	494d      	ldr	r1, [pc, #308]	; (800efec <_strtod_l+0x5a4>)
 800eeb8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800eebc:	4652      	mov	r2, sl
 800eebe:	465b      	mov	r3, fp
 800eec0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eec4:	f7f1 fbb8 	bl	8000638 <__aeabi_dmul>
 800eec8:	4682      	mov	sl, r0
 800eeca:	468b      	mov	fp, r1
 800eecc:	f038 080f 	bics.w	r8, r8, #15
 800eed0:	d04d      	beq.n	800ef6e <_strtod_l+0x526>
 800eed2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800eed6:	dd22      	ble.n	800ef1e <_strtod_l+0x4d6>
 800eed8:	2500      	movs	r5, #0
 800eeda:	462e      	mov	r6, r5
 800eedc:	9509      	str	r5, [sp, #36]	; 0x24
 800eede:	9507      	str	r5, [sp, #28]
 800eee0:	2322      	movs	r3, #34	; 0x22
 800eee2:	f8df b110 	ldr.w	fp, [pc, #272]	; 800eff4 <_strtod_l+0x5ac>
 800eee6:	6023      	str	r3, [r4, #0]
 800eee8:	f04f 0a00 	mov.w	sl, #0
 800eeec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	f43f adec 	beq.w	800eacc <_strtod_l+0x84>
 800eef4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800eef6:	4620      	mov	r0, r4
 800eef8:	f002 f966 	bl	80111c8 <_Bfree>
 800eefc:	9907      	ldr	r1, [sp, #28]
 800eefe:	4620      	mov	r0, r4
 800ef00:	f002 f962 	bl	80111c8 <_Bfree>
 800ef04:	4631      	mov	r1, r6
 800ef06:	4620      	mov	r0, r4
 800ef08:	f002 f95e 	bl	80111c8 <_Bfree>
 800ef0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ef0e:	4620      	mov	r0, r4
 800ef10:	f002 f95a 	bl	80111c8 <_Bfree>
 800ef14:	4629      	mov	r1, r5
 800ef16:	4620      	mov	r0, r4
 800ef18:	f002 f956 	bl	80111c8 <_Bfree>
 800ef1c:	e5d6      	b.n	800eacc <_strtod_l+0x84>
 800ef1e:	2300      	movs	r3, #0
 800ef20:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ef24:	4650      	mov	r0, sl
 800ef26:	4659      	mov	r1, fp
 800ef28:	4699      	mov	r9, r3
 800ef2a:	f1b8 0f01 	cmp.w	r8, #1
 800ef2e:	dc21      	bgt.n	800ef74 <_strtod_l+0x52c>
 800ef30:	b10b      	cbz	r3, 800ef36 <_strtod_l+0x4ee>
 800ef32:	4682      	mov	sl, r0
 800ef34:	468b      	mov	fp, r1
 800ef36:	4b2e      	ldr	r3, [pc, #184]	; (800eff0 <_strtod_l+0x5a8>)
 800ef38:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800ef3c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800ef40:	4652      	mov	r2, sl
 800ef42:	465b      	mov	r3, fp
 800ef44:	e9d9 0100 	ldrd	r0, r1, [r9]
 800ef48:	f7f1 fb76 	bl	8000638 <__aeabi_dmul>
 800ef4c:	4b29      	ldr	r3, [pc, #164]	; (800eff4 <_strtod_l+0x5ac>)
 800ef4e:	460a      	mov	r2, r1
 800ef50:	400b      	ands	r3, r1
 800ef52:	4929      	ldr	r1, [pc, #164]	; (800eff8 <_strtod_l+0x5b0>)
 800ef54:	428b      	cmp	r3, r1
 800ef56:	4682      	mov	sl, r0
 800ef58:	d8be      	bhi.n	800eed8 <_strtod_l+0x490>
 800ef5a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ef5e:	428b      	cmp	r3, r1
 800ef60:	bf86      	itte	hi
 800ef62:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800effc <_strtod_l+0x5b4>
 800ef66:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800ef6a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ef6e:	2300      	movs	r3, #0
 800ef70:	9304      	str	r3, [sp, #16]
 800ef72:	e081      	b.n	800f078 <_strtod_l+0x630>
 800ef74:	f018 0f01 	tst.w	r8, #1
 800ef78:	d007      	beq.n	800ef8a <_strtod_l+0x542>
 800ef7a:	4b1d      	ldr	r3, [pc, #116]	; (800eff0 <_strtod_l+0x5a8>)
 800ef7c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800ef80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef84:	f7f1 fb58 	bl	8000638 <__aeabi_dmul>
 800ef88:	2301      	movs	r3, #1
 800ef8a:	f109 0901 	add.w	r9, r9, #1
 800ef8e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ef92:	e7ca      	b.n	800ef2a <_strtod_l+0x4e2>
 800ef94:	d0eb      	beq.n	800ef6e <_strtod_l+0x526>
 800ef96:	f1c8 0800 	rsb	r8, r8, #0
 800ef9a:	f018 020f 	ands.w	r2, r8, #15
 800ef9e:	d00a      	beq.n	800efb6 <_strtod_l+0x56e>
 800efa0:	4b12      	ldr	r3, [pc, #72]	; (800efec <_strtod_l+0x5a4>)
 800efa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800efa6:	4650      	mov	r0, sl
 800efa8:	4659      	mov	r1, fp
 800efaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efae:	f7f1 fc6d 	bl	800088c <__aeabi_ddiv>
 800efb2:	4682      	mov	sl, r0
 800efb4:	468b      	mov	fp, r1
 800efb6:	ea5f 1828 	movs.w	r8, r8, asr #4
 800efba:	d0d8      	beq.n	800ef6e <_strtod_l+0x526>
 800efbc:	f1b8 0f1f 	cmp.w	r8, #31
 800efc0:	dd1e      	ble.n	800f000 <_strtod_l+0x5b8>
 800efc2:	2500      	movs	r5, #0
 800efc4:	462e      	mov	r6, r5
 800efc6:	9509      	str	r5, [sp, #36]	; 0x24
 800efc8:	9507      	str	r5, [sp, #28]
 800efca:	2322      	movs	r3, #34	; 0x22
 800efcc:	f04f 0a00 	mov.w	sl, #0
 800efd0:	f04f 0b00 	mov.w	fp, #0
 800efd4:	6023      	str	r3, [r4, #0]
 800efd6:	e789      	b.n	800eeec <_strtod_l+0x4a4>
 800efd8:	080144a5 	.word	0x080144a5
 800efdc:	080144e8 	.word	0x080144e8
 800efe0:	0801449d 	.word	0x0801449d
 800efe4:	0801462c 	.word	0x0801462c
 800efe8:	08014948 	.word	0x08014948
 800efec:	08014828 	.word	0x08014828
 800eff0:	08014800 	.word	0x08014800
 800eff4:	7ff00000 	.word	0x7ff00000
 800eff8:	7ca00000 	.word	0x7ca00000
 800effc:	7fefffff 	.word	0x7fefffff
 800f000:	f018 0310 	ands.w	r3, r8, #16
 800f004:	bf18      	it	ne
 800f006:	236a      	movne	r3, #106	; 0x6a
 800f008:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800f3c0 <_strtod_l+0x978>
 800f00c:	9304      	str	r3, [sp, #16]
 800f00e:	4650      	mov	r0, sl
 800f010:	4659      	mov	r1, fp
 800f012:	2300      	movs	r3, #0
 800f014:	f018 0f01 	tst.w	r8, #1
 800f018:	d004      	beq.n	800f024 <_strtod_l+0x5dc>
 800f01a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800f01e:	f7f1 fb0b 	bl	8000638 <__aeabi_dmul>
 800f022:	2301      	movs	r3, #1
 800f024:	ea5f 0868 	movs.w	r8, r8, asr #1
 800f028:	f109 0908 	add.w	r9, r9, #8
 800f02c:	d1f2      	bne.n	800f014 <_strtod_l+0x5cc>
 800f02e:	b10b      	cbz	r3, 800f034 <_strtod_l+0x5ec>
 800f030:	4682      	mov	sl, r0
 800f032:	468b      	mov	fp, r1
 800f034:	9b04      	ldr	r3, [sp, #16]
 800f036:	b1bb      	cbz	r3, 800f068 <_strtod_l+0x620>
 800f038:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800f03c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f040:	2b00      	cmp	r3, #0
 800f042:	4659      	mov	r1, fp
 800f044:	dd10      	ble.n	800f068 <_strtod_l+0x620>
 800f046:	2b1f      	cmp	r3, #31
 800f048:	f340 8128 	ble.w	800f29c <_strtod_l+0x854>
 800f04c:	2b34      	cmp	r3, #52	; 0x34
 800f04e:	bfde      	ittt	le
 800f050:	3b20      	suble	r3, #32
 800f052:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 800f056:	fa02 f303 	lslle.w	r3, r2, r3
 800f05a:	f04f 0a00 	mov.w	sl, #0
 800f05e:	bfcc      	ite	gt
 800f060:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800f064:	ea03 0b01 	andle.w	fp, r3, r1
 800f068:	2200      	movs	r2, #0
 800f06a:	2300      	movs	r3, #0
 800f06c:	4650      	mov	r0, sl
 800f06e:	4659      	mov	r1, fp
 800f070:	f7f1 fd4a 	bl	8000b08 <__aeabi_dcmpeq>
 800f074:	2800      	cmp	r0, #0
 800f076:	d1a4      	bne.n	800efc2 <_strtod_l+0x57a>
 800f078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f07a:	9300      	str	r3, [sp, #0]
 800f07c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f07e:	462b      	mov	r3, r5
 800f080:	463a      	mov	r2, r7
 800f082:	4620      	mov	r0, r4
 800f084:	f002 f90c 	bl	80112a0 <__s2b>
 800f088:	9009      	str	r0, [sp, #36]	; 0x24
 800f08a:	2800      	cmp	r0, #0
 800f08c:	f43f af24 	beq.w	800eed8 <_strtod_l+0x490>
 800f090:	9b07      	ldr	r3, [sp, #28]
 800f092:	1b9e      	subs	r6, r3, r6
 800f094:	9b08      	ldr	r3, [sp, #32]
 800f096:	2b00      	cmp	r3, #0
 800f098:	bfb4      	ite	lt
 800f09a:	4633      	movlt	r3, r6
 800f09c:	2300      	movge	r3, #0
 800f09e:	9310      	str	r3, [sp, #64]	; 0x40
 800f0a0:	9b08      	ldr	r3, [sp, #32]
 800f0a2:	2500      	movs	r5, #0
 800f0a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f0a8:	9318      	str	r3, [sp, #96]	; 0x60
 800f0aa:	462e      	mov	r6, r5
 800f0ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0ae:	4620      	mov	r0, r4
 800f0b0:	6859      	ldr	r1, [r3, #4]
 800f0b2:	f002 f849 	bl	8011148 <_Balloc>
 800f0b6:	9007      	str	r0, [sp, #28]
 800f0b8:	2800      	cmp	r0, #0
 800f0ba:	f43f af11 	beq.w	800eee0 <_strtod_l+0x498>
 800f0be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0c0:	691a      	ldr	r2, [r3, #16]
 800f0c2:	3202      	adds	r2, #2
 800f0c4:	f103 010c 	add.w	r1, r3, #12
 800f0c8:	0092      	lsls	r2, r2, #2
 800f0ca:	300c      	adds	r0, #12
 800f0cc:	f7fe fd20 	bl	800db10 <memcpy>
 800f0d0:	ec4b ab10 	vmov	d0, sl, fp
 800f0d4:	aa20      	add	r2, sp, #128	; 0x80
 800f0d6:	a91f      	add	r1, sp, #124	; 0x7c
 800f0d8:	4620      	mov	r0, r4
 800f0da:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800f0de:	f002 fc1b 	bl	8011918 <__d2b>
 800f0e2:	901e      	str	r0, [sp, #120]	; 0x78
 800f0e4:	2800      	cmp	r0, #0
 800f0e6:	f43f aefb 	beq.w	800eee0 <_strtod_l+0x498>
 800f0ea:	2101      	movs	r1, #1
 800f0ec:	4620      	mov	r0, r4
 800f0ee:	f002 f971 	bl	80113d4 <__i2b>
 800f0f2:	4606      	mov	r6, r0
 800f0f4:	2800      	cmp	r0, #0
 800f0f6:	f43f aef3 	beq.w	800eee0 <_strtod_l+0x498>
 800f0fa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f0fc:	9904      	ldr	r1, [sp, #16]
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	bfab      	itete	ge
 800f102:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800f104:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800f106:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800f108:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800f10c:	bfac      	ite	ge
 800f10e:	eb03 0902 	addge.w	r9, r3, r2
 800f112:	1ad7      	sublt	r7, r2, r3
 800f114:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f116:	eba3 0801 	sub.w	r8, r3, r1
 800f11a:	4490      	add	r8, r2
 800f11c:	4ba3      	ldr	r3, [pc, #652]	; (800f3ac <_strtod_l+0x964>)
 800f11e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800f122:	4598      	cmp	r8, r3
 800f124:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f128:	f280 80cc 	bge.w	800f2c4 <_strtod_l+0x87c>
 800f12c:	eba3 0308 	sub.w	r3, r3, r8
 800f130:	2b1f      	cmp	r3, #31
 800f132:	eba2 0203 	sub.w	r2, r2, r3
 800f136:	f04f 0101 	mov.w	r1, #1
 800f13a:	f300 80b6 	bgt.w	800f2aa <_strtod_l+0x862>
 800f13e:	fa01 f303 	lsl.w	r3, r1, r3
 800f142:	9311      	str	r3, [sp, #68]	; 0x44
 800f144:	2300      	movs	r3, #0
 800f146:	930c      	str	r3, [sp, #48]	; 0x30
 800f148:	eb09 0802 	add.w	r8, r9, r2
 800f14c:	9b04      	ldr	r3, [sp, #16]
 800f14e:	45c1      	cmp	r9, r8
 800f150:	4417      	add	r7, r2
 800f152:	441f      	add	r7, r3
 800f154:	464b      	mov	r3, r9
 800f156:	bfa8      	it	ge
 800f158:	4643      	movge	r3, r8
 800f15a:	42bb      	cmp	r3, r7
 800f15c:	bfa8      	it	ge
 800f15e:	463b      	movge	r3, r7
 800f160:	2b00      	cmp	r3, #0
 800f162:	bfc2      	ittt	gt
 800f164:	eba8 0803 	subgt.w	r8, r8, r3
 800f168:	1aff      	subgt	r7, r7, r3
 800f16a:	eba9 0903 	subgt.w	r9, r9, r3
 800f16e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f170:	2b00      	cmp	r3, #0
 800f172:	dd17      	ble.n	800f1a4 <_strtod_l+0x75c>
 800f174:	4631      	mov	r1, r6
 800f176:	461a      	mov	r2, r3
 800f178:	4620      	mov	r0, r4
 800f17a:	f002 f9e7 	bl	801154c <__pow5mult>
 800f17e:	4606      	mov	r6, r0
 800f180:	2800      	cmp	r0, #0
 800f182:	f43f aead 	beq.w	800eee0 <_strtod_l+0x498>
 800f186:	4601      	mov	r1, r0
 800f188:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f18a:	4620      	mov	r0, r4
 800f18c:	f002 f938 	bl	8011400 <__multiply>
 800f190:	900f      	str	r0, [sp, #60]	; 0x3c
 800f192:	2800      	cmp	r0, #0
 800f194:	f43f aea4 	beq.w	800eee0 <_strtod_l+0x498>
 800f198:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f19a:	4620      	mov	r0, r4
 800f19c:	f002 f814 	bl	80111c8 <_Bfree>
 800f1a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f1a2:	931e      	str	r3, [sp, #120]	; 0x78
 800f1a4:	f1b8 0f00 	cmp.w	r8, #0
 800f1a8:	f300 8091 	bgt.w	800f2ce <_strtod_l+0x886>
 800f1ac:	9b08      	ldr	r3, [sp, #32]
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	dd08      	ble.n	800f1c4 <_strtod_l+0x77c>
 800f1b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f1b4:	9907      	ldr	r1, [sp, #28]
 800f1b6:	4620      	mov	r0, r4
 800f1b8:	f002 f9c8 	bl	801154c <__pow5mult>
 800f1bc:	9007      	str	r0, [sp, #28]
 800f1be:	2800      	cmp	r0, #0
 800f1c0:	f43f ae8e 	beq.w	800eee0 <_strtod_l+0x498>
 800f1c4:	2f00      	cmp	r7, #0
 800f1c6:	dd08      	ble.n	800f1da <_strtod_l+0x792>
 800f1c8:	9907      	ldr	r1, [sp, #28]
 800f1ca:	463a      	mov	r2, r7
 800f1cc:	4620      	mov	r0, r4
 800f1ce:	f002 fa17 	bl	8011600 <__lshift>
 800f1d2:	9007      	str	r0, [sp, #28]
 800f1d4:	2800      	cmp	r0, #0
 800f1d6:	f43f ae83 	beq.w	800eee0 <_strtod_l+0x498>
 800f1da:	f1b9 0f00 	cmp.w	r9, #0
 800f1de:	dd08      	ble.n	800f1f2 <_strtod_l+0x7aa>
 800f1e0:	4631      	mov	r1, r6
 800f1e2:	464a      	mov	r2, r9
 800f1e4:	4620      	mov	r0, r4
 800f1e6:	f002 fa0b 	bl	8011600 <__lshift>
 800f1ea:	4606      	mov	r6, r0
 800f1ec:	2800      	cmp	r0, #0
 800f1ee:	f43f ae77 	beq.w	800eee0 <_strtod_l+0x498>
 800f1f2:	9a07      	ldr	r2, [sp, #28]
 800f1f4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f1f6:	4620      	mov	r0, r4
 800f1f8:	f002 fa8a 	bl	8011710 <__mdiff>
 800f1fc:	4605      	mov	r5, r0
 800f1fe:	2800      	cmp	r0, #0
 800f200:	f43f ae6e 	beq.w	800eee0 <_strtod_l+0x498>
 800f204:	68c3      	ldr	r3, [r0, #12]
 800f206:	930f      	str	r3, [sp, #60]	; 0x3c
 800f208:	2300      	movs	r3, #0
 800f20a:	60c3      	str	r3, [r0, #12]
 800f20c:	4631      	mov	r1, r6
 800f20e:	f002 fa63 	bl	80116d8 <__mcmp>
 800f212:	2800      	cmp	r0, #0
 800f214:	da65      	bge.n	800f2e2 <_strtod_l+0x89a>
 800f216:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f218:	ea53 030a 	orrs.w	r3, r3, sl
 800f21c:	f040 8087 	bne.w	800f32e <_strtod_l+0x8e6>
 800f220:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f224:	2b00      	cmp	r3, #0
 800f226:	f040 8082 	bne.w	800f32e <_strtod_l+0x8e6>
 800f22a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f22e:	0d1b      	lsrs	r3, r3, #20
 800f230:	051b      	lsls	r3, r3, #20
 800f232:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f236:	d97a      	bls.n	800f32e <_strtod_l+0x8e6>
 800f238:	696b      	ldr	r3, [r5, #20]
 800f23a:	b913      	cbnz	r3, 800f242 <_strtod_l+0x7fa>
 800f23c:	692b      	ldr	r3, [r5, #16]
 800f23e:	2b01      	cmp	r3, #1
 800f240:	dd75      	ble.n	800f32e <_strtod_l+0x8e6>
 800f242:	4629      	mov	r1, r5
 800f244:	2201      	movs	r2, #1
 800f246:	4620      	mov	r0, r4
 800f248:	f002 f9da 	bl	8011600 <__lshift>
 800f24c:	4631      	mov	r1, r6
 800f24e:	4605      	mov	r5, r0
 800f250:	f002 fa42 	bl	80116d8 <__mcmp>
 800f254:	2800      	cmp	r0, #0
 800f256:	dd6a      	ble.n	800f32e <_strtod_l+0x8e6>
 800f258:	9904      	ldr	r1, [sp, #16]
 800f25a:	4a55      	ldr	r2, [pc, #340]	; (800f3b0 <_strtod_l+0x968>)
 800f25c:	465b      	mov	r3, fp
 800f25e:	2900      	cmp	r1, #0
 800f260:	f000 8085 	beq.w	800f36e <_strtod_l+0x926>
 800f264:	ea02 010b 	and.w	r1, r2, fp
 800f268:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f26c:	dc7f      	bgt.n	800f36e <_strtod_l+0x926>
 800f26e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f272:	f77f aeaa 	ble.w	800efca <_strtod_l+0x582>
 800f276:	4a4f      	ldr	r2, [pc, #316]	; (800f3b4 <_strtod_l+0x96c>)
 800f278:	2300      	movs	r3, #0
 800f27a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800f27e:	4650      	mov	r0, sl
 800f280:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800f284:	4659      	mov	r1, fp
 800f286:	f7f1 f9d7 	bl	8000638 <__aeabi_dmul>
 800f28a:	460b      	mov	r3, r1
 800f28c:	4303      	orrs	r3, r0
 800f28e:	bf08      	it	eq
 800f290:	2322      	moveq	r3, #34	; 0x22
 800f292:	4682      	mov	sl, r0
 800f294:	468b      	mov	fp, r1
 800f296:	bf08      	it	eq
 800f298:	6023      	streq	r3, [r4, #0]
 800f29a:	e62b      	b.n	800eef4 <_strtod_l+0x4ac>
 800f29c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f2a0:	fa02 f303 	lsl.w	r3, r2, r3
 800f2a4:	ea03 0a0a 	and.w	sl, r3, sl
 800f2a8:	e6de      	b.n	800f068 <_strtod_l+0x620>
 800f2aa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800f2ae:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800f2b2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800f2b6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800f2ba:	fa01 f308 	lsl.w	r3, r1, r8
 800f2be:	930c      	str	r3, [sp, #48]	; 0x30
 800f2c0:	9111      	str	r1, [sp, #68]	; 0x44
 800f2c2:	e741      	b.n	800f148 <_strtod_l+0x700>
 800f2c4:	2300      	movs	r3, #0
 800f2c6:	930c      	str	r3, [sp, #48]	; 0x30
 800f2c8:	2301      	movs	r3, #1
 800f2ca:	9311      	str	r3, [sp, #68]	; 0x44
 800f2cc:	e73c      	b.n	800f148 <_strtod_l+0x700>
 800f2ce:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f2d0:	4642      	mov	r2, r8
 800f2d2:	4620      	mov	r0, r4
 800f2d4:	f002 f994 	bl	8011600 <__lshift>
 800f2d8:	901e      	str	r0, [sp, #120]	; 0x78
 800f2da:	2800      	cmp	r0, #0
 800f2dc:	f47f af66 	bne.w	800f1ac <_strtod_l+0x764>
 800f2e0:	e5fe      	b.n	800eee0 <_strtod_l+0x498>
 800f2e2:	465f      	mov	r7, fp
 800f2e4:	d16e      	bne.n	800f3c4 <_strtod_l+0x97c>
 800f2e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f2e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f2ec:	b342      	cbz	r2, 800f340 <_strtod_l+0x8f8>
 800f2ee:	4a32      	ldr	r2, [pc, #200]	; (800f3b8 <_strtod_l+0x970>)
 800f2f0:	4293      	cmp	r3, r2
 800f2f2:	d128      	bne.n	800f346 <_strtod_l+0x8fe>
 800f2f4:	9b04      	ldr	r3, [sp, #16]
 800f2f6:	4650      	mov	r0, sl
 800f2f8:	b1eb      	cbz	r3, 800f336 <_strtod_l+0x8ee>
 800f2fa:	4a2d      	ldr	r2, [pc, #180]	; (800f3b0 <_strtod_l+0x968>)
 800f2fc:	403a      	ands	r2, r7
 800f2fe:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800f302:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f306:	d819      	bhi.n	800f33c <_strtod_l+0x8f4>
 800f308:	0d12      	lsrs	r2, r2, #20
 800f30a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f30e:	fa01 f303 	lsl.w	r3, r1, r3
 800f312:	4298      	cmp	r0, r3
 800f314:	d117      	bne.n	800f346 <_strtod_l+0x8fe>
 800f316:	4b29      	ldr	r3, [pc, #164]	; (800f3bc <_strtod_l+0x974>)
 800f318:	429f      	cmp	r7, r3
 800f31a:	d102      	bne.n	800f322 <_strtod_l+0x8da>
 800f31c:	3001      	adds	r0, #1
 800f31e:	f43f addf 	beq.w	800eee0 <_strtod_l+0x498>
 800f322:	4b23      	ldr	r3, [pc, #140]	; (800f3b0 <_strtod_l+0x968>)
 800f324:	403b      	ands	r3, r7
 800f326:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800f32a:	f04f 0a00 	mov.w	sl, #0
 800f32e:	9b04      	ldr	r3, [sp, #16]
 800f330:	2b00      	cmp	r3, #0
 800f332:	d1a0      	bne.n	800f276 <_strtod_l+0x82e>
 800f334:	e5de      	b.n	800eef4 <_strtod_l+0x4ac>
 800f336:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f33a:	e7ea      	b.n	800f312 <_strtod_l+0x8ca>
 800f33c:	460b      	mov	r3, r1
 800f33e:	e7e8      	b.n	800f312 <_strtod_l+0x8ca>
 800f340:	ea53 030a 	orrs.w	r3, r3, sl
 800f344:	d088      	beq.n	800f258 <_strtod_l+0x810>
 800f346:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f348:	b1db      	cbz	r3, 800f382 <_strtod_l+0x93a>
 800f34a:	423b      	tst	r3, r7
 800f34c:	d0ef      	beq.n	800f32e <_strtod_l+0x8e6>
 800f34e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f350:	9a04      	ldr	r2, [sp, #16]
 800f352:	4650      	mov	r0, sl
 800f354:	4659      	mov	r1, fp
 800f356:	b1c3      	cbz	r3, 800f38a <_strtod_l+0x942>
 800f358:	f7ff fb5a 	bl	800ea10 <sulp>
 800f35c:	4602      	mov	r2, r0
 800f35e:	460b      	mov	r3, r1
 800f360:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f364:	f7f0 ffb2 	bl	80002cc <__adddf3>
 800f368:	4682      	mov	sl, r0
 800f36a:	468b      	mov	fp, r1
 800f36c:	e7df      	b.n	800f32e <_strtod_l+0x8e6>
 800f36e:	4013      	ands	r3, r2
 800f370:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f374:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f378:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f37c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800f380:	e7d5      	b.n	800f32e <_strtod_l+0x8e6>
 800f382:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f384:	ea13 0f0a 	tst.w	r3, sl
 800f388:	e7e0      	b.n	800f34c <_strtod_l+0x904>
 800f38a:	f7ff fb41 	bl	800ea10 <sulp>
 800f38e:	4602      	mov	r2, r0
 800f390:	460b      	mov	r3, r1
 800f392:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f396:	f7f0 ff97 	bl	80002c8 <__aeabi_dsub>
 800f39a:	2200      	movs	r2, #0
 800f39c:	2300      	movs	r3, #0
 800f39e:	4682      	mov	sl, r0
 800f3a0:	468b      	mov	fp, r1
 800f3a2:	f7f1 fbb1 	bl	8000b08 <__aeabi_dcmpeq>
 800f3a6:	2800      	cmp	r0, #0
 800f3a8:	d0c1      	beq.n	800f32e <_strtod_l+0x8e6>
 800f3aa:	e60e      	b.n	800efca <_strtod_l+0x582>
 800f3ac:	fffffc02 	.word	0xfffffc02
 800f3b0:	7ff00000 	.word	0x7ff00000
 800f3b4:	39500000 	.word	0x39500000
 800f3b8:	000fffff 	.word	0x000fffff
 800f3bc:	7fefffff 	.word	0x7fefffff
 800f3c0:	08014500 	.word	0x08014500
 800f3c4:	4631      	mov	r1, r6
 800f3c6:	4628      	mov	r0, r5
 800f3c8:	f002 fb02 	bl	80119d0 <__ratio>
 800f3cc:	ec59 8b10 	vmov	r8, r9, d0
 800f3d0:	ee10 0a10 	vmov	r0, s0
 800f3d4:	2200      	movs	r2, #0
 800f3d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f3da:	4649      	mov	r1, r9
 800f3dc:	f7f1 fba8 	bl	8000b30 <__aeabi_dcmple>
 800f3e0:	2800      	cmp	r0, #0
 800f3e2:	d07c      	beq.n	800f4de <_strtod_l+0xa96>
 800f3e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	d04c      	beq.n	800f484 <_strtod_l+0xa3c>
 800f3ea:	4b95      	ldr	r3, [pc, #596]	; (800f640 <_strtod_l+0xbf8>)
 800f3ec:	2200      	movs	r2, #0
 800f3ee:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800f3f2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800f640 <_strtod_l+0xbf8>
 800f3f6:	f04f 0800 	mov.w	r8, #0
 800f3fa:	4b92      	ldr	r3, [pc, #584]	; (800f644 <_strtod_l+0xbfc>)
 800f3fc:	403b      	ands	r3, r7
 800f3fe:	9311      	str	r3, [sp, #68]	; 0x44
 800f400:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f402:	4b91      	ldr	r3, [pc, #580]	; (800f648 <_strtod_l+0xc00>)
 800f404:	429a      	cmp	r2, r3
 800f406:	f040 80b2 	bne.w	800f56e <_strtod_l+0xb26>
 800f40a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f40e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f412:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800f416:	ec4b ab10 	vmov	d0, sl, fp
 800f41a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800f41e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f422:	f002 f9fd 	bl	8011820 <__ulp>
 800f426:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f42a:	ec53 2b10 	vmov	r2, r3, d0
 800f42e:	f7f1 f903 	bl	8000638 <__aeabi_dmul>
 800f432:	4652      	mov	r2, sl
 800f434:	465b      	mov	r3, fp
 800f436:	f7f0 ff49 	bl	80002cc <__adddf3>
 800f43a:	460b      	mov	r3, r1
 800f43c:	4981      	ldr	r1, [pc, #516]	; (800f644 <_strtod_l+0xbfc>)
 800f43e:	4a83      	ldr	r2, [pc, #524]	; (800f64c <_strtod_l+0xc04>)
 800f440:	4019      	ands	r1, r3
 800f442:	4291      	cmp	r1, r2
 800f444:	4682      	mov	sl, r0
 800f446:	d95e      	bls.n	800f506 <_strtod_l+0xabe>
 800f448:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f44a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f44e:	4293      	cmp	r3, r2
 800f450:	d103      	bne.n	800f45a <_strtod_l+0xa12>
 800f452:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f454:	3301      	adds	r3, #1
 800f456:	f43f ad43 	beq.w	800eee0 <_strtod_l+0x498>
 800f45a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800f658 <_strtod_l+0xc10>
 800f45e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800f462:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f464:	4620      	mov	r0, r4
 800f466:	f001 feaf 	bl	80111c8 <_Bfree>
 800f46a:	9907      	ldr	r1, [sp, #28]
 800f46c:	4620      	mov	r0, r4
 800f46e:	f001 feab 	bl	80111c8 <_Bfree>
 800f472:	4631      	mov	r1, r6
 800f474:	4620      	mov	r0, r4
 800f476:	f001 fea7 	bl	80111c8 <_Bfree>
 800f47a:	4629      	mov	r1, r5
 800f47c:	4620      	mov	r0, r4
 800f47e:	f001 fea3 	bl	80111c8 <_Bfree>
 800f482:	e613      	b.n	800f0ac <_strtod_l+0x664>
 800f484:	f1ba 0f00 	cmp.w	sl, #0
 800f488:	d11b      	bne.n	800f4c2 <_strtod_l+0xa7a>
 800f48a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f48e:	b9f3      	cbnz	r3, 800f4ce <_strtod_l+0xa86>
 800f490:	4b6b      	ldr	r3, [pc, #428]	; (800f640 <_strtod_l+0xbf8>)
 800f492:	2200      	movs	r2, #0
 800f494:	4640      	mov	r0, r8
 800f496:	4649      	mov	r1, r9
 800f498:	f7f1 fb40 	bl	8000b1c <__aeabi_dcmplt>
 800f49c:	b9d0      	cbnz	r0, 800f4d4 <_strtod_l+0xa8c>
 800f49e:	4640      	mov	r0, r8
 800f4a0:	4649      	mov	r1, r9
 800f4a2:	4b6b      	ldr	r3, [pc, #428]	; (800f650 <_strtod_l+0xc08>)
 800f4a4:	2200      	movs	r2, #0
 800f4a6:	f7f1 f8c7 	bl	8000638 <__aeabi_dmul>
 800f4aa:	4680      	mov	r8, r0
 800f4ac:	4689      	mov	r9, r1
 800f4ae:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f4b2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800f4b6:	931b      	str	r3, [sp, #108]	; 0x6c
 800f4b8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800f4bc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800f4c0:	e79b      	b.n	800f3fa <_strtod_l+0x9b2>
 800f4c2:	f1ba 0f01 	cmp.w	sl, #1
 800f4c6:	d102      	bne.n	800f4ce <_strtod_l+0xa86>
 800f4c8:	2f00      	cmp	r7, #0
 800f4ca:	f43f ad7e 	beq.w	800efca <_strtod_l+0x582>
 800f4ce:	4b61      	ldr	r3, [pc, #388]	; (800f654 <_strtod_l+0xc0c>)
 800f4d0:	2200      	movs	r2, #0
 800f4d2:	e78c      	b.n	800f3ee <_strtod_l+0x9a6>
 800f4d4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800f650 <_strtod_l+0xc08>
 800f4d8:	f04f 0800 	mov.w	r8, #0
 800f4dc:	e7e7      	b.n	800f4ae <_strtod_l+0xa66>
 800f4de:	4b5c      	ldr	r3, [pc, #368]	; (800f650 <_strtod_l+0xc08>)
 800f4e0:	4640      	mov	r0, r8
 800f4e2:	4649      	mov	r1, r9
 800f4e4:	2200      	movs	r2, #0
 800f4e6:	f7f1 f8a7 	bl	8000638 <__aeabi_dmul>
 800f4ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f4ec:	4680      	mov	r8, r0
 800f4ee:	4689      	mov	r9, r1
 800f4f0:	b933      	cbnz	r3, 800f500 <_strtod_l+0xab8>
 800f4f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f4f6:	9012      	str	r0, [sp, #72]	; 0x48
 800f4f8:	9313      	str	r3, [sp, #76]	; 0x4c
 800f4fa:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800f4fe:	e7dd      	b.n	800f4bc <_strtod_l+0xa74>
 800f500:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800f504:	e7f9      	b.n	800f4fa <_strtod_l+0xab2>
 800f506:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f50a:	9b04      	ldr	r3, [sp, #16]
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d1a8      	bne.n	800f462 <_strtod_l+0xa1a>
 800f510:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f514:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f516:	0d1b      	lsrs	r3, r3, #20
 800f518:	051b      	lsls	r3, r3, #20
 800f51a:	429a      	cmp	r2, r3
 800f51c:	d1a1      	bne.n	800f462 <_strtod_l+0xa1a>
 800f51e:	4640      	mov	r0, r8
 800f520:	4649      	mov	r1, r9
 800f522:	f7f1 fbe9 	bl	8000cf8 <__aeabi_d2lz>
 800f526:	f7f1 f859 	bl	80005dc <__aeabi_l2d>
 800f52a:	4602      	mov	r2, r0
 800f52c:	460b      	mov	r3, r1
 800f52e:	4640      	mov	r0, r8
 800f530:	4649      	mov	r1, r9
 800f532:	f7f0 fec9 	bl	80002c8 <__aeabi_dsub>
 800f536:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f538:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f53c:	ea43 030a 	orr.w	r3, r3, sl
 800f540:	4313      	orrs	r3, r2
 800f542:	4680      	mov	r8, r0
 800f544:	4689      	mov	r9, r1
 800f546:	d053      	beq.n	800f5f0 <_strtod_l+0xba8>
 800f548:	a335      	add	r3, pc, #212	; (adr r3, 800f620 <_strtod_l+0xbd8>)
 800f54a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f54e:	f7f1 fae5 	bl	8000b1c <__aeabi_dcmplt>
 800f552:	2800      	cmp	r0, #0
 800f554:	f47f acce 	bne.w	800eef4 <_strtod_l+0x4ac>
 800f558:	a333      	add	r3, pc, #204	; (adr r3, 800f628 <_strtod_l+0xbe0>)
 800f55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f55e:	4640      	mov	r0, r8
 800f560:	4649      	mov	r1, r9
 800f562:	f7f1 faf9 	bl	8000b58 <__aeabi_dcmpgt>
 800f566:	2800      	cmp	r0, #0
 800f568:	f43f af7b 	beq.w	800f462 <_strtod_l+0xa1a>
 800f56c:	e4c2      	b.n	800eef4 <_strtod_l+0x4ac>
 800f56e:	9b04      	ldr	r3, [sp, #16]
 800f570:	b333      	cbz	r3, 800f5c0 <_strtod_l+0xb78>
 800f572:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f574:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f578:	d822      	bhi.n	800f5c0 <_strtod_l+0xb78>
 800f57a:	a32d      	add	r3, pc, #180	; (adr r3, 800f630 <_strtod_l+0xbe8>)
 800f57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f580:	4640      	mov	r0, r8
 800f582:	4649      	mov	r1, r9
 800f584:	f7f1 fad4 	bl	8000b30 <__aeabi_dcmple>
 800f588:	b1a0      	cbz	r0, 800f5b4 <_strtod_l+0xb6c>
 800f58a:	4649      	mov	r1, r9
 800f58c:	4640      	mov	r0, r8
 800f58e:	f7f1 fb2b 	bl	8000be8 <__aeabi_d2uiz>
 800f592:	2801      	cmp	r0, #1
 800f594:	bf38      	it	cc
 800f596:	2001      	movcc	r0, #1
 800f598:	f7f0 ffd4 	bl	8000544 <__aeabi_ui2d>
 800f59c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f59e:	4680      	mov	r8, r0
 800f5a0:	4689      	mov	r9, r1
 800f5a2:	bb13      	cbnz	r3, 800f5ea <_strtod_l+0xba2>
 800f5a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f5a8:	9014      	str	r0, [sp, #80]	; 0x50
 800f5aa:	9315      	str	r3, [sp, #84]	; 0x54
 800f5ac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f5b0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800f5b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f5b6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f5b8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f5bc:	1a9b      	subs	r3, r3, r2
 800f5be:	930d      	str	r3, [sp, #52]	; 0x34
 800f5c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f5c4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800f5c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f5cc:	f002 f928 	bl	8011820 <__ulp>
 800f5d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f5d4:	ec53 2b10 	vmov	r2, r3, d0
 800f5d8:	f7f1 f82e 	bl	8000638 <__aeabi_dmul>
 800f5dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f5e0:	f7f0 fe74 	bl	80002cc <__adddf3>
 800f5e4:	4682      	mov	sl, r0
 800f5e6:	468b      	mov	fp, r1
 800f5e8:	e78f      	b.n	800f50a <_strtod_l+0xac2>
 800f5ea:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800f5ee:	e7dd      	b.n	800f5ac <_strtod_l+0xb64>
 800f5f0:	a311      	add	r3, pc, #68	; (adr r3, 800f638 <_strtod_l+0xbf0>)
 800f5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5f6:	f7f1 fa91 	bl	8000b1c <__aeabi_dcmplt>
 800f5fa:	e7b4      	b.n	800f566 <_strtod_l+0xb1e>
 800f5fc:	2300      	movs	r3, #0
 800f5fe:	930e      	str	r3, [sp, #56]	; 0x38
 800f600:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f602:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f604:	6013      	str	r3, [r2, #0]
 800f606:	f7ff ba65 	b.w	800ead4 <_strtod_l+0x8c>
 800f60a:	2b65      	cmp	r3, #101	; 0x65
 800f60c:	f43f ab5d 	beq.w	800ecca <_strtod_l+0x282>
 800f610:	2b45      	cmp	r3, #69	; 0x45
 800f612:	f43f ab5a 	beq.w	800ecca <_strtod_l+0x282>
 800f616:	2201      	movs	r2, #1
 800f618:	f7ff bb92 	b.w	800ed40 <_strtod_l+0x2f8>
 800f61c:	f3af 8000 	nop.w
 800f620:	94a03595 	.word	0x94a03595
 800f624:	3fdfffff 	.word	0x3fdfffff
 800f628:	35afe535 	.word	0x35afe535
 800f62c:	3fe00000 	.word	0x3fe00000
 800f630:	ffc00000 	.word	0xffc00000
 800f634:	41dfffff 	.word	0x41dfffff
 800f638:	94a03595 	.word	0x94a03595
 800f63c:	3fcfffff 	.word	0x3fcfffff
 800f640:	3ff00000 	.word	0x3ff00000
 800f644:	7ff00000 	.word	0x7ff00000
 800f648:	7fe00000 	.word	0x7fe00000
 800f64c:	7c9fffff 	.word	0x7c9fffff
 800f650:	3fe00000 	.word	0x3fe00000
 800f654:	bff00000 	.word	0xbff00000
 800f658:	7fefffff 	.word	0x7fefffff

0800f65c <_strtod_r>:
 800f65c:	4b01      	ldr	r3, [pc, #4]	; (800f664 <_strtod_r+0x8>)
 800f65e:	f7ff b9f3 	b.w	800ea48 <_strtod_l>
 800f662:	bf00      	nop
 800f664:	2000007c 	.word	0x2000007c

0800f668 <_strtol_l.isra.0>:
 800f668:	2b01      	cmp	r3, #1
 800f66a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f66e:	d001      	beq.n	800f674 <_strtol_l.isra.0+0xc>
 800f670:	2b24      	cmp	r3, #36	; 0x24
 800f672:	d906      	bls.n	800f682 <_strtol_l.isra.0+0x1a>
 800f674:	f7fe fa1a 	bl	800daac <__errno>
 800f678:	2316      	movs	r3, #22
 800f67a:	6003      	str	r3, [r0, #0]
 800f67c:	2000      	movs	r0, #0
 800f67e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f682:	4f3a      	ldr	r7, [pc, #232]	; (800f76c <_strtol_l.isra.0+0x104>)
 800f684:	468e      	mov	lr, r1
 800f686:	4676      	mov	r6, lr
 800f688:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800f68c:	5de5      	ldrb	r5, [r4, r7]
 800f68e:	f015 0508 	ands.w	r5, r5, #8
 800f692:	d1f8      	bne.n	800f686 <_strtol_l.isra.0+0x1e>
 800f694:	2c2d      	cmp	r4, #45	; 0x2d
 800f696:	d134      	bne.n	800f702 <_strtol_l.isra.0+0x9a>
 800f698:	f89e 4000 	ldrb.w	r4, [lr]
 800f69c:	f04f 0801 	mov.w	r8, #1
 800f6a0:	f106 0e02 	add.w	lr, r6, #2
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d05c      	beq.n	800f762 <_strtol_l.isra.0+0xfa>
 800f6a8:	2b10      	cmp	r3, #16
 800f6aa:	d10c      	bne.n	800f6c6 <_strtol_l.isra.0+0x5e>
 800f6ac:	2c30      	cmp	r4, #48	; 0x30
 800f6ae:	d10a      	bne.n	800f6c6 <_strtol_l.isra.0+0x5e>
 800f6b0:	f89e 4000 	ldrb.w	r4, [lr]
 800f6b4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f6b8:	2c58      	cmp	r4, #88	; 0x58
 800f6ba:	d14d      	bne.n	800f758 <_strtol_l.isra.0+0xf0>
 800f6bc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800f6c0:	2310      	movs	r3, #16
 800f6c2:	f10e 0e02 	add.w	lr, lr, #2
 800f6c6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800f6ca:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800f6ce:	2600      	movs	r6, #0
 800f6d0:	fbbc f9f3 	udiv	r9, ip, r3
 800f6d4:	4635      	mov	r5, r6
 800f6d6:	fb03 ca19 	mls	sl, r3, r9, ip
 800f6da:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800f6de:	2f09      	cmp	r7, #9
 800f6e0:	d818      	bhi.n	800f714 <_strtol_l.isra.0+0xac>
 800f6e2:	463c      	mov	r4, r7
 800f6e4:	42a3      	cmp	r3, r4
 800f6e6:	dd24      	ble.n	800f732 <_strtol_l.isra.0+0xca>
 800f6e8:	2e00      	cmp	r6, #0
 800f6ea:	db1f      	blt.n	800f72c <_strtol_l.isra.0+0xc4>
 800f6ec:	45a9      	cmp	r9, r5
 800f6ee:	d31d      	bcc.n	800f72c <_strtol_l.isra.0+0xc4>
 800f6f0:	d101      	bne.n	800f6f6 <_strtol_l.isra.0+0x8e>
 800f6f2:	45a2      	cmp	sl, r4
 800f6f4:	db1a      	blt.n	800f72c <_strtol_l.isra.0+0xc4>
 800f6f6:	fb05 4503 	mla	r5, r5, r3, r4
 800f6fa:	2601      	movs	r6, #1
 800f6fc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800f700:	e7eb      	b.n	800f6da <_strtol_l.isra.0+0x72>
 800f702:	2c2b      	cmp	r4, #43	; 0x2b
 800f704:	bf08      	it	eq
 800f706:	f89e 4000 	ldrbeq.w	r4, [lr]
 800f70a:	46a8      	mov	r8, r5
 800f70c:	bf08      	it	eq
 800f70e:	f106 0e02 	addeq.w	lr, r6, #2
 800f712:	e7c7      	b.n	800f6a4 <_strtol_l.isra.0+0x3c>
 800f714:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800f718:	2f19      	cmp	r7, #25
 800f71a:	d801      	bhi.n	800f720 <_strtol_l.isra.0+0xb8>
 800f71c:	3c37      	subs	r4, #55	; 0x37
 800f71e:	e7e1      	b.n	800f6e4 <_strtol_l.isra.0+0x7c>
 800f720:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800f724:	2f19      	cmp	r7, #25
 800f726:	d804      	bhi.n	800f732 <_strtol_l.isra.0+0xca>
 800f728:	3c57      	subs	r4, #87	; 0x57
 800f72a:	e7db      	b.n	800f6e4 <_strtol_l.isra.0+0x7c>
 800f72c:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800f730:	e7e4      	b.n	800f6fc <_strtol_l.isra.0+0x94>
 800f732:	2e00      	cmp	r6, #0
 800f734:	da05      	bge.n	800f742 <_strtol_l.isra.0+0xda>
 800f736:	2322      	movs	r3, #34	; 0x22
 800f738:	6003      	str	r3, [r0, #0]
 800f73a:	4665      	mov	r5, ip
 800f73c:	b942      	cbnz	r2, 800f750 <_strtol_l.isra.0+0xe8>
 800f73e:	4628      	mov	r0, r5
 800f740:	e79d      	b.n	800f67e <_strtol_l.isra.0+0x16>
 800f742:	f1b8 0f00 	cmp.w	r8, #0
 800f746:	d000      	beq.n	800f74a <_strtol_l.isra.0+0xe2>
 800f748:	426d      	negs	r5, r5
 800f74a:	2a00      	cmp	r2, #0
 800f74c:	d0f7      	beq.n	800f73e <_strtol_l.isra.0+0xd6>
 800f74e:	b10e      	cbz	r6, 800f754 <_strtol_l.isra.0+0xec>
 800f750:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 800f754:	6011      	str	r1, [r2, #0]
 800f756:	e7f2      	b.n	800f73e <_strtol_l.isra.0+0xd6>
 800f758:	2430      	movs	r4, #48	; 0x30
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d1b3      	bne.n	800f6c6 <_strtol_l.isra.0+0x5e>
 800f75e:	2308      	movs	r3, #8
 800f760:	e7b1      	b.n	800f6c6 <_strtol_l.isra.0+0x5e>
 800f762:	2c30      	cmp	r4, #48	; 0x30
 800f764:	d0a4      	beq.n	800f6b0 <_strtol_l.isra.0+0x48>
 800f766:	230a      	movs	r3, #10
 800f768:	e7ad      	b.n	800f6c6 <_strtol_l.isra.0+0x5e>
 800f76a:	bf00      	nop
 800f76c:	08014529 	.word	0x08014529

0800f770 <_strtol_r>:
 800f770:	f7ff bf7a 	b.w	800f668 <_strtol_l.isra.0>

0800f774 <__swbuf_r>:
 800f774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f776:	460e      	mov	r6, r1
 800f778:	4614      	mov	r4, r2
 800f77a:	4605      	mov	r5, r0
 800f77c:	b118      	cbz	r0, 800f786 <__swbuf_r+0x12>
 800f77e:	6983      	ldr	r3, [r0, #24]
 800f780:	b90b      	cbnz	r3, 800f786 <__swbuf_r+0x12>
 800f782:	f001 f84b 	bl	801081c <__sinit>
 800f786:	4b21      	ldr	r3, [pc, #132]	; (800f80c <__swbuf_r+0x98>)
 800f788:	429c      	cmp	r4, r3
 800f78a:	d12b      	bne.n	800f7e4 <__swbuf_r+0x70>
 800f78c:	686c      	ldr	r4, [r5, #4]
 800f78e:	69a3      	ldr	r3, [r4, #24]
 800f790:	60a3      	str	r3, [r4, #8]
 800f792:	89a3      	ldrh	r3, [r4, #12]
 800f794:	071a      	lsls	r2, r3, #28
 800f796:	d52f      	bpl.n	800f7f8 <__swbuf_r+0x84>
 800f798:	6923      	ldr	r3, [r4, #16]
 800f79a:	b36b      	cbz	r3, 800f7f8 <__swbuf_r+0x84>
 800f79c:	6923      	ldr	r3, [r4, #16]
 800f79e:	6820      	ldr	r0, [r4, #0]
 800f7a0:	1ac0      	subs	r0, r0, r3
 800f7a2:	6963      	ldr	r3, [r4, #20]
 800f7a4:	b2f6      	uxtb	r6, r6
 800f7a6:	4283      	cmp	r3, r0
 800f7a8:	4637      	mov	r7, r6
 800f7aa:	dc04      	bgt.n	800f7b6 <__swbuf_r+0x42>
 800f7ac:	4621      	mov	r1, r4
 800f7ae:	4628      	mov	r0, r5
 800f7b0:	f000 ffa0 	bl	80106f4 <_fflush_r>
 800f7b4:	bb30      	cbnz	r0, 800f804 <__swbuf_r+0x90>
 800f7b6:	68a3      	ldr	r3, [r4, #8]
 800f7b8:	3b01      	subs	r3, #1
 800f7ba:	60a3      	str	r3, [r4, #8]
 800f7bc:	6823      	ldr	r3, [r4, #0]
 800f7be:	1c5a      	adds	r2, r3, #1
 800f7c0:	6022      	str	r2, [r4, #0]
 800f7c2:	701e      	strb	r6, [r3, #0]
 800f7c4:	6963      	ldr	r3, [r4, #20]
 800f7c6:	3001      	adds	r0, #1
 800f7c8:	4283      	cmp	r3, r0
 800f7ca:	d004      	beq.n	800f7d6 <__swbuf_r+0x62>
 800f7cc:	89a3      	ldrh	r3, [r4, #12]
 800f7ce:	07db      	lsls	r3, r3, #31
 800f7d0:	d506      	bpl.n	800f7e0 <__swbuf_r+0x6c>
 800f7d2:	2e0a      	cmp	r6, #10
 800f7d4:	d104      	bne.n	800f7e0 <__swbuf_r+0x6c>
 800f7d6:	4621      	mov	r1, r4
 800f7d8:	4628      	mov	r0, r5
 800f7da:	f000 ff8b 	bl	80106f4 <_fflush_r>
 800f7de:	b988      	cbnz	r0, 800f804 <__swbuf_r+0x90>
 800f7e0:	4638      	mov	r0, r7
 800f7e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f7e4:	4b0a      	ldr	r3, [pc, #40]	; (800f810 <__swbuf_r+0x9c>)
 800f7e6:	429c      	cmp	r4, r3
 800f7e8:	d101      	bne.n	800f7ee <__swbuf_r+0x7a>
 800f7ea:	68ac      	ldr	r4, [r5, #8]
 800f7ec:	e7cf      	b.n	800f78e <__swbuf_r+0x1a>
 800f7ee:	4b09      	ldr	r3, [pc, #36]	; (800f814 <__swbuf_r+0xa0>)
 800f7f0:	429c      	cmp	r4, r3
 800f7f2:	bf08      	it	eq
 800f7f4:	68ec      	ldreq	r4, [r5, #12]
 800f7f6:	e7ca      	b.n	800f78e <__swbuf_r+0x1a>
 800f7f8:	4621      	mov	r1, r4
 800f7fa:	4628      	mov	r0, r5
 800f7fc:	f000 f80c 	bl	800f818 <__swsetup_r>
 800f800:	2800      	cmp	r0, #0
 800f802:	d0cb      	beq.n	800f79c <__swbuf_r+0x28>
 800f804:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800f808:	e7ea      	b.n	800f7e0 <__swbuf_r+0x6c>
 800f80a:	bf00      	nop
 800f80c:	080146e0 	.word	0x080146e0
 800f810:	08014700 	.word	0x08014700
 800f814:	080146c0 	.word	0x080146c0

0800f818 <__swsetup_r>:
 800f818:	4b32      	ldr	r3, [pc, #200]	; (800f8e4 <__swsetup_r+0xcc>)
 800f81a:	b570      	push	{r4, r5, r6, lr}
 800f81c:	681d      	ldr	r5, [r3, #0]
 800f81e:	4606      	mov	r6, r0
 800f820:	460c      	mov	r4, r1
 800f822:	b125      	cbz	r5, 800f82e <__swsetup_r+0x16>
 800f824:	69ab      	ldr	r3, [r5, #24]
 800f826:	b913      	cbnz	r3, 800f82e <__swsetup_r+0x16>
 800f828:	4628      	mov	r0, r5
 800f82a:	f000 fff7 	bl	801081c <__sinit>
 800f82e:	4b2e      	ldr	r3, [pc, #184]	; (800f8e8 <__swsetup_r+0xd0>)
 800f830:	429c      	cmp	r4, r3
 800f832:	d10f      	bne.n	800f854 <__swsetup_r+0x3c>
 800f834:	686c      	ldr	r4, [r5, #4]
 800f836:	89a3      	ldrh	r3, [r4, #12]
 800f838:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f83c:	0719      	lsls	r1, r3, #28
 800f83e:	d42c      	bmi.n	800f89a <__swsetup_r+0x82>
 800f840:	06dd      	lsls	r5, r3, #27
 800f842:	d411      	bmi.n	800f868 <__swsetup_r+0x50>
 800f844:	2309      	movs	r3, #9
 800f846:	6033      	str	r3, [r6, #0]
 800f848:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f84c:	81a3      	strh	r3, [r4, #12]
 800f84e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f852:	e03e      	b.n	800f8d2 <__swsetup_r+0xba>
 800f854:	4b25      	ldr	r3, [pc, #148]	; (800f8ec <__swsetup_r+0xd4>)
 800f856:	429c      	cmp	r4, r3
 800f858:	d101      	bne.n	800f85e <__swsetup_r+0x46>
 800f85a:	68ac      	ldr	r4, [r5, #8]
 800f85c:	e7eb      	b.n	800f836 <__swsetup_r+0x1e>
 800f85e:	4b24      	ldr	r3, [pc, #144]	; (800f8f0 <__swsetup_r+0xd8>)
 800f860:	429c      	cmp	r4, r3
 800f862:	bf08      	it	eq
 800f864:	68ec      	ldreq	r4, [r5, #12]
 800f866:	e7e6      	b.n	800f836 <__swsetup_r+0x1e>
 800f868:	0758      	lsls	r0, r3, #29
 800f86a:	d512      	bpl.n	800f892 <__swsetup_r+0x7a>
 800f86c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f86e:	b141      	cbz	r1, 800f882 <__swsetup_r+0x6a>
 800f870:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f874:	4299      	cmp	r1, r3
 800f876:	d002      	beq.n	800f87e <__swsetup_r+0x66>
 800f878:	4630      	mov	r0, r6
 800f87a:	f7fe f96f 	bl	800db5c <_free_r>
 800f87e:	2300      	movs	r3, #0
 800f880:	6363      	str	r3, [r4, #52]	; 0x34
 800f882:	89a3      	ldrh	r3, [r4, #12]
 800f884:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f888:	81a3      	strh	r3, [r4, #12]
 800f88a:	2300      	movs	r3, #0
 800f88c:	6063      	str	r3, [r4, #4]
 800f88e:	6923      	ldr	r3, [r4, #16]
 800f890:	6023      	str	r3, [r4, #0]
 800f892:	89a3      	ldrh	r3, [r4, #12]
 800f894:	f043 0308 	orr.w	r3, r3, #8
 800f898:	81a3      	strh	r3, [r4, #12]
 800f89a:	6923      	ldr	r3, [r4, #16]
 800f89c:	b94b      	cbnz	r3, 800f8b2 <__swsetup_r+0x9a>
 800f89e:	89a3      	ldrh	r3, [r4, #12]
 800f8a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f8a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f8a8:	d003      	beq.n	800f8b2 <__swsetup_r+0x9a>
 800f8aa:	4621      	mov	r1, r4
 800f8ac:	4630      	mov	r0, r6
 800f8ae:	f001 fbed 	bl	801108c <__smakebuf_r>
 800f8b2:	89a0      	ldrh	r0, [r4, #12]
 800f8b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f8b8:	f010 0301 	ands.w	r3, r0, #1
 800f8bc:	d00a      	beq.n	800f8d4 <__swsetup_r+0xbc>
 800f8be:	2300      	movs	r3, #0
 800f8c0:	60a3      	str	r3, [r4, #8]
 800f8c2:	6963      	ldr	r3, [r4, #20]
 800f8c4:	425b      	negs	r3, r3
 800f8c6:	61a3      	str	r3, [r4, #24]
 800f8c8:	6923      	ldr	r3, [r4, #16]
 800f8ca:	b943      	cbnz	r3, 800f8de <__swsetup_r+0xc6>
 800f8cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f8d0:	d1ba      	bne.n	800f848 <__swsetup_r+0x30>
 800f8d2:	bd70      	pop	{r4, r5, r6, pc}
 800f8d4:	0781      	lsls	r1, r0, #30
 800f8d6:	bf58      	it	pl
 800f8d8:	6963      	ldrpl	r3, [r4, #20]
 800f8da:	60a3      	str	r3, [r4, #8]
 800f8dc:	e7f4      	b.n	800f8c8 <__swsetup_r+0xb0>
 800f8de:	2000      	movs	r0, #0
 800f8e0:	e7f7      	b.n	800f8d2 <__swsetup_r+0xba>
 800f8e2:	bf00      	nop
 800f8e4:	20000014 	.word	0x20000014
 800f8e8:	080146e0 	.word	0x080146e0
 800f8ec:	08014700 	.word	0x08014700
 800f8f0:	080146c0 	.word	0x080146c0

0800f8f4 <quorem>:
 800f8f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8f8:	6903      	ldr	r3, [r0, #16]
 800f8fa:	690c      	ldr	r4, [r1, #16]
 800f8fc:	42a3      	cmp	r3, r4
 800f8fe:	4607      	mov	r7, r0
 800f900:	f2c0 8081 	blt.w	800fa06 <quorem+0x112>
 800f904:	3c01      	subs	r4, #1
 800f906:	f101 0814 	add.w	r8, r1, #20
 800f90a:	f100 0514 	add.w	r5, r0, #20
 800f90e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f912:	9301      	str	r3, [sp, #4]
 800f914:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f918:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f91c:	3301      	adds	r3, #1
 800f91e:	429a      	cmp	r2, r3
 800f920:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f924:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f928:	fbb2 f6f3 	udiv	r6, r2, r3
 800f92c:	d331      	bcc.n	800f992 <quorem+0x9e>
 800f92e:	f04f 0e00 	mov.w	lr, #0
 800f932:	4640      	mov	r0, r8
 800f934:	46ac      	mov	ip, r5
 800f936:	46f2      	mov	sl, lr
 800f938:	f850 2b04 	ldr.w	r2, [r0], #4
 800f93c:	b293      	uxth	r3, r2
 800f93e:	fb06 e303 	mla	r3, r6, r3, lr
 800f942:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f946:	b29b      	uxth	r3, r3
 800f948:	ebaa 0303 	sub.w	r3, sl, r3
 800f94c:	0c12      	lsrs	r2, r2, #16
 800f94e:	f8dc a000 	ldr.w	sl, [ip]
 800f952:	fb06 e202 	mla	r2, r6, r2, lr
 800f956:	fa13 f38a 	uxtah	r3, r3, sl
 800f95a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f95e:	fa1f fa82 	uxth.w	sl, r2
 800f962:	f8dc 2000 	ldr.w	r2, [ip]
 800f966:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800f96a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f96e:	b29b      	uxth	r3, r3
 800f970:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f974:	4581      	cmp	r9, r0
 800f976:	f84c 3b04 	str.w	r3, [ip], #4
 800f97a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f97e:	d2db      	bcs.n	800f938 <quorem+0x44>
 800f980:	f855 300b 	ldr.w	r3, [r5, fp]
 800f984:	b92b      	cbnz	r3, 800f992 <quorem+0x9e>
 800f986:	9b01      	ldr	r3, [sp, #4]
 800f988:	3b04      	subs	r3, #4
 800f98a:	429d      	cmp	r5, r3
 800f98c:	461a      	mov	r2, r3
 800f98e:	d32e      	bcc.n	800f9ee <quorem+0xfa>
 800f990:	613c      	str	r4, [r7, #16]
 800f992:	4638      	mov	r0, r7
 800f994:	f001 fea0 	bl	80116d8 <__mcmp>
 800f998:	2800      	cmp	r0, #0
 800f99a:	db24      	blt.n	800f9e6 <quorem+0xf2>
 800f99c:	3601      	adds	r6, #1
 800f99e:	4628      	mov	r0, r5
 800f9a0:	f04f 0c00 	mov.w	ip, #0
 800f9a4:	f858 2b04 	ldr.w	r2, [r8], #4
 800f9a8:	f8d0 e000 	ldr.w	lr, [r0]
 800f9ac:	b293      	uxth	r3, r2
 800f9ae:	ebac 0303 	sub.w	r3, ip, r3
 800f9b2:	0c12      	lsrs	r2, r2, #16
 800f9b4:	fa13 f38e 	uxtah	r3, r3, lr
 800f9b8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f9bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f9c0:	b29b      	uxth	r3, r3
 800f9c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f9c6:	45c1      	cmp	r9, r8
 800f9c8:	f840 3b04 	str.w	r3, [r0], #4
 800f9cc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f9d0:	d2e8      	bcs.n	800f9a4 <quorem+0xb0>
 800f9d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f9d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f9da:	b922      	cbnz	r2, 800f9e6 <quorem+0xf2>
 800f9dc:	3b04      	subs	r3, #4
 800f9de:	429d      	cmp	r5, r3
 800f9e0:	461a      	mov	r2, r3
 800f9e2:	d30a      	bcc.n	800f9fa <quorem+0x106>
 800f9e4:	613c      	str	r4, [r7, #16]
 800f9e6:	4630      	mov	r0, r6
 800f9e8:	b003      	add	sp, #12
 800f9ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9ee:	6812      	ldr	r2, [r2, #0]
 800f9f0:	3b04      	subs	r3, #4
 800f9f2:	2a00      	cmp	r2, #0
 800f9f4:	d1cc      	bne.n	800f990 <quorem+0x9c>
 800f9f6:	3c01      	subs	r4, #1
 800f9f8:	e7c7      	b.n	800f98a <quorem+0x96>
 800f9fa:	6812      	ldr	r2, [r2, #0]
 800f9fc:	3b04      	subs	r3, #4
 800f9fe:	2a00      	cmp	r2, #0
 800fa00:	d1f0      	bne.n	800f9e4 <quorem+0xf0>
 800fa02:	3c01      	subs	r4, #1
 800fa04:	e7eb      	b.n	800f9de <quorem+0xea>
 800fa06:	2000      	movs	r0, #0
 800fa08:	e7ee      	b.n	800f9e8 <quorem+0xf4>
 800fa0a:	0000      	movs	r0, r0
 800fa0c:	0000      	movs	r0, r0
	...

0800fa10 <_dtoa_r>:
 800fa10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa14:	ed2d 8b02 	vpush	{d8}
 800fa18:	ec57 6b10 	vmov	r6, r7, d0
 800fa1c:	b095      	sub	sp, #84	; 0x54
 800fa1e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fa20:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800fa24:	9105      	str	r1, [sp, #20]
 800fa26:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800fa2a:	4604      	mov	r4, r0
 800fa2c:	9209      	str	r2, [sp, #36]	; 0x24
 800fa2e:	930f      	str	r3, [sp, #60]	; 0x3c
 800fa30:	b975      	cbnz	r5, 800fa50 <_dtoa_r+0x40>
 800fa32:	2010      	movs	r0, #16
 800fa34:	f7fe f864 	bl	800db00 <malloc>
 800fa38:	4602      	mov	r2, r0
 800fa3a:	6260      	str	r0, [r4, #36]	; 0x24
 800fa3c:	b920      	cbnz	r0, 800fa48 <_dtoa_r+0x38>
 800fa3e:	4bb2      	ldr	r3, [pc, #712]	; (800fd08 <_dtoa_r+0x2f8>)
 800fa40:	21ea      	movs	r1, #234	; 0xea
 800fa42:	48b2      	ldr	r0, [pc, #712]	; (800fd0c <_dtoa_r+0x2fc>)
 800fa44:	f002 fb6c 	bl	8012120 <__assert_func>
 800fa48:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fa4c:	6005      	str	r5, [r0, #0]
 800fa4e:	60c5      	str	r5, [r0, #12]
 800fa50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa52:	6819      	ldr	r1, [r3, #0]
 800fa54:	b151      	cbz	r1, 800fa6c <_dtoa_r+0x5c>
 800fa56:	685a      	ldr	r2, [r3, #4]
 800fa58:	604a      	str	r2, [r1, #4]
 800fa5a:	2301      	movs	r3, #1
 800fa5c:	4093      	lsls	r3, r2
 800fa5e:	608b      	str	r3, [r1, #8]
 800fa60:	4620      	mov	r0, r4
 800fa62:	f001 fbb1 	bl	80111c8 <_Bfree>
 800fa66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa68:	2200      	movs	r2, #0
 800fa6a:	601a      	str	r2, [r3, #0]
 800fa6c:	1e3b      	subs	r3, r7, #0
 800fa6e:	bfb9      	ittee	lt
 800fa70:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800fa74:	9303      	strlt	r3, [sp, #12]
 800fa76:	2300      	movge	r3, #0
 800fa78:	f8c8 3000 	strge.w	r3, [r8]
 800fa7c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800fa80:	4ba3      	ldr	r3, [pc, #652]	; (800fd10 <_dtoa_r+0x300>)
 800fa82:	bfbc      	itt	lt
 800fa84:	2201      	movlt	r2, #1
 800fa86:	f8c8 2000 	strlt.w	r2, [r8]
 800fa8a:	ea33 0309 	bics.w	r3, r3, r9
 800fa8e:	d11b      	bne.n	800fac8 <_dtoa_r+0xb8>
 800fa90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fa92:	f242 730f 	movw	r3, #9999	; 0x270f
 800fa96:	6013      	str	r3, [r2, #0]
 800fa98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fa9c:	4333      	orrs	r3, r6
 800fa9e:	f000 857a 	beq.w	8010596 <_dtoa_r+0xb86>
 800faa2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800faa4:	b963      	cbnz	r3, 800fac0 <_dtoa_r+0xb0>
 800faa6:	4b9b      	ldr	r3, [pc, #620]	; (800fd14 <_dtoa_r+0x304>)
 800faa8:	e024      	b.n	800faf4 <_dtoa_r+0xe4>
 800faaa:	4b9b      	ldr	r3, [pc, #620]	; (800fd18 <_dtoa_r+0x308>)
 800faac:	9300      	str	r3, [sp, #0]
 800faae:	3308      	adds	r3, #8
 800fab0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fab2:	6013      	str	r3, [r2, #0]
 800fab4:	9800      	ldr	r0, [sp, #0]
 800fab6:	b015      	add	sp, #84	; 0x54
 800fab8:	ecbd 8b02 	vpop	{d8}
 800fabc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fac0:	4b94      	ldr	r3, [pc, #592]	; (800fd14 <_dtoa_r+0x304>)
 800fac2:	9300      	str	r3, [sp, #0]
 800fac4:	3303      	adds	r3, #3
 800fac6:	e7f3      	b.n	800fab0 <_dtoa_r+0xa0>
 800fac8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800facc:	2200      	movs	r2, #0
 800face:	ec51 0b17 	vmov	r0, r1, d7
 800fad2:	2300      	movs	r3, #0
 800fad4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800fad8:	f7f1 f816 	bl	8000b08 <__aeabi_dcmpeq>
 800fadc:	4680      	mov	r8, r0
 800fade:	b158      	cbz	r0, 800faf8 <_dtoa_r+0xe8>
 800fae0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fae2:	2301      	movs	r3, #1
 800fae4:	6013      	str	r3, [r2, #0]
 800fae6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fae8:	2b00      	cmp	r3, #0
 800faea:	f000 8551 	beq.w	8010590 <_dtoa_r+0xb80>
 800faee:	488b      	ldr	r0, [pc, #556]	; (800fd1c <_dtoa_r+0x30c>)
 800faf0:	6018      	str	r0, [r3, #0]
 800faf2:	1e43      	subs	r3, r0, #1
 800faf4:	9300      	str	r3, [sp, #0]
 800faf6:	e7dd      	b.n	800fab4 <_dtoa_r+0xa4>
 800faf8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800fafc:	aa12      	add	r2, sp, #72	; 0x48
 800fafe:	a913      	add	r1, sp, #76	; 0x4c
 800fb00:	4620      	mov	r0, r4
 800fb02:	f001 ff09 	bl	8011918 <__d2b>
 800fb06:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fb0a:	4683      	mov	fp, r0
 800fb0c:	2d00      	cmp	r5, #0
 800fb0e:	d07c      	beq.n	800fc0a <_dtoa_r+0x1fa>
 800fb10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb12:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800fb16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fb1a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800fb1e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800fb22:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800fb26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800fb2a:	4b7d      	ldr	r3, [pc, #500]	; (800fd20 <_dtoa_r+0x310>)
 800fb2c:	2200      	movs	r2, #0
 800fb2e:	4630      	mov	r0, r6
 800fb30:	4639      	mov	r1, r7
 800fb32:	f7f0 fbc9 	bl	80002c8 <__aeabi_dsub>
 800fb36:	a36e      	add	r3, pc, #440	; (adr r3, 800fcf0 <_dtoa_r+0x2e0>)
 800fb38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb3c:	f7f0 fd7c 	bl	8000638 <__aeabi_dmul>
 800fb40:	a36d      	add	r3, pc, #436	; (adr r3, 800fcf8 <_dtoa_r+0x2e8>)
 800fb42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb46:	f7f0 fbc1 	bl	80002cc <__adddf3>
 800fb4a:	4606      	mov	r6, r0
 800fb4c:	4628      	mov	r0, r5
 800fb4e:	460f      	mov	r7, r1
 800fb50:	f7f0 fd08 	bl	8000564 <__aeabi_i2d>
 800fb54:	a36a      	add	r3, pc, #424	; (adr r3, 800fd00 <_dtoa_r+0x2f0>)
 800fb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb5a:	f7f0 fd6d 	bl	8000638 <__aeabi_dmul>
 800fb5e:	4602      	mov	r2, r0
 800fb60:	460b      	mov	r3, r1
 800fb62:	4630      	mov	r0, r6
 800fb64:	4639      	mov	r1, r7
 800fb66:	f7f0 fbb1 	bl	80002cc <__adddf3>
 800fb6a:	4606      	mov	r6, r0
 800fb6c:	460f      	mov	r7, r1
 800fb6e:	f7f1 f813 	bl	8000b98 <__aeabi_d2iz>
 800fb72:	2200      	movs	r2, #0
 800fb74:	4682      	mov	sl, r0
 800fb76:	2300      	movs	r3, #0
 800fb78:	4630      	mov	r0, r6
 800fb7a:	4639      	mov	r1, r7
 800fb7c:	f7f0 ffce 	bl	8000b1c <__aeabi_dcmplt>
 800fb80:	b148      	cbz	r0, 800fb96 <_dtoa_r+0x186>
 800fb82:	4650      	mov	r0, sl
 800fb84:	f7f0 fcee 	bl	8000564 <__aeabi_i2d>
 800fb88:	4632      	mov	r2, r6
 800fb8a:	463b      	mov	r3, r7
 800fb8c:	f7f0 ffbc 	bl	8000b08 <__aeabi_dcmpeq>
 800fb90:	b908      	cbnz	r0, 800fb96 <_dtoa_r+0x186>
 800fb92:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800fb96:	f1ba 0f16 	cmp.w	sl, #22
 800fb9a:	d854      	bhi.n	800fc46 <_dtoa_r+0x236>
 800fb9c:	4b61      	ldr	r3, [pc, #388]	; (800fd24 <_dtoa_r+0x314>)
 800fb9e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fba6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fbaa:	f7f0 ffb7 	bl	8000b1c <__aeabi_dcmplt>
 800fbae:	2800      	cmp	r0, #0
 800fbb0:	d04b      	beq.n	800fc4a <_dtoa_r+0x23a>
 800fbb2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800fbb6:	2300      	movs	r3, #0
 800fbb8:	930e      	str	r3, [sp, #56]	; 0x38
 800fbba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fbbc:	1b5d      	subs	r5, r3, r5
 800fbbe:	1e6b      	subs	r3, r5, #1
 800fbc0:	9304      	str	r3, [sp, #16]
 800fbc2:	bf43      	ittte	mi
 800fbc4:	2300      	movmi	r3, #0
 800fbc6:	f1c5 0801 	rsbmi	r8, r5, #1
 800fbca:	9304      	strmi	r3, [sp, #16]
 800fbcc:	f04f 0800 	movpl.w	r8, #0
 800fbd0:	f1ba 0f00 	cmp.w	sl, #0
 800fbd4:	db3b      	blt.n	800fc4e <_dtoa_r+0x23e>
 800fbd6:	9b04      	ldr	r3, [sp, #16]
 800fbd8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800fbdc:	4453      	add	r3, sl
 800fbde:	9304      	str	r3, [sp, #16]
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	9306      	str	r3, [sp, #24]
 800fbe4:	9b05      	ldr	r3, [sp, #20]
 800fbe6:	2b09      	cmp	r3, #9
 800fbe8:	d869      	bhi.n	800fcbe <_dtoa_r+0x2ae>
 800fbea:	2b05      	cmp	r3, #5
 800fbec:	bfc4      	itt	gt
 800fbee:	3b04      	subgt	r3, #4
 800fbf0:	9305      	strgt	r3, [sp, #20]
 800fbf2:	9b05      	ldr	r3, [sp, #20]
 800fbf4:	f1a3 0302 	sub.w	r3, r3, #2
 800fbf8:	bfcc      	ite	gt
 800fbfa:	2500      	movgt	r5, #0
 800fbfc:	2501      	movle	r5, #1
 800fbfe:	2b03      	cmp	r3, #3
 800fc00:	d869      	bhi.n	800fcd6 <_dtoa_r+0x2c6>
 800fc02:	e8df f003 	tbb	[pc, r3]
 800fc06:	4e2c      	.short	0x4e2c
 800fc08:	5a4c      	.short	0x5a4c
 800fc0a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800fc0e:	441d      	add	r5, r3
 800fc10:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800fc14:	2b20      	cmp	r3, #32
 800fc16:	bfc1      	itttt	gt
 800fc18:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800fc1c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800fc20:	fa09 f303 	lslgt.w	r3, r9, r3
 800fc24:	fa26 f000 	lsrgt.w	r0, r6, r0
 800fc28:	bfda      	itte	le
 800fc2a:	f1c3 0320 	rsble	r3, r3, #32
 800fc2e:	fa06 f003 	lslle.w	r0, r6, r3
 800fc32:	4318      	orrgt	r0, r3
 800fc34:	f7f0 fc86 	bl	8000544 <__aeabi_ui2d>
 800fc38:	2301      	movs	r3, #1
 800fc3a:	4606      	mov	r6, r0
 800fc3c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800fc40:	3d01      	subs	r5, #1
 800fc42:	9310      	str	r3, [sp, #64]	; 0x40
 800fc44:	e771      	b.n	800fb2a <_dtoa_r+0x11a>
 800fc46:	2301      	movs	r3, #1
 800fc48:	e7b6      	b.n	800fbb8 <_dtoa_r+0x1a8>
 800fc4a:	900e      	str	r0, [sp, #56]	; 0x38
 800fc4c:	e7b5      	b.n	800fbba <_dtoa_r+0x1aa>
 800fc4e:	f1ca 0300 	rsb	r3, sl, #0
 800fc52:	9306      	str	r3, [sp, #24]
 800fc54:	2300      	movs	r3, #0
 800fc56:	eba8 080a 	sub.w	r8, r8, sl
 800fc5a:	930d      	str	r3, [sp, #52]	; 0x34
 800fc5c:	e7c2      	b.n	800fbe4 <_dtoa_r+0x1d4>
 800fc5e:	2300      	movs	r3, #0
 800fc60:	9308      	str	r3, [sp, #32]
 800fc62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	dc39      	bgt.n	800fcdc <_dtoa_r+0x2cc>
 800fc68:	f04f 0901 	mov.w	r9, #1
 800fc6c:	f8cd 9004 	str.w	r9, [sp, #4]
 800fc70:	464b      	mov	r3, r9
 800fc72:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800fc76:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800fc78:	2200      	movs	r2, #0
 800fc7a:	6042      	str	r2, [r0, #4]
 800fc7c:	2204      	movs	r2, #4
 800fc7e:	f102 0614 	add.w	r6, r2, #20
 800fc82:	429e      	cmp	r6, r3
 800fc84:	6841      	ldr	r1, [r0, #4]
 800fc86:	d92f      	bls.n	800fce8 <_dtoa_r+0x2d8>
 800fc88:	4620      	mov	r0, r4
 800fc8a:	f001 fa5d 	bl	8011148 <_Balloc>
 800fc8e:	9000      	str	r0, [sp, #0]
 800fc90:	2800      	cmp	r0, #0
 800fc92:	d14b      	bne.n	800fd2c <_dtoa_r+0x31c>
 800fc94:	4b24      	ldr	r3, [pc, #144]	; (800fd28 <_dtoa_r+0x318>)
 800fc96:	4602      	mov	r2, r0
 800fc98:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800fc9c:	e6d1      	b.n	800fa42 <_dtoa_r+0x32>
 800fc9e:	2301      	movs	r3, #1
 800fca0:	e7de      	b.n	800fc60 <_dtoa_r+0x250>
 800fca2:	2300      	movs	r3, #0
 800fca4:	9308      	str	r3, [sp, #32]
 800fca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fca8:	eb0a 0903 	add.w	r9, sl, r3
 800fcac:	f109 0301 	add.w	r3, r9, #1
 800fcb0:	2b01      	cmp	r3, #1
 800fcb2:	9301      	str	r3, [sp, #4]
 800fcb4:	bfb8      	it	lt
 800fcb6:	2301      	movlt	r3, #1
 800fcb8:	e7dd      	b.n	800fc76 <_dtoa_r+0x266>
 800fcba:	2301      	movs	r3, #1
 800fcbc:	e7f2      	b.n	800fca4 <_dtoa_r+0x294>
 800fcbe:	2501      	movs	r5, #1
 800fcc0:	2300      	movs	r3, #0
 800fcc2:	9305      	str	r3, [sp, #20]
 800fcc4:	9508      	str	r5, [sp, #32]
 800fcc6:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800fcca:	2200      	movs	r2, #0
 800fccc:	f8cd 9004 	str.w	r9, [sp, #4]
 800fcd0:	2312      	movs	r3, #18
 800fcd2:	9209      	str	r2, [sp, #36]	; 0x24
 800fcd4:	e7cf      	b.n	800fc76 <_dtoa_r+0x266>
 800fcd6:	2301      	movs	r3, #1
 800fcd8:	9308      	str	r3, [sp, #32]
 800fcda:	e7f4      	b.n	800fcc6 <_dtoa_r+0x2b6>
 800fcdc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800fce0:	f8cd 9004 	str.w	r9, [sp, #4]
 800fce4:	464b      	mov	r3, r9
 800fce6:	e7c6      	b.n	800fc76 <_dtoa_r+0x266>
 800fce8:	3101      	adds	r1, #1
 800fcea:	6041      	str	r1, [r0, #4]
 800fcec:	0052      	lsls	r2, r2, #1
 800fcee:	e7c6      	b.n	800fc7e <_dtoa_r+0x26e>
 800fcf0:	636f4361 	.word	0x636f4361
 800fcf4:	3fd287a7 	.word	0x3fd287a7
 800fcf8:	8b60c8b3 	.word	0x8b60c8b3
 800fcfc:	3fc68a28 	.word	0x3fc68a28
 800fd00:	509f79fb 	.word	0x509f79fb
 800fd04:	3fd34413 	.word	0x3fd34413
 800fd08:	08014636 	.word	0x08014636
 800fd0c:	0801464d 	.word	0x0801464d
 800fd10:	7ff00000 	.word	0x7ff00000
 800fd14:	08014632 	.word	0x08014632
 800fd18:	08014629 	.word	0x08014629
 800fd1c:	080144a9 	.word	0x080144a9
 800fd20:	3ff80000 	.word	0x3ff80000
 800fd24:	08014828 	.word	0x08014828
 800fd28:	080146ac 	.word	0x080146ac
 800fd2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fd2e:	9a00      	ldr	r2, [sp, #0]
 800fd30:	601a      	str	r2, [r3, #0]
 800fd32:	9b01      	ldr	r3, [sp, #4]
 800fd34:	2b0e      	cmp	r3, #14
 800fd36:	f200 80ad 	bhi.w	800fe94 <_dtoa_r+0x484>
 800fd3a:	2d00      	cmp	r5, #0
 800fd3c:	f000 80aa 	beq.w	800fe94 <_dtoa_r+0x484>
 800fd40:	f1ba 0f00 	cmp.w	sl, #0
 800fd44:	dd36      	ble.n	800fdb4 <_dtoa_r+0x3a4>
 800fd46:	4ac3      	ldr	r2, [pc, #780]	; (8010054 <_dtoa_r+0x644>)
 800fd48:	f00a 030f 	and.w	r3, sl, #15
 800fd4c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fd50:	ed93 7b00 	vldr	d7, [r3]
 800fd54:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800fd58:	ea4f 172a 	mov.w	r7, sl, asr #4
 800fd5c:	eeb0 8a47 	vmov.f32	s16, s14
 800fd60:	eef0 8a67 	vmov.f32	s17, s15
 800fd64:	d016      	beq.n	800fd94 <_dtoa_r+0x384>
 800fd66:	4bbc      	ldr	r3, [pc, #752]	; (8010058 <_dtoa_r+0x648>)
 800fd68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fd6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fd70:	f7f0 fd8c 	bl	800088c <__aeabi_ddiv>
 800fd74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fd78:	f007 070f 	and.w	r7, r7, #15
 800fd7c:	2503      	movs	r5, #3
 800fd7e:	4eb6      	ldr	r6, [pc, #728]	; (8010058 <_dtoa_r+0x648>)
 800fd80:	b957      	cbnz	r7, 800fd98 <_dtoa_r+0x388>
 800fd82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fd86:	ec53 2b18 	vmov	r2, r3, d8
 800fd8a:	f7f0 fd7f 	bl	800088c <__aeabi_ddiv>
 800fd8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fd92:	e029      	b.n	800fde8 <_dtoa_r+0x3d8>
 800fd94:	2502      	movs	r5, #2
 800fd96:	e7f2      	b.n	800fd7e <_dtoa_r+0x36e>
 800fd98:	07f9      	lsls	r1, r7, #31
 800fd9a:	d508      	bpl.n	800fdae <_dtoa_r+0x39e>
 800fd9c:	ec51 0b18 	vmov	r0, r1, d8
 800fda0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fda4:	f7f0 fc48 	bl	8000638 <__aeabi_dmul>
 800fda8:	ec41 0b18 	vmov	d8, r0, r1
 800fdac:	3501      	adds	r5, #1
 800fdae:	107f      	asrs	r7, r7, #1
 800fdb0:	3608      	adds	r6, #8
 800fdb2:	e7e5      	b.n	800fd80 <_dtoa_r+0x370>
 800fdb4:	f000 80a6 	beq.w	800ff04 <_dtoa_r+0x4f4>
 800fdb8:	f1ca 0600 	rsb	r6, sl, #0
 800fdbc:	4ba5      	ldr	r3, [pc, #660]	; (8010054 <_dtoa_r+0x644>)
 800fdbe:	4fa6      	ldr	r7, [pc, #664]	; (8010058 <_dtoa_r+0x648>)
 800fdc0:	f006 020f 	and.w	r2, r6, #15
 800fdc4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fdc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdcc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fdd0:	f7f0 fc32 	bl	8000638 <__aeabi_dmul>
 800fdd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fdd8:	1136      	asrs	r6, r6, #4
 800fdda:	2300      	movs	r3, #0
 800fddc:	2502      	movs	r5, #2
 800fdde:	2e00      	cmp	r6, #0
 800fde0:	f040 8085 	bne.w	800feee <_dtoa_r+0x4de>
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d1d2      	bne.n	800fd8e <_dtoa_r+0x37e>
 800fde8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	f000 808c 	beq.w	800ff08 <_dtoa_r+0x4f8>
 800fdf0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800fdf4:	4b99      	ldr	r3, [pc, #612]	; (801005c <_dtoa_r+0x64c>)
 800fdf6:	2200      	movs	r2, #0
 800fdf8:	4630      	mov	r0, r6
 800fdfa:	4639      	mov	r1, r7
 800fdfc:	f7f0 fe8e 	bl	8000b1c <__aeabi_dcmplt>
 800fe00:	2800      	cmp	r0, #0
 800fe02:	f000 8081 	beq.w	800ff08 <_dtoa_r+0x4f8>
 800fe06:	9b01      	ldr	r3, [sp, #4]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d07d      	beq.n	800ff08 <_dtoa_r+0x4f8>
 800fe0c:	f1b9 0f00 	cmp.w	r9, #0
 800fe10:	dd3c      	ble.n	800fe8c <_dtoa_r+0x47c>
 800fe12:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800fe16:	9307      	str	r3, [sp, #28]
 800fe18:	2200      	movs	r2, #0
 800fe1a:	4b91      	ldr	r3, [pc, #580]	; (8010060 <_dtoa_r+0x650>)
 800fe1c:	4630      	mov	r0, r6
 800fe1e:	4639      	mov	r1, r7
 800fe20:	f7f0 fc0a 	bl	8000638 <__aeabi_dmul>
 800fe24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fe28:	3501      	adds	r5, #1
 800fe2a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800fe2e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800fe32:	4628      	mov	r0, r5
 800fe34:	f7f0 fb96 	bl	8000564 <__aeabi_i2d>
 800fe38:	4632      	mov	r2, r6
 800fe3a:	463b      	mov	r3, r7
 800fe3c:	f7f0 fbfc 	bl	8000638 <__aeabi_dmul>
 800fe40:	4b88      	ldr	r3, [pc, #544]	; (8010064 <_dtoa_r+0x654>)
 800fe42:	2200      	movs	r2, #0
 800fe44:	f7f0 fa42 	bl	80002cc <__adddf3>
 800fe48:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800fe4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fe50:	9303      	str	r3, [sp, #12]
 800fe52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d15c      	bne.n	800ff12 <_dtoa_r+0x502>
 800fe58:	4b83      	ldr	r3, [pc, #524]	; (8010068 <_dtoa_r+0x658>)
 800fe5a:	2200      	movs	r2, #0
 800fe5c:	4630      	mov	r0, r6
 800fe5e:	4639      	mov	r1, r7
 800fe60:	f7f0 fa32 	bl	80002c8 <__aeabi_dsub>
 800fe64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fe68:	4606      	mov	r6, r0
 800fe6a:	460f      	mov	r7, r1
 800fe6c:	f7f0 fe74 	bl	8000b58 <__aeabi_dcmpgt>
 800fe70:	2800      	cmp	r0, #0
 800fe72:	f040 8296 	bne.w	80103a2 <_dtoa_r+0x992>
 800fe76:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800fe7a:	4630      	mov	r0, r6
 800fe7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fe80:	4639      	mov	r1, r7
 800fe82:	f7f0 fe4b 	bl	8000b1c <__aeabi_dcmplt>
 800fe86:	2800      	cmp	r0, #0
 800fe88:	f040 8288 	bne.w	801039c <_dtoa_r+0x98c>
 800fe8c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800fe90:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fe94:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	f2c0 8158 	blt.w	801014c <_dtoa_r+0x73c>
 800fe9c:	f1ba 0f0e 	cmp.w	sl, #14
 800fea0:	f300 8154 	bgt.w	801014c <_dtoa_r+0x73c>
 800fea4:	4b6b      	ldr	r3, [pc, #428]	; (8010054 <_dtoa_r+0x644>)
 800fea6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800feaa:	e9d3 8900 	ldrd	r8, r9, [r3]
 800feae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	f280 80e3 	bge.w	801007c <_dtoa_r+0x66c>
 800feb6:	9b01      	ldr	r3, [sp, #4]
 800feb8:	2b00      	cmp	r3, #0
 800feba:	f300 80df 	bgt.w	801007c <_dtoa_r+0x66c>
 800febe:	f040 826d 	bne.w	801039c <_dtoa_r+0x98c>
 800fec2:	4b69      	ldr	r3, [pc, #420]	; (8010068 <_dtoa_r+0x658>)
 800fec4:	2200      	movs	r2, #0
 800fec6:	4640      	mov	r0, r8
 800fec8:	4649      	mov	r1, r9
 800feca:	f7f0 fbb5 	bl	8000638 <__aeabi_dmul>
 800fece:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fed2:	f7f0 fe37 	bl	8000b44 <__aeabi_dcmpge>
 800fed6:	9e01      	ldr	r6, [sp, #4]
 800fed8:	4637      	mov	r7, r6
 800feda:	2800      	cmp	r0, #0
 800fedc:	f040 8243 	bne.w	8010366 <_dtoa_r+0x956>
 800fee0:	9d00      	ldr	r5, [sp, #0]
 800fee2:	2331      	movs	r3, #49	; 0x31
 800fee4:	f805 3b01 	strb.w	r3, [r5], #1
 800fee8:	f10a 0a01 	add.w	sl, sl, #1
 800feec:	e23f      	b.n	801036e <_dtoa_r+0x95e>
 800feee:	07f2      	lsls	r2, r6, #31
 800fef0:	d505      	bpl.n	800fefe <_dtoa_r+0x4ee>
 800fef2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fef6:	f7f0 fb9f 	bl	8000638 <__aeabi_dmul>
 800fefa:	3501      	adds	r5, #1
 800fefc:	2301      	movs	r3, #1
 800fefe:	1076      	asrs	r6, r6, #1
 800ff00:	3708      	adds	r7, #8
 800ff02:	e76c      	b.n	800fdde <_dtoa_r+0x3ce>
 800ff04:	2502      	movs	r5, #2
 800ff06:	e76f      	b.n	800fde8 <_dtoa_r+0x3d8>
 800ff08:	9b01      	ldr	r3, [sp, #4]
 800ff0a:	f8cd a01c 	str.w	sl, [sp, #28]
 800ff0e:	930c      	str	r3, [sp, #48]	; 0x30
 800ff10:	e78d      	b.n	800fe2e <_dtoa_r+0x41e>
 800ff12:	9900      	ldr	r1, [sp, #0]
 800ff14:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ff16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ff18:	4b4e      	ldr	r3, [pc, #312]	; (8010054 <_dtoa_r+0x644>)
 800ff1a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ff1e:	4401      	add	r1, r0
 800ff20:	9102      	str	r1, [sp, #8]
 800ff22:	9908      	ldr	r1, [sp, #32]
 800ff24:	eeb0 8a47 	vmov.f32	s16, s14
 800ff28:	eef0 8a67 	vmov.f32	s17, s15
 800ff2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ff30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ff34:	2900      	cmp	r1, #0
 800ff36:	d045      	beq.n	800ffc4 <_dtoa_r+0x5b4>
 800ff38:	494c      	ldr	r1, [pc, #304]	; (801006c <_dtoa_r+0x65c>)
 800ff3a:	2000      	movs	r0, #0
 800ff3c:	f7f0 fca6 	bl	800088c <__aeabi_ddiv>
 800ff40:	ec53 2b18 	vmov	r2, r3, d8
 800ff44:	f7f0 f9c0 	bl	80002c8 <__aeabi_dsub>
 800ff48:	9d00      	ldr	r5, [sp, #0]
 800ff4a:	ec41 0b18 	vmov	d8, r0, r1
 800ff4e:	4639      	mov	r1, r7
 800ff50:	4630      	mov	r0, r6
 800ff52:	f7f0 fe21 	bl	8000b98 <__aeabi_d2iz>
 800ff56:	900c      	str	r0, [sp, #48]	; 0x30
 800ff58:	f7f0 fb04 	bl	8000564 <__aeabi_i2d>
 800ff5c:	4602      	mov	r2, r0
 800ff5e:	460b      	mov	r3, r1
 800ff60:	4630      	mov	r0, r6
 800ff62:	4639      	mov	r1, r7
 800ff64:	f7f0 f9b0 	bl	80002c8 <__aeabi_dsub>
 800ff68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ff6a:	3330      	adds	r3, #48	; 0x30
 800ff6c:	f805 3b01 	strb.w	r3, [r5], #1
 800ff70:	ec53 2b18 	vmov	r2, r3, d8
 800ff74:	4606      	mov	r6, r0
 800ff76:	460f      	mov	r7, r1
 800ff78:	f7f0 fdd0 	bl	8000b1c <__aeabi_dcmplt>
 800ff7c:	2800      	cmp	r0, #0
 800ff7e:	d165      	bne.n	801004c <_dtoa_r+0x63c>
 800ff80:	4632      	mov	r2, r6
 800ff82:	463b      	mov	r3, r7
 800ff84:	4935      	ldr	r1, [pc, #212]	; (801005c <_dtoa_r+0x64c>)
 800ff86:	2000      	movs	r0, #0
 800ff88:	f7f0 f99e 	bl	80002c8 <__aeabi_dsub>
 800ff8c:	ec53 2b18 	vmov	r2, r3, d8
 800ff90:	f7f0 fdc4 	bl	8000b1c <__aeabi_dcmplt>
 800ff94:	2800      	cmp	r0, #0
 800ff96:	f040 80b9 	bne.w	801010c <_dtoa_r+0x6fc>
 800ff9a:	9b02      	ldr	r3, [sp, #8]
 800ff9c:	429d      	cmp	r5, r3
 800ff9e:	f43f af75 	beq.w	800fe8c <_dtoa_r+0x47c>
 800ffa2:	4b2f      	ldr	r3, [pc, #188]	; (8010060 <_dtoa_r+0x650>)
 800ffa4:	ec51 0b18 	vmov	r0, r1, d8
 800ffa8:	2200      	movs	r2, #0
 800ffaa:	f7f0 fb45 	bl	8000638 <__aeabi_dmul>
 800ffae:	4b2c      	ldr	r3, [pc, #176]	; (8010060 <_dtoa_r+0x650>)
 800ffb0:	ec41 0b18 	vmov	d8, r0, r1
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	4630      	mov	r0, r6
 800ffb8:	4639      	mov	r1, r7
 800ffba:	f7f0 fb3d 	bl	8000638 <__aeabi_dmul>
 800ffbe:	4606      	mov	r6, r0
 800ffc0:	460f      	mov	r7, r1
 800ffc2:	e7c4      	b.n	800ff4e <_dtoa_r+0x53e>
 800ffc4:	ec51 0b17 	vmov	r0, r1, d7
 800ffc8:	f7f0 fb36 	bl	8000638 <__aeabi_dmul>
 800ffcc:	9b02      	ldr	r3, [sp, #8]
 800ffce:	9d00      	ldr	r5, [sp, #0]
 800ffd0:	930c      	str	r3, [sp, #48]	; 0x30
 800ffd2:	ec41 0b18 	vmov	d8, r0, r1
 800ffd6:	4639      	mov	r1, r7
 800ffd8:	4630      	mov	r0, r6
 800ffda:	f7f0 fddd 	bl	8000b98 <__aeabi_d2iz>
 800ffde:	9011      	str	r0, [sp, #68]	; 0x44
 800ffe0:	f7f0 fac0 	bl	8000564 <__aeabi_i2d>
 800ffe4:	4602      	mov	r2, r0
 800ffe6:	460b      	mov	r3, r1
 800ffe8:	4630      	mov	r0, r6
 800ffea:	4639      	mov	r1, r7
 800ffec:	f7f0 f96c 	bl	80002c8 <__aeabi_dsub>
 800fff0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fff2:	3330      	adds	r3, #48	; 0x30
 800fff4:	f805 3b01 	strb.w	r3, [r5], #1
 800fff8:	9b02      	ldr	r3, [sp, #8]
 800fffa:	429d      	cmp	r5, r3
 800fffc:	4606      	mov	r6, r0
 800fffe:	460f      	mov	r7, r1
 8010000:	f04f 0200 	mov.w	r2, #0
 8010004:	d134      	bne.n	8010070 <_dtoa_r+0x660>
 8010006:	4b19      	ldr	r3, [pc, #100]	; (801006c <_dtoa_r+0x65c>)
 8010008:	ec51 0b18 	vmov	r0, r1, d8
 801000c:	f7f0 f95e 	bl	80002cc <__adddf3>
 8010010:	4602      	mov	r2, r0
 8010012:	460b      	mov	r3, r1
 8010014:	4630      	mov	r0, r6
 8010016:	4639      	mov	r1, r7
 8010018:	f7f0 fd9e 	bl	8000b58 <__aeabi_dcmpgt>
 801001c:	2800      	cmp	r0, #0
 801001e:	d175      	bne.n	801010c <_dtoa_r+0x6fc>
 8010020:	ec53 2b18 	vmov	r2, r3, d8
 8010024:	4911      	ldr	r1, [pc, #68]	; (801006c <_dtoa_r+0x65c>)
 8010026:	2000      	movs	r0, #0
 8010028:	f7f0 f94e 	bl	80002c8 <__aeabi_dsub>
 801002c:	4602      	mov	r2, r0
 801002e:	460b      	mov	r3, r1
 8010030:	4630      	mov	r0, r6
 8010032:	4639      	mov	r1, r7
 8010034:	f7f0 fd72 	bl	8000b1c <__aeabi_dcmplt>
 8010038:	2800      	cmp	r0, #0
 801003a:	f43f af27 	beq.w	800fe8c <_dtoa_r+0x47c>
 801003e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010040:	1e6b      	subs	r3, r5, #1
 8010042:	930c      	str	r3, [sp, #48]	; 0x30
 8010044:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010048:	2b30      	cmp	r3, #48	; 0x30
 801004a:	d0f8      	beq.n	801003e <_dtoa_r+0x62e>
 801004c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8010050:	e04a      	b.n	80100e8 <_dtoa_r+0x6d8>
 8010052:	bf00      	nop
 8010054:	08014828 	.word	0x08014828
 8010058:	08014800 	.word	0x08014800
 801005c:	3ff00000 	.word	0x3ff00000
 8010060:	40240000 	.word	0x40240000
 8010064:	401c0000 	.word	0x401c0000
 8010068:	40140000 	.word	0x40140000
 801006c:	3fe00000 	.word	0x3fe00000
 8010070:	4baf      	ldr	r3, [pc, #700]	; (8010330 <_dtoa_r+0x920>)
 8010072:	f7f0 fae1 	bl	8000638 <__aeabi_dmul>
 8010076:	4606      	mov	r6, r0
 8010078:	460f      	mov	r7, r1
 801007a:	e7ac      	b.n	800ffd6 <_dtoa_r+0x5c6>
 801007c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010080:	9d00      	ldr	r5, [sp, #0]
 8010082:	4642      	mov	r2, r8
 8010084:	464b      	mov	r3, r9
 8010086:	4630      	mov	r0, r6
 8010088:	4639      	mov	r1, r7
 801008a:	f7f0 fbff 	bl	800088c <__aeabi_ddiv>
 801008e:	f7f0 fd83 	bl	8000b98 <__aeabi_d2iz>
 8010092:	9002      	str	r0, [sp, #8]
 8010094:	f7f0 fa66 	bl	8000564 <__aeabi_i2d>
 8010098:	4642      	mov	r2, r8
 801009a:	464b      	mov	r3, r9
 801009c:	f7f0 facc 	bl	8000638 <__aeabi_dmul>
 80100a0:	4602      	mov	r2, r0
 80100a2:	460b      	mov	r3, r1
 80100a4:	4630      	mov	r0, r6
 80100a6:	4639      	mov	r1, r7
 80100a8:	f7f0 f90e 	bl	80002c8 <__aeabi_dsub>
 80100ac:	9e02      	ldr	r6, [sp, #8]
 80100ae:	9f01      	ldr	r7, [sp, #4]
 80100b0:	3630      	adds	r6, #48	; 0x30
 80100b2:	f805 6b01 	strb.w	r6, [r5], #1
 80100b6:	9e00      	ldr	r6, [sp, #0]
 80100b8:	1bae      	subs	r6, r5, r6
 80100ba:	42b7      	cmp	r7, r6
 80100bc:	4602      	mov	r2, r0
 80100be:	460b      	mov	r3, r1
 80100c0:	d137      	bne.n	8010132 <_dtoa_r+0x722>
 80100c2:	f7f0 f903 	bl	80002cc <__adddf3>
 80100c6:	4642      	mov	r2, r8
 80100c8:	464b      	mov	r3, r9
 80100ca:	4606      	mov	r6, r0
 80100cc:	460f      	mov	r7, r1
 80100ce:	f7f0 fd43 	bl	8000b58 <__aeabi_dcmpgt>
 80100d2:	b9c8      	cbnz	r0, 8010108 <_dtoa_r+0x6f8>
 80100d4:	4642      	mov	r2, r8
 80100d6:	464b      	mov	r3, r9
 80100d8:	4630      	mov	r0, r6
 80100da:	4639      	mov	r1, r7
 80100dc:	f7f0 fd14 	bl	8000b08 <__aeabi_dcmpeq>
 80100e0:	b110      	cbz	r0, 80100e8 <_dtoa_r+0x6d8>
 80100e2:	9b02      	ldr	r3, [sp, #8]
 80100e4:	07d9      	lsls	r1, r3, #31
 80100e6:	d40f      	bmi.n	8010108 <_dtoa_r+0x6f8>
 80100e8:	4620      	mov	r0, r4
 80100ea:	4659      	mov	r1, fp
 80100ec:	f001 f86c 	bl	80111c8 <_Bfree>
 80100f0:	2300      	movs	r3, #0
 80100f2:	702b      	strb	r3, [r5, #0]
 80100f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80100f6:	f10a 0001 	add.w	r0, sl, #1
 80100fa:	6018      	str	r0, [r3, #0]
 80100fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80100fe:	2b00      	cmp	r3, #0
 8010100:	f43f acd8 	beq.w	800fab4 <_dtoa_r+0xa4>
 8010104:	601d      	str	r5, [r3, #0]
 8010106:	e4d5      	b.n	800fab4 <_dtoa_r+0xa4>
 8010108:	f8cd a01c 	str.w	sl, [sp, #28]
 801010c:	462b      	mov	r3, r5
 801010e:	461d      	mov	r5, r3
 8010110:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010114:	2a39      	cmp	r2, #57	; 0x39
 8010116:	d108      	bne.n	801012a <_dtoa_r+0x71a>
 8010118:	9a00      	ldr	r2, [sp, #0]
 801011a:	429a      	cmp	r2, r3
 801011c:	d1f7      	bne.n	801010e <_dtoa_r+0x6fe>
 801011e:	9a07      	ldr	r2, [sp, #28]
 8010120:	9900      	ldr	r1, [sp, #0]
 8010122:	3201      	adds	r2, #1
 8010124:	9207      	str	r2, [sp, #28]
 8010126:	2230      	movs	r2, #48	; 0x30
 8010128:	700a      	strb	r2, [r1, #0]
 801012a:	781a      	ldrb	r2, [r3, #0]
 801012c:	3201      	adds	r2, #1
 801012e:	701a      	strb	r2, [r3, #0]
 8010130:	e78c      	b.n	801004c <_dtoa_r+0x63c>
 8010132:	4b7f      	ldr	r3, [pc, #508]	; (8010330 <_dtoa_r+0x920>)
 8010134:	2200      	movs	r2, #0
 8010136:	f7f0 fa7f 	bl	8000638 <__aeabi_dmul>
 801013a:	2200      	movs	r2, #0
 801013c:	2300      	movs	r3, #0
 801013e:	4606      	mov	r6, r0
 8010140:	460f      	mov	r7, r1
 8010142:	f7f0 fce1 	bl	8000b08 <__aeabi_dcmpeq>
 8010146:	2800      	cmp	r0, #0
 8010148:	d09b      	beq.n	8010082 <_dtoa_r+0x672>
 801014a:	e7cd      	b.n	80100e8 <_dtoa_r+0x6d8>
 801014c:	9a08      	ldr	r2, [sp, #32]
 801014e:	2a00      	cmp	r2, #0
 8010150:	f000 80c4 	beq.w	80102dc <_dtoa_r+0x8cc>
 8010154:	9a05      	ldr	r2, [sp, #20]
 8010156:	2a01      	cmp	r2, #1
 8010158:	f300 80a8 	bgt.w	80102ac <_dtoa_r+0x89c>
 801015c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801015e:	2a00      	cmp	r2, #0
 8010160:	f000 80a0 	beq.w	80102a4 <_dtoa_r+0x894>
 8010164:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010168:	9e06      	ldr	r6, [sp, #24]
 801016a:	4645      	mov	r5, r8
 801016c:	9a04      	ldr	r2, [sp, #16]
 801016e:	2101      	movs	r1, #1
 8010170:	441a      	add	r2, r3
 8010172:	4620      	mov	r0, r4
 8010174:	4498      	add	r8, r3
 8010176:	9204      	str	r2, [sp, #16]
 8010178:	f001 f92c 	bl	80113d4 <__i2b>
 801017c:	4607      	mov	r7, r0
 801017e:	2d00      	cmp	r5, #0
 8010180:	dd0b      	ble.n	801019a <_dtoa_r+0x78a>
 8010182:	9b04      	ldr	r3, [sp, #16]
 8010184:	2b00      	cmp	r3, #0
 8010186:	dd08      	ble.n	801019a <_dtoa_r+0x78a>
 8010188:	42ab      	cmp	r3, r5
 801018a:	9a04      	ldr	r2, [sp, #16]
 801018c:	bfa8      	it	ge
 801018e:	462b      	movge	r3, r5
 8010190:	eba8 0803 	sub.w	r8, r8, r3
 8010194:	1aed      	subs	r5, r5, r3
 8010196:	1ad3      	subs	r3, r2, r3
 8010198:	9304      	str	r3, [sp, #16]
 801019a:	9b06      	ldr	r3, [sp, #24]
 801019c:	b1fb      	cbz	r3, 80101de <_dtoa_r+0x7ce>
 801019e:	9b08      	ldr	r3, [sp, #32]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	f000 809f 	beq.w	80102e4 <_dtoa_r+0x8d4>
 80101a6:	2e00      	cmp	r6, #0
 80101a8:	dd11      	ble.n	80101ce <_dtoa_r+0x7be>
 80101aa:	4639      	mov	r1, r7
 80101ac:	4632      	mov	r2, r6
 80101ae:	4620      	mov	r0, r4
 80101b0:	f001 f9cc 	bl	801154c <__pow5mult>
 80101b4:	465a      	mov	r2, fp
 80101b6:	4601      	mov	r1, r0
 80101b8:	4607      	mov	r7, r0
 80101ba:	4620      	mov	r0, r4
 80101bc:	f001 f920 	bl	8011400 <__multiply>
 80101c0:	4659      	mov	r1, fp
 80101c2:	9007      	str	r0, [sp, #28]
 80101c4:	4620      	mov	r0, r4
 80101c6:	f000 ffff 	bl	80111c8 <_Bfree>
 80101ca:	9b07      	ldr	r3, [sp, #28]
 80101cc:	469b      	mov	fp, r3
 80101ce:	9b06      	ldr	r3, [sp, #24]
 80101d0:	1b9a      	subs	r2, r3, r6
 80101d2:	d004      	beq.n	80101de <_dtoa_r+0x7ce>
 80101d4:	4659      	mov	r1, fp
 80101d6:	4620      	mov	r0, r4
 80101d8:	f001 f9b8 	bl	801154c <__pow5mult>
 80101dc:	4683      	mov	fp, r0
 80101de:	2101      	movs	r1, #1
 80101e0:	4620      	mov	r0, r4
 80101e2:	f001 f8f7 	bl	80113d4 <__i2b>
 80101e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	4606      	mov	r6, r0
 80101ec:	dd7c      	ble.n	80102e8 <_dtoa_r+0x8d8>
 80101ee:	461a      	mov	r2, r3
 80101f0:	4601      	mov	r1, r0
 80101f2:	4620      	mov	r0, r4
 80101f4:	f001 f9aa 	bl	801154c <__pow5mult>
 80101f8:	9b05      	ldr	r3, [sp, #20]
 80101fa:	2b01      	cmp	r3, #1
 80101fc:	4606      	mov	r6, r0
 80101fe:	dd76      	ble.n	80102ee <_dtoa_r+0x8de>
 8010200:	2300      	movs	r3, #0
 8010202:	9306      	str	r3, [sp, #24]
 8010204:	6933      	ldr	r3, [r6, #16]
 8010206:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801020a:	6918      	ldr	r0, [r3, #16]
 801020c:	f001 f892 	bl	8011334 <__hi0bits>
 8010210:	f1c0 0020 	rsb	r0, r0, #32
 8010214:	9b04      	ldr	r3, [sp, #16]
 8010216:	4418      	add	r0, r3
 8010218:	f010 001f 	ands.w	r0, r0, #31
 801021c:	f000 8086 	beq.w	801032c <_dtoa_r+0x91c>
 8010220:	f1c0 0320 	rsb	r3, r0, #32
 8010224:	2b04      	cmp	r3, #4
 8010226:	dd7f      	ble.n	8010328 <_dtoa_r+0x918>
 8010228:	f1c0 001c 	rsb	r0, r0, #28
 801022c:	9b04      	ldr	r3, [sp, #16]
 801022e:	4403      	add	r3, r0
 8010230:	4480      	add	r8, r0
 8010232:	4405      	add	r5, r0
 8010234:	9304      	str	r3, [sp, #16]
 8010236:	f1b8 0f00 	cmp.w	r8, #0
 801023a:	dd05      	ble.n	8010248 <_dtoa_r+0x838>
 801023c:	4659      	mov	r1, fp
 801023e:	4642      	mov	r2, r8
 8010240:	4620      	mov	r0, r4
 8010242:	f001 f9dd 	bl	8011600 <__lshift>
 8010246:	4683      	mov	fp, r0
 8010248:	9b04      	ldr	r3, [sp, #16]
 801024a:	2b00      	cmp	r3, #0
 801024c:	dd05      	ble.n	801025a <_dtoa_r+0x84a>
 801024e:	4631      	mov	r1, r6
 8010250:	461a      	mov	r2, r3
 8010252:	4620      	mov	r0, r4
 8010254:	f001 f9d4 	bl	8011600 <__lshift>
 8010258:	4606      	mov	r6, r0
 801025a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801025c:	2b00      	cmp	r3, #0
 801025e:	d069      	beq.n	8010334 <_dtoa_r+0x924>
 8010260:	4631      	mov	r1, r6
 8010262:	4658      	mov	r0, fp
 8010264:	f001 fa38 	bl	80116d8 <__mcmp>
 8010268:	2800      	cmp	r0, #0
 801026a:	da63      	bge.n	8010334 <_dtoa_r+0x924>
 801026c:	2300      	movs	r3, #0
 801026e:	4659      	mov	r1, fp
 8010270:	220a      	movs	r2, #10
 8010272:	4620      	mov	r0, r4
 8010274:	f000 ffca 	bl	801120c <__multadd>
 8010278:	9b08      	ldr	r3, [sp, #32]
 801027a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801027e:	4683      	mov	fp, r0
 8010280:	2b00      	cmp	r3, #0
 8010282:	f000 818f 	beq.w	80105a4 <_dtoa_r+0xb94>
 8010286:	4639      	mov	r1, r7
 8010288:	2300      	movs	r3, #0
 801028a:	220a      	movs	r2, #10
 801028c:	4620      	mov	r0, r4
 801028e:	f000 ffbd 	bl	801120c <__multadd>
 8010292:	f1b9 0f00 	cmp.w	r9, #0
 8010296:	4607      	mov	r7, r0
 8010298:	f300 808e 	bgt.w	80103b8 <_dtoa_r+0x9a8>
 801029c:	9b05      	ldr	r3, [sp, #20]
 801029e:	2b02      	cmp	r3, #2
 80102a0:	dc50      	bgt.n	8010344 <_dtoa_r+0x934>
 80102a2:	e089      	b.n	80103b8 <_dtoa_r+0x9a8>
 80102a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80102a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80102aa:	e75d      	b.n	8010168 <_dtoa_r+0x758>
 80102ac:	9b01      	ldr	r3, [sp, #4]
 80102ae:	1e5e      	subs	r6, r3, #1
 80102b0:	9b06      	ldr	r3, [sp, #24]
 80102b2:	42b3      	cmp	r3, r6
 80102b4:	bfbf      	itttt	lt
 80102b6:	9b06      	ldrlt	r3, [sp, #24]
 80102b8:	9606      	strlt	r6, [sp, #24]
 80102ba:	1af2      	sublt	r2, r6, r3
 80102bc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80102be:	bfb6      	itet	lt
 80102c0:	189b      	addlt	r3, r3, r2
 80102c2:	1b9e      	subge	r6, r3, r6
 80102c4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80102c6:	9b01      	ldr	r3, [sp, #4]
 80102c8:	bfb8      	it	lt
 80102ca:	2600      	movlt	r6, #0
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	bfb5      	itete	lt
 80102d0:	eba8 0503 	sublt.w	r5, r8, r3
 80102d4:	9b01      	ldrge	r3, [sp, #4]
 80102d6:	2300      	movlt	r3, #0
 80102d8:	4645      	movge	r5, r8
 80102da:	e747      	b.n	801016c <_dtoa_r+0x75c>
 80102dc:	9e06      	ldr	r6, [sp, #24]
 80102de:	9f08      	ldr	r7, [sp, #32]
 80102e0:	4645      	mov	r5, r8
 80102e2:	e74c      	b.n	801017e <_dtoa_r+0x76e>
 80102e4:	9a06      	ldr	r2, [sp, #24]
 80102e6:	e775      	b.n	80101d4 <_dtoa_r+0x7c4>
 80102e8:	9b05      	ldr	r3, [sp, #20]
 80102ea:	2b01      	cmp	r3, #1
 80102ec:	dc18      	bgt.n	8010320 <_dtoa_r+0x910>
 80102ee:	9b02      	ldr	r3, [sp, #8]
 80102f0:	b9b3      	cbnz	r3, 8010320 <_dtoa_r+0x910>
 80102f2:	9b03      	ldr	r3, [sp, #12]
 80102f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80102f8:	b9a3      	cbnz	r3, 8010324 <_dtoa_r+0x914>
 80102fa:	9b03      	ldr	r3, [sp, #12]
 80102fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010300:	0d1b      	lsrs	r3, r3, #20
 8010302:	051b      	lsls	r3, r3, #20
 8010304:	b12b      	cbz	r3, 8010312 <_dtoa_r+0x902>
 8010306:	9b04      	ldr	r3, [sp, #16]
 8010308:	3301      	adds	r3, #1
 801030a:	9304      	str	r3, [sp, #16]
 801030c:	f108 0801 	add.w	r8, r8, #1
 8010310:	2301      	movs	r3, #1
 8010312:	9306      	str	r3, [sp, #24]
 8010314:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010316:	2b00      	cmp	r3, #0
 8010318:	f47f af74 	bne.w	8010204 <_dtoa_r+0x7f4>
 801031c:	2001      	movs	r0, #1
 801031e:	e779      	b.n	8010214 <_dtoa_r+0x804>
 8010320:	2300      	movs	r3, #0
 8010322:	e7f6      	b.n	8010312 <_dtoa_r+0x902>
 8010324:	9b02      	ldr	r3, [sp, #8]
 8010326:	e7f4      	b.n	8010312 <_dtoa_r+0x902>
 8010328:	d085      	beq.n	8010236 <_dtoa_r+0x826>
 801032a:	4618      	mov	r0, r3
 801032c:	301c      	adds	r0, #28
 801032e:	e77d      	b.n	801022c <_dtoa_r+0x81c>
 8010330:	40240000 	.word	0x40240000
 8010334:	9b01      	ldr	r3, [sp, #4]
 8010336:	2b00      	cmp	r3, #0
 8010338:	dc38      	bgt.n	80103ac <_dtoa_r+0x99c>
 801033a:	9b05      	ldr	r3, [sp, #20]
 801033c:	2b02      	cmp	r3, #2
 801033e:	dd35      	ble.n	80103ac <_dtoa_r+0x99c>
 8010340:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8010344:	f1b9 0f00 	cmp.w	r9, #0
 8010348:	d10d      	bne.n	8010366 <_dtoa_r+0x956>
 801034a:	4631      	mov	r1, r6
 801034c:	464b      	mov	r3, r9
 801034e:	2205      	movs	r2, #5
 8010350:	4620      	mov	r0, r4
 8010352:	f000 ff5b 	bl	801120c <__multadd>
 8010356:	4601      	mov	r1, r0
 8010358:	4606      	mov	r6, r0
 801035a:	4658      	mov	r0, fp
 801035c:	f001 f9bc 	bl	80116d8 <__mcmp>
 8010360:	2800      	cmp	r0, #0
 8010362:	f73f adbd 	bgt.w	800fee0 <_dtoa_r+0x4d0>
 8010366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010368:	9d00      	ldr	r5, [sp, #0]
 801036a:	ea6f 0a03 	mvn.w	sl, r3
 801036e:	f04f 0800 	mov.w	r8, #0
 8010372:	4631      	mov	r1, r6
 8010374:	4620      	mov	r0, r4
 8010376:	f000 ff27 	bl	80111c8 <_Bfree>
 801037a:	2f00      	cmp	r7, #0
 801037c:	f43f aeb4 	beq.w	80100e8 <_dtoa_r+0x6d8>
 8010380:	f1b8 0f00 	cmp.w	r8, #0
 8010384:	d005      	beq.n	8010392 <_dtoa_r+0x982>
 8010386:	45b8      	cmp	r8, r7
 8010388:	d003      	beq.n	8010392 <_dtoa_r+0x982>
 801038a:	4641      	mov	r1, r8
 801038c:	4620      	mov	r0, r4
 801038e:	f000 ff1b 	bl	80111c8 <_Bfree>
 8010392:	4639      	mov	r1, r7
 8010394:	4620      	mov	r0, r4
 8010396:	f000 ff17 	bl	80111c8 <_Bfree>
 801039a:	e6a5      	b.n	80100e8 <_dtoa_r+0x6d8>
 801039c:	2600      	movs	r6, #0
 801039e:	4637      	mov	r7, r6
 80103a0:	e7e1      	b.n	8010366 <_dtoa_r+0x956>
 80103a2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80103a4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80103a8:	4637      	mov	r7, r6
 80103aa:	e599      	b.n	800fee0 <_dtoa_r+0x4d0>
 80103ac:	9b08      	ldr	r3, [sp, #32]
 80103ae:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	f000 80fd 	beq.w	80105b2 <_dtoa_r+0xba2>
 80103b8:	2d00      	cmp	r5, #0
 80103ba:	dd05      	ble.n	80103c8 <_dtoa_r+0x9b8>
 80103bc:	4639      	mov	r1, r7
 80103be:	462a      	mov	r2, r5
 80103c0:	4620      	mov	r0, r4
 80103c2:	f001 f91d 	bl	8011600 <__lshift>
 80103c6:	4607      	mov	r7, r0
 80103c8:	9b06      	ldr	r3, [sp, #24]
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d05c      	beq.n	8010488 <_dtoa_r+0xa78>
 80103ce:	6879      	ldr	r1, [r7, #4]
 80103d0:	4620      	mov	r0, r4
 80103d2:	f000 feb9 	bl	8011148 <_Balloc>
 80103d6:	4605      	mov	r5, r0
 80103d8:	b928      	cbnz	r0, 80103e6 <_dtoa_r+0x9d6>
 80103da:	4b80      	ldr	r3, [pc, #512]	; (80105dc <_dtoa_r+0xbcc>)
 80103dc:	4602      	mov	r2, r0
 80103de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80103e2:	f7ff bb2e 	b.w	800fa42 <_dtoa_r+0x32>
 80103e6:	693a      	ldr	r2, [r7, #16]
 80103e8:	3202      	adds	r2, #2
 80103ea:	0092      	lsls	r2, r2, #2
 80103ec:	f107 010c 	add.w	r1, r7, #12
 80103f0:	300c      	adds	r0, #12
 80103f2:	f7fd fb8d 	bl	800db10 <memcpy>
 80103f6:	2201      	movs	r2, #1
 80103f8:	4629      	mov	r1, r5
 80103fa:	4620      	mov	r0, r4
 80103fc:	f001 f900 	bl	8011600 <__lshift>
 8010400:	9b00      	ldr	r3, [sp, #0]
 8010402:	3301      	adds	r3, #1
 8010404:	9301      	str	r3, [sp, #4]
 8010406:	9b00      	ldr	r3, [sp, #0]
 8010408:	444b      	add	r3, r9
 801040a:	9307      	str	r3, [sp, #28]
 801040c:	9b02      	ldr	r3, [sp, #8]
 801040e:	f003 0301 	and.w	r3, r3, #1
 8010412:	46b8      	mov	r8, r7
 8010414:	9306      	str	r3, [sp, #24]
 8010416:	4607      	mov	r7, r0
 8010418:	9b01      	ldr	r3, [sp, #4]
 801041a:	4631      	mov	r1, r6
 801041c:	3b01      	subs	r3, #1
 801041e:	4658      	mov	r0, fp
 8010420:	9302      	str	r3, [sp, #8]
 8010422:	f7ff fa67 	bl	800f8f4 <quorem>
 8010426:	4603      	mov	r3, r0
 8010428:	3330      	adds	r3, #48	; 0x30
 801042a:	9004      	str	r0, [sp, #16]
 801042c:	4641      	mov	r1, r8
 801042e:	4658      	mov	r0, fp
 8010430:	9308      	str	r3, [sp, #32]
 8010432:	f001 f951 	bl	80116d8 <__mcmp>
 8010436:	463a      	mov	r2, r7
 8010438:	4681      	mov	r9, r0
 801043a:	4631      	mov	r1, r6
 801043c:	4620      	mov	r0, r4
 801043e:	f001 f967 	bl	8011710 <__mdiff>
 8010442:	68c2      	ldr	r2, [r0, #12]
 8010444:	9b08      	ldr	r3, [sp, #32]
 8010446:	4605      	mov	r5, r0
 8010448:	bb02      	cbnz	r2, 801048c <_dtoa_r+0xa7c>
 801044a:	4601      	mov	r1, r0
 801044c:	4658      	mov	r0, fp
 801044e:	f001 f943 	bl	80116d8 <__mcmp>
 8010452:	9b08      	ldr	r3, [sp, #32]
 8010454:	4602      	mov	r2, r0
 8010456:	4629      	mov	r1, r5
 8010458:	4620      	mov	r0, r4
 801045a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801045e:	f000 feb3 	bl	80111c8 <_Bfree>
 8010462:	9b05      	ldr	r3, [sp, #20]
 8010464:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010466:	9d01      	ldr	r5, [sp, #4]
 8010468:	ea43 0102 	orr.w	r1, r3, r2
 801046c:	9b06      	ldr	r3, [sp, #24]
 801046e:	430b      	orrs	r3, r1
 8010470:	9b08      	ldr	r3, [sp, #32]
 8010472:	d10d      	bne.n	8010490 <_dtoa_r+0xa80>
 8010474:	2b39      	cmp	r3, #57	; 0x39
 8010476:	d029      	beq.n	80104cc <_dtoa_r+0xabc>
 8010478:	f1b9 0f00 	cmp.w	r9, #0
 801047c:	dd01      	ble.n	8010482 <_dtoa_r+0xa72>
 801047e:	9b04      	ldr	r3, [sp, #16]
 8010480:	3331      	adds	r3, #49	; 0x31
 8010482:	9a02      	ldr	r2, [sp, #8]
 8010484:	7013      	strb	r3, [r2, #0]
 8010486:	e774      	b.n	8010372 <_dtoa_r+0x962>
 8010488:	4638      	mov	r0, r7
 801048a:	e7b9      	b.n	8010400 <_dtoa_r+0x9f0>
 801048c:	2201      	movs	r2, #1
 801048e:	e7e2      	b.n	8010456 <_dtoa_r+0xa46>
 8010490:	f1b9 0f00 	cmp.w	r9, #0
 8010494:	db06      	blt.n	80104a4 <_dtoa_r+0xa94>
 8010496:	9905      	ldr	r1, [sp, #20]
 8010498:	ea41 0909 	orr.w	r9, r1, r9
 801049c:	9906      	ldr	r1, [sp, #24]
 801049e:	ea59 0101 	orrs.w	r1, r9, r1
 80104a2:	d120      	bne.n	80104e6 <_dtoa_r+0xad6>
 80104a4:	2a00      	cmp	r2, #0
 80104a6:	ddec      	ble.n	8010482 <_dtoa_r+0xa72>
 80104a8:	4659      	mov	r1, fp
 80104aa:	2201      	movs	r2, #1
 80104ac:	4620      	mov	r0, r4
 80104ae:	9301      	str	r3, [sp, #4]
 80104b0:	f001 f8a6 	bl	8011600 <__lshift>
 80104b4:	4631      	mov	r1, r6
 80104b6:	4683      	mov	fp, r0
 80104b8:	f001 f90e 	bl	80116d8 <__mcmp>
 80104bc:	2800      	cmp	r0, #0
 80104be:	9b01      	ldr	r3, [sp, #4]
 80104c0:	dc02      	bgt.n	80104c8 <_dtoa_r+0xab8>
 80104c2:	d1de      	bne.n	8010482 <_dtoa_r+0xa72>
 80104c4:	07da      	lsls	r2, r3, #31
 80104c6:	d5dc      	bpl.n	8010482 <_dtoa_r+0xa72>
 80104c8:	2b39      	cmp	r3, #57	; 0x39
 80104ca:	d1d8      	bne.n	801047e <_dtoa_r+0xa6e>
 80104cc:	9a02      	ldr	r2, [sp, #8]
 80104ce:	2339      	movs	r3, #57	; 0x39
 80104d0:	7013      	strb	r3, [r2, #0]
 80104d2:	462b      	mov	r3, r5
 80104d4:	461d      	mov	r5, r3
 80104d6:	3b01      	subs	r3, #1
 80104d8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80104dc:	2a39      	cmp	r2, #57	; 0x39
 80104de:	d050      	beq.n	8010582 <_dtoa_r+0xb72>
 80104e0:	3201      	adds	r2, #1
 80104e2:	701a      	strb	r2, [r3, #0]
 80104e4:	e745      	b.n	8010372 <_dtoa_r+0x962>
 80104e6:	2a00      	cmp	r2, #0
 80104e8:	dd03      	ble.n	80104f2 <_dtoa_r+0xae2>
 80104ea:	2b39      	cmp	r3, #57	; 0x39
 80104ec:	d0ee      	beq.n	80104cc <_dtoa_r+0xabc>
 80104ee:	3301      	adds	r3, #1
 80104f0:	e7c7      	b.n	8010482 <_dtoa_r+0xa72>
 80104f2:	9a01      	ldr	r2, [sp, #4]
 80104f4:	9907      	ldr	r1, [sp, #28]
 80104f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80104fa:	428a      	cmp	r2, r1
 80104fc:	d02a      	beq.n	8010554 <_dtoa_r+0xb44>
 80104fe:	4659      	mov	r1, fp
 8010500:	2300      	movs	r3, #0
 8010502:	220a      	movs	r2, #10
 8010504:	4620      	mov	r0, r4
 8010506:	f000 fe81 	bl	801120c <__multadd>
 801050a:	45b8      	cmp	r8, r7
 801050c:	4683      	mov	fp, r0
 801050e:	f04f 0300 	mov.w	r3, #0
 8010512:	f04f 020a 	mov.w	r2, #10
 8010516:	4641      	mov	r1, r8
 8010518:	4620      	mov	r0, r4
 801051a:	d107      	bne.n	801052c <_dtoa_r+0xb1c>
 801051c:	f000 fe76 	bl	801120c <__multadd>
 8010520:	4680      	mov	r8, r0
 8010522:	4607      	mov	r7, r0
 8010524:	9b01      	ldr	r3, [sp, #4]
 8010526:	3301      	adds	r3, #1
 8010528:	9301      	str	r3, [sp, #4]
 801052a:	e775      	b.n	8010418 <_dtoa_r+0xa08>
 801052c:	f000 fe6e 	bl	801120c <__multadd>
 8010530:	4639      	mov	r1, r7
 8010532:	4680      	mov	r8, r0
 8010534:	2300      	movs	r3, #0
 8010536:	220a      	movs	r2, #10
 8010538:	4620      	mov	r0, r4
 801053a:	f000 fe67 	bl	801120c <__multadd>
 801053e:	4607      	mov	r7, r0
 8010540:	e7f0      	b.n	8010524 <_dtoa_r+0xb14>
 8010542:	f1b9 0f00 	cmp.w	r9, #0
 8010546:	9a00      	ldr	r2, [sp, #0]
 8010548:	bfcc      	ite	gt
 801054a:	464d      	movgt	r5, r9
 801054c:	2501      	movle	r5, #1
 801054e:	4415      	add	r5, r2
 8010550:	f04f 0800 	mov.w	r8, #0
 8010554:	4659      	mov	r1, fp
 8010556:	2201      	movs	r2, #1
 8010558:	4620      	mov	r0, r4
 801055a:	9301      	str	r3, [sp, #4]
 801055c:	f001 f850 	bl	8011600 <__lshift>
 8010560:	4631      	mov	r1, r6
 8010562:	4683      	mov	fp, r0
 8010564:	f001 f8b8 	bl	80116d8 <__mcmp>
 8010568:	2800      	cmp	r0, #0
 801056a:	dcb2      	bgt.n	80104d2 <_dtoa_r+0xac2>
 801056c:	d102      	bne.n	8010574 <_dtoa_r+0xb64>
 801056e:	9b01      	ldr	r3, [sp, #4]
 8010570:	07db      	lsls	r3, r3, #31
 8010572:	d4ae      	bmi.n	80104d2 <_dtoa_r+0xac2>
 8010574:	462b      	mov	r3, r5
 8010576:	461d      	mov	r5, r3
 8010578:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801057c:	2a30      	cmp	r2, #48	; 0x30
 801057e:	d0fa      	beq.n	8010576 <_dtoa_r+0xb66>
 8010580:	e6f7      	b.n	8010372 <_dtoa_r+0x962>
 8010582:	9a00      	ldr	r2, [sp, #0]
 8010584:	429a      	cmp	r2, r3
 8010586:	d1a5      	bne.n	80104d4 <_dtoa_r+0xac4>
 8010588:	f10a 0a01 	add.w	sl, sl, #1
 801058c:	2331      	movs	r3, #49	; 0x31
 801058e:	e779      	b.n	8010484 <_dtoa_r+0xa74>
 8010590:	4b13      	ldr	r3, [pc, #76]	; (80105e0 <_dtoa_r+0xbd0>)
 8010592:	f7ff baaf 	b.w	800faf4 <_dtoa_r+0xe4>
 8010596:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010598:	2b00      	cmp	r3, #0
 801059a:	f47f aa86 	bne.w	800faaa <_dtoa_r+0x9a>
 801059e:	4b11      	ldr	r3, [pc, #68]	; (80105e4 <_dtoa_r+0xbd4>)
 80105a0:	f7ff baa8 	b.w	800faf4 <_dtoa_r+0xe4>
 80105a4:	f1b9 0f00 	cmp.w	r9, #0
 80105a8:	dc03      	bgt.n	80105b2 <_dtoa_r+0xba2>
 80105aa:	9b05      	ldr	r3, [sp, #20]
 80105ac:	2b02      	cmp	r3, #2
 80105ae:	f73f aec9 	bgt.w	8010344 <_dtoa_r+0x934>
 80105b2:	9d00      	ldr	r5, [sp, #0]
 80105b4:	4631      	mov	r1, r6
 80105b6:	4658      	mov	r0, fp
 80105b8:	f7ff f99c 	bl	800f8f4 <quorem>
 80105bc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80105c0:	f805 3b01 	strb.w	r3, [r5], #1
 80105c4:	9a00      	ldr	r2, [sp, #0]
 80105c6:	1aaa      	subs	r2, r5, r2
 80105c8:	4591      	cmp	r9, r2
 80105ca:	ddba      	ble.n	8010542 <_dtoa_r+0xb32>
 80105cc:	4659      	mov	r1, fp
 80105ce:	2300      	movs	r3, #0
 80105d0:	220a      	movs	r2, #10
 80105d2:	4620      	mov	r0, r4
 80105d4:	f000 fe1a 	bl	801120c <__multadd>
 80105d8:	4683      	mov	fp, r0
 80105da:	e7eb      	b.n	80105b4 <_dtoa_r+0xba4>
 80105dc:	080146ac 	.word	0x080146ac
 80105e0:	080144a8 	.word	0x080144a8
 80105e4:	08014629 	.word	0x08014629

080105e8 <__sflush_r>:
 80105e8:	898a      	ldrh	r2, [r1, #12]
 80105ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105ee:	4605      	mov	r5, r0
 80105f0:	0710      	lsls	r0, r2, #28
 80105f2:	460c      	mov	r4, r1
 80105f4:	d458      	bmi.n	80106a8 <__sflush_r+0xc0>
 80105f6:	684b      	ldr	r3, [r1, #4]
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	dc05      	bgt.n	8010608 <__sflush_r+0x20>
 80105fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80105fe:	2b00      	cmp	r3, #0
 8010600:	dc02      	bgt.n	8010608 <__sflush_r+0x20>
 8010602:	2000      	movs	r0, #0
 8010604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010608:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801060a:	2e00      	cmp	r6, #0
 801060c:	d0f9      	beq.n	8010602 <__sflush_r+0x1a>
 801060e:	2300      	movs	r3, #0
 8010610:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010614:	682f      	ldr	r7, [r5, #0]
 8010616:	602b      	str	r3, [r5, #0]
 8010618:	d032      	beq.n	8010680 <__sflush_r+0x98>
 801061a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801061c:	89a3      	ldrh	r3, [r4, #12]
 801061e:	075a      	lsls	r2, r3, #29
 8010620:	d505      	bpl.n	801062e <__sflush_r+0x46>
 8010622:	6863      	ldr	r3, [r4, #4]
 8010624:	1ac0      	subs	r0, r0, r3
 8010626:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010628:	b10b      	cbz	r3, 801062e <__sflush_r+0x46>
 801062a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801062c:	1ac0      	subs	r0, r0, r3
 801062e:	2300      	movs	r3, #0
 8010630:	4602      	mov	r2, r0
 8010632:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010634:	6a21      	ldr	r1, [r4, #32]
 8010636:	4628      	mov	r0, r5
 8010638:	47b0      	blx	r6
 801063a:	1c43      	adds	r3, r0, #1
 801063c:	89a3      	ldrh	r3, [r4, #12]
 801063e:	d106      	bne.n	801064e <__sflush_r+0x66>
 8010640:	6829      	ldr	r1, [r5, #0]
 8010642:	291d      	cmp	r1, #29
 8010644:	d82c      	bhi.n	80106a0 <__sflush_r+0xb8>
 8010646:	4a2a      	ldr	r2, [pc, #168]	; (80106f0 <__sflush_r+0x108>)
 8010648:	40ca      	lsrs	r2, r1
 801064a:	07d6      	lsls	r6, r2, #31
 801064c:	d528      	bpl.n	80106a0 <__sflush_r+0xb8>
 801064e:	2200      	movs	r2, #0
 8010650:	6062      	str	r2, [r4, #4]
 8010652:	04d9      	lsls	r1, r3, #19
 8010654:	6922      	ldr	r2, [r4, #16]
 8010656:	6022      	str	r2, [r4, #0]
 8010658:	d504      	bpl.n	8010664 <__sflush_r+0x7c>
 801065a:	1c42      	adds	r2, r0, #1
 801065c:	d101      	bne.n	8010662 <__sflush_r+0x7a>
 801065e:	682b      	ldr	r3, [r5, #0]
 8010660:	b903      	cbnz	r3, 8010664 <__sflush_r+0x7c>
 8010662:	6560      	str	r0, [r4, #84]	; 0x54
 8010664:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010666:	602f      	str	r7, [r5, #0]
 8010668:	2900      	cmp	r1, #0
 801066a:	d0ca      	beq.n	8010602 <__sflush_r+0x1a>
 801066c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010670:	4299      	cmp	r1, r3
 8010672:	d002      	beq.n	801067a <__sflush_r+0x92>
 8010674:	4628      	mov	r0, r5
 8010676:	f7fd fa71 	bl	800db5c <_free_r>
 801067a:	2000      	movs	r0, #0
 801067c:	6360      	str	r0, [r4, #52]	; 0x34
 801067e:	e7c1      	b.n	8010604 <__sflush_r+0x1c>
 8010680:	6a21      	ldr	r1, [r4, #32]
 8010682:	2301      	movs	r3, #1
 8010684:	4628      	mov	r0, r5
 8010686:	47b0      	blx	r6
 8010688:	1c41      	adds	r1, r0, #1
 801068a:	d1c7      	bne.n	801061c <__sflush_r+0x34>
 801068c:	682b      	ldr	r3, [r5, #0]
 801068e:	2b00      	cmp	r3, #0
 8010690:	d0c4      	beq.n	801061c <__sflush_r+0x34>
 8010692:	2b1d      	cmp	r3, #29
 8010694:	d001      	beq.n	801069a <__sflush_r+0xb2>
 8010696:	2b16      	cmp	r3, #22
 8010698:	d101      	bne.n	801069e <__sflush_r+0xb6>
 801069a:	602f      	str	r7, [r5, #0]
 801069c:	e7b1      	b.n	8010602 <__sflush_r+0x1a>
 801069e:	89a3      	ldrh	r3, [r4, #12]
 80106a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80106a4:	81a3      	strh	r3, [r4, #12]
 80106a6:	e7ad      	b.n	8010604 <__sflush_r+0x1c>
 80106a8:	690f      	ldr	r7, [r1, #16]
 80106aa:	2f00      	cmp	r7, #0
 80106ac:	d0a9      	beq.n	8010602 <__sflush_r+0x1a>
 80106ae:	0793      	lsls	r3, r2, #30
 80106b0:	680e      	ldr	r6, [r1, #0]
 80106b2:	bf08      	it	eq
 80106b4:	694b      	ldreq	r3, [r1, #20]
 80106b6:	600f      	str	r7, [r1, #0]
 80106b8:	bf18      	it	ne
 80106ba:	2300      	movne	r3, #0
 80106bc:	eba6 0807 	sub.w	r8, r6, r7
 80106c0:	608b      	str	r3, [r1, #8]
 80106c2:	f1b8 0f00 	cmp.w	r8, #0
 80106c6:	dd9c      	ble.n	8010602 <__sflush_r+0x1a>
 80106c8:	6a21      	ldr	r1, [r4, #32]
 80106ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80106cc:	4643      	mov	r3, r8
 80106ce:	463a      	mov	r2, r7
 80106d0:	4628      	mov	r0, r5
 80106d2:	47b0      	blx	r6
 80106d4:	2800      	cmp	r0, #0
 80106d6:	dc06      	bgt.n	80106e6 <__sflush_r+0xfe>
 80106d8:	89a3      	ldrh	r3, [r4, #12]
 80106da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80106de:	81a3      	strh	r3, [r4, #12]
 80106e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80106e4:	e78e      	b.n	8010604 <__sflush_r+0x1c>
 80106e6:	4407      	add	r7, r0
 80106e8:	eba8 0800 	sub.w	r8, r8, r0
 80106ec:	e7e9      	b.n	80106c2 <__sflush_r+0xda>
 80106ee:	bf00      	nop
 80106f0:	20400001 	.word	0x20400001

080106f4 <_fflush_r>:
 80106f4:	b538      	push	{r3, r4, r5, lr}
 80106f6:	690b      	ldr	r3, [r1, #16]
 80106f8:	4605      	mov	r5, r0
 80106fa:	460c      	mov	r4, r1
 80106fc:	b913      	cbnz	r3, 8010704 <_fflush_r+0x10>
 80106fe:	2500      	movs	r5, #0
 8010700:	4628      	mov	r0, r5
 8010702:	bd38      	pop	{r3, r4, r5, pc}
 8010704:	b118      	cbz	r0, 801070e <_fflush_r+0x1a>
 8010706:	6983      	ldr	r3, [r0, #24]
 8010708:	b90b      	cbnz	r3, 801070e <_fflush_r+0x1a>
 801070a:	f000 f887 	bl	801081c <__sinit>
 801070e:	4b14      	ldr	r3, [pc, #80]	; (8010760 <_fflush_r+0x6c>)
 8010710:	429c      	cmp	r4, r3
 8010712:	d11b      	bne.n	801074c <_fflush_r+0x58>
 8010714:	686c      	ldr	r4, [r5, #4]
 8010716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801071a:	2b00      	cmp	r3, #0
 801071c:	d0ef      	beq.n	80106fe <_fflush_r+0xa>
 801071e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010720:	07d0      	lsls	r0, r2, #31
 8010722:	d404      	bmi.n	801072e <_fflush_r+0x3a>
 8010724:	0599      	lsls	r1, r3, #22
 8010726:	d402      	bmi.n	801072e <_fflush_r+0x3a>
 8010728:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801072a:	f000 fc88 	bl	801103e <__retarget_lock_acquire_recursive>
 801072e:	4628      	mov	r0, r5
 8010730:	4621      	mov	r1, r4
 8010732:	f7ff ff59 	bl	80105e8 <__sflush_r>
 8010736:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010738:	07da      	lsls	r2, r3, #31
 801073a:	4605      	mov	r5, r0
 801073c:	d4e0      	bmi.n	8010700 <_fflush_r+0xc>
 801073e:	89a3      	ldrh	r3, [r4, #12]
 8010740:	059b      	lsls	r3, r3, #22
 8010742:	d4dd      	bmi.n	8010700 <_fflush_r+0xc>
 8010744:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010746:	f000 fc7b 	bl	8011040 <__retarget_lock_release_recursive>
 801074a:	e7d9      	b.n	8010700 <_fflush_r+0xc>
 801074c:	4b05      	ldr	r3, [pc, #20]	; (8010764 <_fflush_r+0x70>)
 801074e:	429c      	cmp	r4, r3
 8010750:	d101      	bne.n	8010756 <_fflush_r+0x62>
 8010752:	68ac      	ldr	r4, [r5, #8]
 8010754:	e7df      	b.n	8010716 <_fflush_r+0x22>
 8010756:	4b04      	ldr	r3, [pc, #16]	; (8010768 <_fflush_r+0x74>)
 8010758:	429c      	cmp	r4, r3
 801075a:	bf08      	it	eq
 801075c:	68ec      	ldreq	r4, [r5, #12]
 801075e:	e7da      	b.n	8010716 <_fflush_r+0x22>
 8010760:	080146e0 	.word	0x080146e0
 8010764:	08014700 	.word	0x08014700
 8010768:	080146c0 	.word	0x080146c0

0801076c <std>:
 801076c:	2300      	movs	r3, #0
 801076e:	b510      	push	{r4, lr}
 8010770:	4604      	mov	r4, r0
 8010772:	e9c0 3300 	strd	r3, r3, [r0]
 8010776:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801077a:	6083      	str	r3, [r0, #8]
 801077c:	8181      	strh	r1, [r0, #12]
 801077e:	6643      	str	r3, [r0, #100]	; 0x64
 8010780:	81c2      	strh	r2, [r0, #14]
 8010782:	6183      	str	r3, [r0, #24]
 8010784:	4619      	mov	r1, r3
 8010786:	2208      	movs	r2, #8
 8010788:	305c      	adds	r0, #92	; 0x5c
 801078a:	f7fd f9cf 	bl	800db2c <memset>
 801078e:	4b05      	ldr	r3, [pc, #20]	; (80107a4 <std+0x38>)
 8010790:	6263      	str	r3, [r4, #36]	; 0x24
 8010792:	4b05      	ldr	r3, [pc, #20]	; (80107a8 <std+0x3c>)
 8010794:	62a3      	str	r3, [r4, #40]	; 0x28
 8010796:	4b05      	ldr	r3, [pc, #20]	; (80107ac <std+0x40>)
 8010798:	62e3      	str	r3, [r4, #44]	; 0x2c
 801079a:	4b05      	ldr	r3, [pc, #20]	; (80107b0 <std+0x44>)
 801079c:	6224      	str	r4, [r4, #32]
 801079e:	6323      	str	r3, [r4, #48]	; 0x30
 80107a0:	bd10      	pop	{r4, pc}
 80107a2:	bf00      	nop
 80107a4:	08012039 	.word	0x08012039
 80107a8:	0801205b 	.word	0x0801205b
 80107ac:	08012093 	.word	0x08012093
 80107b0:	080120b7 	.word	0x080120b7

080107b4 <_cleanup_r>:
 80107b4:	4901      	ldr	r1, [pc, #4]	; (80107bc <_cleanup_r+0x8>)
 80107b6:	f000 b8af 	b.w	8010918 <_fwalk_reent>
 80107ba:	bf00      	nop
 80107bc:	080106f5 	.word	0x080106f5

080107c0 <__sfmoreglue>:
 80107c0:	b570      	push	{r4, r5, r6, lr}
 80107c2:	1e4a      	subs	r2, r1, #1
 80107c4:	2568      	movs	r5, #104	; 0x68
 80107c6:	4355      	muls	r5, r2
 80107c8:	460e      	mov	r6, r1
 80107ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80107ce:	f7fd fa15 	bl	800dbfc <_malloc_r>
 80107d2:	4604      	mov	r4, r0
 80107d4:	b140      	cbz	r0, 80107e8 <__sfmoreglue+0x28>
 80107d6:	2100      	movs	r1, #0
 80107d8:	e9c0 1600 	strd	r1, r6, [r0]
 80107dc:	300c      	adds	r0, #12
 80107de:	60a0      	str	r0, [r4, #8]
 80107e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80107e4:	f7fd f9a2 	bl	800db2c <memset>
 80107e8:	4620      	mov	r0, r4
 80107ea:	bd70      	pop	{r4, r5, r6, pc}

080107ec <__sfp_lock_acquire>:
 80107ec:	4801      	ldr	r0, [pc, #4]	; (80107f4 <__sfp_lock_acquire+0x8>)
 80107ee:	f000 bc26 	b.w	801103e <__retarget_lock_acquire_recursive>
 80107f2:	bf00      	nop
 80107f4:	2000746c 	.word	0x2000746c

080107f8 <__sfp_lock_release>:
 80107f8:	4801      	ldr	r0, [pc, #4]	; (8010800 <__sfp_lock_release+0x8>)
 80107fa:	f000 bc21 	b.w	8011040 <__retarget_lock_release_recursive>
 80107fe:	bf00      	nop
 8010800:	2000746c 	.word	0x2000746c

08010804 <__sinit_lock_acquire>:
 8010804:	4801      	ldr	r0, [pc, #4]	; (801080c <__sinit_lock_acquire+0x8>)
 8010806:	f000 bc1a 	b.w	801103e <__retarget_lock_acquire_recursive>
 801080a:	bf00      	nop
 801080c:	20007467 	.word	0x20007467

08010810 <__sinit_lock_release>:
 8010810:	4801      	ldr	r0, [pc, #4]	; (8010818 <__sinit_lock_release+0x8>)
 8010812:	f000 bc15 	b.w	8011040 <__retarget_lock_release_recursive>
 8010816:	bf00      	nop
 8010818:	20007467 	.word	0x20007467

0801081c <__sinit>:
 801081c:	b510      	push	{r4, lr}
 801081e:	4604      	mov	r4, r0
 8010820:	f7ff fff0 	bl	8010804 <__sinit_lock_acquire>
 8010824:	69a3      	ldr	r3, [r4, #24]
 8010826:	b11b      	cbz	r3, 8010830 <__sinit+0x14>
 8010828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801082c:	f7ff bff0 	b.w	8010810 <__sinit_lock_release>
 8010830:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010834:	6523      	str	r3, [r4, #80]	; 0x50
 8010836:	4b13      	ldr	r3, [pc, #76]	; (8010884 <__sinit+0x68>)
 8010838:	4a13      	ldr	r2, [pc, #76]	; (8010888 <__sinit+0x6c>)
 801083a:	681b      	ldr	r3, [r3, #0]
 801083c:	62a2      	str	r2, [r4, #40]	; 0x28
 801083e:	42a3      	cmp	r3, r4
 8010840:	bf04      	itt	eq
 8010842:	2301      	moveq	r3, #1
 8010844:	61a3      	streq	r3, [r4, #24]
 8010846:	4620      	mov	r0, r4
 8010848:	f000 f820 	bl	801088c <__sfp>
 801084c:	6060      	str	r0, [r4, #4]
 801084e:	4620      	mov	r0, r4
 8010850:	f000 f81c 	bl	801088c <__sfp>
 8010854:	60a0      	str	r0, [r4, #8]
 8010856:	4620      	mov	r0, r4
 8010858:	f000 f818 	bl	801088c <__sfp>
 801085c:	2200      	movs	r2, #0
 801085e:	60e0      	str	r0, [r4, #12]
 8010860:	2104      	movs	r1, #4
 8010862:	6860      	ldr	r0, [r4, #4]
 8010864:	f7ff ff82 	bl	801076c <std>
 8010868:	68a0      	ldr	r0, [r4, #8]
 801086a:	2201      	movs	r2, #1
 801086c:	2109      	movs	r1, #9
 801086e:	f7ff ff7d 	bl	801076c <std>
 8010872:	68e0      	ldr	r0, [r4, #12]
 8010874:	2202      	movs	r2, #2
 8010876:	2112      	movs	r1, #18
 8010878:	f7ff ff78 	bl	801076c <std>
 801087c:	2301      	movs	r3, #1
 801087e:	61a3      	str	r3, [r4, #24]
 8010880:	e7d2      	b.n	8010828 <__sinit+0xc>
 8010882:	bf00      	nop
 8010884:	08014494 	.word	0x08014494
 8010888:	080107b5 	.word	0x080107b5

0801088c <__sfp>:
 801088c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801088e:	4607      	mov	r7, r0
 8010890:	f7ff ffac 	bl	80107ec <__sfp_lock_acquire>
 8010894:	4b1e      	ldr	r3, [pc, #120]	; (8010910 <__sfp+0x84>)
 8010896:	681e      	ldr	r6, [r3, #0]
 8010898:	69b3      	ldr	r3, [r6, #24]
 801089a:	b913      	cbnz	r3, 80108a2 <__sfp+0x16>
 801089c:	4630      	mov	r0, r6
 801089e:	f7ff ffbd 	bl	801081c <__sinit>
 80108a2:	3648      	adds	r6, #72	; 0x48
 80108a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80108a8:	3b01      	subs	r3, #1
 80108aa:	d503      	bpl.n	80108b4 <__sfp+0x28>
 80108ac:	6833      	ldr	r3, [r6, #0]
 80108ae:	b30b      	cbz	r3, 80108f4 <__sfp+0x68>
 80108b0:	6836      	ldr	r6, [r6, #0]
 80108b2:	e7f7      	b.n	80108a4 <__sfp+0x18>
 80108b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80108b8:	b9d5      	cbnz	r5, 80108f0 <__sfp+0x64>
 80108ba:	4b16      	ldr	r3, [pc, #88]	; (8010914 <__sfp+0x88>)
 80108bc:	60e3      	str	r3, [r4, #12]
 80108be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80108c2:	6665      	str	r5, [r4, #100]	; 0x64
 80108c4:	f000 fbba 	bl	801103c <__retarget_lock_init_recursive>
 80108c8:	f7ff ff96 	bl	80107f8 <__sfp_lock_release>
 80108cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80108d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80108d4:	6025      	str	r5, [r4, #0]
 80108d6:	61a5      	str	r5, [r4, #24]
 80108d8:	2208      	movs	r2, #8
 80108da:	4629      	mov	r1, r5
 80108dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80108e0:	f7fd f924 	bl	800db2c <memset>
 80108e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80108e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80108ec:	4620      	mov	r0, r4
 80108ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80108f0:	3468      	adds	r4, #104	; 0x68
 80108f2:	e7d9      	b.n	80108a8 <__sfp+0x1c>
 80108f4:	2104      	movs	r1, #4
 80108f6:	4638      	mov	r0, r7
 80108f8:	f7ff ff62 	bl	80107c0 <__sfmoreglue>
 80108fc:	4604      	mov	r4, r0
 80108fe:	6030      	str	r0, [r6, #0]
 8010900:	2800      	cmp	r0, #0
 8010902:	d1d5      	bne.n	80108b0 <__sfp+0x24>
 8010904:	f7ff ff78 	bl	80107f8 <__sfp_lock_release>
 8010908:	230c      	movs	r3, #12
 801090a:	603b      	str	r3, [r7, #0]
 801090c:	e7ee      	b.n	80108ec <__sfp+0x60>
 801090e:	bf00      	nop
 8010910:	08014494 	.word	0x08014494
 8010914:	ffff0001 	.word	0xffff0001

08010918 <_fwalk_reent>:
 8010918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801091c:	4606      	mov	r6, r0
 801091e:	4688      	mov	r8, r1
 8010920:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010924:	2700      	movs	r7, #0
 8010926:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801092a:	f1b9 0901 	subs.w	r9, r9, #1
 801092e:	d505      	bpl.n	801093c <_fwalk_reent+0x24>
 8010930:	6824      	ldr	r4, [r4, #0]
 8010932:	2c00      	cmp	r4, #0
 8010934:	d1f7      	bne.n	8010926 <_fwalk_reent+0xe>
 8010936:	4638      	mov	r0, r7
 8010938:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801093c:	89ab      	ldrh	r3, [r5, #12]
 801093e:	2b01      	cmp	r3, #1
 8010940:	d907      	bls.n	8010952 <_fwalk_reent+0x3a>
 8010942:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010946:	3301      	adds	r3, #1
 8010948:	d003      	beq.n	8010952 <_fwalk_reent+0x3a>
 801094a:	4629      	mov	r1, r5
 801094c:	4630      	mov	r0, r6
 801094e:	47c0      	blx	r8
 8010950:	4307      	orrs	r7, r0
 8010952:	3568      	adds	r5, #104	; 0x68
 8010954:	e7e9      	b.n	801092a <_fwalk_reent+0x12>

08010956 <rshift>:
 8010956:	6903      	ldr	r3, [r0, #16]
 8010958:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801095c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010960:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010964:	f100 0414 	add.w	r4, r0, #20
 8010968:	dd45      	ble.n	80109f6 <rshift+0xa0>
 801096a:	f011 011f 	ands.w	r1, r1, #31
 801096e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010972:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010976:	d10c      	bne.n	8010992 <rshift+0x3c>
 8010978:	f100 0710 	add.w	r7, r0, #16
 801097c:	4629      	mov	r1, r5
 801097e:	42b1      	cmp	r1, r6
 8010980:	d334      	bcc.n	80109ec <rshift+0x96>
 8010982:	1a9b      	subs	r3, r3, r2
 8010984:	009b      	lsls	r3, r3, #2
 8010986:	1eea      	subs	r2, r5, #3
 8010988:	4296      	cmp	r6, r2
 801098a:	bf38      	it	cc
 801098c:	2300      	movcc	r3, #0
 801098e:	4423      	add	r3, r4
 8010990:	e015      	b.n	80109be <rshift+0x68>
 8010992:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010996:	f1c1 0820 	rsb	r8, r1, #32
 801099a:	40cf      	lsrs	r7, r1
 801099c:	f105 0e04 	add.w	lr, r5, #4
 80109a0:	46a1      	mov	r9, r4
 80109a2:	4576      	cmp	r6, lr
 80109a4:	46f4      	mov	ip, lr
 80109a6:	d815      	bhi.n	80109d4 <rshift+0x7e>
 80109a8:	1a9b      	subs	r3, r3, r2
 80109aa:	009a      	lsls	r2, r3, #2
 80109ac:	3a04      	subs	r2, #4
 80109ae:	3501      	adds	r5, #1
 80109b0:	42ae      	cmp	r6, r5
 80109b2:	bf38      	it	cc
 80109b4:	2200      	movcc	r2, #0
 80109b6:	18a3      	adds	r3, r4, r2
 80109b8:	50a7      	str	r7, [r4, r2]
 80109ba:	b107      	cbz	r7, 80109be <rshift+0x68>
 80109bc:	3304      	adds	r3, #4
 80109be:	1b1a      	subs	r2, r3, r4
 80109c0:	42a3      	cmp	r3, r4
 80109c2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80109c6:	bf08      	it	eq
 80109c8:	2300      	moveq	r3, #0
 80109ca:	6102      	str	r2, [r0, #16]
 80109cc:	bf08      	it	eq
 80109ce:	6143      	streq	r3, [r0, #20]
 80109d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80109d4:	f8dc c000 	ldr.w	ip, [ip]
 80109d8:	fa0c fc08 	lsl.w	ip, ip, r8
 80109dc:	ea4c 0707 	orr.w	r7, ip, r7
 80109e0:	f849 7b04 	str.w	r7, [r9], #4
 80109e4:	f85e 7b04 	ldr.w	r7, [lr], #4
 80109e8:	40cf      	lsrs	r7, r1
 80109ea:	e7da      	b.n	80109a2 <rshift+0x4c>
 80109ec:	f851 cb04 	ldr.w	ip, [r1], #4
 80109f0:	f847 cf04 	str.w	ip, [r7, #4]!
 80109f4:	e7c3      	b.n	801097e <rshift+0x28>
 80109f6:	4623      	mov	r3, r4
 80109f8:	e7e1      	b.n	80109be <rshift+0x68>

080109fa <__hexdig_fun>:
 80109fa:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80109fe:	2b09      	cmp	r3, #9
 8010a00:	d802      	bhi.n	8010a08 <__hexdig_fun+0xe>
 8010a02:	3820      	subs	r0, #32
 8010a04:	b2c0      	uxtb	r0, r0
 8010a06:	4770      	bx	lr
 8010a08:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8010a0c:	2b05      	cmp	r3, #5
 8010a0e:	d801      	bhi.n	8010a14 <__hexdig_fun+0x1a>
 8010a10:	3847      	subs	r0, #71	; 0x47
 8010a12:	e7f7      	b.n	8010a04 <__hexdig_fun+0xa>
 8010a14:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8010a18:	2b05      	cmp	r3, #5
 8010a1a:	d801      	bhi.n	8010a20 <__hexdig_fun+0x26>
 8010a1c:	3827      	subs	r0, #39	; 0x27
 8010a1e:	e7f1      	b.n	8010a04 <__hexdig_fun+0xa>
 8010a20:	2000      	movs	r0, #0
 8010a22:	4770      	bx	lr

08010a24 <__gethex>:
 8010a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a28:	ed2d 8b02 	vpush	{d8}
 8010a2c:	b089      	sub	sp, #36	; 0x24
 8010a2e:	ee08 0a10 	vmov	s16, r0
 8010a32:	9304      	str	r3, [sp, #16]
 8010a34:	4bbc      	ldr	r3, [pc, #752]	; (8010d28 <__gethex+0x304>)
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	9301      	str	r3, [sp, #4]
 8010a3a:	4618      	mov	r0, r3
 8010a3c:	468b      	mov	fp, r1
 8010a3e:	4690      	mov	r8, r2
 8010a40:	f7ef fbe6 	bl	8000210 <strlen>
 8010a44:	9b01      	ldr	r3, [sp, #4]
 8010a46:	f8db 2000 	ldr.w	r2, [fp]
 8010a4a:	4403      	add	r3, r0
 8010a4c:	4682      	mov	sl, r0
 8010a4e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010a52:	9305      	str	r3, [sp, #20]
 8010a54:	1c93      	adds	r3, r2, #2
 8010a56:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8010a5a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8010a5e:	32fe      	adds	r2, #254	; 0xfe
 8010a60:	18d1      	adds	r1, r2, r3
 8010a62:	461f      	mov	r7, r3
 8010a64:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010a68:	9100      	str	r1, [sp, #0]
 8010a6a:	2830      	cmp	r0, #48	; 0x30
 8010a6c:	d0f8      	beq.n	8010a60 <__gethex+0x3c>
 8010a6e:	f7ff ffc4 	bl	80109fa <__hexdig_fun>
 8010a72:	4604      	mov	r4, r0
 8010a74:	2800      	cmp	r0, #0
 8010a76:	d13a      	bne.n	8010aee <__gethex+0xca>
 8010a78:	9901      	ldr	r1, [sp, #4]
 8010a7a:	4652      	mov	r2, sl
 8010a7c:	4638      	mov	r0, r7
 8010a7e:	f001 fb1e 	bl	80120be <strncmp>
 8010a82:	4605      	mov	r5, r0
 8010a84:	2800      	cmp	r0, #0
 8010a86:	d168      	bne.n	8010b5a <__gethex+0x136>
 8010a88:	f817 000a 	ldrb.w	r0, [r7, sl]
 8010a8c:	eb07 060a 	add.w	r6, r7, sl
 8010a90:	f7ff ffb3 	bl	80109fa <__hexdig_fun>
 8010a94:	2800      	cmp	r0, #0
 8010a96:	d062      	beq.n	8010b5e <__gethex+0x13a>
 8010a98:	4633      	mov	r3, r6
 8010a9a:	7818      	ldrb	r0, [r3, #0]
 8010a9c:	2830      	cmp	r0, #48	; 0x30
 8010a9e:	461f      	mov	r7, r3
 8010aa0:	f103 0301 	add.w	r3, r3, #1
 8010aa4:	d0f9      	beq.n	8010a9a <__gethex+0x76>
 8010aa6:	f7ff ffa8 	bl	80109fa <__hexdig_fun>
 8010aaa:	2301      	movs	r3, #1
 8010aac:	fab0 f480 	clz	r4, r0
 8010ab0:	0964      	lsrs	r4, r4, #5
 8010ab2:	4635      	mov	r5, r6
 8010ab4:	9300      	str	r3, [sp, #0]
 8010ab6:	463a      	mov	r2, r7
 8010ab8:	4616      	mov	r6, r2
 8010aba:	3201      	adds	r2, #1
 8010abc:	7830      	ldrb	r0, [r6, #0]
 8010abe:	f7ff ff9c 	bl	80109fa <__hexdig_fun>
 8010ac2:	2800      	cmp	r0, #0
 8010ac4:	d1f8      	bne.n	8010ab8 <__gethex+0x94>
 8010ac6:	9901      	ldr	r1, [sp, #4]
 8010ac8:	4652      	mov	r2, sl
 8010aca:	4630      	mov	r0, r6
 8010acc:	f001 faf7 	bl	80120be <strncmp>
 8010ad0:	b980      	cbnz	r0, 8010af4 <__gethex+0xd0>
 8010ad2:	b94d      	cbnz	r5, 8010ae8 <__gethex+0xc4>
 8010ad4:	eb06 050a 	add.w	r5, r6, sl
 8010ad8:	462a      	mov	r2, r5
 8010ada:	4616      	mov	r6, r2
 8010adc:	3201      	adds	r2, #1
 8010ade:	7830      	ldrb	r0, [r6, #0]
 8010ae0:	f7ff ff8b 	bl	80109fa <__hexdig_fun>
 8010ae4:	2800      	cmp	r0, #0
 8010ae6:	d1f8      	bne.n	8010ada <__gethex+0xb6>
 8010ae8:	1bad      	subs	r5, r5, r6
 8010aea:	00ad      	lsls	r5, r5, #2
 8010aec:	e004      	b.n	8010af8 <__gethex+0xd4>
 8010aee:	2400      	movs	r4, #0
 8010af0:	4625      	mov	r5, r4
 8010af2:	e7e0      	b.n	8010ab6 <__gethex+0x92>
 8010af4:	2d00      	cmp	r5, #0
 8010af6:	d1f7      	bne.n	8010ae8 <__gethex+0xc4>
 8010af8:	7833      	ldrb	r3, [r6, #0]
 8010afa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010afe:	2b50      	cmp	r3, #80	; 0x50
 8010b00:	d13b      	bne.n	8010b7a <__gethex+0x156>
 8010b02:	7873      	ldrb	r3, [r6, #1]
 8010b04:	2b2b      	cmp	r3, #43	; 0x2b
 8010b06:	d02c      	beq.n	8010b62 <__gethex+0x13e>
 8010b08:	2b2d      	cmp	r3, #45	; 0x2d
 8010b0a:	d02e      	beq.n	8010b6a <__gethex+0x146>
 8010b0c:	1c71      	adds	r1, r6, #1
 8010b0e:	f04f 0900 	mov.w	r9, #0
 8010b12:	7808      	ldrb	r0, [r1, #0]
 8010b14:	f7ff ff71 	bl	80109fa <__hexdig_fun>
 8010b18:	1e43      	subs	r3, r0, #1
 8010b1a:	b2db      	uxtb	r3, r3
 8010b1c:	2b18      	cmp	r3, #24
 8010b1e:	d82c      	bhi.n	8010b7a <__gethex+0x156>
 8010b20:	f1a0 0210 	sub.w	r2, r0, #16
 8010b24:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010b28:	f7ff ff67 	bl	80109fa <__hexdig_fun>
 8010b2c:	1e43      	subs	r3, r0, #1
 8010b2e:	b2db      	uxtb	r3, r3
 8010b30:	2b18      	cmp	r3, #24
 8010b32:	d91d      	bls.n	8010b70 <__gethex+0x14c>
 8010b34:	f1b9 0f00 	cmp.w	r9, #0
 8010b38:	d000      	beq.n	8010b3c <__gethex+0x118>
 8010b3a:	4252      	negs	r2, r2
 8010b3c:	4415      	add	r5, r2
 8010b3e:	f8cb 1000 	str.w	r1, [fp]
 8010b42:	b1e4      	cbz	r4, 8010b7e <__gethex+0x15a>
 8010b44:	9b00      	ldr	r3, [sp, #0]
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	bf14      	ite	ne
 8010b4a:	2700      	movne	r7, #0
 8010b4c:	2706      	moveq	r7, #6
 8010b4e:	4638      	mov	r0, r7
 8010b50:	b009      	add	sp, #36	; 0x24
 8010b52:	ecbd 8b02 	vpop	{d8}
 8010b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b5a:	463e      	mov	r6, r7
 8010b5c:	4625      	mov	r5, r4
 8010b5e:	2401      	movs	r4, #1
 8010b60:	e7ca      	b.n	8010af8 <__gethex+0xd4>
 8010b62:	f04f 0900 	mov.w	r9, #0
 8010b66:	1cb1      	adds	r1, r6, #2
 8010b68:	e7d3      	b.n	8010b12 <__gethex+0xee>
 8010b6a:	f04f 0901 	mov.w	r9, #1
 8010b6e:	e7fa      	b.n	8010b66 <__gethex+0x142>
 8010b70:	230a      	movs	r3, #10
 8010b72:	fb03 0202 	mla	r2, r3, r2, r0
 8010b76:	3a10      	subs	r2, #16
 8010b78:	e7d4      	b.n	8010b24 <__gethex+0x100>
 8010b7a:	4631      	mov	r1, r6
 8010b7c:	e7df      	b.n	8010b3e <__gethex+0x11a>
 8010b7e:	1bf3      	subs	r3, r6, r7
 8010b80:	3b01      	subs	r3, #1
 8010b82:	4621      	mov	r1, r4
 8010b84:	2b07      	cmp	r3, #7
 8010b86:	dc0b      	bgt.n	8010ba0 <__gethex+0x17c>
 8010b88:	ee18 0a10 	vmov	r0, s16
 8010b8c:	f000 fadc 	bl	8011148 <_Balloc>
 8010b90:	4604      	mov	r4, r0
 8010b92:	b940      	cbnz	r0, 8010ba6 <__gethex+0x182>
 8010b94:	4b65      	ldr	r3, [pc, #404]	; (8010d2c <__gethex+0x308>)
 8010b96:	4602      	mov	r2, r0
 8010b98:	21de      	movs	r1, #222	; 0xde
 8010b9a:	4865      	ldr	r0, [pc, #404]	; (8010d30 <__gethex+0x30c>)
 8010b9c:	f001 fac0 	bl	8012120 <__assert_func>
 8010ba0:	3101      	adds	r1, #1
 8010ba2:	105b      	asrs	r3, r3, #1
 8010ba4:	e7ee      	b.n	8010b84 <__gethex+0x160>
 8010ba6:	f100 0914 	add.w	r9, r0, #20
 8010baa:	f04f 0b00 	mov.w	fp, #0
 8010bae:	f1ca 0301 	rsb	r3, sl, #1
 8010bb2:	f8cd 9008 	str.w	r9, [sp, #8]
 8010bb6:	f8cd b000 	str.w	fp, [sp]
 8010bba:	9306      	str	r3, [sp, #24]
 8010bbc:	42b7      	cmp	r7, r6
 8010bbe:	d340      	bcc.n	8010c42 <__gethex+0x21e>
 8010bc0:	9802      	ldr	r0, [sp, #8]
 8010bc2:	9b00      	ldr	r3, [sp, #0]
 8010bc4:	f840 3b04 	str.w	r3, [r0], #4
 8010bc8:	eba0 0009 	sub.w	r0, r0, r9
 8010bcc:	1080      	asrs	r0, r0, #2
 8010bce:	0146      	lsls	r6, r0, #5
 8010bd0:	6120      	str	r0, [r4, #16]
 8010bd2:	4618      	mov	r0, r3
 8010bd4:	f000 fbae 	bl	8011334 <__hi0bits>
 8010bd8:	1a30      	subs	r0, r6, r0
 8010bda:	f8d8 6000 	ldr.w	r6, [r8]
 8010bde:	42b0      	cmp	r0, r6
 8010be0:	dd63      	ble.n	8010caa <__gethex+0x286>
 8010be2:	1b87      	subs	r7, r0, r6
 8010be4:	4639      	mov	r1, r7
 8010be6:	4620      	mov	r0, r4
 8010be8:	f000 ff48 	bl	8011a7c <__any_on>
 8010bec:	4682      	mov	sl, r0
 8010bee:	b1a8      	cbz	r0, 8010c1c <__gethex+0x1f8>
 8010bf0:	1e7b      	subs	r3, r7, #1
 8010bf2:	1159      	asrs	r1, r3, #5
 8010bf4:	f003 021f 	and.w	r2, r3, #31
 8010bf8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010bfc:	f04f 0a01 	mov.w	sl, #1
 8010c00:	fa0a f202 	lsl.w	r2, sl, r2
 8010c04:	420a      	tst	r2, r1
 8010c06:	d009      	beq.n	8010c1c <__gethex+0x1f8>
 8010c08:	4553      	cmp	r3, sl
 8010c0a:	dd05      	ble.n	8010c18 <__gethex+0x1f4>
 8010c0c:	1eb9      	subs	r1, r7, #2
 8010c0e:	4620      	mov	r0, r4
 8010c10:	f000 ff34 	bl	8011a7c <__any_on>
 8010c14:	2800      	cmp	r0, #0
 8010c16:	d145      	bne.n	8010ca4 <__gethex+0x280>
 8010c18:	f04f 0a02 	mov.w	sl, #2
 8010c1c:	4639      	mov	r1, r7
 8010c1e:	4620      	mov	r0, r4
 8010c20:	f7ff fe99 	bl	8010956 <rshift>
 8010c24:	443d      	add	r5, r7
 8010c26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010c2a:	42ab      	cmp	r3, r5
 8010c2c:	da4c      	bge.n	8010cc8 <__gethex+0x2a4>
 8010c2e:	ee18 0a10 	vmov	r0, s16
 8010c32:	4621      	mov	r1, r4
 8010c34:	f000 fac8 	bl	80111c8 <_Bfree>
 8010c38:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010c3a:	2300      	movs	r3, #0
 8010c3c:	6013      	str	r3, [r2, #0]
 8010c3e:	27a3      	movs	r7, #163	; 0xa3
 8010c40:	e785      	b.n	8010b4e <__gethex+0x12a>
 8010c42:	1e73      	subs	r3, r6, #1
 8010c44:	9a05      	ldr	r2, [sp, #20]
 8010c46:	9303      	str	r3, [sp, #12]
 8010c48:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010c4c:	4293      	cmp	r3, r2
 8010c4e:	d019      	beq.n	8010c84 <__gethex+0x260>
 8010c50:	f1bb 0f20 	cmp.w	fp, #32
 8010c54:	d107      	bne.n	8010c66 <__gethex+0x242>
 8010c56:	9b02      	ldr	r3, [sp, #8]
 8010c58:	9a00      	ldr	r2, [sp, #0]
 8010c5a:	f843 2b04 	str.w	r2, [r3], #4
 8010c5e:	9302      	str	r3, [sp, #8]
 8010c60:	2300      	movs	r3, #0
 8010c62:	9300      	str	r3, [sp, #0]
 8010c64:	469b      	mov	fp, r3
 8010c66:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010c6a:	f7ff fec6 	bl	80109fa <__hexdig_fun>
 8010c6e:	9b00      	ldr	r3, [sp, #0]
 8010c70:	f000 000f 	and.w	r0, r0, #15
 8010c74:	fa00 f00b 	lsl.w	r0, r0, fp
 8010c78:	4303      	orrs	r3, r0
 8010c7a:	9300      	str	r3, [sp, #0]
 8010c7c:	f10b 0b04 	add.w	fp, fp, #4
 8010c80:	9b03      	ldr	r3, [sp, #12]
 8010c82:	e00d      	b.n	8010ca0 <__gethex+0x27c>
 8010c84:	9b03      	ldr	r3, [sp, #12]
 8010c86:	9a06      	ldr	r2, [sp, #24]
 8010c88:	4413      	add	r3, r2
 8010c8a:	42bb      	cmp	r3, r7
 8010c8c:	d3e0      	bcc.n	8010c50 <__gethex+0x22c>
 8010c8e:	4618      	mov	r0, r3
 8010c90:	9901      	ldr	r1, [sp, #4]
 8010c92:	9307      	str	r3, [sp, #28]
 8010c94:	4652      	mov	r2, sl
 8010c96:	f001 fa12 	bl	80120be <strncmp>
 8010c9a:	9b07      	ldr	r3, [sp, #28]
 8010c9c:	2800      	cmp	r0, #0
 8010c9e:	d1d7      	bne.n	8010c50 <__gethex+0x22c>
 8010ca0:	461e      	mov	r6, r3
 8010ca2:	e78b      	b.n	8010bbc <__gethex+0x198>
 8010ca4:	f04f 0a03 	mov.w	sl, #3
 8010ca8:	e7b8      	b.n	8010c1c <__gethex+0x1f8>
 8010caa:	da0a      	bge.n	8010cc2 <__gethex+0x29e>
 8010cac:	1a37      	subs	r7, r6, r0
 8010cae:	4621      	mov	r1, r4
 8010cb0:	ee18 0a10 	vmov	r0, s16
 8010cb4:	463a      	mov	r2, r7
 8010cb6:	f000 fca3 	bl	8011600 <__lshift>
 8010cba:	1bed      	subs	r5, r5, r7
 8010cbc:	4604      	mov	r4, r0
 8010cbe:	f100 0914 	add.w	r9, r0, #20
 8010cc2:	f04f 0a00 	mov.w	sl, #0
 8010cc6:	e7ae      	b.n	8010c26 <__gethex+0x202>
 8010cc8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010ccc:	42a8      	cmp	r0, r5
 8010cce:	dd72      	ble.n	8010db6 <__gethex+0x392>
 8010cd0:	1b45      	subs	r5, r0, r5
 8010cd2:	42ae      	cmp	r6, r5
 8010cd4:	dc36      	bgt.n	8010d44 <__gethex+0x320>
 8010cd6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010cda:	2b02      	cmp	r3, #2
 8010cdc:	d02a      	beq.n	8010d34 <__gethex+0x310>
 8010cde:	2b03      	cmp	r3, #3
 8010ce0:	d02c      	beq.n	8010d3c <__gethex+0x318>
 8010ce2:	2b01      	cmp	r3, #1
 8010ce4:	d115      	bne.n	8010d12 <__gethex+0x2ee>
 8010ce6:	42ae      	cmp	r6, r5
 8010ce8:	d113      	bne.n	8010d12 <__gethex+0x2ee>
 8010cea:	2e01      	cmp	r6, #1
 8010cec:	d10b      	bne.n	8010d06 <__gethex+0x2e2>
 8010cee:	9a04      	ldr	r2, [sp, #16]
 8010cf0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010cf4:	6013      	str	r3, [r2, #0]
 8010cf6:	2301      	movs	r3, #1
 8010cf8:	6123      	str	r3, [r4, #16]
 8010cfa:	f8c9 3000 	str.w	r3, [r9]
 8010cfe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010d00:	2762      	movs	r7, #98	; 0x62
 8010d02:	601c      	str	r4, [r3, #0]
 8010d04:	e723      	b.n	8010b4e <__gethex+0x12a>
 8010d06:	1e71      	subs	r1, r6, #1
 8010d08:	4620      	mov	r0, r4
 8010d0a:	f000 feb7 	bl	8011a7c <__any_on>
 8010d0e:	2800      	cmp	r0, #0
 8010d10:	d1ed      	bne.n	8010cee <__gethex+0x2ca>
 8010d12:	ee18 0a10 	vmov	r0, s16
 8010d16:	4621      	mov	r1, r4
 8010d18:	f000 fa56 	bl	80111c8 <_Bfree>
 8010d1c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010d1e:	2300      	movs	r3, #0
 8010d20:	6013      	str	r3, [r2, #0]
 8010d22:	2750      	movs	r7, #80	; 0x50
 8010d24:	e713      	b.n	8010b4e <__gethex+0x12a>
 8010d26:	bf00      	nop
 8010d28:	0801478c 	.word	0x0801478c
 8010d2c:	080146ac 	.word	0x080146ac
 8010d30:	08014720 	.word	0x08014720
 8010d34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d1eb      	bne.n	8010d12 <__gethex+0x2ee>
 8010d3a:	e7d8      	b.n	8010cee <__gethex+0x2ca>
 8010d3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d1d5      	bne.n	8010cee <__gethex+0x2ca>
 8010d42:	e7e6      	b.n	8010d12 <__gethex+0x2ee>
 8010d44:	1e6f      	subs	r7, r5, #1
 8010d46:	f1ba 0f00 	cmp.w	sl, #0
 8010d4a:	d131      	bne.n	8010db0 <__gethex+0x38c>
 8010d4c:	b127      	cbz	r7, 8010d58 <__gethex+0x334>
 8010d4e:	4639      	mov	r1, r7
 8010d50:	4620      	mov	r0, r4
 8010d52:	f000 fe93 	bl	8011a7c <__any_on>
 8010d56:	4682      	mov	sl, r0
 8010d58:	117b      	asrs	r3, r7, #5
 8010d5a:	2101      	movs	r1, #1
 8010d5c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010d60:	f007 071f 	and.w	r7, r7, #31
 8010d64:	fa01 f707 	lsl.w	r7, r1, r7
 8010d68:	421f      	tst	r7, r3
 8010d6a:	4629      	mov	r1, r5
 8010d6c:	4620      	mov	r0, r4
 8010d6e:	bf18      	it	ne
 8010d70:	f04a 0a02 	orrne.w	sl, sl, #2
 8010d74:	1b76      	subs	r6, r6, r5
 8010d76:	f7ff fdee 	bl	8010956 <rshift>
 8010d7a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010d7e:	2702      	movs	r7, #2
 8010d80:	f1ba 0f00 	cmp.w	sl, #0
 8010d84:	d048      	beq.n	8010e18 <__gethex+0x3f4>
 8010d86:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010d8a:	2b02      	cmp	r3, #2
 8010d8c:	d015      	beq.n	8010dba <__gethex+0x396>
 8010d8e:	2b03      	cmp	r3, #3
 8010d90:	d017      	beq.n	8010dc2 <__gethex+0x39e>
 8010d92:	2b01      	cmp	r3, #1
 8010d94:	d109      	bne.n	8010daa <__gethex+0x386>
 8010d96:	f01a 0f02 	tst.w	sl, #2
 8010d9a:	d006      	beq.n	8010daa <__gethex+0x386>
 8010d9c:	f8d9 0000 	ldr.w	r0, [r9]
 8010da0:	ea4a 0a00 	orr.w	sl, sl, r0
 8010da4:	f01a 0f01 	tst.w	sl, #1
 8010da8:	d10e      	bne.n	8010dc8 <__gethex+0x3a4>
 8010daa:	f047 0710 	orr.w	r7, r7, #16
 8010dae:	e033      	b.n	8010e18 <__gethex+0x3f4>
 8010db0:	f04f 0a01 	mov.w	sl, #1
 8010db4:	e7d0      	b.n	8010d58 <__gethex+0x334>
 8010db6:	2701      	movs	r7, #1
 8010db8:	e7e2      	b.n	8010d80 <__gethex+0x35c>
 8010dba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010dbc:	f1c3 0301 	rsb	r3, r3, #1
 8010dc0:	9315      	str	r3, [sp, #84]	; 0x54
 8010dc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d0f0      	beq.n	8010daa <__gethex+0x386>
 8010dc8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010dcc:	f104 0314 	add.w	r3, r4, #20
 8010dd0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010dd4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010dd8:	f04f 0c00 	mov.w	ip, #0
 8010ddc:	4618      	mov	r0, r3
 8010dde:	f853 2b04 	ldr.w	r2, [r3], #4
 8010de2:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8010de6:	d01c      	beq.n	8010e22 <__gethex+0x3fe>
 8010de8:	3201      	adds	r2, #1
 8010dea:	6002      	str	r2, [r0, #0]
 8010dec:	2f02      	cmp	r7, #2
 8010dee:	f104 0314 	add.w	r3, r4, #20
 8010df2:	d13f      	bne.n	8010e74 <__gethex+0x450>
 8010df4:	f8d8 2000 	ldr.w	r2, [r8]
 8010df8:	3a01      	subs	r2, #1
 8010dfa:	42b2      	cmp	r2, r6
 8010dfc:	d10a      	bne.n	8010e14 <__gethex+0x3f0>
 8010dfe:	1171      	asrs	r1, r6, #5
 8010e00:	2201      	movs	r2, #1
 8010e02:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010e06:	f006 061f 	and.w	r6, r6, #31
 8010e0a:	fa02 f606 	lsl.w	r6, r2, r6
 8010e0e:	421e      	tst	r6, r3
 8010e10:	bf18      	it	ne
 8010e12:	4617      	movne	r7, r2
 8010e14:	f047 0720 	orr.w	r7, r7, #32
 8010e18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010e1a:	601c      	str	r4, [r3, #0]
 8010e1c:	9b04      	ldr	r3, [sp, #16]
 8010e1e:	601d      	str	r5, [r3, #0]
 8010e20:	e695      	b.n	8010b4e <__gethex+0x12a>
 8010e22:	4299      	cmp	r1, r3
 8010e24:	f843 cc04 	str.w	ip, [r3, #-4]
 8010e28:	d8d8      	bhi.n	8010ddc <__gethex+0x3b8>
 8010e2a:	68a3      	ldr	r3, [r4, #8]
 8010e2c:	459b      	cmp	fp, r3
 8010e2e:	db19      	blt.n	8010e64 <__gethex+0x440>
 8010e30:	6861      	ldr	r1, [r4, #4]
 8010e32:	ee18 0a10 	vmov	r0, s16
 8010e36:	3101      	adds	r1, #1
 8010e38:	f000 f986 	bl	8011148 <_Balloc>
 8010e3c:	4681      	mov	r9, r0
 8010e3e:	b918      	cbnz	r0, 8010e48 <__gethex+0x424>
 8010e40:	4b1a      	ldr	r3, [pc, #104]	; (8010eac <__gethex+0x488>)
 8010e42:	4602      	mov	r2, r0
 8010e44:	2184      	movs	r1, #132	; 0x84
 8010e46:	e6a8      	b.n	8010b9a <__gethex+0x176>
 8010e48:	6922      	ldr	r2, [r4, #16]
 8010e4a:	3202      	adds	r2, #2
 8010e4c:	f104 010c 	add.w	r1, r4, #12
 8010e50:	0092      	lsls	r2, r2, #2
 8010e52:	300c      	adds	r0, #12
 8010e54:	f7fc fe5c 	bl	800db10 <memcpy>
 8010e58:	4621      	mov	r1, r4
 8010e5a:	ee18 0a10 	vmov	r0, s16
 8010e5e:	f000 f9b3 	bl	80111c8 <_Bfree>
 8010e62:	464c      	mov	r4, r9
 8010e64:	6923      	ldr	r3, [r4, #16]
 8010e66:	1c5a      	adds	r2, r3, #1
 8010e68:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010e6c:	6122      	str	r2, [r4, #16]
 8010e6e:	2201      	movs	r2, #1
 8010e70:	615a      	str	r2, [r3, #20]
 8010e72:	e7bb      	b.n	8010dec <__gethex+0x3c8>
 8010e74:	6922      	ldr	r2, [r4, #16]
 8010e76:	455a      	cmp	r2, fp
 8010e78:	dd0b      	ble.n	8010e92 <__gethex+0x46e>
 8010e7a:	2101      	movs	r1, #1
 8010e7c:	4620      	mov	r0, r4
 8010e7e:	f7ff fd6a 	bl	8010956 <rshift>
 8010e82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010e86:	3501      	adds	r5, #1
 8010e88:	42ab      	cmp	r3, r5
 8010e8a:	f6ff aed0 	blt.w	8010c2e <__gethex+0x20a>
 8010e8e:	2701      	movs	r7, #1
 8010e90:	e7c0      	b.n	8010e14 <__gethex+0x3f0>
 8010e92:	f016 061f 	ands.w	r6, r6, #31
 8010e96:	d0fa      	beq.n	8010e8e <__gethex+0x46a>
 8010e98:	449a      	add	sl, r3
 8010e9a:	f1c6 0620 	rsb	r6, r6, #32
 8010e9e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8010ea2:	f000 fa47 	bl	8011334 <__hi0bits>
 8010ea6:	42b0      	cmp	r0, r6
 8010ea8:	dbe7      	blt.n	8010e7a <__gethex+0x456>
 8010eaa:	e7f0      	b.n	8010e8e <__gethex+0x46a>
 8010eac:	080146ac 	.word	0x080146ac

08010eb0 <L_shift>:
 8010eb0:	f1c2 0208 	rsb	r2, r2, #8
 8010eb4:	0092      	lsls	r2, r2, #2
 8010eb6:	b570      	push	{r4, r5, r6, lr}
 8010eb8:	f1c2 0620 	rsb	r6, r2, #32
 8010ebc:	6843      	ldr	r3, [r0, #4]
 8010ebe:	6804      	ldr	r4, [r0, #0]
 8010ec0:	fa03 f506 	lsl.w	r5, r3, r6
 8010ec4:	432c      	orrs	r4, r5
 8010ec6:	40d3      	lsrs	r3, r2
 8010ec8:	6004      	str	r4, [r0, #0]
 8010eca:	f840 3f04 	str.w	r3, [r0, #4]!
 8010ece:	4288      	cmp	r0, r1
 8010ed0:	d3f4      	bcc.n	8010ebc <L_shift+0xc>
 8010ed2:	bd70      	pop	{r4, r5, r6, pc}

08010ed4 <__match>:
 8010ed4:	b530      	push	{r4, r5, lr}
 8010ed6:	6803      	ldr	r3, [r0, #0]
 8010ed8:	3301      	adds	r3, #1
 8010eda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010ede:	b914      	cbnz	r4, 8010ee6 <__match+0x12>
 8010ee0:	6003      	str	r3, [r0, #0]
 8010ee2:	2001      	movs	r0, #1
 8010ee4:	bd30      	pop	{r4, r5, pc}
 8010ee6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010eea:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010eee:	2d19      	cmp	r5, #25
 8010ef0:	bf98      	it	ls
 8010ef2:	3220      	addls	r2, #32
 8010ef4:	42a2      	cmp	r2, r4
 8010ef6:	d0f0      	beq.n	8010eda <__match+0x6>
 8010ef8:	2000      	movs	r0, #0
 8010efa:	e7f3      	b.n	8010ee4 <__match+0x10>

08010efc <__hexnan>:
 8010efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f00:	680b      	ldr	r3, [r1, #0]
 8010f02:	6801      	ldr	r1, [r0, #0]
 8010f04:	115e      	asrs	r6, r3, #5
 8010f06:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010f0a:	f013 031f 	ands.w	r3, r3, #31
 8010f0e:	b087      	sub	sp, #28
 8010f10:	bf18      	it	ne
 8010f12:	3604      	addne	r6, #4
 8010f14:	2500      	movs	r5, #0
 8010f16:	1f37      	subs	r7, r6, #4
 8010f18:	4682      	mov	sl, r0
 8010f1a:	4690      	mov	r8, r2
 8010f1c:	9301      	str	r3, [sp, #4]
 8010f1e:	f846 5c04 	str.w	r5, [r6, #-4]
 8010f22:	46b9      	mov	r9, r7
 8010f24:	463c      	mov	r4, r7
 8010f26:	9502      	str	r5, [sp, #8]
 8010f28:	46ab      	mov	fp, r5
 8010f2a:	784a      	ldrb	r2, [r1, #1]
 8010f2c:	1c4b      	adds	r3, r1, #1
 8010f2e:	9303      	str	r3, [sp, #12]
 8010f30:	b342      	cbz	r2, 8010f84 <__hexnan+0x88>
 8010f32:	4610      	mov	r0, r2
 8010f34:	9105      	str	r1, [sp, #20]
 8010f36:	9204      	str	r2, [sp, #16]
 8010f38:	f7ff fd5f 	bl	80109fa <__hexdig_fun>
 8010f3c:	2800      	cmp	r0, #0
 8010f3e:	d14f      	bne.n	8010fe0 <__hexnan+0xe4>
 8010f40:	9a04      	ldr	r2, [sp, #16]
 8010f42:	9905      	ldr	r1, [sp, #20]
 8010f44:	2a20      	cmp	r2, #32
 8010f46:	d818      	bhi.n	8010f7a <__hexnan+0x7e>
 8010f48:	9b02      	ldr	r3, [sp, #8]
 8010f4a:	459b      	cmp	fp, r3
 8010f4c:	dd13      	ble.n	8010f76 <__hexnan+0x7a>
 8010f4e:	454c      	cmp	r4, r9
 8010f50:	d206      	bcs.n	8010f60 <__hexnan+0x64>
 8010f52:	2d07      	cmp	r5, #7
 8010f54:	dc04      	bgt.n	8010f60 <__hexnan+0x64>
 8010f56:	462a      	mov	r2, r5
 8010f58:	4649      	mov	r1, r9
 8010f5a:	4620      	mov	r0, r4
 8010f5c:	f7ff ffa8 	bl	8010eb0 <L_shift>
 8010f60:	4544      	cmp	r4, r8
 8010f62:	d950      	bls.n	8011006 <__hexnan+0x10a>
 8010f64:	2300      	movs	r3, #0
 8010f66:	f1a4 0904 	sub.w	r9, r4, #4
 8010f6a:	f844 3c04 	str.w	r3, [r4, #-4]
 8010f6e:	f8cd b008 	str.w	fp, [sp, #8]
 8010f72:	464c      	mov	r4, r9
 8010f74:	461d      	mov	r5, r3
 8010f76:	9903      	ldr	r1, [sp, #12]
 8010f78:	e7d7      	b.n	8010f2a <__hexnan+0x2e>
 8010f7a:	2a29      	cmp	r2, #41	; 0x29
 8010f7c:	d156      	bne.n	801102c <__hexnan+0x130>
 8010f7e:	3102      	adds	r1, #2
 8010f80:	f8ca 1000 	str.w	r1, [sl]
 8010f84:	f1bb 0f00 	cmp.w	fp, #0
 8010f88:	d050      	beq.n	801102c <__hexnan+0x130>
 8010f8a:	454c      	cmp	r4, r9
 8010f8c:	d206      	bcs.n	8010f9c <__hexnan+0xa0>
 8010f8e:	2d07      	cmp	r5, #7
 8010f90:	dc04      	bgt.n	8010f9c <__hexnan+0xa0>
 8010f92:	462a      	mov	r2, r5
 8010f94:	4649      	mov	r1, r9
 8010f96:	4620      	mov	r0, r4
 8010f98:	f7ff ff8a 	bl	8010eb0 <L_shift>
 8010f9c:	4544      	cmp	r4, r8
 8010f9e:	d934      	bls.n	801100a <__hexnan+0x10e>
 8010fa0:	f1a8 0204 	sub.w	r2, r8, #4
 8010fa4:	4623      	mov	r3, r4
 8010fa6:	f853 1b04 	ldr.w	r1, [r3], #4
 8010faa:	f842 1f04 	str.w	r1, [r2, #4]!
 8010fae:	429f      	cmp	r7, r3
 8010fb0:	d2f9      	bcs.n	8010fa6 <__hexnan+0xaa>
 8010fb2:	1b3b      	subs	r3, r7, r4
 8010fb4:	f023 0303 	bic.w	r3, r3, #3
 8010fb8:	3304      	adds	r3, #4
 8010fba:	3401      	adds	r4, #1
 8010fbc:	3e03      	subs	r6, #3
 8010fbe:	42b4      	cmp	r4, r6
 8010fc0:	bf88      	it	hi
 8010fc2:	2304      	movhi	r3, #4
 8010fc4:	4443      	add	r3, r8
 8010fc6:	2200      	movs	r2, #0
 8010fc8:	f843 2b04 	str.w	r2, [r3], #4
 8010fcc:	429f      	cmp	r7, r3
 8010fce:	d2fb      	bcs.n	8010fc8 <__hexnan+0xcc>
 8010fd0:	683b      	ldr	r3, [r7, #0]
 8010fd2:	b91b      	cbnz	r3, 8010fdc <__hexnan+0xe0>
 8010fd4:	4547      	cmp	r7, r8
 8010fd6:	d127      	bne.n	8011028 <__hexnan+0x12c>
 8010fd8:	2301      	movs	r3, #1
 8010fda:	603b      	str	r3, [r7, #0]
 8010fdc:	2005      	movs	r0, #5
 8010fde:	e026      	b.n	801102e <__hexnan+0x132>
 8010fe0:	3501      	adds	r5, #1
 8010fe2:	2d08      	cmp	r5, #8
 8010fe4:	f10b 0b01 	add.w	fp, fp, #1
 8010fe8:	dd06      	ble.n	8010ff8 <__hexnan+0xfc>
 8010fea:	4544      	cmp	r4, r8
 8010fec:	d9c3      	bls.n	8010f76 <__hexnan+0x7a>
 8010fee:	2300      	movs	r3, #0
 8010ff0:	f844 3c04 	str.w	r3, [r4, #-4]
 8010ff4:	2501      	movs	r5, #1
 8010ff6:	3c04      	subs	r4, #4
 8010ff8:	6822      	ldr	r2, [r4, #0]
 8010ffa:	f000 000f 	and.w	r0, r0, #15
 8010ffe:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8011002:	6022      	str	r2, [r4, #0]
 8011004:	e7b7      	b.n	8010f76 <__hexnan+0x7a>
 8011006:	2508      	movs	r5, #8
 8011008:	e7b5      	b.n	8010f76 <__hexnan+0x7a>
 801100a:	9b01      	ldr	r3, [sp, #4]
 801100c:	2b00      	cmp	r3, #0
 801100e:	d0df      	beq.n	8010fd0 <__hexnan+0xd4>
 8011010:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011014:	f1c3 0320 	rsb	r3, r3, #32
 8011018:	fa22 f303 	lsr.w	r3, r2, r3
 801101c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011020:	401a      	ands	r2, r3
 8011022:	f846 2c04 	str.w	r2, [r6, #-4]
 8011026:	e7d3      	b.n	8010fd0 <__hexnan+0xd4>
 8011028:	3f04      	subs	r7, #4
 801102a:	e7d1      	b.n	8010fd0 <__hexnan+0xd4>
 801102c:	2004      	movs	r0, #4
 801102e:	b007      	add	sp, #28
 8011030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011034 <_localeconv_r>:
 8011034:	4800      	ldr	r0, [pc, #0]	; (8011038 <_localeconv_r+0x4>)
 8011036:	4770      	bx	lr
 8011038:	2000016c 	.word	0x2000016c

0801103c <__retarget_lock_init_recursive>:
 801103c:	4770      	bx	lr

0801103e <__retarget_lock_acquire_recursive>:
 801103e:	4770      	bx	lr

08011040 <__retarget_lock_release_recursive>:
 8011040:	4770      	bx	lr

08011042 <__swhatbuf_r>:
 8011042:	b570      	push	{r4, r5, r6, lr}
 8011044:	460e      	mov	r6, r1
 8011046:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801104a:	2900      	cmp	r1, #0
 801104c:	b096      	sub	sp, #88	; 0x58
 801104e:	4614      	mov	r4, r2
 8011050:	461d      	mov	r5, r3
 8011052:	da07      	bge.n	8011064 <__swhatbuf_r+0x22>
 8011054:	2300      	movs	r3, #0
 8011056:	602b      	str	r3, [r5, #0]
 8011058:	89b3      	ldrh	r3, [r6, #12]
 801105a:	061a      	lsls	r2, r3, #24
 801105c:	d410      	bmi.n	8011080 <__swhatbuf_r+0x3e>
 801105e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011062:	e00e      	b.n	8011082 <__swhatbuf_r+0x40>
 8011064:	466a      	mov	r2, sp
 8011066:	f001 f89b 	bl	80121a0 <_fstat_r>
 801106a:	2800      	cmp	r0, #0
 801106c:	dbf2      	blt.n	8011054 <__swhatbuf_r+0x12>
 801106e:	9a01      	ldr	r2, [sp, #4]
 8011070:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011074:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011078:	425a      	negs	r2, r3
 801107a:	415a      	adcs	r2, r3
 801107c:	602a      	str	r2, [r5, #0]
 801107e:	e7ee      	b.n	801105e <__swhatbuf_r+0x1c>
 8011080:	2340      	movs	r3, #64	; 0x40
 8011082:	2000      	movs	r0, #0
 8011084:	6023      	str	r3, [r4, #0]
 8011086:	b016      	add	sp, #88	; 0x58
 8011088:	bd70      	pop	{r4, r5, r6, pc}
	...

0801108c <__smakebuf_r>:
 801108c:	898b      	ldrh	r3, [r1, #12]
 801108e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011090:	079d      	lsls	r5, r3, #30
 8011092:	4606      	mov	r6, r0
 8011094:	460c      	mov	r4, r1
 8011096:	d507      	bpl.n	80110a8 <__smakebuf_r+0x1c>
 8011098:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801109c:	6023      	str	r3, [r4, #0]
 801109e:	6123      	str	r3, [r4, #16]
 80110a0:	2301      	movs	r3, #1
 80110a2:	6163      	str	r3, [r4, #20]
 80110a4:	b002      	add	sp, #8
 80110a6:	bd70      	pop	{r4, r5, r6, pc}
 80110a8:	ab01      	add	r3, sp, #4
 80110aa:	466a      	mov	r2, sp
 80110ac:	f7ff ffc9 	bl	8011042 <__swhatbuf_r>
 80110b0:	9900      	ldr	r1, [sp, #0]
 80110b2:	4605      	mov	r5, r0
 80110b4:	4630      	mov	r0, r6
 80110b6:	f7fc fda1 	bl	800dbfc <_malloc_r>
 80110ba:	b948      	cbnz	r0, 80110d0 <__smakebuf_r+0x44>
 80110bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80110c0:	059a      	lsls	r2, r3, #22
 80110c2:	d4ef      	bmi.n	80110a4 <__smakebuf_r+0x18>
 80110c4:	f023 0303 	bic.w	r3, r3, #3
 80110c8:	f043 0302 	orr.w	r3, r3, #2
 80110cc:	81a3      	strh	r3, [r4, #12]
 80110ce:	e7e3      	b.n	8011098 <__smakebuf_r+0xc>
 80110d0:	4b0d      	ldr	r3, [pc, #52]	; (8011108 <__smakebuf_r+0x7c>)
 80110d2:	62b3      	str	r3, [r6, #40]	; 0x28
 80110d4:	89a3      	ldrh	r3, [r4, #12]
 80110d6:	6020      	str	r0, [r4, #0]
 80110d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80110dc:	81a3      	strh	r3, [r4, #12]
 80110de:	9b00      	ldr	r3, [sp, #0]
 80110e0:	6163      	str	r3, [r4, #20]
 80110e2:	9b01      	ldr	r3, [sp, #4]
 80110e4:	6120      	str	r0, [r4, #16]
 80110e6:	b15b      	cbz	r3, 8011100 <__smakebuf_r+0x74>
 80110e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80110ec:	4630      	mov	r0, r6
 80110ee:	f001 f869 	bl	80121c4 <_isatty_r>
 80110f2:	b128      	cbz	r0, 8011100 <__smakebuf_r+0x74>
 80110f4:	89a3      	ldrh	r3, [r4, #12]
 80110f6:	f023 0303 	bic.w	r3, r3, #3
 80110fa:	f043 0301 	orr.w	r3, r3, #1
 80110fe:	81a3      	strh	r3, [r4, #12]
 8011100:	89a0      	ldrh	r0, [r4, #12]
 8011102:	4305      	orrs	r5, r0
 8011104:	81a5      	strh	r5, [r4, #12]
 8011106:	e7cd      	b.n	80110a4 <__smakebuf_r+0x18>
 8011108:	080107b5 	.word	0x080107b5

0801110c <__ascii_mbtowc>:
 801110c:	b082      	sub	sp, #8
 801110e:	b901      	cbnz	r1, 8011112 <__ascii_mbtowc+0x6>
 8011110:	a901      	add	r1, sp, #4
 8011112:	b142      	cbz	r2, 8011126 <__ascii_mbtowc+0x1a>
 8011114:	b14b      	cbz	r3, 801112a <__ascii_mbtowc+0x1e>
 8011116:	7813      	ldrb	r3, [r2, #0]
 8011118:	600b      	str	r3, [r1, #0]
 801111a:	7812      	ldrb	r2, [r2, #0]
 801111c:	1e10      	subs	r0, r2, #0
 801111e:	bf18      	it	ne
 8011120:	2001      	movne	r0, #1
 8011122:	b002      	add	sp, #8
 8011124:	4770      	bx	lr
 8011126:	4610      	mov	r0, r2
 8011128:	e7fb      	b.n	8011122 <__ascii_mbtowc+0x16>
 801112a:	f06f 0001 	mvn.w	r0, #1
 801112e:	e7f8      	b.n	8011122 <__ascii_mbtowc+0x16>

08011130 <__malloc_lock>:
 8011130:	4801      	ldr	r0, [pc, #4]	; (8011138 <__malloc_lock+0x8>)
 8011132:	f7ff bf84 	b.w	801103e <__retarget_lock_acquire_recursive>
 8011136:	bf00      	nop
 8011138:	20007468 	.word	0x20007468

0801113c <__malloc_unlock>:
 801113c:	4801      	ldr	r0, [pc, #4]	; (8011144 <__malloc_unlock+0x8>)
 801113e:	f7ff bf7f 	b.w	8011040 <__retarget_lock_release_recursive>
 8011142:	bf00      	nop
 8011144:	20007468 	.word	0x20007468

08011148 <_Balloc>:
 8011148:	b570      	push	{r4, r5, r6, lr}
 801114a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801114c:	4604      	mov	r4, r0
 801114e:	460d      	mov	r5, r1
 8011150:	b976      	cbnz	r6, 8011170 <_Balloc+0x28>
 8011152:	2010      	movs	r0, #16
 8011154:	f7fc fcd4 	bl	800db00 <malloc>
 8011158:	4602      	mov	r2, r0
 801115a:	6260      	str	r0, [r4, #36]	; 0x24
 801115c:	b920      	cbnz	r0, 8011168 <_Balloc+0x20>
 801115e:	4b18      	ldr	r3, [pc, #96]	; (80111c0 <_Balloc+0x78>)
 8011160:	4818      	ldr	r0, [pc, #96]	; (80111c4 <_Balloc+0x7c>)
 8011162:	2166      	movs	r1, #102	; 0x66
 8011164:	f000 ffdc 	bl	8012120 <__assert_func>
 8011168:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801116c:	6006      	str	r6, [r0, #0]
 801116e:	60c6      	str	r6, [r0, #12]
 8011170:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011172:	68f3      	ldr	r3, [r6, #12]
 8011174:	b183      	cbz	r3, 8011198 <_Balloc+0x50>
 8011176:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011178:	68db      	ldr	r3, [r3, #12]
 801117a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801117e:	b9b8      	cbnz	r0, 80111b0 <_Balloc+0x68>
 8011180:	2101      	movs	r1, #1
 8011182:	fa01 f605 	lsl.w	r6, r1, r5
 8011186:	1d72      	adds	r2, r6, #5
 8011188:	0092      	lsls	r2, r2, #2
 801118a:	4620      	mov	r0, r4
 801118c:	f7fc fcd6 	bl	800db3c <_calloc_r>
 8011190:	b160      	cbz	r0, 80111ac <_Balloc+0x64>
 8011192:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011196:	e00e      	b.n	80111b6 <_Balloc+0x6e>
 8011198:	2221      	movs	r2, #33	; 0x21
 801119a:	2104      	movs	r1, #4
 801119c:	4620      	mov	r0, r4
 801119e:	f7fc fccd 	bl	800db3c <_calloc_r>
 80111a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80111a4:	60f0      	str	r0, [r6, #12]
 80111a6:	68db      	ldr	r3, [r3, #12]
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d1e4      	bne.n	8011176 <_Balloc+0x2e>
 80111ac:	2000      	movs	r0, #0
 80111ae:	bd70      	pop	{r4, r5, r6, pc}
 80111b0:	6802      	ldr	r2, [r0, #0]
 80111b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80111b6:	2300      	movs	r3, #0
 80111b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80111bc:	e7f7      	b.n	80111ae <_Balloc+0x66>
 80111be:	bf00      	nop
 80111c0:	08014636 	.word	0x08014636
 80111c4:	080147a0 	.word	0x080147a0

080111c8 <_Bfree>:
 80111c8:	b570      	push	{r4, r5, r6, lr}
 80111ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80111cc:	4605      	mov	r5, r0
 80111ce:	460c      	mov	r4, r1
 80111d0:	b976      	cbnz	r6, 80111f0 <_Bfree+0x28>
 80111d2:	2010      	movs	r0, #16
 80111d4:	f7fc fc94 	bl	800db00 <malloc>
 80111d8:	4602      	mov	r2, r0
 80111da:	6268      	str	r0, [r5, #36]	; 0x24
 80111dc:	b920      	cbnz	r0, 80111e8 <_Bfree+0x20>
 80111de:	4b09      	ldr	r3, [pc, #36]	; (8011204 <_Bfree+0x3c>)
 80111e0:	4809      	ldr	r0, [pc, #36]	; (8011208 <_Bfree+0x40>)
 80111e2:	218a      	movs	r1, #138	; 0x8a
 80111e4:	f000 ff9c 	bl	8012120 <__assert_func>
 80111e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80111ec:	6006      	str	r6, [r0, #0]
 80111ee:	60c6      	str	r6, [r0, #12]
 80111f0:	b13c      	cbz	r4, 8011202 <_Bfree+0x3a>
 80111f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80111f4:	6862      	ldr	r2, [r4, #4]
 80111f6:	68db      	ldr	r3, [r3, #12]
 80111f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80111fc:	6021      	str	r1, [r4, #0]
 80111fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011202:	bd70      	pop	{r4, r5, r6, pc}
 8011204:	08014636 	.word	0x08014636
 8011208:	080147a0 	.word	0x080147a0

0801120c <__multadd>:
 801120c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011210:	690e      	ldr	r6, [r1, #16]
 8011212:	4607      	mov	r7, r0
 8011214:	4698      	mov	r8, r3
 8011216:	460c      	mov	r4, r1
 8011218:	f101 0014 	add.w	r0, r1, #20
 801121c:	2300      	movs	r3, #0
 801121e:	6805      	ldr	r5, [r0, #0]
 8011220:	b2a9      	uxth	r1, r5
 8011222:	fb02 8101 	mla	r1, r2, r1, r8
 8011226:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801122a:	0c2d      	lsrs	r5, r5, #16
 801122c:	fb02 c505 	mla	r5, r2, r5, ip
 8011230:	b289      	uxth	r1, r1
 8011232:	3301      	adds	r3, #1
 8011234:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8011238:	429e      	cmp	r6, r3
 801123a:	f840 1b04 	str.w	r1, [r0], #4
 801123e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8011242:	dcec      	bgt.n	801121e <__multadd+0x12>
 8011244:	f1b8 0f00 	cmp.w	r8, #0
 8011248:	d022      	beq.n	8011290 <__multadd+0x84>
 801124a:	68a3      	ldr	r3, [r4, #8]
 801124c:	42b3      	cmp	r3, r6
 801124e:	dc19      	bgt.n	8011284 <__multadd+0x78>
 8011250:	6861      	ldr	r1, [r4, #4]
 8011252:	4638      	mov	r0, r7
 8011254:	3101      	adds	r1, #1
 8011256:	f7ff ff77 	bl	8011148 <_Balloc>
 801125a:	4605      	mov	r5, r0
 801125c:	b928      	cbnz	r0, 801126a <__multadd+0x5e>
 801125e:	4602      	mov	r2, r0
 8011260:	4b0d      	ldr	r3, [pc, #52]	; (8011298 <__multadd+0x8c>)
 8011262:	480e      	ldr	r0, [pc, #56]	; (801129c <__multadd+0x90>)
 8011264:	21b5      	movs	r1, #181	; 0xb5
 8011266:	f000 ff5b 	bl	8012120 <__assert_func>
 801126a:	6922      	ldr	r2, [r4, #16]
 801126c:	3202      	adds	r2, #2
 801126e:	f104 010c 	add.w	r1, r4, #12
 8011272:	0092      	lsls	r2, r2, #2
 8011274:	300c      	adds	r0, #12
 8011276:	f7fc fc4b 	bl	800db10 <memcpy>
 801127a:	4621      	mov	r1, r4
 801127c:	4638      	mov	r0, r7
 801127e:	f7ff ffa3 	bl	80111c8 <_Bfree>
 8011282:	462c      	mov	r4, r5
 8011284:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8011288:	3601      	adds	r6, #1
 801128a:	f8c3 8014 	str.w	r8, [r3, #20]
 801128e:	6126      	str	r6, [r4, #16]
 8011290:	4620      	mov	r0, r4
 8011292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011296:	bf00      	nop
 8011298:	080146ac 	.word	0x080146ac
 801129c:	080147a0 	.word	0x080147a0

080112a0 <__s2b>:
 80112a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80112a4:	460c      	mov	r4, r1
 80112a6:	4615      	mov	r5, r2
 80112a8:	461f      	mov	r7, r3
 80112aa:	2209      	movs	r2, #9
 80112ac:	3308      	adds	r3, #8
 80112ae:	4606      	mov	r6, r0
 80112b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80112b4:	2100      	movs	r1, #0
 80112b6:	2201      	movs	r2, #1
 80112b8:	429a      	cmp	r2, r3
 80112ba:	db09      	blt.n	80112d0 <__s2b+0x30>
 80112bc:	4630      	mov	r0, r6
 80112be:	f7ff ff43 	bl	8011148 <_Balloc>
 80112c2:	b940      	cbnz	r0, 80112d6 <__s2b+0x36>
 80112c4:	4602      	mov	r2, r0
 80112c6:	4b19      	ldr	r3, [pc, #100]	; (801132c <__s2b+0x8c>)
 80112c8:	4819      	ldr	r0, [pc, #100]	; (8011330 <__s2b+0x90>)
 80112ca:	21ce      	movs	r1, #206	; 0xce
 80112cc:	f000 ff28 	bl	8012120 <__assert_func>
 80112d0:	0052      	lsls	r2, r2, #1
 80112d2:	3101      	adds	r1, #1
 80112d4:	e7f0      	b.n	80112b8 <__s2b+0x18>
 80112d6:	9b08      	ldr	r3, [sp, #32]
 80112d8:	6143      	str	r3, [r0, #20]
 80112da:	2d09      	cmp	r5, #9
 80112dc:	f04f 0301 	mov.w	r3, #1
 80112e0:	6103      	str	r3, [r0, #16]
 80112e2:	dd16      	ble.n	8011312 <__s2b+0x72>
 80112e4:	f104 0909 	add.w	r9, r4, #9
 80112e8:	46c8      	mov	r8, r9
 80112ea:	442c      	add	r4, r5
 80112ec:	f818 3b01 	ldrb.w	r3, [r8], #1
 80112f0:	4601      	mov	r1, r0
 80112f2:	3b30      	subs	r3, #48	; 0x30
 80112f4:	220a      	movs	r2, #10
 80112f6:	4630      	mov	r0, r6
 80112f8:	f7ff ff88 	bl	801120c <__multadd>
 80112fc:	45a0      	cmp	r8, r4
 80112fe:	d1f5      	bne.n	80112ec <__s2b+0x4c>
 8011300:	f1a5 0408 	sub.w	r4, r5, #8
 8011304:	444c      	add	r4, r9
 8011306:	1b2d      	subs	r5, r5, r4
 8011308:	1963      	adds	r3, r4, r5
 801130a:	42bb      	cmp	r3, r7
 801130c:	db04      	blt.n	8011318 <__s2b+0x78>
 801130e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011312:	340a      	adds	r4, #10
 8011314:	2509      	movs	r5, #9
 8011316:	e7f6      	b.n	8011306 <__s2b+0x66>
 8011318:	f814 3b01 	ldrb.w	r3, [r4], #1
 801131c:	4601      	mov	r1, r0
 801131e:	3b30      	subs	r3, #48	; 0x30
 8011320:	220a      	movs	r2, #10
 8011322:	4630      	mov	r0, r6
 8011324:	f7ff ff72 	bl	801120c <__multadd>
 8011328:	e7ee      	b.n	8011308 <__s2b+0x68>
 801132a:	bf00      	nop
 801132c:	080146ac 	.word	0x080146ac
 8011330:	080147a0 	.word	0x080147a0

08011334 <__hi0bits>:
 8011334:	0c03      	lsrs	r3, r0, #16
 8011336:	041b      	lsls	r3, r3, #16
 8011338:	b9d3      	cbnz	r3, 8011370 <__hi0bits+0x3c>
 801133a:	0400      	lsls	r0, r0, #16
 801133c:	2310      	movs	r3, #16
 801133e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011342:	bf04      	itt	eq
 8011344:	0200      	lsleq	r0, r0, #8
 8011346:	3308      	addeq	r3, #8
 8011348:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801134c:	bf04      	itt	eq
 801134e:	0100      	lsleq	r0, r0, #4
 8011350:	3304      	addeq	r3, #4
 8011352:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8011356:	bf04      	itt	eq
 8011358:	0080      	lsleq	r0, r0, #2
 801135a:	3302      	addeq	r3, #2
 801135c:	2800      	cmp	r0, #0
 801135e:	db05      	blt.n	801136c <__hi0bits+0x38>
 8011360:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011364:	f103 0301 	add.w	r3, r3, #1
 8011368:	bf08      	it	eq
 801136a:	2320      	moveq	r3, #32
 801136c:	4618      	mov	r0, r3
 801136e:	4770      	bx	lr
 8011370:	2300      	movs	r3, #0
 8011372:	e7e4      	b.n	801133e <__hi0bits+0xa>

08011374 <__lo0bits>:
 8011374:	6803      	ldr	r3, [r0, #0]
 8011376:	f013 0207 	ands.w	r2, r3, #7
 801137a:	4601      	mov	r1, r0
 801137c:	d00b      	beq.n	8011396 <__lo0bits+0x22>
 801137e:	07da      	lsls	r2, r3, #31
 8011380:	d424      	bmi.n	80113cc <__lo0bits+0x58>
 8011382:	0798      	lsls	r0, r3, #30
 8011384:	bf49      	itett	mi
 8011386:	085b      	lsrmi	r3, r3, #1
 8011388:	089b      	lsrpl	r3, r3, #2
 801138a:	2001      	movmi	r0, #1
 801138c:	600b      	strmi	r3, [r1, #0]
 801138e:	bf5c      	itt	pl
 8011390:	600b      	strpl	r3, [r1, #0]
 8011392:	2002      	movpl	r0, #2
 8011394:	4770      	bx	lr
 8011396:	b298      	uxth	r0, r3
 8011398:	b9b0      	cbnz	r0, 80113c8 <__lo0bits+0x54>
 801139a:	0c1b      	lsrs	r3, r3, #16
 801139c:	2010      	movs	r0, #16
 801139e:	f013 0fff 	tst.w	r3, #255	; 0xff
 80113a2:	bf04      	itt	eq
 80113a4:	0a1b      	lsreq	r3, r3, #8
 80113a6:	3008      	addeq	r0, #8
 80113a8:	071a      	lsls	r2, r3, #28
 80113aa:	bf04      	itt	eq
 80113ac:	091b      	lsreq	r3, r3, #4
 80113ae:	3004      	addeq	r0, #4
 80113b0:	079a      	lsls	r2, r3, #30
 80113b2:	bf04      	itt	eq
 80113b4:	089b      	lsreq	r3, r3, #2
 80113b6:	3002      	addeq	r0, #2
 80113b8:	07da      	lsls	r2, r3, #31
 80113ba:	d403      	bmi.n	80113c4 <__lo0bits+0x50>
 80113bc:	085b      	lsrs	r3, r3, #1
 80113be:	f100 0001 	add.w	r0, r0, #1
 80113c2:	d005      	beq.n	80113d0 <__lo0bits+0x5c>
 80113c4:	600b      	str	r3, [r1, #0]
 80113c6:	4770      	bx	lr
 80113c8:	4610      	mov	r0, r2
 80113ca:	e7e8      	b.n	801139e <__lo0bits+0x2a>
 80113cc:	2000      	movs	r0, #0
 80113ce:	4770      	bx	lr
 80113d0:	2020      	movs	r0, #32
 80113d2:	4770      	bx	lr

080113d4 <__i2b>:
 80113d4:	b510      	push	{r4, lr}
 80113d6:	460c      	mov	r4, r1
 80113d8:	2101      	movs	r1, #1
 80113da:	f7ff feb5 	bl	8011148 <_Balloc>
 80113de:	4602      	mov	r2, r0
 80113e0:	b928      	cbnz	r0, 80113ee <__i2b+0x1a>
 80113e2:	4b05      	ldr	r3, [pc, #20]	; (80113f8 <__i2b+0x24>)
 80113e4:	4805      	ldr	r0, [pc, #20]	; (80113fc <__i2b+0x28>)
 80113e6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80113ea:	f000 fe99 	bl	8012120 <__assert_func>
 80113ee:	2301      	movs	r3, #1
 80113f0:	6144      	str	r4, [r0, #20]
 80113f2:	6103      	str	r3, [r0, #16]
 80113f4:	bd10      	pop	{r4, pc}
 80113f6:	bf00      	nop
 80113f8:	080146ac 	.word	0x080146ac
 80113fc:	080147a0 	.word	0x080147a0

08011400 <__multiply>:
 8011400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011404:	4614      	mov	r4, r2
 8011406:	690a      	ldr	r2, [r1, #16]
 8011408:	6923      	ldr	r3, [r4, #16]
 801140a:	429a      	cmp	r2, r3
 801140c:	bfb8      	it	lt
 801140e:	460b      	movlt	r3, r1
 8011410:	460d      	mov	r5, r1
 8011412:	bfbc      	itt	lt
 8011414:	4625      	movlt	r5, r4
 8011416:	461c      	movlt	r4, r3
 8011418:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801141c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8011420:	68ab      	ldr	r3, [r5, #8]
 8011422:	6869      	ldr	r1, [r5, #4]
 8011424:	eb0a 0709 	add.w	r7, sl, r9
 8011428:	42bb      	cmp	r3, r7
 801142a:	b085      	sub	sp, #20
 801142c:	bfb8      	it	lt
 801142e:	3101      	addlt	r1, #1
 8011430:	f7ff fe8a 	bl	8011148 <_Balloc>
 8011434:	b930      	cbnz	r0, 8011444 <__multiply+0x44>
 8011436:	4602      	mov	r2, r0
 8011438:	4b42      	ldr	r3, [pc, #264]	; (8011544 <__multiply+0x144>)
 801143a:	4843      	ldr	r0, [pc, #268]	; (8011548 <__multiply+0x148>)
 801143c:	f240 115d 	movw	r1, #349	; 0x15d
 8011440:	f000 fe6e 	bl	8012120 <__assert_func>
 8011444:	f100 0614 	add.w	r6, r0, #20
 8011448:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801144c:	4633      	mov	r3, r6
 801144e:	2200      	movs	r2, #0
 8011450:	4543      	cmp	r3, r8
 8011452:	d31e      	bcc.n	8011492 <__multiply+0x92>
 8011454:	f105 0c14 	add.w	ip, r5, #20
 8011458:	f104 0314 	add.w	r3, r4, #20
 801145c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8011460:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8011464:	9202      	str	r2, [sp, #8]
 8011466:	ebac 0205 	sub.w	r2, ip, r5
 801146a:	3a15      	subs	r2, #21
 801146c:	f022 0203 	bic.w	r2, r2, #3
 8011470:	3204      	adds	r2, #4
 8011472:	f105 0115 	add.w	r1, r5, #21
 8011476:	458c      	cmp	ip, r1
 8011478:	bf38      	it	cc
 801147a:	2204      	movcc	r2, #4
 801147c:	9201      	str	r2, [sp, #4]
 801147e:	9a02      	ldr	r2, [sp, #8]
 8011480:	9303      	str	r3, [sp, #12]
 8011482:	429a      	cmp	r2, r3
 8011484:	d808      	bhi.n	8011498 <__multiply+0x98>
 8011486:	2f00      	cmp	r7, #0
 8011488:	dc55      	bgt.n	8011536 <__multiply+0x136>
 801148a:	6107      	str	r7, [r0, #16]
 801148c:	b005      	add	sp, #20
 801148e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011492:	f843 2b04 	str.w	r2, [r3], #4
 8011496:	e7db      	b.n	8011450 <__multiply+0x50>
 8011498:	f8b3 a000 	ldrh.w	sl, [r3]
 801149c:	f1ba 0f00 	cmp.w	sl, #0
 80114a0:	d020      	beq.n	80114e4 <__multiply+0xe4>
 80114a2:	f105 0e14 	add.w	lr, r5, #20
 80114a6:	46b1      	mov	r9, r6
 80114a8:	2200      	movs	r2, #0
 80114aa:	f85e 4b04 	ldr.w	r4, [lr], #4
 80114ae:	f8d9 b000 	ldr.w	fp, [r9]
 80114b2:	b2a1      	uxth	r1, r4
 80114b4:	fa1f fb8b 	uxth.w	fp, fp
 80114b8:	fb0a b101 	mla	r1, sl, r1, fp
 80114bc:	4411      	add	r1, r2
 80114be:	f8d9 2000 	ldr.w	r2, [r9]
 80114c2:	0c24      	lsrs	r4, r4, #16
 80114c4:	0c12      	lsrs	r2, r2, #16
 80114c6:	fb0a 2404 	mla	r4, sl, r4, r2
 80114ca:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80114ce:	b289      	uxth	r1, r1
 80114d0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80114d4:	45f4      	cmp	ip, lr
 80114d6:	f849 1b04 	str.w	r1, [r9], #4
 80114da:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80114de:	d8e4      	bhi.n	80114aa <__multiply+0xaa>
 80114e0:	9901      	ldr	r1, [sp, #4]
 80114e2:	5072      	str	r2, [r6, r1]
 80114e4:	9a03      	ldr	r2, [sp, #12]
 80114e6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80114ea:	3304      	adds	r3, #4
 80114ec:	f1b9 0f00 	cmp.w	r9, #0
 80114f0:	d01f      	beq.n	8011532 <__multiply+0x132>
 80114f2:	6834      	ldr	r4, [r6, #0]
 80114f4:	f105 0114 	add.w	r1, r5, #20
 80114f8:	46b6      	mov	lr, r6
 80114fa:	f04f 0a00 	mov.w	sl, #0
 80114fe:	880a      	ldrh	r2, [r1, #0]
 8011500:	f8be b002 	ldrh.w	fp, [lr, #2]
 8011504:	fb09 b202 	mla	r2, r9, r2, fp
 8011508:	4492      	add	sl, r2
 801150a:	b2a4      	uxth	r4, r4
 801150c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8011510:	f84e 4b04 	str.w	r4, [lr], #4
 8011514:	f851 4b04 	ldr.w	r4, [r1], #4
 8011518:	f8be 2000 	ldrh.w	r2, [lr]
 801151c:	0c24      	lsrs	r4, r4, #16
 801151e:	fb09 2404 	mla	r4, r9, r4, r2
 8011522:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8011526:	458c      	cmp	ip, r1
 8011528:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801152c:	d8e7      	bhi.n	80114fe <__multiply+0xfe>
 801152e:	9a01      	ldr	r2, [sp, #4]
 8011530:	50b4      	str	r4, [r6, r2]
 8011532:	3604      	adds	r6, #4
 8011534:	e7a3      	b.n	801147e <__multiply+0x7e>
 8011536:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801153a:	2b00      	cmp	r3, #0
 801153c:	d1a5      	bne.n	801148a <__multiply+0x8a>
 801153e:	3f01      	subs	r7, #1
 8011540:	e7a1      	b.n	8011486 <__multiply+0x86>
 8011542:	bf00      	nop
 8011544:	080146ac 	.word	0x080146ac
 8011548:	080147a0 	.word	0x080147a0

0801154c <__pow5mult>:
 801154c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011550:	4615      	mov	r5, r2
 8011552:	f012 0203 	ands.w	r2, r2, #3
 8011556:	4606      	mov	r6, r0
 8011558:	460f      	mov	r7, r1
 801155a:	d007      	beq.n	801156c <__pow5mult+0x20>
 801155c:	4c25      	ldr	r4, [pc, #148]	; (80115f4 <__pow5mult+0xa8>)
 801155e:	3a01      	subs	r2, #1
 8011560:	2300      	movs	r3, #0
 8011562:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011566:	f7ff fe51 	bl	801120c <__multadd>
 801156a:	4607      	mov	r7, r0
 801156c:	10ad      	asrs	r5, r5, #2
 801156e:	d03d      	beq.n	80115ec <__pow5mult+0xa0>
 8011570:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011572:	b97c      	cbnz	r4, 8011594 <__pow5mult+0x48>
 8011574:	2010      	movs	r0, #16
 8011576:	f7fc fac3 	bl	800db00 <malloc>
 801157a:	4602      	mov	r2, r0
 801157c:	6270      	str	r0, [r6, #36]	; 0x24
 801157e:	b928      	cbnz	r0, 801158c <__pow5mult+0x40>
 8011580:	4b1d      	ldr	r3, [pc, #116]	; (80115f8 <__pow5mult+0xac>)
 8011582:	481e      	ldr	r0, [pc, #120]	; (80115fc <__pow5mult+0xb0>)
 8011584:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011588:	f000 fdca 	bl	8012120 <__assert_func>
 801158c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011590:	6004      	str	r4, [r0, #0]
 8011592:	60c4      	str	r4, [r0, #12]
 8011594:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011598:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801159c:	b94c      	cbnz	r4, 80115b2 <__pow5mult+0x66>
 801159e:	f240 2171 	movw	r1, #625	; 0x271
 80115a2:	4630      	mov	r0, r6
 80115a4:	f7ff ff16 	bl	80113d4 <__i2b>
 80115a8:	2300      	movs	r3, #0
 80115aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80115ae:	4604      	mov	r4, r0
 80115b0:	6003      	str	r3, [r0, #0]
 80115b2:	f04f 0900 	mov.w	r9, #0
 80115b6:	07eb      	lsls	r3, r5, #31
 80115b8:	d50a      	bpl.n	80115d0 <__pow5mult+0x84>
 80115ba:	4639      	mov	r1, r7
 80115bc:	4622      	mov	r2, r4
 80115be:	4630      	mov	r0, r6
 80115c0:	f7ff ff1e 	bl	8011400 <__multiply>
 80115c4:	4639      	mov	r1, r7
 80115c6:	4680      	mov	r8, r0
 80115c8:	4630      	mov	r0, r6
 80115ca:	f7ff fdfd 	bl	80111c8 <_Bfree>
 80115ce:	4647      	mov	r7, r8
 80115d0:	106d      	asrs	r5, r5, #1
 80115d2:	d00b      	beq.n	80115ec <__pow5mult+0xa0>
 80115d4:	6820      	ldr	r0, [r4, #0]
 80115d6:	b938      	cbnz	r0, 80115e8 <__pow5mult+0x9c>
 80115d8:	4622      	mov	r2, r4
 80115da:	4621      	mov	r1, r4
 80115dc:	4630      	mov	r0, r6
 80115de:	f7ff ff0f 	bl	8011400 <__multiply>
 80115e2:	6020      	str	r0, [r4, #0]
 80115e4:	f8c0 9000 	str.w	r9, [r0]
 80115e8:	4604      	mov	r4, r0
 80115ea:	e7e4      	b.n	80115b6 <__pow5mult+0x6a>
 80115ec:	4638      	mov	r0, r7
 80115ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115f2:	bf00      	nop
 80115f4:	080148f0 	.word	0x080148f0
 80115f8:	08014636 	.word	0x08014636
 80115fc:	080147a0 	.word	0x080147a0

08011600 <__lshift>:
 8011600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011604:	460c      	mov	r4, r1
 8011606:	6849      	ldr	r1, [r1, #4]
 8011608:	6923      	ldr	r3, [r4, #16]
 801160a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801160e:	68a3      	ldr	r3, [r4, #8]
 8011610:	4607      	mov	r7, r0
 8011612:	4691      	mov	r9, r2
 8011614:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011618:	f108 0601 	add.w	r6, r8, #1
 801161c:	42b3      	cmp	r3, r6
 801161e:	db0b      	blt.n	8011638 <__lshift+0x38>
 8011620:	4638      	mov	r0, r7
 8011622:	f7ff fd91 	bl	8011148 <_Balloc>
 8011626:	4605      	mov	r5, r0
 8011628:	b948      	cbnz	r0, 801163e <__lshift+0x3e>
 801162a:	4602      	mov	r2, r0
 801162c:	4b28      	ldr	r3, [pc, #160]	; (80116d0 <__lshift+0xd0>)
 801162e:	4829      	ldr	r0, [pc, #164]	; (80116d4 <__lshift+0xd4>)
 8011630:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011634:	f000 fd74 	bl	8012120 <__assert_func>
 8011638:	3101      	adds	r1, #1
 801163a:	005b      	lsls	r3, r3, #1
 801163c:	e7ee      	b.n	801161c <__lshift+0x1c>
 801163e:	2300      	movs	r3, #0
 8011640:	f100 0114 	add.w	r1, r0, #20
 8011644:	f100 0210 	add.w	r2, r0, #16
 8011648:	4618      	mov	r0, r3
 801164a:	4553      	cmp	r3, sl
 801164c:	db33      	blt.n	80116b6 <__lshift+0xb6>
 801164e:	6920      	ldr	r0, [r4, #16]
 8011650:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011654:	f104 0314 	add.w	r3, r4, #20
 8011658:	f019 091f 	ands.w	r9, r9, #31
 801165c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011660:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011664:	d02b      	beq.n	80116be <__lshift+0xbe>
 8011666:	f1c9 0e20 	rsb	lr, r9, #32
 801166a:	468a      	mov	sl, r1
 801166c:	2200      	movs	r2, #0
 801166e:	6818      	ldr	r0, [r3, #0]
 8011670:	fa00 f009 	lsl.w	r0, r0, r9
 8011674:	4302      	orrs	r2, r0
 8011676:	f84a 2b04 	str.w	r2, [sl], #4
 801167a:	f853 2b04 	ldr.w	r2, [r3], #4
 801167e:	459c      	cmp	ip, r3
 8011680:	fa22 f20e 	lsr.w	r2, r2, lr
 8011684:	d8f3      	bhi.n	801166e <__lshift+0x6e>
 8011686:	ebac 0304 	sub.w	r3, ip, r4
 801168a:	3b15      	subs	r3, #21
 801168c:	f023 0303 	bic.w	r3, r3, #3
 8011690:	3304      	adds	r3, #4
 8011692:	f104 0015 	add.w	r0, r4, #21
 8011696:	4584      	cmp	ip, r0
 8011698:	bf38      	it	cc
 801169a:	2304      	movcc	r3, #4
 801169c:	50ca      	str	r2, [r1, r3]
 801169e:	b10a      	cbz	r2, 80116a4 <__lshift+0xa4>
 80116a0:	f108 0602 	add.w	r6, r8, #2
 80116a4:	3e01      	subs	r6, #1
 80116a6:	4638      	mov	r0, r7
 80116a8:	612e      	str	r6, [r5, #16]
 80116aa:	4621      	mov	r1, r4
 80116ac:	f7ff fd8c 	bl	80111c8 <_Bfree>
 80116b0:	4628      	mov	r0, r5
 80116b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80116b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80116ba:	3301      	adds	r3, #1
 80116bc:	e7c5      	b.n	801164a <__lshift+0x4a>
 80116be:	3904      	subs	r1, #4
 80116c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80116c4:	f841 2f04 	str.w	r2, [r1, #4]!
 80116c8:	459c      	cmp	ip, r3
 80116ca:	d8f9      	bhi.n	80116c0 <__lshift+0xc0>
 80116cc:	e7ea      	b.n	80116a4 <__lshift+0xa4>
 80116ce:	bf00      	nop
 80116d0:	080146ac 	.word	0x080146ac
 80116d4:	080147a0 	.word	0x080147a0

080116d8 <__mcmp>:
 80116d8:	b530      	push	{r4, r5, lr}
 80116da:	6902      	ldr	r2, [r0, #16]
 80116dc:	690c      	ldr	r4, [r1, #16]
 80116de:	1b12      	subs	r2, r2, r4
 80116e0:	d10e      	bne.n	8011700 <__mcmp+0x28>
 80116e2:	f100 0314 	add.w	r3, r0, #20
 80116e6:	3114      	adds	r1, #20
 80116e8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80116ec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80116f0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80116f4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80116f8:	42a5      	cmp	r5, r4
 80116fa:	d003      	beq.n	8011704 <__mcmp+0x2c>
 80116fc:	d305      	bcc.n	801170a <__mcmp+0x32>
 80116fe:	2201      	movs	r2, #1
 8011700:	4610      	mov	r0, r2
 8011702:	bd30      	pop	{r4, r5, pc}
 8011704:	4283      	cmp	r3, r0
 8011706:	d3f3      	bcc.n	80116f0 <__mcmp+0x18>
 8011708:	e7fa      	b.n	8011700 <__mcmp+0x28>
 801170a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801170e:	e7f7      	b.n	8011700 <__mcmp+0x28>

08011710 <__mdiff>:
 8011710:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011714:	460c      	mov	r4, r1
 8011716:	4606      	mov	r6, r0
 8011718:	4611      	mov	r1, r2
 801171a:	4620      	mov	r0, r4
 801171c:	4617      	mov	r7, r2
 801171e:	f7ff ffdb 	bl	80116d8 <__mcmp>
 8011722:	1e05      	subs	r5, r0, #0
 8011724:	d110      	bne.n	8011748 <__mdiff+0x38>
 8011726:	4629      	mov	r1, r5
 8011728:	4630      	mov	r0, r6
 801172a:	f7ff fd0d 	bl	8011148 <_Balloc>
 801172e:	b930      	cbnz	r0, 801173e <__mdiff+0x2e>
 8011730:	4b39      	ldr	r3, [pc, #228]	; (8011818 <__mdiff+0x108>)
 8011732:	4602      	mov	r2, r0
 8011734:	f240 2132 	movw	r1, #562	; 0x232
 8011738:	4838      	ldr	r0, [pc, #224]	; (801181c <__mdiff+0x10c>)
 801173a:	f000 fcf1 	bl	8012120 <__assert_func>
 801173e:	2301      	movs	r3, #1
 8011740:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011744:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011748:	bfa4      	itt	ge
 801174a:	463b      	movge	r3, r7
 801174c:	4627      	movge	r7, r4
 801174e:	4630      	mov	r0, r6
 8011750:	6879      	ldr	r1, [r7, #4]
 8011752:	bfa6      	itte	ge
 8011754:	461c      	movge	r4, r3
 8011756:	2500      	movge	r5, #0
 8011758:	2501      	movlt	r5, #1
 801175a:	f7ff fcf5 	bl	8011148 <_Balloc>
 801175e:	b920      	cbnz	r0, 801176a <__mdiff+0x5a>
 8011760:	4b2d      	ldr	r3, [pc, #180]	; (8011818 <__mdiff+0x108>)
 8011762:	4602      	mov	r2, r0
 8011764:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011768:	e7e6      	b.n	8011738 <__mdiff+0x28>
 801176a:	693e      	ldr	r6, [r7, #16]
 801176c:	60c5      	str	r5, [r0, #12]
 801176e:	6925      	ldr	r5, [r4, #16]
 8011770:	f107 0114 	add.w	r1, r7, #20
 8011774:	f104 0914 	add.w	r9, r4, #20
 8011778:	f100 0e14 	add.w	lr, r0, #20
 801177c:	f107 0210 	add.w	r2, r7, #16
 8011780:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8011784:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8011788:	46f2      	mov	sl, lr
 801178a:	2700      	movs	r7, #0
 801178c:	f859 3b04 	ldr.w	r3, [r9], #4
 8011790:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011794:	fa1f f883 	uxth.w	r8, r3
 8011798:	fa17 f78b 	uxtah	r7, r7, fp
 801179c:	0c1b      	lsrs	r3, r3, #16
 801179e:	eba7 0808 	sub.w	r8, r7, r8
 80117a2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80117a6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80117aa:	fa1f f888 	uxth.w	r8, r8
 80117ae:	141f      	asrs	r7, r3, #16
 80117b0:	454d      	cmp	r5, r9
 80117b2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80117b6:	f84a 3b04 	str.w	r3, [sl], #4
 80117ba:	d8e7      	bhi.n	801178c <__mdiff+0x7c>
 80117bc:	1b2b      	subs	r3, r5, r4
 80117be:	3b15      	subs	r3, #21
 80117c0:	f023 0303 	bic.w	r3, r3, #3
 80117c4:	3304      	adds	r3, #4
 80117c6:	3415      	adds	r4, #21
 80117c8:	42a5      	cmp	r5, r4
 80117ca:	bf38      	it	cc
 80117cc:	2304      	movcc	r3, #4
 80117ce:	4419      	add	r1, r3
 80117d0:	4473      	add	r3, lr
 80117d2:	469e      	mov	lr, r3
 80117d4:	460d      	mov	r5, r1
 80117d6:	4565      	cmp	r5, ip
 80117d8:	d30e      	bcc.n	80117f8 <__mdiff+0xe8>
 80117da:	f10c 0203 	add.w	r2, ip, #3
 80117de:	1a52      	subs	r2, r2, r1
 80117e0:	f022 0203 	bic.w	r2, r2, #3
 80117e4:	3903      	subs	r1, #3
 80117e6:	458c      	cmp	ip, r1
 80117e8:	bf38      	it	cc
 80117ea:	2200      	movcc	r2, #0
 80117ec:	441a      	add	r2, r3
 80117ee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80117f2:	b17b      	cbz	r3, 8011814 <__mdiff+0x104>
 80117f4:	6106      	str	r6, [r0, #16]
 80117f6:	e7a5      	b.n	8011744 <__mdiff+0x34>
 80117f8:	f855 8b04 	ldr.w	r8, [r5], #4
 80117fc:	fa17 f488 	uxtah	r4, r7, r8
 8011800:	1422      	asrs	r2, r4, #16
 8011802:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8011806:	b2a4      	uxth	r4, r4
 8011808:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801180c:	f84e 4b04 	str.w	r4, [lr], #4
 8011810:	1417      	asrs	r7, r2, #16
 8011812:	e7e0      	b.n	80117d6 <__mdiff+0xc6>
 8011814:	3e01      	subs	r6, #1
 8011816:	e7ea      	b.n	80117ee <__mdiff+0xde>
 8011818:	080146ac 	.word	0x080146ac
 801181c:	080147a0 	.word	0x080147a0

08011820 <__ulp>:
 8011820:	b082      	sub	sp, #8
 8011822:	ed8d 0b00 	vstr	d0, [sp]
 8011826:	9b01      	ldr	r3, [sp, #4]
 8011828:	4912      	ldr	r1, [pc, #72]	; (8011874 <__ulp+0x54>)
 801182a:	4019      	ands	r1, r3
 801182c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8011830:	2900      	cmp	r1, #0
 8011832:	dd05      	ble.n	8011840 <__ulp+0x20>
 8011834:	2200      	movs	r2, #0
 8011836:	460b      	mov	r3, r1
 8011838:	ec43 2b10 	vmov	d0, r2, r3
 801183c:	b002      	add	sp, #8
 801183e:	4770      	bx	lr
 8011840:	4249      	negs	r1, r1
 8011842:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8011846:	ea4f 5021 	mov.w	r0, r1, asr #20
 801184a:	f04f 0200 	mov.w	r2, #0
 801184e:	f04f 0300 	mov.w	r3, #0
 8011852:	da04      	bge.n	801185e <__ulp+0x3e>
 8011854:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8011858:	fa41 f300 	asr.w	r3, r1, r0
 801185c:	e7ec      	b.n	8011838 <__ulp+0x18>
 801185e:	f1a0 0114 	sub.w	r1, r0, #20
 8011862:	291e      	cmp	r1, #30
 8011864:	bfda      	itte	le
 8011866:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801186a:	fa20 f101 	lsrle.w	r1, r0, r1
 801186e:	2101      	movgt	r1, #1
 8011870:	460a      	mov	r2, r1
 8011872:	e7e1      	b.n	8011838 <__ulp+0x18>
 8011874:	7ff00000 	.word	0x7ff00000

08011878 <__b2d>:
 8011878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801187a:	6905      	ldr	r5, [r0, #16]
 801187c:	f100 0714 	add.w	r7, r0, #20
 8011880:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8011884:	1f2e      	subs	r6, r5, #4
 8011886:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801188a:	4620      	mov	r0, r4
 801188c:	f7ff fd52 	bl	8011334 <__hi0bits>
 8011890:	f1c0 0320 	rsb	r3, r0, #32
 8011894:	280a      	cmp	r0, #10
 8011896:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8011914 <__b2d+0x9c>
 801189a:	600b      	str	r3, [r1, #0]
 801189c:	dc14      	bgt.n	80118c8 <__b2d+0x50>
 801189e:	f1c0 0e0b 	rsb	lr, r0, #11
 80118a2:	fa24 f10e 	lsr.w	r1, r4, lr
 80118a6:	42b7      	cmp	r7, r6
 80118a8:	ea41 030c 	orr.w	r3, r1, ip
 80118ac:	bf34      	ite	cc
 80118ae:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80118b2:	2100      	movcs	r1, #0
 80118b4:	3015      	adds	r0, #21
 80118b6:	fa04 f000 	lsl.w	r0, r4, r0
 80118ba:	fa21 f10e 	lsr.w	r1, r1, lr
 80118be:	ea40 0201 	orr.w	r2, r0, r1
 80118c2:	ec43 2b10 	vmov	d0, r2, r3
 80118c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80118c8:	42b7      	cmp	r7, r6
 80118ca:	bf3a      	itte	cc
 80118cc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80118d0:	f1a5 0608 	subcc.w	r6, r5, #8
 80118d4:	2100      	movcs	r1, #0
 80118d6:	380b      	subs	r0, #11
 80118d8:	d017      	beq.n	801190a <__b2d+0x92>
 80118da:	f1c0 0c20 	rsb	ip, r0, #32
 80118de:	fa04 f500 	lsl.w	r5, r4, r0
 80118e2:	42be      	cmp	r6, r7
 80118e4:	fa21 f40c 	lsr.w	r4, r1, ip
 80118e8:	ea45 0504 	orr.w	r5, r5, r4
 80118ec:	bf8c      	ite	hi
 80118ee:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80118f2:	2400      	movls	r4, #0
 80118f4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80118f8:	fa01 f000 	lsl.w	r0, r1, r0
 80118fc:	fa24 f40c 	lsr.w	r4, r4, ip
 8011900:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011904:	ea40 0204 	orr.w	r2, r0, r4
 8011908:	e7db      	b.n	80118c2 <__b2d+0x4a>
 801190a:	ea44 030c 	orr.w	r3, r4, ip
 801190e:	460a      	mov	r2, r1
 8011910:	e7d7      	b.n	80118c2 <__b2d+0x4a>
 8011912:	bf00      	nop
 8011914:	3ff00000 	.word	0x3ff00000

08011918 <__d2b>:
 8011918:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801191c:	4689      	mov	r9, r1
 801191e:	2101      	movs	r1, #1
 8011920:	ec57 6b10 	vmov	r6, r7, d0
 8011924:	4690      	mov	r8, r2
 8011926:	f7ff fc0f 	bl	8011148 <_Balloc>
 801192a:	4604      	mov	r4, r0
 801192c:	b930      	cbnz	r0, 801193c <__d2b+0x24>
 801192e:	4602      	mov	r2, r0
 8011930:	4b25      	ldr	r3, [pc, #148]	; (80119c8 <__d2b+0xb0>)
 8011932:	4826      	ldr	r0, [pc, #152]	; (80119cc <__d2b+0xb4>)
 8011934:	f240 310a 	movw	r1, #778	; 0x30a
 8011938:	f000 fbf2 	bl	8012120 <__assert_func>
 801193c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011940:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011944:	bb35      	cbnz	r5, 8011994 <__d2b+0x7c>
 8011946:	2e00      	cmp	r6, #0
 8011948:	9301      	str	r3, [sp, #4]
 801194a:	d028      	beq.n	801199e <__d2b+0x86>
 801194c:	4668      	mov	r0, sp
 801194e:	9600      	str	r6, [sp, #0]
 8011950:	f7ff fd10 	bl	8011374 <__lo0bits>
 8011954:	9900      	ldr	r1, [sp, #0]
 8011956:	b300      	cbz	r0, 801199a <__d2b+0x82>
 8011958:	9a01      	ldr	r2, [sp, #4]
 801195a:	f1c0 0320 	rsb	r3, r0, #32
 801195e:	fa02 f303 	lsl.w	r3, r2, r3
 8011962:	430b      	orrs	r3, r1
 8011964:	40c2      	lsrs	r2, r0
 8011966:	6163      	str	r3, [r4, #20]
 8011968:	9201      	str	r2, [sp, #4]
 801196a:	9b01      	ldr	r3, [sp, #4]
 801196c:	61a3      	str	r3, [r4, #24]
 801196e:	2b00      	cmp	r3, #0
 8011970:	bf14      	ite	ne
 8011972:	2202      	movne	r2, #2
 8011974:	2201      	moveq	r2, #1
 8011976:	6122      	str	r2, [r4, #16]
 8011978:	b1d5      	cbz	r5, 80119b0 <__d2b+0x98>
 801197a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801197e:	4405      	add	r5, r0
 8011980:	f8c9 5000 	str.w	r5, [r9]
 8011984:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011988:	f8c8 0000 	str.w	r0, [r8]
 801198c:	4620      	mov	r0, r4
 801198e:	b003      	add	sp, #12
 8011990:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011994:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011998:	e7d5      	b.n	8011946 <__d2b+0x2e>
 801199a:	6161      	str	r1, [r4, #20]
 801199c:	e7e5      	b.n	801196a <__d2b+0x52>
 801199e:	a801      	add	r0, sp, #4
 80119a0:	f7ff fce8 	bl	8011374 <__lo0bits>
 80119a4:	9b01      	ldr	r3, [sp, #4]
 80119a6:	6163      	str	r3, [r4, #20]
 80119a8:	2201      	movs	r2, #1
 80119aa:	6122      	str	r2, [r4, #16]
 80119ac:	3020      	adds	r0, #32
 80119ae:	e7e3      	b.n	8011978 <__d2b+0x60>
 80119b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80119b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80119b8:	f8c9 0000 	str.w	r0, [r9]
 80119bc:	6918      	ldr	r0, [r3, #16]
 80119be:	f7ff fcb9 	bl	8011334 <__hi0bits>
 80119c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80119c6:	e7df      	b.n	8011988 <__d2b+0x70>
 80119c8:	080146ac 	.word	0x080146ac
 80119cc:	080147a0 	.word	0x080147a0

080119d0 <__ratio>:
 80119d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119d4:	4688      	mov	r8, r1
 80119d6:	4669      	mov	r1, sp
 80119d8:	4681      	mov	r9, r0
 80119da:	f7ff ff4d 	bl	8011878 <__b2d>
 80119de:	a901      	add	r1, sp, #4
 80119e0:	4640      	mov	r0, r8
 80119e2:	ec55 4b10 	vmov	r4, r5, d0
 80119e6:	f7ff ff47 	bl	8011878 <__b2d>
 80119ea:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80119ee:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80119f2:	eba3 0c02 	sub.w	ip, r3, r2
 80119f6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80119fa:	1a9b      	subs	r3, r3, r2
 80119fc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8011a00:	ec51 0b10 	vmov	r0, r1, d0
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	bfd6      	itet	le
 8011a08:	460a      	movle	r2, r1
 8011a0a:	462a      	movgt	r2, r5
 8011a0c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011a10:	468b      	mov	fp, r1
 8011a12:	462f      	mov	r7, r5
 8011a14:	bfd4      	ite	le
 8011a16:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8011a1a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8011a1e:	4620      	mov	r0, r4
 8011a20:	ee10 2a10 	vmov	r2, s0
 8011a24:	465b      	mov	r3, fp
 8011a26:	4639      	mov	r1, r7
 8011a28:	f7ee ff30 	bl	800088c <__aeabi_ddiv>
 8011a2c:	ec41 0b10 	vmov	d0, r0, r1
 8011a30:	b003      	add	sp, #12
 8011a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011a36 <__copybits>:
 8011a36:	3901      	subs	r1, #1
 8011a38:	b570      	push	{r4, r5, r6, lr}
 8011a3a:	1149      	asrs	r1, r1, #5
 8011a3c:	6914      	ldr	r4, [r2, #16]
 8011a3e:	3101      	adds	r1, #1
 8011a40:	f102 0314 	add.w	r3, r2, #20
 8011a44:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011a48:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011a4c:	1f05      	subs	r5, r0, #4
 8011a4e:	42a3      	cmp	r3, r4
 8011a50:	d30c      	bcc.n	8011a6c <__copybits+0x36>
 8011a52:	1aa3      	subs	r3, r4, r2
 8011a54:	3b11      	subs	r3, #17
 8011a56:	f023 0303 	bic.w	r3, r3, #3
 8011a5a:	3211      	adds	r2, #17
 8011a5c:	42a2      	cmp	r2, r4
 8011a5e:	bf88      	it	hi
 8011a60:	2300      	movhi	r3, #0
 8011a62:	4418      	add	r0, r3
 8011a64:	2300      	movs	r3, #0
 8011a66:	4288      	cmp	r0, r1
 8011a68:	d305      	bcc.n	8011a76 <__copybits+0x40>
 8011a6a:	bd70      	pop	{r4, r5, r6, pc}
 8011a6c:	f853 6b04 	ldr.w	r6, [r3], #4
 8011a70:	f845 6f04 	str.w	r6, [r5, #4]!
 8011a74:	e7eb      	b.n	8011a4e <__copybits+0x18>
 8011a76:	f840 3b04 	str.w	r3, [r0], #4
 8011a7a:	e7f4      	b.n	8011a66 <__copybits+0x30>

08011a7c <__any_on>:
 8011a7c:	f100 0214 	add.w	r2, r0, #20
 8011a80:	6900      	ldr	r0, [r0, #16]
 8011a82:	114b      	asrs	r3, r1, #5
 8011a84:	4298      	cmp	r0, r3
 8011a86:	b510      	push	{r4, lr}
 8011a88:	db11      	blt.n	8011aae <__any_on+0x32>
 8011a8a:	dd0a      	ble.n	8011aa2 <__any_on+0x26>
 8011a8c:	f011 011f 	ands.w	r1, r1, #31
 8011a90:	d007      	beq.n	8011aa2 <__any_on+0x26>
 8011a92:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011a96:	fa24 f001 	lsr.w	r0, r4, r1
 8011a9a:	fa00 f101 	lsl.w	r1, r0, r1
 8011a9e:	428c      	cmp	r4, r1
 8011aa0:	d10b      	bne.n	8011aba <__any_on+0x3e>
 8011aa2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011aa6:	4293      	cmp	r3, r2
 8011aa8:	d803      	bhi.n	8011ab2 <__any_on+0x36>
 8011aaa:	2000      	movs	r0, #0
 8011aac:	bd10      	pop	{r4, pc}
 8011aae:	4603      	mov	r3, r0
 8011ab0:	e7f7      	b.n	8011aa2 <__any_on+0x26>
 8011ab2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011ab6:	2900      	cmp	r1, #0
 8011ab8:	d0f5      	beq.n	8011aa6 <__any_on+0x2a>
 8011aba:	2001      	movs	r0, #1
 8011abc:	e7f6      	b.n	8011aac <__any_on+0x30>

08011abe <__ssputs_r>:
 8011abe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ac2:	688e      	ldr	r6, [r1, #8]
 8011ac4:	429e      	cmp	r6, r3
 8011ac6:	4682      	mov	sl, r0
 8011ac8:	460c      	mov	r4, r1
 8011aca:	4690      	mov	r8, r2
 8011acc:	461f      	mov	r7, r3
 8011ace:	d838      	bhi.n	8011b42 <__ssputs_r+0x84>
 8011ad0:	898a      	ldrh	r2, [r1, #12]
 8011ad2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011ad6:	d032      	beq.n	8011b3e <__ssputs_r+0x80>
 8011ad8:	6825      	ldr	r5, [r4, #0]
 8011ada:	6909      	ldr	r1, [r1, #16]
 8011adc:	eba5 0901 	sub.w	r9, r5, r1
 8011ae0:	6965      	ldr	r5, [r4, #20]
 8011ae2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011ae6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011aea:	3301      	adds	r3, #1
 8011aec:	444b      	add	r3, r9
 8011aee:	106d      	asrs	r5, r5, #1
 8011af0:	429d      	cmp	r5, r3
 8011af2:	bf38      	it	cc
 8011af4:	461d      	movcc	r5, r3
 8011af6:	0553      	lsls	r3, r2, #21
 8011af8:	d531      	bpl.n	8011b5e <__ssputs_r+0xa0>
 8011afa:	4629      	mov	r1, r5
 8011afc:	f7fc f87e 	bl	800dbfc <_malloc_r>
 8011b00:	4606      	mov	r6, r0
 8011b02:	b950      	cbnz	r0, 8011b1a <__ssputs_r+0x5c>
 8011b04:	230c      	movs	r3, #12
 8011b06:	f8ca 3000 	str.w	r3, [sl]
 8011b0a:	89a3      	ldrh	r3, [r4, #12]
 8011b0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011b10:	81a3      	strh	r3, [r4, #12]
 8011b12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b1a:	6921      	ldr	r1, [r4, #16]
 8011b1c:	464a      	mov	r2, r9
 8011b1e:	f7fb fff7 	bl	800db10 <memcpy>
 8011b22:	89a3      	ldrh	r3, [r4, #12]
 8011b24:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011b28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011b2c:	81a3      	strh	r3, [r4, #12]
 8011b2e:	6126      	str	r6, [r4, #16]
 8011b30:	6165      	str	r5, [r4, #20]
 8011b32:	444e      	add	r6, r9
 8011b34:	eba5 0509 	sub.w	r5, r5, r9
 8011b38:	6026      	str	r6, [r4, #0]
 8011b3a:	60a5      	str	r5, [r4, #8]
 8011b3c:	463e      	mov	r6, r7
 8011b3e:	42be      	cmp	r6, r7
 8011b40:	d900      	bls.n	8011b44 <__ssputs_r+0x86>
 8011b42:	463e      	mov	r6, r7
 8011b44:	4632      	mov	r2, r6
 8011b46:	6820      	ldr	r0, [r4, #0]
 8011b48:	4641      	mov	r1, r8
 8011b4a:	f000 fb5d 	bl	8012208 <memmove>
 8011b4e:	68a3      	ldr	r3, [r4, #8]
 8011b50:	6822      	ldr	r2, [r4, #0]
 8011b52:	1b9b      	subs	r3, r3, r6
 8011b54:	4432      	add	r2, r6
 8011b56:	60a3      	str	r3, [r4, #8]
 8011b58:	6022      	str	r2, [r4, #0]
 8011b5a:	2000      	movs	r0, #0
 8011b5c:	e7db      	b.n	8011b16 <__ssputs_r+0x58>
 8011b5e:	462a      	mov	r2, r5
 8011b60:	f000 fb6c 	bl	801223c <_realloc_r>
 8011b64:	4606      	mov	r6, r0
 8011b66:	2800      	cmp	r0, #0
 8011b68:	d1e1      	bne.n	8011b2e <__ssputs_r+0x70>
 8011b6a:	6921      	ldr	r1, [r4, #16]
 8011b6c:	4650      	mov	r0, sl
 8011b6e:	f7fb fff5 	bl	800db5c <_free_r>
 8011b72:	e7c7      	b.n	8011b04 <__ssputs_r+0x46>

08011b74 <_svfiprintf_r>:
 8011b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b78:	4698      	mov	r8, r3
 8011b7a:	898b      	ldrh	r3, [r1, #12]
 8011b7c:	061b      	lsls	r3, r3, #24
 8011b7e:	b09d      	sub	sp, #116	; 0x74
 8011b80:	4607      	mov	r7, r0
 8011b82:	460d      	mov	r5, r1
 8011b84:	4614      	mov	r4, r2
 8011b86:	d50e      	bpl.n	8011ba6 <_svfiprintf_r+0x32>
 8011b88:	690b      	ldr	r3, [r1, #16]
 8011b8a:	b963      	cbnz	r3, 8011ba6 <_svfiprintf_r+0x32>
 8011b8c:	2140      	movs	r1, #64	; 0x40
 8011b8e:	f7fc f835 	bl	800dbfc <_malloc_r>
 8011b92:	6028      	str	r0, [r5, #0]
 8011b94:	6128      	str	r0, [r5, #16]
 8011b96:	b920      	cbnz	r0, 8011ba2 <_svfiprintf_r+0x2e>
 8011b98:	230c      	movs	r3, #12
 8011b9a:	603b      	str	r3, [r7, #0]
 8011b9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011ba0:	e0d1      	b.n	8011d46 <_svfiprintf_r+0x1d2>
 8011ba2:	2340      	movs	r3, #64	; 0x40
 8011ba4:	616b      	str	r3, [r5, #20]
 8011ba6:	2300      	movs	r3, #0
 8011ba8:	9309      	str	r3, [sp, #36]	; 0x24
 8011baa:	2320      	movs	r3, #32
 8011bac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011bb0:	f8cd 800c 	str.w	r8, [sp, #12]
 8011bb4:	2330      	movs	r3, #48	; 0x30
 8011bb6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011d60 <_svfiprintf_r+0x1ec>
 8011bba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011bbe:	f04f 0901 	mov.w	r9, #1
 8011bc2:	4623      	mov	r3, r4
 8011bc4:	469a      	mov	sl, r3
 8011bc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011bca:	b10a      	cbz	r2, 8011bd0 <_svfiprintf_r+0x5c>
 8011bcc:	2a25      	cmp	r2, #37	; 0x25
 8011bce:	d1f9      	bne.n	8011bc4 <_svfiprintf_r+0x50>
 8011bd0:	ebba 0b04 	subs.w	fp, sl, r4
 8011bd4:	d00b      	beq.n	8011bee <_svfiprintf_r+0x7a>
 8011bd6:	465b      	mov	r3, fp
 8011bd8:	4622      	mov	r2, r4
 8011bda:	4629      	mov	r1, r5
 8011bdc:	4638      	mov	r0, r7
 8011bde:	f7ff ff6e 	bl	8011abe <__ssputs_r>
 8011be2:	3001      	adds	r0, #1
 8011be4:	f000 80aa 	beq.w	8011d3c <_svfiprintf_r+0x1c8>
 8011be8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011bea:	445a      	add	r2, fp
 8011bec:	9209      	str	r2, [sp, #36]	; 0x24
 8011bee:	f89a 3000 	ldrb.w	r3, [sl]
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	f000 80a2 	beq.w	8011d3c <_svfiprintf_r+0x1c8>
 8011bf8:	2300      	movs	r3, #0
 8011bfa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011bfe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011c02:	f10a 0a01 	add.w	sl, sl, #1
 8011c06:	9304      	str	r3, [sp, #16]
 8011c08:	9307      	str	r3, [sp, #28]
 8011c0a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011c0e:	931a      	str	r3, [sp, #104]	; 0x68
 8011c10:	4654      	mov	r4, sl
 8011c12:	2205      	movs	r2, #5
 8011c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c18:	4851      	ldr	r0, [pc, #324]	; (8011d60 <_svfiprintf_r+0x1ec>)
 8011c1a:	f7ee fb01 	bl	8000220 <memchr>
 8011c1e:	9a04      	ldr	r2, [sp, #16]
 8011c20:	b9d8      	cbnz	r0, 8011c5a <_svfiprintf_r+0xe6>
 8011c22:	06d0      	lsls	r0, r2, #27
 8011c24:	bf44      	itt	mi
 8011c26:	2320      	movmi	r3, #32
 8011c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011c2c:	0711      	lsls	r1, r2, #28
 8011c2e:	bf44      	itt	mi
 8011c30:	232b      	movmi	r3, #43	; 0x2b
 8011c32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011c36:	f89a 3000 	ldrb.w	r3, [sl]
 8011c3a:	2b2a      	cmp	r3, #42	; 0x2a
 8011c3c:	d015      	beq.n	8011c6a <_svfiprintf_r+0xf6>
 8011c3e:	9a07      	ldr	r2, [sp, #28]
 8011c40:	4654      	mov	r4, sl
 8011c42:	2000      	movs	r0, #0
 8011c44:	f04f 0c0a 	mov.w	ip, #10
 8011c48:	4621      	mov	r1, r4
 8011c4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011c4e:	3b30      	subs	r3, #48	; 0x30
 8011c50:	2b09      	cmp	r3, #9
 8011c52:	d94e      	bls.n	8011cf2 <_svfiprintf_r+0x17e>
 8011c54:	b1b0      	cbz	r0, 8011c84 <_svfiprintf_r+0x110>
 8011c56:	9207      	str	r2, [sp, #28]
 8011c58:	e014      	b.n	8011c84 <_svfiprintf_r+0x110>
 8011c5a:	eba0 0308 	sub.w	r3, r0, r8
 8011c5e:	fa09 f303 	lsl.w	r3, r9, r3
 8011c62:	4313      	orrs	r3, r2
 8011c64:	9304      	str	r3, [sp, #16]
 8011c66:	46a2      	mov	sl, r4
 8011c68:	e7d2      	b.n	8011c10 <_svfiprintf_r+0x9c>
 8011c6a:	9b03      	ldr	r3, [sp, #12]
 8011c6c:	1d19      	adds	r1, r3, #4
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	9103      	str	r1, [sp, #12]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	bfbb      	ittet	lt
 8011c76:	425b      	neglt	r3, r3
 8011c78:	f042 0202 	orrlt.w	r2, r2, #2
 8011c7c:	9307      	strge	r3, [sp, #28]
 8011c7e:	9307      	strlt	r3, [sp, #28]
 8011c80:	bfb8      	it	lt
 8011c82:	9204      	strlt	r2, [sp, #16]
 8011c84:	7823      	ldrb	r3, [r4, #0]
 8011c86:	2b2e      	cmp	r3, #46	; 0x2e
 8011c88:	d10c      	bne.n	8011ca4 <_svfiprintf_r+0x130>
 8011c8a:	7863      	ldrb	r3, [r4, #1]
 8011c8c:	2b2a      	cmp	r3, #42	; 0x2a
 8011c8e:	d135      	bne.n	8011cfc <_svfiprintf_r+0x188>
 8011c90:	9b03      	ldr	r3, [sp, #12]
 8011c92:	1d1a      	adds	r2, r3, #4
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	9203      	str	r2, [sp, #12]
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	bfb8      	it	lt
 8011c9c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011ca0:	3402      	adds	r4, #2
 8011ca2:	9305      	str	r3, [sp, #20]
 8011ca4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011d70 <_svfiprintf_r+0x1fc>
 8011ca8:	7821      	ldrb	r1, [r4, #0]
 8011caa:	2203      	movs	r2, #3
 8011cac:	4650      	mov	r0, sl
 8011cae:	f7ee fab7 	bl	8000220 <memchr>
 8011cb2:	b140      	cbz	r0, 8011cc6 <_svfiprintf_r+0x152>
 8011cb4:	2340      	movs	r3, #64	; 0x40
 8011cb6:	eba0 000a 	sub.w	r0, r0, sl
 8011cba:	fa03 f000 	lsl.w	r0, r3, r0
 8011cbe:	9b04      	ldr	r3, [sp, #16]
 8011cc0:	4303      	orrs	r3, r0
 8011cc2:	3401      	adds	r4, #1
 8011cc4:	9304      	str	r3, [sp, #16]
 8011cc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011cca:	4826      	ldr	r0, [pc, #152]	; (8011d64 <_svfiprintf_r+0x1f0>)
 8011ccc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011cd0:	2206      	movs	r2, #6
 8011cd2:	f7ee faa5 	bl	8000220 <memchr>
 8011cd6:	2800      	cmp	r0, #0
 8011cd8:	d038      	beq.n	8011d4c <_svfiprintf_r+0x1d8>
 8011cda:	4b23      	ldr	r3, [pc, #140]	; (8011d68 <_svfiprintf_r+0x1f4>)
 8011cdc:	bb1b      	cbnz	r3, 8011d26 <_svfiprintf_r+0x1b2>
 8011cde:	9b03      	ldr	r3, [sp, #12]
 8011ce0:	3307      	adds	r3, #7
 8011ce2:	f023 0307 	bic.w	r3, r3, #7
 8011ce6:	3308      	adds	r3, #8
 8011ce8:	9303      	str	r3, [sp, #12]
 8011cea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cec:	4433      	add	r3, r6
 8011cee:	9309      	str	r3, [sp, #36]	; 0x24
 8011cf0:	e767      	b.n	8011bc2 <_svfiprintf_r+0x4e>
 8011cf2:	fb0c 3202 	mla	r2, ip, r2, r3
 8011cf6:	460c      	mov	r4, r1
 8011cf8:	2001      	movs	r0, #1
 8011cfa:	e7a5      	b.n	8011c48 <_svfiprintf_r+0xd4>
 8011cfc:	2300      	movs	r3, #0
 8011cfe:	3401      	adds	r4, #1
 8011d00:	9305      	str	r3, [sp, #20]
 8011d02:	4619      	mov	r1, r3
 8011d04:	f04f 0c0a 	mov.w	ip, #10
 8011d08:	4620      	mov	r0, r4
 8011d0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011d0e:	3a30      	subs	r2, #48	; 0x30
 8011d10:	2a09      	cmp	r2, #9
 8011d12:	d903      	bls.n	8011d1c <_svfiprintf_r+0x1a8>
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d0c5      	beq.n	8011ca4 <_svfiprintf_r+0x130>
 8011d18:	9105      	str	r1, [sp, #20]
 8011d1a:	e7c3      	b.n	8011ca4 <_svfiprintf_r+0x130>
 8011d1c:	fb0c 2101 	mla	r1, ip, r1, r2
 8011d20:	4604      	mov	r4, r0
 8011d22:	2301      	movs	r3, #1
 8011d24:	e7f0      	b.n	8011d08 <_svfiprintf_r+0x194>
 8011d26:	ab03      	add	r3, sp, #12
 8011d28:	9300      	str	r3, [sp, #0]
 8011d2a:	462a      	mov	r2, r5
 8011d2c:	4b0f      	ldr	r3, [pc, #60]	; (8011d6c <_svfiprintf_r+0x1f8>)
 8011d2e:	a904      	add	r1, sp, #16
 8011d30:	4638      	mov	r0, r7
 8011d32:	f7fc f85d 	bl	800ddf0 <_printf_float>
 8011d36:	1c42      	adds	r2, r0, #1
 8011d38:	4606      	mov	r6, r0
 8011d3a:	d1d6      	bne.n	8011cea <_svfiprintf_r+0x176>
 8011d3c:	89ab      	ldrh	r3, [r5, #12]
 8011d3e:	065b      	lsls	r3, r3, #25
 8011d40:	f53f af2c 	bmi.w	8011b9c <_svfiprintf_r+0x28>
 8011d44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011d46:	b01d      	add	sp, #116	; 0x74
 8011d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d4c:	ab03      	add	r3, sp, #12
 8011d4e:	9300      	str	r3, [sp, #0]
 8011d50:	462a      	mov	r2, r5
 8011d52:	4b06      	ldr	r3, [pc, #24]	; (8011d6c <_svfiprintf_r+0x1f8>)
 8011d54:	a904      	add	r1, sp, #16
 8011d56:	4638      	mov	r0, r7
 8011d58:	f7fc faee 	bl	800e338 <_printf_i>
 8011d5c:	e7eb      	b.n	8011d36 <_svfiprintf_r+0x1c2>
 8011d5e:	bf00      	nop
 8011d60:	080148fc 	.word	0x080148fc
 8011d64:	08014906 	.word	0x08014906
 8011d68:	0800ddf1 	.word	0x0800ddf1
 8011d6c:	08011abf 	.word	0x08011abf
 8011d70:	08014902 	.word	0x08014902

08011d74 <__sfputc_r>:
 8011d74:	6893      	ldr	r3, [r2, #8]
 8011d76:	3b01      	subs	r3, #1
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	b410      	push	{r4}
 8011d7c:	6093      	str	r3, [r2, #8]
 8011d7e:	da08      	bge.n	8011d92 <__sfputc_r+0x1e>
 8011d80:	6994      	ldr	r4, [r2, #24]
 8011d82:	42a3      	cmp	r3, r4
 8011d84:	db01      	blt.n	8011d8a <__sfputc_r+0x16>
 8011d86:	290a      	cmp	r1, #10
 8011d88:	d103      	bne.n	8011d92 <__sfputc_r+0x1e>
 8011d8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011d8e:	f7fd bcf1 	b.w	800f774 <__swbuf_r>
 8011d92:	6813      	ldr	r3, [r2, #0]
 8011d94:	1c58      	adds	r0, r3, #1
 8011d96:	6010      	str	r0, [r2, #0]
 8011d98:	7019      	strb	r1, [r3, #0]
 8011d9a:	4608      	mov	r0, r1
 8011d9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011da0:	4770      	bx	lr

08011da2 <__sfputs_r>:
 8011da2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011da4:	4606      	mov	r6, r0
 8011da6:	460f      	mov	r7, r1
 8011da8:	4614      	mov	r4, r2
 8011daa:	18d5      	adds	r5, r2, r3
 8011dac:	42ac      	cmp	r4, r5
 8011dae:	d101      	bne.n	8011db4 <__sfputs_r+0x12>
 8011db0:	2000      	movs	r0, #0
 8011db2:	e007      	b.n	8011dc4 <__sfputs_r+0x22>
 8011db4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011db8:	463a      	mov	r2, r7
 8011dba:	4630      	mov	r0, r6
 8011dbc:	f7ff ffda 	bl	8011d74 <__sfputc_r>
 8011dc0:	1c43      	adds	r3, r0, #1
 8011dc2:	d1f3      	bne.n	8011dac <__sfputs_r+0xa>
 8011dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011dc8 <_vfiprintf_r>:
 8011dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dcc:	460d      	mov	r5, r1
 8011dce:	b09d      	sub	sp, #116	; 0x74
 8011dd0:	4614      	mov	r4, r2
 8011dd2:	4698      	mov	r8, r3
 8011dd4:	4606      	mov	r6, r0
 8011dd6:	b118      	cbz	r0, 8011de0 <_vfiprintf_r+0x18>
 8011dd8:	6983      	ldr	r3, [r0, #24]
 8011dda:	b90b      	cbnz	r3, 8011de0 <_vfiprintf_r+0x18>
 8011ddc:	f7fe fd1e 	bl	801081c <__sinit>
 8011de0:	4b89      	ldr	r3, [pc, #548]	; (8012008 <_vfiprintf_r+0x240>)
 8011de2:	429d      	cmp	r5, r3
 8011de4:	d11b      	bne.n	8011e1e <_vfiprintf_r+0x56>
 8011de6:	6875      	ldr	r5, [r6, #4]
 8011de8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011dea:	07d9      	lsls	r1, r3, #31
 8011dec:	d405      	bmi.n	8011dfa <_vfiprintf_r+0x32>
 8011dee:	89ab      	ldrh	r3, [r5, #12]
 8011df0:	059a      	lsls	r2, r3, #22
 8011df2:	d402      	bmi.n	8011dfa <_vfiprintf_r+0x32>
 8011df4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011df6:	f7ff f922 	bl	801103e <__retarget_lock_acquire_recursive>
 8011dfa:	89ab      	ldrh	r3, [r5, #12]
 8011dfc:	071b      	lsls	r3, r3, #28
 8011dfe:	d501      	bpl.n	8011e04 <_vfiprintf_r+0x3c>
 8011e00:	692b      	ldr	r3, [r5, #16]
 8011e02:	b9eb      	cbnz	r3, 8011e40 <_vfiprintf_r+0x78>
 8011e04:	4629      	mov	r1, r5
 8011e06:	4630      	mov	r0, r6
 8011e08:	f7fd fd06 	bl	800f818 <__swsetup_r>
 8011e0c:	b1c0      	cbz	r0, 8011e40 <_vfiprintf_r+0x78>
 8011e0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011e10:	07dc      	lsls	r4, r3, #31
 8011e12:	d50e      	bpl.n	8011e32 <_vfiprintf_r+0x6a>
 8011e14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011e18:	b01d      	add	sp, #116	; 0x74
 8011e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e1e:	4b7b      	ldr	r3, [pc, #492]	; (801200c <_vfiprintf_r+0x244>)
 8011e20:	429d      	cmp	r5, r3
 8011e22:	d101      	bne.n	8011e28 <_vfiprintf_r+0x60>
 8011e24:	68b5      	ldr	r5, [r6, #8]
 8011e26:	e7df      	b.n	8011de8 <_vfiprintf_r+0x20>
 8011e28:	4b79      	ldr	r3, [pc, #484]	; (8012010 <_vfiprintf_r+0x248>)
 8011e2a:	429d      	cmp	r5, r3
 8011e2c:	bf08      	it	eq
 8011e2e:	68f5      	ldreq	r5, [r6, #12]
 8011e30:	e7da      	b.n	8011de8 <_vfiprintf_r+0x20>
 8011e32:	89ab      	ldrh	r3, [r5, #12]
 8011e34:	0598      	lsls	r0, r3, #22
 8011e36:	d4ed      	bmi.n	8011e14 <_vfiprintf_r+0x4c>
 8011e38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011e3a:	f7ff f901 	bl	8011040 <__retarget_lock_release_recursive>
 8011e3e:	e7e9      	b.n	8011e14 <_vfiprintf_r+0x4c>
 8011e40:	2300      	movs	r3, #0
 8011e42:	9309      	str	r3, [sp, #36]	; 0x24
 8011e44:	2320      	movs	r3, #32
 8011e46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011e4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8011e4e:	2330      	movs	r3, #48	; 0x30
 8011e50:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012014 <_vfiprintf_r+0x24c>
 8011e54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011e58:	f04f 0901 	mov.w	r9, #1
 8011e5c:	4623      	mov	r3, r4
 8011e5e:	469a      	mov	sl, r3
 8011e60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011e64:	b10a      	cbz	r2, 8011e6a <_vfiprintf_r+0xa2>
 8011e66:	2a25      	cmp	r2, #37	; 0x25
 8011e68:	d1f9      	bne.n	8011e5e <_vfiprintf_r+0x96>
 8011e6a:	ebba 0b04 	subs.w	fp, sl, r4
 8011e6e:	d00b      	beq.n	8011e88 <_vfiprintf_r+0xc0>
 8011e70:	465b      	mov	r3, fp
 8011e72:	4622      	mov	r2, r4
 8011e74:	4629      	mov	r1, r5
 8011e76:	4630      	mov	r0, r6
 8011e78:	f7ff ff93 	bl	8011da2 <__sfputs_r>
 8011e7c:	3001      	adds	r0, #1
 8011e7e:	f000 80aa 	beq.w	8011fd6 <_vfiprintf_r+0x20e>
 8011e82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011e84:	445a      	add	r2, fp
 8011e86:	9209      	str	r2, [sp, #36]	; 0x24
 8011e88:	f89a 3000 	ldrb.w	r3, [sl]
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	f000 80a2 	beq.w	8011fd6 <_vfiprintf_r+0x20e>
 8011e92:	2300      	movs	r3, #0
 8011e94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011e98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011e9c:	f10a 0a01 	add.w	sl, sl, #1
 8011ea0:	9304      	str	r3, [sp, #16]
 8011ea2:	9307      	str	r3, [sp, #28]
 8011ea4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011ea8:	931a      	str	r3, [sp, #104]	; 0x68
 8011eaa:	4654      	mov	r4, sl
 8011eac:	2205      	movs	r2, #5
 8011eae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011eb2:	4858      	ldr	r0, [pc, #352]	; (8012014 <_vfiprintf_r+0x24c>)
 8011eb4:	f7ee f9b4 	bl	8000220 <memchr>
 8011eb8:	9a04      	ldr	r2, [sp, #16]
 8011eba:	b9d8      	cbnz	r0, 8011ef4 <_vfiprintf_r+0x12c>
 8011ebc:	06d1      	lsls	r1, r2, #27
 8011ebe:	bf44      	itt	mi
 8011ec0:	2320      	movmi	r3, #32
 8011ec2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011ec6:	0713      	lsls	r3, r2, #28
 8011ec8:	bf44      	itt	mi
 8011eca:	232b      	movmi	r3, #43	; 0x2b
 8011ecc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011ed0:	f89a 3000 	ldrb.w	r3, [sl]
 8011ed4:	2b2a      	cmp	r3, #42	; 0x2a
 8011ed6:	d015      	beq.n	8011f04 <_vfiprintf_r+0x13c>
 8011ed8:	9a07      	ldr	r2, [sp, #28]
 8011eda:	4654      	mov	r4, sl
 8011edc:	2000      	movs	r0, #0
 8011ede:	f04f 0c0a 	mov.w	ip, #10
 8011ee2:	4621      	mov	r1, r4
 8011ee4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011ee8:	3b30      	subs	r3, #48	; 0x30
 8011eea:	2b09      	cmp	r3, #9
 8011eec:	d94e      	bls.n	8011f8c <_vfiprintf_r+0x1c4>
 8011eee:	b1b0      	cbz	r0, 8011f1e <_vfiprintf_r+0x156>
 8011ef0:	9207      	str	r2, [sp, #28]
 8011ef2:	e014      	b.n	8011f1e <_vfiprintf_r+0x156>
 8011ef4:	eba0 0308 	sub.w	r3, r0, r8
 8011ef8:	fa09 f303 	lsl.w	r3, r9, r3
 8011efc:	4313      	orrs	r3, r2
 8011efe:	9304      	str	r3, [sp, #16]
 8011f00:	46a2      	mov	sl, r4
 8011f02:	e7d2      	b.n	8011eaa <_vfiprintf_r+0xe2>
 8011f04:	9b03      	ldr	r3, [sp, #12]
 8011f06:	1d19      	adds	r1, r3, #4
 8011f08:	681b      	ldr	r3, [r3, #0]
 8011f0a:	9103      	str	r1, [sp, #12]
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	bfbb      	ittet	lt
 8011f10:	425b      	neglt	r3, r3
 8011f12:	f042 0202 	orrlt.w	r2, r2, #2
 8011f16:	9307      	strge	r3, [sp, #28]
 8011f18:	9307      	strlt	r3, [sp, #28]
 8011f1a:	bfb8      	it	lt
 8011f1c:	9204      	strlt	r2, [sp, #16]
 8011f1e:	7823      	ldrb	r3, [r4, #0]
 8011f20:	2b2e      	cmp	r3, #46	; 0x2e
 8011f22:	d10c      	bne.n	8011f3e <_vfiprintf_r+0x176>
 8011f24:	7863      	ldrb	r3, [r4, #1]
 8011f26:	2b2a      	cmp	r3, #42	; 0x2a
 8011f28:	d135      	bne.n	8011f96 <_vfiprintf_r+0x1ce>
 8011f2a:	9b03      	ldr	r3, [sp, #12]
 8011f2c:	1d1a      	adds	r2, r3, #4
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	9203      	str	r2, [sp, #12]
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	bfb8      	it	lt
 8011f36:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011f3a:	3402      	adds	r4, #2
 8011f3c:	9305      	str	r3, [sp, #20]
 8011f3e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012024 <_vfiprintf_r+0x25c>
 8011f42:	7821      	ldrb	r1, [r4, #0]
 8011f44:	2203      	movs	r2, #3
 8011f46:	4650      	mov	r0, sl
 8011f48:	f7ee f96a 	bl	8000220 <memchr>
 8011f4c:	b140      	cbz	r0, 8011f60 <_vfiprintf_r+0x198>
 8011f4e:	2340      	movs	r3, #64	; 0x40
 8011f50:	eba0 000a 	sub.w	r0, r0, sl
 8011f54:	fa03 f000 	lsl.w	r0, r3, r0
 8011f58:	9b04      	ldr	r3, [sp, #16]
 8011f5a:	4303      	orrs	r3, r0
 8011f5c:	3401      	adds	r4, #1
 8011f5e:	9304      	str	r3, [sp, #16]
 8011f60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f64:	482c      	ldr	r0, [pc, #176]	; (8012018 <_vfiprintf_r+0x250>)
 8011f66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011f6a:	2206      	movs	r2, #6
 8011f6c:	f7ee f958 	bl	8000220 <memchr>
 8011f70:	2800      	cmp	r0, #0
 8011f72:	d03f      	beq.n	8011ff4 <_vfiprintf_r+0x22c>
 8011f74:	4b29      	ldr	r3, [pc, #164]	; (801201c <_vfiprintf_r+0x254>)
 8011f76:	bb1b      	cbnz	r3, 8011fc0 <_vfiprintf_r+0x1f8>
 8011f78:	9b03      	ldr	r3, [sp, #12]
 8011f7a:	3307      	adds	r3, #7
 8011f7c:	f023 0307 	bic.w	r3, r3, #7
 8011f80:	3308      	adds	r3, #8
 8011f82:	9303      	str	r3, [sp, #12]
 8011f84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f86:	443b      	add	r3, r7
 8011f88:	9309      	str	r3, [sp, #36]	; 0x24
 8011f8a:	e767      	b.n	8011e5c <_vfiprintf_r+0x94>
 8011f8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8011f90:	460c      	mov	r4, r1
 8011f92:	2001      	movs	r0, #1
 8011f94:	e7a5      	b.n	8011ee2 <_vfiprintf_r+0x11a>
 8011f96:	2300      	movs	r3, #0
 8011f98:	3401      	adds	r4, #1
 8011f9a:	9305      	str	r3, [sp, #20]
 8011f9c:	4619      	mov	r1, r3
 8011f9e:	f04f 0c0a 	mov.w	ip, #10
 8011fa2:	4620      	mov	r0, r4
 8011fa4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011fa8:	3a30      	subs	r2, #48	; 0x30
 8011faa:	2a09      	cmp	r2, #9
 8011fac:	d903      	bls.n	8011fb6 <_vfiprintf_r+0x1ee>
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d0c5      	beq.n	8011f3e <_vfiprintf_r+0x176>
 8011fb2:	9105      	str	r1, [sp, #20]
 8011fb4:	e7c3      	b.n	8011f3e <_vfiprintf_r+0x176>
 8011fb6:	fb0c 2101 	mla	r1, ip, r1, r2
 8011fba:	4604      	mov	r4, r0
 8011fbc:	2301      	movs	r3, #1
 8011fbe:	e7f0      	b.n	8011fa2 <_vfiprintf_r+0x1da>
 8011fc0:	ab03      	add	r3, sp, #12
 8011fc2:	9300      	str	r3, [sp, #0]
 8011fc4:	462a      	mov	r2, r5
 8011fc6:	4b16      	ldr	r3, [pc, #88]	; (8012020 <_vfiprintf_r+0x258>)
 8011fc8:	a904      	add	r1, sp, #16
 8011fca:	4630      	mov	r0, r6
 8011fcc:	f7fb ff10 	bl	800ddf0 <_printf_float>
 8011fd0:	4607      	mov	r7, r0
 8011fd2:	1c78      	adds	r0, r7, #1
 8011fd4:	d1d6      	bne.n	8011f84 <_vfiprintf_r+0x1bc>
 8011fd6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011fd8:	07d9      	lsls	r1, r3, #31
 8011fda:	d405      	bmi.n	8011fe8 <_vfiprintf_r+0x220>
 8011fdc:	89ab      	ldrh	r3, [r5, #12]
 8011fde:	059a      	lsls	r2, r3, #22
 8011fe0:	d402      	bmi.n	8011fe8 <_vfiprintf_r+0x220>
 8011fe2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011fe4:	f7ff f82c 	bl	8011040 <__retarget_lock_release_recursive>
 8011fe8:	89ab      	ldrh	r3, [r5, #12]
 8011fea:	065b      	lsls	r3, r3, #25
 8011fec:	f53f af12 	bmi.w	8011e14 <_vfiprintf_r+0x4c>
 8011ff0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011ff2:	e711      	b.n	8011e18 <_vfiprintf_r+0x50>
 8011ff4:	ab03      	add	r3, sp, #12
 8011ff6:	9300      	str	r3, [sp, #0]
 8011ff8:	462a      	mov	r2, r5
 8011ffa:	4b09      	ldr	r3, [pc, #36]	; (8012020 <_vfiprintf_r+0x258>)
 8011ffc:	a904      	add	r1, sp, #16
 8011ffe:	4630      	mov	r0, r6
 8012000:	f7fc f99a 	bl	800e338 <_printf_i>
 8012004:	e7e4      	b.n	8011fd0 <_vfiprintf_r+0x208>
 8012006:	bf00      	nop
 8012008:	080146e0 	.word	0x080146e0
 801200c:	08014700 	.word	0x08014700
 8012010:	080146c0 	.word	0x080146c0
 8012014:	080148fc 	.word	0x080148fc
 8012018:	08014906 	.word	0x08014906
 801201c:	0800ddf1 	.word	0x0800ddf1
 8012020:	08011da3 	.word	0x08011da3
 8012024:	08014902 	.word	0x08014902

08012028 <nan>:
 8012028:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012030 <nan+0x8>
 801202c:	4770      	bx	lr
 801202e:	bf00      	nop
 8012030:	00000000 	.word	0x00000000
 8012034:	7ff80000 	.word	0x7ff80000

08012038 <__sread>:
 8012038:	b510      	push	{r4, lr}
 801203a:	460c      	mov	r4, r1
 801203c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012040:	f000 f922 	bl	8012288 <_read_r>
 8012044:	2800      	cmp	r0, #0
 8012046:	bfab      	itete	ge
 8012048:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801204a:	89a3      	ldrhlt	r3, [r4, #12]
 801204c:	181b      	addge	r3, r3, r0
 801204e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012052:	bfac      	ite	ge
 8012054:	6563      	strge	r3, [r4, #84]	; 0x54
 8012056:	81a3      	strhlt	r3, [r4, #12]
 8012058:	bd10      	pop	{r4, pc}

0801205a <__swrite>:
 801205a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801205e:	461f      	mov	r7, r3
 8012060:	898b      	ldrh	r3, [r1, #12]
 8012062:	05db      	lsls	r3, r3, #23
 8012064:	4605      	mov	r5, r0
 8012066:	460c      	mov	r4, r1
 8012068:	4616      	mov	r6, r2
 801206a:	d505      	bpl.n	8012078 <__swrite+0x1e>
 801206c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012070:	2302      	movs	r3, #2
 8012072:	2200      	movs	r2, #0
 8012074:	f000 f8b6 	bl	80121e4 <_lseek_r>
 8012078:	89a3      	ldrh	r3, [r4, #12]
 801207a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801207e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012082:	81a3      	strh	r3, [r4, #12]
 8012084:	4632      	mov	r2, r6
 8012086:	463b      	mov	r3, r7
 8012088:	4628      	mov	r0, r5
 801208a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801208e:	f000 b835 	b.w	80120fc <_write_r>

08012092 <__sseek>:
 8012092:	b510      	push	{r4, lr}
 8012094:	460c      	mov	r4, r1
 8012096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801209a:	f000 f8a3 	bl	80121e4 <_lseek_r>
 801209e:	1c43      	adds	r3, r0, #1
 80120a0:	89a3      	ldrh	r3, [r4, #12]
 80120a2:	bf15      	itete	ne
 80120a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80120a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80120aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80120ae:	81a3      	strheq	r3, [r4, #12]
 80120b0:	bf18      	it	ne
 80120b2:	81a3      	strhne	r3, [r4, #12]
 80120b4:	bd10      	pop	{r4, pc}

080120b6 <__sclose>:
 80120b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120ba:	f000 b84f 	b.w	801215c <_close_r>

080120be <strncmp>:
 80120be:	b510      	push	{r4, lr}
 80120c0:	b16a      	cbz	r2, 80120de <strncmp+0x20>
 80120c2:	3901      	subs	r1, #1
 80120c4:	1884      	adds	r4, r0, r2
 80120c6:	f810 3b01 	ldrb.w	r3, [r0], #1
 80120ca:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80120ce:	4293      	cmp	r3, r2
 80120d0:	d103      	bne.n	80120da <strncmp+0x1c>
 80120d2:	42a0      	cmp	r0, r4
 80120d4:	d001      	beq.n	80120da <strncmp+0x1c>
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d1f5      	bne.n	80120c6 <strncmp+0x8>
 80120da:	1a98      	subs	r0, r3, r2
 80120dc:	bd10      	pop	{r4, pc}
 80120de:	4610      	mov	r0, r2
 80120e0:	e7fc      	b.n	80120dc <strncmp+0x1e>

080120e2 <__ascii_wctomb>:
 80120e2:	b149      	cbz	r1, 80120f8 <__ascii_wctomb+0x16>
 80120e4:	2aff      	cmp	r2, #255	; 0xff
 80120e6:	bf85      	ittet	hi
 80120e8:	238a      	movhi	r3, #138	; 0x8a
 80120ea:	6003      	strhi	r3, [r0, #0]
 80120ec:	700a      	strbls	r2, [r1, #0]
 80120ee:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80120f2:	bf98      	it	ls
 80120f4:	2001      	movls	r0, #1
 80120f6:	4770      	bx	lr
 80120f8:	4608      	mov	r0, r1
 80120fa:	4770      	bx	lr

080120fc <_write_r>:
 80120fc:	b538      	push	{r3, r4, r5, lr}
 80120fe:	4d07      	ldr	r5, [pc, #28]	; (801211c <_write_r+0x20>)
 8012100:	4604      	mov	r4, r0
 8012102:	4608      	mov	r0, r1
 8012104:	4611      	mov	r1, r2
 8012106:	2200      	movs	r2, #0
 8012108:	602a      	str	r2, [r5, #0]
 801210a:	461a      	mov	r2, r3
 801210c:	f7f3 fb7a 	bl	8005804 <_write>
 8012110:	1c43      	adds	r3, r0, #1
 8012112:	d102      	bne.n	801211a <_write_r+0x1e>
 8012114:	682b      	ldr	r3, [r5, #0]
 8012116:	b103      	cbz	r3, 801211a <_write_r+0x1e>
 8012118:	6023      	str	r3, [r4, #0]
 801211a:	bd38      	pop	{r3, r4, r5, pc}
 801211c:	20007470 	.word	0x20007470

08012120 <__assert_func>:
 8012120:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012122:	4614      	mov	r4, r2
 8012124:	461a      	mov	r2, r3
 8012126:	4b09      	ldr	r3, [pc, #36]	; (801214c <__assert_func+0x2c>)
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	4605      	mov	r5, r0
 801212c:	68d8      	ldr	r0, [r3, #12]
 801212e:	b14c      	cbz	r4, 8012144 <__assert_func+0x24>
 8012130:	4b07      	ldr	r3, [pc, #28]	; (8012150 <__assert_func+0x30>)
 8012132:	9100      	str	r1, [sp, #0]
 8012134:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012138:	4906      	ldr	r1, [pc, #24]	; (8012154 <__assert_func+0x34>)
 801213a:	462b      	mov	r3, r5
 801213c:	f000 f81e 	bl	801217c <fiprintf>
 8012140:	f000 f8b4 	bl	80122ac <abort>
 8012144:	4b04      	ldr	r3, [pc, #16]	; (8012158 <__assert_func+0x38>)
 8012146:	461c      	mov	r4, r3
 8012148:	e7f3      	b.n	8012132 <__assert_func+0x12>
 801214a:	bf00      	nop
 801214c:	20000014 	.word	0x20000014
 8012150:	0801490d 	.word	0x0801490d
 8012154:	0801491a 	.word	0x0801491a
 8012158:	08014948 	.word	0x08014948

0801215c <_close_r>:
 801215c:	b538      	push	{r3, r4, r5, lr}
 801215e:	4d06      	ldr	r5, [pc, #24]	; (8012178 <_close_r+0x1c>)
 8012160:	2300      	movs	r3, #0
 8012162:	4604      	mov	r4, r0
 8012164:	4608      	mov	r0, r1
 8012166:	602b      	str	r3, [r5, #0]
 8012168:	f7f3 fb78 	bl	800585c <_close>
 801216c:	1c43      	adds	r3, r0, #1
 801216e:	d102      	bne.n	8012176 <_close_r+0x1a>
 8012170:	682b      	ldr	r3, [r5, #0]
 8012172:	b103      	cbz	r3, 8012176 <_close_r+0x1a>
 8012174:	6023      	str	r3, [r4, #0]
 8012176:	bd38      	pop	{r3, r4, r5, pc}
 8012178:	20007470 	.word	0x20007470

0801217c <fiprintf>:
 801217c:	b40e      	push	{r1, r2, r3}
 801217e:	b503      	push	{r0, r1, lr}
 8012180:	4601      	mov	r1, r0
 8012182:	ab03      	add	r3, sp, #12
 8012184:	4805      	ldr	r0, [pc, #20]	; (801219c <fiprintf+0x20>)
 8012186:	f853 2b04 	ldr.w	r2, [r3], #4
 801218a:	6800      	ldr	r0, [r0, #0]
 801218c:	9301      	str	r3, [sp, #4]
 801218e:	f7ff fe1b 	bl	8011dc8 <_vfiprintf_r>
 8012192:	b002      	add	sp, #8
 8012194:	f85d eb04 	ldr.w	lr, [sp], #4
 8012198:	b003      	add	sp, #12
 801219a:	4770      	bx	lr
 801219c:	20000014 	.word	0x20000014

080121a0 <_fstat_r>:
 80121a0:	b538      	push	{r3, r4, r5, lr}
 80121a2:	4d07      	ldr	r5, [pc, #28]	; (80121c0 <_fstat_r+0x20>)
 80121a4:	2300      	movs	r3, #0
 80121a6:	4604      	mov	r4, r0
 80121a8:	4608      	mov	r0, r1
 80121aa:	4611      	mov	r1, r2
 80121ac:	602b      	str	r3, [r5, #0]
 80121ae:	f7f3 fba5 	bl	80058fc <_fstat>
 80121b2:	1c43      	adds	r3, r0, #1
 80121b4:	d102      	bne.n	80121bc <_fstat_r+0x1c>
 80121b6:	682b      	ldr	r3, [r5, #0]
 80121b8:	b103      	cbz	r3, 80121bc <_fstat_r+0x1c>
 80121ba:	6023      	str	r3, [r4, #0]
 80121bc:	bd38      	pop	{r3, r4, r5, pc}
 80121be:	bf00      	nop
 80121c0:	20007470 	.word	0x20007470

080121c4 <_isatty_r>:
 80121c4:	b538      	push	{r3, r4, r5, lr}
 80121c6:	4d06      	ldr	r5, [pc, #24]	; (80121e0 <_isatty_r+0x1c>)
 80121c8:	2300      	movs	r3, #0
 80121ca:	4604      	mov	r4, r0
 80121cc:	4608      	mov	r0, r1
 80121ce:	602b      	str	r3, [r5, #0]
 80121d0:	f7f3 fb01 	bl	80057d6 <_isatty>
 80121d4:	1c43      	adds	r3, r0, #1
 80121d6:	d102      	bne.n	80121de <_isatty_r+0x1a>
 80121d8:	682b      	ldr	r3, [r5, #0]
 80121da:	b103      	cbz	r3, 80121de <_isatty_r+0x1a>
 80121dc:	6023      	str	r3, [r4, #0]
 80121de:	bd38      	pop	{r3, r4, r5, pc}
 80121e0:	20007470 	.word	0x20007470

080121e4 <_lseek_r>:
 80121e4:	b538      	push	{r3, r4, r5, lr}
 80121e6:	4d07      	ldr	r5, [pc, #28]	; (8012204 <_lseek_r+0x20>)
 80121e8:	4604      	mov	r4, r0
 80121ea:	4608      	mov	r0, r1
 80121ec:	4611      	mov	r1, r2
 80121ee:	2200      	movs	r2, #0
 80121f0:	602a      	str	r2, [r5, #0]
 80121f2:	461a      	mov	r2, r3
 80121f4:	f7f3 fb49 	bl	800588a <_lseek>
 80121f8:	1c43      	adds	r3, r0, #1
 80121fa:	d102      	bne.n	8012202 <_lseek_r+0x1e>
 80121fc:	682b      	ldr	r3, [r5, #0]
 80121fe:	b103      	cbz	r3, 8012202 <_lseek_r+0x1e>
 8012200:	6023      	str	r3, [r4, #0]
 8012202:	bd38      	pop	{r3, r4, r5, pc}
 8012204:	20007470 	.word	0x20007470

08012208 <memmove>:
 8012208:	4288      	cmp	r0, r1
 801220a:	b510      	push	{r4, lr}
 801220c:	eb01 0402 	add.w	r4, r1, r2
 8012210:	d902      	bls.n	8012218 <memmove+0x10>
 8012212:	4284      	cmp	r4, r0
 8012214:	4623      	mov	r3, r4
 8012216:	d807      	bhi.n	8012228 <memmove+0x20>
 8012218:	1e43      	subs	r3, r0, #1
 801221a:	42a1      	cmp	r1, r4
 801221c:	d008      	beq.n	8012230 <memmove+0x28>
 801221e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012222:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012226:	e7f8      	b.n	801221a <memmove+0x12>
 8012228:	4402      	add	r2, r0
 801222a:	4601      	mov	r1, r0
 801222c:	428a      	cmp	r2, r1
 801222e:	d100      	bne.n	8012232 <memmove+0x2a>
 8012230:	bd10      	pop	{r4, pc}
 8012232:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012236:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801223a:	e7f7      	b.n	801222c <memmove+0x24>

0801223c <_realloc_r>:
 801223c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801223e:	4607      	mov	r7, r0
 8012240:	4614      	mov	r4, r2
 8012242:	460e      	mov	r6, r1
 8012244:	b921      	cbnz	r1, 8012250 <_realloc_r+0x14>
 8012246:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801224a:	4611      	mov	r1, r2
 801224c:	f7fb bcd6 	b.w	800dbfc <_malloc_r>
 8012250:	b922      	cbnz	r2, 801225c <_realloc_r+0x20>
 8012252:	f7fb fc83 	bl	800db5c <_free_r>
 8012256:	4625      	mov	r5, r4
 8012258:	4628      	mov	r0, r5
 801225a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801225c:	f000 f82d 	bl	80122ba <_malloc_usable_size_r>
 8012260:	42a0      	cmp	r0, r4
 8012262:	d20f      	bcs.n	8012284 <_realloc_r+0x48>
 8012264:	4621      	mov	r1, r4
 8012266:	4638      	mov	r0, r7
 8012268:	f7fb fcc8 	bl	800dbfc <_malloc_r>
 801226c:	4605      	mov	r5, r0
 801226e:	2800      	cmp	r0, #0
 8012270:	d0f2      	beq.n	8012258 <_realloc_r+0x1c>
 8012272:	4631      	mov	r1, r6
 8012274:	4622      	mov	r2, r4
 8012276:	f7fb fc4b 	bl	800db10 <memcpy>
 801227a:	4631      	mov	r1, r6
 801227c:	4638      	mov	r0, r7
 801227e:	f7fb fc6d 	bl	800db5c <_free_r>
 8012282:	e7e9      	b.n	8012258 <_realloc_r+0x1c>
 8012284:	4635      	mov	r5, r6
 8012286:	e7e7      	b.n	8012258 <_realloc_r+0x1c>

08012288 <_read_r>:
 8012288:	b538      	push	{r3, r4, r5, lr}
 801228a:	4d07      	ldr	r5, [pc, #28]	; (80122a8 <_read_r+0x20>)
 801228c:	4604      	mov	r4, r0
 801228e:	4608      	mov	r0, r1
 8012290:	4611      	mov	r1, r2
 8012292:	2200      	movs	r2, #0
 8012294:	602a      	str	r2, [r5, #0]
 8012296:	461a      	mov	r2, r3
 8012298:	f7f3 fb08 	bl	80058ac <_read>
 801229c:	1c43      	adds	r3, r0, #1
 801229e:	d102      	bne.n	80122a6 <_read_r+0x1e>
 80122a0:	682b      	ldr	r3, [r5, #0]
 80122a2:	b103      	cbz	r3, 80122a6 <_read_r+0x1e>
 80122a4:	6023      	str	r3, [r4, #0]
 80122a6:	bd38      	pop	{r3, r4, r5, pc}
 80122a8:	20007470 	.word	0x20007470

080122ac <abort>:
 80122ac:	b508      	push	{r3, lr}
 80122ae:	2006      	movs	r0, #6
 80122b0:	f000 f834 	bl	801231c <raise>
 80122b4:	2001      	movs	r0, #1
 80122b6:	f002 f805 	bl	80142c4 <_exit>

080122ba <_malloc_usable_size_r>:
 80122ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80122be:	1f18      	subs	r0, r3, #4
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	bfbc      	itt	lt
 80122c4:	580b      	ldrlt	r3, [r1, r0]
 80122c6:	18c0      	addlt	r0, r0, r3
 80122c8:	4770      	bx	lr

080122ca <_raise_r>:
 80122ca:	291f      	cmp	r1, #31
 80122cc:	b538      	push	{r3, r4, r5, lr}
 80122ce:	4604      	mov	r4, r0
 80122d0:	460d      	mov	r5, r1
 80122d2:	d904      	bls.n	80122de <_raise_r+0x14>
 80122d4:	2316      	movs	r3, #22
 80122d6:	6003      	str	r3, [r0, #0]
 80122d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80122dc:	bd38      	pop	{r3, r4, r5, pc}
 80122de:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80122e0:	b112      	cbz	r2, 80122e8 <_raise_r+0x1e>
 80122e2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80122e6:	b94b      	cbnz	r3, 80122fc <_raise_r+0x32>
 80122e8:	4620      	mov	r0, r4
 80122ea:	f000 f831 	bl	8012350 <_getpid_r>
 80122ee:	462a      	mov	r2, r5
 80122f0:	4601      	mov	r1, r0
 80122f2:	4620      	mov	r0, r4
 80122f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80122f8:	f000 b818 	b.w	801232c <_kill_r>
 80122fc:	2b01      	cmp	r3, #1
 80122fe:	d00a      	beq.n	8012316 <_raise_r+0x4c>
 8012300:	1c59      	adds	r1, r3, #1
 8012302:	d103      	bne.n	801230c <_raise_r+0x42>
 8012304:	2316      	movs	r3, #22
 8012306:	6003      	str	r3, [r0, #0]
 8012308:	2001      	movs	r0, #1
 801230a:	e7e7      	b.n	80122dc <_raise_r+0x12>
 801230c:	2400      	movs	r4, #0
 801230e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012312:	4628      	mov	r0, r5
 8012314:	4798      	blx	r3
 8012316:	2000      	movs	r0, #0
 8012318:	e7e0      	b.n	80122dc <_raise_r+0x12>
	...

0801231c <raise>:
 801231c:	4b02      	ldr	r3, [pc, #8]	; (8012328 <raise+0xc>)
 801231e:	4601      	mov	r1, r0
 8012320:	6818      	ldr	r0, [r3, #0]
 8012322:	f7ff bfd2 	b.w	80122ca <_raise_r>
 8012326:	bf00      	nop
 8012328:	20000014 	.word	0x20000014

0801232c <_kill_r>:
 801232c:	b538      	push	{r3, r4, r5, lr}
 801232e:	4d07      	ldr	r5, [pc, #28]	; (801234c <_kill_r+0x20>)
 8012330:	2300      	movs	r3, #0
 8012332:	4604      	mov	r4, r0
 8012334:	4608      	mov	r0, r1
 8012336:	4611      	mov	r1, r2
 8012338:	602b      	str	r3, [r5, #0]
 801233a:	f001 ffbb 	bl	80142b4 <_kill>
 801233e:	1c43      	adds	r3, r0, #1
 8012340:	d102      	bne.n	8012348 <_kill_r+0x1c>
 8012342:	682b      	ldr	r3, [r5, #0]
 8012344:	b103      	cbz	r3, 8012348 <_kill_r+0x1c>
 8012346:	6023      	str	r3, [r4, #0]
 8012348:	bd38      	pop	{r3, r4, r5, pc}
 801234a:	bf00      	nop
 801234c:	20007470 	.word	0x20007470

08012350 <_getpid_r>:
 8012350:	f001 bfa8 	b.w	80142a4 <_getpid>
 8012354:	0000      	movs	r0, r0
	...

08012358 <cos>:
 8012358:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801235a:	ec53 2b10 	vmov	r2, r3, d0
 801235e:	4824      	ldr	r0, [pc, #144]	; (80123f0 <cos+0x98>)
 8012360:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8012364:	4281      	cmp	r1, r0
 8012366:	dc06      	bgt.n	8012376 <cos+0x1e>
 8012368:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 80123e8 <cos+0x90>
 801236c:	f001 f92c 	bl	80135c8 <__kernel_cos>
 8012370:	ec51 0b10 	vmov	r0, r1, d0
 8012374:	e007      	b.n	8012386 <cos+0x2e>
 8012376:	481f      	ldr	r0, [pc, #124]	; (80123f4 <cos+0x9c>)
 8012378:	4281      	cmp	r1, r0
 801237a:	dd09      	ble.n	8012390 <cos+0x38>
 801237c:	ee10 0a10 	vmov	r0, s0
 8012380:	4619      	mov	r1, r3
 8012382:	f7ed ffa1 	bl	80002c8 <__aeabi_dsub>
 8012386:	ec41 0b10 	vmov	d0, r0, r1
 801238a:	b005      	add	sp, #20
 801238c:	f85d fb04 	ldr.w	pc, [sp], #4
 8012390:	4668      	mov	r0, sp
 8012392:	f000 fe59 	bl	8013048 <__ieee754_rem_pio2>
 8012396:	f000 0003 	and.w	r0, r0, #3
 801239a:	2801      	cmp	r0, #1
 801239c:	d007      	beq.n	80123ae <cos+0x56>
 801239e:	2802      	cmp	r0, #2
 80123a0:	d012      	beq.n	80123c8 <cos+0x70>
 80123a2:	b9c0      	cbnz	r0, 80123d6 <cos+0x7e>
 80123a4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80123a8:	ed9d 0b00 	vldr	d0, [sp]
 80123ac:	e7de      	b.n	801236c <cos+0x14>
 80123ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 80123b2:	ed9d 0b00 	vldr	d0, [sp]
 80123b6:	f001 fd0f 	bl	8013dd8 <__kernel_sin>
 80123ba:	ec53 2b10 	vmov	r2, r3, d0
 80123be:	ee10 0a10 	vmov	r0, s0
 80123c2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80123c6:	e7de      	b.n	8012386 <cos+0x2e>
 80123c8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80123cc:	ed9d 0b00 	vldr	d0, [sp]
 80123d0:	f001 f8fa 	bl	80135c8 <__kernel_cos>
 80123d4:	e7f1      	b.n	80123ba <cos+0x62>
 80123d6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80123da:	ed9d 0b00 	vldr	d0, [sp]
 80123de:	2001      	movs	r0, #1
 80123e0:	f001 fcfa 	bl	8013dd8 <__kernel_sin>
 80123e4:	e7c4      	b.n	8012370 <cos+0x18>
 80123e6:	bf00      	nop
	...
 80123f0:	3fe921fb 	.word	0x3fe921fb
 80123f4:	7fefffff 	.word	0x7fefffff

080123f8 <sin>:
 80123f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80123fa:	ec53 2b10 	vmov	r2, r3, d0
 80123fe:	4826      	ldr	r0, [pc, #152]	; (8012498 <sin+0xa0>)
 8012400:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8012404:	4281      	cmp	r1, r0
 8012406:	dc07      	bgt.n	8012418 <sin+0x20>
 8012408:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8012490 <sin+0x98>
 801240c:	2000      	movs	r0, #0
 801240e:	f001 fce3 	bl	8013dd8 <__kernel_sin>
 8012412:	ec51 0b10 	vmov	r0, r1, d0
 8012416:	e007      	b.n	8012428 <sin+0x30>
 8012418:	4820      	ldr	r0, [pc, #128]	; (801249c <sin+0xa4>)
 801241a:	4281      	cmp	r1, r0
 801241c:	dd09      	ble.n	8012432 <sin+0x3a>
 801241e:	ee10 0a10 	vmov	r0, s0
 8012422:	4619      	mov	r1, r3
 8012424:	f7ed ff50 	bl	80002c8 <__aeabi_dsub>
 8012428:	ec41 0b10 	vmov	d0, r0, r1
 801242c:	b005      	add	sp, #20
 801242e:	f85d fb04 	ldr.w	pc, [sp], #4
 8012432:	4668      	mov	r0, sp
 8012434:	f000 fe08 	bl	8013048 <__ieee754_rem_pio2>
 8012438:	f000 0003 	and.w	r0, r0, #3
 801243c:	2801      	cmp	r0, #1
 801243e:	d008      	beq.n	8012452 <sin+0x5a>
 8012440:	2802      	cmp	r0, #2
 8012442:	d00d      	beq.n	8012460 <sin+0x68>
 8012444:	b9d0      	cbnz	r0, 801247c <sin+0x84>
 8012446:	ed9d 1b02 	vldr	d1, [sp, #8]
 801244a:	ed9d 0b00 	vldr	d0, [sp]
 801244e:	2001      	movs	r0, #1
 8012450:	e7dd      	b.n	801240e <sin+0x16>
 8012452:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012456:	ed9d 0b00 	vldr	d0, [sp]
 801245a:	f001 f8b5 	bl	80135c8 <__kernel_cos>
 801245e:	e7d8      	b.n	8012412 <sin+0x1a>
 8012460:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012464:	ed9d 0b00 	vldr	d0, [sp]
 8012468:	2001      	movs	r0, #1
 801246a:	f001 fcb5 	bl	8013dd8 <__kernel_sin>
 801246e:	ec53 2b10 	vmov	r2, r3, d0
 8012472:	ee10 0a10 	vmov	r0, s0
 8012476:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801247a:	e7d5      	b.n	8012428 <sin+0x30>
 801247c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8012480:	ed9d 0b00 	vldr	d0, [sp]
 8012484:	f001 f8a0 	bl	80135c8 <__kernel_cos>
 8012488:	e7f1      	b.n	801246e <sin+0x76>
 801248a:	bf00      	nop
 801248c:	f3af 8000 	nop.w
	...
 8012498:	3fe921fb 	.word	0x3fe921fb
 801249c:	7fefffff 	.word	0x7fefffff

080124a0 <pow>:
 80124a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80124a4:	ec59 8b10 	vmov	r8, r9, d0
 80124a8:	ec57 6b11 	vmov	r6, r7, d1
 80124ac:	f000 f8a8 	bl	8012600 <__ieee754_pow>
 80124b0:	4b4e      	ldr	r3, [pc, #312]	; (80125ec <pow+0x14c>)
 80124b2:	f993 3000 	ldrsb.w	r3, [r3]
 80124b6:	3301      	adds	r3, #1
 80124b8:	ec55 4b10 	vmov	r4, r5, d0
 80124bc:	d015      	beq.n	80124ea <pow+0x4a>
 80124be:	4632      	mov	r2, r6
 80124c0:	463b      	mov	r3, r7
 80124c2:	4630      	mov	r0, r6
 80124c4:	4639      	mov	r1, r7
 80124c6:	f7ee fb51 	bl	8000b6c <__aeabi_dcmpun>
 80124ca:	b970      	cbnz	r0, 80124ea <pow+0x4a>
 80124cc:	4642      	mov	r2, r8
 80124ce:	464b      	mov	r3, r9
 80124d0:	4640      	mov	r0, r8
 80124d2:	4649      	mov	r1, r9
 80124d4:	f7ee fb4a 	bl	8000b6c <__aeabi_dcmpun>
 80124d8:	2200      	movs	r2, #0
 80124da:	2300      	movs	r3, #0
 80124dc:	b148      	cbz	r0, 80124f2 <pow+0x52>
 80124de:	4630      	mov	r0, r6
 80124e0:	4639      	mov	r1, r7
 80124e2:	f7ee fb11 	bl	8000b08 <__aeabi_dcmpeq>
 80124e6:	2800      	cmp	r0, #0
 80124e8:	d17d      	bne.n	80125e6 <pow+0x146>
 80124ea:	ec45 4b10 	vmov	d0, r4, r5
 80124ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80124f2:	4640      	mov	r0, r8
 80124f4:	4649      	mov	r1, r9
 80124f6:	f7ee fb07 	bl	8000b08 <__aeabi_dcmpeq>
 80124fa:	b1e0      	cbz	r0, 8012536 <pow+0x96>
 80124fc:	2200      	movs	r2, #0
 80124fe:	2300      	movs	r3, #0
 8012500:	4630      	mov	r0, r6
 8012502:	4639      	mov	r1, r7
 8012504:	f7ee fb00 	bl	8000b08 <__aeabi_dcmpeq>
 8012508:	2800      	cmp	r0, #0
 801250a:	d16c      	bne.n	80125e6 <pow+0x146>
 801250c:	ec47 6b10 	vmov	d0, r6, r7
 8012510:	f001 fd29 	bl	8013f66 <finite>
 8012514:	2800      	cmp	r0, #0
 8012516:	d0e8      	beq.n	80124ea <pow+0x4a>
 8012518:	2200      	movs	r2, #0
 801251a:	2300      	movs	r3, #0
 801251c:	4630      	mov	r0, r6
 801251e:	4639      	mov	r1, r7
 8012520:	f7ee fafc 	bl	8000b1c <__aeabi_dcmplt>
 8012524:	2800      	cmp	r0, #0
 8012526:	d0e0      	beq.n	80124ea <pow+0x4a>
 8012528:	f7fb fac0 	bl	800daac <__errno>
 801252c:	2321      	movs	r3, #33	; 0x21
 801252e:	6003      	str	r3, [r0, #0]
 8012530:	2400      	movs	r4, #0
 8012532:	4d2f      	ldr	r5, [pc, #188]	; (80125f0 <pow+0x150>)
 8012534:	e7d9      	b.n	80124ea <pow+0x4a>
 8012536:	ec45 4b10 	vmov	d0, r4, r5
 801253a:	f001 fd14 	bl	8013f66 <finite>
 801253e:	bbb8      	cbnz	r0, 80125b0 <pow+0x110>
 8012540:	ec49 8b10 	vmov	d0, r8, r9
 8012544:	f001 fd0f 	bl	8013f66 <finite>
 8012548:	b390      	cbz	r0, 80125b0 <pow+0x110>
 801254a:	ec47 6b10 	vmov	d0, r6, r7
 801254e:	f001 fd0a 	bl	8013f66 <finite>
 8012552:	b368      	cbz	r0, 80125b0 <pow+0x110>
 8012554:	4622      	mov	r2, r4
 8012556:	462b      	mov	r3, r5
 8012558:	4620      	mov	r0, r4
 801255a:	4629      	mov	r1, r5
 801255c:	f7ee fb06 	bl	8000b6c <__aeabi_dcmpun>
 8012560:	b160      	cbz	r0, 801257c <pow+0xdc>
 8012562:	f7fb faa3 	bl	800daac <__errno>
 8012566:	2321      	movs	r3, #33	; 0x21
 8012568:	6003      	str	r3, [r0, #0]
 801256a:	2200      	movs	r2, #0
 801256c:	2300      	movs	r3, #0
 801256e:	4610      	mov	r0, r2
 8012570:	4619      	mov	r1, r3
 8012572:	f7ee f98b 	bl	800088c <__aeabi_ddiv>
 8012576:	4604      	mov	r4, r0
 8012578:	460d      	mov	r5, r1
 801257a:	e7b6      	b.n	80124ea <pow+0x4a>
 801257c:	f7fb fa96 	bl	800daac <__errno>
 8012580:	2322      	movs	r3, #34	; 0x22
 8012582:	6003      	str	r3, [r0, #0]
 8012584:	2200      	movs	r2, #0
 8012586:	2300      	movs	r3, #0
 8012588:	4640      	mov	r0, r8
 801258a:	4649      	mov	r1, r9
 801258c:	f7ee fac6 	bl	8000b1c <__aeabi_dcmplt>
 8012590:	2400      	movs	r4, #0
 8012592:	b158      	cbz	r0, 80125ac <pow+0x10c>
 8012594:	ec47 6b10 	vmov	d0, r6, r7
 8012598:	f001 fd72 	bl	8014080 <rint>
 801259c:	4632      	mov	r2, r6
 801259e:	ec51 0b10 	vmov	r0, r1, d0
 80125a2:	463b      	mov	r3, r7
 80125a4:	f7ee fab0 	bl	8000b08 <__aeabi_dcmpeq>
 80125a8:	2800      	cmp	r0, #0
 80125aa:	d0c2      	beq.n	8012532 <pow+0x92>
 80125ac:	4d11      	ldr	r5, [pc, #68]	; (80125f4 <pow+0x154>)
 80125ae:	e79c      	b.n	80124ea <pow+0x4a>
 80125b0:	2200      	movs	r2, #0
 80125b2:	2300      	movs	r3, #0
 80125b4:	4620      	mov	r0, r4
 80125b6:	4629      	mov	r1, r5
 80125b8:	f7ee faa6 	bl	8000b08 <__aeabi_dcmpeq>
 80125bc:	2800      	cmp	r0, #0
 80125be:	d094      	beq.n	80124ea <pow+0x4a>
 80125c0:	ec49 8b10 	vmov	d0, r8, r9
 80125c4:	f001 fccf 	bl	8013f66 <finite>
 80125c8:	2800      	cmp	r0, #0
 80125ca:	d08e      	beq.n	80124ea <pow+0x4a>
 80125cc:	ec47 6b10 	vmov	d0, r6, r7
 80125d0:	f001 fcc9 	bl	8013f66 <finite>
 80125d4:	2800      	cmp	r0, #0
 80125d6:	d088      	beq.n	80124ea <pow+0x4a>
 80125d8:	f7fb fa68 	bl	800daac <__errno>
 80125dc:	2322      	movs	r3, #34	; 0x22
 80125de:	6003      	str	r3, [r0, #0]
 80125e0:	2400      	movs	r4, #0
 80125e2:	2500      	movs	r5, #0
 80125e4:	e781      	b.n	80124ea <pow+0x4a>
 80125e6:	4d04      	ldr	r5, [pc, #16]	; (80125f8 <pow+0x158>)
 80125e8:	2400      	movs	r4, #0
 80125ea:	e77e      	b.n	80124ea <pow+0x4a>
 80125ec:	200001e8 	.word	0x200001e8
 80125f0:	fff00000 	.word	0xfff00000
 80125f4:	7ff00000 	.word	0x7ff00000
 80125f8:	3ff00000 	.word	0x3ff00000
 80125fc:	00000000 	.word	0x00000000

08012600 <__ieee754_pow>:
 8012600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012604:	ed2d 8b06 	vpush	{d8-d10}
 8012608:	b08d      	sub	sp, #52	; 0x34
 801260a:	ed8d 1b02 	vstr	d1, [sp, #8]
 801260e:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8012612:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8012616:	ea56 0100 	orrs.w	r1, r6, r0
 801261a:	ec53 2b10 	vmov	r2, r3, d0
 801261e:	f000 84d1 	beq.w	8012fc4 <__ieee754_pow+0x9c4>
 8012622:	497f      	ldr	r1, [pc, #508]	; (8012820 <__ieee754_pow+0x220>)
 8012624:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8012628:	428c      	cmp	r4, r1
 801262a:	ee10 8a10 	vmov	r8, s0
 801262e:	4699      	mov	r9, r3
 8012630:	dc09      	bgt.n	8012646 <__ieee754_pow+0x46>
 8012632:	d103      	bne.n	801263c <__ieee754_pow+0x3c>
 8012634:	b97a      	cbnz	r2, 8012656 <__ieee754_pow+0x56>
 8012636:	42a6      	cmp	r6, r4
 8012638:	dd02      	ble.n	8012640 <__ieee754_pow+0x40>
 801263a:	e00c      	b.n	8012656 <__ieee754_pow+0x56>
 801263c:	428e      	cmp	r6, r1
 801263e:	dc02      	bgt.n	8012646 <__ieee754_pow+0x46>
 8012640:	428e      	cmp	r6, r1
 8012642:	d110      	bne.n	8012666 <__ieee754_pow+0x66>
 8012644:	b178      	cbz	r0, 8012666 <__ieee754_pow+0x66>
 8012646:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801264a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801264e:	ea54 0308 	orrs.w	r3, r4, r8
 8012652:	f000 84b7 	beq.w	8012fc4 <__ieee754_pow+0x9c4>
 8012656:	4873      	ldr	r0, [pc, #460]	; (8012824 <__ieee754_pow+0x224>)
 8012658:	b00d      	add	sp, #52	; 0x34
 801265a:	ecbd 8b06 	vpop	{d8-d10}
 801265e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012662:	f7ff bce1 	b.w	8012028 <nan>
 8012666:	f1b9 0f00 	cmp.w	r9, #0
 801266a:	da36      	bge.n	80126da <__ieee754_pow+0xda>
 801266c:	496e      	ldr	r1, [pc, #440]	; (8012828 <__ieee754_pow+0x228>)
 801266e:	428e      	cmp	r6, r1
 8012670:	dc51      	bgt.n	8012716 <__ieee754_pow+0x116>
 8012672:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8012676:	428e      	cmp	r6, r1
 8012678:	f340 84af 	ble.w	8012fda <__ieee754_pow+0x9da>
 801267c:	1531      	asrs	r1, r6, #20
 801267e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8012682:	2914      	cmp	r1, #20
 8012684:	dd0f      	ble.n	80126a6 <__ieee754_pow+0xa6>
 8012686:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 801268a:	fa20 fc01 	lsr.w	ip, r0, r1
 801268e:	fa0c f101 	lsl.w	r1, ip, r1
 8012692:	4281      	cmp	r1, r0
 8012694:	f040 84a1 	bne.w	8012fda <__ieee754_pow+0x9da>
 8012698:	f00c 0c01 	and.w	ip, ip, #1
 801269c:	f1cc 0102 	rsb	r1, ip, #2
 80126a0:	9100      	str	r1, [sp, #0]
 80126a2:	b180      	cbz	r0, 80126c6 <__ieee754_pow+0xc6>
 80126a4:	e059      	b.n	801275a <__ieee754_pow+0x15a>
 80126a6:	2800      	cmp	r0, #0
 80126a8:	d155      	bne.n	8012756 <__ieee754_pow+0x156>
 80126aa:	f1c1 0114 	rsb	r1, r1, #20
 80126ae:	fa46 fc01 	asr.w	ip, r6, r1
 80126b2:	fa0c f101 	lsl.w	r1, ip, r1
 80126b6:	42b1      	cmp	r1, r6
 80126b8:	f040 848c 	bne.w	8012fd4 <__ieee754_pow+0x9d4>
 80126bc:	f00c 0c01 	and.w	ip, ip, #1
 80126c0:	f1cc 0102 	rsb	r1, ip, #2
 80126c4:	9100      	str	r1, [sp, #0]
 80126c6:	4959      	ldr	r1, [pc, #356]	; (801282c <__ieee754_pow+0x22c>)
 80126c8:	428e      	cmp	r6, r1
 80126ca:	d12d      	bne.n	8012728 <__ieee754_pow+0x128>
 80126cc:	2f00      	cmp	r7, #0
 80126ce:	da79      	bge.n	80127c4 <__ieee754_pow+0x1c4>
 80126d0:	4956      	ldr	r1, [pc, #344]	; (801282c <__ieee754_pow+0x22c>)
 80126d2:	2000      	movs	r0, #0
 80126d4:	f7ee f8da 	bl	800088c <__aeabi_ddiv>
 80126d8:	e016      	b.n	8012708 <__ieee754_pow+0x108>
 80126da:	2100      	movs	r1, #0
 80126dc:	9100      	str	r1, [sp, #0]
 80126de:	2800      	cmp	r0, #0
 80126e0:	d13b      	bne.n	801275a <__ieee754_pow+0x15a>
 80126e2:	494f      	ldr	r1, [pc, #316]	; (8012820 <__ieee754_pow+0x220>)
 80126e4:	428e      	cmp	r6, r1
 80126e6:	d1ee      	bne.n	80126c6 <__ieee754_pow+0xc6>
 80126e8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80126ec:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80126f0:	ea53 0308 	orrs.w	r3, r3, r8
 80126f4:	f000 8466 	beq.w	8012fc4 <__ieee754_pow+0x9c4>
 80126f8:	4b4d      	ldr	r3, [pc, #308]	; (8012830 <__ieee754_pow+0x230>)
 80126fa:	429c      	cmp	r4, r3
 80126fc:	dd0d      	ble.n	801271a <__ieee754_pow+0x11a>
 80126fe:	2f00      	cmp	r7, #0
 8012700:	f280 8464 	bge.w	8012fcc <__ieee754_pow+0x9cc>
 8012704:	2000      	movs	r0, #0
 8012706:	2100      	movs	r1, #0
 8012708:	ec41 0b10 	vmov	d0, r0, r1
 801270c:	b00d      	add	sp, #52	; 0x34
 801270e:	ecbd 8b06 	vpop	{d8-d10}
 8012712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012716:	2102      	movs	r1, #2
 8012718:	e7e0      	b.n	80126dc <__ieee754_pow+0xdc>
 801271a:	2f00      	cmp	r7, #0
 801271c:	daf2      	bge.n	8012704 <__ieee754_pow+0x104>
 801271e:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 8012722:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012726:	e7ef      	b.n	8012708 <__ieee754_pow+0x108>
 8012728:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 801272c:	d104      	bne.n	8012738 <__ieee754_pow+0x138>
 801272e:	4610      	mov	r0, r2
 8012730:	4619      	mov	r1, r3
 8012732:	f7ed ff81 	bl	8000638 <__aeabi_dmul>
 8012736:	e7e7      	b.n	8012708 <__ieee754_pow+0x108>
 8012738:	493e      	ldr	r1, [pc, #248]	; (8012834 <__ieee754_pow+0x234>)
 801273a:	428f      	cmp	r7, r1
 801273c:	d10d      	bne.n	801275a <__ieee754_pow+0x15a>
 801273e:	f1b9 0f00 	cmp.w	r9, #0
 8012742:	db0a      	blt.n	801275a <__ieee754_pow+0x15a>
 8012744:	ec43 2b10 	vmov	d0, r2, r3
 8012748:	b00d      	add	sp, #52	; 0x34
 801274a:	ecbd 8b06 	vpop	{d8-d10}
 801274e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012752:	f000 be83 	b.w	801345c <__ieee754_sqrt>
 8012756:	2100      	movs	r1, #0
 8012758:	9100      	str	r1, [sp, #0]
 801275a:	ec43 2b10 	vmov	d0, r2, r3
 801275e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012762:	f001 fbf7 	bl	8013f54 <fabs>
 8012766:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801276a:	ec51 0b10 	vmov	r0, r1, d0
 801276e:	f1b8 0f00 	cmp.w	r8, #0
 8012772:	d12a      	bne.n	80127ca <__ieee754_pow+0x1ca>
 8012774:	b12c      	cbz	r4, 8012782 <__ieee754_pow+0x182>
 8012776:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 801282c <__ieee754_pow+0x22c>
 801277a:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 801277e:	45e6      	cmp	lr, ip
 8012780:	d123      	bne.n	80127ca <__ieee754_pow+0x1ca>
 8012782:	2f00      	cmp	r7, #0
 8012784:	da05      	bge.n	8012792 <__ieee754_pow+0x192>
 8012786:	4602      	mov	r2, r0
 8012788:	460b      	mov	r3, r1
 801278a:	2000      	movs	r0, #0
 801278c:	4927      	ldr	r1, [pc, #156]	; (801282c <__ieee754_pow+0x22c>)
 801278e:	f7ee f87d 	bl	800088c <__aeabi_ddiv>
 8012792:	f1b9 0f00 	cmp.w	r9, #0
 8012796:	dab7      	bge.n	8012708 <__ieee754_pow+0x108>
 8012798:	9b00      	ldr	r3, [sp, #0]
 801279a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801279e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80127a2:	4323      	orrs	r3, r4
 80127a4:	d108      	bne.n	80127b8 <__ieee754_pow+0x1b8>
 80127a6:	4602      	mov	r2, r0
 80127a8:	460b      	mov	r3, r1
 80127aa:	4610      	mov	r0, r2
 80127ac:	4619      	mov	r1, r3
 80127ae:	f7ed fd8b 	bl	80002c8 <__aeabi_dsub>
 80127b2:	4602      	mov	r2, r0
 80127b4:	460b      	mov	r3, r1
 80127b6:	e78d      	b.n	80126d4 <__ieee754_pow+0xd4>
 80127b8:	9b00      	ldr	r3, [sp, #0]
 80127ba:	2b01      	cmp	r3, #1
 80127bc:	d1a4      	bne.n	8012708 <__ieee754_pow+0x108>
 80127be:	4602      	mov	r2, r0
 80127c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80127c4:	4610      	mov	r0, r2
 80127c6:	4619      	mov	r1, r3
 80127c8:	e79e      	b.n	8012708 <__ieee754_pow+0x108>
 80127ca:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 80127ce:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
 80127d2:	950a      	str	r5, [sp, #40]	; 0x28
 80127d4:	9d00      	ldr	r5, [sp, #0]
 80127d6:	46ac      	mov	ip, r5
 80127d8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80127da:	ea5c 0505 	orrs.w	r5, ip, r5
 80127de:	d0e4      	beq.n	80127aa <__ieee754_pow+0x1aa>
 80127e0:	4b15      	ldr	r3, [pc, #84]	; (8012838 <__ieee754_pow+0x238>)
 80127e2:	429e      	cmp	r6, r3
 80127e4:	f340 80fc 	ble.w	80129e0 <__ieee754_pow+0x3e0>
 80127e8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80127ec:	429e      	cmp	r6, r3
 80127ee:	4b10      	ldr	r3, [pc, #64]	; (8012830 <__ieee754_pow+0x230>)
 80127f0:	dd07      	ble.n	8012802 <__ieee754_pow+0x202>
 80127f2:	429c      	cmp	r4, r3
 80127f4:	dc0a      	bgt.n	801280c <__ieee754_pow+0x20c>
 80127f6:	2f00      	cmp	r7, #0
 80127f8:	da84      	bge.n	8012704 <__ieee754_pow+0x104>
 80127fa:	a307      	add	r3, pc, #28	; (adr r3, 8012818 <__ieee754_pow+0x218>)
 80127fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012800:	e795      	b.n	801272e <__ieee754_pow+0x12e>
 8012802:	429c      	cmp	r4, r3
 8012804:	dbf7      	blt.n	80127f6 <__ieee754_pow+0x1f6>
 8012806:	4b09      	ldr	r3, [pc, #36]	; (801282c <__ieee754_pow+0x22c>)
 8012808:	429c      	cmp	r4, r3
 801280a:	dd17      	ble.n	801283c <__ieee754_pow+0x23c>
 801280c:	2f00      	cmp	r7, #0
 801280e:	dcf4      	bgt.n	80127fa <__ieee754_pow+0x1fa>
 8012810:	e778      	b.n	8012704 <__ieee754_pow+0x104>
 8012812:	bf00      	nop
 8012814:	f3af 8000 	nop.w
 8012818:	8800759c 	.word	0x8800759c
 801281c:	7e37e43c 	.word	0x7e37e43c
 8012820:	7ff00000 	.word	0x7ff00000
 8012824:	08014948 	.word	0x08014948
 8012828:	433fffff 	.word	0x433fffff
 801282c:	3ff00000 	.word	0x3ff00000
 8012830:	3fefffff 	.word	0x3fefffff
 8012834:	3fe00000 	.word	0x3fe00000
 8012838:	41e00000 	.word	0x41e00000
 801283c:	4b64      	ldr	r3, [pc, #400]	; (80129d0 <__ieee754_pow+0x3d0>)
 801283e:	2200      	movs	r2, #0
 8012840:	f7ed fd42 	bl	80002c8 <__aeabi_dsub>
 8012844:	a356      	add	r3, pc, #344	; (adr r3, 80129a0 <__ieee754_pow+0x3a0>)
 8012846:	e9d3 2300 	ldrd	r2, r3, [r3]
 801284a:	4604      	mov	r4, r0
 801284c:	460d      	mov	r5, r1
 801284e:	f7ed fef3 	bl	8000638 <__aeabi_dmul>
 8012852:	a355      	add	r3, pc, #340	; (adr r3, 80129a8 <__ieee754_pow+0x3a8>)
 8012854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012858:	4606      	mov	r6, r0
 801285a:	460f      	mov	r7, r1
 801285c:	4620      	mov	r0, r4
 801285e:	4629      	mov	r1, r5
 8012860:	f7ed feea 	bl	8000638 <__aeabi_dmul>
 8012864:	4b5b      	ldr	r3, [pc, #364]	; (80129d4 <__ieee754_pow+0x3d4>)
 8012866:	4682      	mov	sl, r0
 8012868:	468b      	mov	fp, r1
 801286a:	2200      	movs	r2, #0
 801286c:	4620      	mov	r0, r4
 801286e:	4629      	mov	r1, r5
 8012870:	f7ed fee2 	bl	8000638 <__aeabi_dmul>
 8012874:	4602      	mov	r2, r0
 8012876:	460b      	mov	r3, r1
 8012878:	a14d      	add	r1, pc, #308	; (adr r1, 80129b0 <__ieee754_pow+0x3b0>)
 801287a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801287e:	f7ed fd23 	bl	80002c8 <__aeabi_dsub>
 8012882:	4622      	mov	r2, r4
 8012884:	462b      	mov	r3, r5
 8012886:	f7ed fed7 	bl	8000638 <__aeabi_dmul>
 801288a:	4602      	mov	r2, r0
 801288c:	460b      	mov	r3, r1
 801288e:	2000      	movs	r0, #0
 8012890:	4951      	ldr	r1, [pc, #324]	; (80129d8 <__ieee754_pow+0x3d8>)
 8012892:	f7ed fd19 	bl	80002c8 <__aeabi_dsub>
 8012896:	4622      	mov	r2, r4
 8012898:	4680      	mov	r8, r0
 801289a:	4689      	mov	r9, r1
 801289c:	462b      	mov	r3, r5
 801289e:	4620      	mov	r0, r4
 80128a0:	4629      	mov	r1, r5
 80128a2:	f7ed fec9 	bl	8000638 <__aeabi_dmul>
 80128a6:	4602      	mov	r2, r0
 80128a8:	460b      	mov	r3, r1
 80128aa:	4640      	mov	r0, r8
 80128ac:	4649      	mov	r1, r9
 80128ae:	f7ed fec3 	bl	8000638 <__aeabi_dmul>
 80128b2:	a341      	add	r3, pc, #260	; (adr r3, 80129b8 <__ieee754_pow+0x3b8>)
 80128b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128b8:	f7ed febe 	bl	8000638 <__aeabi_dmul>
 80128bc:	4602      	mov	r2, r0
 80128be:	460b      	mov	r3, r1
 80128c0:	4650      	mov	r0, sl
 80128c2:	4659      	mov	r1, fp
 80128c4:	f7ed fd00 	bl	80002c8 <__aeabi_dsub>
 80128c8:	4602      	mov	r2, r0
 80128ca:	460b      	mov	r3, r1
 80128cc:	4680      	mov	r8, r0
 80128ce:	4689      	mov	r9, r1
 80128d0:	4630      	mov	r0, r6
 80128d2:	4639      	mov	r1, r7
 80128d4:	f7ed fcfa 	bl	80002cc <__adddf3>
 80128d8:	2400      	movs	r4, #0
 80128da:	4632      	mov	r2, r6
 80128dc:	463b      	mov	r3, r7
 80128de:	4620      	mov	r0, r4
 80128e0:	460d      	mov	r5, r1
 80128e2:	f7ed fcf1 	bl	80002c8 <__aeabi_dsub>
 80128e6:	4602      	mov	r2, r0
 80128e8:	460b      	mov	r3, r1
 80128ea:	4640      	mov	r0, r8
 80128ec:	4649      	mov	r1, r9
 80128ee:	f7ed fceb 	bl	80002c8 <__aeabi_dsub>
 80128f2:	9b00      	ldr	r3, [sp, #0]
 80128f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80128f6:	3b01      	subs	r3, #1
 80128f8:	4313      	orrs	r3, r2
 80128fa:	4682      	mov	sl, r0
 80128fc:	468b      	mov	fp, r1
 80128fe:	f040 81f1 	bne.w	8012ce4 <__ieee754_pow+0x6e4>
 8012902:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 80129c0 <__ieee754_pow+0x3c0>
 8012906:	eeb0 8a47 	vmov.f32	s16, s14
 801290a:	eef0 8a67 	vmov.f32	s17, s15
 801290e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012912:	2600      	movs	r6, #0
 8012914:	4632      	mov	r2, r6
 8012916:	463b      	mov	r3, r7
 8012918:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801291c:	f7ed fcd4 	bl	80002c8 <__aeabi_dsub>
 8012920:	4622      	mov	r2, r4
 8012922:	462b      	mov	r3, r5
 8012924:	f7ed fe88 	bl	8000638 <__aeabi_dmul>
 8012928:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801292c:	4680      	mov	r8, r0
 801292e:	4689      	mov	r9, r1
 8012930:	4650      	mov	r0, sl
 8012932:	4659      	mov	r1, fp
 8012934:	f7ed fe80 	bl	8000638 <__aeabi_dmul>
 8012938:	4602      	mov	r2, r0
 801293a:	460b      	mov	r3, r1
 801293c:	4640      	mov	r0, r8
 801293e:	4649      	mov	r1, r9
 8012940:	f7ed fcc4 	bl	80002cc <__adddf3>
 8012944:	4632      	mov	r2, r6
 8012946:	463b      	mov	r3, r7
 8012948:	4680      	mov	r8, r0
 801294a:	4689      	mov	r9, r1
 801294c:	4620      	mov	r0, r4
 801294e:	4629      	mov	r1, r5
 8012950:	f7ed fe72 	bl	8000638 <__aeabi_dmul>
 8012954:	460b      	mov	r3, r1
 8012956:	4604      	mov	r4, r0
 8012958:	460d      	mov	r5, r1
 801295a:	4602      	mov	r2, r0
 801295c:	4649      	mov	r1, r9
 801295e:	4640      	mov	r0, r8
 8012960:	f7ed fcb4 	bl	80002cc <__adddf3>
 8012964:	4b1d      	ldr	r3, [pc, #116]	; (80129dc <__ieee754_pow+0x3dc>)
 8012966:	4299      	cmp	r1, r3
 8012968:	ec45 4b19 	vmov	d9, r4, r5
 801296c:	4606      	mov	r6, r0
 801296e:	460f      	mov	r7, r1
 8012970:	468b      	mov	fp, r1
 8012972:	f340 82fe 	ble.w	8012f72 <__ieee754_pow+0x972>
 8012976:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801297a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801297e:	4303      	orrs	r3, r0
 8012980:	f000 81f0 	beq.w	8012d64 <__ieee754_pow+0x764>
 8012984:	a310      	add	r3, pc, #64	; (adr r3, 80129c8 <__ieee754_pow+0x3c8>)
 8012986:	e9d3 2300 	ldrd	r2, r3, [r3]
 801298a:	ec51 0b18 	vmov	r0, r1, d8
 801298e:	f7ed fe53 	bl	8000638 <__aeabi_dmul>
 8012992:	a30d      	add	r3, pc, #52	; (adr r3, 80129c8 <__ieee754_pow+0x3c8>)
 8012994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012998:	e6cb      	b.n	8012732 <__ieee754_pow+0x132>
 801299a:	bf00      	nop
 801299c:	f3af 8000 	nop.w
 80129a0:	60000000 	.word	0x60000000
 80129a4:	3ff71547 	.word	0x3ff71547
 80129a8:	f85ddf44 	.word	0xf85ddf44
 80129ac:	3e54ae0b 	.word	0x3e54ae0b
 80129b0:	55555555 	.word	0x55555555
 80129b4:	3fd55555 	.word	0x3fd55555
 80129b8:	652b82fe 	.word	0x652b82fe
 80129bc:	3ff71547 	.word	0x3ff71547
 80129c0:	00000000 	.word	0x00000000
 80129c4:	bff00000 	.word	0xbff00000
 80129c8:	8800759c 	.word	0x8800759c
 80129cc:	7e37e43c 	.word	0x7e37e43c
 80129d0:	3ff00000 	.word	0x3ff00000
 80129d4:	3fd00000 	.word	0x3fd00000
 80129d8:	3fe00000 	.word	0x3fe00000
 80129dc:	408fffff 	.word	0x408fffff
 80129e0:	4bd7      	ldr	r3, [pc, #860]	; (8012d40 <__ieee754_pow+0x740>)
 80129e2:	ea03 0309 	and.w	r3, r3, r9
 80129e6:	2200      	movs	r2, #0
 80129e8:	b92b      	cbnz	r3, 80129f6 <__ieee754_pow+0x3f6>
 80129ea:	4bd6      	ldr	r3, [pc, #856]	; (8012d44 <__ieee754_pow+0x744>)
 80129ec:	f7ed fe24 	bl	8000638 <__aeabi_dmul>
 80129f0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80129f4:	460c      	mov	r4, r1
 80129f6:	1523      	asrs	r3, r4, #20
 80129f8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80129fc:	4413      	add	r3, r2
 80129fe:	9309      	str	r3, [sp, #36]	; 0x24
 8012a00:	4bd1      	ldr	r3, [pc, #836]	; (8012d48 <__ieee754_pow+0x748>)
 8012a02:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8012a06:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8012a0a:	429c      	cmp	r4, r3
 8012a0c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8012a10:	dd08      	ble.n	8012a24 <__ieee754_pow+0x424>
 8012a12:	4bce      	ldr	r3, [pc, #824]	; (8012d4c <__ieee754_pow+0x74c>)
 8012a14:	429c      	cmp	r4, r3
 8012a16:	f340 8163 	ble.w	8012ce0 <__ieee754_pow+0x6e0>
 8012a1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012a1c:	3301      	adds	r3, #1
 8012a1e:	9309      	str	r3, [sp, #36]	; 0x24
 8012a20:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8012a24:	2400      	movs	r4, #0
 8012a26:	00e3      	lsls	r3, r4, #3
 8012a28:	930b      	str	r3, [sp, #44]	; 0x2c
 8012a2a:	4bc9      	ldr	r3, [pc, #804]	; (8012d50 <__ieee754_pow+0x750>)
 8012a2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012a30:	ed93 7b00 	vldr	d7, [r3]
 8012a34:	4629      	mov	r1, r5
 8012a36:	ec53 2b17 	vmov	r2, r3, d7
 8012a3a:	eeb0 8a47 	vmov.f32	s16, s14
 8012a3e:	eef0 8a67 	vmov.f32	s17, s15
 8012a42:	4682      	mov	sl, r0
 8012a44:	f7ed fc40 	bl	80002c8 <__aeabi_dsub>
 8012a48:	4652      	mov	r2, sl
 8012a4a:	4606      	mov	r6, r0
 8012a4c:	460f      	mov	r7, r1
 8012a4e:	462b      	mov	r3, r5
 8012a50:	ec51 0b18 	vmov	r0, r1, d8
 8012a54:	f7ed fc3a 	bl	80002cc <__adddf3>
 8012a58:	4602      	mov	r2, r0
 8012a5a:	460b      	mov	r3, r1
 8012a5c:	2000      	movs	r0, #0
 8012a5e:	49bd      	ldr	r1, [pc, #756]	; (8012d54 <__ieee754_pow+0x754>)
 8012a60:	f7ed ff14 	bl	800088c <__aeabi_ddiv>
 8012a64:	ec41 0b19 	vmov	d9, r0, r1
 8012a68:	4602      	mov	r2, r0
 8012a6a:	460b      	mov	r3, r1
 8012a6c:	4630      	mov	r0, r6
 8012a6e:	4639      	mov	r1, r7
 8012a70:	f7ed fde2 	bl	8000638 <__aeabi_dmul>
 8012a74:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012a78:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012a7c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012a80:	2300      	movs	r3, #0
 8012a82:	9304      	str	r3, [sp, #16]
 8012a84:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8012a88:	46ab      	mov	fp, r5
 8012a8a:	106d      	asrs	r5, r5, #1
 8012a8c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8012a90:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8012a94:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8012a98:	2200      	movs	r2, #0
 8012a9a:	4640      	mov	r0, r8
 8012a9c:	4649      	mov	r1, r9
 8012a9e:	4614      	mov	r4, r2
 8012aa0:	461d      	mov	r5, r3
 8012aa2:	f7ed fdc9 	bl	8000638 <__aeabi_dmul>
 8012aa6:	4602      	mov	r2, r0
 8012aa8:	460b      	mov	r3, r1
 8012aaa:	4630      	mov	r0, r6
 8012aac:	4639      	mov	r1, r7
 8012aae:	f7ed fc0b 	bl	80002c8 <__aeabi_dsub>
 8012ab2:	ec53 2b18 	vmov	r2, r3, d8
 8012ab6:	4606      	mov	r6, r0
 8012ab8:	460f      	mov	r7, r1
 8012aba:	4620      	mov	r0, r4
 8012abc:	4629      	mov	r1, r5
 8012abe:	f7ed fc03 	bl	80002c8 <__aeabi_dsub>
 8012ac2:	4602      	mov	r2, r0
 8012ac4:	460b      	mov	r3, r1
 8012ac6:	4650      	mov	r0, sl
 8012ac8:	4659      	mov	r1, fp
 8012aca:	f7ed fbfd 	bl	80002c8 <__aeabi_dsub>
 8012ace:	4642      	mov	r2, r8
 8012ad0:	464b      	mov	r3, r9
 8012ad2:	f7ed fdb1 	bl	8000638 <__aeabi_dmul>
 8012ad6:	4602      	mov	r2, r0
 8012ad8:	460b      	mov	r3, r1
 8012ada:	4630      	mov	r0, r6
 8012adc:	4639      	mov	r1, r7
 8012ade:	f7ed fbf3 	bl	80002c8 <__aeabi_dsub>
 8012ae2:	ec53 2b19 	vmov	r2, r3, d9
 8012ae6:	f7ed fda7 	bl	8000638 <__aeabi_dmul>
 8012aea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012aee:	ec41 0b18 	vmov	d8, r0, r1
 8012af2:	4610      	mov	r0, r2
 8012af4:	4619      	mov	r1, r3
 8012af6:	f7ed fd9f 	bl	8000638 <__aeabi_dmul>
 8012afa:	a37d      	add	r3, pc, #500	; (adr r3, 8012cf0 <__ieee754_pow+0x6f0>)
 8012afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b00:	4604      	mov	r4, r0
 8012b02:	460d      	mov	r5, r1
 8012b04:	f7ed fd98 	bl	8000638 <__aeabi_dmul>
 8012b08:	a37b      	add	r3, pc, #492	; (adr r3, 8012cf8 <__ieee754_pow+0x6f8>)
 8012b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b0e:	f7ed fbdd 	bl	80002cc <__adddf3>
 8012b12:	4622      	mov	r2, r4
 8012b14:	462b      	mov	r3, r5
 8012b16:	f7ed fd8f 	bl	8000638 <__aeabi_dmul>
 8012b1a:	a379      	add	r3, pc, #484	; (adr r3, 8012d00 <__ieee754_pow+0x700>)
 8012b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b20:	f7ed fbd4 	bl	80002cc <__adddf3>
 8012b24:	4622      	mov	r2, r4
 8012b26:	462b      	mov	r3, r5
 8012b28:	f7ed fd86 	bl	8000638 <__aeabi_dmul>
 8012b2c:	a376      	add	r3, pc, #472	; (adr r3, 8012d08 <__ieee754_pow+0x708>)
 8012b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b32:	f7ed fbcb 	bl	80002cc <__adddf3>
 8012b36:	4622      	mov	r2, r4
 8012b38:	462b      	mov	r3, r5
 8012b3a:	f7ed fd7d 	bl	8000638 <__aeabi_dmul>
 8012b3e:	a374      	add	r3, pc, #464	; (adr r3, 8012d10 <__ieee754_pow+0x710>)
 8012b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b44:	f7ed fbc2 	bl	80002cc <__adddf3>
 8012b48:	4622      	mov	r2, r4
 8012b4a:	462b      	mov	r3, r5
 8012b4c:	f7ed fd74 	bl	8000638 <__aeabi_dmul>
 8012b50:	a371      	add	r3, pc, #452	; (adr r3, 8012d18 <__ieee754_pow+0x718>)
 8012b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b56:	f7ed fbb9 	bl	80002cc <__adddf3>
 8012b5a:	4622      	mov	r2, r4
 8012b5c:	4606      	mov	r6, r0
 8012b5e:	460f      	mov	r7, r1
 8012b60:	462b      	mov	r3, r5
 8012b62:	4620      	mov	r0, r4
 8012b64:	4629      	mov	r1, r5
 8012b66:	f7ed fd67 	bl	8000638 <__aeabi_dmul>
 8012b6a:	4602      	mov	r2, r0
 8012b6c:	460b      	mov	r3, r1
 8012b6e:	4630      	mov	r0, r6
 8012b70:	4639      	mov	r1, r7
 8012b72:	f7ed fd61 	bl	8000638 <__aeabi_dmul>
 8012b76:	4642      	mov	r2, r8
 8012b78:	4604      	mov	r4, r0
 8012b7a:	460d      	mov	r5, r1
 8012b7c:	464b      	mov	r3, r9
 8012b7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012b82:	f7ed fba3 	bl	80002cc <__adddf3>
 8012b86:	ec53 2b18 	vmov	r2, r3, d8
 8012b8a:	f7ed fd55 	bl	8000638 <__aeabi_dmul>
 8012b8e:	4622      	mov	r2, r4
 8012b90:	462b      	mov	r3, r5
 8012b92:	f7ed fb9b 	bl	80002cc <__adddf3>
 8012b96:	4642      	mov	r2, r8
 8012b98:	4682      	mov	sl, r0
 8012b9a:	468b      	mov	fp, r1
 8012b9c:	464b      	mov	r3, r9
 8012b9e:	4640      	mov	r0, r8
 8012ba0:	4649      	mov	r1, r9
 8012ba2:	f7ed fd49 	bl	8000638 <__aeabi_dmul>
 8012ba6:	4b6c      	ldr	r3, [pc, #432]	; (8012d58 <__ieee754_pow+0x758>)
 8012ba8:	2200      	movs	r2, #0
 8012baa:	4606      	mov	r6, r0
 8012bac:	460f      	mov	r7, r1
 8012bae:	f7ed fb8d 	bl	80002cc <__adddf3>
 8012bb2:	4652      	mov	r2, sl
 8012bb4:	465b      	mov	r3, fp
 8012bb6:	f7ed fb89 	bl	80002cc <__adddf3>
 8012bba:	9c04      	ldr	r4, [sp, #16]
 8012bbc:	460d      	mov	r5, r1
 8012bbe:	4622      	mov	r2, r4
 8012bc0:	460b      	mov	r3, r1
 8012bc2:	4640      	mov	r0, r8
 8012bc4:	4649      	mov	r1, r9
 8012bc6:	f7ed fd37 	bl	8000638 <__aeabi_dmul>
 8012bca:	4b63      	ldr	r3, [pc, #396]	; (8012d58 <__ieee754_pow+0x758>)
 8012bcc:	4680      	mov	r8, r0
 8012bce:	4689      	mov	r9, r1
 8012bd0:	2200      	movs	r2, #0
 8012bd2:	4620      	mov	r0, r4
 8012bd4:	4629      	mov	r1, r5
 8012bd6:	f7ed fb77 	bl	80002c8 <__aeabi_dsub>
 8012bda:	4632      	mov	r2, r6
 8012bdc:	463b      	mov	r3, r7
 8012bde:	f7ed fb73 	bl	80002c8 <__aeabi_dsub>
 8012be2:	4602      	mov	r2, r0
 8012be4:	460b      	mov	r3, r1
 8012be6:	4650      	mov	r0, sl
 8012be8:	4659      	mov	r1, fp
 8012bea:	f7ed fb6d 	bl	80002c8 <__aeabi_dsub>
 8012bee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012bf2:	f7ed fd21 	bl	8000638 <__aeabi_dmul>
 8012bf6:	4622      	mov	r2, r4
 8012bf8:	4606      	mov	r6, r0
 8012bfa:	460f      	mov	r7, r1
 8012bfc:	462b      	mov	r3, r5
 8012bfe:	ec51 0b18 	vmov	r0, r1, d8
 8012c02:	f7ed fd19 	bl	8000638 <__aeabi_dmul>
 8012c06:	4602      	mov	r2, r0
 8012c08:	460b      	mov	r3, r1
 8012c0a:	4630      	mov	r0, r6
 8012c0c:	4639      	mov	r1, r7
 8012c0e:	f7ed fb5d 	bl	80002cc <__adddf3>
 8012c12:	4606      	mov	r6, r0
 8012c14:	460f      	mov	r7, r1
 8012c16:	4602      	mov	r2, r0
 8012c18:	460b      	mov	r3, r1
 8012c1a:	4640      	mov	r0, r8
 8012c1c:	4649      	mov	r1, r9
 8012c1e:	f7ed fb55 	bl	80002cc <__adddf3>
 8012c22:	9c04      	ldr	r4, [sp, #16]
 8012c24:	a33e      	add	r3, pc, #248	; (adr r3, 8012d20 <__ieee754_pow+0x720>)
 8012c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c2a:	4620      	mov	r0, r4
 8012c2c:	460d      	mov	r5, r1
 8012c2e:	f7ed fd03 	bl	8000638 <__aeabi_dmul>
 8012c32:	4642      	mov	r2, r8
 8012c34:	ec41 0b18 	vmov	d8, r0, r1
 8012c38:	464b      	mov	r3, r9
 8012c3a:	4620      	mov	r0, r4
 8012c3c:	4629      	mov	r1, r5
 8012c3e:	f7ed fb43 	bl	80002c8 <__aeabi_dsub>
 8012c42:	4602      	mov	r2, r0
 8012c44:	460b      	mov	r3, r1
 8012c46:	4630      	mov	r0, r6
 8012c48:	4639      	mov	r1, r7
 8012c4a:	f7ed fb3d 	bl	80002c8 <__aeabi_dsub>
 8012c4e:	a336      	add	r3, pc, #216	; (adr r3, 8012d28 <__ieee754_pow+0x728>)
 8012c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c54:	f7ed fcf0 	bl	8000638 <__aeabi_dmul>
 8012c58:	a335      	add	r3, pc, #212	; (adr r3, 8012d30 <__ieee754_pow+0x730>)
 8012c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c5e:	4606      	mov	r6, r0
 8012c60:	460f      	mov	r7, r1
 8012c62:	4620      	mov	r0, r4
 8012c64:	4629      	mov	r1, r5
 8012c66:	f7ed fce7 	bl	8000638 <__aeabi_dmul>
 8012c6a:	4602      	mov	r2, r0
 8012c6c:	460b      	mov	r3, r1
 8012c6e:	4630      	mov	r0, r6
 8012c70:	4639      	mov	r1, r7
 8012c72:	f7ed fb2b 	bl	80002cc <__adddf3>
 8012c76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012c78:	4b38      	ldr	r3, [pc, #224]	; (8012d5c <__ieee754_pow+0x75c>)
 8012c7a:	4413      	add	r3, r2
 8012c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c80:	f7ed fb24 	bl	80002cc <__adddf3>
 8012c84:	4682      	mov	sl, r0
 8012c86:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012c88:	468b      	mov	fp, r1
 8012c8a:	f7ed fc6b 	bl	8000564 <__aeabi_i2d>
 8012c8e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012c90:	4b33      	ldr	r3, [pc, #204]	; (8012d60 <__ieee754_pow+0x760>)
 8012c92:	4413      	add	r3, r2
 8012c94:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012c98:	4606      	mov	r6, r0
 8012c9a:	460f      	mov	r7, r1
 8012c9c:	4652      	mov	r2, sl
 8012c9e:	465b      	mov	r3, fp
 8012ca0:	ec51 0b18 	vmov	r0, r1, d8
 8012ca4:	f7ed fb12 	bl	80002cc <__adddf3>
 8012ca8:	4642      	mov	r2, r8
 8012caa:	464b      	mov	r3, r9
 8012cac:	f7ed fb0e 	bl	80002cc <__adddf3>
 8012cb0:	4632      	mov	r2, r6
 8012cb2:	463b      	mov	r3, r7
 8012cb4:	f7ed fb0a 	bl	80002cc <__adddf3>
 8012cb8:	9c04      	ldr	r4, [sp, #16]
 8012cba:	4632      	mov	r2, r6
 8012cbc:	463b      	mov	r3, r7
 8012cbe:	4620      	mov	r0, r4
 8012cc0:	460d      	mov	r5, r1
 8012cc2:	f7ed fb01 	bl	80002c8 <__aeabi_dsub>
 8012cc6:	4642      	mov	r2, r8
 8012cc8:	464b      	mov	r3, r9
 8012cca:	f7ed fafd 	bl	80002c8 <__aeabi_dsub>
 8012cce:	ec53 2b18 	vmov	r2, r3, d8
 8012cd2:	f7ed faf9 	bl	80002c8 <__aeabi_dsub>
 8012cd6:	4602      	mov	r2, r0
 8012cd8:	460b      	mov	r3, r1
 8012cda:	4650      	mov	r0, sl
 8012cdc:	4659      	mov	r1, fp
 8012cde:	e606      	b.n	80128ee <__ieee754_pow+0x2ee>
 8012ce0:	2401      	movs	r4, #1
 8012ce2:	e6a0      	b.n	8012a26 <__ieee754_pow+0x426>
 8012ce4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8012d38 <__ieee754_pow+0x738>
 8012ce8:	e60d      	b.n	8012906 <__ieee754_pow+0x306>
 8012cea:	bf00      	nop
 8012cec:	f3af 8000 	nop.w
 8012cf0:	4a454eef 	.word	0x4a454eef
 8012cf4:	3fca7e28 	.word	0x3fca7e28
 8012cf8:	93c9db65 	.word	0x93c9db65
 8012cfc:	3fcd864a 	.word	0x3fcd864a
 8012d00:	a91d4101 	.word	0xa91d4101
 8012d04:	3fd17460 	.word	0x3fd17460
 8012d08:	518f264d 	.word	0x518f264d
 8012d0c:	3fd55555 	.word	0x3fd55555
 8012d10:	db6fabff 	.word	0xdb6fabff
 8012d14:	3fdb6db6 	.word	0x3fdb6db6
 8012d18:	33333303 	.word	0x33333303
 8012d1c:	3fe33333 	.word	0x3fe33333
 8012d20:	e0000000 	.word	0xe0000000
 8012d24:	3feec709 	.word	0x3feec709
 8012d28:	dc3a03fd 	.word	0xdc3a03fd
 8012d2c:	3feec709 	.word	0x3feec709
 8012d30:	145b01f5 	.word	0x145b01f5
 8012d34:	be3e2fe0 	.word	0xbe3e2fe0
 8012d38:	00000000 	.word	0x00000000
 8012d3c:	3ff00000 	.word	0x3ff00000
 8012d40:	7ff00000 	.word	0x7ff00000
 8012d44:	43400000 	.word	0x43400000
 8012d48:	0003988e 	.word	0x0003988e
 8012d4c:	000bb679 	.word	0x000bb679
 8012d50:	08014950 	.word	0x08014950
 8012d54:	3ff00000 	.word	0x3ff00000
 8012d58:	40080000 	.word	0x40080000
 8012d5c:	08014970 	.word	0x08014970
 8012d60:	08014960 	.word	0x08014960
 8012d64:	a3b5      	add	r3, pc, #724	; (adr r3, 801303c <__ieee754_pow+0xa3c>)
 8012d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d6a:	4640      	mov	r0, r8
 8012d6c:	4649      	mov	r1, r9
 8012d6e:	f7ed faad 	bl	80002cc <__adddf3>
 8012d72:	4622      	mov	r2, r4
 8012d74:	ec41 0b1a 	vmov	d10, r0, r1
 8012d78:	462b      	mov	r3, r5
 8012d7a:	4630      	mov	r0, r6
 8012d7c:	4639      	mov	r1, r7
 8012d7e:	f7ed faa3 	bl	80002c8 <__aeabi_dsub>
 8012d82:	4602      	mov	r2, r0
 8012d84:	460b      	mov	r3, r1
 8012d86:	ec51 0b1a 	vmov	r0, r1, d10
 8012d8a:	f7ed fee5 	bl	8000b58 <__aeabi_dcmpgt>
 8012d8e:	2800      	cmp	r0, #0
 8012d90:	f47f adf8 	bne.w	8012984 <__ieee754_pow+0x384>
 8012d94:	4aa4      	ldr	r2, [pc, #656]	; (8013028 <__ieee754_pow+0xa28>)
 8012d96:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012d9a:	4293      	cmp	r3, r2
 8012d9c:	f340 810b 	ble.w	8012fb6 <__ieee754_pow+0x9b6>
 8012da0:	151b      	asrs	r3, r3, #20
 8012da2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8012da6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8012daa:	fa4a f303 	asr.w	r3, sl, r3
 8012dae:	445b      	add	r3, fp
 8012db0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8012db4:	4e9d      	ldr	r6, [pc, #628]	; (801302c <__ieee754_pow+0xa2c>)
 8012db6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8012dba:	4116      	asrs	r6, r2
 8012dbc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8012dc0:	2000      	movs	r0, #0
 8012dc2:	ea23 0106 	bic.w	r1, r3, r6
 8012dc6:	f1c2 0214 	rsb	r2, r2, #20
 8012dca:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8012dce:	fa4a fa02 	asr.w	sl, sl, r2
 8012dd2:	f1bb 0f00 	cmp.w	fp, #0
 8012dd6:	4602      	mov	r2, r0
 8012dd8:	460b      	mov	r3, r1
 8012dda:	4620      	mov	r0, r4
 8012ddc:	4629      	mov	r1, r5
 8012dde:	bfb8      	it	lt
 8012de0:	f1ca 0a00 	rsblt	sl, sl, #0
 8012de4:	f7ed fa70 	bl	80002c8 <__aeabi_dsub>
 8012de8:	ec41 0b19 	vmov	d9, r0, r1
 8012dec:	4642      	mov	r2, r8
 8012dee:	464b      	mov	r3, r9
 8012df0:	ec51 0b19 	vmov	r0, r1, d9
 8012df4:	f7ed fa6a 	bl	80002cc <__adddf3>
 8012df8:	2400      	movs	r4, #0
 8012dfa:	a379      	add	r3, pc, #484	; (adr r3, 8012fe0 <__ieee754_pow+0x9e0>)
 8012dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e00:	4620      	mov	r0, r4
 8012e02:	460d      	mov	r5, r1
 8012e04:	f7ed fc18 	bl	8000638 <__aeabi_dmul>
 8012e08:	ec53 2b19 	vmov	r2, r3, d9
 8012e0c:	4606      	mov	r6, r0
 8012e0e:	460f      	mov	r7, r1
 8012e10:	4620      	mov	r0, r4
 8012e12:	4629      	mov	r1, r5
 8012e14:	f7ed fa58 	bl	80002c8 <__aeabi_dsub>
 8012e18:	4602      	mov	r2, r0
 8012e1a:	460b      	mov	r3, r1
 8012e1c:	4640      	mov	r0, r8
 8012e1e:	4649      	mov	r1, r9
 8012e20:	f7ed fa52 	bl	80002c8 <__aeabi_dsub>
 8012e24:	a370      	add	r3, pc, #448	; (adr r3, 8012fe8 <__ieee754_pow+0x9e8>)
 8012e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e2a:	f7ed fc05 	bl	8000638 <__aeabi_dmul>
 8012e2e:	a370      	add	r3, pc, #448	; (adr r3, 8012ff0 <__ieee754_pow+0x9f0>)
 8012e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e34:	4680      	mov	r8, r0
 8012e36:	4689      	mov	r9, r1
 8012e38:	4620      	mov	r0, r4
 8012e3a:	4629      	mov	r1, r5
 8012e3c:	f7ed fbfc 	bl	8000638 <__aeabi_dmul>
 8012e40:	4602      	mov	r2, r0
 8012e42:	460b      	mov	r3, r1
 8012e44:	4640      	mov	r0, r8
 8012e46:	4649      	mov	r1, r9
 8012e48:	f7ed fa40 	bl	80002cc <__adddf3>
 8012e4c:	4604      	mov	r4, r0
 8012e4e:	460d      	mov	r5, r1
 8012e50:	4602      	mov	r2, r0
 8012e52:	460b      	mov	r3, r1
 8012e54:	4630      	mov	r0, r6
 8012e56:	4639      	mov	r1, r7
 8012e58:	f7ed fa38 	bl	80002cc <__adddf3>
 8012e5c:	4632      	mov	r2, r6
 8012e5e:	463b      	mov	r3, r7
 8012e60:	4680      	mov	r8, r0
 8012e62:	4689      	mov	r9, r1
 8012e64:	f7ed fa30 	bl	80002c8 <__aeabi_dsub>
 8012e68:	4602      	mov	r2, r0
 8012e6a:	460b      	mov	r3, r1
 8012e6c:	4620      	mov	r0, r4
 8012e6e:	4629      	mov	r1, r5
 8012e70:	f7ed fa2a 	bl	80002c8 <__aeabi_dsub>
 8012e74:	4642      	mov	r2, r8
 8012e76:	4606      	mov	r6, r0
 8012e78:	460f      	mov	r7, r1
 8012e7a:	464b      	mov	r3, r9
 8012e7c:	4640      	mov	r0, r8
 8012e7e:	4649      	mov	r1, r9
 8012e80:	f7ed fbda 	bl	8000638 <__aeabi_dmul>
 8012e84:	a35c      	add	r3, pc, #368	; (adr r3, 8012ff8 <__ieee754_pow+0x9f8>)
 8012e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e8a:	4604      	mov	r4, r0
 8012e8c:	460d      	mov	r5, r1
 8012e8e:	f7ed fbd3 	bl	8000638 <__aeabi_dmul>
 8012e92:	a35b      	add	r3, pc, #364	; (adr r3, 8013000 <__ieee754_pow+0xa00>)
 8012e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e98:	f7ed fa16 	bl	80002c8 <__aeabi_dsub>
 8012e9c:	4622      	mov	r2, r4
 8012e9e:	462b      	mov	r3, r5
 8012ea0:	f7ed fbca 	bl	8000638 <__aeabi_dmul>
 8012ea4:	a358      	add	r3, pc, #352	; (adr r3, 8013008 <__ieee754_pow+0xa08>)
 8012ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012eaa:	f7ed fa0f 	bl	80002cc <__adddf3>
 8012eae:	4622      	mov	r2, r4
 8012eb0:	462b      	mov	r3, r5
 8012eb2:	f7ed fbc1 	bl	8000638 <__aeabi_dmul>
 8012eb6:	a356      	add	r3, pc, #344	; (adr r3, 8013010 <__ieee754_pow+0xa10>)
 8012eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ebc:	f7ed fa04 	bl	80002c8 <__aeabi_dsub>
 8012ec0:	4622      	mov	r2, r4
 8012ec2:	462b      	mov	r3, r5
 8012ec4:	f7ed fbb8 	bl	8000638 <__aeabi_dmul>
 8012ec8:	a353      	add	r3, pc, #332	; (adr r3, 8013018 <__ieee754_pow+0xa18>)
 8012eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ece:	f7ed f9fd 	bl	80002cc <__adddf3>
 8012ed2:	4622      	mov	r2, r4
 8012ed4:	462b      	mov	r3, r5
 8012ed6:	f7ed fbaf 	bl	8000638 <__aeabi_dmul>
 8012eda:	4602      	mov	r2, r0
 8012edc:	460b      	mov	r3, r1
 8012ede:	4640      	mov	r0, r8
 8012ee0:	4649      	mov	r1, r9
 8012ee2:	f7ed f9f1 	bl	80002c8 <__aeabi_dsub>
 8012ee6:	4604      	mov	r4, r0
 8012ee8:	460d      	mov	r5, r1
 8012eea:	4602      	mov	r2, r0
 8012eec:	460b      	mov	r3, r1
 8012eee:	4640      	mov	r0, r8
 8012ef0:	4649      	mov	r1, r9
 8012ef2:	f7ed fba1 	bl	8000638 <__aeabi_dmul>
 8012ef6:	2200      	movs	r2, #0
 8012ef8:	ec41 0b19 	vmov	d9, r0, r1
 8012efc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012f00:	4620      	mov	r0, r4
 8012f02:	4629      	mov	r1, r5
 8012f04:	f7ed f9e0 	bl	80002c8 <__aeabi_dsub>
 8012f08:	4602      	mov	r2, r0
 8012f0a:	460b      	mov	r3, r1
 8012f0c:	ec51 0b19 	vmov	r0, r1, d9
 8012f10:	f7ed fcbc 	bl	800088c <__aeabi_ddiv>
 8012f14:	4632      	mov	r2, r6
 8012f16:	4604      	mov	r4, r0
 8012f18:	460d      	mov	r5, r1
 8012f1a:	463b      	mov	r3, r7
 8012f1c:	4640      	mov	r0, r8
 8012f1e:	4649      	mov	r1, r9
 8012f20:	f7ed fb8a 	bl	8000638 <__aeabi_dmul>
 8012f24:	4632      	mov	r2, r6
 8012f26:	463b      	mov	r3, r7
 8012f28:	f7ed f9d0 	bl	80002cc <__adddf3>
 8012f2c:	4602      	mov	r2, r0
 8012f2e:	460b      	mov	r3, r1
 8012f30:	4620      	mov	r0, r4
 8012f32:	4629      	mov	r1, r5
 8012f34:	f7ed f9c8 	bl	80002c8 <__aeabi_dsub>
 8012f38:	4642      	mov	r2, r8
 8012f3a:	464b      	mov	r3, r9
 8012f3c:	f7ed f9c4 	bl	80002c8 <__aeabi_dsub>
 8012f40:	460b      	mov	r3, r1
 8012f42:	4602      	mov	r2, r0
 8012f44:	493a      	ldr	r1, [pc, #232]	; (8013030 <__ieee754_pow+0xa30>)
 8012f46:	2000      	movs	r0, #0
 8012f48:	f7ed f9be 	bl	80002c8 <__aeabi_dsub>
 8012f4c:	e9cd 0100 	strd	r0, r1, [sp]
 8012f50:	9b01      	ldr	r3, [sp, #4]
 8012f52:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8012f56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012f5a:	da2f      	bge.n	8012fbc <__ieee754_pow+0x9bc>
 8012f5c:	4650      	mov	r0, sl
 8012f5e:	ed9d 0b00 	vldr	d0, [sp]
 8012f62:	f001 f919 	bl	8014198 <scalbn>
 8012f66:	ec51 0b10 	vmov	r0, r1, d0
 8012f6a:	ec53 2b18 	vmov	r2, r3, d8
 8012f6e:	f7ff bbe0 	b.w	8012732 <__ieee754_pow+0x132>
 8012f72:	4b30      	ldr	r3, [pc, #192]	; (8013034 <__ieee754_pow+0xa34>)
 8012f74:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8012f78:	429e      	cmp	r6, r3
 8012f7a:	f77f af0b 	ble.w	8012d94 <__ieee754_pow+0x794>
 8012f7e:	4b2e      	ldr	r3, [pc, #184]	; (8013038 <__ieee754_pow+0xa38>)
 8012f80:	440b      	add	r3, r1
 8012f82:	4303      	orrs	r3, r0
 8012f84:	d00b      	beq.n	8012f9e <__ieee754_pow+0x99e>
 8012f86:	a326      	add	r3, pc, #152	; (adr r3, 8013020 <__ieee754_pow+0xa20>)
 8012f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f8c:	ec51 0b18 	vmov	r0, r1, d8
 8012f90:	f7ed fb52 	bl	8000638 <__aeabi_dmul>
 8012f94:	a322      	add	r3, pc, #136	; (adr r3, 8013020 <__ieee754_pow+0xa20>)
 8012f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f9a:	f7ff bbca 	b.w	8012732 <__ieee754_pow+0x132>
 8012f9e:	4622      	mov	r2, r4
 8012fa0:	462b      	mov	r3, r5
 8012fa2:	f7ed f991 	bl	80002c8 <__aeabi_dsub>
 8012fa6:	4642      	mov	r2, r8
 8012fa8:	464b      	mov	r3, r9
 8012faa:	f7ed fdcb 	bl	8000b44 <__aeabi_dcmpge>
 8012fae:	2800      	cmp	r0, #0
 8012fb0:	f43f aef0 	beq.w	8012d94 <__ieee754_pow+0x794>
 8012fb4:	e7e7      	b.n	8012f86 <__ieee754_pow+0x986>
 8012fb6:	f04f 0a00 	mov.w	sl, #0
 8012fba:	e717      	b.n	8012dec <__ieee754_pow+0x7ec>
 8012fbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012fc0:	4619      	mov	r1, r3
 8012fc2:	e7d2      	b.n	8012f6a <__ieee754_pow+0x96a>
 8012fc4:	491a      	ldr	r1, [pc, #104]	; (8013030 <__ieee754_pow+0xa30>)
 8012fc6:	2000      	movs	r0, #0
 8012fc8:	f7ff bb9e 	b.w	8012708 <__ieee754_pow+0x108>
 8012fcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012fd0:	f7ff bb9a 	b.w	8012708 <__ieee754_pow+0x108>
 8012fd4:	9000      	str	r0, [sp, #0]
 8012fd6:	f7ff bb76 	b.w	80126c6 <__ieee754_pow+0xc6>
 8012fda:	2100      	movs	r1, #0
 8012fdc:	f7ff bb60 	b.w	80126a0 <__ieee754_pow+0xa0>
 8012fe0:	00000000 	.word	0x00000000
 8012fe4:	3fe62e43 	.word	0x3fe62e43
 8012fe8:	fefa39ef 	.word	0xfefa39ef
 8012fec:	3fe62e42 	.word	0x3fe62e42
 8012ff0:	0ca86c39 	.word	0x0ca86c39
 8012ff4:	be205c61 	.word	0xbe205c61
 8012ff8:	72bea4d0 	.word	0x72bea4d0
 8012ffc:	3e663769 	.word	0x3e663769
 8013000:	c5d26bf1 	.word	0xc5d26bf1
 8013004:	3ebbbd41 	.word	0x3ebbbd41
 8013008:	af25de2c 	.word	0xaf25de2c
 801300c:	3f11566a 	.word	0x3f11566a
 8013010:	16bebd93 	.word	0x16bebd93
 8013014:	3f66c16c 	.word	0x3f66c16c
 8013018:	5555553e 	.word	0x5555553e
 801301c:	3fc55555 	.word	0x3fc55555
 8013020:	c2f8f359 	.word	0xc2f8f359
 8013024:	01a56e1f 	.word	0x01a56e1f
 8013028:	3fe00000 	.word	0x3fe00000
 801302c:	000fffff 	.word	0x000fffff
 8013030:	3ff00000 	.word	0x3ff00000
 8013034:	4090cbff 	.word	0x4090cbff
 8013038:	3f6f3400 	.word	0x3f6f3400
 801303c:	652b82fe 	.word	0x652b82fe
 8013040:	3c971547 	.word	0x3c971547
 8013044:	00000000 	.word	0x00000000

08013048 <__ieee754_rem_pio2>:
 8013048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801304c:	ed2d 8b02 	vpush	{d8}
 8013050:	ec55 4b10 	vmov	r4, r5, d0
 8013054:	4bca      	ldr	r3, [pc, #808]	; (8013380 <__ieee754_rem_pio2+0x338>)
 8013056:	b08b      	sub	sp, #44	; 0x2c
 8013058:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 801305c:	4598      	cmp	r8, r3
 801305e:	4682      	mov	sl, r0
 8013060:	9502      	str	r5, [sp, #8]
 8013062:	dc08      	bgt.n	8013076 <__ieee754_rem_pio2+0x2e>
 8013064:	2200      	movs	r2, #0
 8013066:	2300      	movs	r3, #0
 8013068:	ed80 0b00 	vstr	d0, [r0]
 801306c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8013070:	f04f 0b00 	mov.w	fp, #0
 8013074:	e028      	b.n	80130c8 <__ieee754_rem_pio2+0x80>
 8013076:	4bc3      	ldr	r3, [pc, #780]	; (8013384 <__ieee754_rem_pio2+0x33c>)
 8013078:	4598      	cmp	r8, r3
 801307a:	dc78      	bgt.n	801316e <__ieee754_rem_pio2+0x126>
 801307c:	9b02      	ldr	r3, [sp, #8]
 801307e:	4ec2      	ldr	r6, [pc, #776]	; (8013388 <__ieee754_rem_pio2+0x340>)
 8013080:	2b00      	cmp	r3, #0
 8013082:	ee10 0a10 	vmov	r0, s0
 8013086:	a3b0      	add	r3, pc, #704	; (adr r3, 8013348 <__ieee754_rem_pio2+0x300>)
 8013088:	e9d3 2300 	ldrd	r2, r3, [r3]
 801308c:	4629      	mov	r1, r5
 801308e:	dd39      	ble.n	8013104 <__ieee754_rem_pio2+0xbc>
 8013090:	f7ed f91a 	bl	80002c8 <__aeabi_dsub>
 8013094:	45b0      	cmp	r8, r6
 8013096:	4604      	mov	r4, r0
 8013098:	460d      	mov	r5, r1
 801309a:	d01b      	beq.n	80130d4 <__ieee754_rem_pio2+0x8c>
 801309c:	a3ac      	add	r3, pc, #688	; (adr r3, 8013350 <__ieee754_rem_pio2+0x308>)
 801309e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130a2:	f7ed f911 	bl	80002c8 <__aeabi_dsub>
 80130a6:	4602      	mov	r2, r0
 80130a8:	460b      	mov	r3, r1
 80130aa:	e9ca 2300 	strd	r2, r3, [sl]
 80130ae:	4620      	mov	r0, r4
 80130b0:	4629      	mov	r1, r5
 80130b2:	f7ed f909 	bl	80002c8 <__aeabi_dsub>
 80130b6:	a3a6      	add	r3, pc, #664	; (adr r3, 8013350 <__ieee754_rem_pio2+0x308>)
 80130b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130bc:	f7ed f904 	bl	80002c8 <__aeabi_dsub>
 80130c0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80130c4:	f04f 0b01 	mov.w	fp, #1
 80130c8:	4658      	mov	r0, fp
 80130ca:	b00b      	add	sp, #44	; 0x2c
 80130cc:	ecbd 8b02 	vpop	{d8}
 80130d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130d4:	a3a0      	add	r3, pc, #640	; (adr r3, 8013358 <__ieee754_rem_pio2+0x310>)
 80130d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130da:	f7ed f8f5 	bl	80002c8 <__aeabi_dsub>
 80130de:	a3a0      	add	r3, pc, #640	; (adr r3, 8013360 <__ieee754_rem_pio2+0x318>)
 80130e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130e4:	4604      	mov	r4, r0
 80130e6:	460d      	mov	r5, r1
 80130e8:	f7ed f8ee 	bl	80002c8 <__aeabi_dsub>
 80130ec:	4602      	mov	r2, r0
 80130ee:	460b      	mov	r3, r1
 80130f0:	e9ca 2300 	strd	r2, r3, [sl]
 80130f4:	4620      	mov	r0, r4
 80130f6:	4629      	mov	r1, r5
 80130f8:	f7ed f8e6 	bl	80002c8 <__aeabi_dsub>
 80130fc:	a398      	add	r3, pc, #608	; (adr r3, 8013360 <__ieee754_rem_pio2+0x318>)
 80130fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013102:	e7db      	b.n	80130bc <__ieee754_rem_pio2+0x74>
 8013104:	f7ed f8e2 	bl	80002cc <__adddf3>
 8013108:	45b0      	cmp	r8, r6
 801310a:	4604      	mov	r4, r0
 801310c:	460d      	mov	r5, r1
 801310e:	d016      	beq.n	801313e <__ieee754_rem_pio2+0xf6>
 8013110:	a38f      	add	r3, pc, #572	; (adr r3, 8013350 <__ieee754_rem_pio2+0x308>)
 8013112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013116:	f7ed f8d9 	bl	80002cc <__adddf3>
 801311a:	4602      	mov	r2, r0
 801311c:	460b      	mov	r3, r1
 801311e:	e9ca 2300 	strd	r2, r3, [sl]
 8013122:	4620      	mov	r0, r4
 8013124:	4629      	mov	r1, r5
 8013126:	f7ed f8cf 	bl	80002c8 <__aeabi_dsub>
 801312a:	a389      	add	r3, pc, #548	; (adr r3, 8013350 <__ieee754_rem_pio2+0x308>)
 801312c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013130:	f7ed f8cc 	bl	80002cc <__adddf3>
 8013134:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8013138:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801313c:	e7c4      	b.n	80130c8 <__ieee754_rem_pio2+0x80>
 801313e:	a386      	add	r3, pc, #536	; (adr r3, 8013358 <__ieee754_rem_pio2+0x310>)
 8013140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013144:	f7ed f8c2 	bl	80002cc <__adddf3>
 8013148:	a385      	add	r3, pc, #532	; (adr r3, 8013360 <__ieee754_rem_pio2+0x318>)
 801314a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801314e:	4604      	mov	r4, r0
 8013150:	460d      	mov	r5, r1
 8013152:	f7ed f8bb 	bl	80002cc <__adddf3>
 8013156:	4602      	mov	r2, r0
 8013158:	460b      	mov	r3, r1
 801315a:	e9ca 2300 	strd	r2, r3, [sl]
 801315e:	4620      	mov	r0, r4
 8013160:	4629      	mov	r1, r5
 8013162:	f7ed f8b1 	bl	80002c8 <__aeabi_dsub>
 8013166:	a37e      	add	r3, pc, #504	; (adr r3, 8013360 <__ieee754_rem_pio2+0x318>)
 8013168:	e9d3 2300 	ldrd	r2, r3, [r3]
 801316c:	e7e0      	b.n	8013130 <__ieee754_rem_pio2+0xe8>
 801316e:	4b87      	ldr	r3, [pc, #540]	; (801338c <__ieee754_rem_pio2+0x344>)
 8013170:	4598      	cmp	r8, r3
 8013172:	f300 80d9 	bgt.w	8013328 <__ieee754_rem_pio2+0x2e0>
 8013176:	f000 feed 	bl	8013f54 <fabs>
 801317a:	ec55 4b10 	vmov	r4, r5, d0
 801317e:	ee10 0a10 	vmov	r0, s0
 8013182:	a379      	add	r3, pc, #484	; (adr r3, 8013368 <__ieee754_rem_pio2+0x320>)
 8013184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013188:	4629      	mov	r1, r5
 801318a:	f7ed fa55 	bl	8000638 <__aeabi_dmul>
 801318e:	4b80      	ldr	r3, [pc, #512]	; (8013390 <__ieee754_rem_pio2+0x348>)
 8013190:	2200      	movs	r2, #0
 8013192:	f7ed f89b 	bl	80002cc <__adddf3>
 8013196:	f7ed fcff 	bl	8000b98 <__aeabi_d2iz>
 801319a:	4683      	mov	fp, r0
 801319c:	f7ed f9e2 	bl	8000564 <__aeabi_i2d>
 80131a0:	4602      	mov	r2, r0
 80131a2:	460b      	mov	r3, r1
 80131a4:	ec43 2b18 	vmov	d8, r2, r3
 80131a8:	a367      	add	r3, pc, #412	; (adr r3, 8013348 <__ieee754_rem_pio2+0x300>)
 80131aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131ae:	f7ed fa43 	bl	8000638 <__aeabi_dmul>
 80131b2:	4602      	mov	r2, r0
 80131b4:	460b      	mov	r3, r1
 80131b6:	4620      	mov	r0, r4
 80131b8:	4629      	mov	r1, r5
 80131ba:	f7ed f885 	bl	80002c8 <__aeabi_dsub>
 80131be:	a364      	add	r3, pc, #400	; (adr r3, 8013350 <__ieee754_rem_pio2+0x308>)
 80131c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131c4:	4606      	mov	r6, r0
 80131c6:	460f      	mov	r7, r1
 80131c8:	ec51 0b18 	vmov	r0, r1, d8
 80131cc:	f7ed fa34 	bl	8000638 <__aeabi_dmul>
 80131d0:	f1bb 0f1f 	cmp.w	fp, #31
 80131d4:	4604      	mov	r4, r0
 80131d6:	460d      	mov	r5, r1
 80131d8:	dc0d      	bgt.n	80131f6 <__ieee754_rem_pio2+0x1ae>
 80131da:	4b6e      	ldr	r3, [pc, #440]	; (8013394 <__ieee754_rem_pio2+0x34c>)
 80131dc:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 80131e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80131e4:	4543      	cmp	r3, r8
 80131e6:	d006      	beq.n	80131f6 <__ieee754_rem_pio2+0x1ae>
 80131e8:	4622      	mov	r2, r4
 80131ea:	462b      	mov	r3, r5
 80131ec:	4630      	mov	r0, r6
 80131ee:	4639      	mov	r1, r7
 80131f0:	f7ed f86a 	bl	80002c8 <__aeabi_dsub>
 80131f4:	e00f      	b.n	8013216 <__ieee754_rem_pio2+0x1ce>
 80131f6:	462b      	mov	r3, r5
 80131f8:	4622      	mov	r2, r4
 80131fa:	4630      	mov	r0, r6
 80131fc:	4639      	mov	r1, r7
 80131fe:	f7ed f863 	bl	80002c8 <__aeabi_dsub>
 8013202:	ea4f 5328 	mov.w	r3, r8, asr #20
 8013206:	9303      	str	r3, [sp, #12]
 8013208:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801320c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8013210:	f1b8 0f10 	cmp.w	r8, #16
 8013214:	dc02      	bgt.n	801321c <__ieee754_rem_pio2+0x1d4>
 8013216:	e9ca 0100 	strd	r0, r1, [sl]
 801321a:	e039      	b.n	8013290 <__ieee754_rem_pio2+0x248>
 801321c:	a34e      	add	r3, pc, #312	; (adr r3, 8013358 <__ieee754_rem_pio2+0x310>)
 801321e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013222:	ec51 0b18 	vmov	r0, r1, d8
 8013226:	f7ed fa07 	bl	8000638 <__aeabi_dmul>
 801322a:	4604      	mov	r4, r0
 801322c:	460d      	mov	r5, r1
 801322e:	4602      	mov	r2, r0
 8013230:	460b      	mov	r3, r1
 8013232:	4630      	mov	r0, r6
 8013234:	4639      	mov	r1, r7
 8013236:	f7ed f847 	bl	80002c8 <__aeabi_dsub>
 801323a:	4602      	mov	r2, r0
 801323c:	460b      	mov	r3, r1
 801323e:	4680      	mov	r8, r0
 8013240:	4689      	mov	r9, r1
 8013242:	4630      	mov	r0, r6
 8013244:	4639      	mov	r1, r7
 8013246:	f7ed f83f 	bl	80002c8 <__aeabi_dsub>
 801324a:	4622      	mov	r2, r4
 801324c:	462b      	mov	r3, r5
 801324e:	f7ed f83b 	bl	80002c8 <__aeabi_dsub>
 8013252:	a343      	add	r3, pc, #268	; (adr r3, 8013360 <__ieee754_rem_pio2+0x318>)
 8013254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013258:	4604      	mov	r4, r0
 801325a:	460d      	mov	r5, r1
 801325c:	ec51 0b18 	vmov	r0, r1, d8
 8013260:	f7ed f9ea 	bl	8000638 <__aeabi_dmul>
 8013264:	4622      	mov	r2, r4
 8013266:	462b      	mov	r3, r5
 8013268:	f7ed f82e 	bl	80002c8 <__aeabi_dsub>
 801326c:	4602      	mov	r2, r0
 801326e:	460b      	mov	r3, r1
 8013270:	4604      	mov	r4, r0
 8013272:	460d      	mov	r5, r1
 8013274:	4640      	mov	r0, r8
 8013276:	4649      	mov	r1, r9
 8013278:	f7ed f826 	bl	80002c8 <__aeabi_dsub>
 801327c:	9a03      	ldr	r2, [sp, #12]
 801327e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013282:	1ad3      	subs	r3, r2, r3
 8013284:	2b31      	cmp	r3, #49	; 0x31
 8013286:	dc24      	bgt.n	80132d2 <__ieee754_rem_pio2+0x28a>
 8013288:	e9ca 0100 	strd	r0, r1, [sl]
 801328c:	4646      	mov	r6, r8
 801328e:	464f      	mov	r7, r9
 8013290:	e9da 8900 	ldrd	r8, r9, [sl]
 8013294:	4630      	mov	r0, r6
 8013296:	4642      	mov	r2, r8
 8013298:	464b      	mov	r3, r9
 801329a:	4639      	mov	r1, r7
 801329c:	f7ed f814 	bl	80002c8 <__aeabi_dsub>
 80132a0:	462b      	mov	r3, r5
 80132a2:	4622      	mov	r2, r4
 80132a4:	f7ed f810 	bl	80002c8 <__aeabi_dsub>
 80132a8:	9b02      	ldr	r3, [sp, #8]
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80132b0:	f6bf af0a 	bge.w	80130c8 <__ieee754_rem_pio2+0x80>
 80132b4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80132b8:	f8ca 3004 	str.w	r3, [sl, #4]
 80132bc:	f8ca 8000 	str.w	r8, [sl]
 80132c0:	f8ca 0008 	str.w	r0, [sl, #8]
 80132c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80132c8:	f8ca 300c 	str.w	r3, [sl, #12]
 80132cc:	f1cb 0b00 	rsb	fp, fp, #0
 80132d0:	e6fa      	b.n	80130c8 <__ieee754_rem_pio2+0x80>
 80132d2:	a327      	add	r3, pc, #156	; (adr r3, 8013370 <__ieee754_rem_pio2+0x328>)
 80132d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132d8:	ec51 0b18 	vmov	r0, r1, d8
 80132dc:	f7ed f9ac 	bl	8000638 <__aeabi_dmul>
 80132e0:	4604      	mov	r4, r0
 80132e2:	460d      	mov	r5, r1
 80132e4:	4602      	mov	r2, r0
 80132e6:	460b      	mov	r3, r1
 80132e8:	4640      	mov	r0, r8
 80132ea:	4649      	mov	r1, r9
 80132ec:	f7ec ffec 	bl	80002c8 <__aeabi_dsub>
 80132f0:	4602      	mov	r2, r0
 80132f2:	460b      	mov	r3, r1
 80132f4:	4606      	mov	r6, r0
 80132f6:	460f      	mov	r7, r1
 80132f8:	4640      	mov	r0, r8
 80132fa:	4649      	mov	r1, r9
 80132fc:	f7ec ffe4 	bl	80002c8 <__aeabi_dsub>
 8013300:	4622      	mov	r2, r4
 8013302:	462b      	mov	r3, r5
 8013304:	f7ec ffe0 	bl	80002c8 <__aeabi_dsub>
 8013308:	a31b      	add	r3, pc, #108	; (adr r3, 8013378 <__ieee754_rem_pio2+0x330>)
 801330a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801330e:	4604      	mov	r4, r0
 8013310:	460d      	mov	r5, r1
 8013312:	ec51 0b18 	vmov	r0, r1, d8
 8013316:	f7ed f98f 	bl	8000638 <__aeabi_dmul>
 801331a:	4622      	mov	r2, r4
 801331c:	462b      	mov	r3, r5
 801331e:	f7ec ffd3 	bl	80002c8 <__aeabi_dsub>
 8013322:	4604      	mov	r4, r0
 8013324:	460d      	mov	r5, r1
 8013326:	e75f      	b.n	80131e8 <__ieee754_rem_pio2+0x1a0>
 8013328:	4b1b      	ldr	r3, [pc, #108]	; (8013398 <__ieee754_rem_pio2+0x350>)
 801332a:	4598      	cmp	r8, r3
 801332c:	dd36      	ble.n	801339c <__ieee754_rem_pio2+0x354>
 801332e:	ee10 2a10 	vmov	r2, s0
 8013332:	462b      	mov	r3, r5
 8013334:	4620      	mov	r0, r4
 8013336:	4629      	mov	r1, r5
 8013338:	f7ec ffc6 	bl	80002c8 <__aeabi_dsub>
 801333c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8013340:	e9ca 0100 	strd	r0, r1, [sl]
 8013344:	e694      	b.n	8013070 <__ieee754_rem_pio2+0x28>
 8013346:	bf00      	nop
 8013348:	54400000 	.word	0x54400000
 801334c:	3ff921fb 	.word	0x3ff921fb
 8013350:	1a626331 	.word	0x1a626331
 8013354:	3dd0b461 	.word	0x3dd0b461
 8013358:	1a600000 	.word	0x1a600000
 801335c:	3dd0b461 	.word	0x3dd0b461
 8013360:	2e037073 	.word	0x2e037073
 8013364:	3ba3198a 	.word	0x3ba3198a
 8013368:	6dc9c883 	.word	0x6dc9c883
 801336c:	3fe45f30 	.word	0x3fe45f30
 8013370:	2e000000 	.word	0x2e000000
 8013374:	3ba3198a 	.word	0x3ba3198a
 8013378:	252049c1 	.word	0x252049c1
 801337c:	397b839a 	.word	0x397b839a
 8013380:	3fe921fb 	.word	0x3fe921fb
 8013384:	4002d97b 	.word	0x4002d97b
 8013388:	3ff921fb 	.word	0x3ff921fb
 801338c:	413921fb 	.word	0x413921fb
 8013390:	3fe00000 	.word	0x3fe00000
 8013394:	08014980 	.word	0x08014980
 8013398:	7fefffff 	.word	0x7fefffff
 801339c:	ea4f 5428 	mov.w	r4, r8, asr #20
 80133a0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 80133a4:	ee10 0a10 	vmov	r0, s0
 80133a8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80133ac:	ee10 6a10 	vmov	r6, s0
 80133b0:	460f      	mov	r7, r1
 80133b2:	f7ed fbf1 	bl	8000b98 <__aeabi_d2iz>
 80133b6:	f7ed f8d5 	bl	8000564 <__aeabi_i2d>
 80133ba:	4602      	mov	r2, r0
 80133bc:	460b      	mov	r3, r1
 80133be:	4630      	mov	r0, r6
 80133c0:	4639      	mov	r1, r7
 80133c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80133c6:	f7ec ff7f 	bl	80002c8 <__aeabi_dsub>
 80133ca:	4b22      	ldr	r3, [pc, #136]	; (8013454 <__ieee754_rem_pio2+0x40c>)
 80133cc:	2200      	movs	r2, #0
 80133ce:	f7ed f933 	bl	8000638 <__aeabi_dmul>
 80133d2:	460f      	mov	r7, r1
 80133d4:	4606      	mov	r6, r0
 80133d6:	f7ed fbdf 	bl	8000b98 <__aeabi_d2iz>
 80133da:	f7ed f8c3 	bl	8000564 <__aeabi_i2d>
 80133de:	4602      	mov	r2, r0
 80133e0:	460b      	mov	r3, r1
 80133e2:	4630      	mov	r0, r6
 80133e4:	4639      	mov	r1, r7
 80133e6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80133ea:	f7ec ff6d 	bl	80002c8 <__aeabi_dsub>
 80133ee:	4b19      	ldr	r3, [pc, #100]	; (8013454 <__ieee754_rem_pio2+0x40c>)
 80133f0:	2200      	movs	r2, #0
 80133f2:	f7ed f921 	bl	8000638 <__aeabi_dmul>
 80133f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80133fa:	ad04      	add	r5, sp, #16
 80133fc:	f04f 0803 	mov.w	r8, #3
 8013400:	46a9      	mov	r9, r5
 8013402:	2600      	movs	r6, #0
 8013404:	2700      	movs	r7, #0
 8013406:	4632      	mov	r2, r6
 8013408:	463b      	mov	r3, r7
 801340a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 801340e:	46c3      	mov	fp, r8
 8013410:	3d08      	subs	r5, #8
 8013412:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8013416:	f7ed fb77 	bl	8000b08 <__aeabi_dcmpeq>
 801341a:	2800      	cmp	r0, #0
 801341c:	d1f3      	bne.n	8013406 <__ieee754_rem_pio2+0x3be>
 801341e:	4b0e      	ldr	r3, [pc, #56]	; (8013458 <__ieee754_rem_pio2+0x410>)
 8013420:	9301      	str	r3, [sp, #4]
 8013422:	2302      	movs	r3, #2
 8013424:	9300      	str	r3, [sp, #0]
 8013426:	4622      	mov	r2, r4
 8013428:	465b      	mov	r3, fp
 801342a:	4651      	mov	r1, sl
 801342c:	4648      	mov	r0, r9
 801342e:	f000 f993 	bl	8013758 <__kernel_rem_pio2>
 8013432:	9b02      	ldr	r3, [sp, #8]
 8013434:	2b00      	cmp	r3, #0
 8013436:	4683      	mov	fp, r0
 8013438:	f6bf ae46 	bge.w	80130c8 <__ieee754_rem_pio2+0x80>
 801343c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8013440:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013444:	f8ca 3004 	str.w	r3, [sl, #4]
 8013448:	f8da 300c 	ldr.w	r3, [sl, #12]
 801344c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013450:	e73a      	b.n	80132c8 <__ieee754_rem_pio2+0x280>
 8013452:	bf00      	nop
 8013454:	41700000 	.word	0x41700000
 8013458:	08014a00 	.word	0x08014a00

0801345c <__ieee754_sqrt>:
 801345c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013460:	ec55 4b10 	vmov	r4, r5, d0
 8013464:	4e56      	ldr	r6, [pc, #344]	; (80135c0 <__ieee754_sqrt+0x164>)
 8013466:	43ae      	bics	r6, r5
 8013468:	ee10 0a10 	vmov	r0, s0
 801346c:	ee10 3a10 	vmov	r3, s0
 8013470:	4629      	mov	r1, r5
 8013472:	462a      	mov	r2, r5
 8013474:	d110      	bne.n	8013498 <__ieee754_sqrt+0x3c>
 8013476:	ee10 2a10 	vmov	r2, s0
 801347a:	462b      	mov	r3, r5
 801347c:	f7ed f8dc 	bl	8000638 <__aeabi_dmul>
 8013480:	4602      	mov	r2, r0
 8013482:	460b      	mov	r3, r1
 8013484:	4620      	mov	r0, r4
 8013486:	4629      	mov	r1, r5
 8013488:	f7ec ff20 	bl	80002cc <__adddf3>
 801348c:	4604      	mov	r4, r0
 801348e:	460d      	mov	r5, r1
 8013490:	ec45 4b10 	vmov	d0, r4, r5
 8013494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013498:	2d00      	cmp	r5, #0
 801349a:	dc10      	bgt.n	80134be <__ieee754_sqrt+0x62>
 801349c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80134a0:	4330      	orrs	r0, r6
 80134a2:	d0f5      	beq.n	8013490 <__ieee754_sqrt+0x34>
 80134a4:	b15d      	cbz	r5, 80134be <__ieee754_sqrt+0x62>
 80134a6:	ee10 2a10 	vmov	r2, s0
 80134aa:	462b      	mov	r3, r5
 80134ac:	ee10 0a10 	vmov	r0, s0
 80134b0:	f7ec ff0a 	bl	80002c8 <__aeabi_dsub>
 80134b4:	4602      	mov	r2, r0
 80134b6:	460b      	mov	r3, r1
 80134b8:	f7ed f9e8 	bl	800088c <__aeabi_ddiv>
 80134bc:	e7e6      	b.n	801348c <__ieee754_sqrt+0x30>
 80134be:	1509      	asrs	r1, r1, #20
 80134c0:	d076      	beq.n	80135b0 <__ieee754_sqrt+0x154>
 80134c2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80134c6:	07ce      	lsls	r6, r1, #31
 80134c8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 80134cc:	bf5e      	ittt	pl
 80134ce:	0fda      	lsrpl	r2, r3, #31
 80134d0:	005b      	lslpl	r3, r3, #1
 80134d2:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 80134d6:	0fda      	lsrs	r2, r3, #31
 80134d8:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 80134dc:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80134e0:	2000      	movs	r0, #0
 80134e2:	106d      	asrs	r5, r5, #1
 80134e4:	005b      	lsls	r3, r3, #1
 80134e6:	f04f 0e16 	mov.w	lr, #22
 80134ea:	4684      	mov	ip, r0
 80134ec:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80134f0:	eb0c 0401 	add.w	r4, ip, r1
 80134f4:	4294      	cmp	r4, r2
 80134f6:	bfde      	ittt	le
 80134f8:	1b12      	suble	r2, r2, r4
 80134fa:	eb04 0c01 	addle.w	ip, r4, r1
 80134fe:	1840      	addle	r0, r0, r1
 8013500:	0052      	lsls	r2, r2, #1
 8013502:	f1be 0e01 	subs.w	lr, lr, #1
 8013506:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801350a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801350e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013512:	d1ed      	bne.n	80134f0 <__ieee754_sqrt+0x94>
 8013514:	4671      	mov	r1, lr
 8013516:	2720      	movs	r7, #32
 8013518:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801351c:	4562      	cmp	r2, ip
 801351e:	eb04 060e 	add.w	r6, r4, lr
 8013522:	dc02      	bgt.n	801352a <__ieee754_sqrt+0xce>
 8013524:	d113      	bne.n	801354e <__ieee754_sqrt+0xf2>
 8013526:	429e      	cmp	r6, r3
 8013528:	d811      	bhi.n	801354e <__ieee754_sqrt+0xf2>
 801352a:	2e00      	cmp	r6, #0
 801352c:	eb06 0e04 	add.w	lr, r6, r4
 8013530:	da43      	bge.n	80135ba <__ieee754_sqrt+0x15e>
 8013532:	f1be 0f00 	cmp.w	lr, #0
 8013536:	db40      	blt.n	80135ba <__ieee754_sqrt+0x15e>
 8013538:	f10c 0801 	add.w	r8, ip, #1
 801353c:	eba2 020c 	sub.w	r2, r2, ip
 8013540:	429e      	cmp	r6, r3
 8013542:	bf88      	it	hi
 8013544:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8013548:	1b9b      	subs	r3, r3, r6
 801354a:	4421      	add	r1, r4
 801354c:	46c4      	mov	ip, r8
 801354e:	0052      	lsls	r2, r2, #1
 8013550:	3f01      	subs	r7, #1
 8013552:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8013556:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801355a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801355e:	d1dd      	bne.n	801351c <__ieee754_sqrt+0xc0>
 8013560:	4313      	orrs	r3, r2
 8013562:	d006      	beq.n	8013572 <__ieee754_sqrt+0x116>
 8013564:	1c4c      	adds	r4, r1, #1
 8013566:	bf13      	iteet	ne
 8013568:	3101      	addne	r1, #1
 801356a:	3001      	addeq	r0, #1
 801356c:	4639      	moveq	r1, r7
 801356e:	f021 0101 	bicne.w	r1, r1, #1
 8013572:	1043      	asrs	r3, r0, #1
 8013574:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8013578:	0849      	lsrs	r1, r1, #1
 801357a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801357e:	07c2      	lsls	r2, r0, #31
 8013580:	bf48      	it	mi
 8013582:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8013586:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801358a:	460c      	mov	r4, r1
 801358c:	463d      	mov	r5, r7
 801358e:	e77f      	b.n	8013490 <__ieee754_sqrt+0x34>
 8013590:	0ada      	lsrs	r2, r3, #11
 8013592:	3815      	subs	r0, #21
 8013594:	055b      	lsls	r3, r3, #21
 8013596:	2a00      	cmp	r2, #0
 8013598:	d0fa      	beq.n	8013590 <__ieee754_sqrt+0x134>
 801359a:	02d7      	lsls	r7, r2, #11
 801359c:	d50a      	bpl.n	80135b4 <__ieee754_sqrt+0x158>
 801359e:	f1c1 0420 	rsb	r4, r1, #32
 80135a2:	fa23 f404 	lsr.w	r4, r3, r4
 80135a6:	1e4d      	subs	r5, r1, #1
 80135a8:	408b      	lsls	r3, r1
 80135aa:	4322      	orrs	r2, r4
 80135ac:	1b41      	subs	r1, r0, r5
 80135ae:	e788      	b.n	80134c2 <__ieee754_sqrt+0x66>
 80135b0:	4608      	mov	r0, r1
 80135b2:	e7f0      	b.n	8013596 <__ieee754_sqrt+0x13a>
 80135b4:	0052      	lsls	r2, r2, #1
 80135b6:	3101      	adds	r1, #1
 80135b8:	e7ef      	b.n	801359a <__ieee754_sqrt+0x13e>
 80135ba:	46e0      	mov	r8, ip
 80135bc:	e7be      	b.n	801353c <__ieee754_sqrt+0xe0>
 80135be:	bf00      	nop
 80135c0:	7ff00000 	.word	0x7ff00000
 80135c4:	00000000 	.word	0x00000000

080135c8 <__kernel_cos>:
 80135c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135cc:	ec57 6b10 	vmov	r6, r7, d0
 80135d0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80135d4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80135d8:	ed8d 1b00 	vstr	d1, [sp]
 80135dc:	da07      	bge.n	80135ee <__kernel_cos+0x26>
 80135de:	ee10 0a10 	vmov	r0, s0
 80135e2:	4639      	mov	r1, r7
 80135e4:	f7ed fad8 	bl	8000b98 <__aeabi_d2iz>
 80135e8:	2800      	cmp	r0, #0
 80135ea:	f000 8088 	beq.w	80136fe <__kernel_cos+0x136>
 80135ee:	4632      	mov	r2, r6
 80135f0:	463b      	mov	r3, r7
 80135f2:	4630      	mov	r0, r6
 80135f4:	4639      	mov	r1, r7
 80135f6:	f7ed f81f 	bl	8000638 <__aeabi_dmul>
 80135fa:	4b51      	ldr	r3, [pc, #324]	; (8013740 <__kernel_cos+0x178>)
 80135fc:	2200      	movs	r2, #0
 80135fe:	4604      	mov	r4, r0
 8013600:	460d      	mov	r5, r1
 8013602:	f7ed f819 	bl	8000638 <__aeabi_dmul>
 8013606:	a340      	add	r3, pc, #256	; (adr r3, 8013708 <__kernel_cos+0x140>)
 8013608:	e9d3 2300 	ldrd	r2, r3, [r3]
 801360c:	4682      	mov	sl, r0
 801360e:	468b      	mov	fp, r1
 8013610:	4620      	mov	r0, r4
 8013612:	4629      	mov	r1, r5
 8013614:	f7ed f810 	bl	8000638 <__aeabi_dmul>
 8013618:	a33d      	add	r3, pc, #244	; (adr r3, 8013710 <__kernel_cos+0x148>)
 801361a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801361e:	f7ec fe55 	bl	80002cc <__adddf3>
 8013622:	4622      	mov	r2, r4
 8013624:	462b      	mov	r3, r5
 8013626:	f7ed f807 	bl	8000638 <__aeabi_dmul>
 801362a:	a33b      	add	r3, pc, #236	; (adr r3, 8013718 <__kernel_cos+0x150>)
 801362c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013630:	f7ec fe4a 	bl	80002c8 <__aeabi_dsub>
 8013634:	4622      	mov	r2, r4
 8013636:	462b      	mov	r3, r5
 8013638:	f7ec fffe 	bl	8000638 <__aeabi_dmul>
 801363c:	a338      	add	r3, pc, #224	; (adr r3, 8013720 <__kernel_cos+0x158>)
 801363e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013642:	f7ec fe43 	bl	80002cc <__adddf3>
 8013646:	4622      	mov	r2, r4
 8013648:	462b      	mov	r3, r5
 801364a:	f7ec fff5 	bl	8000638 <__aeabi_dmul>
 801364e:	a336      	add	r3, pc, #216	; (adr r3, 8013728 <__kernel_cos+0x160>)
 8013650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013654:	f7ec fe38 	bl	80002c8 <__aeabi_dsub>
 8013658:	4622      	mov	r2, r4
 801365a:	462b      	mov	r3, r5
 801365c:	f7ec ffec 	bl	8000638 <__aeabi_dmul>
 8013660:	a333      	add	r3, pc, #204	; (adr r3, 8013730 <__kernel_cos+0x168>)
 8013662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013666:	f7ec fe31 	bl	80002cc <__adddf3>
 801366a:	4622      	mov	r2, r4
 801366c:	462b      	mov	r3, r5
 801366e:	f7ec ffe3 	bl	8000638 <__aeabi_dmul>
 8013672:	4622      	mov	r2, r4
 8013674:	462b      	mov	r3, r5
 8013676:	f7ec ffdf 	bl	8000638 <__aeabi_dmul>
 801367a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801367e:	4604      	mov	r4, r0
 8013680:	460d      	mov	r5, r1
 8013682:	4630      	mov	r0, r6
 8013684:	4639      	mov	r1, r7
 8013686:	f7ec ffd7 	bl	8000638 <__aeabi_dmul>
 801368a:	460b      	mov	r3, r1
 801368c:	4602      	mov	r2, r0
 801368e:	4629      	mov	r1, r5
 8013690:	4620      	mov	r0, r4
 8013692:	f7ec fe19 	bl	80002c8 <__aeabi_dsub>
 8013696:	4b2b      	ldr	r3, [pc, #172]	; (8013744 <__kernel_cos+0x17c>)
 8013698:	4598      	cmp	r8, r3
 801369a:	4606      	mov	r6, r0
 801369c:	460f      	mov	r7, r1
 801369e:	dc10      	bgt.n	80136c2 <__kernel_cos+0xfa>
 80136a0:	4602      	mov	r2, r0
 80136a2:	460b      	mov	r3, r1
 80136a4:	4650      	mov	r0, sl
 80136a6:	4659      	mov	r1, fp
 80136a8:	f7ec fe0e 	bl	80002c8 <__aeabi_dsub>
 80136ac:	460b      	mov	r3, r1
 80136ae:	4926      	ldr	r1, [pc, #152]	; (8013748 <__kernel_cos+0x180>)
 80136b0:	4602      	mov	r2, r0
 80136b2:	2000      	movs	r0, #0
 80136b4:	f7ec fe08 	bl	80002c8 <__aeabi_dsub>
 80136b8:	ec41 0b10 	vmov	d0, r0, r1
 80136bc:	b003      	add	sp, #12
 80136be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136c2:	4b22      	ldr	r3, [pc, #136]	; (801374c <__kernel_cos+0x184>)
 80136c4:	4920      	ldr	r1, [pc, #128]	; (8013748 <__kernel_cos+0x180>)
 80136c6:	4598      	cmp	r8, r3
 80136c8:	bfcc      	ite	gt
 80136ca:	4d21      	ldrgt	r5, [pc, #132]	; (8013750 <__kernel_cos+0x188>)
 80136cc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80136d0:	2400      	movs	r4, #0
 80136d2:	4622      	mov	r2, r4
 80136d4:	462b      	mov	r3, r5
 80136d6:	2000      	movs	r0, #0
 80136d8:	f7ec fdf6 	bl	80002c8 <__aeabi_dsub>
 80136dc:	4622      	mov	r2, r4
 80136de:	4680      	mov	r8, r0
 80136e0:	4689      	mov	r9, r1
 80136e2:	462b      	mov	r3, r5
 80136e4:	4650      	mov	r0, sl
 80136e6:	4659      	mov	r1, fp
 80136e8:	f7ec fdee 	bl	80002c8 <__aeabi_dsub>
 80136ec:	4632      	mov	r2, r6
 80136ee:	463b      	mov	r3, r7
 80136f0:	f7ec fdea 	bl	80002c8 <__aeabi_dsub>
 80136f4:	4602      	mov	r2, r0
 80136f6:	460b      	mov	r3, r1
 80136f8:	4640      	mov	r0, r8
 80136fa:	4649      	mov	r1, r9
 80136fc:	e7da      	b.n	80136b4 <__kernel_cos+0xec>
 80136fe:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8013738 <__kernel_cos+0x170>
 8013702:	e7db      	b.n	80136bc <__kernel_cos+0xf4>
 8013704:	f3af 8000 	nop.w
 8013708:	be8838d4 	.word	0xbe8838d4
 801370c:	bda8fae9 	.word	0xbda8fae9
 8013710:	bdb4b1c4 	.word	0xbdb4b1c4
 8013714:	3e21ee9e 	.word	0x3e21ee9e
 8013718:	809c52ad 	.word	0x809c52ad
 801371c:	3e927e4f 	.word	0x3e927e4f
 8013720:	19cb1590 	.word	0x19cb1590
 8013724:	3efa01a0 	.word	0x3efa01a0
 8013728:	16c15177 	.word	0x16c15177
 801372c:	3f56c16c 	.word	0x3f56c16c
 8013730:	5555554c 	.word	0x5555554c
 8013734:	3fa55555 	.word	0x3fa55555
 8013738:	00000000 	.word	0x00000000
 801373c:	3ff00000 	.word	0x3ff00000
 8013740:	3fe00000 	.word	0x3fe00000
 8013744:	3fd33332 	.word	0x3fd33332
 8013748:	3ff00000 	.word	0x3ff00000
 801374c:	3fe90000 	.word	0x3fe90000
 8013750:	3fd20000 	.word	0x3fd20000
 8013754:	00000000 	.word	0x00000000

08013758 <__kernel_rem_pio2>:
 8013758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801375c:	ed2d 8b02 	vpush	{d8}
 8013760:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8013764:	f112 0f14 	cmn.w	r2, #20
 8013768:	9308      	str	r3, [sp, #32]
 801376a:	9101      	str	r1, [sp, #4]
 801376c:	4bc6      	ldr	r3, [pc, #792]	; (8013a88 <__kernel_rem_pio2+0x330>)
 801376e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8013770:	9009      	str	r0, [sp, #36]	; 0x24
 8013772:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013776:	9304      	str	r3, [sp, #16]
 8013778:	9b08      	ldr	r3, [sp, #32]
 801377a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 801377e:	bfa8      	it	ge
 8013780:	1ed4      	subge	r4, r2, #3
 8013782:	9306      	str	r3, [sp, #24]
 8013784:	bfb2      	itee	lt
 8013786:	2400      	movlt	r4, #0
 8013788:	2318      	movge	r3, #24
 801378a:	fb94 f4f3 	sdivge	r4, r4, r3
 801378e:	f06f 0317 	mvn.w	r3, #23
 8013792:	fb04 3303 	mla	r3, r4, r3, r3
 8013796:	eb03 0a02 	add.w	sl, r3, r2
 801379a:	9b04      	ldr	r3, [sp, #16]
 801379c:	9a06      	ldr	r2, [sp, #24]
 801379e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8013a78 <__kernel_rem_pio2+0x320>
 80137a2:	eb03 0802 	add.w	r8, r3, r2
 80137a6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80137a8:	1aa7      	subs	r7, r4, r2
 80137aa:	ae20      	add	r6, sp, #128	; 0x80
 80137ac:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80137b0:	2500      	movs	r5, #0
 80137b2:	4545      	cmp	r5, r8
 80137b4:	dd18      	ble.n	80137e8 <__kernel_rem_pio2+0x90>
 80137b6:	9b08      	ldr	r3, [sp, #32]
 80137b8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80137bc:	aa20      	add	r2, sp, #128	; 0x80
 80137be:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8013a78 <__kernel_rem_pio2+0x320>
 80137c2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80137c6:	f1c3 0301 	rsb	r3, r3, #1
 80137ca:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80137ce:	9307      	str	r3, [sp, #28]
 80137d0:	9b07      	ldr	r3, [sp, #28]
 80137d2:	9a04      	ldr	r2, [sp, #16]
 80137d4:	4443      	add	r3, r8
 80137d6:	429a      	cmp	r2, r3
 80137d8:	db2f      	blt.n	801383a <__kernel_rem_pio2+0xe2>
 80137da:	ed8d 8b02 	vstr	d8, [sp, #8]
 80137de:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80137e2:	462f      	mov	r7, r5
 80137e4:	2600      	movs	r6, #0
 80137e6:	e01b      	b.n	8013820 <__kernel_rem_pio2+0xc8>
 80137e8:	42ef      	cmn	r7, r5
 80137ea:	d407      	bmi.n	80137fc <__kernel_rem_pio2+0xa4>
 80137ec:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80137f0:	f7ec feb8 	bl	8000564 <__aeabi_i2d>
 80137f4:	e8e6 0102 	strd	r0, r1, [r6], #8
 80137f8:	3501      	adds	r5, #1
 80137fa:	e7da      	b.n	80137b2 <__kernel_rem_pio2+0x5a>
 80137fc:	ec51 0b18 	vmov	r0, r1, d8
 8013800:	e7f8      	b.n	80137f4 <__kernel_rem_pio2+0x9c>
 8013802:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013806:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801380a:	f7ec ff15 	bl	8000638 <__aeabi_dmul>
 801380e:	4602      	mov	r2, r0
 8013810:	460b      	mov	r3, r1
 8013812:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013816:	f7ec fd59 	bl	80002cc <__adddf3>
 801381a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801381e:	3601      	adds	r6, #1
 8013820:	9b06      	ldr	r3, [sp, #24]
 8013822:	429e      	cmp	r6, r3
 8013824:	f1a7 0708 	sub.w	r7, r7, #8
 8013828:	ddeb      	ble.n	8013802 <__kernel_rem_pio2+0xaa>
 801382a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801382e:	3508      	adds	r5, #8
 8013830:	ecab 7b02 	vstmia	fp!, {d7}
 8013834:	f108 0801 	add.w	r8, r8, #1
 8013838:	e7ca      	b.n	80137d0 <__kernel_rem_pio2+0x78>
 801383a:	9b04      	ldr	r3, [sp, #16]
 801383c:	aa0c      	add	r2, sp, #48	; 0x30
 801383e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013842:	930b      	str	r3, [sp, #44]	; 0x2c
 8013844:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8013846:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801384a:	9c04      	ldr	r4, [sp, #16]
 801384c:	930a      	str	r3, [sp, #40]	; 0x28
 801384e:	ab98      	add	r3, sp, #608	; 0x260
 8013850:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013854:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8013858:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 801385c:	f8cd b008 	str.w	fp, [sp, #8]
 8013860:	4625      	mov	r5, r4
 8013862:	2d00      	cmp	r5, #0
 8013864:	dc78      	bgt.n	8013958 <__kernel_rem_pio2+0x200>
 8013866:	ec47 6b10 	vmov	d0, r6, r7
 801386a:	4650      	mov	r0, sl
 801386c:	f000 fc94 	bl	8014198 <scalbn>
 8013870:	ec57 6b10 	vmov	r6, r7, d0
 8013874:	2200      	movs	r2, #0
 8013876:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801387a:	ee10 0a10 	vmov	r0, s0
 801387e:	4639      	mov	r1, r7
 8013880:	f7ec feda 	bl	8000638 <__aeabi_dmul>
 8013884:	ec41 0b10 	vmov	d0, r0, r1
 8013888:	f000 fb7a 	bl	8013f80 <floor>
 801388c:	4b7f      	ldr	r3, [pc, #508]	; (8013a8c <__kernel_rem_pio2+0x334>)
 801388e:	ec51 0b10 	vmov	r0, r1, d0
 8013892:	2200      	movs	r2, #0
 8013894:	f7ec fed0 	bl	8000638 <__aeabi_dmul>
 8013898:	4602      	mov	r2, r0
 801389a:	460b      	mov	r3, r1
 801389c:	4630      	mov	r0, r6
 801389e:	4639      	mov	r1, r7
 80138a0:	f7ec fd12 	bl	80002c8 <__aeabi_dsub>
 80138a4:	460f      	mov	r7, r1
 80138a6:	4606      	mov	r6, r0
 80138a8:	f7ed f976 	bl	8000b98 <__aeabi_d2iz>
 80138ac:	9007      	str	r0, [sp, #28]
 80138ae:	f7ec fe59 	bl	8000564 <__aeabi_i2d>
 80138b2:	4602      	mov	r2, r0
 80138b4:	460b      	mov	r3, r1
 80138b6:	4630      	mov	r0, r6
 80138b8:	4639      	mov	r1, r7
 80138ba:	f7ec fd05 	bl	80002c8 <__aeabi_dsub>
 80138be:	f1ba 0f00 	cmp.w	sl, #0
 80138c2:	4606      	mov	r6, r0
 80138c4:	460f      	mov	r7, r1
 80138c6:	dd70      	ble.n	80139aa <__kernel_rem_pio2+0x252>
 80138c8:	1e62      	subs	r2, r4, #1
 80138ca:	ab0c      	add	r3, sp, #48	; 0x30
 80138cc:	9d07      	ldr	r5, [sp, #28]
 80138ce:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80138d2:	f1ca 0118 	rsb	r1, sl, #24
 80138d6:	fa40 f301 	asr.w	r3, r0, r1
 80138da:	441d      	add	r5, r3
 80138dc:	408b      	lsls	r3, r1
 80138de:	1ac0      	subs	r0, r0, r3
 80138e0:	ab0c      	add	r3, sp, #48	; 0x30
 80138e2:	9507      	str	r5, [sp, #28]
 80138e4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80138e8:	f1ca 0317 	rsb	r3, sl, #23
 80138ec:	fa40 f303 	asr.w	r3, r0, r3
 80138f0:	9302      	str	r3, [sp, #8]
 80138f2:	9b02      	ldr	r3, [sp, #8]
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	dd66      	ble.n	80139c6 <__kernel_rem_pio2+0x26e>
 80138f8:	9b07      	ldr	r3, [sp, #28]
 80138fa:	2200      	movs	r2, #0
 80138fc:	3301      	adds	r3, #1
 80138fe:	9307      	str	r3, [sp, #28]
 8013900:	4615      	mov	r5, r2
 8013902:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8013906:	4294      	cmp	r4, r2
 8013908:	f300 8099 	bgt.w	8013a3e <__kernel_rem_pio2+0x2e6>
 801390c:	f1ba 0f00 	cmp.w	sl, #0
 8013910:	dd07      	ble.n	8013922 <__kernel_rem_pio2+0x1ca>
 8013912:	f1ba 0f01 	cmp.w	sl, #1
 8013916:	f000 80a5 	beq.w	8013a64 <__kernel_rem_pio2+0x30c>
 801391a:	f1ba 0f02 	cmp.w	sl, #2
 801391e:	f000 80c1 	beq.w	8013aa4 <__kernel_rem_pio2+0x34c>
 8013922:	9b02      	ldr	r3, [sp, #8]
 8013924:	2b02      	cmp	r3, #2
 8013926:	d14e      	bne.n	80139c6 <__kernel_rem_pio2+0x26e>
 8013928:	4632      	mov	r2, r6
 801392a:	463b      	mov	r3, r7
 801392c:	4958      	ldr	r1, [pc, #352]	; (8013a90 <__kernel_rem_pio2+0x338>)
 801392e:	2000      	movs	r0, #0
 8013930:	f7ec fcca 	bl	80002c8 <__aeabi_dsub>
 8013934:	4606      	mov	r6, r0
 8013936:	460f      	mov	r7, r1
 8013938:	2d00      	cmp	r5, #0
 801393a:	d044      	beq.n	80139c6 <__kernel_rem_pio2+0x26e>
 801393c:	4650      	mov	r0, sl
 801393e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8013a80 <__kernel_rem_pio2+0x328>
 8013942:	f000 fc29 	bl	8014198 <scalbn>
 8013946:	4630      	mov	r0, r6
 8013948:	4639      	mov	r1, r7
 801394a:	ec53 2b10 	vmov	r2, r3, d0
 801394e:	f7ec fcbb 	bl	80002c8 <__aeabi_dsub>
 8013952:	4606      	mov	r6, r0
 8013954:	460f      	mov	r7, r1
 8013956:	e036      	b.n	80139c6 <__kernel_rem_pio2+0x26e>
 8013958:	4b4e      	ldr	r3, [pc, #312]	; (8013a94 <__kernel_rem_pio2+0x33c>)
 801395a:	2200      	movs	r2, #0
 801395c:	4630      	mov	r0, r6
 801395e:	4639      	mov	r1, r7
 8013960:	f7ec fe6a 	bl	8000638 <__aeabi_dmul>
 8013964:	f7ed f918 	bl	8000b98 <__aeabi_d2iz>
 8013968:	f7ec fdfc 	bl	8000564 <__aeabi_i2d>
 801396c:	4b4a      	ldr	r3, [pc, #296]	; (8013a98 <__kernel_rem_pio2+0x340>)
 801396e:	2200      	movs	r2, #0
 8013970:	4680      	mov	r8, r0
 8013972:	4689      	mov	r9, r1
 8013974:	f7ec fe60 	bl	8000638 <__aeabi_dmul>
 8013978:	4602      	mov	r2, r0
 801397a:	460b      	mov	r3, r1
 801397c:	4630      	mov	r0, r6
 801397e:	4639      	mov	r1, r7
 8013980:	f7ec fca2 	bl	80002c8 <__aeabi_dsub>
 8013984:	f7ed f908 	bl	8000b98 <__aeabi_d2iz>
 8013988:	9b02      	ldr	r3, [sp, #8]
 801398a:	f843 0b04 	str.w	r0, [r3], #4
 801398e:	3d01      	subs	r5, #1
 8013990:	9302      	str	r3, [sp, #8]
 8013992:	ab70      	add	r3, sp, #448	; 0x1c0
 8013994:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8013998:	e9d3 2300 	ldrd	r2, r3, [r3]
 801399c:	4640      	mov	r0, r8
 801399e:	4649      	mov	r1, r9
 80139a0:	f7ec fc94 	bl	80002cc <__adddf3>
 80139a4:	4606      	mov	r6, r0
 80139a6:	460f      	mov	r7, r1
 80139a8:	e75b      	b.n	8013862 <__kernel_rem_pio2+0x10a>
 80139aa:	d105      	bne.n	80139b8 <__kernel_rem_pio2+0x260>
 80139ac:	1e63      	subs	r3, r4, #1
 80139ae:	aa0c      	add	r2, sp, #48	; 0x30
 80139b0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80139b4:	15c3      	asrs	r3, r0, #23
 80139b6:	e79b      	b.n	80138f0 <__kernel_rem_pio2+0x198>
 80139b8:	4b38      	ldr	r3, [pc, #224]	; (8013a9c <__kernel_rem_pio2+0x344>)
 80139ba:	2200      	movs	r2, #0
 80139bc:	f7ed f8c2 	bl	8000b44 <__aeabi_dcmpge>
 80139c0:	2800      	cmp	r0, #0
 80139c2:	d139      	bne.n	8013a38 <__kernel_rem_pio2+0x2e0>
 80139c4:	9002      	str	r0, [sp, #8]
 80139c6:	2200      	movs	r2, #0
 80139c8:	2300      	movs	r3, #0
 80139ca:	4630      	mov	r0, r6
 80139cc:	4639      	mov	r1, r7
 80139ce:	f7ed f89b 	bl	8000b08 <__aeabi_dcmpeq>
 80139d2:	2800      	cmp	r0, #0
 80139d4:	f000 80b4 	beq.w	8013b40 <__kernel_rem_pio2+0x3e8>
 80139d8:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 80139dc:	465b      	mov	r3, fp
 80139de:	2200      	movs	r2, #0
 80139e0:	9904      	ldr	r1, [sp, #16]
 80139e2:	428b      	cmp	r3, r1
 80139e4:	da65      	bge.n	8013ab2 <__kernel_rem_pio2+0x35a>
 80139e6:	2a00      	cmp	r2, #0
 80139e8:	d07b      	beq.n	8013ae2 <__kernel_rem_pio2+0x38a>
 80139ea:	ab0c      	add	r3, sp, #48	; 0x30
 80139ec:	f1aa 0a18 	sub.w	sl, sl, #24
 80139f0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 80139f4:	2b00      	cmp	r3, #0
 80139f6:	f000 80a0 	beq.w	8013b3a <__kernel_rem_pio2+0x3e2>
 80139fa:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8013a80 <__kernel_rem_pio2+0x328>
 80139fe:	4650      	mov	r0, sl
 8013a00:	f000 fbca 	bl	8014198 <scalbn>
 8013a04:	4f23      	ldr	r7, [pc, #140]	; (8013a94 <__kernel_rem_pio2+0x33c>)
 8013a06:	ec55 4b10 	vmov	r4, r5, d0
 8013a0a:	46d8      	mov	r8, fp
 8013a0c:	2600      	movs	r6, #0
 8013a0e:	f1b8 0f00 	cmp.w	r8, #0
 8013a12:	f280 80cf 	bge.w	8013bb4 <__kernel_rem_pio2+0x45c>
 8013a16:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8013a78 <__kernel_rem_pio2+0x320>
 8013a1a:	465f      	mov	r7, fp
 8013a1c:	f04f 0800 	mov.w	r8, #0
 8013a20:	2f00      	cmp	r7, #0
 8013a22:	f2c0 80fd 	blt.w	8013c20 <__kernel_rem_pio2+0x4c8>
 8013a26:	ab70      	add	r3, sp, #448	; 0x1c0
 8013a28:	f8df a074 	ldr.w	sl, [pc, #116]	; 8013aa0 <__kernel_rem_pio2+0x348>
 8013a2c:	ec55 4b18 	vmov	r4, r5, d8
 8013a30:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8013a34:	2600      	movs	r6, #0
 8013a36:	e0e5      	b.n	8013c04 <__kernel_rem_pio2+0x4ac>
 8013a38:	2302      	movs	r3, #2
 8013a3a:	9302      	str	r3, [sp, #8]
 8013a3c:	e75c      	b.n	80138f8 <__kernel_rem_pio2+0x1a0>
 8013a3e:	f8db 3000 	ldr.w	r3, [fp]
 8013a42:	b955      	cbnz	r5, 8013a5a <__kernel_rem_pio2+0x302>
 8013a44:	b123      	cbz	r3, 8013a50 <__kernel_rem_pio2+0x2f8>
 8013a46:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8013a4a:	f8cb 3000 	str.w	r3, [fp]
 8013a4e:	2301      	movs	r3, #1
 8013a50:	3201      	adds	r2, #1
 8013a52:	f10b 0b04 	add.w	fp, fp, #4
 8013a56:	461d      	mov	r5, r3
 8013a58:	e755      	b.n	8013906 <__kernel_rem_pio2+0x1ae>
 8013a5a:	1acb      	subs	r3, r1, r3
 8013a5c:	f8cb 3000 	str.w	r3, [fp]
 8013a60:	462b      	mov	r3, r5
 8013a62:	e7f5      	b.n	8013a50 <__kernel_rem_pio2+0x2f8>
 8013a64:	1e62      	subs	r2, r4, #1
 8013a66:	ab0c      	add	r3, sp, #48	; 0x30
 8013a68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013a6c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8013a70:	a90c      	add	r1, sp, #48	; 0x30
 8013a72:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8013a76:	e754      	b.n	8013922 <__kernel_rem_pio2+0x1ca>
	...
 8013a84:	3ff00000 	.word	0x3ff00000
 8013a88:	08014b48 	.word	0x08014b48
 8013a8c:	40200000 	.word	0x40200000
 8013a90:	3ff00000 	.word	0x3ff00000
 8013a94:	3e700000 	.word	0x3e700000
 8013a98:	41700000 	.word	0x41700000
 8013a9c:	3fe00000 	.word	0x3fe00000
 8013aa0:	08014b08 	.word	0x08014b08
 8013aa4:	1e62      	subs	r2, r4, #1
 8013aa6:	ab0c      	add	r3, sp, #48	; 0x30
 8013aa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013aac:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8013ab0:	e7de      	b.n	8013a70 <__kernel_rem_pio2+0x318>
 8013ab2:	a90c      	add	r1, sp, #48	; 0x30
 8013ab4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8013ab8:	3b01      	subs	r3, #1
 8013aba:	430a      	orrs	r2, r1
 8013abc:	e790      	b.n	80139e0 <__kernel_rem_pio2+0x288>
 8013abe:	3301      	adds	r3, #1
 8013ac0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8013ac4:	2900      	cmp	r1, #0
 8013ac6:	d0fa      	beq.n	8013abe <__kernel_rem_pio2+0x366>
 8013ac8:	9a08      	ldr	r2, [sp, #32]
 8013aca:	18e3      	adds	r3, r4, r3
 8013acc:	18a6      	adds	r6, r4, r2
 8013ace:	aa20      	add	r2, sp, #128	; 0x80
 8013ad0:	1c65      	adds	r5, r4, #1
 8013ad2:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8013ad6:	9302      	str	r3, [sp, #8]
 8013ad8:	9b02      	ldr	r3, [sp, #8]
 8013ada:	42ab      	cmp	r3, r5
 8013adc:	da04      	bge.n	8013ae8 <__kernel_rem_pio2+0x390>
 8013ade:	461c      	mov	r4, r3
 8013ae0:	e6b5      	b.n	801384e <__kernel_rem_pio2+0xf6>
 8013ae2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013ae4:	2301      	movs	r3, #1
 8013ae6:	e7eb      	b.n	8013ac0 <__kernel_rem_pio2+0x368>
 8013ae8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013aea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013aee:	f7ec fd39 	bl	8000564 <__aeabi_i2d>
 8013af2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8013af6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013af8:	46b3      	mov	fp, r6
 8013afa:	461c      	mov	r4, r3
 8013afc:	2700      	movs	r7, #0
 8013afe:	f04f 0800 	mov.w	r8, #0
 8013b02:	f04f 0900 	mov.w	r9, #0
 8013b06:	9b06      	ldr	r3, [sp, #24]
 8013b08:	429f      	cmp	r7, r3
 8013b0a:	dd06      	ble.n	8013b1a <__kernel_rem_pio2+0x3c2>
 8013b0c:	ab70      	add	r3, sp, #448	; 0x1c0
 8013b0e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8013b12:	e9c3 8900 	strd	r8, r9, [r3]
 8013b16:	3501      	adds	r5, #1
 8013b18:	e7de      	b.n	8013ad8 <__kernel_rem_pio2+0x380>
 8013b1a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8013b1e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8013b22:	f7ec fd89 	bl	8000638 <__aeabi_dmul>
 8013b26:	4602      	mov	r2, r0
 8013b28:	460b      	mov	r3, r1
 8013b2a:	4640      	mov	r0, r8
 8013b2c:	4649      	mov	r1, r9
 8013b2e:	f7ec fbcd 	bl	80002cc <__adddf3>
 8013b32:	3701      	adds	r7, #1
 8013b34:	4680      	mov	r8, r0
 8013b36:	4689      	mov	r9, r1
 8013b38:	e7e5      	b.n	8013b06 <__kernel_rem_pio2+0x3ae>
 8013b3a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8013b3e:	e754      	b.n	80139ea <__kernel_rem_pio2+0x292>
 8013b40:	ec47 6b10 	vmov	d0, r6, r7
 8013b44:	f1ca 0000 	rsb	r0, sl, #0
 8013b48:	f000 fb26 	bl	8014198 <scalbn>
 8013b4c:	ec57 6b10 	vmov	r6, r7, d0
 8013b50:	4b9f      	ldr	r3, [pc, #636]	; (8013dd0 <__kernel_rem_pio2+0x678>)
 8013b52:	ee10 0a10 	vmov	r0, s0
 8013b56:	2200      	movs	r2, #0
 8013b58:	4639      	mov	r1, r7
 8013b5a:	f7ec fff3 	bl	8000b44 <__aeabi_dcmpge>
 8013b5e:	b300      	cbz	r0, 8013ba2 <__kernel_rem_pio2+0x44a>
 8013b60:	4b9c      	ldr	r3, [pc, #624]	; (8013dd4 <__kernel_rem_pio2+0x67c>)
 8013b62:	2200      	movs	r2, #0
 8013b64:	4630      	mov	r0, r6
 8013b66:	4639      	mov	r1, r7
 8013b68:	f7ec fd66 	bl	8000638 <__aeabi_dmul>
 8013b6c:	f7ed f814 	bl	8000b98 <__aeabi_d2iz>
 8013b70:	4605      	mov	r5, r0
 8013b72:	f7ec fcf7 	bl	8000564 <__aeabi_i2d>
 8013b76:	4b96      	ldr	r3, [pc, #600]	; (8013dd0 <__kernel_rem_pio2+0x678>)
 8013b78:	2200      	movs	r2, #0
 8013b7a:	f7ec fd5d 	bl	8000638 <__aeabi_dmul>
 8013b7e:	460b      	mov	r3, r1
 8013b80:	4602      	mov	r2, r0
 8013b82:	4639      	mov	r1, r7
 8013b84:	4630      	mov	r0, r6
 8013b86:	f7ec fb9f 	bl	80002c8 <__aeabi_dsub>
 8013b8a:	f7ed f805 	bl	8000b98 <__aeabi_d2iz>
 8013b8e:	f104 0b01 	add.w	fp, r4, #1
 8013b92:	ab0c      	add	r3, sp, #48	; 0x30
 8013b94:	f10a 0a18 	add.w	sl, sl, #24
 8013b98:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013b9c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8013ba0:	e72b      	b.n	80139fa <__kernel_rem_pio2+0x2a2>
 8013ba2:	4630      	mov	r0, r6
 8013ba4:	4639      	mov	r1, r7
 8013ba6:	f7ec fff7 	bl	8000b98 <__aeabi_d2iz>
 8013baa:	ab0c      	add	r3, sp, #48	; 0x30
 8013bac:	46a3      	mov	fp, r4
 8013bae:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8013bb2:	e722      	b.n	80139fa <__kernel_rem_pio2+0x2a2>
 8013bb4:	ab70      	add	r3, sp, #448	; 0x1c0
 8013bb6:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8013bba:	ab0c      	add	r3, sp, #48	; 0x30
 8013bbc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8013bc0:	f7ec fcd0 	bl	8000564 <__aeabi_i2d>
 8013bc4:	4622      	mov	r2, r4
 8013bc6:	462b      	mov	r3, r5
 8013bc8:	f7ec fd36 	bl	8000638 <__aeabi_dmul>
 8013bcc:	4632      	mov	r2, r6
 8013bce:	e9c9 0100 	strd	r0, r1, [r9]
 8013bd2:	463b      	mov	r3, r7
 8013bd4:	4620      	mov	r0, r4
 8013bd6:	4629      	mov	r1, r5
 8013bd8:	f7ec fd2e 	bl	8000638 <__aeabi_dmul>
 8013bdc:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8013be0:	4604      	mov	r4, r0
 8013be2:	460d      	mov	r5, r1
 8013be4:	e713      	b.n	8013a0e <__kernel_rem_pio2+0x2b6>
 8013be6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8013bea:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8013bee:	f7ec fd23 	bl	8000638 <__aeabi_dmul>
 8013bf2:	4602      	mov	r2, r0
 8013bf4:	460b      	mov	r3, r1
 8013bf6:	4620      	mov	r0, r4
 8013bf8:	4629      	mov	r1, r5
 8013bfa:	f7ec fb67 	bl	80002cc <__adddf3>
 8013bfe:	3601      	adds	r6, #1
 8013c00:	4604      	mov	r4, r0
 8013c02:	460d      	mov	r5, r1
 8013c04:	9b04      	ldr	r3, [sp, #16]
 8013c06:	429e      	cmp	r6, r3
 8013c08:	dc01      	bgt.n	8013c0e <__kernel_rem_pio2+0x4b6>
 8013c0a:	45b0      	cmp	r8, r6
 8013c0c:	daeb      	bge.n	8013be6 <__kernel_rem_pio2+0x48e>
 8013c0e:	ab48      	add	r3, sp, #288	; 0x120
 8013c10:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013c14:	e9c3 4500 	strd	r4, r5, [r3]
 8013c18:	3f01      	subs	r7, #1
 8013c1a:	f108 0801 	add.w	r8, r8, #1
 8013c1e:	e6ff      	b.n	8013a20 <__kernel_rem_pio2+0x2c8>
 8013c20:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8013c22:	2b02      	cmp	r3, #2
 8013c24:	dc0b      	bgt.n	8013c3e <__kernel_rem_pio2+0x4e6>
 8013c26:	2b00      	cmp	r3, #0
 8013c28:	dc6e      	bgt.n	8013d08 <__kernel_rem_pio2+0x5b0>
 8013c2a:	d045      	beq.n	8013cb8 <__kernel_rem_pio2+0x560>
 8013c2c:	9b07      	ldr	r3, [sp, #28]
 8013c2e:	f003 0007 	and.w	r0, r3, #7
 8013c32:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8013c36:	ecbd 8b02 	vpop	{d8}
 8013c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c3e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8013c40:	2b03      	cmp	r3, #3
 8013c42:	d1f3      	bne.n	8013c2c <__kernel_rem_pio2+0x4d4>
 8013c44:	ab48      	add	r3, sp, #288	; 0x120
 8013c46:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 8013c4a:	46d0      	mov	r8, sl
 8013c4c:	46d9      	mov	r9, fp
 8013c4e:	f1b9 0f00 	cmp.w	r9, #0
 8013c52:	f1a8 0808 	sub.w	r8, r8, #8
 8013c56:	dc64      	bgt.n	8013d22 <__kernel_rem_pio2+0x5ca>
 8013c58:	465c      	mov	r4, fp
 8013c5a:	2c01      	cmp	r4, #1
 8013c5c:	f1aa 0a08 	sub.w	sl, sl, #8
 8013c60:	dc7e      	bgt.n	8013d60 <__kernel_rem_pio2+0x608>
 8013c62:	2000      	movs	r0, #0
 8013c64:	2100      	movs	r1, #0
 8013c66:	f1bb 0f01 	cmp.w	fp, #1
 8013c6a:	f300 8097 	bgt.w	8013d9c <__kernel_rem_pio2+0x644>
 8013c6e:	9b02      	ldr	r3, [sp, #8]
 8013c70:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8013c74:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	f040 8099 	bne.w	8013db0 <__kernel_rem_pio2+0x658>
 8013c7e:	9b01      	ldr	r3, [sp, #4]
 8013c80:	e9c3 5600 	strd	r5, r6, [r3]
 8013c84:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8013c88:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8013c8c:	e7ce      	b.n	8013c2c <__kernel_rem_pio2+0x4d4>
 8013c8e:	ab48      	add	r3, sp, #288	; 0x120
 8013c90:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8013c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c98:	f7ec fb18 	bl	80002cc <__adddf3>
 8013c9c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8013ca0:	f1bb 0f00 	cmp.w	fp, #0
 8013ca4:	daf3      	bge.n	8013c8e <__kernel_rem_pio2+0x536>
 8013ca6:	9b02      	ldr	r3, [sp, #8]
 8013ca8:	b113      	cbz	r3, 8013cb0 <__kernel_rem_pio2+0x558>
 8013caa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013cae:	4619      	mov	r1, r3
 8013cb0:	9b01      	ldr	r3, [sp, #4]
 8013cb2:	e9c3 0100 	strd	r0, r1, [r3]
 8013cb6:	e7b9      	b.n	8013c2c <__kernel_rem_pio2+0x4d4>
 8013cb8:	2000      	movs	r0, #0
 8013cba:	2100      	movs	r1, #0
 8013cbc:	e7f0      	b.n	8013ca0 <__kernel_rem_pio2+0x548>
 8013cbe:	ab48      	add	r3, sp, #288	; 0x120
 8013cc0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cc8:	f7ec fb00 	bl	80002cc <__adddf3>
 8013ccc:	3c01      	subs	r4, #1
 8013cce:	2c00      	cmp	r4, #0
 8013cd0:	daf5      	bge.n	8013cbe <__kernel_rem_pio2+0x566>
 8013cd2:	9b02      	ldr	r3, [sp, #8]
 8013cd4:	b1e3      	cbz	r3, 8013d10 <__kernel_rem_pio2+0x5b8>
 8013cd6:	4602      	mov	r2, r0
 8013cd8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013cdc:	9c01      	ldr	r4, [sp, #4]
 8013cde:	e9c4 2300 	strd	r2, r3, [r4]
 8013ce2:	4602      	mov	r2, r0
 8013ce4:	460b      	mov	r3, r1
 8013ce6:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8013cea:	f7ec faed 	bl	80002c8 <__aeabi_dsub>
 8013cee:	ad4a      	add	r5, sp, #296	; 0x128
 8013cf0:	2401      	movs	r4, #1
 8013cf2:	45a3      	cmp	fp, r4
 8013cf4:	da0f      	bge.n	8013d16 <__kernel_rem_pio2+0x5be>
 8013cf6:	9b02      	ldr	r3, [sp, #8]
 8013cf8:	b113      	cbz	r3, 8013d00 <__kernel_rem_pio2+0x5a8>
 8013cfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013cfe:	4619      	mov	r1, r3
 8013d00:	9b01      	ldr	r3, [sp, #4]
 8013d02:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8013d06:	e791      	b.n	8013c2c <__kernel_rem_pio2+0x4d4>
 8013d08:	465c      	mov	r4, fp
 8013d0a:	2000      	movs	r0, #0
 8013d0c:	2100      	movs	r1, #0
 8013d0e:	e7de      	b.n	8013cce <__kernel_rem_pio2+0x576>
 8013d10:	4602      	mov	r2, r0
 8013d12:	460b      	mov	r3, r1
 8013d14:	e7e2      	b.n	8013cdc <__kernel_rem_pio2+0x584>
 8013d16:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8013d1a:	f7ec fad7 	bl	80002cc <__adddf3>
 8013d1e:	3401      	adds	r4, #1
 8013d20:	e7e7      	b.n	8013cf2 <__kernel_rem_pio2+0x59a>
 8013d22:	e9d8 4500 	ldrd	r4, r5, [r8]
 8013d26:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8013d2a:	4620      	mov	r0, r4
 8013d2c:	4632      	mov	r2, r6
 8013d2e:	463b      	mov	r3, r7
 8013d30:	4629      	mov	r1, r5
 8013d32:	f7ec facb 	bl	80002cc <__adddf3>
 8013d36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013d3a:	4602      	mov	r2, r0
 8013d3c:	460b      	mov	r3, r1
 8013d3e:	4620      	mov	r0, r4
 8013d40:	4629      	mov	r1, r5
 8013d42:	f7ec fac1 	bl	80002c8 <__aeabi_dsub>
 8013d46:	4632      	mov	r2, r6
 8013d48:	463b      	mov	r3, r7
 8013d4a:	f7ec fabf 	bl	80002cc <__adddf3>
 8013d4e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8013d52:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8013d56:	ed88 7b00 	vstr	d7, [r8]
 8013d5a:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8013d5e:	e776      	b.n	8013c4e <__kernel_rem_pio2+0x4f6>
 8013d60:	e9da 8900 	ldrd	r8, r9, [sl]
 8013d64:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8013d68:	4640      	mov	r0, r8
 8013d6a:	4632      	mov	r2, r6
 8013d6c:	463b      	mov	r3, r7
 8013d6e:	4649      	mov	r1, r9
 8013d70:	f7ec faac 	bl	80002cc <__adddf3>
 8013d74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013d78:	4602      	mov	r2, r0
 8013d7a:	460b      	mov	r3, r1
 8013d7c:	4640      	mov	r0, r8
 8013d7e:	4649      	mov	r1, r9
 8013d80:	f7ec faa2 	bl	80002c8 <__aeabi_dsub>
 8013d84:	4632      	mov	r2, r6
 8013d86:	463b      	mov	r3, r7
 8013d88:	f7ec faa0 	bl	80002cc <__adddf3>
 8013d8c:	ed9d 7b04 	vldr	d7, [sp, #16]
 8013d90:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8013d94:	ed8a 7b00 	vstr	d7, [sl]
 8013d98:	3c01      	subs	r4, #1
 8013d9a:	e75e      	b.n	8013c5a <__kernel_rem_pio2+0x502>
 8013d9c:	ab48      	add	r3, sp, #288	; 0x120
 8013d9e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8013da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013da6:	f7ec fa91 	bl	80002cc <__adddf3>
 8013daa:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8013dae:	e75a      	b.n	8013c66 <__kernel_rem_pio2+0x50e>
 8013db0:	9b01      	ldr	r3, [sp, #4]
 8013db2:	9a01      	ldr	r2, [sp, #4]
 8013db4:	601d      	str	r5, [r3, #0]
 8013db6:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8013dba:	605c      	str	r4, [r3, #4]
 8013dbc:	609f      	str	r7, [r3, #8]
 8013dbe:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8013dc2:	60d3      	str	r3, [r2, #12]
 8013dc4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013dc8:	6110      	str	r0, [r2, #16]
 8013dca:	6153      	str	r3, [r2, #20]
 8013dcc:	e72e      	b.n	8013c2c <__kernel_rem_pio2+0x4d4>
 8013dce:	bf00      	nop
 8013dd0:	41700000 	.word	0x41700000
 8013dd4:	3e700000 	.word	0x3e700000

08013dd8 <__kernel_sin>:
 8013dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ddc:	ed2d 8b04 	vpush	{d8-d9}
 8013de0:	eeb0 8a41 	vmov.f32	s16, s2
 8013de4:	eef0 8a61 	vmov.f32	s17, s3
 8013de8:	ec55 4b10 	vmov	r4, r5, d0
 8013dec:	b083      	sub	sp, #12
 8013dee:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013df2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8013df6:	9001      	str	r0, [sp, #4]
 8013df8:	da06      	bge.n	8013e08 <__kernel_sin+0x30>
 8013dfa:	ee10 0a10 	vmov	r0, s0
 8013dfe:	4629      	mov	r1, r5
 8013e00:	f7ec feca 	bl	8000b98 <__aeabi_d2iz>
 8013e04:	2800      	cmp	r0, #0
 8013e06:	d051      	beq.n	8013eac <__kernel_sin+0xd4>
 8013e08:	4622      	mov	r2, r4
 8013e0a:	462b      	mov	r3, r5
 8013e0c:	4620      	mov	r0, r4
 8013e0e:	4629      	mov	r1, r5
 8013e10:	f7ec fc12 	bl	8000638 <__aeabi_dmul>
 8013e14:	4682      	mov	sl, r0
 8013e16:	468b      	mov	fp, r1
 8013e18:	4602      	mov	r2, r0
 8013e1a:	460b      	mov	r3, r1
 8013e1c:	4620      	mov	r0, r4
 8013e1e:	4629      	mov	r1, r5
 8013e20:	f7ec fc0a 	bl	8000638 <__aeabi_dmul>
 8013e24:	a341      	add	r3, pc, #260	; (adr r3, 8013f2c <__kernel_sin+0x154>)
 8013e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e2a:	4680      	mov	r8, r0
 8013e2c:	4689      	mov	r9, r1
 8013e2e:	4650      	mov	r0, sl
 8013e30:	4659      	mov	r1, fp
 8013e32:	f7ec fc01 	bl	8000638 <__aeabi_dmul>
 8013e36:	a33f      	add	r3, pc, #252	; (adr r3, 8013f34 <__kernel_sin+0x15c>)
 8013e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e3c:	f7ec fa44 	bl	80002c8 <__aeabi_dsub>
 8013e40:	4652      	mov	r2, sl
 8013e42:	465b      	mov	r3, fp
 8013e44:	f7ec fbf8 	bl	8000638 <__aeabi_dmul>
 8013e48:	a33c      	add	r3, pc, #240	; (adr r3, 8013f3c <__kernel_sin+0x164>)
 8013e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e4e:	f7ec fa3d 	bl	80002cc <__adddf3>
 8013e52:	4652      	mov	r2, sl
 8013e54:	465b      	mov	r3, fp
 8013e56:	f7ec fbef 	bl	8000638 <__aeabi_dmul>
 8013e5a:	a33a      	add	r3, pc, #232	; (adr r3, 8013f44 <__kernel_sin+0x16c>)
 8013e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e60:	f7ec fa32 	bl	80002c8 <__aeabi_dsub>
 8013e64:	4652      	mov	r2, sl
 8013e66:	465b      	mov	r3, fp
 8013e68:	f7ec fbe6 	bl	8000638 <__aeabi_dmul>
 8013e6c:	a337      	add	r3, pc, #220	; (adr r3, 8013f4c <__kernel_sin+0x174>)
 8013e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e72:	f7ec fa2b 	bl	80002cc <__adddf3>
 8013e76:	9b01      	ldr	r3, [sp, #4]
 8013e78:	4606      	mov	r6, r0
 8013e7a:	460f      	mov	r7, r1
 8013e7c:	b9eb      	cbnz	r3, 8013eba <__kernel_sin+0xe2>
 8013e7e:	4602      	mov	r2, r0
 8013e80:	460b      	mov	r3, r1
 8013e82:	4650      	mov	r0, sl
 8013e84:	4659      	mov	r1, fp
 8013e86:	f7ec fbd7 	bl	8000638 <__aeabi_dmul>
 8013e8a:	a325      	add	r3, pc, #148	; (adr r3, 8013f20 <__kernel_sin+0x148>)
 8013e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e90:	f7ec fa1a 	bl	80002c8 <__aeabi_dsub>
 8013e94:	4642      	mov	r2, r8
 8013e96:	464b      	mov	r3, r9
 8013e98:	f7ec fbce 	bl	8000638 <__aeabi_dmul>
 8013e9c:	4602      	mov	r2, r0
 8013e9e:	460b      	mov	r3, r1
 8013ea0:	4620      	mov	r0, r4
 8013ea2:	4629      	mov	r1, r5
 8013ea4:	f7ec fa12 	bl	80002cc <__adddf3>
 8013ea8:	4604      	mov	r4, r0
 8013eaa:	460d      	mov	r5, r1
 8013eac:	ec45 4b10 	vmov	d0, r4, r5
 8013eb0:	b003      	add	sp, #12
 8013eb2:	ecbd 8b04 	vpop	{d8-d9}
 8013eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013eba:	4b1b      	ldr	r3, [pc, #108]	; (8013f28 <__kernel_sin+0x150>)
 8013ebc:	ec51 0b18 	vmov	r0, r1, d8
 8013ec0:	2200      	movs	r2, #0
 8013ec2:	f7ec fbb9 	bl	8000638 <__aeabi_dmul>
 8013ec6:	4632      	mov	r2, r6
 8013ec8:	ec41 0b19 	vmov	d9, r0, r1
 8013ecc:	463b      	mov	r3, r7
 8013ece:	4640      	mov	r0, r8
 8013ed0:	4649      	mov	r1, r9
 8013ed2:	f7ec fbb1 	bl	8000638 <__aeabi_dmul>
 8013ed6:	4602      	mov	r2, r0
 8013ed8:	460b      	mov	r3, r1
 8013eda:	ec51 0b19 	vmov	r0, r1, d9
 8013ede:	f7ec f9f3 	bl	80002c8 <__aeabi_dsub>
 8013ee2:	4652      	mov	r2, sl
 8013ee4:	465b      	mov	r3, fp
 8013ee6:	f7ec fba7 	bl	8000638 <__aeabi_dmul>
 8013eea:	ec53 2b18 	vmov	r2, r3, d8
 8013eee:	f7ec f9eb 	bl	80002c8 <__aeabi_dsub>
 8013ef2:	a30b      	add	r3, pc, #44	; (adr r3, 8013f20 <__kernel_sin+0x148>)
 8013ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ef8:	4606      	mov	r6, r0
 8013efa:	460f      	mov	r7, r1
 8013efc:	4640      	mov	r0, r8
 8013efe:	4649      	mov	r1, r9
 8013f00:	f7ec fb9a 	bl	8000638 <__aeabi_dmul>
 8013f04:	4602      	mov	r2, r0
 8013f06:	460b      	mov	r3, r1
 8013f08:	4630      	mov	r0, r6
 8013f0a:	4639      	mov	r1, r7
 8013f0c:	f7ec f9de 	bl	80002cc <__adddf3>
 8013f10:	4602      	mov	r2, r0
 8013f12:	460b      	mov	r3, r1
 8013f14:	4620      	mov	r0, r4
 8013f16:	4629      	mov	r1, r5
 8013f18:	f7ec f9d6 	bl	80002c8 <__aeabi_dsub>
 8013f1c:	e7c4      	b.n	8013ea8 <__kernel_sin+0xd0>
 8013f1e:	bf00      	nop
 8013f20:	55555549 	.word	0x55555549
 8013f24:	3fc55555 	.word	0x3fc55555
 8013f28:	3fe00000 	.word	0x3fe00000
 8013f2c:	5acfd57c 	.word	0x5acfd57c
 8013f30:	3de5d93a 	.word	0x3de5d93a
 8013f34:	8a2b9ceb 	.word	0x8a2b9ceb
 8013f38:	3e5ae5e6 	.word	0x3e5ae5e6
 8013f3c:	57b1fe7d 	.word	0x57b1fe7d
 8013f40:	3ec71de3 	.word	0x3ec71de3
 8013f44:	19c161d5 	.word	0x19c161d5
 8013f48:	3f2a01a0 	.word	0x3f2a01a0
 8013f4c:	1110f8a6 	.word	0x1110f8a6
 8013f50:	3f811111 	.word	0x3f811111

08013f54 <fabs>:
 8013f54:	ec51 0b10 	vmov	r0, r1, d0
 8013f58:	ee10 2a10 	vmov	r2, s0
 8013f5c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013f60:	ec43 2b10 	vmov	d0, r2, r3
 8013f64:	4770      	bx	lr

08013f66 <finite>:
 8013f66:	b082      	sub	sp, #8
 8013f68:	ed8d 0b00 	vstr	d0, [sp]
 8013f6c:	9801      	ldr	r0, [sp, #4]
 8013f6e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8013f72:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8013f76:	0fc0      	lsrs	r0, r0, #31
 8013f78:	b002      	add	sp, #8
 8013f7a:	4770      	bx	lr
 8013f7c:	0000      	movs	r0, r0
	...

08013f80 <floor>:
 8013f80:	ec51 0b10 	vmov	r0, r1, d0
 8013f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f88:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8013f8c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8013f90:	2e13      	cmp	r6, #19
 8013f92:	ee10 5a10 	vmov	r5, s0
 8013f96:	ee10 8a10 	vmov	r8, s0
 8013f9a:	460c      	mov	r4, r1
 8013f9c:	dc32      	bgt.n	8014004 <floor+0x84>
 8013f9e:	2e00      	cmp	r6, #0
 8013fa0:	da14      	bge.n	8013fcc <floor+0x4c>
 8013fa2:	a333      	add	r3, pc, #204	; (adr r3, 8014070 <floor+0xf0>)
 8013fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fa8:	f7ec f990 	bl	80002cc <__adddf3>
 8013fac:	2200      	movs	r2, #0
 8013fae:	2300      	movs	r3, #0
 8013fb0:	f7ec fdd2 	bl	8000b58 <__aeabi_dcmpgt>
 8013fb4:	b138      	cbz	r0, 8013fc6 <floor+0x46>
 8013fb6:	2c00      	cmp	r4, #0
 8013fb8:	da57      	bge.n	801406a <floor+0xea>
 8013fba:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8013fbe:	431d      	orrs	r5, r3
 8013fc0:	d001      	beq.n	8013fc6 <floor+0x46>
 8013fc2:	4c2d      	ldr	r4, [pc, #180]	; (8014078 <floor+0xf8>)
 8013fc4:	2500      	movs	r5, #0
 8013fc6:	4621      	mov	r1, r4
 8013fc8:	4628      	mov	r0, r5
 8013fca:	e025      	b.n	8014018 <floor+0x98>
 8013fcc:	4f2b      	ldr	r7, [pc, #172]	; (801407c <floor+0xfc>)
 8013fce:	4137      	asrs	r7, r6
 8013fd0:	ea01 0307 	and.w	r3, r1, r7
 8013fd4:	4303      	orrs	r3, r0
 8013fd6:	d01f      	beq.n	8014018 <floor+0x98>
 8013fd8:	a325      	add	r3, pc, #148	; (adr r3, 8014070 <floor+0xf0>)
 8013fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fde:	f7ec f975 	bl	80002cc <__adddf3>
 8013fe2:	2200      	movs	r2, #0
 8013fe4:	2300      	movs	r3, #0
 8013fe6:	f7ec fdb7 	bl	8000b58 <__aeabi_dcmpgt>
 8013fea:	2800      	cmp	r0, #0
 8013fec:	d0eb      	beq.n	8013fc6 <floor+0x46>
 8013fee:	2c00      	cmp	r4, #0
 8013ff0:	bfbe      	ittt	lt
 8013ff2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8013ff6:	fa43 f606 	asrlt.w	r6, r3, r6
 8013ffa:	19a4      	addlt	r4, r4, r6
 8013ffc:	ea24 0407 	bic.w	r4, r4, r7
 8014000:	2500      	movs	r5, #0
 8014002:	e7e0      	b.n	8013fc6 <floor+0x46>
 8014004:	2e33      	cmp	r6, #51	; 0x33
 8014006:	dd0b      	ble.n	8014020 <floor+0xa0>
 8014008:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801400c:	d104      	bne.n	8014018 <floor+0x98>
 801400e:	ee10 2a10 	vmov	r2, s0
 8014012:	460b      	mov	r3, r1
 8014014:	f7ec f95a 	bl	80002cc <__adddf3>
 8014018:	ec41 0b10 	vmov	d0, r0, r1
 801401c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014020:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8014024:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014028:	fa23 f707 	lsr.w	r7, r3, r7
 801402c:	4207      	tst	r7, r0
 801402e:	d0f3      	beq.n	8014018 <floor+0x98>
 8014030:	a30f      	add	r3, pc, #60	; (adr r3, 8014070 <floor+0xf0>)
 8014032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014036:	f7ec f949 	bl	80002cc <__adddf3>
 801403a:	2200      	movs	r2, #0
 801403c:	2300      	movs	r3, #0
 801403e:	f7ec fd8b 	bl	8000b58 <__aeabi_dcmpgt>
 8014042:	2800      	cmp	r0, #0
 8014044:	d0bf      	beq.n	8013fc6 <floor+0x46>
 8014046:	2c00      	cmp	r4, #0
 8014048:	da02      	bge.n	8014050 <floor+0xd0>
 801404a:	2e14      	cmp	r6, #20
 801404c:	d103      	bne.n	8014056 <floor+0xd6>
 801404e:	3401      	adds	r4, #1
 8014050:	ea25 0507 	bic.w	r5, r5, r7
 8014054:	e7b7      	b.n	8013fc6 <floor+0x46>
 8014056:	2301      	movs	r3, #1
 8014058:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801405c:	fa03 f606 	lsl.w	r6, r3, r6
 8014060:	4435      	add	r5, r6
 8014062:	4545      	cmp	r5, r8
 8014064:	bf38      	it	cc
 8014066:	18e4      	addcc	r4, r4, r3
 8014068:	e7f2      	b.n	8014050 <floor+0xd0>
 801406a:	2500      	movs	r5, #0
 801406c:	462c      	mov	r4, r5
 801406e:	e7aa      	b.n	8013fc6 <floor+0x46>
 8014070:	8800759c 	.word	0x8800759c
 8014074:	7e37e43c 	.word	0x7e37e43c
 8014078:	bff00000 	.word	0xbff00000
 801407c:	000fffff 	.word	0x000fffff

08014080 <rint>:
 8014080:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014082:	ec51 0b10 	vmov	r0, r1, d0
 8014086:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801408a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801408e:	2e13      	cmp	r6, #19
 8014090:	ee10 4a10 	vmov	r4, s0
 8014094:	460b      	mov	r3, r1
 8014096:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801409a:	dc58      	bgt.n	801414e <rint+0xce>
 801409c:	2e00      	cmp	r6, #0
 801409e:	da2b      	bge.n	80140f8 <rint+0x78>
 80140a0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80140a4:	4302      	orrs	r2, r0
 80140a6:	d023      	beq.n	80140f0 <rint+0x70>
 80140a8:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80140ac:	4302      	orrs	r2, r0
 80140ae:	4254      	negs	r4, r2
 80140b0:	4314      	orrs	r4, r2
 80140b2:	0c4b      	lsrs	r3, r1, #17
 80140b4:	0b24      	lsrs	r4, r4, #12
 80140b6:	045b      	lsls	r3, r3, #17
 80140b8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80140bc:	ea44 0103 	orr.w	r1, r4, r3
 80140c0:	4b32      	ldr	r3, [pc, #200]	; (801418c <rint+0x10c>)
 80140c2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80140c6:	e9d3 6700 	ldrd	r6, r7, [r3]
 80140ca:	4602      	mov	r2, r0
 80140cc:	460b      	mov	r3, r1
 80140ce:	4630      	mov	r0, r6
 80140d0:	4639      	mov	r1, r7
 80140d2:	f7ec f8fb 	bl	80002cc <__adddf3>
 80140d6:	e9cd 0100 	strd	r0, r1, [sp]
 80140da:	463b      	mov	r3, r7
 80140dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80140e0:	4632      	mov	r2, r6
 80140e2:	f7ec f8f1 	bl	80002c8 <__aeabi_dsub>
 80140e6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80140ea:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80140ee:	4639      	mov	r1, r7
 80140f0:	ec41 0b10 	vmov	d0, r0, r1
 80140f4:	b003      	add	sp, #12
 80140f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80140f8:	4a25      	ldr	r2, [pc, #148]	; (8014190 <rint+0x110>)
 80140fa:	4132      	asrs	r2, r6
 80140fc:	ea01 0702 	and.w	r7, r1, r2
 8014100:	4307      	orrs	r7, r0
 8014102:	d0f5      	beq.n	80140f0 <rint+0x70>
 8014104:	0851      	lsrs	r1, r2, #1
 8014106:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 801410a:	4314      	orrs	r4, r2
 801410c:	d00c      	beq.n	8014128 <rint+0xa8>
 801410e:	ea23 0201 	bic.w	r2, r3, r1
 8014112:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8014116:	2e13      	cmp	r6, #19
 8014118:	fa43 f606 	asr.w	r6, r3, r6
 801411c:	bf0c      	ite	eq
 801411e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8014122:	2400      	movne	r4, #0
 8014124:	ea42 0306 	orr.w	r3, r2, r6
 8014128:	4918      	ldr	r1, [pc, #96]	; (801418c <rint+0x10c>)
 801412a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801412e:	4622      	mov	r2, r4
 8014130:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014134:	4620      	mov	r0, r4
 8014136:	4629      	mov	r1, r5
 8014138:	f7ec f8c8 	bl	80002cc <__adddf3>
 801413c:	e9cd 0100 	strd	r0, r1, [sp]
 8014140:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014144:	4622      	mov	r2, r4
 8014146:	462b      	mov	r3, r5
 8014148:	f7ec f8be 	bl	80002c8 <__aeabi_dsub>
 801414c:	e7d0      	b.n	80140f0 <rint+0x70>
 801414e:	2e33      	cmp	r6, #51	; 0x33
 8014150:	dd07      	ble.n	8014162 <rint+0xe2>
 8014152:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8014156:	d1cb      	bne.n	80140f0 <rint+0x70>
 8014158:	ee10 2a10 	vmov	r2, s0
 801415c:	f7ec f8b6 	bl	80002cc <__adddf3>
 8014160:	e7c6      	b.n	80140f0 <rint+0x70>
 8014162:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8014166:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 801416a:	40d6      	lsrs	r6, r2
 801416c:	4230      	tst	r0, r6
 801416e:	d0bf      	beq.n	80140f0 <rint+0x70>
 8014170:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8014174:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8014178:	bf1f      	itttt	ne
 801417a:	ea24 0101 	bicne.w	r1, r4, r1
 801417e:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8014182:	fa44 f202 	asrne.w	r2, r4, r2
 8014186:	ea41 0402 	orrne.w	r4, r1, r2
 801418a:	e7cd      	b.n	8014128 <rint+0xa8>
 801418c:	08014b58 	.word	0x08014b58
 8014190:	000fffff 	.word	0x000fffff
 8014194:	00000000 	.word	0x00000000

08014198 <scalbn>:
 8014198:	b570      	push	{r4, r5, r6, lr}
 801419a:	ec55 4b10 	vmov	r4, r5, d0
 801419e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80141a2:	4606      	mov	r6, r0
 80141a4:	462b      	mov	r3, r5
 80141a6:	b99a      	cbnz	r2, 80141d0 <scalbn+0x38>
 80141a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80141ac:	4323      	orrs	r3, r4
 80141ae:	d036      	beq.n	801421e <scalbn+0x86>
 80141b0:	4b39      	ldr	r3, [pc, #228]	; (8014298 <scalbn+0x100>)
 80141b2:	4629      	mov	r1, r5
 80141b4:	ee10 0a10 	vmov	r0, s0
 80141b8:	2200      	movs	r2, #0
 80141ba:	f7ec fa3d 	bl	8000638 <__aeabi_dmul>
 80141be:	4b37      	ldr	r3, [pc, #220]	; (801429c <scalbn+0x104>)
 80141c0:	429e      	cmp	r6, r3
 80141c2:	4604      	mov	r4, r0
 80141c4:	460d      	mov	r5, r1
 80141c6:	da10      	bge.n	80141ea <scalbn+0x52>
 80141c8:	a32b      	add	r3, pc, #172	; (adr r3, 8014278 <scalbn+0xe0>)
 80141ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141ce:	e03a      	b.n	8014246 <scalbn+0xae>
 80141d0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80141d4:	428a      	cmp	r2, r1
 80141d6:	d10c      	bne.n	80141f2 <scalbn+0x5a>
 80141d8:	ee10 2a10 	vmov	r2, s0
 80141dc:	4620      	mov	r0, r4
 80141de:	4629      	mov	r1, r5
 80141e0:	f7ec f874 	bl	80002cc <__adddf3>
 80141e4:	4604      	mov	r4, r0
 80141e6:	460d      	mov	r5, r1
 80141e8:	e019      	b.n	801421e <scalbn+0x86>
 80141ea:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80141ee:	460b      	mov	r3, r1
 80141f0:	3a36      	subs	r2, #54	; 0x36
 80141f2:	4432      	add	r2, r6
 80141f4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80141f8:	428a      	cmp	r2, r1
 80141fa:	dd08      	ble.n	801420e <scalbn+0x76>
 80141fc:	2d00      	cmp	r5, #0
 80141fe:	a120      	add	r1, pc, #128	; (adr r1, 8014280 <scalbn+0xe8>)
 8014200:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014204:	da1c      	bge.n	8014240 <scalbn+0xa8>
 8014206:	a120      	add	r1, pc, #128	; (adr r1, 8014288 <scalbn+0xf0>)
 8014208:	e9d1 0100 	ldrd	r0, r1, [r1]
 801420c:	e018      	b.n	8014240 <scalbn+0xa8>
 801420e:	2a00      	cmp	r2, #0
 8014210:	dd08      	ble.n	8014224 <scalbn+0x8c>
 8014212:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014216:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801421a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801421e:	ec45 4b10 	vmov	d0, r4, r5
 8014222:	bd70      	pop	{r4, r5, r6, pc}
 8014224:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8014228:	da19      	bge.n	801425e <scalbn+0xc6>
 801422a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801422e:	429e      	cmp	r6, r3
 8014230:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8014234:	dd0a      	ble.n	801424c <scalbn+0xb4>
 8014236:	a112      	add	r1, pc, #72	; (adr r1, 8014280 <scalbn+0xe8>)
 8014238:	e9d1 0100 	ldrd	r0, r1, [r1]
 801423c:	2b00      	cmp	r3, #0
 801423e:	d1e2      	bne.n	8014206 <scalbn+0x6e>
 8014240:	a30f      	add	r3, pc, #60	; (adr r3, 8014280 <scalbn+0xe8>)
 8014242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014246:	f7ec f9f7 	bl	8000638 <__aeabi_dmul>
 801424a:	e7cb      	b.n	80141e4 <scalbn+0x4c>
 801424c:	a10a      	add	r1, pc, #40	; (adr r1, 8014278 <scalbn+0xe0>)
 801424e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014252:	2b00      	cmp	r3, #0
 8014254:	d0b8      	beq.n	80141c8 <scalbn+0x30>
 8014256:	a10e      	add	r1, pc, #56	; (adr r1, 8014290 <scalbn+0xf8>)
 8014258:	e9d1 0100 	ldrd	r0, r1, [r1]
 801425c:	e7b4      	b.n	80141c8 <scalbn+0x30>
 801425e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014262:	3236      	adds	r2, #54	; 0x36
 8014264:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014268:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801426c:	4620      	mov	r0, r4
 801426e:	4b0c      	ldr	r3, [pc, #48]	; (80142a0 <scalbn+0x108>)
 8014270:	2200      	movs	r2, #0
 8014272:	e7e8      	b.n	8014246 <scalbn+0xae>
 8014274:	f3af 8000 	nop.w
 8014278:	c2f8f359 	.word	0xc2f8f359
 801427c:	01a56e1f 	.word	0x01a56e1f
 8014280:	8800759c 	.word	0x8800759c
 8014284:	7e37e43c 	.word	0x7e37e43c
 8014288:	8800759c 	.word	0x8800759c
 801428c:	fe37e43c 	.word	0xfe37e43c
 8014290:	c2f8f359 	.word	0xc2f8f359
 8014294:	81a56e1f 	.word	0x81a56e1f
 8014298:	43500000 	.word	0x43500000
 801429c:	ffff3cb0 	.word	0xffff3cb0
 80142a0:	3c900000 	.word	0x3c900000

080142a4 <_getpid>:
 80142a4:	4b02      	ldr	r3, [pc, #8]	; (80142b0 <_getpid+0xc>)
 80142a6:	2258      	movs	r2, #88	; 0x58
 80142a8:	601a      	str	r2, [r3, #0]
 80142aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80142ae:	4770      	bx	lr
 80142b0:	20007470 	.word	0x20007470

080142b4 <_kill>:
 80142b4:	4b02      	ldr	r3, [pc, #8]	; (80142c0 <_kill+0xc>)
 80142b6:	2258      	movs	r2, #88	; 0x58
 80142b8:	601a      	str	r2, [r3, #0]
 80142ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80142be:	4770      	bx	lr
 80142c0:	20007470 	.word	0x20007470

080142c4 <_exit>:
 80142c4:	e7fe      	b.n	80142c4 <_exit>
	...

080142c8 <_init>:
 80142c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80142ca:	bf00      	nop
 80142cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80142ce:	bc08      	pop	{r3}
 80142d0:	469e      	mov	lr, r3
 80142d2:	4770      	bx	lr

080142d4 <_fini>:
 80142d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80142d6:	bf00      	nop
 80142d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80142da:	bc08      	pop	{r3}
 80142dc:	469e      	mov	lr, r3
 80142de:	4770      	bx	lr
