// Seed: 1870096819
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output tri id_2,
    input tri0 id_3,
    input tri id_4,
    output tri id_5,
    output wire id_6,
    input tri id_7,
    input wand id_8,
    input tri id_9,
    input tri id_10,
    input wor id_11,
    input tri0 id_12,
    output wand id_13,
    input supply1 id_14,
    input wor id_15,
    output supply1 id_16,
    input wire id_17,
    input wire id_18,
    input tri0 id_19,
    input supply0 id_20,
    output wire id_21,
    input wor id_22,
    output wor id_23,
    id_31,
    input supply0 id_24,
    input supply0 id_25,
    input supply1 id_26,
    output supply1 id_27,
    input wire id_28,
    input tri0 id_29
);
  wire id_32;
  assign id_23 = id_9;
  assign module_1.type_6 = 0;
  parameter id_33 = id_20 - id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input tri id_7,
    input supply0 id_8,
    input tri id_9,
    output uwire id_10,
    output supply0 void id_11,
    input wor id_12,
    input wand id_13,
    input supply1 id_14,
    input uwire id_15,
    output wor id_16,
    output tri0 id_17,
    output tri id_18,
    input supply1 id_19,
    output tri0 id_20
);
  wire id_22;
  wire id_23;
  assign id_11 = (id_9 < id_12);
  wor id_24 = 1;
  always id_17 = id_15;
  tri1 id_25 = 1;
  assign id_11 = -1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_3,
      id_19,
      id_2,
      id_18,
      id_3,
      id_0,
      id_4,
      id_9,
      id_6,
      id_13,
      id_4,
      id_5,
      id_14,
      id_19,
      id_17,
      id_4,
      id_19,
      id_19,
      id_13,
      id_10,
      id_14,
      id_18,
      id_2,
      id_15,
      id_12,
      id_11,
      id_19,
      id_9
  );
  wire id_26, id_27;
  wire id_28;
  wire id_29;
endmodule
