|main
CLOCK_50 => CLOCK_50.IN7
KEY[0] => resetn.IN3
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
SW[0] => largeMode.IN3
SW[1] => editasciiin.OUTPUTSELECT
SW[1] => editasciiin.OUTPUTSELECT
SW[1] => editasciiin.OUTPUTSELECT
SW[1] => editasciiin.OUTPUTSELECT
SW[1] => editasciiin.OUTPUTSELECT
SW[1] => editasciiin.OUTPUTSELECT
SW[1] => editasciiin.OUTPUTSELECT
SW[1] => ui_asciiin.OUTPUTSELECT
SW[1] => ui_asciiin.OUTPUTSELECT
SW[1] => ui_asciiin.OUTPUTSELECT
SW[1] => ui_asciiin.OUTPUTSELECT
SW[1] => ui_asciiin.OUTPUTSELECT
SW[1] => ui_asciiin.OUTPUTSELECT
SW[1] => ui_asciiin.OUTPUTSELECT
SW[1] => ui_clrin.OUTPUTSELECT
SW[1] => ui_clrin.OUTPUTSELECT
SW[1] => ui_clrin.OUTPUTSELECT
SW[1] => ui_clrin.OUTPUTSELECT
SW[1] => ui_clrin.OUTPUTSELECT
SW[1] => ui_clrin.OUTPUTSELECT
SW[1] => ui_hlin.OUTPUTSELECT
SW[1] => ui_xin.OUTPUTSELECT
SW[1] => ui_xin.OUTPUTSELECT
SW[1] => ui_xin.OUTPUTSELECT
SW[1] => ui_xin.OUTPUTSELECT
SW[1] => ui_xin.OUTPUTSELECT
SW[1] => ui_xin.OUTPUTSELECT
SW[1] => ui_xin.OUTPUTSELECT
SW[1] => ui_yin.OUTPUTSELECT
SW[1] => ui_yin.OUTPUTSELECT
SW[1] => ui_yin.OUTPUTSELECT
SW[1] => ui_yin.OUTPUTSELECT
SW[1] => ui_yin.OUTPUTSELECT
SW[1] => ui_yin.OUTPUTSELECT
SW[1] => uih_xin.OUTPUTSELECT
SW[1] => uih_xin.OUTPUTSELECT
SW[1] => uih_xin.OUTPUTSELECT
SW[1] => uih_xin.OUTPUTSELECT
SW[1] => uih_xin.OUTPUTSELECT
SW[1] => uih_xin.OUTPUTSELECT
SW[1] => uih_xin.OUTPUTSELECT
SW[1] => uih_yin.OUTPUTSELECT
SW[1] => uih_yin.OUTPUTSELECT
SW[1] => uih_yin.OUTPUTSELECT
SW[1] => uih_yin.OUTPUTSELECT
SW[1] => uih_yin.OUTPUTSELECT
SW[1] => uih_yin.OUTPUTSELECT
SW[1] => ui_wready.OUTPUTSELECT
SW[1] => ui_hready.OUTPUTSELECT
SW[1] => comb.IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
LEDR[0] << ps2_keyboard_to_ascii:vdhl_kb.ascii_code
LEDR[1] << ps2_keyboard_to_ascii:vdhl_kb.ascii_code
LEDR[2] << ps2_keyboard_to_ascii:vdhl_kb.ascii_code
LEDR[3] << ps2_keyboard_to_ascii:vdhl_kb.ascii_code
LEDR[4] << ps2_keyboard_to_ascii:vdhl_kb.ascii_code
LEDR[5] << ps2_keyboard_to_ascii:vdhl_kb.ascii_code
LEDR[6] << ps2_keyboard_to_ascii:vdhl_kb.ascii_code
LEDR[7] << ps2_keyboard_to_ascii:vdhl_kb.ascii_new
HEX0[0] << hex_decoder:h0.port1
HEX0[1] << hex_decoder:h0.port1
HEX0[2] << hex_decoder:h0.port1
HEX0[3] << hex_decoder:h0.port1
HEX0[4] << hex_decoder:h0.port1
HEX0[5] << hex_decoder:h0.port1
HEX0[6] << hex_decoder:h0.port1
HEX1[0] << hex_decoder:h1.port1
HEX1[1] << hex_decoder:h1.port1
HEX1[2] << hex_decoder:h1.port1
HEX1[3] << hex_decoder:h1.port1
HEX1[4] << hex_decoder:h1.port1
HEX1[5] << hex_decoder:h1.port1
HEX1[6] << hex_decoder:h1.port1
HEX2[0] << hex_decoder:h2.port1
HEX2[1] << hex_decoder:h2.port1
HEX2[2] << hex_decoder:h2.port1
HEX2[3] << hex_decoder:h2.port1
HEX2[4] << hex_decoder:h2.port1
HEX2[5] << hex_decoder:h2.port1
HEX2[6] << hex_decoder:h2.port1
HEX3[0] << hex_decoder:h3.port1
HEX3[1] << hex_decoder:h3.port1
HEX3[2] << hex_decoder:h3.port1
HEX3[3] << hex_decoder:h3.port1
HEX3[4] << hex_decoder:h3.port1
HEX3[5] << hex_decoder:h3.port1
HEX3[6] << hex_decoder:h3.port1
HEX4[0] << hex_decoder:h4.port1
HEX4[1] << hex_decoder:h4.port1
HEX4[2] << hex_decoder:h4.port1
HEX4[3] << hex_decoder:h4.port1
HEX4[4] << hex_decoder:h4.port1
HEX4[5] << hex_decoder:h4.port1
HEX4[6] << hex_decoder:h4.port1
HEX5[0] << hex_decoder:h5.port1
HEX5[1] << hex_decoder:h5.port1
HEX5[2] << hex_decoder:h5.port1
HEX5[3] << hex_decoder:h5.port1
HEX5[4] << hex_decoder:h5.port1
HEX5[5] << hex_decoder:h5.port1
HEX5[6] << hex_decoder:h5.port1
PS2_CLK <> ps2_keyboard_to_ascii:vdhl_kb.ps2_clk
PS2_DAT <> ps2_keyboard_to_ascii:vdhl_kb.ps2_data
VGA_R[0] << vga_render:va.VGA_R
VGA_R[1] << vga_render:va.VGA_R
VGA_R[2] << vga_render:va.VGA_R
VGA_R[3] << vga_render:va.VGA_R
VGA_R[4] << vga_render:va.VGA_R
VGA_R[5] << vga_render:va.VGA_R
VGA_R[6] << vga_render:va.VGA_R
VGA_R[7] << vga_render:va.VGA_R
VGA_R[8] << vga_render:va.VGA_R
VGA_R[9] << vga_render:va.VGA_R
VGA_G[0] << vga_render:va.VGA_G
VGA_G[1] << vga_render:va.VGA_G
VGA_G[2] << vga_render:va.VGA_G
VGA_G[3] << vga_render:va.VGA_G
VGA_G[4] << vga_render:va.VGA_G
VGA_G[5] << vga_render:va.VGA_G
VGA_G[6] << vga_render:va.VGA_G
VGA_G[7] << vga_render:va.VGA_G
VGA_G[8] << vga_render:va.VGA_G
VGA_G[9] << vga_render:va.VGA_G
VGA_B[0] << vga_render:va.VGA_B
VGA_B[1] << vga_render:va.VGA_B
VGA_B[2] << vga_render:va.VGA_B
VGA_B[3] << vga_render:va.VGA_B
VGA_B[4] << vga_render:va.VGA_B
VGA_B[5] << vga_render:va.VGA_B
VGA_B[6] << vga_render:va.VGA_B
VGA_B[7] << vga_render:va.VGA_B
VGA_B[8] << vga_render:va.VGA_B
VGA_B[9] << vga_render:va.VGA_B
VGA_HS << vga_render:va.VGA_HS
VGA_VS << vga_render:va.VGA_VS
VGA_BLANK << vga_render:va.VGA_BLANK
VGA_SYNC << vga_render:va.VGA_SYNC
VGA_CLK << vga_render:va.VGA_CLK


|main|l25c:delay
clk => oclk~reg0.CLK
resetn => oclk~reg0.ACLR
oclk <= oclk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|memory_controller:memctrl
sL => wtens.OUTPUTSELECT
sL => htens.OUTPUTSELECT
sL => wtenl.OUTPUTSELECT
sL => htenl.OUTPUTSELECT
sL => rascii.OUTPUTSELECT
sL => rascii.OUTPUTSELECT
sL => rascii.OUTPUTSELECT
sL => rascii.OUTPUTSELECT
sL => rascii.OUTPUTSELECT
sL => rascii.OUTPUTSELECT
sL => rascii.OUTPUTSELECT
sL => rcolour.OUTPUTSELECT
sL => rcolour.OUTPUTSELECT
sL => rcolour.OUTPUTSELECT
sL => rcolour.OUTPUTSELECT
sL => rcolour.OUTPUTSELECT
sL => rcolour.OUTPUTSELECT
sL => rhighlight.OUTPUTSELECT
wrx[0] => wrx[0].IN2
wrx[1] => wrx[1].IN2
wrx[2] => wrx[2].IN2
wrx[3] => wrx[3].IN2
wrx[4] => wrx[4].IN2
wrx[5] => wrx[5].IN2
wrx[6] => wrx[6].IN2
wry[0] => wry[0].IN2
wry[1] => wry[1].IN2
wry[2] => wry[2].IN2
wry[3] => wry[3].IN2
wry[4] => wry[4].IN2
wry[5] => wry[5].IN2
wren => wtenl.IN1
wren => wtens.IN1
wascii[0] => wascii[0].IN2
wascii[1] => wascii[1].IN2
wascii[2] => wascii[2].IN2
wascii[3] => wascii[3].IN2
wascii[4] => wascii[4].IN2
wascii[5] => wascii[5].IN2
wascii[6] => wascii[6].IN2
wcolour[0] => wcolour[0].IN2
wcolour[1] => wcolour[1].IN2
wcolour[2] => wcolour[2].IN2
wcolour[3] => wcolour[3].IN2
wcolour[4] => wcolour[4].IN2
wcolour[5] => wcolour[5].IN2
wclock => wclock.IN4
hix[0] => hix[0].IN2
hix[1] => hix[1].IN2
hix[2] => hix[2].IN2
hix[3] => hix[3].IN2
hix[4] => hix[4].IN2
hix[5] => hix[5].IN2
hix[6] => hix[6].IN2
hiy[0] => hiy[0].IN2
hiy[1] => hiy[1].IN2
hiy[2] => hiy[2].IN2
hiy[3] => hiy[3].IN2
hiy[4] => hiy[4].IN2
hiy[5] => hiy[5].IN2
hien => htenl.IN1
hien => htens.IN1
highlight => highlight.IN2
hclock => hclock.IN2
rclock => rclock.IN6
rex[0] => rex[0].IN2
rex[1] => rex[1].IN2
rex[2] => rex[2].IN2
rex[3] => rex[3].IN2
rex[4] => rex[4].IN2
rex[5] => rex[5].IN2
rex[6] => rex[6].IN2
rey[0] => rey[0].IN2
rey[1] => rey[1].IN2
rey[2] => rey[2].IN2
rey[3] => rey[3].IN2
rey[4] => rey[4].IN2
rey[5] => rey[5].IN2
DEBUG <= <GND>
rascii[0] <= rascii.DB_MAX_OUTPUT_PORT_TYPE
rascii[1] <= rascii.DB_MAX_OUTPUT_PORT_TYPE
rascii[2] <= rascii.DB_MAX_OUTPUT_PORT_TYPE
rascii[3] <= rascii.DB_MAX_OUTPUT_PORT_TYPE
rascii[4] <= rascii.DB_MAX_OUTPUT_PORT_TYPE
rascii[5] <= rascii.DB_MAX_OUTPUT_PORT_TYPE
rascii[6] <= rascii.DB_MAX_OUTPUT_PORT_TYPE
rcolour[0] <= rcolour.DB_MAX_OUTPUT_PORT_TYPE
rcolour[1] <= rcolour.DB_MAX_OUTPUT_PORT_TYPE
rcolour[2] <= rcolour.DB_MAX_OUTPUT_PORT_TYPE
rcolour[3] <= rcolour.DB_MAX_OUTPUT_PORT_TYPE
rcolour[4] <= rcolour.DB_MAX_OUTPUT_PORT_TYPE
rcolour[5] <= rcolour.DB_MAX_OUTPUT_PORT_TYPE
rhighlight <= rhighlight.DB_MAX_OUTPUT_PORT_TYPE


|main|memory_controller:memctrl|smallcoordstoaddr:wcs
x[0] => LessThan1.IN14
x[0] => addr.DATAA
x[1] => LessThan1.IN13
x[1] => addr.DATAA
x[2] => LessThan1.IN12
x[2] => Add1.IN22
x[3] => LessThan1.IN11
x[3] => Add1.IN21
x[4] => LessThan1.IN10
x[4] => Add1.IN20
x[5] => LessThan1.IN9
x[5] => Add1.IN19
x[6] => LessThan1.IN8
x[6] => Add0.IN6
y[0] => LessThan0.IN12
y[0] => Add0.IN12
y[0] => Add1.IN18
y[1] => LessThan0.IN11
y[1] => Add0.IN11
y[1] => Add1.IN17
y[2] => LessThan0.IN10
y[2] => Add0.IN10
y[2] => Add1.IN16
y[3] => LessThan0.IN9
y[3] => Add0.IN9
y[3] => Add1.IN15
y[4] => LessThan0.IN8
y[4] => Add0.IN8
y[4] => Add1.IN14
y[5] => LessThan0.IN7
y[5] => Add0.IN7
y[5] => Add1.IN13
addr[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr.DB_MAX_OUTPUT_PORT_TYPE


|main|memory_controller:memctrl|smallcoordstoaddr:hcs
x[0] => LessThan1.IN14
x[0] => addr.DATAA
x[1] => LessThan1.IN13
x[1] => addr.DATAA
x[2] => LessThan1.IN12
x[2] => Add1.IN22
x[3] => LessThan1.IN11
x[3] => Add1.IN21
x[4] => LessThan1.IN10
x[4] => Add1.IN20
x[5] => LessThan1.IN9
x[5] => Add1.IN19
x[6] => LessThan1.IN8
x[6] => Add0.IN6
y[0] => LessThan0.IN12
y[0] => Add0.IN12
y[0] => Add1.IN18
y[1] => LessThan0.IN11
y[1] => Add0.IN11
y[1] => Add1.IN17
y[2] => LessThan0.IN10
y[2] => Add0.IN10
y[2] => Add1.IN16
y[3] => LessThan0.IN9
y[3] => Add0.IN9
y[3] => Add1.IN15
y[4] => LessThan0.IN8
y[4] => Add0.IN8
y[4] => Add1.IN14
y[5] => LessThan0.IN7
y[5] => Add0.IN7
y[5] => Add1.IN13
addr[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr.DB_MAX_OUTPUT_PORT_TYPE


|main|memory_controller:memctrl|smallcoordstoaddr:rcs
x[0] => LessThan1.IN14
x[0] => addr.DATAA
x[1] => LessThan1.IN13
x[1] => addr.DATAA
x[2] => LessThan1.IN12
x[2] => Add1.IN22
x[3] => LessThan1.IN11
x[3] => Add1.IN21
x[4] => LessThan1.IN10
x[4] => Add1.IN20
x[5] => LessThan1.IN9
x[5] => Add1.IN19
x[6] => LessThan1.IN8
x[6] => Add0.IN6
y[0] => LessThan0.IN12
y[0] => Add0.IN12
y[0] => Add1.IN18
y[1] => LessThan0.IN11
y[1] => Add0.IN11
y[1] => Add1.IN17
y[2] => LessThan0.IN10
y[2] => Add0.IN10
y[2] => Add1.IN16
y[3] => LessThan0.IN9
y[3] => Add0.IN9
y[3] => Add1.IN15
y[4] => LessThan0.IN8
y[4] => Add0.IN8
y[4] => Add1.IN14
y[5] => LessThan0.IN7
y[5] => Add0.IN7
y[5] => Add1.IN13
addr[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr.DB_MAX_OUTPUT_PORT_TYPE


|main|memory_controller:memctrl|largecoordstoaddr:wcl
x[0] => LessThan1.IN14
x[0] => addr.DATAA
x[1] => LessThan1.IN13
x[1] => Add1.IN20
x[2] => LessThan1.IN12
x[2] => Add1.IN19
x[3] => LessThan1.IN11
x[3] => Add1.IN18
x[4] => LessThan1.IN10
x[4] => Add1.IN17
x[5] => LessThan1.IN9
x[5] => Add0.IN6
x[6] => LessThan1.IN8
x[6] => Add0.IN5
y[0] => LessThan0.IN12
y[0] => Add0.IN12
y[0] => Add1.IN16
y[1] => LessThan0.IN11
y[1] => Add0.IN11
y[1] => Add1.IN15
y[2] => LessThan0.IN10
y[2] => Add0.IN10
y[2] => Add1.IN14
y[3] => LessThan0.IN9
y[3] => Add0.IN9
y[3] => Add1.IN13
y[4] => LessThan0.IN8
y[4] => Add0.IN8
y[4] => Add1.IN12
y[5] => LessThan0.IN7
y[5] => Add0.IN7
y[5] => Add1.IN11
addr[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE


|main|memory_controller:memctrl|largecoordstoaddr:hcl
x[0] => LessThan1.IN14
x[0] => addr.DATAA
x[1] => LessThan1.IN13
x[1] => Add1.IN20
x[2] => LessThan1.IN12
x[2] => Add1.IN19
x[3] => LessThan1.IN11
x[3] => Add1.IN18
x[4] => LessThan1.IN10
x[4] => Add1.IN17
x[5] => LessThan1.IN9
x[5] => Add0.IN6
x[6] => LessThan1.IN8
x[6] => Add0.IN5
y[0] => LessThan0.IN12
y[0] => Add0.IN12
y[0] => Add1.IN16
y[1] => LessThan0.IN11
y[1] => Add0.IN11
y[1] => Add1.IN15
y[2] => LessThan0.IN10
y[2] => Add0.IN10
y[2] => Add1.IN14
y[3] => LessThan0.IN9
y[3] => Add0.IN9
y[3] => Add1.IN13
y[4] => LessThan0.IN8
y[4] => Add0.IN8
y[4] => Add1.IN12
y[5] => LessThan0.IN7
y[5] => Add0.IN7
y[5] => Add1.IN11
addr[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE


|main|memory_controller:memctrl|largecoordstoaddr:rcl
x[0] => LessThan1.IN14
x[0] => addr.DATAA
x[1] => LessThan1.IN13
x[1] => Add1.IN20
x[2] => LessThan1.IN12
x[2] => Add1.IN19
x[3] => LessThan1.IN11
x[3] => Add1.IN18
x[4] => LessThan1.IN10
x[4] => Add1.IN17
x[5] => LessThan1.IN9
x[5] => Add0.IN6
x[6] => LessThan1.IN8
x[6] => Add0.IN5
y[0] => LessThan0.IN12
y[0] => Add0.IN12
y[0] => Add1.IN16
y[1] => LessThan0.IN11
y[1] => Add0.IN11
y[1] => Add1.IN15
y[2] => LessThan0.IN10
y[2] => Add0.IN10
y[2] => Add1.IN14
y[3] => LessThan0.IN9
y[3] => Add0.IN9
y[3] => Add1.IN13
y[4] => LessThan0.IN8
y[4] => Add0.IN8
y[4] => Add1.IN12
y[5] => LessThan0.IN7
y[5] => Add0.IN7
y[5] => Add1.IN11
addr[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE


|main|memory_controller:memctrl|altsyncram:TextMemoryS
wren_a => altsyncram_t2n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t2n1:auto_generated.data_a[0]
data_a[1] => altsyncram_t2n1:auto_generated.data_a[1]
data_a[2] => altsyncram_t2n1:auto_generated.data_a[2]
data_a[3] => altsyncram_t2n1:auto_generated.data_a[3]
data_a[4] => altsyncram_t2n1:auto_generated.data_a[4]
data_a[5] => altsyncram_t2n1:auto_generated.data_a[5]
data_a[6] => altsyncram_t2n1:auto_generated.data_a[6]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
address_a[0] => altsyncram_t2n1:auto_generated.address_a[0]
address_a[1] => altsyncram_t2n1:auto_generated.address_a[1]
address_a[2] => altsyncram_t2n1:auto_generated.address_a[2]
address_a[3] => altsyncram_t2n1:auto_generated.address_a[3]
address_a[4] => altsyncram_t2n1:auto_generated.address_a[4]
address_a[5] => altsyncram_t2n1:auto_generated.address_a[5]
address_a[6] => altsyncram_t2n1:auto_generated.address_a[6]
address_a[7] => altsyncram_t2n1:auto_generated.address_a[7]
address_a[8] => altsyncram_t2n1:auto_generated.address_a[8]
address_a[9] => altsyncram_t2n1:auto_generated.address_a[9]
address_a[10] => altsyncram_t2n1:auto_generated.address_a[10]
address_a[11] => altsyncram_t2n1:auto_generated.address_a[11]
address_a[12] => altsyncram_t2n1:auto_generated.address_a[12]
address_b[0] => altsyncram_t2n1:auto_generated.address_b[0]
address_b[1] => altsyncram_t2n1:auto_generated.address_b[1]
address_b[2] => altsyncram_t2n1:auto_generated.address_b[2]
address_b[3] => altsyncram_t2n1:auto_generated.address_b[3]
address_b[4] => altsyncram_t2n1:auto_generated.address_b[4]
address_b[5] => altsyncram_t2n1:auto_generated.address_b[5]
address_b[6] => altsyncram_t2n1:auto_generated.address_b[6]
address_b[7] => altsyncram_t2n1:auto_generated.address_b[7]
address_b[8] => altsyncram_t2n1:auto_generated.address_b[8]
address_b[9] => altsyncram_t2n1:auto_generated.address_b[9]
address_b[10] => altsyncram_t2n1:auto_generated.address_b[10]
address_b[11] => altsyncram_t2n1:auto_generated.address_b[11]
address_b[12] => altsyncram_t2n1:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t2n1:auto_generated.clock0
clock1 => altsyncram_t2n1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_b[0] <= altsyncram_t2n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_t2n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_t2n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_t2n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_t2n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_t2n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_t2n1:auto_generated.q_b[6]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|memory_controller:memctrl|altsyncram:TextMemoryS|altsyncram_t2n1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0


|main|memory_controller:memctrl|altsyncram:ColourMemoryS
wren_a => altsyncram_a9n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a9n1:auto_generated.data_a[0]
data_a[1] => altsyncram_a9n1:auto_generated.data_a[1]
data_a[2] => altsyncram_a9n1:auto_generated.data_a[2]
data_a[3] => altsyncram_a9n1:auto_generated.data_a[3]
data_a[4] => altsyncram_a9n1:auto_generated.data_a[4]
data_a[5] => altsyncram_a9n1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
address_a[0] => altsyncram_a9n1:auto_generated.address_a[0]
address_a[1] => altsyncram_a9n1:auto_generated.address_a[1]
address_a[2] => altsyncram_a9n1:auto_generated.address_a[2]
address_a[3] => altsyncram_a9n1:auto_generated.address_a[3]
address_a[4] => altsyncram_a9n1:auto_generated.address_a[4]
address_a[5] => altsyncram_a9n1:auto_generated.address_a[5]
address_a[6] => altsyncram_a9n1:auto_generated.address_a[6]
address_a[7] => altsyncram_a9n1:auto_generated.address_a[7]
address_a[8] => altsyncram_a9n1:auto_generated.address_a[8]
address_a[9] => altsyncram_a9n1:auto_generated.address_a[9]
address_a[10] => altsyncram_a9n1:auto_generated.address_a[10]
address_a[11] => altsyncram_a9n1:auto_generated.address_a[11]
address_a[12] => altsyncram_a9n1:auto_generated.address_a[12]
address_b[0] => altsyncram_a9n1:auto_generated.address_b[0]
address_b[1] => altsyncram_a9n1:auto_generated.address_b[1]
address_b[2] => altsyncram_a9n1:auto_generated.address_b[2]
address_b[3] => altsyncram_a9n1:auto_generated.address_b[3]
address_b[4] => altsyncram_a9n1:auto_generated.address_b[4]
address_b[5] => altsyncram_a9n1:auto_generated.address_b[5]
address_b[6] => altsyncram_a9n1:auto_generated.address_b[6]
address_b[7] => altsyncram_a9n1:auto_generated.address_b[7]
address_b[8] => altsyncram_a9n1:auto_generated.address_b[8]
address_b[9] => altsyncram_a9n1:auto_generated.address_b[9]
address_b[10] => altsyncram_a9n1:auto_generated.address_b[10]
address_b[11] => altsyncram_a9n1:auto_generated.address_b[11]
address_b[12] => altsyncram_a9n1:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a9n1:auto_generated.clock0
clock1 => altsyncram_a9n1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_b[0] <= altsyncram_a9n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a9n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a9n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a9n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a9n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a9n1:auto_generated.q_b[5]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|memory_controller:memctrl|altsyncram:ColourMemoryS|altsyncram_a9n1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0


|main|memory_controller:memctrl|altsyncram:HighlightMemoryS
wren_a => altsyncram_4in1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4in1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4in1:auto_generated.address_a[0]
address_a[1] => altsyncram_4in1:auto_generated.address_a[1]
address_a[2] => altsyncram_4in1:auto_generated.address_a[2]
address_a[3] => altsyncram_4in1:auto_generated.address_a[3]
address_a[4] => altsyncram_4in1:auto_generated.address_a[4]
address_a[5] => altsyncram_4in1:auto_generated.address_a[5]
address_a[6] => altsyncram_4in1:auto_generated.address_a[6]
address_a[7] => altsyncram_4in1:auto_generated.address_a[7]
address_a[8] => altsyncram_4in1:auto_generated.address_a[8]
address_a[9] => altsyncram_4in1:auto_generated.address_a[9]
address_a[10] => altsyncram_4in1:auto_generated.address_a[10]
address_a[11] => altsyncram_4in1:auto_generated.address_a[11]
address_a[12] => altsyncram_4in1:auto_generated.address_a[12]
address_b[0] => altsyncram_4in1:auto_generated.address_b[0]
address_b[1] => altsyncram_4in1:auto_generated.address_b[1]
address_b[2] => altsyncram_4in1:auto_generated.address_b[2]
address_b[3] => altsyncram_4in1:auto_generated.address_b[3]
address_b[4] => altsyncram_4in1:auto_generated.address_b[4]
address_b[5] => altsyncram_4in1:auto_generated.address_b[5]
address_b[6] => altsyncram_4in1:auto_generated.address_b[6]
address_b[7] => altsyncram_4in1:auto_generated.address_b[7]
address_b[8] => altsyncram_4in1:auto_generated.address_b[8]
address_b[9] => altsyncram_4in1:auto_generated.address_b[9]
address_b[10] => altsyncram_4in1:auto_generated.address_b[10]
address_b[11] => altsyncram_4in1:auto_generated.address_b[11]
address_b[12] => altsyncram_4in1:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4in1:auto_generated.clock0
clock1 => altsyncram_4in1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_4in1:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|memory_controller:memctrl|altsyncram:HighlightMemoryS|altsyncram_4in1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock1 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|main|memory_controller:memctrl|altsyncram:TextMemoryL
wren_a => altsyncram_02n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_02n1:auto_generated.data_a[0]
data_a[1] => altsyncram_02n1:auto_generated.data_a[1]
data_a[2] => altsyncram_02n1:auto_generated.data_a[2]
data_a[3] => altsyncram_02n1:auto_generated.data_a[3]
data_a[4] => altsyncram_02n1:auto_generated.data_a[4]
data_a[5] => altsyncram_02n1:auto_generated.data_a[5]
data_a[6] => altsyncram_02n1:auto_generated.data_a[6]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
address_a[0] => altsyncram_02n1:auto_generated.address_a[0]
address_a[1] => altsyncram_02n1:auto_generated.address_a[1]
address_a[2] => altsyncram_02n1:auto_generated.address_a[2]
address_a[3] => altsyncram_02n1:auto_generated.address_a[3]
address_a[4] => altsyncram_02n1:auto_generated.address_a[4]
address_a[5] => altsyncram_02n1:auto_generated.address_a[5]
address_a[6] => altsyncram_02n1:auto_generated.address_a[6]
address_a[7] => altsyncram_02n1:auto_generated.address_a[7]
address_a[8] => altsyncram_02n1:auto_generated.address_a[8]
address_a[9] => altsyncram_02n1:auto_generated.address_a[9]
address_a[10] => altsyncram_02n1:auto_generated.address_a[10]
address_b[0] => altsyncram_02n1:auto_generated.address_b[0]
address_b[1] => altsyncram_02n1:auto_generated.address_b[1]
address_b[2] => altsyncram_02n1:auto_generated.address_b[2]
address_b[3] => altsyncram_02n1:auto_generated.address_b[3]
address_b[4] => altsyncram_02n1:auto_generated.address_b[4]
address_b[5] => altsyncram_02n1:auto_generated.address_b[5]
address_b[6] => altsyncram_02n1:auto_generated.address_b[6]
address_b[7] => altsyncram_02n1:auto_generated.address_b[7]
address_b[8] => altsyncram_02n1:auto_generated.address_b[8]
address_b[9] => altsyncram_02n1:auto_generated.address_b[9]
address_b[10] => altsyncram_02n1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_02n1:auto_generated.clock0
clock1 => altsyncram_02n1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_b[0] <= altsyncram_02n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_02n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_02n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_02n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_02n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_02n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_02n1:auto_generated.q_b[6]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|memory_controller:memctrl|altsyncram:TextMemoryL|altsyncram_02n1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0


|main|memory_controller:memctrl|altsyncram:ColourMemoryL
wren_a => altsyncram_d8n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d8n1:auto_generated.data_a[0]
data_a[1] => altsyncram_d8n1:auto_generated.data_a[1]
data_a[2] => altsyncram_d8n1:auto_generated.data_a[2]
data_a[3] => altsyncram_d8n1:auto_generated.data_a[3]
data_a[4] => altsyncram_d8n1:auto_generated.data_a[4]
data_a[5] => altsyncram_d8n1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
address_a[0] => altsyncram_d8n1:auto_generated.address_a[0]
address_a[1] => altsyncram_d8n1:auto_generated.address_a[1]
address_a[2] => altsyncram_d8n1:auto_generated.address_a[2]
address_a[3] => altsyncram_d8n1:auto_generated.address_a[3]
address_a[4] => altsyncram_d8n1:auto_generated.address_a[4]
address_a[5] => altsyncram_d8n1:auto_generated.address_a[5]
address_a[6] => altsyncram_d8n1:auto_generated.address_a[6]
address_a[7] => altsyncram_d8n1:auto_generated.address_a[7]
address_a[8] => altsyncram_d8n1:auto_generated.address_a[8]
address_a[9] => altsyncram_d8n1:auto_generated.address_a[9]
address_a[10] => altsyncram_d8n1:auto_generated.address_a[10]
address_b[0] => altsyncram_d8n1:auto_generated.address_b[0]
address_b[1] => altsyncram_d8n1:auto_generated.address_b[1]
address_b[2] => altsyncram_d8n1:auto_generated.address_b[2]
address_b[3] => altsyncram_d8n1:auto_generated.address_b[3]
address_b[4] => altsyncram_d8n1:auto_generated.address_b[4]
address_b[5] => altsyncram_d8n1:auto_generated.address_b[5]
address_b[6] => altsyncram_d8n1:auto_generated.address_b[6]
address_b[7] => altsyncram_d8n1:auto_generated.address_b[7]
address_b[8] => altsyncram_d8n1:auto_generated.address_b[8]
address_b[9] => altsyncram_d8n1:auto_generated.address_b[9]
address_b[10] => altsyncram_d8n1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d8n1:auto_generated.clock0
clock1 => altsyncram_d8n1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_b[0] <= altsyncram_d8n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_d8n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_d8n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_d8n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_d8n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_d8n1:auto_generated.q_b[5]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|memory_controller:memctrl|altsyncram:ColourMemoryL|altsyncram_d8n1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0


|main|memory_controller:memctrl|altsyncram:HighlightMemoryL
wren_a => altsyncram_7hn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7hn1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7hn1:auto_generated.address_a[0]
address_a[1] => altsyncram_7hn1:auto_generated.address_a[1]
address_a[2] => altsyncram_7hn1:auto_generated.address_a[2]
address_a[3] => altsyncram_7hn1:auto_generated.address_a[3]
address_a[4] => altsyncram_7hn1:auto_generated.address_a[4]
address_a[5] => altsyncram_7hn1:auto_generated.address_a[5]
address_a[6] => altsyncram_7hn1:auto_generated.address_a[6]
address_a[7] => altsyncram_7hn1:auto_generated.address_a[7]
address_a[8] => altsyncram_7hn1:auto_generated.address_a[8]
address_a[9] => altsyncram_7hn1:auto_generated.address_a[9]
address_a[10] => altsyncram_7hn1:auto_generated.address_a[10]
address_b[0] => altsyncram_7hn1:auto_generated.address_b[0]
address_b[1] => altsyncram_7hn1:auto_generated.address_b[1]
address_b[2] => altsyncram_7hn1:auto_generated.address_b[2]
address_b[3] => altsyncram_7hn1:auto_generated.address_b[3]
address_b[4] => altsyncram_7hn1:auto_generated.address_b[4]
address_b[5] => altsyncram_7hn1:auto_generated.address_b[5]
address_b[6] => altsyncram_7hn1:auto_generated.address_b[6]
address_b[7] => altsyncram_7hn1:auto_generated.address_b[7]
address_b[8] => altsyncram_7hn1:auto_generated.address_b[8]
address_b[9] => altsyncram_7hn1:auto_generated.address_b[9]
address_b[10] => altsyncram_7hn1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7hn1:auto_generated.clock0
clock1 => altsyncram_7hn1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_7hn1:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|memory_controller:memctrl|altsyncram:HighlightMemoryL|altsyncram_7hn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock1 => ram_block1a0.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0


|main|hex_decoder:h5
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|main|hex_decoder:h4
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|main|hex_decoder:h3
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|main|hex_decoder:h2
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|main|hex_decoder:h1
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|main|hex_decoder:h0
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va
sL => cx.OUTPUTSELECT
sL => cx.OUTPUTSELECT
sL => cx.OUTPUTSELECT
sL => cx.OUTPUTSELECT
sL => cx.OUTPUTSELECT
sL => cx.OUTPUTSELECT
sL => cx.OUTPUTSELECT
sL => cy.OUTPUTSELECT
sL => cy.OUTPUTSELECT
sL => cy.OUTPUTSELECT
sL => cy.OUTPUTSELECT
sL => cy.OUTPUTSELECT
sL => cy.OUTPUTSELECT
sL => outcol.OUTPUTSELECT
sL => outcol.OUTPUTSELECT
sL => outcol.OUTPUTSELECT
sL => outcol.OUTPUTSELECT
sL => outcol.OUTPUTSELECT
sL => outcol.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecoll.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => linecols.OUTPUTSELECT
sL => lastpixs[1].ENA
sL => lastpixs[0].ENA
sL => lastpixs[2].ENA
sL => lastpixs[3].ENA
sL => lastpixs[4].ENA
sL => lastpixs[5].ENA
sL => lastpixl[0].ENA
sL => lastpixl[1].ENA
sL => lastpixl[2].ENA
sL => lastpixl[3].ENA
sL => lastpixl[4].ENA
sL => lastpixl[5].ENA
clk => clk.IN1
vclk => vclk.IN1
resetn => resetn.IN1
ccolour[0] => ccolour[0].IN2
ccolour[1] => ccolour[1].IN2
ccolour[2] => ccolour[2].IN2
ccolour[3] => ccolour[3].IN2
ccolour[4] => ccolour[4].IN2
ccolour[5] => ccolour[5].IN2
cascii[0] => cascii[0].IN1
cascii[1] => cascii[1].IN1
cascii[2] => cascii[2].IN1
cascii[3] => cascii[3].IN1
cascii[4] => cascii[4].IN1
cascii[5] => cascii[5].IN1
cascii[6] => cascii[6].IN1
chl => chl.IN2
cx[0] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[1] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[2] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[3] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[4] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[5] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[6] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cy[0] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[1] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[2] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[3] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[4] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[5] <= cy.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= vga_controller:vcontrol.VGA_R
VGA_R[1] <= vga_controller:vcontrol.VGA_R
VGA_R[2] <= vga_controller:vcontrol.VGA_R
VGA_R[3] <= vga_controller:vcontrol.VGA_R
VGA_R[4] <= vga_controller:vcontrol.VGA_R
VGA_R[5] <= vga_controller:vcontrol.VGA_R
VGA_R[6] <= vga_controller:vcontrol.VGA_R
VGA_R[7] <= vga_controller:vcontrol.VGA_R
VGA_R[8] <= vga_controller:vcontrol.VGA_R
VGA_R[9] <= vga_controller:vcontrol.VGA_R
VGA_G[0] <= vga_controller:vcontrol.VGA_G
VGA_G[1] <= vga_controller:vcontrol.VGA_G
VGA_G[2] <= vga_controller:vcontrol.VGA_G
VGA_G[3] <= vga_controller:vcontrol.VGA_G
VGA_G[4] <= vga_controller:vcontrol.VGA_G
VGA_G[5] <= vga_controller:vcontrol.VGA_G
VGA_G[6] <= vga_controller:vcontrol.VGA_G
VGA_G[7] <= vga_controller:vcontrol.VGA_G
VGA_G[8] <= vga_controller:vcontrol.VGA_G
VGA_G[9] <= vga_controller:vcontrol.VGA_G
VGA_B[0] <= vga_controller:vcontrol.VGA_B
VGA_B[1] <= vga_controller:vcontrol.VGA_B
VGA_B[2] <= vga_controller:vcontrol.VGA_B
VGA_B[3] <= vga_controller:vcontrol.VGA_B
VGA_B[4] <= vga_controller:vcontrol.VGA_B
VGA_B[5] <= vga_controller:vcontrol.VGA_B
VGA_B[6] <= vga_controller:vcontrol.VGA_B
VGA_B[7] <= vga_controller:vcontrol.VGA_B
VGA_B[8] <= vga_controller:vcontrol.VGA_B
VGA_B[9] <= vga_controller:vcontrol.VGA_B
VGA_HS <= vga_controller:vcontrol.VGA_HS
VGA_VS <= vga_controller:vcontrol.VGA_VS
VGA_BLANK <= vga_controller:vcontrol.VGA_BLANK
VGA_SYNC <= vga_controller:vcontrol.VGA_SYNC
VGA_CLK <= vga_controller:vcontrol.VGA_CLK
DEBUG[0] <= datas[0].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[1] <= datas[1].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[2] <= datas[2].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[3] <= datas[3].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[4] <= datas[4].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[5] <= datas[5].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[6] <= datas[6].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[7] <= datas[7].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[8] <= datas[8].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[9] <= datas[9].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[10] <= datas[10].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[11] <= datas[11].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[12] <= datas[12].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[13] <= datas[13].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[14] <= datas[14].DB_MAX_OUTPUT_PORT_TYPE
DEBUG[15] <= datas[15].DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|access6bitf48:a6b48l
data[0] => Mux5.IN7
data[1] => Mux4.IN7
data[2] => Mux3.IN7
data[3] => Mux2.IN7
data[4] => Mux1.IN7
data[5] => Mux0.IN7
data[5] => Mux5.IN6
data[6] => Mux4.IN6
data[7] => Mux3.IN6
data[8] => Mux2.IN6
data[9] => Mux1.IN6
data[10] => Mux0.IN6
data[11] => ~NO_FANOUT~
data[12] => Mux5.IN5
data[13] => Mux4.IN5
data[14] => Mux3.IN5
data[15] => Mux2.IN5
data[16] => Mux1.IN5
data[17] => Mux0.IN5
data[18] => Mux5.IN4
data[19] => Mux4.IN4
data[20] => Mux3.IN4
data[21] => Mux2.IN4
data[22] => Mux1.IN4
data[23] => Mux0.IN4
data[24] => Mux5.IN3
data[25] => Mux4.IN3
data[26] => Mux3.IN3
data[27] => Mux2.IN3
data[28] => Mux1.IN3
data[29] => Mux0.IN3
data[30] => Mux5.IN2
data[31] => Mux4.IN2
data[32] => Mux3.IN2
data[33] => Mux2.IN2
data[34] => Mux1.IN2
data[35] => Mux0.IN2
data[36] => Mux5.IN1
data[37] => Mux4.IN1
data[38] => Mux3.IN1
data[39] => Mux2.IN1
data[40] => Mux1.IN1
data[41] => Mux0.IN1
data[42] => Mux5.IN0
data[43] => Mux4.IN0
data[44] => Mux3.IN0
data[45] => Mux2.IN0
data[46] => Mux1.IN0
data[47] => Mux0.IN0
inputin[0] => Mux0.IN10
inputin[0] => Mux1.IN10
inputin[0] => Mux2.IN10
inputin[0] => Mux3.IN10
inputin[0] => Mux4.IN10
inputin[0] => Mux5.IN10
inputin[1] => Mux0.IN9
inputin[1] => Mux1.IN9
inputin[1] => Mux2.IN9
inputin[1] => Mux3.IN9
inputin[1] => Mux4.IN9
inputin[1] => Mux5.IN9
inputin[2] => Mux0.IN8
inputin[2] => Mux1.IN8
inputin[2] => Mux2.IN8
inputin[2] => Mux3.IN8
inputin[2] => Mux4.IN8
inputin[2] => Mux5.IN8
target[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
target[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
target[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
target[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
target[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
target[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|access6bitf96:a6b96l
data[0] => Mux5.IN15
data[1] => Mux4.IN15
data[2] => Mux3.IN15
data[3] => Mux2.IN15
data[4] => Mux1.IN15
data[5] => Mux0.IN15
data[5] => Mux5.IN14
data[6] => Mux4.IN14
data[7] => Mux3.IN14
data[8] => Mux2.IN14
data[9] => Mux1.IN14
data[10] => Mux0.IN14
data[11] => ~NO_FANOUT~
data[12] => Mux5.IN13
data[13] => Mux4.IN13
data[14] => Mux3.IN13
data[15] => Mux2.IN13
data[16] => Mux1.IN13
data[17] => Mux0.IN13
data[18] => Mux5.IN12
data[19] => Mux4.IN12
data[20] => Mux3.IN12
data[21] => Mux2.IN12
data[22] => Mux1.IN12
data[23] => Mux0.IN12
data[24] => Mux5.IN11
data[25] => Mux4.IN11
data[26] => Mux3.IN11
data[27] => Mux2.IN11
data[28] => Mux1.IN11
data[29] => Mux0.IN11
data[30] => Mux5.IN10
data[31] => Mux4.IN10
data[32] => Mux3.IN10
data[33] => Mux2.IN10
data[34] => Mux1.IN10
data[35] => Mux0.IN10
data[36] => Mux5.IN9
data[37] => Mux4.IN9
data[38] => Mux3.IN9
data[39] => Mux2.IN9
data[40] => Mux1.IN9
data[41] => Mux0.IN9
data[42] => Mux5.IN8
data[43] => Mux4.IN8
data[44] => Mux3.IN8
data[45] => Mux2.IN8
data[46] => Mux1.IN8
data[47] => Mux0.IN8
data[48] => Mux5.IN7
data[49] => Mux4.IN7
data[50] => Mux3.IN7
data[51] => Mux2.IN7
data[52] => Mux1.IN7
data[53] => Mux0.IN7
data[54] => Mux5.IN6
data[55] => Mux4.IN6
data[56] => Mux3.IN6
data[57] => Mux2.IN6
data[58] => Mux1.IN6
data[59] => Mux0.IN6
data[60] => Mux5.IN5
data[61] => Mux4.IN5
data[62] => Mux3.IN5
data[63] => Mux2.IN5
data[64] => Mux1.IN5
data[65] => Mux0.IN5
data[66] => Mux5.IN4
data[67] => Mux4.IN4
data[68] => Mux3.IN4
data[69] => Mux2.IN4
data[70] => Mux1.IN4
data[71] => Mux0.IN4
data[72] => Mux5.IN3
data[73] => Mux4.IN3
data[74] => Mux3.IN3
data[75] => Mux2.IN3
data[76] => Mux1.IN3
data[77] => Mux0.IN3
data[78] => Mux5.IN2
data[79] => Mux4.IN2
data[80] => Mux3.IN2
data[81] => Mux2.IN2
data[82] => Mux1.IN2
data[83] => Mux0.IN2
data[84] => Mux5.IN1
data[85] => Mux4.IN1
data[86] => Mux3.IN1
data[87] => Mux2.IN1
data[88] => Mux1.IN1
data[89] => Mux0.IN1
data[90] => Mux5.IN0
data[91] => Mux4.IN0
data[92] => Mux3.IN0
data[93] => Mux2.IN0
data[94] => Mux1.IN0
data[95] => Mux0.IN0
inputin[0] => Mux0.IN19
inputin[0] => Mux1.IN19
inputin[0] => Mux2.IN19
inputin[0] => Mux3.IN19
inputin[0] => Mux4.IN19
inputin[0] => Mux5.IN19
inputin[1] => Mux0.IN18
inputin[1] => Mux1.IN18
inputin[1] => Mux2.IN18
inputin[1] => Mux3.IN18
inputin[1] => Mux4.IN18
inputin[1] => Mux5.IN18
inputin[2] => Mux0.IN17
inputin[2] => Mux1.IN17
inputin[2] => Mux2.IN17
inputin[2] => Mux3.IN17
inputin[2] => Mux4.IN17
inputin[2] => Mux5.IN17
inputin[3] => Mux0.IN16
inputin[3] => Mux1.IN16
inputin[3] => Mux2.IN16
inputin[3] => Mux3.IN16
inputin[3] => Mux4.IN16
inputin[3] => Mux5.IN16
target[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
target[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
target[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
target[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
target[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
target[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|getcharindexL:gciL
px[0] => ~NO_FANOUT~
px[1] => ~NO_FANOUT~
px[2] => ~NO_FANOUT~
px[3] => ~NO_FANOUT~
px[4] => cx[0].DATAIN
px[5] => cx[1].DATAIN
px[6] => cx[2].DATAIN
px[7] => cx[3].DATAIN
px[8] => cx[4].DATAIN
px[9] => cx[5].DATAIN
py[0] => ~NO_FANOUT~
py[1] => ~NO_FANOUT~
py[2] => ~NO_FANOUT~
py[3] => ~NO_FANOUT~
py[4] => cy[0].DATAIN
py[5] => cy[1].DATAIN
py[6] => cy[2].DATAIN
py[7] => cy[3].DATAIN
py[8] => cy[4].DATAIN
cx[0] <= px[4].DB_MAX_OUTPUT_PORT_TYPE
cx[1] <= px[5].DB_MAX_OUTPUT_PORT_TYPE
cx[2] <= px[6].DB_MAX_OUTPUT_PORT_TYPE
cx[3] <= px[7].DB_MAX_OUTPUT_PORT_TYPE
cx[4] <= px[8].DB_MAX_OUTPUT_PORT_TYPE
cx[5] <= px[9].DB_MAX_OUTPUT_PORT_TYPE
cx[6] <= <GND>
cy[0] <= py[4].DB_MAX_OUTPUT_PORT_TYPE
cy[1] <= py[5].DB_MAX_OUTPUT_PORT_TYPE
cy[2] <= py[6].DB_MAX_OUTPUT_PORT_TYPE
cy[3] <= py[7].DB_MAX_OUTPUT_PORT_TYPE
cy[4] <= py[8].DB_MAX_OUTPUT_PORT_TYPE
cy[5] <= <GND>


|main|vga_render:va|getcharindexS:gciS
px[0] => ~NO_FANOUT~
px[1] => ~NO_FANOUT~
px[2] => ~NO_FANOUT~
px[3] => cx[0].DATAIN
px[4] => cx[1].DATAIN
px[5] => cx[2].DATAIN
px[6] => cx[3].DATAIN
px[7] => cx[4].DATAIN
px[8] => cx[5].DATAIN
px[9] => cx[6].DATAIN
py[0] => ~NO_FANOUT~
py[1] => ~NO_FANOUT~
py[2] => ~NO_FANOUT~
py[3] => cy[0].DATAIN
py[4] => cy[1].DATAIN
py[5] => cy[2].DATAIN
py[6] => cy[3].DATAIN
py[7] => cy[4].DATAIN
py[8] => cy[5].DATAIN
cx[0] <= px[3].DB_MAX_OUTPUT_PORT_TYPE
cx[1] <= px[4].DB_MAX_OUTPUT_PORT_TYPE
cx[2] <= px[5].DB_MAX_OUTPUT_PORT_TYPE
cx[3] <= px[6].DB_MAX_OUTPUT_PORT_TYPE
cx[4] <= px[7].DB_MAX_OUTPUT_PORT_TYPE
cx[5] <= px[8].DB_MAX_OUTPUT_PORT_TYPE
cx[6] <= px[9].DB_MAX_OUTPUT_PORT_TYPE
cy[0] <= py[3].DB_MAX_OUTPUT_PORT_TYPE
cy[1] <= py[4].DB_MAX_OUTPUT_PORT_TYPE
cy[2] <= py[5].DB_MAX_OUTPUT_PORT_TYPE
cy[3] <= py[6].DB_MAX_OUTPUT_PORT_TYPE
cy[4] <= py[7].DB_MAX_OUTPUT_PORT_TYPE
cy[5] <= py[8].DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|getnextCharandRowL:nCaRL
px[0] => ~NO_FANOUT~
px[1] => ~NO_FANOUT~
px[2] => ~NO_FANOUT~
px[3] => ~NO_FANOUT~
px[4] => Add2.IN12
px[4] => Equal0.IN3
px[5] => Add2.IN11
px[5] => Equal0.IN2
px[6] => Add2.IN10
px[6] => Equal0.IN1
px[7] => Add2.IN9
px[7] => Equal0.IN5
px[8] => Add2.IN8
px[8] => Equal0.IN4
px[9] => Add2.IN7
px[9] => Equal0.IN0
py[0] => Equal1.IN3
py[0] => row.DATAA
py[0] => Add1.IN4
py[1] => Equal1.IN2
py[1] => row.DATAA
py[1] => Add1.IN3
py[2] => Equal1.IN1
py[2] => row.DATAA
py[2] => Add1.IN2
py[3] => Equal1.IN0
py[3] => row.DATAA
py[3] => Add1.IN1
py[4] => Equal2.IN3
py[4] => cy.DATAA
py[4] => cy.DATAA
py[4] => Add0.IN5
py[5] => Equal2.IN4
py[5] => Add0.IN4
py[5] => Add3.IN4
py[6] => Equal2.IN2
py[6] => Add0.IN3
py[6] => Add3.IN3
py[7] => Equal2.IN1
py[7] => Add0.IN2
py[7] => Add3.IN2
py[8] => Equal2.IN0
py[8] => Add0.IN1
py[8] => Add3.IN1
cx[0] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[1] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[2] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[3] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[4] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[5] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[6] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cy[0] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[1] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[2] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[3] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[4] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[5] <= cy.DB_MAX_OUTPUT_PORT_TYPE
row[0] <= row.DB_MAX_OUTPUT_PORT_TYPE
row[1] <= row.DB_MAX_OUTPUT_PORT_TYPE
row[2] <= row.DB_MAX_OUTPUT_PORT_TYPE
row[3] <= row.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|getnextCharandRowS:nCaRS
px[0] => ~NO_FANOUT~
px[1] => ~NO_FANOUT~
px[2] => ~NO_FANOUT~
px[3] => Add2.IN14
px[3] => Equal0.IN4
px[4] => Add2.IN13
px[4] => Equal0.IN3
px[5] => Add2.IN12
px[5] => Equal0.IN2
px[6] => Add2.IN11
px[6] => Equal0.IN1
px[7] => Add2.IN10
px[7] => Equal0.IN6
px[8] => Add2.IN9
px[8] => Equal0.IN5
px[9] => Add2.IN8
px[9] => Equal0.IN0
py[0] => Equal1.IN2
py[0] => row.DATAA
py[0] => Add1.IN3
py[1] => Equal1.IN1
py[1] => row.DATAA
py[1] => Add1.IN2
py[2] => Equal1.IN0
py[2] => row.DATAA
py[2] => Add1.IN1
py[3] => Equal2.IN4
py[3] => cy.DATAA
py[3] => cy.DATAA
py[3] => Add0.IN6
py[4] => Equal2.IN3
py[4] => cy.DATAA
py[4] => cy.DATAA
py[4] => Add0.IN4
py[5] => Equal2.IN5
py[5] => Add0.IN5
py[5] => Add3.IN4
py[6] => Equal2.IN2
py[6] => Add0.IN3
py[6] => Add3.IN3
py[7] => Equal2.IN1
py[7] => Add0.IN2
py[7] => Add3.IN2
py[8] => Equal2.IN0
py[8] => Add0.IN1
py[8] => Add3.IN1
cx[0] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[1] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[2] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[3] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[4] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[5] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[6] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cy[0] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[1] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[2] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[3] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[4] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[5] <= cy.DB_MAX_OUTPUT_PORT_TYPE
row[0] <= row.DB_MAX_OUTPUT_PORT_TYPE
row[1] <= row.DB_MAX_OUTPUT_PORT_TYPE
row[2] <= row.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|access8bit:a8b
data[0] => Mux7.IN7
data[1] => Mux6.IN7
data[2] => Mux5.IN7
data[3] => Mux4.IN7
data[4] => Mux3.IN7
data[5] => Mux2.IN7
data[6] => Mux1.IN7
data[7] => Mux0.IN7
data[8] => Mux7.IN6
data[9] => Mux6.IN6
data[10] => Mux5.IN6
data[11] => Mux4.IN6
data[12] => Mux3.IN6
data[13] => Mux2.IN6
data[14] => Mux1.IN6
data[15] => Mux0.IN6
data[16] => Mux7.IN5
data[17] => Mux6.IN5
data[18] => Mux5.IN5
data[19] => Mux4.IN5
data[20] => Mux3.IN5
data[21] => Mux2.IN5
data[22] => Mux1.IN5
data[23] => Mux0.IN5
data[24] => Mux7.IN4
data[25] => Mux6.IN4
data[26] => Mux5.IN4
data[27] => Mux4.IN4
data[28] => Mux3.IN4
data[29] => Mux2.IN4
data[30] => Mux1.IN4
data[31] => Mux0.IN4
data[32] => Mux7.IN3
data[33] => Mux6.IN3
data[34] => Mux5.IN3
data[35] => Mux4.IN3
data[36] => Mux3.IN3
data[37] => Mux2.IN3
data[38] => Mux1.IN3
data[39] => Mux0.IN3
data[40] => Mux7.IN2
data[41] => Mux6.IN2
data[42] => Mux5.IN2
data[43] => Mux4.IN2
data[44] => Mux3.IN2
data[45] => Mux2.IN2
data[46] => Mux1.IN2
data[47] => Mux0.IN2
data[48] => Mux7.IN1
data[49] => Mux6.IN1
data[50] => Mux5.IN1
data[51] => Mux4.IN1
data[52] => Mux3.IN1
data[53] => Mux2.IN1
data[54] => Mux1.IN1
data[55] => Mux0.IN1
data[56] => Mux7.IN0
data[57] => Mux6.IN0
data[58] => Mux5.IN0
data[59] => Mux4.IN0
data[60] => Mux3.IN0
data[61] => Mux2.IN0
data[62] => Mux1.IN0
data[63] => Mux0.IN0
inputin[0] => Mux0.IN10
inputin[0] => Mux1.IN10
inputin[0] => Mux2.IN10
inputin[0] => Mux3.IN10
inputin[0] => Mux4.IN10
inputin[0] => Mux5.IN10
inputin[0] => Mux6.IN10
inputin[0] => Mux7.IN10
inputin[1] => Mux0.IN9
inputin[1] => Mux1.IN9
inputin[1] => Mux2.IN9
inputin[1] => Mux3.IN9
inputin[1] => Mux4.IN9
inputin[1] => Mux5.IN9
inputin[1] => Mux6.IN9
inputin[1] => Mux7.IN9
inputin[2] => Mux0.IN8
inputin[2] => Mux1.IN8
inputin[2] => Mux2.IN8
inputin[2] => Mux3.IN8
inputin[2] => Mux4.IN8
inputin[2] => Mux5.IN8
inputin[2] => Mux6.IN8
inputin[2] => Mux7.IN8
target[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
target[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
target[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
target[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
target[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
target[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
target[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
target[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|access16bit:a16b
data[0] => Mux15.IN15
data[1] => Mux14.IN15
data[2] => Mux13.IN15
data[3] => Mux12.IN15
data[4] => Mux11.IN15
data[5] => Mux10.IN15
data[6] => Mux9.IN15
data[7] => Mux8.IN15
data[8] => Mux7.IN15
data[9] => Mux6.IN15
data[10] => Mux5.IN15
data[11] => Mux4.IN15
data[12] => Mux3.IN15
data[13] => Mux2.IN15
data[14] => Mux1.IN15
data[15] => Mux0.IN15
data[16] => Mux15.IN14
data[17] => Mux14.IN14
data[18] => Mux13.IN14
data[19] => Mux12.IN14
data[20] => Mux11.IN14
data[21] => Mux10.IN14
data[22] => Mux9.IN14
data[23] => Mux8.IN14
data[24] => Mux7.IN14
data[25] => Mux6.IN14
data[26] => Mux5.IN14
data[27] => Mux4.IN14
data[28] => Mux3.IN14
data[29] => Mux2.IN14
data[30] => Mux1.IN14
data[31] => Mux0.IN14
data[32] => Mux15.IN13
data[33] => Mux14.IN13
data[34] => Mux13.IN13
data[35] => Mux12.IN13
data[36] => Mux11.IN13
data[37] => Mux10.IN13
data[38] => Mux9.IN13
data[39] => Mux8.IN13
data[40] => Mux7.IN13
data[41] => Mux6.IN13
data[42] => Mux5.IN13
data[43] => Mux4.IN13
data[44] => Mux3.IN13
data[45] => Mux2.IN13
data[46] => Mux1.IN13
data[47] => Mux0.IN13
data[48] => Mux15.IN12
data[49] => Mux14.IN12
data[50] => Mux13.IN12
data[51] => Mux12.IN12
data[52] => Mux11.IN12
data[53] => Mux10.IN12
data[54] => Mux9.IN12
data[55] => Mux8.IN12
data[56] => Mux7.IN12
data[57] => Mux6.IN12
data[58] => Mux5.IN12
data[59] => Mux4.IN12
data[60] => Mux3.IN12
data[61] => Mux2.IN12
data[62] => Mux1.IN12
data[63] => Mux0.IN12
data[64] => Mux15.IN11
data[65] => Mux14.IN11
data[66] => Mux13.IN11
data[67] => Mux12.IN11
data[68] => Mux11.IN11
data[69] => Mux10.IN11
data[70] => Mux9.IN11
data[71] => Mux8.IN11
data[72] => Mux7.IN11
data[73] => Mux6.IN11
data[74] => Mux5.IN11
data[75] => Mux4.IN11
data[76] => Mux3.IN11
data[77] => Mux2.IN11
data[78] => Mux1.IN11
data[79] => Mux0.IN11
data[80] => Mux15.IN10
data[81] => Mux14.IN10
data[82] => Mux13.IN10
data[83] => Mux12.IN10
data[84] => Mux11.IN10
data[85] => Mux10.IN10
data[86] => Mux9.IN10
data[87] => Mux8.IN10
data[88] => Mux7.IN10
data[89] => Mux6.IN10
data[90] => Mux5.IN10
data[91] => Mux4.IN10
data[92] => Mux3.IN10
data[93] => Mux2.IN10
data[94] => Mux1.IN10
data[95] => Mux0.IN10
data[96] => Mux15.IN9
data[97] => Mux14.IN9
data[98] => Mux13.IN9
data[99] => Mux12.IN9
data[100] => Mux11.IN9
data[101] => Mux10.IN9
data[102] => Mux9.IN9
data[103] => Mux8.IN9
data[104] => Mux7.IN9
data[105] => Mux6.IN9
data[106] => Mux5.IN9
data[107] => Mux4.IN9
data[108] => Mux3.IN9
data[109] => Mux2.IN9
data[110] => Mux1.IN9
data[111] => Mux0.IN9
data[112] => Mux15.IN8
data[113] => Mux14.IN8
data[114] => Mux13.IN8
data[115] => Mux12.IN8
data[116] => Mux11.IN8
data[117] => Mux10.IN8
data[118] => Mux9.IN8
data[119] => Mux8.IN8
data[120] => Mux7.IN8
data[121] => Mux6.IN8
data[122] => Mux5.IN8
data[123] => Mux4.IN8
data[124] => Mux3.IN8
data[125] => Mux2.IN8
data[126] => Mux1.IN8
data[127] => Mux0.IN8
data[128] => Mux15.IN7
data[129] => Mux14.IN7
data[130] => Mux13.IN7
data[131] => Mux12.IN7
data[132] => Mux11.IN7
data[133] => Mux10.IN7
data[134] => Mux9.IN7
data[135] => Mux8.IN7
data[136] => Mux7.IN7
data[137] => Mux6.IN7
data[138] => Mux5.IN7
data[139] => Mux4.IN7
data[140] => Mux3.IN7
data[141] => Mux2.IN7
data[142] => Mux1.IN7
data[143] => Mux0.IN7
data[144] => Mux15.IN6
data[145] => Mux14.IN6
data[146] => Mux13.IN6
data[147] => Mux12.IN6
data[148] => Mux11.IN6
data[149] => Mux10.IN6
data[150] => Mux9.IN6
data[151] => Mux8.IN6
data[152] => Mux7.IN6
data[153] => Mux6.IN6
data[154] => Mux5.IN6
data[155] => Mux4.IN6
data[156] => Mux3.IN6
data[157] => Mux2.IN6
data[158] => Mux1.IN6
data[159] => Mux0.IN6
data[160] => Mux15.IN5
data[161] => Mux14.IN5
data[162] => Mux13.IN5
data[163] => Mux12.IN5
data[164] => Mux11.IN5
data[165] => Mux10.IN5
data[166] => Mux9.IN5
data[167] => Mux8.IN5
data[168] => Mux7.IN5
data[169] => Mux6.IN5
data[170] => Mux5.IN5
data[171] => Mux4.IN5
data[172] => Mux3.IN5
data[173] => Mux2.IN5
data[174] => Mux1.IN5
data[175] => Mux0.IN5
data[176] => Mux15.IN4
data[177] => Mux14.IN4
data[178] => Mux13.IN4
data[179] => Mux12.IN4
data[180] => Mux11.IN4
data[181] => Mux10.IN4
data[182] => Mux9.IN4
data[183] => Mux8.IN4
data[184] => Mux7.IN4
data[185] => Mux6.IN4
data[186] => Mux5.IN4
data[187] => Mux4.IN4
data[188] => Mux3.IN4
data[189] => Mux2.IN4
data[190] => Mux1.IN4
data[191] => Mux0.IN4
data[192] => Mux15.IN3
data[193] => Mux14.IN3
data[194] => Mux13.IN3
data[195] => Mux12.IN3
data[196] => Mux11.IN3
data[197] => Mux10.IN3
data[198] => Mux9.IN3
data[199] => Mux8.IN3
data[200] => Mux7.IN3
data[201] => Mux6.IN3
data[202] => Mux5.IN3
data[203] => Mux4.IN3
data[204] => Mux3.IN3
data[205] => Mux2.IN3
data[206] => Mux1.IN3
data[207] => Mux0.IN3
data[208] => Mux15.IN2
data[209] => Mux14.IN2
data[210] => Mux13.IN2
data[211] => Mux12.IN2
data[212] => Mux11.IN2
data[213] => Mux10.IN2
data[214] => Mux9.IN2
data[215] => Mux8.IN2
data[216] => Mux7.IN2
data[217] => Mux6.IN2
data[218] => Mux5.IN2
data[219] => Mux4.IN2
data[220] => Mux3.IN2
data[221] => Mux2.IN2
data[222] => Mux1.IN2
data[223] => Mux0.IN2
data[224] => Mux15.IN1
data[225] => Mux14.IN1
data[226] => Mux13.IN1
data[227] => Mux12.IN1
data[228] => Mux11.IN1
data[229] => Mux10.IN1
data[230] => Mux9.IN1
data[231] => Mux8.IN1
data[232] => Mux7.IN1
data[233] => Mux6.IN1
data[234] => Mux5.IN1
data[235] => Mux4.IN1
data[236] => Mux3.IN1
data[237] => Mux2.IN1
data[238] => Mux1.IN1
data[239] => Mux0.IN1
data[240] => Mux15.IN0
data[241] => Mux14.IN0
data[242] => Mux13.IN0
data[243] => Mux12.IN0
data[244] => Mux11.IN0
data[245] => Mux10.IN0
data[246] => Mux9.IN0
data[247] => Mux8.IN0
data[248] => Mux7.IN0
data[249] => Mux6.IN0
data[250] => Mux5.IN0
data[251] => Mux4.IN0
data[252] => Mux3.IN0
data[253] => Mux2.IN0
data[254] => Mux1.IN0
data[255] => Mux0.IN0
inputin[0] => Mux0.IN19
inputin[0] => Mux1.IN19
inputin[0] => Mux2.IN19
inputin[0] => Mux3.IN19
inputin[0] => Mux4.IN19
inputin[0] => Mux5.IN19
inputin[0] => Mux6.IN19
inputin[0] => Mux7.IN19
inputin[0] => Mux8.IN19
inputin[0] => Mux9.IN19
inputin[0] => Mux10.IN19
inputin[0] => Mux11.IN19
inputin[0] => Mux12.IN19
inputin[0] => Mux13.IN19
inputin[0] => Mux14.IN19
inputin[0] => Mux15.IN19
inputin[1] => Mux0.IN18
inputin[1] => Mux1.IN18
inputin[1] => Mux2.IN18
inputin[1] => Mux3.IN18
inputin[1] => Mux4.IN18
inputin[1] => Mux5.IN18
inputin[1] => Mux6.IN18
inputin[1] => Mux7.IN18
inputin[1] => Mux8.IN18
inputin[1] => Mux9.IN18
inputin[1] => Mux10.IN18
inputin[1] => Mux11.IN18
inputin[1] => Mux12.IN18
inputin[1] => Mux13.IN18
inputin[1] => Mux14.IN18
inputin[1] => Mux15.IN18
inputin[2] => Mux0.IN17
inputin[2] => Mux1.IN17
inputin[2] => Mux2.IN17
inputin[2] => Mux3.IN17
inputin[2] => Mux4.IN17
inputin[2] => Mux5.IN17
inputin[2] => Mux6.IN17
inputin[2] => Mux7.IN17
inputin[2] => Mux8.IN17
inputin[2] => Mux9.IN17
inputin[2] => Mux10.IN17
inputin[2] => Mux11.IN17
inputin[2] => Mux12.IN17
inputin[2] => Mux13.IN17
inputin[2] => Mux14.IN17
inputin[2] => Mux15.IN17
inputin[3] => Mux0.IN16
inputin[3] => Mux1.IN16
inputin[3] => Mux2.IN16
inputin[3] => Mux3.IN16
inputin[3] => Mux4.IN16
inputin[3] => Mux5.IN16
inputin[3] => Mux6.IN16
inputin[3] => Mux7.IN16
inputin[3] => Mux8.IN16
inputin[3] => Mux9.IN16
inputin[3] => Mux10.IN16
inputin[3] => Mux11.IN16
inputin[3] => Mux12.IN16
inputin[3] => Mux13.IN16
inputin[3] => Mux14.IN16
inputin[3] => Mux15.IN16
target[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
target[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
target[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
target[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
target[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
target[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
target[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
target[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
target[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
target[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
target[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
target[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
target[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
target[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
target[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
target[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|access6bitf48:a6b48
data[0] => Mux5.IN7
data[1] => Mux4.IN7
data[2] => Mux3.IN7
data[3] => Mux2.IN7
data[4] => Mux1.IN7
data[5] => Mux0.IN7
data[5] => Mux5.IN6
data[6] => Mux4.IN6
data[7] => Mux3.IN6
data[8] => Mux2.IN6
data[9] => Mux1.IN6
data[10] => Mux0.IN6
data[11] => ~NO_FANOUT~
data[12] => Mux5.IN5
data[13] => Mux4.IN5
data[14] => Mux3.IN5
data[15] => Mux2.IN5
data[16] => Mux1.IN5
data[17] => Mux0.IN5
data[18] => Mux5.IN4
data[19] => Mux4.IN4
data[20] => Mux3.IN4
data[21] => Mux2.IN4
data[22] => Mux1.IN4
data[23] => Mux0.IN4
data[24] => Mux5.IN3
data[25] => Mux4.IN3
data[26] => Mux3.IN3
data[27] => Mux2.IN3
data[28] => Mux1.IN3
data[29] => Mux0.IN3
data[30] => Mux5.IN2
data[31] => Mux4.IN2
data[32] => Mux3.IN2
data[33] => Mux2.IN2
data[34] => Mux1.IN2
data[35] => Mux0.IN2
data[36] => Mux5.IN1
data[37] => Mux4.IN1
data[38] => Mux3.IN1
data[39] => Mux2.IN1
data[40] => Mux1.IN1
data[41] => Mux0.IN1
data[42] => Mux5.IN0
data[43] => Mux4.IN0
data[44] => Mux3.IN0
data[45] => Mux2.IN0
data[46] => Mux1.IN0
data[47] => Mux0.IN0
inputin[0] => Mux0.IN10
inputin[0] => Mux1.IN10
inputin[0] => Mux2.IN10
inputin[0] => Mux3.IN10
inputin[0] => Mux4.IN10
inputin[0] => Mux5.IN10
inputin[1] => Mux0.IN9
inputin[1] => Mux1.IN9
inputin[1] => Mux2.IN9
inputin[1] => Mux3.IN9
inputin[1] => Mux4.IN9
inputin[1] => Mux5.IN9
inputin[2] => Mux0.IN8
inputin[2] => Mux1.IN8
inputin[2] => Mux2.IN8
inputin[2] => Mux3.IN8
inputin[2] => Mux4.IN8
inputin[2] => Mux5.IN8
target[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
target[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
target[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
target[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
target[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
target[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|access6bitf96:a6b96
data[0] => Mux5.IN15
data[1] => Mux4.IN15
data[2] => Mux3.IN15
data[3] => Mux2.IN15
data[4] => Mux1.IN15
data[5] => Mux0.IN15
data[5] => Mux5.IN14
data[6] => Mux4.IN14
data[7] => Mux3.IN14
data[8] => Mux2.IN14
data[9] => Mux1.IN14
data[10] => Mux0.IN14
data[11] => ~NO_FANOUT~
data[12] => Mux5.IN13
data[13] => Mux4.IN13
data[14] => Mux3.IN13
data[15] => Mux2.IN13
data[16] => Mux1.IN13
data[17] => Mux0.IN13
data[18] => Mux5.IN12
data[19] => Mux4.IN12
data[20] => Mux3.IN12
data[21] => Mux2.IN12
data[22] => Mux1.IN12
data[23] => Mux0.IN12
data[24] => Mux5.IN11
data[25] => Mux4.IN11
data[26] => Mux3.IN11
data[27] => Mux2.IN11
data[28] => Mux1.IN11
data[29] => Mux0.IN11
data[30] => Mux5.IN10
data[31] => Mux4.IN10
data[32] => Mux3.IN10
data[33] => Mux2.IN10
data[34] => Mux1.IN10
data[35] => Mux0.IN10
data[36] => Mux5.IN9
data[37] => Mux4.IN9
data[38] => Mux3.IN9
data[39] => Mux2.IN9
data[40] => Mux1.IN9
data[41] => Mux0.IN9
data[42] => Mux5.IN8
data[43] => Mux4.IN8
data[44] => Mux3.IN8
data[45] => Mux2.IN8
data[46] => Mux1.IN8
data[47] => Mux0.IN8
data[48] => Mux5.IN7
data[49] => Mux4.IN7
data[50] => Mux3.IN7
data[51] => Mux2.IN7
data[52] => Mux1.IN7
data[53] => Mux0.IN7
data[54] => Mux5.IN6
data[55] => Mux4.IN6
data[56] => Mux3.IN6
data[57] => Mux2.IN6
data[58] => Mux1.IN6
data[59] => Mux0.IN6
data[60] => Mux5.IN5
data[61] => Mux4.IN5
data[62] => Mux3.IN5
data[63] => Mux2.IN5
data[64] => Mux1.IN5
data[65] => Mux0.IN5
data[66] => Mux5.IN4
data[67] => Mux4.IN4
data[68] => Mux3.IN4
data[69] => Mux2.IN4
data[70] => Mux1.IN4
data[71] => Mux0.IN4
data[72] => Mux5.IN3
data[73] => Mux4.IN3
data[74] => Mux3.IN3
data[75] => Mux2.IN3
data[76] => Mux1.IN3
data[77] => Mux0.IN3
data[78] => Mux5.IN2
data[79] => Mux4.IN2
data[80] => Mux3.IN2
data[81] => Mux2.IN2
data[82] => Mux1.IN2
data[83] => Mux0.IN2
data[84] => Mux5.IN1
data[85] => Mux4.IN1
data[86] => Mux3.IN1
data[87] => Mux2.IN1
data[88] => Mux1.IN1
data[89] => Mux0.IN1
data[90] => Mux5.IN0
data[91] => Mux4.IN0
data[92] => Mux3.IN0
data[93] => Mux2.IN0
data[94] => Mux1.IN0
data[95] => Mux0.IN0
inputin[0] => Mux0.IN19
inputin[0] => Mux1.IN19
inputin[0] => Mux2.IN19
inputin[0] => Mux3.IN19
inputin[0] => Mux4.IN19
inputin[0] => Mux5.IN19
inputin[1] => Mux0.IN18
inputin[1] => Mux1.IN18
inputin[1] => Mux2.IN18
inputin[1] => Mux3.IN18
inputin[1] => Mux4.IN18
inputin[1] => Mux5.IN18
inputin[2] => Mux0.IN17
inputin[2] => Mux1.IN17
inputin[2] => Mux2.IN17
inputin[2] => Mux3.IN17
inputin[2] => Mux4.IN17
inputin[2] => Mux5.IN17
inputin[3] => Mux0.IN16
inputin[3] => Mux1.IN16
inputin[3] => Mux2.IN16
inputin[3] => Mux3.IN16
inputin[3] => Mux4.IN16
inputin[3] => Mux5.IN16
target[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
target[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
target[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
target[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
target[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
target[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l
a[0] => a[0].IN16
a[1] => a[1].IN16
a[2] => a[2].IN16
a[3] => a[3].IN16
a[4] => a[4].IN16
a[5] => a[5].IN16
b[0] => b[0].IN16
b[1] => b[1].IN16
b[2] => b[2].IN16
b[3] => b[3].IN16
b[4] => b[4].IN16
b[5] => b[5].IN16
inv => inv.IN16
mask[0] => mask[0].IN1
mask[1] => mask[1].IN1
mask[2] => mask[2].IN1
mask[3] => mask[3].IN1
mask[4] => mask[4].IN1
mask[5] => mask[5].IN1
mask[6] => mask[6].IN1
mask[7] => mask[7].IN1
mask[8] => mask[8].IN1
mask[9] => mask[9].IN1
mask[10] => mask[10].IN1
mask[11] => mask[11].IN1
mask[12] => mask[12].IN1
mask[13] => mask[13].IN1
mask[14] => mask[14].IN1
mask[15] => mask[15].IN1
o[0] <= mux6:m0.port4
o[1] <= mux6:m0.port4
o[2] <= mux6:m0.port4
o[3] <= mux6:m0.port4
o[4] <= mux6:m0.port4
o[5] <= mux6:m0.port4
o[6] <= mux6:m1.port4
o[7] <= mux6:m1.port4
o[8] <= mux6:m1.port4
o[9] <= mux6:m1.port4
o[10] <= mux6:m1.port4
o[11] <= mux6:m1.port4
o[12] <= mux6:m2.port4
o[13] <= mux6:m2.port4
o[14] <= mux6:m2.port4
o[15] <= mux6:m2.port4
o[16] <= mux6:m2.port4
o[17] <= mux6:m2.port4
o[18] <= mux6:m3.port4
o[19] <= mux6:m3.port4
o[20] <= mux6:m3.port4
o[21] <= mux6:m3.port4
o[22] <= mux6:m3.port4
o[23] <= mux6:m3.port4
o[24] <= mux6:m4.port4
o[25] <= mux6:m4.port4
o[26] <= mux6:m4.port4
o[27] <= mux6:m4.port4
o[28] <= mux6:m4.port4
o[29] <= mux6:m4.port4
o[30] <= mux6:m5.port4
o[31] <= mux6:m5.port4
o[32] <= mux6:m5.port4
o[33] <= mux6:m5.port4
o[34] <= mux6:m5.port4
o[35] <= mux6:m5.port4
o[36] <= mux6:m6.port4
o[37] <= mux6:m6.port4
o[38] <= mux6:m6.port4
o[39] <= mux6:m6.port4
o[40] <= mux6:m6.port4
o[41] <= mux6:m6.port4
o[42] <= mux6:m7.port4
o[43] <= mux6:m7.port4
o[44] <= mux6:m7.port4
o[45] <= mux6:m7.port4
o[46] <= mux6:m7.port4
o[47] <= mux6:m7.port4
o[48] <= mux6:m8.port4
o[49] <= mux6:m8.port4
o[50] <= mux6:m8.port4
o[51] <= mux6:m8.port4
o[52] <= mux6:m8.port4
o[53] <= mux6:m8.port4
o[54] <= mux6:m9.port4
o[55] <= mux6:m9.port4
o[56] <= mux6:m9.port4
o[57] <= mux6:m9.port4
o[58] <= mux6:m9.port4
o[59] <= mux6:m9.port4
o[60] <= mux6:ma.port4
o[61] <= mux6:ma.port4
o[62] <= mux6:ma.port4
o[63] <= mux6:ma.port4
o[64] <= mux6:ma.port4
o[65] <= mux6:ma.port4
o[66] <= mux6:mb.port4
o[67] <= mux6:mb.port4
o[68] <= mux6:mb.port4
o[69] <= mux6:mb.port4
o[70] <= mux6:mb.port4
o[71] <= mux6:mb.port4
o[72] <= mux6:mc.port4
o[73] <= mux6:mc.port4
o[74] <= mux6:mc.port4
o[75] <= mux6:mc.port4
o[76] <= mux6:mc.port4
o[77] <= mux6:mc.port4
o[78] <= mux6:md.port4
o[79] <= mux6:md.port4
o[80] <= mux6:md.port4
o[81] <= mux6:md.port4
o[82] <= mux6:md.port4
o[83] <= mux6:md.port4
o[84] <= mux6:me.port4
o[85] <= mux6:me.port4
o[86] <= mux6:me.port4
o[87] <= mux6:me.port4
o[88] <= mux6:me.port4
o[89] <= mux6:me.port4
o[90] <= mux6:mf.port4
o[91] <= mux6:mf.port4
o[92] <= mux6:mf.port4
o[93] <= mux6:mf.port4
o[94] <= mux6:mf.port4
o[95] <= mux6:mf.port4


|main|vga_render:va|m96:m96l|mux6:m0
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:m1
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:m2
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:m3
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:m4
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:m5
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:m6
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:m7
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:m8
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:m9
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:ma
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:mb
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:mc
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:md
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:me
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m96:m96l|mux6:mf
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m48:m48s
a[0] => a[0].IN8
a[1] => a[1].IN8
a[2] => a[2].IN8
a[3] => a[3].IN8
a[4] => a[4].IN8
a[5] => a[5].IN8
b[0] => b[0].IN8
b[1] => b[1].IN8
b[2] => b[2].IN8
b[3] => b[3].IN8
b[4] => b[4].IN8
b[5] => b[5].IN8
inv => inv.IN8
mask[0] => mask[0].IN1
mask[1] => mask[1].IN1
mask[2] => mask[2].IN1
mask[3] => mask[3].IN1
mask[4] => mask[4].IN1
mask[5] => mask[5].IN1
mask[6] => mask[6].IN1
mask[7] => mask[7].IN1
o[0] <= mux6:m0.port4
o[1] <= mux6:m0.port4
o[2] <= mux6:m0.port4
o[3] <= mux6:m0.port4
o[4] <= mux6:m0.port4
o[5] <= mux6:m0.port4
o[6] <= mux6:m1.port4
o[7] <= mux6:m1.port4
o[8] <= mux6:m1.port4
o[9] <= mux6:m1.port4
o[10] <= mux6:m1.port4
o[11] <= mux6:m1.port4
o[12] <= mux6:m2.port4
o[13] <= mux6:m2.port4
o[14] <= mux6:m2.port4
o[15] <= mux6:m2.port4
o[16] <= mux6:m2.port4
o[17] <= mux6:m2.port4
o[18] <= mux6:m3.port4
o[19] <= mux6:m3.port4
o[20] <= mux6:m3.port4
o[21] <= mux6:m3.port4
o[22] <= mux6:m3.port4
o[23] <= mux6:m3.port4
o[24] <= mux6:m4.port4
o[25] <= mux6:m4.port4
o[26] <= mux6:m4.port4
o[27] <= mux6:m4.port4
o[28] <= mux6:m4.port4
o[29] <= mux6:m4.port4
o[30] <= mux6:m5.port4
o[31] <= mux6:m5.port4
o[32] <= mux6:m5.port4
o[33] <= mux6:m5.port4
o[34] <= mux6:m5.port4
o[35] <= mux6:m5.port4
o[36] <= mux6:m6.port4
o[37] <= mux6:m6.port4
o[38] <= mux6:m6.port4
o[39] <= mux6:m6.port4
o[40] <= mux6:m6.port4
o[41] <= mux6:m6.port4
o[42] <= mux6:m7.port4
o[43] <= mux6:m7.port4
o[44] <= mux6:m7.port4
o[45] <= mux6:m7.port4
o[46] <= mux6:m7.port4
o[47] <= mux6:m7.port4


|main|vga_render:va|m48:m48s|mux6:m0
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m48:m48s|mux6:m1
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m48:m48s|mux6:m2
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m48:m48s|mux6:m3
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m48:m48s|mux6:m4
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m48:m48s|mux6:m5
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m48:m48s|mux6:m6
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|m48:m48s|mux6:m7
a[0] => o.DATAA
a[1] => o.DATAA
a[2] => o.DATAA
a[3] => o.DATAA
a[4] => o.DATAA
a[5] => o.DATAA
b[0] => o.DATAB
b[1] => o.DATAB
b[2] => o.DATAB
b[3] => o.DATAB
b[4] => o.DATAB
b[5] => o.DATAB
inv => always0.IN0
c => always0.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE


|main|vga_render:va|char_rom:cr
clock => clock.IN2
ascii[0] => ascii[0].IN2
ascii[1] => ascii[1].IN2
ascii[2] => ascii[2].IN2
ascii[3] => ascii[3].IN2
ascii[4] => ascii[4].IN2
ascii[5] => ascii[5].IN2
ascii[6] => ascii[6].IN2
lf[0] <= altsyncram:CharInfoL.q_a
lf[1] <= altsyncram:CharInfoL.q_a
lf[2] <= altsyncram:CharInfoL.q_a
lf[3] <= altsyncram:CharInfoL.q_a
lf[4] <= altsyncram:CharInfoL.q_a
lf[5] <= altsyncram:CharInfoL.q_a
lf[6] <= altsyncram:CharInfoL.q_a
lf[7] <= altsyncram:CharInfoL.q_a
lf[8] <= altsyncram:CharInfoL.q_a
lf[9] <= altsyncram:CharInfoL.q_a
lf[10] <= altsyncram:CharInfoL.q_a
lf[11] <= altsyncram:CharInfoL.q_a
lf[12] <= altsyncram:CharInfoL.q_a
lf[13] <= altsyncram:CharInfoL.q_a
lf[14] <= altsyncram:CharInfoL.q_a
lf[15] <= altsyncram:CharInfoL.q_a
lf[16] <= altsyncram:CharInfoL.q_a
lf[17] <= altsyncram:CharInfoL.q_a
lf[18] <= altsyncram:CharInfoL.q_a
lf[19] <= altsyncram:CharInfoL.q_a
lf[20] <= altsyncram:CharInfoL.q_a
lf[21] <= altsyncram:CharInfoL.q_a
lf[22] <= altsyncram:CharInfoL.q_a
lf[23] <= altsyncram:CharInfoL.q_a
lf[24] <= altsyncram:CharInfoL.q_a
lf[25] <= altsyncram:CharInfoL.q_a
lf[26] <= altsyncram:CharInfoL.q_a
lf[27] <= altsyncram:CharInfoL.q_a
lf[28] <= altsyncram:CharInfoL.q_a
lf[29] <= altsyncram:CharInfoL.q_a
lf[30] <= altsyncram:CharInfoL.q_a
lf[31] <= altsyncram:CharInfoL.q_a
lf[32] <= altsyncram:CharInfoL.q_a
lf[33] <= altsyncram:CharInfoL.q_a
lf[34] <= altsyncram:CharInfoL.q_a
lf[35] <= altsyncram:CharInfoL.q_a
lf[36] <= altsyncram:CharInfoL.q_a
lf[37] <= altsyncram:CharInfoL.q_a
lf[38] <= altsyncram:CharInfoL.q_a
lf[39] <= altsyncram:CharInfoL.q_a
lf[40] <= altsyncram:CharInfoL.q_a
lf[41] <= altsyncram:CharInfoL.q_a
lf[42] <= altsyncram:CharInfoL.q_a
lf[43] <= altsyncram:CharInfoL.q_a
lf[44] <= altsyncram:CharInfoL.q_a
lf[45] <= altsyncram:CharInfoL.q_a
lf[46] <= altsyncram:CharInfoL.q_a
lf[47] <= altsyncram:CharInfoL.q_a
lf[48] <= altsyncram:CharInfoL.q_a
lf[49] <= altsyncram:CharInfoL.q_a
lf[50] <= altsyncram:CharInfoL.q_a
lf[51] <= altsyncram:CharInfoL.q_a
lf[52] <= altsyncram:CharInfoL.q_a
lf[53] <= altsyncram:CharInfoL.q_a
lf[54] <= altsyncram:CharInfoL.q_a
lf[55] <= altsyncram:CharInfoL.q_a
lf[56] <= altsyncram:CharInfoL.q_a
lf[57] <= altsyncram:CharInfoL.q_a
lf[58] <= altsyncram:CharInfoL.q_a
lf[59] <= altsyncram:CharInfoL.q_a
lf[60] <= altsyncram:CharInfoL.q_a
lf[61] <= altsyncram:CharInfoL.q_a
lf[62] <= altsyncram:CharInfoL.q_a
lf[63] <= altsyncram:CharInfoL.q_a
lf[64] <= altsyncram:CharInfoL.q_a
lf[65] <= altsyncram:CharInfoL.q_a
lf[66] <= altsyncram:CharInfoL.q_a
lf[67] <= altsyncram:CharInfoL.q_a
lf[68] <= altsyncram:CharInfoL.q_a
lf[69] <= altsyncram:CharInfoL.q_a
lf[70] <= altsyncram:CharInfoL.q_a
lf[71] <= altsyncram:CharInfoL.q_a
lf[72] <= altsyncram:CharInfoL.q_a
lf[73] <= altsyncram:CharInfoL.q_a
lf[74] <= altsyncram:CharInfoL.q_a
lf[75] <= altsyncram:CharInfoL.q_a
lf[76] <= altsyncram:CharInfoL.q_a
lf[77] <= altsyncram:CharInfoL.q_a
lf[78] <= altsyncram:CharInfoL.q_a
lf[79] <= altsyncram:CharInfoL.q_a
lf[80] <= altsyncram:CharInfoL.q_a
lf[81] <= altsyncram:CharInfoL.q_a
lf[82] <= altsyncram:CharInfoL.q_a
lf[83] <= altsyncram:CharInfoL.q_a
lf[84] <= altsyncram:CharInfoL.q_a
lf[85] <= altsyncram:CharInfoL.q_a
lf[86] <= altsyncram:CharInfoL.q_a
lf[87] <= altsyncram:CharInfoL.q_a
lf[88] <= altsyncram:CharInfoL.q_a
lf[89] <= altsyncram:CharInfoL.q_a
lf[90] <= altsyncram:CharInfoL.q_a
lf[91] <= altsyncram:CharInfoL.q_a
lf[92] <= altsyncram:CharInfoL.q_a
lf[93] <= altsyncram:CharInfoL.q_a
lf[94] <= altsyncram:CharInfoL.q_a
lf[95] <= altsyncram:CharInfoL.q_a
lf[96] <= altsyncram:CharInfoL.q_a
lf[97] <= altsyncram:CharInfoL.q_a
lf[98] <= altsyncram:CharInfoL.q_a
lf[99] <= altsyncram:CharInfoL.q_a
lf[100] <= altsyncram:CharInfoL.q_a
lf[101] <= altsyncram:CharInfoL.q_a
lf[102] <= altsyncram:CharInfoL.q_a
lf[103] <= altsyncram:CharInfoL.q_a
lf[104] <= altsyncram:CharInfoL.q_a
lf[105] <= altsyncram:CharInfoL.q_a
lf[106] <= altsyncram:CharInfoL.q_a
lf[107] <= altsyncram:CharInfoL.q_a
lf[108] <= altsyncram:CharInfoL.q_a
lf[109] <= altsyncram:CharInfoL.q_a
lf[110] <= altsyncram:CharInfoL.q_a
lf[111] <= altsyncram:CharInfoL.q_a
lf[112] <= altsyncram:CharInfoL.q_a
lf[113] <= altsyncram:CharInfoL.q_a
lf[114] <= altsyncram:CharInfoL.q_a
lf[115] <= altsyncram:CharInfoL.q_a
lf[116] <= altsyncram:CharInfoL.q_a
lf[117] <= altsyncram:CharInfoL.q_a
lf[118] <= altsyncram:CharInfoL.q_a
lf[119] <= altsyncram:CharInfoL.q_a
lf[120] <= altsyncram:CharInfoL.q_a
lf[121] <= altsyncram:CharInfoL.q_a
lf[122] <= altsyncram:CharInfoL.q_a
lf[123] <= altsyncram:CharInfoL.q_a
lf[124] <= altsyncram:CharInfoL.q_a
lf[125] <= altsyncram:CharInfoL.q_a
lf[126] <= altsyncram:CharInfoL.q_a
lf[127] <= altsyncram:CharInfoL.q_a
lf[128] <= altsyncram:CharInfoL.q_a
lf[129] <= altsyncram:CharInfoL.q_a
lf[130] <= altsyncram:CharInfoL.q_a
lf[131] <= altsyncram:CharInfoL.q_a
lf[132] <= altsyncram:CharInfoL.q_a
lf[133] <= altsyncram:CharInfoL.q_a
lf[134] <= altsyncram:CharInfoL.q_a
lf[135] <= altsyncram:CharInfoL.q_a
lf[136] <= altsyncram:CharInfoL.q_a
lf[137] <= altsyncram:CharInfoL.q_a
lf[138] <= altsyncram:CharInfoL.q_a
lf[139] <= altsyncram:CharInfoL.q_a
lf[140] <= altsyncram:CharInfoL.q_a
lf[141] <= altsyncram:CharInfoL.q_a
lf[142] <= altsyncram:CharInfoL.q_a
lf[143] <= altsyncram:CharInfoL.q_a
lf[144] <= altsyncram:CharInfoL.q_a
lf[145] <= altsyncram:CharInfoL.q_a
lf[146] <= altsyncram:CharInfoL.q_a
lf[147] <= altsyncram:CharInfoL.q_a
lf[148] <= altsyncram:CharInfoL.q_a
lf[149] <= altsyncram:CharInfoL.q_a
lf[150] <= altsyncram:CharInfoL.q_a
lf[151] <= altsyncram:CharInfoL.q_a
lf[152] <= altsyncram:CharInfoL.q_a
lf[153] <= altsyncram:CharInfoL.q_a
lf[154] <= altsyncram:CharInfoL.q_a
lf[155] <= altsyncram:CharInfoL.q_a
lf[156] <= altsyncram:CharInfoL.q_a
lf[157] <= altsyncram:CharInfoL.q_a
lf[158] <= altsyncram:CharInfoL.q_a
lf[159] <= altsyncram:CharInfoL.q_a
lf[160] <= altsyncram:CharInfoL.q_a
lf[161] <= altsyncram:CharInfoL.q_a
lf[162] <= altsyncram:CharInfoL.q_a
lf[163] <= altsyncram:CharInfoL.q_a
lf[164] <= altsyncram:CharInfoL.q_a
lf[165] <= altsyncram:CharInfoL.q_a
lf[166] <= altsyncram:CharInfoL.q_a
lf[167] <= altsyncram:CharInfoL.q_a
lf[168] <= altsyncram:CharInfoL.q_a
lf[169] <= altsyncram:CharInfoL.q_a
lf[170] <= altsyncram:CharInfoL.q_a
lf[171] <= altsyncram:CharInfoL.q_a
lf[172] <= altsyncram:CharInfoL.q_a
lf[173] <= altsyncram:CharInfoL.q_a
lf[174] <= altsyncram:CharInfoL.q_a
lf[175] <= altsyncram:CharInfoL.q_a
lf[176] <= altsyncram:CharInfoL.q_a
lf[177] <= altsyncram:CharInfoL.q_a
lf[178] <= altsyncram:CharInfoL.q_a
lf[179] <= altsyncram:CharInfoL.q_a
lf[180] <= altsyncram:CharInfoL.q_a
lf[181] <= altsyncram:CharInfoL.q_a
lf[182] <= altsyncram:CharInfoL.q_a
lf[183] <= altsyncram:CharInfoL.q_a
lf[184] <= altsyncram:CharInfoL.q_a
lf[185] <= altsyncram:CharInfoL.q_a
lf[186] <= altsyncram:CharInfoL.q_a
lf[187] <= altsyncram:CharInfoL.q_a
lf[188] <= altsyncram:CharInfoL.q_a
lf[189] <= altsyncram:CharInfoL.q_a
lf[190] <= altsyncram:CharInfoL.q_a
lf[191] <= altsyncram:CharInfoL.q_a
lf[192] <= altsyncram:CharInfoL.q_a
lf[193] <= altsyncram:CharInfoL.q_a
lf[194] <= altsyncram:CharInfoL.q_a
lf[195] <= altsyncram:CharInfoL.q_a
lf[196] <= altsyncram:CharInfoL.q_a
lf[197] <= altsyncram:CharInfoL.q_a
lf[198] <= altsyncram:CharInfoL.q_a
lf[199] <= altsyncram:CharInfoL.q_a
lf[200] <= altsyncram:CharInfoL.q_a
lf[201] <= altsyncram:CharInfoL.q_a
lf[202] <= altsyncram:CharInfoL.q_a
lf[203] <= altsyncram:CharInfoL.q_a
lf[204] <= altsyncram:CharInfoL.q_a
lf[205] <= altsyncram:CharInfoL.q_a
lf[206] <= altsyncram:CharInfoL.q_a
lf[207] <= altsyncram:CharInfoL.q_a
lf[208] <= altsyncram:CharInfoL.q_a
lf[209] <= altsyncram:CharInfoL.q_a
lf[210] <= altsyncram:CharInfoL.q_a
lf[211] <= altsyncram:CharInfoL.q_a
lf[212] <= altsyncram:CharInfoL.q_a
lf[213] <= altsyncram:CharInfoL.q_a
lf[214] <= altsyncram:CharInfoL.q_a
lf[215] <= altsyncram:CharInfoL.q_a
lf[216] <= altsyncram:CharInfoL.q_a
lf[217] <= altsyncram:CharInfoL.q_a
lf[218] <= altsyncram:CharInfoL.q_a
lf[219] <= altsyncram:CharInfoL.q_a
lf[220] <= altsyncram:CharInfoL.q_a
lf[221] <= altsyncram:CharInfoL.q_a
lf[222] <= altsyncram:CharInfoL.q_a
lf[223] <= altsyncram:CharInfoL.q_a
lf[224] <= altsyncram:CharInfoL.q_a
lf[225] <= altsyncram:CharInfoL.q_a
lf[226] <= altsyncram:CharInfoL.q_a
lf[227] <= altsyncram:CharInfoL.q_a
lf[228] <= altsyncram:CharInfoL.q_a
lf[229] <= altsyncram:CharInfoL.q_a
lf[230] <= altsyncram:CharInfoL.q_a
lf[231] <= altsyncram:CharInfoL.q_a
lf[232] <= altsyncram:CharInfoL.q_a
lf[233] <= altsyncram:CharInfoL.q_a
lf[234] <= altsyncram:CharInfoL.q_a
lf[235] <= altsyncram:CharInfoL.q_a
lf[236] <= altsyncram:CharInfoL.q_a
lf[237] <= altsyncram:CharInfoL.q_a
lf[238] <= altsyncram:CharInfoL.q_a
lf[239] <= altsyncram:CharInfoL.q_a
lf[240] <= altsyncram:CharInfoL.q_a
lf[241] <= altsyncram:CharInfoL.q_a
lf[242] <= altsyncram:CharInfoL.q_a
lf[243] <= altsyncram:CharInfoL.q_a
lf[244] <= altsyncram:CharInfoL.q_a
lf[245] <= altsyncram:CharInfoL.q_a
lf[246] <= altsyncram:CharInfoL.q_a
lf[247] <= altsyncram:CharInfoL.q_a
lf[248] <= altsyncram:CharInfoL.q_a
lf[249] <= altsyncram:CharInfoL.q_a
lf[250] <= altsyncram:CharInfoL.q_a
lf[251] <= altsyncram:CharInfoL.q_a
lf[252] <= altsyncram:CharInfoL.q_a
lf[253] <= altsyncram:CharInfoL.q_a
lf[254] <= altsyncram:CharInfoL.q_a
lf[255] <= altsyncram:CharInfoL.q_a
sf[0] <= altsyncram:CharInfoS.q_a
sf[1] <= altsyncram:CharInfoS.q_a
sf[2] <= altsyncram:CharInfoS.q_a
sf[3] <= altsyncram:CharInfoS.q_a
sf[4] <= altsyncram:CharInfoS.q_a
sf[5] <= altsyncram:CharInfoS.q_a
sf[6] <= altsyncram:CharInfoS.q_a
sf[7] <= altsyncram:CharInfoS.q_a
sf[8] <= altsyncram:CharInfoS.q_a
sf[9] <= altsyncram:CharInfoS.q_a
sf[10] <= altsyncram:CharInfoS.q_a
sf[11] <= altsyncram:CharInfoS.q_a
sf[12] <= altsyncram:CharInfoS.q_a
sf[13] <= altsyncram:CharInfoS.q_a
sf[14] <= altsyncram:CharInfoS.q_a
sf[15] <= altsyncram:CharInfoS.q_a
sf[16] <= altsyncram:CharInfoS.q_a
sf[17] <= altsyncram:CharInfoS.q_a
sf[18] <= altsyncram:CharInfoS.q_a
sf[19] <= altsyncram:CharInfoS.q_a
sf[20] <= altsyncram:CharInfoS.q_a
sf[21] <= altsyncram:CharInfoS.q_a
sf[22] <= altsyncram:CharInfoS.q_a
sf[23] <= altsyncram:CharInfoS.q_a
sf[24] <= altsyncram:CharInfoS.q_a
sf[25] <= altsyncram:CharInfoS.q_a
sf[26] <= altsyncram:CharInfoS.q_a
sf[27] <= altsyncram:CharInfoS.q_a
sf[28] <= altsyncram:CharInfoS.q_a
sf[29] <= altsyncram:CharInfoS.q_a
sf[30] <= altsyncram:CharInfoS.q_a
sf[31] <= altsyncram:CharInfoS.q_a
sf[32] <= altsyncram:CharInfoS.q_a
sf[33] <= altsyncram:CharInfoS.q_a
sf[34] <= altsyncram:CharInfoS.q_a
sf[35] <= altsyncram:CharInfoS.q_a
sf[36] <= altsyncram:CharInfoS.q_a
sf[37] <= altsyncram:CharInfoS.q_a
sf[38] <= altsyncram:CharInfoS.q_a
sf[39] <= altsyncram:CharInfoS.q_a
sf[40] <= altsyncram:CharInfoS.q_a
sf[41] <= altsyncram:CharInfoS.q_a
sf[42] <= altsyncram:CharInfoS.q_a
sf[43] <= altsyncram:CharInfoS.q_a
sf[44] <= altsyncram:CharInfoS.q_a
sf[45] <= altsyncram:CharInfoS.q_a
sf[46] <= altsyncram:CharInfoS.q_a
sf[47] <= altsyncram:CharInfoS.q_a
sf[48] <= altsyncram:CharInfoS.q_a
sf[49] <= altsyncram:CharInfoS.q_a
sf[50] <= altsyncram:CharInfoS.q_a
sf[51] <= altsyncram:CharInfoS.q_a
sf[52] <= altsyncram:CharInfoS.q_a
sf[53] <= altsyncram:CharInfoS.q_a
sf[54] <= altsyncram:CharInfoS.q_a
sf[55] <= altsyncram:CharInfoS.q_a
sf[56] <= altsyncram:CharInfoS.q_a
sf[57] <= altsyncram:CharInfoS.q_a
sf[58] <= altsyncram:CharInfoS.q_a
sf[59] <= altsyncram:CharInfoS.q_a
sf[60] <= altsyncram:CharInfoS.q_a
sf[61] <= altsyncram:CharInfoS.q_a
sf[62] <= altsyncram:CharInfoS.q_a
sf[63] <= altsyncram:CharInfoS.q_a


|main|vga_render:va|char_rom:cr|altsyncram:CharInfoS
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g731:auto_generated.address_a[0]
address_a[1] => altsyncram_g731:auto_generated.address_a[1]
address_a[2] => altsyncram_g731:auto_generated.address_a[2]
address_a[3] => altsyncram_g731:auto_generated.address_a[3]
address_a[4] => altsyncram_g731:auto_generated.address_a[4]
address_a[5] => altsyncram_g731:auto_generated.address_a[5]
address_a[6] => altsyncram_g731:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g731:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g731:auto_generated.q_a[0]
q_a[1] <= altsyncram_g731:auto_generated.q_a[1]
q_a[2] <= altsyncram_g731:auto_generated.q_a[2]
q_a[3] <= altsyncram_g731:auto_generated.q_a[3]
q_a[4] <= altsyncram_g731:auto_generated.q_a[4]
q_a[5] <= altsyncram_g731:auto_generated.q_a[5]
q_a[6] <= altsyncram_g731:auto_generated.q_a[6]
q_a[7] <= altsyncram_g731:auto_generated.q_a[7]
q_a[8] <= altsyncram_g731:auto_generated.q_a[8]
q_a[9] <= altsyncram_g731:auto_generated.q_a[9]
q_a[10] <= altsyncram_g731:auto_generated.q_a[10]
q_a[11] <= altsyncram_g731:auto_generated.q_a[11]
q_a[12] <= altsyncram_g731:auto_generated.q_a[12]
q_a[13] <= altsyncram_g731:auto_generated.q_a[13]
q_a[14] <= altsyncram_g731:auto_generated.q_a[14]
q_a[15] <= altsyncram_g731:auto_generated.q_a[15]
q_a[16] <= altsyncram_g731:auto_generated.q_a[16]
q_a[17] <= altsyncram_g731:auto_generated.q_a[17]
q_a[18] <= altsyncram_g731:auto_generated.q_a[18]
q_a[19] <= altsyncram_g731:auto_generated.q_a[19]
q_a[20] <= altsyncram_g731:auto_generated.q_a[20]
q_a[21] <= altsyncram_g731:auto_generated.q_a[21]
q_a[22] <= altsyncram_g731:auto_generated.q_a[22]
q_a[23] <= altsyncram_g731:auto_generated.q_a[23]
q_a[24] <= altsyncram_g731:auto_generated.q_a[24]
q_a[25] <= altsyncram_g731:auto_generated.q_a[25]
q_a[26] <= altsyncram_g731:auto_generated.q_a[26]
q_a[27] <= altsyncram_g731:auto_generated.q_a[27]
q_a[28] <= altsyncram_g731:auto_generated.q_a[28]
q_a[29] <= altsyncram_g731:auto_generated.q_a[29]
q_a[30] <= altsyncram_g731:auto_generated.q_a[30]
q_a[31] <= altsyncram_g731:auto_generated.q_a[31]
q_a[32] <= altsyncram_g731:auto_generated.q_a[32]
q_a[33] <= altsyncram_g731:auto_generated.q_a[33]
q_a[34] <= altsyncram_g731:auto_generated.q_a[34]
q_a[35] <= altsyncram_g731:auto_generated.q_a[35]
q_a[36] <= altsyncram_g731:auto_generated.q_a[36]
q_a[37] <= altsyncram_g731:auto_generated.q_a[37]
q_a[38] <= altsyncram_g731:auto_generated.q_a[38]
q_a[39] <= altsyncram_g731:auto_generated.q_a[39]
q_a[40] <= altsyncram_g731:auto_generated.q_a[40]
q_a[41] <= altsyncram_g731:auto_generated.q_a[41]
q_a[42] <= altsyncram_g731:auto_generated.q_a[42]
q_a[43] <= altsyncram_g731:auto_generated.q_a[43]
q_a[44] <= altsyncram_g731:auto_generated.q_a[44]
q_a[45] <= altsyncram_g731:auto_generated.q_a[45]
q_a[46] <= altsyncram_g731:auto_generated.q_a[46]
q_a[47] <= altsyncram_g731:auto_generated.q_a[47]
q_a[48] <= altsyncram_g731:auto_generated.q_a[48]
q_a[49] <= altsyncram_g731:auto_generated.q_a[49]
q_a[50] <= altsyncram_g731:auto_generated.q_a[50]
q_a[51] <= altsyncram_g731:auto_generated.q_a[51]
q_a[52] <= altsyncram_g731:auto_generated.q_a[52]
q_a[53] <= altsyncram_g731:auto_generated.q_a[53]
q_a[54] <= altsyncram_g731:auto_generated.q_a[54]
q_a[55] <= altsyncram_g731:auto_generated.q_a[55]
q_a[56] <= altsyncram_g731:auto_generated.q_a[56]
q_a[57] <= altsyncram_g731:auto_generated.q_a[57]
q_a[58] <= altsyncram_g731:auto_generated.q_a[58]
q_a[59] <= altsyncram_g731:auto_generated.q_a[59]
q_a[60] <= altsyncram_g731:auto_generated.q_a[60]
q_a[61] <= altsyncram_g731:auto_generated.q_a[61]
q_a[62] <= altsyncram_g731:auto_generated.q_a[62]
q_a[63] <= altsyncram_g731:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|vga_render:va|char_rom:cr|altsyncram:CharInfoS|altsyncram_g731:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT


|main|vga_render:va|char_rom:cr|altsyncram:CharInfoL
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_a[64] => ~NO_FANOUT~
data_a[65] => ~NO_FANOUT~
data_a[66] => ~NO_FANOUT~
data_a[67] => ~NO_FANOUT~
data_a[68] => ~NO_FANOUT~
data_a[69] => ~NO_FANOUT~
data_a[70] => ~NO_FANOUT~
data_a[71] => ~NO_FANOUT~
data_a[72] => ~NO_FANOUT~
data_a[73] => ~NO_FANOUT~
data_a[74] => ~NO_FANOUT~
data_a[75] => ~NO_FANOUT~
data_a[76] => ~NO_FANOUT~
data_a[77] => ~NO_FANOUT~
data_a[78] => ~NO_FANOUT~
data_a[79] => ~NO_FANOUT~
data_a[80] => ~NO_FANOUT~
data_a[81] => ~NO_FANOUT~
data_a[82] => ~NO_FANOUT~
data_a[83] => ~NO_FANOUT~
data_a[84] => ~NO_FANOUT~
data_a[85] => ~NO_FANOUT~
data_a[86] => ~NO_FANOUT~
data_a[87] => ~NO_FANOUT~
data_a[88] => ~NO_FANOUT~
data_a[89] => ~NO_FANOUT~
data_a[90] => ~NO_FANOUT~
data_a[91] => ~NO_FANOUT~
data_a[92] => ~NO_FANOUT~
data_a[93] => ~NO_FANOUT~
data_a[94] => ~NO_FANOUT~
data_a[95] => ~NO_FANOUT~
data_a[96] => ~NO_FANOUT~
data_a[97] => ~NO_FANOUT~
data_a[98] => ~NO_FANOUT~
data_a[99] => ~NO_FANOUT~
data_a[100] => ~NO_FANOUT~
data_a[101] => ~NO_FANOUT~
data_a[102] => ~NO_FANOUT~
data_a[103] => ~NO_FANOUT~
data_a[104] => ~NO_FANOUT~
data_a[105] => ~NO_FANOUT~
data_a[106] => ~NO_FANOUT~
data_a[107] => ~NO_FANOUT~
data_a[108] => ~NO_FANOUT~
data_a[109] => ~NO_FANOUT~
data_a[110] => ~NO_FANOUT~
data_a[111] => ~NO_FANOUT~
data_a[112] => ~NO_FANOUT~
data_a[113] => ~NO_FANOUT~
data_a[114] => ~NO_FANOUT~
data_a[115] => ~NO_FANOUT~
data_a[116] => ~NO_FANOUT~
data_a[117] => ~NO_FANOUT~
data_a[118] => ~NO_FANOUT~
data_a[119] => ~NO_FANOUT~
data_a[120] => ~NO_FANOUT~
data_a[121] => ~NO_FANOUT~
data_a[122] => ~NO_FANOUT~
data_a[123] => ~NO_FANOUT~
data_a[124] => ~NO_FANOUT~
data_a[125] => ~NO_FANOUT~
data_a[126] => ~NO_FANOUT~
data_a[127] => ~NO_FANOUT~
data_a[128] => ~NO_FANOUT~
data_a[129] => ~NO_FANOUT~
data_a[130] => ~NO_FANOUT~
data_a[131] => ~NO_FANOUT~
data_a[132] => ~NO_FANOUT~
data_a[133] => ~NO_FANOUT~
data_a[134] => ~NO_FANOUT~
data_a[135] => ~NO_FANOUT~
data_a[136] => ~NO_FANOUT~
data_a[137] => ~NO_FANOUT~
data_a[138] => ~NO_FANOUT~
data_a[139] => ~NO_FANOUT~
data_a[140] => ~NO_FANOUT~
data_a[141] => ~NO_FANOUT~
data_a[142] => ~NO_FANOUT~
data_a[143] => ~NO_FANOUT~
data_a[144] => ~NO_FANOUT~
data_a[145] => ~NO_FANOUT~
data_a[146] => ~NO_FANOUT~
data_a[147] => ~NO_FANOUT~
data_a[148] => ~NO_FANOUT~
data_a[149] => ~NO_FANOUT~
data_a[150] => ~NO_FANOUT~
data_a[151] => ~NO_FANOUT~
data_a[152] => ~NO_FANOUT~
data_a[153] => ~NO_FANOUT~
data_a[154] => ~NO_FANOUT~
data_a[155] => ~NO_FANOUT~
data_a[156] => ~NO_FANOUT~
data_a[157] => ~NO_FANOUT~
data_a[158] => ~NO_FANOUT~
data_a[159] => ~NO_FANOUT~
data_a[160] => ~NO_FANOUT~
data_a[161] => ~NO_FANOUT~
data_a[162] => ~NO_FANOUT~
data_a[163] => ~NO_FANOUT~
data_a[164] => ~NO_FANOUT~
data_a[165] => ~NO_FANOUT~
data_a[166] => ~NO_FANOUT~
data_a[167] => ~NO_FANOUT~
data_a[168] => ~NO_FANOUT~
data_a[169] => ~NO_FANOUT~
data_a[170] => ~NO_FANOUT~
data_a[171] => ~NO_FANOUT~
data_a[172] => ~NO_FANOUT~
data_a[173] => ~NO_FANOUT~
data_a[174] => ~NO_FANOUT~
data_a[175] => ~NO_FANOUT~
data_a[176] => ~NO_FANOUT~
data_a[177] => ~NO_FANOUT~
data_a[178] => ~NO_FANOUT~
data_a[179] => ~NO_FANOUT~
data_a[180] => ~NO_FANOUT~
data_a[181] => ~NO_FANOUT~
data_a[182] => ~NO_FANOUT~
data_a[183] => ~NO_FANOUT~
data_a[184] => ~NO_FANOUT~
data_a[185] => ~NO_FANOUT~
data_a[186] => ~NO_FANOUT~
data_a[187] => ~NO_FANOUT~
data_a[188] => ~NO_FANOUT~
data_a[189] => ~NO_FANOUT~
data_a[190] => ~NO_FANOUT~
data_a[191] => ~NO_FANOUT~
data_a[192] => ~NO_FANOUT~
data_a[193] => ~NO_FANOUT~
data_a[194] => ~NO_FANOUT~
data_a[195] => ~NO_FANOUT~
data_a[196] => ~NO_FANOUT~
data_a[197] => ~NO_FANOUT~
data_a[198] => ~NO_FANOUT~
data_a[199] => ~NO_FANOUT~
data_a[200] => ~NO_FANOUT~
data_a[201] => ~NO_FANOUT~
data_a[202] => ~NO_FANOUT~
data_a[203] => ~NO_FANOUT~
data_a[204] => ~NO_FANOUT~
data_a[205] => ~NO_FANOUT~
data_a[206] => ~NO_FANOUT~
data_a[207] => ~NO_FANOUT~
data_a[208] => ~NO_FANOUT~
data_a[209] => ~NO_FANOUT~
data_a[210] => ~NO_FANOUT~
data_a[211] => ~NO_FANOUT~
data_a[212] => ~NO_FANOUT~
data_a[213] => ~NO_FANOUT~
data_a[214] => ~NO_FANOUT~
data_a[215] => ~NO_FANOUT~
data_a[216] => ~NO_FANOUT~
data_a[217] => ~NO_FANOUT~
data_a[218] => ~NO_FANOUT~
data_a[219] => ~NO_FANOUT~
data_a[220] => ~NO_FANOUT~
data_a[221] => ~NO_FANOUT~
data_a[222] => ~NO_FANOUT~
data_a[223] => ~NO_FANOUT~
data_a[224] => ~NO_FANOUT~
data_a[225] => ~NO_FANOUT~
data_a[226] => ~NO_FANOUT~
data_a[227] => ~NO_FANOUT~
data_a[228] => ~NO_FANOUT~
data_a[229] => ~NO_FANOUT~
data_a[230] => ~NO_FANOUT~
data_a[231] => ~NO_FANOUT~
data_a[232] => ~NO_FANOUT~
data_a[233] => ~NO_FANOUT~
data_a[234] => ~NO_FANOUT~
data_a[235] => ~NO_FANOUT~
data_a[236] => ~NO_FANOUT~
data_a[237] => ~NO_FANOUT~
data_a[238] => ~NO_FANOUT~
data_a[239] => ~NO_FANOUT~
data_a[240] => ~NO_FANOUT~
data_a[241] => ~NO_FANOUT~
data_a[242] => ~NO_FANOUT~
data_a[243] => ~NO_FANOUT~
data_a[244] => ~NO_FANOUT~
data_a[245] => ~NO_FANOUT~
data_a[246] => ~NO_FANOUT~
data_a[247] => ~NO_FANOUT~
data_a[248] => ~NO_FANOUT~
data_a[249] => ~NO_FANOUT~
data_a[250] => ~NO_FANOUT~
data_a[251] => ~NO_FANOUT~
data_a[252] => ~NO_FANOUT~
data_a[253] => ~NO_FANOUT~
data_a[254] => ~NO_FANOUT~
data_a[255] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s831:auto_generated.address_a[0]
address_a[1] => altsyncram_s831:auto_generated.address_a[1]
address_a[2] => altsyncram_s831:auto_generated.address_a[2]
address_a[3] => altsyncram_s831:auto_generated.address_a[3]
address_a[4] => altsyncram_s831:auto_generated.address_a[4]
address_a[5] => altsyncram_s831:auto_generated.address_a[5]
address_a[6] => altsyncram_s831:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s831:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s831:auto_generated.q_a[0]
q_a[1] <= altsyncram_s831:auto_generated.q_a[1]
q_a[2] <= altsyncram_s831:auto_generated.q_a[2]
q_a[3] <= altsyncram_s831:auto_generated.q_a[3]
q_a[4] <= altsyncram_s831:auto_generated.q_a[4]
q_a[5] <= altsyncram_s831:auto_generated.q_a[5]
q_a[6] <= altsyncram_s831:auto_generated.q_a[6]
q_a[7] <= altsyncram_s831:auto_generated.q_a[7]
q_a[8] <= altsyncram_s831:auto_generated.q_a[8]
q_a[9] <= altsyncram_s831:auto_generated.q_a[9]
q_a[10] <= altsyncram_s831:auto_generated.q_a[10]
q_a[11] <= altsyncram_s831:auto_generated.q_a[11]
q_a[12] <= altsyncram_s831:auto_generated.q_a[12]
q_a[13] <= altsyncram_s831:auto_generated.q_a[13]
q_a[14] <= altsyncram_s831:auto_generated.q_a[14]
q_a[15] <= altsyncram_s831:auto_generated.q_a[15]
q_a[16] <= altsyncram_s831:auto_generated.q_a[16]
q_a[17] <= altsyncram_s831:auto_generated.q_a[17]
q_a[18] <= altsyncram_s831:auto_generated.q_a[18]
q_a[19] <= altsyncram_s831:auto_generated.q_a[19]
q_a[20] <= altsyncram_s831:auto_generated.q_a[20]
q_a[21] <= altsyncram_s831:auto_generated.q_a[21]
q_a[22] <= altsyncram_s831:auto_generated.q_a[22]
q_a[23] <= altsyncram_s831:auto_generated.q_a[23]
q_a[24] <= altsyncram_s831:auto_generated.q_a[24]
q_a[25] <= altsyncram_s831:auto_generated.q_a[25]
q_a[26] <= altsyncram_s831:auto_generated.q_a[26]
q_a[27] <= altsyncram_s831:auto_generated.q_a[27]
q_a[28] <= altsyncram_s831:auto_generated.q_a[28]
q_a[29] <= altsyncram_s831:auto_generated.q_a[29]
q_a[30] <= altsyncram_s831:auto_generated.q_a[30]
q_a[31] <= altsyncram_s831:auto_generated.q_a[31]
q_a[32] <= altsyncram_s831:auto_generated.q_a[32]
q_a[33] <= altsyncram_s831:auto_generated.q_a[33]
q_a[34] <= altsyncram_s831:auto_generated.q_a[34]
q_a[35] <= altsyncram_s831:auto_generated.q_a[35]
q_a[36] <= altsyncram_s831:auto_generated.q_a[36]
q_a[37] <= altsyncram_s831:auto_generated.q_a[37]
q_a[38] <= altsyncram_s831:auto_generated.q_a[38]
q_a[39] <= altsyncram_s831:auto_generated.q_a[39]
q_a[40] <= altsyncram_s831:auto_generated.q_a[40]
q_a[41] <= altsyncram_s831:auto_generated.q_a[41]
q_a[42] <= altsyncram_s831:auto_generated.q_a[42]
q_a[43] <= altsyncram_s831:auto_generated.q_a[43]
q_a[44] <= altsyncram_s831:auto_generated.q_a[44]
q_a[45] <= altsyncram_s831:auto_generated.q_a[45]
q_a[46] <= altsyncram_s831:auto_generated.q_a[46]
q_a[47] <= altsyncram_s831:auto_generated.q_a[47]
q_a[48] <= altsyncram_s831:auto_generated.q_a[48]
q_a[49] <= altsyncram_s831:auto_generated.q_a[49]
q_a[50] <= altsyncram_s831:auto_generated.q_a[50]
q_a[51] <= altsyncram_s831:auto_generated.q_a[51]
q_a[52] <= altsyncram_s831:auto_generated.q_a[52]
q_a[53] <= altsyncram_s831:auto_generated.q_a[53]
q_a[54] <= altsyncram_s831:auto_generated.q_a[54]
q_a[55] <= altsyncram_s831:auto_generated.q_a[55]
q_a[56] <= altsyncram_s831:auto_generated.q_a[56]
q_a[57] <= altsyncram_s831:auto_generated.q_a[57]
q_a[58] <= altsyncram_s831:auto_generated.q_a[58]
q_a[59] <= altsyncram_s831:auto_generated.q_a[59]
q_a[60] <= altsyncram_s831:auto_generated.q_a[60]
q_a[61] <= altsyncram_s831:auto_generated.q_a[61]
q_a[62] <= altsyncram_s831:auto_generated.q_a[62]
q_a[63] <= altsyncram_s831:auto_generated.q_a[63]
q_a[64] <= altsyncram_s831:auto_generated.q_a[64]
q_a[65] <= altsyncram_s831:auto_generated.q_a[65]
q_a[66] <= altsyncram_s831:auto_generated.q_a[66]
q_a[67] <= altsyncram_s831:auto_generated.q_a[67]
q_a[68] <= altsyncram_s831:auto_generated.q_a[68]
q_a[69] <= altsyncram_s831:auto_generated.q_a[69]
q_a[70] <= altsyncram_s831:auto_generated.q_a[70]
q_a[71] <= altsyncram_s831:auto_generated.q_a[71]
q_a[72] <= altsyncram_s831:auto_generated.q_a[72]
q_a[73] <= altsyncram_s831:auto_generated.q_a[73]
q_a[74] <= altsyncram_s831:auto_generated.q_a[74]
q_a[75] <= altsyncram_s831:auto_generated.q_a[75]
q_a[76] <= altsyncram_s831:auto_generated.q_a[76]
q_a[77] <= altsyncram_s831:auto_generated.q_a[77]
q_a[78] <= altsyncram_s831:auto_generated.q_a[78]
q_a[79] <= altsyncram_s831:auto_generated.q_a[79]
q_a[80] <= altsyncram_s831:auto_generated.q_a[80]
q_a[81] <= altsyncram_s831:auto_generated.q_a[81]
q_a[82] <= altsyncram_s831:auto_generated.q_a[82]
q_a[83] <= altsyncram_s831:auto_generated.q_a[83]
q_a[84] <= altsyncram_s831:auto_generated.q_a[84]
q_a[85] <= altsyncram_s831:auto_generated.q_a[85]
q_a[86] <= altsyncram_s831:auto_generated.q_a[86]
q_a[87] <= altsyncram_s831:auto_generated.q_a[87]
q_a[88] <= altsyncram_s831:auto_generated.q_a[88]
q_a[89] <= altsyncram_s831:auto_generated.q_a[89]
q_a[90] <= altsyncram_s831:auto_generated.q_a[90]
q_a[91] <= altsyncram_s831:auto_generated.q_a[91]
q_a[92] <= altsyncram_s831:auto_generated.q_a[92]
q_a[93] <= altsyncram_s831:auto_generated.q_a[93]
q_a[94] <= altsyncram_s831:auto_generated.q_a[94]
q_a[95] <= altsyncram_s831:auto_generated.q_a[95]
q_a[96] <= altsyncram_s831:auto_generated.q_a[96]
q_a[97] <= altsyncram_s831:auto_generated.q_a[97]
q_a[98] <= altsyncram_s831:auto_generated.q_a[98]
q_a[99] <= altsyncram_s831:auto_generated.q_a[99]
q_a[100] <= altsyncram_s831:auto_generated.q_a[100]
q_a[101] <= altsyncram_s831:auto_generated.q_a[101]
q_a[102] <= altsyncram_s831:auto_generated.q_a[102]
q_a[103] <= altsyncram_s831:auto_generated.q_a[103]
q_a[104] <= altsyncram_s831:auto_generated.q_a[104]
q_a[105] <= altsyncram_s831:auto_generated.q_a[105]
q_a[106] <= altsyncram_s831:auto_generated.q_a[106]
q_a[107] <= altsyncram_s831:auto_generated.q_a[107]
q_a[108] <= altsyncram_s831:auto_generated.q_a[108]
q_a[109] <= altsyncram_s831:auto_generated.q_a[109]
q_a[110] <= altsyncram_s831:auto_generated.q_a[110]
q_a[111] <= altsyncram_s831:auto_generated.q_a[111]
q_a[112] <= altsyncram_s831:auto_generated.q_a[112]
q_a[113] <= altsyncram_s831:auto_generated.q_a[113]
q_a[114] <= altsyncram_s831:auto_generated.q_a[114]
q_a[115] <= altsyncram_s831:auto_generated.q_a[115]
q_a[116] <= altsyncram_s831:auto_generated.q_a[116]
q_a[117] <= altsyncram_s831:auto_generated.q_a[117]
q_a[118] <= altsyncram_s831:auto_generated.q_a[118]
q_a[119] <= altsyncram_s831:auto_generated.q_a[119]
q_a[120] <= altsyncram_s831:auto_generated.q_a[120]
q_a[121] <= altsyncram_s831:auto_generated.q_a[121]
q_a[122] <= altsyncram_s831:auto_generated.q_a[122]
q_a[123] <= altsyncram_s831:auto_generated.q_a[123]
q_a[124] <= altsyncram_s831:auto_generated.q_a[124]
q_a[125] <= altsyncram_s831:auto_generated.q_a[125]
q_a[126] <= altsyncram_s831:auto_generated.q_a[126]
q_a[127] <= altsyncram_s831:auto_generated.q_a[127]
q_a[128] <= altsyncram_s831:auto_generated.q_a[128]
q_a[129] <= altsyncram_s831:auto_generated.q_a[129]
q_a[130] <= altsyncram_s831:auto_generated.q_a[130]
q_a[131] <= altsyncram_s831:auto_generated.q_a[131]
q_a[132] <= altsyncram_s831:auto_generated.q_a[132]
q_a[133] <= altsyncram_s831:auto_generated.q_a[133]
q_a[134] <= altsyncram_s831:auto_generated.q_a[134]
q_a[135] <= altsyncram_s831:auto_generated.q_a[135]
q_a[136] <= altsyncram_s831:auto_generated.q_a[136]
q_a[137] <= altsyncram_s831:auto_generated.q_a[137]
q_a[138] <= altsyncram_s831:auto_generated.q_a[138]
q_a[139] <= altsyncram_s831:auto_generated.q_a[139]
q_a[140] <= altsyncram_s831:auto_generated.q_a[140]
q_a[141] <= altsyncram_s831:auto_generated.q_a[141]
q_a[142] <= altsyncram_s831:auto_generated.q_a[142]
q_a[143] <= altsyncram_s831:auto_generated.q_a[143]
q_a[144] <= altsyncram_s831:auto_generated.q_a[144]
q_a[145] <= altsyncram_s831:auto_generated.q_a[145]
q_a[146] <= altsyncram_s831:auto_generated.q_a[146]
q_a[147] <= altsyncram_s831:auto_generated.q_a[147]
q_a[148] <= altsyncram_s831:auto_generated.q_a[148]
q_a[149] <= altsyncram_s831:auto_generated.q_a[149]
q_a[150] <= altsyncram_s831:auto_generated.q_a[150]
q_a[151] <= altsyncram_s831:auto_generated.q_a[151]
q_a[152] <= altsyncram_s831:auto_generated.q_a[152]
q_a[153] <= altsyncram_s831:auto_generated.q_a[153]
q_a[154] <= altsyncram_s831:auto_generated.q_a[154]
q_a[155] <= altsyncram_s831:auto_generated.q_a[155]
q_a[156] <= altsyncram_s831:auto_generated.q_a[156]
q_a[157] <= altsyncram_s831:auto_generated.q_a[157]
q_a[158] <= altsyncram_s831:auto_generated.q_a[158]
q_a[159] <= altsyncram_s831:auto_generated.q_a[159]
q_a[160] <= altsyncram_s831:auto_generated.q_a[160]
q_a[161] <= altsyncram_s831:auto_generated.q_a[161]
q_a[162] <= altsyncram_s831:auto_generated.q_a[162]
q_a[163] <= altsyncram_s831:auto_generated.q_a[163]
q_a[164] <= altsyncram_s831:auto_generated.q_a[164]
q_a[165] <= altsyncram_s831:auto_generated.q_a[165]
q_a[166] <= altsyncram_s831:auto_generated.q_a[166]
q_a[167] <= altsyncram_s831:auto_generated.q_a[167]
q_a[168] <= altsyncram_s831:auto_generated.q_a[168]
q_a[169] <= altsyncram_s831:auto_generated.q_a[169]
q_a[170] <= altsyncram_s831:auto_generated.q_a[170]
q_a[171] <= altsyncram_s831:auto_generated.q_a[171]
q_a[172] <= altsyncram_s831:auto_generated.q_a[172]
q_a[173] <= altsyncram_s831:auto_generated.q_a[173]
q_a[174] <= altsyncram_s831:auto_generated.q_a[174]
q_a[175] <= altsyncram_s831:auto_generated.q_a[175]
q_a[176] <= altsyncram_s831:auto_generated.q_a[176]
q_a[177] <= altsyncram_s831:auto_generated.q_a[177]
q_a[178] <= altsyncram_s831:auto_generated.q_a[178]
q_a[179] <= altsyncram_s831:auto_generated.q_a[179]
q_a[180] <= altsyncram_s831:auto_generated.q_a[180]
q_a[181] <= altsyncram_s831:auto_generated.q_a[181]
q_a[182] <= altsyncram_s831:auto_generated.q_a[182]
q_a[183] <= altsyncram_s831:auto_generated.q_a[183]
q_a[184] <= altsyncram_s831:auto_generated.q_a[184]
q_a[185] <= altsyncram_s831:auto_generated.q_a[185]
q_a[186] <= altsyncram_s831:auto_generated.q_a[186]
q_a[187] <= altsyncram_s831:auto_generated.q_a[187]
q_a[188] <= altsyncram_s831:auto_generated.q_a[188]
q_a[189] <= altsyncram_s831:auto_generated.q_a[189]
q_a[190] <= altsyncram_s831:auto_generated.q_a[190]
q_a[191] <= altsyncram_s831:auto_generated.q_a[191]
q_a[192] <= altsyncram_s831:auto_generated.q_a[192]
q_a[193] <= altsyncram_s831:auto_generated.q_a[193]
q_a[194] <= altsyncram_s831:auto_generated.q_a[194]
q_a[195] <= altsyncram_s831:auto_generated.q_a[195]
q_a[196] <= altsyncram_s831:auto_generated.q_a[196]
q_a[197] <= altsyncram_s831:auto_generated.q_a[197]
q_a[198] <= altsyncram_s831:auto_generated.q_a[198]
q_a[199] <= altsyncram_s831:auto_generated.q_a[199]
q_a[200] <= altsyncram_s831:auto_generated.q_a[200]
q_a[201] <= altsyncram_s831:auto_generated.q_a[201]
q_a[202] <= altsyncram_s831:auto_generated.q_a[202]
q_a[203] <= altsyncram_s831:auto_generated.q_a[203]
q_a[204] <= altsyncram_s831:auto_generated.q_a[204]
q_a[205] <= altsyncram_s831:auto_generated.q_a[205]
q_a[206] <= altsyncram_s831:auto_generated.q_a[206]
q_a[207] <= altsyncram_s831:auto_generated.q_a[207]
q_a[208] <= altsyncram_s831:auto_generated.q_a[208]
q_a[209] <= altsyncram_s831:auto_generated.q_a[209]
q_a[210] <= altsyncram_s831:auto_generated.q_a[210]
q_a[211] <= altsyncram_s831:auto_generated.q_a[211]
q_a[212] <= altsyncram_s831:auto_generated.q_a[212]
q_a[213] <= altsyncram_s831:auto_generated.q_a[213]
q_a[214] <= altsyncram_s831:auto_generated.q_a[214]
q_a[215] <= altsyncram_s831:auto_generated.q_a[215]
q_a[216] <= altsyncram_s831:auto_generated.q_a[216]
q_a[217] <= altsyncram_s831:auto_generated.q_a[217]
q_a[218] <= altsyncram_s831:auto_generated.q_a[218]
q_a[219] <= altsyncram_s831:auto_generated.q_a[219]
q_a[220] <= altsyncram_s831:auto_generated.q_a[220]
q_a[221] <= altsyncram_s831:auto_generated.q_a[221]
q_a[222] <= altsyncram_s831:auto_generated.q_a[222]
q_a[223] <= altsyncram_s831:auto_generated.q_a[223]
q_a[224] <= altsyncram_s831:auto_generated.q_a[224]
q_a[225] <= altsyncram_s831:auto_generated.q_a[225]
q_a[226] <= altsyncram_s831:auto_generated.q_a[226]
q_a[227] <= altsyncram_s831:auto_generated.q_a[227]
q_a[228] <= altsyncram_s831:auto_generated.q_a[228]
q_a[229] <= altsyncram_s831:auto_generated.q_a[229]
q_a[230] <= altsyncram_s831:auto_generated.q_a[230]
q_a[231] <= altsyncram_s831:auto_generated.q_a[231]
q_a[232] <= altsyncram_s831:auto_generated.q_a[232]
q_a[233] <= altsyncram_s831:auto_generated.q_a[233]
q_a[234] <= altsyncram_s831:auto_generated.q_a[234]
q_a[235] <= altsyncram_s831:auto_generated.q_a[235]
q_a[236] <= altsyncram_s831:auto_generated.q_a[236]
q_a[237] <= altsyncram_s831:auto_generated.q_a[237]
q_a[238] <= altsyncram_s831:auto_generated.q_a[238]
q_a[239] <= altsyncram_s831:auto_generated.q_a[239]
q_a[240] <= altsyncram_s831:auto_generated.q_a[240]
q_a[241] <= altsyncram_s831:auto_generated.q_a[241]
q_a[242] <= altsyncram_s831:auto_generated.q_a[242]
q_a[243] <= altsyncram_s831:auto_generated.q_a[243]
q_a[244] <= altsyncram_s831:auto_generated.q_a[244]
q_a[245] <= altsyncram_s831:auto_generated.q_a[245]
q_a[246] <= altsyncram_s831:auto_generated.q_a[246]
q_a[247] <= altsyncram_s831:auto_generated.q_a[247]
q_a[248] <= altsyncram_s831:auto_generated.q_a[248]
q_a[249] <= altsyncram_s831:auto_generated.q_a[249]
q_a[250] <= altsyncram_s831:auto_generated.q_a[250]
q_a[251] <= altsyncram_s831:auto_generated.q_a[251]
q_a[252] <= altsyncram_s831:auto_generated.q_a[252]
q_a[253] <= altsyncram_s831:auto_generated.q_a[253]
q_a[254] <= altsyncram_s831:auto_generated.q_a[254]
q_a[255] <= altsyncram_s831:auto_generated.q_a[255]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main|vga_render:va|char_rom:cr|altsyncram:CharInfoL|altsyncram_s831:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[0] => ram_block1a224.PORTAADDR
address_a[0] => ram_block1a225.PORTAADDR
address_a[0] => ram_block1a226.PORTAADDR
address_a[0] => ram_block1a227.PORTAADDR
address_a[0] => ram_block1a228.PORTAADDR
address_a[0] => ram_block1a229.PORTAADDR
address_a[0] => ram_block1a230.PORTAADDR
address_a[0] => ram_block1a231.PORTAADDR
address_a[0] => ram_block1a232.PORTAADDR
address_a[0] => ram_block1a233.PORTAADDR
address_a[0] => ram_block1a234.PORTAADDR
address_a[0] => ram_block1a235.PORTAADDR
address_a[0] => ram_block1a236.PORTAADDR
address_a[0] => ram_block1a237.PORTAADDR
address_a[0] => ram_block1a238.PORTAADDR
address_a[0] => ram_block1a239.PORTAADDR
address_a[0] => ram_block1a240.PORTAADDR
address_a[0] => ram_block1a241.PORTAADDR
address_a[0] => ram_block1a242.PORTAADDR
address_a[0] => ram_block1a243.PORTAADDR
address_a[0] => ram_block1a244.PORTAADDR
address_a[0] => ram_block1a245.PORTAADDR
address_a[0] => ram_block1a246.PORTAADDR
address_a[0] => ram_block1a247.PORTAADDR
address_a[0] => ram_block1a248.PORTAADDR
address_a[0] => ram_block1a249.PORTAADDR
address_a[0] => ram_block1a250.PORTAADDR
address_a[0] => ram_block1a251.PORTAADDR
address_a[0] => ram_block1a252.PORTAADDR
address_a[0] => ram_block1a253.PORTAADDR
address_a[0] => ram_block1a254.PORTAADDR
address_a[0] => ram_block1a255.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[1] => ram_block1a224.PORTAADDR1
address_a[1] => ram_block1a225.PORTAADDR1
address_a[1] => ram_block1a226.PORTAADDR1
address_a[1] => ram_block1a227.PORTAADDR1
address_a[1] => ram_block1a228.PORTAADDR1
address_a[1] => ram_block1a229.PORTAADDR1
address_a[1] => ram_block1a230.PORTAADDR1
address_a[1] => ram_block1a231.PORTAADDR1
address_a[1] => ram_block1a232.PORTAADDR1
address_a[1] => ram_block1a233.PORTAADDR1
address_a[1] => ram_block1a234.PORTAADDR1
address_a[1] => ram_block1a235.PORTAADDR1
address_a[1] => ram_block1a236.PORTAADDR1
address_a[1] => ram_block1a237.PORTAADDR1
address_a[1] => ram_block1a238.PORTAADDR1
address_a[1] => ram_block1a239.PORTAADDR1
address_a[1] => ram_block1a240.PORTAADDR1
address_a[1] => ram_block1a241.PORTAADDR1
address_a[1] => ram_block1a242.PORTAADDR1
address_a[1] => ram_block1a243.PORTAADDR1
address_a[1] => ram_block1a244.PORTAADDR1
address_a[1] => ram_block1a245.PORTAADDR1
address_a[1] => ram_block1a246.PORTAADDR1
address_a[1] => ram_block1a247.PORTAADDR1
address_a[1] => ram_block1a248.PORTAADDR1
address_a[1] => ram_block1a249.PORTAADDR1
address_a[1] => ram_block1a250.PORTAADDR1
address_a[1] => ram_block1a251.PORTAADDR1
address_a[1] => ram_block1a252.PORTAADDR1
address_a[1] => ram_block1a253.PORTAADDR1
address_a[1] => ram_block1a254.PORTAADDR1
address_a[1] => ram_block1a255.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[2] => ram_block1a224.PORTAADDR2
address_a[2] => ram_block1a225.PORTAADDR2
address_a[2] => ram_block1a226.PORTAADDR2
address_a[2] => ram_block1a227.PORTAADDR2
address_a[2] => ram_block1a228.PORTAADDR2
address_a[2] => ram_block1a229.PORTAADDR2
address_a[2] => ram_block1a230.PORTAADDR2
address_a[2] => ram_block1a231.PORTAADDR2
address_a[2] => ram_block1a232.PORTAADDR2
address_a[2] => ram_block1a233.PORTAADDR2
address_a[2] => ram_block1a234.PORTAADDR2
address_a[2] => ram_block1a235.PORTAADDR2
address_a[2] => ram_block1a236.PORTAADDR2
address_a[2] => ram_block1a237.PORTAADDR2
address_a[2] => ram_block1a238.PORTAADDR2
address_a[2] => ram_block1a239.PORTAADDR2
address_a[2] => ram_block1a240.PORTAADDR2
address_a[2] => ram_block1a241.PORTAADDR2
address_a[2] => ram_block1a242.PORTAADDR2
address_a[2] => ram_block1a243.PORTAADDR2
address_a[2] => ram_block1a244.PORTAADDR2
address_a[2] => ram_block1a245.PORTAADDR2
address_a[2] => ram_block1a246.PORTAADDR2
address_a[2] => ram_block1a247.PORTAADDR2
address_a[2] => ram_block1a248.PORTAADDR2
address_a[2] => ram_block1a249.PORTAADDR2
address_a[2] => ram_block1a250.PORTAADDR2
address_a[2] => ram_block1a251.PORTAADDR2
address_a[2] => ram_block1a252.PORTAADDR2
address_a[2] => ram_block1a253.PORTAADDR2
address_a[2] => ram_block1a254.PORTAADDR2
address_a[2] => ram_block1a255.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[3] => ram_block1a192.PORTAADDR3
address_a[3] => ram_block1a193.PORTAADDR3
address_a[3] => ram_block1a194.PORTAADDR3
address_a[3] => ram_block1a195.PORTAADDR3
address_a[3] => ram_block1a196.PORTAADDR3
address_a[3] => ram_block1a197.PORTAADDR3
address_a[3] => ram_block1a198.PORTAADDR3
address_a[3] => ram_block1a199.PORTAADDR3
address_a[3] => ram_block1a200.PORTAADDR3
address_a[3] => ram_block1a201.PORTAADDR3
address_a[3] => ram_block1a202.PORTAADDR3
address_a[3] => ram_block1a203.PORTAADDR3
address_a[3] => ram_block1a204.PORTAADDR3
address_a[3] => ram_block1a205.PORTAADDR3
address_a[3] => ram_block1a206.PORTAADDR3
address_a[3] => ram_block1a207.PORTAADDR3
address_a[3] => ram_block1a208.PORTAADDR3
address_a[3] => ram_block1a209.PORTAADDR3
address_a[3] => ram_block1a210.PORTAADDR3
address_a[3] => ram_block1a211.PORTAADDR3
address_a[3] => ram_block1a212.PORTAADDR3
address_a[3] => ram_block1a213.PORTAADDR3
address_a[3] => ram_block1a214.PORTAADDR3
address_a[3] => ram_block1a215.PORTAADDR3
address_a[3] => ram_block1a216.PORTAADDR3
address_a[3] => ram_block1a217.PORTAADDR3
address_a[3] => ram_block1a218.PORTAADDR3
address_a[3] => ram_block1a219.PORTAADDR3
address_a[3] => ram_block1a220.PORTAADDR3
address_a[3] => ram_block1a221.PORTAADDR3
address_a[3] => ram_block1a222.PORTAADDR3
address_a[3] => ram_block1a223.PORTAADDR3
address_a[3] => ram_block1a224.PORTAADDR3
address_a[3] => ram_block1a225.PORTAADDR3
address_a[3] => ram_block1a226.PORTAADDR3
address_a[3] => ram_block1a227.PORTAADDR3
address_a[3] => ram_block1a228.PORTAADDR3
address_a[3] => ram_block1a229.PORTAADDR3
address_a[3] => ram_block1a230.PORTAADDR3
address_a[3] => ram_block1a231.PORTAADDR3
address_a[3] => ram_block1a232.PORTAADDR3
address_a[3] => ram_block1a233.PORTAADDR3
address_a[3] => ram_block1a234.PORTAADDR3
address_a[3] => ram_block1a235.PORTAADDR3
address_a[3] => ram_block1a236.PORTAADDR3
address_a[3] => ram_block1a237.PORTAADDR3
address_a[3] => ram_block1a238.PORTAADDR3
address_a[3] => ram_block1a239.PORTAADDR3
address_a[3] => ram_block1a240.PORTAADDR3
address_a[3] => ram_block1a241.PORTAADDR3
address_a[3] => ram_block1a242.PORTAADDR3
address_a[3] => ram_block1a243.PORTAADDR3
address_a[3] => ram_block1a244.PORTAADDR3
address_a[3] => ram_block1a245.PORTAADDR3
address_a[3] => ram_block1a246.PORTAADDR3
address_a[3] => ram_block1a247.PORTAADDR3
address_a[3] => ram_block1a248.PORTAADDR3
address_a[3] => ram_block1a249.PORTAADDR3
address_a[3] => ram_block1a250.PORTAADDR3
address_a[3] => ram_block1a251.PORTAADDR3
address_a[3] => ram_block1a252.PORTAADDR3
address_a[3] => ram_block1a253.PORTAADDR3
address_a[3] => ram_block1a254.PORTAADDR3
address_a[3] => ram_block1a255.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[4] => ram_block1a192.PORTAADDR4
address_a[4] => ram_block1a193.PORTAADDR4
address_a[4] => ram_block1a194.PORTAADDR4
address_a[4] => ram_block1a195.PORTAADDR4
address_a[4] => ram_block1a196.PORTAADDR4
address_a[4] => ram_block1a197.PORTAADDR4
address_a[4] => ram_block1a198.PORTAADDR4
address_a[4] => ram_block1a199.PORTAADDR4
address_a[4] => ram_block1a200.PORTAADDR4
address_a[4] => ram_block1a201.PORTAADDR4
address_a[4] => ram_block1a202.PORTAADDR4
address_a[4] => ram_block1a203.PORTAADDR4
address_a[4] => ram_block1a204.PORTAADDR4
address_a[4] => ram_block1a205.PORTAADDR4
address_a[4] => ram_block1a206.PORTAADDR4
address_a[4] => ram_block1a207.PORTAADDR4
address_a[4] => ram_block1a208.PORTAADDR4
address_a[4] => ram_block1a209.PORTAADDR4
address_a[4] => ram_block1a210.PORTAADDR4
address_a[4] => ram_block1a211.PORTAADDR4
address_a[4] => ram_block1a212.PORTAADDR4
address_a[4] => ram_block1a213.PORTAADDR4
address_a[4] => ram_block1a214.PORTAADDR4
address_a[4] => ram_block1a215.PORTAADDR4
address_a[4] => ram_block1a216.PORTAADDR4
address_a[4] => ram_block1a217.PORTAADDR4
address_a[4] => ram_block1a218.PORTAADDR4
address_a[4] => ram_block1a219.PORTAADDR4
address_a[4] => ram_block1a220.PORTAADDR4
address_a[4] => ram_block1a221.PORTAADDR4
address_a[4] => ram_block1a222.PORTAADDR4
address_a[4] => ram_block1a223.PORTAADDR4
address_a[4] => ram_block1a224.PORTAADDR4
address_a[4] => ram_block1a225.PORTAADDR4
address_a[4] => ram_block1a226.PORTAADDR4
address_a[4] => ram_block1a227.PORTAADDR4
address_a[4] => ram_block1a228.PORTAADDR4
address_a[4] => ram_block1a229.PORTAADDR4
address_a[4] => ram_block1a230.PORTAADDR4
address_a[4] => ram_block1a231.PORTAADDR4
address_a[4] => ram_block1a232.PORTAADDR4
address_a[4] => ram_block1a233.PORTAADDR4
address_a[4] => ram_block1a234.PORTAADDR4
address_a[4] => ram_block1a235.PORTAADDR4
address_a[4] => ram_block1a236.PORTAADDR4
address_a[4] => ram_block1a237.PORTAADDR4
address_a[4] => ram_block1a238.PORTAADDR4
address_a[4] => ram_block1a239.PORTAADDR4
address_a[4] => ram_block1a240.PORTAADDR4
address_a[4] => ram_block1a241.PORTAADDR4
address_a[4] => ram_block1a242.PORTAADDR4
address_a[4] => ram_block1a243.PORTAADDR4
address_a[4] => ram_block1a244.PORTAADDR4
address_a[4] => ram_block1a245.PORTAADDR4
address_a[4] => ram_block1a246.PORTAADDR4
address_a[4] => ram_block1a247.PORTAADDR4
address_a[4] => ram_block1a248.PORTAADDR4
address_a[4] => ram_block1a249.PORTAADDR4
address_a[4] => ram_block1a250.PORTAADDR4
address_a[4] => ram_block1a251.PORTAADDR4
address_a[4] => ram_block1a252.PORTAADDR4
address_a[4] => ram_block1a253.PORTAADDR4
address_a[4] => ram_block1a254.PORTAADDR4
address_a[4] => ram_block1a255.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[5] => ram_block1a192.PORTAADDR5
address_a[5] => ram_block1a193.PORTAADDR5
address_a[5] => ram_block1a194.PORTAADDR5
address_a[5] => ram_block1a195.PORTAADDR5
address_a[5] => ram_block1a196.PORTAADDR5
address_a[5] => ram_block1a197.PORTAADDR5
address_a[5] => ram_block1a198.PORTAADDR5
address_a[5] => ram_block1a199.PORTAADDR5
address_a[5] => ram_block1a200.PORTAADDR5
address_a[5] => ram_block1a201.PORTAADDR5
address_a[5] => ram_block1a202.PORTAADDR5
address_a[5] => ram_block1a203.PORTAADDR5
address_a[5] => ram_block1a204.PORTAADDR5
address_a[5] => ram_block1a205.PORTAADDR5
address_a[5] => ram_block1a206.PORTAADDR5
address_a[5] => ram_block1a207.PORTAADDR5
address_a[5] => ram_block1a208.PORTAADDR5
address_a[5] => ram_block1a209.PORTAADDR5
address_a[5] => ram_block1a210.PORTAADDR5
address_a[5] => ram_block1a211.PORTAADDR5
address_a[5] => ram_block1a212.PORTAADDR5
address_a[5] => ram_block1a213.PORTAADDR5
address_a[5] => ram_block1a214.PORTAADDR5
address_a[5] => ram_block1a215.PORTAADDR5
address_a[5] => ram_block1a216.PORTAADDR5
address_a[5] => ram_block1a217.PORTAADDR5
address_a[5] => ram_block1a218.PORTAADDR5
address_a[5] => ram_block1a219.PORTAADDR5
address_a[5] => ram_block1a220.PORTAADDR5
address_a[5] => ram_block1a221.PORTAADDR5
address_a[5] => ram_block1a222.PORTAADDR5
address_a[5] => ram_block1a223.PORTAADDR5
address_a[5] => ram_block1a224.PORTAADDR5
address_a[5] => ram_block1a225.PORTAADDR5
address_a[5] => ram_block1a226.PORTAADDR5
address_a[5] => ram_block1a227.PORTAADDR5
address_a[5] => ram_block1a228.PORTAADDR5
address_a[5] => ram_block1a229.PORTAADDR5
address_a[5] => ram_block1a230.PORTAADDR5
address_a[5] => ram_block1a231.PORTAADDR5
address_a[5] => ram_block1a232.PORTAADDR5
address_a[5] => ram_block1a233.PORTAADDR5
address_a[5] => ram_block1a234.PORTAADDR5
address_a[5] => ram_block1a235.PORTAADDR5
address_a[5] => ram_block1a236.PORTAADDR5
address_a[5] => ram_block1a237.PORTAADDR5
address_a[5] => ram_block1a238.PORTAADDR5
address_a[5] => ram_block1a239.PORTAADDR5
address_a[5] => ram_block1a240.PORTAADDR5
address_a[5] => ram_block1a241.PORTAADDR5
address_a[5] => ram_block1a242.PORTAADDR5
address_a[5] => ram_block1a243.PORTAADDR5
address_a[5] => ram_block1a244.PORTAADDR5
address_a[5] => ram_block1a245.PORTAADDR5
address_a[5] => ram_block1a246.PORTAADDR5
address_a[5] => ram_block1a247.PORTAADDR5
address_a[5] => ram_block1a248.PORTAADDR5
address_a[5] => ram_block1a249.PORTAADDR5
address_a[5] => ram_block1a250.PORTAADDR5
address_a[5] => ram_block1a251.PORTAADDR5
address_a[5] => ram_block1a252.PORTAADDR5
address_a[5] => ram_block1a253.PORTAADDR5
address_a[5] => ram_block1a254.PORTAADDR5
address_a[5] => ram_block1a255.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[6] => ram_block1a192.PORTAADDR6
address_a[6] => ram_block1a193.PORTAADDR6
address_a[6] => ram_block1a194.PORTAADDR6
address_a[6] => ram_block1a195.PORTAADDR6
address_a[6] => ram_block1a196.PORTAADDR6
address_a[6] => ram_block1a197.PORTAADDR6
address_a[6] => ram_block1a198.PORTAADDR6
address_a[6] => ram_block1a199.PORTAADDR6
address_a[6] => ram_block1a200.PORTAADDR6
address_a[6] => ram_block1a201.PORTAADDR6
address_a[6] => ram_block1a202.PORTAADDR6
address_a[6] => ram_block1a203.PORTAADDR6
address_a[6] => ram_block1a204.PORTAADDR6
address_a[6] => ram_block1a205.PORTAADDR6
address_a[6] => ram_block1a206.PORTAADDR6
address_a[6] => ram_block1a207.PORTAADDR6
address_a[6] => ram_block1a208.PORTAADDR6
address_a[6] => ram_block1a209.PORTAADDR6
address_a[6] => ram_block1a210.PORTAADDR6
address_a[6] => ram_block1a211.PORTAADDR6
address_a[6] => ram_block1a212.PORTAADDR6
address_a[6] => ram_block1a213.PORTAADDR6
address_a[6] => ram_block1a214.PORTAADDR6
address_a[6] => ram_block1a215.PORTAADDR6
address_a[6] => ram_block1a216.PORTAADDR6
address_a[6] => ram_block1a217.PORTAADDR6
address_a[6] => ram_block1a218.PORTAADDR6
address_a[6] => ram_block1a219.PORTAADDR6
address_a[6] => ram_block1a220.PORTAADDR6
address_a[6] => ram_block1a221.PORTAADDR6
address_a[6] => ram_block1a222.PORTAADDR6
address_a[6] => ram_block1a223.PORTAADDR6
address_a[6] => ram_block1a224.PORTAADDR6
address_a[6] => ram_block1a225.PORTAADDR6
address_a[6] => ram_block1a226.PORTAADDR6
address_a[6] => ram_block1a227.PORTAADDR6
address_a[6] => ram_block1a228.PORTAADDR6
address_a[6] => ram_block1a229.PORTAADDR6
address_a[6] => ram_block1a230.PORTAADDR6
address_a[6] => ram_block1a231.PORTAADDR6
address_a[6] => ram_block1a232.PORTAADDR6
address_a[6] => ram_block1a233.PORTAADDR6
address_a[6] => ram_block1a234.PORTAADDR6
address_a[6] => ram_block1a235.PORTAADDR6
address_a[6] => ram_block1a236.PORTAADDR6
address_a[6] => ram_block1a237.PORTAADDR6
address_a[6] => ram_block1a238.PORTAADDR6
address_a[6] => ram_block1a239.PORTAADDR6
address_a[6] => ram_block1a240.PORTAADDR6
address_a[6] => ram_block1a241.PORTAADDR6
address_a[6] => ram_block1a242.PORTAADDR6
address_a[6] => ram_block1a243.PORTAADDR6
address_a[6] => ram_block1a244.PORTAADDR6
address_a[6] => ram_block1a245.PORTAADDR6
address_a[6] => ram_block1a246.PORTAADDR6
address_a[6] => ram_block1a247.PORTAADDR6
address_a[6] => ram_block1a248.PORTAADDR6
address_a[6] => ram_block1a249.PORTAADDR6
address_a[6] => ram_block1a250.PORTAADDR6
address_a[6] => ram_block1a251.PORTAADDR6
address_a[6] => ram_block1a252.PORTAADDR6
address_a[6] => ram_block1a253.PORTAADDR6
address_a[6] => ram_block1a254.PORTAADDR6
address_a[6] => ram_block1a255.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => ram_block1a224.CLK0
clock0 => ram_block1a225.CLK0
clock0 => ram_block1a226.CLK0
clock0 => ram_block1a227.CLK0
clock0 => ram_block1a228.CLK0
clock0 => ram_block1a229.CLK0
clock0 => ram_block1a230.CLK0
clock0 => ram_block1a231.CLK0
clock0 => ram_block1a232.CLK0
clock0 => ram_block1a233.CLK0
clock0 => ram_block1a234.CLK0
clock0 => ram_block1a235.CLK0
clock0 => ram_block1a236.CLK0
clock0 => ram_block1a237.CLK0
clock0 => ram_block1a238.CLK0
clock0 => ram_block1a239.CLK0
clock0 => ram_block1a240.CLK0
clock0 => ram_block1a241.CLK0
clock0 => ram_block1a242.CLK0
clock0 => ram_block1a243.CLK0
clock0 => ram_block1a244.CLK0
clock0 => ram_block1a245.CLK0
clock0 => ram_block1a246.CLK0
clock0 => ram_block1a247.CLK0
clock0 => ram_block1a248.CLK0
clock0 => ram_block1a249.CLK0
clock0 => ram_block1a250.CLK0
clock0 => ram_block1a251.CLK0
clock0 => ram_block1a252.CLK0
clock0 => ram_block1a253.CLK0
clock0 => ram_block1a254.CLK0
clock0 => ram_block1a255.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT
q_a[82] <= ram_block1a82.PORTADATAOUT
q_a[83] <= ram_block1a83.PORTADATAOUT
q_a[84] <= ram_block1a84.PORTADATAOUT
q_a[85] <= ram_block1a85.PORTADATAOUT
q_a[86] <= ram_block1a86.PORTADATAOUT
q_a[87] <= ram_block1a87.PORTADATAOUT
q_a[88] <= ram_block1a88.PORTADATAOUT
q_a[89] <= ram_block1a89.PORTADATAOUT
q_a[90] <= ram_block1a90.PORTADATAOUT
q_a[91] <= ram_block1a91.PORTADATAOUT
q_a[92] <= ram_block1a92.PORTADATAOUT
q_a[93] <= ram_block1a93.PORTADATAOUT
q_a[94] <= ram_block1a94.PORTADATAOUT
q_a[95] <= ram_block1a95.PORTADATAOUT
q_a[96] <= ram_block1a96.PORTADATAOUT
q_a[97] <= ram_block1a97.PORTADATAOUT
q_a[98] <= ram_block1a98.PORTADATAOUT
q_a[99] <= ram_block1a99.PORTADATAOUT
q_a[100] <= ram_block1a100.PORTADATAOUT
q_a[101] <= ram_block1a101.PORTADATAOUT
q_a[102] <= ram_block1a102.PORTADATAOUT
q_a[103] <= ram_block1a103.PORTADATAOUT
q_a[104] <= ram_block1a104.PORTADATAOUT
q_a[105] <= ram_block1a105.PORTADATAOUT
q_a[106] <= ram_block1a106.PORTADATAOUT
q_a[107] <= ram_block1a107.PORTADATAOUT
q_a[108] <= ram_block1a108.PORTADATAOUT
q_a[109] <= ram_block1a109.PORTADATAOUT
q_a[110] <= ram_block1a110.PORTADATAOUT
q_a[111] <= ram_block1a111.PORTADATAOUT
q_a[112] <= ram_block1a112.PORTADATAOUT
q_a[113] <= ram_block1a113.PORTADATAOUT
q_a[114] <= ram_block1a114.PORTADATAOUT
q_a[115] <= ram_block1a115.PORTADATAOUT
q_a[116] <= ram_block1a116.PORTADATAOUT
q_a[117] <= ram_block1a117.PORTADATAOUT
q_a[118] <= ram_block1a118.PORTADATAOUT
q_a[119] <= ram_block1a119.PORTADATAOUT
q_a[120] <= ram_block1a120.PORTADATAOUT
q_a[121] <= ram_block1a121.PORTADATAOUT
q_a[122] <= ram_block1a122.PORTADATAOUT
q_a[123] <= ram_block1a123.PORTADATAOUT
q_a[124] <= ram_block1a124.PORTADATAOUT
q_a[125] <= ram_block1a125.PORTADATAOUT
q_a[126] <= ram_block1a126.PORTADATAOUT
q_a[127] <= ram_block1a127.PORTADATAOUT
q_a[128] <= ram_block1a128.PORTADATAOUT
q_a[129] <= ram_block1a129.PORTADATAOUT
q_a[130] <= ram_block1a130.PORTADATAOUT
q_a[131] <= ram_block1a131.PORTADATAOUT
q_a[132] <= ram_block1a132.PORTADATAOUT
q_a[133] <= ram_block1a133.PORTADATAOUT
q_a[134] <= ram_block1a134.PORTADATAOUT
q_a[135] <= ram_block1a135.PORTADATAOUT
q_a[136] <= ram_block1a136.PORTADATAOUT
q_a[137] <= ram_block1a137.PORTADATAOUT
q_a[138] <= ram_block1a138.PORTADATAOUT
q_a[139] <= ram_block1a139.PORTADATAOUT
q_a[140] <= ram_block1a140.PORTADATAOUT
q_a[141] <= ram_block1a141.PORTADATAOUT
q_a[142] <= ram_block1a142.PORTADATAOUT
q_a[143] <= ram_block1a143.PORTADATAOUT
q_a[144] <= ram_block1a144.PORTADATAOUT
q_a[145] <= ram_block1a145.PORTADATAOUT
q_a[146] <= ram_block1a146.PORTADATAOUT
q_a[147] <= ram_block1a147.PORTADATAOUT
q_a[148] <= ram_block1a148.PORTADATAOUT
q_a[149] <= ram_block1a149.PORTADATAOUT
q_a[150] <= ram_block1a150.PORTADATAOUT
q_a[151] <= ram_block1a151.PORTADATAOUT
q_a[152] <= ram_block1a152.PORTADATAOUT
q_a[153] <= ram_block1a153.PORTADATAOUT
q_a[154] <= ram_block1a154.PORTADATAOUT
q_a[155] <= ram_block1a155.PORTADATAOUT
q_a[156] <= ram_block1a156.PORTADATAOUT
q_a[157] <= ram_block1a157.PORTADATAOUT
q_a[158] <= ram_block1a158.PORTADATAOUT
q_a[159] <= ram_block1a159.PORTADATAOUT
q_a[160] <= ram_block1a160.PORTADATAOUT
q_a[161] <= ram_block1a161.PORTADATAOUT
q_a[162] <= ram_block1a162.PORTADATAOUT
q_a[163] <= ram_block1a163.PORTADATAOUT
q_a[164] <= ram_block1a164.PORTADATAOUT
q_a[165] <= ram_block1a165.PORTADATAOUT
q_a[166] <= ram_block1a166.PORTADATAOUT
q_a[167] <= ram_block1a167.PORTADATAOUT
q_a[168] <= ram_block1a168.PORTADATAOUT
q_a[169] <= ram_block1a169.PORTADATAOUT
q_a[170] <= ram_block1a170.PORTADATAOUT
q_a[171] <= ram_block1a171.PORTADATAOUT
q_a[172] <= ram_block1a172.PORTADATAOUT
q_a[173] <= ram_block1a173.PORTADATAOUT
q_a[174] <= ram_block1a174.PORTADATAOUT
q_a[175] <= ram_block1a175.PORTADATAOUT
q_a[176] <= ram_block1a176.PORTADATAOUT
q_a[177] <= ram_block1a177.PORTADATAOUT
q_a[178] <= ram_block1a178.PORTADATAOUT
q_a[179] <= ram_block1a179.PORTADATAOUT
q_a[180] <= ram_block1a180.PORTADATAOUT
q_a[181] <= ram_block1a181.PORTADATAOUT
q_a[182] <= ram_block1a182.PORTADATAOUT
q_a[183] <= ram_block1a183.PORTADATAOUT
q_a[184] <= ram_block1a184.PORTADATAOUT
q_a[185] <= ram_block1a185.PORTADATAOUT
q_a[186] <= ram_block1a186.PORTADATAOUT
q_a[187] <= ram_block1a187.PORTADATAOUT
q_a[188] <= ram_block1a188.PORTADATAOUT
q_a[189] <= ram_block1a189.PORTADATAOUT
q_a[190] <= ram_block1a190.PORTADATAOUT
q_a[191] <= ram_block1a191.PORTADATAOUT
q_a[192] <= ram_block1a192.PORTADATAOUT
q_a[193] <= ram_block1a193.PORTADATAOUT
q_a[194] <= ram_block1a194.PORTADATAOUT
q_a[195] <= ram_block1a195.PORTADATAOUT
q_a[196] <= ram_block1a196.PORTADATAOUT
q_a[197] <= ram_block1a197.PORTADATAOUT
q_a[198] <= ram_block1a198.PORTADATAOUT
q_a[199] <= ram_block1a199.PORTADATAOUT
q_a[200] <= ram_block1a200.PORTADATAOUT
q_a[201] <= ram_block1a201.PORTADATAOUT
q_a[202] <= ram_block1a202.PORTADATAOUT
q_a[203] <= ram_block1a203.PORTADATAOUT
q_a[204] <= ram_block1a204.PORTADATAOUT
q_a[205] <= ram_block1a205.PORTADATAOUT
q_a[206] <= ram_block1a206.PORTADATAOUT
q_a[207] <= ram_block1a207.PORTADATAOUT
q_a[208] <= ram_block1a208.PORTADATAOUT
q_a[209] <= ram_block1a209.PORTADATAOUT
q_a[210] <= ram_block1a210.PORTADATAOUT
q_a[211] <= ram_block1a211.PORTADATAOUT
q_a[212] <= ram_block1a212.PORTADATAOUT
q_a[213] <= ram_block1a213.PORTADATAOUT
q_a[214] <= ram_block1a214.PORTADATAOUT
q_a[215] <= ram_block1a215.PORTADATAOUT
q_a[216] <= ram_block1a216.PORTADATAOUT
q_a[217] <= ram_block1a217.PORTADATAOUT
q_a[218] <= ram_block1a218.PORTADATAOUT
q_a[219] <= ram_block1a219.PORTADATAOUT
q_a[220] <= ram_block1a220.PORTADATAOUT
q_a[221] <= ram_block1a221.PORTADATAOUT
q_a[222] <= ram_block1a222.PORTADATAOUT
q_a[223] <= ram_block1a223.PORTADATAOUT
q_a[224] <= ram_block1a224.PORTADATAOUT
q_a[225] <= ram_block1a225.PORTADATAOUT
q_a[226] <= ram_block1a226.PORTADATAOUT
q_a[227] <= ram_block1a227.PORTADATAOUT
q_a[228] <= ram_block1a228.PORTADATAOUT
q_a[229] <= ram_block1a229.PORTADATAOUT
q_a[230] <= ram_block1a230.PORTADATAOUT
q_a[231] <= ram_block1a231.PORTADATAOUT
q_a[232] <= ram_block1a232.PORTADATAOUT
q_a[233] <= ram_block1a233.PORTADATAOUT
q_a[234] <= ram_block1a234.PORTADATAOUT
q_a[235] <= ram_block1a235.PORTADATAOUT
q_a[236] <= ram_block1a236.PORTADATAOUT
q_a[237] <= ram_block1a237.PORTADATAOUT
q_a[238] <= ram_block1a238.PORTADATAOUT
q_a[239] <= ram_block1a239.PORTADATAOUT
q_a[240] <= ram_block1a240.PORTADATAOUT
q_a[241] <= ram_block1a241.PORTADATAOUT
q_a[242] <= ram_block1a242.PORTADATAOUT
q_a[243] <= ram_block1a243.PORTADATAOUT
q_a[244] <= ram_block1a244.PORTADATAOUT
q_a[245] <= ram_block1a245.PORTADATAOUT
q_a[246] <= ram_block1a246.PORTADATAOUT
q_a[247] <= ram_block1a247.PORTADATAOUT
q_a[248] <= ram_block1a248.PORTADATAOUT
q_a[249] <= ram_block1a249.PORTADATAOUT
q_a[250] <= ram_block1a250.PORTADATAOUT
q_a[251] <= ram_block1a251.PORTADATAOUT
q_a[252] <= ram_block1a252.PORTADATAOUT
q_a[253] <= ram_block1a253.PORTADATAOUT
q_a[254] <= ram_block1a254.PORTADATAOUT
q_a[255] <= ram_block1a255.PORTADATAOUT


|main|vga_render:va|vga_controller:vcontrol
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[1] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_B[9].DATAIN
pixel_colour[1] => VGA_B[7].DATAIN
pixel_colour[1] => VGA_B[5].DATAIN
pixel_colour[1] => VGA_B[3].DATAIN
pixel_colour[2] => VGA_G[0].DATAIN
pixel_colour[2] => VGA_G[8].DATAIN
pixel_colour[2] => VGA_G[6].DATAIN
pixel_colour[2] => VGA_G[4].DATAIN
pixel_colour[2] => VGA_G[2].DATAIN
pixel_colour[3] => VGA_G[1].DATAIN
pixel_colour[3] => VGA_G[9].DATAIN
pixel_colour[3] => VGA_G[7].DATAIN
pixel_colour[3] => VGA_G[5].DATAIN
pixel_colour[3] => VGA_G[3].DATAIN
pixel_colour[4] => VGA_R[0].DATAIN
pixel_colour[4] => VGA_R[8].DATAIN
pixel_colour[4] => VGA_R[6].DATAIN
pixel_colour[4] => VGA_R[4].DATAIN
pixel_colour[4] => VGA_R[2].DATAIN
pixel_colour[5] => VGA_R[1].DATAIN
pixel_colour[5] => VGA_R[9].DATAIN
pixel_colour[5] => VGA_R[7].DATAIN
pixel_colour[5] => VGA_R[5].DATAIN
pixel_colour[5] => VGA_R[3].DATAIN
x[0] <= xCounter[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= xCounter[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= xCounter[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= xCounter[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= xCounter[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= xCounter[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= xCounter[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= xCounter[7].DB_MAX_OUTPUT_PORT_TYPE
x[8] <= xCounter[8].DB_MAX_OUTPUT_PORT_TYPE
x[9] <= xCounter[9].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= yCounter[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= yCounter[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= yCounter[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= yCounter[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= yCounter[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= yCounter[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= yCounter[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= yCounter[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= yCounter[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|main|ps2_keyboard_to_ascii:vdhl_kb
clk => ps2_keyboard:ps2_keyboard_0.clk
clk => ascii_code[0]~reg0.CLK
clk => ascii_code[1]~reg0.CLK
clk => ascii_code[2]~reg0.CLK
clk => ascii_code[3]~reg0.CLK
clk => ascii_code[4]~reg0.CLK
clk => ascii_code[5]~reg0.CLK
clk => ascii_code[6]~reg0.CLK
clk => shift_r.CLK
clk => shift_l.CLK
clk => control_l.CLK
clk => control_r.CLK
clk => caps_lock.CLK
clk => ascii[0].CLK
clk => ascii[1].CLK
clk => ascii[2].CLK
clk => ascii[3].CLK
clk => ascii[4].CLK
clk => ascii[5].CLK
clk => ascii[6].CLK
clk => ascii[7].CLK
clk => e0_code.CLK
clk => break.CLK
clk => ascii_new~reg0.CLK
clk => prev_ps2_code_new.CLK
clk => state~1.DATAIN
ps2_clk => ps2_keyboard:ps2_keyboard_0.ps2_clk
ps2_data => ps2_keyboard:ps2_keyboard_0.ps2_data
ascii_new <= ascii_new~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[0] <= ascii_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[1] <= ascii_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[2] <= ascii_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[3] <= ascii_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[4] <= ascii_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[5] <= ascii_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ascii_code[6] <= ascii_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|ps2_keyboard_to_ascii:vdhl_kb|ps2_keyboard:ps2_keyboard_0
clk => debounce:debounce_ps2_clk.clk
clk => ps2_code[0]~reg0.CLK
clk => ps2_code[1]~reg0.CLK
clk => ps2_code[2]~reg0.CLK
clk => ps2_code[3]~reg0.CLK
clk => ps2_code[4]~reg0.CLK
clk => ps2_code[5]~reg0.CLK
clk => ps2_code[6]~reg0.CLK
clk => ps2_code[7]~reg0.CLK
clk => ps2_code_new~reg0.CLK
clk => count_idle[0].CLK
clk => count_idle[1].CLK
clk => count_idle[2].CLK
clk => count_idle[3].CLK
clk => count_idle[4].CLK
clk => count_idle[5].CLK
clk => count_idle[6].CLK
clk => count_idle[7].CLK
clk => count_idle[8].CLK
clk => count_idle[9].CLK
clk => count_idle[10].CLK
clk => count_idle[11].CLK
clk => sync_ffs[0].CLK
clk => sync_ffs[1].CLK
clk => debounce:debounce_ps2_data.clk
ps2_clk => sync_ffs[0].DATAIN
ps2_data => sync_ffs[1].DATAIN
ps2_code_new <= ps2_code_new~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[0] <= ps2_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[1] <= ps2_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[2] <= ps2_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[3] <= ps2_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[4] <= ps2_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[5] <= ps2_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[6] <= ps2_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_code[7] <= ps2_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|ps2_keyboard_to_ascii:vdhl_kb|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk
clk => result~reg0.CLK
clk => counter_out[0].CLK
clk => counter_out[1].CLK
clk => counter_out[2].CLK
clk => counter_out[3].CLK
clk => counter_out[4].CLK
clk => counter_out[5].CLK
clk => counter_out[6].CLK
clk => counter_out[7].CLK
clk => counter_out[8].CLK
clk => flipflops[0].CLK
clk => flipflops[1].CLK
button => flipflops[0].DATAIN
result <= result~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|ps2_keyboard_to_ascii:vdhl_kb|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data
clk => result~reg0.CLK
clk => counter_out[0].CLK
clk => counter_out[1].CLK
clk => counter_out[2].CLK
clk => counter_out[3].CLK
clk => counter_out[4].CLK
clk => counter_out[5].CLK
clk => counter_out[6].CLK
clk => counter_out[7].CLK
clk => counter_out[8].CLK
clk => flipflops[0].CLK
clk => flipflops[1].CLK
button => flipflops[0].DATAIN
result <= result~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main|edit_mode:em
sL => cx.OUTPUTSELECT
sL => cx.OUTPUTSELECT
sL => cx.OUTPUTSELECT
sL => cx.OUTPUTSELECT
sL => cx.OUTPUTSELECT
sL => cx.OUTPUTSELECT
sL => cx.OUTPUTSELECT
sL => cy.OUTPUTSELECT
sL => cy.OUTPUTSELECT
sL => cy.OUTPUTSELECT
sL => cy.OUTPUTSELECT
sL => cy.OUTPUTSELECT
sL => cy.OUTPUTSELECT
sL => futxl.OUTPUTSELECT
sL => futxl.OUTPUTSELECT
sL => futxl.OUTPUTSELECT
sL => futxl.OUTPUTSELECT
sL => futxl.OUTPUTSELECT
sL => futxl.OUTPUTSELECT
sL => futxl.OUTPUTSELECT
sL => futyl.OUTPUTSELECT
sL => futyl.OUTPUTSELECT
sL => futyl.OUTPUTSELECT
sL => futyl.OUTPUTSELECT
sL => futyl.OUTPUTSELECT
sL => futyl.OUTPUTSELECT
sL => futxs.OUTPUTSELECT
sL => futxs.OUTPUTSELECT
sL => futxs.OUTPUTSELECT
sL => futxs.OUTPUTSELECT
sL => futxs.OUTPUTSELECT
sL => futxs.OUTPUTSELECT
sL => futxs.OUTPUTSELECT
sL => futys.OUTPUTSELECT
sL => futys.OUTPUTSELECT
sL => futys.OUTPUTSELECT
sL => futys.OUTPUTSELECT
sL => futys.OUTPUTSELECT
sL => futys.OUTPUTSELECT
sL => cyl.OUTPUTSELECT
sL => cyl.OUTPUTSELECT
sL => cyl.OUTPUTSELECT
sL => cyl.OUTPUTSELECT
sL => cyl.OUTPUTSELECT
sL => cyl.OUTPUTSELECT
sL => cxl.OUTPUTSELECT
sL => cxl.OUTPUTSELECT
sL => cxl.OUTPUTSELECT
sL => cxl.OUTPUTSELECT
sL => cxl.OUTPUTSELECT
sL => cxl.OUTPUTSELECT
sL => cxl.OUTPUTSELECT
sL => cxs.OUTPUTSELECT
sL => cxs.OUTPUTSELECT
sL => cxs.OUTPUTSELECT
sL => cxs.OUTPUTSELECT
sL => cxs.OUTPUTSELECT
sL => cxs.OUTPUTSELECT
sL => cxs.OUTPUTSELECT
sL => cys.OUTPUTSELECT
sL => cys.OUTPUTSELECT
sL => cys.OUTPUTSELECT
sL => cys.OUTPUTSELECT
sL => cys.OUTPUTSELECT
sL => cys.OUTPUTSELECT
sL => always4.IN1
sL => always4.IN1
resetn => state.ACLR
resetn => futyl[0].ACLR
resetn => futyl[1].ACLR
resetn => futyl[2].ACLR
resetn => futyl[3].ACLR
resetn => futyl[4].ACLR
resetn => futyl[5].ACLR
resetn => futys[0].ACLR
resetn => futys[1].ACLR
resetn => futys[2].ACLR
resetn => futys[3].ACLR
resetn => futys[4].ACLR
resetn => futys[5].ACLR
resetn => futxl[0].ACLR
resetn => futxl[1].ACLR
resetn => futxl[2].ACLR
resetn => futxl[3].ACLR
resetn => futxl[4].ACLR
resetn => futxl[5].ACLR
resetn => futxl[6].ACLR
resetn => futxs[0].ACLR
resetn => futxs[1].ACLR
resetn => futxs[2].ACLR
resetn => futxs[3].ACLR
resetn => futxs[4].ACLR
resetn => futxs[5].ACLR
resetn => futxs[6].ACLR
resetn => cyl[0].ACLR
resetn => cyl[1].ACLR
resetn => cyl[2].ACLR
resetn => cyl[3].ACLR
resetn => cyl[4].ACLR
resetn => cyl[5].ACLR
resetn => cys[0].ACLR
resetn => cys[1].ACLR
resetn => cys[2].ACLR
resetn => cys[3].ACLR
resetn => cys[4].ACLR
resetn => cys[5].ACLR
resetn => cxl[0].ACLR
resetn => cxl[1].ACLR
resetn => cxl[2].ACLR
resetn => cxl[3].ACLR
resetn => cxl[4].ACLR
resetn => cxl[5].ACLR
resetn => cxl[6].ACLR
resetn => cxs[0].ACLR
resetn => cxs[1].ACLR
resetn => cxs[2].ACLR
resetn => cxs[3].ACLR
resetn => cxs[4].ACLR
resetn => cxs[5].ACLR
resetn => cxs[6].ACLR
resetn => hy[0]~reg0.ACLR
resetn => hy[1]~reg0.ACLR
resetn => hy[2]~reg0.ACLR
resetn => hy[3]~reg0.ACLR
resetn => hy[4]~reg0.ACLR
resetn => hy[5]~reg0.ACLR
resetn => hx[0]~reg0.ACLR
resetn => hx[1]~reg0.ACLR
resetn => hx[2]~reg0.ACLR
resetn => hx[3]~reg0.ACLR
resetn => hx[4]~reg0.ACLR
resetn => hx[5]~reg0.ACLR
resetn => hx[6]~reg0.ACLR
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlc.OUTPUTSELECT
resetn => hlyes.OUTPUTSELECT
resetn => accept.PRESET
resetn => counter.ACLR
resetn => cwren~reg0.ENA
resetn => asciiout[6]~reg0.ENA
resetn => asciiout[5]~reg0.ENA
resetn => asciiout[4]~reg0.ENA
resetn => asciiout[3]~reg0.ENA
resetn => asciiout[2]~reg0.ENA
resetn => asciiout[1]~reg0.ENA
resetn => asciiout[0]~reg0.ENA
clk => hy[0]~reg0.CLK
clk => hy[1]~reg0.CLK
clk => hy[2]~reg0.CLK
clk => hy[3]~reg0.CLK
clk => hy[4]~reg0.CLK
clk => hy[5]~reg0.CLK
clk => hx[0]~reg0.CLK
clk => hx[1]~reg0.CLK
clk => hx[2]~reg0.CLK
clk => hx[3]~reg0.CLK
clk => hx[4]~reg0.CLK
clk => hx[5]~reg0.CLK
clk => hx[6]~reg0.CLK
clk => hlyes.CLK
clk => hlc[0].CLK
clk => hlc[1].CLK
clk => hlc[2].CLK
clk => hlc[3].CLK
clk => hlc[4].CLK
clk => hlc[5].CLK
clk => hlc[6].CLK
clk => hlc[7].CLK
clk => hlc[8].CLK
clk => hlc[9].CLK
clk => hlc[10].CLK
clk => hlc[11].CLK
clk => hlc[12].CLK
clk => hlc[13].CLK
clk => hlc[14].CLK
clk => hlc[15].CLK
clk => hlc[16].CLK
clk => hlc[17].CLK
clk => hlc[18].CLK
clk => hlc[19].CLK
clk => hlc[20].CLK
clk => hlc[21].CLK
clk => hlc[22].CLK
clk => hlc[23].CLK
clk => asciiout[0]~reg0.CLK
clk => asciiout[1]~reg0.CLK
clk => asciiout[2]~reg0.CLK
clk => asciiout[3]~reg0.CLK
clk => asciiout[4]~reg0.CLK
clk => asciiout[5]~reg0.CLK
clk => asciiout[6]~reg0.CLK
clk => cwren~reg0.CLK
clk => state.CLK
clk => futyl[0].CLK
clk => futyl[1].CLK
clk => futyl[2].CLK
clk => futyl[3].CLK
clk => futyl[4].CLK
clk => futyl[5].CLK
clk => futys[0].CLK
clk => futys[1].CLK
clk => futys[2].CLK
clk => futys[3].CLK
clk => futys[4].CLK
clk => futys[5].CLK
clk => futxl[0].CLK
clk => futxl[1].CLK
clk => futxl[2].CLK
clk => futxl[3].CLK
clk => futxl[4].CLK
clk => futxl[5].CLK
clk => futxl[6].CLK
clk => futxs[0].CLK
clk => futxs[1].CLK
clk => futxs[2].CLK
clk => futxs[3].CLK
clk => futxs[4].CLK
clk => futxs[5].CLK
clk => futxs[6].CLK
clk => cyl[0].CLK
clk => cyl[1].CLK
clk => cyl[2].CLK
clk => cyl[3].CLK
clk => cyl[4].CLK
clk => cyl[5].CLK
clk => cys[0].CLK
clk => cys[1].CLK
clk => cys[2].CLK
clk => cys[3].CLK
clk => cys[4].CLK
clk => cys[5].CLK
clk => cxl[0].CLK
clk => cxl[1].CLK
clk => cxl[2].CLK
clk => cxl[3].CLK
clk => cxl[4].CLK
clk => cxl[5].CLK
clk => cxl[6].CLK
clk => cxs[0].CLK
clk => cxs[1].CLK
clk => cxs[2].CLK
clk => cxs[3].CLK
clk => cxs[4].CLK
clk => cxs[5].CLK
clk => cxs[6].CLK
clk => accept.CLK
clk => counter.CLK
asciiin[0] => Equal0.IN13
asciiin[0] => Equal1.IN13
asciiin[0] => Selector32.IN4
asciiin[1] => Equal0.IN12
asciiin[1] => Equal1.IN12
asciiin[1] => Selector31.IN4
asciiin[2] => Equal0.IN11
asciiin[2] => Equal1.IN11
asciiin[2] => Selector30.IN4
asciiin[3] => Equal0.IN10
asciiin[3] => Equal1.IN10
asciiin[3] => Selector29.IN4
asciiin[4] => Equal0.IN9
asciiin[4] => Equal1.IN9
asciiin[4] => Selector28.IN4
asciiin[5] => Equal0.IN8
asciiin[5] => Equal1.IN8
asciiin[5] => Selector27.IN4
asciiin[6] => Equal0.IN7
asciiin[6] => Equal1.IN7
asciiin[6] => Selector26.IN4
clrin[0] => ccol[0].DATAIN
clrin[1] => ccol[1].DATAIN
clrin[2] => ccol[2].DATAIN
clrin[3] => ccol[3].DATAIN
clrin[4] => ccol[4].DATAIN
clrin[5] => ccol[5].DATAIN
asciiready => accept.OUTPUTSELECT
asciiready => counter.DATAIN
cx[0] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[1] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[2] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[3] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[4] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[5] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cx[6] <= cx.DB_MAX_OUTPUT_PORT_TYPE
cy[0] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[1] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[2] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[3] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[4] <= cy.DB_MAX_OUTPUT_PORT_TYPE
cy[5] <= cy.DB_MAX_OUTPUT_PORT_TYPE
ccol[0] <= clrin[0].DB_MAX_OUTPUT_PORT_TYPE
ccol[1] <= clrin[1].DB_MAX_OUTPUT_PORT_TYPE
ccol[2] <= clrin[2].DB_MAX_OUTPUT_PORT_TYPE
ccol[3] <= clrin[3].DB_MAX_OUTPUT_PORT_TYPE
ccol[4] <= clrin[4].DB_MAX_OUTPUT_PORT_TYPE
ccol[5] <= clrin[5].DB_MAX_OUTPUT_PORT_TYPE
asciiout[0] <= asciiout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiout[1] <= asciiout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiout[2] <= asciiout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiout[3] <= asciiout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiout[4] <= asciiout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiout[5] <= asciiout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
asciiout[6] <= asciiout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cwren <= cwren~reg0.DB_MAX_OUTPUT_PORT_TYPE
hx[0] <= hx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hx[1] <= hx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hx[2] <= hx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hx[3] <= hx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hx[4] <= hx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hx[5] <= hx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hx[6] <= hx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hy[0] <= hy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hy[1] <= hy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hy[2] <= hy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hy[3] <= hy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hy[4] <= hy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hy[5] <= hy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ho <= ho.DB_MAX_OUTPUT_PORT_TYPE
hen <= <VCC>


|main|edit_mode:em|backspaceS:bss
x[0] => Add1.IN14
x[0] => Equal0.IN6
x[1] => Add1.IN13
x[1] => Equal0.IN5
x[2] => Add1.IN12
x[2] => Equal0.IN4
x[3] => Add1.IN11
x[3] => Equal0.IN3
x[4] => Add1.IN10
x[4] => Equal0.IN2
x[5] => Add1.IN9
x[5] => Equal0.IN1
x[6] => Add1.IN8
x[6] => Equal0.IN0
y[0] => Add0.IN12
y[0] => ny.DATAA
y[0] => Equal1.IN5
y[1] => Add0.IN11
y[1] => ny.DATAA
y[1] => Equal1.IN4
y[2] => Add0.IN10
y[2] => ny.DATAA
y[2] => Equal1.IN3
y[3] => Add0.IN9
y[3] => ny.DATAA
y[3] => Equal1.IN2
y[4] => Add0.IN8
y[4] => ny.DATAA
y[4] => Equal1.IN1
y[5] => Add0.IN7
y[5] => ny.DATAA
y[5] => Equal1.IN0
nx[0] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[1] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[2] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[3] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[4] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[5] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[6] <= nx.DB_MAX_OUTPUT_PORT_TYPE
ny[0] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[1] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[2] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[3] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[4] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[5] <= ny.DB_MAX_OUTPUT_PORT_TYPE


|main|edit_mode:em|backspaceL:bsl
x[0] => Add1.IN14
x[0] => Equal0.IN6
x[1] => Add1.IN13
x[1] => Equal0.IN5
x[2] => Add1.IN12
x[2] => Equal0.IN4
x[3] => Add1.IN11
x[3] => Equal0.IN3
x[4] => Add1.IN10
x[4] => Equal0.IN2
x[5] => Add1.IN9
x[5] => Equal0.IN1
x[6] => Add1.IN8
x[6] => Equal0.IN0
y[0] => Add0.IN12
y[0] => ny.DATAA
y[0] => Equal1.IN5
y[1] => Add0.IN11
y[1] => ny.DATAA
y[1] => Equal1.IN4
y[2] => Add0.IN10
y[2] => ny.DATAA
y[2] => Equal1.IN3
y[3] => Add0.IN9
y[3] => ny.DATAA
y[3] => Equal1.IN2
y[4] => Add0.IN8
y[4] => ny.DATAA
y[4] => Equal1.IN1
y[5] => Add0.IN7
y[5] => ny.DATAA
y[5] => Equal1.IN0
nx[0] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[1] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[2] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[3] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[4] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[5] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[6] <= nx.DB_MAX_OUTPUT_PORT_TYPE
ny[0] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[1] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[2] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[3] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[4] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[5] <= ny.DB_MAX_OUTPUT_PORT_TYPE


|main|edit_mode:em|nextS:nes
x[0] => Add1.IN14
x[0] => Equal0.IN4
x[1] => Add1.IN13
x[1] => Equal0.IN3
x[2] => Add1.IN12
x[2] => Equal0.IN2
x[3] => Add1.IN11
x[3] => Equal0.IN1
x[4] => Add1.IN10
x[4] => Equal0.IN6
x[5] => Add1.IN9
x[5] => Equal0.IN5
x[6] => Add1.IN8
x[6] => Equal0.IN0
y[0] => Add0.IN12
y[0] => ny.DATAA
y[0] => Equal1.IN5
y[1] => Add0.IN11
y[1] => ny.DATAA
y[1] => Equal1.IN3
y[2] => Add0.IN10
y[2] => ny.DATAA
y[2] => Equal1.IN4
y[3] => Add0.IN9
y[3] => ny.DATAA
y[3] => Equal1.IN2
y[4] => Add0.IN8
y[4] => ny.DATAA
y[4] => Equal1.IN1
y[5] => Add0.IN7
y[5] => ny.DATAA
y[5] => Equal1.IN0
nx[0] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[1] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[2] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[3] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[4] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[5] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[6] <= nx.DB_MAX_OUTPUT_PORT_TYPE
ny[0] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[1] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[2] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[3] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[4] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[5] <= ny.DB_MAX_OUTPUT_PORT_TYPE


|main|edit_mode:em|nextL:nel
x[0] => Add1.IN14
x[0] => Equal0.IN3
x[1] => Add1.IN13
x[1] => Equal0.IN2
x[2] => Add1.IN12
x[2] => Equal0.IN1
x[3] => Add1.IN11
x[3] => Equal0.IN6
x[4] => Add1.IN10
x[4] => Equal0.IN5
x[5] => Add1.IN9
x[5] => Equal0.IN0
x[6] => Add1.IN8
x[6] => Equal0.IN4
y[0] => Add0.IN12
y[0] => ny.DATAA
y[0] => Equal1.IN5
y[1] => Add0.IN11
y[1] => ny.DATAA
y[1] => Equal1.IN4
y[2] => Add0.IN10
y[2] => ny.DATAA
y[2] => Equal1.IN2
y[3] => Add0.IN9
y[3] => ny.DATAA
y[3] => Equal1.IN1
y[4] => Add0.IN8
y[4] => ny.DATAA
y[4] => Equal1.IN0
y[5] => Add0.IN7
y[5] => ny.DATAA
y[5] => Equal1.IN3
nx[0] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[1] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[2] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[3] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[4] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[5] <= nx.DB_MAX_OUTPUT_PORT_TYPE
nx[6] <= nx.DB_MAX_OUTPUT_PORT_TYPE
ny[0] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[1] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[2] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[3] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[4] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[5] <= ny.DB_MAX_OUTPUT_PORT_TYPE


|main|edit_mode:em|enterS:ens
x[0] => ~NO_FANOUT~
x[1] => ~NO_FANOUT~
x[2] => ~NO_FANOUT~
x[3] => ~NO_FANOUT~
x[4] => ~NO_FANOUT~
x[5] => ~NO_FANOUT~
x[6] => ~NO_FANOUT~
y[0] => Add0.IN12
y[0] => Equal0.IN5
y[1] => Add0.IN11
y[1] => Equal0.IN3
y[2] => Add0.IN10
y[2] => Equal0.IN4
y[3] => Add0.IN9
y[3] => Equal0.IN2
y[4] => Add0.IN8
y[4] => Equal0.IN1
y[5] => Add0.IN7
y[5] => Equal0.IN0
nx[0] <= <GND>
nx[1] <= <GND>
nx[2] <= <GND>
nx[3] <= <GND>
nx[4] <= <GND>
nx[5] <= <GND>
nx[6] <= <GND>
ny[0] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[1] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[2] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[3] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[4] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[5] <= ny.DB_MAX_OUTPUT_PORT_TYPE


|main|edit_mode:em|enterL:enl
x[0] => ~NO_FANOUT~
x[1] => ~NO_FANOUT~
x[2] => ~NO_FANOUT~
x[3] => ~NO_FANOUT~
x[4] => ~NO_FANOUT~
x[5] => ~NO_FANOUT~
x[6] => ~NO_FANOUT~
y[0] => Add0.IN12
y[0] => Equal0.IN5
y[1] => Add0.IN11
y[1] => Equal0.IN4
y[2] => Add0.IN10
y[2] => Equal0.IN2
y[3] => Add0.IN9
y[3] => Equal0.IN1
y[4] => Add0.IN8
y[4] => Equal0.IN0
y[5] => Add0.IN7
y[5] => Equal0.IN3
nx[0] <= <GND>
nx[1] <= <GND>
nx[2] <= <GND>
nx[3] <= <GND>
nx[4] <= <GND>
nx[5] <= <GND>
nx[6] <= <GND>
ny[0] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[1] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[2] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[3] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[4] <= ny.DB_MAX_OUTPUT_PORT_TYPE
ny[5] <= ny.DB_MAX_OUTPUT_PORT_TYPE


