
LEKTOR_MIKROCONTROLLER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800200  0000142a  000014be  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000142a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001c  0080020a  0080020a  000014c8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000014c8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000014f8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001c8  00000000  00000000  00001538  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000019d9  00000000  00000000  00001700  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001218  00000000  00000000  000030d9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000013ed  00000000  00000000  000042f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000374  00000000  00000000  000056e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008d8  00000000  00000000  00005a54  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a04  00000000  00000000  0000632c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001b0  00000000  00000000  00006d30  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	b9 c0       	rjmp	.+370    	; 0x174 <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 b5 08 	jmp	0x116a	; 0x116a <__vector_1>
       8:	d5 c0       	rjmp	.+426    	; 0x1b4 <__bad_interrupt>
       a:	00 00       	nop
       c:	d3 c0       	rjmp	.+422    	; 0x1b4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d1 c0       	rjmp	.+418    	; 0x1b4 <__bad_interrupt>
      12:	00 00       	nop
      14:	cf c0       	rjmp	.+414    	; 0x1b4 <__bad_interrupt>
      16:	00 00       	nop
      18:	cd c0       	rjmp	.+410    	; 0x1b4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	cb c0       	rjmp	.+406    	; 0x1b4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	c9 c0       	rjmp	.+402    	; 0x1b4 <__bad_interrupt>
      22:	00 00       	nop
      24:	c7 c0       	rjmp	.+398    	; 0x1b4 <__bad_interrupt>
      26:	00 00       	nop
      28:	c5 c0       	rjmp	.+394    	; 0x1b4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	c3 c0       	rjmp	.+390    	; 0x1b4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c1 c0       	rjmp	.+386    	; 0x1b4 <__bad_interrupt>
      32:	00 00       	nop
      34:	bf c0       	rjmp	.+382    	; 0x1b4 <__bad_interrupt>
      36:	00 00       	nop
      38:	bd c0       	rjmp	.+378    	; 0x1b4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	bb c0       	rjmp	.+374    	; 0x1b4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	b9 c0       	rjmp	.+370    	; 0x1b4 <__bad_interrupt>
      42:	00 00       	nop
      44:	b7 c0       	rjmp	.+366    	; 0x1b4 <__bad_interrupt>
      46:	00 00       	nop
      48:	b5 c0       	rjmp	.+362    	; 0x1b4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	b3 c0       	rjmp	.+358    	; 0x1b4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	44 c4       	rjmp	.+2184   	; 0x8da <__vector_20>
      52:	00 00       	nop
      54:	af c0       	rjmp	.+350    	; 0x1b4 <__bad_interrupt>
      56:	00 00       	nop
      58:	ad c0       	rjmp	.+346    	; 0x1b4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	ab c0       	rjmp	.+342    	; 0x1b4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	a9 c0       	rjmp	.+338    	; 0x1b4 <__bad_interrupt>
      62:	00 00       	nop
      64:	a7 c0       	rjmp	.+334    	; 0x1b4 <__bad_interrupt>
      66:	00 00       	nop
      68:	a5 c0       	rjmp	.+330    	; 0x1b4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	a3 c0       	rjmp	.+326    	; 0x1b4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a1 c0       	rjmp	.+322    	; 0x1b4 <__bad_interrupt>
      72:	00 00       	nop
      74:	9f c0       	rjmp	.+318    	; 0x1b4 <__bad_interrupt>
      76:	00 00       	nop
      78:	9d c0       	rjmp	.+314    	; 0x1b4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	9b c0       	rjmp	.+310    	; 0x1b4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	99 c0       	rjmp	.+306    	; 0x1b4 <__bad_interrupt>
      82:	00 00       	nop
      84:	97 c0       	rjmp	.+302    	; 0x1b4 <__bad_interrupt>
      86:	00 00       	nop
      88:	95 c0       	rjmp	.+298    	; 0x1b4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	93 c0       	rjmp	.+294    	; 0x1b4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	91 c0       	rjmp	.+290    	; 0x1b4 <__bad_interrupt>
      92:	00 00       	nop
      94:	8f c0       	rjmp	.+286    	; 0x1b4 <__bad_interrupt>
      96:	00 00       	nop
      98:	8d c0       	rjmp	.+282    	; 0x1b4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8b c0       	rjmp	.+278    	; 0x1b4 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	89 c0       	rjmp	.+274    	; 0x1b4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	87 c0       	rjmp	.+270    	; 0x1b4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	85 c0       	rjmp	.+266    	; 0x1b4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	83 c0       	rjmp	.+262    	; 0x1b4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	81 c0       	rjmp	.+258    	; 0x1b4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	7f c0       	rjmp	.+254    	; 0x1b4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	7d c0       	rjmp	.+250    	; 0x1b4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	7b c0       	rjmp	.+246    	; 0x1b4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	79 c0       	rjmp	.+242    	; 0x1b4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	77 c0       	rjmp	.+238    	; 0x1b4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	75 c0       	rjmp	.+234    	; 0x1b4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	73 c0       	rjmp	.+230    	; 0x1b4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	71 c0       	rjmp	.+226    	; 0x1b4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	6f c0       	rjmp	.+222    	; 0x1b4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	6d c0       	rjmp	.+218    	; 0x1b4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	6b c0       	rjmp	.+214    	; 0x1b4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	69 c0       	rjmp	.+210    	; 0x1b4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	e9 02       	muls	r30, r25
      e6:	f7 02       	muls	r31, r23
      e8:	05 03       	mulsu	r16, r21
      ea:	13 03       	mulsu	r17, r19
      ec:	21 03       	mulsu	r18, r17
      ee:	2f 03       	fmul	r18, r23
      f0:	3d 03       	fmul	r19, r21
      f2:	4b 03       	fmul	r20, r19
      f4:	8a 03       	fmulsu	r16, r18
      f6:	5b 03       	fmul	r21, r19
      f8:	6b 03       	fmul	r22, r19
      fa:	7b 03       	fmul	r23, r19
      fc:	9b 03       	fmulsu	r17, r19
      fe:	a8 03       	fmulsu	r18, r16
     100:	b5 03       	fmuls	r19, r21
     102:	c2 03       	fmuls	r20, r18
     104:	cf 03       	fmulsu	r20, r23
     106:	dc 03       	fmulsu	r21, r20
     108:	e9 03       	fmulsu	r22, r17
     10a:	f6 03       	fmuls	r23, r22
     10c:	2e 04       	cpc	r2, r14
     10e:	04 04       	cpc	r0, r4
     110:	12 04       	cpc	r1, r2
     112:	20 04       	cpc	r2, r0
     114:	d8 04       	cpc	r13, r8
     116:	e6 04       	cpc	r14, r6
     118:	f4 04       	cpc	r15, r4
     11a:	02 05       	cpc	r16, r2
     11c:	10 05       	cpc	r17, r0
     11e:	1e 05       	cpc	r17, r14
     120:	2c 05       	cpc	r18, r12
     122:	3a 05       	cpc	r19, r10
     124:	79 05       	cpc	r23, r9
     126:	4a 05       	cpc	r20, r10
     128:	5a 05       	cpc	r21, r10
     12a:	6a 05       	cpc	r22, r10
     12c:	8a 05       	cpc	r24, r10
     12e:	a1 05       	cpc	r26, r1
     130:	b8 05       	cpc	r27, r8
     132:	cf 05       	cpc	r28, r15
     134:	e6 05       	cpc	r30, r6
     136:	fd 05       	cpc	r31, r13
     138:	14 06       	cpc	r1, r20
     13a:	2b 06       	cpc	r2, r27
     13c:	8b 06       	cpc	r8, r27
     13e:	43 06       	cpc	r4, r19
     140:	5b 06       	cpc	r5, r27
     142:	73 06       	cpc	r7, r19
     144:	b7 06       	cpc	r11, r23
     146:	c4 06       	cpc	r12, r20
     148:	d1 06       	cpc	r13, r17
     14a:	de 06       	cpc	r13, r30
     14c:	eb 06       	cpc	r14, r27
     14e:	f8 06       	cpc	r15, r24
     150:	05 07       	cpc	r16, r21
     152:	12 07       	cpc	r17, r18
     154:	4d 07       	cpc	r20, r29
     156:	21 07       	cpc	r18, r17
     158:	30 07       	cpc	r19, r16
     15a:	3f 07       	cpc	r19, r31
     15c:	5f 07       	cpc	r21, r31
     15e:	7c 07       	cpc	r23, r28
     160:	99 07       	cpc	r25, r25
     162:	b6 07       	cpc	r27, r22
     164:	d3 07       	cpc	r29, r19
     166:	f0 07       	cpc	r31, r16
     168:	0d 08       	sbc	r0, r13
     16a:	2a 08       	sbc	r2, r10
     16c:	ad 08       	sbc	r10, r13
     16e:	4b 08       	sbc	r4, r11
     170:	6c 08       	sbc	r6, r12
     172:	8d 08       	sbc	r8, r13

00000174 <__ctors_end>:
     174:	11 24       	eor	r1, r1
     176:	1f be       	out	0x3f, r1	; 63
     178:	cf ef       	ldi	r28, 0xFF	; 255
     17a:	d1 e2       	ldi	r29, 0x21	; 33
     17c:	de bf       	out	0x3e, r29	; 62
     17e:	cd bf       	out	0x3d, r28	; 61
     180:	00 e0       	ldi	r16, 0x00	; 0
     182:	0c bf       	out	0x3c, r16	; 60

00000184 <__do_copy_data>:
     184:	12 e0       	ldi	r17, 0x02	; 2
     186:	a0 e0       	ldi	r26, 0x00	; 0
     188:	b2 e0       	ldi	r27, 0x02	; 2
     18a:	ea e2       	ldi	r30, 0x2A	; 42
     18c:	f4 e1       	ldi	r31, 0x14	; 20
     18e:	00 e0       	ldi	r16, 0x00	; 0
     190:	0b bf       	out	0x3b, r16	; 59
     192:	02 c0       	rjmp	.+4      	; 0x198 <__do_copy_data+0x14>
     194:	07 90       	elpm	r0, Z+
     196:	0d 92       	st	X+, r0
     198:	aa 30       	cpi	r26, 0x0A	; 10
     19a:	b1 07       	cpc	r27, r17
     19c:	d9 f7       	brne	.-10     	; 0x194 <__do_copy_data+0x10>

0000019e <__do_clear_bss>:
     19e:	22 e0       	ldi	r18, 0x02	; 2
     1a0:	aa e0       	ldi	r26, 0x0A	; 10
     1a2:	b2 e0       	ldi	r27, 0x02	; 2
     1a4:	01 c0       	rjmp	.+2      	; 0x1a8 <.do_clear_bss_start>

000001a6 <.do_clear_bss_loop>:
     1a6:	1d 92       	st	X+, r1

000001a8 <.do_clear_bss_start>:
     1a8:	a6 32       	cpi	r26, 0x26	; 38
     1aa:	b2 07       	cpc	r27, r18
     1ac:	e1 f7       	brne	.-8      	; 0x1a6 <.do_clear_bss_loop>
     1ae:	f0 d0       	rcall	.+480    	; 0x390 <main>
     1b0:	0c 94 13 0a 	jmp	0x1426	; 0x1426 <_exit>

000001b4 <__bad_interrupt>:
     1b4:	25 cf       	rjmp	.-438    	; 0x0 <__vectors>

000001b6 <opdaterKommando>:

 volatile int state;
 volatile int firstCheck = 1;
 void opdaterKommando()
 {
	 if (lektorOptaget_ == '0' && lektortilStede_ == '0')
     1b6:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     1ba:	80 33       	cpi	r24, 0x30	; 48
     1bc:	f1 f4       	brne	.+60     	; 0x1fa <opdaterKommando+0x44>
     1be:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     1c2:	80 33       	cpi	r24, 0x30	; 48
     1c4:	d1 f4       	brne	.+52     	; 0x1fa <opdaterKommando+0x44>
	 {
		 if ((state == 00) && (firstCheck != 1))
     1c6:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <state>
     1ca:	90 91 1b 02 	lds	r25, 0x021B	; 0x80021b <state+0x1>
     1ce:	89 2b       	or	r24, r25
     1d0:	49 f4       	brne	.+18     	; 0x1e4 <opdaterKommando+0x2e>
     1d2:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     1d6:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	19 f0       	breq	.+6      	; 0x1e4 <opdaterKommando+0x2e>
		 {
			 aendring_ = 0;
     1de:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
     1e2:	7b c0       	rjmp	.+246    	; 0x2da <opdaterKommando+0x124>
		 }
		 else
		 {
			 aendring_ = 1;
     1e4:	81 e0       	ldi	r24, 0x01	; 1
     1e6:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'V'; // V indikerer at lektor er væk!	
     1ea:	86 e5       	ldi	r24, 0x56	; 86
     1ec:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 00;   
     1f0:	10 92 1b 02 	sts	0x021B, r1	; 0x80021b <state+0x1>
     1f4:	10 92 1a 02 	sts	0x021A, r1	; 0x80021a <state>
     1f8:	70 c0       	rjmp	.+224    	; 0x2da <opdaterKommando+0x124>
		 }
	 }
	 else if ((lektorOptaget_ == '0') && (lektortilStede_ == '1'))
     1fa:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     1fe:	80 33       	cpi	r24, 0x30	; 48
     200:	09 f5       	brne	.+66     	; 0x244 <opdaterKommando+0x8e>
     202:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     206:	81 33       	cpi	r24, 0x31	; 49
     208:	e9 f4       	brne	.+58     	; 0x244 <opdaterKommando+0x8e>
	 {
		 if ((state == 01) && (firstCheck != 1))
     20a:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <state>
     20e:	90 91 1b 02 	lds	r25, 0x021B	; 0x80021b <state+0x1>
     212:	01 97       	sbiw	r24, 0x01	; 1
     214:	49 f4       	brne	.+18     	; 0x228 <opdaterKommando+0x72>
     216:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     21a:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     21e:	01 97       	sbiw	r24, 0x01	; 1
     220:	19 f0       	breq	.+6      	; 0x228 <opdaterKommando+0x72>
		 {
			 aendring_ = 0;
     222:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
		 }
		 else
		 {
			 resetTimer();
     226:	59 c0       	rjmp	.+178    	; 0x2da <opdaterKommando+0x124>
			 aendring_ = 1;
     228:	36 d3       	rcall	.+1644   	; 0x896 <resetTimer>
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'T';		// T Indikerer at lektor er tilstede
     230:	84 e5       	ldi	r24, 0x54	; 84
     232:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 01;
     236:	81 e0       	ldi	r24, 0x01	; 1
     238:	90 e0       	ldi	r25, 0x00	; 0
     23a:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <state+0x1>
     23e:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <state>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '0'))
     242:	4b c0       	rjmp	.+150    	; 0x2da <opdaterKommando+0x124>
     244:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     248:	81 33       	cpi	r24, 0x31	; 49
     24a:	01 f5       	brne	.+64     	; 0x28c <opdaterKommando+0xd6>
     24c:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     250:	80 33       	cpi	r24, 0x30	; 48
	 {
		 if ((state == 10) && (firstCheck != 1))
     252:	e1 f4       	brne	.+56     	; 0x28c <opdaterKommando+0xd6>
     254:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <state>
     258:	90 91 1b 02 	lds	r25, 0x021B	; 0x80021b <state+0x1>
     25c:	0a 97       	sbiw	r24, 0x0a	; 10
     25e:	49 f4       	brne	.+18     	; 0x272 <opdaterKommando+0xbc>
     260:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     264:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     268:	01 97       	sbiw	r24, 0x01	; 1
		 {
			 aendring_ = 0;
     26a:	19 f0       	breq	.+6      	; 0x272 <opdaterKommando+0xbc>
     26c:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
		 }
		 else
		 {
			 aendring_ = 1;
     270:	34 c0       	rjmp	.+104    	; 0x2da <opdaterKommando+0x124>
     272:	81 e0       	ldi	r24, 0x01	; 1
     274:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'O';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     278:	8f e4       	ldi	r24, 0x4F	; 79
     27a:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 10;
     27e:	8a e0       	ldi	r24, 0x0A	; 10
     280:	90 e0       	ldi	r25, 0x00	; 0
     282:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <state+0x1>
     286:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <state>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '1'))
     28a:	27 c0       	rjmp	.+78     	; 0x2da <opdaterKommando+0x124>
     28c:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     290:	81 33       	cpi	r24, 0x31	; 49
     292:	19 f5       	brne	.+70     	; 0x2da <opdaterKommando+0x124>
     294:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     298:	81 33       	cpi	r24, 0x31	; 49
	 {
		 if ((state == 11) && (firstCheck != 1))
     29a:	f9 f4       	brne	.+62     	; 0x2da <opdaterKommando+0x124>
     29c:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <state>
     2a0:	90 91 1b 02 	lds	r25, 0x021B	; 0x80021b <state+0x1>
     2a4:	0b 97       	sbiw	r24, 0x0b	; 11
     2a6:	49 f4       	brne	.+18     	; 0x2ba <opdaterKommando+0x104>
     2a8:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     2ac:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     2b0:	01 97       	sbiw	r24, 0x01	; 1
		 {
			 aendring_ = 0;
     2b2:	19 f0       	breq	.+6      	; 0x2ba <opdaterKommando+0x104>
     2b4:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
		 }
		 else
		 {
			 if (returnerTimerStatus() == 0)
     2b8:	10 c0       	rjmp	.+32     	; 0x2da <opdaterKommando+0x124>
     2ba:	e8 d2       	rcall	.+1488   	; 0x88c <returnerTimerStatus>
			 {
				 setTimer();
     2bc:	89 2b       	or	r24, r25
     2be:	09 f4       	brne	.+2      	; 0x2c2 <opdaterKommando+0x10c>
			 }
			 aendring_ = 1;
     2c0:	f5 d2       	rcall	.+1514   	; 0x8ac <setTimer>
     2c2:	81 e0       	ldi	r24, 0x01	; 1
     2c4:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'O';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     2c8:	8f e4       	ldi	r24, 0x4F	; 79
     2ca:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 11;
     2ce:	8b e0       	ldi	r24, 0x0B	; 11
     2d0:	90 e0       	ldi	r25, 0x00	; 0
     2d2:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <state+0x1>
     2d6:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <state>
		 }
	 }

	 if (firstCheck == 1)
     2da:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     2de:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     2e2:	01 97       	sbiw	r24, 0x01	; 1
	 {
		 firstCheck = 0;
     2e4:	21 f4       	brne	.+8      	; 0x2ee <opdaterKommando+0x138>
     2e6:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <firstCheck+0x1>
     2ea:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <firstCheck>
     2ee:	08 95       	ret

000002f0 <start1msDelay>:
 }

  void start1msDelay()
  {
	  // Timer3: Normal mode, PS = 0
	  TCCR3A = 0b00000000;
     2f0:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	  TCCR3B = 0b00000001;
     2f4:	81 e0       	ldi	r24, 0x01	; 1
     2f6:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	  // Overflow hvert MS.
	  //Sæt timerStatus til '1' (=going)
	  //timerStatus_3 = '1';
	  TCNT3 = (0xFFFF-16000);
     2fa:	8f e7       	ldi	r24, 0x7F	; 127
     2fc:	91 ec       	ldi	r25, 0xC1	; 193
     2fe:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     302:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	  while ((TIFR3 & (1<<0)) == 0)
     306:	c0 9b       	sbis	0x18, 0	; 24
     308:	fe cf       	rjmp	.-4      	; 0x306 <start1msDelay+0x16>
	  {}
	  TCCR3B = 0;
     30a:	10 92 91 00 	sts	0x0091, r1	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	  TIFR3 = 1<<0;
     30e:	81 e0       	ldi	r24, 0x01	; 1
     310:	88 bb       	out	0x18, r24	; 24
     312:	08 95       	ret

00000314 <sendBurst>:
	  //timerStatus_3 = '0';
  }

  void sendBurst()
  {
	  ZCDetected_ = 0;
     314:	10 92 1e 02 	sts	0x021E, r1	; 0x80021e <ZCDetected_+0x1>
     318:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <ZCDetected_>
	  //PORTB = OUTPUT -- lad 120kHz signal fra OCRB komme ud.
	  DDRB |= 1 << 7;
	  start1msDelay();
     31c:	27 9a       	sbi	0x04, 7	; 4
	  //Sæt PORTH til input igen.
	  DDRB &= ~(1 << 7);
     31e:	e8 df       	rcall	.-48     	; 0x2f0 <start1msDelay>
     320:	27 98       	cbi	0x04, 7	; 4
     322:	08 95       	ret

00000324 <ventPaaZC>:
  }

  void ventPaaZC()
  {
	  ZCDetected_ = 0;
     324:	10 92 1e 02 	sts	0x021E, r1	; 0x80021e <ZCDetected_+0x1>
     328:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <ZCDetected_>
	  while(ZCDetected_ == 0)	{}
     32c:	80 91 1d 02 	lds	r24, 0x021D	; 0x80021d <ZCDetected_>
     330:	90 91 1e 02 	lds	r25, 0x021E	; 0x80021e <ZCDetected_+0x1>
     334:	89 2b       	or	r24, r25
     336:	d1 f3       	breq	.-12     	; 0x32c <ventPaaZC+0x8>
  }
     338:	08 95       	ret

0000033a <initBurst>:

  void initBurst()
  {
	  // PH = input (burst not outgoing)
	  DDRH = 0;
     33a:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	  // Toggle OC2B on compare match
	  // Mode = 4 (CTC)
	  // Clock prescaler = 1
	  TCCR0A = 0b01000010;
     33e:	82 e4       	ldi	r24, 0x42	; 66
     340:	84 bd       	out	0x24, r24	; 36
	  TCCR0B = 0b00000001;
     342:	91 e0       	ldi	r25, 0x01	; 1
     344:	95 bd       	out	0x25, r25	; 37
	  // 120kHz = 16000000Hz/(2*1*(1+OCR1B))  --> OCR1B = 119kHz...
	  OCR0A = 66;
     346:	87 bd       	out	0x27, r24	; 39
     348:	08 95       	ret

0000034a <start400usDelay>:
  }

   void start400usDelay()
   {
	   // Timer4: Normal mode, PS = 0
	   TCCR4A = 0b00000000;
     34a:	10 92 a0 00 	sts	0x00A0, r1	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
	   TCCR4B = 0b00000001;
     34e:	81 e0       	ldi	r24, 0x01	; 1
     350:	80 93 a1 00 	sts	0x00A1, r24	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	   // Overflow hvert MS.
	   //Sæt timerStatus til '1' (=going)
	   //timerStatus_3 = '1';
	   TCNT4 = 63936;
     354:	80 ec       	ldi	r24, 0xC0	; 192
     356:	99 ef       	ldi	r25, 0xF9	; 249
     358:	90 93 a5 00 	sts	0x00A5, r25	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7000a5>
     35c:	80 93 a4 00 	sts	0x00A4, r24	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7000a4>
	   while ((TIFR4 & (1<<0)) == 0)
     360:	c8 9b       	sbis	0x19, 0	; 25
     362:	fe cf       	rjmp	.-4      	; 0x360 <start400usDelay+0x16>
	   {}
	   TCCR4B = 0;
     364:	10 92 a1 00 	sts	0x00A1, r1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	   TIFR4 = 1<<0;
     368:	81 e0       	ldi	r24, 0x01	; 1
     36a:	89 bb       	out	0x19, r24	; 25
     36c:	08 95       	ret

0000036e <sendCharX10>:
	  // 120kHz = 16000000Hz/(2*1*(1+OCR1B))  --> OCR1B = 119kHz...
	  OCR0A = 66;
  }

  void sendCharX10(char Tegn)
  {
     36e:	cf 93       	push	r28
     370:	df 93       	push	r29
     372:	d8 2f       	mov	r29, r24
	  // 8 data bits (LSB first)
	  for (i = 0; i<8; i++)
	  {
	  ventPaaZC();
	  start1msDelay();
	  start1msDelay();
     374:	c8 e0       	ldi	r28, 0x08	; 8
	  start400usDelay();
     376:	d6 df       	rcall	.-84     	; 0x324 <ventPaaZC>
		  if(x & 0b10000000)
     378:	bb df       	rcall	.-138    	; 0x2f0 <start1msDelay>
     37a:	ba df       	rcall	.-140    	; 0x2f0 <start1msDelay>
		  {
			  sendBurst();
     37c:	e6 df       	rcall	.-52     	; 0x34a <start400usDelay>
     37e:	dd 23       	and	r29, r29
		  }
		  x = x<<1;
     380:	0c f4       	brge	.+2      	; 0x384 <sendCharX10+0x16>
     382:	c8 df       	rcall	.-112    	; 0x314 <sendBurst>
	  unsigned char x = Tegn;
	  // Start bit
	  //ventPaaZC();
	  //sendBurst();
	  // 8 data bits (LSB first)
	  for (i = 0; i<8; i++)
     384:	dd 0f       	add	r29, r29
		  x = x<<1;
	  }
	  //ventPaaZC();
	  //sendBurst(); //stopbit
	  //Test ###DUNNO what the stopbit is###
  }
     386:	c1 50       	subi	r28, 0x01	; 1
     388:	b1 f7       	brne	.-20     	; 0x376 <sendCharX10+0x8>
     38a:	df 91       	pop	r29
     38c:	cf 91       	pop	r28
     38e:	08 95       	ret

00000390 <main>:
#include "ToggleSwitchLED.h"
#include "zeroCrossDetector.h"
#include "X10_Master.h"

int main(void)
{
     390:	cf 93       	push	r28
     392:	df 93       	push	r29
     394:	00 d0       	rcall	.+0      	; 0x396 <main+0x6>
     396:	cd b7       	in	r28, 0x3d	; 61
     398:	de b7       	in	r29, 0x3e	; 62
	//Initializing
	initSensor('B', 2);
     39a:	62 e0       	ldi	r22, 0x02	; 2
     39c:	70 e0       	ldi	r23, 0x00	; 0
     39e:	82 e4       	ldi	r24, 0x42	; 66
     3a0:	f0 d0       	rcall	.+480    	; 0x582 <initSensor>
	initToggleSwitch('B', 3);
     3a2:	63 e0       	ldi	r22, 0x03	; 3
     3a4:	70 e0       	ldi	r23, 0x00	; 0
     3a6:	82 e4       	ldi	r24, 0x42	; 66
     3a8:	d9 d2       	rcall	.+1458   	; 0x95c <initToggleSwitch>
	initToggleSwitchLED('B', 4);
     3aa:	64 e0       	ldi	r22, 0x04	; 4
     3ac:	70 e0       	ldi	r23, 0x00	; 0
	initZCDetector();
     3ae:	82 e4       	ldi	r24, 0x42	; 66
     3b0:	b4 d4       	rcall	.+2408   	; 0xd1a <initToggleSwitchLED>
	initBurst();
     3b2:	d4 d6       	rcall	.+3496   	; 0x115c <initZCDetector>

		// Hvis der er sket en ændring, send STARTCODE efterfulgt af X10-kommando (bestående af LEKTORID1 og COMMAND).
		if (aendring_ == 1)
		{
			//COMMAND = 'c';
			streng[0] = LEKTORID1;
     3b4:	c2 df       	rcall	.-124    	; 0x33a <initBurst>
     3b6:	78 94       	sei
		}
		*/
	while(1)
	{	
		// Go through UC1 & UC2 -- also changes LED according to actual status.
		lektorStatus_PaaKontor();
     3b8:	0f 2e       	mov	r0, r31
     3ba:	f1 e4       	ldi	r31, 0x41	; 65
		lektorStatus_Optaget();
     3bc:	bf 2e       	mov	r11, r31
     3be:	f0 2d       	mov	r31, r0
		// Check om der er sket en ændring, opdatér kommando baseret på dette.
		opdaterKommando(); //Returnerer umiddelbart 'V' for 'Væk'.
     3c0:	d4 d0       	rcall	.+424    	; 0x56a <lektorStatus_PaaKontor>
     3c2:	ba d0       	rcall	.+372    	; 0x538 <lektorStatus_Optaget>

		// Hvis der er sket en ændring, send STARTCODE efterfulgt af X10-kommando (bestående af LEKTORID1 og COMMAND).
		if (aendring_ == 1)
     3c4:	f8 de       	rcall	.-528    	; 0x1b6 <opdaterKommando>
     3c6:	80 91 1f 02 	lds	r24, 0x021F	; 0x80021f <aendring_>
		{
			//COMMAND = 'c';
			streng[0] = LEKTORID1;
     3ca:	81 30       	cpi	r24, 0x01	; 1
			streng[1] = COMMAND;
     3cc:	c9 f7       	brne	.-14     	; 0x3c0 <main+0x30>
     3ce:	b9 82       	std	Y+1, r11	; 0x01
			streng[2] = '\0';
     3d0:	80 91 20 02 	lds	r24, 0x0220	; 0x800220 <COMMAND>
			unsigned char* konverteretStreng = stringToManchester(streng);
     3d4:	8a 83       	std	Y+2, r24	; 0x02
     3d6:	1b 82       	std	Y+3, r1	; 0x03
     3d8:	ce 01       	movw	r24, r28
			sendCharX10(STARTCODE);
     3da:	01 96       	adiw	r24, 0x01	; 1
     3dc:	18 d0       	rcall	.+48     	; 0x40e <stringToManchester>
     3de:	7c 01       	movw	r14, r24
			for (i = 0; i < strlen((char*)konverteretStreng); i++)
     3e0:	8e ee       	ldi	r24, 0xEE	; 238
     3e2:	c5 df       	rcall	.-118    	; 0x36e <sendCharX10>
     3e4:	67 01       	movw	r12, r14
			{
				sendCharX10(konverteretStreng[i]);
     3e6:	00 e0       	ldi	r16, 0x00	; 0
     3e8:	10 e0       	ldi	r17, 0x00	; 0
     3ea:	06 c0       	rjmp	.+12     	; 0x3f8 <main+0x68>
     3ec:	f6 01       	movw	r30, r12
     3ee:	81 91       	ld	r24, Z+
			streng[0] = LEKTORID1;
			streng[1] = COMMAND;
			streng[2] = '\0';
			unsigned char* konverteretStreng = stringToManchester(streng);
			sendCharX10(STARTCODE);
			for (i = 0; i < strlen((char*)konverteretStreng); i++)
     3f0:	6f 01       	movw	r12, r30
     3f2:	bd df       	rcall	.-134    	; 0x36e <sendCharX10>
     3f4:	0f 5f       	subi	r16, 0xFF	; 255
     3f6:	1f 4f       	sbci	r17, 0xFF	; 255
     3f8:	f7 01       	movw	r30, r14
     3fa:	01 90       	ld	r0, Z+
     3fc:	00 20       	and	r0, r0
     3fe:	e9 f7       	brne	.-6      	; 0x3fa <main+0x6a>
     400:	31 97       	sbiw	r30, 0x01	; 1
     402:	ee 19       	sub	r30, r14
     404:	ff 09       	sbc	r31, r15
     406:	0e 17       	cp	r16, r30
     408:	1f 07       	cpc	r17, r31
     40a:	80 f3       	brcs	.-32     	; 0x3ec <main+0x5c>
     40c:	d9 cf       	rjmp	.-78     	; 0x3c0 <main+0x30>

0000040e <stringToManchester>:
void freePtr(){
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
     40e:	8f 92       	push	r8
     410:	9f 92       	push	r9
     412:	af 92       	push	r10
     414:	bf 92       	push	r11
     416:	cf 92       	push	r12
     418:	df 92       	push	r13
     41a:	ef 92       	push	r14
     41c:	ff 92       	push	r15
     41e:	0f 93       	push	r16
     420:	1f 93       	push	r17
     422:	cf 93       	push	r28
     424:	df 93       	push	r29
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     426:	22 e0       	ldi	r18, 0x02	; 2
     428:	88 30       	cpi	r24, 0x08	; 8
     42a:	92 07       	cpc	r25, r18
     42c:	09 f4       	brne	.+2      	; 0x430 <stringToManchester+0x22>
     42e:	6c c0       	rjmp	.+216    	; 0x508 <stringToManchester+0xfa>
     430:	ec 01       	movw	r28, r24
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
     432:	fc 01       	movw	r30, r24
     434:	01 90       	ld	r0, Z+
     436:	00 20       	and	r0, r0
     438:	e9 f7       	brne	.-6      	; 0x434 <stringToManchester+0x26>
     43a:	31 97       	sbiw	r30, 0x01	; 1
     43c:	e8 1b       	sub	r30, r24
     43e:	f9 0b       	sbc	r31, r25
     440:	5f 01       	movw	r10, r30
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
     442:	cf 01       	movw	r24, r30
     444:	88 0f       	add	r24, r24
     446:	99 1f       	adc	r25, r25
     448:	61 e0       	ldi	r22, 0x01	; 1
     44a:	70 e0       	ldi	r23, 0x00	; 0
     44c:	03 96       	adiw	r24, 0x03	; 3
     44e:	a9 d6       	rcall	.+3410   	; 0x11a2 <calloc>
     450:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x1>
     454:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     458:	1a 14       	cp	r1, r10
     45a:	1b 04       	cpc	r1, r11
     45c:	0c f0       	brlt	.+2      	; 0x460 <stringToManchester+0x52>
     45e:	56 c0       	rjmp	.+172    	; 0x50c <stringToManchester+0xfe>
     460:	7e 01       	movw	r14, r28
     462:	a0 e0       	ldi	r26, 0x00	; 0
     464:	b0 e0       	ldi	r27, 0x00	; 0
     466:	60 e0       	ldi	r22, 0x00	; 0
     468:	70 e0       	ldi	r23, 0x00	; 0
     46a:	28 e0       	ldi	r18, 0x08	; 8
     46c:	30 e0       	ldi	r19, 0x00	; 0
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
     46e:	01 e0       	ldi	r16, 0x01	; 1
     470:	10 e0       	ldi	r17, 0x00	; 0
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     472:	0f 2e       	mov	r0, r31
     474:	f7 e0       	ldi	r31, 0x07	; 7
     476:	9f 2e       	mov	r9, r31
     478:	f0 2d       	mov	r31, r0
     47a:	81 2c       	mov	r8, r1
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];
     47c:	f7 01       	movw	r30, r14
     47e:	c1 91       	ld	r28, Z+
     480:	7f 01       	movw	r14, r30

		for (int j = 7; j >= 0; j--)
     482:	47 e0       	ldi	r20, 0x07	; 7
     484:	50 e0       	ldi	r21, 0x00	; 0
			if (counter < 0 || counter > 7)
			{
				counter = 7;
				++t;
			}
			if (ch & (1 << j))
     486:	d0 e0       	ldi	r29, 0x00	; 0
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
		{
			--counter;
     488:	21 50       	subi	r18, 0x01	; 1
     48a:	31 09       	sbc	r19, r1

			if (counter < 0 || counter > 7)
     48c:	28 30       	cpi	r18, 0x08	; 8
     48e:	31 05       	cpc	r19, r1
     490:	20 f0       	brcs	.+8      	; 0x49a <stringToManchester+0x8c>
			{
				counter = 7;
				++t;
     492:	6f 5f       	subi	r22, 0xFF	; 255
     494:	7f 4f       	sbci	r23, 0xFF	; 255
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     496:	29 2d       	mov	r18, r9
     498:	38 2d       	mov	r19, r8
				++t;
			}
			if (ch & (1 << j))
     49a:	fe 01       	movw	r30, r28
     49c:	04 2e       	mov	r0, r20
     49e:	02 c0       	rjmp	.+4      	; 0x4a4 <stringToManchester+0x96>
     4a0:	f5 95       	asr	r31
     4a2:	e7 95       	ror	r30
     4a4:	0a 94       	dec	r0
     4a6:	e2 f7       	brpl	.-8      	; 0x4a0 <stringToManchester+0x92>
     4a8:	e0 ff       	sbrs	r30, 0
     4aa:	12 c0       	rjmp	.+36     	; 0x4d0 <stringToManchester+0xc2>
			{
				manchesterPtr[i + t] |= 1 << counter;
     4ac:	fb 01       	movw	r30, r22
     4ae:	ea 0f       	add	r30, r26
     4b0:	fb 1f       	adc	r31, r27
     4b2:	e8 0f       	add	r30, r24
     4b4:	f9 1f       	adc	r31, r25
     4b6:	68 01       	movw	r12, r16
     4b8:	02 2e       	mov	r0, r18
     4ba:	02 c0       	rjmp	.+4      	; 0x4c0 <stringToManchester+0xb2>
     4bc:	cc 0c       	add	r12, r12
     4be:	dd 1c       	adc	r13, r13
     4c0:	0a 94       	dec	r0
     4c2:	e2 f7       	brpl	.-8      	; 0x4bc <stringToManchester+0xae>
     4c4:	d0 80       	ld	r13, Z
     4c6:	cd 28       	or	r12, r13
     4c8:	c0 82       	st	Z, r12
				--counter;
     4ca:	21 50       	subi	r18, 0x01	; 1
     4cc:	31 09       	sbc	r19, r1
     4ce:	11 c0       	rjmp	.+34     	; 0x4f2 <stringToManchester+0xe4>
				manchesterPtr[i + t] &= (255 - (0 << counter));
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
     4d0:	fb 01       	movw	r30, r22
     4d2:	ea 0f       	add	r30, r26
     4d4:	fb 1f       	adc	r31, r27
     4d6:	e8 0f       	add	r30, r24
     4d8:	f9 1f       	adc	r31, r25
				--counter;
     4da:	21 50       	subi	r18, 0x01	; 1
     4dc:	31 09       	sbc	r19, r1
				manchesterPtr[i + t] |= (1 << counter);
     4de:	68 01       	movw	r12, r16
     4e0:	02 2e       	mov	r0, r18
     4e2:	02 c0       	rjmp	.+4      	; 0x4e8 <stringToManchester+0xda>
     4e4:	cc 0c       	add	r12, r12
     4e6:	dd 1c       	adc	r13, r13
     4e8:	0a 94       	dec	r0
     4ea:	e2 f7       	brpl	.-8      	; 0x4e4 <stringToManchester+0xd6>
     4ec:	d0 80       	ld	r13, Z
     4ee:	cd 28       	or	r12, r13
     4f0:	c0 82       	st	Z, r12

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
     4f2:	41 50       	subi	r20, 0x01	; 1
     4f4:	51 09       	sbc	r21, r1
     4f6:	40 f6       	brcc	.-112    	; 0x488 <stringToManchester+0x7a>
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
     4f8:	61 50       	subi	r22, 0x01	; 1
     4fa:	71 09       	sbc	r23, r1
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     4fc:	11 96       	adiw	r26, 0x01	; 1
     4fe:	aa 16       	cp	r10, r26
     500:	bb 06       	cpc	r11, r27
     502:	09 f0       	breq	.+2      	; 0x506 <stringToManchester+0xf8>
     504:	bb cf       	rjmp	.-138    	; 0x47c <stringToManchester+0x6e>
     506:	02 c0       	rjmp	.+4      	; 0x50c <stringToManchester+0xfe>
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     508:	80 e0       	ldi	r24, 0x00	; 0
     50a:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
	}
	return manchesterPtr;													// Returnér manchesterkoden
}
     50c:	df 91       	pop	r29
     50e:	cf 91       	pop	r28
     510:	1f 91       	pop	r17
     512:	0f 91       	pop	r16
     514:	ff 90       	pop	r15
     516:	ef 90       	pop	r14
     518:	df 90       	pop	r13
     51a:	cf 90       	pop	r12
     51c:	bf 90       	pop	r11
     51e:	af 90       	pop	r10
     520:	9f 90       	pop	r9
     522:	8f 90       	pop	r8
     524:	08 95       	ret

00000526 <skiftLEDTilstand_Optaget>:

}

 void skiftLEDTilstand_Optaget()
 {
	 if (lektorOptaget_ == '0')
     526:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     52a:	80 33       	cpi	r24, 0x30	; 48
	 {
		 setToggleSwitchLED('0');
     52c:	11 f4       	brne	.+4      	; 0x532 <skiftLEDTilstand_Optaget+0xc>
	 }

	 else
	 {
		 setToggleSwitchLED('1');
     52e:	b6 c4       	rjmp	.+2412   	; 0xe9c <setToggleSwitchLED>
     530:	08 95       	ret
     532:	81 e3       	ldi	r24, 0x31	; 49
     534:	b3 c4       	rjmp	.+2406   	; 0xe9c <setToggleSwitchLED>
     536:	08 95       	ret

00000538 <lektorStatus_Optaget>:
#include "RegistrerLektor_Optaget.h"
#include "ToggleSwitch.h"
#include "ToggleSwitchLED.h"
 
void lektorStatus_Optaget()
{
     538:	dd d2       	rcall	.+1466   	; 0xaf4 <toggleSwitchStatus>
     53a:	81 33       	cpi	r24, 0x31	; 49
     53c:	21 f4       	brne	.+8      	; 0x546 <lektorStatus_Optaget+0xe>
     53e:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <lektorOptaget_>
     542:	f1 cf       	rjmp	.-30     	; 0x526 <skiftLEDTilstand_Optaget>
     544:	08 95       	ret
     546:	80 e3       	ldi	r24, 0x30	; 48
     548:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <lektorOptaget_>
     54c:	ec cf       	rjmp	.-40     	; 0x526 <skiftLEDTilstand_Optaget>
     54e:	08 95       	ret

00000550 <skiftLEDTilstand_PaaKontor>:
 }


  void skiftLEDTilstand_PaaKontor()
  {
	  if (lektortilStede_ == '1' && returnerTimerStatus() == 0)
     550:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     554:	81 33       	cpi	r24, 0x31	; 49
     556:	31 f4       	brne	.+12     	; 0x564 <skiftLEDTilstand_PaaKontor+0x14>
     558:	99 d1       	rcall	.+818    	; 0x88c <returnerTimerStatus>
	  {
		  setToggleSwitchLED('0');
     55a:	89 2b       	or	r24, r25
     55c:	19 f4       	brne	.+6      	; 0x564 <skiftLEDTilstand_PaaKontor+0x14>
	  }
	  else
	  {
		  setToggleSwitchLED('1');
     55e:	80 e3       	ldi	r24, 0x30	; 48
     560:	9d c4       	rjmp	.+2362   	; 0xe9c <setToggleSwitchLED>
     562:	08 95       	ret
     564:	81 e3       	ldi	r24, 0x31	; 49
     566:	9a c4       	rjmp	.+2356   	; 0xe9c <setToggleSwitchLED>
     568:	08 95       	ret

0000056a <lektorStatus_PaaKontor>:
     56a:	d5 d0       	rcall	.+426    	; 0x716 <kontorStatus>
     56c:	81 33       	cpi	r24, 0x31	; 49
     56e:	21 f4       	brne	.+8      	; 0x578 <lektorStatus_PaaKontor+0xe>
     570:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <lektortilStede_>
     574:	ed cf       	rjmp	.-38     	; 0x550 <skiftLEDTilstand_PaaKontor>
     576:	08 95       	ret
     578:	80 e3       	ldi	r24, 0x30	; 48
     57a:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <lektortilStede_>
     57e:	e8 cf       	rjmp	.-48     	; 0x550 <skiftLEDTilstand_PaaKontor>
     580:	08 95       	ret

00000582 <initSensor>:
static char register_;
static short int pin_;

void initSensor(char register__, short int pin)
{
	if (register__ > 'L' || register__ < 'A')
     582:	9f eb       	ldi	r25, 0xBF	; 191
     584:	98 0f       	add	r25, r24
     586:	9c 30       	cpi	r25, 0x0C	; 12
     588:	20 f0       	brcs	.+8      	; 0x592 <initSensor+0x10>
	{
		register_ = 'A';
     58a:	81 e4       	ldi	r24, 0x41	; 65
     58c:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <register_>
     590:	02 c0       	rjmp	.+4      	; 0x596 <initSensor+0x14>
	}
	else
	{
		register_ = register__;
     592:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <register_>
	}
	if (pin > 7 || pin < 0)
     596:	68 30       	cpi	r22, 0x08	; 8
     598:	71 05       	cpc	r23, r1
     59a:	38 f0       	brcs	.+14     	; 0x5aa <initSensor+0x28>
	{
		pin_ = 1;
     59c:	81 e0       	ldi	r24, 0x01	; 1
     59e:	90 e0       	ldi	r25, 0x00	; 0
     5a0:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <pin_+0x1>
     5a4:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <pin_>
     5a8:	04 c0       	rjmp	.+8      	; 0x5b2 <initSensor+0x30>
	}
	else
	{
		pin_ = pin;
     5aa:	70 93 0d 02 	sts	0x020D, r23	; 0x80020d <pin_+0x1>
     5ae:	60 93 0c 02 	sts	0x020C, r22	; 0x80020c <pin_>
	}

	switch (register_)
     5b2:	e0 91 0e 02 	lds	r30, 0x020E	; 0x80020e <register_>
     5b6:	8e 2f       	mov	r24, r30
     5b8:	90 e0       	ldi	r25, 0x00	; 0
     5ba:	fc 01       	movw	r30, r24
     5bc:	e1 54       	subi	r30, 0x41	; 65
     5be:	f1 09       	sbc	r31, r1
     5c0:	ec 30       	cpi	r30, 0x0C	; 12
     5c2:	f1 05       	cpc	r31, r1
     5c4:	08 f0       	brcs	.+2      	; 0x5c8 <initSensor+0x46>
     5c6:	a6 c0       	rjmp	.+332    	; 0x714 <initSensor+0x192>
     5c8:	88 27       	eor	r24, r24
     5ca:	ee 58       	subi	r30, 0x8E	; 142
     5cc:	ff 4f       	sbci	r31, 0xFF	; 255
     5ce:	8f 4f       	sbci	r24, 0xFF	; 255
     5d0:	e0 c5       	rjmp	.+3008   	; 0x1192 <__tablejump2__>
	{
		case 'A':
		DDRA &= ~(1 << pin_);
     5d2:	21 b1       	in	r18, 0x01	; 1
     5d4:	81 e0       	ldi	r24, 0x01	; 1
     5d6:	90 e0       	ldi	r25, 0x00	; 0
     5d8:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     5dc:	02 c0       	rjmp	.+4      	; 0x5e2 <initSensor+0x60>
     5de:	88 0f       	add	r24, r24
     5e0:	99 1f       	adc	r25, r25
     5e2:	0a 94       	dec	r0
     5e4:	e2 f7       	brpl	.-8      	; 0x5de <initSensor+0x5c>
     5e6:	80 95       	com	r24
     5e8:	82 23       	and	r24, r18
     5ea:	81 b9       	out	0x01, r24	; 1
		break;
     5ec:	08 95       	ret
		case 'B':
		DDRB &= ~(1 << pin_);
     5ee:	24 b1       	in	r18, 0x04	; 4
     5f0:	81 e0       	ldi	r24, 0x01	; 1
     5f2:	90 e0       	ldi	r25, 0x00	; 0
     5f4:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     5f8:	02 c0       	rjmp	.+4      	; 0x5fe <initSensor+0x7c>
     5fa:	88 0f       	add	r24, r24
     5fc:	99 1f       	adc	r25, r25
     5fe:	0a 94       	dec	r0
     600:	e2 f7       	brpl	.-8      	; 0x5fa <initSensor+0x78>
     602:	80 95       	com	r24
     604:	82 23       	and	r24, r18
     606:	84 b9       	out	0x04, r24	; 4
		break;
     608:	08 95       	ret
		case 'C':
		DDRC &= ~(1 << pin_);
     60a:	27 b1       	in	r18, 0x07	; 7
     60c:	81 e0       	ldi	r24, 0x01	; 1
     60e:	90 e0       	ldi	r25, 0x00	; 0
     610:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     614:	02 c0       	rjmp	.+4      	; 0x61a <initSensor+0x98>
     616:	88 0f       	add	r24, r24
     618:	99 1f       	adc	r25, r25
     61a:	0a 94       	dec	r0
     61c:	e2 f7       	brpl	.-8      	; 0x616 <initSensor+0x94>
     61e:	80 95       	com	r24
     620:	82 23       	and	r24, r18
     622:	87 b9       	out	0x07, r24	; 7
		break;
     624:	08 95       	ret
		case 'D':
		DDRD &= ~(1 << pin_);
     626:	2a b1       	in	r18, 0x0a	; 10
     628:	81 e0       	ldi	r24, 0x01	; 1
     62a:	90 e0       	ldi	r25, 0x00	; 0
     62c:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     630:	02 c0       	rjmp	.+4      	; 0x636 <initSensor+0xb4>
     632:	88 0f       	add	r24, r24
     634:	99 1f       	adc	r25, r25
     636:	0a 94       	dec	r0
     638:	e2 f7       	brpl	.-8      	; 0x632 <initSensor+0xb0>
     63a:	80 95       	com	r24
     63c:	82 23       	and	r24, r18
     63e:	8a b9       	out	0x0a, r24	; 10
		break;
     640:	08 95       	ret
		case 'E':
		DDRE &= ~(1 << pin_);
     642:	2d b1       	in	r18, 0x0d	; 13
     644:	81 e0       	ldi	r24, 0x01	; 1
     646:	90 e0       	ldi	r25, 0x00	; 0
     648:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     64c:	02 c0       	rjmp	.+4      	; 0x652 <initSensor+0xd0>
     64e:	88 0f       	add	r24, r24
     650:	99 1f       	adc	r25, r25
     652:	0a 94       	dec	r0
     654:	e2 f7       	brpl	.-8      	; 0x64e <initSensor+0xcc>
     656:	80 95       	com	r24
     658:	82 23       	and	r24, r18
     65a:	8d b9       	out	0x0d, r24	; 13
		break;
     65c:	08 95       	ret
		case 'F':
		DDRF &= ~(1 << pin_);
     65e:	20 b3       	in	r18, 0x10	; 16
     660:	81 e0       	ldi	r24, 0x01	; 1
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     668:	02 c0       	rjmp	.+4      	; 0x66e <initSensor+0xec>
     66a:	88 0f       	add	r24, r24
     66c:	99 1f       	adc	r25, r25
     66e:	0a 94       	dec	r0
     670:	e2 f7       	brpl	.-8      	; 0x66a <initSensor+0xe8>
     672:	80 95       	com	r24
     674:	82 23       	and	r24, r18
     676:	80 bb       	out	0x10, r24	; 16
		break;
     678:	08 95       	ret
		case 'G':
		DDRG &= ~(1 << pin_);
     67a:	23 b3       	in	r18, 0x13	; 19
     67c:	81 e0       	ldi	r24, 0x01	; 1
     67e:	90 e0       	ldi	r25, 0x00	; 0
     680:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     684:	02 c0       	rjmp	.+4      	; 0x68a <initSensor+0x108>
     686:	88 0f       	add	r24, r24
     688:	99 1f       	adc	r25, r25
     68a:	0a 94       	dec	r0
     68c:	e2 f7       	brpl	.-8      	; 0x686 <initSensor+0x104>
     68e:	80 95       	com	r24
     690:	82 23       	and	r24, r18
     692:	83 bb       	out	0x13, r24	; 19
		break;
     694:	08 95       	ret
		case 'H':
		DDRH &= ~(1 << pin_);
     696:	e1 e0       	ldi	r30, 0x01	; 1
     698:	f1 e0       	ldi	r31, 0x01	; 1
     69a:	20 81       	ld	r18, Z
     69c:	81 e0       	ldi	r24, 0x01	; 1
     69e:	90 e0       	ldi	r25, 0x00	; 0
     6a0:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     6a4:	02 c0       	rjmp	.+4      	; 0x6aa <initSensor+0x128>
     6a6:	88 0f       	add	r24, r24
     6a8:	99 1f       	adc	r25, r25
     6aa:	0a 94       	dec	r0
     6ac:	e2 f7       	brpl	.-8      	; 0x6a6 <initSensor+0x124>
     6ae:	80 95       	com	r24
     6b0:	82 23       	and	r24, r18
     6b2:	80 83       	st	Z, r24
		break;
     6b4:	08 95       	ret
		case 'J':
		DDRJ &= ~(1 << pin_);
     6b6:	e4 e0       	ldi	r30, 0x04	; 4
     6b8:	f1 e0       	ldi	r31, 0x01	; 1
     6ba:	20 81       	ld	r18, Z
     6bc:	81 e0       	ldi	r24, 0x01	; 1
     6be:	90 e0       	ldi	r25, 0x00	; 0
     6c0:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     6c4:	02 c0       	rjmp	.+4      	; 0x6ca <initSensor+0x148>
     6c6:	88 0f       	add	r24, r24
     6c8:	99 1f       	adc	r25, r25
     6ca:	0a 94       	dec	r0
     6cc:	e2 f7       	brpl	.-8      	; 0x6c6 <initSensor+0x144>
     6ce:	80 95       	com	r24
     6d0:	82 23       	and	r24, r18
     6d2:	80 83       	st	Z, r24
		break;
     6d4:	08 95       	ret
		case 'K':
		DDRK &= ~(1 << pin_);
     6d6:	e7 e0       	ldi	r30, 0x07	; 7
     6d8:	f1 e0       	ldi	r31, 0x01	; 1
     6da:	20 81       	ld	r18, Z
     6dc:	81 e0       	ldi	r24, 0x01	; 1
     6de:	90 e0       	ldi	r25, 0x00	; 0
     6e0:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     6e4:	02 c0       	rjmp	.+4      	; 0x6ea <initSensor+0x168>
     6e6:	88 0f       	add	r24, r24
     6e8:	99 1f       	adc	r25, r25
     6ea:	0a 94       	dec	r0
     6ec:	e2 f7       	brpl	.-8      	; 0x6e6 <initSensor+0x164>
     6ee:	80 95       	com	r24
     6f0:	82 23       	and	r24, r18
     6f2:	80 83       	st	Z, r24
		break;
     6f4:	08 95       	ret
		case 'L':
		DDRL &= ~(1 << pin_);
     6f6:	ea e0       	ldi	r30, 0x0A	; 10
     6f8:	f1 e0       	ldi	r31, 0x01	; 1
     6fa:	20 81       	ld	r18, Z
     6fc:	81 e0       	ldi	r24, 0x01	; 1
     6fe:	90 e0       	ldi	r25, 0x00	; 0
     700:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     704:	02 c0       	rjmp	.+4      	; 0x70a <initSensor+0x188>
     706:	88 0f       	add	r24, r24
     708:	99 1f       	adc	r25, r25
     70a:	0a 94       	dec	r0
     70c:	e2 f7       	brpl	.-8      	; 0x706 <initSensor+0x184>
     70e:	80 95       	com	r24
     710:	82 23       	and	r24, r18
     712:	80 83       	st	Z, r24
     714:	08 95       	ret

00000716 <kontorStatus>:
	}
}

char kontorStatus()
{
	switch (register_)
     716:	e0 91 0e 02 	lds	r30, 0x020E	; 0x80020e <register_>
     71a:	8e 2f       	mov	r24, r30
     71c:	90 e0       	ldi	r25, 0x00	; 0
     71e:	fc 01       	movw	r30, r24
     720:	e1 54       	subi	r30, 0x41	; 65
     722:	f1 09       	sbc	r31, r1
     724:	ec 30       	cpi	r30, 0x0C	; 12
     726:	f1 05       	cpc	r31, r1
     728:	08 f0       	brcs	.+2      	; 0x72c <kontorStatus+0x16>
     72a:	98 c0       	rjmp	.+304    	; 0x85c <kontorStatus+0x146>
     72c:	88 27       	eor	r24, r24
     72e:	e2 58       	subi	r30, 0x82	; 130
     730:	ff 4f       	sbci	r31, 0xFF	; 255
     732:	8f 4f       	sbci	r24, 0xFF	; 255
     734:	2e c5       	rjmp	.+2652   	; 0x1192 <__tablejump2__>
	{
		case 'A':
	
		if (PINA & (1 << pin_))
     736:	80 b1       	in	r24, 0x00	; 0
     738:	90 e0       	ldi	r25, 0x00	; 0
     73a:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     73e:	02 c0       	rjmp	.+4      	; 0x744 <kontorStatus+0x2e>
     740:	95 95       	asr	r25
     742:	87 95       	ror	r24
     744:	0a 94       	dec	r0
     746:	e2 f7       	brpl	.-8      	; 0x740 <kontorStatus+0x2a>
     748:	80 fd       	sbrc	r24, 0
     74a:	8a c0       	rjmp	.+276    	; 0x860 <kontorStatus+0x14a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     74c:	80 e3       	ldi	r24, 0x30	; 48
     74e:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << pin_))
     750:	83 b1       	in	r24, 0x03	; 3
     752:	90 e0       	ldi	r25, 0x00	; 0
     754:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     758:	02 c0       	rjmp	.+4      	; 0x75e <kontorStatus+0x48>
     75a:	95 95       	asr	r25
     75c:	87 95       	ror	r24
     75e:	0a 94       	dec	r0
     760:	e2 f7       	brpl	.-8      	; 0x75a <kontorStatus+0x44>
     762:	80 fd       	sbrc	r24, 0
     764:	7f c0       	rjmp	.+254    	; 0x864 <kontorStatus+0x14e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     766:	80 e3       	ldi	r24, 0x30	; 48
     768:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << pin_))
     76a:	86 b1       	in	r24, 0x06	; 6
     76c:	90 e0       	ldi	r25, 0x00	; 0
     76e:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     772:	02 c0       	rjmp	.+4      	; 0x778 <kontorStatus+0x62>
     774:	95 95       	asr	r25
     776:	87 95       	ror	r24
     778:	0a 94       	dec	r0
     77a:	e2 f7       	brpl	.-8      	; 0x774 <kontorStatus+0x5e>
     77c:	80 fd       	sbrc	r24, 0
     77e:	74 c0       	rjmp	.+232    	; 0x868 <kontorStatus+0x152>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     780:	80 e3       	ldi	r24, 0x30	; 48
     782:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << pin_))
     784:	89 b1       	in	r24, 0x09	; 9
     786:	90 e0       	ldi	r25, 0x00	; 0
     788:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     78c:	02 c0       	rjmp	.+4      	; 0x792 <kontorStatus+0x7c>
     78e:	95 95       	asr	r25
     790:	87 95       	ror	r24
     792:	0a 94       	dec	r0
     794:	e2 f7       	brpl	.-8      	; 0x78e <kontorStatus+0x78>
     796:	80 fd       	sbrc	r24, 0
     798:	69 c0       	rjmp	.+210    	; 0x86c <kontorStatus+0x156>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     79a:	80 e3       	ldi	r24, 0x30	; 48
     79c:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << pin_))
     79e:	8c b1       	in	r24, 0x0c	; 12
     7a0:	90 e0       	ldi	r25, 0x00	; 0
     7a2:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     7a6:	02 c0       	rjmp	.+4      	; 0x7ac <kontorStatus+0x96>
     7a8:	95 95       	asr	r25
     7aa:	87 95       	ror	r24
     7ac:	0a 94       	dec	r0
     7ae:	e2 f7       	brpl	.-8      	; 0x7a8 <kontorStatus+0x92>
     7b0:	80 fd       	sbrc	r24, 0
     7b2:	5e c0       	rjmp	.+188    	; 0x870 <kontorStatus+0x15a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7b4:	80 e3       	ldi	r24, 0x30	; 48
     7b6:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << pin_))
     7b8:	8f b1       	in	r24, 0x0f	; 15
     7ba:	90 e0       	ldi	r25, 0x00	; 0
     7bc:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     7c0:	02 c0       	rjmp	.+4      	; 0x7c6 <kontorStatus+0xb0>
     7c2:	95 95       	asr	r25
     7c4:	87 95       	ror	r24
     7c6:	0a 94       	dec	r0
     7c8:	e2 f7       	brpl	.-8      	; 0x7c2 <kontorStatus+0xac>
     7ca:	80 fd       	sbrc	r24, 0
     7cc:	53 c0       	rjmp	.+166    	; 0x874 <kontorStatus+0x15e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7ce:	80 e3       	ldi	r24, 0x30	; 48
     7d0:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << pin_))
     7d2:	82 b3       	in	r24, 0x12	; 18
     7d4:	90 e0       	ldi	r25, 0x00	; 0
     7d6:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     7da:	02 c0       	rjmp	.+4      	; 0x7e0 <kontorStatus+0xca>
     7dc:	95 95       	asr	r25
     7de:	87 95       	ror	r24
     7e0:	0a 94       	dec	r0
     7e2:	e2 f7       	brpl	.-8      	; 0x7dc <kontorStatus+0xc6>
     7e4:	80 fd       	sbrc	r24, 0
     7e6:	48 c0       	rjmp	.+144    	; 0x878 <kontorStatus+0x162>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7e8:	80 e3       	ldi	r24, 0x30	; 48
     7ea:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << pin_))
     7ec:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     7f0:	90 e0       	ldi	r25, 0x00	; 0
     7f2:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     7f6:	02 c0       	rjmp	.+4      	; 0x7fc <kontorStatus+0xe6>
     7f8:	95 95       	asr	r25
     7fa:	87 95       	ror	r24
     7fc:	0a 94       	dec	r0
     7fe:	e2 f7       	brpl	.-8      	; 0x7f8 <kontorStatus+0xe2>
     800:	80 fd       	sbrc	r24, 0
     802:	3c c0       	rjmp	.+120    	; 0x87c <kontorStatus+0x166>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     804:	80 e3       	ldi	r24, 0x30	; 48
     806:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << pin_))
     808:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     80c:	90 e0       	ldi	r25, 0x00	; 0
     80e:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     812:	02 c0       	rjmp	.+4      	; 0x818 <kontorStatus+0x102>
     814:	95 95       	asr	r25
     816:	87 95       	ror	r24
     818:	0a 94       	dec	r0
     81a:	e2 f7       	brpl	.-8      	; 0x814 <kontorStatus+0xfe>
     81c:	80 fd       	sbrc	r24, 0
     81e:	30 c0       	rjmp	.+96     	; 0x880 <kontorStatus+0x16a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     820:	80 e3       	ldi	r24, 0x30	; 48
     822:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << pin_))
     824:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     82e:	02 c0       	rjmp	.+4      	; 0x834 <kontorStatus+0x11e>
     830:	95 95       	asr	r25
     832:	87 95       	ror	r24
     834:	0a 94       	dec	r0
     836:	e2 f7       	brpl	.-8      	; 0x830 <kontorStatus+0x11a>
     838:	80 fd       	sbrc	r24, 0
     83a:	24 c0       	rjmp	.+72     	; 0x884 <kontorStatus+0x16e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     83c:	80 e3       	ldi	r24, 0x30	; 48
     83e:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << pin_))
     840:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     844:	90 e0       	ldi	r25, 0x00	; 0
     846:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     84a:	02 c0       	rjmp	.+4      	; 0x850 <kontorStatus+0x13a>
     84c:	95 95       	asr	r25
     84e:	87 95       	ror	r24
     850:	0a 94       	dec	r0
     852:	e2 f7       	brpl	.-8      	; 0x84c <kontorStatus+0x136>
     854:	80 fd       	sbrc	r24, 0
     856:	18 c0       	rjmp	.+48     	; 0x888 <kontorStatus+0x172>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     858:	80 e3       	ldi	r24, 0x30	; 48
     85a:	08 95       	ret
		}
		break;
		default: return '0';
     85c:	80 e3       	ldi	r24, 0x30	; 48
     85e:	08 95       	ret
		case 'A':
	
		if (PINA & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     860:	81 e3       	ldi	r24, 0x31	; 49
     862:	08 95       	ret

		case 'B':
		if (PINB & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     864:	81 e3       	ldi	r24, 0x31	; 49
     866:	08 95       	ret

		case 'C':
		if (PINC & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     868:	81 e3       	ldi	r24, 0x31	; 49
     86a:	08 95       	ret

		case 'D':
		if (PIND & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     86c:	81 e3       	ldi	r24, 0x31	; 49
     86e:	08 95       	ret

		case 'E':
		if (PINE & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     870:	81 e3       	ldi	r24, 0x31	; 49
     872:	08 95       	ret

		case 'F':
		if (PINF & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     874:	81 e3       	ldi	r24, 0x31	; 49
     876:	08 95       	ret

		case 'G':
		if (PING & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     878:	81 e3       	ldi	r24, 0x31	; 49
     87a:	08 95       	ret

		case 'H':
		if (PINH & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     87c:	81 e3       	ldi	r24, 0x31	; 49
     87e:	08 95       	ret

		case 'J':
		if (PINJ & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     880:	81 e3       	ldi	r24, 0x31	; 49
     882:	08 95       	ret

		case 'K':
		if (PINK & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     884:	81 e3       	ldi	r24, 0x31	; 49
     886:	08 95       	ret

		case 'L':
		if (PINL & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     888:	81 e3       	ldi	r24, 0x31	; 49
			return lektorDetected_;
		}
		break;
		default: return '0';
	}
     88a:	08 95       	ret

0000088c <returnerTimerStatus>:
 volatile static int ctr_ = 0;
 volatile static int timerStatus_ = 0;

 int returnerTimerStatus()
 {
	return timerStatus_;
     88c:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <timerStatus_>
     890:	90 91 10 02 	lds	r25, 0x0210	; 0x800210 <timerStatus_+0x1>
 }
     894:	08 95       	ret

00000896 <resetTimer>:



 void resetTimer()
 {
	timerStatus_ = '0';
     896:	80 e3       	ldi	r24, 0x30	; 48
     898:	90 e0       	ldi	r25, 0x00	; 0
     89a:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <timerStatus_+0x1>
     89e:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <timerStatus_>
	ctr_ = 0;
     8a2:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <ctr_+0x1>
     8a6:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <ctr_>
     8aa:	08 95       	ret

000008ac <setTimer>:

 void setTimer()
 {
 
      //Sæt timerStatus til '1' (=going)
	  timerStatus_ = '1';	
     8ac:	81 e3       	ldi	r24, 0x31	; 49
     8ae:	90 e0       	ldi	r25, 0x00	; 0
     8b0:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <timerStatus_+0x1>
     8b4:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <timerStatus_>
	  // Timer1: Normal mode, PS = 1024
	  TCCR1A = 0b00000000;
     8b8:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	  TCCR1B = 0b00000101;
     8bc:	85 e0       	ldi	r24, 0x05	; 5
     8be:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
	  // Enable Timer1 overflow interrupt
	  TCNT1 = (0xFFFF-15625);
     8c2:	86 ef       	ldi	r24, 0xF6	; 246
     8c4:	92 ec       	ldi	r25, 0xC2	; 194
     8c6:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     8ca:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	  TIMSK1 |= 0b00000001;
     8ce:	ef e6       	ldi	r30, 0x6F	; 111
     8d0:	f0 e0       	ldi	r31, 0x00	; 0
     8d2:	80 81       	ld	r24, Z
     8d4:	81 60       	ori	r24, 0x01	; 1
     8d6:	80 83       	st	Z, r24
     8d8:	08 95       	ret

000008da <__vector_20>:
	  
}

 ISR(TIMER1_OVF_vect)
 {
     8da:	1f 92       	push	r1
     8dc:	0f 92       	push	r0
     8de:	0f b6       	in	r0, 0x3f	; 63
     8e0:	0f 92       	push	r0
     8e2:	11 24       	eor	r1, r1
     8e4:	0b b6       	in	r0, 0x3b	; 59
     8e6:	0f 92       	push	r0
     8e8:	2f 93       	push	r18
     8ea:	3f 93       	push	r19
     8ec:	4f 93       	push	r20
     8ee:	5f 93       	push	r21
     8f0:	6f 93       	push	r22
     8f2:	7f 93       	push	r23
     8f4:	8f 93       	push	r24
     8f6:	9f 93       	push	r25
     8f8:	af 93       	push	r26
     8fa:	bf 93       	push	r27
     8fc:	ef 93       	push	r30
     8fe:	ff 93       	push	r31
	 // Tæller ctr_ op hvert sekund.
	 ctr_++;
     900:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <ctr_>
     904:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <ctr_+0x1>
     908:	01 96       	adiw	r24, 0x01	; 1
     90a:	90 93 12 02 	sts	0x0212, r25	; 0x800212 <ctr_+0x1>
     90e:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <ctr_>
	 //	sætter tcnt1 til krævet værdi for 1s delay
	 TCNT1 = (0xFFFF-15625);
     912:	86 ef       	ldi	r24, 0xF6	; 246
     914:	92 ec       	ldi	r25, 0xC2	; 194
     916:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     91a:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>

	 if (ctr_ == 600) //overflow 1 gang i sekundet betyder 600 = 10 min.	 
     91e:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <ctr_>
     922:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <ctr_+0x1>
     926:	88 35       	cpi	r24, 0x58	; 88
     928:	92 40       	sbci	r25, 0x02	; 2
	 {
		resetTimer();
     92a:	29 f4       	brne	.+10     	; 0x936 <__vector_20+0x5c>
		TIMSK1 &= 0;
     92c:	b4 df       	rcall	.-152    	; 0x896 <resetTimer>
     92e:	ef e6       	ldi	r30, 0x6F	; 111
     930:	f0 e0       	ldi	r31, 0x00	; 0
     932:	80 81       	ld	r24, Z
	 }
     934:	10 82       	st	Z, r1
     936:	ff 91       	pop	r31
     938:	ef 91       	pop	r30
     93a:	bf 91       	pop	r27
     93c:	af 91       	pop	r26
     93e:	9f 91       	pop	r25
     940:	8f 91       	pop	r24
     942:	7f 91       	pop	r23
     944:	6f 91       	pop	r22
     946:	5f 91       	pop	r21
     948:	4f 91       	pop	r20
     94a:	3f 91       	pop	r19
     94c:	2f 91       	pop	r18
     94e:	0f 90       	pop	r0
     950:	0b be       	out	0x3b, r0	; 59
     952:	0f 90       	pop	r0
     954:	0f be       	out	0x3f, r0	; 63
     956:	0f 90       	pop	r0
     958:	1f 90       	pop	r1
     95a:	18 95       	reti

0000095c <initToggleSwitch>:
static char register_;
static short int pin_;

void initToggleSwitch(char register__, short int pin)
{
 	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     95c:	9f eb       	ldi	r25, 0xBF	; 191
     95e:	98 0f       	add	r25, r24
     960:	9c 30       	cpi	r25, 0x0C	; 12
     962:	10 f4       	brcc	.+4      	; 0x968 <initToggleSwitch+0xc>
     964:	89 34       	cpi	r24, 0x49	; 73
     966:	21 f4       	brne	.+8      	; 0x970 <initToggleSwitch+0x14>
 	{
	 	register_ = 'A';
     968:	81 e4       	ldi	r24, 0x41	; 65
     96a:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <register_>
     96e:	02 c0       	rjmp	.+4      	; 0x974 <initToggleSwitch+0x18>
 	}
	else
	{
		register_ = register__;
     970:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <register_>
	}
 	if (pin > 7)
     974:	68 30       	cpi	r22, 0x08	; 8
     976:	71 05       	cpc	r23, r1
     978:	3c f0       	brlt	.+14     	; 0x988 <initToggleSwitch+0x2c>
 	{
	 	pin_ = 5;
     97a:	85 e0       	ldi	r24, 0x05	; 5
     97c:	90 e0       	ldi	r25, 0x00	; 0
     97e:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <pin_+0x1>
     982:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <pin_>
     986:	04 c0       	rjmp	.+8      	; 0x990 <initToggleSwitch+0x34>
 	}
	else
	{
		pin_ = pin;
     988:	70 93 14 02 	sts	0x0214, r23	; 0x800214 <pin_+0x1>
     98c:	60 93 13 02 	sts	0x0213, r22	; 0x800213 <pin_>
	}
 	
 	switch (register_)
     990:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <register_>
     994:	8e 2f       	mov	r24, r30
     996:	90 e0       	ldi	r25, 0x00	; 0
     998:	fc 01       	movw	r30, r24
     99a:	e1 54       	subi	r30, 0x41	; 65
     99c:	f1 09       	sbc	r31, r1
     99e:	ec 30       	cpi	r30, 0x0C	; 12
     9a0:	f1 05       	cpc	r31, r1
     9a2:	08 f0       	brcs	.+2      	; 0x9a6 <initToggleSwitch+0x4a>
     9a4:	a6 c0       	rjmp	.+332    	; 0xaf2 <initToggleSwitch+0x196>
     9a6:	88 27       	eor	r24, r24
     9a8:	e6 57       	subi	r30, 0x76	; 118
     9aa:	ff 4f       	sbci	r31, 0xFF	; 255
     9ac:	8f 4f       	sbci	r24, 0xFF	; 255
     9ae:	f1 c3       	rjmp	.+2018   	; 0x1192 <__tablejump2__>
 	{
	 	case 'A':
	 	DDRA &= ~(1 << pin_);
     9b0:	21 b1       	in	r18, 0x01	; 1
     9b2:	81 e0       	ldi	r24, 0x01	; 1
     9b4:	90 e0       	ldi	r25, 0x00	; 0
     9b6:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     9ba:	02 c0       	rjmp	.+4      	; 0x9c0 <initToggleSwitch+0x64>
     9bc:	88 0f       	add	r24, r24
     9be:	99 1f       	adc	r25, r25
     9c0:	0a 94       	dec	r0
     9c2:	e2 f7       	brpl	.-8      	; 0x9bc <initToggleSwitch+0x60>
     9c4:	80 95       	com	r24
     9c6:	82 23       	and	r24, r18
     9c8:	81 b9       	out	0x01, r24	; 1
	 	break;
     9ca:	08 95       	ret
	 	case 'B':
	 	DDRB &= ~(1 << pin_);
     9cc:	24 b1       	in	r18, 0x04	; 4
     9ce:	81 e0       	ldi	r24, 0x01	; 1
     9d0:	90 e0       	ldi	r25, 0x00	; 0
     9d2:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     9d6:	02 c0       	rjmp	.+4      	; 0x9dc <initToggleSwitch+0x80>
     9d8:	88 0f       	add	r24, r24
     9da:	99 1f       	adc	r25, r25
     9dc:	0a 94       	dec	r0
     9de:	e2 f7       	brpl	.-8      	; 0x9d8 <initToggleSwitch+0x7c>
     9e0:	80 95       	com	r24
     9e2:	82 23       	and	r24, r18
     9e4:	84 b9       	out	0x04, r24	; 4
	 	break;
     9e6:	08 95       	ret
	 	case 'C':
	 	DDRC &= ~(1 << pin_);
     9e8:	27 b1       	in	r18, 0x07	; 7
     9ea:	81 e0       	ldi	r24, 0x01	; 1
     9ec:	90 e0       	ldi	r25, 0x00	; 0
     9ee:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     9f2:	02 c0       	rjmp	.+4      	; 0x9f8 <initToggleSwitch+0x9c>
     9f4:	88 0f       	add	r24, r24
     9f6:	99 1f       	adc	r25, r25
     9f8:	0a 94       	dec	r0
     9fa:	e2 f7       	brpl	.-8      	; 0x9f4 <initToggleSwitch+0x98>
     9fc:	80 95       	com	r24
     9fe:	82 23       	and	r24, r18
     a00:	87 b9       	out	0x07, r24	; 7
	 	break;
     a02:	08 95       	ret
	 	case 'D':
	 	DDRD &= ~(1 << pin_);
     a04:	2a b1       	in	r18, 0x0a	; 10
     a06:	81 e0       	ldi	r24, 0x01	; 1
     a08:	90 e0       	ldi	r25, 0x00	; 0
     a0a:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a0e:	02 c0       	rjmp	.+4      	; 0xa14 <initToggleSwitch+0xb8>
     a10:	88 0f       	add	r24, r24
     a12:	99 1f       	adc	r25, r25
     a14:	0a 94       	dec	r0
     a16:	e2 f7       	brpl	.-8      	; 0xa10 <initToggleSwitch+0xb4>
     a18:	80 95       	com	r24
     a1a:	82 23       	and	r24, r18
     a1c:	8a b9       	out	0x0a, r24	; 10
	 	break;
     a1e:	08 95       	ret
	 	case 'E':
	 	DDRE &= ~(1 << pin_);
     a20:	2d b1       	in	r18, 0x0d	; 13
     a22:	81 e0       	ldi	r24, 0x01	; 1
     a24:	90 e0       	ldi	r25, 0x00	; 0
     a26:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a2a:	02 c0       	rjmp	.+4      	; 0xa30 <initToggleSwitch+0xd4>
     a2c:	88 0f       	add	r24, r24
     a2e:	99 1f       	adc	r25, r25
     a30:	0a 94       	dec	r0
     a32:	e2 f7       	brpl	.-8      	; 0xa2c <initToggleSwitch+0xd0>
     a34:	80 95       	com	r24
     a36:	82 23       	and	r24, r18
     a38:	8d b9       	out	0x0d, r24	; 13
	 	break;
     a3a:	08 95       	ret
	 	case 'F':
	 	DDRF &= ~(1 << pin_);
     a3c:	20 b3       	in	r18, 0x10	; 16
     a3e:	81 e0       	ldi	r24, 0x01	; 1
     a40:	90 e0       	ldi	r25, 0x00	; 0
     a42:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a46:	02 c0       	rjmp	.+4      	; 0xa4c <initToggleSwitch+0xf0>
     a48:	88 0f       	add	r24, r24
     a4a:	99 1f       	adc	r25, r25
     a4c:	0a 94       	dec	r0
     a4e:	e2 f7       	brpl	.-8      	; 0xa48 <initToggleSwitch+0xec>
     a50:	80 95       	com	r24
     a52:	82 23       	and	r24, r18
     a54:	80 bb       	out	0x10, r24	; 16
	 	break;
     a56:	08 95       	ret
	 	case 'G':
	 	DDRG &= ~(1 << pin_);
     a58:	23 b3       	in	r18, 0x13	; 19
     a5a:	81 e0       	ldi	r24, 0x01	; 1
     a5c:	90 e0       	ldi	r25, 0x00	; 0
     a5e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a62:	02 c0       	rjmp	.+4      	; 0xa68 <initToggleSwitch+0x10c>
     a64:	88 0f       	add	r24, r24
     a66:	99 1f       	adc	r25, r25
     a68:	0a 94       	dec	r0
     a6a:	e2 f7       	brpl	.-8      	; 0xa64 <initToggleSwitch+0x108>
     a6c:	80 95       	com	r24
     a6e:	82 23       	and	r24, r18
     a70:	83 bb       	out	0x13, r24	; 19
	 	break;
     a72:	08 95       	ret
	 	case 'H':
	 	DDRH &= ~(1 << pin_);
     a74:	e1 e0       	ldi	r30, 0x01	; 1
     a76:	f1 e0       	ldi	r31, 0x01	; 1
     a78:	20 81       	ld	r18, Z
     a7a:	81 e0       	ldi	r24, 0x01	; 1
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a82:	02 c0       	rjmp	.+4      	; 0xa88 <initToggleSwitch+0x12c>
     a84:	88 0f       	add	r24, r24
     a86:	99 1f       	adc	r25, r25
     a88:	0a 94       	dec	r0
     a8a:	e2 f7       	brpl	.-8      	; 0xa84 <initToggleSwitch+0x128>
     a8c:	80 95       	com	r24
     a8e:	82 23       	and	r24, r18
     a90:	80 83       	st	Z, r24
	 	break;
     a92:	08 95       	ret
	 	case 'J':
	 	DDRJ &= ~(1 << pin_);
     a94:	e4 e0       	ldi	r30, 0x04	; 4
     a96:	f1 e0       	ldi	r31, 0x01	; 1
     a98:	20 81       	ld	r18, Z
     a9a:	81 e0       	ldi	r24, 0x01	; 1
     a9c:	90 e0       	ldi	r25, 0x00	; 0
     a9e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     aa2:	02 c0       	rjmp	.+4      	; 0xaa8 <initToggleSwitch+0x14c>
     aa4:	88 0f       	add	r24, r24
     aa6:	99 1f       	adc	r25, r25
     aa8:	0a 94       	dec	r0
     aaa:	e2 f7       	brpl	.-8      	; 0xaa4 <initToggleSwitch+0x148>
     aac:	80 95       	com	r24
     aae:	82 23       	and	r24, r18
     ab0:	80 83       	st	Z, r24
	 	break;
     ab2:	08 95       	ret
	 	case 'K':
	 	DDRK &= ~(1 << pin_);
     ab4:	e7 e0       	ldi	r30, 0x07	; 7
     ab6:	f1 e0       	ldi	r31, 0x01	; 1
     ab8:	20 81       	ld	r18, Z
     aba:	81 e0       	ldi	r24, 0x01	; 1
     abc:	90 e0       	ldi	r25, 0x00	; 0
     abe:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     ac2:	02 c0       	rjmp	.+4      	; 0xac8 <initToggleSwitch+0x16c>
     ac4:	88 0f       	add	r24, r24
     ac6:	99 1f       	adc	r25, r25
     ac8:	0a 94       	dec	r0
     aca:	e2 f7       	brpl	.-8      	; 0xac4 <initToggleSwitch+0x168>
     acc:	80 95       	com	r24
     ace:	82 23       	and	r24, r18
     ad0:	80 83       	st	Z, r24
	 	break;
     ad2:	08 95       	ret
	 	case 'L':
	 	DDRL &= ~(1 << pin_);
     ad4:	ea e0       	ldi	r30, 0x0A	; 10
     ad6:	f1 e0       	ldi	r31, 0x01	; 1
     ad8:	20 81       	ld	r18, Z
     ada:	81 e0       	ldi	r24, 0x01	; 1
     adc:	90 e0       	ldi	r25, 0x00	; 0
     ade:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     ae2:	02 c0       	rjmp	.+4      	; 0xae8 <initToggleSwitch+0x18c>
     ae4:	88 0f       	add	r24, r24
     ae6:	99 1f       	adc	r25, r25
     ae8:	0a 94       	dec	r0
     aea:	e2 f7       	brpl	.-8      	; 0xae4 <initToggleSwitch+0x188>
     aec:	80 95       	com	r24
     aee:	82 23       	and	r24, r18
     af0:	80 83       	st	Z, r24
     af2:	08 95       	ret

00000af4 <toggleSwitchStatus>:

}

char toggleSwitchStatus()
{
	switch (register_)
     af4:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <register_>
     af8:	8e 2f       	mov	r24, r30
     afa:	90 e0       	ldi	r25, 0x00	; 0
     afc:	fc 01       	movw	r30, r24
     afe:	e1 54       	subi	r30, 0x41	; 65
     b00:	f1 09       	sbc	r31, r1
     b02:	ec 30       	cpi	r30, 0x0C	; 12
     b04:	f1 05       	cpc	r31, r1
     b06:	08 f0       	brcs	.+2      	; 0xb0a <toggleSwitchStatus+0x16>
     b08:	06 c1       	rjmp	.+524    	; 0xd16 <toggleSwitchStatus+0x222>
     b0a:	88 27       	eor	r24, r24
     b0c:	ea 56       	subi	r30, 0x6A	; 106
     b0e:	ff 4f       	sbci	r31, 0xFF	; 255
     b10:	8f 4f       	sbci	r24, 0xFF	; 255
     b12:	3f c3       	rjmp	.+1662   	; 0x1192 <__tablejump2__>
	{
		case 'A':
		
		if (PINA & (1 << pin_))
     b14:	80 b1       	in	r24, 0x00	; 0
     b16:	90 e0       	ldi	r25, 0x00	; 0
     b18:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     b1c:	02 c0       	rjmp	.+4      	; 0xb22 <toggleSwitchStatus+0x2e>
     b1e:	95 95       	asr	r25
     b20:	87 95       	ror	r24
     b22:	0a 94       	dec	r0
     b24:	e2 f7       	brpl	.-8      	; 0xb1e <toggleSwitchStatus+0x2a>
     b26:	80 ff       	sbrs	r24, 0
     b28:	06 c0       	rjmp	.+12     	; 0xb36 <toggleSwitchStatus+0x42>
		{
			tilstand_ = '1';
     b2a:	81 e3       	ldi	r24, 0x31	; 49
     b2c:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b30:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b34:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b36:	80 e3       	ldi	r24, 0x30	; 48
     b38:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b3c:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b40:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << pin_))
     b42:	83 b1       	in	r24, 0x03	; 3
     b44:	90 e0       	ldi	r25, 0x00	; 0
     b46:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     b4a:	02 c0       	rjmp	.+4      	; 0xb50 <toggleSwitchStatus+0x5c>
     b4c:	95 95       	asr	r25
     b4e:	87 95       	ror	r24
     b50:	0a 94       	dec	r0
     b52:	e2 f7       	brpl	.-8      	; 0xb4c <toggleSwitchStatus+0x58>
     b54:	80 ff       	sbrs	r24, 0
     b56:	06 c0       	rjmp	.+12     	; 0xb64 <toggleSwitchStatus+0x70>
		{
			tilstand_ = '1';
     b58:	81 e3       	ldi	r24, 0x31	; 49
     b5a:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b5e:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b62:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b64:	80 e3       	ldi	r24, 0x30	; 48
     b66:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b6a:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b6e:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << pin_))
     b70:	86 b1       	in	r24, 0x06	; 6
     b72:	90 e0       	ldi	r25, 0x00	; 0
     b74:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     b78:	02 c0       	rjmp	.+4      	; 0xb7e <toggleSwitchStatus+0x8a>
     b7a:	95 95       	asr	r25
     b7c:	87 95       	ror	r24
     b7e:	0a 94       	dec	r0
     b80:	e2 f7       	brpl	.-8      	; 0xb7a <toggleSwitchStatus+0x86>
     b82:	80 ff       	sbrs	r24, 0
     b84:	06 c0       	rjmp	.+12     	; 0xb92 <toggleSwitchStatus+0x9e>
		{
			tilstand_ = '1';
     b86:	81 e3       	ldi	r24, 0x31	; 49
     b88:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b8c:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b90:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b92:	80 e3       	ldi	r24, 0x30	; 48
     b94:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b98:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b9c:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << pin_))
     b9e:	89 b1       	in	r24, 0x09	; 9
     ba0:	90 e0       	ldi	r25, 0x00	; 0
     ba2:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     ba6:	02 c0       	rjmp	.+4      	; 0xbac <toggleSwitchStatus+0xb8>
     ba8:	95 95       	asr	r25
     baa:	87 95       	ror	r24
     bac:	0a 94       	dec	r0
     bae:	e2 f7       	brpl	.-8      	; 0xba8 <toggleSwitchStatus+0xb4>
     bb0:	80 ff       	sbrs	r24, 0
     bb2:	06 c0       	rjmp	.+12     	; 0xbc0 <toggleSwitchStatus+0xcc>
		{
			tilstand_ = '1';
     bb4:	81 e3       	ldi	r24, 0x31	; 49
     bb6:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     bba:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     bbe:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bc0:	80 e3       	ldi	r24, 0x30	; 48
     bc2:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     bc6:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     bca:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << pin_))
     bcc:	8c b1       	in	r24, 0x0c	; 12
     bce:	90 e0       	ldi	r25, 0x00	; 0
     bd0:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     bd4:	02 c0       	rjmp	.+4      	; 0xbda <toggleSwitchStatus+0xe6>
     bd6:	95 95       	asr	r25
     bd8:	87 95       	ror	r24
     bda:	0a 94       	dec	r0
     bdc:	e2 f7       	brpl	.-8      	; 0xbd6 <toggleSwitchStatus+0xe2>
     bde:	80 ff       	sbrs	r24, 0
     be0:	06 c0       	rjmp	.+12     	; 0xbee <toggleSwitchStatus+0xfa>
		{
			tilstand_ = '1';
     be2:	81 e3       	ldi	r24, 0x31	; 49
     be4:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     be8:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     bec:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bee:	80 e3       	ldi	r24, 0x30	; 48
     bf0:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     bf4:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     bf8:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << pin_))
     bfa:	8f b1       	in	r24, 0x0f	; 15
     bfc:	90 e0       	ldi	r25, 0x00	; 0
     bfe:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     c02:	02 c0       	rjmp	.+4      	; 0xc08 <toggleSwitchStatus+0x114>
     c04:	95 95       	asr	r25
     c06:	87 95       	ror	r24
     c08:	0a 94       	dec	r0
     c0a:	e2 f7       	brpl	.-8      	; 0xc04 <toggleSwitchStatus+0x110>
     c0c:	80 ff       	sbrs	r24, 0
     c0e:	06 c0       	rjmp	.+12     	; 0xc1c <toggleSwitchStatus+0x128>
		{
			tilstand_ = '1';
     c10:	81 e3       	ldi	r24, 0x31	; 49
     c12:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c16:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c1a:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c1c:	80 e3       	ldi	r24, 0x30	; 48
     c1e:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c22:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c26:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << pin_))
     c28:	82 b3       	in	r24, 0x12	; 18
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     c30:	02 c0       	rjmp	.+4      	; 0xc36 <toggleSwitchStatus+0x142>
     c32:	95 95       	asr	r25
     c34:	87 95       	ror	r24
     c36:	0a 94       	dec	r0
     c38:	e2 f7       	brpl	.-8      	; 0xc32 <toggleSwitchStatus+0x13e>
     c3a:	80 ff       	sbrs	r24, 0
     c3c:	06 c0       	rjmp	.+12     	; 0xc4a <toggleSwitchStatus+0x156>
		{
			tilstand_ = '1';
     c3e:	81 e3       	ldi	r24, 0x31	; 49
     c40:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c44:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c48:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c4a:	80 e3       	ldi	r24, 0x30	; 48
     c4c:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c50:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c54:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << pin_))
     c56:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     c5a:	90 e0       	ldi	r25, 0x00	; 0
     c5c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     c60:	02 c0       	rjmp	.+4      	; 0xc66 <toggleSwitchStatus+0x172>
     c62:	95 95       	asr	r25
     c64:	87 95       	ror	r24
     c66:	0a 94       	dec	r0
     c68:	e2 f7       	brpl	.-8      	; 0xc62 <toggleSwitchStatus+0x16e>
     c6a:	80 ff       	sbrs	r24, 0
     c6c:	06 c0       	rjmp	.+12     	; 0xc7a <toggleSwitchStatus+0x186>
		{
			tilstand_ = '1';
     c6e:	81 e3       	ldi	r24, 0x31	; 49
     c70:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c74:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c78:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c7a:	80 e3       	ldi	r24, 0x30	; 48
     c7c:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c80:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c84:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << pin_))
     c86:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     c90:	02 c0       	rjmp	.+4      	; 0xc96 <toggleSwitchStatus+0x1a2>
     c92:	95 95       	asr	r25
     c94:	87 95       	ror	r24
     c96:	0a 94       	dec	r0
     c98:	e2 f7       	brpl	.-8      	; 0xc92 <toggleSwitchStatus+0x19e>
     c9a:	80 ff       	sbrs	r24, 0
     c9c:	06 c0       	rjmp	.+12     	; 0xcaa <toggleSwitchStatus+0x1b6>
		{
			tilstand_ = '1';
     c9e:	81 e3       	ldi	r24, 0x31	; 49
     ca0:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     ca4:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     ca8:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     caa:	80 e3       	ldi	r24, 0x30	; 48
     cac:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     cb0:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     cb4:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << pin_))
     cb6:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     cba:	90 e0       	ldi	r25, 0x00	; 0
     cbc:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     cc0:	02 c0       	rjmp	.+4      	; 0xcc6 <toggleSwitchStatus+0x1d2>
     cc2:	95 95       	asr	r25
     cc4:	87 95       	ror	r24
     cc6:	0a 94       	dec	r0
     cc8:	e2 f7       	brpl	.-8      	; 0xcc2 <toggleSwitchStatus+0x1ce>
     cca:	80 ff       	sbrs	r24, 0
     ccc:	06 c0       	rjmp	.+12     	; 0xcda <toggleSwitchStatus+0x1e6>
		{
			tilstand_ = '1';
     cce:	81 e3       	ldi	r24, 0x31	; 49
     cd0:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     cd4:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     cd8:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     cda:	80 e3       	ldi	r24, 0x30	; 48
     cdc:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     ce0:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     ce4:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << pin_))
     ce6:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     cea:	90 e0       	ldi	r25, 0x00	; 0
     cec:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     cf0:	02 c0       	rjmp	.+4      	; 0xcf6 <toggleSwitchStatus+0x202>
     cf2:	95 95       	asr	r25
     cf4:	87 95       	ror	r24
     cf6:	0a 94       	dec	r0
     cf8:	e2 f7       	brpl	.-8      	; 0xcf2 <toggleSwitchStatus+0x1fe>
     cfa:	80 ff       	sbrs	r24, 0
     cfc:	06 c0       	rjmp	.+12     	; 0xd0a <toggleSwitchStatus+0x216>
		{
			tilstand_ = '1';
     cfe:	81 e3       	ldi	r24, 0x31	; 49
     d00:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     d04:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     d08:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     d0a:	80 e3       	ldi	r24, 0x30	; 48
     d0c:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     d10:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     d14:	08 95       	ret
		}
		break;
		default: return '0';
     d16:	80 e3       	ldi	r24, 0x30	; 48
	}
     d18:	08 95       	ret

00000d1a <initToggleSwitchLED>:
 static char register_;
 static short int pin_;

 void initToggleSwitchLED(char register__, short int pin)
 {
	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     d1a:	9f eb       	ldi	r25, 0xBF	; 191
     d1c:	98 0f       	add	r25, r24
     d1e:	9c 30       	cpi	r25, 0x0C	; 12
     d20:	10 f4       	brcc	.+4      	; 0xd26 <initToggleSwitchLED+0xc>
     d22:	89 34       	cpi	r24, 0x49	; 73
     d24:	21 f4       	brne	.+8      	; 0xd2e <initToggleSwitchLED+0x14>
	{
		register_ = 'A';
     d26:	81 e4       	ldi	r24, 0x41	; 65
     d28:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <register_>
     d2c:	02 c0       	rjmp	.+4      	; 0xd32 <initToggleSwitchLED+0x18>
	}
	else
	{
		register_ = register__;
     d2e:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <register_>
	}
	if (pin > 7 || pin < 0)
     d32:	68 30       	cpi	r22, 0x08	; 8
     d34:	71 05       	cpc	r23, r1
     d36:	38 f0       	brcs	.+14     	; 0xd46 <initToggleSwitchLED+0x2c>
	{
		pin_ = 3;
     d38:	83 e0       	ldi	r24, 0x03	; 3
     d3a:	90 e0       	ldi	r25, 0x00	; 0
     d3c:	90 93 17 02 	sts	0x0217, r25	; 0x800217 <pin_+0x1>
     d40:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <pin_>
     d44:	04 c0       	rjmp	.+8      	; 0xd4e <initToggleSwitchLED+0x34>
	}
	else
	{
		pin_ = pin;
     d46:	70 93 17 02 	sts	0x0217, r23	; 0x800217 <pin_+0x1>
     d4a:	60 93 16 02 	sts	0x0216, r22	; 0x800216 <pin_>
	}

	//sæt given pin til output

	switch (register_)
     d4e:	e0 91 18 02 	lds	r30, 0x0218	; 0x800218 <register_>
     d52:	8e 2f       	mov	r24, r30
     d54:	90 e0       	ldi	r25, 0x00	; 0
     d56:	fc 01       	movw	r30, r24
     d58:	e1 54       	subi	r30, 0x41	; 65
     d5a:	f1 09       	sbc	r31, r1
     d5c:	ec 30       	cpi	r30, 0x0C	; 12
     d5e:	f1 05       	cpc	r31, r1
     d60:	08 f0       	brcs	.+2      	; 0xd64 <initToggleSwitchLED+0x4a>
     d62:	9b c0       	rjmp	.+310    	; 0xe9a <initToggleSwitchLED+0x180>
     d64:	88 27       	eor	r24, r24
     d66:	ee 55       	subi	r30, 0x5E	; 94
     d68:	ff 4f       	sbci	r31, 0xFF	; 255
     d6a:	8f 4f       	sbci	r24, 0xFF	; 255
     d6c:	12 c2       	rjmp	.+1060   	; 0x1192 <__tablejump2__>
	{
	case 'A':
	DDRA |= (1 << pin_);
     d6e:	21 b1       	in	r18, 0x01	; 1
     d70:	81 e0       	ldi	r24, 0x01	; 1
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     d78:	02 c0       	rjmp	.+4      	; 0xd7e <initToggleSwitchLED+0x64>
     d7a:	88 0f       	add	r24, r24
     d7c:	99 1f       	adc	r25, r25
     d7e:	0a 94       	dec	r0
     d80:	e2 f7       	brpl	.-8      	; 0xd7a <initToggleSwitchLED+0x60>
     d82:	82 2b       	or	r24, r18
     d84:	81 b9       	out	0x01, r24	; 1
	break;
     d86:	08 95       	ret
	case 'B':
	DDRB |= (1 << pin_);
     d88:	24 b1       	in	r18, 0x04	; 4
     d8a:	81 e0       	ldi	r24, 0x01	; 1
     d8c:	90 e0       	ldi	r25, 0x00	; 0
     d8e:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     d92:	02 c0       	rjmp	.+4      	; 0xd98 <initToggleSwitchLED+0x7e>
     d94:	88 0f       	add	r24, r24
     d96:	99 1f       	adc	r25, r25
     d98:	0a 94       	dec	r0
     d9a:	e2 f7       	brpl	.-8      	; 0xd94 <initToggleSwitchLED+0x7a>
     d9c:	82 2b       	or	r24, r18
     d9e:	84 b9       	out	0x04, r24	; 4
	break;
     da0:	08 95       	ret
	case 'C':
	DDRC |= (1 << pin_);
     da2:	27 b1       	in	r18, 0x07	; 7
     da4:	81 e0       	ldi	r24, 0x01	; 1
     da6:	90 e0       	ldi	r25, 0x00	; 0
     da8:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     dac:	02 c0       	rjmp	.+4      	; 0xdb2 <initToggleSwitchLED+0x98>
     dae:	88 0f       	add	r24, r24
     db0:	99 1f       	adc	r25, r25
     db2:	0a 94       	dec	r0
     db4:	e2 f7       	brpl	.-8      	; 0xdae <initToggleSwitchLED+0x94>
     db6:	82 2b       	or	r24, r18
     db8:	87 b9       	out	0x07, r24	; 7
	break;
     dba:	08 95       	ret
	case 'D':
	DDRD |= (1 << pin_);
     dbc:	2a b1       	in	r18, 0x0a	; 10
     dbe:	81 e0       	ldi	r24, 0x01	; 1
     dc0:	90 e0       	ldi	r25, 0x00	; 0
     dc2:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     dc6:	02 c0       	rjmp	.+4      	; 0xdcc <initToggleSwitchLED+0xb2>
     dc8:	88 0f       	add	r24, r24
     dca:	99 1f       	adc	r25, r25
     dcc:	0a 94       	dec	r0
     dce:	e2 f7       	brpl	.-8      	; 0xdc8 <initToggleSwitchLED+0xae>
     dd0:	82 2b       	or	r24, r18
     dd2:	8a b9       	out	0x0a, r24	; 10
	break;
     dd4:	08 95       	ret
	case 'E':
	DDRE |= (1 << pin_);
     dd6:	2d b1       	in	r18, 0x0d	; 13
     dd8:	81 e0       	ldi	r24, 0x01	; 1
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     de0:	02 c0       	rjmp	.+4      	; 0xde6 <initToggleSwitchLED+0xcc>
     de2:	88 0f       	add	r24, r24
     de4:	99 1f       	adc	r25, r25
     de6:	0a 94       	dec	r0
     de8:	e2 f7       	brpl	.-8      	; 0xde2 <initToggleSwitchLED+0xc8>
     dea:	82 2b       	or	r24, r18
     dec:	8d b9       	out	0x0d, r24	; 13
	break;
     dee:	08 95       	ret
	case 'F':
	DDRF |= (1 << pin_);
     df0:	20 b3       	in	r18, 0x10	; 16
     df2:	81 e0       	ldi	r24, 0x01	; 1
     df4:	90 e0       	ldi	r25, 0x00	; 0
     df6:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     dfa:	02 c0       	rjmp	.+4      	; 0xe00 <initToggleSwitchLED+0xe6>
     dfc:	88 0f       	add	r24, r24
     dfe:	99 1f       	adc	r25, r25
     e00:	0a 94       	dec	r0
     e02:	e2 f7       	brpl	.-8      	; 0xdfc <initToggleSwitchLED+0xe2>
     e04:	82 2b       	or	r24, r18
     e06:	80 bb       	out	0x10, r24	; 16
	break;
     e08:	08 95       	ret
	case 'G':
	DDRG |= (1 << pin_);
     e0a:	23 b3       	in	r18, 0x13	; 19
     e0c:	81 e0       	ldi	r24, 0x01	; 1
     e0e:	90 e0       	ldi	r25, 0x00	; 0
     e10:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e14:	02 c0       	rjmp	.+4      	; 0xe1a <initToggleSwitchLED+0x100>
     e16:	88 0f       	add	r24, r24
     e18:	99 1f       	adc	r25, r25
     e1a:	0a 94       	dec	r0
     e1c:	e2 f7       	brpl	.-8      	; 0xe16 <initToggleSwitchLED+0xfc>
     e1e:	82 2b       	or	r24, r18
     e20:	83 bb       	out	0x13, r24	; 19
	break;
     e22:	08 95       	ret
	case 'H':
	DDRH |= (1 << pin_);
     e24:	e1 e0       	ldi	r30, 0x01	; 1
     e26:	f1 e0       	ldi	r31, 0x01	; 1
     e28:	20 81       	ld	r18, Z
     e2a:	81 e0       	ldi	r24, 0x01	; 1
     e2c:	90 e0       	ldi	r25, 0x00	; 0
     e2e:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e32:	02 c0       	rjmp	.+4      	; 0xe38 <initToggleSwitchLED+0x11e>
     e34:	88 0f       	add	r24, r24
     e36:	99 1f       	adc	r25, r25
     e38:	0a 94       	dec	r0
     e3a:	e2 f7       	brpl	.-8      	; 0xe34 <initToggleSwitchLED+0x11a>
     e3c:	82 2b       	or	r24, r18
     e3e:	80 83       	st	Z, r24
	break;
     e40:	08 95       	ret
	case 'J':
	DDRJ |= (1 << pin_);
     e42:	e4 e0       	ldi	r30, 0x04	; 4
     e44:	f1 e0       	ldi	r31, 0x01	; 1
     e46:	20 81       	ld	r18, Z
     e48:	81 e0       	ldi	r24, 0x01	; 1
     e4a:	90 e0       	ldi	r25, 0x00	; 0
     e4c:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e50:	02 c0       	rjmp	.+4      	; 0xe56 <initToggleSwitchLED+0x13c>
     e52:	88 0f       	add	r24, r24
     e54:	99 1f       	adc	r25, r25
     e56:	0a 94       	dec	r0
     e58:	e2 f7       	brpl	.-8      	; 0xe52 <initToggleSwitchLED+0x138>
     e5a:	82 2b       	or	r24, r18
     e5c:	80 83       	st	Z, r24
	break;
     e5e:	08 95       	ret
	case 'K':
	DDRK |= (1 << pin_);
     e60:	e7 e0       	ldi	r30, 0x07	; 7
     e62:	f1 e0       	ldi	r31, 0x01	; 1
     e64:	20 81       	ld	r18, Z
     e66:	81 e0       	ldi	r24, 0x01	; 1
     e68:	90 e0       	ldi	r25, 0x00	; 0
     e6a:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e6e:	02 c0       	rjmp	.+4      	; 0xe74 <initToggleSwitchLED+0x15a>
     e70:	88 0f       	add	r24, r24
     e72:	99 1f       	adc	r25, r25
     e74:	0a 94       	dec	r0
     e76:	e2 f7       	brpl	.-8      	; 0xe70 <initToggleSwitchLED+0x156>
     e78:	82 2b       	or	r24, r18
     e7a:	80 83       	st	Z, r24
	break;
     e7c:	08 95       	ret
	case 'L':
	DDRL |= (1 << pin_);
     e7e:	ea e0       	ldi	r30, 0x0A	; 10
     e80:	f1 e0       	ldi	r31, 0x01	; 1
     e82:	20 81       	ld	r18, Z
     e84:	81 e0       	ldi	r24, 0x01	; 1
     e86:	90 e0       	ldi	r25, 0x00	; 0
     e88:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e8c:	02 c0       	rjmp	.+4      	; 0xe92 <initToggleSwitchLED+0x178>
     e8e:	88 0f       	add	r24, r24
     e90:	99 1f       	adc	r25, r25
     e92:	0a 94       	dec	r0
     e94:	e2 f7       	brpl	.-8      	; 0xe8e <initToggleSwitchLED+0x174>
     e96:	82 2b       	or	r24, r18
     e98:	80 83       	st	Z, r24
     e9a:	08 95       	ret

00000e9c <setToggleSwitchLED>:
	}
 }


 void setToggleSwitchLED(char bool_)
 {
     e9c:	28 2f       	mov	r18, r24
	switch (register_)
     e9e:	e0 91 18 02 	lds	r30, 0x0218	; 0x800218 <register_>
     ea2:	8e 2f       	mov	r24, r30
     ea4:	90 e0       	ldi	r25, 0x00	; 0
     ea6:	fc 01       	movw	r30, r24
     ea8:	e1 54       	subi	r30, 0x41	; 65
     eaa:	f1 09       	sbc	r31, r1
     eac:	ec 30       	cpi	r30, 0x0C	; 12
     eae:	f1 05       	cpc	r31, r1
     eb0:	08 f0       	brcs	.+2      	; 0xeb4 <setToggleSwitchLED+0x18>
     eb2:	53 c1       	rjmp	.+678    	; 0x115a <setToggleSwitchLED+0x2be>
     eb4:	88 27       	eor	r24, r24
     eb6:	e2 55       	subi	r30, 0x52	; 82
     eb8:	ff 4f       	sbci	r31, 0xFF	; 255
     eba:	8f 4f       	sbci	r24, 0xFF	; 255
     ebc:	6a c1       	rjmp	.+724    	; 0x1192 <__tablejump2__>
	{
		case 'A':
		if (bool_ == '0')
     ebe:	20 33       	cpi	r18, 0x30	; 48
     ec0:	71 f4       	brne	.+28     	; 0xede <setToggleSwitchLED+0x42>
		{
			PORTA &= ~(1 << pin_);
     ec2:	22 b1       	in	r18, 0x02	; 2
     ec4:	81 e0       	ldi	r24, 0x01	; 1
     ec6:	90 e0       	ldi	r25, 0x00	; 0
     ec8:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     ecc:	02 c0       	rjmp	.+4      	; 0xed2 <setToggleSwitchLED+0x36>
     ece:	88 0f       	add	r24, r24
     ed0:	99 1f       	adc	r25, r25
     ed2:	0a 94       	dec	r0
     ed4:	e2 f7       	brpl	.-8      	; 0xece <setToggleSwitchLED+0x32>
     ed6:	80 95       	com	r24
     ed8:	82 23       	and	r24, r18
     eda:	82 b9       	out	0x02, r24	; 2
     edc:	08 95       	ret
		}
		else 
		{
			PORTA |= (1 << pin_);
     ede:	22 b1       	in	r18, 0x02	; 2
     ee0:	81 e0       	ldi	r24, 0x01	; 1
     ee2:	90 e0       	ldi	r25, 0x00	; 0
     ee4:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     ee8:	02 c0       	rjmp	.+4      	; 0xeee <setToggleSwitchLED+0x52>
     eea:	88 0f       	add	r24, r24
     eec:	99 1f       	adc	r25, r25
     eee:	0a 94       	dec	r0
     ef0:	e2 f7       	brpl	.-8      	; 0xeea <setToggleSwitchLED+0x4e>
     ef2:	82 2b       	or	r24, r18
     ef4:	82 b9       	out	0x02, r24	; 2
     ef6:	08 95       	ret
		}
		break;

		case 'B':
		if (bool_ == '0')
     ef8:	20 33       	cpi	r18, 0x30	; 48
     efa:	71 f4       	brne	.+28     	; 0xf18 <setToggleSwitchLED+0x7c>
		{
			PORTB &= ~(1 << pin_);
     efc:	25 b1       	in	r18, 0x05	; 5
     efe:	81 e0       	ldi	r24, 0x01	; 1
     f00:	90 e0       	ldi	r25, 0x00	; 0
     f02:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f06:	02 c0       	rjmp	.+4      	; 0xf0c <setToggleSwitchLED+0x70>
     f08:	88 0f       	add	r24, r24
     f0a:	99 1f       	adc	r25, r25
     f0c:	0a 94       	dec	r0
     f0e:	e2 f7       	brpl	.-8      	; 0xf08 <setToggleSwitchLED+0x6c>
     f10:	80 95       	com	r24
     f12:	82 23       	and	r24, r18
     f14:	85 b9       	out	0x05, r24	; 5
     f16:	08 95       	ret
		}
		else
		{
			PORTB |= (1 << pin_);
     f18:	25 b1       	in	r18, 0x05	; 5
     f1a:	81 e0       	ldi	r24, 0x01	; 1
     f1c:	90 e0       	ldi	r25, 0x00	; 0
     f1e:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f22:	02 c0       	rjmp	.+4      	; 0xf28 <setToggleSwitchLED+0x8c>
     f24:	88 0f       	add	r24, r24
     f26:	99 1f       	adc	r25, r25
     f28:	0a 94       	dec	r0
     f2a:	e2 f7       	brpl	.-8      	; 0xf24 <setToggleSwitchLED+0x88>
     f2c:	82 2b       	or	r24, r18
     f2e:	85 b9       	out	0x05, r24	; 5
     f30:	08 95       	ret
		}
		break;
		case 'C':
		if (bool_ == '0')
     f32:	20 33       	cpi	r18, 0x30	; 48
     f34:	71 f4       	brne	.+28     	; 0xf52 <setToggleSwitchLED+0xb6>
		{
			PORTC &= ~(1 << pin_);
     f36:	28 b1       	in	r18, 0x08	; 8
     f38:	81 e0       	ldi	r24, 0x01	; 1
     f3a:	90 e0       	ldi	r25, 0x00	; 0
     f3c:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f40:	02 c0       	rjmp	.+4      	; 0xf46 <setToggleSwitchLED+0xaa>
     f42:	88 0f       	add	r24, r24
     f44:	99 1f       	adc	r25, r25
     f46:	0a 94       	dec	r0
     f48:	e2 f7       	brpl	.-8      	; 0xf42 <setToggleSwitchLED+0xa6>
     f4a:	80 95       	com	r24
     f4c:	82 23       	and	r24, r18
     f4e:	88 b9       	out	0x08, r24	; 8
     f50:	08 95       	ret
		}
		else
		{
			PORTC |= (1 << pin_);
     f52:	28 b1       	in	r18, 0x08	; 8
     f54:	81 e0       	ldi	r24, 0x01	; 1
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f5c:	02 c0       	rjmp	.+4      	; 0xf62 <setToggleSwitchLED+0xc6>
     f5e:	88 0f       	add	r24, r24
     f60:	99 1f       	adc	r25, r25
     f62:	0a 94       	dec	r0
     f64:	e2 f7       	brpl	.-8      	; 0xf5e <setToggleSwitchLED+0xc2>
     f66:	82 2b       	or	r24, r18
     f68:	88 b9       	out	0x08, r24	; 8
     f6a:	08 95       	ret
		}
		break;
		case 'D':
		if (bool_ == '0')
     f6c:	20 33       	cpi	r18, 0x30	; 48
     f6e:	71 f4       	brne	.+28     	; 0xf8c <setToggleSwitchLED+0xf0>
		{
			PORTD &= ~(1 << pin_);
     f70:	2b b1       	in	r18, 0x0b	; 11
     f72:	81 e0       	ldi	r24, 0x01	; 1
     f74:	90 e0       	ldi	r25, 0x00	; 0
     f76:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f7a:	02 c0       	rjmp	.+4      	; 0xf80 <setToggleSwitchLED+0xe4>
     f7c:	88 0f       	add	r24, r24
     f7e:	99 1f       	adc	r25, r25
     f80:	0a 94       	dec	r0
     f82:	e2 f7       	brpl	.-8      	; 0xf7c <setToggleSwitchLED+0xe0>
     f84:	80 95       	com	r24
     f86:	82 23       	and	r24, r18
     f88:	8b b9       	out	0x0b, r24	; 11
     f8a:	08 95       	ret
		}
		else
		{
			PORTD |= (1 << pin_);
     f8c:	2b b1       	in	r18, 0x0b	; 11
     f8e:	81 e0       	ldi	r24, 0x01	; 1
     f90:	90 e0       	ldi	r25, 0x00	; 0
     f92:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f96:	02 c0       	rjmp	.+4      	; 0xf9c <setToggleSwitchLED+0x100>
     f98:	88 0f       	add	r24, r24
     f9a:	99 1f       	adc	r25, r25
     f9c:	0a 94       	dec	r0
     f9e:	e2 f7       	brpl	.-8      	; 0xf98 <setToggleSwitchLED+0xfc>
     fa0:	82 2b       	or	r24, r18
     fa2:	8b b9       	out	0x0b, r24	; 11
     fa4:	08 95       	ret
		}
		break;
		case 'E':
		if (bool_ == '0')
     fa6:	20 33       	cpi	r18, 0x30	; 48
     fa8:	71 f4       	brne	.+28     	; 0xfc6 <setToggleSwitchLED+0x12a>
		{
			PORTE &= ~(1 << pin_);
     faa:	2e b1       	in	r18, 0x0e	; 14
     fac:	81 e0       	ldi	r24, 0x01	; 1
     fae:	90 e0       	ldi	r25, 0x00	; 0
     fb0:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     fb4:	02 c0       	rjmp	.+4      	; 0xfba <setToggleSwitchLED+0x11e>
     fb6:	88 0f       	add	r24, r24
     fb8:	99 1f       	adc	r25, r25
     fba:	0a 94       	dec	r0
     fbc:	e2 f7       	brpl	.-8      	; 0xfb6 <setToggleSwitchLED+0x11a>
     fbe:	80 95       	com	r24
     fc0:	82 23       	and	r24, r18
     fc2:	8e b9       	out	0x0e, r24	; 14
     fc4:	08 95       	ret
		}
		else
		{
			PORTE |= (1 << pin_);
     fc6:	2e b1       	in	r18, 0x0e	; 14
     fc8:	81 e0       	ldi	r24, 0x01	; 1
     fca:	90 e0       	ldi	r25, 0x00	; 0
     fcc:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     fd0:	02 c0       	rjmp	.+4      	; 0xfd6 <setToggleSwitchLED+0x13a>
     fd2:	88 0f       	add	r24, r24
     fd4:	99 1f       	adc	r25, r25
     fd6:	0a 94       	dec	r0
     fd8:	e2 f7       	brpl	.-8      	; 0xfd2 <setToggleSwitchLED+0x136>
     fda:	82 2b       	or	r24, r18
     fdc:	8e b9       	out	0x0e, r24	; 14
     fde:	08 95       	ret
		}
		break;
		case 'F':
		if (bool_ == '0')
     fe0:	20 33       	cpi	r18, 0x30	; 48
     fe2:	71 f4       	brne	.+28     	; 0x1000 <setToggleSwitchLED+0x164>
		{
			PORTF &= ~(1 << pin_);
     fe4:	21 b3       	in	r18, 0x11	; 17
     fe6:	81 e0       	ldi	r24, 0x01	; 1
     fe8:	90 e0       	ldi	r25, 0x00	; 0
     fea:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     fee:	02 c0       	rjmp	.+4      	; 0xff4 <setToggleSwitchLED+0x158>
     ff0:	88 0f       	add	r24, r24
     ff2:	99 1f       	adc	r25, r25
     ff4:	0a 94       	dec	r0
     ff6:	e2 f7       	brpl	.-8      	; 0xff0 <setToggleSwitchLED+0x154>
     ff8:	80 95       	com	r24
     ffa:	82 23       	and	r24, r18
     ffc:	81 bb       	out	0x11, r24	; 17
     ffe:	08 95       	ret
		}
		else
		{
			PORTF |= (1 << pin_);
    1000:	21 b3       	in	r18, 0x11	; 17
    1002:	81 e0       	ldi	r24, 0x01	; 1
    1004:	90 e0       	ldi	r25, 0x00	; 0
    1006:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    100a:	02 c0       	rjmp	.+4      	; 0x1010 <setToggleSwitchLED+0x174>
    100c:	88 0f       	add	r24, r24
    100e:	99 1f       	adc	r25, r25
    1010:	0a 94       	dec	r0
    1012:	e2 f7       	brpl	.-8      	; 0x100c <setToggleSwitchLED+0x170>
    1014:	82 2b       	or	r24, r18
    1016:	81 bb       	out	0x11, r24	; 17
    1018:	08 95       	ret
		}
		break;
		case 'G':
		if (bool_ == '0')
    101a:	20 33       	cpi	r18, 0x30	; 48
    101c:	71 f4       	brne	.+28     	; 0x103a <setToggleSwitchLED+0x19e>
		{
			PORTG &= ~(1 << pin_);
    101e:	24 b3       	in	r18, 0x14	; 20
    1020:	81 e0       	ldi	r24, 0x01	; 1
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    1028:	02 c0       	rjmp	.+4      	; 0x102e <setToggleSwitchLED+0x192>
    102a:	88 0f       	add	r24, r24
    102c:	99 1f       	adc	r25, r25
    102e:	0a 94       	dec	r0
    1030:	e2 f7       	brpl	.-8      	; 0x102a <setToggleSwitchLED+0x18e>
    1032:	80 95       	com	r24
    1034:	82 23       	and	r24, r18
    1036:	84 bb       	out	0x14, r24	; 20
    1038:	08 95       	ret
		}
		else
		{
			PORTG |= (1 << pin_);
    103a:	24 b3       	in	r18, 0x14	; 20
    103c:	81 e0       	ldi	r24, 0x01	; 1
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    1044:	02 c0       	rjmp	.+4      	; 0x104a <setToggleSwitchLED+0x1ae>
    1046:	88 0f       	add	r24, r24
    1048:	99 1f       	adc	r25, r25
    104a:	0a 94       	dec	r0
    104c:	e2 f7       	brpl	.-8      	; 0x1046 <setToggleSwitchLED+0x1aa>
    104e:	82 2b       	or	r24, r18
    1050:	84 bb       	out	0x14, r24	; 20
    1052:	08 95       	ret
		}
		break;
		case 'H':
		if (bool_ == '0')
    1054:	20 33       	cpi	r18, 0x30	; 48
    1056:	81 f4       	brne	.+32     	; 0x1078 <setToggleSwitchLED+0x1dc>
		{
			PORTH &= ~(1 << pin_);
    1058:	e2 e0       	ldi	r30, 0x02	; 2
    105a:	f1 e0       	ldi	r31, 0x01	; 1
    105c:	20 81       	ld	r18, Z
    105e:	81 e0       	ldi	r24, 0x01	; 1
    1060:	90 e0       	ldi	r25, 0x00	; 0
    1062:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    1066:	02 c0       	rjmp	.+4      	; 0x106c <setToggleSwitchLED+0x1d0>
    1068:	88 0f       	add	r24, r24
    106a:	99 1f       	adc	r25, r25
    106c:	0a 94       	dec	r0
    106e:	e2 f7       	brpl	.-8      	; 0x1068 <setToggleSwitchLED+0x1cc>
    1070:	80 95       	com	r24
    1072:	82 23       	and	r24, r18
    1074:	80 83       	st	Z, r24
    1076:	08 95       	ret
		}
		else
		{
			PORTH |= (1 << pin_);
    1078:	e2 e0       	ldi	r30, 0x02	; 2
    107a:	f1 e0       	ldi	r31, 0x01	; 1
    107c:	20 81       	ld	r18, Z
    107e:	81 e0       	ldi	r24, 0x01	; 1
    1080:	90 e0       	ldi	r25, 0x00	; 0
    1082:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    1086:	02 c0       	rjmp	.+4      	; 0x108c <setToggleSwitchLED+0x1f0>
    1088:	88 0f       	add	r24, r24
    108a:	99 1f       	adc	r25, r25
    108c:	0a 94       	dec	r0
    108e:	e2 f7       	brpl	.-8      	; 0x1088 <setToggleSwitchLED+0x1ec>
    1090:	82 2b       	or	r24, r18
    1092:	80 83       	st	Z, r24
    1094:	08 95       	ret
		}
		break;
		case 'J':
		if (bool_ == '0')
    1096:	20 33       	cpi	r18, 0x30	; 48
    1098:	81 f4       	brne	.+32     	; 0x10ba <setToggleSwitchLED+0x21e>
		{
			PORTJ &= ~(1 << pin_);
    109a:	e5 e0       	ldi	r30, 0x05	; 5
    109c:	f1 e0       	ldi	r31, 0x01	; 1
    109e:	20 81       	ld	r18, Z
    10a0:	81 e0       	ldi	r24, 0x01	; 1
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    10a8:	02 c0       	rjmp	.+4      	; 0x10ae <setToggleSwitchLED+0x212>
    10aa:	88 0f       	add	r24, r24
    10ac:	99 1f       	adc	r25, r25
    10ae:	0a 94       	dec	r0
    10b0:	e2 f7       	brpl	.-8      	; 0x10aa <setToggleSwitchLED+0x20e>
    10b2:	80 95       	com	r24
    10b4:	82 23       	and	r24, r18
    10b6:	80 83       	st	Z, r24
    10b8:	08 95       	ret
		}
		else
		{
			PORTJ |= (1 << pin_);
    10ba:	e5 e0       	ldi	r30, 0x05	; 5
    10bc:	f1 e0       	ldi	r31, 0x01	; 1
    10be:	20 81       	ld	r18, Z
    10c0:	81 e0       	ldi	r24, 0x01	; 1
    10c2:	90 e0       	ldi	r25, 0x00	; 0
    10c4:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    10c8:	02 c0       	rjmp	.+4      	; 0x10ce <setToggleSwitchLED+0x232>
    10ca:	88 0f       	add	r24, r24
    10cc:	99 1f       	adc	r25, r25
    10ce:	0a 94       	dec	r0
    10d0:	e2 f7       	brpl	.-8      	; 0x10ca <setToggleSwitchLED+0x22e>
    10d2:	82 2b       	or	r24, r18
    10d4:	80 83       	st	Z, r24
    10d6:	08 95       	ret
		}
		break;
		case 'K':
		if (bool_ == '0')
    10d8:	20 33       	cpi	r18, 0x30	; 48
    10da:	81 f4       	brne	.+32     	; 0x10fc <setToggleSwitchLED+0x260>
		{
			PORTK &= ~(1 << pin_);
    10dc:	e8 e0       	ldi	r30, 0x08	; 8
    10de:	f1 e0       	ldi	r31, 0x01	; 1
    10e0:	20 81       	ld	r18, Z
    10e2:	81 e0       	ldi	r24, 0x01	; 1
    10e4:	90 e0       	ldi	r25, 0x00	; 0
    10e6:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    10ea:	02 c0       	rjmp	.+4      	; 0x10f0 <setToggleSwitchLED+0x254>
    10ec:	88 0f       	add	r24, r24
    10ee:	99 1f       	adc	r25, r25
    10f0:	0a 94       	dec	r0
    10f2:	e2 f7       	brpl	.-8      	; 0x10ec <setToggleSwitchLED+0x250>
    10f4:	80 95       	com	r24
    10f6:	82 23       	and	r24, r18
    10f8:	80 83       	st	Z, r24
    10fa:	08 95       	ret
		}
		else
		{
			PORTK |= (1 << pin_);
    10fc:	e8 e0       	ldi	r30, 0x08	; 8
    10fe:	f1 e0       	ldi	r31, 0x01	; 1
    1100:	20 81       	ld	r18, Z
    1102:	81 e0       	ldi	r24, 0x01	; 1
    1104:	90 e0       	ldi	r25, 0x00	; 0
    1106:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    110a:	02 c0       	rjmp	.+4      	; 0x1110 <setToggleSwitchLED+0x274>
    110c:	88 0f       	add	r24, r24
    110e:	99 1f       	adc	r25, r25
    1110:	0a 94       	dec	r0
    1112:	e2 f7       	brpl	.-8      	; 0x110c <setToggleSwitchLED+0x270>
    1114:	82 2b       	or	r24, r18
    1116:	80 83       	st	Z, r24
    1118:	08 95       	ret
		}
		break;
		case 'L':
		if (bool_ == '0')
    111a:	20 33       	cpi	r18, 0x30	; 48
    111c:	81 f4       	brne	.+32     	; 0x113e <setToggleSwitchLED+0x2a2>
		{
			PORTL &= ~(1 << pin_);
    111e:	eb e0       	ldi	r30, 0x0B	; 11
    1120:	f1 e0       	ldi	r31, 0x01	; 1
    1122:	20 81       	ld	r18, Z
    1124:	81 e0       	ldi	r24, 0x01	; 1
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    112c:	02 c0       	rjmp	.+4      	; 0x1132 <setToggleSwitchLED+0x296>
    112e:	88 0f       	add	r24, r24
    1130:	99 1f       	adc	r25, r25
    1132:	0a 94       	dec	r0
    1134:	e2 f7       	brpl	.-8      	; 0x112e <setToggleSwitchLED+0x292>
    1136:	80 95       	com	r24
    1138:	82 23       	and	r24, r18
    113a:	80 83       	st	Z, r24
    113c:	08 95       	ret
		}
		else
		{
			PORTL |= (1 << pin_);
    113e:	eb e0       	ldi	r30, 0x0B	; 11
    1140:	f1 e0       	ldi	r31, 0x01	; 1
    1142:	20 81       	ld	r18, Z
    1144:	81 e0       	ldi	r24, 0x01	; 1
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    114c:	02 c0       	rjmp	.+4      	; 0x1152 <setToggleSwitchLED+0x2b6>
    114e:	88 0f       	add	r24, r24
    1150:	99 1f       	adc	r25, r25
    1152:	0a 94       	dec	r0
    1154:	e2 f7       	brpl	.-8      	; 0x114e <setToggleSwitchLED+0x2b2>
    1156:	82 2b       	or	r24, r18
    1158:	80 83       	st	Z, r24
    115a:	08 95       	ret

0000115c <initZCDetector>:
 void initZCDetector()
 {
	 //------------------------------------//
	 //			 interrupt test			  //
	 //------------------------------------//
	 DDRD &= ~(1 << 0);
    115c:	50 98       	cbi	0x0a, 0	; 10
	 // PD2 (PCINT0 pin) is now an input
	 PORTD |= (1 << 0);
    115e:	58 9a       	sbi	0x0b, 0	; 11
	 // PD2 is now an input with pull-up enabled
	 //EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	 EICRA = 0b00000011;
    1160:	83 e0       	ldi	r24, 0x03	; 3
    1162:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	 EIMSK |= (1 << 0);
    1166:	e8 9a       	sbi	0x1d, 0	; 29
    1168:	08 95       	ret

0000116a <__vector_1>:
	 //------------------------------------//
 }

 // Interrupt service routine for INT0 (Er INT3 for Atmega 2560)
 ISR(INT0_vect)
 {
    116a:	1f 92       	push	r1
    116c:	0f 92       	push	r0
    116e:	0f b6       	in	r0, 0x3f	; 63
    1170:	0f 92       	push	r0
    1172:	11 24       	eor	r1, r1
    1174:	8f 93       	push	r24
    1176:	9f 93       	push	r25
	 ZCDetected_ = 1;
    1178:	81 e0       	ldi	r24, 0x01	; 1
    117a:	90 e0       	ldi	r25, 0x00	; 0
    117c:	90 93 1e 02 	sts	0x021E, r25	; 0x80021e <ZCDetected_+0x1>
    1180:	80 93 1d 02 	sts	0x021D, r24	; 0x80021d <ZCDetected_>
    1184:	9f 91       	pop	r25
    1186:	8f 91       	pop	r24
    1188:	0f 90       	pop	r0
    118a:	0f be       	out	0x3f, r0	; 63
    118c:	0f 90       	pop	r0
    118e:	1f 90       	pop	r1
    1190:	18 95       	reti

00001192 <__tablejump2__>:
    1192:	ee 0f       	add	r30, r30
    1194:	ff 1f       	adc	r31, r31
    1196:	88 1f       	adc	r24, r24
    1198:	8b bf       	out	0x3b, r24	; 59
    119a:	07 90       	elpm	r0, Z+
    119c:	f6 91       	elpm	r31, Z
    119e:	e0 2d       	mov	r30, r0
    11a0:	19 94       	eijmp

000011a2 <calloc>:
    11a2:	0f 93       	push	r16
    11a4:	1f 93       	push	r17
    11a6:	cf 93       	push	r28
    11a8:	df 93       	push	r29
    11aa:	86 9f       	mul	r24, r22
    11ac:	80 01       	movw	r16, r0
    11ae:	87 9f       	mul	r24, r23
    11b0:	10 0d       	add	r17, r0
    11b2:	96 9f       	mul	r25, r22
    11b4:	10 0d       	add	r17, r0
    11b6:	11 24       	eor	r1, r1
    11b8:	c8 01       	movw	r24, r16
    11ba:	0d d0       	rcall	.+26     	; 0x11d6 <malloc>
    11bc:	ec 01       	movw	r28, r24
    11be:	00 97       	sbiw	r24, 0x00	; 0
    11c0:	21 f0       	breq	.+8      	; 0x11ca <calloc+0x28>
    11c2:	a8 01       	movw	r20, r16
    11c4:	60 e0       	ldi	r22, 0x00	; 0
    11c6:	70 e0       	ldi	r23, 0x00	; 0
    11c8:	27 d1       	rcall	.+590    	; 0x1418 <memset>
    11ca:	ce 01       	movw	r24, r28
    11cc:	df 91       	pop	r29
    11ce:	cf 91       	pop	r28
    11d0:	1f 91       	pop	r17
    11d2:	0f 91       	pop	r16
    11d4:	08 95       	ret

000011d6 <malloc>:
    11d6:	0f 93       	push	r16
    11d8:	1f 93       	push	r17
    11da:	cf 93       	push	r28
    11dc:	df 93       	push	r29
    11de:	82 30       	cpi	r24, 0x02	; 2
    11e0:	91 05       	cpc	r25, r1
    11e2:	10 f4       	brcc	.+4      	; 0x11e8 <malloc+0x12>
    11e4:	82 e0       	ldi	r24, 0x02	; 2
    11e6:	90 e0       	ldi	r25, 0x00	; 0
    11e8:	e0 91 24 02 	lds	r30, 0x0224	; 0x800224 <__flp>
    11ec:	f0 91 25 02 	lds	r31, 0x0225	; 0x800225 <__flp+0x1>
    11f0:	20 e0       	ldi	r18, 0x00	; 0
    11f2:	30 e0       	ldi	r19, 0x00	; 0
    11f4:	a0 e0       	ldi	r26, 0x00	; 0
    11f6:	b0 e0       	ldi	r27, 0x00	; 0
    11f8:	30 97       	sbiw	r30, 0x00	; 0
    11fa:	19 f1       	breq	.+70     	; 0x1242 <malloc+0x6c>
    11fc:	40 81       	ld	r20, Z
    11fe:	51 81       	ldd	r21, Z+1	; 0x01
    1200:	02 81       	ldd	r16, Z+2	; 0x02
    1202:	13 81       	ldd	r17, Z+3	; 0x03
    1204:	48 17       	cp	r20, r24
    1206:	59 07       	cpc	r21, r25
    1208:	c8 f0       	brcs	.+50     	; 0x123c <malloc+0x66>
    120a:	84 17       	cp	r24, r20
    120c:	95 07       	cpc	r25, r21
    120e:	69 f4       	brne	.+26     	; 0x122a <malloc+0x54>
    1210:	10 97       	sbiw	r26, 0x00	; 0
    1212:	31 f0       	breq	.+12     	; 0x1220 <malloc+0x4a>
    1214:	12 96       	adiw	r26, 0x02	; 2
    1216:	0c 93       	st	X, r16
    1218:	12 97       	sbiw	r26, 0x02	; 2
    121a:	13 96       	adiw	r26, 0x03	; 3
    121c:	1c 93       	st	X, r17
    121e:	27 c0       	rjmp	.+78     	; 0x126e <malloc+0x98>
    1220:	00 93 24 02 	sts	0x0224, r16	; 0x800224 <__flp>
    1224:	10 93 25 02 	sts	0x0225, r17	; 0x800225 <__flp+0x1>
    1228:	22 c0       	rjmp	.+68     	; 0x126e <malloc+0x98>
    122a:	21 15       	cp	r18, r1
    122c:	31 05       	cpc	r19, r1
    122e:	19 f0       	breq	.+6      	; 0x1236 <malloc+0x60>
    1230:	42 17       	cp	r20, r18
    1232:	53 07       	cpc	r21, r19
    1234:	18 f4       	brcc	.+6      	; 0x123c <malloc+0x66>
    1236:	9a 01       	movw	r18, r20
    1238:	bd 01       	movw	r22, r26
    123a:	ef 01       	movw	r28, r30
    123c:	df 01       	movw	r26, r30
    123e:	f8 01       	movw	r30, r16
    1240:	db cf       	rjmp	.-74     	; 0x11f8 <malloc+0x22>
    1242:	21 15       	cp	r18, r1
    1244:	31 05       	cpc	r19, r1
    1246:	f9 f0       	breq	.+62     	; 0x1286 <malloc+0xb0>
    1248:	28 1b       	sub	r18, r24
    124a:	39 0b       	sbc	r19, r25
    124c:	24 30       	cpi	r18, 0x04	; 4
    124e:	31 05       	cpc	r19, r1
    1250:	80 f4       	brcc	.+32     	; 0x1272 <malloc+0x9c>
    1252:	8a 81       	ldd	r24, Y+2	; 0x02
    1254:	9b 81       	ldd	r25, Y+3	; 0x03
    1256:	61 15       	cp	r22, r1
    1258:	71 05       	cpc	r23, r1
    125a:	21 f0       	breq	.+8      	; 0x1264 <malloc+0x8e>
    125c:	fb 01       	movw	r30, r22
    125e:	93 83       	std	Z+3, r25	; 0x03
    1260:	82 83       	std	Z+2, r24	; 0x02
    1262:	04 c0       	rjmp	.+8      	; 0x126c <malloc+0x96>
    1264:	90 93 25 02 	sts	0x0225, r25	; 0x800225 <__flp+0x1>
    1268:	80 93 24 02 	sts	0x0224, r24	; 0x800224 <__flp>
    126c:	fe 01       	movw	r30, r28
    126e:	32 96       	adiw	r30, 0x02	; 2
    1270:	44 c0       	rjmp	.+136    	; 0x12fa <malloc+0x124>
    1272:	fe 01       	movw	r30, r28
    1274:	e2 0f       	add	r30, r18
    1276:	f3 1f       	adc	r31, r19
    1278:	81 93       	st	Z+, r24
    127a:	91 93       	st	Z+, r25
    127c:	22 50       	subi	r18, 0x02	; 2
    127e:	31 09       	sbc	r19, r1
    1280:	39 83       	std	Y+1, r19	; 0x01
    1282:	28 83       	st	Y, r18
    1284:	3a c0       	rjmp	.+116    	; 0x12fa <malloc+0x124>
    1286:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    128a:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    128e:	23 2b       	or	r18, r19
    1290:	41 f4       	brne	.+16     	; 0x12a2 <malloc+0xcc>
    1292:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1296:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    129a:	30 93 23 02 	sts	0x0223, r19	; 0x800223 <__brkval+0x1>
    129e:	20 93 22 02 	sts	0x0222, r18	; 0x800222 <__brkval>
    12a2:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    12a6:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    12aa:	21 15       	cp	r18, r1
    12ac:	31 05       	cpc	r19, r1
    12ae:	41 f4       	brne	.+16     	; 0x12c0 <malloc+0xea>
    12b0:	2d b7       	in	r18, 0x3d	; 61
    12b2:	3e b7       	in	r19, 0x3e	; 62
    12b4:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    12b8:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    12bc:	24 1b       	sub	r18, r20
    12be:	35 0b       	sbc	r19, r21
    12c0:	e0 91 22 02 	lds	r30, 0x0222	; 0x800222 <__brkval>
    12c4:	f0 91 23 02 	lds	r31, 0x0223	; 0x800223 <__brkval+0x1>
    12c8:	e2 17       	cp	r30, r18
    12ca:	f3 07       	cpc	r31, r19
    12cc:	a0 f4       	brcc	.+40     	; 0x12f6 <malloc+0x120>
    12ce:	2e 1b       	sub	r18, r30
    12d0:	3f 0b       	sbc	r19, r31
    12d2:	28 17       	cp	r18, r24
    12d4:	39 07       	cpc	r19, r25
    12d6:	78 f0       	brcs	.+30     	; 0x12f6 <malloc+0x120>
    12d8:	ac 01       	movw	r20, r24
    12da:	4e 5f       	subi	r20, 0xFE	; 254
    12dc:	5f 4f       	sbci	r21, 0xFF	; 255
    12de:	24 17       	cp	r18, r20
    12e0:	35 07       	cpc	r19, r21
    12e2:	48 f0       	brcs	.+18     	; 0x12f6 <malloc+0x120>
    12e4:	4e 0f       	add	r20, r30
    12e6:	5f 1f       	adc	r21, r31
    12e8:	50 93 23 02 	sts	0x0223, r21	; 0x800223 <__brkval+0x1>
    12ec:	40 93 22 02 	sts	0x0222, r20	; 0x800222 <__brkval>
    12f0:	81 93       	st	Z+, r24
    12f2:	91 93       	st	Z+, r25
    12f4:	02 c0       	rjmp	.+4      	; 0x12fa <malloc+0x124>
    12f6:	e0 e0       	ldi	r30, 0x00	; 0
    12f8:	f0 e0       	ldi	r31, 0x00	; 0
    12fa:	cf 01       	movw	r24, r30
    12fc:	df 91       	pop	r29
    12fe:	cf 91       	pop	r28
    1300:	1f 91       	pop	r17
    1302:	0f 91       	pop	r16
    1304:	08 95       	ret

00001306 <free>:
    1306:	cf 93       	push	r28
    1308:	df 93       	push	r29
    130a:	00 97       	sbiw	r24, 0x00	; 0
    130c:	09 f4       	brne	.+2      	; 0x1310 <free+0xa>
    130e:	81 c0       	rjmp	.+258    	; 0x1412 <free+0x10c>
    1310:	fc 01       	movw	r30, r24
    1312:	32 97       	sbiw	r30, 0x02	; 2
    1314:	13 82       	std	Z+3, r1	; 0x03
    1316:	12 82       	std	Z+2, r1	; 0x02
    1318:	a0 91 24 02 	lds	r26, 0x0224	; 0x800224 <__flp>
    131c:	b0 91 25 02 	lds	r27, 0x0225	; 0x800225 <__flp+0x1>
    1320:	10 97       	sbiw	r26, 0x00	; 0
    1322:	81 f4       	brne	.+32     	; 0x1344 <free+0x3e>
    1324:	20 81       	ld	r18, Z
    1326:	31 81       	ldd	r19, Z+1	; 0x01
    1328:	82 0f       	add	r24, r18
    132a:	93 1f       	adc	r25, r19
    132c:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    1330:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    1334:	28 17       	cp	r18, r24
    1336:	39 07       	cpc	r19, r25
    1338:	51 f5       	brne	.+84     	; 0x138e <free+0x88>
    133a:	f0 93 23 02 	sts	0x0223, r31	; 0x800223 <__brkval+0x1>
    133e:	e0 93 22 02 	sts	0x0222, r30	; 0x800222 <__brkval>
    1342:	67 c0       	rjmp	.+206    	; 0x1412 <free+0x10c>
    1344:	ed 01       	movw	r28, r26
    1346:	20 e0       	ldi	r18, 0x00	; 0
    1348:	30 e0       	ldi	r19, 0x00	; 0
    134a:	ce 17       	cp	r28, r30
    134c:	df 07       	cpc	r29, r31
    134e:	40 f4       	brcc	.+16     	; 0x1360 <free+0x5a>
    1350:	4a 81       	ldd	r20, Y+2	; 0x02
    1352:	5b 81       	ldd	r21, Y+3	; 0x03
    1354:	9e 01       	movw	r18, r28
    1356:	41 15       	cp	r20, r1
    1358:	51 05       	cpc	r21, r1
    135a:	f1 f0       	breq	.+60     	; 0x1398 <free+0x92>
    135c:	ea 01       	movw	r28, r20
    135e:	f5 cf       	rjmp	.-22     	; 0x134a <free+0x44>
    1360:	d3 83       	std	Z+3, r29	; 0x03
    1362:	c2 83       	std	Z+2, r28	; 0x02
    1364:	40 81       	ld	r20, Z
    1366:	51 81       	ldd	r21, Z+1	; 0x01
    1368:	84 0f       	add	r24, r20
    136a:	95 1f       	adc	r25, r21
    136c:	c8 17       	cp	r28, r24
    136e:	d9 07       	cpc	r29, r25
    1370:	59 f4       	brne	.+22     	; 0x1388 <free+0x82>
    1372:	88 81       	ld	r24, Y
    1374:	99 81       	ldd	r25, Y+1	; 0x01
    1376:	84 0f       	add	r24, r20
    1378:	95 1f       	adc	r25, r21
    137a:	02 96       	adiw	r24, 0x02	; 2
    137c:	91 83       	std	Z+1, r25	; 0x01
    137e:	80 83       	st	Z, r24
    1380:	8a 81       	ldd	r24, Y+2	; 0x02
    1382:	9b 81       	ldd	r25, Y+3	; 0x03
    1384:	93 83       	std	Z+3, r25	; 0x03
    1386:	82 83       	std	Z+2, r24	; 0x02
    1388:	21 15       	cp	r18, r1
    138a:	31 05       	cpc	r19, r1
    138c:	29 f4       	brne	.+10     	; 0x1398 <free+0x92>
    138e:	f0 93 25 02 	sts	0x0225, r31	; 0x800225 <__flp+0x1>
    1392:	e0 93 24 02 	sts	0x0224, r30	; 0x800224 <__flp>
    1396:	3d c0       	rjmp	.+122    	; 0x1412 <free+0x10c>
    1398:	e9 01       	movw	r28, r18
    139a:	fb 83       	std	Y+3, r31	; 0x03
    139c:	ea 83       	std	Y+2, r30	; 0x02
    139e:	49 91       	ld	r20, Y+
    13a0:	59 91       	ld	r21, Y+
    13a2:	c4 0f       	add	r28, r20
    13a4:	d5 1f       	adc	r29, r21
    13a6:	ec 17       	cp	r30, r28
    13a8:	fd 07       	cpc	r31, r29
    13aa:	61 f4       	brne	.+24     	; 0x13c4 <free+0xbe>
    13ac:	80 81       	ld	r24, Z
    13ae:	91 81       	ldd	r25, Z+1	; 0x01
    13b0:	84 0f       	add	r24, r20
    13b2:	95 1f       	adc	r25, r21
    13b4:	02 96       	adiw	r24, 0x02	; 2
    13b6:	e9 01       	movw	r28, r18
    13b8:	99 83       	std	Y+1, r25	; 0x01
    13ba:	88 83       	st	Y, r24
    13bc:	82 81       	ldd	r24, Z+2	; 0x02
    13be:	93 81       	ldd	r25, Z+3	; 0x03
    13c0:	9b 83       	std	Y+3, r25	; 0x03
    13c2:	8a 83       	std	Y+2, r24	; 0x02
    13c4:	e0 e0       	ldi	r30, 0x00	; 0
    13c6:	f0 e0       	ldi	r31, 0x00	; 0
    13c8:	12 96       	adiw	r26, 0x02	; 2
    13ca:	8d 91       	ld	r24, X+
    13cc:	9c 91       	ld	r25, X
    13ce:	13 97       	sbiw	r26, 0x03	; 3
    13d0:	00 97       	sbiw	r24, 0x00	; 0
    13d2:	19 f0       	breq	.+6      	; 0x13da <free+0xd4>
    13d4:	fd 01       	movw	r30, r26
    13d6:	dc 01       	movw	r26, r24
    13d8:	f7 cf       	rjmp	.-18     	; 0x13c8 <free+0xc2>
    13da:	8d 91       	ld	r24, X+
    13dc:	9c 91       	ld	r25, X
    13de:	11 97       	sbiw	r26, 0x01	; 1
    13e0:	9d 01       	movw	r18, r26
    13e2:	2e 5f       	subi	r18, 0xFE	; 254
    13e4:	3f 4f       	sbci	r19, 0xFF	; 255
    13e6:	82 0f       	add	r24, r18
    13e8:	93 1f       	adc	r25, r19
    13ea:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    13ee:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    13f2:	28 17       	cp	r18, r24
    13f4:	39 07       	cpc	r19, r25
    13f6:	69 f4       	brne	.+26     	; 0x1412 <free+0x10c>
    13f8:	30 97       	sbiw	r30, 0x00	; 0
    13fa:	29 f4       	brne	.+10     	; 0x1406 <free+0x100>
    13fc:	10 92 25 02 	sts	0x0225, r1	; 0x800225 <__flp+0x1>
    1400:	10 92 24 02 	sts	0x0224, r1	; 0x800224 <__flp>
    1404:	02 c0       	rjmp	.+4      	; 0x140a <free+0x104>
    1406:	13 82       	std	Z+3, r1	; 0x03
    1408:	12 82       	std	Z+2, r1	; 0x02
    140a:	b0 93 23 02 	sts	0x0223, r27	; 0x800223 <__brkval+0x1>
    140e:	a0 93 22 02 	sts	0x0222, r26	; 0x800222 <__brkval>
    1412:	df 91       	pop	r29
    1414:	cf 91       	pop	r28
    1416:	08 95       	ret

00001418 <memset>:
    1418:	dc 01       	movw	r26, r24
    141a:	01 c0       	rjmp	.+2      	; 0x141e <memset+0x6>
    141c:	6d 93       	st	X+, r22
    141e:	41 50       	subi	r20, 0x01	; 1
    1420:	50 40       	sbci	r21, 0x00	; 0
    1422:	e0 f7       	brcc	.-8      	; 0x141c <memset+0x4>
    1424:	08 95       	ret

00001426 <_exit>:
    1426:	f8 94       	cli

00001428 <__stop_program>:
    1428:	ff cf       	rjmp	.-2      	; 0x1428 <__stop_program>
