Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "A:\ise\newPro\ipcore_dir\clock.vhd" into library work
Parsing entity <clock>.
Parsing architecture <xilinx> of entity <clock>.
Parsing VHDL file "A:\ise\newPro\LED_DRIVE.vhd" into library work
Parsing entity <LED_DRIVE>.
Parsing architecture <Behavioral> of entity <led_drive>.
Parsing VHDL file "A:\ise\newPro\firstmodule.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <clock> (architecture <xilinx>) from library <work>.

Elaborating entity <LED_DRIVE> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "A:\ise\newPro\firstmodule.vhd".
WARNING:Xst:647 - Input <i_DIPData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_Eth_INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SW1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SW2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SW3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SW4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_RXD1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_RXD2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_MMC_DO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SYS_RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "A:\ise\newPro\firstmodule.vhd" line 148: Output port <CLK_OUT20> of the instance <CLKGEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\ise\newPro\firstmodule.vhd" line 148: Output port <CLK_OUT50> of the instance <CLKGEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "A:\ise\newPro\firstmodule.vhd" line 148: Output port <CLK_OUT100> of the instance <CLKGEN> is unconnected or connected to loadless signal.
Always blocking tristate driving signal <io_USB_IFCLK> is removed.
Always blocking tristate driving signal <io_Data<7>> is removed.
Always blocking tristate driving signal <io_Data<6>> is removed.
Always blocking tristate driving signal <io_Data<5>> is removed.
Always blocking tristate driving signal <io_Data<4>> is removed.
Always blocking tristate driving signal <io_Data<3>> is removed.
Always blocking tristate driving signal <io_Data<2>> is removed.
Always blocking tristate driving signal <io_Data<1>> is removed.
Always blocking tristate driving signal <io_Data<0>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<9>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<8>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<7>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<6>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<5>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<4>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<3>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<2>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<1>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<0>> is removed.
    Found 1-bit tristate buffer for signal <o_PSCLK> created at line 99
    Found 1-bit tristate buffer for signal <o_DIPLatch> created at line 103
    Found 1-bit tristate buffer for signal <o_MMC_SCK> created at line 111
    Found 1-bit tristate buffer for signal <o_MMC_DI> created at line 112
    Found 1-bit tristate buffer for signal <o_MMC_CS> created at line 113
    Found 1-bit tristate buffer for signal <o_VGA_blue0> created at line 115
    Found 1-bit tristate buffer for signal <o_VGA_blue1> created at line 116
    Found 1-bit tristate buffer for signal <o_VGA_green0> created at line 117
    Found 1-bit tristate buffer for signal <o_VGA_green1> created at line 118
    Found 1-bit tristate buffer for signal <o_VGA_red0> created at line 119
    Found 1-bit tristate buffer for signal <o_VGA_red1> created at line 120
    Found 1-bit tristate buffer for signal <o_VGA_vsync> created at line 121
    Found 1-bit tristate buffer for signal <o_VGA_hsync> created at line 122
    Found 1-bit tristate buffer for signal <o_Eth_RST> created at line 124
    Found 1-bit tristate buffer for signal <o_Eth_CS> created at line 125
    Found 1-bit tristate buffer for signal <o_Eth_RD> created at line 126
    Found 1-bit tristate buffer for signal <o_Eth_WR> created at line 127
    Found 1-bit tristate buffer for signal <o_USB_SLOE> created at line 129
    Found 1-bit tristate buffer for signal <o_USB_SLRD> created at line 132
    Found 1-bit tristate buffer for signal <o_USB_SLWR> created at line 133
    Found 1-bit tristate buffer for signal <o_TXD1> created at line 139
    Found 1-bit tristate buffer for signal <o_TXD2> created at line 140
    Found 1-bit tristate buffer for signal <o_SEGData> created at line 142
    Found 1-bit tristate buffer for signal <o_SEGLatch> created at line 143
    Found 1-bit tristate buffer for signal <o_LCDData> created at line 145
    Found 1-bit tristate buffer for signal <o_LCDLatch> created at line 146
    Summary:
	inferred  26 Tristate(s).
Unit <top> synthesized.

Synthesizing Unit <clock>.
    Related source file is "A:\ise\newPro\ipcore_dir\clock.vhd".
    Summary:
	no macro.
Unit <clock> synthesized.

Synthesizing Unit <LED_DRIVE>.
    Related source file is "A:\ise\newPro\LED_DRIVE.vhd".
    Found 1-bit register for signal <out_data>.
    Found 32-bit register for signal <counter>.
    Found 1-bit register for signal <latch>.
    Found 32-bit adder for signal <counter[31]_GND_62_o_add_2_OUT> created at line 70.
    Found 16x1-bit Read Only RAM for signal <counter[3]_INPUTREV[15]_Mux_1_o>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <LED_DRIVE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x1-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 2
 32-bit register                                       : 1
# Tristates                                            : 26
 1-bit tristate buffer                                 : 26

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <LED_DRIVE>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram_counter[3]_INPUTREV[15]_Mux_1_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter<3:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <LED_DRIVE> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x1-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance CLKGEN/pll_base_inst in unit CLKGEN/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <led_dr/counter_4> in Unit <top> is equivalent to the following 27 FFs/Latches, which will be removed : <led_dr/counter_5> <led_dr/counter_6> <led_dr/counter_7> <led_dr/counter_8> <led_dr/counter_9> <led_dr/counter_10> <led_dr/counter_11> <led_dr/counter_12> <led_dr/counter_13> <led_dr/counter_14> <led_dr/counter_15> <led_dr/counter_16> <led_dr/counter_17> <led_dr/counter_18> <led_dr/counter_19> <led_dr/counter_20> <led_dr/counter_21> <led_dr/counter_22> <led_dr/counter_23> <led_dr/counter_24> <led_dr/counter_25> <led_dr/counter_26> <led_dr/counter_27> <led_dr/counter_28> <led_dr/counter_29> <led_dr/counter_30> <led_dr/counter_31> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.
FlipFlop led_dr/counter_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 126
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 35
#      LUT3                        : 2
#      LUT4                        : 1
#      LUT5                        : 1
#      LUT6                        : 11
#      MUXCY                       : 35
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 8
#      FD                          : 8
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 29
#      IBUFG                       : 1
#      OBUF                        : 2
#      OBUFT                       : 26
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  11440     0%  
 Number of Slice LUTs:                   52  out of   5720     0%  
    Number used as Logic:                52  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     53
   Number with an unused Flip Flop:      45  out of     53    84%  
   Number with an unused LUT:             1  out of     53     1%  
   Number of fully used LUT-FF pairs:     7  out of     53    13%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  29  out of    102    28%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLKGEN/pll_base_inst/CLKOUT0       | BUFG                   | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.628ns (Maximum Frequency: 216.074MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKGEN/pll_base_inst/CLKOUT0'
  Clock period: 4.628ns (frequency: 216.074MHz)
  Total number of paths / destination ports: 3719 / 8
-------------------------------------------------------------------------
Delay:               4.628ns (Levels of Logic = 18)
  Source:            led_dr/counter_4_1 (FF)
  Destination:       led_dr/counter_0 (FF)
  Source Clock:      CLKGEN/pll_base_inst/CLKOUT0 rising
  Destination Clock: CLKGEN/pll_base_inst/CLKOUT0 rising

  Data Path: led_dr/counter_4_1 to led_dr/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   0.933  led_dr/counter_4_1 (led_dr/counter_4_1)
     LUT1:I0->O            1   0.205   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<4>_rt (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<4>_rt)
     MUXCY:S->O            1   0.172   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<4> (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<5> (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<6> (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<7> (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<8> (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<9> (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<10> (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<11> (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<12> (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<13> (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<14> (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<15> (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<16> (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<17> (led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_cy<17>)
     XORCY:CI->O           1   0.180   0.944  led_dr/Madd_counter[31]_GND_62_o_add_2_OUT_xor<18> (led_dr/counter[31]_GND_62_o_add_2_OUT<18>)
     LUT6:I0->O            6   0.203   0.992  led_dr/GND_62_o_counter[31]_equal_4_o<31>4 (led_dr/GND_62_o_counter[31]_equal_4_o<31>3)
     LUT6:I2->O            1   0.203   0.000  led_dr/counter_0_rstpot (led_dr/counter_0_rstpot)
     FD:D                      0.102          led_dr/counter_0
    ----------------------------------------
    Total                      4.628ns (1.759ns logic, 2.869ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKGEN/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            led_dr/out_data (FF)
  Destination:       o_LEDData (PAD)
  Source Clock:      CLKGEN/pll_base_inst/CLKOUT0 rising

  Data Path: led_dr/out_data to o_LEDData
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  led_dr/out_data (led_dr/out_data)
     OBUF:I->O                 2.571          o_LEDData_OBUF (o_LEDData)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLKGEN/pll_base_inst/CLKOUT0
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
CLKGEN/pll_base_inst/CLKOUT0|    4.628|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.89 secs
 
--> 

Total memory usage is 204048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    6 (   0 filtered)

