# VHDL-FIR-Adder

This is an implementation of FIR Adder written in VHDL, compiled and simulated by Modelsim. Please take a look at this pdf file.

[readMe.pdf](document..pdf)
