// Seed: 3329737228
module module_0 (
    input wor id_0,
    input wire id_1,
    input wire id_2
    , id_28,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    input tri id_6,
    input tri1 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output supply1 id_11,
    output tri0 id_12,
    input tri0 id_13,
    input tri1 id_14,
    output tri0 id_15,
    input tri module_0,
    output tri id_17,
    output supply1 id_18,
    output tri1 id_19,
    input wire id_20,
    input wire id_21,
    input supply1 id_22
    , id_29,
    input tri id_23,
    output tri id_24,
    input supply0 id_25,
    output uwire id_26
);
  uwire id_30;
  assign id_30 = id_8;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    output uwire id_7,
    output wand id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri id_11,
    input wor id_12,
    output supply1 id_13,
    input tri id_14,
    input supply1 id_15,
    output supply0 id_16
);
  wire id_18;
  wire id_19;
  wire id_20;
  module_0(
      id_15,
      id_1,
      id_6,
      id_0,
      id_6,
      id_6,
      id_6,
      id_9,
      id_15,
      id_9,
      id_6,
      id_5,
      id_16,
      id_12,
      id_14,
      id_8,
      id_9,
      id_7,
      id_5,
      id_7,
      id_1,
      id_10,
      id_6,
      id_12,
      id_16,
      id_14,
      id_2
  );
  wire id_21;
  always force id_5 = 1;
endmodule
